
sensor_board_rev3_working.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000db50  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000274  0800dce0  0800dce0  0001dce0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800df54  0800df54  000201f4  2**0
                  CONTENTS
  4 .ARM          00000000  0800df54  0800df54  000201f4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800df54  0800df54  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800df54  0800df54  0001df54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800df58  0800df58  0001df58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0800df5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000ae0c  200001f4  0800e150  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000b000  0800e150  0002b000  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000322fd  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000590e  00000000  00000000  00052521  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001f48  00000000  00000000  00057e30  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001cc0  00000000  00000000  00059d78  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000091fb  00000000  00000000  0005ba38  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001ec70  00000000  00000000  00064c33  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000e328e  00000000  00000000  000838a3  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00166b31  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000866c  00000000  00000000  00166bac  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f4 	.word	0x200001f4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800dcc8 	.word	0x0800dcc8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f8 	.word	0x200001f8
 80001cc:	0800dcc8 	.word	0x0800dcc8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_d2iz>:
 8000b2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b34:	d215      	bcs.n	8000b62 <__aeabi_d2iz+0x36>
 8000b36:	d511      	bpl.n	8000b5c <__aeabi_d2iz+0x30>
 8000b38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b40:	d912      	bls.n	8000b68 <__aeabi_d2iz+0x3c>
 8000b42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b52:	fa23 f002 	lsr.w	r0, r3, r2
 8000b56:	bf18      	it	ne
 8000b58:	4240      	negne	r0, r0
 8000b5a:	4770      	bx	lr
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b66:	d105      	bne.n	8000b74 <__aeabi_d2iz+0x48>
 8000b68:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b6c:	bf08      	it	eq
 8000b6e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b72:	4770      	bx	lr
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b7c:	b590      	push	{r4, r7, lr}
 8000b7e:	b0bb      	sub	sp, #236	; 0xec
 8000b80:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b82:	f001 fcae 	bl	80024e2 <HAL_Init>

  /* USER CODE BEGIN Init */
  MX_USB_DEVICE_Init();
 8000b86:	f00b fed1 	bl	800c92c <MX_USB_DEVICE_Init>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b8a:	f000 f90f 	bl	8000dac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b8e:	f000 fa49 	bl	8001024 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000b92:	f000 f98f 	bl	8000eb4 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000b96:	f000 f9cd 	bl	8000f34 <MX_SPI1_Init>
  MX_SPI2_Init();
 8000b9a:	f000 fa09 	bl	8000fb0 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  osKernelInitialize();
 8000b9e:	f008 fa75 	bl	800908c <osKernelInitialize>

  /* USER CODE BEGIN RTOS_MUTEX */
  /* Print Mutex */

#ifdef DEBUG
  const osMutexAttr_t print_mutex_attr = {
 8000ba2:	4b64      	ldr	r3, [pc, #400]	; (8000d34 <main+0x1b8>)
 8000ba4:	f107 04d8 	add.w	r4, r7, #216	; 0xd8
 8000ba8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000baa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    "print_mutex",                            // human readable mutex name
    osMutexPrioInherit,    					  // attr_bits
    NULL,                                     // memory for control block
    0U                                        // size for control block
  };
  print_mutex = osMutexNew(&print_mutex_attr);
 8000bae:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f008 fc10 	bl	80093d8 <osMutexNew>
 8000bb8:	4602      	mov	r2, r0
 8000bba:	4b5f      	ldr	r3, [pc, #380]	; (8000d38 <main+0x1bc>)
 8000bbc:	601a      	str	r2, [r3, #0]
#endif

  /* Barometer Mutex */
  const osMutexAttr_t baro_mutex_attr = {
 8000bbe:	4b5f      	ldr	r3, [pc, #380]	; (8000d3c <main+0x1c0>)
 8000bc0:	f107 04c8 	add.w	r4, r7, #200	; 0xc8
 8000bc4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000bc6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    osMutexPrioInherit,    // attr_bits
    NULL,                                     // memory for control block
    0U                                        // size for control block
  };

  baro_mutex = osMutexNew(&baro_mutex_attr);
 8000bca:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f008 fc02 	bl	80093d8 <osMutexNew>
 8000bd4:	4602      	mov	r2, r0
 8000bd6:	4b5a      	ldr	r3, [pc, #360]	; (8000d40 <main+0x1c4>)
 8000bd8:	601a      	str	r2, [r3, #0]
  /* IMU Mutex */
  const osMutexAttr_t imu_mutex_attr = {
 8000bda:	4b5a      	ldr	r3, [pc, #360]	; (8000d44 <main+0x1c8>)
 8000bdc:	f107 04b8 	add.w	r4, r7, #184	; 0xb8
 8000be0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000be2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    osMutexPrioInherit,    // attr_bits
    NULL,                                     // memory for control block
    0U                                        // size for control block
  };

  imu_mutex = osMutexNew(&imu_mutex_attr);
 8000be6:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8000bea:	4618      	mov	r0, r3
 8000bec:	f008 fbf4 	bl	80093d8 <osMutexNew>
 8000bf0:	4602      	mov	r2, r0
 8000bf2:	4b55      	ldr	r3, [pc, #340]	; (8000d48 <main+0x1cc>)
 8000bf4:	601a      	str	r2, [r3, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  preprocess_queue = osMessageQueueNew(QUEUE_SIZE, sizeof(imu_data), NULL);
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	211c      	movs	r1, #28
 8000bfa:	2020      	movs	r0, #32
 8000bfc:	f008 fd34 	bl	8009668 <osMessageQueueNew>
 8000c00:	4602      	mov	r2, r0
 8000c02:	4b52      	ldr	r3, [pc, #328]	; (8000d4c <main+0x1d0>)
 8000c04:	601a      	str	r2, [r3, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  const osThreadAttr_t defaultTask_attributes = {
 8000c06:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8000c0a:	2224      	movs	r2, #36	; 0x24
 8000c0c:	2100      	movs	r1, #0
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f00c fc3b 	bl	800d48a <memset>
 8000c14:	4b4e      	ldr	r3, [pc, #312]	; (8000d50 <main+0x1d4>)
 8000c16:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8000c1a:	2380      	movs	r3, #128	; 0x80
 8000c1c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8000c20:	2318      	movs	r3, #24
 8000c22:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    .name = "defaultTask",
    .priority = (osPriority_t) osPriorityNormal,
    .stack_size = 128
  };
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000c26:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8000c2a:	461a      	mov	r2, r3
 8000c2c:	2100      	movs	r1, #0
 8000c2e:	4849      	ldr	r0, [pc, #292]	; (8000d54 <main+0x1d8>)
 8000c30:	f008 fac6 	bl	80091c0 <osThreadNew>
 8000c34:	4602      	mov	r2, r0
 8000c36:	4b48      	ldr	r3, [pc, #288]	; (8000d58 <main+0x1dc>)
 8000c38:	601a      	str	r2, [r3, #0]

  /* definition and creation of task_baro_read */
  const osThreadAttr_t task_baro_read_attributes = {
 8000c3a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000c3e:	2224      	movs	r2, #36	; 0x24
 8000c40:	2100      	movs	r1, #0
 8000c42:	4618      	mov	r0, r3
 8000c44:	f00c fc21 	bl	800d48a <memset>
 8000c48:	4b44      	ldr	r3, [pc, #272]	; (8000d5c <main+0x1e0>)
 8000c4a:	673b      	str	r3, [r7, #112]	; 0x70
 8000c4c:	4b44      	ldr	r3, [pc, #272]	; (8000d60 <main+0x1e4>)
 8000c4e:	67bb      	str	r3, [r7, #120]	; 0x78
 8000c50:	235c      	movs	r3, #92	; 0x5c
 8000c52:	67fb      	str	r3, [r7, #124]	; 0x7c
 8000c54:	4b43      	ldr	r3, [pc, #268]	; (8000d64 <main+0x1e8>)
 8000c56:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8000c5a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c5e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8000c62:	2318      	movs	r3, #24
 8000c64:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    .stack_size = sizeof(task_baro_readBuffer),
    .cb_mem = &task_baro_readControlBlock,
    .cb_size = sizeof(task_baro_readControlBlock),
    .priority = (osPriority_t) osPriorityNormal,
  };
  task_baro_readHandle = osThreadNew(vTaskBaroRead, NULL, &task_baro_read_attributes);
 8000c68:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000c6c:	461a      	mov	r2, r3
 8000c6e:	2100      	movs	r1, #0
 8000c70:	483d      	ldr	r0, [pc, #244]	; (8000d68 <main+0x1ec>)
 8000c72:	f008 faa5 	bl	80091c0 <osThreadNew>
 8000c76:	4602      	mov	r2, r0
 8000c78:	4b3c      	ldr	r3, [pc, #240]	; (8000d6c <main+0x1f0>)
 8000c7a:	601a      	str	r2, [r3, #0]

  /* definition and creation of task_imu_read */
  const osThreadAttr_t task_imu_read_attributes = {
 8000c7c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000c80:	2224      	movs	r2, #36	; 0x24
 8000c82:	2100      	movs	r1, #0
 8000c84:	4618      	mov	r0, r3
 8000c86:	f00c fc00 	bl	800d48a <memset>
 8000c8a:	4b39      	ldr	r3, [pc, #228]	; (8000d70 <main+0x1f4>)
 8000c8c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000c8e:	4b39      	ldr	r3, [pc, #228]	; (8000d74 <main+0x1f8>)
 8000c90:	657b      	str	r3, [r7, #84]	; 0x54
 8000c92:	235c      	movs	r3, #92	; 0x5c
 8000c94:	65bb      	str	r3, [r7, #88]	; 0x58
 8000c96:	4b38      	ldr	r3, [pc, #224]	; (8000d78 <main+0x1fc>)
 8000c98:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000c9a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c9e:	663b      	str	r3, [r7, #96]	; 0x60
 8000ca0:	2318      	movs	r3, #24
 8000ca2:	667b      	str	r3, [r7, #100]	; 0x64
    .stack_size = sizeof(task_imu_readBuffer),
    .cb_mem = &task_imu_readControlBlock,
    .cb_size = sizeof(task_imu_readControlBlock),
    .priority = (osPriority_t) osPriorityNormal,
  };
  task_imu_readHandle = osThreadNew(vTaskImuRead, NULL, &task_imu_read_attributes);
 8000ca4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000ca8:	461a      	mov	r2, r3
 8000caa:	2100      	movs	r1, #0
 8000cac:	4833      	ldr	r0, [pc, #204]	; (8000d7c <main+0x200>)
 8000cae:	f008 fa87 	bl	80091c0 <osThreadNew>
 8000cb2:	4602      	mov	r2, r0
 8000cb4:	4b32      	ldr	r3, [pc, #200]	; (8000d80 <main+0x204>)
 8000cb6:	601a      	str	r2, [r3, #0]

  /* definition and creation of task_send_to_mb */
  const osThreadAttr_t task_send_to_mb_attributes = {
 8000cb8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000cbc:	2224      	movs	r2, #36	; 0x24
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	f00c fbe2 	bl	800d48a <memset>
 8000cc6:	4b2f      	ldr	r3, [pc, #188]	; (8000d84 <main+0x208>)
 8000cc8:	62bb      	str	r3, [r7, #40]	; 0x28
 8000cca:	4b2f      	ldr	r3, [pc, #188]	; (8000d88 <main+0x20c>)
 8000ccc:	633b      	str	r3, [r7, #48]	; 0x30
 8000cce:	235c      	movs	r3, #92	; 0x5c
 8000cd0:	637b      	str	r3, [r7, #52]	; 0x34
 8000cd2:	4b2e      	ldr	r3, [pc, #184]	; (8000d8c <main+0x210>)
 8000cd4:	63bb      	str	r3, [r7, #56]	; 0x38
 8000cd6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000cda:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000cdc:	2318      	movs	r3, #24
 8000cde:	643b      	str	r3, [r7, #64]	; 0x40
    .stack_size = sizeof(task_send_to_mbBuffer),
    .cb_mem = &task_send_to_mbControlBlock,
    .cb_size = sizeof(task_send_to_mbControlBlock),
    .priority = (osPriority_t) osPriorityNormal,
  };
  task_send_to_mbHandle = osThreadNew(vTaskSendToMb, NULL, &task_send_to_mb_attributes);
 8000ce0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000ce4:	461a      	mov	r2, r3
 8000ce6:	2100      	movs	r1, #0
 8000ce8:	4829      	ldr	r0, [pc, #164]	; (8000d90 <main+0x214>)
 8000cea:	f008 fa69 	bl	80091c0 <osThreadNew>
 8000cee:	4602      	mov	r2, r0
 8000cf0:	4b28      	ldr	r3, [pc, #160]	; (8000d94 <main+0x218>)
 8000cf2:	601a      	str	r2, [r3, #0]

  /* definition and creation of task_preprocess */
  const osThreadAttr_t task_preprocess_attributes = {
 8000cf4:	1d3b      	adds	r3, r7, #4
 8000cf6:	2224      	movs	r2, #36	; 0x24
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f00c fbc5 	bl	800d48a <memset>
 8000d00:	4b25      	ldr	r3, [pc, #148]	; (8000d98 <main+0x21c>)
 8000d02:	607b      	str	r3, [r7, #4]
 8000d04:	4b25      	ldr	r3, [pc, #148]	; (8000d9c <main+0x220>)
 8000d06:	60fb      	str	r3, [r7, #12]
 8000d08:	235c      	movs	r3, #92	; 0x5c
 8000d0a:	613b      	str	r3, [r7, #16]
 8000d0c:	4b24      	ldr	r3, [pc, #144]	; (8000da0 <main+0x224>)
 8000d0e:	617b      	str	r3, [r7, #20]
 8000d10:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d14:	61bb      	str	r3, [r7, #24]
 8000d16:	2318      	movs	r3, #24
 8000d18:	61fb      	str	r3, [r7, #28]
    .stack_size = sizeof(task_preprocessBuffer),
    .cb_mem = &task_preprocessControlBlock,
    .cb_size = sizeof(task_preprocessControlBlock),
    .priority = (osPriority_t) osPriorityNormal,
  };
  task_preprocessHandle = osThreadNew(vTaskPreprocess, NULL, &task_preprocess_attributes);
 8000d1a:	1d3b      	adds	r3, r7, #4
 8000d1c:	461a      	mov	r2, r3
 8000d1e:	2100      	movs	r1, #0
 8000d20:	4820      	ldr	r0, [pc, #128]	; (8000da4 <main+0x228>)
 8000d22:	f008 fa4d 	bl	80091c0 <osThreadNew>
 8000d26:	4602      	mov	r2, r0
 8000d28:	4b1f      	ldr	r3, [pc, #124]	; (8000da8 <main+0x22c>)
 8000d2a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000d2c:	f008 f9e2 	bl	80090f4 <osKernelStart>
  
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000d30:	e7fe      	b.n	8000d30 <main+0x1b4>
 8000d32:	bf00      	nop
 8000d34:	0800dd38 	.word	0x0800dd38
 8000d38:	2000a00c 	.word	0x2000a00c
 8000d3c:	0800dd54 	.word	0x0800dd54
 8000d40:	2000a094 	.word	0x2000a094
 8000d44:	0800dd70 	.word	0x0800dd70
 8000d48:	20005f34 	.word	0x20005f34
 8000d4c:	20001dc8 	.word	0x20001dc8
 8000d50:	0800dce0 	.word	0x0800dce0
 8000d54:	080010b9 	.word	0x080010b9
 8000d58:	20001d68 	.word	0x20001d68
 8000d5c:	0800dcec 	.word	0x0800dcec
 8000d60:	20001d6c 	.word	0x20001d6c
 8000d64:	2000800c 	.word	0x2000800c
 8000d68:	080014f5 	.word	0x080014f5
 8000d6c:	20008004 	.word	0x20008004
 8000d70:	0800dcfc 	.word	0x0800dcfc
 8000d74:	20001e8c 	.word	0x20001e8c
 8000d78:	20006004 	.word	0x20006004
 8000d7c:	08001999 	.word	0x08001999
 8000d80:	2000a074 	.word	0x2000a074
 8000d84:	0800dd0c 	.word	0x0800dd0c
 8000d88:	20001d00 	.word	0x20001d00
 8000d8c:	20003f34 	.word	0x20003f34
 8000d90:	08002305 	.word	0x08002305
 8000d94:	20006000 	.word	0x20006000
 8000d98:	0800dd1c 	.word	0x0800dd1c
 8000d9c:	20001e30 	.word	0x20001e30
 8000da0:	20001f34 	.word	0x20001f34
 8000da4:	08001fd1 	.word	0x08001fd1
 8000da8:	20008008 	.word	0x20008008

08000dac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b0ae      	sub	sp, #184	; 0xb8
 8000db0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000db2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000db6:	2244      	movs	r2, #68	; 0x44
 8000db8:	2100      	movs	r1, #0
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f00c fb65 	bl	800d48a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dc0:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	601a      	str	r2, [r3, #0]
 8000dc8:	605a      	str	r2, [r3, #4]
 8000dca:	609a      	str	r2, [r3, #8]
 8000dcc:	60da      	str	r2, [r3, #12]
 8000dce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000dd0:	463b      	mov	r3, r7
 8000dd2:	2260      	movs	r2, #96	; 0x60
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f00c fb57 	bl	800d48a <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000ddc:	2310      	movs	r3, #16
 8000dde:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000de0:	2301      	movs	r3, #1
 8000de2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000de6:	2300      	movs	r3, #0
 8000de8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000dec:	2360      	movs	r3, #96	; 0x60
 8000dee:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000df2:	2302      	movs	r3, #2
 8000df4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000df8:	2301      	movs	r3, #1
 8000dfa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000dfe:	2301      	movs	r3, #1
 8000e00:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000e04:	2328      	movs	r3, #40	; 0x28
 8000e06:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000e0a:	2307      	movs	r3, #7
 8000e0c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000e10:	2302      	movs	r3, #2
 8000e12:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000e16:	2302      	movs	r3, #2
 8000e18:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e1c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000e20:	4618      	mov	r0, r3
 8000e22:	f003 fab9 	bl	8004398 <HAL_RCC_OscConfig>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d001      	beq.n	8000e30 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000e2c:	f000 f95e 	bl	80010ec <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e30:	230f      	movs	r3, #15
 8000e32:	663b      	str	r3, [r7, #96]	; 0x60
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e34:	2303      	movs	r3, #3
 8000e36:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e40:	2300      	movs	r3, #0
 8000e42:	673b      	str	r3, [r7, #112]	; 0x70

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000e44:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000e48:	2104      	movs	r1, #4
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f003 fe92 	bl	8004b74 <HAL_RCC_ClockConfig>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d001      	beq.n	8000e5a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000e56:	f000 f949 	bl	80010ec <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_USB;
 8000e5a:	f44f 5301 	mov.w	r3, #8256	; 0x2040
 8000e5e:	603b      	str	r3, [r7, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000e60:	2300      	movs	r3, #0
 8000e62:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8000e64:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8000e68:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000e6e:	2301      	movs	r3, #1
 8000e70:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8000e72:	2318      	movs	r3, #24
 8000e74:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000e76:	2307      	movs	r3, #7
 8000e78:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000e7a:	2302      	movs	r3, #2
 8000e7c:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000e7e:	2302      	movs	r3, #2
 8000e80:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8000e82:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000e86:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e88:	463b      	mov	r3, r7
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f004 f892 	bl	8004fb4 <HAL_RCCEx_PeriphCLKConfig>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d001      	beq.n	8000e9a <SystemClock_Config+0xee>
  {
    Error_Handler();
 8000e96:	f000 f929 	bl	80010ec <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000e9a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000e9e:	f003 fa15 	bl	80042cc <HAL_PWREx_ControlVoltageScaling>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d001      	beq.n	8000eac <SystemClock_Config+0x100>
  {
    Error_Handler();
 8000ea8:	f000 f920 	bl	80010ec <Error_Handler>
  }
}
 8000eac:	bf00      	nop
 8000eae:	37b8      	adds	r7, #184	; 0xb8
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}

08000eb4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000eb8:	4b1b      	ldr	r3, [pc, #108]	; (8000f28 <MX_I2C1_Init+0x74>)
 8000eba:	4a1c      	ldr	r2, [pc, #112]	; (8000f2c <MX_I2C1_Init+0x78>)
 8000ebc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00702991;
 8000ebe:	4b1a      	ldr	r3, [pc, #104]	; (8000f28 <MX_I2C1_Init+0x74>)
 8000ec0:	4a1b      	ldr	r2, [pc, #108]	; (8000f30 <MX_I2C1_Init+0x7c>)
 8000ec2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000ec4:	4b18      	ldr	r3, [pc, #96]	; (8000f28 <MX_I2C1_Init+0x74>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000eca:	4b17      	ldr	r3, [pc, #92]	; (8000f28 <MX_I2C1_Init+0x74>)
 8000ecc:	2201      	movs	r2, #1
 8000ece:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ed0:	4b15      	ldr	r3, [pc, #84]	; (8000f28 <MX_I2C1_Init+0x74>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000ed6:	4b14      	ldr	r3, [pc, #80]	; (8000f28 <MX_I2C1_Init+0x74>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000edc:	4b12      	ldr	r3, [pc, #72]	; (8000f28 <MX_I2C1_Init+0x74>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ee2:	4b11      	ldr	r3, [pc, #68]	; (8000f28 <MX_I2C1_Init+0x74>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ee8:	4b0f      	ldr	r3, [pc, #60]	; (8000f28 <MX_I2C1_Init+0x74>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000eee:	480e      	ldr	r0, [pc, #56]	; (8000f28 <MX_I2C1_Init+0x74>)
 8000ef0:	f001 fda2 	bl	8002a38 <HAL_I2C_Init>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d001      	beq.n	8000efe <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000efa:	f000 f8f7 	bl	80010ec <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000efe:	2100      	movs	r1, #0
 8000f00:	4809      	ldr	r0, [pc, #36]	; (8000f28 <MX_I2C1_Init+0x74>)
 8000f02:	f002 f9f3 	bl	80032ec <HAL_I2CEx_ConfigAnalogFilter>
 8000f06:	4603      	mov	r3, r0
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d001      	beq.n	8000f10 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000f0c:	f000 f8ee 	bl	80010ec <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000f10:	2100      	movs	r1, #0
 8000f12:	4805      	ldr	r0, [pc, #20]	; (8000f28 <MX_I2C1_Init+0x74>)
 8000f14:	f002 fa35 	bl	8003382 <HAL_I2CEx_ConfigDigitalFilter>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d001      	beq.n	8000f22 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000f1e:	f000 f8e5 	bl	80010ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000f22:	bf00      	nop
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	20001ee8 	.word	0x20001ee8
 8000f2c:	40005400 	.word	0x40005400
 8000f30:	00702991 	.word	0x00702991

08000f34 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000f38:	4b1b      	ldr	r3, [pc, #108]	; (8000fa8 <MX_SPI1_Init+0x74>)
 8000f3a:	4a1c      	ldr	r2, [pc, #112]	; (8000fac <MX_SPI1_Init+0x78>)
 8000f3c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000f3e:	4b1a      	ldr	r3, [pc, #104]	; (8000fa8 <MX_SPI1_Init+0x74>)
 8000f40:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000f44:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000f46:	4b18      	ldr	r3, [pc, #96]	; (8000fa8 <MX_SPI1_Init+0x74>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f4c:	4b16      	ldr	r3, [pc, #88]	; (8000fa8 <MX_SPI1_Init+0x74>)
 8000f4e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000f52:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f54:	4b14      	ldr	r3, [pc, #80]	; (8000fa8 <MX_SPI1_Init+0x74>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f5a:	4b13      	ldr	r3, [pc, #76]	; (8000fa8 <MX_SPI1_Init+0x74>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000f60:	4b11      	ldr	r3, [pc, #68]	; (8000fa8 <MX_SPI1_Init+0x74>)
 8000f62:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f66:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000f68:	4b0f      	ldr	r3, [pc, #60]	; (8000fa8 <MX_SPI1_Init+0x74>)
 8000f6a:	2218      	movs	r2, #24
 8000f6c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f6e:	4b0e      	ldr	r3, [pc, #56]	; (8000fa8 <MX_SPI1_Init+0x74>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f74:	4b0c      	ldr	r3, [pc, #48]	; (8000fa8 <MX_SPI1_Init+0x74>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f7a:	4b0b      	ldr	r3, [pc, #44]	; (8000fa8 <MX_SPI1_Init+0x74>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000f80:	4b09      	ldr	r3, [pc, #36]	; (8000fa8 <MX_SPI1_Init+0x74>)
 8000f82:	2207      	movs	r2, #7
 8000f84:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000f86:	4b08      	ldr	r3, [pc, #32]	; (8000fa8 <MX_SPI1_Init+0x74>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000f8c:	4b06      	ldr	r3, [pc, #24]	; (8000fa8 <MX_SPI1_Init+0x74>)
 8000f8e:	2208      	movs	r2, #8
 8000f90:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000f92:	4805      	ldr	r0, [pc, #20]	; (8000fa8 <MX_SPI1_Init+0x74>)
 8000f94:	f004 fb42 	bl	800561c <HAL_SPI_Init>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d001      	beq.n	8000fa2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000f9e:	f000 f8a5 	bl	80010ec <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000fa2:	bf00      	nop
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	2000a010 	.word	0x2000a010
 8000fac:	40013000 	.word	0x40013000

08000fb0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000fb4:	4b19      	ldr	r3, [pc, #100]	; (800101c <MX_SPI2_Init+0x6c>)
 8000fb6:	4a1a      	ldr	r2, [pc, #104]	; (8001020 <MX_SPI2_Init+0x70>)
 8000fb8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 8000fba:	4b18      	ldr	r3, [pc, #96]	; (800101c <MX_SPI2_Init+0x6c>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000fc0:	4b16      	ldr	r3, [pc, #88]	; (800101c <MX_SPI2_Init+0x6c>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000fc6:	4b15      	ldr	r3, [pc, #84]	; (800101c <MX_SPI2_Init+0x6c>)
 8000fc8:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000fcc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000fce:	4b13      	ldr	r3, [pc, #76]	; (800101c <MX_SPI2_Init+0x6c>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000fd4:	4b11      	ldr	r3, [pc, #68]	; (800101c <MX_SPI2_Init+0x6c>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000fda:	4b10      	ldr	r3, [pc, #64]	; (800101c <MX_SPI2_Init+0x6c>)
 8000fdc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000fe0:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000fe2:	4b0e      	ldr	r3, [pc, #56]	; (800101c <MX_SPI2_Init+0x6c>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000fe8:	4b0c      	ldr	r3, [pc, #48]	; (800101c <MX_SPI2_Init+0x6c>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000fee:	4b0b      	ldr	r3, [pc, #44]	; (800101c <MX_SPI2_Init+0x6c>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000ff4:	4b09      	ldr	r3, [pc, #36]	; (800101c <MX_SPI2_Init+0x6c>)
 8000ff6:	2207      	movs	r2, #7
 8000ff8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000ffa:	4b08      	ldr	r3, [pc, #32]	; (800101c <MX_SPI2_Init+0x6c>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001000:	4b06      	ldr	r3, [pc, #24]	; (800101c <MX_SPI2_Init+0x6c>)
 8001002:	2200      	movs	r2, #0
 8001004:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001006:	4805      	ldr	r0, [pc, #20]	; (800101c <MX_SPI2_Init+0x6c>)
 8001008:	f004 fb08 	bl	800561c <HAL_SPI_Init>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d001      	beq.n	8001016 <MX_SPI2_Init+0x66>
  {
    Error_Handler();
 8001012:	f000 f86b 	bl	80010ec <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001016:	bf00      	nop
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	20001dcc 	.word	0x20001dcc
 8001020:	40003800 	.word	0x40003800

08001024 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b088      	sub	sp, #32
 8001028:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800102a:	f107 030c 	add.w	r3, r7, #12
 800102e:	2200      	movs	r2, #0
 8001030:	601a      	str	r2, [r3, #0]
 8001032:	605a      	str	r2, [r3, #4]
 8001034:	609a      	str	r2, [r3, #8]
 8001036:	60da      	str	r2, [r3, #12]
 8001038:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800103a:	4b1e      	ldr	r3, [pc, #120]	; (80010b4 <MX_GPIO_Init+0x90>)
 800103c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800103e:	4a1d      	ldr	r2, [pc, #116]	; (80010b4 <MX_GPIO_Init+0x90>)
 8001040:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001044:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001046:	4b1b      	ldr	r3, [pc, #108]	; (80010b4 <MX_GPIO_Init+0x90>)
 8001048:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800104a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800104e:	60bb      	str	r3, [r7, #8]
 8001050:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001052:	4b18      	ldr	r3, [pc, #96]	; (80010b4 <MX_GPIO_Init+0x90>)
 8001054:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001056:	4a17      	ldr	r2, [pc, #92]	; (80010b4 <MX_GPIO_Init+0x90>)
 8001058:	f043 0301 	orr.w	r3, r3, #1
 800105c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800105e:	4b15      	ldr	r3, [pc, #84]	; (80010b4 <MX_GPIO_Init+0x90>)
 8001060:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001062:	f003 0301 	and.w	r3, r3, #1
 8001066:	607b      	str	r3, [r7, #4]
 8001068:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800106a:	4b12      	ldr	r3, [pc, #72]	; (80010b4 <MX_GPIO_Init+0x90>)
 800106c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800106e:	4a11      	ldr	r2, [pc, #68]	; (80010b4 <MX_GPIO_Init+0x90>)
 8001070:	f043 0302 	orr.w	r3, r3, #2
 8001074:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001076:	4b0f      	ldr	r3, [pc, #60]	; (80010b4 <MX_GPIO_Init+0x90>)
 8001078:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800107a:	f003 0302 	and.w	r3, r3, #2
 800107e:	603b      	str	r3, [r7, #0]
 8001080:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001082:	2200      	movs	r2, #0
 8001084:	2110      	movs	r1, #16
 8001086:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800108a:	f001 fcbd 	bl	8002a08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800108e:	2310      	movs	r3, #16
 8001090:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001092:	2301      	movs	r3, #1
 8001094:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001096:	2300      	movs	r3, #0
 8001098:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800109a:	2300      	movs	r3, #0
 800109c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800109e:	f107 030c 	add.w	r3, r7, #12
 80010a2:	4619      	mov	r1, r3
 80010a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010a8:	f001 fb34 	bl	8002714 <HAL_GPIO_Init>

}
 80010ac:	bf00      	nop
 80010ae:	3720      	adds	r7, #32
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	40021000 	.word	0x40021000

080010b8 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80010c0:	2001      	movs	r0, #1
 80010c2:	f008 f927 	bl	8009314 <osDelay>
 80010c6:	e7fb      	b.n	80010c0 <StartDefaultTask+0x8>

080010c8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b082      	sub	sp, #8
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	4a04      	ldr	r2, [pc, #16]	; (80010e8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d101      	bne.n	80010de <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80010da:	f001 fa1b 	bl	8002514 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80010de:	bf00      	nop
 80010e0:	3708      	adds	r7, #8
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	40012c00 	.word	0x40012c00

080010ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80010f0:	bf00      	nop
 80010f2:	46bd      	mov	sp, r7
 80010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f8:	4770      	bx	lr
	...

080010fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001102:	4b11      	ldr	r3, [pc, #68]	; (8001148 <HAL_MspInit+0x4c>)
 8001104:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001106:	4a10      	ldr	r2, [pc, #64]	; (8001148 <HAL_MspInit+0x4c>)
 8001108:	f043 0301 	orr.w	r3, r3, #1
 800110c:	6613      	str	r3, [r2, #96]	; 0x60
 800110e:	4b0e      	ldr	r3, [pc, #56]	; (8001148 <HAL_MspInit+0x4c>)
 8001110:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001112:	f003 0301 	and.w	r3, r3, #1
 8001116:	607b      	str	r3, [r7, #4]
 8001118:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800111a:	4b0b      	ldr	r3, [pc, #44]	; (8001148 <HAL_MspInit+0x4c>)
 800111c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800111e:	4a0a      	ldr	r2, [pc, #40]	; (8001148 <HAL_MspInit+0x4c>)
 8001120:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001124:	6593      	str	r3, [r2, #88]	; 0x58
 8001126:	4b08      	ldr	r3, [pc, #32]	; (8001148 <HAL_MspInit+0x4c>)
 8001128:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800112a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800112e:	603b      	str	r3, [r7, #0]
 8001130:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001132:	2200      	movs	r2, #0
 8001134:	210f      	movs	r1, #15
 8001136:	f06f 0001 	mvn.w	r0, #1
 800113a:	f001 fac1 	bl	80026c0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800113e:	bf00      	nop
 8001140:	3708      	adds	r7, #8
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	40021000 	.word	0x40021000

0800114c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b08a      	sub	sp, #40	; 0x28
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001154:	f107 0314 	add.w	r3, r7, #20
 8001158:	2200      	movs	r2, #0
 800115a:	601a      	str	r2, [r3, #0]
 800115c:	605a      	str	r2, [r3, #4]
 800115e:	609a      	str	r2, [r3, #8]
 8001160:	60da      	str	r2, [r3, #12]
 8001162:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4a18      	ldr	r2, [pc, #96]	; (80011cc <HAL_I2C_MspInit+0x80>)
 800116a:	4293      	cmp	r3, r2
 800116c:	d129      	bne.n	80011c2 <HAL_I2C_MspInit+0x76>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800116e:	4b18      	ldr	r3, [pc, #96]	; (80011d0 <HAL_I2C_MspInit+0x84>)
 8001170:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001172:	4a17      	ldr	r2, [pc, #92]	; (80011d0 <HAL_I2C_MspInit+0x84>)
 8001174:	f043 0301 	orr.w	r3, r3, #1
 8001178:	64d3      	str	r3, [r2, #76]	; 0x4c
 800117a:	4b15      	ldr	r3, [pc, #84]	; (80011d0 <HAL_I2C_MspInit+0x84>)
 800117c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800117e:	f003 0301 	and.w	r3, r3, #1
 8001182:	613b      	str	r3, [r7, #16]
 8001184:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001186:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800118a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800118c:	2312      	movs	r3, #18
 800118e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001190:	2301      	movs	r3, #1
 8001192:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001194:	2303      	movs	r3, #3
 8001196:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001198:	2304      	movs	r3, #4
 800119a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800119c:	f107 0314 	add.w	r3, r7, #20
 80011a0:	4619      	mov	r1, r3
 80011a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011a6:	f001 fab5 	bl	8002714 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80011aa:	4b09      	ldr	r3, [pc, #36]	; (80011d0 <HAL_I2C_MspInit+0x84>)
 80011ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011ae:	4a08      	ldr	r2, [pc, #32]	; (80011d0 <HAL_I2C_MspInit+0x84>)
 80011b0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80011b4:	6593      	str	r3, [r2, #88]	; 0x58
 80011b6:	4b06      	ldr	r3, [pc, #24]	; (80011d0 <HAL_I2C_MspInit+0x84>)
 80011b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011be:	60fb      	str	r3, [r7, #12]
 80011c0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80011c2:	bf00      	nop
 80011c4:	3728      	adds	r7, #40	; 0x28
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	40005400 	.word	0x40005400
 80011d0:	40021000 	.word	0x40021000

080011d4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b08c      	sub	sp, #48	; 0x30
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011dc:	f107 031c 	add.w	r3, r7, #28
 80011e0:	2200      	movs	r2, #0
 80011e2:	601a      	str	r2, [r3, #0]
 80011e4:	605a      	str	r2, [r3, #4]
 80011e6:	609a      	str	r2, [r3, #8]
 80011e8:	60da      	str	r2, [r3, #12]
 80011ea:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a2f      	ldr	r2, [pc, #188]	; (80012b0 <HAL_SPI_MspInit+0xdc>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d129      	bne.n	800124a <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80011f6:	4b2f      	ldr	r3, [pc, #188]	; (80012b4 <HAL_SPI_MspInit+0xe0>)
 80011f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011fa:	4a2e      	ldr	r2, [pc, #184]	; (80012b4 <HAL_SPI_MspInit+0xe0>)
 80011fc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001200:	6613      	str	r3, [r2, #96]	; 0x60
 8001202:	4b2c      	ldr	r3, [pc, #176]	; (80012b4 <HAL_SPI_MspInit+0xe0>)
 8001204:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001206:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800120a:	61bb      	str	r3, [r7, #24]
 800120c:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800120e:	4b29      	ldr	r3, [pc, #164]	; (80012b4 <HAL_SPI_MspInit+0xe0>)
 8001210:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001212:	4a28      	ldr	r2, [pc, #160]	; (80012b4 <HAL_SPI_MspInit+0xe0>)
 8001214:	f043 0301 	orr.w	r3, r3, #1
 8001218:	64d3      	str	r3, [r2, #76]	; 0x4c
 800121a:	4b26      	ldr	r3, [pc, #152]	; (80012b4 <HAL_SPI_MspInit+0xe0>)
 800121c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800121e:	f003 0301 	and.w	r3, r3, #1
 8001222:	617b      	str	r3, [r7, #20]
 8001224:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration    
    PA1     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 8001226:	23c2      	movs	r3, #194	; 0xc2
 8001228:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800122a:	2302      	movs	r3, #2
 800122c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122e:	2300      	movs	r3, #0
 8001230:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001232:	2303      	movs	r3, #3
 8001234:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001236:	2305      	movs	r3, #5
 8001238:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800123a:	f107 031c 	add.w	r3, r7, #28
 800123e:	4619      	mov	r1, r3
 8001240:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001244:	f001 fa66 	bl	8002714 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001248:	e02d      	b.n	80012a6 <HAL_SPI_MspInit+0xd2>
  else if(hspi->Instance==SPI2)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	4a1a      	ldr	r2, [pc, #104]	; (80012b8 <HAL_SPI_MspInit+0xe4>)
 8001250:	4293      	cmp	r3, r2
 8001252:	d128      	bne.n	80012a6 <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001254:	4b17      	ldr	r3, [pc, #92]	; (80012b4 <HAL_SPI_MspInit+0xe0>)
 8001256:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001258:	4a16      	ldr	r2, [pc, #88]	; (80012b4 <HAL_SPI_MspInit+0xe0>)
 800125a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800125e:	6593      	str	r3, [r2, #88]	; 0x58
 8001260:	4b14      	ldr	r3, [pc, #80]	; (80012b4 <HAL_SPI_MspInit+0xe0>)
 8001262:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001264:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001268:	613b      	str	r3, [r7, #16]
 800126a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800126c:	4b11      	ldr	r3, [pc, #68]	; (80012b4 <HAL_SPI_MspInit+0xe0>)
 800126e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001270:	4a10      	ldr	r2, [pc, #64]	; (80012b4 <HAL_SPI_MspInit+0xe0>)
 8001272:	f043 0302 	orr.w	r3, r3, #2
 8001276:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001278:	4b0e      	ldr	r3, [pc, #56]	; (80012b4 <HAL_SPI_MspInit+0xe0>)
 800127a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800127c:	f003 0302 	and.w	r3, r3, #2
 8001280:	60fb      	str	r3, [r7, #12]
 8001282:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 8001284:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 8001288:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800128a:	2302      	movs	r3, #2
 800128c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128e:	2300      	movs	r3, #0
 8001290:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001292:	2303      	movs	r3, #3
 8001294:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001296:	2305      	movs	r3, #5
 8001298:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800129a:	f107 031c 	add.w	r3, r7, #28
 800129e:	4619      	mov	r1, r3
 80012a0:	4806      	ldr	r0, [pc, #24]	; (80012bc <HAL_SPI_MspInit+0xe8>)
 80012a2:	f001 fa37 	bl	8002714 <HAL_GPIO_Init>
}
 80012a6:	bf00      	nop
 80012a8:	3730      	adds	r7, #48	; 0x30
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	40013000 	.word	0x40013000
 80012b4:	40021000 	.word	0x40021000
 80012b8:	40003800 	.word	0x40003800
 80012bc:	48000400 	.word	0x48000400

080012c0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b08c      	sub	sp, #48	; 0x30
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80012c8:	2300      	movs	r3, #0
 80012ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80012cc:	2300      	movs	r3, #0
 80012ce:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0); 
 80012d0:	2200      	movs	r2, #0
 80012d2:	6879      	ldr	r1, [r7, #4]
 80012d4:	2019      	movs	r0, #25
 80012d6:	f001 f9f3 	bl	80026c0 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn); 
 80012da:	2019      	movs	r0, #25
 80012dc:	f001 fa0c 	bl	80026f8 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80012e0:	4b1e      	ldr	r3, [pc, #120]	; (800135c <HAL_InitTick+0x9c>)
 80012e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012e4:	4a1d      	ldr	r2, [pc, #116]	; (800135c <HAL_InitTick+0x9c>)
 80012e6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80012ea:	6613      	str	r3, [r2, #96]	; 0x60
 80012ec:	4b1b      	ldr	r3, [pc, #108]	; (800135c <HAL_InitTick+0x9c>)
 80012ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80012f4:	60fb      	str	r3, [r7, #12]
 80012f6:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80012f8:	f107 0210 	add.w	r2, r7, #16
 80012fc:	f107 0314 	add.w	r3, r7, #20
 8001300:	4611      	mov	r1, r2
 8001302:	4618      	mov	r0, r3
 8001304:	f003 fdc4 	bl	8004e90 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001308:	f003 fdac 	bl	8004e64 <HAL_RCC_GetPCLK2Freq>
 800130c:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800130e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001310:	4a13      	ldr	r2, [pc, #76]	; (8001360 <HAL_InitTick+0xa0>)
 8001312:	fba2 2303 	umull	r2, r3, r2, r3
 8001316:	0c9b      	lsrs	r3, r3, #18
 8001318:	3b01      	subs	r3, #1
 800131a:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800131c:	4b11      	ldr	r3, [pc, #68]	; (8001364 <HAL_InitTick+0xa4>)
 800131e:	4a12      	ldr	r2, [pc, #72]	; (8001368 <HAL_InitTick+0xa8>)
 8001320:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8001322:	4b10      	ldr	r3, [pc, #64]	; (8001364 <HAL_InitTick+0xa4>)
 8001324:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001328:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800132a:	4a0e      	ldr	r2, [pc, #56]	; (8001364 <HAL_InitTick+0xa4>)
 800132c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800132e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001330:	4b0c      	ldr	r3, [pc, #48]	; (8001364 <HAL_InitTick+0xa4>)
 8001332:	2200      	movs	r2, #0
 8001334:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001336:	4b0b      	ldr	r3, [pc, #44]	; (8001364 <HAL_InitTick+0xa4>)
 8001338:	2200      	movs	r2, #0
 800133a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 800133c:	4809      	ldr	r0, [pc, #36]	; (8001364 <HAL_InitTick+0xa4>)
 800133e:	f005 f80d 	bl	800635c <HAL_TIM_Base_Init>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d104      	bne.n	8001352 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001348:	4806      	ldr	r0, [pc, #24]	; (8001364 <HAL_InitTick+0xa4>)
 800134a:	f005 f83d 	bl	80063c8 <HAL_TIM_Base_Start_IT>
 800134e:	4603      	mov	r3, r0
 8001350:	e000      	b.n	8001354 <HAL_InitTick+0x94>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8001352:	2301      	movs	r3, #1
}
 8001354:	4618      	mov	r0, r3
 8001356:	3730      	adds	r7, #48	; 0x30
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	40021000 	.word	0x40021000
 8001360:	431bde83 	.word	0x431bde83
 8001364:	2000a098 	.word	0x2000a098
 8001368:	40012c00 	.word	0x40012c00

0800136c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800136c:	b480      	push	{r7}
 800136e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001370:	bf00      	nop
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr

0800137a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800137a:	b480      	push	{r7}
 800137c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800137e:	e7fe      	b.n	800137e <HardFault_Handler+0x4>

08001380 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001384:	e7fe      	b.n	8001384 <MemManage_Handler+0x4>

08001386 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001386:	b480      	push	{r7}
 8001388:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800138a:	e7fe      	b.n	800138a <BusFault_Handler+0x4>

0800138c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800138c:	b480      	push	{r7}
 800138e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001390:	e7fe      	b.n	8001390 <UsageFault_Handler+0x4>

08001392 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001392:	b480      	push	{r7}
 8001394:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001396:	bf00      	nop
 8001398:	46bd      	mov	sp, r7
 800139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139e:	4770      	bx	lr

080013a0 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80013a4:	4802      	ldr	r0, [pc, #8]	; (80013b0 <TIM1_UP_TIM16_IRQHandler+0x10>)
 80013a6:	f005 f839 	bl	800641c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80013aa:	bf00      	nop
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	2000a098 	.word	0x2000a098

080013b4 <USB_IRQHandler>:

/**
  * @brief This function handles USB event interrupt through EXTI line 17.
  */
void USB_IRQHandler(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80013b8:	4802      	ldr	r0, [pc, #8]	; (80013c4 <USB_IRQHandler+0x10>)
 80013ba:	f002 f938 	bl	800362e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 80013be:	bf00      	nop
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	2000ad88 	.word	0x2000ad88

080013c8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b084      	sub	sp, #16
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80013d0:	4b11      	ldr	r3, [pc, #68]	; (8001418 <_sbrk+0x50>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d102      	bne.n	80013de <_sbrk+0x16>
		heap_end = &end;
 80013d8:	4b0f      	ldr	r3, [pc, #60]	; (8001418 <_sbrk+0x50>)
 80013da:	4a10      	ldr	r2, [pc, #64]	; (800141c <_sbrk+0x54>)
 80013dc:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80013de:	4b0e      	ldr	r3, [pc, #56]	; (8001418 <_sbrk+0x50>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80013e4:	4b0c      	ldr	r3, [pc, #48]	; (8001418 <_sbrk+0x50>)
 80013e6:	681a      	ldr	r2, [r3, #0]
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	4413      	add	r3, r2
 80013ec:	466a      	mov	r2, sp
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d907      	bls.n	8001402 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80013f2:	f00c f815 	bl	800d420 <__errno>
 80013f6:	4602      	mov	r2, r0
 80013f8:	230c      	movs	r3, #12
 80013fa:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80013fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001400:	e006      	b.n	8001410 <_sbrk+0x48>
	}

	heap_end += incr;
 8001402:	4b05      	ldr	r3, [pc, #20]	; (8001418 <_sbrk+0x50>)
 8001404:	681a      	ldr	r2, [r3, #0]
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	4413      	add	r3, r2
 800140a:	4a03      	ldr	r2, [pc, #12]	; (8001418 <_sbrk+0x50>)
 800140c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800140e:	68fb      	ldr	r3, [r7, #12]
}
 8001410:	4618      	mov	r0, r3
 8001412:	3710      	adds	r7, #16
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	20000210 	.word	0x20000210
 800141c:	2000b000 	.word	0x2000b000

08001420 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001424:	4b17      	ldr	r3, [pc, #92]	; (8001484 <SystemInit+0x64>)
 8001426:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800142a:	4a16      	ldr	r2, [pc, #88]	; (8001484 <SystemInit+0x64>)
 800142c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001430:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001434:	4b14      	ldr	r3, [pc, #80]	; (8001488 <SystemInit+0x68>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a13      	ldr	r2, [pc, #76]	; (8001488 <SystemInit+0x68>)
 800143a:	f043 0301 	orr.w	r3, r3, #1
 800143e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001440:	4b11      	ldr	r3, [pc, #68]	; (8001488 <SystemInit+0x68>)
 8001442:	2200      	movs	r2, #0
 8001444:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001446:	4b10      	ldr	r3, [pc, #64]	; (8001488 <SystemInit+0x68>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	4a0f      	ldr	r2, [pc, #60]	; (8001488 <SystemInit+0x68>)
 800144c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001450:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001454:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001456:	4b0c      	ldr	r3, [pc, #48]	; (8001488 <SystemInit+0x68>)
 8001458:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800145c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800145e:	4b0a      	ldr	r3, [pc, #40]	; (8001488 <SystemInit+0x68>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	4a09      	ldr	r2, [pc, #36]	; (8001488 <SystemInit+0x68>)
 8001464:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001468:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800146a:	4b07      	ldr	r3, [pc, #28]	; (8001488 <SystemInit+0x68>)
 800146c:	2200      	movs	r2, #0
 800146e:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001470:	4b04      	ldr	r3, [pc, #16]	; (8001484 <SystemInit+0x64>)
 8001472:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001476:	609a      	str	r2, [r3, #8]
#endif
}
 8001478:	bf00      	nop
 800147a:	46bd      	mov	sp, r7
 800147c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001480:	4770      	bx	lr
 8001482:	bf00      	nop
 8001484:	e000ed00 	.word	0xe000ed00
 8001488:	40021000 	.word	0x40021000

0800148c <UsbPrint>:
 *      Author: stoja
 */

#include "typedef.h"

uint8_t UsbPrint(const char *format, ...) {
 800148c:	b40f      	push	{r0, r1, r2, r3}
 800148e:	b580      	push	{r7, lr}
 8001490:	b082      	sub	sp, #8
 8001492:	af00      	add	r7, sp, #0
	uint8_t ret = 1;
 8001494:	2301      	movs	r3, #1
 8001496:	71fb      	strb	r3, [r7, #7]
#ifdef DEBUG
	if (osMutexAcquire(print_mutex, 0U) == osOK) {
 8001498:	4b14      	ldr	r3, [pc, #80]	; (80014ec <UsbPrint+0x60>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	2100      	movs	r1, #0
 800149e:	4618      	mov	r0, r3
 80014a0:	f008 f834 	bl	800950c <osMutexAcquire>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d118      	bne.n	80014dc <UsbPrint+0x50>
		va_list argptr;
		va_start(argptr, format);
 80014aa:	f107 0314 	add.w	r3, r7, #20
 80014ae:	603b      	str	r3, [r7, #0]
		vsnprintf(print_buffer, PRINT_BUFFER_LEN, format, argptr);
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	693a      	ldr	r2, [r7, #16]
 80014b4:	21c8      	movs	r1, #200	; 0xc8
 80014b6:	480e      	ldr	r0, [pc, #56]	; (80014f0 <UsbPrint+0x64>)
 80014b8:	f00c f81c 	bl	800d4f4 <vsniprintf>
		va_end(argptr);
		ret = CDC_Transmit_FS((uint8_t*) print_buffer, strlen(print_buffer));
 80014bc:	480c      	ldr	r0, [pc, #48]	; (80014f0 <UsbPrint+0x64>)
 80014be:	f7fe fe87 	bl	80001d0 <strlen>
 80014c2:	4603      	mov	r3, r0
 80014c4:	b29b      	uxth	r3, r3
 80014c6:	4619      	mov	r1, r3
 80014c8:	4809      	ldr	r0, [pc, #36]	; (80014f0 <UsbPrint+0x64>)
 80014ca:	f00b faed 	bl	800caa8 <CDC_Transmit_FS>
 80014ce:	4603      	mov	r3, r0
 80014d0:	71fb      	strb	r3, [r7, #7]
		osMutexRelease(print_mutex);
 80014d2:	4b06      	ldr	r3, [pc, #24]	; (80014ec <UsbPrint+0x60>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4618      	mov	r0, r3
 80014d8:	f008 f876 	bl	80095c8 <osMutexRelease>
	}
#endif
	return ret;
 80014dc:	79fb      	ldrb	r3, [r7, #7]
}
 80014de:	4618      	mov	r0, r3
 80014e0:	3708      	adds	r7, #8
 80014e2:	46bd      	mov	sp, r7
 80014e4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80014e8:	b004      	add	sp, #16
 80014ea:	4770      	bx	lr
 80014ec:	2000a00c 	.word	0x2000a00c
 80014f0:	20005f38 	.word	0x20005f38

080014f4 <vTaskBaroRead>:
/**
 * @brief Function implementing the task_baro_read thread.
 * @param argument: Not used
 * @retval None
 */
void vTaskBaroRead(void *argument) {
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b08a      	sub	sp, #40	; 0x28
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
	int32_t temperature;
	int32_t pressure;

	/* needed for calculation of temperature and pressure. Is read out in initialization */
	uint16_t coefficients[6];
	vInitBaroRead(coefficients);
 80014fc:	f107 030c 	add.w	r3, r7, #12
 8001500:	4618      	mov	r0, r3
 8001502:	f000 f839 	bl	8001578 <vInitBaroRead>

	/* Infinite loop */
	tick_count = osKernelGetTickCount();
 8001506:	f007 fe29 	bl	800915c <osKernelGetTickCount>
 800150a:	6278      	str	r0, [r7, #36]	; 0x24
	tick_update = osKernelGetTickFreq() / BARO_SAMPLING_FREQ;
 800150c:	f007 fe4e 	bl	80091ac <osKernelGetTickFreq>
 8001510:	4602      	mov	r2, r0
 8001512:	4b16      	ldr	r3, [pc, #88]	; (800156c <vTaskBaroRead+0x78>)
 8001514:	fba3 2302 	umull	r2, r3, r3, r2
 8001518:	099b      	lsrs	r3, r3, #6
 800151a:	623b      	str	r3, [r7, #32]
	while (1) {
		tick_count += tick_update;
 800151c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800151e:	6a3b      	ldr	r3, [r7, #32]
 8001520:	4413      	add	r3, r2
 8001522:	627b      	str	r3, [r7, #36]	; 0x24
		vReadBaro(&temperature, &pressure, coefficients);
 8001524:	f107 020c 	add.w	r2, r7, #12
 8001528:	f107 0118 	add.w	r1, r7, #24
 800152c:	f107 031c 	add.w	r3, r7, #28
 8001530:	4618      	mov	r0, r3
 8001532:	f000 f8ff 	bl	8001734 <vReadBaro>

//		UsbPrint("P: %ld; T: %ld; t: %ld\n", pressure,
//				temperature, tick_count);

		/* If the Mutex is acquired we write the data into the right variable */
		if (osMutexAcquire(baro_mutex, BARO_MUTEX_TIMEOUT) == osOK) {
 8001536:	4b0e      	ldr	r3, [pc, #56]	; (8001570 <vTaskBaroRead+0x7c>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	2100      	movs	r1, #0
 800153c:	4618      	mov	r0, r3
 800153e:	f007 ffe5 	bl	800950c <osMutexAcquire>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d10d      	bne.n	8001564 <vTaskBaroRead+0x70>
			baro_data_to_mb.temperature = temperature;
 8001548:	69fb      	ldr	r3, [r7, #28]
 800154a:	4a0a      	ldr	r2, [pc, #40]	; (8001574 <vTaskBaroRead+0x80>)
 800154c:	6053      	str	r3, [r2, #4]
			baro_data_to_mb.pressure = pressure;
 800154e:	69bb      	ldr	r3, [r7, #24]
 8001550:	4a08      	ldr	r2, [pc, #32]	; (8001574 <vTaskBaroRead+0x80>)
 8001552:	6013      	str	r3, [r2, #0]
			baro_data_to_mb.timestamp = tick_count;
 8001554:	4a07      	ldr	r2, [pc, #28]	; (8001574 <vTaskBaroRead+0x80>)
 8001556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001558:	6093      	str	r3, [r2, #8]
			osMutexRelease(baro_mutex);
 800155a:	4b05      	ldr	r3, [pc, #20]	; (8001570 <vTaskBaroRead+0x7c>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4618      	mov	r0, r3
 8001560:	f008 f832 	bl	80095c8 <osMutexRelease>
		}

		osDelayUntil(tick_count);
 8001564:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001566:	f007 ff03 	bl	8009370 <osDelayUntil>
		tick_count += tick_update;
 800156a:	e7d7      	b.n	800151c <vTaskBaroRead+0x28>
 800156c:	51eb851f 	.word	0x51eb851f
 8001570:	2000a094 	.word	0x2000a094
 8001574:	20001d5c 	.word	0x20001d5c

08001578 <vInitBaroRead>:
	}
}

void vInitBaroRead(uint16_t coefficients[]) {
 8001578:	b580      	push	{r7, lr}
 800157a:	b086      	sub	sp, #24
 800157c:	af02      	add	r7, sp, #8
 800157e:	6078      	str	r0, [r7, #4]
	uint8_t command;
	uint8_t read_buffer[2];
	uint32_t wait_reset_time;
	wait_reset_time = 3 * osKernelGetTickFreq() / 1000;
 8001580:	f007 fe14 	bl	80091ac <osKernelGetTickFreq>
 8001584:	4602      	mov	r2, r0
 8001586:	4613      	mov	r3, r2
 8001588:	005b      	lsls	r3, r3, #1
 800158a:	4413      	add	r3, r2
 800158c:	4a67      	ldr	r2, [pc, #412]	; (800172c <vInitBaroRead+0x1b4>)
 800158e:	fba2 2303 	umull	r2, r3, r2, r3
 8001592:	099b      	lsrs	r3, r3, #6
 8001594:	60fb      	str	r3, [r7, #12]

	/* Reset */
	command = BARO_COMMAND_RESET;
 8001596:	231e      	movs	r3, #30
 8001598:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(&hi2c1, BARO_ADDRESS, &command, BARO_COMMAND_LENGTH,
 800159a:	f107 020b 	add.w	r2, r7, #11
 800159e:	230a      	movs	r3, #10
 80015a0:	9300      	str	r3, [sp, #0]
 80015a2:	2301      	movs	r3, #1
 80015a4:	21ee      	movs	r1, #238	; 0xee
 80015a6:	4862      	ldr	r0, [pc, #392]	; (8001730 <vInitBaroRead+0x1b8>)
 80015a8:	f001 fad6 	bl	8002b58 <HAL_I2C_Master_Transmit>
	BARO_I2C_TIMEOUT);
	osDelay(wait_reset_time);
 80015ac:	68f8      	ldr	r0, [r7, #12]
 80015ae:	f007 feb1 	bl	8009314 <osDelay>

	/* PROM Read (Coefficients) */
	READ_BARO_COEFF(0, command, coefficients);
 80015b2:	23a2      	movs	r3, #162	; 0xa2
 80015b4:	72fb      	strb	r3, [r7, #11]
 80015b6:	f107 020b 	add.w	r2, r7, #11
 80015ba:	230a      	movs	r3, #10
 80015bc:	9300      	str	r3, [sp, #0]
 80015be:	2301      	movs	r3, #1
 80015c0:	21ee      	movs	r1, #238	; 0xee
 80015c2:	485b      	ldr	r0, [pc, #364]	; (8001730 <vInitBaroRead+0x1b8>)
 80015c4:	f001 fac8 	bl	8002b58 <HAL_I2C_Master_Transmit>
 80015c8:	f107 0208 	add.w	r2, r7, #8
 80015cc:	230a      	movs	r3, #10
 80015ce:	9300      	str	r3, [sp, #0]
 80015d0:	2302      	movs	r3, #2
 80015d2:	21ee      	movs	r1, #238	; 0xee
 80015d4:	4856      	ldr	r0, [pc, #344]	; (8001730 <vInitBaroRead+0x1b8>)
 80015d6:	f001 fbb3 	bl	8002d40 <HAL_I2C_Master_Receive>
 80015da:	7a3b      	ldrb	r3, [r7, #8]
 80015dc:	021b      	lsls	r3, r3, #8
 80015de:	b21a      	sxth	r2, r3
 80015e0:	7a7b      	ldrb	r3, [r7, #9]
 80015e2:	b21b      	sxth	r3, r3
 80015e4:	4313      	orrs	r3, r2
 80015e6:	b21b      	sxth	r3, r3
 80015e8:	b29a      	uxth	r2, r3
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	801a      	strh	r2, [r3, #0]

	READ_BARO_COEFF(1, command, coefficients);
 80015ee:	23a4      	movs	r3, #164	; 0xa4
 80015f0:	72fb      	strb	r3, [r7, #11]
 80015f2:	f107 020b 	add.w	r2, r7, #11
 80015f6:	230a      	movs	r3, #10
 80015f8:	9300      	str	r3, [sp, #0]
 80015fa:	2301      	movs	r3, #1
 80015fc:	21ee      	movs	r1, #238	; 0xee
 80015fe:	484c      	ldr	r0, [pc, #304]	; (8001730 <vInitBaroRead+0x1b8>)
 8001600:	f001 faaa 	bl	8002b58 <HAL_I2C_Master_Transmit>
 8001604:	f107 0208 	add.w	r2, r7, #8
 8001608:	230a      	movs	r3, #10
 800160a:	9300      	str	r3, [sp, #0]
 800160c:	2302      	movs	r3, #2
 800160e:	21ee      	movs	r1, #238	; 0xee
 8001610:	4847      	ldr	r0, [pc, #284]	; (8001730 <vInitBaroRead+0x1b8>)
 8001612:	f001 fb95 	bl	8002d40 <HAL_I2C_Master_Receive>
 8001616:	7a3b      	ldrb	r3, [r7, #8]
 8001618:	021b      	lsls	r3, r3, #8
 800161a:	b21a      	sxth	r2, r3
 800161c:	7a7b      	ldrb	r3, [r7, #9]
 800161e:	b21b      	sxth	r3, r3
 8001620:	4313      	orrs	r3, r2
 8001622:	b21a      	sxth	r2, r3
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	3302      	adds	r3, #2
 8001628:	b292      	uxth	r2, r2
 800162a:	801a      	strh	r2, [r3, #0]

	READ_BARO_COEFF(2, command, coefficients);
 800162c:	23a6      	movs	r3, #166	; 0xa6
 800162e:	72fb      	strb	r3, [r7, #11]
 8001630:	f107 020b 	add.w	r2, r7, #11
 8001634:	230a      	movs	r3, #10
 8001636:	9300      	str	r3, [sp, #0]
 8001638:	2301      	movs	r3, #1
 800163a:	21ee      	movs	r1, #238	; 0xee
 800163c:	483c      	ldr	r0, [pc, #240]	; (8001730 <vInitBaroRead+0x1b8>)
 800163e:	f001 fa8b 	bl	8002b58 <HAL_I2C_Master_Transmit>
 8001642:	f107 0208 	add.w	r2, r7, #8
 8001646:	230a      	movs	r3, #10
 8001648:	9300      	str	r3, [sp, #0]
 800164a:	2302      	movs	r3, #2
 800164c:	21ee      	movs	r1, #238	; 0xee
 800164e:	4838      	ldr	r0, [pc, #224]	; (8001730 <vInitBaroRead+0x1b8>)
 8001650:	f001 fb76 	bl	8002d40 <HAL_I2C_Master_Receive>
 8001654:	7a3b      	ldrb	r3, [r7, #8]
 8001656:	021b      	lsls	r3, r3, #8
 8001658:	b21a      	sxth	r2, r3
 800165a:	7a7b      	ldrb	r3, [r7, #9]
 800165c:	b21b      	sxth	r3, r3
 800165e:	4313      	orrs	r3, r2
 8001660:	b21a      	sxth	r2, r3
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	3304      	adds	r3, #4
 8001666:	b292      	uxth	r2, r2
 8001668:	801a      	strh	r2, [r3, #0]

	READ_BARO_COEFF(3, command, coefficients);
 800166a:	23a8      	movs	r3, #168	; 0xa8
 800166c:	72fb      	strb	r3, [r7, #11]
 800166e:	f107 020b 	add.w	r2, r7, #11
 8001672:	230a      	movs	r3, #10
 8001674:	9300      	str	r3, [sp, #0]
 8001676:	2301      	movs	r3, #1
 8001678:	21ee      	movs	r1, #238	; 0xee
 800167a:	482d      	ldr	r0, [pc, #180]	; (8001730 <vInitBaroRead+0x1b8>)
 800167c:	f001 fa6c 	bl	8002b58 <HAL_I2C_Master_Transmit>
 8001680:	f107 0208 	add.w	r2, r7, #8
 8001684:	230a      	movs	r3, #10
 8001686:	9300      	str	r3, [sp, #0]
 8001688:	2302      	movs	r3, #2
 800168a:	21ee      	movs	r1, #238	; 0xee
 800168c:	4828      	ldr	r0, [pc, #160]	; (8001730 <vInitBaroRead+0x1b8>)
 800168e:	f001 fb57 	bl	8002d40 <HAL_I2C_Master_Receive>
 8001692:	7a3b      	ldrb	r3, [r7, #8]
 8001694:	021b      	lsls	r3, r3, #8
 8001696:	b21a      	sxth	r2, r3
 8001698:	7a7b      	ldrb	r3, [r7, #9]
 800169a:	b21b      	sxth	r3, r3
 800169c:	4313      	orrs	r3, r2
 800169e:	b21a      	sxth	r2, r3
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	3306      	adds	r3, #6
 80016a4:	b292      	uxth	r2, r2
 80016a6:	801a      	strh	r2, [r3, #0]

	READ_BARO_COEFF(4, command, coefficients);
 80016a8:	23aa      	movs	r3, #170	; 0xaa
 80016aa:	72fb      	strb	r3, [r7, #11]
 80016ac:	f107 020b 	add.w	r2, r7, #11
 80016b0:	230a      	movs	r3, #10
 80016b2:	9300      	str	r3, [sp, #0]
 80016b4:	2301      	movs	r3, #1
 80016b6:	21ee      	movs	r1, #238	; 0xee
 80016b8:	481d      	ldr	r0, [pc, #116]	; (8001730 <vInitBaroRead+0x1b8>)
 80016ba:	f001 fa4d 	bl	8002b58 <HAL_I2C_Master_Transmit>
 80016be:	f107 0208 	add.w	r2, r7, #8
 80016c2:	230a      	movs	r3, #10
 80016c4:	9300      	str	r3, [sp, #0]
 80016c6:	2302      	movs	r3, #2
 80016c8:	21ee      	movs	r1, #238	; 0xee
 80016ca:	4819      	ldr	r0, [pc, #100]	; (8001730 <vInitBaroRead+0x1b8>)
 80016cc:	f001 fb38 	bl	8002d40 <HAL_I2C_Master_Receive>
 80016d0:	7a3b      	ldrb	r3, [r7, #8]
 80016d2:	021b      	lsls	r3, r3, #8
 80016d4:	b21a      	sxth	r2, r3
 80016d6:	7a7b      	ldrb	r3, [r7, #9]
 80016d8:	b21b      	sxth	r3, r3
 80016da:	4313      	orrs	r3, r2
 80016dc:	b21a      	sxth	r2, r3
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	3308      	adds	r3, #8
 80016e2:	b292      	uxth	r2, r2
 80016e4:	801a      	strh	r2, [r3, #0]

	READ_BARO_COEFF(5, command, coefficients);
 80016e6:	23ac      	movs	r3, #172	; 0xac
 80016e8:	72fb      	strb	r3, [r7, #11]
 80016ea:	f107 020b 	add.w	r2, r7, #11
 80016ee:	230a      	movs	r3, #10
 80016f0:	9300      	str	r3, [sp, #0]
 80016f2:	2301      	movs	r3, #1
 80016f4:	21ee      	movs	r1, #238	; 0xee
 80016f6:	480e      	ldr	r0, [pc, #56]	; (8001730 <vInitBaroRead+0x1b8>)
 80016f8:	f001 fa2e 	bl	8002b58 <HAL_I2C_Master_Transmit>
 80016fc:	f107 0208 	add.w	r2, r7, #8
 8001700:	230a      	movs	r3, #10
 8001702:	9300      	str	r3, [sp, #0]
 8001704:	2302      	movs	r3, #2
 8001706:	21ee      	movs	r1, #238	; 0xee
 8001708:	4809      	ldr	r0, [pc, #36]	; (8001730 <vInitBaroRead+0x1b8>)
 800170a:	f001 fb19 	bl	8002d40 <HAL_I2C_Master_Receive>
 800170e:	7a3b      	ldrb	r3, [r7, #8]
 8001710:	021b      	lsls	r3, r3, #8
 8001712:	b21a      	sxth	r2, r3
 8001714:	7a7b      	ldrb	r3, [r7, #9]
 8001716:	b21b      	sxth	r3, r3
 8001718:	4313      	orrs	r3, r2
 800171a:	b21a      	sxth	r2, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	330a      	adds	r3, #10
 8001720:	b292      	uxth	r2, r2
 8001722:	801a      	strh	r2, [r3, #0]
}
 8001724:	bf00      	nop
 8001726:	3710      	adds	r7, #16
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	10624dd3 	.word	0x10624dd3
 8001730:	20001ee8 	.word	0x20001ee8

08001734 <vReadBaro>:

void vReadBaro(int32_t *temperature, int32_t *pressure, uint16_t coefficients[]) {
 8001734:	b580      	push	{r7, lr}
 8001736:	b08c      	sub	sp, #48	; 0x30
 8001738:	af02      	add	r7, sp, #8
 800173a:	60f8      	str	r0, [r7, #12]
 800173c:	60b9      	str	r1, [r7, #8]
 800173e:	607a      	str	r2, [r7, #4]
	uint8_t read_buffer[3];
	uint32_t wait_time_OSR;

	switch (BARO_OSR) {
	case 0:
		CALC_TEMP_PRESS(256, wait_time_OSR, command, pressure_raw,
 8001740:	f007 fd34 	bl	80091ac <osKernelGetTickFreq>
 8001744:	4602      	mov	r2, r0
 8001746:	4b36      	ldr	r3, [pc, #216]	; (8001820 <vReadBaro+0xec>)
 8001748:	fba3 2302 	umull	r2, r3, r3, r2
 800174c:	099b      	lsrs	r3, r3, #6
 800174e:	627b      	str	r3, [r7, #36]	; 0x24
 8001750:	2340      	movs	r3, #64	; 0x40
 8001752:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8001756:	f107 0223 	add.w	r2, r7, #35	; 0x23
 800175a:	230a      	movs	r3, #10
 800175c:	9300      	str	r3, [sp, #0]
 800175e:	2301      	movs	r3, #1
 8001760:	21ee      	movs	r1, #238	; 0xee
 8001762:	4830      	ldr	r0, [pc, #192]	; (8001824 <vReadBaro+0xf0>)
 8001764:	f001 f9f8 	bl	8002b58 <HAL_I2C_Master_Transmit>
 8001768:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800176a:	f007 fdd3 	bl	8009314 <osDelay>
 800176e:	2300      	movs	r3, #0
 8001770:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8001774:	f107 0223 	add.w	r2, r7, #35	; 0x23
 8001778:	230a      	movs	r3, #10
 800177a:	9300      	str	r3, [sp, #0]
 800177c:	2301      	movs	r3, #1
 800177e:	21ee      	movs	r1, #238	; 0xee
 8001780:	4828      	ldr	r0, [pc, #160]	; (8001824 <vReadBaro+0xf0>)
 8001782:	f001 f9e9 	bl	8002b58 <HAL_I2C_Master_Transmit>
 8001786:	f107 0214 	add.w	r2, r7, #20
 800178a:	230a      	movs	r3, #10
 800178c:	9300      	str	r3, [sp, #0]
 800178e:	2303      	movs	r3, #3
 8001790:	21ee      	movs	r1, #238	; 0xee
 8001792:	4824      	ldr	r0, [pc, #144]	; (8001824 <vReadBaro+0xf0>)
 8001794:	f001 fad4 	bl	8002d40 <HAL_I2C_Master_Receive>
 8001798:	7d3b      	ldrb	r3, [r7, #20]
 800179a:	041a      	lsls	r2, r3, #16
 800179c:	7d7b      	ldrb	r3, [r7, #21]
 800179e:	021b      	lsls	r3, r3, #8
 80017a0:	4313      	orrs	r3, r2
 80017a2:	7dba      	ldrb	r2, [r7, #22]
 80017a4:	4313      	orrs	r3, r2
 80017a6:	61bb      	str	r3, [r7, #24]
 80017a8:	2350      	movs	r3, #80	; 0x50
 80017aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80017ae:	f107 0223 	add.w	r2, r7, #35	; 0x23
 80017b2:	230a      	movs	r3, #10
 80017b4:	9300      	str	r3, [sp, #0]
 80017b6:	2301      	movs	r3, #1
 80017b8:	21ee      	movs	r1, #238	; 0xee
 80017ba:	481a      	ldr	r0, [pc, #104]	; (8001824 <vReadBaro+0xf0>)
 80017bc:	f001 f9cc 	bl	8002b58 <HAL_I2C_Master_Transmit>
 80017c0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80017c2:	f007 fda7 	bl	8009314 <osDelay>
 80017c6:	2300      	movs	r3, #0
 80017c8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80017cc:	f107 0223 	add.w	r2, r7, #35	; 0x23
 80017d0:	230a      	movs	r3, #10
 80017d2:	9300      	str	r3, [sp, #0]
 80017d4:	2301      	movs	r3, #1
 80017d6:	21ee      	movs	r1, #238	; 0xee
 80017d8:	4812      	ldr	r0, [pc, #72]	; (8001824 <vReadBaro+0xf0>)
 80017da:	f001 f9bd 	bl	8002b58 <HAL_I2C_Master_Transmit>
 80017de:	f107 0214 	add.w	r2, r7, #20
 80017e2:	230a      	movs	r3, #10
 80017e4:	9300      	str	r3, [sp, #0]
 80017e6:	2303      	movs	r3, #3
 80017e8:	21ee      	movs	r1, #238	; 0xee
 80017ea:	480e      	ldr	r0, [pc, #56]	; (8001824 <vReadBaro+0xf0>)
 80017ec:	f001 faa8 	bl	8002d40 <HAL_I2C_Master_Receive>
 80017f0:	7d3b      	ldrb	r3, [r7, #20]
 80017f2:	041a      	lsls	r2, r3, #16
 80017f4:	7d7b      	ldrb	r3, [r7, #21]
 80017f6:	021b      	lsls	r3, r3, #8
 80017f8:	4313      	orrs	r3, r2
 80017fa:	7dba      	ldrb	r2, [r7, #22]
 80017fc:	4313      	orrs	r3, r2
 80017fe:	61fb      	str	r3, [r7, #28]
 8001800:	f107 0118 	add.w	r1, r7, #24
 8001804:	f107 021c 	add.w	r2, r7, #28
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	9300      	str	r3, [sp, #0]
 800180c:	460b      	mov	r3, r1
 800180e:	68b9      	ldr	r1, [r7, #8]
 8001810:	68f8      	ldr	r0, [r7, #12]
 8001812:	f000 f809 	bl	8001828 <vCalculateTempPressure>
				temperature_raw, temperature, pressure, coefficients)
		;
		break;
 8001816:	bf00      	nop
		/* defaults to OSR 256 */
		CALC_TEMP_PRESS(256, wait_time_OSR, command, pressure_raw,
				temperature_raw, temperature, pressure, coefficients)
		;
	}
}
 8001818:	bf00      	nop
 800181a:	3728      	adds	r7, #40	; 0x28
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	10624dd3 	.word	0x10624dd3
 8001824:	20001ee8 	.word	0x20001ee8

08001828 <vCalculateTempPressure>:

/* this is how we have to calculate temperature and Pressure which is written in the Datasheet */
void vCalculateTempPressure(int32_t *temperature, int32_t *pressure,
		uint32_t *temperature_raw, uint32_t *pressure_raw,
		uint16_t coefficients[]) {
 8001828:	e92d 0bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp}
 800182c:	b08b      	sub	sp, #44	; 0x2c
 800182e:	af00      	add	r7, sp, #0
 8001830:	60f8      	str	r0, [r7, #12]
 8001832:	60b9      	str	r1, [r7, #8]
 8001834:	607a      	str	r2, [r7, #4]
 8001836:	603b      	str	r3, [r7, #0]
	int64_t dT;
	int64_t OFF, SENS;

	dT = *temperature_raw - ((uint32_t) coefficients[4] << 8);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681a      	ldr	r2, [r3, #0]
 800183c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800183e:	3308      	adds	r3, #8
 8001840:	881b      	ldrh	r3, [r3, #0]
 8001842:	021b      	lsls	r3, r3, #8
 8001844:	1ad3      	subs	r3, r2, r3
 8001846:	f04f 0400 	mov.w	r4, #0
 800184a:	e9c7 3408 	strd	r3, r4, [r7, #32]
	/* Temperature in 2000  = 20.00 C */
	*temperature = (int32_t) 2000 + (dT * coefficients[5] >> 23);
 800184e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001850:	330a      	adds	r3, #10
 8001852:	881b      	ldrh	r3, [r3, #0]
 8001854:	b29b      	uxth	r3, r3
 8001856:	f04f 0400 	mov.w	r4, #0
 800185a:	6a3a      	ldr	r2, [r7, #32]
 800185c:	fb04 f102 	mul.w	r1, r4, r2
 8001860:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001862:	fb03 f202 	mul.w	r2, r3, r2
 8001866:	440a      	add	r2, r1
 8001868:	6a39      	ldr	r1, [r7, #32]
 800186a:	fba1 3403 	umull	r3, r4, r1, r3
 800186e:	4422      	add	r2, r4
 8001870:	4614      	mov	r4, r2
 8001872:	f04f 0100 	mov.w	r1, #0
 8001876:	f04f 0200 	mov.w	r2, #0
 800187a:	0dd9      	lsrs	r1, r3, #23
 800187c:	ea41 2144 	orr.w	r1, r1, r4, lsl #9
 8001880:	15e2      	asrs	r2, r4, #23
 8001882:	460b      	mov	r3, r1
 8001884:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8001888:	461a      	mov	r2, r3
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	601a      	str	r2, [r3, #0]

	OFF = ((int64_t) coefficients[1] << 17) + ((coefficients[3] * dT) >> 6);
 800188e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001890:	3302      	adds	r3, #2
 8001892:	881b      	ldrh	r3, [r3, #0]
 8001894:	b29b      	uxth	r3, r3
 8001896:	f04f 0400 	mov.w	r4, #0
 800189a:	ea4f 39d3 	mov.w	r9, r3, lsr #15
 800189e:	ea4f 4843 	mov.w	r8, r3, lsl #17
 80018a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80018a4:	3306      	adds	r3, #6
 80018a6:	881b      	ldrh	r3, [r3, #0]
 80018a8:	b29b      	uxth	r3, r3
 80018aa:	f04f 0400 	mov.w	r4, #0
 80018ae:	6a3a      	ldr	r2, [r7, #32]
 80018b0:	fb04 f102 	mul.w	r1, r4, r2
 80018b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80018b6:	fb03 f202 	mul.w	r2, r3, r2
 80018ba:	1888      	adds	r0, r1, r2
 80018bc:	6a3a      	ldr	r2, [r7, #32]
 80018be:	fba2 1203 	umull	r1, r2, r2, r3
 80018c2:	1883      	adds	r3, r0, r2
 80018c4:	461a      	mov	r2, r3
 80018c6:	f04f 0b00 	mov.w	fp, #0
 80018ca:	f04f 0c00 	mov.w	ip, #0
 80018ce:	ea4f 1b91 	mov.w	fp, r1, lsr #6
 80018d2:	ea4b 6b82 	orr.w	fp, fp, r2, lsl #26
 80018d6:	ea4f 1ca2 	mov.w	ip, r2, asr #6
 80018da:	eb1b 0308 	adds.w	r3, fp, r8
 80018de:	eb4c 0409 	adc.w	r4, ip, r9
 80018e2:	e9c7 3406 	strd	r3, r4, [r7, #24]
	SENS = ((int64_t) coefficients[0] << 16) + ((coefficients[2] * dT) >> 7);
 80018e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80018e8:	881b      	ldrh	r3, [r3, #0]
 80018ea:	b29b      	uxth	r3, r3
 80018ec:	f04f 0400 	mov.w	r4, #0
 80018f0:	0c1e      	lsrs	r6, r3, #16
 80018f2:	041d      	lsls	r5, r3, #16
 80018f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80018f6:	3304      	adds	r3, #4
 80018f8:	881b      	ldrh	r3, [r3, #0]
 80018fa:	b29b      	uxth	r3, r3
 80018fc:	f04f 0400 	mov.w	r4, #0
 8001900:	6a3a      	ldr	r2, [r7, #32]
 8001902:	fb04 f102 	mul.w	r1, r4, r2
 8001906:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001908:	fb03 f202 	mul.w	r2, r3, r2
 800190c:	1888      	adds	r0, r1, r2
 800190e:	6a3a      	ldr	r2, [r7, #32]
 8001910:	fba2 1203 	umull	r1, r2, r2, r3
 8001914:	1883      	adds	r3, r0, r2
 8001916:	461a      	mov	r2, r3
 8001918:	f04f 0800 	mov.w	r8, #0
 800191c:	f04f 0900 	mov.w	r9, #0
 8001920:	ea4f 18d1 	mov.w	r8, r1, lsr #7
 8001924:	ea48 6842 	orr.w	r8, r8, r2, lsl #25
 8001928:	ea4f 19e2 	mov.w	r9, r2, asr #7
 800192c:	eb18 0305 	adds.w	r3, r8, r5
 8001930:	eb49 0406 	adc.w	r4, r9, r6
 8001934:	e9c7 3404 	strd	r3, r4, [r7, #16]
	/* Pressure in 110002 = 1100.02 mbar */
	*pressure = (int32_t) ((((*pressure_raw * SENS) >> 21) - OFF) >> 15);
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f04f 0400 	mov.w	r4, #0
 8001940:	693a      	ldr	r2, [r7, #16]
 8001942:	fb04 f102 	mul.w	r1, r4, r2
 8001946:	697a      	ldr	r2, [r7, #20]
 8001948:	fb03 f202 	mul.w	r2, r3, r2
 800194c:	1888      	adds	r0, r1, r2
 800194e:	693a      	ldr	r2, [r7, #16]
 8001950:	fba2 1203 	umull	r1, r2, r2, r3
 8001954:	1883      	adds	r3, r0, r2
 8001956:	461a      	mov	r2, r3
 8001958:	f04f 0300 	mov.w	r3, #0
 800195c:	f04f 0400 	mov.w	r4, #0
 8001960:	0d4b      	lsrs	r3, r1, #21
 8001962:	ea43 23c2 	orr.w	r3, r3, r2, lsl #11
 8001966:	1554      	asrs	r4, r2, #21
 8001968:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800196c:	1a5b      	subs	r3, r3, r1
 800196e:	eb64 0402 	sbc.w	r4, r4, r2
 8001972:	461d      	mov	r5, r3
 8001974:	4626      	mov	r6, r4
 8001976:	f04f 0300 	mov.w	r3, #0
 800197a:	f04f 0400 	mov.w	r4, #0
 800197e:	0beb      	lsrs	r3, r5, #15
 8001980:	ea43 4346 	orr.w	r3, r3, r6, lsl #17
 8001984:	13f4      	asrs	r4, r6, #15
 8001986:	461a      	mov	r2, r3
 8001988:	68bb      	ldr	r3, [r7, #8]
 800198a:	601a      	str	r2, [r3, #0]
}
 800198c:	bf00      	nop
 800198e:	372c      	adds	r7, #44	; 0x2c
 8001990:	46bd      	mov	sp, r7
 8001992:	e8bd 0bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp}
 8001996:	4770      	bx	lr

08001998 <vTaskImuRead>:
/**
 * @brief Function implementing the task_baro_read thread.
 * @param argument: Not used
 * @retval None
 */
void vTaskImuRead(void *argument) {
 8001998:	b5f0      	push	{r4, r5, r6, r7, lr}
 800199a:	b097      	sub	sp, #92	; 0x5c
 800199c:	af04      	add	r7, sp, #16
 800199e:	6078      	str	r0, [r7, #4]
	uint32_t tick_count, tick_update;

	/* initialize data variables */
	int32_t gyroscope_data[3] = { 5, 10, 15 }; /* 0 = x, 1 = y, 2 = z */
 80019a0:	4a53      	ldr	r2, [pc, #332]	; (8001af0 <vTaskImuRead+0x158>)
 80019a2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80019a6:	ca07      	ldmia	r2, {r0, r1, r2}
 80019a8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	int32_t acceleration[3] = { 50, 100, 200 }; /* 0 = x, 1 = y, 2 = z */
 80019ac:	4a51      	ldr	r2, [pc, #324]	; (8001af4 <vTaskImuRead+0x15c>)
 80019ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019b2:	ca07      	ldmia	r2, {r0, r1, r2}
 80019b4:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	/* initialize counter as we want to average over 4 samples every time */
	int8_t counter = 0;
 80019b8:	2300      	movs	r3, #0
 80019ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

	/* initialize queue message */
	imu_data queue_data = { 0 };
 80019be:	f107 0308 	add.w	r3, r7, #8
 80019c2:	2200      	movs	r2, #0
 80019c4:	601a      	str	r2, [r3, #0]
 80019c6:	605a      	str	r2, [r3, #4]
 80019c8:	609a      	str	r2, [r3, #8]
 80019ca:	60da      	str	r2, [r3, #12]
 80019cc:	611a      	str	r2, [r3, #16]
 80019ce:	615a      	str	r2, [r3, #20]
 80019d0:	619a      	str	r2, [r3, #24]

	vInitImu20600Read();
 80019d2:	f000 f897 	bl	8001b04 <vInitImu20600Read>

	/* Infinite loop */
	tick_count = osKernelGetTickCount();
 80019d6:	f007 fbc1 	bl	800915c <osKernelGetTickCount>
 80019da:	6478      	str	r0, [r7, #68]	; 0x44
	tick_update = osKernelGetTickFreq() / IMU20601_SAMPLING_FREQ;
 80019dc:	f007 fbe6 	bl	80091ac <osKernelGetTickFreq>
 80019e0:	4602      	mov	r2, r0
 80019e2:	4b45      	ldr	r3, [pc, #276]	; (8001af8 <vTaskImuRead+0x160>)
 80019e4:	fba3 2302 	umull	r2, r3, r3, r2
 80019e8:	099b      	lsrs	r3, r3, #6
 80019ea:	63fb      	str	r3, [r7, #60]	; 0x3c
	for (;;) {
		tick_count += tick_update;
 80019ec:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80019ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80019f0:	4413      	add	r3, r2
 80019f2:	647b      	str	r3, [r7, #68]	; 0x44
		vReadImu20600(gyroscope_data, acceleration);
 80019f4:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80019f8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80019fc:	4611      	mov	r1, r2
 80019fe:	4618      	mov	r0, r3
 8001a00:	f000 fa68 	bl	8001ed4 <vReadImu20600>

		/* Debugging */

		UsbPrint("[DBG] RAW Gx: %ld, Gy:%ld, Gz:%ld; Ax: %ld, Ay:%ld, Az:%ld; t: %lu\n",
 8001a04:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 8001a06:	6b7d      	ldr	r5, [r7, #52]	; 0x34
 8001a08:	6bbe      	ldr	r6, [r7, #56]	; 0x38
 8001a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a0c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001a0e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001a10:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8001a12:	9003      	str	r0, [sp, #12]
 8001a14:	9102      	str	r1, [sp, #8]
 8001a16:	9201      	str	r2, [sp, #4]
 8001a18:	9300      	str	r3, [sp, #0]
 8001a1a:	4633      	mov	r3, r6
 8001a1c:	462a      	mov	r2, r5
 8001a1e:	4621      	mov	r1, r4
 8001a20:	4836      	ldr	r0, [pc, #216]	; (8001afc <vTaskImuRead+0x164>)
 8001a22:	f7ff fd33 	bl	800148c <UsbPrint>
				gyroscope_data[0], gyroscope_data[1], gyroscope_data[2],
				acceleration[0], acceleration[1], acceleration[2], tick_count);

		//TODO [nstojosk] : can this overflow?
		queue_data.gyro_x += gyroscope_data[0];
 8001a26:	68ba      	ldr	r2, [r7, #8]
 8001a28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a2a:	4413      	add	r3, r2
 8001a2c:	60bb      	str	r3, [r7, #8]
		queue_data.gyro_y += gyroscope_data[1];
 8001a2e:	68fa      	ldr	r2, [r7, #12]
 8001a30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a32:	4413      	add	r3, r2
 8001a34:	60fb      	str	r3, [r7, #12]
		queue_data.gyro_z += gyroscope_data[2];
 8001a36:	693a      	ldr	r2, [r7, #16]
 8001a38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a3a:	4413      	add	r3, r2
 8001a3c:	613b      	str	r3, [r7, #16]
		queue_data.acc_x += acceleration[0];
 8001a3e:	697a      	ldr	r2, [r7, #20]
 8001a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a42:	4413      	add	r3, r2
 8001a44:	617b      	str	r3, [r7, #20]
		queue_data.acc_y += acceleration[1];
 8001a46:	69ba      	ldr	r2, [r7, #24]
 8001a48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a4a:	4413      	add	r3, r2
 8001a4c:	61bb      	str	r3, [r7, #24]
		queue_data.acc_z += acceleration[2];
 8001a4e:	69fa      	ldr	r2, [r7, #28]
 8001a50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a52:	4413      	add	r3, r2
 8001a54:	61fb      	str	r3, [r7, #28]
		++counter;
 8001a56:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8001a5a:	3301      	adds	r3, #1
 8001a5c:	b2db      	uxtb	r3, r3
 8001a5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
		if (counter == 4) {
 8001a62:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
 8001a66:	2b04      	cmp	r3, #4
 8001a68:	d13d      	bne.n	8001ae6 <vTaskImuRead+0x14e>
			/* reset counter */
			counter = 0;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

			/* Average Data */
			queue_data.gyro_x /= 4;
 8001a70:	68bb      	ldr	r3, [r7, #8]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	da00      	bge.n	8001a78 <vTaskImuRead+0xe0>
 8001a76:	3303      	adds	r3, #3
 8001a78:	109b      	asrs	r3, r3, #2
 8001a7a:	60bb      	str	r3, [r7, #8]
			queue_data.gyro_y /= 4;
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	da00      	bge.n	8001a84 <vTaskImuRead+0xec>
 8001a82:	3303      	adds	r3, #3
 8001a84:	109b      	asrs	r3, r3, #2
 8001a86:	60fb      	str	r3, [r7, #12]
			queue_data.gyro_z /= 4;
 8001a88:	693b      	ldr	r3, [r7, #16]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	da00      	bge.n	8001a90 <vTaskImuRead+0xf8>
 8001a8e:	3303      	adds	r3, #3
 8001a90:	109b      	asrs	r3, r3, #2
 8001a92:	613b      	str	r3, [r7, #16]
			queue_data.acc_x /= 4;
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	da00      	bge.n	8001a9c <vTaskImuRead+0x104>
 8001a9a:	3303      	adds	r3, #3
 8001a9c:	109b      	asrs	r3, r3, #2
 8001a9e:	617b      	str	r3, [r7, #20]
			queue_data.acc_y /= 4;
 8001aa0:	69bb      	ldr	r3, [r7, #24]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	da00      	bge.n	8001aa8 <vTaskImuRead+0x110>
 8001aa6:	3303      	adds	r3, #3
 8001aa8:	109b      	asrs	r3, r3, #2
 8001aaa:	61bb      	str	r3, [r7, #24]
			queue_data.acc_z /= 4;
 8001aac:	69fb      	ldr	r3, [r7, #28]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	da00      	bge.n	8001ab4 <vTaskImuRead+0x11c>
 8001ab2:	3303      	adds	r3, #3
 8001ab4:	109b      	asrs	r3, r3, #2
 8001ab6:	61fb      	str	r3, [r7, #28]
			/* I dont know it this works with the overflow of the tick_count! */
			queue_data.timestamp = tick_count;
 8001ab8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001aba:	623b      	str	r3, [r7, #32]

			/* Send Data to Queue */
			osMessageQueuePut(preprocess_queue, &queue_data, 0U, 0U);
 8001abc:	4b10      	ldr	r3, [pc, #64]	; (8001b00 <vTaskImuRead+0x168>)
 8001abe:	6818      	ldr	r0, [r3, #0]
 8001ac0:	f107 0108 	add.w	r1, r7, #8
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	f007 fe54 	bl	8009774 <osMessageQueuePut>

			/* reset queue value */
			queue_data = EMPTY_IMU;
 8001acc:	f107 0308 	add.w	r3, r7, #8
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	601a      	str	r2, [r3, #0]
 8001ad4:	605a      	str	r2, [r3, #4]
 8001ad6:	609a      	str	r2, [r3, #8]
 8001ad8:	60da      	str	r2, [r3, #12]
 8001ada:	611a      	str	r2, [r3, #16]
 8001adc:	615a      	str	r2, [r3, #20]
 8001ade:	619a      	str	r2, [r3, #24]
			counter = 0;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
		}
		osDelayUntil(tick_count);
 8001ae6:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8001ae8:	f007 fc42 	bl	8009370 <osDelayUntil>
		tick_count += tick_update;
 8001aec:	e77e      	b.n	80019ec <vTaskImuRead+0x54>
 8001aee:	bf00      	nop
 8001af0:	0800ddc4 	.word	0x0800ddc4
 8001af4:	0800ddd0 	.word	0x0800ddd0
 8001af8:	10624dd3 	.word	0x10624dd3
 8001afc:	0800dd80 	.word	0x0800dd80
 8001b00:	20001dc8 	.word	0x20001dc8

08001b04 <vInitImu20600Read>:
	}
}

void vInitImu20600Read() {
 8001b04:	b5b0      	push	{r4, r5, r7, lr}
 8001b06:	b094      	sub	sp, #80	; 0x50
 8001b08:	af04      	add	r7, sp, #16
	osDelayUntil(2000);
 8001b0a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001b0e:	f007 fc2f 	bl	8009370 <osDelayUntil>
	while (1) {
		HAL_StatusTypeDef Test = HAL_ERROR;
 8001b12:	2301      	movs	r3, #1
 8001b14:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		/* Disable I2C Mode */
		uint8_t register_sensor_control[2] = { 0 };
 8001b18:	2300      	movs	r3, #0
 8001b1a:	86bb      	strh	r3, [r7, #52]	; 0x34
		register_sensor_control[0] = IMU20601_COMMAND_USER_CONTROL_WRITE;
 8001b1c:	23ea      	movs	r3, #234	; 0xea
 8001b1e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
		register_sensor_control[1] = (SENS_FIFO_EN << 6 | I2C_DISABLE << 4 |
 8001b22:	2300      	movs	r3, #0
 8001b24:	019b      	lsls	r3, r3, #6
 8001b26:	b25a      	sxtb	r2, r3
 8001b28:	2301      	movs	r3, #1
 8001b2a:	011b      	lsls	r3, r3, #4
 8001b2c:	b25b      	sxtb	r3, r3
 8001b2e:	4313      	orrs	r3, r2
 8001b30:	b25a      	sxtb	r2, r3
				SENS_FIFO_RST << 2);
 8001b32:	2301      	movs	r3, #1
 8001b34:	009b      	lsls	r3, r3, #2
		register_sensor_control[1] = (SENS_FIFO_EN << 6 | I2C_DISABLE << 4 |
 8001b36:	b25b      	sxtb	r3, r3
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	b25b      	sxtb	r3, r3
 8001b3c:	b2db      	uxtb	r3, r3
 8001b3e:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
		while (Test != HAL_OK) {
 8001b42:	e016      	b.n	8001b72 <vInitImu20600Read+0x6e>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001b44:	2200      	movs	r2, #0
 8001b46:	2110      	movs	r1, #16
 8001b48:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b4c:	f000 ff5c 	bl	8002a08 <HAL_GPIO_WritePin>
			Test = HAL_SPI_Transmit(&hspi1, register_sensor_control,
 8001b50:	f107 0134 	add.w	r1, r7, #52	; 0x34
 8001b54:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001b58:	2202      	movs	r2, #2
 8001b5a:	489d      	ldr	r0, [pc, #628]	; (8001dd0 <vInitImu20600Read+0x2cc>)
 8001b5c:	f003 fde8 	bl	8005730 <HAL_SPI_Transmit>
 8001b60:	4603      	mov	r3, r0
 8001b62:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					IMU20601_COMMAND_LENGTH, IMU20601_SPI_TIMEOUT);
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001b66:	2201      	movs	r2, #1
 8001b68:	2110      	movs	r1, #16
 8001b6a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b6e:	f000 ff4b 	bl	8002a08 <HAL_GPIO_WritePin>
		while (Test != HAL_OK) {
 8001b72:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d1e4      	bne.n	8001b44 <vInitImu20600Read+0x40>
		}
		Test = HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f




		uint8_t whoamI = 1 << 7 | 0x75;
 8001b80:	23f5      	movs	r3, #245	; 0xf5
 8001b82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		uint8_t whoamI2 = { 0 };
 8001b86:	2300      	movs	r3, #0
 8001b88:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	2110      	movs	r1, #16
 8001b90:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b94:	f000 ff38 	bl	8002a08 <HAL_GPIO_WritePin>
		Test = HAL_SPI_Transmit(&hspi1, &whoamI, 1, IMU20601_SPI_TIMEOUT);
 8001b98:	f107 0133 	add.w	r1, r7, #51	; 0x33
 8001b9c:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	488b      	ldr	r0, [pc, #556]	; (8001dd0 <vInitImu20600Read+0x2cc>)
 8001ba4:	f003 fdc4 	bl	8005730 <HAL_SPI_Transmit>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		Test = HAL_SPI_Receive(&hspi1, &whoamI2, 1, IMU20601_SPI_TIMEOUT);
 8001bae:	f107 0132 	add.w	r1, r7, #50	; 0x32
 8001bb2:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	4885      	ldr	r0, [pc, #532]	; (8001dd0 <vInitImu20600Read+0x2cc>)
 8001bba:	f003 ff1f 	bl	80059fc <HAL_SPI_Receive>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	2110      	movs	r1, #16
 8001bc8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bcc:	f000 ff1c 	bl	8002a08 <HAL_GPIO_WritePin>



		/* Configure Gyroscope */
		/* we need to send two bytes: first bit: write 0 /read 1, 7 next bits register address, the next 8 bits are the message */
		uint8_t register_gyro_config[2] = { 0 };
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	863b      	strh	r3, [r7, #48]	; 0x30
		register_gyro_config[0] = IMU20601_COMMAND_GYROSCOPE_CONFIGURATION_WRITE;
 8001bd4:	239b      	movs	r3, #155	; 0x9b
 8001bd6:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
		register_gyro_config[1] = (GYRO_SELFTEST << 5 | GYRO_RANGE << 3
 8001bda:	2300      	movs	r3, #0
 8001bdc:	015b      	lsls	r3, r3, #5
 8001bde:	b25a      	sxtb	r2, r3
 8001be0:	2301      	movs	r3, #1
 8001be2:	00db      	lsls	r3, r3, #3
 8001be4:	b25b      	sxtb	r3, r3
 8001be6:	4313      	orrs	r3, r2
 8001be8:	b25a      	sxtb	r2, r3
				| GYRO_FILTER);
 8001bea:	2302      	movs	r3, #2
 8001bec:	b25b      	sxtb	r3, r3
 8001bee:	4313      	orrs	r3, r2
 8001bf0:	b25b      	sxtb	r3, r3
 8001bf2:	b2db      	uxtb	r3, r3
		register_gyro_config[1] = (GYRO_SELFTEST << 5 | GYRO_RANGE << 3
 8001bf4:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
		while (Test != HAL_OK) {
 8001bf8:	e016      	b.n	8001c28 <vInitImu20600Read+0x124>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	2110      	movs	r1, #16
 8001bfe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c02:	f000 ff01 	bl	8002a08 <HAL_GPIO_WritePin>
			Test = HAL_SPI_Transmit(&hspi1, register_gyro_config,
 8001c06:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8001c0a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001c0e:	2202      	movs	r2, #2
 8001c10:	486f      	ldr	r0, [pc, #444]	; (8001dd0 <vInitImu20600Read+0x2cc>)
 8001c12:	f003 fd8d 	bl	8005730 <HAL_SPI_Transmit>
 8001c16:	4603      	mov	r3, r0
 8001c18:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					IMU20601_COMMAND_LENGTH, IMU20601_SPI_TIMEOUT);
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	2110      	movs	r1, #16
 8001c20:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c24:	f000 fef0 	bl	8002a08 <HAL_GPIO_WritePin>
		while (Test != HAL_OK) {
 8001c28:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d1e4      	bne.n	8001bfa <vInitImu20600Read+0xf6>
		}
		Test = HAL_ERROR;
 8001c30:	2301      	movs	r3, #1
 8001c32:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		osDelay(1000);
 8001c36:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c3a:	f007 fb6b 	bl	8009314 <osDelay>
		/* Configure Accelerometer */
		uint8_t register_acc_config[2] = { 0 };
 8001c3e:	2300      	movs	r3, #0
 8001c40:	85bb      	strh	r3, [r7, #44]	; 0x2c
		register_acc_config[0] = IMU20601_COMMAND_ACCELEROMETER_CONFIGURATION1_WRITE;
 8001c42:	239c      	movs	r3, #156	; 0x9c
 8001c44:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
		register_acc_config[1] = (ACC_SELFTEST << 5 | ACC_RANGE << 3);
 8001c48:	2300      	movs	r3, #0
 8001c4a:	015b      	lsls	r3, r3, #5
 8001c4c:	b25a      	sxtb	r2, r3
 8001c4e:	2303      	movs	r3, #3
 8001c50:	00db      	lsls	r3, r3, #3
 8001c52:	b25b      	sxtb	r3, r3
 8001c54:	4313      	orrs	r3, r2
 8001c56:	b25b      	sxtb	r3, r3
 8001c58:	b2db      	uxtb	r3, r3
 8001c5a:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
		uint8_t register_acc_config2[2] = { 0 };
 8001c5e:	2300      	movs	r3, #0
 8001c60:	853b      	strh	r3, [r7, #40]	; 0x28
		register_acc_config2[0] = IMU20601_COMMAND_ACCELEROMETER_CONFIGURATION2_WRITE;
 8001c62:	239d      	movs	r3, #157	; 0x9d
 8001c64:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
		register_acc_config2[1] = (ACC_AVGFILTER << 3 | ACC_FILTER);
 8001c68:	2300      	movs	r3, #0
 8001c6a:	00db      	lsls	r3, r3, #3
 8001c6c:	b25a      	sxtb	r2, r3
 8001c6e:	2304      	movs	r3, #4
 8001c70:	b25b      	sxtb	r3, r3
 8001c72:	4313      	orrs	r3, r2
 8001c74:	b25b      	sxtb	r3, r3
 8001c76:	b2db      	uxtb	r3, r3
 8001c78:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
		while (Test != HAL_OK) {
 8001c7c:	e016      	b.n	8001cac <vInitImu20600Read+0x1a8>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001c7e:	2200      	movs	r2, #0
 8001c80:	2110      	movs	r1, #16
 8001c82:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c86:	f000 febf 	bl	8002a08 <HAL_GPIO_WritePin>
			Test = HAL_SPI_Transmit(&hspi1, register_acc_config,
 8001c8a:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8001c8e:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001c92:	2202      	movs	r2, #2
 8001c94:	484e      	ldr	r0, [pc, #312]	; (8001dd0 <vInitImu20600Read+0x2cc>)
 8001c96:	f003 fd4b 	bl	8005730 <HAL_SPI_Transmit>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					IMU20601_COMMAND_LENGTH, IMU20601_SPI_TIMEOUT);
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	2110      	movs	r1, #16
 8001ca4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ca8:	f000 feae 	bl	8002a08 <HAL_GPIO_WritePin>
		while (Test != HAL_OK) {
 8001cac:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d1e4      	bne.n	8001c7e <vInitImu20600Read+0x17a>
		}
		Test = HAL_ERROR;
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		while (Test != HAL_OK) {
 8001cba:	e016      	b.n	8001cea <vInitImu20600Read+0x1e6>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	2110      	movs	r1, #16
 8001cc0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cc4:	f000 fea0 	bl	8002a08 <HAL_GPIO_WritePin>
			Test = HAL_SPI_Transmit(&hspi1, register_acc_config2,
 8001cc8:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001ccc:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001cd0:	2202      	movs	r2, #2
 8001cd2:	483f      	ldr	r0, [pc, #252]	; (8001dd0 <vInitImu20600Read+0x2cc>)
 8001cd4:	f003 fd2c 	bl	8005730 <HAL_SPI_Transmit>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					IMU20601_COMMAND_LENGTH, IMU20601_SPI_TIMEOUT);
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001cde:	2201      	movs	r2, #1
 8001ce0:	2110      	movs	r1, #16
 8001ce2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ce6:	f000 fe8f 	bl	8002a08 <HAL_GPIO_WritePin>
		while (Test != HAL_OK) {
 8001cea:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d1e4      	bne.n	8001cbc <vInitImu20600Read+0x1b8>
		}
		Test = HAL_ERROR;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		/* FIFO disable */
		uint8_t register_FIFO[2] = { 0 };
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	84bb      	strh	r3, [r7, #36]	; 0x24
		register_FIFO[0] = IMU20601_COMMAND_FIFO_ENABLE_WRITE;
 8001cfc:	23a3      	movs	r3, #163	; 0xa3
 8001cfe:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
		register_FIFO[1] = (GYRO_FIFO_EN << 4 | ACC_FIFO_EN << 3);
 8001d02:	2300      	movs	r3, #0
 8001d04:	011b      	lsls	r3, r3, #4
 8001d06:	b25a      	sxtb	r2, r3
 8001d08:	2300      	movs	r3, #0
 8001d0a:	00db      	lsls	r3, r3, #3
 8001d0c:	b25b      	sxtb	r3, r3
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	b25b      	sxtb	r3, r3
 8001d12:	b2db      	uxtb	r3, r3
 8001d14:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
		while (Test != HAL_OK) {
 8001d18:	e016      	b.n	8001d48 <vInitImu20600Read+0x244>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	2110      	movs	r1, #16
 8001d1e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d22:	f000 fe71 	bl	8002a08 <HAL_GPIO_WritePin>
			Test = HAL_SPI_Transmit(&hspi1, register_FIFO,
 8001d26:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8001d2a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001d2e:	2202      	movs	r2, #2
 8001d30:	4827      	ldr	r0, [pc, #156]	; (8001dd0 <vInitImu20600Read+0x2cc>)
 8001d32:	f003 fcfd 	bl	8005730 <HAL_SPI_Transmit>
 8001d36:	4603      	mov	r3, r0
 8001d38:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					IMU20601_COMMAND_LENGTH,
					IMU20601_SPI_TIMEOUT);
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001d3c:	2201      	movs	r2, #1
 8001d3e:	2110      	movs	r1, #16
 8001d40:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d44:	f000 fe60 	bl	8002a08 <HAL_GPIO_WritePin>
		while (Test != HAL_OK) {
 8001d48:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d1e4      	bne.n	8001d1a <vInitImu20600Read+0x216>
		}
		Test = HAL_ERROR;
 8001d50:	2301      	movs	r3, #1
 8001d52:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		/* sensor management 1 */
		uint8_t register_sensor_powerMgmt1[2] = { 0 };
 8001d56:	2300      	movs	r3, #0
 8001d58:	843b      	strh	r3, [r7, #32]
		register_sensor_powerMgmt1[0] = IMU20601_COMMAND_POWER_MANAGMENT1_WRITE;
 8001d5a:	23eb      	movs	r3, #235	; 0xeb
 8001d5c:	f887 3020 	strb.w	r3, [r7, #32]
		register_sensor_powerMgmt1[1] =
				(SENS_sleep_EN << 6 | SENS_clk_src << 0);
 8001d60:	2300      	movs	r3, #0
 8001d62:	019b      	lsls	r3, r3, #6
 8001d64:	b25a      	sxtb	r2, r3
 8001d66:	2301      	movs	r3, #1
 8001d68:	b25b      	sxtb	r3, r3
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	b25b      	sxtb	r3, r3
 8001d6e:	b2db      	uxtb	r3, r3
		register_sensor_powerMgmt1[1] =
 8001d70:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
		while (Test != HAL_OK) {
 8001d74:	e016      	b.n	8001da4 <vInitImu20600Read+0x2a0>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001d76:	2200      	movs	r2, #0
 8001d78:	2110      	movs	r1, #16
 8001d7a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d7e:	f000 fe43 	bl	8002a08 <HAL_GPIO_WritePin>
			Test = HAL_SPI_Transmit(&hspi1, register_sensor_powerMgmt1,
 8001d82:	f107 0120 	add.w	r1, r7, #32
 8001d86:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001d8a:	2202      	movs	r2, #2
 8001d8c:	4810      	ldr	r0, [pc, #64]	; (8001dd0 <vInitImu20600Read+0x2cc>)
 8001d8e:	f003 fccf 	bl	8005730 <HAL_SPI_Transmit>
 8001d92:	4603      	mov	r3, r0
 8001d94:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					IMU20601_COMMAND_LENGTH, IMU20601_SPI_TIMEOUT);
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001d98:	2201      	movs	r2, #1
 8001d9a:	2110      	movs	r1, #16
 8001d9c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001da0:	f000 fe32 	bl	8002a08 <HAL_GPIO_WritePin>
		while (Test != HAL_OK) {
 8001da4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d1e4      	bne.n	8001d76 <vInitImu20600Read+0x272>
		}
		Test = HAL_ERROR;
 8001dac:	2301      	movs	r3, #1
 8001dae:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		/* sensor management 2 */
		uint8_t register_sensor_powerMgmt2[2] = { 0 };
 8001db2:	2300      	movs	r3, #0
 8001db4:	83bb      	strh	r3, [r7, #28]
		register_sensor_powerMgmt2[0] = IMU20601_COMMAND_POWER_MANAGMENT2_WRITE;
 8001db6:	23ec      	movs	r3, #236	; 0xec
 8001db8:	773b      	strb	r3, [r7, #28]
		register_sensor_powerMgmt2[1] = (SENS_acc_axis_EN << 3
 8001dba:	2300      	movs	r3, #0
 8001dbc:	00db      	lsls	r3, r3, #3
				| SENS_gyri_axis_EN << 0);
 8001dbe:	b25a      	sxtb	r2, r3
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	b25b      	sxtb	r3, r3
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	b25b      	sxtb	r3, r3
 8001dc8:	b2db      	uxtb	r3, r3
		register_sensor_powerMgmt2[1] = (SENS_acc_axis_EN << 3
 8001dca:	777b      	strb	r3, [r7, #29]
		while (Test != HAL_OK) {
 8001dcc:	e019      	b.n	8001e02 <vInitImu20600Read+0x2fe>
 8001dce:	bf00      	nop
 8001dd0:	2000a010 	.word	0x2000a010
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	2110      	movs	r1, #16
 8001dd8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ddc:	f000 fe14 	bl	8002a08 <HAL_GPIO_WritePin>
			Test = HAL_SPI_Transmit(&hspi1, register_sensor_powerMgmt2,
 8001de0:	f107 011c 	add.w	r1, r7, #28
 8001de4:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001de8:	2202      	movs	r2, #2
 8001dea:	4836      	ldr	r0, [pc, #216]	; (8001ec4 <vInitImu20600Read+0x3c0>)
 8001dec:	f003 fca0 	bl	8005730 <HAL_SPI_Transmit>
 8001df0:	4603      	mov	r3, r0
 8001df2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					IMU20601_COMMAND_LENGTH, IMU20601_SPI_TIMEOUT);
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001df6:	2201      	movs	r2, #1
 8001df8:	2110      	movs	r1, #16
 8001dfa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001dfe:	f000 fe03 	bl	8002a08 <HAL_GPIO_WritePin>
		while (Test != HAL_OK) {
 8001e02:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d1e4      	bne.n	8001dd4 <vInitImu20600Read+0x2d0>
		}
		Test = HAL_ERROR;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		/* Test if what we measure is possible */
		int32_t gyroscope_data[3]; /* 0 = x, 1 = y, 2 = z */
		int32_t acceleration[3]; /* 0 = x, 1 = y, 2 = z */
		vReadImu20600(gyroscope_data, acceleration);
 8001e10:	1d3a      	adds	r2, r7, #4
 8001e12:	f107 0310 	add.w	r3, r7, #16
 8001e16:	4611      	mov	r1, r2
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f000 f85b 	bl	8001ed4 <vReadImu20600>
		UsbPrint("[DBG] RAW Gx: %ld, Gy:%ld, Gz:%ld; Ax: %ld, Ay:%ld, Az:%ld\n",
 8001e1e:	6938      	ldr	r0, [r7, #16]
 8001e20:	697c      	ldr	r4, [r7, #20]
 8001e22:	69bd      	ldr	r5, [r7, #24]
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	68ba      	ldr	r2, [r7, #8]
 8001e28:	68f9      	ldr	r1, [r7, #12]
 8001e2a:	9102      	str	r1, [sp, #8]
 8001e2c:	9201      	str	r2, [sp, #4]
 8001e2e:	9300      	str	r3, [sp, #0]
 8001e30:	462b      	mov	r3, r5
 8001e32:	4622      	mov	r2, r4
 8001e34:	4601      	mov	r1, r0
 8001e36:	4824      	ldr	r0, [pc, #144]	; (8001ec8 <vInitImu20600Read+0x3c4>)
 8001e38:	f7ff fb28 	bl	800148c <UsbPrint>
				gyroscope_data[0], gyroscope_data[1], gyroscope_data[2],
				acceleration[0], acceleration[1], acceleration[2]);
		uint32_t abs_value = acceleration[0] * acceleration[0]
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	687a      	ldr	r2, [r7, #4]
 8001e40:	fb02 f203 	mul.w	r2, r2, r3
						+ acceleration[1] * acceleration[1]
 8001e44:	68bb      	ldr	r3, [r7, #8]
 8001e46:	68b9      	ldr	r1, [r7, #8]
 8001e48:	fb01 f303 	mul.w	r3, r1, r3
 8001e4c:	441a      	add	r2, r3
						+ acceleration[2] * acceleration[2];
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	68f9      	ldr	r1, [r7, #12]
 8001e52:	fb01 f303 	mul.w	r3, r1, r3
 8001e56:	4413      	add	r3, r2
		uint32_t abs_value = acceleration[0] * acceleration[0]
 8001e58:	63bb      	str	r3, [r7, #56]	; 0x38
		if (((abs_value > 0.25 && abs_value < 2.25)
 8001e5a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001e5c:	f7fe fb52 	bl	8000504 <__aeabi_ui2d>
 8001e60:	f04f 0200 	mov.w	r2, #0
 8001e64:	4b19      	ldr	r3, [pc, #100]	; (8001ecc <vInitImu20600Read+0x3c8>)
 8001e66:	f7fe fe57 	bl	8000b18 <__aeabi_dcmpgt>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d024      	beq.n	8001eba <vInitImu20600Read+0x3b6>
 8001e70:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001e72:	f7fe fb47 	bl	8000504 <__aeabi_ui2d>
 8001e76:	f04f 0200 	mov.w	r2, #0
 8001e7a:	4b15      	ldr	r3, [pc, #84]	; (8001ed0 <vInitImu20600Read+0x3cc>)
 8001e7c:	f7fe fe2e 	bl	8000adc <__aeabi_dcmplt>
 8001e80:	4603      	mov	r3, r0
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d019      	beq.n	8001eba <vInitImu20600Read+0x3b6>
				&& (gyroscope_data[0] > -50 && gyroscope_data[0] < 50
 8001e86:	693b      	ldr	r3, [r7, #16]
 8001e88:	f113 0f31 	cmn.w	r3, #49	; 0x31
 8001e8c:	f6ff ae41 	blt.w	8001b12 <vInitImu20600Read+0xe>
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	2b31      	cmp	r3, #49	; 0x31
 8001e94:	f73f ae3d 	bgt.w	8001b12 <vInitImu20600Read+0xe>
						&& gyroscope_data[1] > -50 && gyroscope_data[1] < 50
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	f113 0f31 	cmn.w	r3, #49	; 0x31
 8001e9e:	f6ff ae38 	blt.w	8001b12 <vInitImu20600Read+0xe>
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	2b31      	cmp	r3, #49	; 0x31
 8001ea6:	f73f ae34 	bgt.w	8001b12 <vInitImu20600Read+0xe>
						&& gyroscope_data[2] > -50 && gyroscope_data[2] < 50))) {
 8001eaa:	69bb      	ldr	r3, [r7, #24]
 8001eac:	f113 0f31 	cmn.w	r3, #49	; 0x31
 8001eb0:	f6ff ae2f 	blt.w	8001b12 <vInitImu20600Read+0xe>
 8001eb4:	69bb      	ldr	r3, [r7, #24]
 8001eb6:	2b31      	cmp	r3, #49	; 0x31
 8001eb8:	dd00      	ble.n	8001ebc <vInitImu20600Read+0x3b8>
	while (1) {
 8001eba:	e62a      	b.n	8001b12 <vInitImu20600Read+0xe>
			/* initialization successful */
			break;
		}
	}
}
 8001ebc:	bf00      	nop
 8001ebe:	3740      	adds	r7, #64	; 0x40
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bdb0      	pop	{r4, r5, r7, pc}
 8001ec4:	2000a010 	.word	0x2000a010
 8001ec8:	0800dddc 	.word	0x0800dddc
 8001ecc:	3fd00000 	.word	0x3fd00000
 8001ed0:	40020000 	.word	0x40020000

08001ed4 <vReadImu20600>:

void vReadImu20600(int32_t gyroscope_data[], int32_t acceleration[]) {
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b088      	sub	sp, #32
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
 8001edc:	6039      	str	r1, [r7, #0]

	/* Read Accelerometer Data */
	uint8_t bufferAcc[6] = { 0 };
 8001ede:	f107 0318 	add.w	r3, r7, #24
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	601a      	str	r2, [r3, #0]
 8001ee6:	809a      	strh	r2, [r3, #4]
	uint8_t commandaccread = IMU20601_COMMAND_ACC_READ;
 8001ee8:	233b      	movs	r3, #59	; 0x3b
 8001eea:	75fb      	strb	r3, [r7, #23]

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001eec:	2200      	movs	r2, #0
 8001eee:	2110      	movs	r1, #16
 8001ef0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ef4:	f000 fd88 	bl	8002a08 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &commandaccread, 1, IMU20601_SPI_TIMEOUT);
 8001ef8:	f107 0117 	add.w	r1, r7, #23
 8001efc:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001f00:	2201      	movs	r2, #1
 8001f02:	4832      	ldr	r0, [pc, #200]	; (8001fcc <vReadImu20600+0xf8>)
 8001f04:	f003 fc14 	bl	8005730 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, bufferAcc, 6, IMU20601_SPI_TIMEOUT);
 8001f08:	f107 0118 	add.w	r1, r7, #24
 8001f0c:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001f10:	2206      	movs	r2, #6
 8001f12:	482e      	ldr	r0, [pc, #184]	; (8001fcc <vReadImu20600+0xf8>)
 8001f14:	f003 fd72 	bl	80059fc <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001f18:	2201      	movs	r2, #1
 8001f1a:	2110      	movs	r1, #16
 8001f1c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f20:	f000 fd72 	bl	8002a08 <HAL_GPIO_WritePin>


	acceleration[0] = bufferAcc[0] << 8 | bufferAcc[1];
 8001f24:	7e3b      	ldrb	r3, [r7, #24]
 8001f26:	021b      	lsls	r3, r3, #8
 8001f28:	7e7a      	ldrb	r2, [r7, #25]
 8001f2a:	431a      	orrs	r2, r3
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	601a      	str	r2, [r3, #0]
	acceleration[1] = bufferAcc[2] << 8 | bufferAcc[3];
 8001f30:	7ebb      	ldrb	r3, [r7, #26]
 8001f32:	021a      	lsls	r2, r3, #8
 8001f34:	7efb      	ldrb	r3, [r7, #27]
 8001f36:	4619      	mov	r1, r3
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	3304      	adds	r3, #4
 8001f3c:	430a      	orrs	r2, r1
 8001f3e:	601a      	str	r2, [r3, #0]
	acceleration[2] = bufferAcc[4] << 8 | bufferAcc[5];
 8001f40:	7f3b      	ldrb	r3, [r7, #28]
 8001f42:	021a      	lsls	r2, r3, #8
 8001f44:	7f7b      	ldrb	r3, [r7, #29]
 8001f46:	4619      	mov	r1, r3
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	3308      	adds	r3, #8
 8001f4c:	430a      	orrs	r2, r1
 8001f4e:	601a      	str	r2, [r3, #0]

	/* Read Gyroscope Data */
	uint8_t bufferGyro[6] = { 0 };
 8001f50:	f107 0310 	add.w	r3, r7, #16
 8001f54:	2200      	movs	r2, #0
 8001f56:	601a      	str	r2, [r3, #0]
 8001f58:	809a      	strh	r2, [r3, #4]
	uint8_t commandgyroread = IMU20601_COMMAND_GYRO_READ;
 8001f5a:	2343      	movs	r3, #67	; 0x43
 8001f5c:	73fb      	strb	r3, [r7, #15]

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001f5e:	2200      	movs	r2, #0
 8001f60:	2110      	movs	r1, #16
 8001f62:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f66:	f000 fd4f 	bl	8002a08 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &commandgyroread, 1, IMU20601_SPI_TIMEOUT);
 8001f6a:	f107 010f 	add.w	r1, r7, #15
 8001f6e:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001f72:	2201      	movs	r2, #1
 8001f74:	4815      	ldr	r0, [pc, #84]	; (8001fcc <vReadImu20600+0xf8>)
 8001f76:	f003 fbdb 	bl	8005730 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, bufferGyro, 1, IMU20601_SPI_TIMEOUT);
 8001f7a:	f107 0110 	add.w	r1, r7, #16
 8001f7e:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001f82:	2201      	movs	r2, #1
 8001f84:	4811      	ldr	r0, [pc, #68]	; (8001fcc <vReadImu20600+0xf8>)
 8001f86:	f003 fd39 	bl	80059fc <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	2110      	movs	r1, #16
 8001f8e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f92:	f000 fd39 	bl	8002a08 <HAL_GPIO_WritePin>

	gyroscope_data[0] = bufferGyro[1] << 8 | bufferGyro[2];
 8001f96:	7c7b      	ldrb	r3, [r7, #17]
 8001f98:	021b      	lsls	r3, r3, #8
 8001f9a:	7cba      	ldrb	r2, [r7, #18]
 8001f9c:	431a      	orrs	r2, r3
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	601a      	str	r2, [r3, #0]
	gyroscope_data[1] = bufferGyro[3] << 8 | bufferGyro[4];
 8001fa2:	7cfb      	ldrb	r3, [r7, #19]
 8001fa4:	021a      	lsls	r2, r3, #8
 8001fa6:	7d3b      	ldrb	r3, [r7, #20]
 8001fa8:	4619      	mov	r1, r3
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	3304      	adds	r3, #4
 8001fae:	430a      	orrs	r2, r1
 8001fb0:	601a      	str	r2, [r3, #0]
	gyroscope_data[2] = bufferGyro[5] << 8 | bufferGyro[6];
 8001fb2:	7d7b      	ldrb	r3, [r7, #21]
 8001fb4:	021a      	lsls	r2, r3, #8
 8001fb6:	7dbb      	ldrb	r3, [r7, #22]
 8001fb8:	4619      	mov	r1, r3
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	3308      	adds	r3, #8
 8001fbe:	430a      	orrs	r2, r1
 8001fc0:	601a      	str	r2, [r3, #0]

}
 8001fc2:	bf00      	nop
 8001fc4:	3720      	adds	r7, #32
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	2000a010 	.word	0x2000a010

08001fd0 <vTaskPreprocess>:
 *      Author: Jonas
 */

#include "tasks/task_preprocess.h"

void vTaskPreprocess(void *argument) {
 8001fd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001fd2:	b091      	sub	sp, #68	; 0x44
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
	/* registers for the Filter */
	int32_t registers[4] = { 0 };
 8001fd8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001fdc:	2200      	movs	r2, #0
 8001fde:	601a      	str	r2, [r3, #0]
 8001fe0:	605a      	str	r2, [r3, #4]
 8001fe2:	609a      	str	r2, [r3, #8]
 8001fe4:	60da      	str	r2, [r3, #12]

	int32_t filtered_acc_z;
	int32_t raw_acc_z;

	/* Queue data and Status Initialization */
	imu_data queue_data = { 0 };
 8001fe6:	f107 030c 	add.w	r3, r7, #12
 8001fea:	2200      	movs	r2, #0
 8001fec:	601a      	str	r2, [r3, #0]
 8001fee:	605a      	str	r2, [r3, #4]
 8001ff0:	609a      	str	r2, [r3, #8]
 8001ff2:	60da      	str	r2, [r3, #12]
 8001ff4:	611a      	str	r2, [r3, #16]
 8001ff6:	615a      	str	r2, [r3, #20]
 8001ff8:	619a      	str	r2, [r3, #24]

	/* Infinite loop */
	for (;;) {
		if (osMessageQueueGet(preprocess_queue, &queue_data, NULL,
 8001ffa:	4bbf      	ldr	r3, [pc, #764]	; (80022f8 <vTaskPreprocess+0x328>)
 8001ffc:	6818      	ldr	r0, [r3, #0]
 8001ffe:	f107 010c 	add.w	r1, r7, #12
 8002002:	f04f 33ff 	mov.w	r3, #4294967295
 8002006:	2200      	movs	r2, #0
 8002008:	f007 fc28 	bl	800985c <osMessageQueueGet>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d1f3      	bne.n	8001ffa <vTaskPreprocess+0x2a>
		osWaitForever) == osOK) {
			raw_acc_z = queue_data.acc_z;
 8002012:	6a3b      	ldr	r3, [r7, #32]
 8002014:	63fb      	str	r3, [r7, #60]	; 0x3c
			filtered_acc_z = A0
					* (raw_acc_z + B1 * registers[0] + B2 * registers[1]
 8002016:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002018:	f7fe fa84 	bl	8000524 <__aeabi_i2d>
 800201c:	4605      	mov	r5, r0
 800201e:	460e      	mov	r6, r1
 8002020:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002022:	4618      	mov	r0, r3
 8002024:	f7fe fa7e 	bl	8000524 <__aeabi_i2d>
 8002028:	a4a5      	add	r4, pc, #660	; (adr r4, 80022c0 <vTaskPreprocess+0x2f0>)
 800202a:	e9d4 3400 	ldrd	r3, r4, [r4]
 800202e:	461a      	mov	r2, r3
 8002030:	4623      	mov	r3, r4
 8002032:	f7fe fae1 	bl	80005f8 <__aeabi_dmul>
 8002036:	4603      	mov	r3, r0
 8002038:	460c      	mov	r4, r1
 800203a:	461a      	mov	r2, r3
 800203c:	4623      	mov	r3, r4
 800203e:	4628      	mov	r0, r5
 8002040:	4631      	mov	r1, r6
 8002042:	f7fe f923 	bl	800028c <__adddf3>
 8002046:	4603      	mov	r3, r0
 8002048:	460c      	mov	r4, r1
 800204a:	461d      	mov	r5, r3
 800204c:	4626      	mov	r6, r4
 800204e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002050:	4618      	mov	r0, r3
 8002052:	f7fe fa67 	bl	8000524 <__aeabi_i2d>
 8002056:	a49c      	add	r4, pc, #624	; (adr r4, 80022c8 <vTaskPreprocess+0x2f8>)
 8002058:	e9d4 3400 	ldrd	r3, r4, [r4]
 800205c:	461a      	mov	r2, r3
 800205e:	4623      	mov	r3, r4
 8002060:	f7fe faca 	bl	80005f8 <__aeabi_dmul>
 8002064:	4603      	mov	r3, r0
 8002066:	460c      	mov	r4, r1
 8002068:	461a      	mov	r2, r3
 800206a:	4623      	mov	r3, r4
 800206c:	4628      	mov	r0, r5
 800206e:	4631      	mov	r1, r6
 8002070:	f7fe f90c 	bl	800028c <__adddf3>
 8002074:	4603      	mov	r3, r0
 8002076:	460c      	mov	r4, r1
 8002078:	461d      	mov	r5, r3
 800207a:	4626      	mov	r6, r4
							+ B3 * registers[2] + B4 * registers[3]) +
 800207c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800207e:	4618      	mov	r0, r3
 8002080:	f7fe fa50 	bl	8000524 <__aeabi_i2d>
 8002084:	a492      	add	r4, pc, #584	; (adr r4, 80022d0 <vTaskPreprocess+0x300>)
 8002086:	e9d4 3400 	ldrd	r3, r4, [r4]
 800208a:	461a      	mov	r2, r3
 800208c:	4623      	mov	r3, r4
 800208e:	f7fe fab3 	bl	80005f8 <__aeabi_dmul>
 8002092:	4603      	mov	r3, r0
 8002094:	460c      	mov	r4, r1
 8002096:	461a      	mov	r2, r3
 8002098:	4623      	mov	r3, r4
 800209a:	4628      	mov	r0, r5
 800209c:	4631      	mov	r1, r6
 800209e:	f7fe f8f5 	bl	800028c <__adddf3>
 80020a2:	4603      	mov	r3, r0
 80020a4:	460c      	mov	r4, r1
 80020a6:	461d      	mov	r5, r3
 80020a8:	4626      	mov	r6, r4
 80020aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020ac:	4618      	mov	r0, r3
 80020ae:	f7fe fa39 	bl	8000524 <__aeabi_i2d>
 80020b2:	a489      	add	r4, pc, #548	; (adr r4, 80022d8 <vTaskPreprocess+0x308>)
 80020b4:	e9d4 3400 	ldrd	r3, r4, [r4]
 80020b8:	461a      	mov	r2, r3
 80020ba:	4623      	mov	r3, r4
 80020bc:	f7fe fa9c 	bl	80005f8 <__aeabi_dmul>
 80020c0:	4603      	mov	r3, r0
 80020c2:	460c      	mov	r4, r1
 80020c4:	461a      	mov	r2, r3
 80020c6:	4623      	mov	r3, r4
 80020c8:	4628      	mov	r0, r5
 80020ca:	4631      	mov	r1, r6
 80020cc:	f7fe f8de 	bl	800028c <__adddf3>
 80020d0:	4603      	mov	r3, r0
 80020d2:	460c      	mov	r4, r1
 80020d4:	4618      	mov	r0, r3
 80020d6:	4621      	mov	r1, r4
					* (raw_acc_z + B1 * registers[0] + B2 * registers[1]
 80020d8:	a481      	add	r4, pc, #516	; (adr r4, 80022e0 <vTaskPreprocess+0x310>)
 80020da:	e9d4 3400 	ldrd	r3, r4, [r4]
 80020de:	461a      	mov	r2, r3
 80020e0:	4623      	mov	r3, r4
 80020e2:	f7fe fa89 	bl	80005f8 <__aeabi_dmul>
 80020e6:	4603      	mov	r3, r0
 80020e8:	460c      	mov	r4, r1
 80020ea:	461d      	mov	r5, r3
 80020ec:	4626      	mov	r6, r4
			A1 * registers[0] + A2 * registers[1] + A3 * registers[2]
 80020ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020f0:	4618      	mov	r0, r3
 80020f2:	f7fe fa17 	bl	8000524 <__aeabi_i2d>
 80020f6:	a47c      	add	r4, pc, #496	; (adr r4, 80022e8 <vTaskPreprocess+0x318>)
 80020f8:	e9d4 3400 	ldrd	r3, r4, [r4]
 80020fc:	461a      	mov	r2, r3
 80020fe:	4623      	mov	r3, r4
 8002100:	f7fe fa7a 	bl	80005f8 <__aeabi_dmul>
 8002104:	4603      	mov	r3, r0
 8002106:	460c      	mov	r4, r1
							+ B3 * registers[2] + B4 * registers[3]) +
 8002108:	461a      	mov	r2, r3
 800210a:	4623      	mov	r3, r4
 800210c:	4628      	mov	r0, r5
 800210e:	4631      	mov	r1, r6
 8002110:	f7fe f8bc 	bl	800028c <__adddf3>
 8002114:	4603      	mov	r3, r0
 8002116:	460c      	mov	r4, r1
 8002118:	461d      	mov	r5, r3
 800211a:	4626      	mov	r6, r4
			A1 * registers[0] + A2 * registers[1] + A3 * registers[2]
 800211c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800211e:	4618      	mov	r0, r3
 8002120:	f7fe fa00 	bl	8000524 <__aeabi_i2d>
 8002124:	a472      	add	r4, pc, #456	; (adr r4, 80022f0 <vTaskPreprocess+0x320>)
 8002126:	e9d4 3400 	ldrd	r3, r4, [r4]
 800212a:	461a      	mov	r2, r3
 800212c:	4623      	mov	r3, r4
 800212e:	f7fe fa63 	bl	80005f8 <__aeabi_dmul>
 8002132:	4603      	mov	r3, r0
 8002134:	460c      	mov	r4, r1
 8002136:	461a      	mov	r2, r3
 8002138:	4623      	mov	r3, r4
 800213a:	4628      	mov	r0, r5
 800213c:	4631      	mov	r1, r6
 800213e:	f7fe f8a5 	bl	800028c <__adddf3>
 8002142:	4603      	mov	r3, r0
 8002144:	460c      	mov	r4, r1
 8002146:	461d      	mov	r5, r3
 8002148:	4626      	mov	r6, r4
 800214a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800214c:	4618      	mov	r0, r3
 800214e:	f7fe f9e9 	bl	8000524 <__aeabi_i2d>
 8002152:	a465      	add	r4, pc, #404	; (adr r4, 80022e8 <vTaskPreprocess+0x318>)
 8002154:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002158:	461a      	mov	r2, r3
 800215a:	4623      	mov	r3, r4
 800215c:	f7fe fa4c 	bl	80005f8 <__aeabi_dmul>
 8002160:	4603      	mov	r3, r0
 8002162:	460c      	mov	r4, r1
 8002164:	461a      	mov	r2, r3
 8002166:	4623      	mov	r3, r4
 8002168:	4628      	mov	r0, r5
 800216a:	4631      	mov	r1, r6
 800216c:	f7fe f88e 	bl	800028c <__adddf3>
 8002170:	4603      	mov	r3, r0
 8002172:	460c      	mov	r4, r1
 8002174:	461d      	mov	r5, r3
 8002176:	4626      	mov	r6, r4
					+ A4 * registers[3];
 8002178:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800217a:	4618      	mov	r0, r3
 800217c:	f7fe f9d2 	bl	8000524 <__aeabi_i2d>
 8002180:	a457      	add	r4, pc, #348	; (adr r4, 80022e0 <vTaskPreprocess+0x310>)
 8002182:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002186:	461a      	mov	r2, r3
 8002188:	4623      	mov	r3, r4
 800218a:	f7fe fa35 	bl	80005f8 <__aeabi_dmul>
 800218e:	4603      	mov	r3, r0
 8002190:	460c      	mov	r4, r1
 8002192:	461a      	mov	r2, r3
 8002194:	4623      	mov	r3, r4
 8002196:	4628      	mov	r0, r5
 8002198:	4631      	mov	r1, r6
 800219a:	f7fe f877 	bl	800028c <__adddf3>
 800219e:	4603      	mov	r3, r0
 80021a0:	460c      	mov	r4, r1
			filtered_acc_z = A0
 80021a2:	4618      	mov	r0, r3
 80021a4:	4621      	mov	r1, r4
 80021a6:	f7fe fcc1 	bl	8000b2c <__aeabi_d2iz>
 80021aa:	4603      	mov	r3, r0
 80021ac:	63bb      	str	r3, [r7, #56]	; 0x38
			registers[3] = registers[2];
 80021ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021b0:	637b      	str	r3, [r7, #52]	; 0x34
			registers[2] = registers[1];
 80021b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021b4:	633b      	str	r3, [r7, #48]	; 0x30
			registers[1] = registers[0];
 80021b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021b8:	62fb      	str	r3, [r7, #44]	; 0x2c
			registers[0] = raw_acc_z + B1 * registers[0] + B2 * registers[1]
 80021ba:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80021bc:	f7fe f9b2 	bl	8000524 <__aeabi_i2d>
 80021c0:	4605      	mov	r5, r0
 80021c2:	460e      	mov	r6, r1
 80021c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021c6:	4618      	mov	r0, r3
 80021c8:	f7fe f9ac 	bl	8000524 <__aeabi_i2d>
 80021cc:	a43c      	add	r4, pc, #240	; (adr r4, 80022c0 <vTaskPreprocess+0x2f0>)
 80021ce:	e9d4 3400 	ldrd	r3, r4, [r4]
 80021d2:	461a      	mov	r2, r3
 80021d4:	4623      	mov	r3, r4
 80021d6:	f7fe fa0f 	bl	80005f8 <__aeabi_dmul>
 80021da:	4603      	mov	r3, r0
 80021dc:	460c      	mov	r4, r1
 80021de:	461a      	mov	r2, r3
 80021e0:	4623      	mov	r3, r4
 80021e2:	4628      	mov	r0, r5
 80021e4:	4631      	mov	r1, r6
 80021e6:	f7fe f851 	bl	800028c <__adddf3>
 80021ea:	4603      	mov	r3, r0
 80021ec:	460c      	mov	r4, r1
 80021ee:	461d      	mov	r5, r3
 80021f0:	4626      	mov	r6, r4
 80021f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021f4:	4618      	mov	r0, r3
 80021f6:	f7fe f995 	bl	8000524 <__aeabi_i2d>
 80021fa:	a433      	add	r4, pc, #204	; (adr r4, 80022c8 <vTaskPreprocess+0x2f8>)
 80021fc:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002200:	461a      	mov	r2, r3
 8002202:	4623      	mov	r3, r4
 8002204:	f7fe f9f8 	bl	80005f8 <__aeabi_dmul>
 8002208:	4603      	mov	r3, r0
 800220a:	460c      	mov	r4, r1
 800220c:	461a      	mov	r2, r3
 800220e:	4623      	mov	r3, r4
 8002210:	4628      	mov	r0, r5
 8002212:	4631      	mov	r1, r6
 8002214:	f7fe f83a 	bl	800028c <__adddf3>
 8002218:	4603      	mov	r3, r0
 800221a:	460c      	mov	r4, r1
 800221c:	461d      	mov	r5, r3
 800221e:	4626      	mov	r6, r4
					+ B3 * registers[2] + B4 * registers[3];
 8002220:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002222:	4618      	mov	r0, r3
 8002224:	f7fe f97e 	bl	8000524 <__aeabi_i2d>
 8002228:	a429      	add	r4, pc, #164	; (adr r4, 80022d0 <vTaskPreprocess+0x300>)
 800222a:	e9d4 3400 	ldrd	r3, r4, [r4]
 800222e:	461a      	mov	r2, r3
 8002230:	4623      	mov	r3, r4
 8002232:	f7fe f9e1 	bl	80005f8 <__aeabi_dmul>
 8002236:	4603      	mov	r3, r0
 8002238:	460c      	mov	r4, r1
 800223a:	461a      	mov	r2, r3
 800223c:	4623      	mov	r3, r4
 800223e:	4628      	mov	r0, r5
 8002240:	4631      	mov	r1, r6
 8002242:	f7fe f823 	bl	800028c <__adddf3>
 8002246:	4603      	mov	r3, r0
 8002248:	460c      	mov	r4, r1
 800224a:	461d      	mov	r5, r3
 800224c:	4626      	mov	r6, r4
 800224e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002250:	4618      	mov	r0, r3
 8002252:	f7fe f967 	bl	8000524 <__aeabi_i2d>
 8002256:	a420      	add	r4, pc, #128	; (adr r4, 80022d8 <vTaskPreprocess+0x308>)
 8002258:	e9d4 3400 	ldrd	r3, r4, [r4]
 800225c:	461a      	mov	r2, r3
 800225e:	4623      	mov	r3, r4
 8002260:	f7fe f9ca 	bl	80005f8 <__aeabi_dmul>
 8002264:	4603      	mov	r3, r0
 8002266:	460c      	mov	r4, r1
 8002268:	461a      	mov	r2, r3
 800226a:	4623      	mov	r3, r4
 800226c:	4628      	mov	r0, r5
 800226e:	4631      	mov	r1, r6
 8002270:	f7fe f80c 	bl	800028c <__adddf3>
 8002274:	4603      	mov	r3, r0
 8002276:	460c      	mov	r4, r1
			registers[0] = raw_acc_z + B1 * registers[0] + B2 * registers[1]
 8002278:	4618      	mov	r0, r3
 800227a:	4621      	mov	r1, r4
 800227c:	f7fe fc56 	bl	8000b2c <__aeabi_d2iz>
 8002280:	4603      	mov	r3, r0
 8002282:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Write Result into Motherboard Variable if Mutex is available */
			if (osMutexAcquire(imu_mutex, IMU_MUTEX_TIMEOUT) == osOK) {
 8002284:	4b1d      	ldr	r3, [pc, #116]	; (80022fc <vTaskPreprocess+0x32c>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	2100      	movs	r1, #0
 800228a:	4618      	mov	r0, r3
 800228c:	f007 f93e 	bl	800950c <osMutexAcquire>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	f47f aeb1 	bne.w	8001ffa <vTaskPreprocess+0x2a>
				imu_data_to_mb = queue_data;
 8002298:	4b19      	ldr	r3, [pc, #100]	; (8002300 <vTaskPreprocess+0x330>)
 800229a:	461d      	mov	r5, r3
 800229c:	f107 040c 	add.w	r4, r7, #12
 80022a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022a4:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80022a8:	e885 0007 	stmia.w	r5, {r0, r1, r2}
				imu_data_to_mb.acc_z = filtered_acc_z; /* Insert filtered data */
 80022ac:	4a14      	ldr	r2, [pc, #80]	; (8002300 <vTaskPreprocess+0x330>)
 80022ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80022b0:	6153      	str	r3, [r2, #20]
				osMutexRelease(imu_mutex);
 80022b2:	4b12      	ldr	r3, [pc, #72]	; (80022fc <vTaskPreprocess+0x32c>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4618      	mov	r0, r3
 80022b8:	f007 f986 	bl	80095c8 <osMutexRelease>
		if (osMessageQueueGet(preprocess_queue, &queue_data, NULL,
 80022bc:	e69d      	b.n	8001ffa <vTaskPreprocess+0x2a>
 80022be:	bf00      	nop
 80022c0:	1c708e5c 	.word	0x1c708e5c
 80022c4:	bfdc71c7 	.word	0xbfdc71c7
 80022c8:	bd4fbd69 	.word	0xbd4fbd69
 80022cc:	bfb2f684 	.word	0xbfb2f684
 80022d0:	80e71b2d 	.word	0x80e71b2d
 80022d4:	bf76796e 	.word	0xbf76796e
 80022d8:	e17eb593 	.word	0xe17eb593
 80022dc:	bf23fa32 	.word	0xbf23fa32
 80022e0:	3a1a0235 	.word	0x3a1a0235
 80022e4:	3fee7bb0 	.word	0x3fee7bb0
 80022e8:	3eeef58e 	.word	0x3eeef58e
 80022ec:	400e7bb0 	.word	0x400e7bb0
 80022f0:	2b9381a8 	.word	0x2b9381a8
 80022f4:	4016dcc4 	.word	0x4016dcc4
 80022f8:	20001dc8 	.word	0x20001dc8
 80022fc:	20005f34 	.word	0x20005f34
 8002300:	2000a078 	.word	0x2000a078

08002304 <vTaskSendToMb>:
 */

/* include */
#include "tasks/task_send_to_mb.h"

void vTaskSendToMb(void *argument) {
 8002304:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002306:	b097      	sub	sp, #92	; 0x5c
 8002308:	af04      	add	r7, sp, #16
 800230a:	6078      	str	r0, [r7, #4]

	/* Local Data Variable initialization */
	imu_data last_imu_data = { 0 };
 800230c:	f107 0320 	add.w	r3, r7, #32
 8002310:	2200      	movs	r2, #0
 8002312:	601a      	str	r2, [r3, #0]
 8002314:	605a      	str	r2, [r3, #4]
 8002316:	609a      	str	r2, [r3, #8]
 8002318:	60da      	str	r2, [r3, #12]
 800231a:	611a      	str	r2, [r3, #16]
 800231c:	615a      	str	r2, [r3, #20]
 800231e:	619a      	str	r2, [r3, #24]
	baro_data last_baro_data = { 0 };
 8002320:	f107 0314 	add.w	r3, r7, #20
 8002324:	2200      	movs	r2, #0
 8002326:	601a      	str	r2, [r3, #0]
 8002328:	605a      	str	r2, [r3, #4]
 800232a:	609a      	str	r2, [r3, #8]
//	uint8_t imu_buffer[28] = { 0 };
	uint8_t baro_buffer[12] = { 0 };
 800232c:	f107 0308 	add.w	r3, r7, #8
 8002330:	2200      	movs	r2, #0
 8002332:	601a      	str	r2, [r3, #0]
 8002334:	605a      	str	r2, [r3, #4]
 8002336:	609a      	str	r2, [r3, #8]
	/* For periodic update */
	uint32_t tick_count, tick_update;
	tick_count = osKernelGetTickCount();
 8002338:	f006 ff10 	bl	800915c <osKernelGetTickCount>
 800233c:	6478      	str	r0, [r7, #68]	; 0x44
	tick_update = osKernelGetTickFreq() / MB_SAMPLING_RATE;
 800233e:	f006 ff35 	bl	80091ac <osKernelGetTickFreq>
 8002342:	4602      	mov	r2, r0
 8002344:	4b4a      	ldr	r3, [pc, #296]	; (8002470 <vTaskSendToMb+0x16c>)
 8002346:	fba3 2302 	umull	r2, r3, r3, r2
 800234a:	095b      	lsrs	r3, r3, #5
 800234c:	63fb      	str	r3, [r7, #60]	; 0x3c

	for (;;) {
		tick_count += tick_update;
 800234e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002350:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002352:	4413      	add	r3, r2
 8002354:	647b      	str	r3, [r7, #68]	; 0x44

		/* acquire current Data */
		if (osMutexAcquire(imu_mutex, IMU_MUTEX_TIMEOUT) == osOK) {
 8002356:	4b47      	ldr	r3, [pc, #284]	; (8002474 <vTaskSendToMb+0x170>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	2100      	movs	r1, #0
 800235c:	4618      	mov	r0, r3
 800235e:	f007 f8d5 	bl	800950c <osMutexAcquire>
 8002362:	4603      	mov	r3, r0
 8002364:	2b00      	cmp	r3, #0
 8002366:	d10e      	bne.n	8002386 <vTaskSendToMb+0x82>
			last_imu_data = imu_data_to_mb;
 8002368:	4b43      	ldr	r3, [pc, #268]	; (8002478 <vTaskSendToMb+0x174>)
 800236a:	f107 0420 	add.w	r4, r7, #32
 800236e:	461d      	mov	r5, r3
 8002370:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002372:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002374:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002378:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			osMutexRelease(imu_mutex);
 800237c:	4b3d      	ldr	r3, [pc, #244]	; (8002474 <vTaskSendToMb+0x170>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4618      	mov	r0, r3
 8002382:	f007 f921 	bl	80095c8 <osMutexRelease>
		}

		if (osMutexAcquire(baro_mutex, BARO_MUTEX_TIMEOUT) == osOK) {
 8002386:	4b3d      	ldr	r3, [pc, #244]	; (800247c <vTaskSendToMb+0x178>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	2100      	movs	r1, #0
 800238c:	4618      	mov	r0, r3
 800238e:	f007 f8bd 	bl	800950c <osMutexAcquire>
 8002392:	4603      	mov	r3, r0
 8002394:	2b00      	cmp	r3, #0
 8002396:	d10a      	bne.n	80023ae <vTaskSendToMb+0xaa>
			last_baro_data = baro_data_to_mb;
 8002398:	4a39      	ldr	r2, [pc, #228]	; (8002480 <vTaskSendToMb+0x17c>)
 800239a:	f107 0314 	add.w	r3, r7, #20
 800239e:	ca07      	ldmia	r2, {r0, r1, r2}
 80023a0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			osMutexRelease(baro_mutex);
 80023a4:	4b35      	ldr	r3, [pc, #212]	; (800247c <vTaskSendToMb+0x178>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4618      	mov	r0, r3
 80023aa:	f007 f90d 	bl	80095c8 <osMutexRelease>
		}
		/* Put data into the buffer */
		for (int i = 0; i < 4; i++) {
 80023ae:	2300      	movs	r3, #0
 80023b0:	643b      	str	r3, [r7, #64]	; 0x40
 80023b2:	e02c      	b.n	800240e <vTaskSendToMb+0x10a>
			baro_buffer[i] = last_baro_data.pressure >> (3 - i) * 8;
 80023b4:	697a      	ldr	r2, [r7, #20]
 80023b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80023b8:	f1c3 0303 	rsb	r3, r3, #3
 80023bc:	00db      	lsls	r3, r3, #3
 80023be:	fa42 f303 	asr.w	r3, r2, r3
 80023c2:	b2d9      	uxtb	r1, r3
 80023c4:	f107 0208 	add.w	r2, r7, #8
 80023c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80023ca:	4413      	add	r3, r2
 80023cc:	460a      	mov	r2, r1
 80023ce:	701a      	strb	r2, [r3, #0]
			baro_buffer[i + 4] = last_baro_data.temperature >> (3 - i) * 8;
 80023d0:	69ba      	ldr	r2, [r7, #24]
 80023d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80023d4:	f1c3 0303 	rsb	r3, r3, #3
 80023d8:	00db      	lsls	r3, r3, #3
 80023da:	411a      	asrs	r2, r3
 80023dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80023de:	3304      	adds	r3, #4
 80023e0:	b2d2      	uxtb	r2, r2
 80023e2:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80023e6:	440b      	add	r3, r1
 80023e8:	f803 2c40 	strb.w	r2, [r3, #-64]
			baro_buffer[i + 8] = last_baro_data.timestamp >> (3 - i) * 8;
 80023ec:	69fa      	ldr	r2, [r7, #28]
 80023ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80023f0:	f1c3 0303 	rsb	r3, r3, #3
 80023f4:	00db      	lsls	r3, r3, #3
 80023f6:	40da      	lsrs	r2, r3
 80023f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80023fa:	3308      	adds	r3, #8
 80023fc:	b2d2      	uxtb	r2, r2
 80023fe:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8002402:	440b      	add	r3, r1
 8002404:	f803 2c40 	strb.w	r2, [r3, #-64]
		for (int i = 0; i < 4; i++) {
 8002408:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800240a:	3301      	adds	r3, #1
 800240c:	643b      	str	r3, [r7, #64]	; 0x40
 800240e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002410:	2b03      	cmp	r3, #3
 8002412:	ddcf      	ble.n	80023b4 <vTaskSendToMb+0xb0>
		}
		/* print data to Console */

		UsbPrint("[DBG] P: %ld; T: %ld; t: %lu\n", last_baro_data.pressure,
 8002414:	6979      	ldr	r1, [r7, #20]
 8002416:	69ba      	ldr	r2, [r7, #24]
 8002418:	69fb      	ldr	r3, [r7, #28]
 800241a:	481a      	ldr	r0, [pc, #104]	; (8002484 <vTaskSendToMb+0x180>)
 800241c:	f7ff f836 	bl	800148c <UsbPrint>
				last_baro_data.temperature, last_baro_data.timestamp);
		UsbPrint(
 8002420:	6a3c      	ldr	r4, [r7, #32]
 8002422:	6a7d      	ldr	r5, [r7, #36]	; 0x24
 8002424:	6abe      	ldr	r6, [r7, #40]	; 0x28
 8002426:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002428:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800242a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800242c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800242e:	9003      	str	r0, [sp, #12]
 8002430:	9102      	str	r1, [sp, #8]
 8002432:	9201      	str	r2, [sp, #4]
 8002434:	9300      	str	r3, [sp, #0]
 8002436:	4633      	mov	r3, r6
 8002438:	462a      	mov	r2, r5
 800243a:	4621      	mov	r1, r4
 800243c:	4812      	ldr	r0, [pc, #72]	; (8002488 <vTaskSendToMb+0x184>)
 800243e:	f7ff f825 	bl	800148c <UsbPrint>
				last_imu_data.gyro_x, last_imu_data.gyro_y,
				last_imu_data.gyro_z, last_imu_data.acc_x, last_imu_data.acc_y,
				last_imu_data.acc_z, last_imu_data.timestamp);

		/* send data to MB */
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8002442:	2200      	movs	r2, #0
 8002444:	2110      	movs	r1, #16
 8002446:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800244a:	f000 fadd 	bl	8002a08 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, baro_buffer, BARO_STRUCT_SIZE, SPI_TIMEOUT);
 800244e:	f107 0108 	add.w	r1, r7, #8
 8002452:	231e      	movs	r3, #30
 8002454:	220c      	movs	r2, #12
 8002456:	480d      	ldr	r0, [pc, #52]	; (800248c <vTaskSendToMb+0x188>)
 8002458:	f003 f96a 	bl	8005730 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800245c:	2201      	movs	r2, #1
 800245e:	2110      	movs	r1, #16
 8002460:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002464:	f000 fad0 	bl	8002a08 <HAL_GPIO_WritePin>
		osDelayUntil(tick_count);
 8002468:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800246a:	f006 ff81 	bl	8009370 <osDelayUntil>
		tick_count += tick_update;
 800246e:	e76e      	b.n	800234e <vTaskSendToMb+0x4a>
 8002470:	10624dd3 	.word	0x10624dd3
 8002474:	20005f34 	.word	0x20005f34
 8002478:	2000a078 	.word	0x2000a078
 800247c:	2000a094 	.word	0x2000a094
 8002480:	20001d5c 	.word	0x20001d5c
 8002484:	0800de18 	.word	0x0800de18
 8002488:	0800de38 	.word	0x0800de38
 800248c:	20001dcc 	.word	0x20001dcc

08002490 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002490:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024c8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002494:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002496:	e003      	b.n	80024a0 <LoopCopyDataInit>

08002498 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002498:	4b0c      	ldr	r3, [pc, #48]	; (80024cc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800249a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800249c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800249e:	3104      	adds	r1, #4

080024a0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80024a0:	480b      	ldr	r0, [pc, #44]	; (80024d0 <LoopForever+0xa>)
	ldr	r3, =_edata
 80024a2:	4b0c      	ldr	r3, [pc, #48]	; (80024d4 <LoopForever+0xe>)
	adds	r2, r0, r1
 80024a4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80024a6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80024a8:	d3f6      	bcc.n	8002498 <CopyDataInit>
	ldr	r2, =_sbss
 80024aa:	4a0b      	ldr	r2, [pc, #44]	; (80024d8 <LoopForever+0x12>)
	b	LoopFillZerobss
 80024ac:	e002      	b.n	80024b4 <LoopFillZerobss>

080024ae <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80024ae:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80024b0:	f842 3b04 	str.w	r3, [r2], #4

080024b4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80024b4:	4b09      	ldr	r3, [pc, #36]	; (80024dc <LoopForever+0x16>)
	cmp	r2, r3
 80024b6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80024b8:	d3f9      	bcc.n	80024ae <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80024ba:	f7fe ffb1 	bl	8001420 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024be:	f00a ffb5 	bl	800d42c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80024c2:	f7fe fb5b 	bl	8000b7c <main>

080024c6 <LoopForever>:

LoopForever:
    b LoopForever
 80024c6:	e7fe      	b.n	80024c6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80024c8:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 80024cc:	0800df5c 	.word	0x0800df5c
	ldr	r0, =_sdata
 80024d0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80024d4:	200001f4 	.word	0x200001f4
	ldr	r2, =_sbss
 80024d8:	200001f4 	.word	0x200001f4
	ldr	r3, = _ebss
 80024dc:	2000b000 	.word	0x2000b000

080024e0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80024e0:	e7fe      	b.n	80024e0 <ADC1_IRQHandler>

080024e2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024e2:	b580      	push	{r7, lr}
 80024e4:	b082      	sub	sp, #8
 80024e6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80024e8:	2300      	movs	r3, #0
 80024ea:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024ec:	2003      	movs	r0, #3
 80024ee:	f000 f8dc 	bl	80026aa <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80024f2:	2000      	movs	r0, #0
 80024f4:	f7fe fee4 	bl	80012c0 <HAL_InitTick>
 80024f8:	4603      	mov	r3, r0
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d002      	beq.n	8002504 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
 8002500:	71fb      	strb	r3, [r7, #7]
 8002502:	e001      	b.n	8002508 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002504:	f7fe fdfa 	bl	80010fc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002508:	79fb      	ldrb	r3, [r7, #7]
}
 800250a:	4618      	mov	r0, r3
 800250c:	3708      	adds	r7, #8
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}
	...

08002514 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002514:	b480      	push	{r7}
 8002516:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002518:	4b05      	ldr	r3, [pc, #20]	; (8002530 <HAL_IncTick+0x1c>)
 800251a:	681a      	ldr	r2, [r3, #0]
 800251c:	4b05      	ldr	r3, [pc, #20]	; (8002534 <HAL_IncTick+0x20>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4413      	add	r3, r2
 8002522:	4a03      	ldr	r2, [pc, #12]	; (8002530 <HAL_IncTick+0x1c>)
 8002524:	6013      	str	r3, [r2, #0]
}
 8002526:	bf00      	nop
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr
 8002530:	2000a0d8 	.word	0x2000a0d8
 8002534:	20000008 	.word	0x20000008

08002538 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002538:	b480      	push	{r7}
 800253a:	af00      	add	r7, sp, #0
  return uwTick;
 800253c:	4b03      	ldr	r3, [pc, #12]	; (800254c <HAL_GetTick+0x14>)
 800253e:	681b      	ldr	r3, [r3, #0]
}
 8002540:	4618      	mov	r0, r3
 8002542:	46bd      	mov	sp, r7
 8002544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002548:	4770      	bx	lr
 800254a:	bf00      	nop
 800254c:	2000a0d8 	.word	0x2000a0d8

08002550 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002550:	b480      	push	{r7}
 8002552:	b085      	sub	sp, #20
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	f003 0307 	and.w	r3, r3, #7
 800255e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002560:	4b0c      	ldr	r3, [pc, #48]	; (8002594 <__NVIC_SetPriorityGrouping+0x44>)
 8002562:	68db      	ldr	r3, [r3, #12]
 8002564:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002566:	68ba      	ldr	r2, [r7, #8]
 8002568:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800256c:	4013      	ands	r3, r2
 800256e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002574:	68bb      	ldr	r3, [r7, #8]
 8002576:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002578:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800257c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002580:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002582:	4a04      	ldr	r2, [pc, #16]	; (8002594 <__NVIC_SetPriorityGrouping+0x44>)
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	60d3      	str	r3, [r2, #12]
}
 8002588:	bf00      	nop
 800258a:	3714      	adds	r7, #20
 800258c:	46bd      	mov	sp, r7
 800258e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002592:	4770      	bx	lr
 8002594:	e000ed00 	.word	0xe000ed00

08002598 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002598:	b480      	push	{r7}
 800259a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800259c:	4b04      	ldr	r3, [pc, #16]	; (80025b0 <__NVIC_GetPriorityGrouping+0x18>)
 800259e:	68db      	ldr	r3, [r3, #12]
 80025a0:	0a1b      	lsrs	r3, r3, #8
 80025a2:	f003 0307 	and.w	r3, r3, #7
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	46bd      	mov	sp, r7
 80025aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ae:	4770      	bx	lr
 80025b0:	e000ed00 	.word	0xe000ed00

080025b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b083      	sub	sp, #12
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	4603      	mov	r3, r0
 80025bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	db0b      	blt.n	80025de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025c6:	79fb      	ldrb	r3, [r7, #7]
 80025c8:	f003 021f 	and.w	r2, r3, #31
 80025cc:	4907      	ldr	r1, [pc, #28]	; (80025ec <__NVIC_EnableIRQ+0x38>)
 80025ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025d2:	095b      	lsrs	r3, r3, #5
 80025d4:	2001      	movs	r0, #1
 80025d6:	fa00 f202 	lsl.w	r2, r0, r2
 80025da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80025de:	bf00      	nop
 80025e0:	370c      	adds	r7, #12
 80025e2:	46bd      	mov	sp, r7
 80025e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e8:	4770      	bx	lr
 80025ea:	bf00      	nop
 80025ec:	e000e100 	.word	0xe000e100

080025f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b083      	sub	sp, #12
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	4603      	mov	r3, r0
 80025f8:	6039      	str	r1, [r7, #0]
 80025fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002600:	2b00      	cmp	r3, #0
 8002602:	db0a      	blt.n	800261a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	b2da      	uxtb	r2, r3
 8002608:	490c      	ldr	r1, [pc, #48]	; (800263c <__NVIC_SetPriority+0x4c>)
 800260a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800260e:	0112      	lsls	r2, r2, #4
 8002610:	b2d2      	uxtb	r2, r2
 8002612:	440b      	add	r3, r1
 8002614:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002618:	e00a      	b.n	8002630 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	b2da      	uxtb	r2, r3
 800261e:	4908      	ldr	r1, [pc, #32]	; (8002640 <__NVIC_SetPriority+0x50>)
 8002620:	79fb      	ldrb	r3, [r7, #7]
 8002622:	f003 030f 	and.w	r3, r3, #15
 8002626:	3b04      	subs	r3, #4
 8002628:	0112      	lsls	r2, r2, #4
 800262a:	b2d2      	uxtb	r2, r2
 800262c:	440b      	add	r3, r1
 800262e:	761a      	strb	r2, [r3, #24]
}
 8002630:	bf00      	nop
 8002632:	370c      	adds	r7, #12
 8002634:	46bd      	mov	sp, r7
 8002636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263a:	4770      	bx	lr
 800263c:	e000e100 	.word	0xe000e100
 8002640:	e000ed00 	.word	0xe000ed00

08002644 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002644:	b480      	push	{r7}
 8002646:	b089      	sub	sp, #36	; 0x24
 8002648:	af00      	add	r7, sp, #0
 800264a:	60f8      	str	r0, [r7, #12]
 800264c:	60b9      	str	r1, [r7, #8]
 800264e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	f003 0307 	and.w	r3, r3, #7
 8002656:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002658:	69fb      	ldr	r3, [r7, #28]
 800265a:	f1c3 0307 	rsb	r3, r3, #7
 800265e:	2b04      	cmp	r3, #4
 8002660:	bf28      	it	cs
 8002662:	2304      	movcs	r3, #4
 8002664:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002666:	69fb      	ldr	r3, [r7, #28]
 8002668:	3304      	adds	r3, #4
 800266a:	2b06      	cmp	r3, #6
 800266c:	d902      	bls.n	8002674 <NVIC_EncodePriority+0x30>
 800266e:	69fb      	ldr	r3, [r7, #28]
 8002670:	3b03      	subs	r3, #3
 8002672:	e000      	b.n	8002676 <NVIC_EncodePriority+0x32>
 8002674:	2300      	movs	r3, #0
 8002676:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002678:	f04f 32ff 	mov.w	r2, #4294967295
 800267c:	69bb      	ldr	r3, [r7, #24]
 800267e:	fa02 f303 	lsl.w	r3, r2, r3
 8002682:	43da      	mvns	r2, r3
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	401a      	ands	r2, r3
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800268c:	f04f 31ff 	mov.w	r1, #4294967295
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	fa01 f303 	lsl.w	r3, r1, r3
 8002696:	43d9      	mvns	r1, r3
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800269c:	4313      	orrs	r3, r2
         );
}
 800269e:	4618      	mov	r0, r3
 80026a0:	3724      	adds	r7, #36	; 0x24
 80026a2:	46bd      	mov	sp, r7
 80026a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a8:	4770      	bx	lr

080026aa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026aa:	b580      	push	{r7, lr}
 80026ac:	b082      	sub	sp, #8
 80026ae:	af00      	add	r7, sp, #0
 80026b0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026b2:	6878      	ldr	r0, [r7, #4]
 80026b4:	f7ff ff4c 	bl	8002550 <__NVIC_SetPriorityGrouping>
}
 80026b8:	bf00      	nop
 80026ba:	3708      	adds	r7, #8
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}

080026c0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b086      	sub	sp, #24
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	4603      	mov	r3, r0
 80026c8:	60b9      	str	r1, [r7, #8]
 80026ca:	607a      	str	r2, [r7, #4]
 80026cc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80026ce:	2300      	movs	r3, #0
 80026d0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80026d2:	f7ff ff61 	bl	8002598 <__NVIC_GetPriorityGrouping>
 80026d6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026d8:	687a      	ldr	r2, [r7, #4]
 80026da:	68b9      	ldr	r1, [r7, #8]
 80026dc:	6978      	ldr	r0, [r7, #20]
 80026de:	f7ff ffb1 	bl	8002644 <NVIC_EncodePriority>
 80026e2:	4602      	mov	r2, r0
 80026e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026e8:	4611      	mov	r1, r2
 80026ea:	4618      	mov	r0, r3
 80026ec:	f7ff ff80 	bl	80025f0 <__NVIC_SetPriority>
}
 80026f0:	bf00      	nop
 80026f2:	3718      	adds	r7, #24
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bd80      	pop	{r7, pc}

080026f8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b082      	sub	sp, #8
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	4603      	mov	r3, r0
 8002700:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002702:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002706:	4618      	mov	r0, r3
 8002708:	f7ff ff54 	bl	80025b4 <__NVIC_EnableIRQ>
}
 800270c:	bf00      	nop
 800270e:	3708      	adds	r7, #8
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}

08002714 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002714:	b480      	push	{r7}
 8002716:	b087      	sub	sp, #28
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
 800271c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800271e:	2300      	movs	r3, #0
 8002720:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002722:	e154      	b.n	80029ce <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	681a      	ldr	r2, [r3, #0]
 8002728:	2101      	movs	r1, #1
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	fa01 f303 	lsl.w	r3, r1, r3
 8002730:	4013      	ands	r3, r2
 8002732:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	2b00      	cmp	r3, #0
 8002738:	f000 8146 	beq.w	80029c8 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	2b02      	cmp	r3, #2
 8002742:	d003      	beq.n	800274c <HAL_GPIO_Init+0x38>
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	2b12      	cmp	r3, #18
 800274a:	d123      	bne.n	8002794 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	08da      	lsrs	r2, r3, #3
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	3208      	adds	r2, #8
 8002754:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002758:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	f003 0307 	and.w	r3, r3, #7
 8002760:	009b      	lsls	r3, r3, #2
 8002762:	220f      	movs	r2, #15
 8002764:	fa02 f303 	lsl.w	r3, r2, r3
 8002768:	43db      	mvns	r3, r3
 800276a:	693a      	ldr	r2, [r7, #16]
 800276c:	4013      	ands	r3, r2
 800276e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	691a      	ldr	r2, [r3, #16]
 8002774:	697b      	ldr	r3, [r7, #20]
 8002776:	f003 0307 	and.w	r3, r3, #7
 800277a:	009b      	lsls	r3, r3, #2
 800277c:	fa02 f303 	lsl.w	r3, r2, r3
 8002780:	693a      	ldr	r2, [r7, #16]
 8002782:	4313      	orrs	r3, r2
 8002784:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	08da      	lsrs	r2, r3, #3
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	3208      	adds	r2, #8
 800278e:	6939      	ldr	r1, [r7, #16]
 8002790:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800279a:	697b      	ldr	r3, [r7, #20]
 800279c:	005b      	lsls	r3, r3, #1
 800279e:	2203      	movs	r2, #3
 80027a0:	fa02 f303 	lsl.w	r3, r2, r3
 80027a4:	43db      	mvns	r3, r3
 80027a6:	693a      	ldr	r2, [r7, #16]
 80027a8:	4013      	ands	r3, r2
 80027aa:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	f003 0203 	and.w	r2, r3, #3
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	005b      	lsls	r3, r3, #1
 80027b8:	fa02 f303 	lsl.w	r3, r2, r3
 80027bc:	693a      	ldr	r2, [r7, #16]
 80027be:	4313      	orrs	r3, r2
 80027c0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	693a      	ldr	r2, [r7, #16]
 80027c6:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	2b01      	cmp	r3, #1
 80027ce:	d00b      	beq.n	80027e8 <HAL_GPIO_Init+0xd4>
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	2b02      	cmp	r3, #2
 80027d6:	d007      	beq.n	80027e8 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80027dc:	2b11      	cmp	r3, #17
 80027de:	d003      	beq.n	80027e8 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	2b12      	cmp	r3, #18
 80027e6:	d130      	bne.n	800284a <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	689b      	ldr	r3, [r3, #8]
 80027ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	005b      	lsls	r3, r3, #1
 80027f2:	2203      	movs	r2, #3
 80027f4:	fa02 f303 	lsl.w	r3, r2, r3
 80027f8:	43db      	mvns	r3, r3
 80027fa:	693a      	ldr	r2, [r7, #16]
 80027fc:	4013      	ands	r3, r2
 80027fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	68da      	ldr	r2, [r3, #12]
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	005b      	lsls	r3, r3, #1
 8002808:	fa02 f303 	lsl.w	r3, r2, r3
 800280c:	693a      	ldr	r2, [r7, #16]
 800280e:	4313      	orrs	r3, r2
 8002810:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	693a      	ldr	r2, [r7, #16]
 8002816:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800281e:	2201      	movs	r2, #1
 8002820:	697b      	ldr	r3, [r7, #20]
 8002822:	fa02 f303 	lsl.w	r3, r2, r3
 8002826:	43db      	mvns	r3, r3
 8002828:	693a      	ldr	r2, [r7, #16]
 800282a:	4013      	ands	r3, r2
 800282c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	091b      	lsrs	r3, r3, #4
 8002834:	f003 0201 	and.w	r2, r3, #1
 8002838:	697b      	ldr	r3, [r7, #20]
 800283a:	fa02 f303 	lsl.w	r3, r2, r3
 800283e:	693a      	ldr	r2, [r7, #16]
 8002840:	4313      	orrs	r3, r2
 8002842:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	693a      	ldr	r2, [r7, #16]
 8002848:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	68db      	ldr	r3, [r3, #12]
 800284e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	005b      	lsls	r3, r3, #1
 8002854:	2203      	movs	r2, #3
 8002856:	fa02 f303 	lsl.w	r3, r2, r3
 800285a:	43db      	mvns	r3, r3
 800285c:	693a      	ldr	r2, [r7, #16]
 800285e:	4013      	ands	r3, r2
 8002860:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	689a      	ldr	r2, [r3, #8]
 8002866:	697b      	ldr	r3, [r7, #20]
 8002868:	005b      	lsls	r3, r3, #1
 800286a:	fa02 f303 	lsl.w	r3, r2, r3
 800286e:	693a      	ldr	r2, [r7, #16]
 8002870:	4313      	orrs	r3, r2
 8002872:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	693a      	ldr	r2, [r7, #16]
 8002878:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002882:	2b00      	cmp	r3, #0
 8002884:	f000 80a0 	beq.w	80029c8 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002888:	4b58      	ldr	r3, [pc, #352]	; (80029ec <HAL_GPIO_Init+0x2d8>)
 800288a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800288c:	4a57      	ldr	r2, [pc, #348]	; (80029ec <HAL_GPIO_Init+0x2d8>)
 800288e:	f043 0301 	orr.w	r3, r3, #1
 8002892:	6613      	str	r3, [r2, #96]	; 0x60
 8002894:	4b55      	ldr	r3, [pc, #340]	; (80029ec <HAL_GPIO_Init+0x2d8>)
 8002896:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002898:	f003 0301 	and.w	r3, r3, #1
 800289c:	60bb      	str	r3, [r7, #8]
 800289e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80028a0:	4a53      	ldr	r2, [pc, #332]	; (80029f0 <HAL_GPIO_Init+0x2dc>)
 80028a2:	697b      	ldr	r3, [r7, #20]
 80028a4:	089b      	lsrs	r3, r3, #2
 80028a6:	3302      	adds	r3, #2
 80028a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	f003 0303 	and.w	r3, r3, #3
 80028b4:	009b      	lsls	r3, r3, #2
 80028b6:	220f      	movs	r2, #15
 80028b8:	fa02 f303 	lsl.w	r3, r2, r3
 80028bc:	43db      	mvns	r3, r3
 80028be:	693a      	ldr	r2, [r7, #16]
 80028c0:	4013      	ands	r3, r2
 80028c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80028ca:	d019      	beq.n	8002900 <HAL_GPIO_Init+0x1ec>
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	4a49      	ldr	r2, [pc, #292]	; (80029f4 <HAL_GPIO_Init+0x2e0>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d013      	beq.n	80028fc <HAL_GPIO_Init+0x1e8>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	4a48      	ldr	r2, [pc, #288]	; (80029f8 <HAL_GPIO_Init+0x2e4>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d00d      	beq.n	80028f8 <HAL_GPIO_Init+0x1e4>
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	4a47      	ldr	r2, [pc, #284]	; (80029fc <HAL_GPIO_Init+0x2e8>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d007      	beq.n	80028f4 <HAL_GPIO_Init+0x1e0>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	4a46      	ldr	r2, [pc, #280]	; (8002a00 <HAL_GPIO_Init+0x2ec>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d101      	bne.n	80028f0 <HAL_GPIO_Init+0x1dc>
 80028ec:	2304      	movs	r3, #4
 80028ee:	e008      	b.n	8002902 <HAL_GPIO_Init+0x1ee>
 80028f0:	2307      	movs	r3, #7
 80028f2:	e006      	b.n	8002902 <HAL_GPIO_Init+0x1ee>
 80028f4:	2303      	movs	r3, #3
 80028f6:	e004      	b.n	8002902 <HAL_GPIO_Init+0x1ee>
 80028f8:	2302      	movs	r3, #2
 80028fa:	e002      	b.n	8002902 <HAL_GPIO_Init+0x1ee>
 80028fc:	2301      	movs	r3, #1
 80028fe:	e000      	b.n	8002902 <HAL_GPIO_Init+0x1ee>
 8002900:	2300      	movs	r3, #0
 8002902:	697a      	ldr	r2, [r7, #20]
 8002904:	f002 0203 	and.w	r2, r2, #3
 8002908:	0092      	lsls	r2, r2, #2
 800290a:	4093      	lsls	r3, r2
 800290c:	693a      	ldr	r2, [r7, #16]
 800290e:	4313      	orrs	r3, r2
 8002910:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002912:	4937      	ldr	r1, [pc, #220]	; (80029f0 <HAL_GPIO_Init+0x2dc>)
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	089b      	lsrs	r3, r3, #2
 8002918:	3302      	adds	r3, #2
 800291a:	693a      	ldr	r2, [r7, #16]
 800291c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002920:	4b38      	ldr	r3, [pc, #224]	; (8002a04 <HAL_GPIO_Init+0x2f0>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	43db      	mvns	r3, r3
 800292a:	693a      	ldr	r2, [r7, #16]
 800292c:	4013      	ands	r3, r2
 800292e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002938:	2b00      	cmp	r3, #0
 800293a:	d003      	beq.n	8002944 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 800293c:	693a      	ldr	r2, [r7, #16]
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	4313      	orrs	r3, r2
 8002942:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002944:	4a2f      	ldr	r2, [pc, #188]	; (8002a04 <HAL_GPIO_Init+0x2f0>)
 8002946:	693b      	ldr	r3, [r7, #16]
 8002948:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800294a:	4b2e      	ldr	r3, [pc, #184]	; (8002a04 <HAL_GPIO_Init+0x2f0>)
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	43db      	mvns	r3, r3
 8002954:	693a      	ldr	r2, [r7, #16]
 8002956:	4013      	ands	r3, r2
 8002958:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002962:	2b00      	cmp	r3, #0
 8002964:	d003      	beq.n	800296e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8002966:	693a      	ldr	r2, [r7, #16]
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	4313      	orrs	r3, r2
 800296c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800296e:	4a25      	ldr	r2, [pc, #148]	; (8002a04 <HAL_GPIO_Init+0x2f0>)
 8002970:	693b      	ldr	r3, [r7, #16]
 8002972:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002974:	4b23      	ldr	r3, [pc, #140]	; (8002a04 <HAL_GPIO_Init+0x2f0>)
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	43db      	mvns	r3, r3
 800297e:	693a      	ldr	r2, [r7, #16]
 8002980:	4013      	ands	r3, r2
 8002982:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800298c:	2b00      	cmp	r3, #0
 800298e:	d003      	beq.n	8002998 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8002990:	693a      	ldr	r2, [r7, #16]
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	4313      	orrs	r3, r2
 8002996:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002998:	4a1a      	ldr	r2, [pc, #104]	; (8002a04 <HAL_GPIO_Init+0x2f0>)
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800299e:	4b19      	ldr	r3, [pc, #100]	; (8002a04 <HAL_GPIO_Init+0x2f0>)
 80029a0:	68db      	ldr	r3, [r3, #12]
 80029a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	43db      	mvns	r3, r3
 80029a8:	693a      	ldr	r2, [r7, #16]
 80029aa:	4013      	ands	r3, r2
 80029ac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d003      	beq.n	80029c2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80029ba:	693a      	ldr	r2, [r7, #16]
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	4313      	orrs	r3, r2
 80029c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80029c2:	4a10      	ldr	r2, [pc, #64]	; (8002a04 <HAL_GPIO_Init+0x2f0>)
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	3301      	adds	r3, #1
 80029cc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	fa22 f303 	lsr.w	r3, r2, r3
 80029d8:	2b00      	cmp	r3, #0
 80029da:	f47f aea3 	bne.w	8002724 <HAL_GPIO_Init+0x10>
  }
}
 80029de:	bf00      	nop
 80029e0:	371c      	adds	r7, #28
 80029e2:	46bd      	mov	sp, r7
 80029e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e8:	4770      	bx	lr
 80029ea:	bf00      	nop
 80029ec:	40021000 	.word	0x40021000
 80029f0:	40010000 	.word	0x40010000
 80029f4:	48000400 	.word	0x48000400
 80029f8:	48000800 	.word	0x48000800
 80029fc:	48000c00 	.word	0x48000c00
 8002a00:	48001000 	.word	0x48001000
 8002a04:	40010400 	.word	0x40010400

08002a08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b083      	sub	sp, #12
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
 8002a10:	460b      	mov	r3, r1
 8002a12:	807b      	strh	r3, [r7, #2]
 8002a14:	4613      	mov	r3, r2
 8002a16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a18:	787b      	ldrb	r3, [r7, #1]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d003      	beq.n	8002a26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002a1e:	887a      	ldrh	r2, [r7, #2]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002a24:	e002      	b.n	8002a2c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002a26:	887a      	ldrh	r2, [r7, #2]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002a2c:	bf00      	nop
 8002a2e:	370c      	adds	r7, #12
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr

08002a38 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b082      	sub	sp, #8
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d101      	bne.n	8002a4a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002a46:	2301      	movs	r3, #1
 8002a48:	e081      	b.n	8002b4e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a50:	b2db      	uxtb	r3, r3
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d106      	bne.n	8002a64 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2200      	movs	r2, #0
 8002a5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002a5e:	6878      	ldr	r0, [r7, #4]
 8002a60:	f7fe fb74 	bl	800114c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2224      	movs	r2, #36	; 0x24
 8002a68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f022 0201 	bic.w	r2, r2, #1
 8002a7a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	685a      	ldr	r2, [r3, #4]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002a88:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	689a      	ldr	r2, [r3, #8]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002a98:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	68db      	ldr	r3, [r3, #12]
 8002a9e:	2b01      	cmp	r3, #1
 8002aa0:	d107      	bne.n	8002ab2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	689a      	ldr	r2, [r3, #8]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002aae:	609a      	str	r2, [r3, #8]
 8002ab0:	e006      	b.n	8002ac0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	689a      	ldr	r2, [r3, #8]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002abe:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	68db      	ldr	r3, [r3, #12]
 8002ac4:	2b02      	cmp	r3, #2
 8002ac6:	d104      	bne.n	8002ad2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002ad0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	687a      	ldr	r2, [r7, #4]
 8002ada:	6812      	ldr	r2, [r2, #0]
 8002adc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002ae0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002ae4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	68da      	ldr	r2, [r3, #12]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002af4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	691a      	ldr	r2, [r3, #16]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	695b      	ldr	r3, [r3, #20]
 8002afe:	ea42 0103 	orr.w	r1, r2, r3
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	699b      	ldr	r3, [r3, #24]
 8002b06:	021a      	lsls	r2, r3, #8
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	430a      	orrs	r2, r1
 8002b0e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	69d9      	ldr	r1, [r3, #28]
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6a1a      	ldr	r2, [r3, #32]
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	430a      	orrs	r2, r1
 8002b1e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	681a      	ldr	r2, [r3, #0]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f042 0201 	orr.w	r2, r2, #1
 8002b2e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2200      	movs	r2, #0
 8002b34:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2220      	movs	r2, #32
 8002b3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2200      	movs	r2, #0
 8002b42:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2200      	movs	r2, #0
 8002b48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002b4c:	2300      	movs	r3, #0
}
 8002b4e:	4618      	mov	r0, r3
 8002b50:	3708      	adds	r7, #8
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}
	...

08002b58 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b088      	sub	sp, #32
 8002b5c:	af02      	add	r7, sp, #8
 8002b5e:	60f8      	str	r0, [r7, #12]
 8002b60:	607a      	str	r2, [r7, #4]
 8002b62:	461a      	mov	r2, r3
 8002b64:	460b      	mov	r3, r1
 8002b66:	817b      	strh	r3, [r7, #10]
 8002b68:	4613      	mov	r3, r2
 8002b6a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b72:	b2db      	uxtb	r3, r3
 8002b74:	2b20      	cmp	r3, #32
 8002b76:	f040 80da 	bne.w	8002d2e <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002b80:	2b01      	cmp	r3, #1
 8002b82:	d101      	bne.n	8002b88 <HAL_I2C_Master_Transmit+0x30>
 8002b84:	2302      	movs	r3, #2
 8002b86:	e0d3      	b.n	8002d30 <HAL_I2C_Master_Transmit+0x1d8>
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002b90:	f7ff fcd2 	bl	8002538 <HAL_GetTick>
 8002b94:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002b96:	697b      	ldr	r3, [r7, #20]
 8002b98:	9300      	str	r3, [sp, #0]
 8002b9a:	2319      	movs	r3, #25
 8002b9c:	2201      	movs	r2, #1
 8002b9e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002ba2:	68f8      	ldr	r0, [r7, #12]
 8002ba4:	f000 f9e6 	bl	8002f74 <I2C_WaitOnFlagUntilTimeout>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d001      	beq.n	8002bb2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e0be      	b.n	8002d30 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	2221      	movs	r2, #33	; 0x21
 8002bb6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	2210      	movs	r2, #16
 8002bbe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	687a      	ldr	r2, [r7, #4]
 8002bcc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	893a      	ldrh	r2, [r7, #8]
 8002bd2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bde:	b29b      	uxth	r3, r3
 8002be0:	2bff      	cmp	r3, #255	; 0xff
 8002be2:	d90e      	bls.n	8002c02 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	22ff      	movs	r2, #255	; 0xff
 8002be8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bee:	b2da      	uxtb	r2, r3
 8002bf0:	8979      	ldrh	r1, [r7, #10]
 8002bf2:	4b51      	ldr	r3, [pc, #324]	; (8002d38 <HAL_I2C_Master_Transmit+0x1e0>)
 8002bf4:	9300      	str	r3, [sp, #0]
 8002bf6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002bfa:	68f8      	ldr	r0, [r7, #12]
 8002bfc:	f000 fb48 	bl	8003290 <I2C_TransferConfig>
 8002c00:	e06c      	b.n	8002cdc <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c06:	b29a      	uxth	r2, r3
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c10:	b2da      	uxtb	r2, r3
 8002c12:	8979      	ldrh	r1, [r7, #10]
 8002c14:	4b48      	ldr	r3, [pc, #288]	; (8002d38 <HAL_I2C_Master_Transmit+0x1e0>)
 8002c16:	9300      	str	r3, [sp, #0]
 8002c18:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002c1c:	68f8      	ldr	r0, [r7, #12]
 8002c1e:	f000 fb37 	bl	8003290 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8002c22:	e05b      	b.n	8002cdc <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c24:	697a      	ldr	r2, [r7, #20]
 8002c26:	6a39      	ldr	r1, [r7, #32]
 8002c28:	68f8      	ldr	r0, [r7, #12]
 8002c2a:	f000 f9e3 	bl	8002ff4 <I2C_WaitOnTXISFlagUntilTimeout>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d001      	beq.n	8002c38 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8002c34:	2301      	movs	r3, #1
 8002c36:	e07b      	b.n	8002d30 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c3c:	781a      	ldrb	r2, [r3, #0]
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c48:	1c5a      	adds	r2, r3, #1
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c52:	b29b      	uxth	r3, r3
 8002c54:	3b01      	subs	r3, #1
 8002c56:	b29a      	uxth	r2, r3
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c60:	3b01      	subs	r3, #1
 8002c62:	b29a      	uxth	r2, r3
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c6c:	b29b      	uxth	r3, r3
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d034      	beq.n	8002cdc <HAL_I2C_Master_Transmit+0x184>
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d130      	bne.n	8002cdc <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	9300      	str	r3, [sp, #0]
 8002c7e:	6a3b      	ldr	r3, [r7, #32]
 8002c80:	2200      	movs	r2, #0
 8002c82:	2180      	movs	r1, #128	; 0x80
 8002c84:	68f8      	ldr	r0, [r7, #12]
 8002c86:	f000 f975 	bl	8002f74 <I2C_WaitOnFlagUntilTimeout>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d001      	beq.n	8002c94 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8002c90:	2301      	movs	r3, #1
 8002c92:	e04d      	b.n	8002d30 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c98:	b29b      	uxth	r3, r3
 8002c9a:	2bff      	cmp	r3, #255	; 0xff
 8002c9c:	d90e      	bls.n	8002cbc <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	22ff      	movs	r2, #255	; 0xff
 8002ca2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ca8:	b2da      	uxtb	r2, r3
 8002caa:	8979      	ldrh	r1, [r7, #10]
 8002cac:	2300      	movs	r3, #0
 8002cae:	9300      	str	r3, [sp, #0]
 8002cb0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002cb4:	68f8      	ldr	r0, [r7, #12]
 8002cb6:	f000 faeb 	bl	8003290 <I2C_TransferConfig>
 8002cba:	e00f      	b.n	8002cdc <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cc0:	b29a      	uxth	r2, r3
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cca:	b2da      	uxtb	r2, r3
 8002ccc:	8979      	ldrh	r1, [r7, #10]
 8002cce:	2300      	movs	r3, #0
 8002cd0:	9300      	str	r3, [sp, #0]
 8002cd2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002cd6:	68f8      	ldr	r0, [r7, #12]
 8002cd8:	f000 fada 	bl	8003290 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ce0:	b29b      	uxth	r3, r3
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d19e      	bne.n	8002c24 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ce6:	697a      	ldr	r2, [r7, #20]
 8002ce8:	6a39      	ldr	r1, [r7, #32]
 8002cea:	68f8      	ldr	r0, [r7, #12]
 8002cec:	f000 f9c2 	bl	8003074 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d001      	beq.n	8002cfa <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e01a      	b.n	8002d30 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	2220      	movs	r2, #32
 8002d00:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	6859      	ldr	r1, [r3, #4]
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681a      	ldr	r2, [r3, #0]
 8002d0c:	4b0b      	ldr	r3, [pc, #44]	; (8002d3c <HAL_I2C_Master_Transmit+0x1e4>)
 8002d0e:	400b      	ands	r3, r1
 8002d10:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	2220      	movs	r2, #32
 8002d16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	2200      	movs	r2, #0
 8002d26:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	e000      	b.n	8002d30 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8002d2e:	2302      	movs	r3, #2
  }
}
 8002d30:	4618      	mov	r0, r3
 8002d32:	3718      	adds	r7, #24
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}
 8002d38:	80002000 	.word	0x80002000
 8002d3c:	fe00e800 	.word	0xfe00e800

08002d40 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b088      	sub	sp, #32
 8002d44:	af02      	add	r7, sp, #8
 8002d46:	60f8      	str	r0, [r7, #12]
 8002d48:	607a      	str	r2, [r7, #4]
 8002d4a:	461a      	mov	r2, r3
 8002d4c:	460b      	mov	r3, r1
 8002d4e:	817b      	strh	r3, [r7, #10]
 8002d50:	4613      	mov	r3, r2
 8002d52:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d5a:	b2db      	uxtb	r3, r3
 8002d5c:	2b20      	cmp	r3, #32
 8002d5e:	f040 80db 	bne.w	8002f18 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002d68:	2b01      	cmp	r3, #1
 8002d6a:	d101      	bne.n	8002d70 <HAL_I2C_Master_Receive+0x30>
 8002d6c:	2302      	movs	r3, #2
 8002d6e:	e0d4      	b.n	8002f1a <HAL_I2C_Master_Receive+0x1da>
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	2201      	movs	r2, #1
 8002d74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002d78:	f7ff fbde 	bl	8002538 <HAL_GetTick>
 8002d7c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002d7e:	697b      	ldr	r3, [r7, #20]
 8002d80:	9300      	str	r3, [sp, #0]
 8002d82:	2319      	movs	r3, #25
 8002d84:	2201      	movs	r2, #1
 8002d86:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002d8a:	68f8      	ldr	r0, [r7, #12]
 8002d8c:	f000 f8f2 	bl	8002f74 <I2C_WaitOnFlagUntilTimeout>
 8002d90:	4603      	mov	r3, r0
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d001      	beq.n	8002d9a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	e0bf      	b.n	8002f1a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	2222      	movs	r2, #34	; 0x22
 8002d9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2210      	movs	r2, #16
 8002da6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	2200      	movs	r2, #0
 8002dae:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	687a      	ldr	r2, [r7, #4]
 8002db4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	893a      	ldrh	r2, [r7, #8]
 8002dba:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dc6:	b29b      	uxth	r3, r3
 8002dc8:	2bff      	cmp	r3, #255	; 0xff
 8002dca:	d90e      	bls.n	8002dea <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	22ff      	movs	r2, #255	; 0xff
 8002dd0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dd6:	b2da      	uxtb	r2, r3
 8002dd8:	8979      	ldrh	r1, [r7, #10]
 8002dda:	4b52      	ldr	r3, [pc, #328]	; (8002f24 <HAL_I2C_Master_Receive+0x1e4>)
 8002ddc:	9300      	str	r3, [sp, #0]
 8002dde:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002de2:	68f8      	ldr	r0, [r7, #12]
 8002de4:	f000 fa54 	bl	8003290 <I2C_TransferConfig>
 8002de8:	e06d      	b.n	8002ec6 <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dee:	b29a      	uxth	r2, r3
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002df8:	b2da      	uxtb	r2, r3
 8002dfa:	8979      	ldrh	r1, [r7, #10]
 8002dfc:	4b49      	ldr	r3, [pc, #292]	; (8002f24 <HAL_I2C_Master_Receive+0x1e4>)
 8002dfe:	9300      	str	r3, [sp, #0]
 8002e00:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002e04:	68f8      	ldr	r0, [r7, #12]
 8002e06:	f000 fa43 	bl	8003290 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8002e0a:	e05c      	b.n	8002ec6 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e0c:	697a      	ldr	r2, [r7, #20]
 8002e0e:	6a39      	ldr	r1, [r7, #32]
 8002e10:	68f8      	ldr	r0, [r7, #12]
 8002e12:	f000 f96b 	bl	80030ec <I2C_WaitOnRXNEFlagUntilTimeout>
 8002e16:	4603      	mov	r3, r0
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d001      	beq.n	8002e20 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	e07c      	b.n	8002f1a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e2a:	b2d2      	uxtb	r2, r2
 8002e2c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e32:	1c5a      	adds	r2, r3, #1
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e3c:	3b01      	subs	r3, #1
 8002e3e:	b29a      	uxth	r2, r3
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e48:	b29b      	uxth	r3, r3
 8002e4a:	3b01      	subs	r3, #1
 8002e4c:	b29a      	uxth	r2, r3
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e56:	b29b      	uxth	r3, r3
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d034      	beq.n	8002ec6 <HAL_I2C_Master_Receive+0x186>
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d130      	bne.n	8002ec6 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002e64:	697b      	ldr	r3, [r7, #20]
 8002e66:	9300      	str	r3, [sp, #0]
 8002e68:	6a3b      	ldr	r3, [r7, #32]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	2180      	movs	r1, #128	; 0x80
 8002e6e:	68f8      	ldr	r0, [r7, #12]
 8002e70:	f000 f880 	bl	8002f74 <I2C_WaitOnFlagUntilTimeout>
 8002e74:	4603      	mov	r3, r0
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d001      	beq.n	8002e7e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	e04d      	b.n	8002f1a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e82:	b29b      	uxth	r3, r3
 8002e84:	2bff      	cmp	r3, #255	; 0xff
 8002e86:	d90e      	bls.n	8002ea6 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	22ff      	movs	r2, #255	; 0xff
 8002e8c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e92:	b2da      	uxtb	r2, r3
 8002e94:	8979      	ldrh	r1, [r7, #10]
 8002e96:	2300      	movs	r3, #0
 8002e98:	9300      	str	r3, [sp, #0]
 8002e9a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002e9e:	68f8      	ldr	r0, [r7, #12]
 8002ea0:	f000 f9f6 	bl	8003290 <I2C_TransferConfig>
 8002ea4:	e00f      	b.n	8002ec6 <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002eaa:	b29a      	uxth	r2, r3
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002eb4:	b2da      	uxtb	r2, r3
 8002eb6:	8979      	ldrh	r1, [r7, #10]
 8002eb8:	2300      	movs	r3, #0
 8002eba:	9300      	str	r3, [sp, #0]
 8002ebc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002ec0:	68f8      	ldr	r0, [r7, #12]
 8002ec2:	f000 f9e5 	bl	8003290 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002eca:	b29b      	uxth	r3, r3
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d19d      	bne.n	8002e0c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ed0:	697a      	ldr	r2, [r7, #20]
 8002ed2:	6a39      	ldr	r1, [r7, #32]
 8002ed4:	68f8      	ldr	r0, [r7, #12]
 8002ed6:	f000 f8cd 	bl	8003074 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002eda:	4603      	mov	r3, r0
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d001      	beq.n	8002ee4 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	e01a      	b.n	8002f1a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	2220      	movs	r2, #32
 8002eea:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	6859      	ldr	r1, [r3, #4]
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681a      	ldr	r2, [r3, #0]
 8002ef6:	4b0c      	ldr	r3, [pc, #48]	; (8002f28 <HAL_I2C_Master_Receive+0x1e8>)
 8002ef8:	400b      	ands	r3, r1
 8002efa:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	2220      	movs	r2, #32
 8002f00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	2200      	movs	r2, #0
 8002f08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	2200      	movs	r2, #0
 8002f10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002f14:	2300      	movs	r3, #0
 8002f16:	e000      	b.n	8002f1a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002f18:	2302      	movs	r3, #2
  }
}
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	3718      	adds	r7, #24
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd80      	pop	{r7, pc}
 8002f22:	bf00      	nop
 8002f24:	80002400 	.word	0x80002400
 8002f28:	fe00e800 	.word	0xfe00e800

08002f2c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b083      	sub	sp, #12
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	699b      	ldr	r3, [r3, #24]
 8002f3a:	f003 0302 	and.w	r3, r3, #2
 8002f3e:	2b02      	cmp	r3, #2
 8002f40:	d103      	bne.n	8002f4a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	2200      	movs	r2, #0
 8002f48:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	699b      	ldr	r3, [r3, #24]
 8002f50:	f003 0301 	and.w	r3, r3, #1
 8002f54:	2b01      	cmp	r3, #1
 8002f56:	d007      	beq.n	8002f68 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	699a      	ldr	r2, [r3, #24]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f042 0201 	orr.w	r2, r2, #1
 8002f66:	619a      	str	r2, [r3, #24]
  }
}
 8002f68:	bf00      	nop
 8002f6a:	370c      	adds	r7, #12
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f72:	4770      	bx	lr

08002f74 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b084      	sub	sp, #16
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	60f8      	str	r0, [r7, #12]
 8002f7c:	60b9      	str	r1, [r7, #8]
 8002f7e:	603b      	str	r3, [r7, #0]
 8002f80:	4613      	mov	r3, r2
 8002f82:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f84:	e022      	b.n	8002fcc <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f8c:	d01e      	beq.n	8002fcc <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f8e:	f7ff fad3 	bl	8002538 <HAL_GetTick>
 8002f92:	4602      	mov	r2, r0
 8002f94:	69bb      	ldr	r3, [r7, #24]
 8002f96:	1ad3      	subs	r3, r2, r3
 8002f98:	683a      	ldr	r2, [r7, #0]
 8002f9a:	429a      	cmp	r2, r3
 8002f9c:	d302      	bcc.n	8002fa4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d113      	bne.n	8002fcc <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fa8:	f043 0220 	orr.w	r2, r3, #32
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	2220      	movs	r2, #32
 8002fb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	2200      	movs	r2, #0
 8002fbc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	e00f      	b.n	8002fec <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	699a      	ldr	r2, [r3, #24]
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	4013      	ands	r3, r2
 8002fd6:	68ba      	ldr	r2, [r7, #8]
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	bf0c      	ite	eq
 8002fdc:	2301      	moveq	r3, #1
 8002fde:	2300      	movne	r3, #0
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	461a      	mov	r2, r3
 8002fe4:	79fb      	ldrb	r3, [r7, #7]
 8002fe6:	429a      	cmp	r2, r3
 8002fe8:	d0cd      	beq.n	8002f86 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002fea:	2300      	movs	r3, #0
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	3710      	adds	r7, #16
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}

08002ff4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b084      	sub	sp, #16
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	60f8      	str	r0, [r7, #12]
 8002ffc:	60b9      	str	r1, [r7, #8]
 8002ffe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003000:	e02c      	b.n	800305c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003002:	687a      	ldr	r2, [r7, #4]
 8003004:	68b9      	ldr	r1, [r7, #8]
 8003006:	68f8      	ldr	r0, [r7, #12]
 8003008:	f000 f8dc 	bl	80031c4 <I2C_IsAcknowledgeFailed>
 800300c:	4603      	mov	r3, r0
 800300e:	2b00      	cmp	r3, #0
 8003010:	d001      	beq.n	8003016 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003012:	2301      	movs	r3, #1
 8003014:	e02a      	b.n	800306c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	f1b3 3fff 	cmp.w	r3, #4294967295
 800301c:	d01e      	beq.n	800305c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800301e:	f7ff fa8b 	bl	8002538 <HAL_GetTick>
 8003022:	4602      	mov	r2, r0
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	1ad3      	subs	r3, r2, r3
 8003028:	68ba      	ldr	r2, [r7, #8]
 800302a:	429a      	cmp	r2, r3
 800302c:	d302      	bcc.n	8003034 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800302e:	68bb      	ldr	r3, [r7, #8]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d113      	bne.n	800305c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003038:	f043 0220 	orr.w	r2, r3, #32
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	2220      	movs	r2, #32
 8003044:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	2200      	movs	r2, #0
 800304c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	2200      	movs	r2, #0
 8003054:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003058:	2301      	movs	r3, #1
 800305a:	e007      	b.n	800306c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	699b      	ldr	r3, [r3, #24]
 8003062:	f003 0302 	and.w	r3, r3, #2
 8003066:	2b02      	cmp	r3, #2
 8003068:	d1cb      	bne.n	8003002 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800306a:	2300      	movs	r3, #0
}
 800306c:	4618      	mov	r0, r3
 800306e:	3710      	adds	r7, #16
 8003070:	46bd      	mov	sp, r7
 8003072:	bd80      	pop	{r7, pc}

08003074 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b084      	sub	sp, #16
 8003078:	af00      	add	r7, sp, #0
 800307a:	60f8      	str	r0, [r7, #12]
 800307c:	60b9      	str	r1, [r7, #8]
 800307e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003080:	e028      	b.n	80030d4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003082:	687a      	ldr	r2, [r7, #4]
 8003084:	68b9      	ldr	r1, [r7, #8]
 8003086:	68f8      	ldr	r0, [r7, #12]
 8003088:	f000 f89c 	bl	80031c4 <I2C_IsAcknowledgeFailed>
 800308c:	4603      	mov	r3, r0
 800308e:	2b00      	cmp	r3, #0
 8003090:	d001      	beq.n	8003096 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e026      	b.n	80030e4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003096:	f7ff fa4f 	bl	8002538 <HAL_GetTick>
 800309a:	4602      	mov	r2, r0
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	1ad3      	subs	r3, r2, r3
 80030a0:	68ba      	ldr	r2, [r7, #8]
 80030a2:	429a      	cmp	r2, r3
 80030a4:	d302      	bcc.n	80030ac <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80030a6:	68bb      	ldr	r3, [r7, #8]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d113      	bne.n	80030d4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030b0:	f043 0220 	orr.w	r2, r3, #32
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	2220      	movs	r2, #32
 80030bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	2200      	movs	r2, #0
 80030c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	2200      	movs	r2, #0
 80030cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	e007      	b.n	80030e4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	699b      	ldr	r3, [r3, #24]
 80030da:	f003 0320 	and.w	r3, r3, #32
 80030de:	2b20      	cmp	r3, #32
 80030e0:	d1cf      	bne.n	8003082 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80030e2:	2300      	movs	r3, #0
}
 80030e4:	4618      	mov	r0, r3
 80030e6:	3710      	adds	r7, #16
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}

080030ec <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b084      	sub	sp, #16
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	60f8      	str	r0, [r7, #12]
 80030f4:	60b9      	str	r1, [r7, #8]
 80030f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80030f8:	e055      	b.n	80031a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80030fa:	687a      	ldr	r2, [r7, #4]
 80030fc:	68b9      	ldr	r1, [r7, #8]
 80030fe:	68f8      	ldr	r0, [r7, #12]
 8003100:	f000 f860 	bl	80031c4 <I2C_IsAcknowledgeFailed>
 8003104:	4603      	mov	r3, r0
 8003106:	2b00      	cmp	r3, #0
 8003108:	d001      	beq.n	800310e <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800310a:	2301      	movs	r3, #1
 800310c:	e053      	b.n	80031b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	699b      	ldr	r3, [r3, #24]
 8003114:	f003 0320 	and.w	r3, r3, #32
 8003118:	2b20      	cmp	r3, #32
 800311a:	d129      	bne.n	8003170 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	699b      	ldr	r3, [r3, #24]
 8003122:	f003 0304 	and.w	r3, r3, #4
 8003126:	2b04      	cmp	r3, #4
 8003128:	d105      	bne.n	8003136 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800312e:	2b00      	cmp	r3, #0
 8003130:	d001      	beq.n	8003136 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8003132:	2300      	movs	r3, #0
 8003134:	e03f      	b.n	80031b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	2220      	movs	r2, #32
 800313c:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	6859      	ldr	r1, [r3, #4]
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681a      	ldr	r2, [r3, #0]
 8003148:	4b1d      	ldr	r3, [pc, #116]	; (80031c0 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 800314a:	400b      	ands	r3, r1
 800314c:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	2200      	movs	r2, #0
 8003152:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	2220      	movs	r2, #32
 8003158:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	2200      	movs	r2, #0
 8003160:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	2200      	movs	r2, #0
 8003168:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	e022      	b.n	80031b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003170:	f7ff f9e2 	bl	8002538 <HAL_GetTick>
 8003174:	4602      	mov	r2, r0
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	1ad3      	subs	r3, r2, r3
 800317a:	68ba      	ldr	r2, [r7, #8]
 800317c:	429a      	cmp	r2, r3
 800317e:	d302      	bcc.n	8003186 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d10f      	bne.n	80031a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800318a:	f043 0220 	orr.w	r2, r3, #32
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	2220      	movs	r2, #32
 8003196:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	2200      	movs	r2, #0
 800319e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	e007      	b.n	80031b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	699b      	ldr	r3, [r3, #24]
 80031ac:	f003 0304 	and.w	r3, r3, #4
 80031b0:	2b04      	cmp	r3, #4
 80031b2:	d1a2      	bne.n	80030fa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80031b4:	2300      	movs	r3, #0
}
 80031b6:	4618      	mov	r0, r3
 80031b8:	3710      	adds	r7, #16
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}
 80031be:	bf00      	nop
 80031c0:	fe00e800 	.word	0xfe00e800

080031c4 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b084      	sub	sp, #16
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	60f8      	str	r0, [r7, #12]
 80031cc:	60b9      	str	r1, [r7, #8]
 80031ce:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	699b      	ldr	r3, [r3, #24]
 80031d6:	f003 0310 	and.w	r3, r3, #16
 80031da:	2b10      	cmp	r3, #16
 80031dc:	d151      	bne.n	8003282 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80031de:	e022      	b.n	8003226 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031e6:	d01e      	beq.n	8003226 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031e8:	f7ff f9a6 	bl	8002538 <HAL_GetTick>
 80031ec:	4602      	mov	r2, r0
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	1ad3      	subs	r3, r2, r3
 80031f2:	68ba      	ldr	r2, [r7, #8]
 80031f4:	429a      	cmp	r2, r3
 80031f6:	d302      	bcc.n	80031fe <I2C_IsAcknowledgeFailed+0x3a>
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d113      	bne.n	8003226 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003202:	f043 0220 	orr.w	r2, r3, #32
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	2220      	movs	r2, #32
 800320e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2200      	movs	r2, #0
 8003216:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	2200      	movs	r2, #0
 800321e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003222:	2301      	movs	r3, #1
 8003224:	e02e      	b.n	8003284 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	699b      	ldr	r3, [r3, #24]
 800322c:	f003 0320 	and.w	r3, r3, #32
 8003230:	2b20      	cmp	r3, #32
 8003232:	d1d5      	bne.n	80031e0 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	2210      	movs	r2, #16
 800323a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	2220      	movs	r2, #32
 8003242:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003244:	68f8      	ldr	r0, [r7, #12]
 8003246:	f7ff fe71 	bl	8002f2c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	6859      	ldr	r1, [r3, #4]
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681a      	ldr	r2, [r3, #0]
 8003254:	4b0d      	ldr	r3, [pc, #52]	; (800328c <I2C_IsAcknowledgeFailed+0xc8>)
 8003256:	400b      	ands	r3, r1
 8003258:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800325e:	f043 0204 	orr.w	r2, r3, #4
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	2220      	movs	r2, #32
 800326a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	2200      	movs	r2, #0
 8003272:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	2200      	movs	r2, #0
 800327a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800327e:	2301      	movs	r3, #1
 8003280:	e000      	b.n	8003284 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8003282:	2300      	movs	r3, #0
}
 8003284:	4618      	mov	r0, r3
 8003286:	3710      	adds	r7, #16
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}
 800328c:	fe00e800 	.word	0xfe00e800

08003290 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8003290:	b480      	push	{r7}
 8003292:	b085      	sub	sp, #20
 8003294:	af00      	add	r7, sp, #0
 8003296:	60f8      	str	r0, [r7, #12]
 8003298:	607b      	str	r3, [r7, #4]
 800329a:	460b      	mov	r3, r1
 800329c:	817b      	strh	r3, [r7, #10]
 800329e:	4613      	mov	r3, r2
 80032a0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	685a      	ldr	r2, [r3, #4]
 80032a8:	69bb      	ldr	r3, [r7, #24]
 80032aa:	0d5b      	lsrs	r3, r3, #21
 80032ac:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80032b0:	4b0d      	ldr	r3, [pc, #52]	; (80032e8 <I2C_TransferConfig+0x58>)
 80032b2:	430b      	orrs	r3, r1
 80032b4:	43db      	mvns	r3, r3
 80032b6:	ea02 0103 	and.w	r1, r2, r3
 80032ba:	897b      	ldrh	r3, [r7, #10]
 80032bc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80032c0:	7a7b      	ldrb	r3, [r7, #9]
 80032c2:	041b      	lsls	r3, r3, #16
 80032c4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80032c8:	431a      	orrs	r2, r3
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	431a      	orrs	r2, r3
 80032ce:	69bb      	ldr	r3, [r7, #24]
 80032d0:	431a      	orrs	r2, r3
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	430a      	orrs	r2, r1
 80032d8:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80032da:	bf00      	nop
 80032dc:	3714      	adds	r7, #20
 80032de:	46bd      	mov	sp, r7
 80032e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e4:	4770      	bx	lr
 80032e6:	bf00      	nop
 80032e8:	03ff63ff 	.word	0x03ff63ff

080032ec <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b083      	sub	sp, #12
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
 80032f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80032fc:	b2db      	uxtb	r3, r3
 80032fe:	2b20      	cmp	r3, #32
 8003300:	d138      	bne.n	8003374 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003308:	2b01      	cmp	r3, #1
 800330a:	d101      	bne.n	8003310 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800330c:	2302      	movs	r3, #2
 800330e:	e032      	b.n	8003376 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2201      	movs	r2, #1
 8003314:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2224      	movs	r2, #36	; 0x24
 800331c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f022 0201 	bic.w	r2, r2, #1
 800332e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	681a      	ldr	r2, [r3, #0]
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800333e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	6819      	ldr	r1, [r3, #0]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	683a      	ldr	r2, [r7, #0]
 800334c:	430a      	orrs	r2, r1
 800334e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f042 0201 	orr.w	r2, r2, #1
 800335e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2220      	movs	r2, #32
 8003364:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2200      	movs	r2, #0
 800336c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003370:	2300      	movs	r3, #0
 8003372:	e000      	b.n	8003376 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003374:	2302      	movs	r3, #2
  }
}
 8003376:	4618      	mov	r0, r3
 8003378:	370c      	adds	r7, #12
 800337a:	46bd      	mov	sp, r7
 800337c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003380:	4770      	bx	lr

08003382 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003382:	b480      	push	{r7}
 8003384:	b085      	sub	sp, #20
 8003386:	af00      	add	r7, sp, #0
 8003388:	6078      	str	r0, [r7, #4]
 800338a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003392:	b2db      	uxtb	r3, r3
 8003394:	2b20      	cmp	r3, #32
 8003396:	d139      	bne.n	800340c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800339e:	2b01      	cmp	r3, #1
 80033a0:	d101      	bne.n	80033a6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80033a2:	2302      	movs	r3, #2
 80033a4:	e033      	b.n	800340e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2201      	movs	r2, #1
 80033aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2224      	movs	r2, #36	; 0x24
 80033b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f022 0201 	bic.w	r2, r2, #1
 80033c4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80033d4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	021b      	lsls	r3, r3, #8
 80033da:	68fa      	ldr	r2, [r7, #12]
 80033dc:	4313      	orrs	r3, r2
 80033de:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	68fa      	ldr	r2, [r7, #12]
 80033e6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	681a      	ldr	r2, [r3, #0]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f042 0201 	orr.w	r2, r2, #1
 80033f6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2220      	movs	r2, #32
 80033fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2200      	movs	r2, #0
 8003404:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003408:	2300      	movs	r3, #0
 800340a:	e000      	b.n	800340e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800340c:	2302      	movs	r3, #2
  }
}
 800340e:	4618      	mov	r0, r3
 8003410:	3714      	adds	r7, #20
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr

0800341a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800341a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800341c:	b08b      	sub	sp, #44	; 0x2c
 800341e:	af06      	add	r7, sp, #24
 8003420:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d101      	bne.n	800342c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	e0da      	b.n	80035e2 <HAL_PCD_Init+0x1c8>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	f893 3229 	ldrb.w	r3, [r3, #553]	; 0x229
 8003432:	b2db      	uxtb	r3, r3
 8003434:	2b00      	cmp	r3, #0
 8003436:	d106      	bne.n	8003446 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2200      	movs	r2, #0
 800343c:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003440:	6878      	ldr	r0, [r7, #4]
 8003442:	f009 fc77 	bl	800cd34 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2203      	movs	r2, #3
 800344a:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4618      	mov	r0, r3
 8003454:	f003 f9d5 	bl	8006802 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	603b      	str	r3, [r7, #0]
 800345e:	687e      	ldr	r6, [r7, #4]
 8003460:	466d      	mov	r5, sp
 8003462:	f106 0410 	add.w	r4, r6, #16
 8003466:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003468:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800346a:	6823      	ldr	r3, [r4, #0]
 800346c:	602b      	str	r3, [r5, #0]
 800346e:	1d33      	adds	r3, r6, #4
 8003470:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003472:	6838      	ldr	r0, [r7, #0]
 8003474:	f003 f99c 	bl	80067b0 <USB_CoreInit>
 8003478:	4603      	mov	r3, r0
 800347a:	2b00      	cmp	r3, #0
 800347c:	d005      	beq.n	800348a <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2202      	movs	r2, #2
 8003482:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	e0ab      	b.n	80035e2 <HAL_PCD_Init+0x1c8>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	2100      	movs	r1, #0
 8003490:	4618      	mov	r0, r3
 8003492:	f003 f9d3 	bl	800683c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003496:	2300      	movs	r3, #0
 8003498:	73fb      	strb	r3, [r7, #15]
 800349a:	e035      	b.n	8003508 <HAL_PCD_Init+0xee>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800349c:	7bfb      	ldrb	r3, [r7, #15]
 800349e:	687a      	ldr	r2, [r7, #4]
 80034a0:	015b      	lsls	r3, r3, #5
 80034a2:	4413      	add	r3, r2
 80034a4:	3329      	adds	r3, #41	; 0x29
 80034a6:	2201      	movs	r2, #1
 80034a8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80034aa:	7bfb      	ldrb	r3, [r7, #15]
 80034ac:	687a      	ldr	r2, [r7, #4]
 80034ae:	015b      	lsls	r3, r3, #5
 80034b0:	4413      	add	r3, r2
 80034b2:	3328      	adds	r3, #40	; 0x28
 80034b4:	7bfa      	ldrb	r2, [r7, #15]
 80034b6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80034b8:	7bfb      	ldrb	r3, [r7, #15]
 80034ba:	7bfa      	ldrb	r2, [r7, #15]
 80034bc:	b291      	uxth	r1, r2
 80034be:	687a      	ldr	r2, [r7, #4]
 80034c0:	015b      	lsls	r3, r3, #5
 80034c2:	4413      	add	r3, r2
 80034c4:	3336      	adds	r3, #54	; 0x36
 80034c6:	460a      	mov	r2, r1
 80034c8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80034ca:	7bfb      	ldrb	r3, [r7, #15]
 80034cc:	687a      	ldr	r2, [r7, #4]
 80034ce:	015b      	lsls	r3, r3, #5
 80034d0:	4413      	add	r3, r2
 80034d2:	332b      	adds	r3, #43	; 0x2b
 80034d4:	2200      	movs	r2, #0
 80034d6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80034d8:	7bfb      	ldrb	r3, [r7, #15]
 80034da:	687a      	ldr	r2, [r7, #4]
 80034dc:	015b      	lsls	r3, r3, #5
 80034de:	4413      	add	r3, r2
 80034e0:	3338      	adds	r3, #56	; 0x38
 80034e2:	2200      	movs	r2, #0
 80034e4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80034e6:	7bfb      	ldrb	r3, [r7, #15]
 80034e8:	687a      	ldr	r2, [r7, #4]
 80034ea:	015b      	lsls	r3, r3, #5
 80034ec:	4413      	add	r3, r2
 80034ee:	333c      	adds	r3, #60	; 0x3c
 80034f0:	2200      	movs	r2, #0
 80034f2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80034f4:	7bfb      	ldrb	r3, [r7, #15]
 80034f6:	687a      	ldr	r2, [r7, #4]
 80034f8:	3302      	adds	r3, #2
 80034fa:	015b      	lsls	r3, r3, #5
 80034fc:	4413      	add	r3, r2
 80034fe:	2200      	movs	r2, #0
 8003500:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003502:	7bfb      	ldrb	r3, [r7, #15]
 8003504:	3301      	adds	r3, #1
 8003506:	73fb      	strb	r3, [r7, #15]
 8003508:	7bfa      	ldrb	r2, [r7, #15]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	429a      	cmp	r2, r3
 8003510:	d3c4      	bcc.n	800349c <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003512:	2300      	movs	r3, #0
 8003514:	73fb      	strb	r3, [r7, #15]
 8003516:	e031      	b.n	800357c <HAL_PCD_Init+0x162>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003518:	7bfb      	ldrb	r3, [r7, #15]
 800351a:	687a      	ldr	r2, [r7, #4]
 800351c:	015b      	lsls	r3, r3, #5
 800351e:	4413      	add	r3, r2
 8003520:	f203 1329 	addw	r3, r3, #297	; 0x129
 8003524:	2200      	movs	r2, #0
 8003526:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003528:	7bfb      	ldrb	r3, [r7, #15]
 800352a:	687a      	ldr	r2, [r7, #4]
 800352c:	015b      	lsls	r3, r3, #5
 800352e:	4413      	add	r3, r2
 8003530:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003534:	7bfa      	ldrb	r2, [r7, #15]
 8003536:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003538:	7bfb      	ldrb	r3, [r7, #15]
 800353a:	687a      	ldr	r2, [r7, #4]
 800353c:	015b      	lsls	r3, r3, #5
 800353e:	4413      	add	r3, r2
 8003540:	f203 132b 	addw	r3, r3, #299	; 0x12b
 8003544:	2200      	movs	r2, #0
 8003546:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003548:	7bfb      	ldrb	r3, [r7, #15]
 800354a:	687a      	ldr	r2, [r7, #4]
 800354c:	015b      	lsls	r3, r3, #5
 800354e:	4413      	add	r3, r2
 8003550:	f503 739c 	add.w	r3, r3, #312	; 0x138
 8003554:	2200      	movs	r2, #0
 8003556:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003558:	7bfb      	ldrb	r3, [r7, #15]
 800355a:	687a      	ldr	r2, [r7, #4]
 800355c:	015b      	lsls	r3, r3, #5
 800355e:	4413      	add	r3, r2
 8003560:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8003564:	2200      	movs	r2, #0
 8003566:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003568:	7bfb      	ldrb	r3, [r7, #15]
 800356a:	687a      	ldr	r2, [r7, #4]
 800356c:	330a      	adds	r3, #10
 800356e:	015b      	lsls	r3, r3, #5
 8003570:	4413      	add	r3, r2
 8003572:	2200      	movs	r2, #0
 8003574:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003576:	7bfb      	ldrb	r3, [r7, #15]
 8003578:	3301      	adds	r3, #1
 800357a:	73fb      	strb	r3, [r7, #15]
 800357c:	7bfa      	ldrb	r2, [r7, #15]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	429a      	cmp	r2, r3
 8003584:	d3c8      	bcc.n	8003518 <HAL_PCD_Init+0xfe>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	603b      	str	r3, [r7, #0]
 800358c:	687e      	ldr	r6, [r7, #4]
 800358e:	466d      	mov	r5, sp
 8003590:	f106 0410 	add.w	r4, r6, #16
 8003594:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003596:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003598:	6823      	ldr	r3, [r4, #0]
 800359a:	602b      	str	r3, [r5, #0]
 800359c:	1d33      	adds	r3, r6, #4
 800359e:	cb0e      	ldmia	r3, {r1, r2, r3}
 80035a0:	6838      	ldr	r0, [r7, #0]
 80035a2:	f003 f958 	bl	8006856 <USB_DevInit>
 80035a6:	4603      	mov	r3, r0
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d005      	beq.n	80035b8 <HAL_PCD_Init+0x19e>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2202      	movs	r2, #2
 80035b0:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 80035b4:	2301      	movs	r3, #1
 80035b6:	e014      	b.n	80035e2 <HAL_PCD_Init+0x1c8>
  }

  hpcd->USB_Address = 0U;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2200      	movs	r2, #0
 80035bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2201      	movs	r2, #1
 80035c4:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	69db      	ldr	r3, [r3, #28]
 80035cc:	2b01      	cmp	r3, #1
 80035ce:	d102      	bne.n	80035d6 <HAL_PCD_Init+0x1bc>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80035d0:	6878      	ldr	r0, [r7, #4]
 80035d2:	f000 fe42 	bl	800425a <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4618      	mov	r0, r3
 80035dc:	f004 f98d 	bl	80078fa <USB_DevDisconnect>

  return HAL_OK;
 80035e0:	2300      	movs	r3, #0
}
 80035e2:	4618      	mov	r0, r3
 80035e4:	3714      	adds	r7, #20
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080035ea <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80035ea:	b580      	push	{r7, lr}
 80035ec:	b082      	sub	sp, #8
 80035ee:	af00      	add	r7, sp, #0
 80035f0:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80035f8:	2b01      	cmp	r3, #1
 80035fa:	d101      	bne.n	8003600 <HAL_PCD_Start+0x16>
 80035fc:	2302      	movs	r3, #2
 80035fe:	e012      	b.n	8003626 <HAL_PCD_Start+0x3c>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2201      	movs	r2, #1
 8003604:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }
#endif /* defined (USB_OTG_FS) */
  (void)USB_DevConnect(hpcd->Instance);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4618      	mov	r0, r3
 800360e:	f004 f95d 	bl	80078cc <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4618      	mov	r0, r3
 8003618:	f003 f8db 	bl	80067d2 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2200      	movs	r2, #0
 8003620:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8003624:	2300      	movs	r3, #0
}
 8003626:	4618      	mov	r0, r3
 8003628:	3708      	adds	r7, #8
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}

0800362e <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800362e:	b580      	push	{r7, lr}
 8003630:	b082      	sub	sp, #8
 8003632:	af00      	add	r7, sp, #0
 8003634:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4618      	mov	r0, r3
 800363c:	f004 f972 	bl	8007924 <USB_ReadInterrupts>
 8003640:	4603      	mov	r3, r0
 8003642:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003646:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800364a:	d102      	bne.n	8003652 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800364c:	6878      	ldr	r0, [r7, #4]
 800364e:	f000 fb3f 	bl	8003cd0 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4618      	mov	r0, r3
 8003658:	f004 f964 	bl	8007924 <USB_ReadInterrupts>
 800365c:	4603      	mov	r3, r0
 800365e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003662:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003666:	d112      	bne.n	800368e <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003670:	b29a      	uxth	r2, r3
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800367a:	b292      	uxth	r2, r2
 800367c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8003680:	6878      	ldr	r0, [r7, #4]
 8003682:	f009 fbcc 	bl	800ce1e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8003686:	2100      	movs	r1, #0
 8003688:	6878      	ldr	r0, [r7, #4]
 800368a:	f000 f929 	bl	80038e0 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4618      	mov	r0, r3
 8003694:	f004 f946 	bl	8007924 <USB_ReadInterrupts>
 8003698:	4603      	mov	r3, r0
 800369a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800369e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80036a2:	d10b      	bne.n	80036bc <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80036ac:	b29a      	uxth	r2, r3
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80036b6:	b292      	uxth	r2, r2
 80036b8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4618      	mov	r0, r3
 80036c2:	f004 f92f 	bl	8007924 <USB_ReadInterrupts>
 80036c6:	4603      	mov	r3, r0
 80036c8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80036cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036d0:	d10b      	bne.n	80036ea <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80036da:	b29a      	uxth	r2, r3
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80036e4:	b292      	uxth	r2, r2
 80036e6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4618      	mov	r0, r3
 80036f0:	f004 f918 	bl	8007924 <USB_ReadInterrupts>
 80036f4:	4603      	mov	r3, r0
 80036f6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80036fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036fe:	d133      	bne.n	8003768 <HAL_PCD_IRQHandler+0x13a>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003708:	b29a      	uxth	r2, r3
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f022 0204 	bic.w	r2, r2, #4
 8003712:	b292      	uxth	r2, r2
 8003714:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003720:	b29a      	uxth	r2, r3
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f022 0208 	bic.w	r2, r2, #8
 800372a:	b292      	uxth	r2, r2
 800372c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    if (hpcd->LPM_State == LPM_L1)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	f893 3260 	ldrb.w	r3, [r3, #608]	; 0x260
 8003736:	2b01      	cmp	r3, #1
 8003738:	d107      	bne.n	800374a <HAL_PCD_IRQHandler+0x11c>
    {
      hpcd->LPM_State = LPM_L0;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2200      	movs	r2, #0
 800373e:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003742:	2100      	movs	r1, #0
 8003744:	6878      	ldr	r0, [r7, #4]
 8003746:	f009 fe17 	bl	800d378 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800374a:	6878      	ldr	r0, [r7, #4]
 800374c:	f009 fba0 	bl	800ce90 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003758:	b29a      	uxth	r2, r3
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003762:	b292      	uxth	r2, r2
 8003764:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4618      	mov	r0, r3
 800376e:	f004 f8d9 	bl	8007924 <USB_ReadInterrupts>
 8003772:	4603      	mov	r3, r0
 8003774:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003778:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800377c:	d131      	bne.n	80037e2 <HAL_PCD_IRQHandler+0x1b4>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003786:	b29a      	uxth	r2, r3
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f042 0208 	orr.w	r2, r2, #8
 8003790:	b292      	uxth	r2, r2
 8003792:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800379e:	b29a      	uxth	r2, r3
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80037a8:	b292      	uxth	r2, r2
 80037aa:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= USB_CNTR_LPMODE;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80037b6:	b29a      	uxth	r2, r3
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f042 0204 	orr.w	r2, r2, #4
 80037c0:	b292      	uxth	r2, r2
 80037c2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP) == 0U)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4618      	mov	r0, r3
 80037cc:	f004 f8aa 	bl	8007924 <USB_ReadInterrupts>
 80037d0:	4603      	mov	r3, r0
 80037d2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80037d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80037da:	d002      	beq.n	80037e2 <HAL_PCD_IRQHandler+0x1b4>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SuspendCallback(hpcd);
#else
      HAL_PCD_SuspendCallback(hpcd);
 80037dc:	6878      	ldr	r0, [r7, #4]
 80037de:	f009 fb3d 	bl	800ce5c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  /* Handle LPM Interrupt */
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_L1REQ))
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4618      	mov	r0, r3
 80037e8:	f004 f89c 	bl	8007924 <USB_ReadInterrupts>
 80037ec:	4603      	mov	r3, r0
 80037ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037f2:	2b80      	cmp	r3, #128	; 0x80
 80037f4:	d13f      	bne.n	8003876 <HAL_PCD_IRQHandler+0x248>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80037fe:	b29a      	uxth	r2, r3
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003808:	b292      	uxth	r2, r2
 800380a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    if (hpcd->LPM_State == LPM_L0)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	f893 3260 	ldrb.w	r3, [r3, #608]	; 0x260
 8003814:	2b00      	cmp	r3, #0
 8003816:	d12b      	bne.n	8003870 <HAL_PCD_IRQHandler+0x242>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= USB_CNTR_LPMODE;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003820:	b29a      	uxth	r2, r3
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f042 0204 	orr.w	r2, r2, #4
 800382a:	b292      	uxth	r2, r2
 800382c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
      hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003838:	b29a      	uxth	r2, r3
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f042 0208 	orr.w	r2, r2, #8
 8003842:	b292      	uxth	r2, r2
 8003844:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      hpcd->LPM_State = LPM_L1;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2201      	movs	r2, #1
 800384c:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8003858:	b29b      	uxth	r3, r3
 800385a:	089b      	lsrs	r3, r3, #2
 800385c:	f003 023c 	and.w	r2, r3, #60	; 0x3c
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	f8c3 2264 	str.w	r2, [r3, #612]	; 0x264
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8003866:	2101      	movs	r1, #1
 8003868:	6878      	ldr	r0, [r7, #4]
 800386a:	f009 fd85 	bl	800d378 <HAL_PCDEx_LPM_Callback>
 800386e:	e002      	b.n	8003876 <HAL_PCD_IRQHandler+0x248>
    else
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SuspendCallback(hpcd);
#else
      HAL_PCD_SuspendCallback(hpcd);
 8003870:	6878      	ldr	r0, [r7, #4]
 8003872:	f009 faf3 	bl	800ce5c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4618      	mov	r0, r3
 800387c:	f004 f852 	bl	8007924 <USB_ReadInterrupts>
 8003880:	4603      	mov	r3, r0
 8003882:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003886:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800388a:	d10e      	bne.n	80038aa <HAL_PCD_IRQHandler+0x27c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003894:	b29a      	uxth	r2, r3
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800389e:	b292      	uxth	r2, r2
 80038a0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80038a4:	6878      	ldr	r0, [r7, #4]
 80038a6:	f009 faac 	bl	800ce02 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	4618      	mov	r0, r3
 80038b0:	f004 f838 	bl	8007924 <USB_ReadInterrupts>
 80038b4:	4603      	mov	r3, r0
 80038b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038be:	d10b      	bne.n	80038d8 <HAL_PCD_IRQHandler+0x2aa>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80038c8:	b29a      	uxth	r2, r3
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80038d2:	b292      	uxth	r2, r2
 80038d4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 80038d8:	bf00      	nop
 80038da:	3708      	adds	r7, #8
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}

080038e0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b082      	sub	sp, #8
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
 80038e8:	460b      	mov	r3, r1
 80038ea:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80038f2:	2b01      	cmp	r3, #1
 80038f4:	d101      	bne.n	80038fa <HAL_PCD_SetAddress+0x1a>
 80038f6:	2302      	movs	r3, #2
 80038f8:	e013      	b.n	8003922 <HAL_PCD_SetAddress+0x42>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2201      	movs	r2, #1
 80038fe:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  hpcd->USB_Address = address;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	78fa      	ldrb	r2, [r7, #3]
 8003906:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	78fa      	ldrb	r2, [r7, #3]
 8003910:	4611      	mov	r1, r2
 8003912:	4618      	mov	r0, r3
 8003914:	f003 ffc6 	bl	80078a4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2200      	movs	r2, #0
 800391c:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8003920:	2300      	movs	r3, #0
}
 8003922:	4618      	mov	r0, r3
 8003924:	3708      	adds	r7, #8
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}

0800392a <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 800392a:	b580      	push	{r7, lr}
 800392c:	b084      	sub	sp, #16
 800392e:	af00      	add	r7, sp, #0
 8003930:	6078      	str	r0, [r7, #4]
 8003932:	4608      	mov	r0, r1
 8003934:	4611      	mov	r1, r2
 8003936:	461a      	mov	r2, r3
 8003938:	4603      	mov	r3, r0
 800393a:	70fb      	strb	r3, [r7, #3]
 800393c:	460b      	mov	r3, r1
 800393e:	803b      	strh	r3, [r7, #0]
 8003940:	4613      	mov	r3, r2
 8003942:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003944:	2300      	movs	r3, #0
 8003946:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003948:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800394c:	2b00      	cmp	r3, #0
 800394e:	da0b      	bge.n	8003968 <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003950:	78fb      	ldrb	r3, [r7, #3]
 8003952:	f003 0307 	and.w	r3, r3, #7
 8003956:	015b      	lsls	r3, r3, #5
 8003958:	3328      	adds	r3, #40	; 0x28
 800395a:	687a      	ldr	r2, [r7, #4]
 800395c:	4413      	add	r3, r2
 800395e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	2201      	movs	r2, #1
 8003964:	705a      	strb	r2, [r3, #1]
 8003966:	e00b      	b.n	8003980 <HAL_PCD_EP_Open+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003968:	78fb      	ldrb	r3, [r7, #3]
 800396a:	f003 0307 	and.w	r3, r3, #7
 800396e:	015b      	lsls	r3, r3, #5
 8003970:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003974:	687a      	ldr	r2, [r7, #4]
 8003976:	4413      	add	r3, r2
 8003978:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	2200      	movs	r2, #0
 800397e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003980:	78fb      	ldrb	r3, [r7, #3]
 8003982:	f003 0307 	and.w	r3, r3, #7
 8003986:	b2da      	uxtb	r2, r3
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800398c:	883a      	ldrh	r2, [r7, #0]
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	78ba      	ldrb	r2, [r7, #2]
 8003996:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	785b      	ldrb	r3, [r3, #1]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d004      	beq.n	80039aa <HAL_PCD_EP_Open+0x80>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	781b      	ldrb	r3, [r3, #0]
 80039a4:	b29a      	uxth	r2, r3
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80039aa:	78bb      	ldrb	r3, [r7, #2]
 80039ac:	2b02      	cmp	r3, #2
 80039ae:	d102      	bne.n	80039b6 <HAL_PCD_EP_Open+0x8c>
  {
    ep->data_pid_start = 0U;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2200      	movs	r2, #0
 80039b4:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80039bc:	2b01      	cmp	r3, #1
 80039be:	d101      	bne.n	80039c4 <HAL_PCD_EP_Open+0x9a>
 80039c0:	2302      	movs	r3, #2
 80039c2:	e00e      	b.n	80039e2 <HAL_PCD_EP_Open+0xb8>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2201      	movs	r2, #1
 80039c8:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	68f9      	ldr	r1, [r7, #12]
 80039d2:	4618      	mov	r0, r3
 80039d4:	f002 ff64 	bl	80068a0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2200      	movs	r2, #0
 80039dc:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return ret;
 80039e0:	7afb      	ldrb	r3, [r7, #11]
}
 80039e2:	4618      	mov	r0, r3
 80039e4:	3710      	adds	r7, #16
 80039e6:	46bd      	mov	sp, r7
 80039e8:	bd80      	pop	{r7, pc}

080039ea <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80039ea:	b580      	push	{r7, lr}
 80039ec:	b084      	sub	sp, #16
 80039ee:	af00      	add	r7, sp, #0
 80039f0:	6078      	str	r0, [r7, #4]
 80039f2:	460b      	mov	r3, r1
 80039f4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80039f6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	da0b      	bge.n	8003a16 <HAL_PCD_EP_Close+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80039fe:	78fb      	ldrb	r3, [r7, #3]
 8003a00:	f003 0307 	and.w	r3, r3, #7
 8003a04:	015b      	lsls	r3, r3, #5
 8003a06:	3328      	adds	r3, #40	; 0x28
 8003a08:	687a      	ldr	r2, [r7, #4]
 8003a0a:	4413      	add	r3, r2
 8003a0c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	2201      	movs	r2, #1
 8003a12:	705a      	strb	r2, [r3, #1]
 8003a14:	e00b      	b.n	8003a2e <HAL_PCD_EP_Close+0x44>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003a16:	78fb      	ldrb	r3, [r7, #3]
 8003a18:	f003 0307 	and.w	r3, r3, #7
 8003a1c:	015b      	lsls	r3, r3, #5
 8003a1e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003a22:	687a      	ldr	r2, [r7, #4]
 8003a24:	4413      	add	r3, r2
 8003a26:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8003a2e:	78fb      	ldrb	r3, [r7, #3]
 8003a30:	f003 0307 	and.w	r3, r3, #7
 8003a34:	b2da      	uxtb	r2, r3
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8003a40:	2b01      	cmp	r3, #1
 8003a42:	d101      	bne.n	8003a48 <HAL_PCD_EP_Close+0x5e>
 8003a44:	2302      	movs	r3, #2
 8003a46:	e00e      	b.n	8003a66 <HAL_PCD_EP_Close+0x7c>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	68f9      	ldr	r1, [r7, #12]
 8003a56:	4618      	mov	r0, r3
 8003a58:	f003 fa0c 	bl	8006e74 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8003a64:	2300      	movs	r3, #0
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	3710      	adds	r7, #16
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd80      	pop	{r7, pc}

08003a6e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003a6e:	b580      	push	{r7, lr}
 8003a70:	b086      	sub	sp, #24
 8003a72:	af00      	add	r7, sp, #0
 8003a74:	60f8      	str	r0, [r7, #12]
 8003a76:	607a      	str	r2, [r7, #4]
 8003a78:	603b      	str	r3, [r7, #0]
 8003a7a:	460b      	mov	r3, r1
 8003a7c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003a7e:	7afb      	ldrb	r3, [r7, #11]
 8003a80:	f003 0307 	and.w	r3, r3, #7
 8003a84:	015b      	lsls	r3, r3, #5
 8003a86:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003a8a:	68fa      	ldr	r2, [r7, #12]
 8003a8c:	4413      	add	r3, r2
 8003a8e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003a90:	697b      	ldr	r3, [r7, #20]
 8003a92:	687a      	ldr	r2, [r7, #4]
 8003a94:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	683a      	ldr	r2, [r7, #0]
 8003a9a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003a9c:	697b      	ldr	r3, [r7, #20]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8003aa2:	697b      	ldr	r3, [r7, #20]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003aa8:	7afb      	ldrb	r3, [r7, #11]
 8003aaa:	f003 0307 	and.w	r3, r3, #7
 8003aae:	b2da      	uxtb	r2, r3
 8003ab0:	697b      	ldr	r3, [r7, #20]
 8003ab2:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003ab4:	7afb      	ldrb	r3, [r7, #11]
 8003ab6:	f003 0307 	and.w	r3, r3, #7
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d106      	bne.n	8003acc <HAL_PCD_EP_Receive+0x5e>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	6979      	ldr	r1, [r7, #20]
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f003 fb6b 	bl	80071a0 <USB_EPStartXfer>
 8003aca:	e005      	b.n	8003ad8 <HAL_PCD_EP_Receive+0x6a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	6979      	ldr	r1, [r7, #20]
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f003 fb64 	bl	80071a0 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003ad8:	2300      	movs	r3, #0
}
 8003ada:	4618      	mov	r0, r3
 8003adc:	3718      	adds	r7, #24
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}

08003ae2 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003ae2:	b480      	push	{r7}
 8003ae4:	b083      	sub	sp, #12
 8003ae6:	af00      	add	r7, sp, #0
 8003ae8:	6078      	str	r0, [r7, #4]
 8003aea:	460b      	mov	r3, r1
 8003aec:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003aee:	78fb      	ldrb	r3, [r7, #3]
 8003af0:	f003 0307 	and.w	r3, r3, #7
 8003af4:	687a      	ldr	r2, [r7, #4]
 8003af6:	330a      	adds	r3, #10
 8003af8:	015b      	lsls	r3, r3, #5
 8003afa:	4413      	add	r3, r2
 8003afc:	3304      	adds	r3, #4
 8003afe:	681b      	ldr	r3, [r3, #0]
}
 8003b00:	4618      	mov	r0, r3
 8003b02:	370c      	adds	r7, #12
 8003b04:	46bd      	mov	sp, r7
 8003b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0a:	4770      	bx	lr

08003b0c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b086      	sub	sp, #24
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	60f8      	str	r0, [r7, #12]
 8003b14:	607a      	str	r2, [r7, #4]
 8003b16:	603b      	str	r3, [r7, #0]
 8003b18:	460b      	mov	r3, r1
 8003b1a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003b1c:	7afb      	ldrb	r3, [r7, #11]
 8003b1e:	f003 0307 	and.w	r3, r3, #7
 8003b22:	015b      	lsls	r3, r3, #5
 8003b24:	3328      	adds	r3, #40	; 0x28
 8003b26:	68fa      	ldr	r2, [r7, #12]
 8003b28:	4413      	add	r3, r2
 8003b2a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	687a      	ldr	r2, [r7, #4]
 8003b30:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	683a      	ldr	r2, [r7, #0]
 8003b36:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003b38:	697b      	ldr	r3, [r7, #20]
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8003b3e:	697b      	ldr	r3, [r7, #20]
 8003b40:	2201      	movs	r2, #1
 8003b42:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003b44:	7afb      	ldrb	r3, [r7, #11]
 8003b46:	f003 0307 	and.w	r3, r3, #7
 8003b4a:	b2da      	uxtb	r2, r3
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003b50:	7afb      	ldrb	r3, [r7, #11]
 8003b52:	f003 0307 	and.w	r3, r3, #7
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d106      	bne.n	8003b68 <HAL_PCD_EP_Transmit+0x5c>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	6979      	ldr	r1, [r7, #20]
 8003b60:	4618      	mov	r0, r3
 8003b62:	f003 fb1d 	bl	80071a0 <USB_EPStartXfer>
 8003b66:	e005      	b.n	8003b74 <HAL_PCD_EP_Transmit+0x68>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	6979      	ldr	r1, [r7, #20]
 8003b6e:	4618      	mov	r0, r3
 8003b70:	f003 fb16 	bl	80071a0 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003b74:	2300      	movs	r3, #0
}
 8003b76:	4618      	mov	r0, r3
 8003b78:	3718      	adds	r7, #24
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}

08003b7e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003b7e:	b580      	push	{r7, lr}
 8003b80:	b084      	sub	sp, #16
 8003b82:	af00      	add	r7, sp, #0
 8003b84:	6078      	str	r0, [r7, #4]
 8003b86:	460b      	mov	r3, r1
 8003b88:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003b8a:	78fb      	ldrb	r3, [r7, #3]
 8003b8c:	f003 0207 	and.w	r2, r3, #7
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	429a      	cmp	r2, r3
 8003b96:	d901      	bls.n	8003b9c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	e046      	b.n	8003c2a <HAL_PCD_EP_SetStall+0xac>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003b9c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	da0b      	bge.n	8003bbc <HAL_PCD_EP_SetStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003ba4:	78fb      	ldrb	r3, [r7, #3]
 8003ba6:	f003 0307 	and.w	r3, r3, #7
 8003baa:	015b      	lsls	r3, r3, #5
 8003bac:	3328      	adds	r3, #40	; 0x28
 8003bae:	687a      	ldr	r2, [r7, #4]
 8003bb0:	4413      	add	r3, r2
 8003bb2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	2201      	movs	r2, #1
 8003bb8:	705a      	strb	r2, [r3, #1]
 8003bba:	e009      	b.n	8003bd0 <HAL_PCD_EP_SetStall+0x52>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003bbc:	78fb      	ldrb	r3, [r7, #3]
 8003bbe:	015b      	lsls	r3, r3, #5
 8003bc0:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003bc4:	687a      	ldr	r2, [r7, #4]
 8003bc6:	4413      	add	r3, r2
 8003bc8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	2200      	movs	r2, #0
 8003bce:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003bd6:	78fb      	ldrb	r3, [r7, #3]
 8003bd8:	f003 0307 	and.w	r3, r3, #7
 8003bdc:	b2da      	uxtb	r2, r3
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8003be8:	2b01      	cmp	r3, #1
 8003bea:	d101      	bne.n	8003bf0 <HAL_PCD_EP_SetStall+0x72>
 8003bec:	2302      	movs	r3, #2
 8003bee:	e01c      	b.n	8003c2a <HAL_PCD_EP_SetStall+0xac>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2201      	movs	r2, #1
 8003bf4:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	68f9      	ldr	r1, [r7, #12]
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f003 fd7a 	bl	80076f8 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003c04:	78fb      	ldrb	r3, [r7, #3]
 8003c06:	f003 0307 	and.w	r3, r3, #7
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d108      	bne.n	8003c20 <HAL_PCD_EP_SetStall+0xa2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681a      	ldr	r2, [r3, #0]
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8003c18:	4619      	mov	r1, r3
 8003c1a:	4610      	mov	r0, r2
 8003c1c:	f003 fe92 	bl	8007944 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2200      	movs	r2, #0
 8003c24:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8003c28:	2300      	movs	r3, #0
}
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	3710      	adds	r7, #16
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}

08003c32 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003c32:	b580      	push	{r7, lr}
 8003c34:	b084      	sub	sp, #16
 8003c36:	af00      	add	r7, sp, #0
 8003c38:	6078      	str	r0, [r7, #4]
 8003c3a:	460b      	mov	r3, r1
 8003c3c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003c3e:	78fb      	ldrb	r3, [r7, #3]
 8003c40:	f003 020f 	and.w	r2, r3, #15
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	429a      	cmp	r2, r3
 8003c4a:	d901      	bls.n	8003c50 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	e03a      	b.n	8003cc6 <HAL_PCD_EP_ClrStall+0x94>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003c50:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	da0b      	bge.n	8003c70 <HAL_PCD_EP_ClrStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003c58:	78fb      	ldrb	r3, [r7, #3]
 8003c5a:	f003 0307 	and.w	r3, r3, #7
 8003c5e:	015b      	lsls	r3, r3, #5
 8003c60:	3328      	adds	r3, #40	; 0x28
 8003c62:	687a      	ldr	r2, [r7, #4]
 8003c64:	4413      	add	r3, r2
 8003c66:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2201      	movs	r2, #1
 8003c6c:	705a      	strb	r2, [r3, #1]
 8003c6e:	e00b      	b.n	8003c88 <HAL_PCD_EP_ClrStall+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003c70:	78fb      	ldrb	r3, [r7, #3]
 8003c72:	f003 0307 	and.w	r3, r3, #7
 8003c76:	015b      	lsls	r3, r3, #5
 8003c78:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003c7c:	687a      	ldr	r2, [r7, #4]
 8003c7e:	4413      	add	r3, r2
 8003c80:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	2200      	movs	r2, #0
 8003c86:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003c8e:	78fb      	ldrb	r3, [r7, #3]
 8003c90:	f003 0307 	and.w	r3, r3, #7
 8003c94:	b2da      	uxtb	r2, r3
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8003ca0:	2b01      	cmp	r3, #1
 8003ca2:	d101      	bne.n	8003ca8 <HAL_PCD_EP_ClrStall+0x76>
 8003ca4:	2302      	movs	r3, #2
 8003ca6:	e00e      	b.n	8003cc6 <HAL_PCD_EP_ClrStall+0x94>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2201      	movs	r2, #1
 8003cac:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	68f9      	ldr	r1, [r7, #12]
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	f003 fd60 	bl	800777c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8003cc4:	2300      	movs	r3, #0
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	3710      	adds	r7, #16
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}
	...

08003cd0 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8003cd0:	b590      	push	{r4, r7, lr}
 8003cd2:	b089      	sub	sp, #36	; 0x24
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  uint16_t wIstr;
  uint16_t wEPVal;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003cd8:	e26f      	b.n	80041ba <PCD_EP_ISR_Handler+0x4ea>
  {
    wIstr = hpcd->Instance->ISTR;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003ce2:	82fb      	strh	r3, [r7, #22]
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8003ce4:	8afb      	ldrh	r3, [r7, #22]
 8003ce6:	b2db      	uxtb	r3, r3
 8003ce8:	f003 030f 	and.w	r3, r3, #15
 8003cec:	757b      	strb	r3, [r7, #21]

    if (epindex == 0U)
 8003cee:	7d7b      	ldrb	r3, [r7, #21]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	f040 8137 	bne.w	8003f64 <PCD_EP_ISR_Handler+0x294>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8003cf6:	8afb      	ldrh	r3, [r7, #22]
 8003cf8:	f003 0310 	and.w	r3, r3, #16
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d14f      	bne.n	8003da0 <PCD_EP_ISR_Handler+0xd0>
      {
        /* DIR = 0 */

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	881b      	ldrh	r3, [r3, #0]
 8003d06:	b29b      	uxth	r3, r3
 8003d08:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8003d0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d10:	b29c      	uxth	r4, r3
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681a      	ldr	r2, [r3, #0]
 8003d16:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 8003d1a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003d1e:	b29b      	uxth	r3, r3
 8003d20:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	3328      	adds	r3, #40	; 0x28
 8003d26:	60fb      	str	r3, [r7, #12]

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003d30:	b29b      	uxth	r3, r3
 8003d32:	461a      	mov	r2, r3
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	781b      	ldrb	r3, [r3, #0]
 8003d38:	00db      	lsls	r3, r3, #3
 8003d3a:	4413      	add	r3, r2
 8003d3c:	687a      	ldr	r2, [r7, #4]
 8003d3e:	6812      	ldr	r2, [r2, #0]
 8003d40:	4413      	add	r3, r2
 8003d42:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8003d46:	881b      	ldrh	r3, [r3, #0]
 8003d48:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	695a      	ldr	r2, [r3, #20]
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	69db      	ldr	r3, [r3, #28]
 8003d58:	441a      	add	r2, r3
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8003d5e:	2100      	movs	r1, #0
 8003d60:	6878      	ldr	r0, [r7, #4]
 8003d62:	f009 f837 	bl	800cdd4 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	f000 8223 	beq.w	80041ba <PCD_EP_ISR_Handler+0x4ea>
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	699b      	ldr	r3, [r3, #24]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	f040 821e 	bne.w	80041ba <PCD_EP_ISR_Handler+0x4ea>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003d84:	b2db      	uxtb	r3, r3
 8003d86:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003d8a:	b2da      	uxtb	r2, r3
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	b292      	uxth	r2, r2
 8003d92:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8003d9e:	e20c      	b.n	80041ba <PCD_EP_ISR_Handler+0x4ea>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003da6:	60fb      	str	r3, [r7, #12]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	881b      	ldrh	r3, [r3, #0]
 8003dae:	827b      	strh	r3, [r7, #18]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8003db0:	8a7b      	ldrh	r3, [r7, #18]
 8003db2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d031      	beq.n	8003e1e <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003dc2:	b29b      	uxth	r3, r3
 8003dc4:	461a      	mov	r2, r3
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	781b      	ldrb	r3, [r3, #0]
 8003dca:	00db      	lsls	r3, r3, #3
 8003dcc:	4413      	add	r3, r2
 8003dce:	687a      	ldr	r2, [r7, #4]
 8003dd0:	6812      	ldr	r2, [r2, #0]
 8003dd2:	4413      	add	r3, r2
 8003dd4:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8003dd8:	881b      	ldrh	r3, [r3, #0]
 8003dda:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6818      	ldr	r0, [r3, #0]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	f503 710c 	add.w	r1, r3, #560	; 0x230
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003df4:	b29b      	uxth	r3, r3
 8003df6:	f003 fdf2 	bl	80079de <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1*/
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	881b      	ldrh	r3, [r3, #0]
 8003e00:	b29a      	uxth	r2, r3
 8003e02:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003e06:	4013      	ands	r3, r2
 8003e08:	b29c      	uxth	r4, r3
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8003e12:	b292      	uxth	r2, r2
 8003e14:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8003e16:	6878      	ldr	r0, [r7, #4]
 8003e18:	f008 ffb2 	bl	800cd80 <HAL_PCD_SetupStageCallback>
 8003e1c:	e1cd      	b.n	80041ba <PCD_EP_ISR_Handler+0x4ea>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }

        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003e1e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	f280 81c9 	bge.w	80041ba <PCD_EP_ISR_Handler+0x4ea>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	881b      	ldrh	r3, [r3, #0]
 8003e2e:	b29a      	uxth	r2, r3
 8003e30:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003e34:	4013      	ands	r3, r2
 8003e36:	b29c      	uxth	r4, r3
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8003e40:	b292      	uxth	r2, r2
 8003e42:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003e4c:	b29b      	uxth	r3, r3
 8003e4e:	461a      	mov	r2, r3
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	781b      	ldrb	r3, [r3, #0]
 8003e54:	00db      	lsls	r3, r3, #3
 8003e56:	4413      	add	r3, r2
 8003e58:	687a      	ldr	r2, [r7, #4]
 8003e5a:	6812      	ldr	r2, [r2, #0]
 8003e5c:	4413      	add	r3, r2
 8003e5e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8003e62:	881b      	ldrh	r3, [r3, #0]
 8003e64:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	69db      	ldr	r3, [r3, #28]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d019      	beq.n	8003ea8 <PCD_EP_ISR_Handler+0x1d8>
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	695b      	ldr	r3, [r3, #20]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d015      	beq.n	8003ea8 <PCD_EP_ISR_Handler+0x1d8>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6818      	ldr	r0, [r3, #0]
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	6959      	ldr	r1, [r3, #20]
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003e8c:	b29b      	uxth	r3, r3
 8003e8e:	f003 fda6 	bl	80079de <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	695a      	ldr	r2, [r3, #20]
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	69db      	ldr	r3, [r3, #28]
 8003e9a:	441a      	add	r2, r3
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8003ea0:	2100      	movs	r1, #0
 8003ea2:	6878      	ldr	r0, [r7, #4]
 8003ea4:	f008 ff7e 	bl	800cda4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	461c      	mov	r4, r3
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003eb6:	b29b      	uxth	r3, r3
 8003eb8:	441c      	add	r4, r3
 8003eba:	f204 4306 	addw	r3, r4, #1030	; 0x406
 8003ebe:	60bb      	str	r3, [r7, #8]
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	691b      	ldr	r3, [r3, #16]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d110      	bne.n	8003eea <PCD_EP_ISR_Handler+0x21a>
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	881b      	ldrh	r3, [r3, #0]
 8003ecc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003ed0:	b29a      	uxth	r2, r3
 8003ed2:	68bb      	ldr	r3, [r7, #8]
 8003ed4:	801a      	strh	r2, [r3, #0]
 8003ed6:	68bb      	ldr	r3, [r7, #8]
 8003ed8:	881b      	ldrh	r3, [r3, #0]
 8003eda:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003ede:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003ee2:	b29a      	uxth	r2, r3
 8003ee4:	68bb      	ldr	r3, [r7, #8]
 8003ee6:	801a      	strh	r2, [r3, #0]
 8003ee8:	e026      	b.n	8003f38 <PCD_EP_ISR_Handler+0x268>
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	691b      	ldr	r3, [r3, #16]
 8003eee:	2b3d      	cmp	r3, #61	; 0x3d
 8003ef0:	d813      	bhi.n	8003f1a <PCD_EP_ISR_Handler+0x24a>
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	691b      	ldr	r3, [r3, #16]
 8003ef6:	085b      	lsrs	r3, r3, #1
 8003ef8:	61bb      	str	r3, [r7, #24]
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	691b      	ldr	r3, [r3, #16]
 8003efe:	f003 0301 	and.w	r3, r3, #1
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d002      	beq.n	8003f0c <PCD_EP_ISR_Handler+0x23c>
 8003f06:	69bb      	ldr	r3, [r7, #24]
 8003f08:	3301      	adds	r3, #1
 8003f0a:	61bb      	str	r3, [r7, #24]
 8003f0c:	69bb      	ldr	r3, [r7, #24]
 8003f0e:	b29b      	uxth	r3, r3
 8003f10:	029b      	lsls	r3, r3, #10
 8003f12:	b29a      	uxth	r2, r3
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	801a      	strh	r2, [r3, #0]
 8003f18:	e00e      	b.n	8003f38 <PCD_EP_ISR_Handler+0x268>
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	691b      	ldr	r3, [r3, #16]
 8003f1e:	095b      	lsrs	r3, r3, #5
 8003f20:	61bb      	str	r3, [r7, #24]
 8003f22:	69bb      	ldr	r3, [r7, #24]
 8003f24:	b29b      	uxth	r3, r3
 8003f26:	029b      	lsls	r3, r3, #10
 8003f28:	b29b      	uxth	r3, r3
 8003f2a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003f2e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003f32:	b29a      	uxth	r2, r3
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	801a      	strh	r2, [r3, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	881b      	ldrh	r3, [r3, #0]
 8003f3e:	b29b      	uxth	r3, r3
 8003f40:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003f44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f48:	b29c      	uxth	r4, r3
 8003f4a:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8003f4e:	b29c      	uxth	r4, r3
 8003f50:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8003f54:	b29c      	uxth	r4, r3
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681a      	ldr	r2, [r3, #0]
 8003f5a:	4b9f      	ldr	r3, [pc, #636]	; (80041d8 <PCD_EP_ISR_Handler+0x508>)
 8003f5c:	4323      	orrs	r3, r4
 8003f5e:	b29b      	uxth	r3, r3
 8003f60:	8013      	strh	r3, [r2, #0]
 8003f62:	e12a      	b.n	80041ba <PCD_EP_ISR_Handler+0x4ea>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	461a      	mov	r2, r3
 8003f6a:	7d7b      	ldrb	r3, [r7, #21]
 8003f6c:	009b      	lsls	r3, r3, #2
 8003f6e:	4413      	add	r3, r2
 8003f70:	881b      	ldrh	r3, [r3, #0]
 8003f72:	827b      	strh	r3, [r7, #18]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003f74:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	f280 80cb 	bge.w	8004114 <PCD_EP_ISR_Handler+0x444>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	461a      	mov	r2, r3
 8003f84:	7d7b      	ldrb	r3, [r7, #21]
 8003f86:	009b      	lsls	r3, r3, #2
 8003f88:	4413      	add	r3, r2
 8003f8a:	881b      	ldrh	r3, [r3, #0]
 8003f8c:	b29a      	uxth	r2, r3
 8003f8e:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003f92:	4013      	ands	r3, r2
 8003f94:	b29c      	uxth	r4, r3
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	461a      	mov	r2, r3
 8003f9c:	7d7b      	ldrb	r3, [r7, #21]
 8003f9e:	009b      	lsls	r3, r3, #2
 8003fa0:	4413      	add	r3, r2
 8003fa2:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8003fa6:	b292      	uxth	r2, r2
 8003fa8:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8003faa:	7d7b      	ldrb	r3, [r7, #21]
 8003fac:	015b      	lsls	r3, r3, #5
 8003fae:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003fb2:	687a      	ldr	r2, [r7, #4]
 8003fb4:	4413      	add	r3, r2
 8003fb6:	60fb      	str	r3, [r7, #12]

        /* OUT double Buffering*/
        if (ep->doublebuffer == 0U)
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	7b1b      	ldrb	r3, [r3, #12]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d11f      	bne.n	8004000 <PCD_EP_ISR_Handler+0x330>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003fc8:	b29b      	uxth	r3, r3
 8003fca:	461a      	mov	r2, r3
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	781b      	ldrb	r3, [r3, #0]
 8003fd0:	00db      	lsls	r3, r3, #3
 8003fd2:	4413      	add	r3, r2
 8003fd4:	687a      	ldr	r2, [r7, #4]
 8003fd6:	6812      	ldr	r2, [r2, #0]
 8003fd8:	4413      	add	r3, r2
 8003fda:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8003fde:	881b      	ldrh	r3, [r3, #0]
 8003fe0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003fe4:	83fb      	strh	r3, [r7, #30]
          if (count != 0U)
 8003fe6:	8bfb      	ldrh	r3, [r7, #30]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d06e      	beq.n	80040ca <PCD_EP_ISR_Handler+0x3fa>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6818      	ldr	r0, [r3, #0]
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	6959      	ldr	r1, [r3, #20]
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	88da      	ldrh	r2, [r3, #6]
 8003ff8:	8bfb      	ldrh	r3, [r7, #30]
 8003ffa:	f003 fcf0 	bl	80079de <USB_ReadPMA>
 8003ffe:	e064      	b.n	80040ca <PCD_EP_ISR_Handler+0x3fa>
          }
        }
        else
        {
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	461a      	mov	r2, r3
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	781b      	ldrb	r3, [r3, #0]
 800400a:	009b      	lsls	r3, r3, #2
 800400c:	4413      	add	r3, r2
 800400e:	881b      	ldrh	r3, [r3, #0]
 8004010:	b29b      	uxth	r3, r3
 8004012:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004016:	2b00      	cmp	r3, #0
 8004018:	d01f      	beq.n	800405a <PCD_EP_ISR_Handler+0x38a>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004022:	b29b      	uxth	r3, r3
 8004024:	461a      	mov	r2, r3
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	781b      	ldrb	r3, [r3, #0]
 800402a:	00db      	lsls	r3, r3, #3
 800402c:	4413      	add	r3, r2
 800402e:	687a      	ldr	r2, [r7, #4]
 8004030:	6812      	ldr	r2, [r2, #0]
 8004032:	4413      	add	r3, r2
 8004034:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8004038:	881b      	ldrh	r3, [r3, #0]
 800403a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800403e:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 8004040:	8bfb      	ldrh	r3, [r7, #30]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d028      	beq.n	8004098 <PCD_EP_ISR_Handler+0x3c8>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6818      	ldr	r0, [r3, #0]
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	6959      	ldr	r1, [r3, #20]
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	891a      	ldrh	r2, [r3, #8]
 8004052:	8bfb      	ldrh	r3, [r7, #30]
 8004054:	f003 fcc3 	bl	80079de <USB_ReadPMA>
 8004058:	e01e      	b.n	8004098 <PCD_EP_ISR_Handler+0x3c8>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004062:	b29b      	uxth	r3, r3
 8004064:	461a      	mov	r2, r3
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	781b      	ldrb	r3, [r3, #0]
 800406a:	00db      	lsls	r3, r3, #3
 800406c:	4413      	add	r3, r2
 800406e:	687a      	ldr	r2, [r7, #4]
 8004070:	6812      	ldr	r2, [r2, #0]
 8004072:	4413      	add	r3, r2
 8004074:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8004078:	881b      	ldrh	r3, [r3, #0]
 800407a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800407e:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 8004080:	8bfb      	ldrh	r3, [r7, #30]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d008      	beq.n	8004098 <PCD_EP_ISR_Handler+0x3c8>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6818      	ldr	r0, [r3, #0]
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	6959      	ldr	r1, [r3, #20]
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	895a      	ldrh	r2, [r3, #10]
 8004092:	8bfb      	ldrh	r3, [r7, #30]
 8004094:	f003 fca3 	bl	80079de <USB_ReadPMA>
            }
          }
          /* free EP OUT Buffer */
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	461a      	mov	r2, r3
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	781b      	ldrb	r3, [r3, #0]
 80040a2:	009b      	lsls	r3, r3, #2
 80040a4:	4413      	add	r3, r2
 80040a6:	881b      	ldrh	r3, [r3, #0]
 80040a8:	b29b      	uxth	r3, r3
 80040aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80040ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040b2:	b29c      	uxth	r4, r3
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	461a      	mov	r2, r3
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	781b      	ldrb	r3, [r3, #0]
 80040be:	009b      	lsls	r3, r3, #2
 80040c0:	441a      	add	r2, r3
 80040c2:	4b46      	ldr	r3, [pc, #280]	; (80041dc <PCD_EP_ISR_Handler+0x50c>)
 80040c4:	4323      	orrs	r3, r4
 80040c6:	b29b      	uxth	r3, r3
 80040c8:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count += count;
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	69da      	ldr	r2, [r3, #28]
 80040ce:	8bfb      	ldrh	r3, [r7, #30]
 80040d0:	441a      	add	r2, r3
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	695a      	ldr	r2, [r3, #20]
 80040da:	8bfb      	ldrh	r3, [r7, #30]
 80040dc:	441a      	add	r2, r3
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	699b      	ldr	r3, [r3, #24]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d004      	beq.n	80040f4 <PCD_EP_ISR_Handler+0x424>
 80040ea:	8bfa      	ldrh	r2, [r7, #30]
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	691b      	ldr	r3, [r3, #16]
 80040f0:	429a      	cmp	r2, r3
 80040f2:	d206      	bcs.n	8004102 <PCD_EP_ISR_Handler+0x432>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	781b      	ldrb	r3, [r3, #0]
 80040f8:	4619      	mov	r1, r3
 80040fa:	6878      	ldr	r0, [r7, #4]
 80040fc:	f008 fe52 	bl	800cda4 <HAL_PCD_DataOutStageCallback>
 8004100:	e008      	b.n	8004114 <PCD_EP_ISR_Handler+0x444>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	7819      	ldrb	r1, [r3, #0]
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	695a      	ldr	r2, [r3, #20]
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	699b      	ldr	r3, [r3, #24]
 800410e:	6878      	ldr	r0, [r7, #4]
 8004110:	f7ff fcad 	bl	8003a6e <HAL_PCD_EP_Receive>
        }

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8004114:	8a7b      	ldrh	r3, [r7, #18]
 8004116:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800411a:	2b00      	cmp	r3, #0
 800411c:	d04d      	beq.n	80041ba <PCD_EP_ISR_Handler+0x4ea>
      {
        ep = &hpcd->IN_ep[epindex];
 800411e:	7d7b      	ldrb	r3, [r7, #21]
 8004120:	015b      	lsls	r3, r3, #5
 8004122:	3328      	adds	r3, #40	; 0x28
 8004124:	687a      	ldr	r2, [r7, #4]
 8004126:	4413      	add	r3, r2
 8004128:	60fb      	str	r3, [r7, #12]

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	461a      	mov	r2, r3
 8004130:	7d7b      	ldrb	r3, [r7, #21]
 8004132:	009b      	lsls	r3, r3, #2
 8004134:	4413      	add	r3, r2
 8004136:	881b      	ldrh	r3, [r3, #0]
 8004138:	b29b      	uxth	r3, r3
 800413a:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800413e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004142:	b29c      	uxth	r4, r3
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	461a      	mov	r2, r3
 800414a:	7d7b      	ldrb	r3, [r7, #21]
 800414c:	009b      	lsls	r3, r3, #2
 800414e:	441a      	add	r2, r3
 8004150:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 8004154:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004158:	b29b      	uxth	r3, r3
 800415a:	8013      	strh	r3, [r2, #0]

        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004164:	b29b      	uxth	r3, r3
 8004166:	461a      	mov	r2, r3
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	781b      	ldrb	r3, [r3, #0]
 800416c:	00db      	lsls	r3, r3, #3
 800416e:	4413      	add	r3, r2
 8004170:	687a      	ldr	r2, [r7, #4]
 8004172:	6812      	ldr	r2, [r2, #0]
 8004174:	4413      	add	r3, r2
 8004176:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800417a:	881b      	ldrh	r3, [r3, #0]
 800417c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	695a      	ldr	r2, [r3, #20]
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	69db      	ldr	r3, [r3, #28]
 800418c:	441a      	add	r2, r3
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	615a      	str	r2, [r3, #20]

        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	699b      	ldr	r3, [r3, #24]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d106      	bne.n	80041a8 <PCD_EP_ISR_Handler+0x4d8>
        {
          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	781b      	ldrb	r3, [r3, #0]
 800419e:	4619      	mov	r1, r3
 80041a0:	6878      	ldr	r0, [r7, #4]
 80041a2:	f008 fe17 	bl	800cdd4 <HAL_PCD_DataInStageCallback>
 80041a6:	e008      	b.n	80041ba <PCD_EP_ISR_Handler+0x4ea>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	7819      	ldrb	r1, [r3, #0]
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	695a      	ldr	r2, [r3, #20]
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	699b      	ldr	r3, [r3, #24]
 80041b4:	6878      	ldr	r0, [r7, #4]
 80041b6:	f7ff fca9 	bl	8003b0c <HAL_PCD_EP_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80041c2:	b29b      	uxth	r3, r3
 80041c4:	b21b      	sxth	r3, r3
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	f6ff ad87 	blt.w	8003cda <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }
  return HAL_OK;
 80041cc:	2300      	movs	r3, #0
}
 80041ce:	4618      	mov	r0, r3
 80041d0:	3724      	adds	r7, #36	; 0x24
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd90      	pop	{r4, r7, pc}
 80041d6:	bf00      	nop
 80041d8:	ffff8080 	.word	0xffff8080
 80041dc:	ffff80c0 	.word	0xffff80c0

080041e0 <HAL_PCDEx_PMAConfig>:

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd,
                                       uint16_t ep_addr,
                                       uint16_t ep_kind,
                                       uint32_t pmaadress)
{
 80041e0:	b480      	push	{r7}
 80041e2:	b087      	sub	sp, #28
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	60f8      	str	r0, [r7, #12]
 80041e8:	607b      	str	r3, [r7, #4]
 80041ea:	460b      	mov	r3, r1
 80041ec:	817b      	strh	r3, [r7, #10]
 80041ee:	4613      	mov	r3, r2
 80041f0:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80041f2:	897b      	ldrh	r3, [r7, #10]
 80041f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041f8:	b29b      	uxth	r3, r3
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d008      	beq.n	8004210 <HAL_PCDEx_PMAConfig+0x30>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80041fe:	897b      	ldrh	r3, [r7, #10]
 8004200:	f003 0307 	and.w	r3, r3, #7
 8004204:	015b      	lsls	r3, r3, #5
 8004206:	3328      	adds	r3, #40	; 0x28
 8004208:	68fa      	ldr	r2, [r7, #12]
 800420a:	4413      	add	r3, r2
 800420c:	617b      	str	r3, [r7, #20]
 800420e:	e006      	b.n	800421e <HAL_PCDEx_PMAConfig+0x3e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004210:	897b      	ldrh	r3, [r7, #10]
 8004212:	015b      	lsls	r3, r3, #5
 8004214:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004218:	68fa      	ldr	r2, [r7, #12]
 800421a:	4413      	add	r3, r2
 800421c:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800421e:	893b      	ldrh	r3, [r7, #8]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d107      	bne.n	8004234 <HAL_PCDEx_PMAConfig+0x54>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8004224:	697b      	ldr	r3, [r7, #20]
 8004226:	2200      	movs	r2, #0
 8004228:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	b29a      	uxth	r2, r3
 800422e:	697b      	ldr	r3, [r7, #20]
 8004230:	80da      	strh	r2, [r3, #6]
 8004232:	e00b      	b.n	800424c <HAL_PCDEx_PMAConfig+0x6c>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8004234:	697b      	ldr	r3, [r7, #20]
 8004236:	2201      	movs	r2, #1
 8004238:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	b29a      	uxth	r2, r3
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	0c1b      	lsrs	r3, r3, #16
 8004246:	b29a      	uxth	r2, r3
 8004248:	697b      	ldr	r3, [r7, #20]
 800424a:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 800424c:	2300      	movs	r3, #0
}
 800424e:	4618      	mov	r0, r3
 8004250:	371c      	adds	r7, #28
 8004252:	46bd      	mov	sp, r7
 8004254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004258:	4770      	bx	lr

0800425a <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800425a:	b480      	push	{r7}
 800425c:	b085      	sub	sp, #20
 800425e:	af00      	add	r7, sp, #0
 8004260:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2201      	movs	r2, #1
 800426c:	f8c3 2268 	str.w	r2, [r3, #616]	; 0x268
  hpcd->LPM_State = LPM_L0;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2200      	movs	r2, #0
 8004274:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800427e:	b29b      	uxth	r3, r3
 8004280:	f043 0301 	orr.w	r3, r3, #1
 8004284:	b29a      	uxth	r2, r3
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8004292:	b29b      	uxth	r3, r3
 8004294:	f043 0302 	orr.w	r3, r3, #2
 8004298:	b29a      	uxth	r2, r3
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 80042a0:	2300      	movs	r3, #0
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	3714      	adds	r7, #20
 80042a6:	46bd      	mov	sp, r7
 80042a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ac:	4770      	bx	lr
	...

080042b0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80042b0:	b480      	push	{r7}
 80042b2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80042b4:	4b04      	ldr	r3, [pc, #16]	; (80042c8 <HAL_PWREx_GetVoltageRange+0x18>)
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80042bc:	4618      	mov	r0, r3
 80042be:	46bd      	mov	sp, r7
 80042c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c4:	4770      	bx	lr
 80042c6:	bf00      	nop
 80042c8:	40007000 	.word	0x40007000

080042cc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80042cc:	b480      	push	{r7}
 80042ce:	b085      	sub	sp, #20
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80042da:	d130      	bne.n	800433e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80042dc:	4b23      	ldr	r3, [pc, #140]	; (800436c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80042e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80042e8:	d038      	beq.n	800435c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80042ea:	4b20      	ldr	r3, [pc, #128]	; (800436c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80042f2:	4a1e      	ldr	r2, [pc, #120]	; (800436c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80042f4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80042f8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80042fa:	4b1d      	ldr	r3, [pc, #116]	; (8004370 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	2232      	movs	r2, #50	; 0x32
 8004300:	fb02 f303 	mul.w	r3, r2, r3
 8004304:	4a1b      	ldr	r2, [pc, #108]	; (8004374 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004306:	fba2 2303 	umull	r2, r3, r2, r3
 800430a:	0c9b      	lsrs	r3, r3, #18
 800430c:	3301      	adds	r3, #1
 800430e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004310:	e002      	b.n	8004318 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	3b01      	subs	r3, #1
 8004316:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004318:	4b14      	ldr	r3, [pc, #80]	; (800436c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800431a:	695b      	ldr	r3, [r3, #20]
 800431c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004320:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004324:	d102      	bne.n	800432c <HAL_PWREx_ControlVoltageScaling+0x60>
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d1f2      	bne.n	8004312 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800432c:	4b0f      	ldr	r3, [pc, #60]	; (800436c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800432e:	695b      	ldr	r3, [r3, #20]
 8004330:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004334:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004338:	d110      	bne.n	800435c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800433a:	2303      	movs	r3, #3
 800433c:	e00f      	b.n	800435e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800433e:	4b0b      	ldr	r3, [pc, #44]	; (800436c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004346:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800434a:	d007      	beq.n	800435c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800434c:	4b07      	ldr	r3, [pc, #28]	; (800436c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004354:	4a05      	ldr	r2, [pc, #20]	; (800436c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004356:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800435a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800435c:	2300      	movs	r3, #0
}
 800435e:	4618      	mov	r0, r3
 8004360:	3714      	adds	r7, #20
 8004362:	46bd      	mov	sp, r7
 8004364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004368:	4770      	bx	lr
 800436a:	bf00      	nop
 800436c:	40007000 	.word	0x40007000
 8004370:	20000000 	.word	0x20000000
 8004374:	431bde83 	.word	0x431bde83

08004378 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8004378:	b480      	push	{r7}
 800437a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 800437c:	4b05      	ldr	r3, [pc, #20]	; (8004394 <HAL_PWREx_EnableVddUSB+0x1c>)
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	4a04      	ldr	r2, [pc, #16]	; (8004394 <HAL_PWREx_EnableVddUSB+0x1c>)
 8004382:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004386:	6053      	str	r3, [r2, #4]
}
 8004388:	bf00      	nop
 800438a:	46bd      	mov	sp, r7
 800438c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004390:	4770      	bx	lr
 8004392:	bf00      	nop
 8004394:	40007000 	.word	0x40007000

08004398 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b088      	sub	sp, #32
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d101      	bne.n	80043aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	e3db      	b.n	8004b62 <HAL_RCC_OscConfig+0x7ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043aa:	4ba4      	ldr	r3, [pc, #656]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 80043ac:	689b      	ldr	r3, [r3, #8]
 80043ae:	f003 030c 	and.w	r3, r3, #12
 80043b2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80043b4:	4ba1      	ldr	r3, [pc, #644]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 80043b6:	68db      	ldr	r3, [r3, #12]
 80043b8:	f003 0303 	and.w	r3, r3, #3
 80043bc:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f003 0310 	and.w	r3, r3, #16
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	f000 80e1 	beq.w	800458e <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80043cc:	69bb      	ldr	r3, [r7, #24]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d007      	beq.n	80043e2 <HAL_RCC_OscConfig+0x4a>
 80043d2:	69bb      	ldr	r3, [r7, #24]
 80043d4:	2b0c      	cmp	r3, #12
 80043d6:	f040 8088 	bne.w	80044ea <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80043da:	697b      	ldr	r3, [r7, #20]
 80043dc:	2b01      	cmp	r3, #1
 80043de:	f040 8084 	bne.w	80044ea <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80043e2:	4b96      	ldr	r3, [pc, #600]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f003 0302 	and.w	r3, r3, #2
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d005      	beq.n	80043fa <HAL_RCC_OscConfig+0x62>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	699b      	ldr	r3, [r3, #24]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d101      	bne.n	80043fa <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	e3b3      	b.n	8004b62 <HAL_RCC_OscConfig+0x7ca>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6a1a      	ldr	r2, [r3, #32]
 80043fe:	4b8f      	ldr	r3, [pc, #572]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f003 0308 	and.w	r3, r3, #8
 8004406:	2b00      	cmp	r3, #0
 8004408:	d004      	beq.n	8004414 <HAL_RCC_OscConfig+0x7c>
 800440a:	4b8c      	ldr	r3, [pc, #560]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004412:	e005      	b.n	8004420 <HAL_RCC_OscConfig+0x88>
 8004414:	4b89      	ldr	r3, [pc, #548]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 8004416:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800441a:	091b      	lsrs	r3, r3, #4
 800441c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004420:	4293      	cmp	r3, r2
 8004422:	d223      	bcs.n	800446c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6a1b      	ldr	r3, [r3, #32]
 8004428:	4618      	mov	r0, r3
 800442a:	f000 fd63 	bl	8004ef4 <RCC_SetFlashLatencyFromMSIRange>
 800442e:	4603      	mov	r3, r0
 8004430:	2b00      	cmp	r3, #0
 8004432:	d001      	beq.n	8004438 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004434:	2301      	movs	r3, #1
 8004436:	e394      	b.n	8004b62 <HAL_RCC_OscConfig+0x7ca>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004438:	4b80      	ldr	r3, [pc, #512]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4a7f      	ldr	r2, [pc, #508]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 800443e:	f043 0308 	orr.w	r3, r3, #8
 8004442:	6013      	str	r3, [r2, #0]
 8004444:	4b7d      	ldr	r3, [pc, #500]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6a1b      	ldr	r3, [r3, #32]
 8004450:	497a      	ldr	r1, [pc, #488]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 8004452:	4313      	orrs	r3, r2
 8004454:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004456:	4b79      	ldr	r3, [pc, #484]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	69db      	ldr	r3, [r3, #28]
 8004462:	021b      	lsls	r3, r3, #8
 8004464:	4975      	ldr	r1, [pc, #468]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 8004466:	4313      	orrs	r3, r2
 8004468:	604b      	str	r3, [r1, #4]
 800446a:	e022      	b.n	80044b2 <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800446c:	4b73      	ldr	r3, [pc, #460]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4a72      	ldr	r2, [pc, #456]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 8004472:	f043 0308 	orr.w	r3, r3, #8
 8004476:	6013      	str	r3, [r2, #0]
 8004478:	4b70      	ldr	r3, [pc, #448]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6a1b      	ldr	r3, [r3, #32]
 8004484:	496d      	ldr	r1, [pc, #436]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 8004486:	4313      	orrs	r3, r2
 8004488:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800448a:	4b6c      	ldr	r3, [pc, #432]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	69db      	ldr	r3, [r3, #28]
 8004496:	021b      	lsls	r3, r3, #8
 8004498:	4968      	ldr	r1, [pc, #416]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 800449a:	4313      	orrs	r3, r2
 800449c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6a1b      	ldr	r3, [r3, #32]
 80044a2:	4618      	mov	r0, r3
 80044a4:	f000 fd26 	bl	8004ef4 <RCC_SetFlashLatencyFromMSIRange>
 80044a8:	4603      	mov	r3, r0
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d001      	beq.n	80044b2 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 80044ae:	2301      	movs	r3, #1
 80044b0:	e357      	b.n	8004b62 <HAL_RCC_OscConfig+0x7ca>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80044b2:	f000 fc41 	bl	8004d38 <HAL_RCC_GetSysClockFreq>
 80044b6:	4601      	mov	r1, r0
 80044b8:	4b60      	ldr	r3, [pc, #384]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 80044ba:	689b      	ldr	r3, [r3, #8]
 80044bc:	091b      	lsrs	r3, r3, #4
 80044be:	f003 030f 	and.w	r3, r3, #15
 80044c2:	4a5f      	ldr	r2, [pc, #380]	; (8004640 <HAL_RCC_OscConfig+0x2a8>)
 80044c4:	5cd3      	ldrb	r3, [r2, r3]
 80044c6:	f003 031f 	and.w	r3, r3, #31
 80044ca:	fa21 f303 	lsr.w	r3, r1, r3
 80044ce:	4a5d      	ldr	r2, [pc, #372]	; (8004644 <HAL_RCC_OscConfig+0x2ac>)
 80044d0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80044d2:	4b5d      	ldr	r3, [pc, #372]	; (8004648 <HAL_RCC_OscConfig+0x2b0>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	4618      	mov	r0, r3
 80044d8:	f7fc fef2 	bl	80012c0 <HAL_InitTick>
 80044dc:	4603      	mov	r3, r0
 80044de:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80044e0:	7bfb      	ldrb	r3, [r7, #15]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d052      	beq.n	800458c <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 80044e6:	7bfb      	ldrb	r3, [r7, #15]
 80044e8:	e33b      	b.n	8004b62 <HAL_RCC_OscConfig+0x7ca>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	699b      	ldr	r3, [r3, #24]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d032      	beq.n	8004558 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80044f2:	4b52      	ldr	r3, [pc, #328]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4a51      	ldr	r2, [pc, #324]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 80044f8:	f043 0301 	orr.w	r3, r3, #1
 80044fc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80044fe:	f7fe f81b 	bl	8002538 <HAL_GetTick>
 8004502:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004504:	e008      	b.n	8004518 <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004506:	f7fe f817 	bl	8002538 <HAL_GetTick>
 800450a:	4602      	mov	r2, r0
 800450c:	693b      	ldr	r3, [r7, #16]
 800450e:	1ad3      	subs	r3, r2, r3
 8004510:	2b02      	cmp	r3, #2
 8004512:	d901      	bls.n	8004518 <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 8004514:	2303      	movs	r3, #3
 8004516:	e324      	b.n	8004b62 <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004518:	4b48      	ldr	r3, [pc, #288]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f003 0302 	and.w	r3, r3, #2
 8004520:	2b00      	cmp	r3, #0
 8004522:	d0f0      	beq.n	8004506 <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004524:	4b45      	ldr	r3, [pc, #276]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a44      	ldr	r2, [pc, #272]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 800452a:	f043 0308 	orr.w	r3, r3, #8
 800452e:	6013      	str	r3, [r2, #0]
 8004530:	4b42      	ldr	r3, [pc, #264]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6a1b      	ldr	r3, [r3, #32]
 800453c:	493f      	ldr	r1, [pc, #252]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 800453e:	4313      	orrs	r3, r2
 8004540:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004542:	4b3e      	ldr	r3, [pc, #248]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	69db      	ldr	r3, [r3, #28]
 800454e:	021b      	lsls	r3, r3, #8
 8004550:	493a      	ldr	r1, [pc, #232]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 8004552:	4313      	orrs	r3, r2
 8004554:	604b      	str	r3, [r1, #4]
 8004556:	e01a      	b.n	800458e <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004558:	4b38      	ldr	r3, [pc, #224]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4a37      	ldr	r2, [pc, #220]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 800455e:	f023 0301 	bic.w	r3, r3, #1
 8004562:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004564:	f7fd ffe8 	bl	8002538 <HAL_GetTick>
 8004568:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800456a:	e008      	b.n	800457e <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800456c:	f7fd ffe4 	bl	8002538 <HAL_GetTick>
 8004570:	4602      	mov	r2, r0
 8004572:	693b      	ldr	r3, [r7, #16]
 8004574:	1ad3      	subs	r3, r2, r3
 8004576:	2b02      	cmp	r3, #2
 8004578:	d901      	bls.n	800457e <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 800457a:	2303      	movs	r3, #3
 800457c:	e2f1      	b.n	8004b62 <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800457e:	4b2f      	ldr	r3, [pc, #188]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f003 0302 	and.w	r3, r3, #2
 8004586:	2b00      	cmp	r3, #0
 8004588:	d1f0      	bne.n	800456c <HAL_RCC_OscConfig+0x1d4>
 800458a:	e000      	b.n	800458e <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800458c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f003 0301 	and.w	r3, r3, #1
 8004596:	2b00      	cmp	r3, #0
 8004598:	d074      	beq.n	8004684 <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800459a:	69bb      	ldr	r3, [r7, #24]
 800459c:	2b08      	cmp	r3, #8
 800459e:	d005      	beq.n	80045ac <HAL_RCC_OscConfig+0x214>
 80045a0:	69bb      	ldr	r3, [r7, #24]
 80045a2:	2b0c      	cmp	r3, #12
 80045a4:	d10e      	bne.n	80045c4 <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	2b03      	cmp	r3, #3
 80045aa:	d10b      	bne.n	80045c4 <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045ac:	4b23      	ldr	r3, [pc, #140]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d064      	beq.n	8004682 <HAL_RCC_OscConfig+0x2ea>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d160      	bne.n	8004682 <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 80045c0:	2301      	movs	r3, #1
 80045c2:	e2ce      	b.n	8004b62 <HAL_RCC_OscConfig+0x7ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	685b      	ldr	r3, [r3, #4]
 80045c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045cc:	d106      	bne.n	80045dc <HAL_RCC_OscConfig+0x244>
 80045ce:	4b1b      	ldr	r3, [pc, #108]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4a1a      	ldr	r2, [pc, #104]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 80045d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045d8:	6013      	str	r3, [r2, #0]
 80045da:	e01d      	b.n	8004618 <HAL_RCC_OscConfig+0x280>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	685b      	ldr	r3, [r3, #4]
 80045e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80045e4:	d10c      	bne.n	8004600 <HAL_RCC_OscConfig+0x268>
 80045e6:	4b15      	ldr	r3, [pc, #84]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4a14      	ldr	r2, [pc, #80]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 80045ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80045f0:	6013      	str	r3, [r2, #0]
 80045f2:	4b12      	ldr	r3, [pc, #72]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	4a11      	ldr	r2, [pc, #68]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 80045f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045fc:	6013      	str	r3, [r2, #0]
 80045fe:	e00b      	b.n	8004618 <HAL_RCC_OscConfig+0x280>
 8004600:	4b0e      	ldr	r3, [pc, #56]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4a0d      	ldr	r2, [pc, #52]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 8004606:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800460a:	6013      	str	r3, [r2, #0]
 800460c:	4b0b      	ldr	r3, [pc, #44]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4a0a      	ldr	r2, [pc, #40]	; (800463c <HAL_RCC_OscConfig+0x2a4>)
 8004612:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004616:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d01c      	beq.n	800465a <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004620:	f7fd ff8a 	bl	8002538 <HAL_GetTick>
 8004624:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004626:	e011      	b.n	800464c <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004628:	f7fd ff86 	bl	8002538 <HAL_GetTick>
 800462c:	4602      	mov	r2, r0
 800462e:	693b      	ldr	r3, [r7, #16]
 8004630:	1ad3      	subs	r3, r2, r3
 8004632:	2b64      	cmp	r3, #100	; 0x64
 8004634:	d90a      	bls.n	800464c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8004636:	2303      	movs	r3, #3
 8004638:	e293      	b.n	8004b62 <HAL_RCC_OscConfig+0x7ca>
 800463a:	bf00      	nop
 800463c:	40021000 	.word	0x40021000
 8004640:	0800ded8 	.word	0x0800ded8
 8004644:	20000000 	.word	0x20000000
 8004648:	20000004 	.word	0x20000004
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800464c:	4bae      	ldr	r3, [pc, #696]	; (8004908 <HAL_RCC_OscConfig+0x570>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004654:	2b00      	cmp	r3, #0
 8004656:	d0e7      	beq.n	8004628 <HAL_RCC_OscConfig+0x290>
 8004658:	e014      	b.n	8004684 <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800465a:	f7fd ff6d 	bl	8002538 <HAL_GetTick>
 800465e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004660:	e008      	b.n	8004674 <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004662:	f7fd ff69 	bl	8002538 <HAL_GetTick>
 8004666:	4602      	mov	r2, r0
 8004668:	693b      	ldr	r3, [r7, #16]
 800466a:	1ad3      	subs	r3, r2, r3
 800466c:	2b64      	cmp	r3, #100	; 0x64
 800466e:	d901      	bls.n	8004674 <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 8004670:	2303      	movs	r3, #3
 8004672:	e276      	b.n	8004b62 <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004674:	4ba4      	ldr	r3, [pc, #656]	; (8004908 <HAL_RCC_OscConfig+0x570>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800467c:	2b00      	cmp	r3, #0
 800467e:	d1f0      	bne.n	8004662 <HAL_RCC_OscConfig+0x2ca>
 8004680:	e000      	b.n	8004684 <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004682:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f003 0302 	and.w	r3, r3, #2
 800468c:	2b00      	cmp	r3, #0
 800468e:	d060      	beq.n	8004752 <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004690:	69bb      	ldr	r3, [r7, #24]
 8004692:	2b04      	cmp	r3, #4
 8004694:	d005      	beq.n	80046a2 <HAL_RCC_OscConfig+0x30a>
 8004696:	69bb      	ldr	r3, [r7, #24]
 8004698:	2b0c      	cmp	r3, #12
 800469a:	d119      	bne.n	80046d0 <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800469c:	697b      	ldr	r3, [r7, #20]
 800469e:	2b02      	cmp	r3, #2
 80046a0:	d116      	bne.n	80046d0 <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80046a2:	4b99      	ldr	r3, [pc, #612]	; (8004908 <HAL_RCC_OscConfig+0x570>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d005      	beq.n	80046ba <HAL_RCC_OscConfig+0x322>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	68db      	ldr	r3, [r3, #12]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d101      	bne.n	80046ba <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 80046b6:	2301      	movs	r3, #1
 80046b8:	e253      	b.n	8004b62 <HAL_RCC_OscConfig+0x7ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046ba:	4b93      	ldr	r3, [pc, #588]	; (8004908 <HAL_RCC_OscConfig+0x570>)
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	691b      	ldr	r3, [r3, #16]
 80046c6:	061b      	lsls	r3, r3, #24
 80046c8:	498f      	ldr	r1, [pc, #572]	; (8004908 <HAL_RCC_OscConfig+0x570>)
 80046ca:	4313      	orrs	r3, r2
 80046cc:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80046ce:	e040      	b.n	8004752 <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	68db      	ldr	r3, [r3, #12]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d023      	beq.n	8004720 <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80046d8:	4b8b      	ldr	r3, [pc, #556]	; (8004908 <HAL_RCC_OscConfig+0x570>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4a8a      	ldr	r2, [pc, #552]	; (8004908 <HAL_RCC_OscConfig+0x570>)
 80046de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046e4:	f7fd ff28 	bl	8002538 <HAL_GetTick>
 80046e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80046ea:	e008      	b.n	80046fe <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80046ec:	f7fd ff24 	bl	8002538 <HAL_GetTick>
 80046f0:	4602      	mov	r2, r0
 80046f2:	693b      	ldr	r3, [r7, #16]
 80046f4:	1ad3      	subs	r3, r2, r3
 80046f6:	2b02      	cmp	r3, #2
 80046f8:	d901      	bls.n	80046fe <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 80046fa:	2303      	movs	r3, #3
 80046fc:	e231      	b.n	8004b62 <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80046fe:	4b82      	ldr	r3, [pc, #520]	; (8004908 <HAL_RCC_OscConfig+0x570>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004706:	2b00      	cmp	r3, #0
 8004708:	d0f0      	beq.n	80046ec <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800470a:	4b7f      	ldr	r3, [pc, #508]	; (8004908 <HAL_RCC_OscConfig+0x570>)
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	691b      	ldr	r3, [r3, #16]
 8004716:	061b      	lsls	r3, r3, #24
 8004718:	497b      	ldr	r1, [pc, #492]	; (8004908 <HAL_RCC_OscConfig+0x570>)
 800471a:	4313      	orrs	r3, r2
 800471c:	604b      	str	r3, [r1, #4]
 800471e:	e018      	b.n	8004752 <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004720:	4b79      	ldr	r3, [pc, #484]	; (8004908 <HAL_RCC_OscConfig+0x570>)
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4a78      	ldr	r2, [pc, #480]	; (8004908 <HAL_RCC_OscConfig+0x570>)
 8004726:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800472a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800472c:	f7fd ff04 	bl	8002538 <HAL_GetTick>
 8004730:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004732:	e008      	b.n	8004746 <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004734:	f7fd ff00 	bl	8002538 <HAL_GetTick>
 8004738:	4602      	mov	r2, r0
 800473a:	693b      	ldr	r3, [r7, #16]
 800473c:	1ad3      	subs	r3, r2, r3
 800473e:	2b02      	cmp	r3, #2
 8004740:	d901      	bls.n	8004746 <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 8004742:	2303      	movs	r3, #3
 8004744:	e20d      	b.n	8004b62 <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004746:	4b70      	ldr	r3, [pc, #448]	; (8004908 <HAL_RCC_OscConfig+0x570>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800474e:	2b00      	cmp	r3, #0
 8004750:	d1f0      	bne.n	8004734 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f003 0308 	and.w	r3, r3, #8
 800475a:	2b00      	cmp	r3, #0
 800475c:	d03c      	beq.n	80047d8 <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	695b      	ldr	r3, [r3, #20]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d01c      	beq.n	80047a0 <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004766:	4b68      	ldr	r3, [pc, #416]	; (8004908 <HAL_RCC_OscConfig+0x570>)
 8004768:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800476c:	4a66      	ldr	r2, [pc, #408]	; (8004908 <HAL_RCC_OscConfig+0x570>)
 800476e:	f043 0301 	orr.w	r3, r3, #1
 8004772:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004776:	f7fd fedf 	bl	8002538 <HAL_GetTick>
 800477a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800477c:	e008      	b.n	8004790 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800477e:	f7fd fedb 	bl	8002538 <HAL_GetTick>
 8004782:	4602      	mov	r2, r0
 8004784:	693b      	ldr	r3, [r7, #16]
 8004786:	1ad3      	subs	r3, r2, r3
 8004788:	2b02      	cmp	r3, #2
 800478a:	d901      	bls.n	8004790 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 800478c:	2303      	movs	r3, #3
 800478e:	e1e8      	b.n	8004b62 <HAL_RCC_OscConfig+0x7ca>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004790:	4b5d      	ldr	r3, [pc, #372]	; (8004908 <HAL_RCC_OscConfig+0x570>)
 8004792:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004796:	f003 0302 	and.w	r3, r3, #2
 800479a:	2b00      	cmp	r3, #0
 800479c:	d0ef      	beq.n	800477e <HAL_RCC_OscConfig+0x3e6>
 800479e:	e01b      	b.n	80047d8 <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047a0:	4b59      	ldr	r3, [pc, #356]	; (8004908 <HAL_RCC_OscConfig+0x570>)
 80047a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80047a6:	4a58      	ldr	r2, [pc, #352]	; (8004908 <HAL_RCC_OscConfig+0x570>)
 80047a8:	f023 0301 	bic.w	r3, r3, #1
 80047ac:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047b0:	f7fd fec2 	bl	8002538 <HAL_GetTick>
 80047b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80047b6:	e008      	b.n	80047ca <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047b8:	f7fd febe 	bl	8002538 <HAL_GetTick>
 80047bc:	4602      	mov	r2, r0
 80047be:	693b      	ldr	r3, [r7, #16]
 80047c0:	1ad3      	subs	r3, r2, r3
 80047c2:	2b02      	cmp	r3, #2
 80047c4:	d901      	bls.n	80047ca <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 80047c6:	2303      	movs	r3, #3
 80047c8:	e1cb      	b.n	8004b62 <HAL_RCC_OscConfig+0x7ca>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80047ca:	4b4f      	ldr	r3, [pc, #316]	; (8004908 <HAL_RCC_OscConfig+0x570>)
 80047cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80047d0:	f003 0302 	and.w	r3, r3, #2
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d1ef      	bne.n	80047b8 <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f003 0304 	and.w	r3, r3, #4
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	f000 80a5 	beq.w	8004930 <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 80047e6:	2300      	movs	r3, #0
 80047e8:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80047ea:	4b47      	ldr	r3, [pc, #284]	; (8004908 <HAL_RCC_OscConfig+0x570>)
 80047ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d10d      	bne.n	8004812 <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047f6:	4b44      	ldr	r3, [pc, #272]	; (8004908 <HAL_RCC_OscConfig+0x570>)
 80047f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047fa:	4a43      	ldr	r2, [pc, #268]	; (8004908 <HAL_RCC_OscConfig+0x570>)
 80047fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004800:	6593      	str	r3, [r2, #88]	; 0x58
 8004802:	4b41      	ldr	r3, [pc, #260]	; (8004908 <HAL_RCC_OscConfig+0x570>)
 8004804:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004806:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800480a:	60bb      	str	r3, [r7, #8]
 800480c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800480e:	2301      	movs	r3, #1
 8004810:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004812:	4b3e      	ldr	r3, [pc, #248]	; (800490c <HAL_RCC_OscConfig+0x574>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800481a:	2b00      	cmp	r3, #0
 800481c:	d118      	bne.n	8004850 <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800481e:	4b3b      	ldr	r3, [pc, #236]	; (800490c <HAL_RCC_OscConfig+0x574>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	4a3a      	ldr	r2, [pc, #232]	; (800490c <HAL_RCC_OscConfig+0x574>)
 8004824:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004828:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800482a:	f7fd fe85 	bl	8002538 <HAL_GetTick>
 800482e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004830:	e008      	b.n	8004844 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004832:	f7fd fe81 	bl	8002538 <HAL_GetTick>
 8004836:	4602      	mov	r2, r0
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	1ad3      	subs	r3, r2, r3
 800483c:	2b02      	cmp	r3, #2
 800483e:	d901      	bls.n	8004844 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8004840:	2303      	movs	r3, #3
 8004842:	e18e      	b.n	8004b62 <HAL_RCC_OscConfig+0x7ca>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004844:	4b31      	ldr	r3, [pc, #196]	; (800490c <HAL_RCC_OscConfig+0x574>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800484c:	2b00      	cmp	r3, #0
 800484e:	d0f0      	beq.n	8004832 <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	689b      	ldr	r3, [r3, #8]
 8004854:	2b01      	cmp	r3, #1
 8004856:	d108      	bne.n	800486a <HAL_RCC_OscConfig+0x4d2>
 8004858:	4b2b      	ldr	r3, [pc, #172]	; (8004908 <HAL_RCC_OscConfig+0x570>)
 800485a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800485e:	4a2a      	ldr	r2, [pc, #168]	; (8004908 <HAL_RCC_OscConfig+0x570>)
 8004860:	f043 0301 	orr.w	r3, r3, #1
 8004864:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004868:	e024      	b.n	80048b4 <HAL_RCC_OscConfig+0x51c>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	689b      	ldr	r3, [r3, #8]
 800486e:	2b05      	cmp	r3, #5
 8004870:	d110      	bne.n	8004894 <HAL_RCC_OscConfig+0x4fc>
 8004872:	4b25      	ldr	r3, [pc, #148]	; (8004908 <HAL_RCC_OscConfig+0x570>)
 8004874:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004878:	4a23      	ldr	r2, [pc, #140]	; (8004908 <HAL_RCC_OscConfig+0x570>)
 800487a:	f043 0304 	orr.w	r3, r3, #4
 800487e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004882:	4b21      	ldr	r3, [pc, #132]	; (8004908 <HAL_RCC_OscConfig+0x570>)
 8004884:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004888:	4a1f      	ldr	r2, [pc, #124]	; (8004908 <HAL_RCC_OscConfig+0x570>)
 800488a:	f043 0301 	orr.w	r3, r3, #1
 800488e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004892:	e00f      	b.n	80048b4 <HAL_RCC_OscConfig+0x51c>
 8004894:	4b1c      	ldr	r3, [pc, #112]	; (8004908 <HAL_RCC_OscConfig+0x570>)
 8004896:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800489a:	4a1b      	ldr	r2, [pc, #108]	; (8004908 <HAL_RCC_OscConfig+0x570>)
 800489c:	f023 0301 	bic.w	r3, r3, #1
 80048a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80048a4:	4b18      	ldr	r3, [pc, #96]	; (8004908 <HAL_RCC_OscConfig+0x570>)
 80048a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048aa:	4a17      	ldr	r2, [pc, #92]	; (8004908 <HAL_RCC_OscConfig+0x570>)
 80048ac:	f023 0304 	bic.w	r3, r3, #4
 80048b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d016      	beq.n	80048ea <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048bc:	f7fd fe3c 	bl	8002538 <HAL_GetTick>
 80048c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80048c2:	e00a      	b.n	80048da <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048c4:	f7fd fe38 	bl	8002538 <HAL_GetTick>
 80048c8:	4602      	mov	r2, r0
 80048ca:	693b      	ldr	r3, [r7, #16]
 80048cc:	1ad3      	subs	r3, r2, r3
 80048ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d901      	bls.n	80048da <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 80048d6:	2303      	movs	r3, #3
 80048d8:	e143      	b.n	8004b62 <HAL_RCC_OscConfig+0x7ca>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80048da:	4b0b      	ldr	r3, [pc, #44]	; (8004908 <HAL_RCC_OscConfig+0x570>)
 80048dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048e0:	f003 0302 	and.w	r3, r3, #2
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d0ed      	beq.n	80048c4 <HAL_RCC_OscConfig+0x52c>
 80048e8:	e019      	b.n	800491e <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048ea:	f7fd fe25 	bl	8002538 <HAL_GetTick>
 80048ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80048f0:	e00e      	b.n	8004910 <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048f2:	f7fd fe21 	bl	8002538 <HAL_GetTick>
 80048f6:	4602      	mov	r2, r0
 80048f8:	693b      	ldr	r3, [r7, #16]
 80048fa:	1ad3      	subs	r3, r2, r3
 80048fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8004900:	4293      	cmp	r3, r2
 8004902:	d905      	bls.n	8004910 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8004904:	2303      	movs	r3, #3
 8004906:	e12c      	b.n	8004b62 <HAL_RCC_OscConfig+0x7ca>
 8004908:	40021000 	.word	0x40021000
 800490c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004910:	4b96      	ldr	r3, [pc, #600]	; (8004b6c <HAL_RCC_OscConfig+0x7d4>)
 8004912:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004916:	f003 0302 	and.w	r3, r3, #2
 800491a:	2b00      	cmp	r3, #0
 800491c:	d1e9      	bne.n	80048f2 <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800491e:	7ffb      	ldrb	r3, [r7, #31]
 8004920:	2b01      	cmp	r3, #1
 8004922:	d105      	bne.n	8004930 <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004924:	4b91      	ldr	r3, [pc, #580]	; (8004b6c <HAL_RCC_OscConfig+0x7d4>)
 8004926:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004928:	4a90      	ldr	r2, [pc, #576]	; (8004b6c <HAL_RCC_OscConfig+0x7d4>)
 800492a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800492e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f003 0320 	and.w	r3, r3, #32
 8004938:	2b00      	cmp	r3, #0
 800493a:	d03c      	beq.n	80049b6 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004940:	2b00      	cmp	r3, #0
 8004942:	d01c      	beq.n	800497e <HAL_RCC_OscConfig+0x5e6>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004944:	4b89      	ldr	r3, [pc, #548]	; (8004b6c <HAL_RCC_OscConfig+0x7d4>)
 8004946:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800494a:	4a88      	ldr	r2, [pc, #544]	; (8004b6c <HAL_RCC_OscConfig+0x7d4>)
 800494c:	f043 0301 	orr.w	r3, r3, #1
 8004950:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004954:	f7fd fdf0 	bl	8002538 <HAL_GetTick>
 8004958:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800495a:	e008      	b.n	800496e <HAL_RCC_OscConfig+0x5d6>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800495c:	f7fd fdec 	bl	8002538 <HAL_GetTick>
 8004960:	4602      	mov	r2, r0
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	1ad3      	subs	r3, r2, r3
 8004966:	2b02      	cmp	r3, #2
 8004968:	d901      	bls.n	800496e <HAL_RCC_OscConfig+0x5d6>
        {
          return HAL_TIMEOUT;
 800496a:	2303      	movs	r3, #3
 800496c:	e0f9      	b.n	8004b62 <HAL_RCC_OscConfig+0x7ca>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800496e:	4b7f      	ldr	r3, [pc, #508]	; (8004b6c <HAL_RCC_OscConfig+0x7d4>)
 8004970:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004974:	f003 0302 	and.w	r3, r3, #2
 8004978:	2b00      	cmp	r3, #0
 800497a:	d0ef      	beq.n	800495c <HAL_RCC_OscConfig+0x5c4>
 800497c:	e01b      	b.n	80049b6 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800497e:	4b7b      	ldr	r3, [pc, #492]	; (8004b6c <HAL_RCC_OscConfig+0x7d4>)
 8004980:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004984:	4a79      	ldr	r2, [pc, #484]	; (8004b6c <HAL_RCC_OscConfig+0x7d4>)
 8004986:	f023 0301 	bic.w	r3, r3, #1
 800498a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800498e:	f7fd fdd3 	bl	8002538 <HAL_GetTick>
 8004992:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004994:	e008      	b.n	80049a8 <HAL_RCC_OscConfig+0x610>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004996:	f7fd fdcf 	bl	8002538 <HAL_GetTick>
 800499a:	4602      	mov	r2, r0
 800499c:	693b      	ldr	r3, [r7, #16]
 800499e:	1ad3      	subs	r3, r2, r3
 80049a0:	2b02      	cmp	r3, #2
 80049a2:	d901      	bls.n	80049a8 <HAL_RCC_OscConfig+0x610>
        {
          return HAL_TIMEOUT;
 80049a4:	2303      	movs	r3, #3
 80049a6:	e0dc      	b.n	8004b62 <HAL_RCC_OscConfig+0x7ca>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80049a8:	4b70      	ldr	r3, [pc, #448]	; (8004b6c <HAL_RCC_OscConfig+0x7d4>)
 80049aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80049ae:	f003 0302 	and.w	r3, r3, #2
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d1ef      	bne.n	8004996 <HAL_RCC_OscConfig+0x5fe>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	f000 80d0 	beq.w	8004b60 <HAL_RCC_OscConfig+0x7c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 80049c0:	69bb      	ldr	r3, [r7, #24]
 80049c2:	2b0c      	cmp	r3, #12
 80049c4:	f000 808d 	beq.w	8004ae2 <HAL_RCC_OscConfig+0x74a>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049cc:	2b02      	cmp	r3, #2
 80049ce:	d15a      	bne.n	8004a86 <HAL_RCC_OscConfig+0x6ee>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049d0:	4b66      	ldr	r3, [pc, #408]	; (8004b6c <HAL_RCC_OscConfig+0x7d4>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4a65      	ldr	r2, [pc, #404]	; (8004b6c <HAL_RCC_OscConfig+0x7d4>)
 80049d6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80049da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049dc:	f7fd fdac 	bl	8002538 <HAL_GetTick>
 80049e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80049e2:	e008      	b.n	80049f6 <HAL_RCC_OscConfig+0x65e>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049e4:	f7fd fda8 	bl	8002538 <HAL_GetTick>
 80049e8:	4602      	mov	r2, r0
 80049ea:	693b      	ldr	r3, [r7, #16]
 80049ec:	1ad3      	subs	r3, r2, r3
 80049ee:	2b02      	cmp	r3, #2
 80049f0:	d901      	bls.n	80049f6 <HAL_RCC_OscConfig+0x65e>
          {
            return HAL_TIMEOUT;
 80049f2:	2303      	movs	r3, #3
 80049f4:	e0b5      	b.n	8004b62 <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80049f6:	4b5d      	ldr	r3, [pc, #372]	; (8004b6c <HAL_RCC_OscConfig+0x7d4>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d1f0      	bne.n	80049e4 <HAL_RCC_OscConfig+0x64c>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004a02:	4b5a      	ldr	r3, [pc, #360]	; (8004b6c <HAL_RCC_OscConfig+0x7d4>)
 8004a04:	68da      	ldr	r2, [r3, #12]
 8004a06:	4b5a      	ldr	r3, [pc, #360]	; (8004b70 <HAL_RCC_OscConfig+0x7d8>)
 8004a08:	4013      	ands	r3, r2
 8004a0a:	687a      	ldr	r2, [r7, #4]
 8004a0c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004a0e:	687a      	ldr	r2, [r7, #4]
 8004a10:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004a12:	3a01      	subs	r2, #1
 8004a14:	0112      	lsls	r2, r2, #4
 8004a16:	4311      	orrs	r1, r2
 8004a18:	687a      	ldr	r2, [r7, #4]
 8004a1a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004a1c:	0212      	lsls	r2, r2, #8
 8004a1e:	4311      	orrs	r1, r2
 8004a20:	687a      	ldr	r2, [r7, #4]
 8004a22:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004a24:	0852      	lsrs	r2, r2, #1
 8004a26:	3a01      	subs	r2, #1
 8004a28:	0552      	lsls	r2, r2, #21
 8004a2a:	4311      	orrs	r1, r2
 8004a2c:	687a      	ldr	r2, [r7, #4]
 8004a2e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004a30:	0852      	lsrs	r2, r2, #1
 8004a32:	3a01      	subs	r2, #1
 8004a34:	0652      	lsls	r2, r2, #25
 8004a36:	4311      	orrs	r1, r2
 8004a38:	687a      	ldr	r2, [r7, #4]
 8004a3a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004a3c:	06d2      	lsls	r2, r2, #27
 8004a3e:	430a      	orrs	r2, r1
 8004a40:	494a      	ldr	r1, [pc, #296]	; (8004b6c <HAL_RCC_OscConfig+0x7d4>)
 8004a42:	4313      	orrs	r3, r2
 8004a44:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004a46:	4b49      	ldr	r3, [pc, #292]	; (8004b6c <HAL_RCC_OscConfig+0x7d4>)
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	4a48      	ldr	r2, [pc, #288]	; (8004b6c <HAL_RCC_OscConfig+0x7d4>)
 8004a4c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004a50:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004a52:	4b46      	ldr	r3, [pc, #280]	; (8004b6c <HAL_RCC_OscConfig+0x7d4>)
 8004a54:	68db      	ldr	r3, [r3, #12]
 8004a56:	4a45      	ldr	r2, [pc, #276]	; (8004b6c <HAL_RCC_OscConfig+0x7d4>)
 8004a58:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004a5c:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a5e:	f7fd fd6b 	bl	8002538 <HAL_GetTick>
 8004a62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a64:	e008      	b.n	8004a78 <HAL_RCC_OscConfig+0x6e0>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a66:	f7fd fd67 	bl	8002538 <HAL_GetTick>
 8004a6a:	4602      	mov	r2, r0
 8004a6c:	693b      	ldr	r3, [r7, #16]
 8004a6e:	1ad3      	subs	r3, r2, r3
 8004a70:	2b02      	cmp	r3, #2
 8004a72:	d901      	bls.n	8004a78 <HAL_RCC_OscConfig+0x6e0>
          {
            return HAL_TIMEOUT;
 8004a74:	2303      	movs	r3, #3
 8004a76:	e074      	b.n	8004b62 <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a78:	4b3c      	ldr	r3, [pc, #240]	; (8004b6c <HAL_RCC_OscConfig+0x7d4>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d0f0      	beq.n	8004a66 <HAL_RCC_OscConfig+0x6ce>
 8004a84:	e06c      	b.n	8004b60 <HAL_RCC_OscConfig+0x7c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a86:	4b39      	ldr	r3, [pc, #228]	; (8004b6c <HAL_RCC_OscConfig+0x7d4>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4a38      	ldr	r2, [pc, #224]	; (8004b6c <HAL_RCC_OscConfig+0x7d4>)
 8004a8c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004a90:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004a92:	4b36      	ldr	r3, [pc, #216]	; (8004b6c <HAL_RCC_OscConfig+0x7d4>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d105      	bne.n	8004aaa <HAL_RCC_OscConfig+0x712>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004a9e:	4b33      	ldr	r3, [pc, #204]	; (8004b6c <HAL_RCC_OscConfig+0x7d4>)
 8004aa0:	68db      	ldr	r3, [r3, #12]
 8004aa2:	4a32      	ldr	r2, [pc, #200]	; (8004b6c <HAL_RCC_OscConfig+0x7d4>)
 8004aa4:	f023 0303 	bic.w	r3, r3, #3
 8004aa8:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8004aaa:	4b30      	ldr	r3, [pc, #192]	; (8004b6c <HAL_RCC_OscConfig+0x7d4>)
 8004aac:	68db      	ldr	r3, [r3, #12]
 8004aae:	4a2f      	ldr	r2, [pc, #188]	; (8004b6c <HAL_RCC_OscConfig+0x7d4>)
 8004ab0:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004ab4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ab8:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004aba:	f7fd fd3d 	bl	8002538 <HAL_GetTick>
 8004abe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ac0:	e008      	b.n	8004ad4 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ac2:	f7fd fd39 	bl	8002538 <HAL_GetTick>
 8004ac6:	4602      	mov	r2, r0
 8004ac8:	693b      	ldr	r3, [r7, #16]
 8004aca:	1ad3      	subs	r3, r2, r3
 8004acc:	2b02      	cmp	r3, #2
 8004ace:	d901      	bls.n	8004ad4 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8004ad0:	2303      	movs	r3, #3
 8004ad2:	e046      	b.n	8004b62 <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ad4:	4b25      	ldr	r3, [pc, #148]	; (8004b6c <HAL_RCC_OscConfig+0x7d4>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d1f0      	bne.n	8004ac2 <HAL_RCC_OscConfig+0x72a>
 8004ae0:	e03e      	b.n	8004b60 <HAL_RCC_OscConfig+0x7c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ae6:	2b01      	cmp	r3, #1
 8004ae8:	d101      	bne.n	8004aee <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8004aea:	2301      	movs	r3, #1
 8004aec:	e039      	b.n	8004b62 <HAL_RCC_OscConfig+0x7ca>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8004aee:	4b1f      	ldr	r3, [pc, #124]	; (8004b6c <HAL_RCC_OscConfig+0x7d4>)
 8004af0:	68db      	ldr	r3, [r3, #12]
 8004af2:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004af4:	697b      	ldr	r3, [r7, #20]
 8004af6:	f003 0203 	and.w	r2, r3, #3
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004afe:	429a      	cmp	r2, r3
 8004b00:	d12c      	bne.n	8004b5c <HAL_RCC_OscConfig+0x7c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004b02:	697b      	ldr	r3, [r7, #20]
 8004b04:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b0c:	3b01      	subs	r3, #1
 8004b0e:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b10:	429a      	cmp	r2, r3
 8004b12:	d123      	bne.n	8004b5c <HAL_RCC_OscConfig+0x7c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004b14:	697b      	ldr	r3, [r7, #20]
 8004b16:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b1e:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004b20:	429a      	cmp	r2, r3
 8004b22:	d11b      	bne.n	8004b5c <HAL_RCC_OscConfig+0x7c4>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004b24:	697b      	ldr	r3, [r7, #20]
 8004b26:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b2e:	06db      	lsls	r3, r3, #27
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004b30:	429a      	cmp	r2, r3
 8004b32:	d113      	bne.n	8004b5c <HAL_RCC_OscConfig+0x7c4>
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004b34:	697b      	ldr	r3, [r7, #20]
 8004b36:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b3e:	085b      	lsrs	r3, r3, #1
 8004b40:	3b01      	subs	r3, #1
 8004b42:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004b44:	429a      	cmp	r2, r3
 8004b46:	d109      	bne.n	8004b5c <HAL_RCC_OscConfig+0x7c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b52:	085b      	lsrs	r3, r3, #1
 8004b54:	3b01      	subs	r3, #1
 8004b56:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004b58:	429a      	cmp	r2, r3
 8004b5a:	d001      	beq.n	8004b60 <HAL_RCC_OscConfig+0x7c8>
        {
          return HAL_ERROR;
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	e000      	b.n	8004b62 <HAL_RCC_OscConfig+0x7ca>
        }
      }
    }
  }
  return HAL_OK;
 8004b60:	2300      	movs	r3, #0
}
 8004b62:	4618      	mov	r0, r3
 8004b64:	3720      	adds	r7, #32
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bd80      	pop	{r7, pc}
 8004b6a:	bf00      	nop
 8004b6c:	40021000 	.word	0x40021000
 8004b70:	019d808c 	.word	0x019d808c

08004b74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b084      	sub	sp, #16
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
 8004b7c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d101      	bne.n	8004b88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b84:	2301      	movs	r3, #1
 8004b86:	e0c8      	b.n	8004d1a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004b88:	4b66      	ldr	r3, [pc, #408]	; (8004d24 <HAL_RCC_ClockConfig+0x1b0>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f003 0307 	and.w	r3, r3, #7
 8004b90:	683a      	ldr	r2, [r7, #0]
 8004b92:	429a      	cmp	r2, r3
 8004b94:	d910      	bls.n	8004bb8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b96:	4b63      	ldr	r3, [pc, #396]	; (8004d24 <HAL_RCC_ClockConfig+0x1b0>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f023 0207 	bic.w	r2, r3, #7
 8004b9e:	4961      	ldr	r1, [pc, #388]	; (8004d24 <HAL_RCC_ClockConfig+0x1b0>)
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	4313      	orrs	r3, r2
 8004ba4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ba6:	4b5f      	ldr	r3, [pc, #380]	; (8004d24 <HAL_RCC_ClockConfig+0x1b0>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f003 0307 	and.w	r3, r3, #7
 8004bae:	683a      	ldr	r2, [r7, #0]
 8004bb0:	429a      	cmp	r2, r3
 8004bb2:	d001      	beq.n	8004bb8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	e0b0      	b.n	8004d1a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f003 0301 	and.w	r3, r3, #1
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d04c      	beq.n	8004c5e <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	2b03      	cmp	r3, #3
 8004bca:	d107      	bne.n	8004bdc <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bcc:	4b56      	ldr	r3, [pc, #344]	; (8004d28 <HAL_RCC_ClockConfig+0x1b4>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d121      	bne.n	8004c1c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8004bd8:	2301      	movs	r3, #1
 8004bda:	e09e      	b.n	8004d1a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	2b02      	cmp	r3, #2
 8004be2:	d107      	bne.n	8004bf4 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004be4:	4b50      	ldr	r3, [pc, #320]	; (8004d28 <HAL_RCC_ClockConfig+0x1b4>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d115      	bne.n	8004c1c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	e092      	b.n	8004d1a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d107      	bne.n	8004c0c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004bfc:	4b4a      	ldr	r3, [pc, #296]	; (8004d28 <HAL_RCC_ClockConfig+0x1b4>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f003 0302 	and.w	r3, r3, #2
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d109      	bne.n	8004c1c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004c08:	2301      	movs	r3, #1
 8004c0a:	e086      	b.n	8004d1a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c0c:	4b46      	ldr	r3, [pc, #280]	; (8004d28 <HAL_RCC_ClockConfig+0x1b4>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d101      	bne.n	8004c1c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	e07e      	b.n	8004d1a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004c1c:	4b42      	ldr	r3, [pc, #264]	; (8004d28 <HAL_RCC_ClockConfig+0x1b4>)
 8004c1e:	689b      	ldr	r3, [r3, #8]
 8004c20:	f023 0203 	bic.w	r2, r3, #3
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	493f      	ldr	r1, [pc, #252]	; (8004d28 <HAL_RCC_ClockConfig+0x1b4>)
 8004c2a:	4313      	orrs	r3, r2
 8004c2c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c2e:	f7fd fc83 	bl	8002538 <HAL_GetTick>
 8004c32:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c34:	e00a      	b.n	8004c4c <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c36:	f7fd fc7f 	bl	8002538 <HAL_GetTick>
 8004c3a:	4602      	mov	r2, r0
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	1ad3      	subs	r3, r2, r3
 8004c40:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d901      	bls.n	8004c4c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8004c48:	2303      	movs	r3, #3
 8004c4a:	e066      	b.n	8004d1a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c4c:	4b36      	ldr	r3, [pc, #216]	; (8004d28 <HAL_RCC_ClockConfig+0x1b4>)
 8004c4e:	689b      	ldr	r3, [r3, #8]
 8004c50:	f003 020c 	and.w	r2, r3, #12
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	009b      	lsls	r3, r3, #2
 8004c5a:	429a      	cmp	r2, r3
 8004c5c:	d1eb      	bne.n	8004c36 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f003 0302 	and.w	r3, r3, #2
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d008      	beq.n	8004c7c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c6a:	4b2f      	ldr	r3, [pc, #188]	; (8004d28 <HAL_RCC_ClockConfig+0x1b4>)
 8004c6c:	689b      	ldr	r3, [r3, #8]
 8004c6e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	689b      	ldr	r3, [r3, #8]
 8004c76:	492c      	ldr	r1, [pc, #176]	; (8004d28 <HAL_RCC_ClockConfig+0x1b4>)
 8004c78:	4313      	orrs	r3, r2
 8004c7a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004c7c:	4b29      	ldr	r3, [pc, #164]	; (8004d24 <HAL_RCC_ClockConfig+0x1b0>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f003 0307 	and.w	r3, r3, #7
 8004c84:	683a      	ldr	r2, [r7, #0]
 8004c86:	429a      	cmp	r2, r3
 8004c88:	d210      	bcs.n	8004cac <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c8a:	4b26      	ldr	r3, [pc, #152]	; (8004d24 <HAL_RCC_ClockConfig+0x1b0>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f023 0207 	bic.w	r2, r3, #7
 8004c92:	4924      	ldr	r1, [pc, #144]	; (8004d24 <HAL_RCC_ClockConfig+0x1b0>)
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	4313      	orrs	r3, r2
 8004c98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c9a:	4b22      	ldr	r3, [pc, #136]	; (8004d24 <HAL_RCC_ClockConfig+0x1b0>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f003 0307 	and.w	r3, r3, #7
 8004ca2:	683a      	ldr	r2, [r7, #0]
 8004ca4:	429a      	cmp	r2, r3
 8004ca6:	d001      	beq.n	8004cac <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	e036      	b.n	8004d1a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f003 0304 	and.w	r3, r3, #4
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d008      	beq.n	8004cca <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004cb8:	4b1b      	ldr	r3, [pc, #108]	; (8004d28 <HAL_RCC_ClockConfig+0x1b4>)
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	68db      	ldr	r3, [r3, #12]
 8004cc4:	4918      	ldr	r1, [pc, #96]	; (8004d28 <HAL_RCC_ClockConfig+0x1b4>)
 8004cc6:	4313      	orrs	r3, r2
 8004cc8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f003 0308 	and.w	r3, r3, #8
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d009      	beq.n	8004cea <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004cd6:	4b14      	ldr	r3, [pc, #80]	; (8004d28 <HAL_RCC_ClockConfig+0x1b4>)
 8004cd8:	689b      	ldr	r3, [r3, #8]
 8004cda:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	691b      	ldr	r3, [r3, #16]
 8004ce2:	00db      	lsls	r3, r3, #3
 8004ce4:	4910      	ldr	r1, [pc, #64]	; (8004d28 <HAL_RCC_ClockConfig+0x1b4>)
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004cea:	f000 f825 	bl	8004d38 <HAL_RCC_GetSysClockFreq>
 8004cee:	4601      	mov	r1, r0
 8004cf0:	4b0d      	ldr	r3, [pc, #52]	; (8004d28 <HAL_RCC_ClockConfig+0x1b4>)
 8004cf2:	689b      	ldr	r3, [r3, #8]
 8004cf4:	091b      	lsrs	r3, r3, #4
 8004cf6:	f003 030f 	and.w	r3, r3, #15
 8004cfa:	4a0c      	ldr	r2, [pc, #48]	; (8004d2c <HAL_RCC_ClockConfig+0x1b8>)
 8004cfc:	5cd3      	ldrb	r3, [r2, r3]
 8004cfe:	f003 031f 	and.w	r3, r3, #31
 8004d02:	fa21 f303 	lsr.w	r3, r1, r3
 8004d06:	4a0a      	ldr	r2, [pc, #40]	; (8004d30 <HAL_RCC_ClockConfig+0x1bc>)
 8004d08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004d0a:	4b0a      	ldr	r3, [pc, #40]	; (8004d34 <HAL_RCC_ClockConfig+0x1c0>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4618      	mov	r0, r3
 8004d10:	f7fc fad6 	bl	80012c0 <HAL_InitTick>
 8004d14:	4603      	mov	r3, r0
 8004d16:	72fb      	strb	r3, [r7, #11]

  return status;
 8004d18:	7afb      	ldrb	r3, [r7, #11]
}
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	3710      	adds	r7, #16
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	bd80      	pop	{r7, pc}
 8004d22:	bf00      	nop
 8004d24:	40022000 	.word	0x40022000
 8004d28:	40021000 	.word	0x40021000
 8004d2c:	0800ded8 	.word	0x0800ded8
 8004d30:	20000000 	.word	0x20000000
 8004d34:	20000004 	.word	0x20000004

08004d38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d38:	b480      	push	{r7}
 8004d3a:	b089      	sub	sp, #36	; 0x24
 8004d3c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004d3e:	2300      	movs	r3, #0
 8004d40:	61fb      	str	r3, [r7, #28]
 8004d42:	2300      	movs	r3, #0
 8004d44:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004d46:	4b3d      	ldr	r3, [pc, #244]	; (8004e3c <HAL_RCC_GetSysClockFreq+0x104>)
 8004d48:	689b      	ldr	r3, [r3, #8]
 8004d4a:	f003 030c 	and.w	r3, r3, #12
 8004d4e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004d50:	4b3a      	ldr	r3, [pc, #232]	; (8004e3c <HAL_RCC_GetSysClockFreq+0x104>)
 8004d52:	68db      	ldr	r3, [r3, #12]
 8004d54:	f003 0303 	and.w	r3, r3, #3
 8004d58:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004d5a:	693b      	ldr	r3, [r7, #16]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d005      	beq.n	8004d6c <HAL_RCC_GetSysClockFreq+0x34>
 8004d60:	693b      	ldr	r3, [r7, #16]
 8004d62:	2b0c      	cmp	r3, #12
 8004d64:	d121      	bne.n	8004daa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	2b01      	cmp	r3, #1
 8004d6a:	d11e      	bne.n	8004daa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004d6c:	4b33      	ldr	r3, [pc, #204]	; (8004e3c <HAL_RCC_GetSysClockFreq+0x104>)
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f003 0308 	and.w	r3, r3, #8
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d107      	bne.n	8004d88 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004d78:	4b30      	ldr	r3, [pc, #192]	; (8004e3c <HAL_RCC_GetSysClockFreq+0x104>)
 8004d7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004d7e:	0a1b      	lsrs	r3, r3, #8
 8004d80:	f003 030f 	and.w	r3, r3, #15
 8004d84:	61fb      	str	r3, [r7, #28]
 8004d86:	e005      	b.n	8004d94 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004d88:	4b2c      	ldr	r3, [pc, #176]	; (8004e3c <HAL_RCC_GetSysClockFreq+0x104>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	091b      	lsrs	r3, r3, #4
 8004d8e:	f003 030f 	and.w	r3, r3, #15
 8004d92:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004d94:	4a2a      	ldr	r2, [pc, #168]	; (8004e40 <HAL_RCC_GetSysClockFreq+0x108>)
 8004d96:	69fb      	ldr	r3, [r7, #28]
 8004d98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d9c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004d9e:	693b      	ldr	r3, [r7, #16]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d10d      	bne.n	8004dc0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004da4:	69fb      	ldr	r3, [r7, #28]
 8004da6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004da8:	e00a      	b.n	8004dc0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004daa:	693b      	ldr	r3, [r7, #16]
 8004dac:	2b04      	cmp	r3, #4
 8004dae:	d102      	bne.n	8004db6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004db0:	4b24      	ldr	r3, [pc, #144]	; (8004e44 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004db2:	61bb      	str	r3, [r7, #24]
 8004db4:	e004      	b.n	8004dc0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004db6:	693b      	ldr	r3, [r7, #16]
 8004db8:	2b08      	cmp	r3, #8
 8004dba:	d101      	bne.n	8004dc0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004dbc:	4b22      	ldr	r3, [pc, #136]	; (8004e48 <HAL_RCC_GetSysClockFreq+0x110>)
 8004dbe:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004dc0:	693b      	ldr	r3, [r7, #16]
 8004dc2:	2b0c      	cmp	r3, #12
 8004dc4:	d133      	bne.n	8004e2e <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004dc6:	4b1d      	ldr	r3, [pc, #116]	; (8004e3c <HAL_RCC_GetSysClockFreq+0x104>)
 8004dc8:	68db      	ldr	r3, [r3, #12]
 8004dca:	f003 0303 	and.w	r3, r3, #3
 8004dce:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	2b02      	cmp	r3, #2
 8004dd4:	d002      	beq.n	8004ddc <HAL_RCC_GetSysClockFreq+0xa4>
 8004dd6:	2b03      	cmp	r3, #3
 8004dd8:	d003      	beq.n	8004de2 <HAL_RCC_GetSysClockFreq+0xaa>
 8004dda:	e005      	b.n	8004de8 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004ddc:	4b19      	ldr	r3, [pc, #100]	; (8004e44 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004dde:	617b      	str	r3, [r7, #20]
      break;
 8004de0:	e005      	b.n	8004dee <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004de2:	4b19      	ldr	r3, [pc, #100]	; (8004e48 <HAL_RCC_GetSysClockFreq+0x110>)
 8004de4:	617b      	str	r3, [r7, #20]
      break;
 8004de6:	e002      	b.n	8004dee <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004de8:	69fb      	ldr	r3, [r7, #28]
 8004dea:	617b      	str	r3, [r7, #20]
      break;
 8004dec:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004dee:	4b13      	ldr	r3, [pc, #76]	; (8004e3c <HAL_RCC_GetSysClockFreq+0x104>)
 8004df0:	68db      	ldr	r3, [r3, #12]
 8004df2:	091b      	lsrs	r3, r3, #4
 8004df4:	f003 0307 	and.w	r3, r3, #7
 8004df8:	3301      	adds	r3, #1
 8004dfa:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004dfc:	4b0f      	ldr	r3, [pc, #60]	; (8004e3c <HAL_RCC_GetSysClockFreq+0x104>)
 8004dfe:	68db      	ldr	r3, [r3, #12]
 8004e00:	0a1b      	lsrs	r3, r3, #8
 8004e02:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004e06:	697a      	ldr	r2, [r7, #20]
 8004e08:	fb02 f203 	mul.w	r2, r2, r3
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e12:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004e14:	4b09      	ldr	r3, [pc, #36]	; (8004e3c <HAL_RCC_GetSysClockFreq+0x104>)
 8004e16:	68db      	ldr	r3, [r3, #12]
 8004e18:	0e5b      	lsrs	r3, r3, #25
 8004e1a:	f003 0303 	and.w	r3, r3, #3
 8004e1e:	3301      	adds	r3, #1
 8004e20:	005b      	lsls	r3, r3, #1
 8004e22:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004e24:	697a      	ldr	r2, [r7, #20]
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e2c:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004e2e:	69bb      	ldr	r3, [r7, #24]
}
 8004e30:	4618      	mov	r0, r3
 8004e32:	3724      	adds	r7, #36	; 0x24
 8004e34:	46bd      	mov	sp, r7
 8004e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3a:	4770      	bx	lr
 8004e3c:	40021000 	.word	0x40021000
 8004e40:	0800def0 	.word	0x0800def0
 8004e44:	00f42400 	.word	0x00f42400
 8004e48:	007a1200 	.word	0x007a1200

08004e4c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e50:	4b03      	ldr	r3, [pc, #12]	; (8004e60 <HAL_RCC_GetHCLKFreq+0x14>)
 8004e52:	681b      	ldr	r3, [r3, #0]
}
 8004e54:	4618      	mov	r0, r3
 8004e56:	46bd      	mov	sp, r7
 8004e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5c:	4770      	bx	lr
 8004e5e:	bf00      	nop
 8004e60:	20000000 	.word	0x20000000

08004e64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004e68:	f7ff fff0 	bl	8004e4c <HAL_RCC_GetHCLKFreq>
 8004e6c:	4601      	mov	r1, r0
 8004e6e:	4b06      	ldr	r3, [pc, #24]	; (8004e88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e70:	689b      	ldr	r3, [r3, #8]
 8004e72:	0adb      	lsrs	r3, r3, #11
 8004e74:	f003 0307 	and.w	r3, r3, #7
 8004e78:	4a04      	ldr	r2, [pc, #16]	; (8004e8c <HAL_RCC_GetPCLK2Freq+0x28>)
 8004e7a:	5cd3      	ldrb	r3, [r2, r3]
 8004e7c:	f003 031f 	and.w	r3, r3, #31
 8004e80:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004e84:	4618      	mov	r0, r3
 8004e86:	bd80      	pop	{r7, pc}
 8004e88:	40021000 	.word	0x40021000
 8004e8c:	0800dee8 	.word	0x0800dee8

08004e90 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004e90:	b480      	push	{r7}
 8004e92:	b083      	sub	sp, #12
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
 8004e98:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	220f      	movs	r2, #15
 8004e9e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004ea0:	4b12      	ldr	r3, [pc, #72]	; (8004eec <HAL_RCC_GetClockConfig+0x5c>)
 8004ea2:	689b      	ldr	r3, [r3, #8]
 8004ea4:	f003 0203 	and.w	r2, r3, #3
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004eac:	4b0f      	ldr	r3, [pc, #60]	; (8004eec <HAL_RCC_GetClockConfig+0x5c>)
 8004eae:	689b      	ldr	r3, [r3, #8]
 8004eb0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004eb8:	4b0c      	ldr	r3, [pc, #48]	; (8004eec <HAL_RCC_GetClockConfig+0x5c>)
 8004eba:	689b      	ldr	r3, [r3, #8]
 8004ebc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004ec4:	4b09      	ldr	r3, [pc, #36]	; (8004eec <HAL_RCC_GetClockConfig+0x5c>)
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	08db      	lsrs	r3, r3, #3
 8004eca:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004ed2:	4b07      	ldr	r3, [pc, #28]	; (8004ef0 <HAL_RCC_GetClockConfig+0x60>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f003 0207 	and.w	r2, r3, #7
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	601a      	str	r2, [r3, #0]
}
 8004ede:	bf00      	nop
 8004ee0:	370c      	adds	r7, #12
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee8:	4770      	bx	lr
 8004eea:	bf00      	nop
 8004eec:	40021000 	.word	0x40021000
 8004ef0:	40022000 	.word	0x40022000

08004ef4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b086      	sub	sp, #24
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004efc:	2300      	movs	r3, #0
 8004efe:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004f00:	4b2a      	ldr	r3, [pc, #168]	; (8004fac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d003      	beq.n	8004f14 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004f0c:	f7ff f9d0 	bl	80042b0 <HAL_PWREx_GetVoltageRange>
 8004f10:	6178      	str	r0, [r7, #20]
 8004f12:	e014      	b.n	8004f3e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004f14:	4b25      	ldr	r3, [pc, #148]	; (8004fac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f18:	4a24      	ldr	r2, [pc, #144]	; (8004fac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f1e:	6593      	str	r3, [r2, #88]	; 0x58
 8004f20:	4b22      	ldr	r3, [pc, #136]	; (8004fac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f28:	60fb      	str	r3, [r7, #12]
 8004f2a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004f2c:	f7ff f9c0 	bl	80042b0 <HAL_PWREx_GetVoltageRange>
 8004f30:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004f32:	4b1e      	ldr	r3, [pc, #120]	; (8004fac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f36:	4a1d      	ldr	r2, [pc, #116]	; (8004fac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f38:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f3c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004f3e:	697b      	ldr	r3, [r7, #20]
 8004f40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f44:	d10b      	bne.n	8004f5e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2b80      	cmp	r3, #128	; 0x80
 8004f4a:	d919      	bls.n	8004f80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2ba0      	cmp	r3, #160	; 0xa0
 8004f50:	d902      	bls.n	8004f58 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004f52:	2302      	movs	r3, #2
 8004f54:	613b      	str	r3, [r7, #16]
 8004f56:	e013      	b.n	8004f80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004f58:	2301      	movs	r3, #1
 8004f5a:	613b      	str	r3, [r7, #16]
 8004f5c:	e010      	b.n	8004f80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2b80      	cmp	r3, #128	; 0x80
 8004f62:	d902      	bls.n	8004f6a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004f64:	2303      	movs	r3, #3
 8004f66:	613b      	str	r3, [r7, #16]
 8004f68:	e00a      	b.n	8004f80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2b80      	cmp	r3, #128	; 0x80
 8004f6e:	d102      	bne.n	8004f76 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004f70:	2302      	movs	r3, #2
 8004f72:	613b      	str	r3, [r7, #16]
 8004f74:	e004      	b.n	8004f80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2b70      	cmp	r3, #112	; 0x70
 8004f7a:	d101      	bne.n	8004f80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004f80:	4b0b      	ldr	r3, [pc, #44]	; (8004fb0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f023 0207 	bic.w	r2, r3, #7
 8004f88:	4909      	ldr	r1, [pc, #36]	; (8004fb0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004f8a:	693b      	ldr	r3, [r7, #16]
 8004f8c:	4313      	orrs	r3, r2
 8004f8e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004f90:	4b07      	ldr	r3, [pc, #28]	; (8004fb0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f003 0307 	and.w	r3, r3, #7
 8004f98:	693a      	ldr	r2, [r7, #16]
 8004f9a:	429a      	cmp	r2, r3
 8004f9c:	d001      	beq.n	8004fa2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	e000      	b.n	8004fa4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004fa2:	2300      	movs	r3, #0
}
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	3718      	adds	r7, #24
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	bd80      	pop	{r7, pc}
 8004fac:	40021000 	.word	0x40021000
 8004fb0:	40022000 	.word	0x40022000

08004fb4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b086      	sub	sp, #24
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d02f      	beq.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fd4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004fd8:	d005      	beq.n	8004fe6 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8004fda:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004fde:	d015      	beq.n	800500c <HAL_RCCEx_PeriphCLKConfig+0x58>
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d007      	beq.n	8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8004fe4:	e00f      	b.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x52>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8004fe6:	4b5d      	ldr	r3, [pc, #372]	; (800515c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8004fe8:	68db      	ldr	r3, [r3, #12]
 8004fea:	4a5c      	ldr	r2, [pc, #368]	; (800515c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8004fec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ff0:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004ff2:	e00c      	b.n	800500e <HAL_RCCEx_PeriphCLKConfig+0x5a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	3304      	adds	r3, #4
 8004ff8:	2100      	movs	r1, #0
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	f000 fa1e 	bl	800543c <RCCEx_PLLSAI1_Config>
 8005000:	4603      	mov	r3, r0
 8005002:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005004:	e003      	b.n	800500e <HAL_RCCEx_PeriphCLKConfig+0x5a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005006:	2301      	movs	r3, #1
 8005008:	74fb      	strb	r3, [r7, #19]
      break;
 800500a:	e000      	b.n	800500e <HAL_RCCEx_PeriphCLKConfig+0x5a>
      break;
 800500c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800500e:	7cfb      	ldrb	r3, [r7, #19]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d10b      	bne.n	800502c <HAL_RCCEx_PeriphCLKConfig+0x78>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005014:	4b51      	ldr	r3, [pc, #324]	; (800515c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8005016:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800501a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005022:	494e      	ldr	r1, [pc, #312]	; (800515c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8005024:	4313      	orrs	r3, r2
 8005026:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800502a:	e001      	b.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800502c:	7cfb      	ldrb	r3, [r7, #19]
 800502e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005038:	2b00      	cmp	r3, #0
 800503a:	f000 809e 	beq.w	800517a <HAL_RCCEx_PeriphCLKConfig+0x1c6>
  {
    FlagStatus       pwrclkchanged = RESET;
 800503e:	2300      	movs	r3, #0
 8005040:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005042:	4b46      	ldr	r3, [pc, #280]	; (800515c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8005044:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005046:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800504a:	2b00      	cmp	r3, #0
 800504c:	d101      	bne.n	8005052 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 800504e:	2301      	movs	r3, #1
 8005050:	e000      	b.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 8005052:	2300      	movs	r3, #0
 8005054:	2b00      	cmp	r3, #0
 8005056:	d00d      	beq.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005058:	4b40      	ldr	r3, [pc, #256]	; (800515c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800505a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800505c:	4a3f      	ldr	r2, [pc, #252]	; (800515c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800505e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005062:	6593      	str	r3, [r2, #88]	; 0x58
 8005064:	4b3d      	ldr	r3, [pc, #244]	; (800515c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8005066:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005068:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800506c:	60bb      	str	r3, [r7, #8]
 800506e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005070:	2301      	movs	r3, #1
 8005072:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005074:	4b3a      	ldr	r3, [pc, #232]	; (8005160 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4a39      	ldr	r2, [pc, #228]	; (8005160 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800507a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800507e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005080:	f7fd fa5a 	bl	8002538 <HAL_GetTick>
 8005084:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005086:	e009      	b.n	800509c <HAL_RCCEx_PeriphCLKConfig+0xe8>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005088:	f7fd fa56 	bl	8002538 <HAL_GetTick>
 800508c:	4602      	mov	r2, r0
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	1ad3      	subs	r3, r2, r3
 8005092:	2b02      	cmp	r3, #2
 8005094:	d902      	bls.n	800509c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        ret = HAL_TIMEOUT;
 8005096:	2303      	movs	r3, #3
 8005098:	74fb      	strb	r3, [r7, #19]
        break;
 800509a:	e005      	b.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800509c:	4b30      	ldr	r3, [pc, #192]	; (8005160 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d0ef      	beq.n	8005088 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      }
    }

    if(ret == HAL_OK)
 80050a8:	7cfb      	ldrb	r3, [r7, #19]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d15a      	bne.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80050ae:	4b2b      	ldr	r3, [pc, #172]	; (800515c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80050b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050b8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80050ba:	697b      	ldr	r3, [r7, #20]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d01e      	beq.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x14a>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050c4:	697a      	ldr	r2, [r7, #20]
 80050c6:	429a      	cmp	r2, r3
 80050c8:	d019      	beq.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x14a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80050ca:	4b24      	ldr	r3, [pc, #144]	; (800515c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80050cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050d4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80050d6:	4b21      	ldr	r3, [pc, #132]	; (800515c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80050d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050dc:	4a1f      	ldr	r2, [pc, #124]	; (800515c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80050de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050e2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80050e6:	4b1d      	ldr	r3, [pc, #116]	; (800515c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80050e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050ec:	4a1b      	ldr	r2, [pc, #108]	; (800515c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80050ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80050f2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80050f6:	4a19      	ldr	r2, [pc, #100]	; (800515c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80050fe:	697b      	ldr	r3, [r7, #20]
 8005100:	f003 0301 	and.w	r3, r3, #1
 8005104:	2b00      	cmp	r3, #0
 8005106:	d016      	beq.n	8005136 <HAL_RCCEx_PeriphCLKConfig+0x182>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005108:	f7fd fa16 	bl	8002538 <HAL_GetTick>
 800510c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800510e:	e00b      	b.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0x174>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005110:	f7fd fa12 	bl	8002538 <HAL_GetTick>
 8005114:	4602      	mov	r2, r0
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	1ad3      	subs	r3, r2, r3
 800511a:	f241 3288 	movw	r2, #5000	; 0x1388
 800511e:	4293      	cmp	r3, r2
 8005120:	d902      	bls.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0x174>
          {
            ret = HAL_TIMEOUT;
 8005122:	2303      	movs	r3, #3
 8005124:	74fb      	strb	r3, [r7, #19]
            break;
 8005126:	e006      	b.n	8005136 <HAL_RCCEx_PeriphCLKConfig+0x182>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005128:	4b0c      	ldr	r3, [pc, #48]	; (800515c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800512a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800512e:	f003 0302 	and.w	r3, r3, #2
 8005132:	2b00      	cmp	r3, #0
 8005134:	d0ec      	beq.n	8005110 <HAL_RCCEx_PeriphCLKConfig+0x15c>
          }
        }
      }

      if(ret == HAL_OK)
 8005136:	7cfb      	ldrb	r3, [r7, #19]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d10b      	bne.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800513c:	4b07      	ldr	r3, [pc, #28]	; (800515c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800513e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005142:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800514a:	4904      	ldr	r1, [pc, #16]	; (800515c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800514c:	4313      	orrs	r3, r2
 800514e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005152:	e009      	b.n	8005168 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005154:	7cfb      	ldrb	r3, [r7, #19]
 8005156:	74bb      	strb	r3, [r7, #18]
 8005158:	e006      	b.n	8005168 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800515a:	bf00      	nop
 800515c:	40021000 	.word	0x40021000
 8005160:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005164:	7cfb      	ldrb	r3, [r7, #19]
 8005166:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005168:	7c7b      	ldrb	r3, [r7, #17]
 800516a:	2b01      	cmp	r3, #1
 800516c:	d105      	bne.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x1c6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800516e:	4bb2      	ldr	r3, [pc, #712]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005170:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005172:	4ab1      	ldr	r2, [pc, #708]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005174:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005178:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f003 0301 	and.w	r3, r3, #1
 8005182:	2b00      	cmp	r3, #0
 8005184:	d00a      	beq.n	800519c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005186:	4bac      	ldr	r3, [pc, #688]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005188:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800518c:	f023 0203 	bic.w	r2, r3, #3
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6a1b      	ldr	r3, [r3, #32]
 8005194:	49a8      	ldr	r1, [pc, #672]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005196:	4313      	orrs	r3, r2
 8005198:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f003 0302 	and.w	r3, r3, #2
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d00a      	beq.n	80051be <HAL_RCCEx_PeriphCLKConfig+0x20a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80051a8:	4ba3      	ldr	r3, [pc, #652]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80051aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051ae:	f023 020c 	bic.w	r2, r3, #12
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051b6:	49a0      	ldr	r1, [pc, #640]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80051b8:	4313      	orrs	r3, r2
 80051ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f003 0304 	and.w	r3, r3, #4
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d00a      	beq.n	80051e0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80051ca:	4b9b      	ldr	r3, [pc, #620]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80051cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051d0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051d8:	4997      	ldr	r1, [pc, #604]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80051da:	4313      	orrs	r3, r2
 80051dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f003 0320 	and.w	r3, r3, #32
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d00a      	beq.n	8005202 <HAL_RCCEx_PeriphCLKConfig+0x24e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80051ec:	4b92      	ldr	r3, [pc, #584]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80051ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051f2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051fa:	498f      	ldr	r1, [pc, #572]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80051fc:	4313      	orrs	r3, r2
 80051fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800520a:	2b00      	cmp	r3, #0
 800520c:	d00a      	beq.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x270>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800520e:	4b8a      	ldr	r3, [pc, #552]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005210:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005214:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800521c:	4986      	ldr	r1, [pc, #536]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 800521e:	4313      	orrs	r3, r2
 8005220:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800522c:	2b00      	cmp	r3, #0
 800522e:	d00a      	beq.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x292>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005230:	4b81      	ldr	r3, [pc, #516]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005232:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005236:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800523e:	497e      	ldr	r1, [pc, #504]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005240:	4313      	orrs	r3, r2
 8005242:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800524e:	2b00      	cmp	r3, #0
 8005250:	d00a      	beq.n	8005268 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005252:	4b79      	ldr	r3, [pc, #484]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005254:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005258:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005260:	4975      	ldr	r1, [pc, #468]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005262:	4313      	orrs	r3, r2
 8005264:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005270:	2b00      	cmp	r3, #0
 8005272:	d00a      	beq.n	800528a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005274:	4b70      	ldr	r3, [pc, #448]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005276:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800527a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005282:	496d      	ldr	r1, [pc, #436]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005284:	4313      	orrs	r3, r2
 8005286:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005292:	2b00      	cmp	r3, #0
 8005294:	d00a      	beq.n	80052ac <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005296:	4b68      	ldr	r3, [pc, #416]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005298:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800529c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052a4:	4964      	ldr	r1, [pc, #400]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80052a6:	4313      	orrs	r3, r2
 80052a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d028      	beq.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x356>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80052b8:	4b5f      	ldr	r3, [pc, #380]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80052ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052be:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80052c6:	495c      	ldr	r1, [pc, #368]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80052c8:	4313      	orrs	r3, r2
 80052ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80052d2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80052d6:	d106      	bne.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0x332>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80052d8:	4b57      	ldr	r3, [pc, #348]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80052da:	68db      	ldr	r3, [r3, #12]
 80052dc:	4a56      	ldr	r2, [pc, #344]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80052de:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80052e2:	60d3      	str	r3, [r2, #12]
 80052e4:	e011      	b.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x356>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80052ea:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80052ee:	d10c      	bne.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x356>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	3304      	adds	r3, #4
 80052f4:	2101      	movs	r1, #1
 80052f6:	4618      	mov	r0, r3
 80052f8:	f000 f8a0 	bl	800543c <RCCEx_PLLSAI1_Config>
 80052fc:	4603      	mov	r3, r0
 80052fe:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005300:	7cfb      	ldrb	r3, [r7, #19]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d001      	beq.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x356>
        {
          /* set overall return value */
          status = ret;
 8005306:	7cfb      	ldrb	r3, [r7, #19]
 8005308:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005312:	2b00      	cmp	r3, #0
 8005314:	d028      	beq.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005316:	4b48      	ldr	r3, [pc, #288]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005318:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800531c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005324:	4944      	ldr	r1, [pc, #272]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005326:	4313      	orrs	r3, r2
 8005328:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005330:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005334:	d106      	bne.n	8005344 <HAL_RCCEx_PeriphCLKConfig+0x390>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005336:	4b40      	ldr	r3, [pc, #256]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005338:	68db      	ldr	r3, [r3, #12]
 800533a:	4a3f      	ldr	r2, [pc, #252]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 800533c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005340:	60d3      	str	r3, [r2, #12]
 8005342:	e011      	b.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005348:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800534c:	d10c      	bne.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	3304      	adds	r3, #4
 8005352:	2101      	movs	r1, #1
 8005354:	4618      	mov	r0, r3
 8005356:	f000 f871 	bl	800543c <RCCEx_PLLSAI1_Config>
 800535a:	4603      	mov	r3, r0
 800535c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800535e:	7cfb      	ldrb	r3, [r7, #19]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d001      	beq.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
      {
        /* set overall return value */
        status = ret;
 8005364:	7cfb      	ldrb	r3, [r7, #19]
 8005366:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005370:	2b00      	cmp	r3, #0
 8005372:	d028      	beq.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005374:	4b30      	ldr	r3, [pc, #192]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005376:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800537a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005382:	492d      	ldr	r1, [pc, #180]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005384:	4313      	orrs	r3, r2
 8005386:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800538e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005392:	d106      	bne.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0x3ee>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005394:	4b28      	ldr	r3, [pc, #160]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005396:	68db      	ldr	r3, [r3, #12]
 8005398:	4a27      	ldr	r2, [pc, #156]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 800539a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800539e:	60d3      	str	r3, [r2, #12]
 80053a0:	e011      	b.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053a6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80053aa:	d10c      	bne.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	3304      	adds	r3, #4
 80053b0:	2101      	movs	r1, #1
 80053b2:	4618      	mov	r0, r3
 80053b4:	f000 f842 	bl	800543c <RCCEx_PLLSAI1_Config>
 80053b8:	4603      	mov	r3, r0
 80053ba:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80053bc:	7cfb      	ldrb	r3, [r7, #19]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d001      	beq.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x412>
      {
        /* set overall return value */
        status = ret;
 80053c2:	7cfb      	ldrb	r3, [r7, #19]
 80053c4:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d01c      	beq.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80053d2:	4b19      	ldr	r3, [pc, #100]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80053d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053d8:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053e0:	4915      	ldr	r1, [pc, #84]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80053e2:	4313      	orrs	r3, r2
 80053e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053ec:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80053f0:	d10c      	bne.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	3304      	adds	r3, #4
 80053f6:	2102      	movs	r1, #2
 80053f8:	4618      	mov	r0, r3
 80053fa:	f000 f81f 	bl	800543c <RCCEx_PLLSAI1_Config>
 80053fe:	4603      	mov	r3, r0
 8005400:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005402:	7cfb      	ldrb	r3, [r7, #19]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d001      	beq.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x458>
      {
        /* set overall return value */
        status = ret;
 8005408:	7cfb      	ldrb	r3, [r7, #19]
 800540a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005414:	2b00      	cmp	r3, #0
 8005416:	d00a      	beq.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x47a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005418:	4b07      	ldr	r3, [pc, #28]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 800541a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800541e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005426:	4904      	ldr	r1, [pc, #16]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005428:	4313      	orrs	r3, r2
 800542a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800542e:	7cbb      	ldrb	r3, [r7, #18]
}
 8005430:	4618      	mov	r0, r3
 8005432:	3718      	adds	r7, #24
 8005434:	46bd      	mov	sp, r7
 8005436:	bd80      	pop	{r7, pc}
 8005438:	40021000 	.word	0x40021000

0800543c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800543c:	b580      	push	{r7, lr}
 800543e:	b084      	sub	sp, #16
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
 8005444:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005446:	2300      	movs	r3, #0
 8005448:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800544a:	4b73      	ldr	r3, [pc, #460]	; (8005618 <RCCEx_PLLSAI1_Config+0x1dc>)
 800544c:	68db      	ldr	r3, [r3, #12]
 800544e:	f003 0303 	and.w	r3, r3, #3
 8005452:	2b00      	cmp	r3, #0
 8005454:	d018      	beq.n	8005488 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005456:	4b70      	ldr	r3, [pc, #448]	; (8005618 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005458:	68db      	ldr	r3, [r3, #12]
 800545a:	f003 0203 	and.w	r2, r3, #3
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	429a      	cmp	r2, r3
 8005464:	d10d      	bne.n	8005482 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
       ||
 800546a:	2b00      	cmp	r3, #0
 800546c:	d009      	beq.n	8005482 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800546e:	4b6a      	ldr	r3, [pc, #424]	; (8005618 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005470:	68db      	ldr	r3, [r3, #12]
 8005472:	091b      	lsrs	r3, r3, #4
 8005474:	f003 0307 	and.w	r3, r3, #7
 8005478:	1c5a      	adds	r2, r3, #1
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	685b      	ldr	r3, [r3, #4]
       ||
 800547e:	429a      	cmp	r2, r3
 8005480:	d044      	beq.n	800550c <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8005482:	2301      	movs	r3, #1
 8005484:	73fb      	strb	r3, [r7, #15]
 8005486:	e041      	b.n	800550c <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	2b02      	cmp	r3, #2
 800548e:	d00c      	beq.n	80054aa <RCCEx_PLLSAI1_Config+0x6e>
 8005490:	2b03      	cmp	r3, #3
 8005492:	d013      	beq.n	80054bc <RCCEx_PLLSAI1_Config+0x80>
 8005494:	2b01      	cmp	r3, #1
 8005496:	d120      	bne.n	80054da <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005498:	4b5f      	ldr	r3, [pc, #380]	; (8005618 <RCCEx_PLLSAI1_Config+0x1dc>)
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f003 0302 	and.w	r3, r3, #2
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d11d      	bne.n	80054e0 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 80054a4:	2301      	movs	r3, #1
 80054a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80054a8:	e01a      	b.n	80054e0 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80054aa:	4b5b      	ldr	r3, [pc, #364]	; (8005618 <RCCEx_PLLSAI1_Config+0x1dc>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d116      	bne.n	80054e4 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 80054b6:	2301      	movs	r3, #1
 80054b8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80054ba:	e013      	b.n	80054e4 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80054bc:	4b56      	ldr	r3, [pc, #344]	; (8005618 <RCCEx_PLLSAI1_Config+0x1dc>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d10f      	bne.n	80054e8 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80054c8:	4b53      	ldr	r3, [pc, #332]	; (8005618 <RCCEx_PLLSAI1_Config+0x1dc>)
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d109      	bne.n	80054e8 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 80054d4:	2301      	movs	r3, #1
 80054d6:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80054d8:	e006      	b.n	80054e8 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 80054da:	2301      	movs	r3, #1
 80054dc:	73fb      	strb	r3, [r7, #15]
      break;
 80054de:	e004      	b.n	80054ea <RCCEx_PLLSAI1_Config+0xae>
      break;
 80054e0:	bf00      	nop
 80054e2:	e002      	b.n	80054ea <RCCEx_PLLSAI1_Config+0xae>
      break;
 80054e4:	bf00      	nop
 80054e6:	e000      	b.n	80054ea <RCCEx_PLLSAI1_Config+0xae>
      break;
 80054e8:	bf00      	nop
    }

    if(status == HAL_OK)
 80054ea:	7bfb      	ldrb	r3, [r7, #15]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d10d      	bne.n	800550c <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80054f0:	4b49      	ldr	r3, [pc, #292]	; (8005618 <RCCEx_PLLSAI1_Config+0x1dc>)
 80054f2:	68db      	ldr	r3, [r3, #12]
 80054f4:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	6819      	ldr	r1, [r3, #0]
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	685b      	ldr	r3, [r3, #4]
 8005500:	3b01      	subs	r3, #1
 8005502:	011b      	lsls	r3, r3, #4
 8005504:	430b      	orrs	r3, r1
 8005506:	4944      	ldr	r1, [pc, #272]	; (8005618 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005508:	4313      	orrs	r3, r2
 800550a:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800550c:	7bfb      	ldrb	r3, [r7, #15]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d17c      	bne.n	800560c <RCCEx_PLLSAI1_Config+0x1d0>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005512:	4b41      	ldr	r3, [pc, #260]	; (8005618 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	4a40      	ldr	r2, [pc, #256]	; (8005618 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005518:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800551c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800551e:	f7fd f80b 	bl	8002538 <HAL_GetTick>
 8005522:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005524:	e009      	b.n	800553a <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005526:	f7fd f807 	bl	8002538 <HAL_GetTick>
 800552a:	4602      	mov	r2, r0
 800552c:	68bb      	ldr	r3, [r7, #8]
 800552e:	1ad3      	subs	r3, r2, r3
 8005530:	2b02      	cmp	r3, #2
 8005532:	d902      	bls.n	800553a <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8005534:	2303      	movs	r3, #3
 8005536:	73fb      	strb	r3, [r7, #15]
        break;
 8005538:	e005      	b.n	8005546 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800553a:	4b37      	ldr	r3, [pc, #220]	; (8005618 <RCCEx_PLLSAI1_Config+0x1dc>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005542:	2b00      	cmp	r3, #0
 8005544:	d1ef      	bne.n	8005526 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8005546:	7bfb      	ldrb	r3, [r7, #15]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d15f      	bne.n	800560c <RCCEx_PLLSAI1_Config+0x1d0>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d110      	bne.n	8005574 <RCCEx_PLLSAI1_Config+0x138>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005552:	4b31      	ldr	r3, [pc, #196]	; (8005618 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005554:	691b      	ldr	r3, [r3, #16]
 8005556:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800555a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800555e:	687a      	ldr	r2, [r7, #4]
 8005560:	6892      	ldr	r2, [r2, #8]
 8005562:	0211      	lsls	r1, r2, #8
 8005564:	687a      	ldr	r2, [r7, #4]
 8005566:	68d2      	ldr	r2, [r2, #12]
 8005568:	06d2      	lsls	r2, r2, #27
 800556a:	430a      	orrs	r2, r1
 800556c:	492a      	ldr	r1, [pc, #168]	; (8005618 <RCCEx_PLLSAI1_Config+0x1dc>)
 800556e:	4313      	orrs	r3, r2
 8005570:	610b      	str	r3, [r1, #16]
 8005572:	e027      	b.n	80055c4 <RCCEx_PLLSAI1_Config+0x188>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	2b01      	cmp	r3, #1
 8005578:	d112      	bne.n	80055a0 <RCCEx_PLLSAI1_Config+0x164>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800557a:	4b27      	ldr	r3, [pc, #156]	; (8005618 <RCCEx_PLLSAI1_Config+0x1dc>)
 800557c:	691b      	ldr	r3, [r3, #16]
 800557e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8005582:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005586:	687a      	ldr	r2, [r7, #4]
 8005588:	6892      	ldr	r2, [r2, #8]
 800558a:	0211      	lsls	r1, r2, #8
 800558c:	687a      	ldr	r2, [r7, #4]
 800558e:	6912      	ldr	r2, [r2, #16]
 8005590:	0852      	lsrs	r2, r2, #1
 8005592:	3a01      	subs	r2, #1
 8005594:	0552      	lsls	r2, r2, #21
 8005596:	430a      	orrs	r2, r1
 8005598:	491f      	ldr	r1, [pc, #124]	; (8005618 <RCCEx_PLLSAI1_Config+0x1dc>)
 800559a:	4313      	orrs	r3, r2
 800559c:	610b      	str	r3, [r1, #16]
 800559e:	e011      	b.n	80055c4 <RCCEx_PLLSAI1_Config+0x188>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80055a0:	4b1d      	ldr	r3, [pc, #116]	; (8005618 <RCCEx_PLLSAI1_Config+0x1dc>)
 80055a2:	691b      	ldr	r3, [r3, #16]
 80055a4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80055a8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80055ac:	687a      	ldr	r2, [r7, #4]
 80055ae:	6892      	ldr	r2, [r2, #8]
 80055b0:	0211      	lsls	r1, r2, #8
 80055b2:	687a      	ldr	r2, [r7, #4]
 80055b4:	6952      	ldr	r2, [r2, #20]
 80055b6:	0852      	lsrs	r2, r2, #1
 80055b8:	3a01      	subs	r2, #1
 80055ba:	0652      	lsls	r2, r2, #25
 80055bc:	430a      	orrs	r2, r1
 80055be:	4916      	ldr	r1, [pc, #88]	; (8005618 <RCCEx_PLLSAI1_Config+0x1dc>)
 80055c0:	4313      	orrs	r3, r2
 80055c2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80055c4:	4b14      	ldr	r3, [pc, #80]	; (8005618 <RCCEx_PLLSAI1_Config+0x1dc>)
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	4a13      	ldr	r2, [pc, #76]	; (8005618 <RCCEx_PLLSAI1_Config+0x1dc>)
 80055ca:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80055ce:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055d0:	f7fc ffb2 	bl	8002538 <HAL_GetTick>
 80055d4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80055d6:	e009      	b.n	80055ec <RCCEx_PLLSAI1_Config+0x1b0>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80055d8:	f7fc ffae 	bl	8002538 <HAL_GetTick>
 80055dc:	4602      	mov	r2, r0
 80055de:	68bb      	ldr	r3, [r7, #8]
 80055e0:	1ad3      	subs	r3, r2, r3
 80055e2:	2b02      	cmp	r3, #2
 80055e4:	d902      	bls.n	80055ec <RCCEx_PLLSAI1_Config+0x1b0>
        {
          status = HAL_TIMEOUT;
 80055e6:	2303      	movs	r3, #3
 80055e8:	73fb      	strb	r3, [r7, #15]
          break;
 80055ea:	e005      	b.n	80055f8 <RCCEx_PLLSAI1_Config+0x1bc>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80055ec:	4b0a      	ldr	r3, [pc, #40]	; (8005618 <RCCEx_PLLSAI1_Config+0x1dc>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d0ef      	beq.n	80055d8 <RCCEx_PLLSAI1_Config+0x19c>
        }
      }

      if(status == HAL_OK)
 80055f8:	7bfb      	ldrb	r3, [r7, #15]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d106      	bne.n	800560c <RCCEx_PLLSAI1_Config+0x1d0>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80055fe:	4b06      	ldr	r3, [pc, #24]	; (8005618 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005600:	691a      	ldr	r2, [r3, #16]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	699b      	ldr	r3, [r3, #24]
 8005606:	4904      	ldr	r1, [pc, #16]	; (8005618 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005608:	4313      	orrs	r3, r2
 800560a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800560c:	7bfb      	ldrb	r3, [r7, #15]
}
 800560e:	4618      	mov	r0, r3
 8005610:	3710      	adds	r7, #16
 8005612:	46bd      	mov	sp, r7
 8005614:	bd80      	pop	{r7, pc}
 8005616:	bf00      	nop
 8005618:	40021000 	.word	0x40021000

0800561c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b084      	sub	sp, #16
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d101      	bne.n	800562e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800562a:	2301      	movs	r3, #1
 800562c:	e07c      	b.n	8005728 <HAL_SPI_Init+0x10c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2200      	movs	r2, #0
 8005632:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800563a:	b2db      	uxtb	r3, r3
 800563c:	2b00      	cmp	r3, #0
 800563e:	d106      	bne.n	800564e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2200      	movs	r2, #0
 8005644:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005648:	6878      	ldr	r0, [r7, #4]
 800564a:	f7fb fdc3 	bl	80011d4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2202      	movs	r2, #2
 8005652:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	681a      	ldr	r2, [r3, #0]
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005664:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	68db      	ldr	r3, [r3, #12]
 800566a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800566e:	d902      	bls.n	8005676 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005670:	2300      	movs	r3, #0
 8005672:	60fb      	str	r3, [r7, #12]
 8005674:	e002      	b.n	800567c <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005676:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800567a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	68db      	ldr	r3, [r3, #12]
 8005680:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005684:	d007      	beq.n	8005696 <HAL_SPI_Init+0x7a>
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	68db      	ldr	r3, [r3, #12]
 800568a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800568e:	d002      	beq.n	8005696 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2200      	movs	r2, #0
 8005694:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800569a:	2b00      	cmp	r3, #0
 800569c:	d10b      	bne.n	80056b6 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	68db      	ldr	r3, [r3, #12]
 80056a2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80056a6:	d903      	bls.n	80056b0 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2202      	movs	r2, #2
 80056ac:	631a      	str	r2, [r3, #48]	; 0x30
 80056ae:	e002      	b.n	80056b6 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2201      	movs	r2, #1
 80056b4:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	685a      	ldr	r2, [r3, #4]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	689b      	ldr	r3, [r3, #8]
 80056be:	431a      	orrs	r2, r3
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	691b      	ldr	r3, [r3, #16]
 80056c4:	431a      	orrs	r2, r3
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	695b      	ldr	r3, [r3, #20]
 80056ca:	431a      	orrs	r2, r3
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	699b      	ldr	r3, [r3, #24]
 80056d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80056d4:	431a      	orrs	r2, r3
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	69db      	ldr	r3, [r3, #28]
 80056da:	431a      	orrs	r2, r3
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6a1b      	ldr	r3, [r3, #32]
 80056e0:	ea42 0103 	orr.w	r1, r2, r3
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	430a      	orrs	r2, r1
 80056ee:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	699b      	ldr	r3, [r3, #24]
 80056f4:	0c1b      	lsrs	r3, r3, #16
 80056f6:	f003 0204 	and.w	r2, r3, #4
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056fe:	431a      	orrs	r2, r3
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005704:	431a      	orrs	r2, r3
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	68db      	ldr	r3, [r3, #12]
 800570a:	ea42 0103 	orr.w	r1, r2, r3
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	68fa      	ldr	r2, [r7, #12]
 8005714:	430a      	orrs	r2, r1
 8005716:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2200      	movs	r2, #0
 800571c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2201      	movs	r2, #1
 8005722:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005726:	2300      	movs	r3, #0
}
 8005728:	4618      	mov	r0, r3
 800572a:	3710      	adds	r7, #16
 800572c:	46bd      	mov	sp, r7
 800572e:	bd80      	pop	{r7, pc}

08005730 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b088      	sub	sp, #32
 8005734:	af00      	add	r7, sp, #0
 8005736:	60f8      	str	r0, [r7, #12]
 8005738:	60b9      	str	r1, [r7, #8]
 800573a:	603b      	str	r3, [r7, #0]
 800573c:	4613      	mov	r3, r2
 800573e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005740:	2300      	movs	r3, #0
 8005742:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800574a:	2b01      	cmp	r3, #1
 800574c:	d101      	bne.n	8005752 <HAL_SPI_Transmit+0x22>
 800574e:	2302      	movs	r3, #2
 8005750:	e150      	b.n	80059f4 <HAL_SPI_Transmit+0x2c4>
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	2201      	movs	r2, #1
 8005756:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800575a:	f7fc feed 	bl	8002538 <HAL_GetTick>
 800575e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005760:	88fb      	ldrh	r3, [r7, #6]
 8005762:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800576a:	b2db      	uxtb	r3, r3
 800576c:	2b01      	cmp	r3, #1
 800576e:	d002      	beq.n	8005776 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005770:	2302      	movs	r3, #2
 8005772:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005774:	e135      	b.n	80059e2 <HAL_SPI_Transmit+0x2b2>
  }

  if ((pData == NULL) || (Size == 0U))
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d002      	beq.n	8005782 <HAL_SPI_Transmit+0x52>
 800577c:	88fb      	ldrh	r3, [r7, #6]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d102      	bne.n	8005788 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005782:	2301      	movs	r3, #1
 8005784:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005786:	e12c      	b.n	80059e2 <HAL_SPI_Transmit+0x2b2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	2203      	movs	r2, #3
 800578c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	2200      	movs	r2, #0
 8005794:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	68ba      	ldr	r2, [r7, #8]
 800579a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	88fa      	ldrh	r2, [r7, #6]
 80057a0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	88fa      	ldrh	r2, [r7, #6]
 80057a6:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	2200      	movs	r2, #0
 80057ac:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2200      	movs	r2, #0
 80057b2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	2200      	movs	r2, #0
 80057ba:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	2200      	movs	r2, #0
 80057c2:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	2200      	movs	r2, #0
 80057c8:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	689b      	ldr	r3, [r3, #8]
 80057ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80057d2:	d107      	bne.n	80057e4 <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	681a      	ldr	r2, [r3, #0]
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80057e2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057ee:	2b40      	cmp	r3, #64	; 0x40
 80057f0:	d007      	beq.n	8005802 <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	681a      	ldr	r2, [r3, #0]
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005800:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	68db      	ldr	r3, [r3, #12]
 8005806:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800580a:	d94b      	bls.n	80058a4 <HAL_SPI_Transmit+0x174>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	685b      	ldr	r3, [r3, #4]
 8005810:	2b00      	cmp	r3, #0
 8005812:	d002      	beq.n	800581a <HAL_SPI_Transmit+0xea>
 8005814:	8afb      	ldrh	r3, [r7, #22]
 8005816:	2b01      	cmp	r3, #1
 8005818:	d13e      	bne.n	8005898 <HAL_SPI_Transmit+0x168>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800581e:	881a      	ldrh	r2, [r3, #0]
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800582a:	1c9a      	adds	r2, r3, #2
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005834:	b29b      	uxth	r3, r3
 8005836:	3b01      	subs	r3, #1
 8005838:	b29a      	uxth	r2, r3
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800583e:	e02b      	b.n	8005898 <HAL_SPI_Transmit+0x168>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	689b      	ldr	r3, [r3, #8]
 8005846:	f003 0302 	and.w	r3, r3, #2
 800584a:	2b02      	cmp	r3, #2
 800584c:	d112      	bne.n	8005874 <HAL_SPI_Transmit+0x144>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005852:	881a      	ldrh	r2, [r3, #0]
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800585e:	1c9a      	adds	r2, r3, #2
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005868:	b29b      	uxth	r3, r3
 800586a:	3b01      	subs	r3, #1
 800586c:	b29a      	uxth	r2, r3
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005872:	e011      	b.n	8005898 <HAL_SPI_Transmit+0x168>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005874:	f7fc fe60 	bl	8002538 <HAL_GetTick>
 8005878:	4602      	mov	r2, r0
 800587a:	69bb      	ldr	r3, [r7, #24]
 800587c:	1ad3      	subs	r3, r2, r3
 800587e:	683a      	ldr	r2, [r7, #0]
 8005880:	429a      	cmp	r2, r3
 8005882:	d803      	bhi.n	800588c <HAL_SPI_Transmit+0x15c>
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	f1b3 3fff 	cmp.w	r3, #4294967295
 800588a:	d102      	bne.n	8005892 <HAL_SPI_Transmit+0x162>
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d102      	bne.n	8005898 <HAL_SPI_Transmit+0x168>
        {
          errorcode = HAL_TIMEOUT;
 8005892:	2303      	movs	r3, #3
 8005894:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005896:	e0a4      	b.n	80059e2 <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800589c:	b29b      	uxth	r3, r3
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d1ce      	bne.n	8005840 <HAL_SPI_Transmit+0x110>
 80058a2:	e07c      	b.n	800599e <HAL_SPI_Transmit+0x26e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	685b      	ldr	r3, [r3, #4]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d002      	beq.n	80058b2 <HAL_SPI_Transmit+0x182>
 80058ac:	8afb      	ldrh	r3, [r7, #22]
 80058ae:	2b01      	cmp	r3, #1
 80058b0:	d170      	bne.n	8005994 <HAL_SPI_Transmit+0x264>
    {
      if (hspi->TxXferCount > 1U)
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058b6:	b29b      	uxth	r3, r3
 80058b8:	2b01      	cmp	r3, #1
 80058ba:	d912      	bls.n	80058e2 <HAL_SPI_Transmit+0x1b2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058c0:	881a      	ldrh	r2, [r3, #0]
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058cc:	1c9a      	adds	r2, r3, #2
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058d6:	b29b      	uxth	r3, r3
 80058d8:	3b02      	subs	r3, #2
 80058da:	b29a      	uxth	r2, r3
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	87da      	strh	r2, [r3, #62]	; 0x3e
 80058e0:	e058      	b.n	8005994 <HAL_SPI_Transmit+0x264>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	330c      	adds	r3, #12
 80058ec:	7812      	ldrb	r2, [r2, #0]
 80058ee:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058f4:	1c5a      	adds	r2, r3, #1
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058fe:	b29b      	uxth	r3, r3
 8005900:	3b01      	subs	r3, #1
 8005902:	b29a      	uxth	r2, r3
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005908:	e044      	b.n	8005994 <HAL_SPI_Transmit+0x264>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	689b      	ldr	r3, [r3, #8]
 8005910:	f003 0302 	and.w	r3, r3, #2
 8005914:	2b02      	cmp	r3, #2
 8005916:	d12b      	bne.n	8005970 <HAL_SPI_Transmit+0x240>
      {
        if (hspi->TxXferCount > 1U)
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800591c:	b29b      	uxth	r3, r3
 800591e:	2b01      	cmp	r3, #1
 8005920:	d912      	bls.n	8005948 <HAL_SPI_Transmit+0x218>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005926:	881a      	ldrh	r2, [r3, #0]
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005932:	1c9a      	adds	r2, r3, #2
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800593c:	b29b      	uxth	r3, r3
 800593e:	3b02      	subs	r3, #2
 8005940:	b29a      	uxth	r2, r3
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005946:	e025      	b.n	8005994 <HAL_SPI_Transmit+0x264>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	330c      	adds	r3, #12
 8005952:	7812      	ldrb	r2, [r2, #0]
 8005954:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800595a:	1c5a      	adds	r2, r3, #1
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005964:	b29b      	uxth	r3, r3
 8005966:	3b01      	subs	r3, #1
 8005968:	b29a      	uxth	r2, r3
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800596e:	e011      	b.n	8005994 <HAL_SPI_Transmit+0x264>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005970:	f7fc fde2 	bl	8002538 <HAL_GetTick>
 8005974:	4602      	mov	r2, r0
 8005976:	69bb      	ldr	r3, [r7, #24]
 8005978:	1ad3      	subs	r3, r2, r3
 800597a:	683a      	ldr	r2, [r7, #0]
 800597c:	429a      	cmp	r2, r3
 800597e:	d803      	bhi.n	8005988 <HAL_SPI_Transmit+0x258>
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005986:	d102      	bne.n	800598e <HAL_SPI_Transmit+0x25e>
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d102      	bne.n	8005994 <HAL_SPI_Transmit+0x264>
        {
          errorcode = HAL_TIMEOUT;
 800598e:	2303      	movs	r3, #3
 8005990:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005992:	e026      	b.n	80059e2 <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005998:	b29b      	uxth	r3, r3
 800599a:	2b00      	cmp	r3, #0
 800599c:	d1b5      	bne.n	800590a <HAL_SPI_Transmit+0x1da>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800599e:	69ba      	ldr	r2, [r7, #24]
 80059a0:	6839      	ldr	r1, [r7, #0]
 80059a2:	68f8      	ldr	r0, [r7, #12]
 80059a4:	f000 fc94 	bl	80062d0 <SPI_EndRxTxTransaction>
 80059a8:	4603      	mov	r3, r0
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d002      	beq.n	80059b4 <HAL_SPI_Transmit+0x284>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	2220      	movs	r2, #32
 80059b2:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	689b      	ldr	r3, [r3, #8]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d10a      	bne.n	80059d2 <HAL_SPI_Transmit+0x2a2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80059bc:	2300      	movs	r3, #0
 80059be:	613b      	str	r3, [r7, #16]
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	68db      	ldr	r3, [r3, #12]
 80059c6:	613b      	str	r3, [r7, #16]
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	689b      	ldr	r3, [r3, #8]
 80059ce:	613b      	str	r3, [r7, #16]
 80059d0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d002      	beq.n	80059e0 <HAL_SPI_Transmit+0x2b0>
  {
    errorcode = HAL_ERROR;
 80059da:	2301      	movs	r3, #1
 80059dc:	77fb      	strb	r3, [r7, #31]
 80059de:	e000      	b.n	80059e2 <HAL_SPI_Transmit+0x2b2>
  }

error:
 80059e0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	2201      	movs	r2, #1
 80059e6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	2200      	movs	r2, #0
 80059ee:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80059f2:	7ffb      	ldrb	r3, [r7, #31]
}
 80059f4:	4618      	mov	r0, r3
 80059f6:	3720      	adds	r7, #32
 80059f8:	46bd      	mov	sp, r7
 80059fa:	bd80      	pop	{r7, pc}

080059fc <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b088      	sub	sp, #32
 8005a00:	af02      	add	r7, sp, #8
 8005a02:	60f8      	str	r0, [r7, #12]
 8005a04:	60b9      	str	r1, [r7, #8]
 8005a06:	603b      	str	r3, [r7, #0]
 8005a08:	4613      	mov	r3, r2
 8005a0a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	685b      	ldr	r3, [r3, #4]
 8005a14:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005a18:	d112      	bne.n	8005a40 <HAL_SPI_Receive+0x44>
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d10e      	bne.n	8005a40 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	2204      	movs	r2, #4
 8005a26:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005a2a:	88fa      	ldrh	r2, [r7, #6]
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	9300      	str	r3, [sp, #0]
 8005a30:	4613      	mov	r3, r2
 8005a32:	68ba      	ldr	r2, [r7, #8]
 8005a34:	68b9      	ldr	r1, [r7, #8]
 8005a36:	68f8      	ldr	r0, [r7, #12]
 8005a38:	f000 f908 	bl	8005c4c <HAL_SPI_TransmitReceive>
 8005a3c:	4603      	mov	r3, r0
 8005a3e:	e101      	b.n	8005c44 <HAL_SPI_Receive+0x248>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005a46:	2b01      	cmp	r3, #1
 8005a48:	d101      	bne.n	8005a4e <HAL_SPI_Receive+0x52>
 8005a4a:	2302      	movs	r3, #2
 8005a4c:	e0fa      	b.n	8005c44 <HAL_SPI_Receive+0x248>
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	2201      	movs	r2, #1
 8005a52:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005a56:	f7fc fd6f 	bl	8002538 <HAL_GetTick>
 8005a5a:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005a62:	b2db      	uxtb	r3, r3
 8005a64:	2b01      	cmp	r3, #1
 8005a66:	d002      	beq.n	8005a6e <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005a68:	2302      	movs	r3, #2
 8005a6a:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005a6c:	e0e1      	b.n	8005c32 <HAL_SPI_Receive+0x236>
  }

  if ((pData == NULL) || (Size == 0U))
 8005a6e:	68bb      	ldr	r3, [r7, #8]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d002      	beq.n	8005a7a <HAL_SPI_Receive+0x7e>
 8005a74:	88fb      	ldrh	r3, [r7, #6]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d102      	bne.n	8005a80 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005a7a:	2301      	movs	r3, #1
 8005a7c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005a7e:	e0d8      	b.n	8005c32 <HAL_SPI_Receive+0x236>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	2204      	movs	r2, #4
 8005a84:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	68ba      	ldr	r2, [r7, #8]
 8005a92:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	88fa      	ldrh	r2, [r7, #6]
 8005a98:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	88fa      	ldrh	r2, [r7, #6]
 8005aa0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	2200      	movs	r2, #0
 8005aae:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	2200      	movs	r2, #0
 8005ac0:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	68db      	ldr	r3, [r3, #12]
 8005ac6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005aca:	d908      	bls.n	8005ade <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	685a      	ldr	r2, [r3, #4]
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005ada:	605a      	str	r2, [r3, #4]
 8005adc:	e007      	b.n	8005aee <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	685a      	ldr	r2, [r3, #4]
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005aec:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	689b      	ldr	r3, [r3, #8]
 8005af2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005af6:	d107      	bne.n	8005b08 <HAL_SPI_Receive+0x10c>
  {
    SPI_1LINE_RX(hspi);
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	681a      	ldr	r2, [r3, #0]
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005b06:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b12:	2b40      	cmp	r3, #64	; 0x40
 8005b14:	d007      	beq.n	8005b26 <HAL_SPI_Receive+0x12a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	681a      	ldr	r2, [r3, #0]
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005b24:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	68db      	ldr	r3, [r3, #12]
 8005b2a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005b2e:	d867      	bhi.n	8005c00 <HAL_SPI_Receive+0x204>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005b30:	e030      	b.n	8005b94 <HAL_SPI_Receive+0x198>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	689b      	ldr	r3, [r3, #8]
 8005b38:	f003 0301 	and.w	r3, r3, #1
 8005b3c:	2b01      	cmp	r3, #1
 8005b3e:	d117      	bne.n	8005b70 <HAL_SPI_Receive+0x174>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f103 020c 	add.w	r2, r3, #12
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b4c:	7812      	ldrb	r2, [r2, #0]
 8005b4e:	b2d2      	uxtb	r2, r2
 8005b50:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b56:	1c5a      	adds	r2, r3, #1
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005b62:	b29b      	uxth	r3, r3
 8005b64:	3b01      	subs	r3, #1
 8005b66:	b29a      	uxth	r2, r3
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005b6e:	e011      	b.n	8005b94 <HAL_SPI_Receive+0x198>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005b70:	f7fc fce2 	bl	8002538 <HAL_GetTick>
 8005b74:	4602      	mov	r2, r0
 8005b76:	693b      	ldr	r3, [r7, #16]
 8005b78:	1ad3      	subs	r3, r2, r3
 8005b7a:	683a      	ldr	r2, [r7, #0]
 8005b7c:	429a      	cmp	r2, r3
 8005b7e:	d803      	bhi.n	8005b88 <HAL_SPI_Receive+0x18c>
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b86:	d102      	bne.n	8005b8e <HAL_SPI_Receive+0x192>
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d102      	bne.n	8005b94 <HAL_SPI_Receive+0x198>
        {
          errorcode = HAL_TIMEOUT;
 8005b8e:	2303      	movs	r3, #3
 8005b90:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005b92:	e04e      	b.n	8005c32 <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005b9a:	b29b      	uxth	r3, r3
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d1c8      	bne.n	8005b32 <HAL_SPI_Receive+0x136>
 8005ba0:	e034      	b.n	8005c0c <HAL_SPI_Receive+0x210>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	689b      	ldr	r3, [r3, #8]
 8005ba8:	f003 0301 	and.w	r3, r3, #1
 8005bac:	2b01      	cmp	r3, #1
 8005bae:	d115      	bne.n	8005bdc <HAL_SPI_Receive+0x1e0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	68da      	ldr	r2, [r3, #12]
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bba:	b292      	uxth	r2, r2
 8005bbc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bc2:	1c9a      	adds	r2, r3, #2
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005bce:	b29b      	uxth	r3, r3
 8005bd0:	3b01      	subs	r3, #1
 8005bd2:	b29a      	uxth	r2, r3
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005bda:	e011      	b.n	8005c00 <HAL_SPI_Receive+0x204>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005bdc:	f7fc fcac 	bl	8002538 <HAL_GetTick>
 8005be0:	4602      	mov	r2, r0
 8005be2:	693b      	ldr	r3, [r7, #16]
 8005be4:	1ad3      	subs	r3, r2, r3
 8005be6:	683a      	ldr	r2, [r7, #0]
 8005be8:	429a      	cmp	r2, r3
 8005bea:	d803      	bhi.n	8005bf4 <HAL_SPI_Receive+0x1f8>
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bf2:	d102      	bne.n	8005bfa <HAL_SPI_Receive+0x1fe>
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d102      	bne.n	8005c00 <HAL_SPI_Receive+0x204>
        {
          errorcode = HAL_TIMEOUT;
 8005bfa:	2303      	movs	r3, #3
 8005bfc:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005bfe:	e018      	b.n	8005c32 <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005c06:	b29b      	uxth	r3, r3
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d1ca      	bne.n	8005ba2 <HAL_SPI_Receive+0x1a6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005c0c:	693a      	ldr	r2, [r7, #16]
 8005c0e:	6839      	ldr	r1, [r7, #0]
 8005c10:	68f8      	ldr	r0, [r7, #12]
 8005c12:	f000 fb05 	bl	8006220 <SPI_EndRxTransaction>
 8005c16:	4603      	mov	r3, r0
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d002      	beq.n	8005c22 <HAL_SPI_Receive+0x226>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	2220      	movs	r2, #32
 8005c20:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d002      	beq.n	8005c30 <HAL_SPI_Receive+0x234>
  {
    errorcode = HAL_ERROR;
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	75fb      	strb	r3, [r7, #23]
 8005c2e:	e000      	b.n	8005c32 <HAL_SPI_Receive+0x236>
  }

error :
 8005c30:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	2201      	movs	r2, #1
 8005c36:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005c42:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c44:	4618      	mov	r0, r3
 8005c46:	3718      	adds	r7, #24
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	bd80      	pop	{r7, pc}

08005c4c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b08a      	sub	sp, #40	; 0x28
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	60f8      	str	r0, [r7, #12]
 8005c54:	60b9      	str	r1, [r7, #8]
 8005c56:	607a      	str	r2, [r7, #4]
 8005c58:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005c5a:	2301      	movs	r3, #1
 8005c5c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005c5e:	2300      	movs	r3, #0
 8005c60:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005c6a:	2b01      	cmp	r3, #1
 8005c6c:	d101      	bne.n	8005c72 <HAL_SPI_TransmitReceive+0x26>
 8005c6e:	2302      	movs	r3, #2
 8005c70:	e1fb      	b.n	800606a <HAL_SPI_TransmitReceive+0x41e>
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	2201      	movs	r2, #1
 8005c76:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005c7a:	f7fc fc5d 	bl	8002538 <HAL_GetTick>
 8005c7e:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005c86:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	685b      	ldr	r3, [r3, #4]
 8005c8c:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8005c8e:	887b      	ldrh	r3, [r7, #2]
 8005c90:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8005c92:	887b      	ldrh	r3, [r7, #2]
 8005c94:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005c96:	7efb      	ldrb	r3, [r7, #27]
 8005c98:	2b01      	cmp	r3, #1
 8005c9a:	d00e      	beq.n	8005cba <HAL_SPI_TransmitReceive+0x6e>
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005ca2:	d106      	bne.n	8005cb2 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	689b      	ldr	r3, [r3, #8]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d102      	bne.n	8005cb2 <HAL_SPI_TransmitReceive+0x66>
 8005cac:	7efb      	ldrb	r3, [r7, #27]
 8005cae:	2b04      	cmp	r3, #4
 8005cb0:	d003      	beq.n	8005cba <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8005cb2:	2302      	movs	r3, #2
 8005cb4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005cb8:	e1cd      	b.n	8006056 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005cba:	68bb      	ldr	r3, [r7, #8]
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d005      	beq.n	8005ccc <HAL_SPI_TransmitReceive+0x80>
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d002      	beq.n	8005ccc <HAL_SPI_TransmitReceive+0x80>
 8005cc6:	887b      	ldrh	r3, [r7, #2]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d103      	bne.n	8005cd4 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8005ccc:	2301      	movs	r3, #1
 8005cce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005cd2:	e1c0      	b.n	8006056 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005cda:	b2db      	uxtb	r3, r3
 8005cdc:	2b04      	cmp	r3, #4
 8005cde:	d003      	beq.n	8005ce8 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	2205      	movs	r2, #5
 8005ce4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	2200      	movs	r2, #0
 8005cec:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	687a      	ldr	r2, [r7, #4]
 8005cf2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	887a      	ldrh	r2, [r7, #2]
 8005cf8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	887a      	ldrh	r2, [r7, #2]
 8005d00:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	68ba      	ldr	r2, [r7, #8]
 8005d08:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	887a      	ldrh	r2, [r7, #2]
 8005d0e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	887a      	ldrh	r2, [r7, #2]
 8005d14:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	2200      	movs	r2, #0
 8005d1a:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	68db      	ldr	r3, [r3, #12]
 8005d26:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005d2a:	d802      	bhi.n	8005d32 <HAL_SPI_TransmitReceive+0xe6>
 8005d2c:	8a3b      	ldrh	r3, [r7, #16]
 8005d2e:	2b01      	cmp	r3, #1
 8005d30:	d908      	bls.n	8005d44 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	685a      	ldr	r2, [r3, #4]
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005d40:	605a      	str	r2, [r3, #4]
 8005d42:	e007      	b.n	8005d54 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	685a      	ldr	r2, [r3, #4]
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005d52:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d5e:	2b40      	cmp	r3, #64	; 0x40
 8005d60:	d007      	beq.n	8005d72 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	681a      	ldr	r2, [r3, #0]
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005d70:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	68db      	ldr	r3, [r3, #12]
 8005d76:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005d7a:	d97c      	bls.n	8005e76 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	685b      	ldr	r3, [r3, #4]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d002      	beq.n	8005d8a <HAL_SPI_TransmitReceive+0x13e>
 8005d84:	8a7b      	ldrh	r3, [r7, #18]
 8005d86:	2b01      	cmp	r3, #1
 8005d88:	d169      	bne.n	8005e5e <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d8e:	881a      	ldrh	r2, [r3, #0]
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d9a:	1c9a      	adds	r2, r3, #2
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005da4:	b29b      	uxth	r3, r3
 8005da6:	3b01      	subs	r3, #1
 8005da8:	b29a      	uxth	r2, r3
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005dae:	e056      	b.n	8005e5e <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	689b      	ldr	r3, [r3, #8]
 8005db6:	f003 0302 	and.w	r3, r3, #2
 8005dba:	2b02      	cmp	r3, #2
 8005dbc:	d11b      	bne.n	8005df6 <HAL_SPI_TransmitReceive+0x1aa>
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005dc2:	b29b      	uxth	r3, r3
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d016      	beq.n	8005df6 <HAL_SPI_TransmitReceive+0x1aa>
 8005dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dca:	2b01      	cmp	r3, #1
 8005dcc:	d113      	bne.n	8005df6 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dd2:	881a      	ldrh	r2, [r3, #0]
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dde:	1c9a      	adds	r2, r3, #2
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005de8:	b29b      	uxth	r3, r3
 8005dea:	3b01      	subs	r3, #1
 8005dec:	b29a      	uxth	r2, r3
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005df2:	2300      	movs	r3, #0
 8005df4:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	689b      	ldr	r3, [r3, #8]
 8005dfc:	f003 0301 	and.w	r3, r3, #1
 8005e00:	2b01      	cmp	r3, #1
 8005e02:	d11c      	bne.n	8005e3e <HAL_SPI_TransmitReceive+0x1f2>
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005e0a:	b29b      	uxth	r3, r3
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d016      	beq.n	8005e3e <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	68da      	ldr	r2, [r3, #12]
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e1a:	b292      	uxth	r2, r2
 8005e1c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e22:	1c9a      	adds	r2, r3, #2
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005e2e:	b29b      	uxth	r3, r3
 8005e30:	3b01      	subs	r3, #1
 8005e32:	b29a      	uxth	r2, r3
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005e3e:	f7fc fb7b 	bl	8002538 <HAL_GetTick>
 8005e42:	4602      	mov	r2, r0
 8005e44:	69fb      	ldr	r3, [r7, #28]
 8005e46:	1ad3      	subs	r3, r2, r3
 8005e48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e4a:	429a      	cmp	r2, r3
 8005e4c:	d807      	bhi.n	8005e5e <HAL_SPI_TransmitReceive+0x212>
 8005e4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e54:	d003      	beq.n	8005e5e <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8005e56:	2303      	movs	r3, #3
 8005e58:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005e5c:	e0fb      	b.n	8006056 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e62:	b29b      	uxth	r3, r3
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d1a3      	bne.n	8005db0 <HAL_SPI_TransmitReceive+0x164>
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005e6e:	b29b      	uxth	r3, r3
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d19d      	bne.n	8005db0 <HAL_SPI_TransmitReceive+0x164>
 8005e74:	e0df      	b.n	8006036 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	685b      	ldr	r3, [r3, #4]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d003      	beq.n	8005e86 <HAL_SPI_TransmitReceive+0x23a>
 8005e7e:	8a7b      	ldrh	r3, [r7, #18]
 8005e80:	2b01      	cmp	r3, #1
 8005e82:	f040 80cb 	bne.w	800601c <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e8a:	b29b      	uxth	r3, r3
 8005e8c:	2b01      	cmp	r3, #1
 8005e8e:	d912      	bls.n	8005eb6 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e94:	881a      	ldrh	r2, [r3, #0]
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ea0:	1c9a      	adds	r2, r3, #2
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005eaa:	b29b      	uxth	r3, r3
 8005eac:	3b02      	subs	r3, #2
 8005eae:	b29a      	uxth	r2, r3
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005eb4:	e0b2      	b.n	800601c <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	330c      	adds	r3, #12
 8005ec0:	7812      	ldrb	r2, [r2, #0]
 8005ec2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ec8:	1c5a      	adds	r2, r3, #1
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ed2:	b29b      	uxth	r3, r3
 8005ed4:	3b01      	subs	r3, #1
 8005ed6:	b29a      	uxth	r2, r3
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005edc:	e09e      	b.n	800601c <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	689b      	ldr	r3, [r3, #8]
 8005ee4:	f003 0302 	and.w	r3, r3, #2
 8005ee8:	2b02      	cmp	r3, #2
 8005eea:	d134      	bne.n	8005f56 <HAL_SPI_TransmitReceive+0x30a>
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ef0:	b29b      	uxth	r3, r3
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d02f      	beq.n	8005f56 <HAL_SPI_TransmitReceive+0x30a>
 8005ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ef8:	2b01      	cmp	r3, #1
 8005efa:	d12c      	bne.n	8005f56 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f00:	b29b      	uxth	r3, r3
 8005f02:	2b01      	cmp	r3, #1
 8005f04:	d912      	bls.n	8005f2c <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f0a:	881a      	ldrh	r2, [r3, #0]
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f16:	1c9a      	adds	r2, r3, #2
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f20:	b29b      	uxth	r3, r3
 8005f22:	3b02      	subs	r3, #2
 8005f24:	b29a      	uxth	r2, r3
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005f2a:	e012      	b.n	8005f52 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	330c      	adds	r3, #12
 8005f36:	7812      	ldrb	r2, [r2, #0]
 8005f38:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f3e:	1c5a      	adds	r2, r3, #1
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f48:	b29b      	uxth	r3, r3
 8005f4a:	3b01      	subs	r3, #1
 8005f4c:	b29a      	uxth	r2, r3
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005f52:	2300      	movs	r3, #0
 8005f54:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	689b      	ldr	r3, [r3, #8]
 8005f5c:	f003 0301 	and.w	r3, r3, #1
 8005f60:	2b01      	cmp	r3, #1
 8005f62:	d148      	bne.n	8005ff6 <HAL_SPI_TransmitReceive+0x3aa>
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005f6a:	b29b      	uxth	r3, r3
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d042      	beq.n	8005ff6 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005f76:	b29b      	uxth	r3, r3
 8005f78:	2b01      	cmp	r3, #1
 8005f7a:	d923      	bls.n	8005fc4 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	68da      	ldr	r2, [r3, #12]
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f86:	b292      	uxth	r2, r2
 8005f88:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f8e:	1c9a      	adds	r2, r3, #2
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005f9a:	b29b      	uxth	r3, r3
 8005f9c:	3b02      	subs	r3, #2
 8005f9e:	b29a      	uxth	r2, r3
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005fac:	b29b      	uxth	r3, r3
 8005fae:	2b01      	cmp	r3, #1
 8005fb0:	d81f      	bhi.n	8005ff2 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	685a      	ldr	r2, [r3, #4]
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005fc0:	605a      	str	r2, [r3, #4]
 8005fc2:	e016      	b.n	8005ff2 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f103 020c 	add.w	r2, r3, #12
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fd0:	7812      	ldrb	r2, [r2, #0]
 8005fd2:	b2d2      	uxtb	r2, r2
 8005fd4:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fda:	1c5a      	adds	r2, r3, #1
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005fe6:	b29b      	uxth	r3, r3
 8005fe8:	3b01      	subs	r3, #1
 8005fea:	b29a      	uxth	r2, r3
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005ff6:	f7fc fa9f 	bl	8002538 <HAL_GetTick>
 8005ffa:	4602      	mov	r2, r0
 8005ffc:	69fb      	ldr	r3, [r7, #28]
 8005ffe:	1ad3      	subs	r3, r2, r3
 8006000:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006002:	429a      	cmp	r2, r3
 8006004:	d803      	bhi.n	800600e <HAL_SPI_TransmitReceive+0x3c2>
 8006006:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006008:	f1b3 3fff 	cmp.w	r3, #4294967295
 800600c:	d102      	bne.n	8006014 <HAL_SPI_TransmitReceive+0x3c8>
 800600e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006010:	2b00      	cmp	r3, #0
 8006012:	d103      	bne.n	800601c <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8006014:	2303      	movs	r3, #3
 8006016:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800601a:	e01c      	b.n	8006056 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006020:	b29b      	uxth	r3, r3
 8006022:	2b00      	cmp	r3, #0
 8006024:	f47f af5b 	bne.w	8005ede <HAL_SPI_TransmitReceive+0x292>
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800602e:	b29b      	uxth	r3, r3
 8006030:	2b00      	cmp	r3, #0
 8006032:	f47f af54 	bne.w	8005ede <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006036:	69fa      	ldr	r2, [r7, #28]
 8006038:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800603a:	68f8      	ldr	r0, [r7, #12]
 800603c:	f000 f948 	bl	80062d0 <SPI_EndRxTxTransaction>
 8006040:	4603      	mov	r3, r0
 8006042:	2b00      	cmp	r3, #0
 8006044:	d006      	beq.n	8006054 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8006046:	2301      	movs	r3, #1
 8006048:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	2220      	movs	r2, #32
 8006050:	661a      	str	r2, [r3, #96]	; 0x60
 8006052:	e000      	b.n	8006056 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8006054:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	2201      	movs	r2, #1
 800605a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	2200      	movs	r2, #0
 8006062:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006066:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800606a:	4618      	mov	r0, r3
 800606c:	3728      	adds	r7, #40	; 0x28
 800606e:	46bd      	mov	sp, r7
 8006070:	bd80      	pop	{r7, pc}

08006072 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006072:	b580      	push	{r7, lr}
 8006074:	b084      	sub	sp, #16
 8006076:	af00      	add	r7, sp, #0
 8006078:	60f8      	str	r0, [r7, #12]
 800607a:	60b9      	str	r1, [r7, #8]
 800607c:	603b      	str	r3, [r7, #0]
 800607e:	4613      	mov	r3, r2
 8006080:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006082:	e04c      	b.n	800611e <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	f1b3 3fff 	cmp.w	r3, #4294967295
 800608a:	d048      	beq.n	800611e <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800608c:	f7fc fa54 	bl	8002538 <HAL_GetTick>
 8006090:	4602      	mov	r2, r0
 8006092:	69bb      	ldr	r3, [r7, #24]
 8006094:	1ad3      	subs	r3, r2, r3
 8006096:	683a      	ldr	r2, [r7, #0]
 8006098:	429a      	cmp	r2, r3
 800609a:	d902      	bls.n	80060a2 <SPI_WaitFlagStateUntilTimeout+0x30>
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d13d      	bne.n	800611e <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	685a      	ldr	r2, [r3, #4]
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80060b0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	685b      	ldr	r3, [r3, #4]
 80060b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80060ba:	d111      	bne.n	80060e0 <SPI_WaitFlagStateUntilTimeout+0x6e>
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	689b      	ldr	r3, [r3, #8]
 80060c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80060c4:	d004      	beq.n	80060d0 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	689b      	ldr	r3, [r3, #8]
 80060ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80060ce:	d107      	bne.n	80060e0 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	681a      	ldr	r2, [r3, #0]
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80060de:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80060e8:	d10f      	bne.n	800610a <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	681a      	ldr	r2, [r3, #0]
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80060f8:	601a      	str	r2, [r3, #0]
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	681a      	ldr	r2, [r3, #0]
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006108:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	2201      	movs	r2, #1
 800610e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	2200      	movs	r2, #0
 8006116:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800611a:	2303      	movs	r3, #3
 800611c:	e00f      	b.n	800613e <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	689a      	ldr	r2, [r3, #8]
 8006124:	68bb      	ldr	r3, [r7, #8]
 8006126:	4013      	ands	r3, r2
 8006128:	68ba      	ldr	r2, [r7, #8]
 800612a:	429a      	cmp	r2, r3
 800612c:	bf0c      	ite	eq
 800612e:	2301      	moveq	r3, #1
 8006130:	2300      	movne	r3, #0
 8006132:	b2db      	uxtb	r3, r3
 8006134:	461a      	mov	r2, r3
 8006136:	79fb      	ldrb	r3, [r7, #7]
 8006138:	429a      	cmp	r2, r3
 800613a:	d1a3      	bne.n	8006084 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800613c:	2300      	movs	r3, #0
}
 800613e:	4618      	mov	r0, r3
 8006140:	3710      	adds	r7, #16
 8006142:	46bd      	mov	sp, r7
 8006144:	bd80      	pop	{r7, pc}

08006146 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006146:	b580      	push	{r7, lr}
 8006148:	b084      	sub	sp, #16
 800614a:	af00      	add	r7, sp, #0
 800614c:	60f8      	str	r0, [r7, #12]
 800614e:	60b9      	str	r1, [r7, #8]
 8006150:	607a      	str	r2, [r7, #4]
 8006152:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 8006154:	e057      	b.n	8006206 <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006156:	68bb      	ldr	r3, [r7, #8]
 8006158:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800615c:	d106      	bne.n	800616c <SPI_WaitFifoStateUntilTimeout+0x26>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d103      	bne.n	800616c <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	330c      	adds	r3, #12
 800616a:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006172:	d048      	beq.n	8006206 <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8006174:	f7fc f9e0 	bl	8002538 <HAL_GetTick>
 8006178:	4602      	mov	r2, r0
 800617a:	69bb      	ldr	r3, [r7, #24]
 800617c:	1ad3      	subs	r3, r2, r3
 800617e:	683a      	ldr	r2, [r7, #0]
 8006180:	429a      	cmp	r2, r3
 8006182:	d902      	bls.n	800618a <SPI_WaitFifoStateUntilTimeout+0x44>
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d13d      	bne.n	8006206 <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	685a      	ldr	r2, [r3, #4]
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006198:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	685b      	ldr	r3, [r3, #4]
 800619e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80061a2:	d111      	bne.n	80061c8 <SPI_WaitFifoStateUntilTimeout+0x82>
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	689b      	ldr	r3, [r3, #8]
 80061a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80061ac:	d004      	beq.n	80061b8 <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	689b      	ldr	r3, [r3, #8]
 80061b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061b6:	d107      	bne.n	80061c8 <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	681a      	ldr	r2, [r3, #0]
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80061c6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80061d0:	d10f      	bne.n	80061f2 <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	681a      	ldr	r2, [r3, #0]
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80061e0:	601a      	str	r2, [r3, #0]
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	681a      	ldr	r2, [r3, #0]
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80061f0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	2201      	movs	r2, #1
 80061f6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	2200      	movs	r2, #0
 80061fe:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006202:	2303      	movs	r3, #3
 8006204:	e008      	b.n	8006218 <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	689a      	ldr	r2, [r3, #8]
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	4013      	ands	r3, r2
 8006210:	687a      	ldr	r2, [r7, #4]
 8006212:	429a      	cmp	r2, r3
 8006214:	d19f      	bne.n	8006156 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8006216:	2300      	movs	r3, #0
}
 8006218:	4618      	mov	r0, r3
 800621a:	3710      	adds	r7, #16
 800621c:	46bd      	mov	sp, r7
 800621e:	bd80      	pop	{r7, pc}

08006220 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b086      	sub	sp, #24
 8006224:	af02      	add	r7, sp, #8
 8006226:	60f8      	str	r0, [r7, #12]
 8006228:	60b9      	str	r1, [r7, #8]
 800622a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	685b      	ldr	r3, [r3, #4]
 8006230:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006234:	d111      	bne.n	800625a <SPI_EndRxTransaction+0x3a>
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	689b      	ldr	r3, [r3, #8]
 800623a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800623e:	d004      	beq.n	800624a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	689b      	ldr	r3, [r3, #8]
 8006244:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006248:	d107      	bne.n	800625a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	681a      	ldr	r2, [r3, #0]
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006258:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	9300      	str	r3, [sp, #0]
 800625e:	68bb      	ldr	r3, [r7, #8]
 8006260:	2200      	movs	r2, #0
 8006262:	2180      	movs	r1, #128	; 0x80
 8006264:	68f8      	ldr	r0, [r7, #12]
 8006266:	f7ff ff04 	bl	8006072 <SPI_WaitFlagStateUntilTimeout>
 800626a:	4603      	mov	r3, r0
 800626c:	2b00      	cmp	r3, #0
 800626e:	d007      	beq.n	8006280 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006274:	f043 0220 	orr.w	r2, r3, #32
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800627c:	2303      	movs	r3, #3
 800627e:	e023      	b.n	80062c8 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	685b      	ldr	r3, [r3, #4]
 8006284:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006288:	d11d      	bne.n	80062c6 <SPI_EndRxTransaction+0xa6>
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	689b      	ldr	r3, [r3, #8]
 800628e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006292:	d004      	beq.n	800629e <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	689b      	ldr	r3, [r3, #8]
 8006298:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800629c:	d113      	bne.n	80062c6 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	9300      	str	r3, [sp, #0]
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	2200      	movs	r2, #0
 80062a6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80062aa:	68f8      	ldr	r0, [r7, #12]
 80062ac:	f7ff ff4b 	bl	8006146 <SPI_WaitFifoStateUntilTimeout>
 80062b0:	4603      	mov	r3, r0
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d007      	beq.n	80062c6 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80062ba:	f043 0220 	orr.w	r2, r3, #32
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80062c2:	2303      	movs	r3, #3
 80062c4:	e000      	b.n	80062c8 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80062c6:	2300      	movs	r3, #0
}
 80062c8:	4618      	mov	r0, r3
 80062ca:	3710      	adds	r7, #16
 80062cc:	46bd      	mov	sp, r7
 80062ce:	bd80      	pop	{r7, pc}

080062d0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b086      	sub	sp, #24
 80062d4:	af02      	add	r7, sp, #8
 80062d6:	60f8      	str	r0, [r7, #12]
 80062d8:	60b9      	str	r1, [r7, #8]
 80062da:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	9300      	str	r3, [sp, #0]
 80062e0:	68bb      	ldr	r3, [r7, #8]
 80062e2:	2200      	movs	r2, #0
 80062e4:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80062e8:	68f8      	ldr	r0, [r7, #12]
 80062ea:	f7ff ff2c 	bl	8006146 <SPI_WaitFifoStateUntilTimeout>
 80062ee:	4603      	mov	r3, r0
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d007      	beq.n	8006304 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80062f8:	f043 0220 	orr.w	r2, r3, #32
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006300:	2303      	movs	r3, #3
 8006302:	e027      	b.n	8006354 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	9300      	str	r3, [sp, #0]
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	2200      	movs	r2, #0
 800630c:	2180      	movs	r1, #128	; 0x80
 800630e:	68f8      	ldr	r0, [r7, #12]
 8006310:	f7ff feaf 	bl	8006072 <SPI_WaitFlagStateUntilTimeout>
 8006314:	4603      	mov	r3, r0
 8006316:	2b00      	cmp	r3, #0
 8006318:	d007      	beq.n	800632a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800631e:	f043 0220 	orr.w	r2, r3, #32
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006326:	2303      	movs	r3, #3
 8006328:	e014      	b.n	8006354 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	9300      	str	r3, [sp, #0]
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	2200      	movs	r2, #0
 8006332:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006336:	68f8      	ldr	r0, [r7, #12]
 8006338:	f7ff ff05 	bl	8006146 <SPI_WaitFifoStateUntilTimeout>
 800633c:	4603      	mov	r3, r0
 800633e:	2b00      	cmp	r3, #0
 8006340:	d007      	beq.n	8006352 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006346:	f043 0220 	orr.w	r2, r3, #32
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800634e:	2303      	movs	r3, #3
 8006350:	e000      	b.n	8006354 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006352:	2300      	movs	r3, #0
}
 8006354:	4618      	mov	r0, r3
 8006356:	3710      	adds	r7, #16
 8006358:	46bd      	mov	sp, r7
 800635a:	bd80      	pop	{r7, pc}

0800635c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800635c:	b580      	push	{r7, lr}
 800635e:	b082      	sub	sp, #8
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d101      	bne.n	800636e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800636a:	2301      	movs	r3, #1
 800636c:	e01d      	b.n	80063aa <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006374:	b2db      	uxtb	r3, r3
 8006376:	2b00      	cmp	r3, #0
 8006378:	d106      	bne.n	8006388 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2200      	movs	r2, #0
 800637e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006382:	6878      	ldr	r0, [r7, #4]
 8006384:	f000 f815 	bl	80063b2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2202      	movs	r2, #2
 800638c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681a      	ldr	r2, [r3, #0]
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	3304      	adds	r3, #4
 8006398:	4619      	mov	r1, r3
 800639a:	4610      	mov	r0, r2
 800639c:	f000 f986 	bl	80066ac <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2201      	movs	r2, #1
 80063a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80063a8:	2300      	movs	r3, #0
}
 80063aa:	4618      	mov	r0, r3
 80063ac:	3708      	adds	r7, #8
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bd80      	pop	{r7, pc}

080063b2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80063b2:	b480      	push	{r7}
 80063b4:	b083      	sub	sp, #12
 80063b6:	af00      	add	r7, sp, #0
 80063b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80063ba:	bf00      	nop
 80063bc:	370c      	adds	r7, #12
 80063be:	46bd      	mov	sp, r7
 80063c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c4:	4770      	bx	lr
	...

080063c8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80063c8:	b480      	push	{r7}
 80063ca:	b085      	sub	sp, #20
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	68da      	ldr	r2, [r3, #12]
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f042 0201 	orr.w	r2, r2, #1
 80063de:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	689a      	ldr	r2, [r3, #8]
 80063e6:	4b0c      	ldr	r3, [pc, #48]	; (8006418 <HAL_TIM_Base_Start_IT+0x50>)
 80063e8:	4013      	ands	r3, r2
 80063ea:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	2b06      	cmp	r3, #6
 80063f0:	d00b      	beq.n	800640a <HAL_TIM_Base_Start_IT+0x42>
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80063f8:	d007      	beq.n	800640a <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	681a      	ldr	r2, [r3, #0]
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f042 0201 	orr.w	r2, r2, #1
 8006408:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800640a:	2300      	movs	r3, #0
}
 800640c:	4618      	mov	r0, r3
 800640e:	3714      	adds	r7, #20
 8006410:	46bd      	mov	sp, r7
 8006412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006416:	4770      	bx	lr
 8006418:	00010007 	.word	0x00010007

0800641c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b082      	sub	sp, #8
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	691b      	ldr	r3, [r3, #16]
 800642a:	f003 0302 	and.w	r3, r3, #2
 800642e:	2b02      	cmp	r3, #2
 8006430:	d122      	bne.n	8006478 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	68db      	ldr	r3, [r3, #12]
 8006438:	f003 0302 	and.w	r3, r3, #2
 800643c:	2b02      	cmp	r3, #2
 800643e:	d11b      	bne.n	8006478 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f06f 0202 	mvn.w	r2, #2
 8006448:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2201      	movs	r2, #1
 800644e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	699b      	ldr	r3, [r3, #24]
 8006456:	f003 0303 	and.w	r3, r3, #3
 800645a:	2b00      	cmp	r3, #0
 800645c:	d003      	beq.n	8006466 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800645e:	6878      	ldr	r0, [r7, #4]
 8006460:	f000 f905 	bl	800666e <HAL_TIM_IC_CaptureCallback>
 8006464:	e005      	b.n	8006472 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006466:	6878      	ldr	r0, [r7, #4]
 8006468:	f000 f8f7 	bl	800665a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800646c:	6878      	ldr	r0, [r7, #4]
 800646e:	f000 f908 	bl	8006682 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2200      	movs	r2, #0
 8006476:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	691b      	ldr	r3, [r3, #16]
 800647e:	f003 0304 	and.w	r3, r3, #4
 8006482:	2b04      	cmp	r3, #4
 8006484:	d122      	bne.n	80064cc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	68db      	ldr	r3, [r3, #12]
 800648c:	f003 0304 	and.w	r3, r3, #4
 8006490:	2b04      	cmp	r3, #4
 8006492:	d11b      	bne.n	80064cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f06f 0204 	mvn.w	r2, #4
 800649c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2202      	movs	r2, #2
 80064a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	699b      	ldr	r3, [r3, #24]
 80064aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d003      	beq.n	80064ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064b2:	6878      	ldr	r0, [r7, #4]
 80064b4:	f000 f8db 	bl	800666e <HAL_TIM_IC_CaptureCallback>
 80064b8:	e005      	b.n	80064c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064ba:	6878      	ldr	r0, [r7, #4]
 80064bc:	f000 f8cd 	bl	800665a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064c0:	6878      	ldr	r0, [r7, #4]
 80064c2:	f000 f8de 	bl	8006682 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2200      	movs	r2, #0
 80064ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	691b      	ldr	r3, [r3, #16]
 80064d2:	f003 0308 	and.w	r3, r3, #8
 80064d6:	2b08      	cmp	r3, #8
 80064d8:	d122      	bne.n	8006520 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	68db      	ldr	r3, [r3, #12]
 80064e0:	f003 0308 	and.w	r3, r3, #8
 80064e4:	2b08      	cmp	r3, #8
 80064e6:	d11b      	bne.n	8006520 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f06f 0208 	mvn.w	r2, #8
 80064f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2204      	movs	r2, #4
 80064f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	69db      	ldr	r3, [r3, #28]
 80064fe:	f003 0303 	and.w	r3, r3, #3
 8006502:	2b00      	cmp	r3, #0
 8006504:	d003      	beq.n	800650e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006506:	6878      	ldr	r0, [r7, #4]
 8006508:	f000 f8b1 	bl	800666e <HAL_TIM_IC_CaptureCallback>
 800650c:	e005      	b.n	800651a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800650e:	6878      	ldr	r0, [r7, #4]
 8006510:	f000 f8a3 	bl	800665a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006514:	6878      	ldr	r0, [r7, #4]
 8006516:	f000 f8b4 	bl	8006682 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2200      	movs	r2, #0
 800651e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	691b      	ldr	r3, [r3, #16]
 8006526:	f003 0310 	and.w	r3, r3, #16
 800652a:	2b10      	cmp	r3, #16
 800652c:	d122      	bne.n	8006574 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	68db      	ldr	r3, [r3, #12]
 8006534:	f003 0310 	and.w	r3, r3, #16
 8006538:	2b10      	cmp	r3, #16
 800653a:	d11b      	bne.n	8006574 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f06f 0210 	mvn.w	r2, #16
 8006544:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2208      	movs	r2, #8
 800654a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	69db      	ldr	r3, [r3, #28]
 8006552:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006556:	2b00      	cmp	r3, #0
 8006558:	d003      	beq.n	8006562 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	f000 f887 	bl	800666e <HAL_TIM_IC_CaptureCallback>
 8006560:	e005      	b.n	800656e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006562:	6878      	ldr	r0, [r7, #4]
 8006564:	f000 f879 	bl	800665a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006568:	6878      	ldr	r0, [r7, #4]
 800656a:	f000 f88a 	bl	8006682 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	2200      	movs	r2, #0
 8006572:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	691b      	ldr	r3, [r3, #16]
 800657a:	f003 0301 	and.w	r3, r3, #1
 800657e:	2b01      	cmp	r3, #1
 8006580:	d10e      	bne.n	80065a0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	68db      	ldr	r3, [r3, #12]
 8006588:	f003 0301 	and.w	r3, r3, #1
 800658c:	2b01      	cmp	r3, #1
 800658e:	d107      	bne.n	80065a0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f06f 0201 	mvn.w	r2, #1
 8006598:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800659a:	6878      	ldr	r0, [r7, #4]
 800659c:	f7fa fd94 	bl	80010c8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	691b      	ldr	r3, [r3, #16]
 80065a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065aa:	2b80      	cmp	r3, #128	; 0x80
 80065ac:	d10e      	bne.n	80065cc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	68db      	ldr	r3, [r3, #12]
 80065b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065b8:	2b80      	cmp	r3, #128	; 0x80
 80065ba:	d107      	bne.n	80065cc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80065c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80065c6:	6878      	ldr	r0, [r7, #4]
 80065c8:	f000 f8de 	bl	8006788 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	691b      	ldr	r3, [r3, #16]
 80065d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80065da:	d10e      	bne.n	80065fa <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	68db      	ldr	r3, [r3, #12]
 80065e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065e6:	2b80      	cmp	r3, #128	; 0x80
 80065e8:	d107      	bne.n	80065fa <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80065f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80065f4:	6878      	ldr	r0, [r7, #4]
 80065f6:	f000 f8d1 	bl	800679c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	691b      	ldr	r3, [r3, #16]
 8006600:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006604:	2b40      	cmp	r3, #64	; 0x40
 8006606:	d10e      	bne.n	8006626 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	68db      	ldr	r3, [r3, #12]
 800660e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006612:	2b40      	cmp	r3, #64	; 0x40
 8006614:	d107      	bne.n	8006626 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800661e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006620:	6878      	ldr	r0, [r7, #4]
 8006622:	f000 f838 	bl	8006696 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	691b      	ldr	r3, [r3, #16]
 800662c:	f003 0320 	and.w	r3, r3, #32
 8006630:	2b20      	cmp	r3, #32
 8006632:	d10e      	bne.n	8006652 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	68db      	ldr	r3, [r3, #12]
 800663a:	f003 0320 	and.w	r3, r3, #32
 800663e:	2b20      	cmp	r3, #32
 8006640:	d107      	bne.n	8006652 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f06f 0220 	mvn.w	r2, #32
 800664a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800664c:	6878      	ldr	r0, [r7, #4]
 800664e:	f000 f891 	bl	8006774 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006652:	bf00      	nop
 8006654:	3708      	adds	r7, #8
 8006656:	46bd      	mov	sp, r7
 8006658:	bd80      	pop	{r7, pc}

0800665a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800665a:	b480      	push	{r7}
 800665c:	b083      	sub	sp, #12
 800665e:	af00      	add	r7, sp, #0
 8006660:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006662:	bf00      	nop
 8006664:	370c      	adds	r7, #12
 8006666:	46bd      	mov	sp, r7
 8006668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666c:	4770      	bx	lr

0800666e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800666e:	b480      	push	{r7}
 8006670:	b083      	sub	sp, #12
 8006672:	af00      	add	r7, sp, #0
 8006674:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006676:	bf00      	nop
 8006678:	370c      	adds	r7, #12
 800667a:	46bd      	mov	sp, r7
 800667c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006680:	4770      	bx	lr

08006682 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006682:	b480      	push	{r7}
 8006684:	b083      	sub	sp, #12
 8006686:	af00      	add	r7, sp, #0
 8006688:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800668a:	bf00      	nop
 800668c:	370c      	adds	r7, #12
 800668e:	46bd      	mov	sp, r7
 8006690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006694:	4770      	bx	lr

08006696 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006696:	b480      	push	{r7}
 8006698:	b083      	sub	sp, #12
 800669a:	af00      	add	r7, sp, #0
 800669c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800669e:	bf00      	nop
 80066a0:	370c      	adds	r7, #12
 80066a2:	46bd      	mov	sp, r7
 80066a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a8:	4770      	bx	lr
	...

080066ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80066ac:	b480      	push	{r7}
 80066ae:	b085      	sub	sp, #20
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
 80066b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	4a2a      	ldr	r2, [pc, #168]	; (8006768 <TIM_Base_SetConfig+0xbc>)
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d003      	beq.n	80066cc <TIM_Base_SetConfig+0x20>
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066ca:	d108      	bne.n	80066de <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	685b      	ldr	r3, [r3, #4]
 80066d8:	68fa      	ldr	r2, [r7, #12]
 80066da:	4313      	orrs	r3, r2
 80066dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	4a21      	ldr	r2, [pc, #132]	; (8006768 <TIM_Base_SetConfig+0xbc>)
 80066e2:	4293      	cmp	r3, r2
 80066e4:	d00b      	beq.n	80066fe <TIM_Base_SetConfig+0x52>
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066ec:	d007      	beq.n	80066fe <TIM_Base_SetConfig+0x52>
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	4a1e      	ldr	r2, [pc, #120]	; (800676c <TIM_Base_SetConfig+0xc0>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d003      	beq.n	80066fe <TIM_Base_SetConfig+0x52>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	4a1d      	ldr	r2, [pc, #116]	; (8006770 <TIM_Base_SetConfig+0xc4>)
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d108      	bne.n	8006710 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006704:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	68db      	ldr	r3, [r3, #12]
 800670a:	68fa      	ldr	r2, [r7, #12]
 800670c:	4313      	orrs	r3, r2
 800670e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	695b      	ldr	r3, [r3, #20]
 800671a:	4313      	orrs	r3, r2
 800671c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	68fa      	ldr	r2, [r7, #12]
 8006722:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	689a      	ldr	r2, [r3, #8]
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	681a      	ldr	r2, [r3, #0]
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	4a0c      	ldr	r2, [pc, #48]	; (8006768 <TIM_Base_SetConfig+0xbc>)
 8006738:	4293      	cmp	r3, r2
 800673a:	d007      	beq.n	800674c <TIM_Base_SetConfig+0xa0>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	4a0b      	ldr	r2, [pc, #44]	; (800676c <TIM_Base_SetConfig+0xc0>)
 8006740:	4293      	cmp	r3, r2
 8006742:	d003      	beq.n	800674c <TIM_Base_SetConfig+0xa0>
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	4a0a      	ldr	r2, [pc, #40]	; (8006770 <TIM_Base_SetConfig+0xc4>)
 8006748:	4293      	cmp	r3, r2
 800674a:	d103      	bne.n	8006754 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	691a      	ldr	r2, [r3, #16]
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2201      	movs	r2, #1
 8006758:	615a      	str	r2, [r3, #20]
}
 800675a:	bf00      	nop
 800675c:	3714      	adds	r7, #20
 800675e:	46bd      	mov	sp, r7
 8006760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006764:	4770      	bx	lr
 8006766:	bf00      	nop
 8006768:	40012c00 	.word	0x40012c00
 800676c:	40014000 	.word	0x40014000
 8006770:	40014400 	.word	0x40014400

08006774 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006774:	b480      	push	{r7}
 8006776:	b083      	sub	sp, #12
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800677c:	bf00      	nop
 800677e:	370c      	adds	r7, #12
 8006780:	46bd      	mov	sp, r7
 8006782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006786:	4770      	bx	lr

08006788 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006788:	b480      	push	{r7}
 800678a:	b083      	sub	sp, #12
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006790:	bf00      	nop
 8006792:	370c      	adds	r7, #12
 8006794:	46bd      	mov	sp, r7
 8006796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679a:	4770      	bx	lr

0800679c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800679c:	b480      	push	{r7}
 800679e:	b083      	sub	sp, #12
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80067a4:	bf00      	nop
 80067a6:	370c      	adds	r7, #12
 80067a8:	46bd      	mov	sp, r7
 80067aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ae:	4770      	bx	lr

080067b0 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80067b0:	b084      	sub	sp, #16
 80067b2:	b480      	push	{r7}
 80067b4:	b083      	sub	sp, #12
 80067b6:	af00      	add	r7, sp, #0
 80067b8:	6078      	str	r0, [r7, #4]
 80067ba:	f107 0014 	add.w	r0, r7, #20
 80067be:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80067c2:	2300      	movs	r3, #0
}
 80067c4:	4618      	mov	r0, r3
 80067c6:	370c      	adds	r7, #12
 80067c8:	46bd      	mov	sp, r7
 80067ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ce:	b004      	add	sp, #16
 80067d0:	4770      	bx	lr

080067d2 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80067d2:	b480      	push	{r7}
 80067d4:	b085      	sub	sp, #20
 80067d6:	af00      	add	r7, sp, #0
 80067d8:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80067da:	f64b 7380 	movw	r3, #49024	; 0xbf80
 80067de:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80067e6:	b29a      	uxth	r2, r3
 80067e8:	89fb      	ldrh	r3, [r7, #14]
 80067ea:	4313      	orrs	r3, r2
 80067ec:	b29a      	uxth	r2, r3
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80067f4:	2300      	movs	r3, #0
}
 80067f6:	4618      	mov	r0, r3
 80067f8:	3714      	adds	r7, #20
 80067fa:	46bd      	mov	sp, r7
 80067fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006800:	4770      	bx	lr

08006802 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8006802:	b480      	push	{r7}
 8006804:	b085      	sub	sp, #20
 8006806:	af00      	add	r7, sp, #0
 8006808:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800680a:	f64b 7380 	movw	r3, #49024	; 0xbf80
 800680e:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006816:	b29b      	uxth	r3, r3
 8006818:	b21a      	sxth	r2, r3
 800681a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800681e:	43db      	mvns	r3, r3
 8006820:	b21b      	sxth	r3, r3
 8006822:	4013      	ands	r3, r2
 8006824:	b21b      	sxth	r3, r3
 8006826:	b29a      	uxth	r2, r3
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800682e:	2300      	movs	r3, #0
}
 8006830:	4618      	mov	r0, r3
 8006832:	3714      	adds	r7, #20
 8006834:	46bd      	mov	sp, r7
 8006836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683a:	4770      	bx	lr

0800683c <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE: Peripheral mode mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 800683c:	b480      	push	{r7}
 800683e:	b083      	sub	sp, #12
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
 8006844:	460b      	mov	r3, r1
 8006846:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8006848:	2300      	movs	r3, #0
}
 800684a:	4618      	mov	r0, r3
 800684c:	370c      	adds	r7, #12
 800684e:	46bd      	mov	sp, r7
 8006850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006854:	4770      	bx	lr

08006856 <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006856:	b084      	sub	sp, #16
 8006858:	b580      	push	{r7, lr}
 800685a:	b082      	sub	sp, #8
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
 8006860:	f107 0014 	add.w	r0, r7, #20
 8006864:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2201      	movs	r2, #1
 800686c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2200      	movs	r2, #0
 8006874:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2200      	movs	r2, #0
 800687c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2200      	movs	r2, #0
 8006884:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);
 8006888:	6878      	ldr	r0, [r7, #4]
 800688a:	f7ff ffa2 	bl	80067d2 <USB_EnableGlobalInt>

  return HAL_OK;
 800688e:	2300      	movs	r3, #0
}
 8006890:	4618      	mov	r0, r3
 8006892:	3708      	adds	r7, #8
 8006894:	46bd      	mov	sp, r7
 8006896:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800689a:	b004      	add	sp, #16
 800689c:	4770      	bx	lr
	...

080068a0 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80068a0:	b490      	push	{r4, r7}
 80068a2:	b086      	sub	sp, #24
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	6078      	str	r0, [r7, #4]
 80068a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80068aa:	2300      	movs	r3, #0
 80068ac:	75fb      	strb	r3, [r7, #23]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80068ae:	687a      	ldr	r2, [r7, #4]
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	781b      	ldrb	r3, [r3, #0]
 80068b4:	009b      	lsls	r3, r3, #2
 80068b6:	4413      	add	r3, r2
 80068b8:	881b      	ldrh	r3, [r3, #0]
 80068ba:	b29b      	uxth	r3, r3
 80068bc:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 80068c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068c4:	82bb      	strh	r3, [r7, #20]

  /* initialize Endpoint */
  switch (ep->type)
 80068c6:	683b      	ldr	r3, [r7, #0]
 80068c8:	78db      	ldrb	r3, [r3, #3]
 80068ca:	2b03      	cmp	r3, #3
 80068cc:	d819      	bhi.n	8006902 <USB_ActivateEndpoint+0x62>
 80068ce:	a201      	add	r2, pc, #4	; (adr r2, 80068d4 <USB_ActivateEndpoint+0x34>)
 80068d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068d4:	080068e5 	.word	0x080068e5
 80068d8:	080068f9 	.word	0x080068f9
 80068dc:	08006909 	.word	0x08006909
 80068e0:	080068ef 	.word	0x080068ef
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80068e4:	8abb      	ldrh	r3, [r7, #20]
 80068e6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80068ea:	82bb      	strh	r3, [r7, #20]
      break;
 80068ec:	e00d      	b.n	800690a <USB_ActivateEndpoint+0x6a>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80068ee:	8abb      	ldrh	r3, [r7, #20]
 80068f0:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 80068f4:	82bb      	strh	r3, [r7, #20]
      break;
 80068f6:	e008      	b.n	800690a <USB_ActivateEndpoint+0x6a>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80068f8:	8abb      	ldrh	r3, [r7, #20]
 80068fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80068fe:	82bb      	strh	r3, [r7, #20]
      break;
 8006900:	e003      	b.n	800690a <USB_ActivateEndpoint+0x6a>

    default:
      ret = HAL_ERROR;
 8006902:	2301      	movs	r3, #1
 8006904:	75fb      	strb	r3, [r7, #23]
      break;
 8006906:	e000      	b.n	800690a <USB_ActivateEndpoint+0x6a>
      break;
 8006908:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX);
 800690a:	687a      	ldr	r2, [r7, #4]
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	781b      	ldrb	r3, [r3, #0]
 8006910:	009b      	lsls	r3, r3, #2
 8006912:	441a      	add	r2, r3
 8006914:	8abb      	ldrh	r3, [r7, #20]
 8006916:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800691a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800691e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006922:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006926:	b29b      	uxth	r3, r3
 8006928:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800692a:	687a      	ldr	r2, [r7, #4]
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	781b      	ldrb	r3, [r3, #0]
 8006930:	009b      	lsls	r3, r3, #2
 8006932:	4413      	add	r3, r2
 8006934:	881b      	ldrh	r3, [r3, #0]
 8006936:	b29b      	uxth	r3, r3
 8006938:	b21b      	sxth	r3, r3
 800693a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800693e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006942:	b21a      	sxth	r2, r3
 8006944:	683b      	ldr	r3, [r7, #0]
 8006946:	781b      	ldrb	r3, [r3, #0]
 8006948:	b21b      	sxth	r3, r3
 800694a:	4313      	orrs	r3, r2
 800694c:	b21b      	sxth	r3, r3
 800694e:	b29c      	uxth	r4, r3
 8006950:	687a      	ldr	r2, [r7, #4]
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	781b      	ldrb	r3, [r3, #0]
 8006956:	009b      	lsls	r3, r3, #2
 8006958:	441a      	add	r2, r3
 800695a:	4b87      	ldr	r3, [pc, #540]	; (8006b78 <USB_ActivateEndpoint+0x2d8>)
 800695c:	4323      	orrs	r3, r4
 800695e:	b29b      	uxth	r3, r3
 8006960:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	7b1b      	ldrb	r3, [r3, #12]
 8006966:	2b00      	cmp	r3, #0
 8006968:	f040 810c 	bne.w	8006b84 <USB_ActivateEndpoint+0x2e4>
  {
    if (ep->is_in != 0U)
 800696c:	683b      	ldr	r3, [r7, #0]
 800696e:	785b      	ldrb	r3, [r3, #1]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d067      	beq.n	8006a44 <USB_ActivateEndpoint+0x1a4>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006974:	687c      	ldr	r4, [r7, #4]
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800697c:	b29b      	uxth	r3, r3
 800697e:	441c      	add	r4, r3
 8006980:	683b      	ldr	r3, [r7, #0]
 8006982:	781b      	ldrb	r3, [r3, #0]
 8006984:	00db      	lsls	r3, r3, #3
 8006986:	4423      	add	r3, r4
 8006988:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800698c:	461c      	mov	r4, r3
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	88db      	ldrh	r3, [r3, #6]
 8006992:	085b      	lsrs	r3, r3, #1
 8006994:	b29b      	uxth	r3, r3
 8006996:	005b      	lsls	r3, r3, #1
 8006998:	b29b      	uxth	r3, r3
 800699a:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800699c:	687a      	ldr	r2, [r7, #4]
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	781b      	ldrb	r3, [r3, #0]
 80069a2:	009b      	lsls	r3, r3, #2
 80069a4:	4413      	add	r3, r2
 80069a6:	881b      	ldrh	r3, [r3, #0]
 80069a8:	b29c      	uxth	r4, r3
 80069aa:	4623      	mov	r3, r4
 80069ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d014      	beq.n	80069de <USB_ActivateEndpoint+0x13e>
 80069b4:	687a      	ldr	r2, [r7, #4]
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	781b      	ldrb	r3, [r3, #0]
 80069ba:	009b      	lsls	r3, r3, #2
 80069bc:	4413      	add	r3, r2
 80069be:	881b      	ldrh	r3, [r3, #0]
 80069c0:	b29b      	uxth	r3, r3
 80069c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80069c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069ca:	b29c      	uxth	r4, r3
 80069cc:	687a      	ldr	r2, [r7, #4]
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	781b      	ldrb	r3, [r3, #0]
 80069d2:	009b      	lsls	r3, r3, #2
 80069d4:	441a      	add	r2, r3
 80069d6:	4b69      	ldr	r3, [pc, #420]	; (8006b7c <USB_ActivateEndpoint+0x2dc>)
 80069d8:	4323      	orrs	r3, r4
 80069da:	b29b      	uxth	r3, r3
 80069dc:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80069de:	683b      	ldr	r3, [r7, #0]
 80069e0:	78db      	ldrb	r3, [r3, #3]
 80069e2:	2b01      	cmp	r3, #1
 80069e4:	d018      	beq.n	8006a18 <USB_ActivateEndpoint+0x178>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80069e6:	687a      	ldr	r2, [r7, #4]
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	781b      	ldrb	r3, [r3, #0]
 80069ec:	009b      	lsls	r3, r3, #2
 80069ee:	4413      	add	r3, r2
 80069f0:	881b      	ldrh	r3, [r3, #0]
 80069f2:	b29b      	uxth	r3, r3
 80069f4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80069f8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80069fc:	b29c      	uxth	r4, r3
 80069fe:	f084 0320 	eor.w	r3, r4, #32
 8006a02:	b29c      	uxth	r4, r3
 8006a04:	687a      	ldr	r2, [r7, #4]
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	781b      	ldrb	r3, [r3, #0]
 8006a0a:	009b      	lsls	r3, r3, #2
 8006a0c:	441a      	add	r2, r3
 8006a0e:	4b5a      	ldr	r3, [pc, #360]	; (8006b78 <USB_ActivateEndpoint+0x2d8>)
 8006a10:	4323      	orrs	r3, r4
 8006a12:	b29b      	uxth	r3, r3
 8006a14:	8013      	strh	r3, [r2, #0]
 8006a16:	e225      	b.n	8006e64 <USB_ActivateEndpoint+0x5c4>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006a18:	687a      	ldr	r2, [r7, #4]
 8006a1a:	683b      	ldr	r3, [r7, #0]
 8006a1c:	781b      	ldrb	r3, [r3, #0]
 8006a1e:	009b      	lsls	r3, r3, #2
 8006a20:	4413      	add	r3, r2
 8006a22:	881b      	ldrh	r3, [r3, #0]
 8006a24:	b29b      	uxth	r3, r3
 8006a26:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a2a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a2e:	b29c      	uxth	r4, r3
 8006a30:	687a      	ldr	r2, [r7, #4]
 8006a32:	683b      	ldr	r3, [r7, #0]
 8006a34:	781b      	ldrb	r3, [r3, #0]
 8006a36:	009b      	lsls	r3, r3, #2
 8006a38:	441a      	add	r2, r3
 8006a3a:	4b4f      	ldr	r3, [pc, #316]	; (8006b78 <USB_ActivateEndpoint+0x2d8>)
 8006a3c:	4323      	orrs	r3, r4
 8006a3e:	b29b      	uxth	r3, r3
 8006a40:	8013      	strh	r3, [r2, #0]
 8006a42:	e20f      	b.n	8006e64 <USB_ActivateEndpoint+0x5c4>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006a44:	687c      	ldr	r4, [r7, #4]
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006a4c:	b29b      	uxth	r3, r3
 8006a4e:	441c      	add	r4, r3
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	781b      	ldrb	r3, [r3, #0]
 8006a54:	00db      	lsls	r3, r3, #3
 8006a56:	4423      	add	r3, r4
 8006a58:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006a5c:	461c      	mov	r4, r3
 8006a5e:	683b      	ldr	r3, [r7, #0]
 8006a60:	88db      	ldrh	r3, [r3, #6]
 8006a62:	085b      	lsrs	r3, r3, #1
 8006a64:	b29b      	uxth	r3, r3
 8006a66:	005b      	lsls	r3, r3, #1
 8006a68:	b29b      	uxth	r3, r3
 8006a6a:	8023      	strh	r3, [r4, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8006a6c:	687c      	ldr	r4, [r7, #4]
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006a74:	b29b      	uxth	r3, r3
 8006a76:	441c      	add	r4, r3
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	781b      	ldrb	r3, [r3, #0]
 8006a7c:	00db      	lsls	r3, r3, #3
 8006a7e:	4423      	add	r3, r4
 8006a80:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8006a84:	60fb      	str	r3, [r7, #12]
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	691b      	ldr	r3, [r3, #16]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d110      	bne.n	8006ab0 <USB_ActivateEndpoint+0x210>
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	881b      	ldrh	r3, [r3, #0]
 8006a92:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006a96:	b29a      	uxth	r2, r3
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	801a      	strh	r2, [r3, #0]
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	881b      	ldrh	r3, [r3, #0]
 8006aa0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006aa4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006aa8:	b29a      	uxth	r2, r3
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	801a      	strh	r2, [r3, #0]
 8006aae:	e026      	b.n	8006afe <USB_ActivateEndpoint+0x25e>
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	691b      	ldr	r3, [r3, #16]
 8006ab4:	2b3d      	cmp	r3, #61	; 0x3d
 8006ab6:	d813      	bhi.n	8006ae0 <USB_ActivateEndpoint+0x240>
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	691b      	ldr	r3, [r3, #16]
 8006abc:	085b      	lsrs	r3, r3, #1
 8006abe:	613b      	str	r3, [r7, #16]
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	691b      	ldr	r3, [r3, #16]
 8006ac4:	f003 0301 	and.w	r3, r3, #1
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d002      	beq.n	8006ad2 <USB_ActivateEndpoint+0x232>
 8006acc:	693b      	ldr	r3, [r7, #16]
 8006ace:	3301      	adds	r3, #1
 8006ad0:	613b      	str	r3, [r7, #16]
 8006ad2:	693b      	ldr	r3, [r7, #16]
 8006ad4:	b29b      	uxth	r3, r3
 8006ad6:	029b      	lsls	r3, r3, #10
 8006ad8:	b29a      	uxth	r2, r3
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	801a      	strh	r2, [r3, #0]
 8006ade:	e00e      	b.n	8006afe <USB_ActivateEndpoint+0x25e>
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	691b      	ldr	r3, [r3, #16]
 8006ae4:	095b      	lsrs	r3, r3, #5
 8006ae6:	613b      	str	r3, [r7, #16]
 8006ae8:	693b      	ldr	r3, [r7, #16]
 8006aea:	b29b      	uxth	r3, r3
 8006aec:	029b      	lsls	r3, r3, #10
 8006aee:	b29b      	uxth	r3, r3
 8006af0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006af4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006af8:	b29a      	uxth	r2, r3
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006afe:	687a      	ldr	r2, [r7, #4]
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	781b      	ldrb	r3, [r3, #0]
 8006b04:	009b      	lsls	r3, r3, #2
 8006b06:	4413      	add	r3, r2
 8006b08:	881b      	ldrh	r3, [r3, #0]
 8006b0a:	b29c      	uxth	r4, r3
 8006b0c:	4623      	mov	r3, r4
 8006b0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d014      	beq.n	8006b40 <USB_ActivateEndpoint+0x2a0>
 8006b16:	687a      	ldr	r2, [r7, #4]
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	781b      	ldrb	r3, [r3, #0]
 8006b1c:	009b      	lsls	r3, r3, #2
 8006b1e:	4413      	add	r3, r2
 8006b20:	881b      	ldrh	r3, [r3, #0]
 8006b22:	b29b      	uxth	r3, r3
 8006b24:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b28:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b2c:	b29c      	uxth	r4, r3
 8006b2e:	687a      	ldr	r2, [r7, #4]
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	781b      	ldrb	r3, [r3, #0]
 8006b34:	009b      	lsls	r3, r3, #2
 8006b36:	441a      	add	r2, r3
 8006b38:	4b11      	ldr	r3, [pc, #68]	; (8006b80 <USB_ActivateEndpoint+0x2e0>)
 8006b3a:	4323      	orrs	r3, r4
 8006b3c:	b29b      	uxth	r3, r3
 8006b3e:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006b40:	687a      	ldr	r2, [r7, #4]
 8006b42:	683b      	ldr	r3, [r7, #0]
 8006b44:	781b      	ldrb	r3, [r3, #0]
 8006b46:	009b      	lsls	r3, r3, #2
 8006b48:	4413      	add	r3, r2
 8006b4a:	881b      	ldrh	r3, [r3, #0]
 8006b4c:	b29b      	uxth	r3, r3
 8006b4e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006b52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b56:	b29c      	uxth	r4, r3
 8006b58:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8006b5c:	b29c      	uxth	r4, r3
 8006b5e:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8006b62:	b29c      	uxth	r4, r3
 8006b64:	687a      	ldr	r2, [r7, #4]
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	781b      	ldrb	r3, [r3, #0]
 8006b6a:	009b      	lsls	r3, r3, #2
 8006b6c:	441a      	add	r2, r3
 8006b6e:	4b02      	ldr	r3, [pc, #8]	; (8006b78 <USB_ActivateEndpoint+0x2d8>)
 8006b70:	4323      	orrs	r3, r4
 8006b72:	b29b      	uxth	r3, r3
 8006b74:	8013      	strh	r3, [r2, #0]
 8006b76:	e175      	b.n	8006e64 <USB_ActivateEndpoint+0x5c4>
 8006b78:	ffff8080 	.word	0xffff8080
 8006b7c:	ffff80c0 	.word	0xffff80c0
 8006b80:	ffffc080 	.word	0xffffc080
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8006b84:	687a      	ldr	r2, [r7, #4]
 8006b86:	683b      	ldr	r3, [r7, #0]
 8006b88:	781b      	ldrb	r3, [r3, #0]
 8006b8a:	009b      	lsls	r3, r3, #2
 8006b8c:	4413      	add	r3, r2
 8006b8e:	881b      	ldrh	r3, [r3, #0]
 8006b90:	b29b      	uxth	r3, r3
 8006b92:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b9a:	b29c      	uxth	r4, r3
 8006b9c:	687a      	ldr	r2, [r7, #4]
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	781b      	ldrb	r3, [r3, #0]
 8006ba2:	009b      	lsls	r3, r3, #2
 8006ba4:	441a      	add	r2, r3
 8006ba6:	4b96      	ldr	r3, [pc, #600]	; (8006e00 <USB_ActivateEndpoint+0x560>)
 8006ba8:	4323      	orrs	r3, r4
 8006baa:	b29b      	uxth	r3, r3
 8006bac:	8013      	strh	r3, [r2, #0]
    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8006bae:	687c      	ldr	r4, [r7, #4]
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006bb6:	b29b      	uxth	r3, r3
 8006bb8:	441c      	add	r4, r3
 8006bba:	683b      	ldr	r3, [r7, #0]
 8006bbc:	781b      	ldrb	r3, [r3, #0]
 8006bbe:	00db      	lsls	r3, r3, #3
 8006bc0:	4423      	add	r3, r4
 8006bc2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006bc6:	461c      	mov	r4, r3
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	891b      	ldrh	r3, [r3, #8]
 8006bcc:	085b      	lsrs	r3, r3, #1
 8006bce:	b29b      	uxth	r3, r3
 8006bd0:	005b      	lsls	r3, r3, #1
 8006bd2:	b29b      	uxth	r3, r3
 8006bd4:	8023      	strh	r3, [r4, #0]
 8006bd6:	687c      	ldr	r4, [r7, #4]
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006bde:	b29b      	uxth	r3, r3
 8006be0:	441c      	add	r4, r3
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	781b      	ldrb	r3, [r3, #0]
 8006be6:	00db      	lsls	r3, r3, #3
 8006be8:	4423      	add	r3, r4
 8006bea:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006bee:	461c      	mov	r4, r3
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	895b      	ldrh	r3, [r3, #10]
 8006bf4:	085b      	lsrs	r3, r3, #1
 8006bf6:	b29b      	uxth	r3, r3
 8006bf8:	005b      	lsls	r3, r3, #1
 8006bfa:	b29b      	uxth	r3, r3
 8006bfc:	8023      	strh	r3, [r4, #0]

    if (ep->is_in == 0U)
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	785b      	ldrb	r3, [r3, #1]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	f040 8088 	bne.w	8006d18 <USB_ActivateEndpoint+0x478>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006c08:	687a      	ldr	r2, [r7, #4]
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	781b      	ldrb	r3, [r3, #0]
 8006c0e:	009b      	lsls	r3, r3, #2
 8006c10:	4413      	add	r3, r2
 8006c12:	881b      	ldrh	r3, [r3, #0]
 8006c14:	b29c      	uxth	r4, r3
 8006c16:	4623      	mov	r3, r4
 8006c18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d014      	beq.n	8006c4a <USB_ActivateEndpoint+0x3aa>
 8006c20:	687a      	ldr	r2, [r7, #4]
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	781b      	ldrb	r3, [r3, #0]
 8006c26:	009b      	lsls	r3, r3, #2
 8006c28:	4413      	add	r3, r2
 8006c2a:	881b      	ldrh	r3, [r3, #0]
 8006c2c:	b29b      	uxth	r3, r3
 8006c2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c36:	b29c      	uxth	r4, r3
 8006c38:	687a      	ldr	r2, [r7, #4]
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	781b      	ldrb	r3, [r3, #0]
 8006c3e:	009b      	lsls	r3, r3, #2
 8006c40:	441a      	add	r2, r3
 8006c42:	4b70      	ldr	r3, [pc, #448]	; (8006e04 <USB_ActivateEndpoint+0x564>)
 8006c44:	4323      	orrs	r3, r4
 8006c46:	b29b      	uxth	r3, r3
 8006c48:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006c4a:	687a      	ldr	r2, [r7, #4]
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	781b      	ldrb	r3, [r3, #0]
 8006c50:	009b      	lsls	r3, r3, #2
 8006c52:	4413      	add	r3, r2
 8006c54:	881b      	ldrh	r3, [r3, #0]
 8006c56:	b29c      	uxth	r4, r3
 8006c58:	4623      	mov	r3, r4
 8006c5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d014      	beq.n	8006c8c <USB_ActivateEndpoint+0x3ec>
 8006c62:	687a      	ldr	r2, [r7, #4]
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	781b      	ldrb	r3, [r3, #0]
 8006c68:	009b      	lsls	r3, r3, #2
 8006c6a:	4413      	add	r3, r2
 8006c6c:	881b      	ldrh	r3, [r3, #0]
 8006c6e:	b29b      	uxth	r3, r3
 8006c70:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c78:	b29c      	uxth	r4, r3
 8006c7a:	687a      	ldr	r2, [r7, #4]
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	781b      	ldrb	r3, [r3, #0]
 8006c80:	009b      	lsls	r3, r3, #2
 8006c82:	441a      	add	r2, r3
 8006c84:	4b60      	ldr	r3, [pc, #384]	; (8006e08 <USB_ActivateEndpoint+0x568>)
 8006c86:	4323      	orrs	r3, r4
 8006c88:	b29b      	uxth	r3, r3
 8006c8a:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out */
      PCD_TX_DTOG(USBx, ep->num);
 8006c8c:	687a      	ldr	r2, [r7, #4]
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	781b      	ldrb	r3, [r3, #0]
 8006c92:	009b      	lsls	r3, r3, #2
 8006c94:	4413      	add	r3, r2
 8006c96:	881b      	ldrh	r3, [r3, #0]
 8006c98:	b29b      	uxth	r3, r3
 8006c9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ca2:	b29c      	uxth	r4, r3
 8006ca4:	687a      	ldr	r2, [r7, #4]
 8006ca6:	683b      	ldr	r3, [r7, #0]
 8006ca8:	781b      	ldrb	r3, [r3, #0]
 8006caa:	009b      	lsls	r3, r3, #2
 8006cac:	441a      	add	r2, r3
 8006cae:	4b56      	ldr	r3, [pc, #344]	; (8006e08 <USB_ActivateEndpoint+0x568>)
 8006cb0:	4323      	orrs	r3, r4
 8006cb2:	b29b      	uxth	r3, r3
 8006cb4:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006cb6:	687a      	ldr	r2, [r7, #4]
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	781b      	ldrb	r3, [r3, #0]
 8006cbc:	009b      	lsls	r3, r3, #2
 8006cbe:	4413      	add	r3, r2
 8006cc0:	881b      	ldrh	r3, [r3, #0]
 8006cc2:	b29b      	uxth	r3, r3
 8006cc4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006cc8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ccc:	b29c      	uxth	r4, r3
 8006cce:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8006cd2:	b29c      	uxth	r4, r3
 8006cd4:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8006cd8:	b29c      	uxth	r4, r3
 8006cda:	687a      	ldr	r2, [r7, #4]
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	781b      	ldrb	r3, [r3, #0]
 8006ce0:	009b      	lsls	r3, r3, #2
 8006ce2:	441a      	add	r2, r3
 8006ce4:	4b49      	ldr	r3, [pc, #292]	; (8006e0c <USB_ActivateEndpoint+0x56c>)
 8006ce6:	4323      	orrs	r3, r4
 8006ce8:	b29b      	uxth	r3, r3
 8006cea:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006cec:	687a      	ldr	r2, [r7, #4]
 8006cee:	683b      	ldr	r3, [r7, #0]
 8006cf0:	781b      	ldrb	r3, [r3, #0]
 8006cf2:	009b      	lsls	r3, r3, #2
 8006cf4:	4413      	add	r3, r2
 8006cf6:	881b      	ldrh	r3, [r3, #0]
 8006cf8:	b29b      	uxth	r3, r3
 8006cfa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006cfe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d02:	b29c      	uxth	r4, r3
 8006d04:	687a      	ldr	r2, [r7, #4]
 8006d06:	683b      	ldr	r3, [r7, #0]
 8006d08:	781b      	ldrb	r3, [r3, #0]
 8006d0a:	009b      	lsls	r3, r3, #2
 8006d0c:	441a      	add	r2, r3
 8006d0e:	4b3f      	ldr	r3, [pc, #252]	; (8006e0c <USB_ActivateEndpoint+0x56c>)
 8006d10:	4323      	orrs	r3, r4
 8006d12:	b29b      	uxth	r3, r3
 8006d14:	8013      	strh	r3, [r2, #0]
 8006d16:	e0a5      	b.n	8006e64 <USB_ActivateEndpoint+0x5c4>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006d18:	687a      	ldr	r2, [r7, #4]
 8006d1a:	683b      	ldr	r3, [r7, #0]
 8006d1c:	781b      	ldrb	r3, [r3, #0]
 8006d1e:	009b      	lsls	r3, r3, #2
 8006d20:	4413      	add	r3, r2
 8006d22:	881b      	ldrh	r3, [r3, #0]
 8006d24:	b29c      	uxth	r4, r3
 8006d26:	4623      	mov	r3, r4
 8006d28:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d014      	beq.n	8006d5a <USB_ActivateEndpoint+0x4ba>
 8006d30:	687a      	ldr	r2, [r7, #4]
 8006d32:	683b      	ldr	r3, [r7, #0]
 8006d34:	781b      	ldrb	r3, [r3, #0]
 8006d36:	009b      	lsls	r3, r3, #2
 8006d38:	4413      	add	r3, r2
 8006d3a:	881b      	ldrh	r3, [r3, #0]
 8006d3c:	b29b      	uxth	r3, r3
 8006d3e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d46:	b29c      	uxth	r4, r3
 8006d48:	687a      	ldr	r2, [r7, #4]
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	781b      	ldrb	r3, [r3, #0]
 8006d4e:	009b      	lsls	r3, r3, #2
 8006d50:	441a      	add	r2, r3
 8006d52:	4b2c      	ldr	r3, [pc, #176]	; (8006e04 <USB_ActivateEndpoint+0x564>)
 8006d54:	4323      	orrs	r3, r4
 8006d56:	b29b      	uxth	r3, r3
 8006d58:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006d5a:	687a      	ldr	r2, [r7, #4]
 8006d5c:	683b      	ldr	r3, [r7, #0]
 8006d5e:	781b      	ldrb	r3, [r3, #0]
 8006d60:	009b      	lsls	r3, r3, #2
 8006d62:	4413      	add	r3, r2
 8006d64:	881b      	ldrh	r3, [r3, #0]
 8006d66:	b29c      	uxth	r4, r3
 8006d68:	4623      	mov	r3, r4
 8006d6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d014      	beq.n	8006d9c <USB_ActivateEndpoint+0x4fc>
 8006d72:	687a      	ldr	r2, [r7, #4]
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	781b      	ldrb	r3, [r3, #0]
 8006d78:	009b      	lsls	r3, r3, #2
 8006d7a:	4413      	add	r3, r2
 8006d7c:	881b      	ldrh	r3, [r3, #0]
 8006d7e:	b29b      	uxth	r3, r3
 8006d80:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d88:	b29c      	uxth	r4, r3
 8006d8a:	687a      	ldr	r2, [r7, #4]
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	781b      	ldrb	r3, [r3, #0]
 8006d90:	009b      	lsls	r3, r3, #2
 8006d92:	441a      	add	r2, r3
 8006d94:	4b1c      	ldr	r3, [pc, #112]	; (8006e08 <USB_ActivateEndpoint+0x568>)
 8006d96:	4323      	orrs	r3, r4
 8006d98:	b29b      	uxth	r3, r3
 8006d9a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8006d9c:	687a      	ldr	r2, [r7, #4]
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	781b      	ldrb	r3, [r3, #0]
 8006da2:	009b      	lsls	r3, r3, #2
 8006da4:	4413      	add	r3, r2
 8006da6:	881b      	ldrh	r3, [r3, #0]
 8006da8:	b29b      	uxth	r3, r3
 8006daa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006dae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006db2:	b29c      	uxth	r4, r3
 8006db4:	687a      	ldr	r2, [r7, #4]
 8006db6:	683b      	ldr	r3, [r7, #0]
 8006db8:	781b      	ldrb	r3, [r3, #0]
 8006dba:	009b      	lsls	r3, r3, #2
 8006dbc:	441a      	add	r2, r3
 8006dbe:	4b11      	ldr	r3, [pc, #68]	; (8006e04 <USB_ActivateEndpoint+0x564>)
 8006dc0:	4323      	orrs	r3, r4
 8006dc2:	b29b      	uxth	r3, r3
 8006dc4:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006dc6:	683b      	ldr	r3, [r7, #0]
 8006dc8:	78db      	ldrb	r3, [r3, #3]
 8006dca:	2b01      	cmp	r3, #1
 8006dcc:	d020      	beq.n	8006e10 <USB_ActivateEndpoint+0x570>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006dce:	687a      	ldr	r2, [r7, #4]
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	781b      	ldrb	r3, [r3, #0]
 8006dd4:	009b      	lsls	r3, r3, #2
 8006dd6:	4413      	add	r3, r2
 8006dd8:	881b      	ldrh	r3, [r3, #0]
 8006dda:	b29b      	uxth	r3, r3
 8006ddc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006de0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006de4:	b29c      	uxth	r4, r3
 8006de6:	f084 0320 	eor.w	r3, r4, #32
 8006dea:	b29c      	uxth	r4, r3
 8006dec:	687a      	ldr	r2, [r7, #4]
 8006dee:	683b      	ldr	r3, [r7, #0]
 8006df0:	781b      	ldrb	r3, [r3, #0]
 8006df2:	009b      	lsls	r3, r3, #2
 8006df4:	441a      	add	r2, r3
 8006df6:	4b05      	ldr	r3, [pc, #20]	; (8006e0c <USB_ActivateEndpoint+0x56c>)
 8006df8:	4323      	orrs	r3, r4
 8006dfa:	b29b      	uxth	r3, r3
 8006dfc:	8013      	strh	r3, [r2, #0]
 8006dfe:	e01c      	b.n	8006e3a <USB_ActivateEndpoint+0x59a>
 8006e00:	ffff8180 	.word	0xffff8180
 8006e04:	ffffc080 	.word	0xffffc080
 8006e08:	ffff80c0 	.word	0xffff80c0
 8006e0c:	ffff8080 	.word	0xffff8080
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006e10:	687a      	ldr	r2, [r7, #4]
 8006e12:	683b      	ldr	r3, [r7, #0]
 8006e14:	781b      	ldrb	r3, [r3, #0]
 8006e16:	009b      	lsls	r3, r3, #2
 8006e18:	4413      	add	r3, r2
 8006e1a:	881b      	ldrh	r3, [r3, #0]
 8006e1c:	b29b      	uxth	r3, r3
 8006e1e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e22:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e26:	b29c      	uxth	r4, r3
 8006e28:	687a      	ldr	r2, [r7, #4]
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	781b      	ldrb	r3, [r3, #0]
 8006e2e:	009b      	lsls	r3, r3, #2
 8006e30:	441a      	add	r2, r3
 8006e32:	4b0f      	ldr	r3, [pc, #60]	; (8006e70 <USB_ActivateEndpoint+0x5d0>)
 8006e34:	4323      	orrs	r3, r4
 8006e36:	b29b      	uxth	r3, r3
 8006e38:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006e3a:	687a      	ldr	r2, [r7, #4]
 8006e3c:	683b      	ldr	r3, [r7, #0]
 8006e3e:	781b      	ldrb	r3, [r3, #0]
 8006e40:	009b      	lsls	r3, r3, #2
 8006e42:	4413      	add	r3, r2
 8006e44:	881b      	ldrh	r3, [r3, #0]
 8006e46:	b29b      	uxth	r3, r3
 8006e48:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006e4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e50:	b29c      	uxth	r4, r3
 8006e52:	687a      	ldr	r2, [r7, #4]
 8006e54:	683b      	ldr	r3, [r7, #0]
 8006e56:	781b      	ldrb	r3, [r3, #0]
 8006e58:	009b      	lsls	r3, r3, #2
 8006e5a:	441a      	add	r2, r3
 8006e5c:	4b04      	ldr	r3, [pc, #16]	; (8006e70 <USB_ActivateEndpoint+0x5d0>)
 8006e5e:	4323      	orrs	r3, r4
 8006e60:	b29b      	uxth	r3, r3
 8006e62:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 8006e64:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e66:	4618      	mov	r0, r3
 8006e68:	3718      	adds	r7, #24
 8006e6a:	46bd      	mov	sp, r7
 8006e6c:	bc90      	pop	{r4, r7}
 8006e6e:	4770      	bx	lr
 8006e70:	ffff8080 	.word	0xffff8080

08006e74 <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006e74:	b490      	push	{r4, r7}
 8006e76:	b082      	sub	sp, #8
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
 8006e7c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	7b1b      	ldrb	r3, [r3, #12]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d171      	bne.n	8006f6a <USB_DeactivateEndpoint+0xf6>
  {
    if (ep->is_in != 0U)
 8006e86:	683b      	ldr	r3, [r7, #0]
 8006e88:	785b      	ldrb	r3, [r3, #1]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d036      	beq.n	8006efc <USB_DeactivateEndpoint+0x88>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006e8e:	687a      	ldr	r2, [r7, #4]
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	781b      	ldrb	r3, [r3, #0]
 8006e94:	009b      	lsls	r3, r3, #2
 8006e96:	4413      	add	r3, r2
 8006e98:	881b      	ldrh	r3, [r3, #0]
 8006e9a:	b29c      	uxth	r4, r3
 8006e9c:	4623      	mov	r3, r4
 8006e9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d014      	beq.n	8006ed0 <USB_DeactivateEndpoint+0x5c>
 8006ea6:	687a      	ldr	r2, [r7, #4]
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	781b      	ldrb	r3, [r3, #0]
 8006eac:	009b      	lsls	r3, r3, #2
 8006eae:	4413      	add	r3, r2
 8006eb0:	881b      	ldrh	r3, [r3, #0]
 8006eb2:	b29b      	uxth	r3, r3
 8006eb4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006eb8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ebc:	b29c      	uxth	r4, r3
 8006ebe:	687a      	ldr	r2, [r7, #4]
 8006ec0:	683b      	ldr	r3, [r7, #0]
 8006ec2:	781b      	ldrb	r3, [r3, #0]
 8006ec4:	009b      	lsls	r3, r3, #2
 8006ec6:	441a      	add	r2, r3
 8006ec8:	4b6b      	ldr	r3, [pc, #428]	; (8007078 <USB_DeactivateEndpoint+0x204>)
 8006eca:	4323      	orrs	r3, r4
 8006ecc:	b29b      	uxth	r3, r3
 8006ece:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006ed0:	687a      	ldr	r2, [r7, #4]
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	781b      	ldrb	r3, [r3, #0]
 8006ed6:	009b      	lsls	r3, r3, #2
 8006ed8:	4413      	add	r3, r2
 8006eda:	881b      	ldrh	r3, [r3, #0]
 8006edc:	b29b      	uxth	r3, r3
 8006ede:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ee2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006ee6:	b29c      	uxth	r4, r3
 8006ee8:	687a      	ldr	r2, [r7, #4]
 8006eea:	683b      	ldr	r3, [r7, #0]
 8006eec:	781b      	ldrb	r3, [r3, #0]
 8006eee:	009b      	lsls	r3, r3, #2
 8006ef0:	441a      	add	r2, r3
 8006ef2:	4b62      	ldr	r3, [pc, #392]	; (800707c <USB_DeactivateEndpoint+0x208>)
 8006ef4:	4323      	orrs	r3, r4
 8006ef6:	b29b      	uxth	r3, r3
 8006ef8:	8013      	strh	r3, [r2, #0]
 8006efa:	e144      	b.n	8007186 <USB_DeactivateEndpoint+0x312>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006efc:	687a      	ldr	r2, [r7, #4]
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	781b      	ldrb	r3, [r3, #0]
 8006f02:	009b      	lsls	r3, r3, #2
 8006f04:	4413      	add	r3, r2
 8006f06:	881b      	ldrh	r3, [r3, #0]
 8006f08:	b29c      	uxth	r4, r3
 8006f0a:	4623      	mov	r3, r4
 8006f0c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d014      	beq.n	8006f3e <USB_DeactivateEndpoint+0xca>
 8006f14:	687a      	ldr	r2, [r7, #4]
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	781b      	ldrb	r3, [r3, #0]
 8006f1a:	009b      	lsls	r3, r3, #2
 8006f1c:	4413      	add	r3, r2
 8006f1e:	881b      	ldrh	r3, [r3, #0]
 8006f20:	b29b      	uxth	r3, r3
 8006f22:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f2a:	b29c      	uxth	r4, r3
 8006f2c:	687a      	ldr	r2, [r7, #4]
 8006f2e:	683b      	ldr	r3, [r7, #0]
 8006f30:	781b      	ldrb	r3, [r3, #0]
 8006f32:	009b      	lsls	r3, r3, #2
 8006f34:	441a      	add	r2, r3
 8006f36:	4b52      	ldr	r3, [pc, #328]	; (8007080 <USB_DeactivateEndpoint+0x20c>)
 8006f38:	4323      	orrs	r3, r4
 8006f3a:	b29b      	uxth	r3, r3
 8006f3c:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006f3e:	687a      	ldr	r2, [r7, #4]
 8006f40:	683b      	ldr	r3, [r7, #0]
 8006f42:	781b      	ldrb	r3, [r3, #0]
 8006f44:	009b      	lsls	r3, r3, #2
 8006f46:	4413      	add	r3, r2
 8006f48:	881b      	ldrh	r3, [r3, #0]
 8006f4a:	b29b      	uxth	r3, r3
 8006f4c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006f50:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f54:	b29c      	uxth	r4, r3
 8006f56:	687a      	ldr	r2, [r7, #4]
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	781b      	ldrb	r3, [r3, #0]
 8006f5c:	009b      	lsls	r3, r3, #2
 8006f5e:	441a      	add	r2, r3
 8006f60:	4b46      	ldr	r3, [pc, #280]	; (800707c <USB_DeactivateEndpoint+0x208>)
 8006f62:	4323      	orrs	r3, r4
 8006f64:	b29b      	uxth	r3, r3
 8006f66:	8013      	strh	r3, [r2, #0]
 8006f68:	e10d      	b.n	8007186 <USB_DeactivateEndpoint+0x312>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 8006f6a:	683b      	ldr	r3, [r7, #0]
 8006f6c:	785b      	ldrb	r3, [r3, #1]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	f040 8088 	bne.w	8007084 <USB_DeactivateEndpoint+0x210>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006f74:	687a      	ldr	r2, [r7, #4]
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	781b      	ldrb	r3, [r3, #0]
 8006f7a:	009b      	lsls	r3, r3, #2
 8006f7c:	4413      	add	r3, r2
 8006f7e:	881b      	ldrh	r3, [r3, #0]
 8006f80:	b29c      	uxth	r4, r3
 8006f82:	4623      	mov	r3, r4
 8006f84:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d014      	beq.n	8006fb6 <USB_DeactivateEndpoint+0x142>
 8006f8c:	687a      	ldr	r2, [r7, #4]
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	781b      	ldrb	r3, [r3, #0]
 8006f92:	009b      	lsls	r3, r3, #2
 8006f94:	4413      	add	r3, r2
 8006f96:	881b      	ldrh	r3, [r3, #0]
 8006f98:	b29b      	uxth	r3, r3
 8006f9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006fa2:	b29c      	uxth	r4, r3
 8006fa4:	687a      	ldr	r2, [r7, #4]
 8006fa6:	683b      	ldr	r3, [r7, #0]
 8006fa8:	781b      	ldrb	r3, [r3, #0]
 8006faa:	009b      	lsls	r3, r3, #2
 8006fac:	441a      	add	r2, r3
 8006fae:	4b34      	ldr	r3, [pc, #208]	; (8007080 <USB_DeactivateEndpoint+0x20c>)
 8006fb0:	4323      	orrs	r3, r4
 8006fb2:	b29b      	uxth	r3, r3
 8006fb4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006fb6:	687a      	ldr	r2, [r7, #4]
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	781b      	ldrb	r3, [r3, #0]
 8006fbc:	009b      	lsls	r3, r3, #2
 8006fbe:	4413      	add	r3, r2
 8006fc0:	881b      	ldrh	r3, [r3, #0]
 8006fc2:	b29c      	uxth	r4, r3
 8006fc4:	4623      	mov	r3, r4
 8006fc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d014      	beq.n	8006ff8 <USB_DeactivateEndpoint+0x184>
 8006fce:	687a      	ldr	r2, [r7, #4]
 8006fd0:	683b      	ldr	r3, [r7, #0]
 8006fd2:	781b      	ldrb	r3, [r3, #0]
 8006fd4:	009b      	lsls	r3, r3, #2
 8006fd6:	4413      	add	r3, r2
 8006fd8:	881b      	ldrh	r3, [r3, #0]
 8006fda:	b29b      	uxth	r3, r3
 8006fdc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006fe0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006fe4:	b29c      	uxth	r4, r3
 8006fe6:	687a      	ldr	r2, [r7, #4]
 8006fe8:	683b      	ldr	r3, [r7, #0]
 8006fea:	781b      	ldrb	r3, [r3, #0]
 8006fec:	009b      	lsls	r3, r3, #2
 8006fee:	441a      	add	r2, r3
 8006ff0:	4b21      	ldr	r3, [pc, #132]	; (8007078 <USB_DeactivateEndpoint+0x204>)
 8006ff2:	4323      	orrs	r3, r4
 8006ff4:	b29b      	uxth	r3, r3
 8006ff6:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8006ff8:	687a      	ldr	r2, [r7, #4]
 8006ffa:	683b      	ldr	r3, [r7, #0]
 8006ffc:	781b      	ldrb	r3, [r3, #0]
 8006ffe:	009b      	lsls	r3, r3, #2
 8007000:	4413      	add	r3, r2
 8007002:	881b      	ldrh	r3, [r3, #0]
 8007004:	b29b      	uxth	r3, r3
 8007006:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800700a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800700e:	b29c      	uxth	r4, r3
 8007010:	687a      	ldr	r2, [r7, #4]
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	781b      	ldrb	r3, [r3, #0]
 8007016:	009b      	lsls	r3, r3, #2
 8007018:	441a      	add	r2, r3
 800701a:	4b17      	ldr	r3, [pc, #92]	; (8007078 <USB_DeactivateEndpoint+0x204>)
 800701c:	4323      	orrs	r3, r4
 800701e:	b29b      	uxth	r3, r3
 8007020:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007022:	687a      	ldr	r2, [r7, #4]
 8007024:	683b      	ldr	r3, [r7, #0]
 8007026:	781b      	ldrb	r3, [r3, #0]
 8007028:	009b      	lsls	r3, r3, #2
 800702a:	4413      	add	r3, r2
 800702c:	881b      	ldrh	r3, [r3, #0]
 800702e:	b29b      	uxth	r3, r3
 8007030:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007034:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007038:	b29c      	uxth	r4, r3
 800703a:	687a      	ldr	r2, [r7, #4]
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	781b      	ldrb	r3, [r3, #0]
 8007040:	009b      	lsls	r3, r3, #2
 8007042:	441a      	add	r2, r3
 8007044:	4b0d      	ldr	r3, [pc, #52]	; (800707c <USB_DeactivateEndpoint+0x208>)
 8007046:	4323      	orrs	r3, r4
 8007048:	b29b      	uxth	r3, r3
 800704a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800704c:	687a      	ldr	r2, [r7, #4]
 800704e:	683b      	ldr	r3, [r7, #0]
 8007050:	781b      	ldrb	r3, [r3, #0]
 8007052:	009b      	lsls	r3, r3, #2
 8007054:	4413      	add	r3, r2
 8007056:	881b      	ldrh	r3, [r3, #0]
 8007058:	b29b      	uxth	r3, r3
 800705a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800705e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007062:	b29c      	uxth	r4, r3
 8007064:	687a      	ldr	r2, [r7, #4]
 8007066:	683b      	ldr	r3, [r7, #0]
 8007068:	781b      	ldrb	r3, [r3, #0]
 800706a:	009b      	lsls	r3, r3, #2
 800706c:	441a      	add	r2, r3
 800706e:	4b03      	ldr	r3, [pc, #12]	; (800707c <USB_DeactivateEndpoint+0x208>)
 8007070:	4323      	orrs	r3, r4
 8007072:	b29b      	uxth	r3, r3
 8007074:	8013      	strh	r3, [r2, #0]
 8007076:	e086      	b.n	8007186 <USB_DeactivateEndpoint+0x312>
 8007078:	ffff80c0 	.word	0xffff80c0
 800707c:	ffff8080 	.word	0xffff8080
 8007080:	ffffc080 	.word	0xffffc080
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007084:	687a      	ldr	r2, [r7, #4]
 8007086:	683b      	ldr	r3, [r7, #0]
 8007088:	781b      	ldrb	r3, [r3, #0]
 800708a:	009b      	lsls	r3, r3, #2
 800708c:	4413      	add	r3, r2
 800708e:	881b      	ldrh	r3, [r3, #0]
 8007090:	b29c      	uxth	r4, r3
 8007092:	4623      	mov	r3, r4
 8007094:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007098:	2b00      	cmp	r3, #0
 800709a:	d014      	beq.n	80070c6 <USB_DeactivateEndpoint+0x252>
 800709c:	687a      	ldr	r2, [r7, #4]
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	781b      	ldrb	r3, [r3, #0]
 80070a2:	009b      	lsls	r3, r3, #2
 80070a4:	4413      	add	r3, r2
 80070a6:	881b      	ldrh	r3, [r3, #0]
 80070a8:	b29b      	uxth	r3, r3
 80070aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80070ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070b2:	b29c      	uxth	r4, r3
 80070b4:	687a      	ldr	r2, [r7, #4]
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	781b      	ldrb	r3, [r3, #0]
 80070ba:	009b      	lsls	r3, r3, #2
 80070bc:	441a      	add	r2, r3
 80070be:	4b35      	ldr	r3, [pc, #212]	; (8007194 <USB_DeactivateEndpoint+0x320>)
 80070c0:	4323      	orrs	r3, r4
 80070c2:	b29b      	uxth	r3, r3
 80070c4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80070c6:	687a      	ldr	r2, [r7, #4]
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	781b      	ldrb	r3, [r3, #0]
 80070cc:	009b      	lsls	r3, r3, #2
 80070ce:	4413      	add	r3, r2
 80070d0:	881b      	ldrh	r3, [r3, #0]
 80070d2:	b29c      	uxth	r4, r3
 80070d4:	4623      	mov	r3, r4
 80070d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d014      	beq.n	8007108 <USB_DeactivateEndpoint+0x294>
 80070de:	687a      	ldr	r2, [r7, #4]
 80070e0:	683b      	ldr	r3, [r7, #0]
 80070e2:	781b      	ldrb	r3, [r3, #0]
 80070e4:	009b      	lsls	r3, r3, #2
 80070e6:	4413      	add	r3, r2
 80070e8:	881b      	ldrh	r3, [r3, #0]
 80070ea:	b29b      	uxth	r3, r3
 80070ec:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80070f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070f4:	b29c      	uxth	r4, r3
 80070f6:	687a      	ldr	r2, [r7, #4]
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	781b      	ldrb	r3, [r3, #0]
 80070fc:	009b      	lsls	r3, r3, #2
 80070fe:	441a      	add	r2, r3
 8007100:	4b25      	ldr	r3, [pc, #148]	; (8007198 <USB_DeactivateEndpoint+0x324>)
 8007102:	4323      	orrs	r3, r4
 8007104:	b29b      	uxth	r3, r3
 8007106:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8007108:	687a      	ldr	r2, [r7, #4]
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	781b      	ldrb	r3, [r3, #0]
 800710e:	009b      	lsls	r3, r3, #2
 8007110:	4413      	add	r3, r2
 8007112:	881b      	ldrh	r3, [r3, #0]
 8007114:	b29b      	uxth	r3, r3
 8007116:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800711a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800711e:	b29c      	uxth	r4, r3
 8007120:	687a      	ldr	r2, [r7, #4]
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	781b      	ldrb	r3, [r3, #0]
 8007126:	009b      	lsls	r3, r3, #2
 8007128:	441a      	add	r2, r3
 800712a:	4b1a      	ldr	r3, [pc, #104]	; (8007194 <USB_DeactivateEndpoint+0x320>)
 800712c:	4323      	orrs	r3, r4
 800712e:	b29b      	uxth	r3, r3
 8007130:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007132:	687a      	ldr	r2, [r7, #4]
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	781b      	ldrb	r3, [r3, #0]
 8007138:	009b      	lsls	r3, r3, #2
 800713a:	4413      	add	r3, r2
 800713c:	881b      	ldrh	r3, [r3, #0]
 800713e:	b29b      	uxth	r3, r3
 8007140:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007144:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007148:	b29c      	uxth	r4, r3
 800714a:	687a      	ldr	r2, [r7, #4]
 800714c:	683b      	ldr	r3, [r7, #0]
 800714e:	781b      	ldrb	r3, [r3, #0]
 8007150:	009b      	lsls	r3, r3, #2
 8007152:	441a      	add	r2, r3
 8007154:	4b11      	ldr	r3, [pc, #68]	; (800719c <USB_DeactivateEndpoint+0x328>)
 8007156:	4323      	orrs	r3, r4
 8007158:	b29b      	uxth	r3, r3
 800715a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800715c:	687a      	ldr	r2, [r7, #4]
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	781b      	ldrb	r3, [r3, #0]
 8007162:	009b      	lsls	r3, r3, #2
 8007164:	4413      	add	r3, r2
 8007166:	881b      	ldrh	r3, [r3, #0]
 8007168:	b29b      	uxth	r3, r3
 800716a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800716e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007172:	b29c      	uxth	r4, r3
 8007174:	687a      	ldr	r2, [r7, #4]
 8007176:	683b      	ldr	r3, [r7, #0]
 8007178:	781b      	ldrb	r3, [r3, #0]
 800717a:	009b      	lsls	r3, r3, #2
 800717c:	441a      	add	r2, r3
 800717e:	4b07      	ldr	r3, [pc, #28]	; (800719c <USB_DeactivateEndpoint+0x328>)
 8007180:	4323      	orrs	r3, r4
 8007182:	b29b      	uxth	r3, r3
 8007184:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8007186:	2300      	movs	r3, #0
}
 8007188:	4618      	mov	r0, r3
 800718a:	3708      	adds	r7, #8
 800718c:	46bd      	mov	sp, r7
 800718e:	bc90      	pop	{r4, r7}
 8007190:	4770      	bx	lr
 8007192:	bf00      	nop
 8007194:	ffffc080 	.word	0xffffc080
 8007198:	ffff80c0 	.word	0xffff80c0
 800719c:	ffff8080 	.word	0xffff8080

080071a0 <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80071a0:	b590      	push	{r4, r7, lr}
 80071a2:	b095      	sub	sp, #84	; 0x54
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
 80071a8:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint32_t len;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	785b      	ldrb	r3, [r3, #1]
 80071ae:	2b01      	cmp	r3, #1
 80071b0:	f040 815d 	bne.w	800746e <USB_EPStartXfer+0x2ce>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80071b4:	683b      	ldr	r3, [r7, #0]
 80071b6:	699a      	ldr	r2, [r3, #24]
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	691b      	ldr	r3, [r3, #16]
 80071bc:	429a      	cmp	r2, r3
 80071be:	d909      	bls.n	80071d4 <USB_EPStartXfer+0x34>
    {
      len = ep->maxpacket;
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	691b      	ldr	r3, [r3, #16]
 80071c4:	64bb      	str	r3, [r7, #72]	; 0x48
      ep->xfer_len -= len;
 80071c6:	683b      	ldr	r3, [r7, #0]
 80071c8:	699a      	ldr	r2, [r3, #24]
 80071ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80071cc:	1ad2      	subs	r2, r2, r3
 80071ce:	683b      	ldr	r3, [r7, #0]
 80071d0:	619a      	str	r2, [r3, #24]
 80071d2:	e005      	b.n	80071e0 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	699b      	ldr	r3, [r3, #24]
 80071d8:	64bb      	str	r3, [r7, #72]	; 0x48
      ep->xfer_len = 0U;
 80071da:	683b      	ldr	r3, [r7, #0]
 80071dc:	2200      	movs	r2, #0
 80071de:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	7b1b      	ldrb	r3, [r3, #12]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d11a      	bne.n	800721e <USB_EPStartXfer+0x7e>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	6959      	ldr	r1, [r3, #20]
 80071ec:	683b      	ldr	r3, [r7, #0]
 80071ee:	88da      	ldrh	r2, [r3, #6]
 80071f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80071f2:	b29b      	uxth	r3, r3
 80071f4:	6878      	ldr	r0, [r7, #4]
 80071f6:	f000 fbb1 	bl	800795c <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80071fa:	687c      	ldr	r4, [r7, #4]
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007202:	b29b      	uxth	r3, r3
 8007204:	441c      	add	r4, r3
 8007206:	683b      	ldr	r3, [r7, #0]
 8007208:	781b      	ldrb	r3, [r3, #0]
 800720a:	00db      	lsls	r3, r3, #3
 800720c:	4423      	add	r3, r4
 800720e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8007212:	60fb      	str	r3, [r7, #12]
 8007214:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007216:	b29a      	uxth	r2, r3
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	801a      	strh	r2, [r3, #0]
 800721c:	e10b      	b.n	8007436 <USB_EPStartXfer+0x296>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800721e:	687a      	ldr	r2, [r7, #4]
 8007220:	683b      	ldr	r3, [r7, #0]
 8007222:	781b      	ldrb	r3, [r3, #0]
 8007224:	009b      	lsls	r3, r3, #2
 8007226:	4413      	add	r3, r2
 8007228:	881b      	ldrh	r3, [r3, #0]
 800722a:	b29b      	uxth	r3, r3
 800722c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007230:	2b00      	cmp	r3, #0
 8007232:	d062      	beq.n	80072fa <USB_EPStartXfer+0x15a>
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007234:	687c      	ldr	r4, [r7, #4]
 8007236:	683b      	ldr	r3, [r7, #0]
 8007238:	785b      	ldrb	r3, [r3, #1]
 800723a:	2b00      	cmp	r3, #0
 800723c:	d144      	bne.n	80072c8 <USB_EPStartXfer+0x128>
 800723e:	687c      	ldr	r4, [r7, #4]
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007246:	b29b      	uxth	r3, r3
 8007248:	441c      	add	r4, r3
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	781b      	ldrb	r3, [r3, #0]
 800724e:	00db      	lsls	r3, r3, #3
 8007250:	4423      	add	r3, r4
 8007252:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8007256:	613b      	str	r3, [r7, #16]
 8007258:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800725a:	2b00      	cmp	r3, #0
 800725c:	d110      	bne.n	8007280 <USB_EPStartXfer+0xe0>
 800725e:	693b      	ldr	r3, [r7, #16]
 8007260:	881b      	ldrh	r3, [r3, #0]
 8007262:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007266:	b29a      	uxth	r2, r3
 8007268:	693b      	ldr	r3, [r7, #16]
 800726a:	801a      	strh	r2, [r3, #0]
 800726c:	693b      	ldr	r3, [r7, #16]
 800726e:	881b      	ldrh	r3, [r3, #0]
 8007270:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007274:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007278:	b29a      	uxth	r2, r3
 800727a:	693b      	ldr	r3, [r7, #16]
 800727c:	801a      	strh	r2, [r3, #0]
 800727e:	e037      	b.n	80072f0 <USB_EPStartXfer+0x150>
 8007280:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007282:	2b3d      	cmp	r3, #61	; 0x3d
 8007284:	d811      	bhi.n	80072aa <USB_EPStartXfer+0x10a>
 8007286:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007288:	085b      	lsrs	r3, r3, #1
 800728a:	647b      	str	r3, [r7, #68]	; 0x44
 800728c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800728e:	f003 0301 	and.w	r3, r3, #1
 8007292:	2b00      	cmp	r3, #0
 8007294:	d002      	beq.n	800729c <USB_EPStartXfer+0xfc>
 8007296:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007298:	3301      	adds	r3, #1
 800729a:	647b      	str	r3, [r7, #68]	; 0x44
 800729c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800729e:	b29b      	uxth	r3, r3
 80072a0:	029b      	lsls	r3, r3, #10
 80072a2:	b29a      	uxth	r2, r3
 80072a4:	693b      	ldr	r3, [r7, #16]
 80072a6:	801a      	strh	r2, [r3, #0]
 80072a8:	e022      	b.n	80072f0 <USB_EPStartXfer+0x150>
 80072aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80072ac:	095b      	lsrs	r3, r3, #5
 80072ae:	647b      	str	r3, [r7, #68]	; 0x44
 80072b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80072b2:	b29b      	uxth	r3, r3
 80072b4:	029b      	lsls	r3, r3, #10
 80072b6:	b29b      	uxth	r3, r3
 80072b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80072bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80072c0:	b29a      	uxth	r2, r3
 80072c2:	693b      	ldr	r3, [r7, #16]
 80072c4:	801a      	strh	r2, [r3, #0]
 80072c6:	e013      	b.n	80072f0 <USB_EPStartXfer+0x150>
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	785b      	ldrb	r3, [r3, #1]
 80072cc:	2b01      	cmp	r3, #1
 80072ce:	d10f      	bne.n	80072f0 <USB_EPStartXfer+0x150>
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80072d6:	b29b      	uxth	r3, r3
 80072d8:	441c      	add	r4, r3
 80072da:	683b      	ldr	r3, [r7, #0]
 80072dc:	781b      	ldrb	r3, [r3, #0]
 80072de:	00db      	lsls	r3, r3, #3
 80072e0:	4423      	add	r3, r4
 80072e2:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80072e6:	617b      	str	r3, [r7, #20]
 80072e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80072ea:	b29a      	uxth	r2, r3
 80072ec:	697b      	ldr	r3, [r7, #20]
 80072ee:	801a      	strh	r2, [r3, #0]
        pmabuffer = ep->pmaaddr1;
 80072f0:	683b      	ldr	r3, [r7, #0]
 80072f2:	895b      	ldrh	r3, [r3, #10]
 80072f4:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80072f8:	e061      	b.n	80073be <USB_EPStartXfer+0x21e>
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	785b      	ldrb	r3, [r3, #1]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d144      	bne.n	800738c <USB_EPStartXfer+0x1ec>
 8007302:	687c      	ldr	r4, [r7, #4]
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800730a:	b29b      	uxth	r3, r3
 800730c:	441c      	add	r4, r3
 800730e:	683b      	ldr	r3, [r7, #0]
 8007310:	781b      	ldrb	r3, [r3, #0]
 8007312:	00db      	lsls	r3, r3, #3
 8007314:	4423      	add	r3, r4
 8007316:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800731a:	61bb      	str	r3, [r7, #24]
 800731c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800731e:	2b00      	cmp	r3, #0
 8007320:	d110      	bne.n	8007344 <USB_EPStartXfer+0x1a4>
 8007322:	69bb      	ldr	r3, [r7, #24]
 8007324:	881b      	ldrh	r3, [r3, #0]
 8007326:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800732a:	b29a      	uxth	r2, r3
 800732c:	69bb      	ldr	r3, [r7, #24]
 800732e:	801a      	strh	r2, [r3, #0]
 8007330:	69bb      	ldr	r3, [r7, #24]
 8007332:	881b      	ldrh	r3, [r3, #0]
 8007334:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007338:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800733c:	b29a      	uxth	r2, r3
 800733e:	69bb      	ldr	r3, [r7, #24]
 8007340:	801a      	strh	r2, [r3, #0]
 8007342:	e038      	b.n	80073b6 <USB_EPStartXfer+0x216>
 8007344:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007346:	2b3d      	cmp	r3, #61	; 0x3d
 8007348:	d811      	bhi.n	800736e <USB_EPStartXfer+0x1ce>
 800734a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800734c:	085b      	lsrs	r3, r3, #1
 800734e:	643b      	str	r3, [r7, #64]	; 0x40
 8007350:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007352:	f003 0301 	and.w	r3, r3, #1
 8007356:	2b00      	cmp	r3, #0
 8007358:	d002      	beq.n	8007360 <USB_EPStartXfer+0x1c0>
 800735a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800735c:	3301      	adds	r3, #1
 800735e:	643b      	str	r3, [r7, #64]	; 0x40
 8007360:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007362:	b29b      	uxth	r3, r3
 8007364:	029b      	lsls	r3, r3, #10
 8007366:	b29a      	uxth	r2, r3
 8007368:	69bb      	ldr	r3, [r7, #24]
 800736a:	801a      	strh	r2, [r3, #0]
 800736c:	e023      	b.n	80073b6 <USB_EPStartXfer+0x216>
 800736e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007370:	095b      	lsrs	r3, r3, #5
 8007372:	643b      	str	r3, [r7, #64]	; 0x40
 8007374:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007376:	b29b      	uxth	r3, r3
 8007378:	029b      	lsls	r3, r3, #10
 800737a:	b29b      	uxth	r3, r3
 800737c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007380:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007384:	b29a      	uxth	r2, r3
 8007386:	69bb      	ldr	r3, [r7, #24]
 8007388:	801a      	strh	r2, [r3, #0]
 800738a:	e014      	b.n	80073b6 <USB_EPStartXfer+0x216>
 800738c:	683b      	ldr	r3, [r7, #0]
 800738e:	785b      	ldrb	r3, [r3, #1]
 8007390:	2b01      	cmp	r3, #1
 8007392:	d110      	bne.n	80073b6 <USB_EPStartXfer+0x216>
 8007394:	687c      	ldr	r4, [r7, #4]
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800739c:	b29b      	uxth	r3, r3
 800739e:	441c      	add	r4, r3
 80073a0:	683b      	ldr	r3, [r7, #0]
 80073a2:	781b      	ldrb	r3, [r3, #0]
 80073a4:	00db      	lsls	r3, r3, #3
 80073a6:	4423      	add	r3, r4
 80073a8:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80073ac:	61fb      	str	r3, [r7, #28]
 80073ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80073b0:	b29a      	uxth	r2, r3
 80073b2:	69fb      	ldr	r3, [r7, #28]
 80073b4:	801a      	strh	r2, [r3, #0]
        pmabuffer = ep->pmaaddr0;
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	891b      	ldrh	r3, [r3, #8]
 80073ba:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	6959      	ldr	r1, [r3, #20]
 80073c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80073c4:	b29b      	uxth	r3, r3
 80073c6:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 80073ca:	6878      	ldr	r0, [r7, #4]
 80073cc:	f000 fac6 	bl	800795c <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 80073d0:	683b      	ldr	r3, [r7, #0]
 80073d2:	785b      	ldrb	r3, [r3, #1]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d115      	bne.n	8007404 <USB_EPStartXfer+0x264>
 80073d8:	687a      	ldr	r2, [r7, #4]
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	781b      	ldrb	r3, [r3, #0]
 80073de:	009b      	lsls	r3, r3, #2
 80073e0:	4413      	add	r3, r2
 80073e2:	881b      	ldrh	r3, [r3, #0]
 80073e4:	b29b      	uxth	r3, r3
 80073e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80073ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073ee:	b29c      	uxth	r4, r3
 80073f0:	687a      	ldr	r2, [r7, #4]
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	781b      	ldrb	r3, [r3, #0]
 80073f6:	009b      	lsls	r3, r3, #2
 80073f8:	441a      	add	r2, r3
 80073fa:	4b99      	ldr	r3, [pc, #612]	; (8007660 <USB_EPStartXfer+0x4c0>)
 80073fc:	4323      	orrs	r3, r4
 80073fe:	b29b      	uxth	r3, r3
 8007400:	8013      	strh	r3, [r2, #0]
 8007402:	e018      	b.n	8007436 <USB_EPStartXfer+0x296>
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	785b      	ldrb	r3, [r3, #1]
 8007408:	2b01      	cmp	r3, #1
 800740a:	d114      	bne.n	8007436 <USB_EPStartXfer+0x296>
 800740c:	687a      	ldr	r2, [r7, #4]
 800740e:	683b      	ldr	r3, [r7, #0]
 8007410:	781b      	ldrb	r3, [r3, #0]
 8007412:	009b      	lsls	r3, r3, #2
 8007414:	4413      	add	r3, r2
 8007416:	881b      	ldrh	r3, [r3, #0]
 8007418:	b29b      	uxth	r3, r3
 800741a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800741e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007422:	b29c      	uxth	r4, r3
 8007424:	687a      	ldr	r2, [r7, #4]
 8007426:	683b      	ldr	r3, [r7, #0]
 8007428:	781b      	ldrb	r3, [r3, #0]
 800742a:	009b      	lsls	r3, r3, #2
 800742c:	441a      	add	r2, r3
 800742e:	4b8d      	ldr	r3, [pc, #564]	; (8007664 <USB_EPStartXfer+0x4c4>)
 8007430:	4323      	orrs	r3, r4
 8007432:	b29b      	uxth	r3, r3
 8007434:	8013      	strh	r3, [r2, #0]
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8007436:	687a      	ldr	r2, [r7, #4]
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	781b      	ldrb	r3, [r3, #0]
 800743c:	009b      	lsls	r3, r3, #2
 800743e:	4413      	add	r3, r2
 8007440:	881b      	ldrh	r3, [r3, #0]
 8007442:	b29b      	uxth	r3, r3
 8007444:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007448:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800744c:	b29c      	uxth	r4, r3
 800744e:	f084 0310 	eor.w	r3, r4, #16
 8007452:	b29c      	uxth	r4, r3
 8007454:	f084 0320 	eor.w	r3, r4, #32
 8007458:	b29c      	uxth	r4, r3
 800745a:	687a      	ldr	r2, [r7, #4]
 800745c:	683b      	ldr	r3, [r7, #0]
 800745e:	781b      	ldrb	r3, [r3, #0]
 8007460:	009b      	lsls	r3, r3, #2
 8007462:	441a      	add	r2, r3
 8007464:	4b80      	ldr	r3, [pc, #512]	; (8007668 <USB_EPStartXfer+0x4c8>)
 8007466:	4323      	orrs	r3, r4
 8007468:	b29b      	uxth	r3, r3
 800746a:	8013      	strh	r3, [r2, #0]
 800746c:	e13c      	b.n	80076e8 <USB_EPStartXfer+0x548>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800746e:	683b      	ldr	r3, [r7, #0]
 8007470:	699a      	ldr	r2, [r3, #24]
 8007472:	683b      	ldr	r3, [r7, #0]
 8007474:	691b      	ldr	r3, [r3, #16]
 8007476:	429a      	cmp	r2, r3
 8007478:	d909      	bls.n	800748e <USB_EPStartXfer+0x2ee>
    {
      len = ep->maxpacket;
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	691b      	ldr	r3, [r3, #16]
 800747e:	64bb      	str	r3, [r7, #72]	; 0x48
      ep->xfer_len -= len;
 8007480:	683b      	ldr	r3, [r7, #0]
 8007482:	699a      	ldr	r2, [r3, #24]
 8007484:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007486:	1ad2      	subs	r2, r2, r3
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	619a      	str	r2, [r3, #24]
 800748c:	e005      	b.n	800749a <USB_EPStartXfer+0x2fa>
    }
    else
    {
      len = ep->xfer_len;
 800748e:	683b      	ldr	r3, [r7, #0]
 8007490:	699b      	ldr	r3, [r3, #24]
 8007492:	64bb      	str	r3, [r7, #72]	; 0x48
      ep->xfer_len = 0U;
 8007494:	683b      	ldr	r3, [r7, #0]
 8007496:	2200      	movs	r2, #0
 8007498:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0U)
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	7b1b      	ldrb	r3, [r3, #12]
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d144      	bne.n	800752c <USB_EPStartXfer+0x38c>
    {
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 80074a2:	687c      	ldr	r4, [r7, #4]
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80074aa:	b29b      	uxth	r3, r3
 80074ac:	441c      	add	r4, r3
 80074ae:	683b      	ldr	r3, [r7, #0]
 80074b0:	781b      	ldrb	r3, [r3, #0]
 80074b2:	00db      	lsls	r3, r3, #3
 80074b4:	4423      	add	r3, r4
 80074b6:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80074ba:	623b      	str	r3, [r7, #32]
 80074bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d110      	bne.n	80074e4 <USB_EPStartXfer+0x344>
 80074c2:	6a3b      	ldr	r3, [r7, #32]
 80074c4:	881b      	ldrh	r3, [r3, #0]
 80074c6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80074ca:	b29a      	uxth	r2, r3
 80074cc:	6a3b      	ldr	r3, [r7, #32]
 80074ce:	801a      	strh	r2, [r3, #0]
 80074d0:	6a3b      	ldr	r3, [r7, #32]
 80074d2:	881b      	ldrh	r3, [r3, #0]
 80074d4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80074d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80074dc:	b29a      	uxth	r2, r3
 80074de:	6a3b      	ldr	r3, [r7, #32]
 80074e0:	801a      	strh	r2, [r3, #0]
 80074e2:	e0e6      	b.n	80076b2 <USB_EPStartXfer+0x512>
 80074e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80074e6:	2b3d      	cmp	r3, #61	; 0x3d
 80074e8:	d811      	bhi.n	800750e <USB_EPStartXfer+0x36e>
 80074ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80074ec:	085b      	lsrs	r3, r3, #1
 80074ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 80074f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80074f2:	f003 0301 	and.w	r3, r3, #1
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d002      	beq.n	8007500 <USB_EPStartXfer+0x360>
 80074fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80074fc:	3301      	adds	r3, #1
 80074fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007500:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007502:	b29b      	uxth	r3, r3
 8007504:	029b      	lsls	r3, r3, #10
 8007506:	b29a      	uxth	r2, r3
 8007508:	6a3b      	ldr	r3, [r7, #32]
 800750a:	801a      	strh	r2, [r3, #0]
 800750c:	e0d1      	b.n	80076b2 <USB_EPStartXfer+0x512>
 800750e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007510:	095b      	lsrs	r3, r3, #5
 8007512:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007514:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007516:	b29b      	uxth	r3, r3
 8007518:	029b      	lsls	r3, r3, #10
 800751a:	b29b      	uxth	r3, r3
 800751c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007520:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007524:	b29a      	uxth	r2, r3
 8007526:	6a3b      	ldr	r3, [r7, #32]
 8007528:	801a      	strh	r2, [r3, #0]
 800752a:	e0c2      	b.n	80076b2 <USB_EPStartXfer+0x512>
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800752c:	683b      	ldr	r3, [r7, #0]
 800752e:	785b      	ldrb	r3, [r3, #1]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d144      	bne.n	80075be <USB_EPStartXfer+0x41e>
 8007534:	687c      	ldr	r4, [r7, #4]
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800753c:	b29b      	uxth	r3, r3
 800753e:	441c      	add	r4, r3
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	781b      	ldrb	r3, [r3, #0]
 8007544:	00db      	lsls	r3, r3, #3
 8007546:	4423      	add	r3, r4
 8007548:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800754c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800754e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007550:	2b00      	cmp	r3, #0
 8007552:	d110      	bne.n	8007576 <USB_EPStartXfer+0x3d6>
 8007554:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007556:	881b      	ldrh	r3, [r3, #0]
 8007558:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800755c:	b29a      	uxth	r2, r3
 800755e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007560:	801a      	strh	r2, [r3, #0]
 8007562:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007564:	881b      	ldrh	r3, [r3, #0]
 8007566:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800756a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800756e:	b29a      	uxth	r2, r3
 8007570:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007572:	801a      	strh	r2, [r3, #0]
 8007574:	e038      	b.n	80075e8 <USB_EPStartXfer+0x448>
 8007576:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007578:	2b3d      	cmp	r3, #61	; 0x3d
 800757a:	d811      	bhi.n	80075a0 <USB_EPStartXfer+0x400>
 800757c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800757e:	085b      	lsrs	r3, r3, #1
 8007580:	63bb      	str	r3, [r7, #56]	; 0x38
 8007582:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007584:	f003 0301 	and.w	r3, r3, #1
 8007588:	2b00      	cmp	r3, #0
 800758a:	d002      	beq.n	8007592 <USB_EPStartXfer+0x3f2>
 800758c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800758e:	3301      	adds	r3, #1
 8007590:	63bb      	str	r3, [r7, #56]	; 0x38
 8007592:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007594:	b29b      	uxth	r3, r3
 8007596:	029b      	lsls	r3, r3, #10
 8007598:	b29a      	uxth	r2, r3
 800759a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800759c:	801a      	strh	r2, [r3, #0]
 800759e:	e023      	b.n	80075e8 <USB_EPStartXfer+0x448>
 80075a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80075a2:	095b      	lsrs	r3, r3, #5
 80075a4:	63bb      	str	r3, [r7, #56]	; 0x38
 80075a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075a8:	b29b      	uxth	r3, r3
 80075aa:	029b      	lsls	r3, r3, #10
 80075ac:	b29b      	uxth	r3, r3
 80075ae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80075b2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80075b6:	b29a      	uxth	r2, r3
 80075b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075ba:	801a      	strh	r2, [r3, #0]
 80075bc:	e014      	b.n	80075e8 <USB_EPStartXfer+0x448>
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	785b      	ldrb	r3, [r3, #1]
 80075c2:	2b01      	cmp	r3, #1
 80075c4:	d110      	bne.n	80075e8 <USB_EPStartXfer+0x448>
 80075c6:	687c      	ldr	r4, [r7, #4]
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80075ce:	b29b      	uxth	r3, r3
 80075d0:	441c      	add	r4, r3
 80075d2:	683b      	ldr	r3, [r7, #0]
 80075d4:	781b      	ldrb	r3, [r3, #0]
 80075d6:	00db      	lsls	r3, r3, #3
 80075d8:	4423      	add	r3, r4
 80075da:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80075de:	633b      	str	r3, [r7, #48]	; 0x30
 80075e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80075e2:	b29a      	uxth	r2, r3
 80075e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075e6:	801a      	strh	r2, [r3, #0]
 80075e8:	687c      	ldr	r4, [r7, #4]
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	785b      	ldrb	r3, [r3, #1]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d14b      	bne.n	800768a <USB_EPStartXfer+0x4ea>
 80075f2:	687c      	ldr	r4, [r7, #4]
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80075fa:	b29b      	uxth	r3, r3
 80075fc:	441c      	add	r4, r3
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	781b      	ldrb	r3, [r3, #0]
 8007602:	00db      	lsls	r3, r3, #3
 8007604:	4423      	add	r3, r4
 8007606:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800760a:	627b      	str	r3, [r7, #36]	; 0x24
 800760c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800760e:	2b00      	cmp	r3, #0
 8007610:	d110      	bne.n	8007634 <USB_EPStartXfer+0x494>
 8007612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007614:	881b      	ldrh	r3, [r3, #0]
 8007616:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800761a:	b29a      	uxth	r2, r3
 800761c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800761e:	801a      	strh	r2, [r3, #0]
 8007620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007622:	881b      	ldrh	r3, [r3, #0]
 8007624:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007628:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800762c:	b29a      	uxth	r2, r3
 800762e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007630:	801a      	strh	r2, [r3, #0]
 8007632:	e03e      	b.n	80076b2 <USB_EPStartXfer+0x512>
 8007634:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007636:	2b3d      	cmp	r3, #61	; 0x3d
 8007638:	d818      	bhi.n	800766c <USB_EPStartXfer+0x4cc>
 800763a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800763c:	085b      	lsrs	r3, r3, #1
 800763e:	637b      	str	r3, [r7, #52]	; 0x34
 8007640:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007642:	f003 0301 	and.w	r3, r3, #1
 8007646:	2b00      	cmp	r3, #0
 8007648:	d002      	beq.n	8007650 <USB_EPStartXfer+0x4b0>
 800764a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800764c:	3301      	adds	r3, #1
 800764e:	637b      	str	r3, [r7, #52]	; 0x34
 8007650:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007652:	b29b      	uxth	r3, r3
 8007654:	029b      	lsls	r3, r3, #10
 8007656:	b29a      	uxth	r2, r3
 8007658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800765a:	801a      	strh	r2, [r3, #0]
 800765c:	e029      	b.n	80076b2 <USB_EPStartXfer+0x512>
 800765e:	bf00      	nop
 8007660:	ffff80c0 	.word	0xffff80c0
 8007664:	ffffc080 	.word	0xffffc080
 8007668:	ffff8080 	.word	0xffff8080
 800766c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800766e:	095b      	lsrs	r3, r3, #5
 8007670:	637b      	str	r3, [r7, #52]	; 0x34
 8007672:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007674:	b29b      	uxth	r3, r3
 8007676:	029b      	lsls	r3, r3, #10
 8007678:	b29b      	uxth	r3, r3
 800767a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800767e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007682:	b29a      	uxth	r2, r3
 8007684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007686:	801a      	strh	r2, [r3, #0]
 8007688:	e013      	b.n	80076b2 <USB_EPStartXfer+0x512>
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	785b      	ldrb	r3, [r3, #1]
 800768e:	2b01      	cmp	r3, #1
 8007690:	d10f      	bne.n	80076b2 <USB_EPStartXfer+0x512>
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007698:	b29b      	uxth	r3, r3
 800769a:	441c      	add	r4, r3
 800769c:	683b      	ldr	r3, [r7, #0]
 800769e:	781b      	ldrb	r3, [r3, #0]
 80076a0:	00db      	lsls	r3, r3, #3
 80076a2:	4423      	add	r3, r4
 80076a4:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80076a8:	62bb      	str	r3, [r7, #40]	; 0x28
 80076aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80076ac:	b29a      	uxth	r2, r3
 80076ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076b0:	801a      	strh	r2, [r3, #0]
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80076b2:	687a      	ldr	r2, [r7, #4]
 80076b4:	683b      	ldr	r3, [r7, #0]
 80076b6:	781b      	ldrb	r3, [r3, #0]
 80076b8:	009b      	lsls	r3, r3, #2
 80076ba:	4413      	add	r3, r2
 80076bc:	881b      	ldrh	r3, [r3, #0]
 80076be:	b29b      	uxth	r3, r3
 80076c0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80076c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076c8:	b29c      	uxth	r4, r3
 80076ca:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80076ce:	b29c      	uxth	r4, r3
 80076d0:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80076d4:	b29c      	uxth	r4, r3
 80076d6:	687a      	ldr	r2, [r7, #4]
 80076d8:	683b      	ldr	r3, [r7, #0]
 80076da:	781b      	ldrb	r3, [r3, #0]
 80076dc:	009b      	lsls	r3, r3, #2
 80076de:	441a      	add	r2, r3
 80076e0:	4b04      	ldr	r3, [pc, #16]	; (80076f4 <USB_EPStartXfer+0x554>)
 80076e2:	4323      	orrs	r3, r4
 80076e4:	b29b      	uxth	r3, r3
 80076e6:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80076e8:	2300      	movs	r3, #0
}
 80076ea:	4618      	mov	r0, r3
 80076ec:	3754      	adds	r7, #84	; 0x54
 80076ee:	46bd      	mov	sp, r7
 80076f0:	bd90      	pop	{r4, r7, pc}
 80076f2:	bf00      	nop
 80076f4:	ffff8080 	.word	0xffff8080

080076f8 <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80076f8:	b490      	push	{r4, r7}
 80076fa:	b082      	sub	sp, #8
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
 8007700:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8007702:	683b      	ldr	r3, [r7, #0]
 8007704:	785b      	ldrb	r3, [r3, #1]
 8007706:	2b00      	cmp	r3, #0
 8007708:	d018      	beq.n	800773c <USB_EPSetStall+0x44>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800770a:	687a      	ldr	r2, [r7, #4]
 800770c:	683b      	ldr	r3, [r7, #0]
 800770e:	781b      	ldrb	r3, [r3, #0]
 8007710:	009b      	lsls	r3, r3, #2
 8007712:	4413      	add	r3, r2
 8007714:	881b      	ldrh	r3, [r3, #0]
 8007716:	b29b      	uxth	r3, r3
 8007718:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800771c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007720:	b29c      	uxth	r4, r3
 8007722:	f084 0310 	eor.w	r3, r4, #16
 8007726:	b29c      	uxth	r4, r3
 8007728:	687a      	ldr	r2, [r7, #4]
 800772a:	683b      	ldr	r3, [r7, #0]
 800772c:	781b      	ldrb	r3, [r3, #0]
 800772e:	009b      	lsls	r3, r3, #2
 8007730:	441a      	add	r2, r3
 8007732:	4b11      	ldr	r3, [pc, #68]	; (8007778 <USB_EPSetStall+0x80>)
 8007734:	4323      	orrs	r3, r4
 8007736:	b29b      	uxth	r3, r3
 8007738:	8013      	strh	r3, [r2, #0]
 800773a:	e017      	b.n	800776c <USB_EPSetStall+0x74>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800773c:	687a      	ldr	r2, [r7, #4]
 800773e:	683b      	ldr	r3, [r7, #0]
 8007740:	781b      	ldrb	r3, [r3, #0]
 8007742:	009b      	lsls	r3, r3, #2
 8007744:	4413      	add	r3, r2
 8007746:	881b      	ldrh	r3, [r3, #0]
 8007748:	b29b      	uxth	r3, r3
 800774a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800774e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007752:	b29c      	uxth	r4, r3
 8007754:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8007758:	b29c      	uxth	r4, r3
 800775a:	687a      	ldr	r2, [r7, #4]
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	781b      	ldrb	r3, [r3, #0]
 8007760:	009b      	lsls	r3, r3, #2
 8007762:	441a      	add	r2, r3
 8007764:	4b04      	ldr	r3, [pc, #16]	; (8007778 <USB_EPSetStall+0x80>)
 8007766:	4323      	orrs	r3, r4
 8007768:	b29b      	uxth	r3, r3
 800776a:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800776c:	2300      	movs	r3, #0
}
 800776e:	4618      	mov	r0, r3
 8007770:	3708      	adds	r7, #8
 8007772:	46bd      	mov	sp, r7
 8007774:	bc90      	pop	{r4, r7}
 8007776:	4770      	bx	lr
 8007778:	ffff8080 	.word	0xffff8080

0800777c <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800777c:	b490      	push	{r4, r7}
 800777e:	b082      	sub	sp, #8
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
 8007784:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8007786:	683b      	ldr	r3, [r7, #0]
 8007788:	7b1b      	ldrb	r3, [r3, #12]
 800778a:	2b00      	cmp	r3, #0
 800778c:	d17d      	bne.n	800788a <USB_EPClearStall+0x10e>
  {
    if (ep->is_in != 0U)
 800778e:	683b      	ldr	r3, [r7, #0]
 8007790:	785b      	ldrb	r3, [r3, #1]
 8007792:	2b00      	cmp	r3, #0
 8007794:	d03d      	beq.n	8007812 <USB_EPClearStall+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007796:	687a      	ldr	r2, [r7, #4]
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	781b      	ldrb	r3, [r3, #0]
 800779c:	009b      	lsls	r3, r3, #2
 800779e:	4413      	add	r3, r2
 80077a0:	881b      	ldrh	r3, [r3, #0]
 80077a2:	b29c      	uxth	r4, r3
 80077a4:	4623      	mov	r3, r4
 80077a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d014      	beq.n	80077d8 <USB_EPClearStall+0x5c>
 80077ae:	687a      	ldr	r2, [r7, #4]
 80077b0:	683b      	ldr	r3, [r7, #0]
 80077b2:	781b      	ldrb	r3, [r3, #0]
 80077b4:	009b      	lsls	r3, r3, #2
 80077b6:	4413      	add	r3, r2
 80077b8:	881b      	ldrh	r3, [r3, #0]
 80077ba:	b29b      	uxth	r3, r3
 80077bc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80077c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077c4:	b29c      	uxth	r4, r3
 80077c6:	687a      	ldr	r2, [r7, #4]
 80077c8:	683b      	ldr	r3, [r7, #0]
 80077ca:	781b      	ldrb	r3, [r3, #0]
 80077cc:	009b      	lsls	r3, r3, #2
 80077ce:	441a      	add	r2, r3
 80077d0:	4b31      	ldr	r3, [pc, #196]	; (8007898 <USB_EPClearStall+0x11c>)
 80077d2:	4323      	orrs	r3, r4
 80077d4:	b29b      	uxth	r3, r3
 80077d6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80077d8:	683b      	ldr	r3, [r7, #0]
 80077da:	78db      	ldrb	r3, [r3, #3]
 80077dc:	2b01      	cmp	r3, #1
 80077de:	d054      	beq.n	800788a <USB_EPClearStall+0x10e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80077e0:	687a      	ldr	r2, [r7, #4]
 80077e2:	683b      	ldr	r3, [r7, #0]
 80077e4:	781b      	ldrb	r3, [r3, #0]
 80077e6:	009b      	lsls	r3, r3, #2
 80077e8:	4413      	add	r3, r2
 80077ea:	881b      	ldrh	r3, [r3, #0]
 80077ec:	b29b      	uxth	r3, r3
 80077ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80077f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80077f6:	b29c      	uxth	r4, r3
 80077f8:	f084 0320 	eor.w	r3, r4, #32
 80077fc:	b29c      	uxth	r4, r3
 80077fe:	687a      	ldr	r2, [r7, #4]
 8007800:	683b      	ldr	r3, [r7, #0]
 8007802:	781b      	ldrb	r3, [r3, #0]
 8007804:	009b      	lsls	r3, r3, #2
 8007806:	441a      	add	r2, r3
 8007808:	4b24      	ldr	r3, [pc, #144]	; (800789c <USB_EPClearStall+0x120>)
 800780a:	4323      	orrs	r3, r4
 800780c:	b29b      	uxth	r3, r3
 800780e:	8013      	strh	r3, [r2, #0]
 8007810:	e03b      	b.n	800788a <USB_EPClearStall+0x10e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007812:	687a      	ldr	r2, [r7, #4]
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	781b      	ldrb	r3, [r3, #0]
 8007818:	009b      	lsls	r3, r3, #2
 800781a:	4413      	add	r3, r2
 800781c:	881b      	ldrh	r3, [r3, #0]
 800781e:	b29c      	uxth	r4, r3
 8007820:	4623      	mov	r3, r4
 8007822:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007826:	2b00      	cmp	r3, #0
 8007828:	d014      	beq.n	8007854 <USB_EPClearStall+0xd8>
 800782a:	687a      	ldr	r2, [r7, #4]
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	781b      	ldrb	r3, [r3, #0]
 8007830:	009b      	lsls	r3, r3, #2
 8007832:	4413      	add	r3, r2
 8007834:	881b      	ldrh	r3, [r3, #0]
 8007836:	b29b      	uxth	r3, r3
 8007838:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800783c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007840:	b29c      	uxth	r4, r3
 8007842:	687a      	ldr	r2, [r7, #4]
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	781b      	ldrb	r3, [r3, #0]
 8007848:	009b      	lsls	r3, r3, #2
 800784a:	441a      	add	r2, r3
 800784c:	4b14      	ldr	r3, [pc, #80]	; (80078a0 <USB_EPClearStall+0x124>)
 800784e:	4323      	orrs	r3, r4
 8007850:	b29b      	uxth	r3, r3
 8007852:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007854:	687a      	ldr	r2, [r7, #4]
 8007856:	683b      	ldr	r3, [r7, #0]
 8007858:	781b      	ldrb	r3, [r3, #0]
 800785a:	009b      	lsls	r3, r3, #2
 800785c:	4413      	add	r3, r2
 800785e:	881b      	ldrh	r3, [r3, #0]
 8007860:	b29b      	uxth	r3, r3
 8007862:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007866:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800786a:	b29c      	uxth	r4, r3
 800786c:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8007870:	b29c      	uxth	r4, r3
 8007872:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8007876:	b29c      	uxth	r4, r3
 8007878:	687a      	ldr	r2, [r7, #4]
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	781b      	ldrb	r3, [r3, #0]
 800787e:	009b      	lsls	r3, r3, #2
 8007880:	441a      	add	r2, r3
 8007882:	4b06      	ldr	r3, [pc, #24]	; (800789c <USB_EPClearStall+0x120>)
 8007884:	4323      	orrs	r3, r4
 8007886:	b29b      	uxth	r3, r3
 8007888:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800788a:	2300      	movs	r3, #0
}
 800788c:	4618      	mov	r0, r3
 800788e:	3708      	adds	r7, #8
 8007890:	46bd      	mov	sp, r7
 8007892:	bc90      	pop	{r4, r7}
 8007894:	4770      	bx	lr
 8007896:	bf00      	nop
 8007898:	ffff80c0 	.word	0xffff80c0
 800789c:	ffff8080 	.word	0xffff8080
 80078a0:	ffffc080 	.word	0xffffc080

080078a4 <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80078a4:	b480      	push	{r7}
 80078a6:	b083      	sub	sp, #12
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
 80078ac:	460b      	mov	r3, r1
 80078ae:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80078b0:	78fb      	ldrb	r3, [r7, #3]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d103      	bne.n	80078be <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	2280      	movs	r2, #128	; 0x80
 80078ba:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80078be:	2300      	movs	r3, #0
}
 80078c0:	4618      	mov	r0, r3
 80078c2:	370c      	adds	r7, #12
 80078c4:	46bd      	mov	sp, r7
 80078c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ca:	4770      	bx	lr

080078cc <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80078cc:	b480      	push	{r7}
 80078ce:	b083      	sub	sp, #12
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= USB_BCDR_DPPU;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80078da:	b29b      	uxth	r3, r3
 80078dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80078e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80078e4:	b29a      	uxth	r2, r3
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  return HAL_OK;
 80078ec:	2300      	movs	r3, #0
}
 80078ee:	4618      	mov	r0, r3
 80078f0:	370c      	adds	r7, #12
 80078f2:	46bd      	mov	sp, r7
 80078f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f8:	4770      	bx	lr

080078fa <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 80078fa:	b480      	push	{r7}
 80078fc:	b083      	sub	sp, #12
 80078fe:	af00      	add	r7, sp, #0
 8007900:	6078      	str	r0, [r7, #4]
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= (uint16_t)(~(USB_BCDR_DPPU));
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007908:	b29b      	uxth	r3, r3
 800790a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800790e:	b29a      	uxth	r2, r3
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  return HAL_OK;
 8007916:	2300      	movs	r3, #0
}
 8007918:	4618      	mov	r0, r3
 800791a:	370c      	adds	r7, #12
 800791c:	46bd      	mov	sp, r7
 800791e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007922:	4770      	bx	lr

08007924 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8007924:	b480      	push	{r7}
 8007926:	b085      	sub	sp, #20
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007932:	b29b      	uxth	r3, r3
 8007934:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8007936:	68fb      	ldr	r3, [r7, #12]
}
 8007938:	4618      	mov	r0, r3
 800793a:	3714      	adds	r7, #20
 800793c:	46bd      	mov	sp, r7
 800793e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007942:	4770      	bx	lr

08007944 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8007944:	b480      	push	{r7}
 8007946:	b083      	sub	sp, #12
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
 800794c:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800794e:	2300      	movs	r3, #0
}
 8007950:	4618      	mov	r0, r3
 8007952:	370c      	adds	r7, #12
 8007954:	46bd      	mov	sp, r7
 8007956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795a:	4770      	bx	lr

0800795c <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800795c:	b480      	push	{r7}
 800795e:	b08d      	sub	sp, #52	; 0x34
 8007960:	af00      	add	r7, sp, #0
 8007962:	60f8      	str	r0, [r7, #12]
 8007964:	60b9      	str	r1, [r7, #8]
 8007966:	4611      	mov	r1, r2
 8007968:	461a      	mov	r2, r3
 800796a:	460b      	mov	r3, r1
 800796c:	80fb      	strh	r3, [r7, #6]
 800796e:	4613      	mov	r3, r2
 8007970:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007972:	88bb      	ldrh	r3, [r7, #4]
 8007974:	3301      	adds	r3, #1
 8007976:	085b      	lsrs	r3, r3, #1
 8007978:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800797e:	68bb      	ldr	r3, [r7, #8]
 8007980:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007982:	88fa      	ldrh	r2, [r7, #6]
 8007984:	69fb      	ldr	r3, [r7, #28]
 8007986:	4413      	add	r3, r2
 8007988:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800798c:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 800798e:	6a3b      	ldr	r3, [r7, #32]
 8007990:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007992:	e01b      	b.n	80079cc <USB_WritePMA+0x70>
  {
    temp1 = (uint16_t) * pBuf;
 8007994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007996:	781b      	ldrb	r3, [r3, #0]
 8007998:	61bb      	str	r3, [r7, #24]
    pBuf++;
 800799a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800799c:	3301      	adds	r3, #1
 800799e:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) * pBuf << 8));
 80079a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079a2:	781b      	ldrb	r3, [r3, #0]
 80079a4:	b29b      	uxth	r3, r3
 80079a6:	021b      	lsls	r3, r3, #8
 80079a8:	b29b      	uxth	r3, r3
 80079aa:	461a      	mov	r2, r3
 80079ac:	69bb      	ldr	r3, [r7, #24]
 80079ae:	4313      	orrs	r3, r2
 80079b0:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 80079b2:	697b      	ldr	r3, [r7, #20]
 80079b4:	b29a      	uxth	r2, r3
 80079b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079b8:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80079ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079bc:	3302      	adds	r3, #2
 80079be:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
#endif

    pBuf++;
 80079c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079c2:	3301      	adds	r3, #1
 80079c4:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 80079c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079c8:	3b01      	subs	r3, #1
 80079ca:	62fb      	str	r3, [r7, #44]	; 0x2c
 80079cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d1e0      	bne.n	8007994 <USB_WritePMA+0x38>
  }
}
 80079d2:	bf00      	nop
 80079d4:	3734      	adds	r7, #52	; 0x34
 80079d6:	46bd      	mov	sp, r7
 80079d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079dc:	4770      	bx	lr

080079de <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80079de:	b480      	push	{r7}
 80079e0:	b08b      	sub	sp, #44	; 0x2c
 80079e2:	af00      	add	r7, sp, #0
 80079e4:	60f8      	str	r0, [r7, #12]
 80079e6:	60b9      	str	r1, [r7, #8]
 80079e8:	4611      	mov	r1, r2
 80079ea:	461a      	mov	r2, r3
 80079ec:	460b      	mov	r3, r1
 80079ee:	80fb      	strh	r3, [r7, #6]
 80079f0:	4613      	mov	r3, r2
 80079f2:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80079f4:	88bb      	ldrh	r3, [r7, #4]
 80079f6:	085b      	lsrs	r3, r3, #1
 80079f8:	b29b      	uxth	r3, r3
 80079fa:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	61fb      	str	r3, [r7, #28]

  pdwVal = (uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007a04:	88fa      	ldrh	r2, [r7, #6]
 8007a06:	697b      	ldr	r3, [r7, #20]
 8007a08:	4413      	add	r3, r2
 8007a0a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007a0e:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8007a10:	69bb      	ldr	r3, [r7, #24]
 8007a12:	627b      	str	r3, [r7, #36]	; 0x24
 8007a14:	e017      	b.n	8007a46 <USB_ReadPMA+0x68>
  {
    temp = *pdwVal;
 8007a16:	6a3b      	ldr	r3, [r7, #32]
 8007a18:	881b      	ldrh	r3, [r3, #0]
 8007a1a:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8007a1c:	6a3b      	ldr	r3, [r7, #32]
 8007a1e:	3302      	adds	r3, #2
 8007a20:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8007a22:	693b      	ldr	r3, [r7, #16]
 8007a24:	b2da      	uxtb	r2, r3
 8007a26:	69fb      	ldr	r3, [r7, #28]
 8007a28:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007a2a:	69fb      	ldr	r3, [r7, #28]
 8007a2c:	3301      	adds	r3, #1
 8007a2e:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8007a30:	693b      	ldr	r3, [r7, #16]
 8007a32:	0a1b      	lsrs	r3, r3, #8
 8007a34:	b2da      	uxtb	r2, r3
 8007a36:	69fb      	ldr	r3, [r7, #28]
 8007a38:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007a3a:	69fb      	ldr	r3, [r7, #28]
 8007a3c:	3301      	adds	r3, #1
 8007a3e:	61fb      	str	r3, [r7, #28]
  for (i = n; i != 0U; i--)
 8007a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a42:	3b01      	subs	r3, #1
 8007a44:	627b      	str	r3, [r7, #36]	; 0x24
 8007a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d1e4      	bne.n	8007a16 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8007a4c:	88bb      	ldrh	r3, [r7, #4]
 8007a4e:	f003 0301 	and.w	r3, r3, #1
 8007a52:	b29b      	uxth	r3, r3
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d006      	beq.n	8007a66 <USB_ReadPMA+0x88>
  {
    temp = *pdwVal;
 8007a58:	6a3b      	ldr	r3, [r7, #32]
 8007a5a:	881b      	ldrh	r3, [r3, #0]
 8007a5c:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8007a5e:	693b      	ldr	r3, [r7, #16]
 8007a60:	b2da      	uxtb	r2, r3
 8007a62:	69fb      	ldr	r3, [r7, #28]
 8007a64:	701a      	strb	r2, [r3, #0]
  }
}
 8007a66:	bf00      	nop
 8007a68:	372c      	adds	r7, #44	; 0x2c
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a70:	4770      	bx	lr

08007a72 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007a72:	b580      	push	{r7, lr}
 8007a74:	b084      	sub	sp, #16
 8007a76:	af00      	add	r7, sp, #0
 8007a78:	6078      	str	r0, [r7, #4]
 8007a7a:	460b      	mov	r3, r1
 8007a7c:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007a7e:	2300      	movs	r3, #0
 8007a80:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if(pdev->dev_speed == USBD_SPEED_HIGH)
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	7c1b      	ldrb	r3, [r3, #16]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d115      	bne.n	8007ab6 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007a8a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007a8e:	2202      	movs	r2, #2
 8007a90:	2181      	movs	r1, #129	; 0x81
 8007a92:	6878      	ldr	r0, [r7, #4]
 8007a94:	f005 faac 	bl	800cff0 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2201      	movs	r2, #1
 8007a9c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007a9e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007aa2:	2202      	movs	r2, #2
 8007aa4:	2101      	movs	r1, #1
 8007aa6:	6878      	ldr	r0, [r7, #4]
 8007aa8:	f005 faa2 	bl	800cff0 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	2201      	movs	r2, #1
 8007ab0:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
 8007ab4:	e012      	b.n	8007adc <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007ab6:	2340      	movs	r3, #64	; 0x40
 8007ab8:	2202      	movs	r2, #2
 8007aba:	2181      	movs	r1, #129	; 0x81
 8007abc:	6878      	ldr	r0, [r7, #4]
 8007abe:	f005 fa97 	bl	800cff0 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2201      	movs	r2, #1
 8007ac6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007ac8:	2340      	movs	r3, #64	; 0x40
 8007aca:	2202      	movs	r2, #2
 8007acc:	2101      	movs	r1, #1
 8007ace:	6878      	ldr	r0, [r7, #4]
 8007ad0:	f005 fa8e 	bl	800cff0 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2201      	movs	r2, #1
 8007ad8:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007adc:	2308      	movs	r3, #8
 8007ade:	2203      	movs	r2, #3
 8007ae0:	2182      	movs	r1, #130	; 0x82
 8007ae2:	6878      	ldr	r0, [r7, #4]
 8007ae4:	f005 fa84 	bl	800cff0 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2201      	movs	r2, #1
 8007aec:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 8007aee:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8007af2:	f005 fc77 	bl	800d3e4 <USBD_static_malloc>
 8007af6:	4602      	mov	r2, r0
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290

  if(pdev->pClassData == NULL)
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d102      	bne.n	8007b0e <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8007b08:	2301      	movs	r3, #1
 8007b0a:	73fb      	strb	r3, [r7, #15]
 8007b0c:	e026      	b.n	8007b5c <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8007b14:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8007b20:	68bb      	ldr	r3, [r7, #8]
 8007b22:	2200      	movs	r2, #0
 8007b24:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8007b28:	68bb      	ldr	r3, [r7, #8]
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if(pdev->dev_speed == USBD_SPEED_HIGH)
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	7c1b      	ldrb	r3, [r3, #16]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d109      	bne.n	8007b4c <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007b38:	68bb      	ldr	r3, [r7, #8]
 8007b3a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007b3e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007b42:	2101      	movs	r1, #1
 8007b44:	6878      	ldr	r0, [r7, #4]
 8007b46:	f005 fbc9 	bl	800d2dc <USBD_LL_PrepareReceive>
 8007b4a:	e007      	b.n	8007b5c <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007b4c:	68bb      	ldr	r3, [r7, #8]
 8007b4e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007b52:	2340      	movs	r3, #64	; 0x40
 8007b54:	2101      	movs	r1, #1
 8007b56:	6878      	ldr	r0, [r7, #4]
 8007b58:	f005 fbc0 	bl	800d2dc <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8007b5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b5e:	4618      	mov	r0, r3
 8007b60:	3710      	adds	r7, #16
 8007b62:	46bd      	mov	sp, r7
 8007b64:	bd80      	pop	{r7, pc}

08007b66 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007b66:	b580      	push	{r7, lr}
 8007b68:	b084      	sub	sp, #16
 8007b6a:	af00      	add	r7, sp, #0
 8007b6c:	6078      	str	r0, [r7, #4]
 8007b6e:	460b      	mov	r3, r1
 8007b70:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007b72:	2300      	movs	r3, #0
 8007b74:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8007b76:	2181      	movs	r1, #129	; 0x81
 8007b78:	6878      	ldr	r0, [r7, #4]
 8007b7a:	f005 fa77 	bl	800d06c <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	2200      	movs	r2, #0
 8007b82:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8007b84:	2101      	movs	r1, #1
 8007b86:	6878      	ldr	r0, [r7, #4]
 8007b88:	f005 fa70 	bl	800d06c <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	2200      	movs	r2, #0
 8007b90:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8007b94:	2182      	movs	r1, #130	; 0x82
 8007b96:	6878      	ldr	r0, [r7, #4]
 8007b98:	f005 fa68 	bl	800d06c <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if(pdev->pClassData != NULL)
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d00e      	beq.n	8007bca <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007bb2:	685b      	ldr	r3, [r3, #4]
 8007bb4:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	f005 fc1f 	bl	800d400 <USBD_static_free>
    pdev->pClassData = NULL;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
  }

  return ret;
 8007bca:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bcc:	4618      	mov	r0, r3
 8007bce:	3710      	adds	r7, #16
 8007bd0:	46bd      	mov	sp, r7
 8007bd2:	bd80      	pop	{r7, pc}

08007bd4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev,
                                USBD_SetupReqTypedef *req)
{
 8007bd4:	b580      	push	{r7, lr}
 8007bd6:	b086      	sub	sp, #24
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]
 8007bdc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8007be4:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8007be6:	2300      	movs	r3, #0
 8007be8:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8007bea:	2300      	movs	r3, #0
 8007bec:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8007bee:	2300      	movs	r3, #0
 8007bf0:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007bf2:	683b      	ldr	r3, [r7, #0]
 8007bf4:	781b      	ldrb	r3, [r3, #0]
 8007bf6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d039      	beq.n	8007c72 <USBD_CDC_Setup+0x9e>
 8007bfe:	2b20      	cmp	r3, #32
 8007c00:	d17c      	bne.n	8007cfc <USBD_CDC_Setup+0x128>
  {
  case USB_REQ_TYPE_CLASS :
    if (req->wLength)
 8007c02:	683b      	ldr	r3, [r7, #0]
 8007c04:	88db      	ldrh	r3, [r3, #6]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d029      	beq.n	8007c5e <USBD_CDC_Setup+0x8a>
    {
      if (req->bmRequest & 0x80U)
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	781b      	ldrb	r3, [r3, #0]
 8007c0e:	b25b      	sxtb	r3, r3
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	da11      	bge.n	8007c38 <USBD_CDC_Setup+0x64>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007c1a:	689b      	ldr	r3, [r3, #8]
 8007c1c:	683a      	ldr	r2, [r7, #0]
 8007c1e:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)(void *)hcdc->data,
 8007c20:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007c22:	683a      	ldr	r2, [r7, #0]
 8007c24:	88d2      	ldrh	r2, [r2, #6]
 8007c26:	4798      	blx	r3
                                                          req->wLength);

          USBD_CtlSendData (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007c28:	6939      	ldr	r1, [r7, #16]
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	88db      	ldrh	r3, [r3, #6]
 8007c2e:	461a      	mov	r2, r3
 8007c30:	6878      	ldr	r0, [r7, #4]
 8007c32:	f001 f9a7 	bl	8008f84 <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)(void *)req, 0U);
    }
    break;
 8007c36:	e068      	b.n	8007d0a <USBD_CDC_Setup+0x136>
        hcdc->CmdOpCode = req->bRequest;
 8007c38:	683b      	ldr	r3, [r7, #0]
 8007c3a:	785a      	ldrb	r2, [r3, #1]
 8007c3c:	693b      	ldr	r3, [r7, #16]
 8007c3e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 8007c42:	683b      	ldr	r3, [r7, #0]
 8007c44:	88db      	ldrh	r3, [r3, #6]
 8007c46:	b2da      	uxtb	r2, r3
 8007c48:	693b      	ldr	r3, [r7, #16]
 8007c4a:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        USBD_CtlPrepareRx (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007c4e:	6939      	ldr	r1, [r7, #16]
 8007c50:	683b      	ldr	r3, [r7, #0]
 8007c52:	88db      	ldrh	r3, [r3, #6]
 8007c54:	461a      	mov	r2, r3
 8007c56:	6878      	ldr	r0, [r7, #4]
 8007c58:	f001 f9c2 	bl	8008fe0 <USBD_CtlPrepareRx>
    break;
 8007c5c:	e055      	b.n	8007d0a <USBD_CDC_Setup+0x136>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007c64:	689b      	ldr	r3, [r3, #8]
 8007c66:	683a      	ldr	r2, [r7, #0]
 8007c68:	7850      	ldrb	r0, [r2, #1]
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	6839      	ldr	r1, [r7, #0]
 8007c6e:	4798      	blx	r3
    break;
 8007c70:	e04b      	b.n	8007d0a <USBD_CDC_Setup+0x136>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8007c72:	683b      	ldr	r3, [r7, #0]
 8007c74:	785b      	ldrb	r3, [r3, #1]
 8007c76:	2b0a      	cmp	r3, #10
 8007c78:	d017      	beq.n	8007caa <USBD_CDC_Setup+0xd6>
 8007c7a:	2b0b      	cmp	r3, #11
 8007c7c:	d029      	beq.n	8007cd2 <USBD_CDC_Setup+0xfe>
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d133      	bne.n	8007cea <USBD_CDC_Setup+0x116>
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 8007c88:	2b03      	cmp	r3, #3
 8007c8a:	d107      	bne.n	8007c9c <USBD_CDC_Setup+0xc8>
      {
        USBD_CtlSendData (pdev, (uint8_t *)(void *)&status_info, 2U);
 8007c8c:	f107 030c 	add.w	r3, r7, #12
 8007c90:	2202      	movs	r2, #2
 8007c92:	4619      	mov	r1, r3
 8007c94:	6878      	ldr	r0, [r7, #4]
 8007c96:	f001 f975 	bl	8008f84 <USBD_CtlSendData>
      else
      {
        USBD_CtlError (pdev, req);
			  ret = USBD_FAIL;
      }
      break;
 8007c9a:	e02e      	b.n	8007cfa <USBD_CDC_Setup+0x126>
        USBD_CtlError (pdev, req);
 8007c9c:	6839      	ldr	r1, [r7, #0]
 8007c9e:	6878      	ldr	r0, [r7, #4]
 8007ca0:	f001 f905 	bl	8008eae <USBD_CtlError>
			  ret = USBD_FAIL;
 8007ca4:	2302      	movs	r3, #2
 8007ca6:	75fb      	strb	r3, [r7, #23]
      break;
 8007ca8:	e027      	b.n	8007cfa <USBD_CDC_Setup+0x126>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 8007cb0:	2b03      	cmp	r3, #3
 8007cb2:	d107      	bne.n	8007cc4 <USBD_CDC_Setup+0xf0>
      {
        USBD_CtlSendData (pdev, &ifalt, 1U);
 8007cb4:	f107 030f 	add.w	r3, r7, #15
 8007cb8:	2201      	movs	r2, #1
 8007cba:	4619      	mov	r1, r3
 8007cbc:	6878      	ldr	r0, [r7, #4]
 8007cbe:	f001 f961 	bl	8008f84 <USBD_CtlSendData>
      else
      {
        USBD_CtlError (pdev, req);
			  ret = USBD_FAIL;
      }
      break;
 8007cc2:	e01a      	b.n	8007cfa <USBD_CDC_Setup+0x126>
        USBD_CtlError (pdev, req);
 8007cc4:	6839      	ldr	r1, [r7, #0]
 8007cc6:	6878      	ldr	r0, [r7, #4]
 8007cc8:	f001 f8f1 	bl	8008eae <USBD_CtlError>
			  ret = USBD_FAIL;
 8007ccc:	2302      	movs	r3, #2
 8007cce:	75fb      	strb	r3, [r7, #23]
      break;
 8007cd0:	e013      	b.n	8007cfa <USBD_CDC_Setup+0x126>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 8007cd8:	2b03      	cmp	r3, #3
 8007cda:	d00d      	beq.n	8007cf8 <USBD_CDC_Setup+0x124>
      {
        USBD_CtlError (pdev, req);
 8007cdc:	6839      	ldr	r1, [r7, #0]
 8007cde:	6878      	ldr	r0, [r7, #4]
 8007ce0:	f001 f8e5 	bl	8008eae <USBD_CtlError>
			  ret = USBD_FAIL;
 8007ce4:	2302      	movs	r3, #2
 8007ce6:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8007ce8:	e006      	b.n	8007cf8 <USBD_CDC_Setup+0x124>

    default:
      USBD_CtlError (pdev, req);
 8007cea:	6839      	ldr	r1, [r7, #0]
 8007cec:	6878      	ldr	r0, [r7, #4]
 8007cee:	f001 f8de 	bl	8008eae <USBD_CtlError>
      ret = USBD_FAIL;
 8007cf2:	2302      	movs	r3, #2
 8007cf4:	75fb      	strb	r3, [r7, #23]
      break;
 8007cf6:	e000      	b.n	8007cfa <USBD_CDC_Setup+0x126>
      break;
 8007cf8:	bf00      	nop
    }
    break;
 8007cfa:	e006      	b.n	8007d0a <USBD_CDC_Setup+0x136>

  default:
    USBD_CtlError (pdev, req);
 8007cfc:	6839      	ldr	r1, [r7, #0]
 8007cfe:	6878      	ldr	r0, [r7, #4]
 8007d00:	f001 f8d5 	bl	8008eae <USBD_CtlError>
    ret = USBD_FAIL;
 8007d04:	2302      	movs	r3, #2
 8007d06:	75fb      	strb	r3, [r7, #23]
    break;
 8007d08:	bf00      	nop
  }

  return ret;
 8007d0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	3718      	adds	r7, #24
 8007d10:	46bd      	mov	sp, r7
 8007d12:	bd80      	pop	{r7, pc}

08007d14 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	b084      	sub	sp, #16
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
 8007d1c:	460b      	mov	r3, r1
 8007d1e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)pdev->pClassData;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8007d26:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8007d2e:	60bb      	str	r3, [r7, #8]

  if(pdev->pClassData != NULL)
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d037      	beq.n	8007daa <USBD_CDC_DataIn+0x96>
  {
    if((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8007d3a:	78fa      	ldrb	r2, [r7, #3]
 8007d3c:	6879      	ldr	r1, [r7, #4]
 8007d3e:	4613      	mov	r3, r2
 8007d40:	009b      	lsls	r3, r3, #2
 8007d42:	4413      	add	r3, r2
 8007d44:	009b      	lsls	r3, r3, #2
 8007d46:	440b      	add	r3, r1
 8007d48:	331c      	adds	r3, #28
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d026      	beq.n	8007d9e <USBD_CDC_DataIn+0x8a>
 8007d50:	78fa      	ldrb	r2, [r7, #3]
 8007d52:	6879      	ldr	r1, [r7, #4]
 8007d54:	4613      	mov	r3, r2
 8007d56:	009b      	lsls	r3, r3, #2
 8007d58:	4413      	add	r3, r2
 8007d5a:	009b      	lsls	r3, r3, #2
 8007d5c:	440b      	add	r3, r1
 8007d5e:	331c      	adds	r3, #28
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	78fa      	ldrb	r2, [r7, #3]
 8007d64:	68b9      	ldr	r1, [r7, #8]
 8007d66:	0152      	lsls	r2, r2, #5
 8007d68:	440a      	add	r2, r1
 8007d6a:	3238      	adds	r2, #56	; 0x38
 8007d6c:	6812      	ldr	r2, [r2, #0]
 8007d6e:	fbb3 f1f2 	udiv	r1, r3, r2
 8007d72:	fb02 f201 	mul.w	r2, r2, r1
 8007d76:	1a9b      	subs	r3, r3, r2
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d110      	bne.n	8007d9e <USBD_CDC_DataIn+0x8a>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8007d7c:	78fa      	ldrb	r2, [r7, #3]
 8007d7e:	6879      	ldr	r1, [r7, #4]
 8007d80:	4613      	mov	r3, r2
 8007d82:	009b      	lsls	r3, r3, #2
 8007d84:	4413      	add	r3, r2
 8007d86:	009b      	lsls	r3, r3, #2
 8007d88:	440b      	add	r3, r1
 8007d8a:	331c      	adds	r3, #28
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit (pdev, epnum, NULL, 0U);
 8007d90:	78f9      	ldrb	r1, [r7, #3]
 8007d92:	2300      	movs	r3, #0
 8007d94:	2200      	movs	r2, #0
 8007d96:	6878      	ldr	r0, [r7, #4]
 8007d98:	f005 fa66 	bl	800d268 <USBD_LL_Transmit>
 8007d9c:	e003      	b.n	8007da6 <USBD_CDC_DataIn+0x92>
    }
    else
    {
      hcdc->TxState = 0U;
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	2200      	movs	r2, #0
 8007da2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8007da6:	2300      	movs	r3, #0
 8007da8:	e000      	b.n	8007dac <USBD_CDC_DataIn+0x98>
  }
  else
  {
    return USBD_FAIL;
 8007daa:	2302      	movs	r3, #2
  }
}
 8007dac:	4618      	mov	r0, r3
 8007dae:	3710      	adds	r7, #16
 8007db0:	46bd      	mov	sp, r7
 8007db2:	bd80      	pop	{r7, pc}

08007db4 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007db4:	b580      	push	{r7, lr}
 8007db6:	b084      	sub	sp, #16
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
 8007dbc:	460b      	mov	r3, r1
 8007dbe:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8007dc6:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8007dc8:	78fb      	ldrb	r3, [r7, #3]
 8007dca:	4619      	mov	r1, r3
 8007dcc:	6878      	ldr	r0, [r7, #4]
 8007dce:	f005 fabf 	bl	800d350 <USBD_LL_GetRxDataSize>
 8007dd2:	4602      	mov	r2, r0
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d00d      	beq.n	8007e00 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007dea:	68db      	ldr	r3, [r3, #12]
 8007dec:	68fa      	ldr	r2, [r7, #12]
 8007dee:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8007df2:	68fa      	ldr	r2, [r7, #12]
 8007df4:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8007df8:	4611      	mov	r1, r2
 8007dfa:	4798      	blx	r3

    return USBD_OK;
 8007dfc:	2300      	movs	r3, #0
 8007dfe:	e000      	b.n	8007e02 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8007e00:	2302      	movs	r3, #2
  }
}
 8007e02:	4618      	mov	r0, r3
 8007e04:	3710      	adds	r7, #16
 8007e06:	46bd      	mov	sp, r7
 8007e08:	bd80      	pop	{r7, pc}

08007e0a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{
 8007e0a:	b580      	push	{r7, lr}
 8007e0c:	b084      	sub	sp, #16
 8007e0e:	af00      	add	r7, sp, #0
 8007e10:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8007e18:	60fb      	str	r3, [r7, #12]

  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d015      	beq.n	8007e50 <USBD_CDC_EP0_RxReady+0x46>
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8007e2a:	2bff      	cmp	r3, #255	; 0xff
 8007e2c:	d010      	beq.n	8007e50 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007e34:	689b      	ldr	r3, [r3, #8]
 8007e36:	68fa      	ldr	r2, [r7, #12]
 8007e38:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8007e3c:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8007e3e:	68fa      	ldr	r2, [r7, #12]
 8007e40:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007e44:	b292      	uxth	r2, r2
 8007e46:	4798      	blx	r3
      hcdc->CmdOpCode = 0xFFU;
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	22ff      	movs	r2, #255	; 0xff
 8007e4c:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8007e50:	2300      	movs	r3, #0
}
 8007e52:	4618      	mov	r0, r3
 8007e54:	3710      	adds	r7, #16
 8007e56:	46bd      	mov	sp, r7
 8007e58:	bd80      	pop	{r7, pc}
	...

08007e5c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
 8007e5c:	b480      	push	{r7}
 8007e5e:	b083      	sub	sp, #12
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgFSDesc);
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	2243      	movs	r2, #67	; 0x43
 8007e68:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8007e6a:	4b03      	ldr	r3, [pc, #12]	; (8007e78 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	370c      	adds	r7, #12
 8007e70:	46bd      	mov	sp, r7
 8007e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e76:	4770      	bx	lr
 8007e78:	20000094 	.word	0x20000094

08007e7c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
 8007e7c:	b480      	push	{r7}
 8007e7e:	b083      	sub	sp, #12
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgHSDesc);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2243      	movs	r2, #67	; 0x43
 8007e88:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8007e8a:	4b03      	ldr	r3, [pc, #12]	; (8007e98 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	370c      	adds	r7, #12
 8007e90:	46bd      	mov	sp, r7
 8007e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e96:	4770      	bx	lr
 8007e98:	20000050 	.word	0x20000050

08007e9c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
 8007e9c:	b480      	push	{r7}
 8007e9e:	b083      	sub	sp, #12
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	2243      	movs	r2, #67	; 0x43
 8007ea8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8007eaa:	4b03      	ldr	r3, [pc, #12]	; (8007eb8 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8007eac:	4618      	mov	r0, r3
 8007eae:	370c      	adds	r7, #12
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb6:	4770      	bx	lr
 8007eb8:	200000d8 	.word	0x200000d8

08007ebc <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
 8007ebc:	b480      	push	{r7}
 8007ebe:	b083      	sub	sp, #12
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	220a      	movs	r2, #10
 8007ec8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8007eca:	4b03      	ldr	r3, [pc, #12]	; (8007ed8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007ecc:	4618      	mov	r0, r3
 8007ece:	370c      	adds	r7, #12
 8007ed0:	46bd      	mov	sp, r7
 8007ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed6:	4770      	bx	lr
 8007ed8:	2000000c 	.word	0x2000000c

08007edc <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev,
                                      USBD_CDC_ItfTypeDef *fops)
{
 8007edc:	b480      	push	{r7}
 8007ede:	b085      	sub	sp, #20
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]
 8007ee4:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8007ee6:	2302      	movs	r3, #2
 8007ee8:	73fb      	strb	r3, [r7, #15]

  if(fops != NULL)
 8007eea:	683b      	ldr	r3, [r7, #0]
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d005      	beq.n	8007efc <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData= fops;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	683a      	ldr	r2, [r7, #0]
 8007ef4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
    ret = USBD_OK;
 8007ef8:	2300      	movs	r3, #0
 8007efa:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8007efc:	7bfb      	ldrb	r3, [r7, #15]
}
 8007efe:	4618      	mov	r0, r3
 8007f00:	3714      	adds	r7, #20
 8007f02:	46bd      	mov	sp, r7
 8007f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f08:	4770      	bx	lr

08007f0a <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
 8007f0a:	b480      	push	{r7}
 8007f0c:	b087      	sub	sp, #28
 8007f0e:	af00      	add	r7, sp, #0
 8007f10:	60f8      	str	r0, [r7, #12]
 8007f12:	60b9      	str	r1, [r7, #8]
 8007f14:	4613      	mov	r3, r2
 8007f16:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8007f1e:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8007f20:	697b      	ldr	r3, [r7, #20]
 8007f22:	68ba      	ldr	r2, [r7, #8]
 8007f24:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8007f28:	88fa      	ldrh	r2, [r7, #6]
 8007f2a:	697b      	ldr	r3, [r7, #20]
 8007f2c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8007f30:	2300      	movs	r3, #0
}
 8007f32:	4618      	mov	r0, r3
 8007f34:	371c      	adds	r7, #28
 8007f36:	46bd      	mov	sp, r7
 8007f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f3c:	4770      	bx	lr

08007f3e <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
 8007f3e:	b480      	push	{r7}
 8007f40:	b085      	sub	sp, #20
 8007f42:	af00      	add	r7, sp, #0
 8007f44:	6078      	str	r0, [r7, #4]
 8007f46:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8007f4e:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	683a      	ldr	r2, [r7, #0]
 8007f54:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8007f58:	2300      	movs	r3, #0
}
 8007f5a:	4618      	mov	r0, r3
 8007f5c:	3714      	adds	r7, #20
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f64:	4770      	bx	lr

08007f66 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007f66:	b580      	push	{r7, lr}
 8007f68:	b084      	sub	sp, #16
 8007f6a:	af00      	add	r7, sp, #0
 8007f6c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8007f74:	60fb      	str	r3, [r7, #12]

  if(pdev->pClassData != NULL)
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d01c      	beq.n	8007fba <USBD_CDC_TransmitPacket+0x54>
  {
    if(hcdc->TxState == 0U)
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d115      	bne.n	8007fb6 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	2201      	movs	r2, #1
 8007f8e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8007fa8:	b29b      	uxth	r3, r3
 8007faa:	2181      	movs	r1, #129	; 0x81
 8007fac:	6878      	ldr	r0, [r7, #4]
 8007fae:	f005 f95b 	bl	800d268 <USBD_LL_Transmit>

      return USBD_OK;
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	e002      	b.n	8007fbc <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8007fb6:	2301      	movs	r3, #1
 8007fb8:	e000      	b.n	8007fbc <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8007fba:	2302      	movs	r3, #2
  }
}
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	3710      	adds	r7, #16
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	bd80      	pop	{r7, pc}

08007fc4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007fc4:	b580      	push	{r7, lr}
 8007fc6:	b084      	sub	sp, #16
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8007fd2:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d017      	beq.n	800800e <USBD_CDC_ReceivePacket+0x4a>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	7c1b      	ldrb	r3, [r3, #16]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d109      	bne.n	8007ffa <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007fec:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007ff0:	2101      	movs	r1, #1
 8007ff2:	6878      	ldr	r0, [r7, #4]
 8007ff4:	f005 f972 	bl	800d2dc <USBD_LL_PrepareReceive>
 8007ff8:	e007      	b.n	800800a <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008000:	2340      	movs	r3, #64	; 0x40
 8008002:	2101      	movs	r1, #1
 8008004:	6878      	ldr	r0, [r7, #4]
 8008006:	f005 f969 	bl	800d2dc <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800800a:	2300      	movs	r3, #0
 800800c:	e000      	b.n	8008010 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800800e:	2302      	movs	r3, #2
  }
}
 8008010:	4618      	mov	r0, r3
 8008012:	3710      	adds	r7, #16
 8008014:	46bd      	mov	sp, r7
 8008016:	bd80      	pop	{r7, pc}

08008018 <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008018:	b580      	push	{r7, lr}
 800801a:	b084      	sub	sp, #16
 800801c:	af00      	add	r7, sp, #0
 800801e:	60f8      	str	r0, [r7, #12]
 8008020:	60b9      	str	r1, [r7, #8]
 8008022:	4613      	mov	r3, r2
 8008024:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	2b00      	cmp	r3, #0
 800802a:	d101      	bne.n	8008030 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800802c:	2302      	movs	r3, #2
 800802e:	e01a      	b.n	8008066 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8008036:	2b00      	cmp	r3, #0
 8008038:	d003      	beq.n	8008042 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	2200      	movs	r2, #0
 800803e:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
  }

  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 8008042:	68bb      	ldr	r3, [r7, #8]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d003      	beq.n	8008050 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	68ba      	ldr	r2, [r7, #8]
 800804c:	f8c3 2288 	str.w	r2, [r3, #648]	; 0x288
  }

  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	2201      	movs	r2, #1
 8008054:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->id = id;
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	79fa      	ldrb	r2, [r7, #7]
 800805c:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800805e:	68f8      	ldr	r0, [r7, #12]
 8008060:	f004 ff32 	bl	800cec8 <USBD_LL_Init>

  return USBD_OK;
 8008064:	2300      	movs	r3, #0
}
 8008066:	4618      	mov	r0, r3
 8008068:	3710      	adds	r7, #16
 800806a:	46bd      	mov	sp, r7
 800806c:	bd80      	pop	{r7, pc}

0800806e <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800806e:	b480      	push	{r7}
 8008070:	b085      	sub	sp, #20
 8008072:	af00      	add	r7, sp, #0
 8008074:	6078      	str	r0, [r7, #4]
 8008076:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef   status = USBD_OK;
 8008078:	2300      	movs	r3, #0
 800807a:	73fb      	strb	r3, [r7, #15]
  if(pclass != 0)
 800807c:	683b      	ldr	r3, [r7, #0]
 800807e:	2b00      	cmp	r3, #0
 8008080:	d006      	beq.n	8008090 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	683a      	ldr	r2, [r7, #0]
 8008086:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
    status = USBD_OK;
 800808a:	2300      	movs	r3, #0
 800808c:	73fb      	strb	r3, [r7, #15]
 800808e:	e001      	b.n	8008094 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8008090:	2302      	movs	r3, #2
 8008092:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008094:	7bfb      	ldrb	r3, [r7, #15]
}
 8008096:	4618      	mov	r0, r3
 8008098:	3714      	adds	r7, #20
 800809a:	46bd      	mov	sp, r7
 800809c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a0:	4770      	bx	lr

080080a2 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 80080a2:	b580      	push	{r7, lr}
 80080a4:	b082      	sub	sp, #8
 80080a6:	af00      	add	r7, sp, #0
 80080a8:	6078      	str	r0, [r7, #4]

  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 80080aa:	6878      	ldr	r0, [r7, #4]
 80080ac:	f004 ff6e 	bl	800cf8c <USBD_LL_Start>

  return USBD_OK;
 80080b0:	2300      	movs	r3, #0
}
 80080b2:	4618      	mov	r0, r3
 80080b4:	3708      	adds	r7, #8
 80080b6:	46bd      	mov	sp, r7
 80080b8:	bd80      	pop	{r7, pc}

080080ba <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode (USBD_HandleTypeDef  *pdev)
{
 80080ba:	b480      	push	{r7}
 80080bc:	b083      	sub	sp, #12
 80080be:	af00      	add	r7, sp, #0
 80080c0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80080c2:	2300      	movs	r3, #0
}
 80080c4:	4618      	mov	r0, r3
 80080c6:	370c      	adds	r7, #12
 80080c8:	46bd      	mov	sp, r7
 80080ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ce:	4770      	bx	lr

080080d0 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80080d0:	b580      	push	{r7, lr}
 80080d2:	b084      	sub	sp, #16
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	6078      	str	r0, [r7, #4]
 80080d8:	460b      	mov	r3, r1
 80080da:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef   ret = USBD_FAIL;
 80080dc:	2302      	movs	r3, #2
 80080de:	73fb      	strb	r3, [r7, #15]

  if(pdev->pClass != NULL)
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d00c      	beq.n	8008104 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0U)
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	78fa      	ldrb	r2, [r7, #3]
 80080f4:	4611      	mov	r1, r2
 80080f6:	6878      	ldr	r0, [r7, #4]
 80080f8:	4798      	blx	r3
 80080fa:	4603      	mov	r3, r0
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d101      	bne.n	8008104 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8008100:	2300      	movs	r3, #0
 8008102:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8008104:	7bfb      	ldrb	r3, [r7, #15]
}
 8008106:	4618      	mov	r0, r3
 8008108:	3710      	adds	r7, #16
 800810a:	46bd      	mov	sp, r7
 800810c:	bd80      	pop	{r7, pc}

0800810e <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800810e:	b580      	push	{r7, lr}
 8008110:	b082      	sub	sp, #8
 8008112:	af00      	add	r7, sp, #0
 8008114:	6078      	str	r0, [r7, #4]
 8008116:	460b      	mov	r3, r1
 8008118:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8008120:	685b      	ldr	r3, [r3, #4]
 8008122:	78fa      	ldrb	r2, [r7, #3]
 8008124:	4611      	mov	r1, r2
 8008126:	6878      	ldr	r0, [r7, #4]
 8008128:	4798      	blx	r3
  return USBD_OK;
 800812a:	2300      	movs	r3, #0
}
 800812c:	4618      	mov	r0, r3
 800812e:	3708      	adds	r7, #8
 8008130:	46bd      	mov	sp, r7
 8008132:	bd80      	pop	{r7, pc}

08008134 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008134:	b580      	push	{r7, lr}
 8008136:	b082      	sub	sp, #8
 8008138:	af00      	add	r7, sp, #0
 800813a:	6078      	str	r0, [r7, #4]
 800813c:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8008144:	6839      	ldr	r1, [r7, #0]
 8008146:	4618      	mov	r0, r3
 8008148:	f000 fe74 	bl	8008e34 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	2201      	movs	r2, #1
 8008150:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

  pdev->ep0_data_len = pdev->request.wLength;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	f8b3 3286 	ldrh.w	r3, [r3, #646]	; 0x286
 800815a:	461a      	mov	r2, r3
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

  switch (pdev->request.bmRequest & 0x1FU)
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	f893 3280 	ldrb.w	r3, [r3, #640]	; 0x280
 8008168:	f003 031f 	and.w	r3, r3, #31
 800816c:	2b01      	cmp	r3, #1
 800816e:	d00c      	beq.n	800818a <USBD_LL_SetupStage+0x56>
 8008170:	2b01      	cmp	r3, #1
 8008172:	d302      	bcc.n	800817a <USBD_LL_SetupStage+0x46>
 8008174:	2b02      	cmp	r3, #2
 8008176:	d010      	beq.n	800819a <USBD_LL_SetupStage+0x66>
 8008178:	e017      	b.n	80081aa <USBD_LL_SetupStage+0x76>
  {
  case USB_REQ_RECIPIENT_DEVICE:
    USBD_StdDevReq (pdev, &pdev->request);
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8008180:	4619      	mov	r1, r3
 8008182:	6878      	ldr	r0, [r7, #4]
 8008184:	f000 f9c8 	bl	8008518 <USBD_StdDevReq>
    break;
 8008188:	e01a      	b.n	80081c0 <USBD_LL_SetupStage+0x8c>

  case USB_REQ_RECIPIENT_INTERFACE:
    USBD_StdItfReq(pdev, &pdev->request);
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8008190:	4619      	mov	r1, r3
 8008192:	6878      	ldr	r0, [r7, #4]
 8008194:	f000 fa2a 	bl	80085ec <USBD_StdItfReq>
    break;
 8008198:	e012      	b.n	80081c0 <USBD_LL_SetupStage+0x8c>

  case USB_REQ_RECIPIENT_ENDPOINT:
    USBD_StdEPReq(pdev, &pdev->request);
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80081a0:	4619      	mov	r1, r3
 80081a2:	6878      	ldr	r0, [r7, #4]
 80081a4:	f000 fa68 	bl	8008678 <USBD_StdEPReq>
    break;
 80081a8:	e00a      	b.n	80081c0 <USBD_LL_SetupStage+0x8c>

  default:
    USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	f893 3280 	ldrb.w	r3, [r3, #640]	; 0x280
 80081b0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80081b4:	b2db      	uxtb	r3, r3
 80081b6:	4619      	mov	r1, r3
 80081b8:	6878      	ldr	r0, [r7, #4]
 80081ba:	f004 ff8d 	bl	800d0d8 <USBD_LL_StallEP>
    break;
 80081be:	bf00      	nop
  }

  return USBD_OK;
 80081c0:	2300      	movs	r3, #0
}
 80081c2:	4618      	mov	r0, r3
 80081c4:	3708      	adds	r7, #8
 80081c6:	46bd      	mov	sp, r7
 80081c8:	bd80      	pop	{r7, pc}

080081ca <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80081ca:	b580      	push	{r7, lr}
 80081cc:	b086      	sub	sp, #24
 80081ce:	af00      	add	r7, sp, #0
 80081d0:	60f8      	str	r0, [r7, #12]
 80081d2:	460b      	mov	r3, r1
 80081d4:	607a      	str	r2, [r7, #4]
 80081d6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;

  if(epnum == 0U)
 80081d8:	7afb      	ldrb	r3, [r7, #11]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d14b      	bne.n	8008276 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 80081e4:	617b      	str	r3, [r7, #20]

    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 80081ec:	2b03      	cmp	r3, #3
 80081ee:	d134      	bne.n	800825a <USBD_LL_DataOutStage+0x90>
    {
      if(pep->rem_length > pep->maxpacket)
 80081f0:	697b      	ldr	r3, [r7, #20]
 80081f2:	68da      	ldr	r2, [r3, #12]
 80081f4:	697b      	ldr	r3, [r7, #20]
 80081f6:	691b      	ldr	r3, [r3, #16]
 80081f8:	429a      	cmp	r2, r3
 80081fa:	d919      	bls.n	8008230 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -=  pep->maxpacket;
 80081fc:	697b      	ldr	r3, [r7, #20]
 80081fe:	68da      	ldr	r2, [r3, #12]
 8008200:	697b      	ldr	r3, [r7, #20]
 8008202:	691b      	ldr	r3, [r3, #16]
 8008204:	1ad2      	subs	r2, r2, r3
 8008206:	697b      	ldr	r3, [r7, #20]
 8008208:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx (pdev,
                            pdata,
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800820a:	697b      	ldr	r3, [r7, #20]
 800820c:	68da      	ldr	r2, [r3, #12]
 800820e:	697b      	ldr	r3, [r7, #20]
 8008210:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx (pdev,
 8008212:	429a      	cmp	r2, r3
 8008214:	d203      	bcs.n	800821e <USBD_LL_DataOutStage+0x54>
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008216:	697b      	ldr	r3, [r7, #20]
 8008218:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx (pdev,
 800821a:	b29b      	uxth	r3, r3
 800821c:	e002      	b.n	8008224 <USBD_LL_DataOutStage+0x5a>
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800821e:	697b      	ldr	r3, [r7, #20]
 8008220:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx (pdev,
 8008222:	b29b      	uxth	r3, r3
 8008224:	461a      	mov	r2, r3
 8008226:	6879      	ldr	r1, [r7, #4]
 8008228:	68f8      	ldr	r0, [r7, #12]
 800822a:	f000 fef7 	bl	800901c <USBD_CtlContinueRx>
 800822e:	e038      	b.n	80082a2 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8008236:	691b      	ldr	r3, [r3, #16]
 8008238:	2b00      	cmp	r3, #0
 800823a:	d00a      	beq.n	8008252 <USBD_LL_DataOutStage+0x88>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8008242:	2b03      	cmp	r3, #3
 8008244:	d105      	bne.n	8008252 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800824c:	691b      	ldr	r3, [r3, #16]
 800824e:	68f8      	ldr	r0, [r7, #12]
 8008250:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8008252:	68f8      	ldr	r0, [r7, #12]
 8008254:	f000 fef4 	bl	8009040 <USBD_CtlSendStatus>
 8008258:	e023      	b.n	80082a2 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 8008260:	2b05      	cmp	r3, #5
 8008262:	d11e      	bne.n	80082a2 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	2200      	movs	r2, #0
 8008268:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
        USBD_LL_StallEP(pdev, 0U);
 800826c:	2100      	movs	r1, #0
 800826e:	68f8      	ldr	r0, [r7, #12]
 8008270:	f004 ff32 	bl	800d0d8 <USBD_LL_StallEP>
 8008274:	e015      	b.n	80082a2 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL) &&
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800827c:	699b      	ldr	r3, [r3, #24]
 800827e:	2b00      	cmp	r3, #0
 8008280:	d00d      	beq.n	800829e <USBD_LL_DataOutStage+0xd4>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
  else if((pdev->pClass->DataOut != NULL) &&
 8008288:	2b03      	cmp	r3, #3
 800828a:	d108      	bne.n	800829e <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8008292:	699b      	ldr	r3, [r3, #24]
 8008294:	7afa      	ldrb	r2, [r7, #11]
 8008296:	4611      	mov	r1, r2
 8008298:	68f8      	ldr	r0, [r7, #12]
 800829a:	4798      	blx	r3
 800829c:	e001      	b.n	80082a2 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800829e:	2302      	movs	r3, #2
 80082a0:	e000      	b.n	80082a4 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 80082a2:	2300      	movs	r3, #0
}
 80082a4:	4618      	mov	r0, r3
 80082a6:	3718      	adds	r7, #24
 80082a8:	46bd      	mov	sp, r7
 80082aa:	bd80      	pop	{r7, pc}

080082ac <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev, uint8_t epnum,
                                       uint8_t *pdata)
{
 80082ac:	b580      	push	{r7, lr}
 80082ae:	b086      	sub	sp, #24
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	60f8      	str	r0, [r7, #12]
 80082b4:	460b      	mov	r3, r1
 80082b6:	607a      	str	r2, [r7, #4]
 80082b8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if(epnum == 0U)
 80082ba:	7afb      	ldrb	r3, [r7, #11]
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d17f      	bne.n	80083c0 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	3314      	adds	r3, #20
 80082c4:	617b      	str	r3, [r7, #20]

    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 80082cc:	2b02      	cmp	r3, #2
 80082ce:	d15c      	bne.n	800838a <USBD_LL_DataInStage+0xde>
    {
      if(pep->rem_length > pep->maxpacket)
 80082d0:	697b      	ldr	r3, [r7, #20]
 80082d2:	68da      	ldr	r2, [r3, #12]
 80082d4:	697b      	ldr	r3, [r7, #20]
 80082d6:	691b      	ldr	r3, [r3, #16]
 80082d8:	429a      	cmp	r2, r3
 80082da:	d915      	bls.n	8008308 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 80082dc:	697b      	ldr	r3, [r7, #20]
 80082de:	68da      	ldr	r2, [r3, #12]
 80082e0:	697b      	ldr	r3, [r7, #20]
 80082e2:	691b      	ldr	r3, [r3, #16]
 80082e4:	1ad2      	subs	r2, r2, r3
 80082e6:	697b      	ldr	r3, [r7, #20]
 80082e8:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData (pdev, pdata, (uint16_t)pep->rem_length);
 80082ea:	697b      	ldr	r3, [r7, #20]
 80082ec:	68db      	ldr	r3, [r3, #12]
 80082ee:	b29b      	uxth	r3, r3
 80082f0:	461a      	mov	r2, r3
 80082f2:	6879      	ldr	r1, [r7, #4]
 80082f4:	68f8      	ldr	r0, [r7, #12]
 80082f6:	f000 fe61 	bl	8008fbc <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 80082fa:	2300      	movs	r3, #0
 80082fc:	2200      	movs	r2, #0
 80082fe:	2100      	movs	r1, #0
 8008300:	68f8      	ldr	r0, [r7, #12]
 8008302:	f004 ffeb 	bl	800d2dc <USBD_LL_PrepareReceive>
 8008306:	e04e      	b.n	80083a6 <USBD_LL_DataInStage+0xfa>
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0U) &&
 8008308:	697b      	ldr	r3, [r7, #20]
 800830a:	689b      	ldr	r3, [r3, #8]
 800830c:	697a      	ldr	r2, [r7, #20]
 800830e:	6912      	ldr	r2, [r2, #16]
 8008310:	fbb3 f1f2 	udiv	r1, r3, r2
 8008314:	fb02 f201 	mul.w	r2, r2, r1
 8008318:	1a9b      	subs	r3, r3, r2
 800831a:	2b00      	cmp	r3, #0
 800831c:	d11c      	bne.n	8008358 <USBD_LL_DataInStage+0xac>
           (pep->total_length >= pep->maxpacket) &&
 800831e:	697b      	ldr	r3, [r7, #20]
 8008320:	689a      	ldr	r2, [r3, #8]
 8008322:	697b      	ldr	r3, [r7, #20]
 8008324:	691b      	ldr	r3, [r3, #16]
        if((pep->total_length % pep->maxpacket == 0U) &&
 8008326:	429a      	cmp	r2, r3
 8008328:	d316      	bcc.n	8008358 <USBD_LL_DataInStage+0xac>
           (pep->total_length < pdev->ep0_data_len))
 800832a:	697b      	ldr	r3, [r7, #20]
 800832c:	689a      	ldr	r2, [r3, #8]
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
           (pep->total_length >= pep->maxpacket) &&
 8008334:	429a      	cmp	r2, r3
 8008336:	d20f      	bcs.n	8008358 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008338:	2200      	movs	r2, #0
 800833a:	2100      	movs	r1, #0
 800833c:	68f8      	ldr	r0, [r7, #12]
 800833e:	f000 fe3d 	bl	8008fbc <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	2200      	movs	r2, #0
 8008346:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 800834a:	2300      	movs	r3, #0
 800834c:	2200      	movs	r2, #0
 800834e:	2100      	movs	r1, #0
 8008350:	68f8      	ldr	r0, [r7, #12]
 8008352:	f004 ffc3 	bl	800d2dc <USBD_LL_PrepareReceive>
 8008356:	e026      	b.n	80083a6 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800835e:	68db      	ldr	r3, [r3, #12]
 8008360:	2b00      	cmp	r3, #0
 8008362:	d00a      	beq.n	800837a <USBD_LL_DataInStage+0xce>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
          if((pdev->pClass->EP0_TxSent != NULL)&&
 800836a:	2b03      	cmp	r3, #3
 800836c:	d105      	bne.n	800837a <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8008374:	68db      	ldr	r3, [r3, #12]
 8008376:	68f8      	ldr	r0, [r7, #12]
 8008378:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800837a:	2180      	movs	r1, #128	; 0x80
 800837c:	68f8      	ldr	r0, [r7, #12]
 800837e:	f004 feab 	bl	800d0d8 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8008382:	68f8      	ldr	r0, [r7, #12]
 8008384:	f000 fe6f 	bl	8009066 <USBD_CtlReceiveStatus>
 8008388:	e00d      	b.n	80083a6 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 8008390:	2b04      	cmp	r3, #4
 8008392:	d004      	beq.n	800839e <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800839a:	2b00      	cmp	r3, #0
 800839c:	d103      	bne.n	80083a6 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800839e:	2180      	movs	r1, #128	; 0x80
 80083a0:	68f8      	ldr	r0, [r7, #12]
 80083a2:	f004 fe99 	bl	800d0d8 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	f893 3278 	ldrb.w	r3, [r3, #632]	; 0x278
 80083ac:	2b01      	cmp	r3, #1
 80083ae:	d11d      	bne.n	80083ec <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 80083b0:	68f8      	ldr	r0, [r7, #12]
 80083b2:	f7ff fe82 	bl	80080ba <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	2200      	movs	r2, #0
 80083ba:	f883 2278 	strb.w	r2, [r3, #632]	; 0x278
 80083be:	e015      	b.n	80083ec <USBD_LL_DataInStage+0x140>
    }
  }
  else if((pdev->pClass->DataIn != NULL) &&
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 80083c6:	695b      	ldr	r3, [r3, #20]
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d00d      	beq.n	80083e8 <USBD_LL_DataInStage+0x13c>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
  else if((pdev->pClass->DataIn != NULL) &&
 80083d2:	2b03      	cmp	r3, #3
 80083d4:	d108      	bne.n	80083e8 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 80083dc:	695b      	ldr	r3, [r3, #20]
 80083de:	7afa      	ldrb	r2, [r7, #11]
 80083e0:	4611      	mov	r1, r2
 80083e2:	68f8      	ldr	r0, [r7, #12]
 80083e4:	4798      	blx	r3
 80083e6:	e001      	b.n	80083ec <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80083e8:	2302      	movs	r3, #2
 80083ea:	e000      	b.n	80083ee <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 80083ec:	2300      	movs	r3, #0
}
 80083ee:	4618      	mov	r0, r3
 80083f0:	3718      	adds	r7, #24
 80083f2:	46bd      	mov	sp, r7
 80083f4:	bd80      	pop	{r7, pc}

080083f6 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 80083f6:	b580      	push	{r7, lr}
 80083f8:	b082      	sub	sp, #8
 80083fa:	af00      	add	r7, sp, #0
 80083fc:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80083fe:	2340      	movs	r3, #64	; 0x40
 8008400:	2200      	movs	r2, #0
 8008402:	2100      	movs	r1, #0
 8008404:	6878      	ldr	r0, [r7, #4]
 8008406:	f004 fdf3 	bl	800cff0 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	2201      	movs	r2, #1
 800840e:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	2240      	movs	r2, #64	; 0x40
 8008416:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800841a:	2340      	movs	r3, #64	; 0x40
 800841c:	2200      	movs	r2, #0
 800841e:	2180      	movs	r1, #128	; 0x80
 8008420:	6878      	ldr	r0, [r7, #4]
 8008422:	f004 fde5 	bl	800cff0 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	2201      	movs	r2, #1
 800842a:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2240      	movs	r2, #64	; 0x40
 8008430:	625a      	str	r2, [r3, #36]	; 0x24
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	2201      	movs	r2, #1
 8008436:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->ep0_state = USBD_EP0_IDLE;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	2200      	movs	r2, #0
 800843e:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->dev_config= 0U;
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	2200      	movs	r2, #0
 8008446:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	2200      	movs	r2, #0
 800844c:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c

  if (pdev->pClassData)
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8008456:	2b00      	cmp	r3, #0
 8008458:	d009      	beq.n	800846e <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8008460:	685b      	ldr	r3, [r3, #4]
 8008462:	687a      	ldr	r2, [r7, #4]
 8008464:	6852      	ldr	r2, [r2, #4]
 8008466:	b2d2      	uxtb	r2, r2
 8008468:	4611      	mov	r1, r2
 800846a:	6878      	ldr	r0, [r7, #4]
 800846c:	4798      	blx	r3
  }

  return USBD_OK;
 800846e:	2300      	movs	r3, #0
}
 8008470:	4618      	mov	r0, r3
 8008472:	3708      	adds	r7, #8
 8008474:	46bd      	mov	sp, r7
 8008476:	bd80      	pop	{r7, pc}

08008478 <USBD_LL_SetSpeed>:
*         Handle Reset event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
 8008478:	b480      	push	{r7}
 800847a:	b083      	sub	sp, #12
 800847c:	af00      	add	r7, sp, #0
 800847e:	6078      	str	r0, [r7, #4]
 8008480:	460b      	mov	r3, r1
 8008482:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	78fa      	ldrb	r2, [r7, #3]
 8008488:	741a      	strb	r2, [r3, #16]
  return USBD_OK;
 800848a:	2300      	movs	r3, #0
}
 800848c:	4618      	mov	r0, r3
 800848e:	370c      	adds	r7, #12
 8008490:	46bd      	mov	sp, r7
 8008492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008496:	4770      	bx	lr

08008498 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
 8008498:	b480      	push	{r7}
 800849a:	b083      	sub	sp, #12
 800849c:	af00      	add	r7, sp, #0
 800849e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	f893 2274 	ldrb.w	r2, [r3, #628]	; 0x274
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	f883 2275 	strb.w	r2, [r3, #629]	; 0x275
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2204      	movs	r2, #4
 80084b0:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  return USBD_OK;
 80084b4:	2300      	movs	r3, #0
}
 80084b6:	4618      	mov	r0, r3
 80084b8:	370c      	adds	r7, #12
 80084ba:	46bd      	mov	sp, r7
 80084bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c0:	4770      	bx	lr

080084c2 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
 80084c2:	b480      	push	{r7}
 80084c4:	b083      	sub	sp, #12
 80084c6:	af00      	add	r7, sp, #0
 80084c8:	6078      	str	r0, [r7, #4]
  pdev->dev_state = pdev->dev_old_state;
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	f893 2275 	ldrb.w	r2, [r3, #629]	; 0x275
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  return USBD_OK;
 80084d6:	2300      	movs	r3, #0
}
 80084d8:	4618      	mov	r0, r3
 80084da:	370c      	adds	r7, #12
 80084dc:	46bd      	mov	sp, r7
 80084de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e2:	4770      	bx	lr

080084e4 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 80084e4:	b580      	push	{r7, lr}
 80084e6:	b082      	sub	sp, #8
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 80084f2:	2b03      	cmp	r3, #3
 80084f4:	d10b      	bne.n	800850e <USBD_LL_SOF+0x2a>
  {
    if(pdev->pClass->SOF != NULL)
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 80084fc:	69db      	ldr	r3, [r3, #28]
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d005      	beq.n	800850e <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8008508:	69db      	ldr	r3, [r3, #28]
 800850a:	6878      	ldr	r0, [r7, #4]
 800850c:	4798      	blx	r3
    }
  }
  return USBD_OK;
 800850e:	2300      	movs	r3, #0
}
 8008510:	4618      	mov	r0, r3
 8008512:	3708      	adds	r7, #8
 8008514:	46bd      	mov	sp, r7
 8008516:	bd80      	pop	{r7, pc}

08008518 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8008518:	b580      	push	{r7, lr}
 800851a:	b084      	sub	sp, #16
 800851c:	af00      	add	r7, sp, #0
 800851e:	6078      	str	r0, [r7, #4]
 8008520:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008522:	2300      	movs	r3, #0
 8008524:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008526:	683b      	ldr	r3, [r7, #0]
 8008528:	781b      	ldrb	r3, [r3, #0]
 800852a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800852e:	2b20      	cmp	r3, #32
 8008530:	d004      	beq.n	800853c <USBD_StdDevReq+0x24>
 8008532:	2b40      	cmp	r3, #64	; 0x40
 8008534:	d002      	beq.n	800853c <USBD_StdDevReq+0x24>
 8008536:	2b00      	cmp	r3, #0
 8008538:	d008      	beq.n	800854c <USBD_StdDevReq+0x34>
 800853a:	e04c      	b.n	80085d6 <USBD_StdDevReq+0xbe>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup(pdev, req);
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8008542:	689b      	ldr	r3, [r3, #8]
 8008544:	6839      	ldr	r1, [r7, #0]
 8008546:	6878      	ldr	r0, [r7, #4]
 8008548:	4798      	blx	r3
    break;
 800854a:	e049      	b.n	80085e0 <USBD_StdDevReq+0xc8>

  case USB_REQ_TYPE_STANDARD:

    switch (req->bRequest)
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	785b      	ldrb	r3, [r3, #1]
 8008550:	2b09      	cmp	r3, #9
 8008552:	d83a      	bhi.n	80085ca <USBD_StdDevReq+0xb2>
 8008554:	a201      	add	r2, pc, #4	; (adr r2, 800855c <USBD_StdDevReq+0x44>)
 8008556:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800855a:	bf00      	nop
 800855c:	080085ad 	.word	0x080085ad
 8008560:	080085c1 	.word	0x080085c1
 8008564:	080085cb 	.word	0x080085cb
 8008568:	080085b7 	.word	0x080085b7
 800856c:	080085cb 	.word	0x080085cb
 8008570:	0800858f 	.word	0x0800858f
 8008574:	08008585 	.word	0x08008585
 8008578:	080085cb 	.word	0x080085cb
 800857c:	080085a3 	.word	0x080085a3
 8008580:	08008599 	.word	0x08008599
    {
    case USB_REQ_GET_DESCRIPTOR:

      USBD_GetDescriptor (pdev, req);
 8008584:	6839      	ldr	r1, [r7, #0]
 8008586:	6878      	ldr	r0, [r7, #4]
 8008588:	f000 f9d2 	bl	8008930 <USBD_GetDescriptor>
      break;
 800858c:	e022      	b.n	80085d4 <USBD_StdDevReq+0xbc>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress (pdev, req);
 800858e:	6839      	ldr	r1, [r7, #0]
 8008590:	6878      	ldr	r0, [r7, #4]
 8008592:	f000 fae3 	bl	8008b5c <USBD_SetAddress>
      break;
 8008596:	e01d      	b.n	80085d4 <USBD_StdDevReq+0xbc>

    case USB_REQ_SET_CONFIGURATION:
      USBD_SetConfig (pdev, req);
 8008598:	6839      	ldr	r1, [r7, #0]
 800859a:	6878      	ldr	r0, [r7, #4]
 800859c:	f000 fb20 	bl	8008be0 <USBD_SetConfig>
      break;
 80085a0:	e018      	b.n	80085d4 <USBD_StdDevReq+0xbc>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig (pdev, req);
 80085a2:	6839      	ldr	r1, [r7, #0]
 80085a4:	6878      	ldr	r0, [r7, #4]
 80085a6:	f000 fba9 	bl	8008cfc <USBD_GetConfig>
      break;
 80085aa:	e013      	b.n	80085d4 <USBD_StdDevReq+0xbc>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus (pdev, req);
 80085ac:	6839      	ldr	r1, [r7, #0]
 80085ae:	6878      	ldr	r0, [r7, #4]
 80085b0:	f000 fbd8 	bl	8008d64 <USBD_GetStatus>
      break;
 80085b4:	e00e      	b.n	80085d4 <USBD_StdDevReq+0xbc>


    case USB_REQ_SET_FEATURE:
      USBD_SetFeature (pdev, req);
 80085b6:	6839      	ldr	r1, [r7, #0]
 80085b8:	6878      	ldr	r0, [r7, #4]
 80085ba:	f000 fc06 	bl	8008dca <USBD_SetFeature>
      break;
 80085be:	e009      	b.n	80085d4 <USBD_StdDevReq+0xbc>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature (pdev, req);
 80085c0:	6839      	ldr	r1, [r7, #0]
 80085c2:	6878      	ldr	r0, [r7, #4]
 80085c4:	f000 fc15 	bl	8008df2 <USBD_ClrFeature>
      break;
 80085c8:	e004      	b.n	80085d4 <USBD_StdDevReq+0xbc>

    default:
      USBD_CtlError(pdev, req);
 80085ca:	6839      	ldr	r1, [r7, #0]
 80085cc:	6878      	ldr	r0, [r7, #4]
 80085ce:	f000 fc6e 	bl	8008eae <USBD_CtlError>
      break;
 80085d2:	bf00      	nop
    }
    break;
 80085d4:	e004      	b.n	80085e0 <USBD_StdDevReq+0xc8>

  default:
    USBD_CtlError(pdev, req);
 80085d6:	6839      	ldr	r1, [r7, #0]
 80085d8:	6878      	ldr	r0, [r7, #4]
 80085da:	f000 fc68 	bl	8008eae <USBD_CtlError>
    break;
 80085de:	bf00      	nop
  }

  return ret;
 80085e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80085e2:	4618      	mov	r0, r3
 80085e4:	3710      	adds	r7, #16
 80085e6:	46bd      	mov	sp, r7
 80085e8:	bd80      	pop	{r7, pc}
 80085ea:	bf00      	nop

080085ec <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 80085ec:	b580      	push	{r7, lr}
 80085ee:	b084      	sub	sp, #16
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	6078      	str	r0, [r7, #4]
 80085f4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80085f6:	2300      	movs	r3, #0
 80085f8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80085fa:	683b      	ldr	r3, [r7, #0]
 80085fc:	781b      	ldrb	r3, [r3, #0]
 80085fe:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008602:	2b20      	cmp	r3, #32
 8008604:	d003      	beq.n	800860e <USBD_StdItfReq+0x22>
 8008606:	2b40      	cmp	r3, #64	; 0x40
 8008608:	d001      	beq.n	800860e <USBD_StdItfReq+0x22>
 800860a:	2b00      	cmp	r3, #0
 800860c:	d12a      	bne.n	8008664 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 8008614:	3b01      	subs	r3, #1
 8008616:	2b02      	cmp	r3, #2
 8008618:	d81d      	bhi.n	8008656 <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	889b      	ldrh	r3, [r3, #4]
 800861e:	b2db      	uxtb	r3, r3
 8008620:	2b01      	cmp	r3, #1
 8008622:	d813      	bhi.n	800864c <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800862a:	689b      	ldr	r3, [r3, #8]
 800862c:	6839      	ldr	r1, [r7, #0]
 800862e:	6878      	ldr	r0, [r7, #4]
 8008630:	4798      	blx	r3
 8008632:	4603      	mov	r3, r0
 8008634:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 8008636:	683b      	ldr	r3, [r7, #0]
 8008638:	88db      	ldrh	r3, [r3, #6]
 800863a:	2b00      	cmp	r3, #0
 800863c:	d110      	bne.n	8008660 <USBD_StdItfReq+0x74>
 800863e:	7bfb      	ldrb	r3, [r7, #15]
 8008640:	2b00      	cmp	r3, #0
 8008642:	d10d      	bne.n	8008660 <USBD_StdItfReq+0x74>
        {
          USBD_CtlSendStatus(pdev);
 8008644:	6878      	ldr	r0, [r7, #4]
 8008646:	f000 fcfb 	bl	8009040 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800864a:	e009      	b.n	8008660 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 800864c:	6839      	ldr	r1, [r7, #0]
 800864e:	6878      	ldr	r0, [r7, #4]
 8008650:	f000 fc2d 	bl	8008eae <USBD_CtlError>
      break;
 8008654:	e004      	b.n	8008660 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 8008656:	6839      	ldr	r1, [r7, #0]
 8008658:	6878      	ldr	r0, [r7, #4]
 800865a:	f000 fc28 	bl	8008eae <USBD_CtlError>
      break;
 800865e:	e000      	b.n	8008662 <USBD_StdItfReq+0x76>
      break;
 8008660:	bf00      	nop
    }
    break;
 8008662:	e004      	b.n	800866e <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 8008664:	6839      	ldr	r1, [r7, #0]
 8008666:	6878      	ldr	r0, [r7, #4]
 8008668:	f000 fc21 	bl	8008eae <USBD_CtlError>
    break;
 800866c:	bf00      	nop
  }

  return USBD_OK;
 800866e:	2300      	movs	r3, #0
}
 8008670:	4618      	mov	r0, r3
 8008672:	3710      	adds	r7, #16
 8008674:	46bd      	mov	sp, r7
 8008676:	bd80      	pop	{r7, pc}

08008678 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8008678:	b580      	push	{r7, lr}
 800867a:	b084      	sub	sp, #16
 800867c:	af00      	add	r7, sp, #0
 800867e:	6078      	str	r0, [r7, #4]
 8008680:	6039      	str	r1, [r7, #0]

  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8008682:	2300      	movs	r3, #0
 8008684:	73fb      	strb	r3, [r7, #15]
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);
 8008686:	683b      	ldr	r3, [r7, #0]
 8008688:	889b      	ldrh	r3, [r3, #4]
 800868a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800868c:	683b      	ldr	r3, [r7, #0]
 800868e:	781b      	ldrb	r3, [r3, #0]
 8008690:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008694:	2b20      	cmp	r3, #32
 8008696:	d004      	beq.n	80086a2 <USBD_StdEPReq+0x2a>
 8008698:	2b40      	cmp	r3, #64	; 0x40
 800869a:	d002      	beq.n	80086a2 <USBD_StdEPReq+0x2a>
 800869c:	2b00      	cmp	r3, #0
 800869e:	d008      	beq.n	80086b2 <USBD_StdEPReq+0x3a>
 80086a0:	e13b      	b.n	800891a <USBD_StdEPReq+0x2a2>
  {

  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup (pdev, req);
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 80086a8:	689b      	ldr	r3, [r3, #8]
 80086aa:	6839      	ldr	r1, [r7, #0]
 80086ac:	6878      	ldr	r0, [r7, #4]
 80086ae:	4798      	blx	r3
    break;
 80086b0:	e138      	b.n	8008924 <USBD_StdEPReq+0x2ac>

  case USB_REQ_TYPE_STANDARD:
    /* Check if it is a class request */
    if ((req->bmRequest & 0x60U) == 0x20U)
 80086b2:	683b      	ldr	r3, [r7, #0]
 80086b4:	781b      	ldrb	r3, [r3, #0]
 80086b6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80086ba:	2b20      	cmp	r3, #32
 80086bc:	d10a      	bne.n	80086d4 <USBD_StdEPReq+0x5c>
    {
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 80086c4:	689b      	ldr	r3, [r3, #8]
 80086c6:	6839      	ldr	r1, [r7, #0]
 80086c8:	6878      	ldr	r0, [r7, #4]
 80086ca:	4798      	blx	r3
 80086cc:	4603      	mov	r3, r0
 80086ce:	73fb      	strb	r3, [r7, #15]

      return ret;
 80086d0:	7bfb      	ldrb	r3, [r7, #15]
 80086d2:	e128      	b.n	8008926 <USBD_StdEPReq+0x2ae>
    }

    switch (req->bRequest)
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	785b      	ldrb	r3, [r3, #1]
 80086d8:	2b01      	cmp	r3, #1
 80086da:	d03e      	beq.n	800875a <USBD_StdEPReq+0xe2>
 80086dc:	2b03      	cmp	r3, #3
 80086de:	d002      	beq.n	80086e6 <USBD_StdEPReq+0x6e>
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d070      	beq.n	80087c6 <USBD_StdEPReq+0x14e>
 80086e4:	e113      	b.n	800890e <USBD_StdEPReq+0x296>
    {

    case USB_REQ_SET_FEATURE :

      switch (pdev->dev_state)
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 80086ec:	2b02      	cmp	r3, #2
 80086ee:	d002      	beq.n	80086f6 <USBD_StdEPReq+0x7e>
 80086f0:	2b03      	cmp	r3, #3
 80086f2:	d015      	beq.n	8008720 <USBD_StdEPReq+0xa8>
 80086f4:	e02b      	b.n	800874e <USBD_StdEPReq+0xd6>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80086f6:	7bbb      	ldrb	r3, [r7, #14]
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d00c      	beq.n	8008716 <USBD_StdEPReq+0x9e>
 80086fc:	7bbb      	ldrb	r3, [r7, #14]
 80086fe:	2b80      	cmp	r3, #128	; 0x80
 8008700:	d009      	beq.n	8008716 <USBD_StdEPReq+0x9e>
        {
          USBD_LL_StallEP(pdev, ep_addr);
 8008702:	7bbb      	ldrb	r3, [r7, #14]
 8008704:	4619      	mov	r1, r3
 8008706:	6878      	ldr	r0, [r7, #4]
 8008708:	f004 fce6 	bl	800d0d8 <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 800870c:	2180      	movs	r1, #128	; 0x80
 800870e:	6878      	ldr	r0, [r7, #4]
 8008710:	f004 fce2 	bl	800d0d8 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8008714:	e020      	b.n	8008758 <USBD_StdEPReq+0xe0>
          USBD_CtlError(pdev, req);
 8008716:	6839      	ldr	r1, [r7, #0]
 8008718:	6878      	ldr	r0, [r7, #4]
 800871a:	f000 fbc8 	bl	8008eae <USBD_CtlError>
        break;
 800871e:	e01b      	b.n	8008758 <USBD_StdEPReq+0xe0>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8008720:	683b      	ldr	r3, [r7, #0]
 8008722:	885b      	ldrh	r3, [r3, #2]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d10e      	bne.n	8008746 <USBD_StdEPReq+0xce>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008728:	7bbb      	ldrb	r3, [r7, #14]
 800872a:	2b00      	cmp	r3, #0
 800872c:	d00b      	beq.n	8008746 <USBD_StdEPReq+0xce>
 800872e:	7bbb      	ldrb	r3, [r7, #14]
 8008730:	2b80      	cmp	r3, #128	; 0x80
 8008732:	d008      	beq.n	8008746 <USBD_StdEPReq+0xce>
 8008734:	683b      	ldr	r3, [r7, #0]
 8008736:	88db      	ldrh	r3, [r3, #6]
 8008738:	2b00      	cmp	r3, #0
 800873a:	d104      	bne.n	8008746 <USBD_StdEPReq+0xce>
          {
            USBD_LL_StallEP(pdev, ep_addr);
 800873c:	7bbb      	ldrb	r3, [r7, #14]
 800873e:	4619      	mov	r1, r3
 8008740:	6878      	ldr	r0, [r7, #4]
 8008742:	f004 fcc9 	bl	800d0d8 <USBD_LL_StallEP>
          }
        }
        USBD_CtlSendStatus(pdev);
 8008746:	6878      	ldr	r0, [r7, #4]
 8008748:	f000 fc7a 	bl	8009040 <USBD_CtlSendStatus>

        break;
 800874c:	e004      	b.n	8008758 <USBD_StdEPReq+0xe0>

      default:
        USBD_CtlError(pdev, req);
 800874e:	6839      	ldr	r1, [r7, #0]
 8008750:	6878      	ldr	r0, [r7, #4]
 8008752:	f000 fbac 	bl	8008eae <USBD_CtlError>
        break;
 8008756:	bf00      	nop
      }
      break;
 8008758:	e0de      	b.n	8008918 <USBD_StdEPReq+0x2a0>

    case USB_REQ_CLEAR_FEATURE :

      switch (pdev->dev_state)
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 8008760:	2b02      	cmp	r3, #2
 8008762:	d002      	beq.n	800876a <USBD_StdEPReq+0xf2>
 8008764:	2b03      	cmp	r3, #3
 8008766:	d015      	beq.n	8008794 <USBD_StdEPReq+0x11c>
 8008768:	e026      	b.n	80087b8 <USBD_StdEPReq+0x140>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800876a:	7bbb      	ldrb	r3, [r7, #14]
 800876c:	2b00      	cmp	r3, #0
 800876e:	d00c      	beq.n	800878a <USBD_StdEPReq+0x112>
 8008770:	7bbb      	ldrb	r3, [r7, #14]
 8008772:	2b80      	cmp	r3, #128	; 0x80
 8008774:	d009      	beq.n	800878a <USBD_StdEPReq+0x112>
        {
          USBD_LL_StallEP(pdev, ep_addr);
 8008776:	7bbb      	ldrb	r3, [r7, #14]
 8008778:	4619      	mov	r1, r3
 800877a:	6878      	ldr	r0, [r7, #4]
 800877c:	f004 fcac 	bl	800d0d8 <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 8008780:	2180      	movs	r1, #128	; 0x80
 8008782:	6878      	ldr	r0, [r7, #4]
 8008784:	f004 fca8 	bl	800d0d8 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8008788:	e01c      	b.n	80087c4 <USBD_StdEPReq+0x14c>
          USBD_CtlError(pdev, req);
 800878a:	6839      	ldr	r1, [r7, #0]
 800878c:	6878      	ldr	r0, [r7, #4]
 800878e:	f000 fb8e 	bl	8008eae <USBD_CtlError>
        break;
 8008792:	e017      	b.n	80087c4 <USBD_StdEPReq+0x14c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8008794:	683b      	ldr	r3, [r7, #0]
 8008796:	885b      	ldrh	r3, [r3, #2]
 8008798:	2b00      	cmp	r3, #0
 800879a:	d112      	bne.n	80087c2 <USBD_StdEPReq+0x14a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800879c:	7bbb      	ldrb	r3, [r7, #14]
 800879e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d004      	beq.n	80087b0 <USBD_StdEPReq+0x138>
          {
            USBD_LL_ClearStallEP(pdev, ep_addr);
 80087a6:	7bbb      	ldrb	r3, [r7, #14]
 80087a8:	4619      	mov	r1, r3
 80087aa:	6878      	ldr	r0, [r7, #4]
 80087ac:	f004 fcca 	bl	800d144 <USBD_LL_ClearStallEP>
          }
          USBD_CtlSendStatus(pdev);
 80087b0:	6878      	ldr	r0, [r7, #4]
 80087b2:	f000 fc45 	bl	8009040 <USBD_CtlSendStatus>
        }
        break;
 80087b6:	e004      	b.n	80087c2 <USBD_StdEPReq+0x14a>

      default:
        USBD_CtlError(pdev, req);
 80087b8:	6839      	ldr	r1, [r7, #0]
 80087ba:	6878      	ldr	r0, [r7, #4]
 80087bc:	f000 fb77 	bl	8008eae <USBD_CtlError>
        break;
 80087c0:	e000      	b.n	80087c4 <USBD_StdEPReq+0x14c>
        break;
 80087c2:	bf00      	nop
      }
      break;
 80087c4:	e0a8      	b.n	8008918 <USBD_StdEPReq+0x2a0>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 80087cc:	2b02      	cmp	r3, #2
 80087ce:	d002      	beq.n	80087d6 <USBD_StdEPReq+0x15e>
 80087d0:	2b03      	cmp	r3, #3
 80087d2:	d031      	beq.n	8008838 <USBD_StdEPReq+0x1c0>
 80087d4:	e095      	b.n	8008902 <USBD_StdEPReq+0x28a>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80087d6:	7bbb      	ldrb	r3, [r7, #14]
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d007      	beq.n	80087ec <USBD_StdEPReq+0x174>
 80087dc:	7bbb      	ldrb	r3, [r7, #14]
 80087de:	2b80      	cmp	r3, #128	; 0x80
 80087e0:	d004      	beq.n	80087ec <USBD_StdEPReq+0x174>
        {
          USBD_CtlError(pdev, req);
 80087e2:	6839      	ldr	r1, [r7, #0]
 80087e4:	6878      	ldr	r0, [r7, #4]
 80087e6:	f000 fb62 	bl	8008eae <USBD_CtlError>
          break;
 80087ea:	e08f      	b.n	800890c <USBD_StdEPReq+0x294>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 80087ec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	da0b      	bge.n	800880c <USBD_StdEPReq+0x194>
 80087f4:	7bbb      	ldrb	r3, [r7, #14]
 80087f6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80087fa:	4613      	mov	r3, r2
 80087fc:	009b      	lsls	r3, r3, #2
 80087fe:	4413      	add	r3, r2
 8008800:	009b      	lsls	r3, r3, #2
 8008802:	3310      	adds	r3, #16
 8008804:	687a      	ldr	r2, [r7, #4]
 8008806:	4413      	add	r3, r2
 8008808:	3304      	adds	r3, #4
 800880a:	e00a      	b.n	8008822 <USBD_StdEPReq+0x1aa>
          &pdev->ep_out[ep_addr & 0x7FU];
 800880c:	7bbb      	ldrb	r3, [r7, #14]
 800880e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 8008812:	4613      	mov	r3, r2
 8008814:	009b      	lsls	r3, r3, #2
 8008816:	4413      	add	r3, r2
 8008818:	009b      	lsls	r3, r3, #2
 800881a:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800881e:	687a      	ldr	r2, [r7, #4]
 8008820:	4413      	add	r3, r2
 8008822:	60bb      	str	r3, [r7, #8]

          pep->status = 0x0000U;
 8008824:	68bb      	ldr	r3, [r7, #8]
 8008826:	2200      	movs	r2, #0
 8008828:	601a      	str	r2, [r3, #0]

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 800882a:	68bb      	ldr	r3, [r7, #8]
 800882c:	2202      	movs	r2, #2
 800882e:	4619      	mov	r1, r3
 8008830:	6878      	ldr	r0, [r7, #4]
 8008832:	f000 fba7 	bl	8008f84 <USBD_CtlSendData>
          break;
 8008836:	e069      	b.n	800890c <USBD_StdEPReq+0x294>

      case USBD_STATE_CONFIGURED:
        if((ep_addr & 0x80U) == 0x80U)
 8008838:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800883c:	2b00      	cmp	r3, #0
 800883e:	da11      	bge.n	8008864 <USBD_StdEPReq+0x1ec>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008840:	7bbb      	ldrb	r3, [r7, #14]
 8008842:	f003 020f 	and.w	r2, r3, #15
 8008846:	6879      	ldr	r1, [r7, #4]
 8008848:	4613      	mov	r3, r2
 800884a:	009b      	lsls	r3, r3, #2
 800884c:	4413      	add	r3, r2
 800884e:	009b      	lsls	r3, r3, #2
 8008850:	440b      	add	r3, r1
 8008852:	3318      	adds	r3, #24
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	2b00      	cmp	r3, #0
 8008858:	d117      	bne.n	800888a <USBD_StdEPReq+0x212>
          {
            USBD_CtlError(pdev, req);
 800885a:	6839      	ldr	r1, [r7, #0]
 800885c:	6878      	ldr	r0, [r7, #4]
 800885e:	f000 fb26 	bl	8008eae <USBD_CtlError>
            break;
 8008862:	e053      	b.n	800890c <USBD_StdEPReq+0x294>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008864:	7bbb      	ldrb	r3, [r7, #14]
 8008866:	f003 020f 	and.w	r2, r3, #15
 800886a:	6879      	ldr	r1, [r7, #4]
 800886c:	4613      	mov	r3, r2
 800886e:	009b      	lsls	r3, r3, #2
 8008870:	4413      	add	r3, r2
 8008872:	009b      	lsls	r3, r3, #2
 8008874:	440b      	add	r3, r1
 8008876:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	2b00      	cmp	r3, #0
 800887e:	d104      	bne.n	800888a <USBD_StdEPReq+0x212>
          {
            USBD_CtlError(pdev, req);
 8008880:	6839      	ldr	r1, [r7, #0]
 8008882:	6878      	ldr	r0, [r7, #4]
 8008884:	f000 fb13 	bl	8008eae <USBD_CtlError>
            break;
 8008888:	e040      	b.n	800890c <USBD_StdEPReq+0x294>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800888a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800888e:	2b00      	cmp	r3, #0
 8008890:	da0b      	bge.n	80088aa <USBD_StdEPReq+0x232>
 8008892:	7bbb      	ldrb	r3, [r7, #14]
 8008894:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008898:	4613      	mov	r3, r2
 800889a:	009b      	lsls	r3, r3, #2
 800889c:	4413      	add	r3, r2
 800889e:	009b      	lsls	r3, r3, #2
 80088a0:	3310      	adds	r3, #16
 80088a2:	687a      	ldr	r2, [r7, #4]
 80088a4:	4413      	add	r3, r2
 80088a6:	3304      	adds	r3, #4
 80088a8:	e00a      	b.n	80088c0 <USBD_StdEPReq+0x248>
          &pdev->ep_out[ep_addr & 0x7FU];
 80088aa:	7bbb      	ldrb	r3, [r7, #14]
 80088ac:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 80088b0:	4613      	mov	r3, r2
 80088b2:	009b      	lsls	r3, r3, #2
 80088b4:	4413      	add	r3, r2
 80088b6:	009b      	lsls	r3, r3, #2
 80088b8:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 80088bc:	687a      	ldr	r2, [r7, #4]
 80088be:	4413      	add	r3, r2
 80088c0:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80088c2:	7bbb      	ldrb	r3, [r7, #14]
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d002      	beq.n	80088ce <USBD_StdEPReq+0x256>
 80088c8:	7bbb      	ldrb	r3, [r7, #14]
 80088ca:	2b80      	cmp	r3, #128	; 0x80
 80088cc:	d103      	bne.n	80088d6 <USBD_StdEPReq+0x25e>
          {
            pep->status = 0x0000U;
 80088ce:	68bb      	ldr	r3, [r7, #8]
 80088d0:	2200      	movs	r2, #0
 80088d2:	601a      	str	r2, [r3, #0]
 80088d4:	e00e      	b.n	80088f4 <USBD_StdEPReq+0x27c>
          }
          else if(USBD_LL_IsStallEP(pdev, ep_addr))
 80088d6:	7bbb      	ldrb	r3, [r7, #14]
 80088d8:	4619      	mov	r1, r3
 80088da:	6878      	ldr	r0, [r7, #4]
 80088dc:	f004 fc68 	bl	800d1b0 <USBD_LL_IsStallEP>
 80088e0:	4603      	mov	r3, r0
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d003      	beq.n	80088ee <USBD_StdEPReq+0x276>
          {
            pep->status = 0x0001U;
 80088e6:	68bb      	ldr	r3, [r7, #8]
 80088e8:	2201      	movs	r2, #1
 80088ea:	601a      	str	r2, [r3, #0]
 80088ec:	e002      	b.n	80088f4 <USBD_StdEPReq+0x27c>
          }
          else
          {
            pep->status = 0x0000U;
 80088ee:	68bb      	ldr	r3, [r7, #8]
 80088f0:	2200      	movs	r2, #0
 80088f2:	601a      	str	r2, [r3, #0]
          }

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 80088f4:	68bb      	ldr	r3, [r7, #8]
 80088f6:	2202      	movs	r2, #2
 80088f8:	4619      	mov	r1, r3
 80088fa:	6878      	ldr	r0, [r7, #4]
 80088fc:	f000 fb42 	bl	8008f84 <USBD_CtlSendData>
          break;
 8008900:	e004      	b.n	800890c <USBD_StdEPReq+0x294>

      default:
        USBD_CtlError(pdev, req);
 8008902:	6839      	ldr	r1, [r7, #0]
 8008904:	6878      	ldr	r0, [r7, #4]
 8008906:	f000 fad2 	bl	8008eae <USBD_CtlError>
        break;
 800890a:	bf00      	nop
      }
      break;
 800890c:	e004      	b.n	8008918 <USBD_StdEPReq+0x2a0>

    default:
      USBD_CtlError(pdev, req);
 800890e:	6839      	ldr	r1, [r7, #0]
 8008910:	6878      	ldr	r0, [r7, #4]
 8008912:	f000 facc 	bl	8008eae <USBD_CtlError>
      break;
 8008916:	bf00      	nop
    }
    break;
 8008918:	e004      	b.n	8008924 <USBD_StdEPReq+0x2ac>

  default:
    USBD_CtlError(pdev, req);
 800891a:	6839      	ldr	r1, [r7, #0]
 800891c:	6878      	ldr	r0, [r7, #4]
 800891e:	f000 fac6 	bl	8008eae <USBD_CtlError>
    break;
 8008922:	bf00      	nop
  }

  return ret;
 8008924:	7bfb      	ldrb	r3, [r7, #15]
}
 8008926:	4618      	mov	r0, r3
 8008928:	3710      	adds	r7, #16
 800892a:	46bd      	mov	sp, r7
 800892c:	bd80      	pop	{r7, pc}
	...

08008930 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev ,
                               USBD_SetupReqTypedef *req)
{
 8008930:	b580      	push	{r7, lr}
 8008932:	b084      	sub	sp, #16
 8008934:	af00      	add	r7, sp, #0
 8008936:	6078      	str	r0, [r7, #4]
 8008938:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;


  switch (req->wValue >> 8)
 800893a:	683b      	ldr	r3, [r7, #0]
 800893c:	885b      	ldrh	r3, [r3, #2]
 800893e:	0a1b      	lsrs	r3, r3, #8
 8008940:	b29b      	uxth	r3, r3
 8008942:	3b01      	subs	r3, #1
 8008944:	2b0e      	cmp	r3, #14
 8008946:	f200 80e5 	bhi.w	8008b14 <USBD_GetDescriptor+0x1e4>
 800894a:	a201      	add	r2, pc, #4	; (adr r2, 8008950 <USBD_GetDescriptor+0x20>)
 800894c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008950:	080089a5 	.word	0x080089a5
 8008954:	080089bd 	.word	0x080089bd
 8008958:	080089fd 	.word	0x080089fd
 800895c:	08008b15 	.word	0x08008b15
 8008960:	08008b15 	.word	0x08008b15
 8008964:	08008ac1 	.word	0x08008ac1
 8008968:	08008ae7 	.word	0x08008ae7
 800896c:	08008b15 	.word	0x08008b15
 8008970:	08008b15 	.word	0x08008b15
 8008974:	08008b15 	.word	0x08008b15
 8008978:	08008b15 	.word	0x08008b15
 800897c:	08008b15 	.word	0x08008b15
 8008980:	08008b15 	.word	0x08008b15
 8008984:	08008b15 	.word	0x08008b15
 8008988:	0800898d 	.word	0x0800898d
  {
#if (USBD_LPM_ENABLED == 1U)
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 8008992:	69db      	ldr	r3, [r3, #28]
 8008994:	687a      	ldr	r2, [r7, #4]
 8008996:	7c12      	ldrb	r2, [r2, #16]
 8008998:	f107 010a 	add.w	r1, r7, #10
 800899c:	4610      	mov	r0, r2
 800899e:	4798      	blx	r3
 80089a0:	60f8      	str	r0, [r7, #12]
    break;
 80089a2:	e0bc      	b.n	8008b1e <USBD_GetDescriptor+0x1ee>
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	687a      	ldr	r2, [r7, #4]
 80089ae:	7c12      	ldrb	r2, [r2, #16]
 80089b0:	f107 010a 	add.w	r1, r7, #10
 80089b4:	4610      	mov	r0, r2
 80089b6:	4798      	blx	r3
 80089b8:	60f8      	str	r0, [r7, #12]
    break;
 80089ba:	e0b0      	b.n	8008b1e <USBD_GetDescriptor+0x1ee>

  case USB_DESC_TYPE_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH )
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	7c1b      	ldrb	r3, [r3, #16]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d10d      	bne.n	80089e0 <USBD_GetDescriptor+0xb0>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 80089ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089cc:	f107 020a 	add.w	r2, r7, #10
 80089d0:	4610      	mov	r0, r2
 80089d2:	4798      	blx	r3
 80089d4:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	3301      	adds	r3, #1
 80089da:	2202      	movs	r2, #2
 80089dc:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 80089de:	e09e      	b.n	8008b1e <USBD_GetDescriptor+0x1ee>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 80089e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089e8:	f107 020a 	add.w	r2, r7, #10
 80089ec:	4610      	mov	r0, r2
 80089ee:	4798      	blx	r3
 80089f0:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	3301      	adds	r3, #1
 80089f6:	2202      	movs	r2, #2
 80089f8:	701a      	strb	r2, [r3, #0]
    break;
 80089fa:	e090      	b.n	8008b1e <USBD_GetDescriptor+0x1ee>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 80089fc:	683b      	ldr	r3, [r7, #0]
 80089fe:	885b      	ldrh	r3, [r3, #2]
 8008a00:	b2db      	uxtb	r3, r3
 8008a02:	2b05      	cmp	r3, #5
 8008a04:	d856      	bhi.n	8008ab4 <USBD_GetDescriptor+0x184>
 8008a06:	a201      	add	r2, pc, #4	; (adr r2, 8008a0c <USBD_GetDescriptor+0xdc>)
 8008a08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a0c:	08008a25 	.word	0x08008a25
 8008a10:	08008a3d 	.word	0x08008a3d
 8008a14:	08008a55 	.word	0x08008a55
 8008a18:	08008a6d 	.word	0x08008a6d
 8008a1c:	08008a85 	.word	0x08008a85
 8008a20:	08008a9d 	.word	0x08008a9d
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 8008a2a:	685b      	ldr	r3, [r3, #4]
 8008a2c:	687a      	ldr	r2, [r7, #4]
 8008a2e:	7c12      	ldrb	r2, [r2, #16]
 8008a30:	f107 010a 	add.w	r1, r7, #10
 8008a34:	4610      	mov	r0, r2
 8008a36:	4798      	blx	r3
 8008a38:	60f8      	str	r0, [r7, #12]
      break;
 8008a3a:	e040      	b.n	8008abe <USBD_GetDescriptor+0x18e>

    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 8008a42:	689b      	ldr	r3, [r3, #8]
 8008a44:	687a      	ldr	r2, [r7, #4]
 8008a46:	7c12      	ldrb	r2, [r2, #16]
 8008a48:	f107 010a 	add.w	r1, r7, #10
 8008a4c:	4610      	mov	r0, r2
 8008a4e:	4798      	blx	r3
 8008a50:	60f8      	str	r0, [r7, #12]
      break;
 8008a52:	e034      	b.n	8008abe <USBD_GetDescriptor+0x18e>

    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 8008a5a:	68db      	ldr	r3, [r3, #12]
 8008a5c:	687a      	ldr	r2, [r7, #4]
 8008a5e:	7c12      	ldrb	r2, [r2, #16]
 8008a60:	f107 010a 	add.w	r1, r7, #10
 8008a64:	4610      	mov	r0, r2
 8008a66:	4798      	blx	r3
 8008a68:	60f8      	str	r0, [r7, #12]
      break;
 8008a6a:	e028      	b.n	8008abe <USBD_GetDescriptor+0x18e>

    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 8008a72:	691b      	ldr	r3, [r3, #16]
 8008a74:	687a      	ldr	r2, [r7, #4]
 8008a76:	7c12      	ldrb	r2, [r2, #16]
 8008a78:	f107 010a 	add.w	r1, r7, #10
 8008a7c:	4610      	mov	r0, r2
 8008a7e:	4798      	blx	r3
 8008a80:	60f8      	str	r0, [r7, #12]
      break;
 8008a82:	e01c      	b.n	8008abe <USBD_GetDescriptor+0x18e>

    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 8008a8a:	695b      	ldr	r3, [r3, #20]
 8008a8c:	687a      	ldr	r2, [r7, #4]
 8008a8e:	7c12      	ldrb	r2, [r2, #16]
 8008a90:	f107 010a 	add.w	r1, r7, #10
 8008a94:	4610      	mov	r0, r2
 8008a96:	4798      	blx	r3
 8008a98:	60f8      	str	r0, [r7, #12]
      break;
 8008a9a:	e010      	b.n	8008abe <USBD_GetDescriptor+0x18e>

    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 8008aa2:	699b      	ldr	r3, [r3, #24]
 8008aa4:	687a      	ldr	r2, [r7, #4]
 8008aa6:	7c12      	ldrb	r2, [r2, #16]
 8008aa8:	f107 010a 	add.w	r1, r7, #10
 8008aac:	4610      	mov	r0, r2
 8008aae:	4798      	blx	r3
 8008ab0:	60f8      	str	r0, [r7, #12]
      break;
 8008ab2:	e004      	b.n	8008abe <USBD_GetDescriptor+0x18e>
    default:
#if (USBD_SUPPORT_USER_STRING == 1U)
      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
      break;
#else
       USBD_CtlError(pdev , req);
 8008ab4:	6839      	ldr	r1, [r7, #0]
 8008ab6:	6878      	ldr	r0, [r7, #4]
 8008ab8:	f000 f9f9 	bl	8008eae <USBD_CtlError>
      return;
 8008abc:	e04b      	b.n	8008b56 <USBD_GetDescriptor+0x226>
#endif
    }
    break;
 8008abe:	e02e      	b.n	8008b1e <USBD_GetDescriptor+0x1ee>
  case USB_DESC_TYPE_DEVICE_QUALIFIER:

    if(pdev->dev_speed == USBD_SPEED_HIGH)
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	7c1b      	ldrb	r3, [r3, #16]
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d109      	bne.n	8008adc <USBD_GetDescriptor+0x1ac>
    {
      pbuf = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8008ace:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ad0:	f107 020a 	add.w	r2, r7, #10
 8008ad4:	4610      	mov	r0, r2
 8008ad6:	4798      	blx	r3
 8008ad8:	60f8      	str	r0, [r7, #12]
      break;
 8008ada:	e020      	b.n	8008b1e <USBD_GetDescriptor+0x1ee>
    }
    else
    {
      USBD_CtlError(pdev , req);
 8008adc:	6839      	ldr	r1, [r7, #0]
 8008ade:	6878      	ldr	r0, [r7, #4]
 8008ae0:	f000 f9e5 	bl	8008eae <USBD_CtlError>
      return;
 8008ae4:	e037      	b.n	8008b56 <USBD_GetDescriptor+0x226>
    }

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	7c1b      	ldrb	r3, [r3, #16]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d10d      	bne.n	8008b0a <USBD_GetDescriptor+0x1da>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8008af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008af6:	f107 020a 	add.w	r2, r7, #10
 8008afa:	4610      	mov	r0, r2
 8008afc:	4798      	blx	r3
 8008afe:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	3301      	adds	r3, #1
 8008b04:	2207      	movs	r2, #7
 8008b06:	701a      	strb	r2, [r3, #0]
      break;
 8008b08:	e009      	b.n	8008b1e <USBD_GetDescriptor+0x1ee>
    }
    else
    {
      USBD_CtlError(pdev , req);
 8008b0a:	6839      	ldr	r1, [r7, #0]
 8008b0c:	6878      	ldr	r0, [r7, #4]
 8008b0e:	f000 f9ce 	bl	8008eae <USBD_CtlError>
      return;
 8008b12:	e020      	b.n	8008b56 <USBD_GetDescriptor+0x226>
    }

  default:
     USBD_CtlError(pdev , req);
 8008b14:	6839      	ldr	r1, [r7, #0]
 8008b16:	6878      	ldr	r0, [r7, #4]
 8008b18:	f000 f9c9 	bl	8008eae <USBD_CtlError>
    return;
 8008b1c:	e01b      	b.n	8008b56 <USBD_GetDescriptor+0x226>
  }

  if((len != 0U) && (req->wLength != 0U))
 8008b1e:	897b      	ldrh	r3, [r7, #10]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d011      	beq.n	8008b48 <USBD_GetDescriptor+0x218>
 8008b24:	683b      	ldr	r3, [r7, #0]
 8008b26:	88db      	ldrh	r3, [r3, #6]
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d00d      	beq.n	8008b48 <USBD_GetDescriptor+0x218>
  {

    len = MIN(len, req->wLength);
 8008b2c:	683b      	ldr	r3, [r7, #0]
 8008b2e:	88da      	ldrh	r2, [r3, #6]
 8008b30:	897b      	ldrh	r3, [r7, #10]
 8008b32:	4293      	cmp	r3, r2
 8008b34:	bf28      	it	cs
 8008b36:	4613      	movcs	r3, r2
 8008b38:	b29b      	uxth	r3, r3
 8008b3a:	817b      	strh	r3, [r7, #10]

    USBD_CtlSendData (pdev, pbuf, len);
 8008b3c:	897b      	ldrh	r3, [r7, #10]
 8008b3e:	461a      	mov	r2, r3
 8008b40:	68f9      	ldr	r1, [r7, #12]
 8008b42:	6878      	ldr	r0, [r7, #4]
 8008b44:	f000 fa1e 	bl	8008f84 <USBD_CtlSendData>
  }

  if(req->wLength == 0U)
 8008b48:	683b      	ldr	r3, [r7, #0]
 8008b4a:	88db      	ldrh	r3, [r3, #6]
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d102      	bne.n	8008b56 <USBD_GetDescriptor+0x226>
  {
   USBD_CtlSendStatus(pdev);
 8008b50:	6878      	ldr	r0, [r7, #4]
 8008b52:	f000 fa75 	bl	8009040 <USBD_CtlSendStatus>
  }
}
 8008b56:	3710      	adds	r7, #16
 8008b58:	46bd      	mov	sp, r7
 8008b5a:	bd80      	pop	{r7, pc}

08008b5c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8008b5c:	b580      	push	{r7, lr}
 8008b5e:	b084      	sub	sp, #16
 8008b60:	af00      	add	r7, sp, #0
 8008b62:	6078      	str	r0, [r7, #4]
 8008b64:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008b66:	683b      	ldr	r3, [r7, #0]
 8008b68:	889b      	ldrh	r3, [r3, #4]
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d130      	bne.n	8008bd0 <USBD_SetAddress+0x74>
 8008b6e:	683b      	ldr	r3, [r7, #0]
 8008b70:	88db      	ldrh	r3, [r3, #6]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d12c      	bne.n	8008bd0 <USBD_SetAddress+0x74>
 8008b76:	683b      	ldr	r3, [r7, #0]
 8008b78:	885b      	ldrh	r3, [r3, #2]
 8008b7a:	2b7f      	cmp	r3, #127	; 0x7f
 8008b7c:	d828      	bhi.n	8008bd0 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008b7e:	683b      	ldr	r3, [r7, #0]
 8008b80:	885b      	ldrh	r3, [r3, #2]
 8008b82:	b2db      	uxtb	r3, r3
 8008b84:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008b88:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 8008b90:	2b03      	cmp	r3, #3
 8008b92:	d104      	bne.n	8008b9e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev , req);
 8008b94:	6839      	ldr	r1, [r7, #0]
 8008b96:	6878      	ldr	r0, [r7, #4]
 8008b98:	f000 f989 	bl	8008eae <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b9c:	e01c      	b.n	8008bd8 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	7bfa      	ldrb	r2, [r7, #15]
 8008ba2:	f883 2276 	strb.w	r2, [r3, #630]	; 0x276
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008ba6:	7bfb      	ldrb	r3, [r7, #15]
 8008ba8:	4619      	mov	r1, r3
 8008baa:	6878      	ldr	r0, [r7, #4]
 8008bac:	f004 fb26 	bl	800d1fc <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8008bb0:	6878      	ldr	r0, [r7, #4]
 8008bb2:	f000 fa45 	bl	8009040 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008bb6:	7bfb      	ldrb	r3, [r7, #15]
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d004      	beq.n	8008bc6 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	2202      	movs	r2, #2
 8008bc0:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008bc4:	e008      	b.n	8008bd8 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	2201      	movs	r2, #1
 8008bca:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008bce:	e003      	b.n	8008bd8 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008bd0:	6839      	ldr	r1, [r7, #0]
 8008bd2:	6878      	ldr	r0, [r7, #4]
 8008bd4:	f000 f96b 	bl	8008eae <USBD_CtlError>
  }
}
 8008bd8:	bf00      	nop
 8008bda:	3710      	adds	r7, #16
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	bd80      	pop	{r7, pc}

08008be0 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b082      	sub	sp, #8
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
 8008be8:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008bea:	683b      	ldr	r3, [r7, #0]
 8008bec:	885b      	ldrh	r3, [r3, #2]
 8008bee:	b2da      	uxtb	r2, r3
 8008bf0:	4b41      	ldr	r3, [pc, #260]	; (8008cf8 <USBD_SetConfig+0x118>)
 8008bf2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008bf4:	4b40      	ldr	r3, [pc, #256]	; (8008cf8 <USBD_SetConfig+0x118>)
 8008bf6:	781b      	ldrb	r3, [r3, #0]
 8008bf8:	2b01      	cmp	r3, #1
 8008bfa:	d904      	bls.n	8008c06 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8008bfc:	6839      	ldr	r1, [r7, #0]
 8008bfe:	6878      	ldr	r0, [r7, #4]
 8008c00:	f000 f955 	bl	8008eae <USBD_CtlError>
 8008c04:	e075      	b.n	8008cf2 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 8008c0c:	2b02      	cmp	r3, #2
 8008c0e:	d002      	beq.n	8008c16 <USBD_SetConfig+0x36>
 8008c10:	2b03      	cmp	r3, #3
 8008c12:	d023      	beq.n	8008c5c <USBD_SetConfig+0x7c>
 8008c14:	e062      	b.n	8008cdc <USBD_SetConfig+0xfc>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx)
 8008c16:	4b38      	ldr	r3, [pc, #224]	; (8008cf8 <USBD_SetConfig+0x118>)
 8008c18:	781b      	ldrb	r3, [r3, #0]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d01a      	beq.n	8008c54 <USBD_SetConfig+0x74>
      {
        pdev->dev_config = cfgidx;
 8008c1e:	4b36      	ldr	r3, [pc, #216]	; (8008cf8 <USBD_SetConfig+0x118>)
 8008c20:	781b      	ldrb	r3, [r3, #0]
 8008c22:	461a      	mov	r2, r3
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	605a      	str	r2, [r3, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	2203      	movs	r2, #3
 8008c2c:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008c30:	4b31      	ldr	r3, [pc, #196]	; (8008cf8 <USBD_SetConfig+0x118>)
 8008c32:	781b      	ldrb	r3, [r3, #0]
 8008c34:	4619      	mov	r1, r3
 8008c36:	6878      	ldr	r0, [r7, #4]
 8008c38:	f7ff fa4a 	bl	80080d0 <USBD_SetClassConfig>
 8008c3c:	4603      	mov	r3, r0
 8008c3e:	2b02      	cmp	r3, #2
 8008c40:	d104      	bne.n	8008c4c <USBD_SetConfig+0x6c>
        {
          USBD_CtlError(pdev, req);
 8008c42:	6839      	ldr	r1, [r7, #0]
 8008c44:	6878      	ldr	r0, [r7, #4]
 8008c46:	f000 f932 	bl	8008eae <USBD_CtlError>
          return;
 8008c4a:	e052      	b.n	8008cf2 <USBD_SetConfig+0x112>
        }
        USBD_CtlSendStatus(pdev);
 8008c4c:	6878      	ldr	r0, [r7, #4]
 8008c4e:	f000 f9f7 	bl	8009040 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 8008c52:	e04e      	b.n	8008cf2 <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 8008c54:	6878      	ldr	r0, [r7, #4]
 8008c56:	f000 f9f3 	bl	8009040 <USBD_CtlSendStatus>
      break;
 8008c5a:	e04a      	b.n	8008cf2 <USBD_SetConfig+0x112>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008c5c:	4b26      	ldr	r3, [pc, #152]	; (8008cf8 <USBD_SetConfig+0x118>)
 8008c5e:	781b      	ldrb	r3, [r3, #0]
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d112      	bne.n	8008c8a <USBD_SetConfig+0xaa>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	2202      	movs	r2, #2
 8008c68:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
        pdev->dev_config = cfgidx;
 8008c6c:	4b22      	ldr	r3, [pc, #136]	; (8008cf8 <USBD_SetConfig+0x118>)
 8008c6e:	781b      	ldrb	r3, [r3, #0]
 8008c70:	461a      	mov	r2, r3
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	605a      	str	r2, [r3, #4]
        USBD_ClrClassConfig(pdev, cfgidx);
 8008c76:	4b20      	ldr	r3, [pc, #128]	; (8008cf8 <USBD_SetConfig+0x118>)
 8008c78:	781b      	ldrb	r3, [r3, #0]
 8008c7a:	4619      	mov	r1, r3
 8008c7c:	6878      	ldr	r0, [r7, #4]
 8008c7e:	f7ff fa46 	bl	800810e <USBD_ClrClassConfig>
        USBD_CtlSendStatus(pdev);
 8008c82:	6878      	ldr	r0, [r7, #4]
 8008c84:	f000 f9dc 	bl	8009040 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 8008c88:	e033      	b.n	8008cf2 <USBD_SetConfig+0x112>
      else if (cfgidx != pdev->dev_config)
 8008c8a:	4b1b      	ldr	r3, [pc, #108]	; (8008cf8 <USBD_SetConfig+0x118>)
 8008c8c:	781b      	ldrb	r3, [r3, #0]
 8008c8e:	461a      	mov	r2, r3
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	685b      	ldr	r3, [r3, #4]
 8008c94:	429a      	cmp	r2, r3
 8008c96:	d01d      	beq.n	8008cd4 <USBD_SetConfig+0xf4>
        USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	685b      	ldr	r3, [r3, #4]
 8008c9c:	b2db      	uxtb	r3, r3
 8008c9e:	4619      	mov	r1, r3
 8008ca0:	6878      	ldr	r0, [r7, #4]
 8008ca2:	f7ff fa34 	bl	800810e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8008ca6:	4b14      	ldr	r3, [pc, #80]	; (8008cf8 <USBD_SetConfig+0x118>)
 8008ca8:	781b      	ldrb	r3, [r3, #0]
 8008caa:	461a      	mov	r2, r3
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	605a      	str	r2, [r3, #4]
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008cb0:	4b11      	ldr	r3, [pc, #68]	; (8008cf8 <USBD_SetConfig+0x118>)
 8008cb2:	781b      	ldrb	r3, [r3, #0]
 8008cb4:	4619      	mov	r1, r3
 8008cb6:	6878      	ldr	r0, [r7, #4]
 8008cb8:	f7ff fa0a 	bl	80080d0 <USBD_SetClassConfig>
 8008cbc:	4603      	mov	r3, r0
 8008cbe:	2b02      	cmp	r3, #2
 8008cc0:	d104      	bne.n	8008ccc <USBD_SetConfig+0xec>
          USBD_CtlError(pdev, req);
 8008cc2:	6839      	ldr	r1, [r7, #0]
 8008cc4:	6878      	ldr	r0, [r7, #4]
 8008cc6:	f000 f8f2 	bl	8008eae <USBD_CtlError>
          return;
 8008cca:	e012      	b.n	8008cf2 <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 8008ccc:	6878      	ldr	r0, [r7, #4]
 8008cce:	f000 f9b7 	bl	8009040 <USBD_CtlSendStatus>
      break;
 8008cd2:	e00e      	b.n	8008cf2 <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 8008cd4:	6878      	ldr	r0, [r7, #4]
 8008cd6:	f000 f9b3 	bl	8009040 <USBD_CtlSendStatus>
      break;
 8008cda:	e00a      	b.n	8008cf2 <USBD_SetConfig+0x112>

    default:
      USBD_CtlError(pdev, req);
 8008cdc:	6839      	ldr	r1, [r7, #0]
 8008cde:	6878      	ldr	r0, [r7, #4]
 8008ce0:	f000 f8e5 	bl	8008eae <USBD_CtlError>
      USBD_ClrClassConfig(pdev, cfgidx);
 8008ce4:	4b04      	ldr	r3, [pc, #16]	; (8008cf8 <USBD_SetConfig+0x118>)
 8008ce6:	781b      	ldrb	r3, [r3, #0]
 8008ce8:	4619      	mov	r1, r3
 8008cea:	6878      	ldr	r0, [r7, #4]
 8008cec:	f7ff fa0f 	bl	800810e <USBD_ClrClassConfig>
      break;
 8008cf0:	bf00      	nop
    }
  }
}
 8008cf2:	3708      	adds	r7, #8
 8008cf4:	46bd      	mov	sp, r7
 8008cf6:	bd80      	pop	{r7, pc}
 8008cf8:	20000214 	.word	0x20000214

08008cfc <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008cfc:	b580      	push	{r7, lr}
 8008cfe:	b082      	sub	sp, #8
 8008d00:	af00      	add	r7, sp, #0
 8008d02:	6078      	str	r0, [r7, #4]
 8008d04:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008d06:	683b      	ldr	r3, [r7, #0]
 8008d08:	88db      	ldrh	r3, [r3, #6]
 8008d0a:	2b01      	cmp	r3, #1
 8008d0c:	d004      	beq.n	8008d18 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev , req);
 8008d0e:	6839      	ldr	r1, [r7, #0]
 8008d10:	6878      	ldr	r0, [r7, #4]
 8008d12:	f000 f8cc 	bl	8008eae <USBD_CtlError>
    default:
      USBD_CtlError(pdev , req);
      break;
    }
  }
}
 8008d16:	e021      	b.n	8008d5c <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 8008d1e:	2b01      	cmp	r3, #1
 8008d20:	db17      	blt.n	8008d52 <USBD_GetConfig+0x56>
 8008d22:	2b02      	cmp	r3, #2
 8008d24:	dd02      	ble.n	8008d2c <USBD_GetConfig+0x30>
 8008d26:	2b03      	cmp	r3, #3
 8008d28:	d00b      	beq.n	8008d42 <USBD_GetConfig+0x46>
 8008d2a:	e012      	b.n	8008d52 <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	2200      	movs	r2, #0
 8008d30:	609a      	str	r2, [r3, #8]
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	3308      	adds	r3, #8
 8008d36:	2201      	movs	r2, #1
 8008d38:	4619      	mov	r1, r3
 8008d3a:	6878      	ldr	r0, [r7, #4]
 8008d3c:	f000 f922 	bl	8008f84 <USBD_CtlSendData>
      break;
 8008d40:	e00c      	b.n	8008d5c <USBD_GetConfig+0x60>
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	3304      	adds	r3, #4
 8008d46:	2201      	movs	r2, #1
 8008d48:	4619      	mov	r1, r3
 8008d4a:	6878      	ldr	r0, [r7, #4]
 8008d4c:	f000 f91a 	bl	8008f84 <USBD_CtlSendData>
      break;
 8008d50:	e004      	b.n	8008d5c <USBD_GetConfig+0x60>
      USBD_CtlError(pdev , req);
 8008d52:	6839      	ldr	r1, [r7, #0]
 8008d54:	6878      	ldr	r0, [r7, #4]
 8008d56:	f000 f8aa 	bl	8008eae <USBD_CtlError>
      break;
 8008d5a:	bf00      	nop
}
 8008d5c:	bf00      	nop
 8008d5e:	3708      	adds	r7, #8
 8008d60:	46bd      	mov	sp, r7
 8008d62:	bd80      	pop	{r7, pc}

08008d64 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d64:	b580      	push	{r7, lr}
 8008d66:	b082      	sub	sp, #8
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	6078      	str	r0, [r7, #4]
 8008d6c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 8008d74:	3b01      	subs	r3, #1
 8008d76:	2b02      	cmp	r3, #2
 8008d78:	d81e      	bhi.n	8008db8 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if(req->wLength != 0x2U)
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	88db      	ldrh	r3, [r3, #6]
 8008d7e:	2b02      	cmp	r3, #2
 8008d80:	d004      	beq.n	8008d8c <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 8008d82:	6839      	ldr	r1, [r7, #0]
 8008d84:	6878      	ldr	r0, [r7, #4]
 8008d86:	f000 f892 	bl	8008eae <USBD_CtlError>
      break;
 8008d8a:	e01a      	b.n	8008dc2 <USBD_GetStatus+0x5e>
    }

#if ( USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	2201      	movs	r2, #1
 8008d90:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup)
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	f8d3 327c 	ldr.w	r3, [r3, #636]	; 0x27c
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d005      	beq.n	8008da8 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	68db      	ldr	r3, [r3, #12]
 8008da0:	f043 0202 	orr.w	r2, r3, #2
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	60da      	str	r2, [r3, #12]
    }

    USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	330c      	adds	r3, #12
 8008dac:	2202      	movs	r2, #2
 8008dae:	4619      	mov	r1, r3
 8008db0:	6878      	ldr	r0, [r7, #4]
 8008db2:	f000 f8e7 	bl	8008f84 <USBD_CtlSendData>
    break;
 8008db6:	e004      	b.n	8008dc2 <USBD_GetStatus+0x5e>

  default :
    USBD_CtlError(pdev , req);
 8008db8:	6839      	ldr	r1, [r7, #0]
 8008dba:	6878      	ldr	r0, [r7, #4]
 8008dbc:	f000 f877 	bl	8008eae <USBD_CtlError>
    break;
 8008dc0:	bf00      	nop
  }
}
 8008dc2:	bf00      	nop
 8008dc4:	3708      	adds	r7, #8
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	bd80      	pop	{r7, pc}

08008dca <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8008dca:	b580      	push	{r7, lr}
 8008dcc:	b082      	sub	sp, #8
 8008dce:	af00      	add	r7, sp, #0
 8008dd0:	6078      	str	r0, [r7, #4]
 8008dd2:	6039      	str	r1, [r7, #0]

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008dd4:	683b      	ldr	r3, [r7, #0]
 8008dd6:	885b      	ldrh	r3, [r3, #2]
 8008dd8:	2b01      	cmp	r3, #1
 8008dda:	d106      	bne.n	8008dea <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	2201      	movs	r2, #1
 8008de0:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c
    USBD_CtlSendStatus(pdev);
 8008de4:	6878      	ldr	r0, [r7, #4]
 8008de6:	f000 f92b 	bl	8009040 <USBD_CtlSendStatus>
  }

}
 8008dea:	bf00      	nop
 8008dec:	3708      	adds	r7, #8
 8008dee:	46bd      	mov	sp, r7
 8008df0:	bd80      	pop	{r7, pc}

08008df2 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8008df2:	b580      	push	{r7, lr}
 8008df4:	b082      	sub	sp, #8
 8008df6:	af00      	add	r7, sp, #0
 8008df8:	6078      	str	r0, [r7, #4]
 8008dfa:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 8008e02:	3b01      	subs	r3, #1
 8008e04:	2b02      	cmp	r3, #2
 8008e06:	d80b      	bhi.n	8008e20 <USBD_ClrFeature+0x2e>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008e08:	683b      	ldr	r3, [r7, #0]
 8008e0a:	885b      	ldrh	r3, [r3, #2]
 8008e0c:	2b01      	cmp	r3, #1
 8008e0e:	d10c      	bne.n	8008e2a <USBD_ClrFeature+0x38>
    {
      pdev->dev_remote_wakeup = 0U;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	2200      	movs	r2, #0
 8008e14:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c
      USBD_CtlSendStatus(pdev);
 8008e18:	6878      	ldr	r0, [r7, #4]
 8008e1a:	f000 f911 	bl	8009040 <USBD_CtlSendStatus>
    }
    break;
 8008e1e:	e004      	b.n	8008e2a <USBD_ClrFeature+0x38>

  default :
     USBD_CtlError(pdev , req);
 8008e20:	6839      	ldr	r1, [r7, #0]
 8008e22:	6878      	ldr	r0, [r7, #4]
 8008e24:	f000 f843 	bl	8008eae <USBD_CtlError>
    break;
 8008e28:	e000      	b.n	8008e2c <USBD_ClrFeature+0x3a>
    break;
 8008e2a:	bf00      	nop
  }
}
 8008e2c:	bf00      	nop
 8008e2e:	3708      	adds	r7, #8
 8008e30:	46bd      	mov	sp, r7
 8008e32:	bd80      	pop	{r7, pc}

08008e34 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008e34:	b480      	push	{r7}
 8008e36:	b083      	sub	sp, #12
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	6078      	str	r0, [r7, #4]
 8008e3c:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdata);
 8008e3e:	683b      	ldr	r3, [r7, #0]
 8008e40:	781a      	ldrb	r2, [r3, #0]
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 8008e46:	683b      	ldr	r3, [r7, #0]
 8008e48:	785a      	ldrb	r2, [r3, #1]
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 8008e4e:	683b      	ldr	r3, [r7, #0]
 8008e50:	3302      	adds	r3, #2
 8008e52:	781b      	ldrb	r3, [r3, #0]
 8008e54:	b29a      	uxth	r2, r3
 8008e56:	683b      	ldr	r3, [r7, #0]
 8008e58:	3303      	adds	r3, #3
 8008e5a:	781b      	ldrb	r3, [r3, #0]
 8008e5c:	b29b      	uxth	r3, r3
 8008e5e:	021b      	lsls	r3, r3, #8
 8008e60:	b29b      	uxth	r3, r3
 8008e62:	4413      	add	r3, r2
 8008e64:	b29a      	uxth	r2, r3
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 8008e6a:	683b      	ldr	r3, [r7, #0]
 8008e6c:	3304      	adds	r3, #4
 8008e6e:	781b      	ldrb	r3, [r3, #0]
 8008e70:	b29a      	uxth	r2, r3
 8008e72:	683b      	ldr	r3, [r7, #0]
 8008e74:	3305      	adds	r3, #5
 8008e76:	781b      	ldrb	r3, [r3, #0]
 8008e78:	b29b      	uxth	r3, r3
 8008e7a:	021b      	lsls	r3, r3, #8
 8008e7c:	b29b      	uxth	r3, r3
 8008e7e:	4413      	add	r3, r2
 8008e80:	b29a      	uxth	r2, r3
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 8008e86:	683b      	ldr	r3, [r7, #0]
 8008e88:	3306      	adds	r3, #6
 8008e8a:	781b      	ldrb	r3, [r3, #0]
 8008e8c:	b29a      	uxth	r2, r3
 8008e8e:	683b      	ldr	r3, [r7, #0]
 8008e90:	3307      	adds	r3, #7
 8008e92:	781b      	ldrb	r3, [r3, #0]
 8008e94:	b29b      	uxth	r3, r3
 8008e96:	021b      	lsls	r3, r3, #8
 8008e98:	b29b      	uxth	r3, r3
 8008e9a:	4413      	add	r3, r2
 8008e9c:	b29a      	uxth	r2, r3
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	80da      	strh	r2, [r3, #6]

}
 8008ea2:	bf00      	nop
 8008ea4:	370c      	adds	r7, #12
 8008ea6:	46bd      	mov	sp, r7
 8008ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eac:	4770      	bx	lr

08008eae <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8008eae:	b580      	push	{r7, lr}
 8008eb0:	b082      	sub	sp, #8
 8008eb2:	af00      	add	r7, sp, #0
 8008eb4:	6078      	str	r0, [r7, #4]
 8008eb6:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev , 0x80U);
 8008eb8:	2180      	movs	r1, #128	; 0x80
 8008eba:	6878      	ldr	r0, [r7, #4]
 8008ebc:	f004 f90c 	bl	800d0d8 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0U);
 8008ec0:	2100      	movs	r1, #0
 8008ec2:	6878      	ldr	r0, [r7, #4]
 8008ec4:	f004 f908 	bl	800d0d8 <USBD_LL_StallEP>
}
 8008ec8:	bf00      	nop
 8008eca:	3708      	adds	r7, #8
 8008ecc:	46bd      	mov	sp, r7
 8008ece:	bd80      	pop	{r7, pc}

08008ed0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008ed0:	b580      	push	{r7, lr}
 8008ed2:	b086      	sub	sp, #24
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	60f8      	str	r0, [r7, #12]
 8008ed8:	60b9      	str	r1, [r7, #8]
 8008eda:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008edc:	2300      	movs	r3, #0
 8008ede:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d032      	beq.n	8008f4c <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8008ee6:	68f8      	ldr	r0, [r7, #12]
 8008ee8:	f000 f834 	bl	8008f54 <USBD_GetLen>
 8008eec:	4603      	mov	r3, r0
 8008eee:	3301      	adds	r3, #1
 8008ef0:	b29b      	uxth	r3, r3
 8008ef2:	005b      	lsls	r3, r3, #1
 8008ef4:	b29a      	uxth	r2, r3
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8008efa:	7dfb      	ldrb	r3, [r7, #23]
 8008efc:	1c5a      	adds	r2, r3, #1
 8008efe:	75fa      	strb	r2, [r7, #23]
 8008f00:	461a      	mov	r2, r3
 8008f02:	68bb      	ldr	r3, [r7, #8]
 8008f04:	4413      	add	r3, r2
 8008f06:	687a      	ldr	r2, [r7, #4]
 8008f08:	7812      	ldrb	r2, [r2, #0]
 8008f0a:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8008f0c:	7dfb      	ldrb	r3, [r7, #23]
 8008f0e:	1c5a      	adds	r2, r3, #1
 8008f10:	75fa      	strb	r2, [r7, #23]
 8008f12:	461a      	mov	r2, r3
 8008f14:	68bb      	ldr	r3, [r7, #8]
 8008f16:	4413      	add	r3, r2
 8008f18:	2203      	movs	r2, #3
 8008f1a:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8008f1c:	e012      	b.n	8008f44 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	1c5a      	adds	r2, r3, #1
 8008f22:	60fa      	str	r2, [r7, #12]
 8008f24:	7dfa      	ldrb	r2, [r7, #23]
 8008f26:	1c51      	adds	r1, r2, #1
 8008f28:	75f9      	strb	r1, [r7, #23]
 8008f2a:	4611      	mov	r1, r2
 8008f2c:	68ba      	ldr	r2, [r7, #8]
 8008f2e:	440a      	add	r2, r1
 8008f30:	781b      	ldrb	r3, [r3, #0]
 8008f32:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8008f34:	7dfb      	ldrb	r3, [r7, #23]
 8008f36:	1c5a      	adds	r2, r3, #1
 8008f38:	75fa      	strb	r2, [r7, #23]
 8008f3a:	461a      	mov	r2, r3
 8008f3c:	68bb      	ldr	r3, [r7, #8]
 8008f3e:	4413      	add	r3, r2
 8008f40:	2200      	movs	r2, #0
 8008f42:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	781b      	ldrb	r3, [r3, #0]
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d1e8      	bne.n	8008f1e <USBD_GetString+0x4e>
    }
  }
}
 8008f4c:	bf00      	nop
 8008f4e:	3718      	adds	r7, #24
 8008f50:	46bd      	mov	sp, r7
 8008f52:	bd80      	pop	{r7, pc}

08008f54 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008f54:	b480      	push	{r7}
 8008f56:	b085      	sub	sp, #20
 8008f58:	af00      	add	r7, sp, #0
 8008f5a:	6078      	str	r0, [r7, #4]
    uint8_t  len = 0U;
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	73fb      	strb	r3, [r7, #15]

    while (*buf != '\0')
 8008f60:	e005      	b.n	8008f6e <USBD_GetLen+0x1a>
    {
        len++;
 8008f62:	7bfb      	ldrb	r3, [r7, #15]
 8008f64:	3301      	adds	r3, #1
 8008f66:	73fb      	strb	r3, [r7, #15]
        buf++;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	3301      	adds	r3, #1
 8008f6c:	607b      	str	r3, [r7, #4]
    while (*buf != '\0')
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	781b      	ldrb	r3, [r3, #0]
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d1f5      	bne.n	8008f62 <USBD_GetLen+0xe>
    }

    return len;
 8008f76:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f78:	4618      	mov	r0, r3
 8008f7a:	3714      	adds	r7, #20
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f82:	4770      	bx	lr

08008f84 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                     uint16_t len)
{
 8008f84:	b580      	push	{r7, lr}
 8008f86:	b084      	sub	sp, #16
 8008f88:	af00      	add	r7, sp, #0
 8008f8a:	60f8      	str	r0, [r7, #12]
 8008f8c:	60b9      	str	r1, [r7, #8]
 8008f8e:	4613      	mov	r3, r2
 8008f90:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	2202      	movs	r2, #2
 8008f96:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->ep_in[0].total_length = len;
 8008f9a:	88fa      	ldrh	r2, [r7, #6]
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8008fa0:	88fa      	ldrh	r2, [r7, #6]
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	621a      	str	r2, [r3, #32]

 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 8008fa6:	88fb      	ldrh	r3, [r7, #6]
 8008fa8:	68ba      	ldr	r2, [r7, #8]
 8008faa:	2100      	movs	r1, #0
 8008fac:	68f8      	ldr	r0, [r7, #12]
 8008fae:	f004 f95b 	bl	800d268 <USBD_LL_Transmit>

  return USBD_OK;
 8008fb2:	2300      	movs	r3, #0
}
 8008fb4:	4618      	mov	r0, r3
 8008fb6:	3710      	adds	r7, #16
 8008fb8:	46bd      	mov	sp, r7
 8008fba:	bd80      	pop	{r7, pc}

08008fbc <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData (USBD_HandleTypeDef *pdev,
                                             uint8_t *pbuf, uint16_t len)
{
 8008fbc:	b580      	push	{r7, lr}
 8008fbe:	b084      	sub	sp, #16
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	60f8      	str	r0, [r7, #12]
 8008fc4:	60b9      	str	r1, [r7, #8]
 8008fc6:	4613      	mov	r3, r2
 8008fc8:	80fb      	strh	r3, [r7, #6]
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 8008fca:	88fb      	ldrh	r3, [r7, #6]
 8008fcc:	68ba      	ldr	r2, [r7, #8]
 8008fce:	2100      	movs	r1, #0
 8008fd0:	68f8      	ldr	r0, [r7, #12]
 8008fd2:	f004 f949 	bl	800d268 <USBD_LL_Transmit>

  return USBD_OK;
 8008fd6:	2300      	movs	r3, #0
}
 8008fd8:	4618      	mov	r0, r3
 8008fda:	3710      	adds	r7, #16
 8008fdc:	46bd      	mov	sp, r7
 8008fde:	bd80      	pop	{r7, pc}

08008fe0 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                      uint16_t len)
{
 8008fe0:	b580      	push	{r7, lr}
 8008fe2:	b084      	sub	sp, #16
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	60f8      	str	r0, [r7, #12]
 8008fe8:	60b9      	str	r1, [r7, #8]
 8008fea:	4613      	mov	r3, r2
 8008fec:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	2203      	movs	r2, #3
 8008ff2:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->ep_out[0].total_length = len;
 8008ff6:	88fa      	ldrh	r2, [r7, #6]
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
  pdev->ep_out[0].rem_length   = len;
 8008ffe:	88fa      	ldrh	r2, [r7, #6]
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c

  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, pbuf, len);
 8009006:	88fb      	ldrh	r3, [r7, #6]
 8009008:	68ba      	ldr	r2, [r7, #8]
 800900a:	2100      	movs	r1, #0
 800900c:	68f8      	ldr	r0, [r7, #12]
 800900e:	f004 f965 	bl	800d2dc <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009012:	2300      	movs	r3, #0
}
 8009014:	4618      	mov	r0, r3
 8009016:	3710      	adds	r7, #16
 8009018:	46bd      	mov	sp, r7
 800901a:	bd80      	pop	{r7, pc}

0800901c <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                       uint16_t len)
{
 800901c:	b580      	push	{r7, lr}
 800901e:	b084      	sub	sp, #16
 8009020:	af00      	add	r7, sp, #0
 8009022:	60f8      	str	r0, [r7, #12]
 8009024:	60b9      	str	r1, [r7, #8]
 8009026:	4613      	mov	r3, r2
 8009028:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800902a:	88fb      	ldrh	r3, [r7, #6]
 800902c:	68ba      	ldr	r2, [r7, #8]
 800902e:	2100      	movs	r1, #0
 8009030:	68f8      	ldr	r0, [r7, #12]
 8009032:	f004 f953 	bl	800d2dc <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009036:	2300      	movs	r3, #0
}
 8009038:	4618      	mov	r0, r3
 800903a:	3710      	adds	r7, #16
 800903c:	46bd      	mov	sp, r7
 800903e:	bd80      	pop	{r7, pc}

08009040 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus (USBD_HandleTypeDef *pdev)
{
 8009040:	b580      	push	{r7, lr}
 8009042:	b082      	sub	sp, #8
 8009044:	af00      	add	r7, sp, #0
 8009046:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	2204      	movs	r2, #4
 800904c:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009050:	2300      	movs	r3, #0
 8009052:	2200      	movs	r2, #0
 8009054:	2100      	movs	r1, #0
 8009056:	6878      	ldr	r0, [r7, #4]
 8009058:	f004 f906 	bl	800d268 <USBD_LL_Transmit>

  return USBD_OK;
 800905c:	2300      	movs	r3, #0
}
 800905e:	4618      	mov	r0, r3
 8009060:	3708      	adds	r7, #8
 8009062:	46bd      	mov	sp, r7
 8009064:	bd80      	pop	{r7, pc}

08009066 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus (USBD_HandleTypeDef *pdev)
{
 8009066:	b580      	push	{r7, lr}
 8009068:	b082      	sub	sp, #8
 800906a:	af00      	add	r7, sp, #0
 800906c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	2205      	movs	r2, #5
 8009072:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

 /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 8009076:	2300      	movs	r3, #0
 8009078:	2200      	movs	r2, #0
 800907a:	2100      	movs	r1, #0
 800907c:	6878      	ldr	r0, [r7, #4]
 800907e:	f004 f92d 	bl	800d2dc <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009082:	2300      	movs	r3, #0
}
 8009084:	4618      	mov	r0, r3
 8009086:	3708      	adds	r7, #8
 8009088:	46bd      	mov	sp, r7
 800908a:	bd80      	pop	{r7, pc}

0800908c <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800908c:	b480      	push	{r7}
 800908e:	b085      	sub	sp, #20
 8009090:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009092:	f3ef 8305 	mrs	r3, IPSR
 8009096:	60bb      	str	r3, [r7, #8]
  return(result);
 8009098:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800909a:	2b00      	cmp	r3, #0
 800909c:	d10f      	bne.n	80090be <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800909e:	f3ef 8310 	mrs	r3, PRIMASK
 80090a2:	607b      	str	r3, [r7, #4]
  return(result);
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d109      	bne.n	80090be <osKernelInitialize+0x32>
 80090aa:	4b11      	ldr	r3, [pc, #68]	; (80090f0 <osKernelInitialize+0x64>)
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	2b02      	cmp	r3, #2
 80090b0:	d109      	bne.n	80090c6 <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80090b2:	f3ef 8311 	mrs	r3, BASEPRI
 80090b6:	603b      	str	r3, [r7, #0]
  return(result);
 80090b8:	683b      	ldr	r3, [r7, #0]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d003      	beq.n	80090c6 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 80090be:	f06f 0305 	mvn.w	r3, #5
 80090c2:	60fb      	str	r3, [r7, #12]
 80090c4:	e00c      	b.n	80090e0 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 80090c6:	4b0a      	ldr	r3, [pc, #40]	; (80090f0 <osKernelInitialize+0x64>)
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d105      	bne.n	80090da <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 80090ce:	4b08      	ldr	r3, [pc, #32]	; (80090f0 <osKernelInitialize+0x64>)
 80090d0:	2201      	movs	r2, #1
 80090d2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80090d4:	2300      	movs	r3, #0
 80090d6:	60fb      	str	r3, [r7, #12]
 80090d8:	e002      	b.n	80090e0 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80090da:	f04f 33ff 	mov.w	r3, #4294967295
 80090de:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80090e0:	68fb      	ldr	r3, [r7, #12]
}
 80090e2:	4618      	mov	r0, r3
 80090e4:	3714      	adds	r7, #20
 80090e6:	46bd      	mov	sp, r7
 80090e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ec:	4770      	bx	lr
 80090ee:	bf00      	nop
 80090f0:	20000218 	.word	0x20000218

080090f4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80090f4:	b580      	push	{r7, lr}
 80090f6:	b084      	sub	sp, #16
 80090f8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80090fa:	f3ef 8305 	mrs	r3, IPSR
 80090fe:	60bb      	str	r3, [r7, #8]
  return(result);
 8009100:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009102:	2b00      	cmp	r3, #0
 8009104:	d10f      	bne.n	8009126 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009106:	f3ef 8310 	mrs	r3, PRIMASK
 800910a:	607b      	str	r3, [r7, #4]
  return(result);
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	2b00      	cmp	r3, #0
 8009110:	d109      	bne.n	8009126 <osKernelStart+0x32>
 8009112:	4b11      	ldr	r3, [pc, #68]	; (8009158 <osKernelStart+0x64>)
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	2b02      	cmp	r3, #2
 8009118:	d109      	bne.n	800912e <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800911a:	f3ef 8311 	mrs	r3, BASEPRI
 800911e:	603b      	str	r3, [r7, #0]
  return(result);
 8009120:	683b      	ldr	r3, [r7, #0]
 8009122:	2b00      	cmp	r3, #0
 8009124:	d003      	beq.n	800912e <osKernelStart+0x3a>
    stat = osErrorISR;
 8009126:	f06f 0305 	mvn.w	r3, #5
 800912a:	60fb      	str	r3, [r7, #12]
 800912c:	e00e      	b.n	800914c <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 800912e:	4b0a      	ldr	r3, [pc, #40]	; (8009158 <osKernelStart+0x64>)
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	2b01      	cmp	r3, #1
 8009134:	d107      	bne.n	8009146 <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8009136:	4b08      	ldr	r3, [pc, #32]	; (8009158 <osKernelStart+0x64>)
 8009138:	2202      	movs	r2, #2
 800913a:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 800913c:	f001 fe8e 	bl	800ae5c <vTaskStartScheduler>
      stat = osOK;
 8009140:	2300      	movs	r3, #0
 8009142:	60fb      	str	r3, [r7, #12]
 8009144:	e002      	b.n	800914c <osKernelStart+0x58>
    } else {
      stat = osError;
 8009146:	f04f 33ff 	mov.w	r3, #4294967295
 800914a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800914c:	68fb      	ldr	r3, [r7, #12]
}
 800914e:	4618      	mov	r0, r3
 8009150:	3710      	adds	r7, #16
 8009152:	46bd      	mov	sp, r7
 8009154:	bd80      	pop	{r7, pc}
 8009156:	bf00      	nop
 8009158:	20000218 	.word	0x20000218

0800915c <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800915c:	b580      	push	{r7, lr}
 800915e:	b084      	sub	sp, #16
 8009160:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009162:	f3ef 8305 	mrs	r3, IPSR
 8009166:	60bb      	str	r3, [r7, #8]
  return(result);
 8009168:	68bb      	ldr	r3, [r7, #8]
  TickType_t ticks;

  if (IS_IRQ()) {
 800916a:	2b00      	cmp	r3, #0
 800916c:	d10f      	bne.n	800918e <osKernelGetTickCount+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800916e:	f3ef 8310 	mrs	r3, PRIMASK
 8009172:	607b      	str	r3, [r7, #4]
  return(result);
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	2b00      	cmp	r3, #0
 8009178:	d109      	bne.n	800918e <osKernelGetTickCount+0x32>
 800917a:	4b0b      	ldr	r3, [pc, #44]	; (80091a8 <osKernelGetTickCount+0x4c>)
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	2b02      	cmp	r3, #2
 8009180:	d109      	bne.n	8009196 <osKernelGetTickCount+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009182:	f3ef 8311 	mrs	r3, BASEPRI
 8009186:	603b      	str	r3, [r7, #0]
  return(result);
 8009188:	683b      	ldr	r3, [r7, #0]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d003      	beq.n	8009196 <osKernelGetTickCount+0x3a>
    ticks = xTaskGetTickCountFromISR();
 800918e:	f001 ff83 	bl	800b098 <xTaskGetTickCountFromISR>
 8009192:	60f8      	str	r0, [r7, #12]
 8009194:	e002      	b.n	800919c <osKernelGetTickCount+0x40>
  } else {
    ticks = xTaskGetTickCount();
 8009196:	f001 ff6f 	bl	800b078 <xTaskGetTickCount>
 800919a:	60f8      	str	r0, [r7, #12]
  }

  return (ticks);
 800919c:	68fb      	ldr	r3, [r7, #12]
}
 800919e:	4618      	mov	r0, r3
 80091a0:	3710      	adds	r7, #16
 80091a2:	46bd      	mov	sp, r7
 80091a4:	bd80      	pop	{r7, pc}
 80091a6:	bf00      	nop
 80091a8:	20000218 	.word	0x20000218

080091ac <osKernelGetTickFreq>:

uint32_t osKernelGetTickFreq (void) {
 80091ac:	b480      	push	{r7}
 80091ae:	af00      	add	r7, sp, #0
  return (configTICK_RATE_HZ);
 80091b0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
}
 80091b4:	4618      	mov	r0, r3
 80091b6:	46bd      	mov	sp, r7
 80091b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091bc:	4770      	bx	lr
	...

080091c0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80091c0:	b580      	push	{r7, lr}
 80091c2:	b092      	sub	sp, #72	; 0x48
 80091c4:	af04      	add	r7, sp, #16
 80091c6:	60f8      	str	r0, [r7, #12]
 80091c8:	60b9      	str	r1, [r7, #8]
 80091ca:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80091cc:	2300      	movs	r3, #0
 80091ce:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80091d0:	f3ef 8305 	mrs	r3, IPSR
 80091d4:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80091d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 80091d8:	2b00      	cmp	r3, #0
 80091da:	f040 8094 	bne.w	8009306 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80091de:	f3ef 8310 	mrs	r3, PRIMASK
 80091e2:	623b      	str	r3, [r7, #32]
  return(result);
 80091e4:	6a3b      	ldr	r3, [r7, #32]
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	f040 808d 	bne.w	8009306 <osThreadNew+0x146>
 80091ec:	4b48      	ldr	r3, [pc, #288]	; (8009310 <osThreadNew+0x150>)
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	2b02      	cmp	r3, #2
 80091f2:	d106      	bne.n	8009202 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80091f4:	f3ef 8311 	mrs	r3, BASEPRI
 80091f8:	61fb      	str	r3, [r7, #28]
  return(result);
 80091fa:	69fb      	ldr	r3, [r7, #28]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	f040 8082 	bne.w	8009306 <osThreadNew+0x146>
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	2b00      	cmp	r3, #0
 8009206:	d07e      	beq.n	8009306 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8009208:	2380      	movs	r3, #128	; 0x80
 800920a:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 800920c:	2318      	movs	r3, #24
 800920e:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8009210:	2300      	movs	r3, #0
 8009212:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8009214:	f107 031b 	add.w	r3, r7, #27
 8009218:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 800921a:	f04f 33ff 	mov.w	r3, #4294967295
 800921e:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	2b00      	cmp	r3, #0
 8009224:	d045      	beq.n	80092b2 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	2b00      	cmp	r3, #0
 800922c:	d002      	beq.n	8009234 <osThreadNew+0x74>
        name = attr->name;
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	699b      	ldr	r3, [r3, #24]
 8009238:	2b00      	cmp	r3, #0
 800923a:	d002      	beq.n	8009242 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	699b      	ldr	r3, [r3, #24]
 8009240:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009242:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009244:	2b00      	cmp	r3, #0
 8009246:	d008      	beq.n	800925a <osThreadNew+0x9a>
 8009248:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800924a:	2b38      	cmp	r3, #56	; 0x38
 800924c:	d805      	bhi.n	800925a <osThreadNew+0x9a>
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	685b      	ldr	r3, [r3, #4]
 8009252:	f003 0301 	and.w	r3, r3, #1
 8009256:	2b00      	cmp	r3, #0
 8009258:	d001      	beq.n	800925e <osThreadNew+0x9e>
        return (NULL);
 800925a:	2300      	movs	r3, #0
 800925c:	e054      	b.n	8009308 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	695b      	ldr	r3, [r3, #20]
 8009262:	2b00      	cmp	r3, #0
 8009264:	d003      	beq.n	800926e <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	695b      	ldr	r3, [r3, #20]
 800926a:	089b      	lsrs	r3, r3, #2
 800926c:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	689b      	ldr	r3, [r3, #8]
 8009272:	2b00      	cmp	r3, #0
 8009274:	d00e      	beq.n	8009294 <osThreadNew+0xd4>
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	68db      	ldr	r3, [r3, #12]
 800927a:	2b5b      	cmp	r3, #91	; 0x5b
 800927c:	d90a      	bls.n	8009294 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009282:	2b00      	cmp	r3, #0
 8009284:	d006      	beq.n	8009294 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	695b      	ldr	r3, [r3, #20]
 800928a:	2b00      	cmp	r3, #0
 800928c:	d002      	beq.n	8009294 <osThreadNew+0xd4>
        mem = 1;
 800928e:	2301      	movs	r3, #1
 8009290:	62bb      	str	r3, [r7, #40]	; 0x28
 8009292:	e010      	b.n	80092b6 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	689b      	ldr	r3, [r3, #8]
 8009298:	2b00      	cmp	r3, #0
 800929a:	d10c      	bne.n	80092b6 <osThreadNew+0xf6>
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	68db      	ldr	r3, [r3, #12]
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d108      	bne.n	80092b6 <osThreadNew+0xf6>
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	691b      	ldr	r3, [r3, #16]
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d104      	bne.n	80092b6 <osThreadNew+0xf6>
          mem = 0;
 80092ac:	2300      	movs	r3, #0
 80092ae:	62bb      	str	r3, [r7, #40]	; 0x28
 80092b0:	e001      	b.n	80092b6 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 80092b2:	2300      	movs	r3, #0
 80092b4:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 80092b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092b8:	2b01      	cmp	r3, #1
 80092ba:	d110      	bne.n	80092de <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80092c0:	687a      	ldr	r2, [r7, #4]
 80092c2:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80092c4:	9202      	str	r2, [sp, #8]
 80092c6:	9301      	str	r3, [sp, #4]
 80092c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092ca:	9300      	str	r3, [sp, #0]
 80092cc:	68bb      	ldr	r3, [r7, #8]
 80092ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80092d0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80092d2:	68f8      	ldr	r0, [r7, #12]
 80092d4:	f001 fb80 	bl	800a9d8 <xTaskCreateStatic>
 80092d8:	4603      	mov	r3, r0
 80092da:	617b      	str	r3, [r7, #20]
 80092dc:	e013      	b.n	8009306 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 80092de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d110      	bne.n	8009306 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80092e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092e6:	b29a      	uxth	r2, r3
 80092e8:	f107 0314 	add.w	r3, r7, #20
 80092ec:	9301      	str	r3, [sp, #4]
 80092ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092f0:	9300      	str	r3, [sp, #0]
 80092f2:	68bb      	ldr	r3, [r7, #8]
 80092f4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80092f6:	68f8      	ldr	r0, [r7, #12]
 80092f8:	f001 fbc7 	bl	800aa8a <xTaskCreate>
 80092fc:	4603      	mov	r3, r0
 80092fe:	2b01      	cmp	r3, #1
 8009300:	d001      	beq.n	8009306 <osThreadNew+0x146>
          hTask = NULL;
 8009302:	2300      	movs	r3, #0
 8009304:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009306:	697b      	ldr	r3, [r7, #20]
}
 8009308:	4618      	mov	r0, r3
 800930a:	3738      	adds	r7, #56	; 0x38
 800930c:	46bd      	mov	sp, r7
 800930e:	bd80      	pop	{r7, pc}
 8009310:	20000218 	.word	0x20000218

08009314 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8009314:	b580      	push	{r7, lr}
 8009316:	b086      	sub	sp, #24
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800931c:	f3ef 8305 	mrs	r3, IPSR
 8009320:	613b      	str	r3, [r7, #16]
  return(result);
 8009322:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009324:	2b00      	cmp	r3, #0
 8009326:	d10f      	bne.n	8009348 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009328:	f3ef 8310 	mrs	r3, PRIMASK
 800932c:	60fb      	str	r3, [r7, #12]
  return(result);
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	2b00      	cmp	r3, #0
 8009332:	d109      	bne.n	8009348 <osDelay+0x34>
 8009334:	4b0d      	ldr	r3, [pc, #52]	; (800936c <osDelay+0x58>)
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	2b02      	cmp	r3, #2
 800933a:	d109      	bne.n	8009350 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800933c:	f3ef 8311 	mrs	r3, BASEPRI
 8009340:	60bb      	str	r3, [r7, #8]
  return(result);
 8009342:	68bb      	ldr	r3, [r7, #8]
 8009344:	2b00      	cmp	r3, #0
 8009346:	d003      	beq.n	8009350 <osDelay+0x3c>
    stat = osErrorISR;
 8009348:	f06f 0305 	mvn.w	r3, #5
 800934c:	617b      	str	r3, [r7, #20]
 800934e:	e007      	b.n	8009360 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8009350:	2300      	movs	r3, #0
 8009352:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	2b00      	cmp	r3, #0
 8009358:	d002      	beq.n	8009360 <osDelay+0x4c>
      vTaskDelay(ticks);
 800935a:	6878      	ldr	r0, [r7, #4]
 800935c:	f001 fd4a 	bl	800adf4 <vTaskDelay>
    }
  }

  return (stat);
 8009360:	697b      	ldr	r3, [r7, #20]
}
 8009362:	4618      	mov	r0, r3
 8009364:	3718      	adds	r7, #24
 8009366:	46bd      	mov	sp, r7
 8009368:	bd80      	pop	{r7, pc}
 800936a:	bf00      	nop
 800936c:	20000218 	.word	0x20000218

08009370 <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 8009370:	b580      	push	{r7, lr}
 8009372:	b088      	sub	sp, #32
 8009374:	af00      	add	r7, sp, #0
 8009376:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009378:	f3ef 8305 	mrs	r3, IPSR
 800937c:	61bb      	str	r3, [r7, #24]
  return(result);
 800937e:	69bb      	ldr	r3, [r7, #24]
  TickType_t tcnt;
  osStatus_t stat;

  if (IS_IRQ()) {
 8009380:	2b00      	cmp	r3, #0
 8009382:	d10f      	bne.n	80093a4 <osDelayUntil+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009384:	f3ef 8310 	mrs	r3, PRIMASK
 8009388:	617b      	str	r3, [r7, #20]
  return(result);
 800938a:	697b      	ldr	r3, [r7, #20]
 800938c:	2b00      	cmp	r3, #0
 800938e:	d109      	bne.n	80093a4 <osDelayUntil+0x34>
 8009390:	4b10      	ldr	r3, [pc, #64]	; (80093d4 <osDelayUntil+0x64>)
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	2b02      	cmp	r3, #2
 8009396:	d109      	bne.n	80093ac <osDelayUntil+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009398:	f3ef 8311 	mrs	r3, BASEPRI
 800939c:	613b      	str	r3, [r7, #16]
  return(result);
 800939e:	693b      	ldr	r3, [r7, #16]
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d003      	beq.n	80093ac <osDelayUntil+0x3c>
    stat = osErrorISR;
 80093a4:	f06f 0305 	mvn.w	r3, #5
 80093a8:	61fb      	str	r3, [r7, #28]
 80093aa:	e00e      	b.n	80093ca <osDelayUntil+0x5a>
  }
  else {
    stat = osOK;
 80093ac:	2300      	movs	r3, #0
 80093ae:	61fb      	str	r3, [r7, #28]
    tcnt = xTaskGetTickCount();
 80093b0:	f001 fe62 	bl	800b078 <xTaskGetTickCount>
 80093b4:	4603      	mov	r3, r0
 80093b6:	60fb      	str	r3, [r7, #12]

    vTaskDelayUntil (&tcnt, (TickType_t)(ticks - tcnt));
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	687a      	ldr	r2, [r7, #4]
 80093bc:	1ad2      	subs	r2, r2, r3
 80093be:	f107 030c 	add.w	r3, r7, #12
 80093c2:	4611      	mov	r1, r2
 80093c4:	4618      	mov	r0, r3
 80093c6:	f001 fc9b 	bl	800ad00 <vTaskDelayUntil>
  }

  return (stat);
 80093ca:	69fb      	ldr	r3, [r7, #28]
}
 80093cc:	4618      	mov	r0, r3
 80093ce:	3720      	adds	r7, #32
 80093d0:	46bd      	mov	sp, r7
 80093d2:	bd80      	pop	{r7, pc}
 80093d4:	20000218 	.word	0x20000218

080093d8 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 80093d8:	b580      	push	{r7, lr}
 80093da:	b08a      	sub	sp, #40	; 0x28
 80093dc:	af00      	add	r7, sp, #0
 80093de:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 80093e0:	2300      	movs	r3, #0
 80093e2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80093e4:	f3ef 8305 	mrs	r3, IPSR
 80093e8:	613b      	str	r3, [r7, #16]
  return(result);
 80093ea:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	f040 8085 	bne.w	80094fc <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80093f2:	f3ef 8310 	mrs	r3, PRIMASK
 80093f6:	60fb      	str	r3, [r7, #12]
  return(result);
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d17e      	bne.n	80094fc <osMutexNew+0x124>
 80093fe:	4b42      	ldr	r3, [pc, #264]	; (8009508 <osMutexNew+0x130>)
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	2b02      	cmp	r3, #2
 8009404:	d105      	bne.n	8009412 <osMutexNew+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009406:	f3ef 8311 	mrs	r3, BASEPRI
 800940a:	60bb      	str	r3, [r7, #8]
  return(result);
 800940c:	68bb      	ldr	r3, [r7, #8]
 800940e:	2b00      	cmp	r3, #0
 8009410:	d174      	bne.n	80094fc <osMutexNew+0x124>
    if (attr != NULL) {
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	2b00      	cmp	r3, #0
 8009416:	d003      	beq.n	8009420 <osMutexNew+0x48>
      type = attr->attr_bits;
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	685b      	ldr	r3, [r3, #4]
 800941c:	623b      	str	r3, [r7, #32]
 800941e:	e001      	b.n	8009424 <osMutexNew+0x4c>
    } else {
      type = 0U;
 8009420:	2300      	movs	r3, #0
 8009422:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8009424:	6a3b      	ldr	r3, [r7, #32]
 8009426:	f003 0301 	and.w	r3, r3, #1
 800942a:	2b00      	cmp	r3, #0
 800942c:	d002      	beq.n	8009434 <osMutexNew+0x5c>
      rmtx = 1U;
 800942e:	2301      	movs	r3, #1
 8009430:	61fb      	str	r3, [r7, #28]
 8009432:	e001      	b.n	8009438 <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 8009434:	2300      	movs	r3, #0
 8009436:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8009438:	6a3b      	ldr	r3, [r7, #32]
 800943a:	f003 0308 	and.w	r3, r3, #8
 800943e:	2b00      	cmp	r3, #0
 8009440:	d15c      	bne.n	80094fc <osMutexNew+0x124>
      mem = -1;
 8009442:	f04f 33ff 	mov.w	r3, #4294967295
 8009446:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	2b00      	cmp	r3, #0
 800944c:	d015      	beq.n	800947a <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	689b      	ldr	r3, [r3, #8]
 8009452:	2b00      	cmp	r3, #0
 8009454:	d006      	beq.n	8009464 <osMutexNew+0x8c>
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	68db      	ldr	r3, [r3, #12]
 800945a:	2b4f      	cmp	r3, #79	; 0x4f
 800945c:	d902      	bls.n	8009464 <osMutexNew+0x8c>
          mem = 1;
 800945e:	2301      	movs	r3, #1
 8009460:	61bb      	str	r3, [r7, #24]
 8009462:	e00c      	b.n	800947e <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	689b      	ldr	r3, [r3, #8]
 8009468:	2b00      	cmp	r3, #0
 800946a:	d108      	bne.n	800947e <osMutexNew+0xa6>
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	68db      	ldr	r3, [r3, #12]
 8009470:	2b00      	cmp	r3, #0
 8009472:	d104      	bne.n	800947e <osMutexNew+0xa6>
            mem = 0;
 8009474:	2300      	movs	r3, #0
 8009476:	61bb      	str	r3, [r7, #24]
 8009478:	e001      	b.n	800947e <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 800947a:	2300      	movs	r3, #0
 800947c:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800947e:	69bb      	ldr	r3, [r7, #24]
 8009480:	2b01      	cmp	r3, #1
 8009482:	d112      	bne.n	80094aa <osMutexNew+0xd2>
        if (rmtx != 0U) {
 8009484:	69fb      	ldr	r3, [r7, #28]
 8009486:	2b00      	cmp	r3, #0
 8009488:	d007      	beq.n	800949a <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	689b      	ldr	r3, [r3, #8]
 800948e:	4619      	mov	r1, r3
 8009490:	2004      	movs	r0, #4
 8009492:	f000 fca9 	bl	8009de8 <xQueueCreateMutexStatic>
 8009496:	6278      	str	r0, [r7, #36]	; 0x24
 8009498:	e016      	b.n	80094c8 <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	689b      	ldr	r3, [r3, #8]
 800949e:	4619      	mov	r1, r3
 80094a0:	2001      	movs	r0, #1
 80094a2:	f000 fca1 	bl	8009de8 <xQueueCreateMutexStatic>
 80094a6:	6278      	str	r0, [r7, #36]	; 0x24
 80094a8:	e00e      	b.n	80094c8 <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 80094aa:	69bb      	ldr	r3, [r7, #24]
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d10b      	bne.n	80094c8 <osMutexNew+0xf0>
          if (rmtx != 0U) {
 80094b0:	69fb      	ldr	r3, [r7, #28]
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d004      	beq.n	80094c0 <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 80094b6:	2004      	movs	r0, #4
 80094b8:	f000 fc7e 	bl	8009db8 <xQueueCreateMutex>
 80094bc:	6278      	str	r0, [r7, #36]	; 0x24
 80094be:	e003      	b.n	80094c8 <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 80094c0:	2001      	movs	r0, #1
 80094c2:	f000 fc79 	bl	8009db8 <xQueueCreateMutex>
 80094c6:	6278      	str	r0, [r7, #36]	; 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 80094c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d00c      	beq.n	80094e8 <osMutexNew+0x110>
        if (attr != NULL) {
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d003      	beq.n	80094dc <osMutexNew+0x104>
          name = attr->name;
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	617b      	str	r3, [r7, #20]
 80094da:	e001      	b.n	80094e0 <osMutexNew+0x108>
        } else {
          name = NULL;
 80094dc:	2300      	movs	r3, #0
 80094de:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 80094e0:	6979      	ldr	r1, [r7, #20]
 80094e2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80094e4:	f001 fa1c 	bl	800a920 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 80094e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d006      	beq.n	80094fc <osMutexNew+0x124>
 80094ee:	69fb      	ldr	r3, [r7, #28]
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d003      	beq.n	80094fc <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 80094f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094f6:	f043 0301 	orr.w	r3, r3, #1
 80094fa:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 80094fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80094fe:	4618      	mov	r0, r3
 8009500:	3728      	adds	r7, #40	; 0x28
 8009502:	46bd      	mov	sp, r7
 8009504:	bd80      	pop	{r7, pc}
 8009506:	bf00      	nop
 8009508:	20000218 	.word	0x20000218

0800950c <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800950c:	b580      	push	{r7, lr}
 800950e:	b088      	sub	sp, #32
 8009510:	af00      	add	r7, sp, #0
 8009512:	6078      	str	r0, [r7, #4]
 8009514:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	f023 0301 	bic.w	r3, r3, #1
 800951c:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	f003 0301 	and.w	r3, r3, #1
 8009524:	617b      	str	r3, [r7, #20]

  stat = osOK;
 8009526:	2300      	movs	r3, #0
 8009528:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800952a:	f3ef 8305 	mrs	r3, IPSR
 800952e:	613b      	str	r3, [r7, #16]
  return(result);
 8009530:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 8009532:	2b00      	cmp	r3, #0
 8009534:	d10f      	bne.n	8009556 <osMutexAcquire+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009536:	f3ef 8310 	mrs	r3, PRIMASK
 800953a:	60fb      	str	r3, [r7, #12]
  return(result);
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	2b00      	cmp	r3, #0
 8009540:	d109      	bne.n	8009556 <osMutexAcquire+0x4a>
 8009542:	4b20      	ldr	r3, [pc, #128]	; (80095c4 <osMutexAcquire+0xb8>)
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	2b02      	cmp	r3, #2
 8009548:	d109      	bne.n	800955e <osMutexAcquire+0x52>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800954a:	f3ef 8311 	mrs	r3, BASEPRI
 800954e:	60bb      	str	r3, [r7, #8]
  return(result);
 8009550:	68bb      	ldr	r3, [r7, #8]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d003      	beq.n	800955e <osMutexAcquire+0x52>
    stat = osErrorISR;
 8009556:	f06f 0305 	mvn.w	r3, #5
 800955a:	61fb      	str	r3, [r7, #28]
 800955c:	e02c      	b.n	80095b8 <osMutexAcquire+0xac>
  }
  else if (hMutex == NULL) {
 800955e:	69bb      	ldr	r3, [r7, #24]
 8009560:	2b00      	cmp	r3, #0
 8009562:	d103      	bne.n	800956c <osMutexAcquire+0x60>
    stat = osErrorParameter;
 8009564:	f06f 0303 	mvn.w	r3, #3
 8009568:	61fb      	str	r3, [r7, #28]
 800956a:	e025      	b.n	80095b8 <osMutexAcquire+0xac>
  }
  else {
    if (rmtx != 0U) {
 800956c:	697b      	ldr	r3, [r7, #20]
 800956e:	2b00      	cmp	r3, #0
 8009570:	d011      	beq.n	8009596 <osMutexAcquire+0x8a>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8009572:	6839      	ldr	r1, [r7, #0]
 8009574:	69b8      	ldr	r0, [r7, #24]
 8009576:	f000 fc85 	bl	8009e84 <xQueueTakeMutexRecursive>
 800957a:	4603      	mov	r3, r0
 800957c:	2b01      	cmp	r3, #1
 800957e:	d01b      	beq.n	80095b8 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 8009580:	683b      	ldr	r3, [r7, #0]
 8009582:	2b00      	cmp	r3, #0
 8009584:	d003      	beq.n	800958e <osMutexAcquire+0x82>
          stat = osErrorTimeout;
 8009586:	f06f 0301 	mvn.w	r3, #1
 800958a:	61fb      	str	r3, [r7, #28]
 800958c:	e014      	b.n	80095b8 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 800958e:	f06f 0302 	mvn.w	r3, #2
 8009592:	61fb      	str	r3, [r7, #28]
 8009594:	e010      	b.n	80095b8 <osMutexAcquire+0xac>
        }
      }
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8009596:	6839      	ldr	r1, [r7, #0]
 8009598:	69b8      	ldr	r0, [r7, #24]
 800959a:	f000 ff13 	bl	800a3c4 <xQueueSemaphoreTake>
 800959e:	4603      	mov	r3, r0
 80095a0:	2b01      	cmp	r3, #1
 80095a2:	d009      	beq.n	80095b8 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 80095a4:	683b      	ldr	r3, [r7, #0]
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d003      	beq.n	80095b2 <osMutexAcquire+0xa6>
          stat = osErrorTimeout;
 80095aa:	f06f 0301 	mvn.w	r3, #1
 80095ae:	61fb      	str	r3, [r7, #28]
 80095b0:	e002      	b.n	80095b8 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 80095b2:	f06f 0302 	mvn.w	r3, #2
 80095b6:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80095b8:	69fb      	ldr	r3, [r7, #28]
}
 80095ba:	4618      	mov	r0, r3
 80095bc:	3720      	adds	r7, #32
 80095be:	46bd      	mov	sp, r7
 80095c0:	bd80      	pop	{r7, pc}
 80095c2:	bf00      	nop
 80095c4:	20000218 	.word	0x20000218

080095c8 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 80095c8:	b580      	push	{r7, lr}
 80095ca:	b088      	sub	sp, #32
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	f023 0301 	bic.w	r3, r3, #1
 80095d6:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	f003 0301 	and.w	r3, r3, #1
 80095de:	617b      	str	r3, [r7, #20]

  stat = osOK;
 80095e0:	2300      	movs	r3, #0
 80095e2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80095e4:	f3ef 8305 	mrs	r3, IPSR
 80095e8:	613b      	str	r3, [r7, #16]
  return(result);
 80095ea:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d10f      	bne.n	8009610 <osMutexRelease+0x48>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80095f0:	f3ef 8310 	mrs	r3, PRIMASK
 80095f4:	60fb      	str	r3, [r7, #12]
  return(result);
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d109      	bne.n	8009610 <osMutexRelease+0x48>
 80095fc:	4b19      	ldr	r3, [pc, #100]	; (8009664 <osMutexRelease+0x9c>)
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	2b02      	cmp	r3, #2
 8009602:	d109      	bne.n	8009618 <osMutexRelease+0x50>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009604:	f3ef 8311 	mrs	r3, BASEPRI
 8009608:	60bb      	str	r3, [r7, #8]
  return(result);
 800960a:	68bb      	ldr	r3, [r7, #8]
 800960c:	2b00      	cmp	r3, #0
 800960e:	d003      	beq.n	8009618 <osMutexRelease+0x50>
    stat = osErrorISR;
 8009610:	f06f 0305 	mvn.w	r3, #5
 8009614:	61fb      	str	r3, [r7, #28]
 8009616:	e01f      	b.n	8009658 <osMutexRelease+0x90>
  }
  else if (hMutex == NULL) {
 8009618:	69bb      	ldr	r3, [r7, #24]
 800961a:	2b00      	cmp	r3, #0
 800961c:	d103      	bne.n	8009626 <osMutexRelease+0x5e>
    stat = osErrorParameter;
 800961e:	f06f 0303 	mvn.w	r3, #3
 8009622:	61fb      	str	r3, [r7, #28]
 8009624:	e018      	b.n	8009658 <osMutexRelease+0x90>
  }
  else {
    if (rmtx != 0U) {
 8009626:	697b      	ldr	r3, [r7, #20]
 8009628:	2b00      	cmp	r3, #0
 800962a:	d009      	beq.n	8009640 <osMutexRelease+0x78>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800962c:	69b8      	ldr	r0, [r7, #24]
 800962e:	f000 fbf6 	bl	8009e1e <xQueueGiveMutexRecursive>
 8009632:	4603      	mov	r3, r0
 8009634:	2b01      	cmp	r3, #1
 8009636:	d00f      	beq.n	8009658 <osMutexRelease+0x90>
        stat = osErrorResource;
 8009638:	f06f 0302 	mvn.w	r3, #2
 800963c:	61fb      	str	r3, [r7, #28]
 800963e:	e00b      	b.n	8009658 <osMutexRelease+0x90>
      }
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8009640:	2300      	movs	r3, #0
 8009642:	2200      	movs	r2, #0
 8009644:	2100      	movs	r1, #0
 8009646:	69b8      	ldr	r0, [r7, #24]
 8009648:	f000 fc52 	bl	8009ef0 <xQueueGenericSend>
 800964c:	4603      	mov	r3, r0
 800964e:	2b01      	cmp	r3, #1
 8009650:	d002      	beq.n	8009658 <osMutexRelease+0x90>
        stat = osErrorResource;
 8009652:	f06f 0302 	mvn.w	r3, #2
 8009656:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return (stat);
 8009658:	69fb      	ldr	r3, [r7, #28]
}
 800965a:	4618      	mov	r0, r3
 800965c:	3720      	adds	r7, #32
 800965e:	46bd      	mov	sp, r7
 8009660:	bd80      	pop	{r7, pc}
 8009662:	bf00      	nop
 8009664:	20000218 	.word	0x20000218

08009668 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8009668:	b580      	push	{r7, lr}
 800966a:	b08c      	sub	sp, #48	; 0x30
 800966c:	af02      	add	r7, sp, #8
 800966e:	60f8      	str	r0, [r7, #12]
 8009670:	60b9      	str	r1, [r7, #8]
 8009672:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8009674:	2300      	movs	r3, #0
 8009676:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009678:	f3ef 8305 	mrs	r3, IPSR
 800967c:	61bb      	str	r3, [r7, #24]
  return(result);
 800967e:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8009680:	2b00      	cmp	r3, #0
 8009682:	d170      	bne.n	8009766 <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009684:	f3ef 8310 	mrs	r3, PRIMASK
 8009688:	617b      	str	r3, [r7, #20]
  return(result);
 800968a:	697b      	ldr	r3, [r7, #20]
 800968c:	2b00      	cmp	r3, #0
 800968e:	d16a      	bne.n	8009766 <osMessageQueueNew+0xfe>
 8009690:	4b37      	ldr	r3, [pc, #220]	; (8009770 <osMessageQueueNew+0x108>)
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	2b02      	cmp	r3, #2
 8009696:	d105      	bne.n	80096a4 <osMessageQueueNew+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009698:	f3ef 8311 	mrs	r3, BASEPRI
 800969c:	613b      	str	r3, [r7, #16]
  return(result);
 800969e:	693b      	ldr	r3, [r7, #16]
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d160      	bne.n	8009766 <osMessageQueueNew+0xfe>
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d05d      	beq.n	8009766 <osMessageQueueNew+0xfe>
 80096aa:	68bb      	ldr	r3, [r7, #8]
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d05a      	beq.n	8009766 <osMessageQueueNew+0xfe>
    mem = -1;
 80096b0:	f04f 33ff 	mov.w	r3, #4294967295
 80096b4:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d029      	beq.n	8009710 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	689b      	ldr	r3, [r3, #8]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d012      	beq.n	80096ea <osMessageQueueNew+0x82>
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	68db      	ldr	r3, [r3, #12]
 80096c8:	2b4f      	cmp	r3, #79	; 0x4f
 80096ca:	d90e      	bls.n	80096ea <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d00a      	beq.n	80096ea <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	695a      	ldr	r2, [r3, #20]
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	68b9      	ldr	r1, [r7, #8]
 80096dc:	fb01 f303 	mul.w	r3, r1, r3
 80096e0:	429a      	cmp	r2, r3
 80096e2:	d302      	bcc.n	80096ea <osMessageQueueNew+0x82>
        mem = 1;
 80096e4:	2301      	movs	r3, #1
 80096e6:	623b      	str	r3, [r7, #32]
 80096e8:	e014      	b.n	8009714 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	689b      	ldr	r3, [r3, #8]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d110      	bne.n	8009714 <osMessageQueueNew+0xac>
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	68db      	ldr	r3, [r3, #12]
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d10c      	bne.n	8009714 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d108      	bne.n	8009714 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	695b      	ldr	r3, [r3, #20]
 8009706:	2b00      	cmp	r3, #0
 8009708:	d104      	bne.n	8009714 <osMessageQueueNew+0xac>
          mem = 0;
 800970a:	2300      	movs	r3, #0
 800970c:	623b      	str	r3, [r7, #32]
 800970e:	e001      	b.n	8009714 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8009710:	2300      	movs	r3, #0
 8009712:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8009714:	6a3b      	ldr	r3, [r7, #32]
 8009716:	2b01      	cmp	r3, #1
 8009718:	d10c      	bne.n	8009734 <osMessageQueueNew+0xcc>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	691a      	ldr	r2, [r3, #16]
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	6899      	ldr	r1, [r3, #8]
 8009722:	2300      	movs	r3, #0
 8009724:	9300      	str	r3, [sp, #0]
 8009726:	460b      	mov	r3, r1
 8009728:	68b9      	ldr	r1, [r7, #8]
 800972a:	68f8      	ldr	r0, [r7, #12]
 800972c:	f000 fa58 	bl	8009be0 <xQueueGenericCreateStatic>
 8009730:	6278      	str	r0, [r7, #36]	; 0x24
 8009732:	e008      	b.n	8009746 <osMessageQueueNew+0xde>
    }
    else {
      if (mem == 0) {
 8009734:	6a3b      	ldr	r3, [r7, #32]
 8009736:	2b00      	cmp	r3, #0
 8009738:	d105      	bne.n	8009746 <osMessageQueueNew+0xde>
        hQueue = xQueueCreate (msg_count, msg_size);
 800973a:	2200      	movs	r2, #0
 800973c:	68b9      	ldr	r1, [r7, #8]
 800973e:	68f8      	ldr	r0, [r7, #12]
 8009740:	f000 fac0 	bl	8009cc4 <xQueueGenericCreate>
 8009744:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8009746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009748:	2b00      	cmp	r3, #0
 800974a:	d00c      	beq.n	8009766 <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	2b00      	cmp	r3, #0
 8009750:	d003      	beq.n	800975a <osMessageQueueNew+0xf2>
        name = attr->name;
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	61fb      	str	r3, [r7, #28]
 8009758:	e001      	b.n	800975e <osMessageQueueNew+0xf6>
      } else {
        name = NULL;
 800975a:	2300      	movs	r3, #0
 800975c:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 800975e:	69f9      	ldr	r1, [r7, #28]
 8009760:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009762:	f001 f8dd 	bl	800a920 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8009766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009768:	4618      	mov	r0, r3
 800976a:	3728      	adds	r7, #40	; 0x28
 800976c:	46bd      	mov	sp, r7
 800976e:	bd80      	pop	{r7, pc}
 8009770:	20000218 	.word	0x20000218

08009774 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8009774:	b580      	push	{r7, lr}
 8009776:	b08a      	sub	sp, #40	; 0x28
 8009778:	af00      	add	r7, sp, #0
 800977a:	60f8      	str	r0, [r7, #12]
 800977c:	60b9      	str	r1, [r7, #8]
 800977e:	603b      	str	r3, [r7, #0]
 8009780:	4613      	mov	r3, r2
 8009782:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8009788:	2300      	movs	r3, #0
 800978a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800978c:	f3ef 8305 	mrs	r3, IPSR
 8009790:	61fb      	str	r3, [r7, #28]
  return(result);
 8009792:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8009794:	2b00      	cmp	r3, #0
 8009796:	d10f      	bne.n	80097b8 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009798:	f3ef 8310 	mrs	r3, PRIMASK
 800979c:	61bb      	str	r3, [r7, #24]
  return(result);
 800979e:	69bb      	ldr	r3, [r7, #24]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d109      	bne.n	80097b8 <osMessageQueuePut+0x44>
 80097a4:	4b2b      	ldr	r3, [pc, #172]	; (8009854 <osMessageQueuePut+0xe0>)
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	2b02      	cmp	r3, #2
 80097aa:	d12e      	bne.n	800980a <osMessageQueuePut+0x96>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80097ac:	f3ef 8311 	mrs	r3, BASEPRI
 80097b0:	617b      	str	r3, [r7, #20]
  return(result);
 80097b2:	697b      	ldr	r3, [r7, #20]
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d028      	beq.n	800980a <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80097b8:	6a3b      	ldr	r3, [r7, #32]
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d005      	beq.n	80097ca <osMessageQueuePut+0x56>
 80097be:	68bb      	ldr	r3, [r7, #8]
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d002      	beq.n	80097ca <osMessageQueuePut+0x56>
 80097c4:	683b      	ldr	r3, [r7, #0]
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d003      	beq.n	80097d2 <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 80097ca:	f06f 0303 	mvn.w	r3, #3
 80097ce:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80097d0:	e039      	b.n	8009846 <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 80097d2:	2300      	movs	r3, #0
 80097d4:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80097d6:	f107 0210 	add.w	r2, r7, #16
 80097da:	2300      	movs	r3, #0
 80097dc:	68b9      	ldr	r1, [r7, #8]
 80097de:	6a38      	ldr	r0, [r7, #32]
 80097e0:	f000 fc80 	bl	800a0e4 <xQueueGenericSendFromISR>
 80097e4:	4603      	mov	r3, r0
 80097e6:	2b01      	cmp	r3, #1
 80097e8:	d003      	beq.n	80097f2 <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 80097ea:	f06f 0302 	mvn.w	r3, #2
 80097ee:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80097f0:	e029      	b.n	8009846 <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 80097f2:	693b      	ldr	r3, [r7, #16]
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d026      	beq.n	8009846 <osMessageQueuePut+0xd2>
 80097f8:	4b17      	ldr	r3, [pc, #92]	; (8009858 <osMessageQueuePut+0xe4>)
 80097fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80097fe:	601a      	str	r2, [r3, #0]
 8009800:	f3bf 8f4f 	dsb	sy
 8009804:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009808:	e01d      	b.n	8009846 <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800980a:	6a3b      	ldr	r3, [r7, #32]
 800980c:	2b00      	cmp	r3, #0
 800980e:	d002      	beq.n	8009816 <osMessageQueuePut+0xa2>
 8009810:	68bb      	ldr	r3, [r7, #8]
 8009812:	2b00      	cmp	r3, #0
 8009814:	d103      	bne.n	800981e <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 8009816:	f06f 0303 	mvn.w	r3, #3
 800981a:	627b      	str	r3, [r7, #36]	; 0x24
 800981c:	e014      	b.n	8009848 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800981e:	2300      	movs	r3, #0
 8009820:	683a      	ldr	r2, [r7, #0]
 8009822:	68b9      	ldr	r1, [r7, #8]
 8009824:	6a38      	ldr	r0, [r7, #32]
 8009826:	f000 fb63 	bl	8009ef0 <xQueueGenericSend>
 800982a:	4603      	mov	r3, r0
 800982c:	2b01      	cmp	r3, #1
 800982e:	d00b      	beq.n	8009848 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 8009830:	683b      	ldr	r3, [r7, #0]
 8009832:	2b00      	cmp	r3, #0
 8009834:	d003      	beq.n	800983e <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 8009836:	f06f 0301 	mvn.w	r3, #1
 800983a:	627b      	str	r3, [r7, #36]	; 0x24
 800983c:	e004      	b.n	8009848 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 800983e:	f06f 0302 	mvn.w	r3, #2
 8009842:	627b      	str	r3, [r7, #36]	; 0x24
 8009844:	e000      	b.n	8009848 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009846:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8009848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800984a:	4618      	mov	r0, r3
 800984c:	3728      	adds	r7, #40	; 0x28
 800984e:	46bd      	mov	sp, r7
 8009850:	bd80      	pop	{r7, pc}
 8009852:	bf00      	nop
 8009854:	20000218 	.word	0x20000218
 8009858:	e000ed04 	.word	0xe000ed04

0800985c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800985c:	b580      	push	{r7, lr}
 800985e:	b08a      	sub	sp, #40	; 0x28
 8009860:	af00      	add	r7, sp, #0
 8009862:	60f8      	str	r0, [r7, #12]
 8009864:	60b9      	str	r1, [r7, #8]
 8009866:	607a      	str	r2, [r7, #4]
 8009868:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800986e:	2300      	movs	r3, #0
 8009870:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009872:	f3ef 8305 	mrs	r3, IPSR
 8009876:	61fb      	str	r3, [r7, #28]
  return(result);
 8009878:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800987a:	2b00      	cmp	r3, #0
 800987c:	d10f      	bne.n	800989e <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800987e:	f3ef 8310 	mrs	r3, PRIMASK
 8009882:	61bb      	str	r3, [r7, #24]
  return(result);
 8009884:	69bb      	ldr	r3, [r7, #24]
 8009886:	2b00      	cmp	r3, #0
 8009888:	d109      	bne.n	800989e <osMessageQueueGet+0x42>
 800988a:	4b2b      	ldr	r3, [pc, #172]	; (8009938 <osMessageQueueGet+0xdc>)
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	2b02      	cmp	r3, #2
 8009890:	d12e      	bne.n	80098f0 <osMessageQueueGet+0x94>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009892:	f3ef 8311 	mrs	r3, BASEPRI
 8009896:	617b      	str	r3, [r7, #20]
  return(result);
 8009898:	697b      	ldr	r3, [r7, #20]
 800989a:	2b00      	cmp	r3, #0
 800989c:	d028      	beq.n	80098f0 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800989e:	6a3b      	ldr	r3, [r7, #32]
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d005      	beq.n	80098b0 <osMessageQueueGet+0x54>
 80098a4:	68bb      	ldr	r3, [r7, #8]
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d002      	beq.n	80098b0 <osMessageQueueGet+0x54>
 80098aa:	683b      	ldr	r3, [r7, #0]
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d003      	beq.n	80098b8 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 80098b0:	f06f 0303 	mvn.w	r3, #3
 80098b4:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80098b6:	e038      	b.n	800992a <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 80098b8:	2300      	movs	r3, #0
 80098ba:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80098bc:	f107 0310 	add.w	r3, r7, #16
 80098c0:	461a      	mov	r2, r3
 80098c2:	68b9      	ldr	r1, [r7, #8]
 80098c4:	6a38      	ldr	r0, [r7, #32]
 80098c6:	f000 fe85 	bl	800a5d4 <xQueueReceiveFromISR>
 80098ca:	4603      	mov	r3, r0
 80098cc:	2b01      	cmp	r3, #1
 80098ce:	d003      	beq.n	80098d8 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 80098d0:	f06f 0302 	mvn.w	r3, #2
 80098d4:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80098d6:	e028      	b.n	800992a <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 80098d8:	693b      	ldr	r3, [r7, #16]
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d025      	beq.n	800992a <osMessageQueueGet+0xce>
 80098de:	4b17      	ldr	r3, [pc, #92]	; (800993c <osMessageQueueGet+0xe0>)
 80098e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80098e4:	601a      	str	r2, [r3, #0]
 80098e6:	f3bf 8f4f 	dsb	sy
 80098ea:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80098ee:	e01c      	b.n	800992a <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80098f0:	6a3b      	ldr	r3, [r7, #32]
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d002      	beq.n	80098fc <osMessageQueueGet+0xa0>
 80098f6:	68bb      	ldr	r3, [r7, #8]
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d103      	bne.n	8009904 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 80098fc:	f06f 0303 	mvn.w	r3, #3
 8009900:	627b      	str	r3, [r7, #36]	; 0x24
 8009902:	e013      	b.n	800992c <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8009904:	683a      	ldr	r2, [r7, #0]
 8009906:	68b9      	ldr	r1, [r7, #8]
 8009908:	6a38      	ldr	r0, [r7, #32]
 800990a:	f000 fc7f 	bl	800a20c <xQueueReceive>
 800990e:	4603      	mov	r3, r0
 8009910:	2b01      	cmp	r3, #1
 8009912:	d00b      	beq.n	800992c <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 8009914:	683b      	ldr	r3, [r7, #0]
 8009916:	2b00      	cmp	r3, #0
 8009918:	d003      	beq.n	8009922 <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 800991a:	f06f 0301 	mvn.w	r3, #1
 800991e:	627b      	str	r3, [r7, #36]	; 0x24
 8009920:	e004      	b.n	800992c <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 8009922:	f06f 0302 	mvn.w	r3, #2
 8009926:	627b      	str	r3, [r7, #36]	; 0x24
 8009928:	e000      	b.n	800992c <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800992a:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 800992c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800992e:	4618      	mov	r0, r3
 8009930:	3728      	adds	r7, #40	; 0x28
 8009932:	46bd      	mov	sp, r7
 8009934:	bd80      	pop	{r7, pc}
 8009936:	bf00      	nop
 8009938:	20000218 	.word	0x20000218
 800993c:	e000ed04 	.word	0xe000ed04

08009940 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009940:	b480      	push	{r7}
 8009942:	b085      	sub	sp, #20
 8009944:	af00      	add	r7, sp, #0
 8009946:	60f8      	str	r0, [r7, #12]
 8009948:	60b9      	str	r1, [r7, #8]
 800994a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	4a07      	ldr	r2, [pc, #28]	; (800996c <vApplicationGetIdleTaskMemory+0x2c>)
 8009950:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009952:	68bb      	ldr	r3, [r7, #8]
 8009954:	4a06      	ldr	r2, [pc, #24]	; (8009970 <vApplicationGetIdleTaskMemory+0x30>)
 8009956:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	2280      	movs	r2, #128	; 0x80
 800995c:	601a      	str	r2, [r3, #0]
}
 800995e:	bf00      	nop
 8009960:	3714      	adds	r7, #20
 8009962:	46bd      	mov	sp, r7
 8009964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009968:	4770      	bx	lr
 800996a:	bf00      	nop
 800996c:	2000021c 	.word	0x2000021c
 8009970:	20000278 	.word	0x20000278

08009974 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009974:	b480      	push	{r7}
 8009976:	b085      	sub	sp, #20
 8009978:	af00      	add	r7, sp, #0
 800997a:	60f8      	str	r0, [r7, #12]
 800997c:	60b9      	str	r1, [r7, #8]
 800997e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	4a07      	ldr	r2, [pc, #28]	; (80099a0 <vApplicationGetTimerTaskMemory+0x2c>)
 8009984:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009986:	68bb      	ldr	r3, [r7, #8]
 8009988:	4a06      	ldr	r2, [pc, #24]	; (80099a4 <vApplicationGetTimerTaskMemory+0x30>)
 800998a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009992:	601a      	str	r2, [r3, #0]
}
 8009994:	bf00      	nop
 8009996:	3714      	adds	r7, #20
 8009998:	46bd      	mov	sp, r7
 800999a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800999e:	4770      	bx	lr
 80099a0:	20000478 	.word	0x20000478
 80099a4:	200004d4 	.word	0x200004d4

080099a8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80099a8:	b480      	push	{r7}
 80099aa:	b083      	sub	sp, #12
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	f103 0208 	add.w	r2, r3, #8
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	f04f 32ff 	mov.w	r2, #4294967295
 80099c0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	f103 0208 	add.w	r2, r3, #8
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	f103 0208 	add.w	r2, r3, #8
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	2200      	movs	r2, #0
 80099da:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80099dc:	bf00      	nop
 80099de:	370c      	adds	r7, #12
 80099e0:	46bd      	mov	sp, r7
 80099e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e6:	4770      	bx	lr

080099e8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80099e8:	b480      	push	{r7}
 80099ea:	b083      	sub	sp, #12
 80099ec:	af00      	add	r7, sp, #0
 80099ee:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	2200      	movs	r2, #0
 80099f4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80099f6:	bf00      	nop
 80099f8:	370c      	adds	r7, #12
 80099fa:	46bd      	mov	sp, r7
 80099fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a00:	4770      	bx	lr

08009a02 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009a02:	b480      	push	{r7}
 8009a04:	b085      	sub	sp, #20
 8009a06:	af00      	add	r7, sp, #0
 8009a08:	6078      	str	r0, [r7, #4]
 8009a0a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	685b      	ldr	r3, [r3, #4]
 8009a10:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009a12:	683b      	ldr	r3, [r7, #0]
 8009a14:	68fa      	ldr	r2, [r7, #12]
 8009a16:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	689a      	ldr	r2, [r3, #8]
 8009a1c:	683b      	ldr	r3, [r7, #0]
 8009a1e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	689b      	ldr	r3, [r3, #8]
 8009a24:	683a      	ldr	r2, [r7, #0]
 8009a26:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	683a      	ldr	r2, [r7, #0]
 8009a2c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8009a2e:	683b      	ldr	r3, [r7, #0]
 8009a30:	687a      	ldr	r2, [r7, #4]
 8009a32:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	1c5a      	adds	r2, r3, #1
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	601a      	str	r2, [r3, #0]
}
 8009a3e:	bf00      	nop
 8009a40:	3714      	adds	r7, #20
 8009a42:	46bd      	mov	sp, r7
 8009a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a48:	4770      	bx	lr

08009a4a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009a4a:	b480      	push	{r7}
 8009a4c:	b085      	sub	sp, #20
 8009a4e:	af00      	add	r7, sp, #0
 8009a50:	6078      	str	r0, [r7, #4]
 8009a52:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009a54:	683b      	ldr	r3, [r7, #0]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009a5a:	68bb      	ldr	r3, [r7, #8]
 8009a5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a60:	d103      	bne.n	8009a6a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	691b      	ldr	r3, [r3, #16]
 8009a66:	60fb      	str	r3, [r7, #12]
 8009a68:	e00c      	b.n	8009a84 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	3308      	adds	r3, #8
 8009a6e:	60fb      	str	r3, [r7, #12]
 8009a70:	e002      	b.n	8009a78 <vListInsert+0x2e>
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	685b      	ldr	r3, [r3, #4]
 8009a76:	60fb      	str	r3, [r7, #12]
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	685b      	ldr	r3, [r3, #4]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	68ba      	ldr	r2, [r7, #8]
 8009a80:	429a      	cmp	r2, r3
 8009a82:	d2f6      	bcs.n	8009a72 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	685a      	ldr	r2, [r3, #4]
 8009a88:	683b      	ldr	r3, [r7, #0]
 8009a8a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009a8c:	683b      	ldr	r3, [r7, #0]
 8009a8e:	685b      	ldr	r3, [r3, #4]
 8009a90:	683a      	ldr	r2, [r7, #0]
 8009a92:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009a94:	683b      	ldr	r3, [r7, #0]
 8009a96:	68fa      	ldr	r2, [r7, #12]
 8009a98:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	683a      	ldr	r2, [r7, #0]
 8009a9e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8009aa0:	683b      	ldr	r3, [r7, #0]
 8009aa2:	687a      	ldr	r2, [r7, #4]
 8009aa4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	1c5a      	adds	r2, r3, #1
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	601a      	str	r2, [r3, #0]
}
 8009ab0:	bf00      	nop
 8009ab2:	3714      	adds	r7, #20
 8009ab4:	46bd      	mov	sp, r7
 8009ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aba:	4770      	bx	lr

08009abc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009abc:	b480      	push	{r7}
 8009abe:	b085      	sub	sp, #20
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	691b      	ldr	r3, [r3, #16]
 8009ac8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	685b      	ldr	r3, [r3, #4]
 8009ace:	687a      	ldr	r2, [r7, #4]
 8009ad0:	6892      	ldr	r2, [r2, #8]
 8009ad2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	689b      	ldr	r3, [r3, #8]
 8009ad8:	687a      	ldr	r2, [r7, #4]
 8009ada:	6852      	ldr	r2, [r2, #4]
 8009adc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	685b      	ldr	r3, [r3, #4]
 8009ae2:	687a      	ldr	r2, [r7, #4]
 8009ae4:	429a      	cmp	r2, r3
 8009ae6:	d103      	bne.n	8009af0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	689a      	ldr	r2, [r3, #8]
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	2200      	movs	r2, #0
 8009af4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	1e5a      	subs	r2, r3, #1
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	681b      	ldr	r3, [r3, #0]
}
 8009b04:	4618      	mov	r0, r3
 8009b06:	3714      	adds	r7, #20
 8009b08:	46bd      	mov	sp, r7
 8009b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b0e:	4770      	bx	lr

08009b10 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009b10:	b580      	push	{r7, lr}
 8009b12:	b084      	sub	sp, #16
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
 8009b18:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d109      	bne.n	8009b38 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009b24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b28:	f383 8811 	msr	BASEPRI, r3
 8009b2c:	f3bf 8f6f 	isb	sy
 8009b30:	f3bf 8f4f 	dsb	sy
 8009b34:	60bb      	str	r3, [r7, #8]
 8009b36:	e7fe      	b.n	8009b36 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8009b38:	f002 fc08 	bl	800c34c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	681a      	ldr	r2, [r3, #0]
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b44:	68f9      	ldr	r1, [r7, #12]
 8009b46:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009b48:	fb01 f303 	mul.w	r3, r1, r3
 8009b4c:	441a      	add	r2, r3
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	2200      	movs	r2, #0
 8009b56:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	681a      	ldr	r2, [r3, #0]
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	681a      	ldr	r2, [r3, #0]
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b68:	3b01      	subs	r3, #1
 8009b6a:	68f9      	ldr	r1, [r7, #12]
 8009b6c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009b6e:	fb01 f303 	mul.w	r3, r1, r3
 8009b72:	441a      	add	r2, r3
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	22ff      	movs	r2, #255	; 0xff
 8009b7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	22ff      	movs	r2, #255	; 0xff
 8009b84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8009b88:	683b      	ldr	r3, [r7, #0]
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d114      	bne.n	8009bb8 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	691b      	ldr	r3, [r3, #16]
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d01a      	beq.n	8009bcc <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	3310      	adds	r3, #16
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	f001 fbf6 	bl	800b38c <xTaskRemoveFromEventList>
 8009ba0:	4603      	mov	r3, r0
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d012      	beq.n	8009bcc <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009ba6:	4b0d      	ldr	r3, [pc, #52]	; (8009bdc <xQueueGenericReset+0xcc>)
 8009ba8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009bac:	601a      	str	r2, [r3, #0]
 8009bae:	f3bf 8f4f 	dsb	sy
 8009bb2:	f3bf 8f6f 	isb	sy
 8009bb6:	e009      	b.n	8009bcc <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	3310      	adds	r3, #16
 8009bbc:	4618      	mov	r0, r3
 8009bbe:	f7ff fef3 	bl	80099a8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	3324      	adds	r3, #36	; 0x24
 8009bc6:	4618      	mov	r0, r3
 8009bc8:	f7ff feee 	bl	80099a8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009bcc:	f002 fbec 	bl	800c3a8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009bd0:	2301      	movs	r3, #1
}
 8009bd2:	4618      	mov	r0, r3
 8009bd4:	3710      	adds	r7, #16
 8009bd6:	46bd      	mov	sp, r7
 8009bd8:	bd80      	pop	{r7, pc}
 8009bda:	bf00      	nop
 8009bdc:	e000ed04 	.word	0xe000ed04

08009be0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009be0:	b580      	push	{r7, lr}
 8009be2:	b08e      	sub	sp, #56	; 0x38
 8009be4:	af02      	add	r7, sp, #8
 8009be6:	60f8      	str	r0, [r7, #12]
 8009be8:	60b9      	str	r1, [r7, #8]
 8009bea:	607a      	str	r2, [r7, #4]
 8009bec:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d109      	bne.n	8009c08 <xQueueGenericCreateStatic+0x28>
 8009bf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bf8:	f383 8811 	msr	BASEPRI, r3
 8009bfc:	f3bf 8f6f 	isb	sy
 8009c00:	f3bf 8f4f 	dsb	sy
 8009c04:	62bb      	str	r3, [r7, #40]	; 0x28
 8009c06:	e7fe      	b.n	8009c06 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009c08:	683b      	ldr	r3, [r7, #0]
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d109      	bne.n	8009c22 <xQueueGenericCreateStatic+0x42>
 8009c0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c12:	f383 8811 	msr	BASEPRI, r3
 8009c16:	f3bf 8f6f 	isb	sy
 8009c1a:	f3bf 8f4f 	dsb	sy
 8009c1e:	627b      	str	r3, [r7, #36]	; 0x24
 8009c20:	e7fe      	b.n	8009c20 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d002      	beq.n	8009c2e <xQueueGenericCreateStatic+0x4e>
 8009c28:	68bb      	ldr	r3, [r7, #8]
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d001      	beq.n	8009c32 <xQueueGenericCreateStatic+0x52>
 8009c2e:	2301      	movs	r3, #1
 8009c30:	e000      	b.n	8009c34 <xQueueGenericCreateStatic+0x54>
 8009c32:	2300      	movs	r3, #0
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d109      	bne.n	8009c4c <xQueueGenericCreateStatic+0x6c>
 8009c38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c3c:	f383 8811 	msr	BASEPRI, r3
 8009c40:	f3bf 8f6f 	isb	sy
 8009c44:	f3bf 8f4f 	dsb	sy
 8009c48:	623b      	str	r3, [r7, #32]
 8009c4a:	e7fe      	b.n	8009c4a <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d102      	bne.n	8009c58 <xQueueGenericCreateStatic+0x78>
 8009c52:	68bb      	ldr	r3, [r7, #8]
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d101      	bne.n	8009c5c <xQueueGenericCreateStatic+0x7c>
 8009c58:	2301      	movs	r3, #1
 8009c5a:	e000      	b.n	8009c5e <xQueueGenericCreateStatic+0x7e>
 8009c5c:	2300      	movs	r3, #0
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d109      	bne.n	8009c76 <xQueueGenericCreateStatic+0x96>
 8009c62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c66:	f383 8811 	msr	BASEPRI, r3
 8009c6a:	f3bf 8f6f 	isb	sy
 8009c6e:	f3bf 8f4f 	dsb	sy
 8009c72:	61fb      	str	r3, [r7, #28]
 8009c74:	e7fe      	b.n	8009c74 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009c76:	2350      	movs	r3, #80	; 0x50
 8009c78:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009c7a:	697b      	ldr	r3, [r7, #20]
 8009c7c:	2b50      	cmp	r3, #80	; 0x50
 8009c7e:	d009      	beq.n	8009c94 <xQueueGenericCreateStatic+0xb4>
 8009c80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c84:	f383 8811 	msr	BASEPRI, r3
 8009c88:	f3bf 8f6f 	isb	sy
 8009c8c:	f3bf 8f4f 	dsb	sy
 8009c90:	61bb      	str	r3, [r7, #24]
 8009c92:	e7fe      	b.n	8009c92 <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009c94:	683b      	ldr	r3, [r7, #0]
 8009c96:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8009c98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d00d      	beq.n	8009cba <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009c9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ca0:	2201      	movs	r2, #1
 8009ca2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009ca6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8009caa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009cac:	9300      	str	r3, [sp, #0]
 8009cae:	4613      	mov	r3, r2
 8009cb0:	687a      	ldr	r2, [r7, #4]
 8009cb2:	68b9      	ldr	r1, [r7, #8]
 8009cb4:	68f8      	ldr	r0, [r7, #12]
 8009cb6:	f000 f842 	bl	8009d3e <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8009cba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8009cbc:	4618      	mov	r0, r3
 8009cbe:	3730      	adds	r7, #48	; 0x30
 8009cc0:	46bd      	mov	sp, r7
 8009cc2:	bd80      	pop	{r7, pc}

08009cc4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	b08a      	sub	sp, #40	; 0x28
 8009cc8:	af02      	add	r7, sp, #8
 8009cca:	60f8      	str	r0, [r7, #12]
 8009ccc:	60b9      	str	r1, [r7, #8]
 8009cce:	4613      	mov	r3, r2
 8009cd0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d109      	bne.n	8009cec <xQueueGenericCreate+0x28>
 8009cd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cdc:	f383 8811 	msr	BASEPRI, r3
 8009ce0:	f3bf 8f6f 	isb	sy
 8009ce4:	f3bf 8f4f 	dsb	sy
 8009ce8:	613b      	str	r3, [r7, #16]
 8009cea:	e7fe      	b.n	8009cea <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8009cec:	68bb      	ldr	r3, [r7, #8]
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d102      	bne.n	8009cf8 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8009cf2:	2300      	movs	r3, #0
 8009cf4:	61fb      	str	r3, [r7, #28]
 8009cf6:	e004      	b.n	8009d02 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	68ba      	ldr	r2, [r7, #8]
 8009cfc:	fb02 f303 	mul.w	r3, r2, r3
 8009d00:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8009d02:	69fb      	ldr	r3, [r7, #28]
 8009d04:	3350      	adds	r3, #80	; 0x50
 8009d06:	4618      	mov	r0, r3
 8009d08:	f002 fc3a 	bl	800c580 <pvPortMalloc>
 8009d0c:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009d0e:	69bb      	ldr	r3, [r7, #24]
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d00f      	beq.n	8009d34 <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8009d14:	69bb      	ldr	r3, [r7, #24]
 8009d16:	3350      	adds	r3, #80	; 0x50
 8009d18:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009d1a:	69bb      	ldr	r3, [r7, #24]
 8009d1c:	2200      	movs	r2, #0
 8009d1e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009d22:	79fa      	ldrb	r2, [r7, #7]
 8009d24:	69bb      	ldr	r3, [r7, #24]
 8009d26:	9300      	str	r3, [sp, #0]
 8009d28:	4613      	mov	r3, r2
 8009d2a:	697a      	ldr	r2, [r7, #20]
 8009d2c:	68b9      	ldr	r1, [r7, #8]
 8009d2e:	68f8      	ldr	r0, [r7, #12]
 8009d30:	f000 f805 	bl	8009d3e <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8009d34:	69bb      	ldr	r3, [r7, #24]
	}
 8009d36:	4618      	mov	r0, r3
 8009d38:	3720      	adds	r7, #32
 8009d3a:	46bd      	mov	sp, r7
 8009d3c:	bd80      	pop	{r7, pc}

08009d3e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009d3e:	b580      	push	{r7, lr}
 8009d40:	b084      	sub	sp, #16
 8009d42:	af00      	add	r7, sp, #0
 8009d44:	60f8      	str	r0, [r7, #12]
 8009d46:	60b9      	str	r1, [r7, #8]
 8009d48:	607a      	str	r2, [r7, #4]
 8009d4a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009d4c:	68bb      	ldr	r3, [r7, #8]
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d103      	bne.n	8009d5a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009d52:	69bb      	ldr	r3, [r7, #24]
 8009d54:	69ba      	ldr	r2, [r7, #24]
 8009d56:	601a      	str	r2, [r3, #0]
 8009d58:	e002      	b.n	8009d60 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009d5a:	69bb      	ldr	r3, [r7, #24]
 8009d5c:	687a      	ldr	r2, [r7, #4]
 8009d5e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009d60:	69bb      	ldr	r3, [r7, #24]
 8009d62:	68fa      	ldr	r2, [r7, #12]
 8009d64:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009d66:	69bb      	ldr	r3, [r7, #24]
 8009d68:	68ba      	ldr	r2, [r7, #8]
 8009d6a:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009d6c:	2101      	movs	r1, #1
 8009d6e:	69b8      	ldr	r0, [r7, #24]
 8009d70:	f7ff fece 	bl	8009b10 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009d74:	69bb      	ldr	r3, [r7, #24]
 8009d76:	78fa      	ldrb	r2, [r7, #3]
 8009d78:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009d7c:	bf00      	nop
 8009d7e:	3710      	adds	r7, #16
 8009d80:	46bd      	mov	sp, r7
 8009d82:	bd80      	pop	{r7, pc}

08009d84 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8009d84:	b580      	push	{r7, lr}
 8009d86:	b082      	sub	sp, #8
 8009d88:	af00      	add	r7, sp, #0
 8009d8a:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d00e      	beq.n	8009db0 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	2200      	movs	r2, #0
 8009d96:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	2200      	movs	r2, #0
 8009d9c:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	2200      	movs	r2, #0
 8009da2:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8009da4:	2300      	movs	r3, #0
 8009da6:	2200      	movs	r2, #0
 8009da8:	2100      	movs	r1, #0
 8009daa:	6878      	ldr	r0, [r7, #4]
 8009dac:	f000 f8a0 	bl	8009ef0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8009db0:	bf00      	nop
 8009db2:	3708      	adds	r7, #8
 8009db4:	46bd      	mov	sp, r7
 8009db6:	bd80      	pop	{r7, pc}

08009db8 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8009db8:	b580      	push	{r7, lr}
 8009dba:	b086      	sub	sp, #24
 8009dbc:	af00      	add	r7, sp, #0
 8009dbe:	4603      	mov	r3, r0
 8009dc0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8009dc2:	2301      	movs	r3, #1
 8009dc4:	617b      	str	r3, [r7, #20]
 8009dc6:	2300      	movs	r3, #0
 8009dc8:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8009dca:	79fb      	ldrb	r3, [r7, #7]
 8009dcc:	461a      	mov	r2, r3
 8009dce:	6939      	ldr	r1, [r7, #16]
 8009dd0:	6978      	ldr	r0, [r7, #20]
 8009dd2:	f7ff ff77 	bl	8009cc4 <xQueueGenericCreate>
 8009dd6:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 8009dd8:	68f8      	ldr	r0, [r7, #12]
 8009dda:	f7ff ffd3 	bl	8009d84 <prvInitialiseMutex>

		return pxNewQueue;
 8009dde:	68fb      	ldr	r3, [r7, #12]
	}
 8009de0:	4618      	mov	r0, r3
 8009de2:	3718      	adds	r7, #24
 8009de4:	46bd      	mov	sp, r7
 8009de6:	bd80      	pop	{r7, pc}

08009de8 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8009de8:	b580      	push	{r7, lr}
 8009dea:	b088      	sub	sp, #32
 8009dec:	af02      	add	r7, sp, #8
 8009dee:	4603      	mov	r3, r0
 8009df0:	6039      	str	r1, [r7, #0]
 8009df2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8009df4:	2301      	movs	r3, #1
 8009df6:	617b      	str	r3, [r7, #20]
 8009df8:	2300      	movs	r3, #0
 8009dfa:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8009dfc:	79fb      	ldrb	r3, [r7, #7]
 8009dfe:	9300      	str	r3, [sp, #0]
 8009e00:	683b      	ldr	r3, [r7, #0]
 8009e02:	2200      	movs	r2, #0
 8009e04:	6939      	ldr	r1, [r7, #16]
 8009e06:	6978      	ldr	r0, [r7, #20]
 8009e08:	f7ff feea 	bl	8009be0 <xQueueGenericCreateStatic>
 8009e0c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 8009e0e:	68f8      	ldr	r0, [r7, #12]
 8009e10:	f7ff ffb8 	bl	8009d84 <prvInitialiseMutex>

		return pxNewQueue;
 8009e14:	68fb      	ldr	r3, [r7, #12]
	}
 8009e16:	4618      	mov	r0, r3
 8009e18:	3718      	adds	r7, #24
 8009e1a:	46bd      	mov	sp, r7
 8009e1c:	bd80      	pop	{r7, pc}

08009e1e <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8009e1e:	b590      	push	{r4, r7, lr}
 8009e20:	b087      	sub	sp, #28
 8009e22:	af00      	add	r7, sp, #0
 8009e24:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8009e2a:	693b      	ldr	r3, [r7, #16]
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d109      	bne.n	8009e44 <xQueueGiveMutexRecursive+0x26>
 8009e30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e34:	f383 8811 	msr	BASEPRI, r3
 8009e38:	f3bf 8f6f 	isb	sy
 8009e3c:	f3bf 8f4f 	dsb	sy
 8009e40:	60fb      	str	r3, [r7, #12]
 8009e42:	e7fe      	b.n	8009e42 <xQueueGiveMutexRecursive+0x24>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
 8009e44:	693b      	ldr	r3, [r7, #16]
 8009e46:	685c      	ldr	r4, [r3, #4]
 8009e48:	f001 fc5c 	bl	800b704 <xTaskGetCurrentTaskHandle>
 8009e4c:	4603      	mov	r3, r0
 8009e4e:	429c      	cmp	r4, r3
 8009e50:	d111      	bne.n	8009e76 <xQueueGiveMutexRecursive+0x58>
			/* uxRecursiveCallCount cannot be zero if pxMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.uxRecursiveCallCount )--;
 8009e52:	693b      	ldr	r3, [r7, #16]
 8009e54:	68db      	ldr	r3, [r3, #12]
 8009e56:	1e5a      	subs	r2, r3, #1
 8009e58:	693b      	ldr	r3, [r7, #16]
 8009e5a:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8009e5c:	693b      	ldr	r3, [r7, #16]
 8009e5e:	68db      	ldr	r3, [r3, #12]
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d105      	bne.n	8009e70 <xQueueGiveMutexRecursive+0x52>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8009e64:	2300      	movs	r3, #0
 8009e66:	2200      	movs	r2, #0
 8009e68:	2100      	movs	r1, #0
 8009e6a:	6938      	ldr	r0, [r7, #16]
 8009e6c:	f000 f840 	bl	8009ef0 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8009e70:	2301      	movs	r3, #1
 8009e72:	617b      	str	r3, [r7, #20]
 8009e74:	e001      	b.n	8009e7a <xQueueGiveMutexRecursive+0x5c>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8009e76:	2300      	movs	r3, #0
 8009e78:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8009e7a:	697b      	ldr	r3, [r7, #20]
	}
 8009e7c:	4618      	mov	r0, r3
 8009e7e:	371c      	adds	r7, #28
 8009e80:	46bd      	mov	sp, r7
 8009e82:	bd90      	pop	{r4, r7, pc}

08009e84 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8009e84:	b590      	push	{r4, r7, lr}
 8009e86:	b087      	sub	sp, #28
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	6078      	str	r0, [r7, #4]
 8009e8c:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8009e92:	693b      	ldr	r3, [r7, #16]
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d109      	bne.n	8009eac <xQueueTakeMutexRecursive+0x28>
 8009e98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e9c:	f383 8811 	msr	BASEPRI, r3
 8009ea0:	f3bf 8f6f 	isb	sy
 8009ea4:	f3bf 8f4f 	dsb	sy
 8009ea8:	60fb      	str	r3, [r7, #12]
 8009eaa:	e7fe      	b.n	8009eaa <xQueueTakeMutexRecursive+0x26>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8009eac:	693b      	ldr	r3, [r7, #16]
 8009eae:	685c      	ldr	r4, [r3, #4]
 8009eb0:	f001 fc28 	bl	800b704 <xTaskGetCurrentTaskHandle>
 8009eb4:	4603      	mov	r3, r0
 8009eb6:	429c      	cmp	r4, r3
 8009eb8:	d107      	bne.n	8009eca <xQueueTakeMutexRecursive+0x46>
		{
			( pxMutex->u.uxRecursiveCallCount )++;
 8009eba:	693b      	ldr	r3, [r7, #16]
 8009ebc:	68db      	ldr	r3, [r3, #12]
 8009ebe:	1c5a      	adds	r2, r3, #1
 8009ec0:	693b      	ldr	r3, [r7, #16]
 8009ec2:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8009ec4:	2301      	movs	r3, #1
 8009ec6:	617b      	str	r3, [r7, #20]
 8009ec8:	e00c      	b.n	8009ee4 <xQueueTakeMutexRecursive+0x60>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8009eca:	6839      	ldr	r1, [r7, #0]
 8009ecc:	6938      	ldr	r0, [r7, #16]
 8009ece:	f000 fa79 	bl	800a3c4 <xQueueSemaphoreTake>
 8009ed2:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8009ed4:	697b      	ldr	r3, [r7, #20]
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d004      	beq.n	8009ee4 <xQueueTakeMutexRecursive+0x60>
			{
				( pxMutex->u.uxRecursiveCallCount )++;
 8009eda:	693b      	ldr	r3, [r7, #16]
 8009edc:	68db      	ldr	r3, [r3, #12]
 8009ede:	1c5a      	adds	r2, r3, #1
 8009ee0:	693b      	ldr	r3, [r7, #16]
 8009ee2:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8009ee4:	697b      	ldr	r3, [r7, #20]
	}
 8009ee6:	4618      	mov	r0, r3
 8009ee8:	371c      	adds	r7, #28
 8009eea:	46bd      	mov	sp, r7
 8009eec:	bd90      	pop	{r4, r7, pc}
	...

08009ef0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009ef0:	b580      	push	{r7, lr}
 8009ef2:	b08e      	sub	sp, #56	; 0x38
 8009ef4:	af00      	add	r7, sp, #0
 8009ef6:	60f8      	str	r0, [r7, #12]
 8009ef8:	60b9      	str	r1, [r7, #8]
 8009efa:	607a      	str	r2, [r7, #4]
 8009efc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009efe:	2300      	movs	r3, #0
 8009f00:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009f06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d109      	bne.n	8009f20 <xQueueGenericSend+0x30>
 8009f0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f10:	f383 8811 	msr	BASEPRI, r3
 8009f14:	f3bf 8f6f 	isb	sy
 8009f18:	f3bf 8f4f 	dsb	sy
 8009f1c:	62bb      	str	r3, [r7, #40]	; 0x28
 8009f1e:	e7fe      	b.n	8009f1e <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009f20:	68bb      	ldr	r3, [r7, #8]
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d103      	bne.n	8009f2e <xQueueGenericSend+0x3e>
 8009f26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d101      	bne.n	8009f32 <xQueueGenericSend+0x42>
 8009f2e:	2301      	movs	r3, #1
 8009f30:	e000      	b.n	8009f34 <xQueueGenericSend+0x44>
 8009f32:	2300      	movs	r3, #0
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d109      	bne.n	8009f4c <xQueueGenericSend+0x5c>
 8009f38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f3c:	f383 8811 	msr	BASEPRI, r3
 8009f40:	f3bf 8f6f 	isb	sy
 8009f44:	f3bf 8f4f 	dsb	sy
 8009f48:	627b      	str	r3, [r7, #36]	; 0x24
 8009f4a:	e7fe      	b.n	8009f4a <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009f4c:	683b      	ldr	r3, [r7, #0]
 8009f4e:	2b02      	cmp	r3, #2
 8009f50:	d103      	bne.n	8009f5a <xQueueGenericSend+0x6a>
 8009f52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f56:	2b01      	cmp	r3, #1
 8009f58:	d101      	bne.n	8009f5e <xQueueGenericSend+0x6e>
 8009f5a:	2301      	movs	r3, #1
 8009f5c:	e000      	b.n	8009f60 <xQueueGenericSend+0x70>
 8009f5e:	2300      	movs	r3, #0
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d109      	bne.n	8009f78 <xQueueGenericSend+0x88>
 8009f64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f68:	f383 8811 	msr	BASEPRI, r3
 8009f6c:	f3bf 8f6f 	isb	sy
 8009f70:	f3bf 8f4f 	dsb	sy
 8009f74:	623b      	str	r3, [r7, #32]
 8009f76:	e7fe      	b.n	8009f76 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009f78:	f001 fbd4 	bl	800b724 <xTaskGetSchedulerState>
 8009f7c:	4603      	mov	r3, r0
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d102      	bne.n	8009f88 <xQueueGenericSend+0x98>
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d101      	bne.n	8009f8c <xQueueGenericSend+0x9c>
 8009f88:	2301      	movs	r3, #1
 8009f8a:	e000      	b.n	8009f8e <xQueueGenericSend+0x9e>
 8009f8c:	2300      	movs	r3, #0
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d109      	bne.n	8009fa6 <xQueueGenericSend+0xb6>
 8009f92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f96:	f383 8811 	msr	BASEPRI, r3
 8009f9a:	f3bf 8f6f 	isb	sy
 8009f9e:	f3bf 8f4f 	dsb	sy
 8009fa2:	61fb      	str	r3, [r7, #28]
 8009fa4:	e7fe      	b.n	8009fa4 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009fa6:	f002 f9d1 	bl	800c34c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009faa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009fae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009fb2:	429a      	cmp	r2, r3
 8009fb4:	d302      	bcc.n	8009fbc <xQueueGenericSend+0xcc>
 8009fb6:	683b      	ldr	r3, [r7, #0]
 8009fb8:	2b02      	cmp	r3, #2
 8009fba:	d129      	bne.n	800a010 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009fbc:	683a      	ldr	r2, [r7, #0]
 8009fbe:	68b9      	ldr	r1, [r7, #8]
 8009fc0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009fc2:	f000 fb9c 	bl	800a6fe <prvCopyDataToQueue>
 8009fc6:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009fc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d010      	beq.n	8009ff2 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009fd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fd2:	3324      	adds	r3, #36	; 0x24
 8009fd4:	4618      	mov	r0, r3
 8009fd6:	f001 f9d9 	bl	800b38c <xTaskRemoveFromEventList>
 8009fda:	4603      	mov	r3, r0
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d013      	beq.n	800a008 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009fe0:	4b3f      	ldr	r3, [pc, #252]	; (800a0e0 <xQueueGenericSend+0x1f0>)
 8009fe2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009fe6:	601a      	str	r2, [r3, #0]
 8009fe8:	f3bf 8f4f 	dsb	sy
 8009fec:	f3bf 8f6f 	isb	sy
 8009ff0:	e00a      	b.n	800a008 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009ff2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d007      	beq.n	800a008 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009ff8:	4b39      	ldr	r3, [pc, #228]	; (800a0e0 <xQueueGenericSend+0x1f0>)
 8009ffa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009ffe:	601a      	str	r2, [r3, #0]
 800a000:	f3bf 8f4f 	dsb	sy
 800a004:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a008:	f002 f9ce 	bl	800c3a8 <vPortExitCritical>
				return pdPASS;
 800a00c:	2301      	movs	r3, #1
 800a00e:	e063      	b.n	800a0d8 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	2b00      	cmp	r3, #0
 800a014:	d103      	bne.n	800a01e <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a016:	f002 f9c7 	bl	800c3a8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a01a:	2300      	movs	r3, #0
 800a01c:	e05c      	b.n	800a0d8 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a01e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a020:	2b00      	cmp	r3, #0
 800a022:	d106      	bne.n	800a032 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a024:	f107 0314 	add.w	r3, r7, #20
 800a028:	4618      	mov	r0, r3
 800a02a:	f001 fa11 	bl	800b450 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a02e:	2301      	movs	r3, #1
 800a030:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a032:	f002 f9b9 	bl	800c3a8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a036:	f000 ff75 	bl	800af24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a03a:	f002 f987 	bl	800c34c <vPortEnterCritical>
 800a03e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a040:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a044:	b25b      	sxtb	r3, r3
 800a046:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a04a:	d103      	bne.n	800a054 <xQueueGenericSend+0x164>
 800a04c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a04e:	2200      	movs	r2, #0
 800a050:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a054:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a056:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a05a:	b25b      	sxtb	r3, r3
 800a05c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a060:	d103      	bne.n	800a06a <xQueueGenericSend+0x17a>
 800a062:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a064:	2200      	movs	r2, #0
 800a066:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a06a:	f002 f99d 	bl	800c3a8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a06e:	1d3a      	adds	r2, r7, #4
 800a070:	f107 0314 	add.w	r3, r7, #20
 800a074:	4611      	mov	r1, r2
 800a076:	4618      	mov	r0, r3
 800a078:	f001 fa00 	bl	800b47c <xTaskCheckForTimeOut>
 800a07c:	4603      	mov	r3, r0
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d124      	bne.n	800a0cc <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a082:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a084:	f000 fc33 	bl	800a8ee <prvIsQueueFull>
 800a088:	4603      	mov	r3, r0
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d018      	beq.n	800a0c0 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a08e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a090:	3310      	adds	r3, #16
 800a092:	687a      	ldr	r2, [r7, #4]
 800a094:	4611      	mov	r1, r2
 800a096:	4618      	mov	r0, r3
 800a098:	f001 f92a 	bl	800b2f0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a09c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a09e:	f000 fbbe 	bl	800a81e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a0a2:	f000 ff4d 	bl	800af40 <xTaskResumeAll>
 800a0a6:	4603      	mov	r3, r0
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	f47f af7c 	bne.w	8009fa6 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800a0ae:	4b0c      	ldr	r3, [pc, #48]	; (800a0e0 <xQueueGenericSend+0x1f0>)
 800a0b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a0b4:	601a      	str	r2, [r3, #0]
 800a0b6:	f3bf 8f4f 	dsb	sy
 800a0ba:	f3bf 8f6f 	isb	sy
 800a0be:	e772      	b.n	8009fa6 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a0c0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a0c2:	f000 fbac 	bl	800a81e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a0c6:	f000 ff3b 	bl	800af40 <xTaskResumeAll>
 800a0ca:	e76c      	b.n	8009fa6 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a0cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a0ce:	f000 fba6 	bl	800a81e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a0d2:	f000 ff35 	bl	800af40 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a0d6:	2300      	movs	r3, #0
		}
	}
}
 800a0d8:	4618      	mov	r0, r3
 800a0da:	3738      	adds	r7, #56	; 0x38
 800a0dc:	46bd      	mov	sp, r7
 800a0de:	bd80      	pop	{r7, pc}
 800a0e0:	e000ed04 	.word	0xe000ed04

0800a0e4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a0e4:	b580      	push	{r7, lr}
 800a0e6:	b08e      	sub	sp, #56	; 0x38
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	60f8      	str	r0, [r7, #12]
 800a0ec:	60b9      	str	r1, [r7, #8]
 800a0ee:	607a      	str	r2, [r7, #4]
 800a0f0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a0f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d109      	bne.n	800a110 <xQueueGenericSendFromISR+0x2c>
 800a0fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a100:	f383 8811 	msr	BASEPRI, r3
 800a104:	f3bf 8f6f 	isb	sy
 800a108:	f3bf 8f4f 	dsb	sy
 800a10c:	627b      	str	r3, [r7, #36]	; 0x24
 800a10e:	e7fe      	b.n	800a10e <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a110:	68bb      	ldr	r3, [r7, #8]
 800a112:	2b00      	cmp	r3, #0
 800a114:	d103      	bne.n	800a11e <xQueueGenericSendFromISR+0x3a>
 800a116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d101      	bne.n	800a122 <xQueueGenericSendFromISR+0x3e>
 800a11e:	2301      	movs	r3, #1
 800a120:	e000      	b.n	800a124 <xQueueGenericSendFromISR+0x40>
 800a122:	2300      	movs	r3, #0
 800a124:	2b00      	cmp	r3, #0
 800a126:	d109      	bne.n	800a13c <xQueueGenericSendFromISR+0x58>
 800a128:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a12c:	f383 8811 	msr	BASEPRI, r3
 800a130:	f3bf 8f6f 	isb	sy
 800a134:	f3bf 8f4f 	dsb	sy
 800a138:	623b      	str	r3, [r7, #32]
 800a13a:	e7fe      	b.n	800a13a <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a13c:	683b      	ldr	r3, [r7, #0]
 800a13e:	2b02      	cmp	r3, #2
 800a140:	d103      	bne.n	800a14a <xQueueGenericSendFromISR+0x66>
 800a142:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a144:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a146:	2b01      	cmp	r3, #1
 800a148:	d101      	bne.n	800a14e <xQueueGenericSendFromISR+0x6a>
 800a14a:	2301      	movs	r3, #1
 800a14c:	e000      	b.n	800a150 <xQueueGenericSendFromISR+0x6c>
 800a14e:	2300      	movs	r3, #0
 800a150:	2b00      	cmp	r3, #0
 800a152:	d109      	bne.n	800a168 <xQueueGenericSendFromISR+0x84>
 800a154:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a158:	f383 8811 	msr	BASEPRI, r3
 800a15c:	f3bf 8f6f 	isb	sy
 800a160:	f3bf 8f4f 	dsb	sy
 800a164:	61fb      	str	r3, [r7, #28]
 800a166:	e7fe      	b.n	800a166 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a168:	f002 f9cc 	bl	800c504 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a16c:	f3ef 8211 	mrs	r2, BASEPRI
 800a170:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a174:	f383 8811 	msr	BASEPRI, r3
 800a178:	f3bf 8f6f 	isb	sy
 800a17c:	f3bf 8f4f 	dsb	sy
 800a180:	61ba      	str	r2, [r7, #24]
 800a182:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a184:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a186:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a188:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a18a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a18c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a18e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a190:	429a      	cmp	r2, r3
 800a192:	d302      	bcc.n	800a19a <xQueueGenericSendFromISR+0xb6>
 800a194:	683b      	ldr	r3, [r7, #0]
 800a196:	2b02      	cmp	r3, #2
 800a198:	d12c      	bne.n	800a1f4 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a19a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a19c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a1a0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a1a4:	683a      	ldr	r2, [r7, #0]
 800a1a6:	68b9      	ldr	r1, [r7, #8]
 800a1a8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a1aa:	f000 faa8 	bl	800a6fe <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a1ae:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800a1b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1b6:	d112      	bne.n	800a1de <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a1b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d016      	beq.n	800a1ee <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a1c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1c2:	3324      	adds	r3, #36	; 0x24
 800a1c4:	4618      	mov	r0, r3
 800a1c6:	f001 f8e1 	bl	800b38c <xTaskRemoveFromEventList>
 800a1ca:	4603      	mov	r3, r0
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d00e      	beq.n	800a1ee <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d00b      	beq.n	800a1ee <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	2201      	movs	r2, #1
 800a1da:	601a      	str	r2, [r3, #0]
 800a1dc:	e007      	b.n	800a1ee <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a1de:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a1e2:	3301      	adds	r3, #1
 800a1e4:	b2db      	uxtb	r3, r3
 800a1e6:	b25a      	sxtb	r2, r3
 800a1e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a1ee:	2301      	movs	r3, #1
 800a1f0:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800a1f2:	e001      	b.n	800a1f8 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a1f4:	2300      	movs	r3, #0
 800a1f6:	637b      	str	r3, [r7, #52]	; 0x34
 800a1f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1fa:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a1fc:	693b      	ldr	r3, [r7, #16]
 800a1fe:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a202:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800a204:	4618      	mov	r0, r3
 800a206:	3738      	adds	r7, #56	; 0x38
 800a208:	46bd      	mov	sp, r7
 800a20a:	bd80      	pop	{r7, pc}

0800a20c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a20c:	b580      	push	{r7, lr}
 800a20e:	b08c      	sub	sp, #48	; 0x30
 800a210:	af00      	add	r7, sp, #0
 800a212:	60f8      	str	r0, [r7, #12]
 800a214:	60b9      	str	r1, [r7, #8]
 800a216:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a218:	2300      	movs	r3, #0
 800a21a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a220:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a222:	2b00      	cmp	r3, #0
 800a224:	d109      	bne.n	800a23a <xQueueReceive+0x2e>
	__asm volatile
 800a226:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a22a:	f383 8811 	msr	BASEPRI, r3
 800a22e:	f3bf 8f6f 	isb	sy
 800a232:	f3bf 8f4f 	dsb	sy
 800a236:	623b      	str	r3, [r7, #32]
 800a238:	e7fe      	b.n	800a238 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a23a:	68bb      	ldr	r3, [r7, #8]
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d103      	bne.n	800a248 <xQueueReceive+0x3c>
 800a240:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a244:	2b00      	cmp	r3, #0
 800a246:	d101      	bne.n	800a24c <xQueueReceive+0x40>
 800a248:	2301      	movs	r3, #1
 800a24a:	e000      	b.n	800a24e <xQueueReceive+0x42>
 800a24c:	2300      	movs	r3, #0
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d109      	bne.n	800a266 <xQueueReceive+0x5a>
 800a252:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a256:	f383 8811 	msr	BASEPRI, r3
 800a25a:	f3bf 8f6f 	isb	sy
 800a25e:	f3bf 8f4f 	dsb	sy
 800a262:	61fb      	str	r3, [r7, #28]
 800a264:	e7fe      	b.n	800a264 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a266:	f001 fa5d 	bl	800b724 <xTaskGetSchedulerState>
 800a26a:	4603      	mov	r3, r0
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d102      	bne.n	800a276 <xQueueReceive+0x6a>
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	2b00      	cmp	r3, #0
 800a274:	d101      	bne.n	800a27a <xQueueReceive+0x6e>
 800a276:	2301      	movs	r3, #1
 800a278:	e000      	b.n	800a27c <xQueueReceive+0x70>
 800a27a:	2300      	movs	r3, #0
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d109      	bne.n	800a294 <xQueueReceive+0x88>
 800a280:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a284:	f383 8811 	msr	BASEPRI, r3
 800a288:	f3bf 8f6f 	isb	sy
 800a28c:	f3bf 8f4f 	dsb	sy
 800a290:	61bb      	str	r3, [r7, #24]
 800a292:	e7fe      	b.n	800a292 <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800a294:	f002 f85a 	bl	800c34c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a298:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a29a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a29c:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a29e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d01f      	beq.n	800a2e4 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a2a4:	68b9      	ldr	r1, [r7, #8]
 800a2a6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a2a8:	f000 fa93 	bl	800a7d2 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a2ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2ae:	1e5a      	subs	r2, r3, #1
 800a2b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2b2:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a2b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2b6:	691b      	ldr	r3, [r3, #16]
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d00f      	beq.n	800a2dc <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a2bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2be:	3310      	adds	r3, #16
 800a2c0:	4618      	mov	r0, r3
 800a2c2:	f001 f863 	bl	800b38c <xTaskRemoveFromEventList>
 800a2c6:	4603      	mov	r3, r0
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d007      	beq.n	800a2dc <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a2cc:	4b3c      	ldr	r3, [pc, #240]	; (800a3c0 <xQueueReceive+0x1b4>)
 800a2ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a2d2:	601a      	str	r2, [r3, #0]
 800a2d4:	f3bf 8f4f 	dsb	sy
 800a2d8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a2dc:	f002 f864 	bl	800c3a8 <vPortExitCritical>
				return pdPASS;
 800a2e0:	2301      	movs	r3, #1
 800a2e2:	e069      	b.n	800a3b8 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d103      	bne.n	800a2f2 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a2ea:	f002 f85d 	bl	800c3a8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a2ee:	2300      	movs	r3, #0
 800a2f0:	e062      	b.n	800a3b8 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a2f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d106      	bne.n	800a306 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a2f8:	f107 0310 	add.w	r3, r7, #16
 800a2fc:	4618      	mov	r0, r3
 800a2fe:	f001 f8a7 	bl	800b450 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a302:	2301      	movs	r3, #1
 800a304:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a306:	f002 f84f 	bl	800c3a8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a30a:	f000 fe0b 	bl	800af24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a30e:	f002 f81d 	bl	800c34c <vPortEnterCritical>
 800a312:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a314:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a318:	b25b      	sxtb	r3, r3
 800a31a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a31e:	d103      	bne.n	800a328 <xQueueReceive+0x11c>
 800a320:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a322:	2200      	movs	r2, #0
 800a324:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a328:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a32a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a32e:	b25b      	sxtb	r3, r3
 800a330:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a334:	d103      	bne.n	800a33e <xQueueReceive+0x132>
 800a336:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a338:	2200      	movs	r2, #0
 800a33a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a33e:	f002 f833 	bl	800c3a8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a342:	1d3a      	adds	r2, r7, #4
 800a344:	f107 0310 	add.w	r3, r7, #16
 800a348:	4611      	mov	r1, r2
 800a34a:	4618      	mov	r0, r3
 800a34c:	f001 f896 	bl	800b47c <xTaskCheckForTimeOut>
 800a350:	4603      	mov	r3, r0
 800a352:	2b00      	cmp	r3, #0
 800a354:	d123      	bne.n	800a39e <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a356:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a358:	f000 fab3 	bl	800a8c2 <prvIsQueueEmpty>
 800a35c:	4603      	mov	r3, r0
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d017      	beq.n	800a392 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a362:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a364:	3324      	adds	r3, #36	; 0x24
 800a366:	687a      	ldr	r2, [r7, #4]
 800a368:	4611      	mov	r1, r2
 800a36a:	4618      	mov	r0, r3
 800a36c:	f000 ffc0 	bl	800b2f0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a370:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a372:	f000 fa54 	bl	800a81e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a376:	f000 fde3 	bl	800af40 <xTaskResumeAll>
 800a37a:	4603      	mov	r3, r0
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d189      	bne.n	800a294 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 800a380:	4b0f      	ldr	r3, [pc, #60]	; (800a3c0 <xQueueReceive+0x1b4>)
 800a382:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a386:	601a      	str	r2, [r3, #0]
 800a388:	f3bf 8f4f 	dsb	sy
 800a38c:	f3bf 8f6f 	isb	sy
 800a390:	e780      	b.n	800a294 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a392:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a394:	f000 fa43 	bl	800a81e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a398:	f000 fdd2 	bl	800af40 <xTaskResumeAll>
 800a39c:	e77a      	b.n	800a294 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a39e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a3a0:	f000 fa3d 	bl	800a81e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a3a4:	f000 fdcc 	bl	800af40 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a3a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a3aa:	f000 fa8a 	bl	800a8c2 <prvIsQueueEmpty>
 800a3ae:	4603      	mov	r3, r0
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	f43f af6f 	beq.w	800a294 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a3b6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800a3b8:	4618      	mov	r0, r3
 800a3ba:	3730      	adds	r7, #48	; 0x30
 800a3bc:	46bd      	mov	sp, r7
 800a3be:	bd80      	pop	{r7, pc}
 800a3c0:	e000ed04 	.word	0xe000ed04

0800a3c4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800a3c4:	b580      	push	{r7, lr}
 800a3c6:	b08e      	sub	sp, #56	; 0x38
 800a3c8:	af00      	add	r7, sp, #0
 800a3ca:	6078      	str	r0, [r7, #4]
 800a3cc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800a3ce:	2300      	movs	r3, #0
 800a3d0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800a3d6:	2300      	movs	r3, #0
 800a3d8:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a3da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d109      	bne.n	800a3f4 <xQueueSemaphoreTake+0x30>
 800a3e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3e4:	f383 8811 	msr	BASEPRI, r3
 800a3e8:	f3bf 8f6f 	isb	sy
 800a3ec:	f3bf 8f4f 	dsb	sy
 800a3f0:	623b      	str	r3, [r7, #32]
 800a3f2:	e7fe      	b.n	800a3f2 <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a3f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d009      	beq.n	800a410 <xQueueSemaphoreTake+0x4c>
 800a3fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a400:	f383 8811 	msr	BASEPRI, r3
 800a404:	f3bf 8f6f 	isb	sy
 800a408:	f3bf 8f4f 	dsb	sy
 800a40c:	61fb      	str	r3, [r7, #28]
 800a40e:	e7fe      	b.n	800a40e <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a410:	f001 f988 	bl	800b724 <xTaskGetSchedulerState>
 800a414:	4603      	mov	r3, r0
 800a416:	2b00      	cmp	r3, #0
 800a418:	d102      	bne.n	800a420 <xQueueSemaphoreTake+0x5c>
 800a41a:	683b      	ldr	r3, [r7, #0]
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d101      	bne.n	800a424 <xQueueSemaphoreTake+0x60>
 800a420:	2301      	movs	r3, #1
 800a422:	e000      	b.n	800a426 <xQueueSemaphoreTake+0x62>
 800a424:	2300      	movs	r3, #0
 800a426:	2b00      	cmp	r3, #0
 800a428:	d109      	bne.n	800a43e <xQueueSemaphoreTake+0x7a>
 800a42a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a42e:	f383 8811 	msr	BASEPRI, r3
 800a432:	f3bf 8f6f 	isb	sy
 800a436:	f3bf 8f4f 	dsb	sy
 800a43a:	61bb      	str	r3, [r7, #24]
 800a43c:	e7fe      	b.n	800a43c <xQueueSemaphoreTake+0x78>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800a43e:	f001 ff85 	bl	800c34c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800a442:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a444:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a446:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800a448:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d024      	beq.n	800a498 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800a44e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a450:	1e5a      	subs	r2, r3, #1
 800a452:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a454:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a456:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d104      	bne.n	800a468 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800a45e:	f001 fadd 	bl	800ba1c <pvTaskIncrementMutexHeldCount>
 800a462:	4602      	mov	r2, r0
 800a464:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a466:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a468:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a46a:	691b      	ldr	r3, [r3, #16]
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d00f      	beq.n	800a490 <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a470:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a472:	3310      	adds	r3, #16
 800a474:	4618      	mov	r0, r3
 800a476:	f000 ff89 	bl	800b38c <xTaskRemoveFromEventList>
 800a47a:	4603      	mov	r3, r0
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d007      	beq.n	800a490 <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a480:	4b53      	ldr	r3, [pc, #332]	; (800a5d0 <xQueueSemaphoreTake+0x20c>)
 800a482:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a486:	601a      	str	r2, [r3, #0]
 800a488:	f3bf 8f4f 	dsb	sy
 800a48c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a490:	f001 ff8a 	bl	800c3a8 <vPortExitCritical>
				return pdPASS;
 800a494:	2301      	movs	r3, #1
 800a496:	e096      	b.n	800a5c6 <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a498:	683b      	ldr	r3, [r7, #0]
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d110      	bne.n	800a4c0 <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800a49e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d009      	beq.n	800a4b8 <xQueueSemaphoreTake+0xf4>
 800a4a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4a8:	f383 8811 	msr	BASEPRI, r3
 800a4ac:	f3bf 8f6f 	isb	sy
 800a4b0:	f3bf 8f4f 	dsb	sy
 800a4b4:	617b      	str	r3, [r7, #20]
 800a4b6:	e7fe      	b.n	800a4b6 <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800a4b8:	f001 ff76 	bl	800c3a8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a4bc:	2300      	movs	r3, #0
 800a4be:	e082      	b.n	800a5c6 <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a4c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d106      	bne.n	800a4d4 <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a4c6:	f107 030c 	add.w	r3, r7, #12
 800a4ca:	4618      	mov	r0, r3
 800a4cc:	f000 ffc0 	bl	800b450 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a4d0:	2301      	movs	r3, #1
 800a4d2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a4d4:	f001 ff68 	bl	800c3a8 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a4d8:	f000 fd24 	bl	800af24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a4dc:	f001 ff36 	bl	800c34c <vPortEnterCritical>
 800a4e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4e2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a4e6:	b25b      	sxtb	r3, r3
 800a4e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4ec:	d103      	bne.n	800a4f6 <xQueueSemaphoreTake+0x132>
 800a4ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4f0:	2200      	movs	r2, #0
 800a4f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a4f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4f8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a4fc:	b25b      	sxtb	r3, r3
 800a4fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a502:	d103      	bne.n	800a50c <xQueueSemaphoreTake+0x148>
 800a504:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a506:	2200      	movs	r2, #0
 800a508:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a50c:	f001 ff4c 	bl	800c3a8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a510:	463a      	mov	r2, r7
 800a512:	f107 030c 	add.w	r3, r7, #12
 800a516:	4611      	mov	r1, r2
 800a518:	4618      	mov	r0, r3
 800a51a:	f000 ffaf 	bl	800b47c <xTaskCheckForTimeOut>
 800a51e:	4603      	mov	r3, r0
 800a520:	2b00      	cmp	r3, #0
 800a522:	d132      	bne.n	800a58a <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a524:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a526:	f000 f9cc 	bl	800a8c2 <prvIsQueueEmpty>
 800a52a:	4603      	mov	r3, r0
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d026      	beq.n	800a57e <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a530:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	2b00      	cmp	r3, #0
 800a536:	d109      	bne.n	800a54c <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 800a538:	f001 ff08 	bl	800c34c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 800a53c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a53e:	685b      	ldr	r3, [r3, #4]
 800a540:	4618      	mov	r0, r3
 800a542:	f001 f90d 	bl	800b760 <xTaskPriorityInherit>
 800a546:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800a548:	f001 ff2e 	bl	800c3a8 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a54c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a54e:	3324      	adds	r3, #36	; 0x24
 800a550:	683a      	ldr	r2, [r7, #0]
 800a552:	4611      	mov	r1, r2
 800a554:	4618      	mov	r0, r3
 800a556:	f000 fecb 	bl	800b2f0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a55a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a55c:	f000 f95f 	bl	800a81e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a560:	f000 fcee 	bl	800af40 <xTaskResumeAll>
 800a564:	4603      	mov	r3, r0
 800a566:	2b00      	cmp	r3, #0
 800a568:	f47f af69 	bne.w	800a43e <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 800a56c:	4b18      	ldr	r3, [pc, #96]	; (800a5d0 <xQueueSemaphoreTake+0x20c>)
 800a56e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a572:	601a      	str	r2, [r3, #0]
 800a574:	f3bf 8f4f 	dsb	sy
 800a578:	f3bf 8f6f 	isb	sy
 800a57c:	e75f      	b.n	800a43e <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800a57e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a580:	f000 f94d 	bl	800a81e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a584:	f000 fcdc 	bl	800af40 <xTaskResumeAll>
 800a588:	e759      	b.n	800a43e <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800a58a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a58c:	f000 f947 	bl	800a81e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a590:	f000 fcd6 	bl	800af40 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a594:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a596:	f000 f994 	bl	800a8c2 <prvIsQueueEmpty>
 800a59a:	4603      	mov	r3, r0
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	f43f af4e 	beq.w	800a43e <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800a5a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d00d      	beq.n	800a5c4 <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 800a5a8:	f001 fed0 	bl	800c34c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800a5ac:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a5ae:	f000 f88e 	bl	800a6ce <prvGetDisinheritPriorityAfterTimeout>
 800a5b2:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 800a5b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5b6:	685b      	ldr	r3, [r3, #4]
 800a5b8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a5ba:	4618      	mov	r0, r3
 800a5bc:	f001 f9aa 	bl	800b914 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800a5c0:	f001 fef2 	bl	800c3a8 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a5c4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800a5c6:	4618      	mov	r0, r3
 800a5c8:	3738      	adds	r7, #56	; 0x38
 800a5ca:	46bd      	mov	sp, r7
 800a5cc:	bd80      	pop	{r7, pc}
 800a5ce:	bf00      	nop
 800a5d0:	e000ed04 	.word	0xe000ed04

0800a5d4 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800a5d4:	b580      	push	{r7, lr}
 800a5d6:	b08e      	sub	sp, #56	; 0x38
 800a5d8:	af00      	add	r7, sp, #0
 800a5da:	60f8      	str	r0, [r7, #12]
 800a5dc:	60b9      	str	r1, [r7, #8]
 800a5de:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a5e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d109      	bne.n	800a5fe <xQueueReceiveFromISR+0x2a>
 800a5ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5ee:	f383 8811 	msr	BASEPRI, r3
 800a5f2:	f3bf 8f6f 	isb	sy
 800a5f6:	f3bf 8f4f 	dsb	sy
 800a5fa:	623b      	str	r3, [r7, #32]
 800a5fc:	e7fe      	b.n	800a5fc <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a5fe:	68bb      	ldr	r3, [r7, #8]
 800a600:	2b00      	cmp	r3, #0
 800a602:	d103      	bne.n	800a60c <xQueueReceiveFromISR+0x38>
 800a604:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d101      	bne.n	800a610 <xQueueReceiveFromISR+0x3c>
 800a60c:	2301      	movs	r3, #1
 800a60e:	e000      	b.n	800a612 <xQueueReceiveFromISR+0x3e>
 800a610:	2300      	movs	r3, #0
 800a612:	2b00      	cmp	r3, #0
 800a614:	d109      	bne.n	800a62a <xQueueReceiveFromISR+0x56>
 800a616:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a61a:	f383 8811 	msr	BASEPRI, r3
 800a61e:	f3bf 8f6f 	isb	sy
 800a622:	f3bf 8f4f 	dsb	sy
 800a626:	61fb      	str	r3, [r7, #28]
 800a628:	e7fe      	b.n	800a628 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a62a:	f001 ff6b 	bl	800c504 <vPortValidateInterruptPriority>
	__asm volatile
 800a62e:	f3ef 8211 	mrs	r2, BASEPRI
 800a632:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a636:	f383 8811 	msr	BASEPRI, r3
 800a63a:	f3bf 8f6f 	isb	sy
 800a63e:	f3bf 8f4f 	dsb	sy
 800a642:	61ba      	str	r2, [r7, #24]
 800a644:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800a646:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a648:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a64a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a64c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a64e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a650:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a652:	2b00      	cmp	r3, #0
 800a654:	d02f      	beq.n	800a6b6 <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800a656:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a658:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a65c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a660:	68b9      	ldr	r1, [r7, #8]
 800a662:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a664:	f000 f8b5 	bl	800a7d2 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a66a:	1e5a      	subs	r2, r3, #1
 800a66c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a66e:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800a670:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a674:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a678:	d112      	bne.n	800a6a0 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a67a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a67c:	691b      	ldr	r3, [r3, #16]
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d016      	beq.n	800a6b0 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a682:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a684:	3310      	adds	r3, #16
 800a686:	4618      	mov	r0, r3
 800a688:	f000 fe80 	bl	800b38c <xTaskRemoveFromEventList>
 800a68c:	4603      	mov	r3, r0
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d00e      	beq.n	800a6b0 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	2b00      	cmp	r3, #0
 800a696:	d00b      	beq.n	800a6b0 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	2201      	movs	r2, #1
 800a69c:	601a      	str	r2, [r3, #0]
 800a69e:	e007      	b.n	800a6b0 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800a6a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a6a4:	3301      	adds	r3, #1
 800a6a6:	b2db      	uxtb	r3, r3
 800a6a8:	b25a      	sxtb	r2, r3
 800a6aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800a6b0:	2301      	movs	r3, #1
 800a6b2:	637b      	str	r3, [r7, #52]	; 0x34
 800a6b4:	e001      	b.n	800a6ba <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 800a6b6:	2300      	movs	r3, #0
 800a6b8:	637b      	str	r3, [r7, #52]	; 0x34
 800a6ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6bc:	613b      	str	r3, [r7, #16]
	__asm volatile
 800a6be:	693b      	ldr	r3, [r7, #16]
 800a6c0:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a6c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800a6c6:	4618      	mov	r0, r3
 800a6c8:	3738      	adds	r7, #56	; 0x38
 800a6ca:	46bd      	mov	sp, r7
 800a6cc:	bd80      	pop	{r7, pc}

0800a6ce <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800a6ce:	b480      	push	{r7}
 800a6d0:	b085      	sub	sp, #20
 800a6d2:	af00      	add	r7, sp, #0
 800a6d4:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d006      	beq.n	800a6ec <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800a6e8:	60fb      	str	r3, [r7, #12]
 800a6ea:	e001      	b.n	800a6f0 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800a6ec:	2300      	movs	r3, #0
 800a6ee:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800a6f0:	68fb      	ldr	r3, [r7, #12]
	}
 800a6f2:	4618      	mov	r0, r3
 800a6f4:	3714      	adds	r7, #20
 800a6f6:	46bd      	mov	sp, r7
 800a6f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6fc:	4770      	bx	lr

0800a6fe <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a6fe:	b580      	push	{r7, lr}
 800a700:	b086      	sub	sp, #24
 800a702:	af00      	add	r7, sp, #0
 800a704:	60f8      	str	r0, [r7, #12]
 800a706:	60b9      	str	r1, [r7, #8]
 800a708:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a70a:	2300      	movs	r3, #0
 800a70c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a712:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d10d      	bne.n	800a738 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	2b00      	cmp	r3, #0
 800a722:	d14d      	bne.n	800a7c0 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	685b      	ldr	r3, [r3, #4]
 800a728:	4618      	mov	r0, r3
 800a72a:	f001 f887 	bl	800b83c <xTaskPriorityDisinherit>
 800a72e:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	2200      	movs	r2, #0
 800a734:	605a      	str	r2, [r3, #4]
 800a736:	e043      	b.n	800a7c0 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d119      	bne.n	800a772 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	6898      	ldr	r0, [r3, #8]
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a746:	461a      	mov	r2, r3
 800a748:	68b9      	ldr	r1, [r7, #8]
 800a74a:	f002 fe93 	bl	800d474 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	689a      	ldr	r2, [r3, #8]
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a756:	441a      	add	r2, r3
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	689a      	ldr	r2, [r3, #8]
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	685b      	ldr	r3, [r3, #4]
 800a764:	429a      	cmp	r2, r3
 800a766:	d32b      	bcc.n	800a7c0 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	681a      	ldr	r2, [r3, #0]
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	609a      	str	r2, [r3, #8]
 800a770:	e026      	b.n	800a7c0 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	68d8      	ldr	r0, [r3, #12]
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a77a:	461a      	mov	r2, r3
 800a77c:	68b9      	ldr	r1, [r7, #8]
 800a77e:	f002 fe79 	bl	800d474 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	68da      	ldr	r2, [r3, #12]
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a78a:	425b      	negs	r3, r3
 800a78c:	441a      	add	r2, r3
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	68da      	ldr	r2, [r3, #12]
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	429a      	cmp	r2, r3
 800a79c:	d207      	bcs.n	800a7ae <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	685a      	ldr	r2, [r3, #4]
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a7a6:	425b      	negs	r3, r3
 800a7a8:	441a      	add	r2, r3
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	2b02      	cmp	r3, #2
 800a7b2:	d105      	bne.n	800a7c0 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a7b4:	693b      	ldr	r3, [r7, #16]
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d002      	beq.n	800a7c0 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a7ba:	693b      	ldr	r3, [r7, #16]
 800a7bc:	3b01      	subs	r3, #1
 800a7be:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a7c0:	693b      	ldr	r3, [r7, #16]
 800a7c2:	1c5a      	adds	r2, r3, #1
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800a7c8:	697b      	ldr	r3, [r7, #20]
}
 800a7ca:	4618      	mov	r0, r3
 800a7cc:	3718      	adds	r7, #24
 800a7ce:	46bd      	mov	sp, r7
 800a7d0:	bd80      	pop	{r7, pc}

0800a7d2 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a7d2:	b580      	push	{r7, lr}
 800a7d4:	b082      	sub	sp, #8
 800a7d6:	af00      	add	r7, sp, #0
 800a7d8:	6078      	str	r0, [r7, #4]
 800a7da:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d018      	beq.n	800a816 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	68da      	ldr	r2, [r3, #12]
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a7ec:	441a      	add	r2, r3
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	68da      	ldr	r2, [r3, #12]
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	685b      	ldr	r3, [r3, #4]
 800a7fa:	429a      	cmp	r2, r3
 800a7fc:	d303      	bcc.n	800a806 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	681a      	ldr	r2, [r3, #0]
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	68d9      	ldr	r1, [r3, #12]
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a80e:	461a      	mov	r2, r3
 800a810:	6838      	ldr	r0, [r7, #0]
 800a812:	f002 fe2f 	bl	800d474 <memcpy>
	}
}
 800a816:	bf00      	nop
 800a818:	3708      	adds	r7, #8
 800a81a:	46bd      	mov	sp, r7
 800a81c:	bd80      	pop	{r7, pc}

0800a81e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a81e:	b580      	push	{r7, lr}
 800a820:	b084      	sub	sp, #16
 800a822:	af00      	add	r7, sp, #0
 800a824:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a826:	f001 fd91 	bl	800c34c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a830:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a832:	e011      	b.n	800a858 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d012      	beq.n	800a862 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	3324      	adds	r3, #36	; 0x24
 800a840:	4618      	mov	r0, r3
 800a842:	f000 fda3 	bl	800b38c <xTaskRemoveFromEventList>
 800a846:	4603      	mov	r3, r0
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d001      	beq.n	800a850 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a84c:	f000 fe76 	bl	800b53c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a850:	7bfb      	ldrb	r3, [r7, #15]
 800a852:	3b01      	subs	r3, #1
 800a854:	b2db      	uxtb	r3, r3
 800a856:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a858:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	dce9      	bgt.n	800a834 <prvUnlockQueue+0x16>
 800a860:	e000      	b.n	800a864 <prvUnlockQueue+0x46>
					break;
 800a862:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	22ff      	movs	r2, #255	; 0xff
 800a868:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800a86c:	f001 fd9c 	bl	800c3a8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a870:	f001 fd6c 	bl	800c34c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a87a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a87c:	e011      	b.n	800a8a2 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	691b      	ldr	r3, [r3, #16]
 800a882:	2b00      	cmp	r3, #0
 800a884:	d012      	beq.n	800a8ac <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	3310      	adds	r3, #16
 800a88a:	4618      	mov	r0, r3
 800a88c:	f000 fd7e 	bl	800b38c <xTaskRemoveFromEventList>
 800a890:	4603      	mov	r3, r0
 800a892:	2b00      	cmp	r3, #0
 800a894:	d001      	beq.n	800a89a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a896:	f000 fe51 	bl	800b53c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a89a:	7bbb      	ldrb	r3, [r7, #14]
 800a89c:	3b01      	subs	r3, #1
 800a89e:	b2db      	uxtb	r3, r3
 800a8a0:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a8a2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	dce9      	bgt.n	800a87e <prvUnlockQueue+0x60>
 800a8aa:	e000      	b.n	800a8ae <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a8ac:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	22ff      	movs	r2, #255	; 0xff
 800a8b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800a8b6:	f001 fd77 	bl	800c3a8 <vPortExitCritical>
}
 800a8ba:	bf00      	nop
 800a8bc:	3710      	adds	r7, #16
 800a8be:	46bd      	mov	sp, r7
 800a8c0:	bd80      	pop	{r7, pc}

0800a8c2 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a8c2:	b580      	push	{r7, lr}
 800a8c4:	b084      	sub	sp, #16
 800a8c6:	af00      	add	r7, sp, #0
 800a8c8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a8ca:	f001 fd3f 	bl	800c34c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d102      	bne.n	800a8dc <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a8d6:	2301      	movs	r3, #1
 800a8d8:	60fb      	str	r3, [r7, #12]
 800a8da:	e001      	b.n	800a8e0 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a8dc:	2300      	movs	r3, #0
 800a8de:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a8e0:	f001 fd62 	bl	800c3a8 <vPortExitCritical>

	return xReturn;
 800a8e4:	68fb      	ldr	r3, [r7, #12]
}
 800a8e6:	4618      	mov	r0, r3
 800a8e8:	3710      	adds	r7, #16
 800a8ea:	46bd      	mov	sp, r7
 800a8ec:	bd80      	pop	{r7, pc}

0800a8ee <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a8ee:	b580      	push	{r7, lr}
 800a8f0:	b084      	sub	sp, #16
 800a8f2:	af00      	add	r7, sp, #0
 800a8f4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a8f6:	f001 fd29 	bl	800c34c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a902:	429a      	cmp	r2, r3
 800a904:	d102      	bne.n	800a90c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a906:	2301      	movs	r3, #1
 800a908:	60fb      	str	r3, [r7, #12]
 800a90a:	e001      	b.n	800a910 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a90c:	2300      	movs	r3, #0
 800a90e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a910:	f001 fd4a 	bl	800c3a8 <vPortExitCritical>

	return xReturn;
 800a914:	68fb      	ldr	r3, [r7, #12]
}
 800a916:	4618      	mov	r0, r3
 800a918:	3710      	adds	r7, #16
 800a91a:	46bd      	mov	sp, r7
 800a91c:	bd80      	pop	{r7, pc}
	...

0800a920 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a920:	b480      	push	{r7}
 800a922:	b085      	sub	sp, #20
 800a924:	af00      	add	r7, sp, #0
 800a926:	6078      	str	r0, [r7, #4]
 800a928:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a92a:	2300      	movs	r3, #0
 800a92c:	60fb      	str	r3, [r7, #12]
 800a92e:	e014      	b.n	800a95a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a930:	4a0e      	ldr	r2, [pc, #56]	; (800a96c <vQueueAddToRegistry+0x4c>)
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d10b      	bne.n	800a954 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a93c:	490b      	ldr	r1, [pc, #44]	; (800a96c <vQueueAddToRegistry+0x4c>)
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	683a      	ldr	r2, [r7, #0]
 800a942:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a946:	4a09      	ldr	r2, [pc, #36]	; (800a96c <vQueueAddToRegistry+0x4c>)
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	00db      	lsls	r3, r3, #3
 800a94c:	4413      	add	r3, r2
 800a94e:	687a      	ldr	r2, [r7, #4]
 800a950:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a952:	e005      	b.n	800a960 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	3301      	adds	r3, #1
 800a958:	60fb      	str	r3, [r7, #12]
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	2b07      	cmp	r3, #7
 800a95e:	d9e7      	bls.n	800a930 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a960:	bf00      	nop
 800a962:	3714      	adds	r7, #20
 800a964:	46bd      	mov	sp, r7
 800a966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a96a:	4770      	bx	lr
 800a96c:	2000a0dc 	.word	0x2000a0dc

0800a970 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a970:	b580      	push	{r7, lr}
 800a972:	b086      	sub	sp, #24
 800a974:	af00      	add	r7, sp, #0
 800a976:	60f8      	str	r0, [r7, #12]
 800a978:	60b9      	str	r1, [r7, #8]
 800a97a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a980:	f001 fce4 	bl	800c34c <vPortEnterCritical>
 800a984:	697b      	ldr	r3, [r7, #20]
 800a986:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a98a:	b25b      	sxtb	r3, r3
 800a98c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a990:	d103      	bne.n	800a99a <vQueueWaitForMessageRestricted+0x2a>
 800a992:	697b      	ldr	r3, [r7, #20]
 800a994:	2200      	movs	r2, #0
 800a996:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a99a:	697b      	ldr	r3, [r7, #20]
 800a99c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a9a0:	b25b      	sxtb	r3, r3
 800a9a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9a6:	d103      	bne.n	800a9b0 <vQueueWaitForMessageRestricted+0x40>
 800a9a8:	697b      	ldr	r3, [r7, #20]
 800a9aa:	2200      	movs	r2, #0
 800a9ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a9b0:	f001 fcfa 	bl	800c3a8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a9b4:	697b      	ldr	r3, [r7, #20]
 800a9b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d106      	bne.n	800a9ca <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a9bc:	697b      	ldr	r3, [r7, #20]
 800a9be:	3324      	adds	r3, #36	; 0x24
 800a9c0:	687a      	ldr	r2, [r7, #4]
 800a9c2:	68b9      	ldr	r1, [r7, #8]
 800a9c4:	4618      	mov	r0, r3
 800a9c6:	f000 fcb7 	bl	800b338 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a9ca:	6978      	ldr	r0, [r7, #20]
 800a9cc:	f7ff ff27 	bl	800a81e <prvUnlockQueue>
	}
 800a9d0:	bf00      	nop
 800a9d2:	3718      	adds	r7, #24
 800a9d4:	46bd      	mov	sp, r7
 800a9d6:	bd80      	pop	{r7, pc}

0800a9d8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a9d8:	b580      	push	{r7, lr}
 800a9da:	b08e      	sub	sp, #56	; 0x38
 800a9dc:	af04      	add	r7, sp, #16
 800a9de:	60f8      	str	r0, [r7, #12]
 800a9e0:	60b9      	str	r1, [r7, #8]
 800a9e2:	607a      	str	r2, [r7, #4]
 800a9e4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a9e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d109      	bne.n	800aa00 <xTaskCreateStatic+0x28>
	__asm volatile
 800a9ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9f0:	f383 8811 	msr	BASEPRI, r3
 800a9f4:	f3bf 8f6f 	isb	sy
 800a9f8:	f3bf 8f4f 	dsb	sy
 800a9fc:	623b      	str	r3, [r7, #32]
 800a9fe:	e7fe      	b.n	800a9fe <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800aa00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d109      	bne.n	800aa1a <xTaskCreateStatic+0x42>
 800aa06:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa0a:	f383 8811 	msr	BASEPRI, r3
 800aa0e:	f3bf 8f6f 	isb	sy
 800aa12:	f3bf 8f4f 	dsb	sy
 800aa16:	61fb      	str	r3, [r7, #28]
 800aa18:	e7fe      	b.n	800aa18 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800aa1a:	235c      	movs	r3, #92	; 0x5c
 800aa1c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800aa1e:	693b      	ldr	r3, [r7, #16]
 800aa20:	2b5c      	cmp	r3, #92	; 0x5c
 800aa22:	d009      	beq.n	800aa38 <xTaskCreateStatic+0x60>
 800aa24:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa28:	f383 8811 	msr	BASEPRI, r3
 800aa2c:	f3bf 8f6f 	isb	sy
 800aa30:	f3bf 8f4f 	dsb	sy
 800aa34:	61bb      	str	r3, [r7, #24]
 800aa36:	e7fe      	b.n	800aa36 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800aa38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d01e      	beq.n	800aa7c <xTaskCreateStatic+0xa4>
 800aa3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d01b      	beq.n	800aa7c <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800aa44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa46:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800aa48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa4a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800aa4c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800aa4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa50:	2202      	movs	r2, #2
 800aa52:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800aa56:	2300      	movs	r3, #0
 800aa58:	9303      	str	r3, [sp, #12]
 800aa5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa5c:	9302      	str	r3, [sp, #8]
 800aa5e:	f107 0314 	add.w	r3, r7, #20
 800aa62:	9301      	str	r3, [sp, #4]
 800aa64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa66:	9300      	str	r3, [sp, #0]
 800aa68:	683b      	ldr	r3, [r7, #0]
 800aa6a:	687a      	ldr	r2, [r7, #4]
 800aa6c:	68b9      	ldr	r1, [r7, #8]
 800aa6e:	68f8      	ldr	r0, [r7, #12]
 800aa70:	f000 f850 	bl	800ab14 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800aa74:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800aa76:	f000 f8d3 	bl	800ac20 <prvAddNewTaskToReadyList>
 800aa7a:	e001      	b.n	800aa80 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 800aa7c:	2300      	movs	r3, #0
 800aa7e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800aa80:	697b      	ldr	r3, [r7, #20]
	}
 800aa82:	4618      	mov	r0, r3
 800aa84:	3728      	adds	r7, #40	; 0x28
 800aa86:	46bd      	mov	sp, r7
 800aa88:	bd80      	pop	{r7, pc}

0800aa8a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800aa8a:	b580      	push	{r7, lr}
 800aa8c:	b08c      	sub	sp, #48	; 0x30
 800aa8e:	af04      	add	r7, sp, #16
 800aa90:	60f8      	str	r0, [r7, #12]
 800aa92:	60b9      	str	r1, [r7, #8]
 800aa94:	603b      	str	r3, [r7, #0]
 800aa96:	4613      	mov	r3, r2
 800aa98:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aa9a:	88fb      	ldrh	r3, [r7, #6]
 800aa9c:	009b      	lsls	r3, r3, #2
 800aa9e:	4618      	mov	r0, r3
 800aaa0:	f001 fd6e 	bl	800c580 <pvPortMalloc>
 800aaa4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800aaa6:	697b      	ldr	r3, [r7, #20]
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d00e      	beq.n	800aaca <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800aaac:	205c      	movs	r0, #92	; 0x5c
 800aaae:	f001 fd67 	bl	800c580 <pvPortMalloc>
 800aab2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800aab4:	69fb      	ldr	r3, [r7, #28]
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d003      	beq.n	800aac2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800aaba:	69fb      	ldr	r3, [r7, #28]
 800aabc:	697a      	ldr	r2, [r7, #20]
 800aabe:	631a      	str	r2, [r3, #48]	; 0x30
 800aac0:	e005      	b.n	800aace <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800aac2:	6978      	ldr	r0, [r7, #20]
 800aac4:	f001 fe1e 	bl	800c704 <vPortFree>
 800aac8:	e001      	b.n	800aace <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800aaca:	2300      	movs	r3, #0
 800aacc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800aace:	69fb      	ldr	r3, [r7, #28]
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d017      	beq.n	800ab04 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800aad4:	69fb      	ldr	r3, [r7, #28]
 800aad6:	2200      	movs	r2, #0
 800aad8:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800aadc:	88fa      	ldrh	r2, [r7, #6]
 800aade:	2300      	movs	r3, #0
 800aae0:	9303      	str	r3, [sp, #12]
 800aae2:	69fb      	ldr	r3, [r7, #28]
 800aae4:	9302      	str	r3, [sp, #8]
 800aae6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aae8:	9301      	str	r3, [sp, #4]
 800aaea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aaec:	9300      	str	r3, [sp, #0]
 800aaee:	683b      	ldr	r3, [r7, #0]
 800aaf0:	68b9      	ldr	r1, [r7, #8]
 800aaf2:	68f8      	ldr	r0, [r7, #12]
 800aaf4:	f000 f80e 	bl	800ab14 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800aaf8:	69f8      	ldr	r0, [r7, #28]
 800aafa:	f000 f891 	bl	800ac20 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800aafe:	2301      	movs	r3, #1
 800ab00:	61bb      	str	r3, [r7, #24]
 800ab02:	e002      	b.n	800ab0a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800ab04:	f04f 33ff 	mov.w	r3, #4294967295
 800ab08:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800ab0a:	69bb      	ldr	r3, [r7, #24]
	}
 800ab0c:	4618      	mov	r0, r3
 800ab0e:	3720      	adds	r7, #32
 800ab10:	46bd      	mov	sp, r7
 800ab12:	bd80      	pop	{r7, pc}

0800ab14 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800ab14:	b580      	push	{r7, lr}
 800ab16:	b088      	sub	sp, #32
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	60f8      	str	r0, [r7, #12]
 800ab1c:	60b9      	str	r1, [r7, #8]
 800ab1e:	607a      	str	r2, [r7, #4]
 800ab20:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800ab22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab24:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	009b      	lsls	r3, r3, #2
 800ab2a:	461a      	mov	r2, r3
 800ab2c:	21a5      	movs	r1, #165	; 0xa5
 800ab2e:	f002 fcac 	bl	800d48a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800ab32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800ab3c:	3b01      	subs	r3, #1
 800ab3e:	009b      	lsls	r3, r3, #2
 800ab40:	4413      	add	r3, r2
 800ab42:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800ab44:	69bb      	ldr	r3, [r7, #24]
 800ab46:	f023 0307 	bic.w	r3, r3, #7
 800ab4a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800ab4c:	69bb      	ldr	r3, [r7, #24]
 800ab4e:	f003 0307 	and.w	r3, r3, #7
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d009      	beq.n	800ab6a <prvInitialiseNewTask+0x56>
 800ab56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab5a:	f383 8811 	msr	BASEPRI, r3
 800ab5e:	f3bf 8f6f 	isb	sy
 800ab62:	f3bf 8f4f 	dsb	sy
 800ab66:	617b      	str	r3, [r7, #20]
 800ab68:	e7fe      	b.n	800ab68 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ab6a:	2300      	movs	r3, #0
 800ab6c:	61fb      	str	r3, [r7, #28]
 800ab6e:	e012      	b.n	800ab96 <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800ab70:	68ba      	ldr	r2, [r7, #8]
 800ab72:	69fb      	ldr	r3, [r7, #28]
 800ab74:	4413      	add	r3, r2
 800ab76:	7819      	ldrb	r1, [r3, #0]
 800ab78:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ab7a:	69fb      	ldr	r3, [r7, #28]
 800ab7c:	4413      	add	r3, r2
 800ab7e:	3334      	adds	r3, #52	; 0x34
 800ab80:	460a      	mov	r2, r1
 800ab82:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800ab84:	68ba      	ldr	r2, [r7, #8]
 800ab86:	69fb      	ldr	r3, [r7, #28]
 800ab88:	4413      	add	r3, r2
 800ab8a:	781b      	ldrb	r3, [r3, #0]
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d006      	beq.n	800ab9e <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ab90:	69fb      	ldr	r3, [r7, #28]
 800ab92:	3301      	adds	r3, #1
 800ab94:	61fb      	str	r3, [r7, #28]
 800ab96:	69fb      	ldr	r3, [r7, #28]
 800ab98:	2b0f      	cmp	r3, #15
 800ab9a:	d9e9      	bls.n	800ab70 <prvInitialiseNewTask+0x5c>
 800ab9c:	e000      	b.n	800aba0 <prvInitialiseNewTask+0x8c>
		{
			break;
 800ab9e:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800aba0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aba2:	2200      	movs	r2, #0
 800aba4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800aba8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abaa:	2b37      	cmp	r3, #55	; 0x37
 800abac:	d901      	bls.n	800abb2 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800abae:	2337      	movs	r3, #55	; 0x37
 800abb0:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800abb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abb4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800abb6:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800abb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800abbc:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800abbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abc0:	2200      	movs	r2, #0
 800abc2:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800abc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abc6:	3304      	adds	r3, #4
 800abc8:	4618      	mov	r0, r3
 800abca:	f7fe ff0d 	bl	80099e8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800abce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abd0:	3318      	adds	r3, #24
 800abd2:	4618      	mov	r0, r3
 800abd4:	f7fe ff08 	bl	80099e8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800abd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abda:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800abdc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800abde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abe0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800abe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abe6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800abe8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800abec:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800abee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abf0:	2200      	movs	r2, #0
 800abf2:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800abf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abf6:	2200      	movs	r2, #0
 800abf8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800abfc:	683a      	ldr	r2, [r7, #0]
 800abfe:	68f9      	ldr	r1, [r7, #12]
 800ac00:	69b8      	ldr	r0, [r7, #24]
 800ac02:	f001 fa7d 	bl	800c100 <pxPortInitialiseStack>
 800ac06:	4602      	mov	r2, r0
 800ac08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac0a:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800ac0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d002      	beq.n	800ac18 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800ac12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ac16:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ac18:	bf00      	nop
 800ac1a:	3720      	adds	r7, #32
 800ac1c:	46bd      	mov	sp, r7
 800ac1e:	bd80      	pop	{r7, pc}

0800ac20 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800ac20:	b580      	push	{r7, lr}
 800ac22:	b082      	sub	sp, #8
 800ac24:	af00      	add	r7, sp, #0
 800ac26:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800ac28:	f001 fb90 	bl	800c34c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800ac2c:	4b2d      	ldr	r3, [pc, #180]	; (800ace4 <prvAddNewTaskToReadyList+0xc4>)
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	3301      	adds	r3, #1
 800ac32:	4a2c      	ldr	r2, [pc, #176]	; (800ace4 <prvAddNewTaskToReadyList+0xc4>)
 800ac34:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800ac36:	4b2c      	ldr	r3, [pc, #176]	; (800ace8 <prvAddNewTaskToReadyList+0xc8>)
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d109      	bne.n	800ac52 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800ac3e:	4a2a      	ldr	r2, [pc, #168]	; (800ace8 <prvAddNewTaskToReadyList+0xc8>)
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ac44:	4b27      	ldr	r3, [pc, #156]	; (800ace4 <prvAddNewTaskToReadyList+0xc4>)
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	2b01      	cmp	r3, #1
 800ac4a:	d110      	bne.n	800ac6e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800ac4c:	f000 fc9a 	bl	800b584 <prvInitialiseTaskLists>
 800ac50:	e00d      	b.n	800ac6e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800ac52:	4b26      	ldr	r3, [pc, #152]	; (800acec <prvAddNewTaskToReadyList+0xcc>)
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d109      	bne.n	800ac6e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ac5a:	4b23      	ldr	r3, [pc, #140]	; (800ace8 <prvAddNewTaskToReadyList+0xc8>)
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac64:	429a      	cmp	r2, r3
 800ac66:	d802      	bhi.n	800ac6e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ac68:	4a1f      	ldr	r2, [pc, #124]	; (800ace8 <prvAddNewTaskToReadyList+0xc8>)
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ac6e:	4b20      	ldr	r3, [pc, #128]	; (800acf0 <prvAddNewTaskToReadyList+0xd0>)
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	3301      	adds	r3, #1
 800ac74:	4a1e      	ldr	r2, [pc, #120]	; (800acf0 <prvAddNewTaskToReadyList+0xd0>)
 800ac76:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800ac78:	4b1d      	ldr	r3, [pc, #116]	; (800acf0 <prvAddNewTaskToReadyList+0xd0>)
 800ac7a:	681a      	ldr	r2, [r3, #0]
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac84:	4b1b      	ldr	r3, [pc, #108]	; (800acf4 <prvAddNewTaskToReadyList+0xd4>)
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	429a      	cmp	r2, r3
 800ac8a:	d903      	bls.n	800ac94 <prvAddNewTaskToReadyList+0x74>
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac90:	4a18      	ldr	r2, [pc, #96]	; (800acf4 <prvAddNewTaskToReadyList+0xd4>)
 800ac92:	6013      	str	r3, [r2, #0]
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac98:	4613      	mov	r3, r2
 800ac9a:	009b      	lsls	r3, r3, #2
 800ac9c:	4413      	add	r3, r2
 800ac9e:	009b      	lsls	r3, r3, #2
 800aca0:	4a15      	ldr	r2, [pc, #84]	; (800acf8 <prvAddNewTaskToReadyList+0xd8>)
 800aca2:	441a      	add	r2, r3
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	3304      	adds	r3, #4
 800aca8:	4619      	mov	r1, r3
 800acaa:	4610      	mov	r0, r2
 800acac:	f7fe fea9 	bl	8009a02 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800acb0:	f001 fb7a 	bl	800c3a8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800acb4:	4b0d      	ldr	r3, [pc, #52]	; (800acec <prvAddNewTaskToReadyList+0xcc>)
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d00e      	beq.n	800acda <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800acbc:	4b0a      	ldr	r3, [pc, #40]	; (800ace8 <prvAddNewTaskToReadyList+0xc8>)
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800acc6:	429a      	cmp	r2, r3
 800acc8:	d207      	bcs.n	800acda <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800acca:	4b0c      	ldr	r3, [pc, #48]	; (800acfc <prvAddNewTaskToReadyList+0xdc>)
 800accc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800acd0:	601a      	str	r2, [r3, #0]
 800acd2:	f3bf 8f4f 	dsb	sy
 800acd6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800acda:	bf00      	nop
 800acdc:	3708      	adds	r7, #8
 800acde:	46bd      	mov	sp, r7
 800ace0:	bd80      	pop	{r7, pc}
 800ace2:	bf00      	nop
 800ace4:	20000da8 	.word	0x20000da8
 800ace8:	200008d4 	.word	0x200008d4
 800acec:	20000db4 	.word	0x20000db4
 800acf0:	20000dc4 	.word	0x20000dc4
 800acf4:	20000db0 	.word	0x20000db0
 800acf8:	200008d8 	.word	0x200008d8
 800acfc:	e000ed04 	.word	0xe000ed04

0800ad00 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800ad00:	b580      	push	{r7, lr}
 800ad02:	b08a      	sub	sp, #40	; 0x28
 800ad04:	af00      	add	r7, sp, #0
 800ad06:	6078      	str	r0, [r7, #4]
 800ad08:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800ad0a:	2300      	movs	r3, #0
 800ad0c:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d109      	bne.n	800ad28 <vTaskDelayUntil+0x28>
 800ad14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad18:	f383 8811 	msr	BASEPRI, r3
 800ad1c:	f3bf 8f6f 	isb	sy
 800ad20:	f3bf 8f4f 	dsb	sy
 800ad24:	617b      	str	r3, [r7, #20]
 800ad26:	e7fe      	b.n	800ad26 <vTaskDelayUntil+0x26>
		configASSERT( ( xTimeIncrement > 0U ) );
 800ad28:	683b      	ldr	r3, [r7, #0]
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d109      	bne.n	800ad42 <vTaskDelayUntil+0x42>
 800ad2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad32:	f383 8811 	msr	BASEPRI, r3
 800ad36:	f3bf 8f6f 	isb	sy
 800ad3a:	f3bf 8f4f 	dsb	sy
 800ad3e:	613b      	str	r3, [r7, #16]
 800ad40:	e7fe      	b.n	800ad40 <vTaskDelayUntil+0x40>
		configASSERT( uxSchedulerSuspended == 0 );
 800ad42:	4b29      	ldr	r3, [pc, #164]	; (800ade8 <vTaskDelayUntil+0xe8>)
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d009      	beq.n	800ad5e <vTaskDelayUntil+0x5e>
 800ad4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad4e:	f383 8811 	msr	BASEPRI, r3
 800ad52:	f3bf 8f6f 	isb	sy
 800ad56:	f3bf 8f4f 	dsb	sy
 800ad5a:	60fb      	str	r3, [r7, #12]
 800ad5c:	e7fe      	b.n	800ad5c <vTaskDelayUntil+0x5c>

		vTaskSuspendAll();
 800ad5e:	f000 f8e1 	bl	800af24 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800ad62:	4b22      	ldr	r3, [pc, #136]	; (800adec <vTaskDelayUntil+0xec>)
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	683a      	ldr	r2, [r7, #0]
 800ad6e:	4413      	add	r3, r2
 800ad70:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	6a3a      	ldr	r2, [r7, #32]
 800ad78:	429a      	cmp	r2, r3
 800ad7a:	d20b      	bcs.n	800ad94 <vTaskDelayUntil+0x94>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	69fa      	ldr	r2, [r7, #28]
 800ad82:	429a      	cmp	r2, r3
 800ad84:	d211      	bcs.n	800adaa <vTaskDelayUntil+0xaa>
 800ad86:	69fa      	ldr	r2, [r7, #28]
 800ad88:	6a3b      	ldr	r3, [r7, #32]
 800ad8a:	429a      	cmp	r2, r3
 800ad8c:	d90d      	bls.n	800adaa <vTaskDelayUntil+0xaa>
				{
					xShouldDelay = pdTRUE;
 800ad8e:	2301      	movs	r3, #1
 800ad90:	627b      	str	r3, [r7, #36]	; 0x24
 800ad92:	e00a      	b.n	800adaa <vTaskDelayUntil+0xaa>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	69fa      	ldr	r2, [r7, #28]
 800ad9a:	429a      	cmp	r2, r3
 800ad9c:	d303      	bcc.n	800ada6 <vTaskDelayUntil+0xa6>
 800ad9e:	69fa      	ldr	r2, [r7, #28]
 800ada0:	6a3b      	ldr	r3, [r7, #32]
 800ada2:	429a      	cmp	r2, r3
 800ada4:	d901      	bls.n	800adaa <vTaskDelayUntil+0xaa>
				{
					xShouldDelay = pdTRUE;
 800ada6:	2301      	movs	r3, #1
 800ada8:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	69fa      	ldr	r2, [r7, #28]
 800adae:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800adb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d006      	beq.n	800adc4 <vTaskDelayUntil+0xc4>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800adb6:	69fa      	ldr	r2, [r7, #28]
 800adb8:	6a3b      	ldr	r3, [r7, #32]
 800adba:	1ad3      	subs	r3, r2, r3
 800adbc:	2100      	movs	r1, #0
 800adbe:	4618      	mov	r0, r3
 800adc0:	f000 fe40 	bl	800ba44 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800adc4:	f000 f8bc 	bl	800af40 <xTaskResumeAll>
 800adc8:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800adca:	69bb      	ldr	r3, [r7, #24]
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d107      	bne.n	800ade0 <vTaskDelayUntil+0xe0>
		{
			portYIELD_WITHIN_API();
 800add0:	4b07      	ldr	r3, [pc, #28]	; (800adf0 <vTaskDelayUntil+0xf0>)
 800add2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800add6:	601a      	str	r2, [r3, #0]
 800add8:	f3bf 8f4f 	dsb	sy
 800addc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ade0:	bf00      	nop
 800ade2:	3728      	adds	r7, #40	; 0x28
 800ade4:	46bd      	mov	sp, r7
 800ade6:	bd80      	pop	{r7, pc}
 800ade8:	20000dd0 	.word	0x20000dd0
 800adec:	20000dac 	.word	0x20000dac
 800adf0:	e000ed04 	.word	0xe000ed04

0800adf4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800adf4:	b580      	push	{r7, lr}
 800adf6:	b084      	sub	sp, #16
 800adf8:	af00      	add	r7, sp, #0
 800adfa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800adfc:	2300      	movs	r3, #0
 800adfe:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d016      	beq.n	800ae34 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ae06:	4b13      	ldr	r3, [pc, #76]	; (800ae54 <vTaskDelay+0x60>)
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d009      	beq.n	800ae22 <vTaskDelay+0x2e>
 800ae0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae12:	f383 8811 	msr	BASEPRI, r3
 800ae16:	f3bf 8f6f 	isb	sy
 800ae1a:	f3bf 8f4f 	dsb	sy
 800ae1e:	60bb      	str	r3, [r7, #8]
 800ae20:	e7fe      	b.n	800ae20 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800ae22:	f000 f87f 	bl	800af24 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ae26:	2100      	movs	r1, #0
 800ae28:	6878      	ldr	r0, [r7, #4]
 800ae2a:	f000 fe0b 	bl	800ba44 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800ae2e:	f000 f887 	bl	800af40 <xTaskResumeAll>
 800ae32:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d107      	bne.n	800ae4a <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800ae3a:	4b07      	ldr	r3, [pc, #28]	; (800ae58 <vTaskDelay+0x64>)
 800ae3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ae40:	601a      	str	r2, [r3, #0]
 800ae42:	f3bf 8f4f 	dsb	sy
 800ae46:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ae4a:	bf00      	nop
 800ae4c:	3710      	adds	r7, #16
 800ae4e:	46bd      	mov	sp, r7
 800ae50:	bd80      	pop	{r7, pc}
 800ae52:	bf00      	nop
 800ae54:	20000dd0 	.word	0x20000dd0
 800ae58:	e000ed04 	.word	0xe000ed04

0800ae5c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ae5c:	b580      	push	{r7, lr}
 800ae5e:	b08a      	sub	sp, #40	; 0x28
 800ae60:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ae62:	2300      	movs	r3, #0
 800ae64:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800ae66:	2300      	movs	r3, #0
 800ae68:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800ae6a:	463a      	mov	r2, r7
 800ae6c:	1d39      	adds	r1, r7, #4
 800ae6e:	f107 0308 	add.w	r3, r7, #8
 800ae72:	4618      	mov	r0, r3
 800ae74:	f7fe fd64 	bl	8009940 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800ae78:	6839      	ldr	r1, [r7, #0]
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	68ba      	ldr	r2, [r7, #8]
 800ae7e:	9202      	str	r2, [sp, #8]
 800ae80:	9301      	str	r3, [sp, #4]
 800ae82:	2300      	movs	r3, #0
 800ae84:	9300      	str	r3, [sp, #0]
 800ae86:	2300      	movs	r3, #0
 800ae88:	460a      	mov	r2, r1
 800ae8a:	4920      	ldr	r1, [pc, #128]	; (800af0c <vTaskStartScheduler+0xb0>)
 800ae8c:	4820      	ldr	r0, [pc, #128]	; (800af10 <vTaskStartScheduler+0xb4>)
 800ae8e:	f7ff fda3 	bl	800a9d8 <xTaskCreateStatic>
 800ae92:	4602      	mov	r2, r0
 800ae94:	4b1f      	ldr	r3, [pc, #124]	; (800af14 <vTaskStartScheduler+0xb8>)
 800ae96:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ae98:	4b1e      	ldr	r3, [pc, #120]	; (800af14 <vTaskStartScheduler+0xb8>)
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d002      	beq.n	800aea6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800aea0:	2301      	movs	r3, #1
 800aea2:	617b      	str	r3, [r7, #20]
 800aea4:	e001      	b.n	800aeaa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800aea6:	2300      	movs	r3, #0
 800aea8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800aeaa:	697b      	ldr	r3, [r7, #20]
 800aeac:	2b01      	cmp	r3, #1
 800aeae:	d102      	bne.n	800aeb6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800aeb0:	f000 fe1c 	bl	800baec <xTimerCreateTimerTask>
 800aeb4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800aeb6:	697b      	ldr	r3, [r7, #20]
 800aeb8:	2b01      	cmp	r3, #1
 800aeba:	d115      	bne.n	800aee8 <vTaskStartScheduler+0x8c>
 800aebc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aec0:	f383 8811 	msr	BASEPRI, r3
 800aec4:	f3bf 8f6f 	isb	sy
 800aec8:	f3bf 8f4f 	dsb	sy
 800aecc:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800aece:	4b12      	ldr	r3, [pc, #72]	; (800af18 <vTaskStartScheduler+0xbc>)
 800aed0:	f04f 32ff 	mov.w	r2, #4294967295
 800aed4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800aed6:	4b11      	ldr	r3, [pc, #68]	; (800af1c <vTaskStartScheduler+0xc0>)
 800aed8:	2201      	movs	r2, #1
 800aeda:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800aedc:	4b10      	ldr	r3, [pc, #64]	; (800af20 <vTaskStartScheduler+0xc4>)
 800aede:	2200      	movs	r2, #0
 800aee0:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800aee2:	f001 f995 	bl	800c210 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800aee6:	e00d      	b.n	800af04 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800aee8:	697b      	ldr	r3, [r7, #20]
 800aeea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aeee:	d109      	bne.n	800af04 <vTaskStartScheduler+0xa8>
 800aef0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aef4:	f383 8811 	msr	BASEPRI, r3
 800aef8:	f3bf 8f6f 	isb	sy
 800aefc:	f3bf 8f4f 	dsb	sy
 800af00:	60fb      	str	r3, [r7, #12]
 800af02:	e7fe      	b.n	800af02 <vTaskStartScheduler+0xa6>
}
 800af04:	bf00      	nop
 800af06:	3718      	adds	r7, #24
 800af08:	46bd      	mov	sp, r7
 800af0a:	bd80      	pop	{r7, pc}
 800af0c:	0800de78 	.word	0x0800de78
 800af10:	0800b555 	.word	0x0800b555
 800af14:	20000dcc 	.word	0x20000dcc
 800af18:	20000dc8 	.word	0x20000dc8
 800af1c:	20000db4 	.word	0x20000db4
 800af20:	20000dac 	.word	0x20000dac

0800af24 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800af24:	b480      	push	{r7}
 800af26:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800af28:	4b04      	ldr	r3, [pc, #16]	; (800af3c <vTaskSuspendAll+0x18>)
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	3301      	adds	r3, #1
 800af2e:	4a03      	ldr	r2, [pc, #12]	; (800af3c <vTaskSuspendAll+0x18>)
 800af30:	6013      	str	r3, [r2, #0]
}
 800af32:	bf00      	nop
 800af34:	46bd      	mov	sp, r7
 800af36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af3a:	4770      	bx	lr
 800af3c:	20000dd0 	.word	0x20000dd0

0800af40 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800af40:	b580      	push	{r7, lr}
 800af42:	b084      	sub	sp, #16
 800af44:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800af46:	2300      	movs	r3, #0
 800af48:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800af4a:	2300      	movs	r3, #0
 800af4c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800af4e:	4b41      	ldr	r3, [pc, #260]	; (800b054 <xTaskResumeAll+0x114>)
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	2b00      	cmp	r3, #0
 800af54:	d109      	bne.n	800af6a <xTaskResumeAll+0x2a>
 800af56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af5a:	f383 8811 	msr	BASEPRI, r3
 800af5e:	f3bf 8f6f 	isb	sy
 800af62:	f3bf 8f4f 	dsb	sy
 800af66:	603b      	str	r3, [r7, #0]
 800af68:	e7fe      	b.n	800af68 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800af6a:	f001 f9ef 	bl	800c34c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800af6e:	4b39      	ldr	r3, [pc, #228]	; (800b054 <xTaskResumeAll+0x114>)
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	3b01      	subs	r3, #1
 800af74:	4a37      	ldr	r2, [pc, #220]	; (800b054 <xTaskResumeAll+0x114>)
 800af76:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800af78:	4b36      	ldr	r3, [pc, #216]	; (800b054 <xTaskResumeAll+0x114>)
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d162      	bne.n	800b046 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800af80:	4b35      	ldr	r3, [pc, #212]	; (800b058 <xTaskResumeAll+0x118>)
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	2b00      	cmp	r3, #0
 800af86:	d05e      	beq.n	800b046 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800af88:	e02f      	b.n	800afea <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800af8a:	4b34      	ldr	r3, [pc, #208]	; (800b05c <xTaskResumeAll+0x11c>)
 800af8c:	68db      	ldr	r3, [r3, #12]
 800af8e:	68db      	ldr	r3, [r3, #12]
 800af90:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	3318      	adds	r3, #24
 800af96:	4618      	mov	r0, r3
 800af98:	f7fe fd90 	bl	8009abc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	3304      	adds	r3, #4
 800afa0:	4618      	mov	r0, r3
 800afa2:	f7fe fd8b 	bl	8009abc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800afaa:	4b2d      	ldr	r3, [pc, #180]	; (800b060 <xTaskResumeAll+0x120>)
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	429a      	cmp	r2, r3
 800afb0:	d903      	bls.n	800afba <xTaskResumeAll+0x7a>
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800afb6:	4a2a      	ldr	r2, [pc, #168]	; (800b060 <xTaskResumeAll+0x120>)
 800afb8:	6013      	str	r3, [r2, #0]
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800afbe:	4613      	mov	r3, r2
 800afc0:	009b      	lsls	r3, r3, #2
 800afc2:	4413      	add	r3, r2
 800afc4:	009b      	lsls	r3, r3, #2
 800afc6:	4a27      	ldr	r2, [pc, #156]	; (800b064 <xTaskResumeAll+0x124>)
 800afc8:	441a      	add	r2, r3
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	3304      	adds	r3, #4
 800afce:	4619      	mov	r1, r3
 800afd0:	4610      	mov	r0, r2
 800afd2:	f7fe fd16 	bl	8009a02 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800afda:	4b23      	ldr	r3, [pc, #140]	; (800b068 <xTaskResumeAll+0x128>)
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800afe0:	429a      	cmp	r2, r3
 800afe2:	d302      	bcc.n	800afea <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800afe4:	4b21      	ldr	r3, [pc, #132]	; (800b06c <xTaskResumeAll+0x12c>)
 800afe6:	2201      	movs	r2, #1
 800afe8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800afea:	4b1c      	ldr	r3, [pc, #112]	; (800b05c <xTaskResumeAll+0x11c>)
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d1cb      	bne.n	800af8a <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d001      	beq.n	800affc <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800aff8:	f000 fb5e 	bl	800b6b8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800affc:	4b1c      	ldr	r3, [pc, #112]	; (800b070 <xTaskResumeAll+0x130>)
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	2b00      	cmp	r3, #0
 800b006:	d010      	beq.n	800b02a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b008:	f000 f858 	bl	800b0bc <xTaskIncrementTick>
 800b00c:	4603      	mov	r3, r0
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d002      	beq.n	800b018 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800b012:	4b16      	ldr	r3, [pc, #88]	; (800b06c <xTaskResumeAll+0x12c>)
 800b014:	2201      	movs	r2, #1
 800b016:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	3b01      	subs	r3, #1
 800b01c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	2b00      	cmp	r3, #0
 800b022:	d1f1      	bne.n	800b008 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 800b024:	4b12      	ldr	r3, [pc, #72]	; (800b070 <xTaskResumeAll+0x130>)
 800b026:	2200      	movs	r2, #0
 800b028:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b02a:	4b10      	ldr	r3, [pc, #64]	; (800b06c <xTaskResumeAll+0x12c>)
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	2b00      	cmp	r3, #0
 800b030:	d009      	beq.n	800b046 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b032:	2301      	movs	r3, #1
 800b034:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b036:	4b0f      	ldr	r3, [pc, #60]	; (800b074 <xTaskResumeAll+0x134>)
 800b038:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b03c:	601a      	str	r2, [r3, #0]
 800b03e:	f3bf 8f4f 	dsb	sy
 800b042:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b046:	f001 f9af 	bl	800c3a8 <vPortExitCritical>

	return xAlreadyYielded;
 800b04a:	68bb      	ldr	r3, [r7, #8]
}
 800b04c:	4618      	mov	r0, r3
 800b04e:	3710      	adds	r7, #16
 800b050:	46bd      	mov	sp, r7
 800b052:	bd80      	pop	{r7, pc}
 800b054:	20000dd0 	.word	0x20000dd0
 800b058:	20000da8 	.word	0x20000da8
 800b05c:	20000d68 	.word	0x20000d68
 800b060:	20000db0 	.word	0x20000db0
 800b064:	200008d8 	.word	0x200008d8
 800b068:	200008d4 	.word	0x200008d4
 800b06c:	20000dbc 	.word	0x20000dbc
 800b070:	20000db8 	.word	0x20000db8
 800b074:	e000ed04 	.word	0xe000ed04

0800b078 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b078:	b480      	push	{r7}
 800b07a:	b083      	sub	sp, #12
 800b07c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b07e:	4b05      	ldr	r3, [pc, #20]	; (800b094 <xTaskGetTickCount+0x1c>)
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b084:	687b      	ldr	r3, [r7, #4]
}
 800b086:	4618      	mov	r0, r3
 800b088:	370c      	adds	r7, #12
 800b08a:	46bd      	mov	sp, r7
 800b08c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b090:	4770      	bx	lr
 800b092:	bf00      	nop
 800b094:	20000dac 	.word	0x20000dac

0800b098 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800b098:	b580      	push	{r7, lr}
 800b09a:	b082      	sub	sp, #8
 800b09c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b09e:	f001 fa31 	bl	800c504 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800b0a2:	2300      	movs	r3, #0
 800b0a4:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800b0a6:	4b04      	ldr	r3, [pc, #16]	; (800b0b8 <xTaskGetTickCountFromISR+0x20>)
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b0ac:	683b      	ldr	r3, [r7, #0]
}
 800b0ae:	4618      	mov	r0, r3
 800b0b0:	3708      	adds	r7, #8
 800b0b2:	46bd      	mov	sp, r7
 800b0b4:	bd80      	pop	{r7, pc}
 800b0b6:	bf00      	nop
 800b0b8:	20000dac 	.word	0x20000dac

0800b0bc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b0bc:	b580      	push	{r7, lr}
 800b0be:	b086      	sub	sp, #24
 800b0c0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b0c2:	2300      	movs	r3, #0
 800b0c4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b0c6:	4b51      	ldr	r3, [pc, #324]	; (800b20c <xTaskIncrementTick+0x150>)
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	f040 808d 	bne.w	800b1ea <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b0d0:	4b4f      	ldr	r3, [pc, #316]	; (800b210 <xTaskIncrementTick+0x154>)
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	3301      	adds	r3, #1
 800b0d6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b0d8:	4a4d      	ldr	r2, [pc, #308]	; (800b210 <xTaskIncrementTick+0x154>)
 800b0da:	693b      	ldr	r3, [r7, #16]
 800b0dc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b0de:	693b      	ldr	r3, [r7, #16]
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d11f      	bne.n	800b124 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800b0e4:	4b4b      	ldr	r3, [pc, #300]	; (800b214 <xTaskIncrementTick+0x158>)
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d009      	beq.n	800b102 <xTaskIncrementTick+0x46>
 800b0ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0f2:	f383 8811 	msr	BASEPRI, r3
 800b0f6:	f3bf 8f6f 	isb	sy
 800b0fa:	f3bf 8f4f 	dsb	sy
 800b0fe:	603b      	str	r3, [r7, #0]
 800b100:	e7fe      	b.n	800b100 <xTaskIncrementTick+0x44>
 800b102:	4b44      	ldr	r3, [pc, #272]	; (800b214 <xTaskIncrementTick+0x158>)
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	60fb      	str	r3, [r7, #12]
 800b108:	4b43      	ldr	r3, [pc, #268]	; (800b218 <xTaskIncrementTick+0x15c>)
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	4a41      	ldr	r2, [pc, #260]	; (800b214 <xTaskIncrementTick+0x158>)
 800b10e:	6013      	str	r3, [r2, #0]
 800b110:	4a41      	ldr	r2, [pc, #260]	; (800b218 <xTaskIncrementTick+0x15c>)
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	6013      	str	r3, [r2, #0]
 800b116:	4b41      	ldr	r3, [pc, #260]	; (800b21c <xTaskIncrementTick+0x160>)
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	3301      	adds	r3, #1
 800b11c:	4a3f      	ldr	r2, [pc, #252]	; (800b21c <xTaskIncrementTick+0x160>)
 800b11e:	6013      	str	r3, [r2, #0]
 800b120:	f000 faca 	bl	800b6b8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b124:	4b3e      	ldr	r3, [pc, #248]	; (800b220 <xTaskIncrementTick+0x164>)
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	693a      	ldr	r2, [r7, #16]
 800b12a:	429a      	cmp	r2, r3
 800b12c:	d34e      	bcc.n	800b1cc <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b12e:	4b39      	ldr	r3, [pc, #228]	; (800b214 <xTaskIncrementTick+0x158>)
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	2b00      	cmp	r3, #0
 800b136:	d101      	bne.n	800b13c <xTaskIncrementTick+0x80>
 800b138:	2301      	movs	r3, #1
 800b13a:	e000      	b.n	800b13e <xTaskIncrementTick+0x82>
 800b13c:	2300      	movs	r3, #0
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d004      	beq.n	800b14c <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b142:	4b37      	ldr	r3, [pc, #220]	; (800b220 <xTaskIncrementTick+0x164>)
 800b144:	f04f 32ff 	mov.w	r2, #4294967295
 800b148:	601a      	str	r2, [r3, #0]
					break;
 800b14a:	e03f      	b.n	800b1cc <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800b14c:	4b31      	ldr	r3, [pc, #196]	; (800b214 <xTaskIncrementTick+0x158>)
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	68db      	ldr	r3, [r3, #12]
 800b152:	68db      	ldr	r3, [r3, #12]
 800b154:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b156:	68bb      	ldr	r3, [r7, #8]
 800b158:	685b      	ldr	r3, [r3, #4]
 800b15a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b15c:	693a      	ldr	r2, [r7, #16]
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	429a      	cmp	r2, r3
 800b162:	d203      	bcs.n	800b16c <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b164:	4a2e      	ldr	r2, [pc, #184]	; (800b220 <xTaskIncrementTick+0x164>)
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	6013      	str	r3, [r2, #0]
						break;
 800b16a:	e02f      	b.n	800b1cc <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b16c:	68bb      	ldr	r3, [r7, #8]
 800b16e:	3304      	adds	r3, #4
 800b170:	4618      	mov	r0, r3
 800b172:	f7fe fca3 	bl	8009abc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b176:	68bb      	ldr	r3, [r7, #8]
 800b178:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d004      	beq.n	800b188 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b17e:	68bb      	ldr	r3, [r7, #8]
 800b180:	3318      	adds	r3, #24
 800b182:	4618      	mov	r0, r3
 800b184:	f7fe fc9a 	bl	8009abc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b188:	68bb      	ldr	r3, [r7, #8]
 800b18a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b18c:	4b25      	ldr	r3, [pc, #148]	; (800b224 <xTaskIncrementTick+0x168>)
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	429a      	cmp	r2, r3
 800b192:	d903      	bls.n	800b19c <xTaskIncrementTick+0xe0>
 800b194:	68bb      	ldr	r3, [r7, #8]
 800b196:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b198:	4a22      	ldr	r2, [pc, #136]	; (800b224 <xTaskIncrementTick+0x168>)
 800b19a:	6013      	str	r3, [r2, #0]
 800b19c:	68bb      	ldr	r3, [r7, #8]
 800b19e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b1a0:	4613      	mov	r3, r2
 800b1a2:	009b      	lsls	r3, r3, #2
 800b1a4:	4413      	add	r3, r2
 800b1a6:	009b      	lsls	r3, r3, #2
 800b1a8:	4a1f      	ldr	r2, [pc, #124]	; (800b228 <xTaskIncrementTick+0x16c>)
 800b1aa:	441a      	add	r2, r3
 800b1ac:	68bb      	ldr	r3, [r7, #8]
 800b1ae:	3304      	adds	r3, #4
 800b1b0:	4619      	mov	r1, r3
 800b1b2:	4610      	mov	r0, r2
 800b1b4:	f7fe fc25 	bl	8009a02 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b1b8:	68bb      	ldr	r3, [r7, #8]
 800b1ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b1bc:	4b1b      	ldr	r3, [pc, #108]	; (800b22c <xTaskIncrementTick+0x170>)
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1c2:	429a      	cmp	r2, r3
 800b1c4:	d3b3      	bcc.n	800b12e <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800b1c6:	2301      	movs	r3, #1
 800b1c8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b1ca:	e7b0      	b.n	800b12e <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b1cc:	4b17      	ldr	r3, [pc, #92]	; (800b22c <xTaskIncrementTick+0x170>)
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b1d2:	4915      	ldr	r1, [pc, #84]	; (800b228 <xTaskIncrementTick+0x16c>)
 800b1d4:	4613      	mov	r3, r2
 800b1d6:	009b      	lsls	r3, r3, #2
 800b1d8:	4413      	add	r3, r2
 800b1da:	009b      	lsls	r3, r3, #2
 800b1dc:	440b      	add	r3, r1
 800b1de:	681b      	ldr	r3, [r3, #0]
 800b1e0:	2b01      	cmp	r3, #1
 800b1e2:	d907      	bls.n	800b1f4 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 800b1e4:	2301      	movs	r3, #1
 800b1e6:	617b      	str	r3, [r7, #20]
 800b1e8:	e004      	b.n	800b1f4 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800b1ea:	4b11      	ldr	r3, [pc, #68]	; (800b230 <xTaskIncrementTick+0x174>)
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	3301      	adds	r3, #1
 800b1f0:	4a0f      	ldr	r2, [pc, #60]	; (800b230 <xTaskIncrementTick+0x174>)
 800b1f2:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800b1f4:	4b0f      	ldr	r3, [pc, #60]	; (800b234 <xTaskIncrementTick+0x178>)
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d001      	beq.n	800b200 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 800b1fc:	2301      	movs	r3, #1
 800b1fe:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800b200:	697b      	ldr	r3, [r7, #20]
}
 800b202:	4618      	mov	r0, r3
 800b204:	3718      	adds	r7, #24
 800b206:	46bd      	mov	sp, r7
 800b208:	bd80      	pop	{r7, pc}
 800b20a:	bf00      	nop
 800b20c:	20000dd0 	.word	0x20000dd0
 800b210:	20000dac 	.word	0x20000dac
 800b214:	20000d60 	.word	0x20000d60
 800b218:	20000d64 	.word	0x20000d64
 800b21c:	20000dc0 	.word	0x20000dc0
 800b220:	20000dc8 	.word	0x20000dc8
 800b224:	20000db0 	.word	0x20000db0
 800b228:	200008d8 	.word	0x200008d8
 800b22c:	200008d4 	.word	0x200008d4
 800b230:	20000db8 	.word	0x20000db8
 800b234:	20000dbc 	.word	0x20000dbc

0800b238 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b238:	b480      	push	{r7}
 800b23a:	b085      	sub	sp, #20
 800b23c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b23e:	4b27      	ldr	r3, [pc, #156]	; (800b2dc <vTaskSwitchContext+0xa4>)
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	2b00      	cmp	r3, #0
 800b244:	d003      	beq.n	800b24e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b246:	4b26      	ldr	r3, [pc, #152]	; (800b2e0 <vTaskSwitchContext+0xa8>)
 800b248:	2201      	movs	r2, #1
 800b24a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b24c:	e040      	b.n	800b2d0 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800b24e:	4b24      	ldr	r3, [pc, #144]	; (800b2e0 <vTaskSwitchContext+0xa8>)
 800b250:	2200      	movs	r2, #0
 800b252:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800b254:	4b23      	ldr	r3, [pc, #140]	; (800b2e4 <vTaskSwitchContext+0xac>)
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	60fb      	str	r3, [r7, #12]
 800b25a:	e00f      	b.n	800b27c <vTaskSwitchContext+0x44>
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d109      	bne.n	800b276 <vTaskSwitchContext+0x3e>
 800b262:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b266:	f383 8811 	msr	BASEPRI, r3
 800b26a:	f3bf 8f6f 	isb	sy
 800b26e:	f3bf 8f4f 	dsb	sy
 800b272:	607b      	str	r3, [r7, #4]
 800b274:	e7fe      	b.n	800b274 <vTaskSwitchContext+0x3c>
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	3b01      	subs	r3, #1
 800b27a:	60fb      	str	r3, [r7, #12]
 800b27c:	491a      	ldr	r1, [pc, #104]	; (800b2e8 <vTaskSwitchContext+0xb0>)
 800b27e:	68fa      	ldr	r2, [r7, #12]
 800b280:	4613      	mov	r3, r2
 800b282:	009b      	lsls	r3, r3, #2
 800b284:	4413      	add	r3, r2
 800b286:	009b      	lsls	r3, r3, #2
 800b288:	440b      	add	r3, r1
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	d0e5      	beq.n	800b25c <vTaskSwitchContext+0x24>
 800b290:	68fa      	ldr	r2, [r7, #12]
 800b292:	4613      	mov	r3, r2
 800b294:	009b      	lsls	r3, r3, #2
 800b296:	4413      	add	r3, r2
 800b298:	009b      	lsls	r3, r3, #2
 800b29a:	4a13      	ldr	r2, [pc, #76]	; (800b2e8 <vTaskSwitchContext+0xb0>)
 800b29c:	4413      	add	r3, r2
 800b29e:	60bb      	str	r3, [r7, #8]
 800b2a0:	68bb      	ldr	r3, [r7, #8]
 800b2a2:	685b      	ldr	r3, [r3, #4]
 800b2a4:	685a      	ldr	r2, [r3, #4]
 800b2a6:	68bb      	ldr	r3, [r7, #8]
 800b2a8:	605a      	str	r2, [r3, #4]
 800b2aa:	68bb      	ldr	r3, [r7, #8]
 800b2ac:	685a      	ldr	r2, [r3, #4]
 800b2ae:	68bb      	ldr	r3, [r7, #8]
 800b2b0:	3308      	adds	r3, #8
 800b2b2:	429a      	cmp	r2, r3
 800b2b4:	d104      	bne.n	800b2c0 <vTaskSwitchContext+0x88>
 800b2b6:	68bb      	ldr	r3, [r7, #8]
 800b2b8:	685b      	ldr	r3, [r3, #4]
 800b2ba:	685a      	ldr	r2, [r3, #4]
 800b2bc:	68bb      	ldr	r3, [r7, #8]
 800b2be:	605a      	str	r2, [r3, #4]
 800b2c0:	68bb      	ldr	r3, [r7, #8]
 800b2c2:	685b      	ldr	r3, [r3, #4]
 800b2c4:	68db      	ldr	r3, [r3, #12]
 800b2c6:	4a09      	ldr	r2, [pc, #36]	; (800b2ec <vTaskSwitchContext+0xb4>)
 800b2c8:	6013      	str	r3, [r2, #0]
 800b2ca:	4a06      	ldr	r2, [pc, #24]	; (800b2e4 <vTaskSwitchContext+0xac>)
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	6013      	str	r3, [r2, #0]
}
 800b2d0:	bf00      	nop
 800b2d2:	3714      	adds	r7, #20
 800b2d4:	46bd      	mov	sp, r7
 800b2d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2da:	4770      	bx	lr
 800b2dc:	20000dd0 	.word	0x20000dd0
 800b2e0:	20000dbc 	.word	0x20000dbc
 800b2e4:	20000db0 	.word	0x20000db0
 800b2e8:	200008d8 	.word	0x200008d8
 800b2ec:	200008d4 	.word	0x200008d4

0800b2f0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b2f0:	b580      	push	{r7, lr}
 800b2f2:	b084      	sub	sp, #16
 800b2f4:	af00      	add	r7, sp, #0
 800b2f6:	6078      	str	r0, [r7, #4]
 800b2f8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d109      	bne.n	800b314 <vTaskPlaceOnEventList+0x24>
 800b300:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b304:	f383 8811 	msr	BASEPRI, r3
 800b308:	f3bf 8f6f 	isb	sy
 800b30c:	f3bf 8f4f 	dsb	sy
 800b310:	60fb      	str	r3, [r7, #12]
 800b312:	e7fe      	b.n	800b312 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b314:	4b07      	ldr	r3, [pc, #28]	; (800b334 <vTaskPlaceOnEventList+0x44>)
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	3318      	adds	r3, #24
 800b31a:	4619      	mov	r1, r3
 800b31c:	6878      	ldr	r0, [r7, #4]
 800b31e:	f7fe fb94 	bl	8009a4a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b322:	2101      	movs	r1, #1
 800b324:	6838      	ldr	r0, [r7, #0]
 800b326:	f000 fb8d 	bl	800ba44 <prvAddCurrentTaskToDelayedList>
}
 800b32a:	bf00      	nop
 800b32c:	3710      	adds	r7, #16
 800b32e:	46bd      	mov	sp, r7
 800b330:	bd80      	pop	{r7, pc}
 800b332:	bf00      	nop
 800b334:	200008d4 	.word	0x200008d4

0800b338 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b338:	b580      	push	{r7, lr}
 800b33a:	b086      	sub	sp, #24
 800b33c:	af00      	add	r7, sp, #0
 800b33e:	60f8      	str	r0, [r7, #12]
 800b340:	60b9      	str	r1, [r7, #8]
 800b342:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	2b00      	cmp	r3, #0
 800b348:	d109      	bne.n	800b35e <vTaskPlaceOnEventListRestricted+0x26>
 800b34a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b34e:	f383 8811 	msr	BASEPRI, r3
 800b352:	f3bf 8f6f 	isb	sy
 800b356:	f3bf 8f4f 	dsb	sy
 800b35a:	617b      	str	r3, [r7, #20]
 800b35c:	e7fe      	b.n	800b35c <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b35e:	4b0a      	ldr	r3, [pc, #40]	; (800b388 <vTaskPlaceOnEventListRestricted+0x50>)
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	3318      	adds	r3, #24
 800b364:	4619      	mov	r1, r3
 800b366:	68f8      	ldr	r0, [r7, #12]
 800b368:	f7fe fb4b 	bl	8009a02 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d002      	beq.n	800b378 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 800b372:	f04f 33ff 	mov.w	r3, #4294967295
 800b376:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b378:	6879      	ldr	r1, [r7, #4]
 800b37a:	68b8      	ldr	r0, [r7, #8]
 800b37c:	f000 fb62 	bl	800ba44 <prvAddCurrentTaskToDelayedList>
	}
 800b380:	bf00      	nop
 800b382:	3718      	adds	r7, #24
 800b384:	46bd      	mov	sp, r7
 800b386:	bd80      	pop	{r7, pc}
 800b388:	200008d4 	.word	0x200008d4

0800b38c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b38c:	b580      	push	{r7, lr}
 800b38e:	b086      	sub	sp, #24
 800b390:	af00      	add	r7, sp, #0
 800b392:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	68db      	ldr	r3, [r3, #12]
 800b398:	68db      	ldr	r3, [r3, #12]
 800b39a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b39c:	693b      	ldr	r3, [r7, #16]
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d109      	bne.n	800b3b6 <xTaskRemoveFromEventList+0x2a>
 800b3a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3a6:	f383 8811 	msr	BASEPRI, r3
 800b3aa:	f3bf 8f6f 	isb	sy
 800b3ae:	f3bf 8f4f 	dsb	sy
 800b3b2:	60fb      	str	r3, [r7, #12]
 800b3b4:	e7fe      	b.n	800b3b4 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b3b6:	693b      	ldr	r3, [r7, #16]
 800b3b8:	3318      	adds	r3, #24
 800b3ba:	4618      	mov	r0, r3
 800b3bc:	f7fe fb7e 	bl	8009abc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b3c0:	4b1d      	ldr	r3, [pc, #116]	; (800b438 <xTaskRemoveFromEventList+0xac>)
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d11d      	bne.n	800b404 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b3c8:	693b      	ldr	r3, [r7, #16]
 800b3ca:	3304      	adds	r3, #4
 800b3cc:	4618      	mov	r0, r3
 800b3ce:	f7fe fb75 	bl	8009abc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b3d2:	693b      	ldr	r3, [r7, #16]
 800b3d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b3d6:	4b19      	ldr	r3, [pc, #100]	; (800b43c <xTaskRemoveFromEventList+0xb0>)
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	429a      	cmp	r2, r3
 800b3dc:	d903      	bls.n	800b3e6 <xTaskRemoveFromEventList+0x5a>
 800b3de:	693b      	ldr	r3, [r7, #16]
 800b3e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3e2:	4a16      	ldr	r2, [pc, #88]	; (800b43c <xTaskRemoveFromEventList+0xb0>)
 800b3e4:	6013      	str	r3, [r2, #0]
 800b3e6:	693b      	ldr	r3, [r7, #16]
 800b3e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b3ea:	4613      	mov	r3, r2
 800b3ec:	009b      	lsls	r3, r3, #2
 800b3ee:	4413      	add	r3, r2
 800b3f0:	009b      	lsls	r3, r3, #2
 800b3f2:	4a13      	ldr	r2, [pc, #76]	; (800b440 <xTaskRemoveFromEventList+0xb4>)
 800b3f4:	441a      	add	r2, r3
 800b3f6:	693b      	ldr	r3, [r7, #16]
 800b3f8:	3304      	adds	r3, #4
 800b3fa:	4619      	mov	r1, r3
 800b3fc:	4610      	mov	r0, r2
 800b3fe:	f7fe fb00 	bl	8009a02 <vListInsertEnd>
 800b402:	e005      	b.n	800b410 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b404:	693b      	ldr	r3, [r7, #16]
 800b406:	3318      	adds	r3, #24
 800b408:	4619      	mov	r1, r3
 800b40a:	480e      	ldr	r0, [pc, #56]	; (800b444 <xTaskRemoveFromEventList+0xb8>)
 800b40c:	f7fe faf9 	bl	8009a02 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b410:	693b      	ldr	r3, [r7, #16]
 800b412:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b414:	4b0c      	ldr	r3, [pc, #48]	; (800b448 <xTaskRemoveFromEventList+0xbc>)
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b41a:	429a      	cmp	r2, r3
 800b41c:	d905      	bls.n	800b42a <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b41e:	2301      	movs	r3, #1
 800b420:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b422:	4b0a      	ldr	r3, [pc, #40]	; (800b44c <xTaskRemoveFromEventList+0xc0>)
 800b424:	2201      	movs	r2, #1
 800b426:	601a      	str	r2, [r3, #0]
 800b428:	e001      	b.n	800b42e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800b42a:	2300      	movs	r3, #0
 800b42c:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800b42e:	697b      	ldr	r3, [r7, #20]
}
 800b430:	4618      	mov	r0, r3
 800b432:	3718      	adds	r7, #24
 800b434:	46bd      	mov	sp, r7
 800b436:	bd80      	pop	{r7, pc}
 800b438:	20000dd0 	.word	0x20000dd0
 800b43c:	20000db0 	.word	0x20000db0
 800b440:	200008d8 	.word	0x200008d8
 800b444:	20000d68 	.word	0x20000d68
 800b448:	200008d4 	.word	0x200008d4
 800b44c:	20000dbc 	.word	0x20000dbc

0800b450 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b450:	b480      	push	{r7}
 800b452:	b083      	sub	sp, #12
 800b454:	af00      	add	r7, sp, #0
 800b456:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b458:	4b06      	ldr	r3, [pc, #24]	; (800b474 <vTaskInternalSetTimeOutState+0x24>)
 800b45a:	681a      	ldr	r2, [r3, #0]
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b460:	4b05      	ldr	r3, [pc, #20]	; (800b478 <vTaskInternalSetTimeOutState+0x28>)
 800b462:	681a      	ldr	r2, [r3, #0]
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	605a      	str	r2, [r3, #4]
}
 800b468:	bf00      	nop
 800b46a:	370c      	adds	r7, #12
 800b46c:	46bd      	mov	sp, r7
 800b46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b472:	4770      	bx	lr
 800b474:	20000dc0 	.word	0x20000dc0
 800b478:	20000dac 	.word	0x20000dac

0800b47c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b47c:	b580      	push	{r7, lr}
 800b47e:	b088      	sub	sp, #32
 800b480:	af00      	add	r7, sp, #0
 800b482:	6078      	str	r0, [r7, #4]
 800b484:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d109      	bne.n	800b4a0 <xTaskCheckForTimeOut+0x24>
 800b48c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b490:	f383 8811 	msr	BASEPRI, r3
 800b494:	f3bf 8f6f 	isb	sy
 800b498:	f3bf 8f4f 	dsb	sy
 800b49c:	613b      	str	r3, [r7, #16]
 800b49e:	e7fe      	b.n	800b49e <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 800b4a0:	683b      	ldr	r3, [r7, #0]
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d109      	bne.n	800b4ba <xTaskCheckForTimeOut+0x3e>
 800b4a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4aa:	f383 8811 	msr	BASEPRI, r3
 800b4ae:	f3bf 8f6f 	isb	sy
 800b4b2:	f3bf 8f4f 	dsb	sy
 800b4b6:	60fb      	str	r3, [r7, #12]
 800b4b8:	e7fe      	b.n	800b4b8 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800b4ba:	f000 ff47 	bl	800c34c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b4be:	4b1d      	ldr	r3, [pc, #116]	; (800b534 <xTaskCheckForTimeOut+0xb8>)
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	685b      	ldr	r3, [r3, #4]
 800b4c8:	69ba      	ldr	r2, [r7, #24]
 800b4ca:	1ad3      	subs	r3, r2, r3
 800b4cc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b4ce:	683b      	ldr	r3, [r7, #0]
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4d6:	d102      	bne.n	800b4de <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b4d8:	2300      	movs	r3, #0
 800b4da:	61fb      	str	r3, [r7, #28]
 800b4dc:	e023      	b.n	800b526 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	681a      	ldr	r2, [r3, #0]
 800b4e2:	4b15      	ldr	r3, [pc, #84]	; (800b538 <xTaskCheckForTimeOut+0xbc>)
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	429a      	cmp	r2, r3
 800b4e8:	d007      	beq.n	800b4fa <xTaskCheckForTimeOut+0x7e>
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	685b      	ldr	r3, [r3, #4]
 800b4ee:	69ba      	ldr	r2, [r7, #24]
 800b4f0:	429a      	cmp	r2, r3
 800b4f2:	d302      	bcc.n	800b4fa <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b4f4:	2301      	movs	r3, #1
 800b4f6:	61fb      	str	r3, [r7, #28]
 800b4f8:	e015      	b.n	800b526 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b4fa:	683b      	ldr	r3, [r7, #0]
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	697a      	ldr	r2, [r7, #20]
 800b500:	429a      	cmp	r2, r3
 800b502:	d20b      	bcs.n	800b51c <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b504:	683b      	ldr	r3, [r7, #0]
 800b506:	681a      	ldr	r2, [r3, #0]
 800b508:	697b      	ldr	r3, [r7, #20]
 800b50a:	1ad2      	subs	r2, r2, r3
 800b50c:	683b      	ldr	r3, [r7, #0]
 800b50e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b510:	6878      	ldr	r0, [r7, #4]
 800b512:	f7ff ff9d 	bl	800b450 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b516:	2300      	movs	r3, #0
 800b518:	61fb      	str	r3, [r7, #28]
 800b51a:	e004      	b.n	800b526 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 800b51c:	683b      	ldr	r3, [r7, #0]
 800b51e:	2200      	movs	r2, #0
 800b520:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b522:	2301      	movs	r3, #1
 800b524:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b526:	f000 ff3f 	bl	800c3a8 <vPortExitCritical>

	return xReturn;
 800b52a:	69fb      	ldr	r3, [r7, #28]
}
 800b52c:	4618      	mov	r0, r3
 800b52e:	3720      	adds	r7, #32
 800b530:	46bd      	mov	sp, r7
 800b532:	bd80      	pop	{r7, pc}
 800b534:	20000dac 	.word	0x20000dac
 800b538:	20000dc0 	.word	0x20000dc0

0800b53c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b53c:	b480      	push	{r7}
 800b53e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b540:	4b03      	ldr	r3, [pc, #12]	; (800b550 <vTaskMissedYield+0x14>)
 800b542:	2201      	movs	r2, #1
 800b544:	601a      	str	r2, [r3, #0]
}
 800b546:	bf00      	nop
 800b548:	46bd      	mov	sp, r7
 800b54a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b54e:	4770      	bx	lr
 800b550:	20000dbc 	.word	0x20000dbc

0800b554 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b554:	b580      	push	{r7, lr}
 800b556:	b082      	sub	sp, #8
 800b558:	af00      	add	r7, sp, #0
 800b55a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b55c:	f000 f852 	bl	800b604 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b560:	4b06      	ldr	r3, [pc, #24]	; (800b57c <prvIdleTask+0x28>)
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	2b01      	cmp	r3, #1
 800b566:	d9f9      	bls.n	800b55c <prvIdleTask+0x8>
			{
				taskYIELD();
 800b568:	4b05      	ldr	r3, [pc, #20]	; (800b580 <prvIdleTask+0x2c>)
 800b56a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b56e:	601a      	str	r2, [r3, #0]
 800b570:	f3bf 8f4f 	dsb	sy
 800b574:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b578:	e7f0      	b.n	800b55c <prvIdleTask+0x8>
 800b57a:	bf00      	nop
 800b57c:	200008d8 	.word	0x200008d8
 800b580:	e000ed04 	.word	0xe000ed04

0800b584 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b584:	b580      	push	{r7, lr}
 800b586:	b082      	sub	sp, #8
 800b588:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b58a:	2300      	movs	r3, #0
 800b58c:	607b      	str	r3, [r7, #4]
 800b58e:	e00c      	b.n	800b5aa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b590:	687a      	ldr	r2, [r7, #4]
 800b592:	4613      	mov	r3, r2
 800b594:	009b      	lsls	r3, r3, #2
 800b596:	4413      	add	r3, r2
 800b598:	009b      	lsls	r3, r3, #2
 800b59a:	4a12      	ldr	r2, [pc, #72]	; (800b5e4 <prvInitialiseTaskLists+0x60>)
 800b59c:	4413      	add	r3, r2
 800b59e:	4618      	mov	r0, r3
 800b5a0:	f7fe fa02 	bl	80099a8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	3301      	adds	r3, #1
 800b5a8:	607b      	str	r3, [r7, #4]
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	2b37      	cmp	r3, #55	; 0x37
 800b5ae:	d9ef      	bls.n	800b590 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b5b0:	480d      	ldr	r0, [pc, #52]	; (800b5e8 <prvInitialiseTaskLists+0x64>)
 800b5b2:	f7fe f9f9 	bl	80099a8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b5b6:	480d      	ldr	r0, [pc, #52]	; (800b5ec <prvInitialiseTaskLists+0x68>)
 800b5b8:	f7fe f9f6 	bl	80099a8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b5bc:	480c      	ldr	r0, [pc, #48]	; (800b5f0 <prvInitialiseTaskLists+0x6c>)
 800b5be:	f7fe f9f3 	bl	80099a8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b5c2:	480c      	ldr	r0, [pc, #48]	; (800b5f4 <prvInitialiseTaskLists+0x70>)
 800b5c4:	f7fe f9f0 	bl	80099a8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b5c8:	480b      	ldr	r0, [pc, #44]	; (800b5f8 <prvInitialiseTaskLists+0x74>)
 800b5ca:	f7fe f9ed 	bl	80099a8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b5ce:	4b0b      	ldr	r3, [pc, #44]	; (800b5fc <prvInitialiseTaskLists+0x78>)
 800b5d0:	4a05      	ldr	r2, [pc, #20]	; (800b5e8 <prvInitialiseTaskLists+0x64>)
 800b5d2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b5d4:	4b0a      	ldr	r3, [pc, #40]	; (800b600 <prvInitialiseTaskLists+0x7c>)
 800b5d6:	4a05      	ldr	r2, [pc, #20]	; (800b5ec <prvInitialiseTaskLists+0x68>)
 800b5d8:	601a      	str	r2, [r3, #0]
}
 800b5da:	bf00      	nop
 800b5dc:	3708      	adds	r7, #8
 800b5de:	46bd      	mov	sp, r7
 800b5e0:	bd80      	pop	{r7, pc}
 800b5e2:	bf00      	nop
 800b5e4:	200008d8 	.word	0x200008d8
 800b5e8:	20000d38 	.word	0x20000d38
 800b5ec:	20000d4c 	.word	0x20000d4c
 800b5f0:	20000d68 	.word	0x20000d68
 800b5f4:	20000d7c 	.word	0x20000d7c
 800b5f8:	20000d94 	.word	0x20000d94
 800b5fc:	20000d60 	.word	0x20000d60
 800b600:	20000d64 	.word	0x20000d64

0800b604 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b604:	b580      	push	{r7, lr}
 800b606:	b082      	sub	sp, #8
 800b608:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b60a:	e019      	b.n	800b640 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b60c:	f000 fe9e 	bl	800c34c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800b610:	4b0f      	ldr	r3, [pc, #60]	; (800b650 <prvCheckTasksWaitingTermination+0x4c>)
 800b612:	68db      	ldr	r3, [r3, #12]
 800b614:	68db      	ldr	r3, [r3, #12]
 800b616:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	3304      	adds	r3, #4
 800b61c:	4618      	mov	r0, r3
 800b61e:	f7fe fa4d 	bl	8009abc <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b622:	4b0c      	ldr	r3, [pc, #48]	; (800b654 <prvCheckTasksWaitingTermination+0x50>)
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	3b01      	subs	r3, #1
 800b628:	4a0a      	ldr	r2, [pc, #40]	; (800b654 <prvCheckTasksWaitingTermination+0x50>)
 800b62a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b62c:	4b0a      	ldr	r3, [pc, #40]	; (800b658 <prvCheckTasksWaitingTermination+0x54>)
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	3b01      	subs	r3, #1
 800b632:	4a09      	ldr	r2, [pc, #36]	; (800b658 <prvCheckTasksWaitingTermination+0x54>)
 800b634:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b636:	f000 feb7 	bl	800c3a8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b63a:	6878      	ldr	r0, [r7, #4]
 800b63c:	f000 f80e 	bl	800b65c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b640:	4b05      	ldr	r3, [pc, #20]	; (800b658 <prvCheckTasksWaitingTermination+0x54>)
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	2b00      	cmp	r3, #0
 800b646:	d1e1      	bne.n	800b60c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b648:	bf00      	nop
 800b64a:	3708      	adds	r7, #8
 800b64c:	46bd      	mov	sp, r7
 800b64e:	bd80      	pop	{r7, pc}
 800b650:	20000d7c 	.word	0x20000d7c
 800b654:	20000da8 	.word	0x20000da8
 800b658:	20000d90 	.word	0x20000d90

0800b65c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b65c:	b580      	push	{r7, lr}
 800b65e:	b084      	sub	sp, #16
 800b660:	af00      	add	r7, sp, #0
 800b662:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d108      	bne.n	800b680 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b672:	4618      	mov	r0, r3
 800b674:	f001 f846 	bl	800c704 <vPortFree>
				vPortFree( pxTCB );
 800b678:	6878      	ldr	r0, [r7, #4]
 800b67a:	f001 f843 	bl	800c704 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b67e:	e017      	b.n	800b6b0 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800b686:	2b01      	cmp	r3, #1
 800b688:	d103      	bne.n	800b692 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800b68a:	6878      	ldr	r0, [r7, #4]
 800b68c:	f001 f83a 	bl	800c704 <vPortFree>
	}
 800b690:	e00e      	b.n	800b6b0 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800b698:	2b02      	cmp	r3, #2
 800b69a:	d009      	beq.n	800b6b0 <prvDeleteTCB+0x54>
 800b69c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6a0:	f383 8811 	msr	BASEPRI, r3
 800b6a4:	f3bf 8f6f 	isb	sy
 800b6a8:	f3bf 8f4f 	dsb	sy
 800b6ac:	60fb      	str	r3, [r7, #12]
 800b6ae:	e7fe      	b.n	800b6ae <prvDeleteTCB+0x52>
	}
 800b6b0:	bf00      	nop
 800b6b2:	3710      	adds	r7, #16
 800b6b4:	46bd      	mov	sp, r7
 800b6b6:	bd80      	pop	{r7, pc}

0800b6b8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b6b8:	b480      	push	{r7}
 800b6ba:	b083      	sub	sp, #12
 800b6bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b6be:	4b0f      	ldr	r3, [pc, #60]	; (800b6fc <prvResetNextTaskUnblockTime+0x44>)
 800b6c0:	681b      	ldr	r3, [r3, #0]
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	d101      	bne.n	800b6cc <prvResetNextTaskUnblockTime+0x14>
 800b6c8:	2301      	movs	r3, #1
 800b6ca:	e000      	b.n	800b6ce <prvResetNextTaskUnblockTime+0x16>
 800b6cc:	2300      	movs	r3, #0
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d004      	beq.n	800b6dc <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b6d2:	4b0b      	ldr	r3, [pc, #44]	; (800b700 <prvResetNextTaskUnblockTime+0x48>)
 800b6d4:	f04f 32ff 	mov.w	r2, #4294967295
 800b6d8:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b6da:	e008      	b.n	800b6ee <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800b6dc:	4b07      	ldr	r3, [pc, #28]	; (800b6fc <prvResetNextTaskUnblockTime+0x44>)
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	68db      	ldr	r3, [r3, #12]
 800b6e2:	68db      	ldr	r3, [r3, #12]
 800b6e4:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	685b      	ldr	r3, [r3, #4]
 800b6ea:	4a05      	ldr	r2, [pc, #20]	; (800b700 <prvResetNextTaskUnblockTime+0x48>)
 800b6ec:	6013      	str	r3, [r2, #0]
}
 800b6ee:	bf00      	nop
 800b6f0:	370c      	adds	r7, #12
 800b6f2:	46bd      	mov	sp, r7
 800b6f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6f8:	4770      	bx	lr
 800b6fa:	bf00      	nop
 800b6fc:	20000d60 	.word	0x20000d60
 800b700:	20000dc8 	.word	0x20000dc8

0800b704 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800b704:	b480      	push	{r7}
 800b706:	b083      	sub	sp, #12
 800b708:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800b70a:	4b05      	ldr	r3, [pc, #20]	; (800b720 <xTaskGetCurrentTaskHandle+0x1c>)
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	607b      	str	r3, [r7, #4]

		return xReturn;
 800b710:	687b      	ldr	r3, [r7, #4]
	}
 800b712:	4618      	mov	r0, r3
 800b714:	370c      	adds	r7, #12
 800b716:	46bd      	mov	sp, r7
 800b718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b71c:	4770      	bx	lr
 800b71e:	bf00      	nop
 800b720:	200008d4 	.word	0x200008d4

0800b724 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b724:	b480      	push	{r7}
 800b726:	b083      	sub	sp, #12
 800b728:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b72a:	4b0b      	ldr	r3, [pc, #44]	; (800b758 <xTaskGetSchedulerState+0x34>)
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d102      	bne.n	800b738 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b732:	2301      	movs	r3, #1
 800b734:	607b      	str	r3, [r7, #4]
 800b736:	e008      	b.n	800b74a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b738:	4b08      	ldr	r3, [pc, #32]	; (800b75c <xTaskGetSchedulerState+0x38>)
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d102      	bne.n	800b746 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b740:	2302      	movs	r3, #2
 800b742:	607b      	str	r3, [r7, #4]
 800b744:	e001      	b.n	800b74a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b746:	2300      	movs	r3, #0
 800b748:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b74a:	687b      	ldr	r3, [r7, #4]
	}
 800b74c:	4618      	mov	r0, r3
 800b74e:	370c      	adds	r7, #12
 800b750:	46bd      	mov	sp, r7
 800b752:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b756:	4770      	bx	lr
 800b758:	20000db4 	.word	0x20000db4
 800b75c:	20000dd0 	.word	0x20000dd0

0800b760 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800b760:	b580      	push	{r7, lr}
 800b762:	b084      	sub	sp, #16
 800b764:	af00      	add	r7, sp, #0
 800b766:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800b76c:	2300      	movs	r3, #0
 800b76e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	2b00      	cmp	r3, #0
 800b774:	d056      	beq.n	800b824 <xTaskPriorityInherit+0xc4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800b776:	68bb      	ldr	r3, [r7, #8]
 800b778:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b77a:	4b2d      	ldr	r3, [pc, #180]	; (800b830 <xTaskPriorityInherit+0xd0>)
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b780:	429a      	cmp	r2, r3
 800b782:	d246      	bcs.n	800b812 <xTaskPriorityInherit+0xb2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b784:	68bb      	ldr	r3, [r7, #8]
 800b786:	699b      	ldr	r3, [r3, #24]
 800b788:	2b00      	cmp	r3, #0
 800b78a:	db06      	blt.n	800b79a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b78c:	4b28      	ldr	r3, [pc, #160]	; (800b830 <xTaskPriorityInherit+0xd0>)
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b792:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b796:	68bb      	ldr	r3, [r7, #8]
 800b798:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800b79a:	68bb      	ldr	r3, [r7, #8]
 800b79c:	6959      	ldr	r1, [r3, #20]
 800b79e:	68bb      	ldr	r3, [r7, #8]
 800b7a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b7a2:	4613      	mov	r3, r2
 800b7a4:	009b      	lsls	r3, r3, #2
 800b7a6:	4413      	add	r3, r2
 800b7a8:	009b      	lsls	r3, r3, #2
 800b7aa:	4a22      	ldr	r2, [pc, #136]	; (800b834 <xTaskPriorityInherit+0xd4>)
 800b7ac:	4413      	add	r3, r2
 800b7ae:	4299      	cmp	r1, r3
 800b7b0:	d101      	bne.n	800b7b6 <xTaskPriorityInherit+0x56>
 800b7b2:	2301      	movs	r3, #1
 800b7b4:	e000      	b.n	800b7b8 <xTaskPriorityInherit+0x58>
 800b7b6:	2300      	movs	r3, #0
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d022      	beq.n	800b802 <xTaskPriorityInherit+0xa2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b7bc:	68bb      	ldr	r3, [r7, #8]
 800b7be:	3304      	adds	r3, #4
 800b7c0:	4618      	mov	r0, r3
 800b7c2:	f7fe f97b 	bl	8009abc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b7c6:	4b1a      	ldr	r3, [pc, #104]	; (800b830 <xTaskPriorityInherit+0xd0>)
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b7cc:	68bb      	ldr	r3, [r7, #8]
 800b7ce:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800b7d0:	68bb      	ldr	r3, [r7, #8]
 800b7d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b7d4:	4b18      	ldr	r3, [pc, #96]	; (800b838 <xTaskPriorityInherit+0xd8>)
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	429a      	cmp	r2, r3
 800b7da:	d903      	bls.n	800b7e4 <xTaskPriorityInherit+0x84>
 800b7dc:	68bb      	ldr	r3, [r7, #8]
 800b7de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7e0:	4a15      	ldr	r2, [pc, #84]	; (800b838 <xTaskPriorityInherit+0xd8>)
 800b7e2:	6013      	str	r3, [r2, #0]
 800b7e4:	68bb      	ldr	r3, [r7, #8]
 800b7e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b7e8:	4613      	mov	r3, r2
 800b7ea:	009b      	lsls	r3, r3, #2
 800b7ec:	4413      	add	r3, r2
 800b7ee:	009b      	lsls	r3, r3, #2
 800b7f0:	4a10      	ldr	r2, [pc, #64]	; (800b834 <xTaskPriorityInherit+0xd4>)
 800b7f2:	441a      	add	r2, r3
 800b7f4:	68bb      	ldr	r3, [r7, #8]
 800b7f6:	3304      	adds	r3, #4
 800b7f8:	4619      	mov	r1, r3
 800b7fa:	4610      	mov	r0, r2
 800b7fc:	f7fe f901 	bl	8009a02 <vListInsertEnd>
 800b800:	e004      	b.n	800b80c <xTaskPriorityInherit+0xac>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b802:	4b0b      	ldr	r3, [pc, #44]	; (800b830 <xTaskPriorityInherit+0xd0>)
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b808:	68bb      	ldr	r3, [r7, #8]
 800b80a:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800b80c:	2301      	movs	r3, #1
 800b80e:	60fb      	str	r3, [r7, #12]
 800b810:	e008      	b.n	800b824 <xTaskPriorityInherit+0xc4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800b812:	68bb      	ldr	r3, [r7, #8]
 800b814:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b816:	4b06      	ldr	r3, [pc, #24]	; (800b830 <xTaskPriorityInherit+0xd0>)
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b81c:	429a      	cmp	r2, r3
 800b81e:	d201      	bcs.n	800b824 <xTaskPriorityInherit+0xc4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800b820:	2301      	movs	r3, #1
 800b822:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b824:	68fb      	ldr	r3, [r7, #12]
	}
 800b826:	4618      	mov	r0, r3
 800b828:	3710      	adds	r7, #16
 800b82a:	46bd      	mov	sp, r7
 800b82c:	bd80      	pop	{r7, pc}
 800b82e:	bf00      	nop
 800b830:	200008d4 	.word	0x200008d4
 800b834:	200008d8 	.word	0x200008d8
 800b838:	20000db0 	.word	0x20000db0

0800b83c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b83c:	b580      	push	{r7, lr}
 800b83e:	b086      	sub	sp, #24
 800b840:	af00      	add	r7, sp, #0
 800b842:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b848:	2300      	movs	r3, #0
 800b84a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	2b00      	cmp	r3, #0
 800b850:	d054      	beq.n	800b8fc <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b852:	4b2d      	ldr	r3, [pc, #180]	; (800b908 <xTaskPriorityDisinherit+0xcc>)
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	693a      	ldr	r2, [r7, #16]
 800b858:	429a      	cmp	r2, r3
 800b85a:	d009      	beq.n	800b870 <xTaskPriorityDisinherit+0x34>
 800b85c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b860:	f383 8811 	msr	BASEPRI, r3
 800b864:	f3bf 8f6f 	isb	sy
 800b868:	f3bf 8f4f 	dsb	sy
 800b86c:	60fb      	str	r3, [r7, #12]
 800b86e:	e7fe      	b.n	800b86e <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 800b870:	693b      	ldr	r3, [r7, #16]
 800b872:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b874:	2b00      	cmp	r3, #0
 800b876:	d109      	bne.n	800b88c <xTaskPriorityDisinherit+0x50>
 800b878:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b87c:	f383 8811 	msr	BASEPRI, r3
 800b880:	f3bf 8f6f 	isb	sy
 800b884:	f3bf 8f4f 	dsb	sy
 800b888:	60bb      	str	r3, [r7, #8]
 800b88a:	e7fe      	b.n	800b88a <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800b88c:	693b      	ldr	r3, [r7, #16]
 800b88e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b890:	1e5a      	subs	r2, r3, #1
 800b892:	693b      	ldr	r3, [r7, #16]
 800b894:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b896:	693b      	ldr	r3, [r7, #16]
 800b898:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b89a:	693b      	ldr	r3, [r7, #16]
 800b89c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b89e:	429a      	cmp	r2, r3
 800b8a0:	d02c      	beq.n	800b8fc <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b8a2:	693b      	ldr	r3, [r7, #16]
 800b8a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d128      	bne.n	800b8fc <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b8aa:	693b      	ldr	r3, [r7, #16]
 800b8ac:	3304      	adds	r3, #4
 800b8ae:	4618      	mov	r0, r3
 800b8b0:	f7fe f904 	bl	8009abc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b8b4:	693b      	ldr	r3, [r7, #16]
 800b8b6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b8b8:	693b      	ldr	r3, [r7, #16]
 800b8ba:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b8bc:	693b      	ldr	r3, [r7, #16]
 800b8be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b8c0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b8c4:	693b      	ldr	r3, [r7, #16]
 800b8c6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b8c8:	693b      	ldr	r3, [r7, #16]
 800b8ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b8cc:	4b0f      	ldr	r3, [pc, #60]	; (800b90c <xTaskPriorityDisinherit+0xd0>)
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	429a      	cmp	r2, r3
 800b8d2:	d903      	bls.n	800b8dc <xTaskPriorityDisinherit+0xa0>
 800b8d4:	693b      	ldr	r3, [r7, #16]
 800b8d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b8d8:	4a0c      	ldr	r2, [pc, #48]	; (800b90c <xTaskPriorityDisinherit+0xd0>)
 800b8da:	6013      	str	r3, [r2, #0]
 800b8dc:	693b      	ldr	r3, [r7, #16]
 800b8de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b8e0:	4613      	mov	r3, r2
 800b8e2:	009b      	lsls	r3, r3, #2
 800b8e4:	4413      	add	r3, r2
 800b8e6:	009b      	lsls	r3, r3, #2
 800b8e8:	4a09      	ldr	r2, [pc, #36]	; (800b910 <xTaskPriorityDisinherit+0xd4>)
 800b8ea:	441a      	add	r2, r3
 800b8ec:	693b      	ldr	r3, [r7, #16]
 800b8ee:	3304      	adds	r3, #4
 800b8f0:	4619      	mov	r1, r3
 800b8f2:	4610      	mov	r0, r2
 800b8f4:	f7fe f885 	bl	8009a02 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b8f8:	2301      	movs	r3, #1
 800b8fa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b8fc:	697b      	ldr	r3, [r7, #20]
	}
 800b8fe:	4618      	mov	r0, r3
 800b900:	3718      	adds	r7, #24
 800b902:	46bd      	mov	sp, r7
 800b904:	bd80      	pop	{r7, pc}
 800b906:	bf00      	nop
 800b908:	200008d4 	.word	0x200008d4
 800b90c:	20000db0 	.word	0x20000db0
 800b910:	200008d8 	.word	0x200008d8

0800b914 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800b914:	b580      	push	{r7, lr}
 800b916:	b088      	sub	sp, #32
 800b918:	af00      	add	r7, sp, #0
 800b91a:	6078      	str	r0, [r7, #4]
 800b91c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800b922:	2301      	movs	r3, #1
 800b924:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d06d      	beq.n	800ba08 <vTaskPriorityDisinheritAfterTimeout+0xf4>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800b92c:	69bb      	ldr	r3, [r7, #24]
 800b92e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b930:	2b00      	cmp	r3, #0
 800b932:	d109      	bne.n	800b948 <vTaskPriorityDisinheritAfterTimeout+0x34>
 800b934:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b938:	f383 8811 	msr	BASEPRI, r3
 800b93c:	f3bf 8f6f 	isb	sy
 800b940:	f3bf 8f4f 	dsb	sy
 800b944:	60fb      	str	r3, [r7, #12]
 800b946:	e7fe      	b.n	800b946 <vTaskPriorityDisinheritAfterTimeout+0x32>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800b948:	69bb      	ldr	r3, [r7, #24]
 800b94a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b94c:	683a      	ldr	r2, [r7, #0]
 800b94e:	429a      	cmp	r2, r3
 800b950:	d902      	bls.n	800b958 <vTaskPriorityDisinheritAfterTimeout+0x44>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800b952:	683b      	ldr	r3, [r7, #0]
 800b954:	61fb      	str	r3, [r7, #28]
 800b956:	e002      	b.n	800b95e <vTaskPriorityDisinheritAfterTimeout+0x4a>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800b958:	69bb      	ldr	r3, [r7, #24]
 800b95a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b95c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800b95e:	69bb      	ldr	r3, [r7, #24]
 800b960:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b962:	69fa      	ldr	r2, [r7, #28]
 800b964:	429a      	cmp	r2, r3
 800b966:	d04f      	beq.n	800ba08 <vTaskPriorityDisinheritAfterTimeout+0xf4>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800b968:	69bb      	ldr	r3, [r7, #24]
 800b96a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b96c:	697a      	ldr	r2, [r7, #20]
 800b96e:	429a      	cmp	r2, r3
 800b970:	d14a      	bne.n	800ba08 <vTaskPriorityDisinheritAfterTimeout+0xf4>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800b972:	4b27      	ldr	r3, [pc, #156]	; (800ba10 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	69ba      	ldr	r2, [r7, #24]
 800b978:	429a      	cmp	r2, r3
 800b97a:	d109      	bne.n	800b990 <vTaskPriorityDisinheritAfterTimeout+0x7c>
 800b97c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b980:	f383 8811 	msr	BASEPRI, r3
 800b984:	f3bf 8f6f 	isb	sy
 800b988:	f3bf 8f4f 	dsb	sy
 800b98c:	60bb      	str	r3, [r7, #8]
 800b98e:	e7fe      	b.n	800b98e <vTaskPriorityDisinheritAfterTimeout+0x7a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800b990:	69bb      	ldr	r3, [r7, #24]
 800b992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b994:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800b996:	69bb      	ldr	r3, [r7, #24]
 800b998:	69fa      	ldr	r2, [r7, #28]
 800b99a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b99c:	69bb      	ldr	r3, [r7, #24]
 800b99e:	699b      	ldr	r3, [r3, #24]
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	db04      	blt.n	800b9ae <vTaskPriorityDisinheritAfterTimeout+0x9a>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b9a4:	69fb      	ldr	r3, [r7, #28]
 800b9a6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b9aa:	69bb      	ldr	r3, [r7, #24]
 800b9ac:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800b9ae:	69bb      	ldr	r3, [r7, #24]
 800b9b0:	6959      	ldr	r1, [r3, #20]
 800b9b2:	693a      	ldr	r2, [r7, #16]
 800b9b4:	4613      	mov	r3, r2
 800b9b6:	009b      	lsls	r3, r3, #2
 800b9b8:	4413      	add	r3, r2
 800b9ba:	009b      	lsls	r3, r3, #2
 800b9bc:	4a15      	ldr	r2, [pc, #84]	; (800ba14 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800b9be:	4413      	add	r3, r2
 800b9c0:	4299      	cmp	r1, r3
 800b9c2:	d101      	bne.n	800b9c8 <vTaskPriorityDisinheritAfterTimeout+0xb4>
 800b9c4:	2301      	movs	r3, #1
 800b9c6:	e000      	b.n	800b9ca <vTaskPriorityDisinheritAfterTimeout+0xb6>
 800b9c8:	2300      	movs	r3, #0
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d01c      	beq.n	800ba08 <vTaskPriorityDisinheritAfterTimeout+0xf4>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b9ce:	69bb      	ldr	r3, [r7, #24]
 800b9d0:	3304      	adds	r3, #4
 800b9d2:	4618      	mov	r0, r3
 800b9d4:	f7fe f872 	bl	8009abc <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800b9d8:	69bb      	ldr	r3, [r7, #24]
 800b9da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b9dc:	4b0e      	ldr	r3, [pc, #56]	; (800ba18 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	429a      	cmp	r2, r3
 800b9e2:	d903      	bls.n	800b9ec <vTaskPriorityDisinheritAfterTimeout+0xd8>
 800b9e4:	69bb      	ldr	r3, [r7, #24]
 800b9e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9e8:	4a0b      	ldr	r2, [pc, #44]	; (800ba18 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800b9ea:	6013      	str	r3, [r2, #0]
 800b9ec:	69bb      	ldr	r3, [r7, #24]
 800b9ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b9f0:	4613      	mov	r3, r2
 800b9f2:	009b      	lsls	r3, r3, #2
 800b9f4:	4413      	add	r3, r2
 800b9f6:	009b      	lsls	r3, r3, #2
 800b9f8:	4a06      	ldr	r2, [pc, #24]	; (800ba14 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800b9fa:	441a      	add	r2, r3
 800b9fc:	69bb      	ldr	r3, [r7, #24]
 800b9fe:	3304      	adds	r3, #4
 800ba00:	4619      	mov	r1, r3
 800ba02:	4610      	mov	r0, r2
 800ba04:	f7fd fffd 	bl	8009a02 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ba08:	bf00      	nop
 800ba0a:	3720      	adds	r7, #32
 800ba0c:	46bd      	mov	sp, r7
 800ba0e:	bd80      	pop	{r7, pc}
 800ba10:	200008d4 	.word	0x200008d4
 800ba14:	200008d8 	.word	0x200008d8
 800ba18:	20000db0 	.word	0x20000db0

0800ba1c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 800ba1c:	b480      	push	{r7}
 800ba1e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800ba20:	4b07      	ldr	r3, [pc, #28]	; (800ba40 <pvTaskIncrementMutexHeldCount+0x24>)
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d004      	beq.n	800ba32 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800ba28:	4b05      	ldr	r3, [pc, #20]	; (800ba40 <pvTaskIncrementMutexHeldCount+0x24>)
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ba2e:	3201      	adds	r2, #1
 800ba30:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800ba32:	4b03      	ldr	r3, [pc, #12]	; (800ba40 <pvTaskIncrementMutexHeldCount+0x24>)
 800ba34:	681b      	ldr	r3, [r3, #0]
	}
 800ba36:	4618      	mov	r0, r3
 800ba38:	46bd      	mov	sp, r7
 800ba3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba3e:	4770      	bx	lr
 800ba40:	200008d4 	.word	0x200008d4

0800ba44 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ba44:	b580      	push	{r7, lr}
 800ba46:	b084      	sub	sp, #16
 800ba48:	af00      	add	r7, sp, #0
 800ba4a:	6078      	str	r0, [r7, #4]
 800ba4c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ba4e:	4b21      	ldr	r3, [pc, #132]	; (800bad4 <prvAddCurrentTaskToDelayedList+0x90>)
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ba54:	4b20      	ldr	r3, [pc, #128]	; (800bad8 <prvAddCurrentTaskToDelayedList+0x94>)
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	3304      	adds	r3, #4
 800ba5a:	4618      	mov	r0, r3
 800ba5c:	f7fe f82e 	bl	8009abc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba66:	d10a      	bne.n	800ba7e <prvAddCurrentTaskToDelayedList+0x3a>
 800ba68:	683b      	ldr	r3, [r7, #0]
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d007      	beq.n	800ba7e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ba6e:	4b1a      	ldr	r3, [pc, #104]	; (800bad8 <prvAddCurrentTaskToDelayedList+0x94>)
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	3304      	adds	r3, #4
 800ba74:	4619      	mov	r1, r3
 800ba76:	4819      	ldr	r0, [pc, #100]	; (800badc <prvAddCurrentTaskToDelayedList+0x98>)
 800ba78:	f7fd ffc3 	bl	8009a02 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ba7c:	e026      	b.n	800bacc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ba7e:	68fa      	ldr	r2, [r7, #12]
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	4413      	add	r3, r2
 800ba84:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ba86:	4b14      	ldr	r3, [pc, #80]	; (800bad8 <prvAddCurrentTaskToDelayedList+0x94>)
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	68ba      	ldr	r2, [r7, #8]
 800ba8c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ba8e:	68ba      	ldr	r2, [r7, #8]
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	429a      	cmp	r2, r3
 800ba94:	d209      	bcs.n	800baaa <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ba96:	4b12      	ldr	r3, [pc, #72]	; (800bae0 <prvAddCurrentTaskToDelayedList+0x9c>)
 800ba98:	681a      	ldr	r2, [r3, #0]
 800ba9a:	4b0f      	ldr	r3, [pc, #60]	; (800bad8 <prvAddCurrentTaskToDelayedList+0x94>)
 800ba9c:	681b      	ldr	r3, [r3, #0]
 800ba9e:	3304      	adds	r3, #4
 800baa0:	4619      	mov	r1, r3
 800baa2:	4610      	mov	r0, r2
 800baa4:	f7fd ffd1 	bl	8009a4a <vListInsert>
}
 800baa8:	e010      	b.n	800bacc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800baaa:	4b0e      	ldr	r3, [pc, #56]	; (800bae4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800baac:	681a      	ldr	r2, [r3, #0]
 800baae:	4b0a      	ldr	r3, [pc, #40]	; (800bad8 <prvAddCurrentTaskToDelayedList+0x94>)
 800bab0:	681b      	ldr	r3, [r3, #0]
 800bab2:	3304      	adds	r3, #4
 800bab4:	4619      	mov	r1, r3
 800bab6:	4610      	mov	r0, r2
 800bab8:	f7fd ffc7 	bl	8009a4a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800babc:	4b0a      	ldr	r3, [pc, #40]	; (800bae8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	68ba      	ldr	r2, [r7, #8]
 800bac2:	429a      	cmp	r2, r3
 800bac4:	d202      	bcs.n	800bacc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800bac6:	4a08      	ldr	r2, [pc, #32]	; (800bae8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800bac8:	68bb      	ldr	r3, [r7, #8]
 800baca:	6013      	str	r3, [r2, #0]
}
 800bacc:	bf00      	nop
 800bace:	3710      	adds	r7, #16
 800bad0:	46bd      	mov	sp, r7
 800bad2:	bd80      	pop	{r7, pc}
 800bad4:	20000dac 	.word	0x20000dac
 800bad8:	200008d4 	.word	0x200008d4
 800badc:	20000d94 	.word	0x20000d94
 800bae0:	20000d64 	.word	0x20000d64
 800bae4:	20000d60 	.word	0x20000d60
 800bae8:	20000dc8 	.word	0x20000dc8

0800baec <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800baec:	b580      	push	{r7, lr}
 800baee:	b08a      	sub	sp, #40	; 0x28
 800baf0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800baf2:	2300      	movs	r3, #0
 800baf4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800baf6:	f000 fac3 	bl	800c080 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800bafa:	4b1c      	ldr	r3, [pc, #112]	; (800bb6c <xTimerCreateTimerTask+0x80>)
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	d021      	beq.n	800bb46 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800bb02:	2300      	movs	r3, #0
 800bb04:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800bb06:	2300      	movs	r3, #0
 800bb08:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800bb0a:	1d3a      	adds	r2, r7, #4
 800bb0c:	f107 0108 	add.w	r1, r7, #8
 800bb10:	f107 030c 	add.w	r3, r7, #12
 800bb14:	4618      	mov	r0, r3
 800bb16:	f7fd ff2d 	bl	8009974 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800bb1a:	6879      	ldr	r1, [r7, #4]
 800bb1c:	68bb      	ldr	r3, [r7, #8]
 800bb1e:	68fa      	ldr	r2, [r7, #12]
 800bb20:	9202      	str	r2, [sp, #8]
 800bb22:	9301      	str	r3, [sp, #4]
 800bb24:	2302      	movs	r3, #2
 800bb26:	9300      	str	r3, [sp, #0]
 800bb28:	2300      	movs	r3, #0
 800bb2a:	460a      	mov	r2, r1
 800bb2c:	4910      	ldr	r1, [pc, #64]	; (800bb70 <xTimerCreateTimerTask+0x84>)
 800bb2e:	4811      	ldr	r0, [pc, #68]	; (800bb74 <xTimerCreateTimerTask+0x88>)
 800bb30:	f7fe ff52 	bl	800a9d8 <xTaskCreateStatic>
 800bb34:	4602      	mov	r2, r0
 800bb36:	4b10      	ldr	r3, [pc, #64]	; (800bb78 <xTimerCreateTimerTask+0x8c>)
 800bb38:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800bb3a:	4b0f      	ldr	r3, [pc, #60]	; (800bb78 <xTimerCreateTimerTask+0x8c>)
 800bb3c:	681b      	ldr	r3, [r3, #0]
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d001      	beq.n	800bb46 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800bb42:	2301      	movs	r3, #1
 800bb44:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800bb46:	697b      	ldr	r3, [r7, #20]
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d109      	bne.n	800bb60 <xTimerCreateTimerTask+0x74>
 800bb4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb50:	f383 8811 	msr	BASEPRI, r3
 800bb54:	f3bf 8f6f 	isb	sy
 800bb58:	f3bf 8f4f 	dsb	sy
 800bb5c:	613b      	str	r3, [r7, #16]
 800bb5e:	e7fe      	b.n	800bb5e <xTimerCreateTimerTask+0x72>
	return xReturn;
 800bb60:	697b      	ldr	r3, [r7, #20]
}
 800bb62:	4618      	mov	r0, r3
 800bb64:	3718      	adds	r7, #24
 800bb66:	46bd      	mov	sp, r7
 800bb68:	bd80      	pop	{r7, pc}
 800bb6a:	bf00      	nop
 800bb6c:	20000e04 	.word	0x20000e04
 800bb70:	0800de80 	.word	0x0800de80
 800bb74:	0800bc95 	.word	0x0800bc95
 800bb78:	20000e08 	.word	0x20000e08

0800bb7c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800bb7c:	b580      	push	{r7, lr}
 800bb7e:	b08a      	sub	sp, #40	; 0x28
 800bb80:	af00      	add	r7, sp, #0
 800bb82:	60f8      	str	r0, [r7, #12]
 800bb84:	60b9      	str	r1, [r7, #8]
 800bb86:	607a      	str	r2, [r7, #4]
 800bb88:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800bb8a:	2300      	movs	r3, #0
 800bb8c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d109      	bne.n	800bba8 <xTimerGenericCommand+0x2c>
 800bb94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb98:	f383 8811 	msr	BASEPRI, r3
 800bb9c:	f3bf 8f6f 	isb	sy
 800bba0:	f3bf 8f4f 	dsb	sy
 800bba4:	623b      	str	r3, [r7, #32]
 800bba6:	e7fe      	b.n	800bba6 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800bba8:	4b19      	ldr	r3, [pc, #100]	; (800bc10 <xTimerGenericCommand+0x94>)
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d02a      	beq.n	800bc06 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800bbb0:	68bb      	ldr	r3, [r7, #8]
 800bbb2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800bbbc:	68bb      	ldr	r3, [r7, #8]
 800bbbe:	2b05      	cmp	r3, #5
 800bbc0:	dc18      	bgt.n	800bbf4 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800bbc2:	f7ff fdaf 	bl	800b724 <xTaskGetSchedulerState>
 800bbc6:	4603      	mov	r3, r0
 800bbc8:	2b02      	cmp	r3, #2
 800bbca:	d109      	bne.n	800bbe0 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800bbcc:	4b10      	ldr	r3, [pc, #64]	; (800bc10 <xTimerGenericCommand+0x94>)
 800bbce:	6818      	ldr	r0, [r3, #0]
 800bbd0:	f107 0110 	add.w	r1, r7, #16
 800bbd4:	2300      	movs	r3, #0
 800bbd6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bbd8:	f7fe f98a 	bl	8009ef0 <xQueueGenericSend>
 800bbdc:	6278      	str	r0, [r7, #36]	; 0x24
 800bbde:	e012      	b.n	800bc06 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800bbe0:	4b0b      	ldr	r3, [pc, #44]	; (800bc10 <xTimerGenericCommand+0x94>)
 800bbe2:	6818      	ldr	r0, [r3, #0]
 800bbe4:	f107 0110 	add.w	r1, r7, #16
 800bbe8:	2300      	movs	r3, #0
 800bbea:	2200      	movs	r2, #0
 800bbec:	f7fe f980 	bl	8009ef0 <xQueueGenericSend>
 800bbf0:	6278      	str	r0, [r7, #36]	; 0x24
 800bbf2:	e008      	b.n	800bc06 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800bbf4:	4b06      	ldr	r3, [pc, #24]	; (800bc10 <xTimerGenericCommand+0x94>)
 800bbf6:	6818      	ldr	r0, [r3, #0]
 800bbf8:	f107 0110 	add.w	r1, r7, #16
 800bbfc:	2300      	movs	r3, #0
 800bbfe:	683a      	ldr	r2, [r7, #0]
 800bc00:	f7fe fa70 	bl	800a0e4 <xQueueGenericSendFromISR>
 800bc04:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800bc06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800bc08:	4618      	mov	r0, r3
 800bc0a:	3728      	adds	r7, #40	; 0x28
 800bc0c:	46bd      	mov	sp, r7
 800bc0e:	bd80      	pop	{r7, pc}
 800bc10:	20000e04 	.word	0x20000e04

0800bc14 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800bc14:	b580      	push	{r7, lr}
 800bc16:	b088      	sub	sp, #32
 800bc18:	af02      	add	r7, sp, #8
 800bc1a:	6078      	str	r0, [r7, #4]
 800bc1c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bc1e:	4b1c      	ldr	r3, [pc, #112]	; (800bc90 <prvProcessExpiredTimer+0x7c>)
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	68db      	ldr	r3, [r3, #12]
 800bc24:	68db      	ldr	r3, [r3, #12]
 800bc26:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bc28:	697b      	ldr	r3, [r7, #20]
 800bc2a:	3304      	adds	r3, #4
 800bc2c:	4618      	mov	r0, r3
 800bc2e:	f7fd ff45 	bl	8009abc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800bc32:	697b      	ldr	r3, [r7, #20]
 800bc34:	69db      	ldr	r3, [r3, #28]
 800bc36:	2b01      	cmp	r3, #1
 800bc38:	d121      	bne.n	800bc7e <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800bc3a:	697b      	ldr	r3, [r7, #20]
 800bc3c:	699a      	ldr	r2, [r3, #24]
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	18d1      	adds	r1, r2, r3
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	683a      	ldr	r2, [r7, #0]
 800bc46:	6978      	ldr	r0, [r7, #20]
 800bc48:	f000 f8c8 	bl	800bddc <prvInsertTimerInActiveList>
 800bc4c:	4603      	mov	r3, r0
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	d015      	beq.n	800bc7e <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bc52:	2300      	movs	r3, #0
 800bc54:	9300      	str	r3, [sp, #0]
 800bc56:	2300      	movs	r3, #0
 800bc58:	687a      	ldr	r2, [r7, #4]
 800bc5a:	2100      	movs	r1, #0
 800bc5c:	6978      	ldr	r0, [r7, #20]
 800bc5e:	f7ff ff8d 	bl	800bb7c <xTimerGenericCommand>
 800bc62:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800bc64:	693b      	ldr	r3, [r7, #16]
 800bc66:	2b00      	cmp	r3, #0
 800bc68:	d109      	bne.n	800bc7e <prvProcessExpiredTimer+0x6a>
 800bc6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc6e:	f383 8811 	msr	BASEPRI, r3
 800bc72:	f3bf 8f6f 	isb	sy
 800bc76:	f3bf 8f4f 	dsb	sy
 800bc7a:	60fb      	str	r3, [r7, #12]
 800bc7c:	e7fe      	b.n	800bc7c <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bc7e:	697b      	ldr	r3, [r7, #20]
 800bc80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc82:	6978      	ldr	r0, [r7, #20]
 800bc84:	4798      	blx	r3
}
 800bc86:	bf00      	nop
 800bc88:	3718      	adds	r7, #24
 800bc8a:	46bd      	mov	sp, r7
 800bc8c:	bd80      	pop	{r7, pc}
 800bc8e:	bf00      	nop
 800bc90:	20000dfc 	.word	0x20000dfc

0800bc94 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 800bc94:	b580      	push	{r7, lr}
 800bc96:	b084      	sub	sp, #16
 800bc98:	af00      	add	r7, sp, #0
 800bc9a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bc9c:	f107 0308 	add.w	r3, r7, #8
 800bca0:	4618      	mov	r0, r3
 800bca2:	f000 f857 	bl	800bd54 <prvGetNextExpireTime>
 800bca6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800bca8:	68bb      	ldr	r3, [r7, #8]
 800bcaa:	4619      	mov	r1, r3
 800bcac:	68f8      	ldr	r0, [r7, #12]
 800bcae:	f000 f803 	bl	800bcb8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800bcb2:	f000 f8d5 	bl	800be60 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bcb6:	e7f1      	b.n	800bc9c <prvTimerTask+0x8>

0800bcb8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800bcb8:	b580      	push	{r7, lr}
 800bcba:	b084      	sub	sp, #16
 800bcbc:	af00      	add	r7, sp, #0
 800bcbe:	6078      	str	r0, [r7, #4]
 800bcc0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800bcc2:	f7ff f92f 	bl	800af24 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bcc6:	f107 0308 	add.w	r3, r7, #8
 800bcca:	4618      	mov	r0, r3
 800bccc:	f000 f866 	bl	800bd9c <prvSampleTimeNow>
 800bcd0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800bcd2:	68bb      	ldr	r3, [r7, #8]
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	d130      	bne.n	800bd3a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800bcd8:	683b      	ldr	r3, [r7, #0]
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	d10a      	bne.n	800bcf4 <prvProcessTimerOrBlockTask+0x3c>
 800bcde:	687a      	ldr	r2, [r7, #4]
 800bce0:	68fb      	ldr	r3, [r7, #12]
 800bce2:	429a      	cmp	r2, r3
 800bce4:	d806      	bhi.n	800bcf4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800bce6:	f7ff f92b 	bl	800af40 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800bcea:	68f9      	ldr	r1, [r7, #12]
 800bcec:	6878      	ldr	r0, [r7, #4]
 800bcee:	f7ff ff91 	bl	800bc14 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800bcf2:	e024      	b.n	800bd3e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800bcf4:	683b      	ldr	r3, [r7, #0]
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d008      	beq.n	800bd0c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800bcfa:	4b13      	ldr	r3, [pc, #76]	; (800bd48 <prvProcessTimerOrBlockTask+0x90>)
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	bf0c      	ite	eq
 800bd04:	2301      	moveq	r3, #1
 800bd06:	2300      	movne	r3, #0
 800bd08:	b2db      	uxtb	r3, r3
 800bd0a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800bd0c:	4b0f      	ldr	r3, [pc, #60]	; (800bd4c <prvProcessTimerOrBlockTask+0x94>)
 800bd0e:	6818      	ldr	r0, [r3, #0]
 800bd10:	687a      	ldr	r2, [r7, #4]
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	1ad3      	subs	r3, r2, r3
 800bd16:	683a      	ldr	r2, [r7, #0]
 800bd18:	4619      	mov	r1, r3
 800bd1a:	f7fe fe29 	bl	800a970 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800bd1e:	f7ff f90f 	bl	800af40 <xTaskResumeAll>
 800bd22:	4603      	mov	r3, r0
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d10a      	bne.n	800bd3e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800bd28:	4b09      	ldr	r3, [pc, #36]	; (800bd50 <prvProcessTimerOrBlockTask+0x98>)
 800bd2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bd2e:	601a      	str	r2, [r3, #0]
 800bd30:	f3bf 8f4f 	dsb	sy
 800bd34:	f3bf 8f6f 	isb	sy
}
 800bd38:	e001      	b.n	800bd3e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800bd3a:	f7ff f901 	bl	800af40 <xTaskResumeAll>
}
 800bd3e:	bf00      	nop
 800bd40:	3710      	adds	r7, #16
 800bd42:	46bd      	mov	sp, r7
 800bd44:	bd80      	pop	{r7, pc}
 800bd46:	bf00      	nop
 800bd48:	20000e00 	.word	0x20000e00
 800bd4c:	20000e04 	.word	0x20000e04
 800bd50:	e000ed04 	.word	0xe000ed04

0800bd54 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800bd54:	b480      	push	{r7}
 800bd56:	b085      	sub	sp, #20
 800bd58:	af00      	add	r7, sp, #0
 800bd5a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800bd5c:	4b0e      	ldr	r3, [pc, #56]	; (800bd98 <prvGetNextExpireTime+0x44>)
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	bf0c      	ite	eq
 800bd66:	2301      	moveq	r3, #1
 800bd68:	2300      	movne	r3, #0
 800bd6a:	b2db      	uxtb	r3, r3
 800bd6c:	461a      	mov	r2, r3
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d105      	bne.n	800bd86 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bd7a:	4b07      	ldr	r3, [pc, #28]	; (800bd98 <prvGetNextExpireTime+0x44>)
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	68db      	ldr	r3, [r3, #12]
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	60fb      	str	r3, [r7, #12]
 800bd84:	e001      	b.n	800bd8a <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800bd86:	2300      	movs	r3, #0
 800bd88:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800bd8a:	68fb      	ldr	r3, [r7, #12]
}
 800bd8c:	4618      	mov	r0, r3
 800bd8e:	3714      	adds	r7, #20
 800bd90:	46bd      	mov	sp, r7
 800bd92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd96:	4770      	bx	lr
 800bd98:	20000dfc 	.word	0x20000dfc

0800bd9c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800bd9c:	b580      	push	{r7, lr}
 800bd9e:	b084      	sub	sp, #16
 800bda0:	af00      	add	r7, sp, #0
 800bda2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800bda4:	f7ff f968 	bl	800b078 <xTaskGetTickCount>
 800bda8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800bdaa:	4b0b      	ldr	r3, [pc, #44]	; (800bdd8 <prvSampleTimeNow+0x3c>)
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	68fa      	ldr	r2, [r7, #12]
 800bdb0:	429a      	cmp	r2, r3
 800bdb2:	d205      	bcs.n	800bdc0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800bdb4:	f000 f904 	bl	800bfc0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	2201      	movs	r2, #1
 800bdbc:	601a      	str	r2, [r3, #0]
 800bdbe:	e002      	b.n	800bdc6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	2200      	movs	r2, #0
 800bdc4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800bdc6:	4a04      	ldr	r2, [pc, #16]	; (800bdd8 <prvSampleTimeNow+0x3c>)
 800bdc8:	68fb      	ldr	r3, [r7, #12]
 800bdca:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800bdcc:	68fb      	ldr	r3, [r7, #12]
}
 800bdce:	4618      	mov	r0, r3
 800bdd0:	3710      	adds	r7, #16
 800bdd2:	46bd      	mov	sp, r7
 800bdd4:	bd80      	pop	{r7, pc}
 800bdd6:	bf00      	nop
 800bdd8:	20000e0c 	.word	0x20000e0c

0800bddc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800bddc:	b580      	push	{r7, lr}
 800bdde:	b086      	sub	sp, #24
 800bde0:	af00      	add	r7, sp, #0
 800bde2:	60f8      	str	r0, [r7, #12]
 800bde4:	60b9      	str	r1, [r7, #8]
 800bde6:	607a      	str	r2, [r7, #4]
 800bde8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800bdea:	2300      	movs	r3, #0
 800bdec:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	68ba      	ldr	r2, [r7, #8]
 800bdf2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	68fa      	ldr	r2, [r7, #12]
 800bdf8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800bdfa:	68ba      	ldr	r2, [r7, #8]
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	429a      	cmp	r2, r3
 800be00:	d812      	bhi.n	800be28 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800be02:	687a      	ldr	r2, [r7, #4]
 800be04:	683b      	ldr	r3, [r7, #0]
 800be06:	1ad2      	subs	r2, r2, r3
 800be08:	68fb      	ldr	r3, [r7, #12]
 800be0a:	699b      	ldr	r3, [r3, #24]
 800be0c:	429a      	cmp	r2, r3
 800be0e:	d302      	bcc.n	800be16 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800be10:	2301      	movs	r3, #1
 800be12:	617b      	str	r3, [r7, #20]
 800be14:	e01b      	b.n	800be4e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800be16:	4b10      	ldr	r3, [pc, #64]	; (800be58 <prvInsertTimerInActiveList+0x7c>)
 800be18:	681a      	ldr	r2, [r3, #0]
 800be1a:	68fb      	ldr	r3, [r7, #12]
 800be1c:	3304      	adds	r3, #4
 800be1e:	4619      	mov	r1, r3
 800be20:	4610      	mov	r0, r2
 800be22:	f7fd fe12 	bl	8009a4a <vListInsert>
 800be26:	e012      	b.n	800be4e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800be28:	687a      	ldr	r2, [r7, #4]
 800be2a:	683b      	ldr	r3, [r7, #0]
 800be2c:	429a      	cmp	r2, r3
 800be2e:	d206      	bcs.n	800be3e <prvInsertTimerInActiveList+0x62>
 800be30:	68ba      	ldr	r2, [r7, #8]
 800be32:	683b      	ldr	r3, [r7, #0]
 800be34:	429a      	cmp	r2, r3
 800be36:	d302      	bcc.n	800be3e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800be38:	2301      	movs	r3, #1
 800be3a:	617b      	str	r3, [r7, #20]
 800be3c:	e007      	b.n	800be4e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800be3e:	4b07      	ldr	r3, [pc, #28]	; (800be5c <prvInsertTimerInActiveList+0x80>)
 800be40:	681a      	ldr	r2, [r3, #0]
 800be42:	68fb      	ldr	r3, [r7, #12]
 800be44:	3304      	adds	r3, #4
 800be46:	4619      	mov	r1, r3
 800be48:	4610      	mov	r0, r2
 800be4a:	f7fd fdfe 	bl	8009a4a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800be4e:	697b      	ldr	r3, [r7, #20]
}
 800be50:	4618      	mov	r0, r3
 800be52:	3718      	adds	r7, #24
 800be54:	46bd      	mov	sp, r7
 800be56:	bd80      	pop	{r7, pc}
 800be58:	20000e00 	.word	0x20000e00
 800be5c:	20000dfc 	.word	0x20000dfc

0800be60 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800be60:	b580      	push	{r7, lr}
 800be62:	b08e      	sub	sp, #56	; 0x38
 800be64:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800be66:	e099      	b.n	800bf9c <prvProcessReceivedCommands+0x13c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	da17      	bge.n	800be9e <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800be6e:	1d3b      	adds	r3, r7, #4
 800be70:	3304      	adds	r3, #4
 800be72:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800be74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be76:	2b00      	cmp	r3, #0
 800be78:	d109      	bne.n	800be8e <prvProcessReceivedCommands+0x2e>
 800be7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be7e:	f383 8811 	msr	BASEPRI, r3
 800be82:	f3bf 8f6f 	isb	sy
 800be86:	f3bf 8f4f 	dsb	sy
 800be8a:	61fb      	str	r3, [r7, #28]
 800be8c:	e7fe      	b.n	800be8c <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800be8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be90:	681b      	ldr	r3, [r3, #0]
 800be92:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800be94:	6850      	ldr	r0, [r2, #4]
 800be96:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800be98:	6892      	ldr	r2, [r2, #8]
 800be9a:	4611      	mov	r1, r2
 800be9c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	db7a      	blt.n	800bf9a <prvProcessReceivedCommands+0x13a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800bea4:	68fb      	ldr	r3, [r7, #12]
 800bea6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800bea8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800beaa:	695b      	ldr	r3, [r3, #20]
 800beac:	2b00      	cmp	r3, #0
 800beae:	d004      	beq.n	800beba <prvProcessReceivedCommands+0x5a>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800beb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800beb2:	3304      	adds	r3, #4
 800beb4:	4618      	mov	r0, r3
 800beb6:	f7fd fe01 	bl	8009abc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800beba:	463b      	mov	r3, r7
 800bebc:	4618      	mov	r0, r3
 800bebe:	f7ff ff6d 	bl	800bd9c <prvSampleTimeNow>
 800bec2:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	2b09      	cmp	r3, #9
 800bec8:	d868      	bhi.n	800bf9c <prvProcessReceivedCommands+0x13c>
 800beca:	a201      	add	r2, pc, #4	; (adr r2, 800bed0 <prvProcessReceivedCommands+0x70>)
 800becc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bed0:	0800bef9 	.word	0x0800bef9
 800bed4:	0800bef9 	.word	0x0800bef9
 800bed8:	0800bef9 	.word	0x0800bef9
 800bedc:	0800bf9d 	.word	0x0800bf9d
 800bee0:	0800bf53 	.word	0x0800bf53
 800bee4:	0800bf89 	.word	0x0800bf89
 800bee8:	0800bef9 	.word	0x0800bef9
 800beec:	0800bef9 	.word	0x0800bef9
 800bef0:	0800bf9d 	.word	0x0800bf9d
 800bef4:	0800bf53 	.word	0x0800bf53
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800bef8:	68ba      	ldr	r2, [r7, #8]
 800befa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800befc:	699b      	ldr	r3, [r3, #24]
 800befe:	18d1      	adds	r1, r2, r3
 800bf00:	68bb      	ldr	r3, [r7, #8]
 800bf02:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bf04:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bf06:	f7ff ff69 	bl	800bddc <prvInsertTimerInActiveList>
 800bf0a:	4603      	mov	r3, r0
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d045      	beq.n	800bf9c <prvProcessReceivedCommands+0x13c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bf10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf14:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bf16:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800bf18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf1a:	69db      	ldr	r3, [r3, #28]
 800bf1c:	2b01      	cmp	r3, #1
 800bf1e:	d13d      	bne.n	800bf9c <prvProcessReceivedCommands+0x13c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800bf20:	68ba      	ldr	r2, [r7, #8]
 800bf22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf24:	699b      	ldr	r3, [r3, #24]
 800bf26:	441a      	add	r2, r3
 800bf28:	2300      	movs	r3, #0
 800bf2a:	9300      	str	r3, [sp, #0]
 800bf2c:	2300      	movs	r3, #0
 800bf2e:	2100      	movs	r1, #0
 800bf30:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bf32:	f7ff fe23 	bl	800bb7c <xTimerGenericCommand>
 800bf36:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800bf38:	6a3b      	ldr	r3, [r7, #32]
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d12e      	bne.n	800bf9c <prvProcessReceivedCommands+0x13c>
 800bf3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf42:	f383 8811 	msr	BASEPRI, r3
 800bf46:	f3bf 8f6f 	isb	sy
 800bf4a:	f3bf 8f4f 	dsb	sy
 800bf4e:	61bb      	str	r3, [r7, #24]
 800bf50:	e7fe      	b.n	800bf50 <prvProcessReceivedCommands+0xf0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800bf52:	68ba      	ldr	r2, [r7, #8]
 800bf54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf56:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800bf58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf5a:	699b      	ldr	r3, [r3, #24]
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d109      	bne.n	800bf74 <prvProcessReceivedCommands+0x114>
 800bf60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf64:	f383 8811 	msr	BASEPRI, r3
 800bf68:	f3bf 8f6f 	isb	sy
 800bf6c:	f3bf 8f4f 	dsb	sy
 800bf70:	617b      	str	r3, [r7, #20]
 800bf72:	e7fe      	b.n	800bf72 <prvProcessReceivedCommands+0x112>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800bf74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf76:	699a      	ldr	r2, [r3, #24]
 800bf78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf7a:	18d1      	adds	r1, r2, r3
 800bf7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bf80:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bf82:	f7ff ff2b 	bl	800bddc <prvInsertTimerInActiveList>
					break;
 800bf86:	e009      	b.n	800bf9c <prvProcessReceivedCommands+0x13c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800bf88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf8a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	d104      	bne.n	800bf9c <prvProcessReceivedCommands+0x13c>
						{
							vPortFree( pxTimer );
 800bf92:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bf94:	f000 fbb6 	bl	800c704 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800bf98:	e000      	b.n	800bf9c <prvProcessReceivedCommands+0x13c>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800bf9a:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bf9c:	4b07      	ldr	r3, [pc, #28]	; (800bfbc <prvProcessReceivedCommands+0x15c>)
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	1d39      	adds	r1, r7, #4
 800bfa2:	2200      	movs	r2, #0
 800bfa4:	4618      	mov	r0, r3
 800bfa6:	f7fe f931 	bl	800a20c <xQueueReceive>
 800bfaa:	4603      	mov	r3, r0
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	f47f af5b 	bne.w	800be68 <prvProcessReceivedCommands+0x8>
	}
}
 800bfb2:	bf00      	nop
 800bfb4:	3730      	adds	r7, #48	; 0x30
 800bfb6:	46bd      	mov	sp, r7
 800bfb8:	bd80      	pop	{r7, pc}
 800bfba:	bf00      	nop
 800bfbc:	20000e04 	.word	0x20000e04

0800bfc0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800bfc0:	b580      	push	{r7, lr}
 800bfc2:	b088      	sub	sp, #32
 800bfc4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bfc6:	e044      	b.n	800c052 <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bfc8:	4b2b      	ldr	r3, [pc, #172]	; (800c078 <prvSwitchTimerLists+0xb8>)
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	68db      	ldr	r3, [r3, #12]
 800bfce:	681b      	ldr	r3, [r3, #0]
 800bfd0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bfd2:	4b29      	ldr	r3, [pc, #164]	; (800c078 <prvSwitchTimerLists+0xb8>)
 800bfd4:	681b      	ldr	r3, [r3, #0]
 800bfd6:	68db      	ldr	r3, [r3, #12]
 800bfd8:	68db      	ldr	r3, [r3, #12]
 800bfda:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bfdc:	68fb      	ldr	r3, [r7, #12]
 800bfde:	3304      	adds	r3, #4
 800bfe0:	4618      	mov	r0, r3
 800bfe2:	f7fd fd6b 	bl	8009abc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bfea:	68f8      	ldr	r0, [r7, #12]
 800bfec:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	69db      	ldr	r3, [r3, #28]
 800bff2:	2b01      	cmp	r3, #1
 800bff4:	d12d      	bne.n	800c052 <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800bff6:	68fb      	ldr	r3, [r7, #12]
 800bff8:	699b      	ldr	r3, [r3, #24]
 800bffa:	693a      	ldr	r2, [r7, #16]
 800bffc:	4413      	add	r3, r2
 800bffe:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800c000:	68ba      	ldr	r2, [r7, #8]
 800c002:	693b      	ldr	r3, [r7, #16]
 800c004:	429a      	cmp	r2, r3
 800c006:	d90e      	bls.n	800c026 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	68ba      	ldr	r2, [r7, #8]
 800c00c:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c00e:	68fb      	ldr	r3, [r7, #12]
 800c010:	68fa      	ldr	r2, [r7, #12]
 800c012:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c014:	4b18      	ldr	r3, [pc, #96]	; (800c078 <prvSwitchTimerLists+0xb8>)
 800c016:	681a      	ldr	r2, [r3, #0]
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	3304      	adds	r3, #4
 800c01c:	4619      	mov	r1, r3
 800c01e:	4610      	mov	r0, r2
 800c020:	f7fd fd13 	bl	8009a4a <vListInsert>
 800c024:	e015      	b.n	800c052 <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c026:	2300      	movs	r3, #0
 800c028:	9300      	str	r3, [sp, #0]
 800c02a:	2300      	movs	r3, #0
 800c02c:	693a      	ldr	r2, [r7, #16]
 800c02e:	2100      	movs	r1, #0
 800c030:	68f8      	ldr	r0, [r7, #12]
 800c032:	f7ff fda3 	bl	800bb7c <xTimerGenericCommand>
 800c036:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d109      	bne.n	800c052 <prvSwitchTimerLists+0x92>
 800c03e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c042:	f383 8811 	msr	BASEPRI, r3
 800c046:	f3bf 8f6f 	isb	sy
 800c04a:	f3bf 8f4f 	dsb	sy
 800c04e:	603b      	str	r3, [r7, #0]
 800c050:	e7fe      	b.n	800c050 <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c052:	4b09      	ldr	r3, [pc, #36]	; (800c078 <prvSwitchTimerLists+0xb8>)
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	681b      	ldr	r3, [r3, #0]
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d1b5      	bne.n	800bfc8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c05c:	4b06      	ldr	r3, [pc, #24]	; (800c078 <prvSwitchTimerLists+0xb8>)
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c062:	4b06      	ldr	r3, [pc, #24]	; (800c07c <prvSwitchTimerLists+0xbc>)
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	4a04      	ldr	r2, [pc, #16]	; (800c078 <prvSwitchTimerLists+0xb8>)
 800c068:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c06a:	4a04      	ldr	r2, [pc, #16]	; (800c07c <prvSwitchTimerLists+0xbc>)
 800c06c:	697b      	ldr	r3, [r7, #20]
 800c06e:	6013      	str	r3, [r2, #0]
}
 800c070:	bf00      	nop
 800c072:	3718      	adds	r7, #24
 800c074:	46bd      	mov	sp, r7
 800c076:	bd80      	pop	{r7, pc}
 800c078:	20000dfc 	.word	0x20000dfc
 800c07c:	20000e00 	.word	0x20000e00

0800c080 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c080:	b580      	push	{r7, lr}
 800c082:	b082      	sub	sp, #8
 800c084:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c086:	f000 f961 	bl	800c34c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c08a:	4b15      	ldr	r3, [pc, #84]	; (800c0e0 <prvCheckForValidListAndQueue+0x60>)
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d120      	bne.n	800c0d4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800c092:	4814      	ldr	r0, [pc, #80]	; (800c0e4 <prvCheckForValidListAndQueue+0x64>)
 800c094:	f7fd fc88 	bl	80099a8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c098:	4813      	ldr	r0, [pc, #76]	; (800c0e8 <prvCheckForValidListAndQueue+0x68>)
 800c09a:	f7fd fc85 	bl	80099a8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c09e:	4b13      	ldr	r3, [pc, #76]	; (800c0ec <prvCheckForValidListAndQueue+0x6c>)
 800c0a0:	4a10      	ldr	r2, [pc, #64]	; (800c0e4 <prvCheckForValidListAndQueue+0x64>)
 800c0a2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c0a4:	4b12      	ldr	r3, [pc, #72]	; (800c0f0 <prvCheckForValidListAndQueue+0x70>)
 800c0a6:	4a10      	ldr	r2, [pc, #64]	; (800c0e8 <prvCheckForValidListAndQueue+0x68>)
 800c0a8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c0aa:	2300      	movs	r3, #0
 800c0ac:	9300      	str	r3, [sp, #0]
 800c0ae:	4b11      	ldr	r3, [pc, #68]	; (800c0f4 <prvCheckForValidListAndQueue+0x74>)
 800c0b0:	4a11      	ldr	r2, [pc, #68]	; (800c0f8 <prvCheckForValidListAndQueue+0x78>)
 800c0b2:	2110      	movs	r1, #16
 800c0b4:	200a      	movs	r0, #10
 800c0b6:	f7fd fd93 	bl	8009be0 <xQueueGenericCreateStatic>
 800c0ba:	4602      	mov	r2, r0
 800c0bc:	4b08      	ldr	r3, [pc, #32]	; (800c0e0 <prvCheckForValidListAndQueue+0x60>)
 800c0be:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c0c0:	4b07      	ldr	r3, [pc, #28]	; (800c0e0 <prvCheckForValidListAndQueue+0x60>)
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	d005      	beq.n	800c0d4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c0c8:	4b05      	ldr	r3, [pc, #20]	; (800c0e0 <prvCheckForValidListAndQueue+0x60>)
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	490b      	ldr	r1, [pc, #44]	; (800c0fc <prvCheckForValidListAndQueue+0x7c>)
 800c0ce:	4618      	mov	r0, r3
 800c0d0:	f7fe fc26 	bl	800a920 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c0d4:	f000 f968 	bl	800c3a8 <vPortExitCritical>
}
 800c0d8:	bf00      	nop
 800c0da:	46bd      	mov	sp, r7
 800c0dc:	bd80      	pop	{r7, pc}
 800c0de:	bf00      	nop
 800c0e0:	20000e04 	.word	0x20000e04
 800c0e4:	20000dd4 	.word	0x20000dd4
 800c0e8:	20000de8 	.word	0x20000de8
 800c0ec:	20000dfc 	.word	0x20000dfc
 800c0f0:	20000e00 	.word	0x20000e00
 800c0f4:	20000eb0 	.word	0x20000eb0
 800c0f8:	20000e10 	.word	0x20000e10
 800c0fc:	0800de88 	.word	0x0800de88

0800c100 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c100:	b480      	push	{r7}
 800c102:	b085      	sub	sp, #20
 800c104:	af00      	add	r7, sp, #0
 800c106:	60f8      	str	r0, [r7, #12]
 800c108:	60b9      	str	r1, [r7, #8]
 800c10a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c10c:	68fb      	ldr	r3, [r7, #12]
 800c10e:	3b04      	subs	r3, #4
 800c110:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800c118:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c11a:	68fb      	ldr	r3, [r7, #12]
 800c11c:	3b04      	subs	r3, #4
 800c11e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c120:	68bb      	ldr	r3, [r7, #8]
 800c122:	f023 0201 	bic.w	r2, r3, #1
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	3b04      	subs	r3, #4
 800c12e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c130:	4a0c      	ldr	r2, [pc, #48]	; (800c164 <pxPortInitialiseStack+0x64>)
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	3b14      	subs	r3, #20
 800c13a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c13c:	687a      	ldr	r2, [r7, #4]
 800c13e:	68fb      	ldr	r3, [r7, #12]
 800c140:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	3b04      	subs	r3, #4
 800c146:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c148:	68fb      	ldr	r3, [r7, #12]
 800c14a:	f06f 0202 	mvn.w	r2, #2
 800c14e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c150:	68fb      	ldr	r3, [r7, #12]
 800c152:	3b20      	subs	r3, #32
 800c154:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c156:	68fb      	ldr	r3, [r7, #12]
}
 800c158:	4618      	mov	r0, r3
 800c15a:	3714      	adds	r7, #20
 800c15c:	46bd      	mov	sp, r7
 800c15e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c162:	4770      	bx	lr
 800c164:	0800c169 	.word	0x0800c169

0800c168 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c168:	b480      	push	{r7}
 800c16a:	b085      	sub	sp, #20
 800c16c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c16e:	2300      	movs	r3, #0
 800c170:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c172:	4b11      	ldr	r3, [pc, #68]	; (800c1b8 <prvTaskExitError+0x50>)
 800c174:	681b      	ldr	r3, [r3, #0]
 800c176:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c17a:	d009      	beq.n	800c190 <prvTaskExitError+0x28>
 800c17c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c180:	f383 8811 	msr	BASEPRI, r3
 800c184:	f3bf 8f6f 	isb	sy
 800c188:	f3bf 8f4f 	dsb	sy
 800c18c:	60fb      	str	r3, [r7, #12]
 800c18e:	e7fe      	b.n	800c18e <prvTaskExitError+0x26>
 800c190:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c194:	f383 8811 	msr	BASEPRI, r3
 800c198:	f3bf 8f6f 	isb	sy
 800c19c:	f3bf 8f4f 	dsb	sy
 800c1a0:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c1a2:	bf00      	nop
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	d0fc      	beq.n	800c1a4 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c1aa:	bf00      	nop
 800c1ac:	3714      	adds	r7, #20
 800c1ae:	46bd      	mov	sp, r7
 800c1b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1b4:	4770      	bx	lr
 800c1b6:	bf00      	nop
 800c1b8:	2000011c 	.word	0x2000011c
 800c1bc:	00000000 	.word	0x00000000

0800c1c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c1c0:	4b07      	ldr	r3, [pc, #28]	; (800c1e0 <pxCurrentTCBConst2>)
 800c1c2:	6819      	ldr	r1, [r3, #0]
 800c1c4:	6808      	ldr	r0, [r1, #0]
 800c1c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1ca:	f380 8809 	msr	PSP, r0
 800c1ce:	f3bf 8f6f 	isb	sy
 800c1d2:	f04f 0000 	mov.w	r0, #0
 800c1d6:	f380 8811 	msr	BASEPRI, r0
 800c1da:	4770      	bx	lr
 800c1dc:	f3af 8000 	nop.w

0800c1e0 <pxCurrentTCBConst2>:
 800c1e0:	200008d4 	.word	0x200008d4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c1e4:	bf00      	nop
 800c1e6:	bf00      	nop

0800c1e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c1e8:	4808      	ldr	r0, [pc, #32]	; (800c20c <prvPortStartFirstTask+0x24>)
 800c1ea:	6800      	ldr	r0, [r0, #0]
 800c1ec:	6800      	ldr	r0, [r0, #0]
 800c1ee:	f380 8808 	msr	MSP, r0
 800c1f2:	f04f 0000 	mov.w	r0, #0
 800c1f6:	f380 8814 	msr	CONTROL, r0
 800c1fa:	b662      	cpsie	i
 800c1fc:	b661      	cpsie	f
 800c1fe:	f3bf 8f4f 	dsb	sy
 800c202:	f3bf 8f6f 	isb	sy
 800c206:	df00      	svc	0
 800c208:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c20a:	bf00      	nop
 800c20c:	e000ed08 	.word	0xe000ed08

0800c210 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c210:	b580      	push	{r7, lr}
 800c212:	b086      	sub	sp, #24
 800c214:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c216:	4b44      	ldr	r3, [pc, #272]	; (800c328 <xPortStartScheduler+0x118>)
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	4a44      	ldr	r2, [pc, #272]	; (800c32c <xPortStartScheduler+0x11c>)
 800c21c:	4293      	cmp	r3, r2
 800c21e:	d109      	bne.n	800c234 <xPortStartScheduler+0x24>
 800c220:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c224:	f383 8811 	msr	BASEPRI, r3
 800c228:	f3bf 8f6f 	isb	sy
 800c22c:	f3bf 8f4f 	dsb	sy
 800c230:	613b      	str	r3, [r7, #16]
 800c232:	e7fe      	b.n	800c232 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c234:	4b3c      	ldr	r3, [pc, #240]	; (800c328 <xPortStartScheduler+0x118>)
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	4a3d      	ldr	r2, [pc, #244]	; (800c330 <xPortStartScheduler+0x120>)
 800c23a:	4293      	cmp	r3, r2
 800c23c:	d109      	bne.n	800c252 <xPortStartScheduler+0x42>
 800c23e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c242:	f383 8811 	msr	BASEPRI, r3
 800c246:	f3bf 8f6f 	isb	sy
 800c24a:	f3bf 8f4f 	dsb	sy
 800c24e:	60fb      	str	r3, [r7, #12]
 800c250:	e7fe      	b.n	800c250 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c252:	4b38      	ldr	r3, [pc, #224]	; (800c334 <xPortStartScheduler+0x124>)
 800c254:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c256:	697b      	ldr	r3, [r7, #20]
 800c258:	781b      	ldrb	r3, [r3, #0]
 800c25a:	b2db      	uxtb	r3, r3
 800c25c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c25e:	697b      	ldr	r3, [r7, #20]
 800c260:	22ff      	movs	r2, #255	; 0xff
 800c262:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c264:	697b      	ldr	r3, [r7, #20]
 800c266:	781b      	ldrb	r3, [r3, #0]
 800c268:	b2db      	uxtb	r3, r3
 800c26a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c26c:	78fb      	ldrb	r3, [r7, #3]
 800c26e:	b2db      	uxtb	r3, r3
 800c270:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800c274:	b2da      	uxtb	r2, r3
 800c276:	4b30      	ldr	r3, [pc, #192]	; (800c338 <xPortStartScheduler+0x128>)
 800c278:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c27a:	4b30      	ldr	r3, [pc, #192]	; (800c33c <xPortStartScheduler+0x12c>)
 800c27c:	2207      	movs	r2, #7
 800c27e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c280:	e009      	b.n	800c296 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 800c282:	4b2e      	ldr	r3, [pc, #184]	; (800c33c <xPortStartScheduler+0x12c>)
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	3b01      	subs	r3, #1
 800c288:	4a2c      	ldr	r2, [pc, #176]	; (800c33c <xPortStartScheduler+0x12c>)
 800c28a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c28c:	78fb      	ldrb	r3, [r7, #3]
 800c28e:	b2db      	uxtb	r3, r3
 800c290:	005b      	lsls	r3, r3, #1
 800c292:	b2db      	uxtb	r3, r3
 800c294:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c296:	78fb      	ldrb	r3, [r7, #3]
 800c298:	b2db      	uxtb	r3, r3
 800c29a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c29e:	2b80      	cmp	r3, #128	; 0x80
 800c2a0:	d0ef      	beq.n	800c282 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c2a2:	4b26      	ldr	r3, [pc, #152]	; (800c33c <xPortStartScheduler+0x12c>)
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	f1c3 0307 	rsb	r3, r3, #7
 800c2aa:	2b04      	cmp	r3, #4
 800c2ac:	d009      	beq.n	800c2c2 <xPortStartScheduler+0xb2>
 800c2ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2b2:	f383 8811 	msr	BASEPRI, r3
 800c2b6:	f3bf 8f6f 	isb	sy
 800c2ba:	f3bf 8f4f 	dsb	sy
 800c2be:	60bb      	str	r3, [r7, #8]
 800c2c0:	e7fe      	b.n	800c2c0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c2c2:	4b1e      	ldr	r3, [pc, #120]	; (800c33c <xPortStartScheduler+0x12c>)
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	021b      	lsls	r3, r3, #8
 800c2c8:	4a1c      	ldr	r2, [pc, #112]	; (800c33c <xPortStartScheduler+0x12c>)
 800c2ca:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c2cc:	4b1b      	ldr	r3, [pc, #108]	; (800c33c <xPortStartScheduler+0x12c>)
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c2d4:	4a19      	ldr	r2, [pc, #100]	; (800c33c <xPortStartScheduler+0x12c>)
 800c2d6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	b2da      	uxtb	r2, r3
 800c2dc:	697b      	ldr	r3, [r7, #20]
 800c2de:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c2e0:	4b17      	ldr	r3, [pc, #92]	; (800c340 <xPortStartScheduler+0x130>)
 800c2e2:	681b      	ldr	r3, [r3, #0]
 800c2e4:	4a16      	ldr	r2, [pc, #88]	; (800c340 <xPortStartScheduler+0x130>)
 800c2e6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800c2ea:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c2ec:	4b14      	ldr	r3, [pc, #80]	; (800c340 <xPortStartScheduler+0x130>)
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	4a13      	ldr	r2, [pc, #76]	; (800c340 <xPortStartScheduler+0x130>)
 800c2f2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800c2f6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c2f8:	f000 f8d6 	bl	800c4a8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c2fc:	4b11      	ldr	r3, [pc, #68]	; (800c344 <xPortStartScheduler+0x134>)
 800c2fe:	2200      	movs	r2, #0
 800c300:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c302:	f000 f8f5 	bl	800c4f0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c306:	4b10      	ldr	r3, [pc, #64]	; (800c348 <xPortStartScheduler+0x138>)
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	4a0f      	ldr	r2, [pc, #60]	; (800c348 <xPortStartScheduler+0x138>)
 800c30c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800c310:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c312:	f7ff ff69 	bl	800c1e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c316:	f7fe ff8f 	bl	800b238 <vTaskSwitchContext>
	prvTaskExitError();
 800c31a:	f7ff ff25 	bl	800c168 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c31e:	2300      	movs	r3, #0
}
 800c320:	4618      	mov	r0, r3
 800c322:	3718      	adds	r7, #24
 800c324:	46bd      	mov	sp, r7
 800c326:	bd80      	pop	{r7, pc}
 800c328:	e000ed00 	.word	0xe000ed00
 800c32c:	410fc271 	.word	0x410fc271
 800c330:	410fc270 	.word	0x410fc270
 800c334:	e000e400 	.word	0xe000e400
 800c338:	20000f00 	.word	0x20000f00
 800c33c:	20000f04 	.word	0x20000f04
 800c340:	e000ed20 	.word	0xe000ed20
 800c344:	2000011c 	.word	0x2000011c
 800c348:	e000ef34 	.word	0xe000ef34

0800c34c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c34c:	b480      	push	{r7}
 800c34e:	b083      	sub	sp, #12
 800c350:	af00      	add	r7, sp, #0
 800c352:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c356:	f383 8811 	msr	BASEPRI, r3
 800c35a:	f3bf 8f6f 	isb	sy
 800c35e:	f3bf 8f4f 	dsb	sy
 800c362:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c364:	4b0e      	ldr	r3, [pc, #56]	; (800c3a0 <vPortEnterCritical+0x54>)
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	3301      	adds	r3, #1
 800c36a:	4a0d      	ldr	r2, [pc, #52]	; (800c3a0 <vPortEnterCritical+0x54>)
 800c36c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c36e:	4b0c      	ldr	r3, [pc, #48]	; (800c3a0 <vPortEnterCritical+0x54>)
 800c370:	681b      	ldr	r3, [r3, #0]
 800c372:	2b01      	cmp	r3, #1
 800c374:	d10e      	bne.n	800c394 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c376:	4b0b      	ldr	r3, [pc, #44]	; (800c3a4 <vPortEnterCritical+0x58>)
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	b2db      	uxtb	r3, r3
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d009      	beq.n	800c394 <vPortEnterCritical+0x48>
 800c380:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c384:	f383 8811 	msr	BASEPRI, r3
 800c388:	f3bf 8f6f 	isb	sy
 800c38c:	f3bf 8f4f 	dsb	sy
 800c390:	603b      	str	r3, [r7, #0]
 800c392:	e7fe      	b.n	800c392 <vPortEnterCritical+0x46>
	}
}
 800c394:	bf00      	nop
 800c396:	370c      	adds	r7, #12
 800c398:	46bd      	mov	sp, r7
 800c39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c39e:	4770      	bx	lr
 800c3a0:	2000011c 	.word	0x2000011c
 800c3a4:	e000ed04 	.word	0xe000ed04

0800c3a8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c3a8:	b480      	push	{r7}
 800c3aa:	b083      	sub	sp, #12
 800c3ac:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c3ae:	4b11      	ldr	r3, [pc, #68]	; (800c3f4 <vPortExitCritical+0x4c>)
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d109      	bne.n	800c3ca <vPortExitCritical+0x22>
 800c3b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3ba:	f383 8811 	msr	BASEPRI, r3
 800c3be:	f3bf 8f6f 	isb	sy
 800c3c2:	f3bf 8f4f 	dsb	sy
 800c3c6:	607b      	str	r3, [r7, #4]
 800c3c8:	e7fe      	b.n	800c3c8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800c3ca:	4b0a      	ldr	r3, [pc, #40]	; (800c3f4 <vPortExitCritical+0x4c>)
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	3b01      	subs	r3, #1
 800c3d0:	4a08      	ldr	r2, [pc, #32]	; (800c3f4 <vPortExitCritical+0x4c>)
 800c3d2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c3d4:	4b07      	ldr	r3, [pc, #28]	; (800c3f4 <vPortExitCritical+0x4c>)
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d104      	bne.n	800c3e6 <vPortExitCritical+0x3e>
 800c3dc:	2300      	movs	r3, #0
 800c3de:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c3e0:	683b      	ldr	r3, [r7, #0]
 800c3e2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800c3e6:	bf00      	nop
 800c3e8:	370c      	adds	r7, #12
 800c3ea:	46bd      	mov	sp, r7
 800c3ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3f0:	4770      	bx	lr
 800c3f2:	bf00      	nop
 800c3f4:	2000011c 	.word	0x2000011c
	...

0800c400 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c400:	f3ef 8009 	mrs	r0, PSP
 800c404:	f3bf 8f6f 	isb	sy
 800c408:	4b15      	ldr	r3, [pc, #84]	; (800c460 <pxCurrentTCBConst>)
 800c40a:	681a      	ldr	r2, [r3, #0]
 800c40c:	f01e 0f10 	tst.w	lr, #16
 800c410:	bf08      	it	eq
 800c412:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c416:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c41a:	6010      	str	r0, [r2, #0]
 800c41c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c420:	f04f 0050 	mov.w	r0, #80	; 0x50
 800c424:	f380 8811 	msr	BASEPRI, r0
 800c428:	f3bf 8f4f 	dsb	sy
 800c42c:	f3bf 8f6f 	isb	sy
 800c430:	f7fe ff02 	bl	800b238 <vTaskSwitchContext>
 800c434:	f04f 0000 	mov.w	r0, #0
 800c438:	f380 8811 	msr	BASEPRI, r0
 800c43c:	bc09      	pop	{r0, r3}
 800c43e:	6819      	ldr	r1, [r3, #0]
 800c440:	6808      	ldr	r0, [r1, #0]
 800c442:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c446:	f01e 0f10 	tst.w	lr, #16
 800c44a:	bf08      	it	eq
 800c44c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c450:	f380 8809 	msr	PSP, r0
 800c454:	f3bf 8f6f 	isb	sy
 800c458:	4770      	bx	lr
 800c45a:	bf00      	nop
 800c45c:	f3af 8000 	nop.w

0800c460 <pxCurrentTCBConst>:
 800c460:	200008d4 	.word	0x200008d4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c464:	bf00      	nop
 800c466:	bf00      	nop

0800c468 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c468:	b580      	push	{r7, lr}
 800c46a:	b082      	sub	sp, #8
 800c46c:	af00      	add	r7, sp, #0
	__asm volatile
 800c46e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c472:	f383 8811 	msr	BASEPRI, r3
 800c476:	f3bf 8f6f 	isb	sy
 800c47a:	f3bf 8f4f 	dsb	sy
 800c47e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c480:	f7fe fe1c 	bl	800b0bc <xTaskIncrementTick>
 800c484:	4603      	mov	r3, r0
 800c486:	2b00      	cmp	r3, #0
 800c488:	d003      	beq.n	800c492 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c48a:	4b06      	ldr	r3, [pc, #24]	; (800c4a4 <SysTick_Handler+0x3c>)
 800c48c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c490:	601a      	str	r2, [r3, #0]
 800c492:	2300      	movs	r3, #0
 800c494:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c496:	683b      	ldr	r3, [r7, #0]
 800c498:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800c49c:	bf00      	nop
 800c49e:	3708      	adds	r7, #8
 800c4a0:	46bd      	mov	sp, r7
 800c4a2:	bd80      	pop	{r7, pc}
 800c4a4:	e000ed04 	.word	0xe000ed04

0800c4a8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c4a8:	b480      	push	{r7}
 800c4aa:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c4ac:	4b0b      	ldr	r3, [pc, #44]	; (800c4dc <vPortSetupTimerInterrupt+0x34>)
 800c4ae:	2200      	movs	r2, #0
 800c4b0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c4b2:	4b0b      	ldr	r3, [pc, #44]	; (800c4e0 <vPortSetupTimerInterrupt+0x38>)
 800c4b4:	2200      	movs	r2, #0
 800c4b6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c4b8:	4b0a      	ldr	r3, [pc, #40]	; (800c4e4 <vPortSetupTimerInterrupt+0x3c>)
 800c4ba:	681b      	ldr	r3, [r3, #0]
 800c4bc:	4a0a      	ldr	r2, [pc, #40]	; (800c4e8 <vPortSetupTimerInterrupt+0x40>)
 800c4be:	fba2 2303 	umull	r2, r3, r2, r3
 800c4c2:	099b      	lsrs	r3, r3, #6
 800c4c4:	4a09      	ldr	r2, [pc, #36]	; (800c4ec <vPortSetupTimerInterrupt+0x44>)
 800c4c6:	3b01      	subs	r3, #1
 800c4c8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c4ca:	4b04      	ldr	r3, [pc, #16]	; (800c4dc <vPortSetupTimerInterrupt+0x34>)
 800c4cc:	2207      	movs	r2, #7
 800c4ce:	601a      	str	r2, [r3, #0]
}
 800c4d0:	bf00      	nop
 800c4d2:	46bd      	mov	sp, r7
 800c4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4d8:	4770      	bx	lr
 800c4da:	bf00      	nop
 800c4dc:	e000e010 	.word	0xe000e010
 800c4e0:	e000e018 	.word	0xe000e018
 800c4e4:	20000000 	.word	0x20000000
 800c4e8:	10624dd3 	.word	0x10624dd3
 800c4ec:	e000e014 	.word	0xe000e014

0800c4f0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c4f0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800c500 <vPortEnableVFP+0x10>
 800c4f4:	6801      	ldr	r1, [r0, #0]
 800c4f6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800c4fa:	6001      	str	r1, [r0, #0]
 800c4fc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c4fe:	bf00      	nop
 800c500:	e000ed88 	.word	0xe000ed88

0800c504 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c504:	b480      	push	{r7}
 800c506:	b085      	sub	sp, #20
 800c508:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c50a:	f3ef 8305 	mrs	r3, IPSR
 800c50e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	2b0f      	cmp	r3, #15
 800c514:	d913      	bls.n	800c53e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c516:	4a16      	ldr	r2, [pc, #88]	; (800c570 <vPortValidateInterruptPriority+0x6c>)
 800c518:	68fb      	ldr	r3, [r7, #12]
 800c51a:	4413      	add	r3, r2
 800c51c:	781b      	ldrb	r3, [r3, #0]
 800c51e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c520:	4b14      	ldr	r3, [pc, #80]	; (800c574 <vPortValidateInterruptPriority+0x70>)
 800c522:	781b      	ldrb	r3, [r3, #0]
 800c524:	7afa      	ldrb	r2, [r7, #11]
 800c526:	429a      	cmp	r2, r3
 800c528:	d209      	bcs.n	800c53e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800c52a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c52e:	f383 8811 	msr	BASEPRI, r3
 800c532:	f3bf 8f6f 	isb	sy
 800c536:	f3bf 8f4f 	dsb	sy
 800c53a:	607b      	str	r3, [r7, #4]
 800c53c:	e7fe      	b.n	800c53c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c53e:	4b0e      	ldr	r3, [pc, #56]	; (800c578 <vPortValidateInterruptPriority+0x74>)
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800c546:	4b0d      	ldr	r3, [pc, #52]	; (800c57c <vPortValidateInterruptPriority+0x78>)
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	429a      	cmp	r2, r3
 800c54c:	d909      	bls.n	800c562 <vPortValidateInterruptPriority+0x5e>
 800c54e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c552:	f383 8811 	msr	BASEPRI, r3
 800c556:	f3bf 8f6f 	isb	sy
 800c55a:	f3bf 8f4f 	dsb	sy
 800c55e:	603b      	str	r3, [r7, #0]
 800c560:	e7fe      	b.n	800c560 <vPortValidateInterruptPriority+0x5c>
	}
 800c562:	bf00      	nop
 800c564:	3714      	adds	r7, #20
 800c566:	46bd      	mov	sp, r7
 800c568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c56c:	4770      	bx	lr
 800c56e:	bf00      	nop
 800c570:	e000e3f0 	.word	0xe000e3f0
 800c574:	20000f00 	.word	0x20000f00
 800c578:	e000ed0c 	.word	0xe000ed0c
 800c57c:	20000f04 	.word	0x20000f04

0800c580 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c580:	b580      	push	{r7, lr}
 800c582:	b08a      	sub	sp, #40	; 0x28
 800c584:	af00      	add	r7, sp, #0
 800c586:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c588:	2300      	movs	r3, #0
 800c58a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c58c:	f7fe fcca 	bl	800af24 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c590:	4b57      	ldr	r3, [pc, #348]	; (800c6f0 <pvPortMalloc+0x170>)
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	2b00      	cmp	r3, #0
 800c596:	d101      	bne.n	800c59c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c598:	f000 f90c 	bl	800c7b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c59c:	4b55      	ldr	r3, [pc, #340]	; (800c6f4 <pvPortMalloc+0x174>)
 800c59e:	681a      	ldr	r2, [r3, #0]
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	4013      	ands	r3, r2
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	f040 808c 	bne.w	800c6c2 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d01c      	beq.n	800c5ea <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800c5b0:	2208      	movs	r2, #8
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	4413      	add	r3, r2
 800c5b6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	f003 0307 	and.w	r3, r3, #7
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	d013      	beq.n	800c5ea <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	f023 0307 	bic.w	r3, r3, #7
 800c5c8:	3308      	adds	r3, #8
 800c5ca:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	f003 0307 	and.w	r3, r3, #7
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d009      	beq.n	800c5ea <pvPortMalloc+0x6a>
 800c5d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5da:	f383 8811 	msr	BASEPRI, r3
 800c5de:	f3bf 8f6f 	isb	sy
 800c5e2:	f3bf 8f4f 	dsb	sy
 800c5e6:	617b      	str	r3, [r7, #20]
 800c5e8:	e7fe      	b.n	800c5e8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d068      	beq.n	800c6c2 <pvPortMalloc+0x142>
 800c5f0:	4b41      	ldr	r3, [pc, #260]	; (800c6f8 <pvPortMalloc+0x178>)
 800c5f2:	681b      	ldr	r3, [r3, #0]
 800c5f4:	687a      	ldr	r2, [r7, #4]
 800c5f6:	429a      	cmp	r2, r3
 800c5f8:	d863      	bhi.n	800c6c2 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c5fa:	4b40      	ldr	r3, [pc, #256]	; (800c6fc <pvPortMalloc+0x17c>)
 800c5fc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c5fe:	4b3f      	ldr	r3, [pc, #252]	; (800c6fc <pvPortMalloc+0x17c>)
 800c600:	681b      	ldr	r3, [r3, #0]
 800c602:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c604:	e004      	b.n	800c610 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800c606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c608:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c60a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c60c:	681b      	ldr	r3, [r3, #0]
 800c60e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c612:	685b      	ldr	r3, [r3, #4]
 800c614:	687a      	ldr	r2, [r7, #4]
 800c616:	429a      	cmp	r2, r3
 800c618:	d903      	bls.n	800c622 <pvPortMalloc+0xa2>
 800c61a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c61c:	681b      	ldr	r3, [r3, #0]
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d1f1      	bne.n	800c606 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c622:	4b33      	ldr	r3, [pc, #204]	; (800c6f0 <pvPortMalloc+0x170>)
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c628:	429a      	cmp	r2, r3
 800c62a:	d04a      	beq.n	800c6c2 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c62c:	6a3b      	ldr	r3, [r7, #32]
 800c62e:	681b      	ldr	r3, [r3, #0]
 800c630:	2208      	movs	r2, #8
 800c632:	4413      	add	r3, r2
 800c634:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c638:	681a      	ldr	r2, [r3, #0]
 800c63a:	6a3b      	ldr	r3, [r7, #32]
 800c63c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c63e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c640:	685a      	ldr	r2, [r3, #4]
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	1ad2      	subs	r2, r2, r3
 800c646:	2308      	movs	r3, #8
 800c648:	005b      	lsls	r3, r3, #1
 800c64a:	429a      	cmp	r2, r3
 800c64c:	d91e      	bls.n	800c68c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c64e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	4413      	add	r3, r2
 800c654:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c656:	69bb      	ldr	r3, [r7, #24]
 800c658:	f003 0307 	and.w	r3, r3, #7
 800c65c:	2b00      	cmp	r3, #0
 800c65e:	d009      	beq.n	800c674 <pvPortMalloc+0xf4>
 800c660:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c664:	f383 8811 	msr	BASEPRI, r3
 800c668:	f3bf 8f6f 	isb	sy
 800c66c:	f3bf 8f4f 	dsb	sy
 800c670:	613b      	str	r3, [r7, #16]
 800c672:	e7fe      	b.n	800c672 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c676:	685a      	ldr	r2, [r3, #4]
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	1ad2      	subs	r2, r2, r3
 800c67c:	69bb      	ldr	r3, [r7, #24]
 800c67e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c682:	687a      	ldr	r2, [r7, #4]
 800c684:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c686:	69b8      	ldr	r0, [r7, #24]
 800c688:	f000 f8f6 	bl	800c878 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c68c:	4b1a      	ldr	r3, [pc, #104]	; (800c6f8 <pvPortMalloc+0x178>)
 800c68e:	681a      	ldr	r2, [r3, #0]
 800c690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c692:	685b      	ldr	r3, [r3, #4]
 800c694:	1ad3      	subs	r3, r2, r3
 800c696:	4a18      	ldr	r2, [pc, #96]	; (800c6f8 <pvPortMalloc+0x178>)
 800c698:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c69a:	4b17      	ldr	r3, [pc, #92]	; (800c6f8 <pvPortMalloc+0x178>)
 800c69c:	681a      	ldr	r2, [r3, #0]
 800c69e:	4b18      	ldr	r3, [pc, #96]	; (800c700 <pvPortMalloc+0x180>)
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	429a      	cmp	r2, r3
 800c6a4:	d203      	bcs.n	800c6ae <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c6a6:	4b14      	ldr	r3, [pc, #80]	; (800c6f8 <pvPortMalloc+0x178>)
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	4a15      	ldr	r2, [pc, #84]	; (800c700 <pvPortMalloc+0x180>)
 800c6ac:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c6ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6b0:	685a      	ldr	r2, [r3, #4]
 800c6b2:	4b10      	ldr	r3, [pc, #64]	; (800c6f4 <pvPortMalloc+0x174>)
 800c6b4:	681b      	ldr	r3, [r3, #0]
 800c6b6:	431a      	orrs	r2, r3
 800c6b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6ba:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c6bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6be:	2200      	movs	r2, #0
 800c6c0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c6c2:	f7fe fc3d 	bl	800af40 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c6c6:	69fb      	ldr	r3, [r7, #28]
 800c6c8:	f003 0307 	and.w	r3, r3, #7
 800c6cc:	2b00      	cmp	r3, #0
 800c6ce:	d009      	beq.n	800c6e4 <pvPortMalloc+0x164>
 800c6d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6d4:	f383 8811 	msr	BASEPRI, r3
 800c6d8:	f3bf 8f6f 	isb	sy
 800c6dc:	f3bf 8f4f 	dsb	sy
 800c6e0:	60fb      	str	r3, [r7, #12]
 800c6e2:	e7fe      	b.n	800c6e2 <pvPortMalloc+0x162>
	return pvReturn;
 800c6e4:	69fb      	ldr	r3, [r7, #28]
}
 800c6e6:	4618      	mov	r0, r3
 800c6e8:	3728      	adds	r7, #40	; 0x28
 800c6ea:	46bd      	mov	sp, r7
 800c6ec:	bd80      	pop	{r7, pc}
 800c6ee:	bf00      	nop
 800c6f0:	20001ac8 	.word	0x20001ac8
 800c6f4:	20001ad4 	.word	0x20001ad4
 800c6f8:	20001acc 	.word	0x20001acc
 800c6fc:	20001ac0 	.word	0x20001ac0
 800c700:	20001ad0 	.word	0x20001ad0

0800c704 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c704:	b580      	push	{r7, lr}
 800c706:	b086      	sub	sp, #24
 800c708:	af00      	add	r7, sp, #0
 800c70a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	2b00      	cmp	r3, #0
 800c714:	d046      	beq.n	800c7a4 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c716:	2308      	movs	r3, #8
 800c718:	425b      	negs	r3, r3
 800c71a:	697a      	ldr	r2, [r7, #20]
 800c71c:	4413      	add	r3, r2
 800c71e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c720:	697b      	ldr	r3, [r7, #20]
 800c722:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c724:	693b      	ldr	r3, [r7, #16]
 800c726:	685a      	ldr	r2, [r3, #4]
 800c728:	4b20      	ldr	r3, [pc, #128]	; (800c7ac <vPortFree+0xa8>)
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	4013      	ands	r3, r2
 800c72e:	2b00      	cmp	r3, #0
 800c730:	d109      	bne.n	800c746 <vPortFree+0x42>
 800c732:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c736:	f383 8811 	msr	BASEPRI, r3
 800c73a:	f3bf 8f6f 	isb	sy
 800c73e:	f3bf 8f4f 	dsb	sy
 800c742:	60fb      	str	r3, [r7, #12]
 800c744:	e7fe      	b.n	800c744 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c746:	693b      	ldr	r3, [r7, #16]
 800c748:	681b      	ldr	r3, [r3, #0]
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d009      	beq.n	800c762 <vPortFree+0x5e>
 800c74e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c752:	f383 8811 	msr	BASEPRI, r3
 800c756:	f3bf 8f6f 	isb	sy
 800c75a:	f3bf 8f4f 	dsb	sy
 800c75e:	60bb      	str	r3, [r7, #8]
 800c760:	e7fe      	b.n	800c760 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c762:	693b      	ldr	r3, [r7, #16]
 800c764:	685a      	ldr	r2, [r3, #4]
 800c766:	4b11      	ldr	r3, [pc, #68]	; (800c7ac <vPortFree+0xa8>)
 800c768:	681b      	ldr	r3, [r3, #0]
 800c76a:	4013      	ands	r3, r2
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	d019      	beq.n	800c7a4 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c770:	693b      	ldr	r3, [r7, #16]
 800c772:	681b      	ldr	r3, [r3, #0]
 800c774:	2b00      	cmp	r3, #0
 800c776:	d115      	bne.n	800c7a4 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c778:	693b      	ldr	r3, [r7, #16]
 800c77a:	685a      	ldr	r2, [r3, #4]
 800c77c:	4b0b      	ldr	r3, [pc, #44]	; (800c7ac <vPortFree+0xa8>)
 800c77e:	681b      	ldr	r3, [r3, #0]
 800c780:	43db      	mvns	r3, r3
 800c782:	401a      	ands	r2, r3
 800c784:	693b      	ldr	r3, [r7, #16]
 800c786:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c788:	f7fe fbcc 	bl	800af24 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c78c:	693b      	ldr	r3, [r7, #16]
 800c78e:	685a      	ldr	r2, [r3, #4]
 800c790:	4b07      	ldr	r3, [pc, #28]	; (800c7b0 <vPortFree+0xac>)
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	4413      	add	r3, r2
 800c796:	4a06      	ldr	r2, [pc, #24]	; (800c7b0 <vPortFree+0xac>)
 800c798:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c79a:	6938      	ldr	r0, [r7, #16]
 800c79c:	f000 f86c 	bl	800c878 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800c7a0:	f7fe fbce 	bl	800af40 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c7a4:	bf00      	nop
 800c7a6:	3718      	adds	r7, #24
 800c7a8:	46bd      	mov	sp, r7
 800c7aa:	bd80      	pop	{r7, pc}
 800c7ac:	20001ad4 	.word	0x20001ad4
 800c7b0:	20001acc 	.word	0x20001acc

0800c7b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c7b4:	b480      	push	{r7}
 800c7b6:	b085      	sub	sp, #20
 800c7b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c7ba:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800c7be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c7c0:	4b27      	ldr	r3, [pc, #156]	; (800c860 <prvHeapInit+0xac>)
 800c7c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c7c4:	68fb      	ldr	r3, [r7, #12]
 800c7c6:	f003 0307 	and.w	r3, r3, #7
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d00c      	beq.n	800c7e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	3307      	adds	r3, #7
 800c7d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	f023 0307 	bic.w	r3, r3, #7
 800c7da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c7dc:	68ba      	ldr	r2, [r7, #8]
 800c7de:	68fb      	ldr	r3, [r7, #12]
 800c7e0:	1ad3      	subs	r3, r2, r3
 800c7e2:	4a1f      	ldr	r2, [pc, #124]	; (800c860 <prvHeapInit+0xac>)
 800c7e4:	4413      	add	r3, r2
 800c7e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c7ec:	4a1d      	ldr	r2, [pc, #116]	; (800c864 <prvHeapInit+0xb0>)
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c7f2:	4b1c      	ldr	r3, [pc, #112]	; (800c864 <prvHeapInit+0xb0>)
 800c7f4:	2200      	movs	r2, #0
 800c7f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	68ba      	ldr	r2, [r7, #8]
 800c7fc:	4413      	add	r3, r2
 800c7fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c800:	2208      	movs	r2, #8
 800c802:	68fb      	ldr	r3, [r7, #12]
 800c804:	1a9b      	subs	r3, r3, r2
 800c806:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c808:	68fb      	ldr	r3, [r7, #12]
 800c80a:	f023 0307 	bic.w	r3, r3, #7
 800c80e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c810:	68fb      	ldr	r3, [r7, #12]
 800c812:	4a15      	ldr	r2, [pc, #84]	; (800c868 <prvHeapInit+0xb4>)
 800c814:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c816:	4b14      	ldr	r3, [pc, #80]	; (800c868 <prvHeapInit+0xb4>)
 800c818:	681b      	ldr	r3, [r3, #0]
 800c81a:	2200      	movs	r2, #0
 800c81c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c81e:	4b12      	ldr	r3, [pc, #72]	; (800c868 <prvHeapInit+0xb4>)
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	2200      	movs	r2, #0
 800c824:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c82a:	683b      	ldr	r3, [r7, #0]
 800c82c:	68fa      	ldr	r2, [r7, #12]
 800c82e:	1ad2      	subs	r2, r2, r3
 800c830:	683b      	ldr	r3, [r7, #0]
 800c832:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c834:	4b0c      	ldr	r3, [pc, #48]	; (800c868 <prvHeapInit+0xb4>)
 800c836:	681a      	ldr	r2, [r3, #0]
 800c838:	683b      	ldr	r3, [r7, #0]
 800c83a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c83c:	683b      	ldr	r3, [r7, #0]
 800c83e:	685b      	ldr	r3, [r3, #4]
 800c840:	4a0a      	ldr	r2, [pc, #40]	; (800c86c <prvHeapInit+0xb8>)
 800c842:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c844:	683b      	ldr	r3, [r7, #0]
 800c846:	685b      	ldr	r3, [r3, #4]
 800c848:	4a09      	ldr	r2, [pc, #36]	; (800c870 <prvHeapInit+0xbc>)
 800c84a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c84c:	4b09      	ldr	r3, [pc, #36]	; (800c874 <prvHeapInit+0xc0>)
 800c84e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800c852:	601a      	str	r2, [r3, #0]
}
 800c854:	bf00      	nop
 800c856:	3714      	adds	r7, #20
 800c858:	46bd      	mov	sp, r7
 800c85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c85e:	4770      	bx	lr
 800c860:	20000f08 	.word	0x20000f08
 800c864:	20001ac0 	.word	0x20001ac0
 800c868:	20001ac8 	.word	0x20001ac8
 800c86c:	20001ad0 	.word	0x20001ad0
 800c870:	20001acc 	.word	0x20001acc
 800c874:	20001ad4 	.word	0x20001ad4

0800c878 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c878:	b480      	push	{r7}
 800c87a:	b085      	sub	sp, #20
 800c87c:	af00      	add	r7, sp, #0
 800c87e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c880:	4b28      	ldr	r3, [pc, #160]	; (800c924 <prvInsertBlockIntoFreeList+0xac>)
 800c882:	60fb      	str	r3, [r7, #12]
 800c884:	e002      	b.n	800c88c <prvInsertBlockIntoFreeList+0x14>
 800c886:	68fb      	ldr	r3, [r7, #12]
 800c888:	681b      	ldr	r3, [r3, #0]
 800c88a:	60fb      	str	r3, [r7, #12]
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	687a      	ldr	r2, [r7, #4]
 800c892:	429a      	cmp	r2, r3
 800c894:	d8f7      	bhi.n	800c886 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c89a:	68fb      	ldr	r3, [r7, #12]
 800c89c:	685b      	ldr	r3, [r3, #4]
 800c89e:	68ba      	ldr	r2, [r7, #8]
 800c8a0:	4413      	add	r3, r2
 800c8a2:	687a      	ldr	r2, [r7, #4]
 800c8a4:	429a      	cmp	r2, r3
 800c8a6:	d108      	bne.n	800c8ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c8a8:	68fb      	ldr	r3, [r7, #12]
 800c8aa:	685a      	ldr	r2, [r3, #4]
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	685b      	ldr	r3, [r3, #4]
 800c8b0:	441a      	add	r2, r3
 800c8b2:	68fb      	ldr	r3, [r7, #12]
 800c8b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c8b6:	68fb      	ldr	r3, [r7, #12]
 800c8b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	685b      	ldr	r3, [r3, #4]
 800c8c2:	68ba      	ldr	r2, [r7, #8]
 800c8c4:	441a      	add	r2, r3
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	681b      	ldr	r3, [r3, #0]
 800c8ca:	429a      	cmp	r2, r3
 800c8cc:	d118      	bne.n	800c900 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	681a      	ldr	r2, [r3, #0]
 800c8d2:	4b15      	ldr	r3, [pc, #84]	; (800c928 <prvInsertBlockIntoFreeList+0xb0>)
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	429a      	cmp	r2, r3
 800c8d8:	d00d      	beq.n	800c8f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	685a      	ldr	r2, [r3, #4]
 800c8de:	68fb      	ldr	r3, [r7, #12]
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	685b      	ldr	r3, [r3, #4]
 800c8e4:	441a      	add	r2, r3
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c8ea:	68fb      	ldr	r3, [r7, #12]
 800c8ec:	681b      	ldr	r3, [r3, #0]
 800c8ee:	681a      	ldr	r2, [r3, #0]
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	601a      	str	r2, [r3, #0]
 800c8f4:	e008      	b.n	800c908 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c8f6:	4b0c      	ldr	r3, [pc, #48]	; (800c928 <prvInsertBlockIntoFreeList+0xb0>)
 800c8f8:	681a      	ldr	r2, [r3, #0]
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	601a      	str	r2, [r3, #0]
 800c8fe:	e003      	b.n	800c908 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	681a      	ldr	r2, [r3, #0]
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c908:	68fa      	ldr	r2, [r7, #12]
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	429a      	cmp	r2, r3
 800c90e:	d002      	beq.n	800c916 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	687a      	ldr	r2, [r7, #4]
 800c914:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c916:	bf00      	nop
 800c918:	3714      	adds	r7, #20
 800c91a:	46bd      	mov	sp, r7
 800c91c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c920:	4770      	bx	lr
 800c922:	bf00      	nop
 800c924:	20001ac0 	.word	0x20001ac0
 800c928:	20001ac8 	.word	0x20001ac8

0800c92c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800c92c:	b580      	push	{r7, lr}
 800c92e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800c930:	2200      	movs	r2, #0
 800c932:	4912      	ldr	r1, [pc, #72]	; (800c97c <MX_USB_DEVICE_Init+0x50>)
 800c934:	4812      	ldr	r0, [pc, #72]	; (800c980 <MX_USB_DEVICE_Init+0x54>)
 800c936:	f7fb fb6f 	bl	8008018 <USBD_Init>
 800c93a:	4603      	mov	r3, r0
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d001      	beq.n	800c944 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800c940:	f7f4 fbd4 	bl	80010ec <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800c944:	490f      	ldr	r1, [pc, #60]	; (800c984 <MX_USB_DEVICE_Init+0x58>)
 800c946:	480e      	ldr	r0, [pc, #56]	; (800c980 <MX_USB_DEVICE_Init+0x54>)
 800c948:	f7fb fb91 	bl	800806e <USBD_RegisterClass>
 800c94c:	4603      	mov	r3, r0
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d001      	beq.n	800c956 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800c952:	f7f4 fbcb 	bl	80010ec <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800c956:	490c      	ldr	r1, [pc, #48]	; (800c988 <MX_USB_DEVICE_Init+0x5c>)
 800c958:	4809      	ldr	r0, [pc, #36]	; (800c980 <MX_USB_DEVICE_Init+0x54>)
 800c95a:	f7fb fabf 	bl	8007edc <USBD_CDC_RegisterInterface>
 800c95e:	4603      	mov	r3, r0
 800c960:	2b00      	cmp	r3, #0
 800c962:	d001      	beq.n	800c968 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800c964:	f7f4 fbc2 	bl	80010ec <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c968:	4805      	ldr	r0, [pc, #20]	; (800c980 <MX_USB_DEVICE_Init+0x54>)
 800c96a:	f7fb fb9a 	bl	80080a2 <USBD_Start>
 800c96e:	4603      	mov	r3, r0
 800c970:	2b00      	cmp	r3, #0
 800c972:	d001      	beq.n	800c978 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800c974:	f7f4 fbba 	bl	80010ec <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800c978:	bf00      	nop
 800c97a:	bd80      	pop	{r7, pc}
 800c97c:	20000130 	.word	0x20000130
 800c980:	2000a11c 	.word	0x2000a11c
 800c984:	20000018 	.word	0x20000018
 800c988:	20000120 	.word	0x20000120

0800c98c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800c98c:	b580      	push	{r7, lr}
 800c98e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800c990:	2200      	movs	r2, #0
 800c992:	4905      	ldr	r1, [pc, #20]	; (800c9a8 <CDC_Init_FS+0x1c>)
 800c994:	4805      	ldr	r0, [pc, #20]	; (800c9ac <CDC_Init_FS+0x20>)
 800c996:	f7fb fab8 	bl	8007f0a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800c99a:	4905      	ldr	r1, [pc, #20]	; (800c9b0 <CDC_Init_FS+0x24>)
 800c99c:	4803      	ldr	r0, [pc, #12]	; (800c9ac <CDC_Init_FS+0x20>)
 800c99e:	f7fb face 	bl	8007f3e <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800c9a2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800c9a4:	4618      	mov	r0, r3
 800c9a6:	bd80      	pop	{r7, pc}
 800c9a8:	2000a7a0 	.word	0x2000a7a0
 800c9ac:	2000a11c 	.word	0x2000a11c
 800c9b0:	2000a3b8 	.word	0x2000a3b8

0800c9b4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800c9b4:	b480      	push	{r7}
 800c9b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800c9b8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800c9ba:	4618      	mov	r0, r3
 800c9bc:	46bd      	mov	sp, r7
 800c9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9c2:	4770      	bx	lr

0800c9c4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800c9c4:	b480      	push	{r7}
 800c9c6:	b083      	sub	sp, #12
 800c9c8:	af00      	add	r7, sp, #0
 800c9ca:	4603      	mov	r3, r0
 800c9cc:	6039      	str	r1, [r7, #0]
 800c9ce:	71fb      	strb	r3, [r7, #7]
 800c9d0:	4613      	mov	r3, r2
 800c9d2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800c9d4:	79fb      	ldrb	r3, [r7, #7]
 800c9d6:	2b23      	cmp	r3, #35	; 0x23
 800c9d8:	d84a      	bhi.n	800ca70 <CDC_Control_FS+0xac>
 800c9da:	a201      	add	r2, pc, #4	; (adr r2, 800c9e0 <CDC_Control_FS+0x1c>)
 800c9dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9e0:	0800ca71 	.word	0x0800ca71
 800c9e4:	0800ca71 	.word	0x0800ca71
 800c9e8:	0800ca71 	.word	0x0800ca71
 800c9ec:	0800ca71 	.word	0x0800ca71
 800c9f0:	0800ca71 	.word	0x0800ca71
 800c9f4:	0800ca71 	.word	0x0800ca71
 800c9f8:	0800ca71 	.word	0x0800ca71
 800c9fc:	0800ca71 	.word	0x0800ca71
 800ca00:	0800ca71 	.word	0x0800ca71
 800ca04:	0800ca71 	.word	0x0800ca71
 800ca08:	0800ca71 	.word	0x0800ca71
 800ca0c:	0800ca71 	.word	0x0800ca71
 800ca10:	0800ca71 	.word	0x0800ca71
 800ca14:	0800ca71 	.word	0x0800ca71
 800ca18:	0800ca71 	.word	0x0800ca71
 800ca1c:	0800ca71 	.word	0x0800ca71
 800ca20:	0800ca71 	.word	0x0800ca71
 800ca24:	0800ca71 	.word	0x0800ca71
 800ca28:	0800ca71 	.word	0x0800ca71
 800ca2c:	0800ca71 	.word	0x0800ca71
 800ca30:	0800ca71 	.word	0x0800ca71
 800ca34:	0800ca71 	.word	0x0800ca71
 800ca38:	0800ca71 	.word	0x0800ca71
 800ca3c:	0800ca71 	.word	0x0800ca71
 800ca40:	0800ca71 	.word	0x0800ca71
 800ca44:	0800ca71 	.word	0x0800ca71
 800ca48:	0800ca71 	.word	0x0800ca71
 800ca4c:	0800ca71 	.word	0x0800ca71
 800ca50:	0800ca71 	.word	0x0800ca71
 800ca54:	0800ca71 	.word	0x0800ca71
 800ca58:	0800ca71 	.word	0x0800ca71
 800ca5c:	0800ca71 	.word	0x0800ca71
 800ca60:	0800ca71 	.word	0x0800ca71
 800ca64:	0800ca71 	.word	0x0800ca71
 800ca68:	0800ca71 	.word	0x0800ca71
 800ca6c:	0800ca71 	.word	0x0800ca71
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800ca70:	bf00      	nop
  }

  return (USBD_OK);
 800ca72:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800ca74:	4618      	mov	r0, r3
 800ca76:	370c      	adds	r7, #12
 800ca78:	46bd      	mov	sp, r7
 800ca7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca7e:	4770      	bx	lr

0800ca80 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800ca80:	b580      	push	{r7, lr}
 800ca82:	b082      	sub	sp, #8
 800ca84:	af00      	add	r7, sp, #0
 800ca86:	6078      	str	r0, [r7, #4]
 800ca88:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800ca8a:	6879      	ldr	r1, [r7, #4]
 800ca8c:	4805      	ldr	r0, [pc, #20]	; (800caa4 <CDC_Receive_FS+0x24>)
 800ca8e:	f7fb fa56 	bl	8007f3e <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800ca92:	4804      	ldr	r0, [pc, #16]	; (800caa4 <CDC_Receive_FS+0x24>)
 800ca94:	f7fb fa96 	bl	8007fc4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800ca98:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800ca9a:	4618      	mov	r0, r3
 800ca9c:	3708      	adds	r7, #8
 800ca9e:	46bd      	mov	sp, r7
 800caa0:	bd80      	pop	{r7, pc}
 800caa2:	bf00      	nop
 800caa4:	2000a11c 	.word	0x2000a11c

0800caa8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800caa8:	b580      	push	{r7, lr}
 800caaa:	b084      	sub	sp, #16
 800caac:	af00      	add	r7, sp, #0
 800caae:	6078      	str	r0, [r7, #4]
 800cab0:	460b      	mov	r3, r1
 800cab2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800cab4:	2300      	movs	r3, #0
 800cab6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800cab8:	4b0d      	ldr	r3, [pc, #52]	; (800caf0 <CDC_Transmit_FS+0x48>)
 800caba:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800cabe:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800cac0:	68bb      	ldr	r3, [r7, #8]
 800cac2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800cac6:	2b00      	cmp	r3, #0
 800cac8:	d001      	beq.n	800cace <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800caca:	2301      	movs	r3, #1
 800cacc:	e00b      	b.n	800cae6 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800cace:	887b      	ldrh	r3, [r7, #2]
 800cad0:	461a      	mov	r2, r3
 800cad2:	6879      	ldr	r1, [r7, #4]
 800cad4:	4806      	ldr	r0, [pc, #24]	; (800caf0 <CDC_Transmit_FS+0x48>)
 800cad6:	f7fb fa18 	bl	8007f0a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800cada:	4805      	ldr	r0, [pc, #20]	; (800caf0 <CDC_Transmit_FS+0x48>)
 800cadc:	f7fb fa43 	bl	8007f66 <USBD_CDC_TransmitPacket>
 800cae0:	4603      	mov	r3, r0
 800cae2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800cae4:	7bfb      	ldrb	r3, [r7, #15]
}
 800cae6:	4618      	mov	r0, r3
 800cae8:	3710      	adds	r7, #16
 800caea:	46bd      	mov	sp, r7
 800caec:	bd80      	pop	{r7, pc}
 800caee:	bf00      	nop
 800caf0:	2000a11c 	.word	0x2000a11c

0800caf4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800caf4:	b480      	push	{r7}
 800caf6:	b083      	sub	sp, #12
 800caf8:	af00      	add	r7, sp, #0
 800cafa:	4603      	mov	r3, r0
 800cafc:	6039      	str	r1, [r7, #0]
 800cafe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800cb00:	683b      	ldr	r3, [r7, #0]
 800cb02:	2212      	movs	r2, #18
 800cb04:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800cb06:	4b03      	ldr	r3, [pc, #12]	; (800cb14 <USBD_FS_DeviceDescriptor+0x20>)
}
 800cb08:	4618      	mov	r0, r3
 800cb0a:	370c      	adds	r7, #12
 800cb0c:	46bd      	mov	sp, r7
 800cb0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb12:	4770      	bx	lr
 800cb14:	20000150 	.word	0x20000150

0800cb18 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cb18:	b480      	push	{r7}
 800cb1a:	b083      	sub	sp, #12
 800cb1c:	af00      	add	r7, sp, #0
 800cb1e:	4603      	mov	r3, r0
 800cb20:	6039      	str	r1, [r7, #0]
 800cb22:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800cb24:	683b      	ldr	r3, [r7, #0]
 800cb26:	2204      	movs	r2, #4
 800cb28:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800cb2a:	4b03      	ldr	r3, [pc, #12]	; (800cb38 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800cb2c:	4618      	mov	r0, r3
 800cb2e:	370c      	adds	r7, #12
 800cb30:	46bd      	mov	sp, r7
 800cb32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb36:	4770      	bx	lr
 800cb38:	20000170 	.word	0x20000170

0800cb3c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cb3c:	b580      	push	{r7, lr}
 800cb3e:	b082      	sub	sp, #8
 800cb40:	af00      	add	r7, sp, #0
 800cb42:	4603      	mov	r3, r0
 800cb44:	6039      	str	r1, [r7, #0]
 800cb46:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800cb48:	79fb      	ldrb	r3, [r7, #7]
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d105      	bne.n	800cb5a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800cb4e:	683a      	ldr	r2, [r7, #0]
 800cb50:	4907      	ldr	r1, [pc, #28]	; (800cb70 <USBD_FS_ProductStrDescriptor+0x34>)
 800cb52:	4808      	ldr	r0, [pc, #32]	; (800cb74 <USBD_FS_ProductStrDescriptor+0x38>)
 800cb54:	f7fc f9bc 	bl	8008ed0 <USBD_GetString>
 800cb58:	e004      	b.n	800cb64 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800cb5a:	683a      	ldr	r2, [r7, #0]
 800cb5c:	4904      	ldr	r1, [pc, #16]	; (800cb70 <USBD_FS_ProductStrDescriptor+0x34>)
 800cb5e:	4805      	ldr	r0, [pc, #20]	; (800cb74 <USBD_FS_ProductStrDescriptor+0x38>)
 800cb60:	f7fc f9b6 	bl	8008ed0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800cb64:	4b02      	ldr	r3, [pc, #8]	; (800cb70 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800cb66:	4618      	mov	r0, r3
 800cb68:	3708      	adds	r7, #8
 800cb6a:	46bd      	mov	sp, r7
 800cb6c:	bd80      	pop	{r7, pc}
 800cb6e:	bf00      	nop
 800cb70:	2000ab88 	.word	0x2000ab88
 800cb74:	0800de90 	.word	0x0800de90

0800cb78 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cb78:	b580      	push	{r7, lr}
 800cb7a:	b082      	sub	sp, #8
 800cb7c:	af00      	add	r7, sp, #0
 800cb7e:	4603      	mov	r3, r0
 800cb80:	6039      	str	r1, [r7, #0]
 800cb82:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800cb84:	683a      	ldr	r2, [r7, #0]
 800cb86:	4904      	ldr	r1, [pc, #16]	; (800cb98 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800cb88:	4804      	ldr	r0, [pc, #16]	; (800cb9c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800cb8a:	f7fc f9a1 	bl	8008ed0 <USBD_GetString>
  return USBD_StrDesc;
 800cb8e:	4b02      	ldr	r3, [pc, #8]	; (800cb98 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800cb90:	4618      	mov	r0, r3
 800cb92:	3708      	adds	r7, #8
 800cb94:	46bd      	mov	sp, r7
 800cb96:	bd80      	pop	{r7, pc}
 800cb98:	2000ab88 	.word	0x2000ab88
 800cb9c:	0800dea8 	.word	0x0800dea8

0800cba0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cba0:	b580      	push	{r7, lr}
 800cba2:	b082      	sub	sp, #8
 800cba4:	af00      	add	r7, sp, #0
 800cba6:	4603      	mov	r3, r0
 800cba8:	6039      	str	r1, [r7, #0]
 800cbaa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800cbac:	683b      	ldr	r3, [r7, #0]
 800cbae:	221a      	movs	r2, #26
 800cbb0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800cbb2:	f000 f855 	bl	800cc60 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800cbb6:	4b02      	ldr	r3, [pc, #8]	; (800cbc0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800cbb8:	4618      	mov	r0, r3
 800cbba:	3708      	adds	r7, #8
 800cbbc:	46bd      	mov	sp, r7
 800cbbe:	bd80      	pop	{r7, pc}
 800cbc0:	20000174 	.word	0x20000174

0800cbc4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cbc4:	b580      	push	{r7, lr}
 800cbc6:	b082      	sub	sp, #8
 800cbc8:	af00      	add	r7, sp, #0
 800cbca:	4603      	mov	r3, r0
 800cbcc:	6039      	str	r1, [r7, #0]
 800cbce:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800cbd0:	79fb      	ldrb	r3, [r7, #7]
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	d105      	bne.n	800cbe2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800cbd6:	683a      	ldr	r2, [r7, #0]
 800cbd8:	4907      	ldr	r1, [pc, #28]	; (800cbf8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800cbda:	4808      	ldr	r0, [pc, #32]	; (800cbfc <USBD_FS_ConfigStrDescriptor+0x38>)
 800cbdc:	f7fc f978 	bl	8008ed0 <USBD_GetString>
 800cbe0:	e004      	b.n	800cbec <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800cbe2:	683a      	ldr	r2, [r7, #0]
 800cbe4:	4904      	ldr	r1, [pc, #16]	; (800cbf8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800cbe6:	4805      	ldr	r0, [pc, #20]	; (800cbfc <USBD_FS_ConfigStrDescriptor+0x38>)
 800cbe8:	f7fc f972 	bl	8008ed0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800cbec:	4b02      	ldr	r3, [pc, #8]	; (800cbf8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800cbee:	4618      	mov	r0, r3
 800cbf0:	3708      	adds	r7, #8
 800cbf2:	46bd      	mov	sp, r7
 800cbf4:	bd80      	pop	{r7, pc}
 800cbf6:	bf00      	nop
 800cbf8:	2000ab88 	.word	0x2000ab88
 800cbfc:	0800debc 	.word	0x0800debc

0800cc00 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cc00:	b580      	push	{r7, lr}
 800cc02:	b082      	sub	sp, #8
 800cc04:	af00      	add	r7, sp, #0
 800cc06:	4603      	mov	r3, r0
 800cc08:	6039      	str	r1, [r7, #0]
 800cc0a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800cc0c:	79fb      	ldrb	r3, [r7, #7]
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	d105      	bne.n	800cc1e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800cc12:	683a      	ldr	r2, [r7, #0]
 800cc14:	4907      	ldr	r1, [pc, #28]	; (800cc34 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800cc16:	4808      	ldr	r0, [pc, #32]	; (800cc38 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800cc18:	f7fc f95a 	bl	8008ed0 <USBD_GetString>
 800cc1c:	e004      	b.n	800cc28 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800cc1e:	683a      	ldr	r2, [r7, #0]
 800cc20:	4904      	ldr	r1, [pc, #16]	; (800cc34 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800cc22:	4805      	ldr	r0, [pc, #20]	; (800cc38 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800cc24:	f7fc f954 	bl	8008ed0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800cc28:	4b02      	ldr	r3, [pc, #8]	; (800cc34 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800cc2a:	4618      	mov	r0, r3
 800cc2c:	3708      	adds	r7, #8
 800cc2e:	46bd      	mov	sp, r7
 800cc30:	bd80      	pop	{r7, pc}
 800cc32:	bf00      	nop
 800cc34:	2000ab88 	.word	0x2000ab88
 800cc38:	0800dec8 	.word	0x0800dec8

0800cc3c <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cc3c:	b480      	push	{r7}
 800cc3e:	b083      	sub	sp, #12
 800cc40:	af00      	add	r7, sp, #0
 800cc42:	4603      	mov	r3, r0
 800cc44:	6039      	str	r1, [r7, #0]
 800cc46:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800cc48:	683b      	ldr	r3, [r7, #0]
 800cc4a:	220c      	movs	r2, #12
 800cc4c:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800cc4e:	4b03      	ldr	r3, [pc, #12]	; (800cc5c <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800cc50:	4618      	mov	r0, r3
 800cc52:	370c      	adds	r7, #12
 800cc54:	46bd      	mov	sp, r7
 800cc56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc5a:	4770      	bx	lr
 800cc5c:	20000164 	.word	0x20000164

0800cc60 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 800cc60:	b580      	push	{r7, lr}
 800cc62:	b084      	sub	sp, #16
 800cc64:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800cc66:	4b0f      	ldr	r3, [pc, #60]	; (800cca4 <Get_SerialNum+0x44>)
 800cc68:	681b      	ldr	r3, [r3, #0]
 800cc6a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800cc6c:	4b0e      	ldr	r3, [pc, #56]	; (800cca8 <Get_SerialNum+0x48>)
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800cc72:	4b0e      	ldr	r3, [pc, #56]	; (800ccac <Get_SerialNum+0x4c>)
 800cc74:	681b      	ldr	r3, [r3, #0]
 800cc76:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800cc78:	68fa      	ldr	r2, [r7, #12]
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	4413      	add	r3, r2
 800cc7e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800cc80:	68fb      	ldr	r3, [r7, #12]
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d009      	beq.n	800cc9a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800cc86:	2208      	movs	r2, #8
 800cc88:	4909      	ldr	r1, [pc, #36]	; (800ccb0 <Get_SerialNum+0x50>)
 800cc8a:	68f8      	ldr	r0, [r7, #12]
 800cc8c:	f000 f814 	bl	800ccb8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800cc90:	2204      	movs	r2, #4
 800cc92:	4908      	ldr	r1, [pc, #32]	; (800ccb4 <Get_SerialNum+0x54>)
 800cc94:	68b8      	ldr	r0, [r7, #8]
 800cc96:	f000 f80f 	bl	800ccb8 <IntToUnicode>
  }
}
 800cc9a:	bf00      	nop
 800cc9c:	3710      	adds	r7, #16
 800cc9e:	46bd      	mov	sp, r7
 800cca0:	bd80      	pop	{r7, pc}
 800cca2:	bf00      	nop
 800cca4:	1fff7590 	.word	0x1fff7590
 800cca8:	1fff7594 	.word	0x1fff7594
 800ccac:	1fff7598 	.word	0x1fff7598
 800ccb0:	20000176 	.word	0x20000176
 800ccb4:	20000186 	.word	0x20000186

0800ccb8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800ccb8:	b480      	push	{r7}
 800ccba:	b087      	sub	sp, #28
 800ccbc:	af00      	add	r7, sp, #0
 800ccbe:	60f8      	str	r0, [r7, #12]
 800ccc0:	60b9      	str	r1, [r7, #8]
 800ccc2:	4613      	mov	r3, r2
 800ccc4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800ccc6:	2300      	movs	r3, #0
 800ccc8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800ccca:	2300      	movs	r3, #0
 800cccc:	75fb      	strb	r3, [r7, #23]
 800ccce:	e027      	b.n	800cd20 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	0f1b      	lsrs	r3, r3, #28
 800ccd4:	2b09      	cmp	r3, #9
 800ccd6:	d80b      	bhi.n	800ccf0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800ccd8:	68fb      	ldr	r3, [r7, #12]
 800ccda:	0f1b      	lsrs	r3, r3, #28
 800ccdc:	b2da      	uxtb	r2, r3
 800ccde:	7dfb      	ldrb	r3, [r7, #23]
 800cce0:	005b      	lsls	r3, r3, #1
 800cce2:	4619      	mov	r1, r3
 800cce4:	68bb      	ldr	r3, [r7, #8]
 800cce6:	440b      	add	r3, r1
 800cce8:	3230      	adds	r2, #48	; 0x30
 800ccea:	b2d2      	uxtb	r2, r2
 800ccec:	701a      	strb	r2, [r3, #0]
 800ccee:	e00a      	b.n	800cd06 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ccf0:	68fb      	ldr	r3, [r7, #12]
 800ccf2:	0f1b      	lsrs	r3, r3, #28
 800ccf4:	b2da      	uxtb	r2, r3
 800ccf6:	7dfb      	ldrb	r3, [r7, #23]
 800ccf8:	005b      	lsls	r3, r3, #1
 800ccfa:	4619      	mov	r1, r3
 800ccfc:	68bb      	ldr	r3, [r7, #8]
 800ccfe:	440b      	add	r3, r1
 800cd00:	3237      	adds	r2, #55	; 0x37
 800cd02:	b2d2      	uxtb	r2, r2
 800cd04:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800cd06:	68fb      	ldr	r3, [r7, #12]
 800cd08:	011b      	lsls	r3, r3, #4
 800cd0a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800cd0c:	7dfb      	ldrb	r3, [r7, #23]
 800cd0e:	005b      	lsls	r3, r3, #1
 800cd10:	3301      	adds	r3, #1
 800cd12:	68ba      	ldr	r2, [r7, #8]
 800cd14:	4413      	add	r3, r2
 800cd16:	2200      	movs	r2, #0
 800cd18:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800cd1a:	7dfb      	ldrb	r3, [r7, #23]
 800cd1c:	3301      	adds	r3, #1
 800cd1e:	75fb      	strb	r3, [r7, #23]
 800cd20:	7dfa      	ldrb	r2, [r7, #23]
 800cd22:	79fb      	ldrb	r3, [r7, #7]
 800cd24:	429a      	cmp	r2, r3
 800cd26:	d3d3      	bcc.n	800ccd0 <IntToUnicode+0x18>
  }
}
 800cd28:	bf00      	nop
 800cd2a:	371c      	adds	r7, #28
 800cd2c:	46bd      	mov	sp, r7
 800cd2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd32:	4770      	bx	lr

0800cd34 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800cd34:	b580      	push	{r7, lr}
 800cd36:	b084      	sub	sp, #16
 800cd38:	af00      	add	r7, sp, #0
 800cd3a:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	4a0d      	ldr	r2, [pc, #52]	; (800cd78 <HAL_PCD_MspInit+0x44>)
 800cd42:	4293      	cmp	r3, r2
 800cd44:	d113      	bne.n	800cd6e <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800cd46:	4b0d      	ldr	r3, [pc, #52]	; (800cd7c <HAL_PCD_MspInit+0x48>)
 800cd48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cd4a:	4a0c      	ldr	r2, [pc, #48]	; (800cd7c <HAL_PCD_MspInit+0x48>)
 800cd4c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800cd50:	6593      	str	r3, [r2, #88]	; 0x58
 800cd52:	4b0a      	ldr	r3, [pc, #40]	; (800cd7c <HAL_PCD_MspInit+0x48>)
 800cd54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cd56:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800cd5a:	60fb      	str	r3, [r7, #12]
 800cd5c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_IRQn, 5, 0);
 800cd5e:	2200      	movs	r2, #0
 800cd60:	2105      	movs	r1, #5
 800cd62:	2043      	movs	r0, #67	; 0x43
 800cd64:	f7f5 fcac 	bl	80026c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 800cd68:	2043      	movs	r0, #67	; 0x43
 800cd6a:	f7f5 fcc5 	bl	80026f8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800cd6e:	bf00      	nop
 800cd70:	3710      	adds	r7, #16
 800cd72:	46bd      	mov	sp, r7
 800cd74:	bd80      	pop	{r7, pc}
 800cd76:	bf00      	nop
 800cd78:	40006800 	.word	0x40006800
 800cd7c:	40021000 	.word	0x40021000

0800cd80 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cd80:	b580      	push	{r7, lr}
 800cd82:	b082      	sub	sp, #8
 800cd84:	af00      	add	r7, sp, #0
 800cd86:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	f8d3 2270 	ldr.w	r2, [r3, #624]	; 0x270
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	f503 730c 	add.w	r3, r3, #560	; 0x230
 800cd94:	4619      	mov	r1, r3
 800cd96:	4610      	mov	r0, r2
 800cd98:	f7fb f9cc 	bl	8008134 <USBD_LL_SetupStage>
}
 800cd9c:	bf00      	nop
 800cd9e:	3708      	adds	r7, #8
 800cda0:	46bd      	mov	sp, r7
 800cda2:	bd80      	pop	{r7, pc}

0800cda4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cda4:	b580      	push	{r7, lr}
 800cda6:	b082      	sub	sp, #8
 800cda8:	af00      	add	r7, sp, #0
 800cdaa:	6078      	str	r0, [r7, #4]
 800cdac:	460b      	mov	r3, r1
 800cdae:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	f8d3 0270 	ldr.w	r0, [r3, #624]	; 0x270
 800cdb6:	78fb      	ldrb	r3, [r7, #3]
 800cdb8:	687a      	ldr	r2, [r7, #4]
 800cdba:	015b      	lsls	r3, r3, #5
 800cdbc:	4413      	add	r3, r2
 800cdbe:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 800cdc2:	681a      	ldr	r2, [r3, #0]
 800cdc4:	78fb      	ldrb	r3, [r7, #3]
 800cdc6:	4619      	mov	r1, r3
 800cdc8:	f7fb f9ff 	bl	80081ca <USBD_LL_DataOutStage>
}
 800cdcc:	bf00      	nop
 800cdce:	3708      	adds	r7, #8
 800cdd0:	46bd      	mov	sp, r7
 800cdd2:	bd80      	pop	{r7, pc}

0800cdd4 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cdd4:	b580      	push	{r7, lr}
 800cdd6:	b082      	sub	sp, #8
 800cdd8:	af00      	add	r7, sp, #0
 800cdda:	6078      	str	r0, [r7, #4]
 800cddc:	460b      	mov	r3, r1
 800cdde:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	f8d3 0270 	ldr.w	r0, [r3, #624]	; 0x270
 800cde6:	78fb      	ldrb	r3, [r7, #3]
 800cde8:	687a      	ldr	r2, [r7, #4]
 800cdea:	015b      	lsls	r3, r3, #5
 800cdec:	4413      	add	r3, r2
 800cdee:	333c      	adds	r3, #60	; 0x3c
 800cdf0:	681a      	ldr	r2, [r3, #0]
 800cdf2:	78fb      	ldrb	r3, [r7, #3]
 800cdf4:	4619      	mov	r1, r3
 800cdf6:	f7fb fa59 	bl	80082ac <USBD_LL_DataInStage>
}
 800cdfa:	bf00      	nop
 800cdfc:	3708      	adds	r7, #8
 800cdfe:	46bd      	mov	sp, r7
 800ce00:	bd80      	pop	{r7, pc}

0800ce02 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ce02:	b580      	push	{r7, lr}
 800ce04:	b082      	sub	sp, #8
 800ce06:	af00      	add	r7, sp, #0
 800ce08:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800ce10:	4618      	mov	r0, r3
 800ce12:	f7fb fb67 	bl	80084e4 <USBD_LL_SOF>
}
 800ce16:	bf00      	nop
 800ce18:	3708      	adds	r7, #8
 800ce1a:	46bd      	mov	sp, r7
 800ce1c:	bd80      	pop	{r7, pc}

0800ce1e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 800ce1e:	b580      	push	{r7, lr}
 800ce20:	b084      	sub	sp, #16
 800ce22:	af00      	add	r7, sp, #0
 800ce24:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ce26:	2301      	movs	r3, #1
 800ce28:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	689b      	ldr	r3, [r3, #8]
 800ce2e:	2b02      	cmp	r3, #2
 800ce30:	d001      	beq.n	800ce36 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800ce32:	f7f4 f95b 	bl	80010ec <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800ce3c:	7bfa      	ldrb	r2, [r7, #15]
 800ce3e:	4611      	mov	r1, r2
 800ce40:	4618      	mov	r0, r3
 800ce42:	f7fb fb19 	bl	8008478 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800ce4c:	4618      	mov	r0, r3
 800ce4e:	f7fb fad2 	bl	80083f6 <USBD_LL_Reset>
}
 800ce52:	bf00      	nop
 800ce54:	3710      	adds	r7, #16
 800ce56:	46bd      	mov	sp, r7
 800ce58:	bd80      	pop	{r7, pc}
	...

0800ce5c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ce5c:	b580      	push	{r7, lr}
 800ce5e:	b082      	sub	sp, #8
 800ce60:	af00      	add	r7, sp, #0
 800ce62:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800ce6a:	4618      	mov	r0, r3
 800ce6c:	f7fb fb14 	bl	8008498 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	699b      	ldr	r3, [r3, #24]
 800ce74:	2b00      	cmp	r3, #0
 800ce76:	d005      	beq.n	800ce84 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ce78:	4b04      	ldr	r3, [pc, #16]	; (800ce8c <HAL_PCD_SuspendCallback+0x30>)
 800ce7a:	691b      	ldr	r3, [r3, #16]
 800ce7c:	4a03      	ldr	r2, [pc, #12]	; (800ce8c <HAL_PCD_SuspendCallback+0x30>)
 800ce7e:	f043 0306 	orr.w	r3, r3, #6
 800ce82:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800ce84:	bf00      	nop
 800ce86:	3708      	adds	r7, #8
 800ce88:	46bd      	mov	sp, r7
 800ce8a:	bd80      	pop	{r7, pc}
 800ce8c:	e000ed00 	.word	0xe000ed00

0800ce90 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ce90:	b580      	push	{r7, lr}
 800ce92:	b082      	sub	sp, #8
 800ce94:	af00      	add	r7, sp, #0
 800ce96:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	699b      	ldr	r3, [r3, #24]
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	d007      	beq.n	800ceb0 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800cea0:	4b08      	ldr	r3, [pc, #32]	; (800cec4 <HAL_PCD_ResumeCallback+0x34>)
 800cea2:	691b      	ldr	r3, [r3, #16]
 800cea4:	4a07      	ldr	r2, [pc, #28]	; (800cec4 <HAL_PCD_ResumeCallback+0x34>)
 800cea6:	f023 0306 	bic.w	r3, r3, #6
 800ceaa:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800ceac:	f000 fab2 	bl	800d414 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800ceb6:	4618      	mov	r0, r3
 800ceb8:	f7fb fb03 	bl	80084c2 <USBD_LL_Resume>
}
 800cebc:	bf00      	nop
 800cebe:	3708      	adds	r7, #8
 800cec0:	46bd      	mov	sp, r7
 800cec2:	bd80      	pop	{r7, pc}
 800cec4:	e000ed00 	.word	0xe000ed00

0800cec8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800cec8:	b580      	push	{r7, lr}
 800ceca:	b082      	sub	sp, #8
 800cecc:	af00      	add	r7, sp, #0
 800cece:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Enable USB power on Pwrctrl CR2 register. */
  HAL_PWREx_EnableVddUSB();
 800ced0:	f7f7 fa52 	bl	8004378 <HAL_PWREx_EnableVddUSB>
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800ced4:	4a2b      	ldr	r2, [pc, #172]	; (800cf84 <USBD_LL_Init+0xbc>)
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	f8c2 3270 	str.w	r3, [r2, #624]	; 0x270
  pdev->pData = &hpcd_USB_FS;
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	4a29      	ldr	r2, [pc, #164]	; (800cf84 <USBD_LL_Init+0xbc>)
 800cee0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  hpcd_USB_FS.Instance = USB;
 800cee4:	4b27      	ldr	r3, [pc, #156]	; (800cf84 <USBD_LL_Init+0xbc>)
 800cee6:	4a28      	ldr	r2, [pc, #160]	; (800cf88 <USBD_LL_Init+0xc0>)
 800cee8:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800ceea:	4b26      	ldr	r3, [pc, #152]	; (800cf84 <USBD_LL_Init+0xbc>)
 800ceec:	2208      	movs	r2, #8
 800ceee:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800cef0:	4b24      	ldr	r3, [pc, #144]	; (800cf84 <USBD_LL_Init+0xbc>)
 800cef2:	2202      	movs	r2, #2
 800cef4:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800cef6:	4b23      	ldr	r3, [pc, #140]	; (800cf84 <USBD_LL_Init+0xbc>)
 800cef8:	2202      	movs	r2, #2
 800cefa:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800cefc:	4b21      	ldr	r3, [pc, #132]	; (800cf84 <USBD_LL_Init+0xbc>)
 800cefe:	2200      	movs	r2, #0
 800cf00:	615a      	str	r2, [r3, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800cf02:	4b20      	ldr	r3, [pc, #128]	; (800cf84 <USBD_LL_Init+0xbc>)
 800cf04:	2200      	movs	r2, #0
 800cf06:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800cf08:	4b1e      	ldr	r3, [pc, #120]	; (800cf84 <USBD_LL_Init+0xbc>)
 800cf0a:	2200      	movs	r2, #0
 800cf0c:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800cf0e:	4b1d      	ldr	r3, [pc, #116]	; (800cf84 <USBD_LL_Init+0xbc>)
 800cf10:	2200      	movs	r2, #0
 800cf12:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800cf14:	481b      	ldr	r0, [pc, #108]	; (800cf84 <USBD_LL_Init+0xbc>)
 800cf16:	f7f6 fa80 	bl	800341a <HAL_PCD_Init>
 800cf1a:	4603      	mov	r3, r0
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	d001      	beq.n	800cf24 <USBD_LL_Init+0x5c>
  {
    Error_Handler( );
 800cf20:	f7f4 f8e4 	bl	80010ec <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 800cf2a:	2318      	movs	r3, #24
 800cf2c:	2200      	movs	r2, #0
 800cf2e:	2100      	movs	r1, #0
 800cf30:	f7f7 f956 	bl	80041e0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 800cf3a:	2358      	movs	r3, #88	; 0x58
 800cf3c:	2200      	movs	r2, #0
 800cf3e:	2180      	movs	r1, #128	; 0x80
 800cf40:	f7f7 f94e 	bl	80041e0 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 800cf4a:	23c0      	movs	r3, #192	; 0xc0
 800cf4c:	2200      	movs	r2, #0
 800cf4e:	2181      	movs	r1, #129	; 0x81
 800cf50:	f7f7 f946 	bl	80041e0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 800cf5a:	f44f 7388 	mov.w	r3, #272	; 0x110
 800cf5e:	2200      	movs	r2, #0
 800cf60:	2101      	movs	r1, #1
 800cf62:	f7f7 f93d 	bl	80041e0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 800cf6c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800cf70:	2200      	movs	r2, #0
 800cf72:	2182      	movs	r1, #130	; 0x82
 800cf74:	f7f7 f934 	bl	80041e0 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800cf78:	2300      	movs	r3, #0
}
 800cf7a:	4618      	mov	r0, r3
 800cf7c:	3708      	adds	r7, #8
 800cf7e:	46bd      	mov	sp, r7
 800cf80:	bd80      	pop	{r7, pc}
 800cf82:	bf00      	nop
 800cf84:	2000ad88 	.word	0x2000ad88
 800cf88:	40006800 	.word	0x40006800

0800cf8c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800cf8c:	b580      	push	{r7, lr}
 800cf8e:	b084      	sub	sp, #16
 800cf90:	af00      	add	r7, sp, #0
 800cf92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cf94:	2300      	movs	r3, #0
 800cf96:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cf98:	2300      	movs	r3, #0
 800cf9a:	73fb      	strb	r3, [r7, #15]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800cfa2:	4618      	mov	r0, r3
 800cfa4:	f7f6 fb21 	bl	80035ea <HAL_PCD_Start>
 800cfa8:	4603      	mov	r3, r0
 800cfaa:	73bb      	strb	r3, [r7, #14]
     
  switch (hal_status) {
 800cfac:	7bbb      	ldrb	r3, [r7, #14]
 800cfae:	2b03      	cmp	r3, #3
 800cfb0:	d816      	bhi.n	800cfe0 <USBD_LL_Start+0x54>
 800cfb2:	a201      	add	r2, pc, #4	; (adr r2, 800cfb8 <USBD_LL_Start+0x2c>)
 800cfb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cfb8:	0800cfc9 	.word	0x0800cfc9
 800cfbc:	0800cfcf 	.word	0x0800cfcf
 800cfc0:	0800cfd5 	.word	0x0800cfd5
 800cfc4:	0800cfdb 	.word	0x0800cfdb
    case HAL_OK :
      usb_status = USBD_OK;
 800cfc8:	2300      	movs	r3, #0
 800cfca:	73fb      	strb	r3, [r7, #15]
    break;
 800cfcc:	e00b      	b.n	800cfe6 <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800cfce:	2302      	movs	r3, #2
 800cfd0:	73fb      	strb	r3, [r7, #15]
    break;
 800cfd2:	e008      	b.n	800cfe6 <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800cfd4:	2301      	movs	r3, #1
 800cfd6:	73fb      	strb	r3, [r7, #15]
    break;
 800cfd8:	e005      	b.n	800cfe6 <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800cfda:	2302      	movs	r3, #2
 800cfdc:	73fb      	strb	r3, [r7, #15]
    break;
 800cfde:	e002      	b.n	800cfe6 <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 800cfe0:	2302      	movs	r3, #2
 800cfe2:	73fb      	strb	r3, [r7, #15]
    break;
 800cfe4:	bf00      	nop
  }
  return usb_status;
 800cfe6:	7bfb      	ldrb	r3, [r7, #15]
}
 800cfe8:	4618      	mov	r0, r3
 800cfea:	3710      	adds	r7, #16
 800cfec:	46bd      	mov	sp, r7
 800cfee:	bd80      	pop	{r7, pc}

0800cff0 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800cff0:	b580      	push	{r7, lr}
 800cff2:	b084      	sub	sp, #16
 800cff4:	af00      	add	r7, sp, #0
 800cff6:	6078      	str	r0, [r7, #4]
 800cff8:	4608      	mov	r0, r1
 800cffa:	4611      	mov	r1, r2
 800cffc:	461a      	mov	r2, r3
 800cffe:	4603      	mov	r3, r0
 800d000:	70fb      	strb	r3, [r7, #3]
 800d002:	460b      	mov	r3, r1
 800d004:	70bb      	strb	r3, [r7, #2]
 800d006:	4613      	mov	r3, r2
 800d008:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d00a:	2300      	movs	r3, #0
 800d00c:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d00e:	2300      	movs	r3, #0
 800d010:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 800d018:	78bb      	ldrb	r3, [r7, #2]
 800d01a:	883a      	ldrh	r2, [r7, #0]
 800d01c:	78f9      	ldrb	r1, [r7, #3]
 800d01e:	f7f6 fc84 	bl	800392a <HAL_PCD_EP_Open>
 800d022:	4603      	mov	r3, r0
 800d024:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800d026:	7bbb      	ldrb	r3, [r7, #14]
 800d028:	2b03      	cmp	r3, #3
 800d02a:	d817      	bhi.n	800d05c <USBD_LL_OpenEP+0x6c>
 800d02c:	a201      	add	r2, pc, #4	; (adr r2, 800d034 <USBD_LL_OpenEP+0x44>)
 800d02e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d032:	bf00      	nop
 800d034:	0800d045 	.word	0x0800d045
 800d038:	0800d04b 	.word	0x0800d04b
 800d03c:	0800d051 	.word	0x0800d051
 800d040:	0800d057 	.word	0x0800d057
    case HAL_OK :
      usb_status = USBD_OK;
 800d044:	2300      	movs	r3, #0
 800d046:	73fb      	strb	r3, [r7, #15]
    break;
 800d048:	e00b      	b.n	800d062 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d04a:	2302      	movs	r3, #2
 800d04c:	73fb      	strb	r3, [r7, #15]
    break;
 800d04e:	e008      	b.n	800d062 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d050:	2301      	movs	r3, #1
 800d052:	73fb      	strb	r3, [r7, #15]
    break;
 800d054:	e005      	b.n	800d062 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d056:	2302      	movs	r3, #2
 800d058:	73fb      	strb	r3, [r7, #15]
    break;
 800d05a:	e002      	b.n	800d062 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 800d05c:	2302      	movs	r3, #2
 800d05e:	73fb      	strb	r3, [r7, #15]
    break;
 800d060:	bf00      	nop
  }
  return usb_status;
 800d062:	7bfb      	ldrb	r3, [r7, #15]
}
 800d064:	4618      	mov	r0, r3
 800d066:	3710      	adds	r7, #16
 800d068:	46bd      	mov	sp, r7
 800d06a:	bd80      	pop	{r7, pc}

0800d06c <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d06c:	b580      	push	{r7, lr}
 800d06e:	b084      	sub	sp, #16
 800d070:	af00      	add	r7, sp, #0
 800d072:	6078      	str	r0, [r7, #4]
 800d074:	460b      	mov	r3, r1
 800d076:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d078:	2300      	movs	r3, #0
 800d07a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d07c:	2300      	movs	r3, #0
 800d07e:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800d086:	78fa      	ldrb	r2, [r7, #3]
 800d088:	4611      	mov	r1, r2
 800d08a:	4618      	mov	r0, r3
 800d08c:	f7f6 fcad 	bl	80039ea <HAL_PCD_EP_Close>
 800d090:	4603      	mov	r3, r0
 800d092:	73bb      	strb	r3, [r7, #14]
      
  switch (hal_status) {
 800d094:	7bbb      	ldrb	r3, [r7, #14]
 800d096:	2b03      	cmp	r3, #3
 800d098:	d816      	bhi.n	800d0c8 <USBD_LL_CloseEP+0x5c>
 800d09a:	a201      	add	r2, pc, #4	; (adr r2, 800d0a0 <USBD_LL_CloseEP+0x34>)
 800d09c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d0a0:	0800d0b1 	.word	0x0800d0b1
 800d0a4:	0800d0b7 	.word	0x0800d0b7
 800d0a8:	0800d0bd 	.word	0x0800d0bd
 800d0ac:	0800d0c3 	.word	0x0800d0c3
    case HAL_OK :
      usb_status = USBD_OK;
 800d0b0:	2300      	movs	r3, #0
 800d0b2:	73fb      	strb	r3, [r7, #15]
    break;
 800d0b4:	e00b      	b.n	800d0ce <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d0b6:	2302      	movs	r3, #2
 800d0b8:	73fb      	strb	r3, [r7, #15]
    break;
 800d0ba:	e008      	b.n	800d0ce <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d0bc:	2301      	movs	r3, #1
 800d0be:	73fb      	strb	r3, [r7, #15]
    break;
 800d0c0:	e005      	b.n	800d0ce <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d0c2:	2302      	movs	r3, #2
 800d0c4:	73fb      	strb	r3, [r7, #15]
    break;
 800d0c6:	e002      	b.n	800d0ce <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800d0c8:	2302      	movs	r3, #2
 800d0ca:	73fb      	strb	r3, [r7, #15]
    break;
 800d0cc:	bf00      	nop
  }
  return usb_status;  
 800d0ce:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0d0:	4618      	mov	r0, r3
 800d0d2:	3710      	adds	r7, #16
 800d0d4:	46bd      	mov	sp, r7
 800d0d6:	bd80      	pop	{r7, pc}

0800d0d8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d0d8:	b580      	push	{r7, lr}
 800d0da:	b084      	sub	sp, #16
 800d0dc:	af00      	add	r7, sp, #0
 800d0de:	6078      	str	r0, [r7, #4]
 800d0e0:	460b      	mov	r3, r1
 800d0e2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d0e4:	2300      	movs	r3, #0
 800d0e6:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d0e8:	2300      	movs	r3, #0
 800d0ea:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800d0f2:	78fa      	ldrb	r2, [r7, #3]
 800d0f4:	4611      	mov	r1, r2
 800d0f6:	4618      	mov	r0, r3
 800d0f8:	f7f6 fd41 	bl	8003b7e <HAL_PCD_EP_SetStall>
 800d0fc:	4603      	mov	r3, r0
 800d0fe:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800d100:	7bbb      	ldrb	r3, [r7, #14]
 800d102:	2b03      	cmp	r3, #3
 800d104:	d816      	bhi.n	800d134 <USBD_LL_StallEP+0x5c>
 800d106:	a201      	add	r2, pc, #4	; (adr r2, 800d10c <USBD_LL_StallEP+0x34>)
 800d108:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d10c:	0800d11d 	.word	0x0800d11d
 800d110:	0800d123 	.word	0x0800d123
 800d114:	0800d129 	.word	0x0800d129
 800d118:	0800d12f 	.word	0x0800d12f
    case HAL_OK :
      usb_status = USBD_OK;
 800d11c:	2300      	movs	r3, #0
 800d11e:	73fb      	strb	r3, [r7, #15]
    break;
 800d120:	e00b      	b.n	800d13a <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d122:	2302      	movs	r3, #2
 800d124:	73fb      	strb	r3, [r7, #15]
    break;
 800d126:	e008      	b.n	800d13a <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d128:	2301      	movs	r3, #1
 800d12a:	73fb      	strb	r3, [r7, #15]
    break;
 800d12c:	e005      	b.n	800d13a <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d12e:	2302      	movs	r3, #2
 800d130:	73fb      	strb	r3, [r7, #15]
    break;
 800d132:	e002      	b.n	800d13a <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800d134:	2302      	movs	r3, #2
 800d136:	73fb      	strb	r3, [r7, #15]
    break;
 800d138:	bf00      	nop
  }
  return usb_status;  
 800d13a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d13c:	4618      	mov	r0, r3
 800d13e:	3710      	adds	r7, #16
 800d140:	46bd      	mov	sp, r7
 800d142:	bd80      	pop	{r7, pc}

0800d144 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d144:	b580      	push	{r7, lr}
 800d146:	b084      	sub	sp, #16
 800d148:	af00      	add	r7, sp, #0
 800d14a:	6078      	str	r0, [r7, #4]
 800d14c:	460b      	mov	r3, r1
 800d14e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d150:	2300      	movs	r3, #0
 800d152:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d154:	2300      	movs	r3, #0
 800d156:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800d15e:	78fa      	ldrb	r2, [r7, #3]
 800d160:	4611      	mov	r1, r2
 800d162:	4618      	mov	r0, r3
 800d164:	f7f6 fd65 	bl	8003c32 <HAL_PCD_EP_ClrStall>
 800d168:	4603      	mov	r3, r0
 800d16a:	73bb      	strb	r3, [r7, #14]
     
  switch (hal_status) {
 800d16c:	7bbb      	ldrb	r3, [r7, #14]
 800d16e:	2b03      	cmp	r3, #3
 800d170:	d816      	bhi.n	800d1a0 <USBD_LL_ClearStallEP+0x5c>
 800d172:	a201      	add	r2, pc, #4	; (adr r2, 800d178 <USBD_LL_ClearStallEP+0x34>)
 800d174:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d178:	0800d189 	.word	0x0800d189
 800d17c:	0800d18f 	.word	0x0800d18f
 800d180:	0800d195 	.word	0x0800d195
 800d184:	0800d19b 	.word	0x0800d19b
    case HAL_OK :
      usb_status = USBD_OK;
 800d188:	2300      	movs	r3, #0
 800d18a:	73fb      	strb	r3, [r7, #15]
    break;
 800d18c:	e00b      	b.n	800d1a6 <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d18e:	2302      	movs	r3, #2
 800d190:	73fb      	strb	r3, [r7, #15]
    break;
 800d192:	e008      	b.n	800d1a6 <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d194:	2301      	movs	r3, #1
 800d196:	73fb      	strb	r3, [r7, #15]
    break;
 800d198:	e005      	b.n	800d1a6 <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d19a:	2302      	movs	r3, #2
 800d19c:	73fb      	strb	r3, [r7, #15]
    break;
 800d19e:	e002      	b.n	800d1a6 <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800d1a0:	2302      	movs	r3, #2
 800d1a2:	73fb      	strb	r3, [r7, #15]
    break;
 800d1a4:	bf00      	nop
  }
  return usb_status; 
 800d1a6:	7bfb      	ldrb	r3, [r7, #15]
}
 800d1a8:	4618      	mov	r0, r3
 800d1aa:	3710      	adds	r7, #16
 800d1ac:	46bd      	mov	sp, r7
 800d1ae:	bd80      	pop	{r7, pc}

0800d1b0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d1b0:	b480      	push	{r7}
 800d1b2:	b085      	sub	sp, #20
 800d1b4:	af00      	add	r7, sp, #0
 800d1b6:	6078      	str	r0, [r7, #4]
 800d1b8:	460b      	mov	r3, r1
 800d1ba:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800d1c2:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 800d1c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	da08      	bge.n	800d1de <USBD_LL_IsStallEP+0x2e>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 800d1cc:	78fb      	ldrb	r3, [r7, #3]
 800d1ce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d1d2:	68fa      	ldr	r2, [r7, #12]
 800d1d4:	015b      	lsls	r3, r3, #5
 800d1d6:	4413      	add	r3, r2
 800d1d8:	332a      	adds	r3, #42	; 0x2a
 800d1da:	781b      	ldrb	r3, [r3, #0]
 800d1dc:	e008      	b.n	800d1f0 <USBD_LL_IsStallEP+0x40>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 800d1de:	78fb      	ldrb	r3, [r7, #3]
 800d1e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d1e4:	68fa      	ldr	r2, [r7, #12]
 800d1e6:	015b      	lsls	r3, r3, #5
 800d1e8:	4413      	add	r3, r2
 800d1ea:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 800d1ee:	781b      	ldrb	r3, [r3, #0]
  }
}
 800d1f0:	4618      	mov	r0, r3
 800d1f2:	3714      	adds	r7, #20
 800d1f4:	46bd      	mov	sp, r7
 800d1f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1fa:	4770      	bx	lr

0800d1fc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800d1fc:	b580      	push	{r7, lr}
 800d1fe:	b084      	sub	sp, #16
 800d200:	af00      	add	r7, sp, #0
 800d202:	6078      	str	r0, [r7, #4]
 800d204:	460b      	mov	r3, r1
 800d206:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d208:	2300      	movs	r3, #0
 800d20a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d20c:	2300      	movs	r3, #0
 800d20e:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800d216:	78fa      	ldrb	r2, [r7, #3]
 800d218:	4611      	mov	r1, r2
 800d21a:	4618      	mov	r0, r3
 800d21c:	f7f6 fb60 	bl	80038e0 <HAL_PCD_SetAddress>
 800d220:	4603      	mov	r3, r0
 800d222:	73bb      	strb	r3, [r7, #14]
     
  switch (hal_status) {
 800d224:	7bbb      	ldrb	r3, [r7, #14]
 800d226:	2b03      	cmp	r3, #3
 800d228:	d816      	bhi.n	800d258 <USBD_LL_SetUSBAddress+0x5c>
 800d22a:	a201      	add	r2, pc, #4	; (adr r2, 800d230 <USBD_LL_SetUSBAddress+0x34>)
 800d22c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d230:	0800d241 	.word	0x0800d241
 800d234:	0800d247 	.word	0x0800d247
 800d238:	0800d24d 	.word	0x0800d24d
 800d23c:	0800d253 	.word	0x0800d253
    case HAL_OK :
      usb_status = USBD_OK;
 800d240:	2300      	movs	r3, #0
 800d242:	73fb      	strb	r3, [r7, #15]
    break;
 800d244:	e00b      	b.n	800d25e <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d246:	2302      	movs	r3, #2
 800d248:	73fb      	strb	r3, [r7, #15]
    break;
 800d24a:	e008      	b.n	800d25e <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d24c:	2301      	movs	r3, #1
 800d24e:	73fb      	strb	r3, [r7, #15]
    break;
 800d250:	e005      	b.n	800d25e <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d252:	2302      	movs	r3, #2
 800d254:	73fb      	strb	r3, [r7, #15]
    break;
 800d256:	e002      	b.n	800d25e <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 800d258:	2302      	movs	r3, #2
 800d25a:	73fb      	strb	r3, [r7, #15]
    break;
 800d25c:	bf00      	nop
  }
  return usb_status;  
 800d25e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d260:	4618      	mov	r0, r3
 800d262:	3710      	adds	r7, #16
 800d264:	46bd      	mov	sp, r7
 800d266:	bd80      	pop	{r7, pc}

0800d268 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800d268:	b580      	push	{r7, lr}
 800d26a:	b086      	sub	sp, #24
 800d26c:	af00      	add	r7, sp, #0
 800d26e:	60f8      	str	r0, [r7, #12]
 800d270:	607a      	str	r2, [r7, #4]
 800d272:	461a      	mov	r2, r3
 800d274:	460b      	mov	r3, r1
 800d276:	72fb      	strb	r3, [r7, #11]
 800d278:	4613      	mov	r3, r2
 800d27a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d27c:	2300      	movs	r3, #0
 800d27e:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d280:	2300      	movs	r3, #0
 800d282:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800d284:	68fb      	ldr	r3, [r7, #12]
 800d286:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 800d28a:	893b      	ldrh	r3, [r7, #8]
 800d28c:	7af9      	ldrb	r1, [r7, #11]
 800d28e:	687a      	ldr	r2, [r7, #4]
 800d290:	f7f6 fc3c 	bl	8003b0c <HAL_PCD_EP_Transmit>
 800d294:	4603      	mov	r3, r0
 800d296:	75bb      	strb	r3, [r7, #22]
     
  switch (hal_status) {
 800d298:	7dbb      	ldrb	r3, [r7, #22]
 800d29a:	2b03      	cmp	r3, #3
 800d29c:	d816      	bhi.n	800d2cc <USBD_LL_Transmit+0x64>
 800d29e:	a201      	add	r2, pc, #4	; (adr r2, 800d2a4 <USBD_LL_Transmit+0x3c>)
 800d2a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d2a4:	0800d2b5 	.word	0x0800d2b5
 800d2a8:	0800d2bb 	.word	0x0800d2bb
 800d2ac:	0800d2c1 	.word	0x0800d2c1
 800d2b0:	0800d2c7 	.word	0x0800d2c7
    case HAL_OK :
      usb_status = USBD_OK;
 800d2b4:	2300      	movs	r3, #0
 800d2b6:	75fb      	strb	r3, [r7, #23]
    break;
 800d2b8:	e00b      	b.n	800d2d2 <USBD_LL_Transmit+0x6a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d2ba:	2302      	movs	r3, #2
 800d2bc:	75fb      	strb	r3, [r7, #23]
    break;
 800d2be:	e008      	b.n	800d2d2 <USBD_LL_Transmit+0x6a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d2c0:	2301      	movs	r3, #1
 800d2c2:	75fb      	strb	r3, [r7, #23]
    break;
 800d2c4:	e005      	b.n	800d2d2 <USBD_LL_Transmit+0x6a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d2c6:	2302      	movs	r3, #2
 800d2c8:	75fb      	strb	r3, [r7, #23]
    break;
 800d2ca:	e002      	b.n	800d2d2 <USBD_LL_Transmit+0x6a>
    default :
      usb_status = USBD_FAIL;
 800d2cc:	2302      	movs	r3, #2
 800d2ce:	75fb      	strb	r3, [r7, #23]
    break;
 800d2d0:	bf00      	nop
  }
  return usb_status;    
 800d2d2:	7dfb      	ldrb	r3, [r7, #23]
}
 800d2d4:	4618      	mov	r0, r3
 800d2d6:	3718      	adds	r7, #24
 800d2d8:	46bd      	mov	sp, r7
 800d2da:	bd80      	pop	{r7, pc}

0800d2dc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800d2dc:	b580      	push	{r7, lr}
 800d2de:	b086      	sub	sp, #24
 800d2e0:	af00      	add	r7, sp, #0
 800d2e2:	60f8      	str	r0, [r7, #12]
 800d2e4:	607a      	str	r2, [r7, #4]
 800d2e6:	461a      	mov	r2, r3
 800d2e8:	460b      	mov	r3, r1
 800d2ea:	72fb      	strb	r3, [r7, #11]
 800d2ec:	4613      	mov	r3, r2
 800d2ee:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d2f0:	2300      	movs	r3, #0
 800d2f2:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d2f4:	2300      	movs	r3, #0
 800d2f6:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800d2f8:	68fb      	ldr	r3, [r7, #12]
 800d2fa:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 800d2fe:	893b      	ldrh	r3, [r7, #8]
 800d300:	7af9      	ldrb	r1, [r7, #11]
 800d302:	687a      	ldr	r2, [r7, #4]
 800d304:	f7f6 fbb3 	bl	8003a6e <HAL_PCD_EP_Receive>
 800d308:	4603      	mov	r3, r0
 800d30a:	75bb      	strb	r3, [r7, #22]
     
  switch (hal_status) {
 800d30c:	7dbb      	ldrb	r3, [r7, #22]
 800d30e:	2b03      	cmp	r3, #3
 800d310:	d816      	bhi.n	800d340 <USBD_LL_PrepareReceive+0x64>
 800d312:	a201      	add	r2, pc, #4	; (adr r2, 800d318 <USBD_LL_PrepareReceive+0x3c>)
 800d314:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d318:	0800d329 	.word	0x0800d329
 800d31c:	0800d32f 	.word	0x0800d32f
 800d320:	0800d335 	.word	0x0800d335
 800d324:	0800d33b 	.word	0x0800d33b
    case HAL_OK :
      usb_status = USBD_OK;
 800d328:	2300      	movs	r3, #0
 800d32a:	75fb      	strb	r3, [r7, #23]
    break;
 800d32c:	e00b      	b.n	800d346 <USBD_LL_PrepareReceive+0x6a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d32e:	2302      	movs	r3, #2
 800d330:	75fb      	strb	r3, [r7, #23]
    break;
 800d332:	e008      	b.n	800d346 <USBD_LL_PrepareReceive+0x6a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d334:	2301      	movs	r3, #1
 800d336:	75fb      	strb	r3, [r7, #23]
    break;
 800d338:	e005      	b.n	800d346 <USBD_LL_PrepareReceive+0x6a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d33a:	2302      	movs	r3, #2
 800d33c:	75fb      	strb	r3, [r7, #23]
    break;
 800d33e:	e002      	b.n	800d346 <USBD_LL_PrepareReceive+0x6a>
    default :
      usb_status = USBD_FAIL;
 800d340:	2302      	movs	r3, #2
 800d342:	75fb      	strb	r3, [r7, #23]
    break;
 800d344:	bf00      	nop
  }
  return usb_status; 
 800d346:	7dfb      	ldrb	r3, [r7, #23]
}
 800d348:	4618      	mov	r0, r3
 800d34a:	3718      	adds	r7, #24
 800d34c:	46bd      	mov	sp, r7
 800d34e:	bd80      	pop	{r7, pc}

0800d350 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d350:	b580      	push	{r7, lr}
 800d352:	b082      	sub	sp, #8
 800d354:	af00      	add	r7, sp, #0
 800d356:	6078      	str	r0, [r7, #4]
 800d358:	460b      	mov	r3, r1
 800d35a:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800d362:	78fa      	ldrb	r2, [r7, #3]
 800d364:	4611      	mov	r1, r2
 800d366:	4618      	mov	r0, r3
 800d368:	f7f6 fbbb 	bl	8003ae2 <HAL_PCD_EP_GetRxCount>
 800d36c:	4603      	mov	r3, r0
}
 800d36e:	4618      	mov	r0, r3
 800d370:	3708      	adds	r7, #8
 800d372:	46bd      	mov	sp, r7
 800d374:	bd80      	pop	{r7, pc}
	...

0800d378 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800d378:	b580      	push	{r7, lr}
 800d37a:	b082      	sub	sp, #8
 800d37c:	af00      	add	r7, sp, #0
 800d37e:	6078      	str	r0, [r7, #4]
 800d380:	460b      	mov	r3, r1
 800d382:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800d384:	78fb      	ldrb	r3, [r7, #3]
 800d386:	2b00      	cmp	r3, #0
 800d388:	d002      	beq.n	800d390 <HAL_PCDEx_LPM_Callback+0x18>
 800d38a:	2b01      	cmp	r3, #1
 800d38c:	d013      	beq.n	800d3b6 <HAL_PCDEx_LPM_Callback+0x3e>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;   
  }
}
 800d38e:	e023      	b.n	800d3d8 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	699b      	ldr	r3, [r3, #24]
 800d394:	2b00      	cmp	r3, #0
 800d396:	d007      	beq.n	800d3a8 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800d398:	f000 f83c 	bl	800d414 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d39c:	4b10      	ldr	r3, [pc, #64]	; (800d3e0 <HAL_PCDEx_LPM_Callback+0x68>)
 800d39e:	691b      	ldr	r3, [r3, #16]
 800d3a0:	4a0f      	ldr	r2, [pc, #60]	; (800d3e0 <HAL_PCDEx_LPM_Callback+0x68>)
 800d3a2:	f023 0306 	bic.w	r3, r3, #6
 800d3a6:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800d3ae:	4618      	mov	r0, r3
 800d3b0:	f7fb f887 	bl	80084c2 <USBD_LL_Resume>
    break;
 800d3b4:	e010      	b.n	800d3d8 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800d3bc:	4618      	mov	r0, r3
 800d3be:	f7fb f86b 	bl	8008498 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	699b      	ldr	r3, [r3, #24]
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	d005      	beq.n	800d3d6 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d3ca:	4b05      	ldr	r3, [pc, #20]	; (800d3e0 <HAL_PCDEx_LPM_Callback+0x68>)
 800d3cc:	691b      	ldr	r3, [r3, #16]
 800d3ce:	4a04      	ldr	r2, [pc, #16]	; (800d3e0 <HAL_PCDEx_LPM_Callback+0x68>)
 800d3d0:	f043 0306 	orr.w	r3, r3, #6
 800d3d4:	6113      	str	r3, [r2, #16]
    break;   
 800d3d6:	bf00      	nop
}
 800d3d8:	bf00      	nop
 800d3da:	3708      	adds	r7, #8
 800d3dc:	46bd      	mov	sp, r7
 800d3de:	bd80      	pop	{r7, pc}
 800d3e0:	e000ed00 	.word	0xe000ed00

0800d3e4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800d3e4:	b480      	push	{r7}
 800d3e6:	b083      	sub	sp, #12
 800d3e8:	af00      	add	r7, sp, #0
 800d3ea:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800d3ec:	4b03      	ldr	r3, [pc, #12]	; (800d3fc <USBD_static_malloc+0x18>)
}
 800d3ee:	4618      	mov	r0, r3
 800d3f0:	370c      	adds	r7, #12
 800d3f2:	46bd      	mov	sp, r7
 800d3f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3f8:	4770      	bx	lr
 800d3fa:	bf00      	nop
 800d3fc:	20001ad8 	.word	0x20001ad8

0800d400 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800d400:	b480      	push	{r7}
 800d402:	b083      	sub	sp, #12
 800d404:	af00      	add	r7, sp, #0
 800d406:	6078      	str	r0, [r7, #4]

}
 800d408:	bf00      	nop
 800d40a:	370c      	adds	r7, #12
 800d40c:	46bd      	mov	sp, r7
 800d40e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d412:	4770      	bx	lr

0800d414 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800d414:	b580      	push	{r7, lr}
 800d416:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800d418:	f7f3 fcc8 	bl	8000dac <SystemClock_Config>
}
 800d41c:	bf00      	nop
 800d41e:	bd80      	pop	{r7, pc}

0800d420 <__errno>:
 800d420:	4b01      	ldr	r3, [pc, #4]	; (800d428 <__errno+0x8>)
 800d422:	6818      	ldr	r0, [r3, #0]
 800d424:	4770      	bx	lr
 800d426:	bf00      	nop
 800d428:	20000190 	.word	0x20000190

0800d42c <__libc_init_array>:
 800d42c:	b570      	push	{r4, r5, r6, lr}
 800d42e:	4e0d      	ldr	r6, [pc, #52]	; (800d464 <__libc_init_array+0x38>)
 800d430:	4c0d      	ldr	r4, [pc, #52]	; (800d468 <__libc_init_array+0x3c>)
 800d432:	1ba4      	subs	r4, r4, r6
 800d434:	10a4      	asrs	r4, r4, #2
 800d436:	2500      	movs	r5, #0
 800d438:	42a5      	cmp	r5, r4
 800d43a:	d109      	bne.n	800d450 <__libc_init_array+0x24>
 800d43c:	4e0b      	ldr	r6, [pc, #44]	; (800d46c <__libc_init_array+0x40>)
 800d43e:	4c0c      	ldr	r4, [pc, #48]	; (800d470 <__libc_init_array+0x44>)
 800d440:	f000 fc42 	bl	800dcc8 <_init>
 800d444:	1ba4      	subs	r4, r4, r6
 800d446:	10a4      	asrs	r4, r4, #2
 800d448:	2500      	movs	r5, #0
 800d44a:	42a5      	cmp	r5, r4
 800d44c:	d105      	bne.n	800d45a <__libc_init_array+0x2e>
 800d44e:	bd70      	pop	{r4, r5, r6, pc}
 800d450:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d454:	4798      	blx	r3
 800d456:	3501      	adds	r5, #1
 800d458:	e7ee      	b.n	800d438 <__libc_init_array+0xc>
 800d45a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d45e:	4798      	blx	r3
 800d460:	3501      	adds	r5, #1
 800d462:	e7f2      	b.n	800d44a <__libc_init_array+0x1e>
 800d464:	0800df54 	.word	0x0800df54
 800d468:	0800df54 	.word	0x0800df54
 800d46c:	0800df54 	.word	0x0800df54
 800d470:	0800df58 	.word	0x0800df58

0800d474 <memcpy>:
 800d474:	b510      	push	{r4, lr}
 800d476:	1e43      	subs	r3, r0, #1
 800d478:	440a      	add	r2, r1
 800d47a:	4291      	cmp	r1, r2
 800d47c:	d100      	bne.n	800d480 <memcpy+0xc>
 800d47e:	bd10      	pop	{r4, pc}
 800d480:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d484:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d488:	e7f7      	b.n	800d47a <memcpy+0x6>

0800d48a <memset>:
 800d48a:	4402      	add	r2, r0
 800d48c:	4603      	mov	r3, r0
 800d48e:	4293      	cmp	r3, r2
 800d490:	d100      	bne.n	800d494 <memset+0xa>
 800d492:	4770      	bx	lr
 800d494:	f803 1b01 	strb.w	r1, [r3], #1
 800d498:	e7f9      	b.n	800d48e <memset+0x4>

0800d49a <_vsniprintf_r>:
 800d49a:	b530      	push	{r4, r5, lr}
 800d49c:	1e14      	subs	r4, r2, #0
 800d49e:	4605      	mov	r5, r0
 800d4a0:	b09b      	sub	sp, #108	; 0x6c
 800d4a2:	4618      	mov	r0, r3
 800d4a4:	da05      	bge.n	800d4b2 <_vsniprintf_r+0x18>
 800d4a6:	238b      	movs	r3, #139	; 0x8b
 800d4a8:	602b      	str	r3, [r5, #0]
 800d4aa:	f04f 30ff 	mov.w	r0, #4294967295
 800d4ae:	b01b      	add	sp, #108	; 0x6c
 800d4b0:	bd30      	pop	{r4, r5, pc}
 800d4b2:	f44f 7302 	mov.w	r3, #520	; 0x208
 800d4b6:	f8ad 300c 	strh.w	r3, [sp, #12]
 800d4ba:	bf14      	ite	ne
 800d4bc:	f104 33ff 	addne.w	r3, r4, #4294967295
 800d4c0:	4623      	moveq	r3, r4
 800d4c2:	9302      	str	r3, [sp, #8]
 800d4c4:	9305      	str	r3, [sp, #20]
 800d4c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d4ca:	9100      	str	r1, [sp, #0]
 800d4cc:	9104      	str	r1, [sp, #16]
 800d4ce:	f8ad 300e 	strh.w	r3, [sp, #14]
 800d4d2:	4602      	mov	r2, r0
 800d4d4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800d4d6:	4669      	mov	r1, sp
 800d4d8:	4628      	mov	r0, r5
 800d4da:	f000 f873 	bl	800d5c4 <_svfiprintf_r>
 800d4de:	1c43      	adds	r3, r0, #1
 800d4e0:	bfbc      	itt	lt
 800d4e2:	238b      	movlt	r3, #139	; 0x8b
 800d4e4:	602b      	strlt	r3, [r5, #0]
 800d4e6:	2c00      	cmp	r4, #0
 800d4e8:	d0e1      	beq.n	800d4ae <_vsniprintf_r+0x14>
 800d4ea:	9b00      	ldr	r3, [sp, #0]
 800d4ec:	2200      	movs	r2, #0
 800d4ee:	701a      	strb	r2, [r3, #0]
 800d4f0:	e7dd      	b.n	800d4ae <_vsniprintf_r+0x14>
	...

0800d4f4 <vsniprintf>:
 800d4f4:	b507      	push	{r0, r1, r2, lr}
 800d4f6:	9300      	str	r3, [sp, #0]
 800d4f8:	4613      	mov	r3, r2
 800d4fa:	460a      	mov	r2, r1
 800d4fc:	4601      	mov	r1, r0
 800d4fe:	4803      	ldr	r0, [pc, #12]	; (800d50c <vsniprintf+0x18>)
 800d500:	6800      	ldr	r0, [r0, #0]
 800d502:	f7ff ffca 	bl	800d49a <_vsniprintf_r>
 800d506:	b003      	add	sp, #12
 800d508:	f85d fb04 	ldr.w	pc, [sp], #4
 800d50c:	20000190 	.word	0x20000190

0800d510 <__ssputs_r>:
 800d510:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d514:	688e      	ldr	r6, [r1, #8]
 800d516:	429e      	cmp	r6, r3
 800d518:	4682      	mov	sl, r0
 800d51a:	460c      	mov	r4, r1
 800d51c:	4690      	mov	r8, r2
 800d51e:	4699      	mov	r9, r3
 800d520:	d837      	bhi.n	800d592 <__ssputs_r+0x82>
 800d522:	898a      	ldrh	r2, [r1, #12]
 800d524:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d528:	d031      	beq.n	800d58e <__ssputs_r+0x7e>
 800d52a:	6825      	ldr	r5, [r4, #0]
 800d52c:	6909      	ldr	r1, [r1, #16]
 800d52e:	1a6f      	subs	r7, r5, r1
 800d530:	6965      	ldr	r5, [r4, #20]
 800d532:	2302      	movs	r3, #2
 800d534:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d538:	fb95 f5f3 	sdiv	r5, r5, r3
 800d53c:	f109 0301 	add.w	r3, r9, #1
 800d540:	443b      	add	r3, r7
 800d542:	429d      	cmp	r5, r3
 800d544:	bf38      	it	cc
 800d546:	461d      	movcc	r5, r3
 800d548:	0553      	lsls	r3, r2, #21
 800d54a:	d530      	bpl.n	800d5ae <__ssputs_r+0x9e>
 800d54c:	4629      	mov	r1, r5
 800d54e:	f000 fb21 	bl	800db94 <_malloc_r>
 800d552:	4606      	mov	r6, r0
 800d554:	b950      	cbnz	r0, 800d56c <__ssputs_r+0x5c>
 800d556:	230c      	movs	r3, #12
 800d558:	f8ca 3000 	str.w	r3, [sl]
 800d55c:	89a3      	ldrh	r3, [r4, #12]
 800d55e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d562:	81a3      	strh	r3, [r4, #12]
 800d564:	f04f 30ff 	mov.w	r0, #4294967295
 800d568:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d56c:	463a      	mov	r2, r7
 800d56e:	6921      	ldr	r1, [r4, #16]
 800d570:	f7ff ff80 	bl	800d474 <memcpy>
 800d574:	89a3      	ldrh	r3, [r4, #12]
 800d576:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d57a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d57e:	81a3      	strh	r3, [r4, #12]
 800d580:	6126      	str	r6, [r4, #16]
 800d582:	6165      	str	r5, [r4, #20]
 800d584:	443e      	add	r6, r7
 800d586:	1bed      	subs	r5, r5, r7
 800d588:	6026      	str	r6, [r4, #0]
 800d58a:	60a5      	str	r5, [r4, #8]
 800d58c:	464e      	mov	r6, r9
 800d58e:	454e      	cmp	r6, r9
 800d590:	d900      	bls.n	800d594 <__ssputs_r+0x84>
 800d592:	464e      	mov	r6, r9
 800d594:	4632      	mov	r2, r6
 800d596:	4641      	mov	r1, r8
 800d598:	6820      	ldr	r0, [r4, #0]
 800d59a:	f000 fa93 	bl	800dac4 <memmove>
 800d59e:	68a3      	ldr	r3, [r4, #8]
 800d5a0:	1b9b      	subs	r3, r3, r6
 800d5a2:	60a3      	str	r3, [r4, #8]
 800d5a4:	6823      	ldr	r3, [r4, #0]
 800d5a6:	441e      	add	r6, r3
 800d5a8:	6026      	str	r6, [r4, #0]
 800d5aa:	2000      	movs	r0, #0
 800d5ac:	e7dc      	b.n	800d568 <__ssputs_r+0x58>
 800d5ae:	462a      	mov	r2, r5
 800d5b0:	f000 fb4a 	bl	800dc48 <_realloc_r>
 800d5b4:	4606      	mov	r6, r0
 800d5b6:	2800      	cmp	r0, #0
 800d5b8:	d1e2      	bne.n	800d580 <__ssputs_r+0x70>
 800d5ba:	6921      	ldr	r1, [r4, #16]
 800d5bc:	4650      	mov	r0, sl
 800d5be:	f000 fa9b 	bl	800daf8 <_free_r>
 800d5c2:	e7c8      	b.n	800d556 <__ssputs_r+0x46>

0800d5c4 <_svfiprintf_r>:
 800d5c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5c8:	461d      	mov	r5, r3
 800d5ca:	898b      	ldrh	r3, [r1, #12]
 800d5cc:	061f      	lsls	r7, r3, #24
 800d5ce:	b09d      	sub	sp, #116	; 0x74
 800d5d0:	4680      	mov	r8, r0
 800d5d2:	460c      	mov	r4, r1
 800d5d4:	4616      	mov	r6, r2
 800d5d6:	d50f      	bpl.n	800d5f8 <_svfiprintf_r+0x34>
 800d5d8:	690b      	ldr	r3, [r1, #16]
 800d5da:	b96b      	cbnz	r3, 800d5f8 <_svfiprintf_r+0x34>
 800d5dc:	2140      	movs	r1, #64	; 0x40
 800d5de:	f000 fad9 	bl	800db94 <_malloc_r>
 800d5e2:	6020      	str	r0, [r4, #0]
 800d5e4:	6120      	str	r0, [r4, #16]
 800d5e6:	b928      	cbnz	r0, 800d5f4 <_svfiprintf_r+0x30>
 800d5e8:	230c      	movs	r3, #12
 800d5ea:	f8c8 3000 	str.w	r3, [r8]
 800d5ee:	f04f 30ff 	mov.w	r0, #4294967295
 800d5f2:	e0c8      	b.n	800d786 <_svfiprintf_r+0x1c2>
 800d5f4:	2340      	movs	r3, #64	; 0x40
 800d5f6:	6163      	str	r3, [r4, #20]
 800d5f8:	2300      	movs	r3, #0
 800d5fa:	9309      	str	r3, [sp, #36]	; 0x24
 800d5fc:	2320      	movs	r3, #32
 800d5fe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d602:	2330      	movs	r3, #48	; 0x30
 800d604:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d608:	9503      	str	r5, [sp, #12]
 800d60a:	f04f 0b01 	mov.w	fp, #1
 800d60e:	4637      	mov	r7, r6
 800d610:	463d      	mov	r5, r7
 800d612:	f815 3b01 	ldrb.w	r3, [r5], #1
 800d616:	b10b      	cbz	r3, 800d61c <_svfiprintf_r+0x58>
 800d618:	2b25      	cmp	r3, #37	; 0x25
 800d61a:	d13e      	bne.n	800d69a <_svfiprintf_r+0xd6>
 800d61c:	ebb7 0a06 	subs.w	sl, r7, r6
 800d620:	d00b      	beq.n	800d63a <_svfiprintf_r+0x76>
 800d622:	4653      	mov	r3, sl
 800d624:	4632      	mov	r2, r6
 800d626:	4621      	mov	r1, r4
 800d628:	4640      	mov	r0, r8
 800d62a:	f7ff ff71 	bl	800d510 <__ssputs_r>
 800d62e:	3001      	adds	r0, #1
 800d630:	f000 80a4 	beq.w	800d77c <_svfiprintf_r+0x1b8>
 800d634:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d636:	4453      	add	r3, sl
 800d638:	9309      	str	r3, [sp, #36]	; 0x24
 800d63a:	783b      	ldrb	r3, [r7, #0]
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	f000 809d 	beq.w	800d77c <_svfiprintf_r+0x1b8>
 800d642:	2300      	movs	r3, #0
 800d644:	f04f 32ff 	mov.w	r2, #4294967295
 800d648:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d64c:	9304      	str	r3, [sp, #16]
 800d64e:	9307      	str	r3, [sp, #28]
 800d650:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d654:	931a      	str	r3, [sp, #104]	; 0x68
 800d656:	462f      	mov	r7, r5
 800d658:	2205      	movs	r2, #5
 800d65a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800d65e:	4850      	ldr	r0, [pc, #320]	; (800d7a0 <_svfiprintf_r+0x1dc>)
 800d660:	f7f2 fdbe 	bl	80001e0 <memchr>
 800d664:	9b04      	ldr	r3, [sp, #16]
 800d666:	b9d0      	cbnz	r0, 800d69e <_svfiprintf_r+0xda>
 800d668:	06d9      	lsls	r1, r3, #27
 800d66a:	bf44      	itt	mi
 800d66c:	2220      	movmi	r2, #32
 800d66e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800d672:	071a      	lsls	r2, r3, #28
 800d674:	bf44      	itt	mi
 800d676:	222b      	movmi	r2, #43	; 0x2b
 800d678:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800d67c:	782a      	ldrb	r2, [r5, #0]
 800d67e:	2a2a      	cmp	r2, #42	; 0x2a
 800d680:	d015      	beq.n	800d6ae <_svfiprintf_r+0xea>
 800d682:	9a07      	ldr	r2, [sp, #28]
 800d684:	462f      	mov	r7, r5
 800d686:	2000      	movs	r0, #0
 800d688:	250a      	movs	r5, #10
 800d68a:	4639      	mov	r1, r7
 800d68c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d690:	3b30      	subs	r3, #48	; 0x30
 800d692:	2b09      	cmp	r3, #9
 800d694:	d94d      	bls.n	800d732 <_svfiprintf_r+0x16e>
 800d696:	b1b8      	cbz	r0, 800d6c8 <_svfiprintf_r+0x104>
 800d698:	e00f      	b.n	800d6ba <_svfiprintf_r+0xf6>
 800d69a:	462f      	mov	r7, r5
 800d69c:	e7b8      	b.n	800d610 <_svfiprintf_r+0x4c>
 800d69e:	4a40      	ldr	r2, [pc, #256]	; (800d7a0 <_svfiprintf_r+0x1dc>)
 800d6a0:	1a80      	subs	r0, r0, r2
 800d6a2:	fa0b f000 	lsl.w	r0, fp, r0
 800d6a6:	4318      	orrs	r0, r3
 800d6a8:	9004      	str	r0, [sp, #16]
 800d6aa:	463d      	mov	r5, r7
 800d6ac:	e7d3      	b.n	800d656 <_svfiprintf_r+0x92>
 800d6ae:	9a03      	ldr	r2, [sp, #12]
 800d6b0:	1d11      	adds	r1, r2, #4
 800d6b2:	6812      	ldr	r2, [r2, #0]
 800d6b4:	9103      	str	r1, [sp, #12]
 800d6b6:	2a00      	cmp	r2, #0
 800d6b8:	db01      	blt.n	800d6be <_svfiprintf_r+0xfa>
 800d6ba:	9207      	str	r2, [sp, #28]
 800d6bc:	e004      	b.n	800d6c8 <_svfiprintf_r+0x104>
 800d6be:	4252      	negs	r2, r2
 800d6c0:	f043 0302 	orr.w	r3, r3, #2
 800d6c4:	9207      	str	r2, [sp, #28]
 800d6c6:	9304      	str	r3, [sp, #16]
 800d6c8:	783b      	ldrb	r3, [r7, #0]
 800d6ca:	2b2e      	cmp	r3, #46	; 0x2e
 800d6cc:	d10c      	bne.n	800d6e8 <_svfiprintf_r+0x124>
 800d6ce:	787b      	ldrb	r3, [r7, #1]
 800d6d0:	2b2a      	cmp	r3, #42	; 0x2a
 800d6d2:	d133      	bne.n	800d73c <_svfiprintf_r+0x178>
 800d6d4:	9b03      	ldr	r3, [sp, #12]
 800d6d6:	1d1a      	adds	r2, r3, #4
 800d6d8:	681b      	ldr	r3, [r3, #0]
 800d6da:	9203      	str	r2, [sp, #12]
 800d6dc:	2b00      	cmp	r3, #0
 800d6de:	bfb8      	it	lt
 800d6e0:	f04f 33ff 	movlt.w	r3, #4294967295
 800d6e4:	3702      	adds	r7, #2
 800d6e6:	9305      	str	r3, [sp, #20]
 800d6e8:	4d2e      	ldr	r5, [pc, #184]	; (800d7a4 <_svfiprintf_r+0x1e0>)
 800d6ea:	7839      	ldrb	r1, [r7, #0]
 800d6ec:	2203      	movs	r2, #3
 800d6ee:	4628      	mov	r0, r5
 800d6f0:	f7f2 fd76 	bl	80001e0 <memchr>
 800d6f4:	b138      	cbz	r0, 800d706 <_svfiprintf_r+0x142>
 800d6f6:	2340      	movs	r3, #64	; 0x40
 800d6f8:	1b40      	subs	r0, r0, r5
 800d6fa:	fa03 f000 	lsl.w	r0, r3, r0
 800d6fe:	9b04      	ldr	r3, [sp, #16]
 800d700:	4303      	orrs	r3, r0
 800d702:	3701      	adds	r7, #1
 800d704:	9304      	str	r3, [sp, #16]
 800d706:	7839      	ldrb	r1, [r7, #0]
 800d708:	4827      	ldr	r0, [pc, #156]	; (800d7a8 <_svfiprintf_r+0x1e4>)
 800d70a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d70e:	2206      	movs	r2, #6
 800d710:	1c7e      	adds	r6, r7, #1
 800d712:	f7f2 fd65 	bl	80001e0 <memchr>
 800d716:	2800      	cmp	r0, #0
 800d718:	d038      	beq.n	800d78c <_svfiprintf_r+0x1c8>
 800d71a:	4b24      	ldr	r3, [pc, #144]	; (800d7ac <_svfiprintf_r+0x1e8>)
 800d71c:	bb13      	cbnz	r3, 800d764 <_svfiprintf_r+0x1a0>
 800d71e:	9b03      	ldr	r3, [sp, #12]
 800d720:	3307      	adds	r3, #7
 800d722:	f023 0307 	bic.w	r3, r3, #7
 800d726:	3308      	adds	r3, #8
 800d728:	9303      	str	r3, [sp, #12]
 800d72a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d72c:	444b      	add	r3, r9
 800d72e:	9309      	str	r3, [sp, #36]	; 0x24
 800d730:	e76d      	b.n	800d60e <_svfiprintf_r+0x4a>
 800d732:	fb05 3202 	mla	r2, r5, r2, r3
 800d736:	2001      	movs	r0, #1
 800d738:	460f      	mov	r7, r1
 800d73a:	e7a6      	b.n	800d68a <_svfiprintf_r+0xc6>
 800d73c:	2300      	movs	r3, #0
 800d73e:	3701      	adds	r7, #1
 800d740:	9305      	str	r3, [sp, #20]
 800d742:	4619      	mov	r1, r3
 800d744:	250a      	movs	r5, #10
 800d746:	4638      	mov	r0, r7
 800d748:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d74c:	3a30      	subs	r2, #48	; 0x30
 800d74e:	2a09      	cmp	r2, #9
 800d750:	d903      	bls.n	800d75a <_svfiprintf_r+0x196>
 800d752:	2b00      	cmp	r3, #0
 800d754:	d0c8      	beq.n	800d6e8 <_svfiprintf_r+0x124>
 800d756:	9105      	str	r1, [sp, #20]
 800d758:	e7c6      	b.n	800d6e8 <_svfiprintf_r+0x124>
 800d75a:	fb05 2101 	mla	r1, r5, r1, r2
 800d75e:	2301      	movs	r3, #1
 800d760:	4607      	mov	r7, r0
 800d762:	e7f0      	b.n	800d746 <_svfiprintf_r+0x182>
 800d764:	ab03      	add	r3, sp, #12
 800d766:	9300      	str	r3, [sp, #0]
 800d768:	4622      	mov	r2, r4
 800d76a:	4b11      	ldr	r3, [pc, #68]	; (800d7b0 <_svfiprintf_r+0x1ec>)
 800d76c:	a904      	add	r1, sp, #16
 800d76e:	4640      	mov	r0, r8
 800d770:	f3af 8000 	nop.w
 800d774:	f1b0 3fff 	cmp.w	r0, #4294967295
 800d778:	4681      	mov	r9, r0
 800d77a:	d1d6      	bne.n	800d72a <_svfiprintf_r+0x166>
 800d77c:	89a3      	ldrh	r3, [r4, #12]
 800d77e:	065b      	lsls	r3, r3, #25
 800d780:	f53f af35 	bmi.w	800d5ee <_svfiprintf_r+0x2a>
 800d784:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d786:	b01d      	add	sp, #116	; 0x74
 800d788:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d78c:	ab03      	add	r3, sp, #12
 800d78e:	9300      	str	r3, [sp, #0]
 800d790:	4622      	mov	r2, r4
 800d792:	4b07      	ldr	r3, [pc, #28]	; (800d7b0 <_svfiprintf_r+0x1ec>)
 800d794:	a904      	add	r1, sp, #16
 800d796:	4640      	mov	r0, r8
 800d798:	f000 f882 	bl	800d8a0 <_printf_i>
 800d79c:	e7ea      	b.n	800d774 <_svfiprintf_r+0x1b0>
 800d79e:	bf00      	nop
 800d7a0:	0800df20 	.word	0x0800df20
 800d7a4:	0800df26 	.word	0x0800df26
 800d7a8:	0800df2a 	.word	0x0800df2a
 800d7ac:	00000000 	.word	0x00000000
 800d7b0:	0800d511 	.word	0x0800d511

0800d7b4 <_printf_common>:
 800d7b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d7b8:	4691      	mov	r9, r2
 800d7ba:	461f      	mov	r7, r3
 800d7bc:	688a      	ldr	r2, [r1, #8]
 800d7be:	690b      	ldr	r3, [r1, #16]
 800d7c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d7c4:	4293      	cmp	r3, r2
 800d7c6:	bfb8      	it	lt
 800d7c8:	4613      	movlt	r3, r2
 800d7ca:	f8c9 3000 	str.w	r3, [r9]
 800d7ce:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d7d2:	4606      	mov	r6, r0
 800d7d4:	460c      	mov	r4, r1
 800d7d6:	b112      	cbz	r2, 800d7de <_printf_common+0x2a>
 800d7d8:	3301      	adds	r3, #1
 800d7da:	f8c9 3000 	str.w	r3, [r9]
 800d7de:	6823      	ldr	r3, [r4, #0]
 800d7e0:	0699      	lsls	r1, r3, #26
 800d7e2:	bf42      	ittt	mi
 800d7e4:	f8d9 3000 	ldrmi.w	r3, [r9]
 800d7e8:	3302      	addmi	r3, #2
 800d7ea:	f8c9 3000 	strmi.w	r3, [r9]
 800d7ee:	6825      	ldr	r5, [r4, #0]
 800d7f0:	f015 0506 	ands.w	r5, r5, #6
 800d7f4:	d107      	bne.n	800d806 <_printf_common+0x52>
 800d7f6:	f104 0a19 	add.w	sl, r4, #25
 800d7fa:	68e3      	ldr	r3, [r4, #12]
 800d7fc:	f8d9 2000 	ldr.w	r2, [r9]
 800d800:	1a9b      	subs	r3, r3, r2
 800d802:	42ab      	cmp	r3, r5
 800d804:	dc28      	bgt.n	800d858 <_printf_common+0xa4>
 800d806:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800d80a:	6822      	ldr	r2, [r4, #0]
 800d80c:	3300      	adds	r3, #0
 800d80e:	bf18      	it	ne
 800d810:	2301      	movne	r3, #1
 800d812:	0692      	lsls	r2, r2, #26
 800d814:	d42d      	bmi.n	800d872 <_printf_common+0xbe>
 800d816:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d81a:	4639      	mov	r1, r7
 800d81c:	4630      	mov	r0, r6
 800d81e:	47c0      	blx	r8
 800d820:	3001      	adds	r0, #1
 800d822:	d020      	beq.n	800d866 <_printf_common+0xb2>
 800d824:	6823      	ldr	r3, [r4, #0]
 800d826:	68e5      	ldr	r5, [r4, #12]
 800d828:	f8d9 2000 	ldr.w	r2, [r9]
 800d82c:	f003 0306 	and.w	r3, r3, #6
 800d830:	2b04      	cmp	r3, #4
 800d832:	bf08      	it	eq
 800d834:	1aad      	subeq	r5, r5, r2
 800d836:	68a3      	ldr	r3, [r4, #8]
 800d838:	6922      	ldr	r2, [r4, #16]
 800d83a:	bf0c      	ite	eq
 800d83c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d840:	2500      	movne	r5, #0
 800d842:	4293      	cmp	r3, r2
 800d844:	bfc4      	itt	gt
 800d846:	1a9b      	subgt	r3, r3, r2
 800d848:	18ed      	addgt	r5, r5, r3
 800d84a:	f04f 0900 	mov.w	r9, #0
 800d84e:	341a      	adds	r4, #26
 800d850:	454d      	cmp	r5, r9
 800d852:	d11a      	bne.n	800d88a <_printf_common+0xd6>
 800d854:	2000      	movs	r0, #0
 800d856:	e008      	b.n	800d86a <_printf_common+0xb6>
 800d858:	2301      	movs	r3, #1
 800d85a:	4652      	mov	r2, sl
 800d85c:	4639      	mov	r1, r7
 800d85e:	4630      	mov	r0, r6
 800d860:	47c0      	blx	r8
 800d862:	3001      	adds	r0, #1
 800d864:	d103      	bne.n	800d86e <_printf_common+0xba>
 800d866:	f04f 30ff 	mov.w	r0, #4294967295
 800d86a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d86e:	3501      	adds	r5, #1
 800d870:	e7c3      	b.n	800d7fa <_printf_common+0x46>
 800d872:	18e1      	adds	r1, r4, r3
 800d874:	1c5a      	adds	r2, r3, #1
 800d876:	2030      	movs	r0, #48	; 0x30
 800d878:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d87c:	4422      	add	r2, r4
 800d87e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d882:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d886:	3302      	adds	r3, #2
 800d888:	e7c5      	b.n	800d816 <_printf_common+0x62>
 800d88a:	2301      	movs	r3, #1
 800d88c:	4622      	mov	r2, r4
 800d88e:	4639      	mov	r1, r7
 800d890:	4630      	mov	r0, r6
 800d892:	47c0      	blx	r8
 800d894:	3001      	adds	r0, #1
 800d896:	d0e6      	beq.n	800d866 <_printf_common+0xb2>
 800d898:	f109 0901 	add.w	r9, r9, #1
 800d89c:	e7d8      	b.n	800d850 <_printf_common+0x9c>
	...

0800d8a0 <_printf_i>:
 800d8a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d8a4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800d8a8:	460c      	mov	r4, r1
 800d8aa:	7e09      	ldrb	r1, [r1, #24]
 800d8ac:	b085      	sub	sp, #20
 800d8ae:	296e      	cmp	r1, #110	; 0x6e
 800d8b0:	4617      	mov	r7, r2
 800d8b2:	4606      	mov	r6, r0
 800d8b4:	4698      	mov	r8, r3
 800d8b6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d8b8:	f000 80b3 	beq.w	800da22 <_printf_i+0x182>
 800d8bc:	d822      	bhi.n	800d904 <_printf_i+0x64>
 800d8be:	2963      	cmp	r1, #99	; 0x63
 800d8c0:	d036      	beq.n	800d930 <_printf_i+0x90>
 800d8c2:	d80a      	bhi.n	800d8da <_printf_i+0x3a>
 800d8c4:	2900      	cmp	r1, #0
 800d8c6:	f000 80b9 	beq.w	800da3c <_printf_i+0x19c>
 800d8ca:	2958      	cmp	r1, #88	; 0x58
 800d8cc:	f000 8083 	beq.w	800d9d6 <_printf_i+0x136>
 800d8d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d8d4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800d8d8:	e032      	b.n	800d940 <_printf_i+0xa0>
 800d8da:	2964      	cmp	r1, #100	; 0x64
 800d8dc:	d001      	beq.n	800d8e2 <_printf_i+0x42>
 800d8de:	2969      	cmp	r1, #105	; 0x69
 800d8e0:	d1f6      	bne.n	800d8d0 <_printf_i+0x30>
 800d8e2:	6820      	ldr	r0, [r4, #0]
 800d8e4:	6813      	ldr	r3, [r2, #0]
 800d8e6:	0605      	lsls	r5, r0, #24
 800d8e8:	f103 0104 	add.w	r1, r3, #4
 800d8ec:	d52a      	bpl.n	800d944 <_printf_i+0xa4>
 800d8ee:	681b      	ldr	r3, [r3, #0]
 800d8f0:	6011      	str	r1, [r2, #0]
 800d8f2:	2b00      	cmp	r3, #0
 800d8f4:	da03      	bge.n	800d8fe <_printf_i+0x5e>
 800d8f6:	222d      	movs	r2, #45	; 0x2d
 800d8f8:	425b      	negs	r3, r3
 800d8fa:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800d8fe:	486f      	ldr	r0, [pc, #444]	; (800dabc <_printf_i+0x21c>)
 800d900:	220a      	movs	r2, #10
 800d902:	e039      	b.n	800d978 <_printf_i+0xd8>
 800d904:	2973      	cmp	r1, #115	; 0x73
 800d906:	f000 809d 	beq.w	800da44 <_printf_i+0x1a4>
 800d90a:	d808      	bhi.n	800d91e <_printf_i+0x7e>
 800d90c:	296f      	cmp	r1, #111	; 0x6f
 800d90e:	d020      	beq.n	800d952 <_printf_i+0xb2>
 800d910:	2970      	cmp	r1, #112	; 0x70
 800d912:	d1dd      	bne.n	800d8d0 <_printf_i+0x30>
 800d914:	6823      	ldr	r3, [r4, #0]
 800d916:	f043 0320 	orr.w	r3, r3, #32
 800d91a:	6023      	str	r3, [r4, #0]
 800d91c:	e003      	b.n	800d926 <_printf_i+0x86>
 800d91e:	2975      	cmp	r1, #117	; 0x75
 800d920:	d017      	beq.n	800d952 <_printf_i+0xb2>
 800d922:	2978      	cmp	r1, #120	; 0x78
 800d924:	d1d4      	bne.n	800d8d0 <_printf_i+0x30>
 800d926:	2378      	movs	r3, #120	; 0x78
 800d928:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d92c:	4864      	ldr	r0, [pc, #400]	; (800dac0 <_printf_i+0x220>)
 800d92e:	e055      	b.n	800d9dc <_printf_i+0x13c>
 800d930:	6813      	ldr	r3, [r2, #0]
 800d932:	1d19      	adds	r1, r3, #4
 800d934:	681b      	ldr	r3, [r3, #0]
 800d936:	6011      	str	r1, [r2, #0]
 800d938:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d93c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d940:	2301      	movs	r3, #1
 800d942:	e08c      	b.n	800da5e <_printf_i+0x1be>
 800d944:	681b      	ldr	r3, [r3, #0]
 800d946:	6011      	str	r1, [r2, #0]
 800d948:	f010 0f40 	tst.w	r0, #64	; 0x40
 800d94c:	bf18      	it	ne
 800d94e:	b21b      	sxthne	r3, r3
 800d950:	e7cf      	b.n	800d8f2 <_printf_i+0x52>
 800d952:	6813      	ldr	r3, [r2, #0]
 800d954:	6825      	ldr	r5, [r4, #0]
 800d956:	1d18      	adds	r0, r3, #4
 800d958:	6010      	str	r0, [r2, #0]
 800d95a:	0628      	lsls	r0, r5, #24
 800d95c:	d501      	bpl.n	800d962 <_printf_i+0xc2>
 800d95e:	681b      	ldr	r3, [r3, #0]
 800d960:	e002      	b.n	800d968 <_printf_i+0xc8>
 800d962:	0668      	lsls	r0, r5, #25
 800d964:	d5fb      	bpl.n	800d95e <_printf_i+0xbe>
 800d966:	881b      	ldrh	r3, [r3, #0]
 800d968:	4854      	ldr	r0, [pc, #336]	; (800dabc <_printf_i+0x21c>)
 800d96a:	296f      	cmp	r1, #111	; 0x6f
 800d96c:	bf14      	ite	ne
 800d96e:	220a      	movne	r2, #10
 800d970:	2208      	moveq	r2, #8
 800d972:	2100      	movs	r1, #0
 800d974:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d978:	6865      	ldr	r5, [r4, #4]
 800d97a:	60a5      	str	r5, [r4, #8]
 800d97c:	2d00      	cmp	r5, #0
 800d97e:	f2c0 8095 	blt.w	800daac <_printf_i+0x20c>
 800d982:	6821      	ldr	r1, [r4, #0]
 800d984:	f021 0104 	bic.w	r1, r1, #4
 800d988:	6021      	str	r1, [r4, #0]
 800d98a:	2b00      	cmp	r3, #0
 800d98c:	d13d      	bne.n	800da0a <_printf_i+0x16a>
 800d98e:	2d00      	cmp	r5, #0
 800d990:	f040 808e 	bne.w	800dab0 <_printf_i+0x210>
 800d994:	4665      	mov	r5, ip
 800d996:	2a08      	cmp	r2, #8
 800d998:	d10b      	bne.n	800d9b2 <_printf_i+0x112>
 800d99a:	6823      	ldr	r3, [r4, #0]
 800d99c:	07db      	lsls	r3, r3, #31
 800d99e:	d508      	bpl.n	800d9b2 <_printf_i+0x112>
 800d9a0:	6923      	ldr	r3, [r4, #16]
 800d9a2:	6862      	ldr	r2, [r4, #4]
 800d9a4:	429a      	cmp	r2, r3
 800d9a6:	bfde      	ittt	le
 800d9a8:	2330      	movle	r3, #48	; 0x30
 800d9aa:	f805 3c01 	strble.w	r3, [r5, #-1]
 800d9ae:	f105 35ff 	addle.w	r5, r5, #4294967295
 800d9b2:	ebac 0305 	sub.w	r3, ip, r5
 800d9b6:	6123      	str	r3, [r4, #16]
 800d9b8:	f8cd 8000 	str.w	r8, [sp]
 800d9bc:	463b      	mov	r3, r7
 800d9be:	aa03      	add	r2, sp, #12
 800d9c0:	4621      	mov	r1, r4
 800d9c2:	4630      	mov	r0, r6
 800d9c4:	f7ff fef6 	bl	800d7b4 <_printf_common>
 800d9c8:	3001      	adds	r0, #1
 800d9ca:	d14d      	bne.n	800da68 <_printf_i+0x1c8>
 800d9cc:	f04f 30ff 	mov.w	r0, #4294967295
 800d9d0:	b005      	add	sp, #20
 800d9d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d9d6:	4839      	ldr	r0, [pc, #228]	; (800dabc <_printf_i+0x21c>)
 800d9d8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800d9dc:	6813      	ldr	r3, [r2, #0]
 800d9de:	6821      	ldr	r1, [r4, #0]
 800d9e0:	1d1d      	adds	r5, r3, #4
 800d9e2:	681b      	ldr	r3, [r3, #0]
 800d9e4:	6015      	str	r5, [r2, #0]
 800d9e6:	060a      	lsls	r2, r1, #24
 800d9e8:	d50b      	bpl.n	800da02 <_printf_i+0x162>
 800d9ea:	07ca      	lsls	r2, r1, #31
 800d9ec:	bf44      	itt	mi
 800d9ee:	f041 0120 	orrmi.w	r1, r1, #32
 800d9f2:	6021      	strmi	r1, [r4, #0]
 800d9f4:	b91b      	cbnz	r3, 800d9fe <_printf_i+0x15e>
 800d9f6:	6822      	ldr	r2, [r4, #0]
 800d9f8:	f022 0220 	bic.w	r2, r2, #32
 800d9fc:	6022      	str	r2, [r4, #0]
 800d9fe:	2210      	movs	r2, #16
 800da00:	e7b7      	b.n	800d972 <_printf_i+0xd2>
 800da02:	064d      	lsls	r5, r1, #25
 800da04:	bf48      	it	mi
 800da06:	b29b      	uxthmi	r3, r3
 800da08:	e7ef      	b.n	800d9ea <_printf_i+0x14a>
 800da0a:	4665      	mov	r5, ip
 800da0c:	fbb3 f1f2 	udiv	r1, r3, r2
 800da10:	fb02 3311 	mls	r3, r2, r1, r3
 800da14:	5cc3      	ldrb	r3, [r0, r3]
 800da16:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800da1a:	460b      	mov	r3, r1
 800da1c:	2900      	cmp	r1, #0
 800da1e:	d1f5      	bne.n	800da0c <_printf_i+0x16c>
 800da20:	e7b9      	b.n	800d996 <_printf_i+0xf6>
 800da22:	6813      	ldr	r3, [r2, #0]
 800da24:	6825      	ldr	r5, [r4, #0]
 800da26:	6961      	ldr	r1, [r4, #20]
 800da28:	1d18      	adds	r0, r3, #4
 800da2a:	6010      	str	r0, [r2, #0]
 800da2c:	0628      	lsls	r0, r5, #24
 800da2e:	681b      	ldr	r3, [r3, #0]
 800da30:	d501      	bpl.n	800da36 <_printf_i+0x196>
 800da32:	6019      	str	r1, [r3, #0]
 800da34:	e002      	b.n	800da3c <_printf_i+0x19c>
 800da36:	066a      	lsls	r2, r5, #25
 800da38:	d5fb      	bpl.n	800da32 <_printf_i+0x192>
 800da3a:	8019      	strh	r1, [r3, #0]
 800da3c:	2300      	movs	r3, #0
 800da3e:	6123      	str	r3, [r4, #16]
 800da40:	4665      	mov	r5, ip
 800da42:	e7b9      	b.n	800d9b8 <_printf_i+0x118>
 800da44:	6813      	ldr	r3, [r2, #0]
 800da46:	1d19      	adds	r1, r3, #4
 800da48:	6011      	str	r1, [r2, #0]
 800da4a:	681d      	ldr	r5, [r3, #0]
 800da4c:	6862      	ldr	r2, [r4, #4]
 800da4e:	2100      	movs	r1, #0
 800da50:	4628      	mov	r0, r5
 800da52:	f7f2 fbc5 	bl	80001e0 <memchr>
 800da56:	b108      	cbz	r0, 800da5c <_printf_i+0x1bc>
 800da58:	1b40      	subs	r0, r0, r5
 800da5a:	6060      	str	r0, [r4, #4]
 800da5c:	6863      	ldr	r3, [r4, #4]
 800da5e:	6123      	str	r3, [r4, #16]
 800da60:	2300      	movs	r3, #0
 800da62:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800da66:	e7a7      	b.n	800d9b8 <_printf_i+0x118>
 800da68:	6923      	ldr	r3, [r4, #16]
 800da6a:	462a      	mov	r2, r5
 800da6c:	4639      	mov	r1, r7
 800da6e:	4630      	mov	r0, r6
 800da70:	47c0      	blx	r8
 800da72:	3001      	adds	r0, #1
 800da74:	d0aa      	beq.n	800d9cc <_printf_i+0x12c>
 800da76:	6823      	ldr	r3, [r4, #0]
 800da78:	079b      	lsls	r3, r3, #30
 800da7a:	d413      	bmi.n	800daa4 <_printf_i+0x204>
 800da7c:	68e0      	ldr	r0, [r4, #12]
 800da7e:	9b03      	ldr	r3, [sp, #12]
 800da80:	4298      	cmp	r0, r3
 800da82:	bfb8      	it	lt
 800da84:	4618      	movlt	r0, r3
 800da86:	e7a3      	b.n	800d9d0 <_printf_i+0x130>
 800da88:	2301      	movs	r3, #1
 800da8a:	464a      	mov	r2, r9
 800da8c:	4639      	mov	r1, r7
 800da8e:	4630      	mov	r0, r6
 800da90:	47c0      	blx	r8
 800da92:	3001      	adds	r0, #1
 800da94:	d09a      	beq.n	800d9cc <_printf_i+0x12c>
 800da96:	3501      	adds	r5, #1
 800da98:	68e3      	ldr	r3, [r4, #12]
 800da9a:	9a03      	ldr	r2, [sp, #12]
 800da9c:	1a9b      	subs	r3, r3, r2
 800da9e:	42ab      	cmp	r3, r5
 800daa0:	dcf2      	bgt.n	800da88 <_printf_i+0x1e8>
 800daa2:	e7eb      	b.n	800da7c <_printf_i+0x1dc>
 800daa4:	2500      	movs	r5, #0
 800daa6:	f104 0919 	add.w	r9, r4, #25
 800daaa:	e7f5      	b.n	800da98 <_printf_i+0x1f8>
 800daac:	2b00      	cmp	r3, #0
 800daae:	d1ac      	bne.n	800da0a <_printf_i+0x16a>
 800dab0:	7803      	ldrb	r3, [r0, #0]
 800dab2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800dab6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800daba:	e76c      	b.n	800d996 <_printf_i+0xf6>
 800dabc:	0800df31 	.word	0x0800df31
 800dac0:	0800df42 	.word	0x0800df42

0800dac4 <memmove>:
 800dac4:	4288      	cmp	r0, r1
 800dac6:	b510      	push	{r4, lr}
 800dac8:	eb01 0302 	add.w	r3, r1, r2
 800dacc:	d807      	bhi.n	800dade <memmove+0x1a>
 800dace:	1e42      	subs	r2, r0, #1
 800dad0:	4299      	cmp	r1, r3
 800dad2:	d00a      	beq.n	800daea <memmove+0x26>
 800dad4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dad8:	f802 4f01 	strb.w	r4, [r2, #1]!
 800dadc:	e7f8      	b.n	800dad0 <memmove+0xc>
 800dade:	4283      	cmp	r3, r0
 800dae0:	d9f5      	bls.n	800dace <memmove+0xa>
 800dae2:	1881      	adds	r1, r0, r2
 800dae4:	1ad2      	subs	r2, r2, r3
 800dae6:	42d3      	cmn	r3, r2
 800dae8:	d100      	bne.n	800daec <memmove+0x28>
 800daea:	bd10      	pop	{r4, pc}
 800daec:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800daf0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800daf4:	e7f7      	b.n	800dae6 <memmove+0x22>
	...

0800daf8 <_free_r>:
 800daf8:	b538      	push	{r3, r4, r5, lr}
 800dafa:	4605      	mov	r5, r0
 800dafc:	2900      	cmp	r1, #0
 800dafe:	d045      	beq.n	800db8c <_free_r+0x94>
 800db00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800db04:	1f0c      	subs	r4, r1, #4
 800db06:	2b00      	cmp	r3, #0
 800db08:	bfb8      	it	lt
 800db0a:	18e4      	addlt	r4, r4, r3
 800db0c:	f000 f8d2 	bl	800dcb4 <__malloc_lock>
 800db10:	4a1f      	ldr	r2, [pc, #124]	; (800db90 <_free_r+0x98>)
 800db12:	6813      	ldr	r3, [r2, #0]
 800db14:	4610      	mov	r0, r2
 800db16:	b933      	cbnz	r3, 800db26 <_free_r+0x2e>
 800db18:	6063      	str	r3, [r4, #4]
 800db1a:	6014      	str	r4, [r2, #0]
 800db1c:	4628      	mov	r0, r5
 800db1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800db22:	f000 b8c8 	b.w	800dcb6 <__malloc_unlock>
 800db26:	42a3      	cmp	r3, r4
 800db28:	d90c      	bls.n	800db44 <_free_r+0x4c>
 800db2a:	6821      	ldr	r1, [r4, #0]
 800db2c:	1862      	adds	r2, r4, r1
 800db2e:	4293      	cmp	r3, r2
 800db30:	bf04      	itt	eq
 800db32:	681a      	ldreq	r2, [r3, #0]
 800db34:	685b      	ldreq	r3, [r3, #4]
 800db36:	6063      	str	r3, [r4, #4]
 800db38:	bf04      	itt	eq
 800db3a:	1852      	addeq	r2, r2, r1
 800db3c:	6022      	streq	r2, [r4, #0]
 800db3e:	6004      	str	r4, [r0, #0]
 800db40:	e7ec      	b.n	800db1c <_free_r+0x24>
 800db42:	4613      	mov	r3, r2
 800db44:	685a      	ldr	r2, [r3, #4]
 800db46:	b10a      	cbz	r2, 800db4c <_free_r+0x54>
 800db48:	42a2      	cmp	r2, r4
 800db4a:	d9fa      	bls.n	800db42 <_free_r+0x4a>
 800db4c:	6819      	ldr	r1, [r3, #0]
 800db4e:	1858      	adds	r0, r3, r1
 800db50:	42a0      	cmp	r0, r4
 800db52:	d10b      	bne.n	800db6c <_free_r+0x74>
 800db54:	6820      	ldr	r0, [r4, #0]
 800db56:	4401      	add	r1, r0
 800db58:	1858      	adds	r0, r3, r1
 800db5a:	4282      	cmp	r2, r0
 800db5c:	6019      	str	r1, [r3, #0]
 800db5e:	d1dd      	bne.n	800db1c <_free_r+0x24>
 800db60:	6810      	ldr	r0, [r2, #0]
 800db62:	6852      	ldr	r2, [r2, #4]
 800db64:	605a      	str	r2, [r3, #4]
 800db66:	4401      	add	r1, r0
 800db68:	6019      	str	r1, [r3, #0]
 800db6a:	e7d7      	b.n	800db1c <_free_r+0x24>
 800db6c:	d902      	bls.n	800db74 <_free_r+0x7c>
 800db6e:	230c      	movs	r3, #12
 800db70:	602b      	str	r3, [r5, #0]
 800db72:	e7d3      	b.n	800db1c <_free_r+0x24>
 800db74:	6820      	ldr	r0, [r4, #0]
 800db76:	1821      	adds	r1, r4, r0
 800db78:	428a      	cmp	r2, r1
 800db7a:	bf04      	itt	eq
 800db7c:	6811      	ldreq	r1, [r2, #0]
 800db7e:	6852      	ldreq	r2, [r2, #4]
 800db80:	6062      	str	r2, [r4, #4]
 800db82:	bf04      	itt	eq
 800db84:	1809      	addeq	r1, r1, r0
 800db86:	6021      	streq	r1, [r4, #0]
 800db88:	605c      	str	r4, [r3, #4]
 800db8a:	e7c7      	b.n	800db1c <_free_r+0x24>
 800db8c:	bd38      	pop	{r3, r4, r5, pc}
 800db8e:	bf00      	nop
 800db90:	20001cf8 	.word	0x20001cf8

0800db94 <_malloc_r>:
 800db94:	b570      	push	{r4, r5, r6, lr}
 800db96:	1ccd      	adds	r5, r1, #3
 800db98:	f025 0503 	bic.w	r5, r5, #3
 800db9c:	3508      	adds	r5, #8
 800db9e:	2d0c      	cmp	r5, #12
 800dba0:	bf38      	it	cc
 800dba2:	250c      	movcc	r5, #12
 800dba4:	2d00      	cmp	r5, #0
 800dba6:	4606      	mov	r6, r0
 800dba8:	db01      	blt.n	800dbae <_malloc_r+0x1a>
 800dbaa:	42a9      	cmp	r1, r5
 800dbac:	d903      	bls.n	800dbb6 <_malloc_r+0x22>
 800dbae:	230c      	movs	r3, #12
 800dbb0:	6033      	str	r3, [r6, #0]
 800dbb2:	2000      	movs	r0, #0
 800dbb4:	bd70      	pop	{r4, r5, r6, pc}
 800dbb6:	f000 f87d 	bl	800dcb4 <__malloc_lock>
 800dbba:	4a21      	ldr	r2, [pc, #132]	; (800dc40 <_malloc_r+0xac>)
 800dbbc:	6814      	ldr	r4, [r2, #0]
 800dbbe:	4621      	mov	r1, r4
 800dbc0:	b991      	cbnz	r1, 800dbe8 <_malloc_r+0x54>
 800dbc2:	4c20      	ldr	r4, [pc, #128]	; (800dc44 <_malloc_r+0xb0>)
 800dbc4:	6823      	ldr	r3, [r4, #0]
 800dbc6:	b91b      	cbnz	r3, 800dbd0 <_malloc_r+0x3c>
 800dbc8:	4630      	mov	r0, r6
 800dbca:	f000 f863 	bl	800dc94 <_sbrk_r>
 800dbce:	6020      	str	r0, [r4, #0]
 800dbd0:	4629      	mov	r1, r5
 800dbd2:	4630      	mov	r0, r6
 800dbd4:	f000 f85e 	bl	800dc94 <_sbrk_r>
 800dbd8:	1c43      	adds	r3, r0, #1
 800dbda:	d124      	bne.n	800dc26 <_malloc_r+0x92>
 800dbdc:	230c      	movs	r3, #12
 800dbde:	6033      	str	r3, [r6, #0]
 800dbe0:	4630      	mov	r0, r6
 800dbe2:	f000 f868 	bl	800dcb6 <__malloc_unlock>
 800dbe6:	e7e4      	b.n	800dbb2 <_malloc_r+0x1e>
 800dbe8:	680b      	ldr	r3, [r1, #0]
 800dbea:	1b5b      	subs	r3, r3, r5
 800dbec:	d418      	bmi.n	800dc20 <_malloc_r+0x8c>
 800dbee:	2b0b      	cmp	r3, #11
 800dbf0:	d90f      	bls.n	800dc12 <_malloc_r+0x7e>
 800dbf2:	600b      	str	r3, [r1, #0]
 800dbf4:	50cd      	str	r5, [r1, r3]
 800dbf6:	18cc      	adds	r4, r1, r3
 800dbf8:	4630      	mov	r0, r6
 800dbfa:	f000 f85c 	bl	800dcb6 <__malloc_unlock>
 800dbfe:	f104 000b 	add.w	r0, r4, #11
 800dc02:	1d23      	adds	r3, r4, #4
 800dc04:	f020 0007 	bic.w	r0, r0, #7
 800dc08:	1ac3      	subs	r3, r0, r3
 800dc0a:	d0d3      	beq.n	800dbb4 <_malloc_r+0x20>
 800dc0c:	425a      	negs	r2, r3
 800dc0e:	50e2      	str	r2, [r4, r3]
 800dc10:	e7d0      	b.n	800dbb4 <_malloc_r+0x20>
 800dc12:	428c      	cmp	r4, r1
 800dc14:	684b      	ldr	r3, [r1, #4]
 800dc16:	bf16      	itet	ne
 800dc18:	6063      	strne	r3, [r4, #4]
 800dc1a:	6013      	streq	r3, [r2, #0]
 800dc1c:	460c      	movne	r4, r1
 800dc1e:	e7eb      	b.n	800dbf8 <_malloc_r+0x64>
 800dc20:	460c      	mov	r4, r1
 800dc22:	6849      	ldr	r1, [r1, #4]
 800dc24:	e7cc      	b.n	800dbc0 <_malloc_r+0x2c>
 800dc26:	1cc4      	adds	r4, r0, #3
 800dc28:	f024 0403 	bic.w	r4, r4, #3
 800dc2c:	42a0      	cmp	r0, r4
 800dc2e:	d005      	beq.n	800dc3c <_malloc_r+0xa8>
 800dc30:	1a21      	subs	r1, r4, r0
 800dc32:	4630      	mov	r0, r6
 800dc34:	f000 f82e 	bl	800dc94 <_sbrk_r>
 800dc38:	3001      	adds	r0, #1
 800dc3a:	d0cf      	beq.n	800dbdc <_malloc_r+0x48>
 800dc3c:	6025      	str	r5, [r4, #0]
 800dc3e:	e7db      	b.n	800dbf8 <_malloc_r+0x64>
 800dc40:	20001cf8 	.word	0x20001cf8
 800dc44:	20001cfc 	.word	0x20001cfc

0800dc48 <_realloc_r>:
 800dc48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc4a:	4607      	mov	r7, r0
 800dc4c:	4614      	mov	r4, r2
 800dc4e:	460e      	mov	r6, r1
 800dc50:	b921      	cbnz	r1, 800dc5c <_realloc_r+0x14>
 800dc52:	4611      	mov	r1, r2
 800dc54:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800dc58:	f7ff bf9c 	b.w	800db94 <_malloc_r>
 800dc5c:	b922      	cbnz	r2, 800dc68 <_realloc_r+0x20>
 800dc5e:	f7ff ff4b 	bl	800daf8 <_free_r>
 800dc62:	4625      	mov	r5, r4
 800dc64:	4628      	mov	r0, r5
 800dc66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dc68:	f000 f826 	bl	800dcb8 <_malloc_usable_size_r>
 800dc6c:	42a0      	cmp	r0, r4
 800dc6e:	d20f      	bcs.n	800dc90 <_realloc_r+0x48>
 800dc70:	4621      	mov	r1, r4
 800dc72:	4638      	mov	r0, r7
 800dc74:	f7ff ff8e 	bl	800db94 <_malloc_r>
 800dc78:	4605      	mov	r5, r0
 800dc7a:	2800      	cmp	r0, #0
 800dc7c:	d0f2      	beq.n	800dc64 <_realloc_r+0x1c>
 800dc7e:	4631      	mov	r1, r6
 800dc80:	4622      	mov	r2, r4
 800dc82:	f7ff fbf7 	bl	800d474 <memcpy>
 800dc86:	4631      	mov	r1, r6
 800dc88:	4638      	mov	r0, r7
 800dc8a:	f7ff ff35 	bl	800daf8 <_free_r>
 800dc8e:	e7e9      	b.n	800dc64 <_realloc_r+0x1c>
 800dc90:	4635      	mov	r5, r6
 800dc92:	e7e7      	b.n	800dc64 <_realloc_r+0x1c>

0800dc94 <_sbrk_r>:
 800dc94:	b538      	push	{r3, r4, r5, lr}
 800dc96:	4c06      	ldr	r4, [pc, #24]	; (800dcb0 <_sbrk_r+0x1c>)
 800dc98:	2300      	movs	r3, #0
 800dc9a:	4605      	mov	r5, r0
 800dc9c:	4608      	mov	r0, r1
 800dc9e:	6023      	str	r3, [r4, #0]
 800dca0:	f7f3 fb92 	bl	80013c8 <_sbrk>
 800dca4:	1c43      	adds	r3, r0, #1
 800dca6:	d102      	bne.n	800dcae <_sbrk_r+0x1a>
 800dca8:	6823      	ldr	r3, [r4, #0]
 800dcaa:	b103      	cbz	r3, 800dcae <_sbrk_r+0x1a>
 800dcac:	602b      	str	r3, [r5, #0]
 800dcae:	bd38      	pop	{r3, r4, r5, pc}
 800dcb0:	2000affc 	.word	0x2000affc

0800dcb4 <__malloc_lock>:
 800dcb4:	4770      	bx	lr

0800dcb6 <__malloc_unlock>:
 800dcb6:	4770      	bx	lr

0800dcb8 <_malloc_usable_size_r>:
 800dcb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dcbc:	1f18      	subs	r0, r3, #4
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	bfbc      	itt	lt
 800dcc2:	580b      	ldrlt	r3, [r1, r0]
 800dcc4:	18c0      	addlt	r0, r0, r3
 800dcc6:	4770      	bx	lr

0800dcc8 <_init>:
 800dcc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dcca:	bf00      	nop
 800dccc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dcce:	bc08      	pop	{r3}
 800dcd0:	469e      	mov	lr, r3
 800dcd2:	4770      	bx	lr

0800dcd4 <_fini>:
 800dcd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dcd6:	bf00      	nop
 800dcd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dcda:	bc08      	pop	{r3}
 800dcdc:	469e      	mov	lr, r3
 800dcde:	4770      	bx	lr
