head	1.1;
access;
symbols
	binutils-2_24-branch:1.1.0.14
	binutils-2_24-branchpoint:1.1
	binutils-2_21_1:1.1
	binutils-2_23_2:1.1
	binutils-2_23_1:1.1
	binutils-2_23:1.1
	binutils-2_23-branch:1.1.0.12
	binutils-2_23-branchpoint:1.1
	binutils-2_22_branch:1.1.0.10
	binutils-2_22:1.1
	binutils-2_22-branch:1.1.0.8
	binutils-2_22-branchpoint:1.1
	binutils-2_21:1.1
	binutils-2_21-branch:1.1.0.6
	binutils-2_21-branchpoint:1.1
	binutils-2_20_1:1.1
	binutils-2_20:1.1
	binutils-2_20-branch:1.1.0.4
	binutils-2_20-branchpoint:1.1
	dje-cgen-play1-branch:1.1.0.2
	dje-cgen-play1-branchpoint:1.1
	binutils_latest_snapshot:1.1;
locks; strict;
comment	@# @;


1.1
date	2008.11.04.23.11.02;	author bwilson;	state Exp;
branches;
next	;


desc
@@


1.1
log
@2008-11-04  Sterling Augustine  <sterling@@tensilica.com>
	* config/tc-xtensa.c (xtensa_j_opcode): New.
	(xg_instruction_matches_option_term): Handle "FREEREG" option.
	(xg_build_to_insn): Likewise.  Update renamed tls_reloc reference.
	(md_begin): Initialize xtensa_j_opcode.
	(md_assemble): Update renamed tls_reloc reference.  Handle "j.l".
	(xg_assemble_vliw_tokens): Save free_reg info in the frag.
	(tinsn_immed_from_frag): Get free_reg info back out of the frag.
	(vinsn_to_insnbuf): Update renamed tls_reloc references.
	Distinguish extra argument for "FREEREG" from extra TLS argument.
	* config/tc-xtensa.h (struct xtensa_frag_type): Add free_reg field.
	* config/xtensa-istack.h (struct tinsn_struct): Rename tls_reloc
	field to extra_arg.
	* config/xtensa-relax.c (widen_spec_list): Add rules to relax "j.l".
	(build_transition): Handle "FREEREG" operand.
	* config/xtensa-relax.h (enum op_type): Add OP_FREEREG.
2008-11-04  Bob Wilson  <bob.wilson@@acm.org>
	* gas/xtensa/all.exp: Run jlong test.
	* gas/xtensa/jlong.d: New.
	* gas/xtensa/jlong.s: New.
@
text
@#as: 
#objdump: -d -j .text.1 -j .text.2
#name: long jump relaxation

.*: +file format .*xtensa.*

Disassembly of section \.text\.1:

00000000 <\.text\.1>:
# Skip instructions to load a8 since they will vary depending on whether
# the Xtensa configuration uses L32R or Const16.
#...
  .*:	.*	jx	a8
Disassembly of section \.text\.2:

00000000 <\.text\.2>:
   0:	.*	j	.*
#...
@
