{"David Baker": [0, ["A whole new ballgame - supercomputing on two AA batteries (keynote session)", ["David Baker"], "http://doi.ieeecomputersociety.org/10.1109/MICRO.2000.10002", "micro", 2000]], "Darrell Boggs": [0, ["Breathing life into a paper tiger (keynote session)", ["Darrell Boggs"], "http://doi.ieeecomputersociety.org/10.1109/MICRO.2000.10005", "micro", 2000]], "Phil Keukes": [0, ["Defect tolerant molecular electronics: algorithms, architectures, and atoms", ["Phil Keukes"], "http://doi.ieeecomputersociety.org/10.1109/MICRO.2000.10003", "micro", 2000]], "Hsien-Hsin S. Lee": [3.7107883432696553e-09, ["Eager writeback - a technique for improving bandwidth utilization", ["Hsien-Hsin S. Lee", "Gary S. Tyson", "Matthew K. Farrens"], "https://doi.org/10.1109/MICRO.2000.898054", "micro", 2000]], "Gary S. Tyson": [0, ["Eager writeback - a technique for improving bandwidth utilization", ["Hsien-Hsin S. Lee", "Gary S. Tyson", "Matthew K. Farrens"], "https://doi.org/10.1109/MICRO.2000.898054", "micro", 2000], ["Improving BTB performance in the presence of DLLs", ["Stevan A. Vlaovic", "Edward S. Davidson", "Gary S. Tyson"], "https://doi.org/10.1109/MICRO.2000.898060", "micro", 2000]], "Matthew K. Farrens": [0, ["Eager writeback - a technique for improving bandwidth utilization", ["Hsien-Hsin S. Lee", "Gary S. Tyson", "Matthew K. Farrens"], "https://doi.org/10.1109/MICRO.2000.898054", "micro", 2000]], "Kevin M. Lepak": [0, ["Silent stores for free", ["Kevin M. Lepak", "Mikko H. Lipasti"], "https://doi.org/10.1109/MICRO.2000.898055", "micro", 2000]], "Mikko H. Lipasti": [0, ["Silent stores for free", ["Kevin M. Lepak", "Mikko H. Lipasti"], "https://doi.org/10.1109/MICRO.2000.898055", "micro", 2000]], "Zhao Zhang": [0, ["A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality", ["Zhao Zhang", "Zhichun Zhu", "Xiaodong Zhang"], "https://doi.org/10.1109/MICRO.2000.898056", "micro", 2000]], "Zhichun Zhu": [0, ["A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality", ["Zhao Zhang", "Zhichun Zhu", "Xiaodong Zhang"], "https://doi.org/10.1109/MICRO.2000.898056", "micro", 2000]], "Xiaodong Zhang": [0, ["A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality", ["Zhao Zhang", "Zhichun Zhu", "Xiaodong Zhang"], "https://doi.org/10.1109/MICRO.2000.898056", "micro", 2000]], "Timothy Sherwood": [0, ["Predictor-directed stream buffers", ["Timothy Sherwood", "Suleyman Sair", "Brad Calder"], "https://doi.org/10.1109/MICRO.2000.898057", "micro", 2000]], "Suleyman Sair": [0, ["Predictor-directed stream buffers", ["Timothy Sherwood", "Suleyman Sair", "Brad Calder"], "https://doi.org/10.1109/MICRO.2000.898057", "micro", 2000]], "Brad Calder": [0, ["Predictor-directed stream buffers", ["Timothy Sherwood", "Suleyman Sair", "Brad Calder"], "https://doi.org/10.1109/MICRO.2000.898057", "micro", 2000]], "Jared Stark": [0, ["On pipelining dynamic instruction scheduling logic", ["Jared Stark", "Mary D. Brown", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2000.898058", "micro", 2000]], "Mary D. Brown": [0, ["On pipelining dynamic instruction scheduling logic", ["Jared Stark", "Mary D. Brown", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2000.898058", "micro", 2000]], "Yale N. Patt": [0, ["On pipelining dynamic instruction scheduling logic", ["Jared Stark", "Mary D. Brown", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2000.898058", "micro", 2000]], "Daniel A. Jimenez": [0, ["The impact of delay on the design of branch predictors", ["Daniel A. Jimenez", "Stephen W. Keckler", "Calvin Lin"], "https://doi.org/10.1109/MICRO.2000.898059", "micro", 2000]], "Stephen W. Keckler": [0, ["The impact of delay on the design of branch predictors", ["Daniel A. Jimenez", "Stephen W. Keckler", "Calvin Lin"], "https://doi.org/10.1109/MICRO.2000.898059", "micro", 2000]], "Calvin Lin": [0, ["The impact of delay on the design of branch predictors", ["Daniel A. Jimenez", "Stephen W. Keckler", "Calvin Lin"], "https://doi.org/10.1109/MICRO.2000.898059", "micro", 2000]], "Stevan A. Vlaovic": [0, ["Improving BTB performance in the presence of DLLs", ["Stevan A. Vlaovic", "Edward S. Davidson", "Gary S. Tyson"], "https://doi.org/10.1109/MICRO.2000.898060", "micro", 2000]], "Edward S. Davidson": [0, ["Improving BTB performance in the presence of DLLs", ["Stevan A. Vlaovic", "Edward S. Davidson", "Gary S. Tyson"], "https://doi.org/10.1109/MICRO.2000.898060", "micro", 2000]], "Saugata Chatterjee": [0, ["Efficient checker processor design", ["Saugata Chatterjee", "Christopher T. Weaver", "Todd M. Austin"], "https://doi.org/10.1109/MICRO.2000.898061", "micro", 2000]], "Christopher T. Weaver": [0, ["Efficient checker processor design", ["Saugata Chatterjee", "Christopher T. Weaver", "Todd M. Austin"], "https://doi.org/10.1109/MICRO.2000.898061", "micro", 2000]], "Todd M. Austin": [0, ["Efficient checker processor design", ["Saugata Chatterjee", "Christopher T. Weaver", "Todd M. Austin"], "https://doi.org/10.1109/MICRO.2000.898061", "micro", 2000], ["Compiler controlled value prediction using branch predictor based confidence", ["Eric Larson", "Todd M. Austin"], "https://doi.org/10.1109/MICRO.2000.898082", "micro", 2000]], "Alexandre E. Eichenberger": [0, ["An integrated approach to accelerate data and predicate computations in hyperblocks", ["Alexandre E. Eichenberger", "Waleed Meleis", "Suman Maradani"], "https://doi.org/10.1109/MICRO.2000.898062", "micro", 2000]], "Waleed Meleis": [0, ["An integrated approach to accelerate data and predicate computations in hyperblocks", ["Alexandre E. Eichenberger", "Waleed Meleis", "Suman Maradani"], "https://doi.org/10.1109/MICRO.2000.898062", "micro", 2000]], "Suman Maradani": [0, ["An integrated approach to accelerate data and predicate computations in hyperblocks", ["Alexandre E. Eichenberger", "Waleed Meleis", "Suman Maradani"], "https://doi.org/10.1109/MICRO.2000.898062", "micro", 2000]], "John W. Sias": [0, ["Accurate and efficient predicate analysis with binary decision diagrams", ["John W. Sias", "Wen-mei W. Hwu", "David I. August"], "https://doi.org/10.1109/MICRO.2000.898063", "micro", 2000]], "Wen-mei W. Hwu": [0, ["Accurate and efficient predicate analysis with binary decision diagrams", ["John W. Sias", "Wen-mei W. Hwu", "David I. August"], "https://doi.org/10.1109/MICRO.2000.898063", "micro", 2000]], "David I. August": [0, ["Accurate and efficient predicate analysis with binary decision diagrams", ["John W. Sias", "Wen-mei W. Hwu", "David I. August"], "https://doi.org/10.1109/MICRO.2000.898063", "micro", 2000]], "F. Jesus Sanchez": [0, ["Modulo scheduling for a fully-distributed clustered VLIW architecture", ["F. Jesus Sanchez", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2000.898064", "micro", 2000]], "Antonio Gonzalez": [0, ["Modulo scheduling for a fully-distributed clustered VLIW architecture", ["F. Jesus Sanchez", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2000.898064", "micro", 2000], ["Very low power pipelines using significance compression", ["Ramon Canal", "Antonio Gonzalez", "James E. Smith"], "https://doi.org/10.1109/MICRO.2000.898069", "micro", 2000], ["Reducing wire delay penalty through value prediction", ["Joan-Manuel Parcerisa", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2000.898081", "micro", 2000]], "Javier Zalamea": [0, ["Two-level hierarchical register file organization for VLIW processors", ["Javier Zalamea", "Josep Llosa", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2000.898065", "micro", 2000]], "Josep Llosa": [0, ["Two-level hierarchical register file organization for VLIW processors", ["Javier Zalamea", "Josep Llosa", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2000.898065", "micro", 2000]], "Eduard Ayguade": [0, ["Two-level hierarchical register file organization for VLIW processors", ["Javier Zalamea", "Josep Llosa", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2000.898065", "micro", 2000]], "Mateo Valero": [0, ["Two-level hierarchical register file organization for VLIW processors", ["Javier Zalamea", "Josep Llosa", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2000.898065", "micro", 2000]], "Yuan C. Chou": [0, ["PipeRench implementation of the instruction path coprocessor", ["Yuan C. Chou", "Pazhani Pillai", "Herman Schmit", "John Paul Shen"], "https://doi.org/10.1109/MICRO.2000.898066", "micro", 2000]], "Pazhani Pillai": [0, ["PipeRench implementation of the instruction path coprocessor", ["Yuan C. Chou", "Pazhani Pillai", "Herman Schmit", "John Paul Shen"], "https://doi.org/10.1109/MICRO.2000.898066", "micro", 2000]], "Herman Schmit": [0, ["PipeRench implementation of the instruction path coprocessor", ["Yuan C. Chou", "Pazhani Pillai", "Herman Schmit", "John Paul Shen"], "https://doi.org/10.1109/MICRO.2000.898066", "micro", 2000]], "John Paul Shen": [0, ["PipeRench implementation of the instruction path coprocessor", ["Yuan C. Chou", "Pazhani Pillai", "Herman Schmit", "John Paul Shen"], "https://doi.org/10.1109/MICRO.2000.898066", "micro", 2000]], "Ujval J. Kapasi": [0, ["Efficient conditional operations for data-parallel architectures", ["Ujval J. Kapasi", "William J. Dally", "Scott Rixner", "Peter R. Mattson", "John D. Owens", "Brucek Khailany"], "https://doi.org/10.1109/MICRO.2000.898067", "micro", 2000]], "William J. Dally": [0, ["Efficient conditional operations for data-parallel architectures", ["Ujval J. Kapasi", "William J. Dally", "Scott Rixner", "Peter R. Mattson", "John D. Owens", "Brucek Khailany"], "https://doi.org/10.1109/MICRO.2000.898067", "micro", 2000]], "Scott Rixner": [0, ["Efficient conditional operations for data-parallel architectures", ["Ujval J. Kapasi", "William J. Dally", "Scott Rixner", "Peter R. Mattson", "John D. Owens", "Brucek Khailany"], "https://doi.org/10.1109/MICRO.2000.898067", "micro", 2000]], "Peter R. Mattson": [0, ["Efficient conditional operations for data-parallel architectures", ["Ujval J. Kapasi", "William J. Dally", "Scott Rixner", "Peter R. Mattson", "John D. Owens", "Brucek Khailany"], "https://doi.org/10.1109/MICRO.2000.898067", "micro", 2000]], "John D. Owens": [0, ["Efficient conditional operations for data-parallel architectures", ["Ujval J. Kapasi", "William J. Dally", "Scott Rixner", "Peter R. Mattson", "John D. Owens", "Brucek Khailany"], "https://doi.org/10.1109/MICRO.2000.898067", "micro", 2000]], "Brucek Khailany": [0, ["Efficient conditional operations for data-parallel architectures", ["Ujval J. Kapasi", "William J. Dally", "Scott Rixner", "Peter R. Mattson", "John D. Owens", "Brucek Khailany"], "https://doi.org/10.1109/MICRO.2000.898067", "micro", 2000]], "Frederik Vermeulen": [0, ["Flexible hardware acceleration for multimedia oriented microprocessors", ["Frederik Vermeulen", "Lode Nachtergaele", "Francky Catthoor", "Diederik Verkest", "Hugo De Man"], "https://doi.org/10.1109/MICRO.2000.898068", "micro", 2000]], "Lode Nachtergaele": [0, ["Flexible hardware acceleration for multimedia oriented microprocessors", ["Frederik Vermeulen", "Lode Nachtergaele", "Francky Catthoor", "Diederik Verkest", "Hugo De Man"], "https://doi.org/10.1109/MICRO.2000.898068", "micro", 2000]], "Francky Catthoor": [0, ["Flexible hardware acceleration for multimedia oriented microprocessors", ["Frederik Vermeulen", "Lode Nachtergaele", "Francky Catthoor", "Diederik Verkest", "Hugo De Man"], "https://doi.org/10.1109/MICRO.2000.898068", "micro", 2000]], "Diederik Verkest": [0, ["Flexible hardware acceleration for multimedia oriented microprocessors", ["Frederik Vermeulen", "Lode Nachtergaele", "Francky Catthoor", "Diederik Verkest", "Hugo De Man"], "https://doi.org/10.1109/MICRO.2000.898068", "micro", 2000]], "Hugo De Man": [0, ["Flexible hardware acceleration for multimedia oriented microprocessors", ["Frederik Vermeulen", "Lode Nachtergaele", "Francky Catthoor", "Diederik Verkest", "Hugo De Man"], "https://doi.org/10.1109/MICRO.2000.898068", "micro", 2000]], "Ramon Canal": [0, ["Very low power pipelines using significance compression", ["Ramon Canal", "Antonio Gonzalez", "James E. Smith"], "https://doi.org/10.1109/MICRO.2000.898069", "micro", 2000]], "James E. Smith": [0, ["Very low power pipelines using significance compression", ["Ramon Canal", "Antonio Gonzalez", "James E. Smith"], "https://doi.org/10.1109/MICRO.2000.898069", "micro", 2000], ["Relational profiling: enabling thread-level parallelism in virtual machines", ["Timothy H. Heil", "James E. Smith"], "https://doi.org/10.1109/MICRO.2000.898078", "micro", 2000]], "J. Adam Butts": [0, ["A static power model for architects", ["J. Adam Butts", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.2000.898070", "micro", 2000]], "Gurindar S. Sohi": [0, ["A static power model for architects", ["J. Adam Butts", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.2000.898070", "micro", 2000], ["Register integration: a simple and efficient implementation of squash reuse", ["Amir Roth", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.2000.898073", "micro", 2000]], "Michael C. Huang": [0, ["A framework for dynamic energy efficiency and temperature management", ["Michael C. Huang", "Jose Renau", "Seung-Moon Yoo", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2000.898071", "micro", 2000]], "Jose Renau": [0, ["A framework for dynamic energy efficiency and temperature management", ["Michael C. Huang", "Jose Renau", "Seung-Moon Yoo", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2000.898071", "micro", 2000]], "Seung-Moon Yoo": [0.9998499304056168, ["A framework for dynamic energy efficiency and temperature management", ["Michael C. Huang", "Jose Renau", "Seung-Moon Yoo", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2000.898071", "micro", 2000]], "Josep Torrellas": [0, ["A framework for dynamic energy efficiency and temperature management", ["Michael C. Huang", "Jose Renau", "Seung-Moon Yoo", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2000.898071", "micro", 2000]], "Luis Villa": [0, ["Dynamic zero compression for cache energy reduction", ["Luis Villa", "Michael Zhang", "Krste Asanovic"], "https://doi.org/10.1109/MICRO.2000.898072", "micro", 2000]], "Michael Zhang": [0, ["Dynamic zero compression for cache energy reduction", ["Luis Villa", "Michael Zhang", "Krste Asanovic"], "https://doi.org/10.1109/MICRO.2000.898072", "micro", 2000]], "Krste Asanovic": [0, ["Dynamic zero compression for cache energy reduction", ["Luis Villa", "Michael Zhang", "Krste Asanovic"], "https://doi.org/10.1109/MICRO.2000.898072", "micro", 2000]], "Amir Roth": [0, ["Register integration: a simple and efficient implementation of squash reuse", ["Amir Roth", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.2000.898073", "micro", 2000]], "Matt Postiff": [0, ["The store-load address table and speculative register promotion", ["Matt Postiff", "David A. Greene", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.2000.898074", "micro", 2000]], "David A. Greene": [0, ["The store-load address table and speculative register promotion", ["Matt Postiff", "David A. Greene", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.2000.898074", "micro", 2000]], "Trevor N. Mudge": [0, ["The store-load address table and speculative register promotion", ["Matt Postiff", "David A. Greene", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.2000.898074", "micro", 2000]], "Rajeev Balasubramonian": [0, ["Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures", ["Rajeev Balasubramonian", "David H. Albonesi", "Alper Buyuktosunoglu", "Sandhya Dwarkadas"], "https://doi.org/10.1109/MICRO.2000.898075", "micro", 2000]], "David H. Albonesi": [0, ["Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures", ["Rajeev Balasubramonian", "David H. Albonesi", "Alper Buyuktosunoglu", "Sandhya Dwarkadas"], "https://doi.org/10.1109/MICRO.2000.898075", "micro", 2000]], "Alper Buyuktosunoglu": [0, ["Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures", ["Rajeev Balasubramonian", "David H. Albonesi", "Alper Buyuktosunoglu", "Sandhya Dwarkadas"], "https://doi.org/10.1109/MICRO.2000.898075", "micro", 2000]], "Sandhya Dwarkadas": [0, ["Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures", ["Rajeev Balasubramonian", "David H. Albonesi", "Alper Buyuktosunoglu", "Sandhya Dwarkadas"], "https://doi.org/10.1109/MICRO.2000.898075", "micro", 2000]], "Jun Yang": [0.07243982143700123, ["Frequent value compression in data caches", ["Jun Yang", "Youtao Zhang", "Rajiv Gupta"], "https://doi.org/10.1109/MICRO.2000.898076", "micro", 2000]], "Youtao Zhang": [0, ["Frequent value compression in data caches", ["Jun Yang", "Youtao Zhang", "Rajiv Gupta"], "https://doi.org/10.1109/MICRO.2000.898076", "micro", 2000]], "Rajiv Gupta": [0, ["Frequent value compression in data caches", ["Jun Yang", "Youtao Zhang", "Rajiv Gupta"], "https://doi.org/10.1109/MICRO.2000.898076", "micro", 2000]], "Zachary Purser": [0, ["A study of slipstream processors", ["Zachary Purser", "Karthik Sundaramoorthy", "Eric Rotenberg"], "https://doi.org/10.1109/MICRO.2000.898077", "micro", 2000]], "Karthik Sundaramoorthy": [0, ["A study of slipstream processors", ["Zachary Purser", "Karthik Sundaramoorthy", "Eric Rotenberg"], "https://doi.org/10.1109/MICRO.2000.898077", "micro", 2000]], "Eric Rotenberg": [0, ["A study of slipstream processors", ["Zachary Purser", "Karthik Sundaramoorthy", "Eric Rotenberg"], "https://doi.org/10.1109/MICRO.2000.898077", "micro", 2000]], "Timothy H. Heil": [0, ["Relational profiling: enabling thread-level parallelism in virtual machines", ["Timothy H. Heil", "James E. Smith"], "https://doi.org/10.1109/MICRO.2000.898078", "micro", 2000]], "Markus Mock": [0, ["Calpa: a tool for automating selective dynamic compilation", ["Markus Mock", "Craig Chambers", "Susan J. Eggers"], "https://doi.org/10.1109/MICRO.2000.898079", "micro", 2000]], "Craig Chambers": [0, ["Calpa: a tool for automating selective dynamic compilation", ["Markus Mock", "Craig Chambers", "Susan J. Eggers"], "https://doi.org/10.1109/MICRO.2000.898079", "micro", 2000]], "Susan J. Eggers": [0, ["Calpa: a tool for automating selective dynamic compilation", ["Markus Mock", "Craig Chambers", "Susan J. Eggers"], "https://doi.org/10.1109/MICRO.2000.898079", "micro", 2000]], "Sanjay J. Patel": [0, ["Increasing the size of atomic instruction blocks using control flow assertions", ["Sanjay J. Patel", "Tony Tung", "Satarupa Bose", "Matthew M. Crum"], "https://doi.org/10.1109/MICRO.2000.898080", "micro", 2000]], "Tony Tung": [0, ["Increasing the size of atomic instruction blocks using control flow assertions", ["Sanjay J. Patel", "Tony Tung", "Satarupa Bose", "Matthew M. Crum"], "https://doi.org/10.1109/MICRO.2000.898080", "micro", 2000]], "Satarupa Bose": [0, ["Increasing the size of atomic instruction blocks using control flow assertions", ["Sanjay J. Patel", "Tony Tung", "Satarupa Bose", "Matthew M. Crum"], "https://doi.org/10.1109/MICRO.2000.898080", "micro", 2000]], "Matthew M. Crum": [0, ["Increasing the size of atomic instruction blocks using control flow assertions", ["Sanjay J. Patel", "Tony Tung", "Satarupa Bose", "Matthew M. Crum"], "https://doi.org/10.1109/MICRO.2000.898080", "micro", 2000]], "Joan-Manuel Parcerisa": [0, ["Reducing wire delay penalty through value prediction", ["Joan-Manuel Parcerisa", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2000.898081", "micro", 2000]], "Eric Larson": [0, ["Compiler controlled value prediction using branch predictor based confidence", ["Eric Larson", "Todd M. Austin"], "https://doi.org/10.1109/MICRO.2000.898082", "micro", 2000]], "Amirali Baniasadi": [0, ["Instruction distribution heuristics for quad-cluster, dynamically-scheduled, superscalar processors", ["Amirali Baniasadi", "Andreas Moshovos"], "https://doi.org/10.1109/MICRO.2000.898083", "micro", 2000]], "Andreas Moshovos": [0, ["Instruction distribution heuristics for quad-cluster, dynamically-scheduled, superscalar processors", ["Amirali Baniasadi", "Andreas Moshovos"], "https://doi.org/10.1109/MICRO.2000.898083", "micro", 2000]], "Tong Liu": [0, ["Performance improvement with circuit-level speculation", ["Tong Liu", "Shih-Lien Lu"], "https://doi.org/10.1109/MICRO.2000.898084", "micro", 2000]], "Shih-Lien Lu": [0, ["Performance improvement with circuit-level speculation", ["Tong Liu", "Shih-Lien Lu"], "https://doi.org/10.1109/MICRO.2000.898084", "micro", 2000]]}