digraph cnn_tree {
images [shape=box, label="images\n net segment id: 0\n id: 0 type: 45\ntype name: Preprocess\n input size: 1*3*640*640\n output size: 1*3*640*640\ninDdr5dPitch[0]: (0x12c000, 0x64000, 0x280, 0x8, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0xa00, 0xa00, 0x20, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0xa00, 0xa00, 0x20, 0x8)\noutDdr5dPitch[0]: (0x320000, 0x320000, 0x1400, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0xa00, 0xa00, 0x20, 0x8)\noutUbToUb5dShape[0]: (0x1400, 0x1400, 0x1400, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [1-4]-[8-8]\n bond([ub-ub]): [4]-[8]"];
images -> Conv_0;
Conv_0 [shape=box, label="Conv_0\n net segment id: 0\n id: 1 type: 0\ntype name: Convolution\n input size: 1*3*640*640\n output size: 1*16*320*320\ninDdr5dPitch[0]: (0x320000, 0x320000, 0x1400, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1400, 0x1400, 0x1400, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x1400, 0x1400, 0x1400, 0x40, 0x8)\noutDdr5dPitch[0]: (0x190000, 0xc8000, 0xa00, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x1400, 0xa00, 0x1400, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x2800, 0x1400, 0x2800, 0x80, 0x10)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_0 -> Mul_2;
Mul_2 [shape=box, label="Mul_2\n net segment id: 0\n id: 2 type: 146\ntype name: VectorCombine\n input size: 1*16*320*320\n output size: 1*16*320*320\ninDdr5dPitch[0]: (0x190000, 0xc8000, 0xa00, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x2800, 0x1400, 0x2800, 0x80, 0x10)\ninUbFromUb5dPitch[0]: (0x2800, 0x1400, 0x2800, 0x80, 0x10)\noutDdr5dPitch[0]: (0x190000, 0xc8000, 0xa00, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x1400, 0xa00, 0x1400, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1400, 0xa00, 0x1400, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Mul_2 -> Conv_3;
Conv_3 [shape=box, label="Conv_3\n net segment id: 0\n id: 3 type: 0\ntype name: Convolution\n input size: 1*16*320*320\n output size: 1*32*160*160\ninDdr5dPitch[0]: (0x190000, 0xc8000, 0xa00, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1400, 0xa00, 0x1400, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x1400, 0xa00, 0x1400, 0x40, 0x8)\noutDdr5dPitch[0]: (0xc8000, 0x32000, 0x500, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x2800, 0xa00, 0x2800, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x2800, 0xa00, 0x2800, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_3 -> Conv_6;
Conv_6 [shape=box, label="Conv_6\n net segment id: 0\n id: 4 type: 0\ntype name: Convolution\n input size: 1*32*160*160\n output size: 1*32*160*160\ninDdr5dPitch[0]: (0xc8000, 0x32000, 0x500, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1400, 0x500, 0x1400, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x2800, 0xa00, 0x2800, 0x40, 0x8)\noutDdr5dPitch[0]: (0xc8000, 0x32000, 0x500, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x2800, 0xa00, 0x2800, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x2800, 0xa00, 0x2800, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_6 -> Split_10;
Split_10 [shape=box, label="Split_10\n net segment id: 0\n id: 5 type: 36\ntype name: Slice\n input size: 1*32*160*160\n output size: 1*16*160*160\ninDdr5dPitch[0]: (0xc8000, 0x32000, 0x500, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1400, 0x500, 0x1400, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x2800, 0xa00, 0x2800, 0x40, 0x8)\noutDdr5dPitch[0]: (0x64000, 0x32000, 0x500, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0x500, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0x500, 0xa00, 0x40, 0x8)\noutDdr5dPitch[1]: (0x64000, 0x32000, 0x500, 0x40, 0x8)\noutUbToDdr5dPitch[1]: (0xa00, 0x500, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[1]: (0xa00, 0x500, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]-[8-8]\n bond([ub-ub]): [8]-[8]-[8]"];
Split_10 -> Split_10_bridge_Concat_18_nop_0;
Split_10 -> Split_10_bridge_Concat_18_nop_1;
Split_10 -> Conv_11;
Split_10 -> Add_17;
Split_10_bridge_Concat_18_nop_0 [shape=box, label="Split_10_bridge_Concat_18_nop_0\n net segment id: 0\n id: 6 type: 48\ntype name: Nop\n input size: 1*16*160*160\n output size: 1*16*160*160\ninDdr5dPitch[0]: (0x64000, 0x32000, 0x500, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x500, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0x500, 0xa00, 0x40, 0x8)\noutDdr5dPitch[0]: (0x64000, 0x32000, 0x500, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0x500, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0x500, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Split_10_bridge_Concat_18_nop_0 -> Concat_18;
Split_10_bridge_Concat_18_nop_1 [shape=box, label="Split_10_bridge_Concat_18_nop_1\n net segment id: 0\n id: 7 type: 48\ntype name: Nop\n input size: 1*16*160*160\n output size: 1*16*160*160\ninDdr5dPitch[0]: (0x64000, 0x32000, 0x500, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x500, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0x500, 0xa00, 0x40, 0x8)\noutDdr5dPitch[0]: (0x64000, 0x32000, 0x500, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0x500, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0x500, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Split_10_bridge_Concat_18_nop_1 -> Concat_18;
Conv_11 [shape=box, label="Conv_11\n net segment id: 0\n id: 8 type: 0\ntype name: Convolution\n input size: 1*16*160*160\n output size: 1*16*160*160\ninDdr5dPitch[0]: (0x64000, 0x32000, 0x500, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x500, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0x500, 0xa00, 0x40, 0x8)\noutDdr5dPitch[0]: (0x64000, 0x32000, 0x500, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x1400, 0xa00, 0x1400, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1400, 0xa00, 0x1400, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_11 -> Conv_14;
Conv_14 [shape=box, label="Conv_14\n net segment id: 0\n id: 9 type: 0\ntype name: Convolution\n input size: 1*16*160*160\n output size: 1*16*160*160\ninDdr5dPitch[0]: (0x64000, 0x32000, 0x500, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x500, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x1400, 0xa00, 0x1400, 0x40, 0x8)\noutDdr5dPitch[0]: (0x64000, 0x32000, 0x500, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x1400, 0xa00, 0x1400, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1400, 0xa00, 0x1400, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_14 -> Add_17;
Add_17 [shape=box, label="Add_17\n net segment id: 0\n id: 10 type: 27\ntype name: Eltwise\n input size: 1*16*160*160\n output size: 1*16*160*160\ninDdr5dPitch[0]: (0x64000, 0x32000, 0x500, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x500, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0x500, 0xa00, 0x40, 0x8)\ninDdr5dPitch[1]: (0x64000, 0x32000, 0x500, 0x40, 0x8)\ninUbFromDdr5dPitch[1]: (0xa00, 0x500, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[1]: (0x1400, 0xa00, 0x1400, 0x40, 0x8)\noutDdr5dPitch[0]: (0x64000, 0x32000, 0x500, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0x500, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0x500, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]-[8-8]\n bond([ub-ub]): [8]-[8]-[8]"];
Add_17 -> Concat_18;
Concat_18 [shape=box, label="Concat_18\n net segment id: 0\n id: 11 type: 38\ntype name: Concat\n input size: 1*16*160*160\n output size: 1*48*160*160\ninDdr5dPitch[0]: (0x64000, 0x32000, 0x500, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x500, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0x500, 0xa00, 0x40, 0x8)\ninDdr5dPitch[1]: (0x64000, 0x32000, 0x500, 0x40, 0x8)\ninUbFromDdr5dPitch[1]: (0xa00, 0x500, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[1]: (0xa00, 0x500, 0xa00, 0x40, 0x8)\ninDdr5dPitch[2]: (0x64000, 0x32000, 0x500, 0x40, 0x8)\ninUbFromDdr5dPitch[2]: (0xa00, 0x500, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[2]: (0xa00, 0x500, 0xa00, 0x40, 0x8)\noutDdr5dPitch[0]: (0x12c000, 0x32000, 0x500, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x1e00, 0x500, 0x1e00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1e00, 0x500, 0x1e00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]-[8-8]-[8-8]\n bond([ub-ub]): [8]-[8]-[8]-[8]"];
Concat_18 -> Conv_19;
Conv_19 [shape=box, label="Conv_19\n net segment id: 0\n id: 12 type: 0\ntype name: Convolution\n input size: 1*48*160*160\n output size: 1*32*160*160\ninDdr5dPitch[0]: (0x12c000, 0x32000, 0x500, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1e00, 0x500, 0x1e00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x1e00, 0x500, 0x1e00, 0x40, 0x8)\noutDdr5dPitch[0]: (0xc8000, 0x32000, 0x500, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x2800, 0xa00, 0x2800, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x2800, 0xa00, 0x2800, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_19 -> Conv_22;
Conv_22 [shape=box, label="Conv_22\n net segment id: 0\n id: 13 type: 0\ntype name: Convolution\n input size: 1*32*160*160\n output size: 1*64*80*80\ninDdr5dPitch[0]: (0xc8000, 0x32000, 0x500, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1400, 0x500, 0x1400, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x2800, 0xa00, 0x2800, 0x40, 0x8)\noutDdr5dPitch[0]: (0x64000, 0xc800, 0x280, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x2800, 0x500, 0x2800, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x2800, 0x500, 0x2800, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_22 -> Conv_25;
Conv_25 [shape=box, label="Conv_25\n net segment id: 0\n id: 14 type: 0\ntype name: Convolution\n input size: 1*64*80*80\n output size: 1*64*80*80\ninDdr5dPitch[0]: (0x64000, 0xc800, 0x280, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x2800, 0x500, 0x2800, 0x40, 0x8)\noutDdr5dPitch[0]: (0x64000, 0xc800, 0x280, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x2800, 0x500, 0x2800, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x2800, 0x500, 0x2800, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_25 -> Split_29;
Split_29 [shape=box, label="Split_29\n net segment id: 0\n id: 15 type: 36\ntype name: Slice\n input size: 1*64*80*80\n output size: 1*32*80*80\ninDdr5dPitch[0]: (0x64000, 0xc800, 0x280, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x2800, 0x500, 0x2800, 0x40, 0x8)\noutDdr5dPitch[0]: (0x32000, 0xc800, 0x280, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\noutDdr5dPitch[1]: (0x32000, 0xc800, 0x280, 0x40, 0x8)\noutUbToDdr5dPitch[1]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[1]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]-[8-8]\n bond([ub-ub]): [8]-[8]-[8]"];
Split_29 -> Split_29_bridge_Concat_44_nop_0;
Split_29 -> Split_29_bridge_Concat_44_nop_1;
Split_29 -> Conv_30;
Split_29 -> Add_36;
Split_29_bridge_Concat_44_nop_0 [shape=box, label="Split_29_bridge_Concat_44_nop_0\n net segment id: 0\n id: 16 type: 48\ntype name: Nop\n input size: 1*32*80*80\n output size: 1*32*80*80\ninDdr5dPitch[0]: (0x32000, 0xc800, 0x280, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\noutDdr5dPitch[0]: (0x32000, 0xc800, 0x280, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Split_29_bridge_Concat_44_nop_0 -> Concat_44;
Split_29_bridge_Concat_44_nop_1 [shape=box, label="Split_29_bridge_Concat_44_nop_1\n net segment id: 0\n id: 17 type: 48\ntype name: Nop\n input size: 1*32*80*80\n output size: 1*32*80*80\ninDdr5dPitch[0]: (0x32000, 0xc800, 0x280, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\noutDdr5dPitch[0]: (0x32000, 0xc800, 0x280, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Split_29_bridge_Concat_44_nop_1 -> Concat_44;
Conv_30 [shape=box, label="Conv_30\n net segment id: 0\n id: 18 type: 0\ntype name: Convolution\n input size: 1*32*80*80\n output size: 1*32*80*80\ninDdr5dPitch[0]: (0x32000, 0xc800, 0x280, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\noutDdr5dPitch[0]: (0x32000, 0xc800, 0x280, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x1400, 0x500, 0x1400, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1400, 0x500, 0x1400, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_30 -> Conv_33;
Conv_33 [shape=box, label="Conv_33\n net segment id: 0\n id: 19 type: 0\ntype name: Convolution\n input size: 1*32*80*80\n output size: 1*32*80*80\ninDdr5dPitch[0]: (0x32000, 0xc800, 0x280, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x1400, 0x500, 0x1400, 0x40, 0x8)\noutDdr5dPitch[0]: (0x32000, 0xc800, 0x280, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x1400, 0x500, 0x1400, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1400, 0x500, 0x1400, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_33 -> Add_36;
Add_36 [shape=box, label="Add_36\n net segment id: 0\n id: 20 type: 27\ntype name: Eltwise\n input size: 1*32*80*80\n output size: 1*32*80*80\ninDdr5dPitch[0]: (0x32000, 0xc800, 0x280, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\ninDdr5dPitch[1]: (0x32000, 0xc800, 0x280, 0x40, 0x8)\ninUbFromDdr5dPitch[1]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[1]: (0x1400, 0x500, 0x1400, 0x40, 0x8)\noutDdr5dPitch[0]: (0x32000, 0xc800, 0x280, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]-[8-8]\n bond([ub-ub]): [8]-[8]-[8]"];
Add_36 -> Conv_37;
Add_36 -> Add_43;
Add_36 -> Concat_44_bridge_0_0;
Conv_37 [shape=box, label="Conv_37\n net segment id: 0\n id: 21 type: 0\ntype name: Convolution\n input size: 1*32*80*80\n output size: 1*32*80*80\ninDdr5dPitch[0]: (0x32000, 0xc800, 0x280, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\noutDdr5dPitch[0]: (0x32000, 0xc800, 0x280, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x1400, 0x500, 0x1400, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1400, 0x500, 0x1400, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_37 -> Conv_40;
Conv_40 [shape=box, label="Conv_40\n net segment id: 0\n id: 22 type: 0\ntype name: Convolution\n input size: 1*32*80*80\n output size: 1*32*80*80\ninDdr5dPitch[0]: (0x32000, 0xc800, 0x280, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x1400, 0x500, 0x1400, 0x40, 0x8)\noutDdr5dPitch[0]: (0x32000, 0xc800, 0x280, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x1400, 0x500, 0x1400, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1400, 0x500, 0x1400, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_40 -> Add_43;
Add_43 [shape=box, label="Add_43\n net segment id: 0\n id: 23 type: 27\ntype name: Eltwise\n input size: 1*32*80*80\n output size: 1*32*80*80\ninDdr5dPitch[0]: (0x32000, 0xc800, 0x280, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\ninDdr5dPitch[1]: (0x32000, 0xc800, 0x280, 0x40, 0x8)\ninUbFromDdr5dPitch[1]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[1]: (0x1400, 0x500, 0x1400, 0x40, 0x8)\noutDdr5dPitch[0]: (0x32000, 0xc800, 0x280, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]-[8-8]\n bond([ub-ub]): [8]-[8]-[8]"];
Add_43 -> Concat_44;
Concat_44_bridge_0_0 [shape=box, label="Concat_44_bridge_0_0\n net segment id: 0\n id: 24 type: 48\ntype name: Nop\n input size: 1*32*80*80\n output size: 1*32*80*80\ninDdr5dPitch[0]: (0x32000, 0xc800, 0x280, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\noutDdr5dPitch[0]: (0x32000, 0xc800, 0x280, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Concat_44_bridge_0_0 -> Concat_44;
Concat_44 [shape=box, label="Concat_44\n net segment id: 0\n id: 25 type: 38\ntype name: Concat\n input size: 1*32*80*80\n output size: 1*128*80*80\ninDdr5dPitch[0]: (0x32000, 0xc800, 0x280, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\ninDdr5dPitch[1]: (0x32000, 0xc800, 0x280, 0x40, 0x8)\ninUbFromDdr5dPitch[1]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[1]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\ninDdr5dPitch[2]: (0x32000, 0xc800, 0x280, 0x40, 0x8)\ninUbFromDdr5dPitch[2]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[2]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\ninDdr5dPitch[3]: (0x32000, 0xc800, 0x280, 0x40, 0x8)\ninUbFromDdr5dPitch[3]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[3]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\noutDdr5dPitch[0]: (0xc8000, 0xc800, 0x280, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x2800, 0x280, 0x2800, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x2800, 0x280, 0x2800, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]-[8-8]-[8-8]-[8-8]\n bond([ub-ub]): [8]-[8]-[8]-[8]-[8]"];
Concat_44 -> Conv_45;
Conv_45 [shape=box, label="Conv_45\n net segment id: 0\n id: 26 type: 0\ntype name: Convolution\n input size: 1*128*80*80\n output size: 1*64*80*80\ninDdr5dPitch[0]: (0xc8000, 0xc800, 0x280, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x2800, 0x280, 0x2800, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x2800, 0x280, 0x2800, 0x40, 0x8)\noutDdr5dPitch[0]: (0x64000, 0xc800, 0x280, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x2800, 0x500, 0x2800, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x2800, 0x500, 0x2800, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_45 -> Conv_48;
Conv_45 -> Concat_121;
Conv_48 [shape=box, label="Conv_48\n net segment id: 0\n id: 27 type: 0\ntype name: Convolution\n input size: 1*64*80*80\n output size: 1*128*40*40\ninDdr5dPitch[0]: (0x64000, 0xc800, 0x280, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x2800, 0x500, 0x2800, 0x40, 0x8)\noutDdr5dPitch[0]: (0x32000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x2800, 0x280, 0x2800, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x2800, 0x280, 0x2800, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_48 -> Conv_51;
Conv_51 [shape=box, label="Conv_51\n net segment id: 0\n id: 28 type: 0\ntype name: Convolution\n input size: 1*128*40*40\n output size: 1*128*40*40\ninDdr5dPitch[0]: (0x32000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1400, 0x140, 0x1400, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x2800, 0x280, 0x2800, 0x40, 0x8)\noutDdr5dPitch[0]: (0x32000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x2800, 0x280, 0x2800, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x2800, 0x280, 0x2800, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_51 -> Split_55;
Split_55 [shape=box, label="Split_55\n net segment id: 0\n id: 29 type: 36\ntype name: Slice\n input size: 1*128*40*40\n output size: 1*64*40*40\ninDdr5dPitch[0]: (0x32000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1400, 0x140, 0x1400, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x2800, 0x280, 0x2800, 0x40, 0x8)\noutDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\noutDdr5dPitch[1]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[1]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[1]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]-[8-8]\n bond([ub-ub]): [8]-[8]-[8]"];
Split_55 -> Split_55_bridge_Concat_70_nop_0;
Split_55 -> Split_55_bridge_Concat_70_nop_1;
Split_55 -> Conv_56;
Split_55 -> Add_62;
Split_55_bridge_Concat_70_nop_0 [shape=box, label="Split_55_bridge_Concat_70_nop_0\n net segment id: 0\n id: 30 type: 48\ntype name: Nop\n input size: 1*64*40*40\n output size: 1*64*40*40\ninDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\noutDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Split_55_bridge_Concat_70_nop_0 -> Concat_70;
Split_55_bridge_Concat_70_nop_1 [shape=box, label="Split_55_bridge_Concat_70_nop_1\n net segment id: 0\n id: 31 type: 48\ntype name: Nop\n input size: 1*64*40*40\n output size: 1*64*40*40\ninDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\noutDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Split_55_bridge_Concat_70_nop_1 -> Concat_70;
Conv_56 [shape=box, label="Conv_56\n net segment id: 0\n id: 32 type: 0\ntype name: Convolution\n input size: 1*64*40*40\n output size: 1*64*40*40\ninDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\noutDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_56 -> Conv_59;
Conv_59 [shape=box, label="Conv_59\n net segment id: 0\n id: 33 type: 0\ntype name: Convolution\n input size: 1*64*40*40\n output size: 1*64*40*40\ninDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\noutDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_59 -> Add_62;
Add_62 [shape=box, label="Add_62\n net segment id: 0\n id: 34 type: 27\ntype name: Eltwise\n input size: 1*64*40*40\n output size: 1*64*40*40\ninDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninDdr5dPitch[1]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[1]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[1]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\noutDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]-[8-8]\n bond([ub-ub]): [8]-[8]-[8]"];
Add_62 -> Conv_63;
Add_62 -> Add_69;
Add_62 -> Concat_70_bridge_0_0;
Conv_63 [shape=box, label="Conv_63\n net segment id: 0\n id: 35 type: 0\ntype name: Convolution\n input size: 1*64*40*40\n output size: 1*64*40*40\ninDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\noutDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_63 -> Conv_66;
Conv_66 [shape=box, label="Conv_66\n net segment id: 0\n id: 36 type: 0\ntype name: Convolution\n input size: 1*64*40*40\n output size: 1*64*40*40\ninDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\noutDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_66 -> Add_69;
Add_69 [shape=box, label="Add_69\n net segment id: 0\n id: 37 type: 27\ntype name: Eltwise\n input size: 1*64*40*40\n output size: 1*64*40*40\ninDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninDdr5dPitch[1]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[1]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[1]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\noutDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]-[8-8]\n bond([ub-ub]): [8]-[8]-[8]"];
Add_69 -> Concat_70;
Concat_70_bridge_0_0 [shape=box, label="Concat_70_bridge_0_0\n net segment id: 0\n id: 38 type: 48\ntype name: Nop\n input size: 1*64*40*40\n output size: 1*64*40*40\ninDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\noutDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Concat_70_bridge_0_0 -> Concat_70;
Concat_70 [shape=box, label="Concat_70\n net segment id: 0\n id: 39 type: 38\ntype name: Concat\n input size: 1*64*40*40\n output size: 1*256*40*40\ninDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninDdr5dPitch[1]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[1]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[1]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninDdr5dPitch[2]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[2]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[2]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninDdr5dPitch[3]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[3]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[3]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\noutDdr5dPitch[0]: (0x64000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x2800, 0x140, 0x2800, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x2800, 0x140, 0x2800, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]-[8-8]-[8-8]-[8-8]\n bond([ub-ub]): [8]-[8]-[8]-[8]-[8]"];
Concat_70 -> Conv_71;
Conv_71 [shape=box, label="Conv_71\n net segment id: 0\n id: 40 type: 0\ntype name: Convolution\n input size: 1*256*40*40\n output size: 1*128*40*40\ninDdr5dPitch[0]: (0x64000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x2800, 0x140, 0x2800, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x2800, 0x140, 0x2800, 0x40, 0x8)\noutDdr5dPitch[0]: (0x32000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x2800, 0x280, 0x2800, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x2800, 0x280, 0x2800, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_71 -> Conv_74;
Conv_71 -> Concat_104;
Conv_74 [shape=box, label="Conv_74\n net segment id: 0\n id: 41 type: 0\ntype name: Convolution\n input size: 1*128*40*40\n output size: 1*256*20*20\ninDdr5dPitch[0]: (0x32000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1400, 0x140, 0x1400, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x2800, 0x280, 0x2800, 0x40, 0x8)\noutDdr5dPitch[0]: (0x19000, 0xc80, 0xa0, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x2800, 0x140, 0x2800, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x2800, 0x140, 0x2800, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_74 -> Conv_77;
Conv_77 [shape=box, label="Conv_77\n net segment id: 0\n id: 42 type: 0\ntype name: Convolution\n input size: 1*256*20*20\n output size: 1*256*20*20\ninDdr5dPitch[0]: (0x19000, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1400, 0xa0, 0x1400, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x2800, 0x140, 0x2800, 0x40, 0x8)\noutDdr5dPitch[0]: (0x19000, 0xc80, 0xa0, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x2800, 0x140, 0x2800, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x2800, 0x140, 0x2800, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_77 -> Split_81;
Split_81 [shape=box, label="Split_81\n net segment id: 0\n id: 43 type: 36\ntype name: Slice\n input size: 1*256*20*20\n output size: 1*128*20*20\ninDdr5dPitch[0]: (0x19000, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1400, 0xa0, 0x1400, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x2800, 0x140, 0x2800, 0x40, 0x8)\noutDdr5dPitch[0]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\noutDdr5dPitch[1]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\noutUbToDdr5dPitch[1]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[1]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]-[8-8]\n bond([ub-ub]): [8]-[8]-[8]"];
Split_81 -> Split_81_bridge_Concat_89_nop_0;
Split_81 -> Split_81_bridge_Concat_89_nop_1;
Split_81 -> Conv_82;
Split_81 -> Add_88;
Split_81_bridge_Concat_89_nop_0 [shape=box, label="Split_81_bridge_Concat_89_nop_0\n net segment id: 0\n id: 44 type: 48\ntype name: Nop\n input size: 1*128*20*20\n output size: 1*128*20*20\ninDdr5dPitch[0]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\noutDdr5dPitch[0]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Split_81_bridge_Concat_89_nop_0 -> Concat_89;
Split_81_bridge_Concat_89_nop_1 [shape=box, label="Split_81_bridge_Concat_89_nop_1\n net segment id: 0\n id: 45 type: 48\ntype name: Nop\n input size: 1*128*20*20\n output size: 1*128*20*20\ninDdr5dPitch[0]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\noutDdr5dPitch[0]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Split_81_bridge_Concat_89_nop_1 -> Concat_89;
Conv_82 [shape=box, label="Conv_82\n net segment id: 0\n id: 46 type: 0\ntype name: Convolution\n input size: 1*128*20*20\n output size: 1*128*20*20\ninDdr5dPitch[0]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\noutDdr5dPitch[0]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x1400, 0x140, 0x1400, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1400, 0x140, 0x1400, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_82 -> Conv_85;
Conv_85 [shape=box, label="Conv_85\n net segment id: 0\n id: 47 type: 0\ntype name: Convolution\n input size: 1*128*20*20\n output size: 1*128*20*20\ninDdr5dPitch[0]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x1400, 0x140, 0x1400, 0x40, 0x8)\noutDdr5dPitch[0]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x1400, 0x140, 0x1400, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1400, 0x140, 0x1400, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_85 -> Add_88;
Add_88 [shape=box, label="Add_88\n net segment id: 0\n id: 48 type: 27\ntype name: Eltwise\n input size: 1*128*20*20\n output size: 1*128*20*20\ninDdr5dPitch[0]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\ninDdr5dPitch[1]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[1]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[1]: (0x1400, 0x140, 0x1400, 0x40, 0x8)\noutDdr5dPitch[0]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]-[8-8]\n bond([ub-ub]): [8]-[8]-[8]"];
Add_88 -> Concat_89;
Concat_89 [shape=box, label="Concat_89\n net segment id: 0\n id: 49 type: 38\ntype name: Concat\n input size: 1*128*20*20\n output size: 1*384*20*20\ninDdr5dPitch[0]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\ninDdr5dPitch[1]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[1]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[1]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\ninDdr5dPitch[2]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[2]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[2]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\noutDdr5dPitch[0]: (0x25800, 0xc80, 0xa0, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x1e00, 0xa0, 0x1e00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1e00, 0xa0, 0x1e00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]-[8-8]-[8-8]\n bond([ub-ub]): [8]-[8]-[8]-[8]"];
Concat_89 -> Conv_90;
Conv_90 [shape=box, label="Conv_90\n net segment id: 0\n id: 50 type: 0\ntype name: Convolution\n input size: 1*384*20*20\n output size: 1*256*20*20\ninDdr5dPitch[0]: (0x25800, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1e00, 0xa0, 0x1e00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x1e00, 0xa0, 0x1e00, 0x40, 0x8)\noutDdr5dPitch[0]: (0x19000, 0xc80, 0xa0, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x2800, 0x140, 0x2800, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x2800, 0x140, 0x2800, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_90 -> Conv_93;
Conv_93 [shape=box, label="Conv_93\n net segment id: 0\n id: 51 type: 0\ntype name: Convolution\n input size: 1*256*20*20\n output size: 1*128*20*20\ninDdr5dPitch[0]: (0x19000, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1400, 0xa0, 0x1400, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x2800, 0x140, 0x2800, 0x40, 0x8)\noutDdr5dPitch[0]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x1400, 0x140, 0x1400, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1400, 0x140, 0x1400, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_93 -> MaxPool_96;
Conv_93 -> Concat_99_bridge_0_0;
MaxPool_96 [shape=box, label="MaxPool_96\n net segment id: 0\n id: 52 type: 3\ntype name: PoolingMax\n input size: 1*128*20*20\n output size: 1*128*20*20\ninDdr5dPitch[0]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x1400, 0x140, 0x1400, 0x40, 0x8)\noutDdr5dPitch[0]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
MaxPool_96 -> MaxPool_97;
MaxPool_96 -> Concat_99_bridge_1_0;
MaxPool_97 [shape=box, label="MaxPool_97\n net segment id: 0\n id: 53 type: 3\ntype name: PoolingMax\n input size: 1*128*20*20\n output size: 1*128*20*20\ninDdr5dPitch[0]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\noutDdr5dPitch[0]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
MaxPool_97 -> MaxPool_98;
MaxPool_97 -> Concat_99_bridge_2_0;
MaxPool_98 [shape=box, label="MaxPool_98\n net segment id: 0\n id: 54 type: 3\ntype name: PoolingMax\n input size: 1*128*20*20\n output size: 1*128*20*20\ninDdr5dPitch[0]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\noutDdr5dPitch[0]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
MaxPool_98 -> Concat_99;
Concat_99_bridge_2_0 [shape=box, label="Concat_99_bridge_2_0\n net segment id: 0\n id: 55 type: 48\ntype name: Nop\n input size: 1*128*20*20\n output size: 1*128*20*20\ninDdr5dPitch[0]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\noutDdr5dPitch[0]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Concat_99_bridge_2_0 -> Concat_99;
Concat_99_bridge_1_0 [shape=box, label="Concat_99_bridge_1_0\n net segment id: 0\n id: 56 type: 48\ntype name: Nop\n input size: 1*128*20*20\n output size: 1*128*20*20\ninDdr5dPitch[0]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\noutDdr5dPitch[0]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Concat_99_bridge_1_0 -> Concat_99;
Concat_99_bridge_0_0 [shape=box, label="Concat_99_bridge_0_0\n net segment id: 0\n id: 57 type: 48\ntype name: Nop\n input size: 1*128*20*20\n output size: 1*128*20*20\ninDdr5dPitch[0]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x1400, 0x140, 0x1400, 0x40, 0x8)\noutDdr5dPitch[0]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Concat_99_bridge_0_0 -> Concat_99;
Concat_99 [shape=box, label="Concat_99\n net segment id: 0\n id: 58 type: 38\ntype name: Concat\n input size: 1*128*20*20\n output size: 1*512*20*20\ninDdr5dPitch[0]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\ninDdr5dPitch[1]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[1]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[1]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\ninDdr5dPitch[2]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[2]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[2]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\ninDdr5dPitch[3]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[3]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[3]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\noutDdr5dPitch[0]: (0x32000, 0xc80, 0xa0, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x2800, 0xa0, 0x2800, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x2800, 0xa0, 0x2800, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]-[8-8]-[8-8]-[8-8]\n bond([ub-ub]): [8]-[8]-[8]-[8]-[8]"];
Concat_99 -> Conv_100;
Conv_100 [shape=box, label="Conv_100\n net segment id: 0\n id: 59 type: 0\ntype name: Convolution\n input size: 1*512*20*20\n output size: 1*256*20*20\ninDdr5dPitch[0]: (0x32000, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x2800, 0xa0, 0x2800, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x2800, 0xa0, 0x2800, 0x40, 0x8)\noutDdr5dPitch[0]: (0x19000, 0xc80, 0xa0, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x2800, 0x140, 0x2800, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x2800, 0x140, 0x2800, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_100 -> Resize_103;
Conv_100 -> Concat_159_bridge_0_0;
Resize_103 [shape=box, label="Resize_103\n net segment id: 0\n id: 60 type: 28\ntype name: Upsample\n input size: 1*256*20*20\n output size: 1*256*40*40\ninDdr5dPitch[0]: (0x19000, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1400, 0xa0, 0x1400, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x2800, 0x140, 0x2800, 0x40, 0x8)\noutDdr5dPitch[0]: (0x64000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x2800, 0x140, 0x2800, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x2800, 0x140, 0x2800, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Resize_103 -> Concat_104;
Concat_159_bridge_0_0 [shape=box, label="Concat_159_bridge_0_0\n net segment id: 0\n id: 61 type: 48\ntype name: Nop\n input size: 1*256*20*20\n output size: 1*256*20*20\ninDdr5dPitch[0]: (0x19000, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1400, 0xa0, 0x1400, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x2800, 0x140, 0x2800, 0x40, 0x8)\noutDdr5dPitch[0]: (0x19000, 0xc80, 0xa0, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x1400, 0xa0, 0x1400, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1400, 0xa0, 0x1400, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Concat_159_bridge_0_0 -> Concat_159;
Concat_104 [shape=box, label="Concat_104\n net segment id: 0\n id: 62 type: 38\ntype name: Concat\n input size: 1*256*40*40\n output size: 1*384*40*40\ninDdr5dPitch[0]: (0x64000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x2800, 0x140, 0x2800, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x2800, 0x140, 0x2800, 0x40, 0x8)\ninDdr5dPitch[1]: (0x32000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[1]: (0x1400, 0x140, 0x1400, 0x40, 0x8)\ninUbFromUb5dPitch[1]: (0x2800, 0x280, 0x2800, 0x40, 0x8)\noutDdr5dPitch[0]: (0x96000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x3c00, 0x140, 0x3c00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x3c00, 0x140, 0x3c00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]-[8-8]\n bond([ub-ub]): [8]-[8]-[8]"];
Concat_104 -> Conv_105;
Conv_105 [shape=box, label="Conv_105\n net segment id: 0\n id: 63 type: 0\ntype name: Convolution\n input size: 1*384*40*40\n output size: 1*128*40*40\ninDdr5dPitch[0]: (0x96000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x3c00, 0x140, 0x3c00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x3c00, 0x140, 0x3c00, 0x40, 0x8)\noutDdr5dPitch[0]: (0x32000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x2800, 0x280, 0x2800, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x2800, 0x280, 0x2800, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_105 -> Split_109;
Split_109 [shape=box, label="Split_109\n net segment id: 0\n id: 64 type: 36\ntype name: Slice\n input size: 1*128*40*40\n output size: 1*64*40*40\ninDdr5dPitch[0]: (0x32000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1400, 0x140, 0x1400, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x2800, 0x280, 0x2800, 0x40, 0x8)\noutDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\noutDdr5dPitch[1]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[1]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[1]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]-[8-8]\n bond([ub-ub]): [8]-[8]-[8]"];
Split_109 -> Split_109_bridge_Concat_116_nop_0;
Split_109 -> Split_109_bridge_Concat_116_nop_1;
Split_109 -> Conv_110;
Split_109_bridge_Concat_116_nop_0 [shape=box, label="Split_109_bridge_Concat_116_nop_0\n net segment id: 0\n id: 65 type: 48\ntype name: Nop\n input size: 1*64*40*40\n output size: 1*64*40*40\ninDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\noutDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Split_109_bridge_Concat_116_nop_0 -> Concat_116;
Split_109_bridge_Concat_116_nop_1 [shape=box, label="Split_109_bridge_Concat_116_nop_1\n net segment id: 0\n id: 66 type: 48\ntype name: Nop\n input size: 1*64*40*40\n output size: 1*64*40*40\ninDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\noutDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Split_109_bridge_Concat_116_nop_1 -> Concat_116;
Conv_110 [shape=box, label="Conv_110\n net segment id: 0\n id: 67 type: 0\ntype name: Convolution\n input size: 1*64*40*40\n output size: 1*64*40*40\ninDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\noutDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_110 -> Conv_113;
Conv_113 [shape=box, label="Conv_113\n net segment id: 0\n id: 68 type: 0\ntype name: Convolution\n input size: 1*64*40*40\n output size: 1*64*40*40\ninDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\noutDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_113 -> Concat_116;
Concat_116 [shape=box, label="Concat_116\n net segment id: 0\n id: 69 type: 38\ntype name: Concat\n input size: 1*64*40*40\n output size: 1*192*40*40\ninDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninDdr5dPitch[1]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[1]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[1]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninDdr5dPitch[2]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[2]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[2]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\noutDdr5dPitch[0]: (0x4b000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x1e00, 0x140, 0x1e00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1e00, 0x140, 0x1e00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]-[8-8]-[8-8]\n bond([ub-ub]): [8]-[8]-[8]-[8]"];
Concat_116 -> Conv_117;
Conv_117 [shape=box, label="Conv_117\n net segment id: 0\n id: 70 type: 0\ntype name: Convolution\n input size: 1*192*40*40\n output size: 1*128*40*40\ninDdr5dPitch[0]: (0x4b000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1e00, 0x140, 0x1e00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x1e00, 0x140, 0x1e00, 0x40, 0x8)\noutDdr5dPitch[0]: (0x32000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x2800, 0x280, 0x2800, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x2800, 0x280, 0x2800, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_117 -> Resize_120;
Conv_117 -> Concat_140_bridge_0_0;
Resize_120 [shape=box, label="Resize_120\n net segment id: 0\n id: 71 type: 28\ntype name: Upsample\n input size: 1*128*40*40\n output size: 1*128*80*80\ninDdr5dPitch[0]: (0x32000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1400, 0x140, 0x1400, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x2800, 0x280, 0x2800, 0x40, 0x8)\noutDdr5dPitch[0]: (0xc8000, 0xc800, 0x280, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x2800, 0x280, 0x2800, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x2800, 0x280, 0x2800, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Resize_120 -> Concat_121;
Concat_140_bridge_0_0 [shape=box, label="Concat_140_bridge_0_0\n net segment id: 0\n id: 72 type: 48\ntype name: Nop\n input size: 1*128*40*40\n output size: 1*128*40*40\ninDdr5dPitch[0]: (0x32000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1400, 0x140, 0x1400, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x2800, 0x280, 0x2800, 0x40, 0x8)\noutDdr5dPitch[0]: (0x32000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x1400, 0x140, 0x1400, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1400, 0x140, 0x1400, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Concat_140_bridge_0_0 -> Concat_140;
Concat_121 [shape=box, label="Concat_121\n net segment id: 0\n id: 73 type: 38\ntype name: Concat\n input size: 1*128*80*80\n output size: 1*192*80*80\ninDdr5dPitch[0]: (0xc8000, 0xc800, 0x280, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x2800, 0x280, 0x2800, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x2800, 0x280, 0x2800, 0x40, 0x8)\ninDdr5dPitch[1]: (0x64000, 0xc800, 0x280, 0x40, 0x8)\ninUbFromDdr5dPitch[1]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\ninUbFromUb5dPitch[1]: (0x2800, 0x500, 0x2800, 0x40, 0x8)\noutDdr5dPitch[0]: (0x12c000, 0xc800, 0x280, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x3c00, 0x280, 0x3c00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x3c00, 0x280, 0x3c00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]-[8-8]\n bond([ub-ub]): [8]-[8]-[8]"];
Concat_121 -> Conv_122;
Conv_122 [shape=box, label="Conv_122\n net segment id: 0\n id: 74 type: 0\ntype name: Convolution\n input size: 1*192*80*80\n output size: 1*64*80*80\ninDdr5dPitch[0]: (0x12c000, 0xc800, 0x280, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x3c00, 0x280, 0x3c00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x3c00, 0x280, 0x3c00, 0x40, 0x8)\noutDdr5dPitch[0]: (0x64000, 0xc800, 0x280, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x2800, 0x500, 0x2800, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x2800, 0x500, 0x2800, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_122 -> Split_126;
Split_126 [shape=box, label="Split_126\n net segment id: 0\n id: 75 type: 36\ntype name: Slice\n input size: 1*64*80*80\n output size: 1*32*80*80\ninDdr5dPitch[0]: (0x64000, 0xc800, 0x280, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x2800, 0x500, 0x2800, 0x40, 0x8)\noutDdr5dPitch[0]: (0x32000, 0xc800, 0x280, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\noutDdr5dPitch[1]: (0x32000, 0xc800, 0x280, 0x40, 0x8)\noutUbToDdr5dPitch[1]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[1]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]-[8-8]\n bond([ub-ub]): [8]-[8]-[8]"];
Split_126 -> Split_126_bridge_Concat_133_nop_0;
Split_126 -> Split_126_bridge_Concat_133_nop_1;
Split_126 -> Conv_127;
Split_126_bridge_Concat_133_nop_0 [shape=box, label="Split_126_bridge_Concat_133_nop_0\n net segment id: 0\n id: 76 type: 48\ntype name: Nop\n input size: 1*32*80*80\n output size: 1*32*80*80\ninDdr5dPitch[0]: (0x32000, 0xc800, 0x280, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\noutDdr5dPitch[0]: (0x32000, 0xc800, 0x280, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Split_126_bridge_Concat_133_nop_0 -> Concat_133;
Split_126_bridge_Concat_133_nop_1 [shape=box, label="Split_126_bridge_Concat_133_nop_1\n net segment id: 0\n id: 77 type: 48\ntype name: Nop\n input size: 1*32*80*80\n output size: 1*32*80*80\ninDdr5dPitch[0]: (0x32000, 0xc800, 0x280, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\noutDdr5dPitch[0]: (0x32000, 0xc800, 0x280, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Split_126_bridge_Concat_133_nop_1 -> Concat_133;
Conv_127 [shape=box, label="Conv_127\n net segment id: 0\n id: 78 type: 0\ntype name: Convolution\n input size: 1*32*80*80\n output size: 1*32*80*80\ninDdr5dPitch[0]: (0x32000, 0xc800, 0x280, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\noutDdr5dPitch[0]: (0x32000, 0xc800, 0x280, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x1400, 0x500, 0x1400, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1400, 0x500, 0x1400, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_127 -> Conv_130;
Conv_130 [shape=box, label="Conv_130\n net segment id: 0\n id: 79 type: 0\ntype name: Convolution\n input size: 1*32*80*80\n output size: 1*32*80*80\ninDdr5dPitch[0]: (0x32000, 0xc800, 0x280, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x1400, 0x500, 0x1400, 0x40, 0x8)\noutDdr5dPitch[0]: (0x32000, 0xc800, 0x280, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x1400, 0x500, 0x1400, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1400, 0x500, 0x1400, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_130 -> Concat_133;
Concat_133 [shape=box, label="Concat_133\n net segment id: 0\n id: 80 type: 38\ntype name: Concat\n input size: 1*32*80*80\n output size: 1*96*80*80\ninDdr5dPitch[0]: (0x32000, 0xc800, 0x280, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\ninDdr5dPitch[1]: (0x32000, 0xc800, 0x280, 0x40, 0x8)\ninUbFromDdr5dPitch[1]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[1]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\ninDdr5dPitch[2]: (0x32000, 0xc800, 0x280, 0x40, 0x8)\ninUbFromDdr5dPitch[2]: (0xa00, 0x280, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[2]: (0x1400, 0x500, 0x1400, 0x40, 0x8)\noutDdr5dPitch[0]: (0x96000, 0xc800, 0x280, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x1e00, 0x280, 0x1e00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1e00, 0x280, 0x1e00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]-[8-8]-[8-8]\n bond([ub-ub]): [8]-[8]-[8]-[8]"];
Concat_133 -> Conv_134;
Conv_134 [shape=box, label="Conv_134\n net segment id: 0\n id: 81 type: 0\ntype name: Convolution\n input size: 1*96*80*80\n output size: 1*64*80*80\ninDdr5dPitch[0]: (0x96000, 0xc800, 0x280, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1e00, 0x280, 0x1e00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x1e00, 0x280, 0x1e00, 0x40, 0x8)\noutDdr5dPitch[0]: (0x64000, 0xc800, 0x280, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x2800, 0x500, 0x2800, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x2800, 0x500, 0x2800, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_134 -> Conv_137;
Conv_134 -> Conv_178;
Conv_134 -> Conv_185;
Conv_137 [shape=box, label="Conv_137\n net segment id: 0\n id: 82 type: 0\ntype name: Convolution\n input size: 1*64*80*80\n output size: 1*64*40*40\ninDdr5dPitch[0]: (0x64000, 0xc800, 0x280, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x2800, 0x500, 0x2800, 0x40, 0x8)\noutDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_137 -> Concat_140;
Concat_140 [shape=box, label="Concat_140\n net segment id: 0\n id: 83 type: 38\ntype name: Concat\n input size: 1*64*40*40\n output size: 1*192*40*40\ninDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\ninDdr5dPitch[1]: (0x32000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[1]: (0x1400, 0x140, 0x1400, 0x40, 0x8)\ninUbFromUb5dPitch[1]: (0x1400, 0x140, 0x1400, 0x40, 0x8)\noutDdr5dPitch[0]: (0x4b000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x1e00, 0x140, 0x1e00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1e00, 0x140, 0x1e00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]-[8-8]\n bond([ub-ub]): [8]-[8]-[8]"];
Concat_140 -> Conv_141;
Conv_141 [shape=box, label="Conv_141\n net segment id: 0\n id: 84 type: 0\ntype name: Convolution\n input size: 1*192*40*40\n output size: 1*128*40*40\ninDdr5dPitch[0]: (0x4b000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1e00, 0x140, 0x1e00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x1e00, 0x140, 0x1e00, 0x40, 0x8)\noutDdr5dPitch[0]: (0x32000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x2800, 0x280, 0x2800, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x2800, 0x280, 0x2800, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_141 -> Split_145;
Split_145 [shape=box, label="Split_145\n net segment id: 0\n id: 85 type: 36\ntype name: Slice\n input size: 1*128*40*40\n output size: 1*64*40*40\ninDdr5dPitch[0]: (0x32000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1400, 0x140, 0x1400, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x2800, 0x280, 0x2800, 0x40, 0x8)\noutDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\noutDdr5dPitch[1]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[1]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[1]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]-[8-8]\n bond([ub-ub]): [8]-[8]-[8]"];
Split_145 -> Split_145_bridge_Concat_152_nop_0;
Split_145 -> Split_145_bridge_Concat_152_nop_1;
Split_145 -> Conv_146;
Split_145_bridge_Concat_152_nop_0 [shape=box, label="Split_145_bridge_Concat_152_nop_0\n net segment id: 0\n id: 86 type: 48\ntype name: Nop\n input size: 1*64*40*40\n output size: 1*64*40*40\ninDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\noutDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Split_145_bridge_Concat_152_nop_0 -> Concat_152;
Split_145_bridge_Concat_152_nop_1 [shape=box, label="Split_145_bridge_Concat_152_nop_1\n net segment id: 0\n id: 87 type: 48\ntype name: Nop\n input size: 1*64*40*40\n output size: 1*64*40*40\ninDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\noutDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Split_145_bridge_Concat_152_nop_1 -> Concat_152;
Conv_146 [shape=box, label="Conv_146\n net segment id: 0\n id: 88 type: 0\ntype name: Convolution\n input size: 1*64*40*40\n output size: 1*64*40*40\ninDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\noutDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_146 -> Conv_149;
Conv_149 [shape=box, label="Conv_149\n net segment id: 0\n id: 89 type: 0\ntype name: Convolution\n input size: 1*64*40*40\n output size: 1*64*40*40\ninDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\noutDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_149 -> Concat_152;
Concat_152 [shape=box, label="Concat_152\n net segment id: 0\n id: 90 type: 38\ntype name: Concat\n input size: 1*64*40*40\n output size: 1*192*40*40\ninDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninDdr5dPitch[1]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[1]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[1]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninDdr5dPitch[2]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[2]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[2]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\noutDdr5dPitch[0]: (0x4b000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x1e00, 0x140, 0x1e00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1e00, 0x140, 0x1e00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]-[8-8]-[8-8]\n bond([ub-ub]): [8]-[8]-[8]-[8]"];
Concat_152 -> Conv_153;
Conv_153 [shape=box, label="Conv_153\n net segment id: 0\n id: 91 type: 0\ntype name: Convolution\n input size: 1*192*40*40\n output size: 1*128*40*40\ninDdr5dPitch[0]: (0x4b000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1e00, 0x140, 0x1e00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x1e00, 0x140, 0x1e00, 0x40, 0x8)\noutDdr5dPitch[0]: (0x32000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x2800, 0x280, 0x2800, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x2800, 0x280, 0x2800, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_153 -> Conv_156;
Conv_153 -> Conv_193;
Conv_153 -> Conv_200;
Conv_156 [shape=box, label="Conv_156\n net segment id: 0\n id: 92 type: 0\ntype name: Convolution\n input size: 1*128*40*40\n output size: 1*128*20*20\ninDdr5dPitch[0]: (0x32000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1400, 0x140, 0x1400, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x2800, 0x280, 0x2800, 0x40, 0x8)\noutDdr5dPitch[0]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x1400, 0x140, 0x1400, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1400, 0x140, 0x1400, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_156 -> Concat_159;
Concat_159 [shape=box, label="Concat_159\n net segment id: 0\n id: 93 type: 38\ntype name: Concat\n input size: 1*128*20*20\n output size: 1*384*20*20\ninDdr5dPitch[0]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x1400, 0x140, 0x1400, 0x40, 0x8)\ninDdr5dPitch[1]: (0x19000, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[1]: (0x1400, 0xa0, 0x1400, 0x40, 0x8)\ninUbFromUb5dPitch[1]: (0x1400, 0xa0, 0x1400, 0x40, 0x8)\noutDdr5dPitch[0]: (0x25800, 0xc80, 0xa0, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x1e00, 0xa0, 0x1e00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1e00, 0xa0, 0x1e00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]-[8-8]\n bond([ub-ub]): [8]-[8]-[8]"];
Concat_159 -> Conv_160;
Conv_160 [shape=box, label="Conv_160\n net segment id: 0\n id: 94 type: 0\ntype name: Convolution\n input size: 1*384*20*20\n output size: 1*256*20*20\ninDdr5dPitch[0]: (0x25800, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1e00, 0xa0, 0x1e00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x1e00, 0xa0, 0x1e00, 0x40, 0x8)\noutDdr5dPitch[0]: (0x19000, 0xc80, 0xa0, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x2800, 0x140, 0x2800, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x2800, 0x140, 0x2800, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_160 -> Split_164;
Split_164 [shape=box, label="Split_164\n net segment id: 0\n id: 95 type: 36\ntype name: Slice\n input size: 1*256*20*20\n output size: 1*128*20*20\ninDdr5dPitch[0]: (0x19000, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1400, 0xa0, 0x1400, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x2800, 0x140, 0x2800, 0x40, 0x8)\noutDdr5dPitch[0]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\noutDdr5dPitch[1]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\noutUbToDdr5dPitch[1]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[1]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]-[8-8]\n bond([ub-ub]): [8]-[8]-[8]"];
Split_164 -> Split_164_bridge_Concat_171_nop_0;
Split_164 -> Split_164_bridge_Concat_171_nop_1;
Split_164 -> Conv_165;
Split_164_bridge_Concat_171_nop_0 [shape=box, label="Split_164_bridge_Concat_171_nop_0\n net segment id: 0\n id: 96 type: 48\ntype name: Nop\n input size: 1*128*20*20\n output size: 1*128*20*20\ninDdr5dPitch[0]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\noutDdr5dPitch[0]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Split_164_bridge_Concat_171_nop_0 -> Concat_171;
Split_164_bridge_Concat_171_nop_1 [shape=box, label="Split_164_bridge_Concat_171_nop_1\n net segment id: 0\n id: 97 type: 48\ntype name: Nop\n input size: 1*128*20*20\n output size: 1*128*20*20\ninDdr5dPitch[0]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\noutDdr5dPitch[0]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Split_164_bridge_Concat_171_nop_1 -> Concat_171;
Conv_165 [shape=box, label="Conv_165\n net segment id: 0\n id: 98 type: 0\ntype name: Convolution\n input size: 1*128*20*20\n output size: 1*128*20*20\ninDdr5dPitch[0]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\noutDdr5dPitch[0]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x1400, 0x140, 0x1400, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1400, 0x140, 0x1400, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_165 -> Conv_168;
Conv_168 [shape=box, label="Conv_168\n net segment id: 0\n id: 99 type: 0\ntype name: Convolution\n input size: 1*128*20*20\n output size: 1*128*20*20\ninDdr5dPitch[0]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x1400, 0x140, 0x1400, 0x40, 0x8)\noutDdr5dPitch[0]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x1400, 0x140, 0x1400, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1400, 0x140, 0x1400, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_168 -> Concat_171;
Concat_171 [shape=box, label="Concat_171\n net segment id: 0\n id: 100 type: 38\ntype name: Concat\n input size: 1*128*20*20\n output size: 1*384*20*20\ninDdr5dPitch[0]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\ninDdr5dPitch[1]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[1]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[1]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\ninDdr5dPitch[2]: (0xc800, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[2]: (0xa00, 0xa0, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[2]: (0x1400, 0x140, 0x1400, 0x40, 0x8)\noutDdr5dPitch[0]: (0x25800, 0xc80, 0xa0, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x1e00, 0xa0, 0x1e00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1e00, 0xa0, 0x1e00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]-[8-8]-[8-8]\n bond([ub-ub]): [8]-[8]-[8]-[8]"];
Concat_171 -> Conv_172;
Conv_172 [shape=box, label="Conv_172\n net segment id: 0\n id: 101 type: 0\ntype name: Convolution\n input size: 1*384*20*20\n output size: 1*256*20*20\ninDdr5dPitch[0]: (0x25800, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1e00, 0xa0, 0x1e00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x1e00, 0xa0, 0x1e00, 0x40, 0x8)\noutDdr5dPitch[0]: (0x19000, 0xc80, 0xa0, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x2800, 0x140, 0x2800, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x2800, 0x140, 0x2800, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_172 -> Conv_208;
Conv_172 -> Conv_215;
Conv_208 [shape=box, label="Conv_208\n net segment id: 0\n id: 102 type: 0\ntype name: Convolution\n input size: 1*256*20*20\n output size: 1*64*20*20\ninDdr5dPitch[0]: (0x19000, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1400, 0xa0, 0x1400, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x2800, 0x140, 0x2800, 0x40, 0x8)\noutDdr5dPitch[0]: (0x6400, 0xc80, 0xa0, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_208 -> Conv_211;
Conv_211 [shape=box, label="Conv_211\n net segment id: 0\n id: 103 type: 0\ntype name: Convolution\n input size: 1*64*20*20\n output size: 1*64*20*20\ninDdr5dPitch[0]: (0x6400, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x500, 0xa0, 0x500, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\noutDdr5dPitch[0]: (0x6400, 0xc80, 0xa0, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_211 -> Conv_214;
Conv_214 [shape=box, label="Conv_214\n net segment id: 0\n id: 104 type: 0\ntype name: Convolution\n input size: 1*64*20*20\n output size: 1*64*20*20\ninDdr5dPitch[0]: (0x6400, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x500, 0xa0, 0x500, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\noutDdr5dPitch[0]: (0xa000, 0x280, 0x20, 0x8, 0x8)\noutUbToDdr5dPitch[0]: (0x500, 0xa0, 0x500, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x500, 0xa0, 0x500, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-1]\n bond([ub-ub]): [8]-[8]"];
Conv_214 -> Concat_222;
Conv_215 [shape=box, label="Conv_215\n net segment id: 0\n id: 105 type: 0\ntype name: Convolution\n input size: 1*256*20*20\n output size: 1*80*20*20\ninDdr5dPitch[0]: (0x19000, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1400, 0xa0, 0x1400, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x2800, 0x140, 0x2800, 0x40, 0x8)\noutDdr5dPitch[0]: (0x7d00, 0xc80, 0xa0, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xc80, 0x140, 0xc80, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xc80, 0x140, 0xc80, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_215 -> Conv_218;
Conv_218 [shape=box, label="Conv_218\n net segment id: 0\n id: 106 type: 0\ntype name: Convolution\n input size: 1*80*20*20\n output size: 1*80*20*20\ninDdr5dPitch[0]: (0x7d00, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x640, 0xa0, 0x640, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xc80, 0x140, 0xc80, 0x40, 0x8)\noutDdr5dPitch[0]: (0x7d00, 0xc80, 0xa0, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0xc80, 0x140, 0xc80, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xc80, 0x140, 0xc80, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_218 -> Conv_221;
Conv_221 [shape=box, label="Conv_221\n net segment id: 0\n id: 107 type: 0\ntype name: Convolution\n input size: 1*80*20*20\n output size: 1*80*20*20\ninDdr5dPitch[0]: (0x7d00, 0xc80, 0xa0, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x640, 0xa0, 0x640, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xc80, 0x140, 0xc80, 0x40, 0x8)\noutDdr5dPitch[0]: (0xc800, 0x280, 0x20, 0x8, 0x8)\noutUbToDdr5dPitch[0]: (0x640, 0xa0, 0x640, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x640, 0xa0, 0x640, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-1]\n bond([ub-ub]): [8]-[8]"];
Conv_221 -> Concat_222;
Concat_222 [shape=box, label="Concat_222\n net segment id: 0\n id: 108 type: 38\ntype name: Concat\n input size: 1*64*20*20\n output size: 1*144*20*20\ninDdr5dPitch[0]: (0xa000, 0x280, 0x20, 0x8, 0x8)\ninUbFromDdr5dPitch[0]: (0x500, 0xa0, 0x500, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x500, 0xa0, 0x500, 0x40, 0x8)\ninDdr5dPitch[1]: (0xc800, 0x280, 0x20, 0x8, 0x8)\ninUbFromDdr5dPitch[1]: (0x640, 0xa0, 0x640, 0x40, 0x8)\ninUbFromUb5dPitch[1]: (0x640, 0xa0, 0x640, 0x40, 0x8)\noutDdr5dPitch[0]: (0x16800, 0x280, 0x20, 0x8, 0x8)\noutUbToDdr5dPitch[0]: (0xb40, 0xa0, 0xb40, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xd80, 0x18, 0xd80, 0x8, 0x8)\n bond([ddr-ub]-[ub-ddr]): [1-8]-[1-8]-[1-1]\n bond([ub-ub]): [8]-[8]-[1]"];
Concat_222 -> Reshape_234;
Reshape_234 [shape=box, label="Reshape_234\n net segment id: 0\n id: 109 type: 40\ntype name: Reshape\n input size: 1*144*20*20\n output size: 1*144*400\ninDdr5dPitch[0]: (0x16800, 0x280, 0x20, 0x8, 0x8)\ninUbFromDdr5dPitch[0]: (0xd80, 0x18, 0xd80, 0x8, 0x8)\ninUbFromUb5dPitch[0]: (0xd80, 0x18, 0xd80, 0x8, 0x8)\noutDdr5dPitch[0]: (0xe100, 0xe100, 0x190, 0x8, 0x8)\noutUbToDdr5dPitch[0]: (0x190, 0x190, 0x190, 0x8, 0x8)\noutUbToUb5dShape[0]: (0xc80, 0xc80, 0xc80, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [1-1]-[8-1]\n bond([ub-ub]): [1]-[8]"];
Reshape_234 -> Concat_235;
Conv_193 [shape=box, label="Conv_193\n net segment id: 0\n id: 110 type: 0\ntype name: Convolution\n input size: 1*128*40*40\n output size: 1*64*40*40\ninDdr5dPitch[0]: (0x32000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1400, 0x140, 0x1400, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x2800, 0x280, 0x2800, 0x40, 0x8)\noutDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_193 -> Conv_196;
Conv_196 [shape=box, label="Conv_196\n net segment id: 0\n id: 111 type: 0\ntype name: Convolution\n input size: 1*64*40*40\n output size: 1*64*40*40\ninDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\noutDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_196 -> Conv_199;
Conv_199 [shape=box, label="Conv_199\n net segment id: 0\n id: 112 type: 0\ntype name: Convolution\n input size: 1*64*40*40\n output size: 1*64*40*40\ninDdr5dPitch[0]: (0x19000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\noutDdr5dPitch[0]: (0x1e000, 0x780, 0x30, 0x8, 0x8)\noutUbToDdr5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-1]\n bond([ub-ub]): [8]-[8]"];
Conv_199 -> Concat_207;
Conv_200 [shape=box, label="Conv_200\n net segment id: 0\n id: 113 type: 0\ntype name: Convolution\n input size: 1*128*40*40\n output size: 1*80*40*40\ninDdr5dPitch[0]: (0x32000, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1400, 0x140, 0x1400, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x2800, 0x280, 0x2800, 0x40, 0x8)\noutDdr5dPitch[0]: (0x1f400, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x1900, 0x280, 0x1900, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1900, 0x280, 0x1900, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_200 -> Conv_203;
Conv_203 [shape=box, label="Conv_203\n net segment id: 0\n id: 114 type: 0\ntype name: Convolution\n input size: 1*80*40*40\n output size: 1*80*40*40\ninDdr5dPitch[0]: (0x1f400, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xc80, 0x140, 0xc80, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x1900, 0x280, 0x1900, 0x40, 0x8)\noutDdr5dPitch[0]: (0x1f400, 0x3200, 0x140, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x1900, 0x280, 0x1900, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1900, 0x280, 0x1900, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_203 -> Conv_206;
Conv_206 [shape=box, label="Conv_206\n net segment id: 0\n id: 115 type: 0\ntype name: Convolution\n input size: 1*80*40*40\n output size: 1*80*40*40\ninDdr5dPitch[0]: (0x1f400, 0x3200, 0x140, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0xc80, 0x140, 0xc80, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x1900, 0x280, 0x1900, 0x40, 0x8)\noutDdr5dPitch[0]: (0x25800, 0x780, 0x30, 0x8, 0x8)\noutUbToDdr5dPitch[0]: (0xc80, 0x140, 0xc80, 0x40, 0x8)\noutUbToUb5dShape[0]: (0xc80, 0x140, 0xc80, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-1]\n bond([ub-ub]): [8]-[8]"];
Conv_206 -> Concat_207;
Concat_207 [shape=box, label="Concat_207\n net segment id: 0\n id: 116 type: 38\ntype name: Concat\n input size: 1*64*40*40\n output size: 1*144*40*40\ninDdr5dPitch[0]: (0x1e000, 0x780, 0x30, 0x8, 0x8)\ninUbFromDdr5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xa00, 0x140, 0xa00, 0x40, 0x8)\ninDdr5dPitch[1]: (0x25800, 0x780, 0x30, 0x8, 0x8)\ninUbFromDdr5dPitch[1]: (0xc80, 0x140, 0xc80, 0x40, 0x8)\ninUbFromUb5dPitch[1]: (0xc80, 0x140, 0xc80, 0x40, 0x8)\noutDdr5dPitch[0]: (0x43800, 0x780, 0x30, 0x8, 0x8)\noutUbToDdr5dPitch[0]: (0x1680, 0x140, 0x1680, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1680, 0x28, 0x1680, 0x8, 0x8)\n bond([ddr-ub]-[ub-ddr]): [1-8]-[1-8]-[1-1]\n bond([ub-ub]): [8]-[8]-[1]"];
Concat_207 -> Reshape_230;
Reshape_230 [shape=box, label="Reshape_230\n net segment id: 0\n id: 117 type: 40\ntype name: Reshape\n input size: 1*144*40*40\n output size: 1*144*1600\ninDdr5dPitch[0]: (0x43800, 0x780, 0x30, 0x8, 0x8)\ninUbFromDdr5dPitch[0]: (0x1680, 0x28, 0x1680, 0x8, 0x8)\ninUbFromUb5dPitch[0]: (0x1680, 0x28, 0x1680, 0x8, 0x8)\noutDdr5dPitch[0]: (0x38400, 0x38400, 0x640, 0x8, 0x8)\noutUbToDdr5dPitch[0]: (0x640, 0x640, 0x640, 0x8, 0x8)\noutUbToUb5dShape[0]: (0x3200, 0x3200, 0x3200, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [1-1]-[8-1]\n bond([ub-ub]): [1]-[8]"];
Reshape_230 -> Concat_235;
Conv_178 [shape=box, label="Conv_178\n net segment id: 0\n id: 118 type: 0\ntype name: Convolution\n input size: 1*64*80*80\n output size: 1*64*80*80\ninDdr5dPitch[0]: (0x64000, 0xc800, 0x280, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x2800, 0x500, 0x2800, 0x40, 0x8)\noutDdr5dPitch[0]: (0x64000, 0xc800, 0x280, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x2800, 0x500, 0x2800, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x2800, 0x500, 0x2800, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_178 -> Conv_181;
Conv_181 [shape=box, label="Conv_181\n net segment id: 0\n id: 119 type: 0\ntype name: Convolution\n input size: 1*64*80*80\n output size: 1*64*80*80\ninDdr5dPitch[0]: (0x64000, 0xc800, 0x280, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x2800, 0x500, 0x2800, 0x40, 0x8)\noutDdr5dPitch[0]: (0x64000, 0xc800, 0x280, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x2800, 0x500, 0x2800, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x2800, 0x500, 0x2800, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_181 -> Conv_184;
Conv_184 [shape=box, label="Conv_184\n net segment id: 0\n id: 120 type: 0\ntype name: Convolution\n input size: 1*64*80*80\n output size: 1*64*80*80\ninDdr5dPitch[0]: (0x64000, 0xc800, 0x280, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x2800, 0x500, 0x2800, 0x40, 0x8)\noutDdr5dPitch[0]: (0x64000, 0x1900, 0x50, 0x8, 0x8)\noutUbToDdr5dPitch[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-1]\n bond([ub-ub]): [8]-[8]"];
Conv_184 -> Concat_192;
Conv_185 [shape=box, label="Conv_185\n net segment id: 0\n id: 121 type: 0\ntype name: Convolution\n input size: 1*64*80*80\n output size: 1*80*80*80\ninDdr5dPitch[0]: (0x64000, 0xc800, 0x280, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x2800, 0x500, 0x2800, 0x40, 0x8)\noutDdr5dPitch[0]: (0x7d000, 0xc800, 0x280, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x3200, 0x500, 0x3200, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x3200, 0x500, 0x3200, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_185 -> Conv_188;
Conv_188 [shape=box, label="Conv_188\n net segment id: 0\n id: 122 type: 0\ntype name: Convolution\n input size: 1*80*80*80\n output size: 1*80*80*80\ninDdr5dPitch[0]: (0x7d000, 0xc800, 0x280, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1900, 0x280, 0x1900, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x3200, 0x500, 0x3200, 0x40, 0x8)\noutDdr5dPitch[0]: (0x7d000, 0xc800, 0x280, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x3200, 0x500, 0x3200, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x3200, 0x500, 0x3200, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Conv_188 -> Conv_191;
Conv_191 [shape=box, label="Conv_191\n net segment id: 0\n id: 123 type: 0\ntype name: Convolution\n input size: 1*80*80*80\n output size: 1*80*80*80\ninDdr5dPitch[0]: (0x7d000, 0xc800, 0x280, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x1900, 0x280, 0x1900, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x3200, 0x500, 0x3200, 0x40, 0x8)\noutDdr5dPitch[0]: (0x7d000, 0x1900, 0x50, 0x8, 0x8)\noutUbToDdr5dPitch[0]: (0x1900, 0x280, 0x1900, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x1900, 0x280, 0x1900, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-1]\n bond([ub-ub]): [8]-[8]"];
Conv_191 -> Concat_192;
Concat_192 [shape=box, label="Concat_192\n net segment id: 0\n id: 124 type: 38\ntype name: Concat\n input size: 1*64*80*80\n output size: 1*144*80*80\ninDdr5dPitch[0]: (0x64000, 0x1900, 0x50, 0x8, 0x8)\ninUbFromDdr5dPitch[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x1400, 0x280, 0x1400, 0x40, 0x8)\ninDdr5dPitch[1]: (0x7d000, 0x1900, 0x50, 0x8, 0x8)\ninUbFromDdr5dPitch[1]: (0x1900, 0x280, 0x1900, 0x40, 0x8)\ninUbFromUb5dPitch[1]: (0x1900, 0x280, 0x1900, 0x40, 0x8)\noutDdr5dPitch[0]: (0xe1000, 0x1900, 0x50, 0x8, 0x8)\noutUbToDdr5dPitch[0]: (0x2d00, 0x280, 0x2d00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x2d00, 0x50, 0x2d00, 0x8, 0x8)\n bond([ddr-ub]-[ub-ddr]): [1-8]-[1-8]-[1-1]\n bond([ub-ub]): [8]-[8]-[1]"];
Concat_192 -> Reshape_226;
Reshape_226 [shape=box, label="Reshape_226\n net segment id: 0\n id: 125 type: 40\ntype name: Reshape\n input size: 1*144*80*80\n output size: 1*144*6400\ninDdr5dPitch[0]: (0xe1000, 0x1900, 0x50, 0x8, 0x8)\ninUbFromDdr5dPitch[0]: (0x2d00, 0x50, 0x2d00, 0x8, 0x8)\ninUbFromUb5dPitch[0]: (0x2d00, 0x50, 0x2d00, 0x8, 0x8)\noutDdr5dPitch[0]: (0xe1000, 0xe1000, 0x1900, 0x8, 0x8)\noutUbToDdr5dPitch[0]: (0x1900, 0x1900, 0x1900, 0x8, 0x8)\noutUbToUb5dShape[0]: (0xc800, 0xc800, 0xc800, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [1-1]-[8-1]\n bond([ub-ub]): [1]-[8]"];
Reshape_226 -> Concat_235;
Concat_235 [shape=box, label="Concat_235\n net segment id: 0\n id: 126 type: 38\ntype name: Concat\n input size: 1*144*6400\n output size: 1*144*8400\ninDdr5dPitch[0]: (0xe1000, 0xe1000, 0x1900, 0x8, 0x8)\ninUbFromDdr5dPitch[0]: (0xc800, 0xc800, 0xc800, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0xc800, 0xc800, 0xc800, 0x40, 0x8)\ninDdr5dPitch[1]: (0x38400, 0x38400, 0x640, 0x8, 0x8)\ninUbFromDdr5dPitch[1]: (0x3200, 0x3200, 0x3200, 0x40, 0x8)\ninUbFromUb5dPitch[1]: (0x3200, 0x3200, 0x3200, 0x40, 0x8)\ninDdr5dPitch[2]: (0xe100, 0xe100, 0x190, 0x8, 0x8)\ninUbFromDdr5dPitch[2]: (0xc80, 0xc80, 0xc80, 0x40, 0x8)\ninUbFromUb5dPitch[2]: (0xc80, 0xc80, 0xc80, 0x40, 0x8)\noutDdr5dPitch[0]: (0x127500, 0x127500, 0x20d0, 0x8, 0x8)\noutUbToDdr5dPitch[0]: (0x10680, 0x10680, 0x10680, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x10680, 0x10680, 0x10680, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [1-8]-[1-8]-[1-8]-[8-1]\n bond([ub-ub]): [8]-[8]-[8]-[8]"];
Concat_235 -> Split_237;
Split_237 [shape=box, label="Split_237\n net segment id: 0\n id: 127 type: 36\ntype name: Slice\n input size: 1*144*8400\n output size: 1*64*8400\ninDdr5dPitch[0]: (0x127500, 0x127500, 0x20d0, 0x8, 0x8)\ninUbFromDdr5dPitch[0]: (0x10680, 0x10680, 0x10680, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x10680, 0x10680, 0x10680, 0x40, 0x8)\noutDdr5dPitch[0]: (0x83400, 0x83400, 0x20d0, 0x8, 0x8)\noutUbToDdr5dPitch[0]: (0x10680, 0x10680, 0x10680, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x20d0, 0x20d0, 0x20d0, 0x8, 0x8)\noutDdr5dPitch[1]: (0xa4100, 0xa4100, 0x20d0, 0x8, 0x8)\noutUbToDdr5dPitch[1]: (0x10680, 0x10680, 0x10680, 0x40, 0x8)\noutUbToUb5dShape[1]: (0x20d00, 0x20d00, 0x20d00, 0x80, 0x10)\n bond([ddr-ub]-[ub-ddr]): [1-8]-[1-1]-[8-1]\n bond([ub-ub]): [8]-[1]-[8]"];
Split_237 -> Reshape_249;
Split_237 -> Sigmoid_283;
Reshape_249 [shape=box, label="Reshape_249\n net segment id: 0\n id: 128 type: 40\ntype name: Reshape\n input size: 1*64*8400\n output size: 1*4*16*8400\ninDdr5dPitch[0]: (0x83400, 0x83400, 0x20d0, 0x8, 0x8)\ninUbFromDdr5dPitch[0]: (0x20d0, 0x20d0, 0x20d0, 0x8, 0x8)\ninUbFromUb5dPitch[0]: (0x20d0, 0x20d0, 0x20d0, 0x8, 0x8)\noutDdr5dPitch[0]: (0x83400, 0x20d00, 0x20d0, 0x8, 0x8)\noutUbToDdr5dPitch[0]: (0x8340, 0x20d0, 0x8340, 0x8, 0x8)\noutUbToUb5dShape[0]: (0x10680, 0x10680, 0x10680, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [1-1]-[8-1]\n bond([ub-ub]): [1]-[8]"];
Reshape_249 -> Transpose_250;
Transpose_250 [shape=box, label="Transpose_250\n net segment id: 0\n id: 129 type: 32\ntype name: Permute\n input size: 1*4*16*8400\n output size: 1*16*4*8400\ninDdr5dPitch[0]: (0x83400, 0x20d00, 0x20d0, 0x8, 0x8)\ninUbFromDdr5dPitch[0]: (0x10680, 0x10680, 0x10680, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x10680, 0x10680, 0x10680, 0x40, 0x8)\noutDdr5dPitch[0]: (0x83400, 0x8340, 0x20d0, 0x8, 0x8)\noutUbToDdr5dPitch[0]: (0x20d00, 0x10680, 0x20d00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x41a00, 0x20d00, 0x41a00, 0x80, 0x10)\n bond([ddr-ub]-[ub-ddr]): [1-8]-[8-1]\n bond([ub-ub]): [8]-[8]"];
Transpose_250 -> Softmax_251;
Softmax_251 [shape=box, label="Softmax_251\n net segment id: 0\n id: 130 type: 16\ntype name: Softmax\n input size: 1*16*4*8400\n output size: 1*16*4*8400\ninDdr5dPitch[0]: (0x83400, 0x8340, 0x20d0, 0x8, 0x8)\ninUbFromDdr5dPitch[0]: (0x41a00, 0x20d00, 0x41a00, 0x80, 0x10)\ninUbFromUb5dPitch[0]: (0x41a00, 0x20d00, 0x41a00, 0x80, 0x10)\noutDdr5dPitch[0]: (0x83400, 0x41a00, 0x10680, 0x40, 0x8)\noutUbToDdr5dPitch[0]: (0x20d00, 0x10680, 0x20d00, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x20d00, 0x10680, 0x20d00, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [1-8]-[8-8]\n bond([ub-ub]): [8]-[8]"];
Softmax_251 -> Conv_252;
Conv_252 [shape=box, label="Conv_252\n net segment id: 0\n id: 131 type: 0\ntype name: Convolution\n input size: 1*16*4*8400\n output size: 1*1*4*8400\ninDdr5dPitch[0]: (0x83400, 0x41a00, 0x10680, 0x40, 0x8)\ninUbFromDdr5dPitch[0]: (0x20d00, 0x10680, 0x20d00, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x20d00, 0x10680, 0x20d00, 0x40, 0x8)\noutDdr5dPitch[0]: (0x8340, 0x8340, 0x20d0, 0x8, 0x8)\noutUbToDdr5dPitch[0]: (0x10680, 0x10680, 0x10680, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x10680, 0x10680, 0x10680, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [8-8]-[8-1]\n bond([ub-ub]): [8]-[8]"];
Conv_252 -> Reshape_258;
Reshape_258 [shape=box, label="Reshape_258\n net segment id: 0\n id: 132 type: 40\ntype name: Reshape\n input size: 1*1*4*8400\n output size: 1*4*8400\ninDdr5dPitch[0]: (0x8340, 0x8340, 0x20d0, 0x8, 0x8)\ninUbFromDdr5dPitch[0]: (0x20d0, 0x20d0, 0x20d0, 0x8, 0x8)\ninUbFromUb5dPitch[0]: (0x20d0, 0x20d0, 0x20d0, 0x8, 0x8)\noutDdr5dPitch[0]: (0x8340, 0x8340, 0x20d0, 0x8, 0x8)\noutUbToDdr5dPitch[0]: (0x20d0, 0x20d0, 0x20d0, 0x8, 0x8)\noutUbToUb5dShape[0]: (0x10680, 0x10680, 0x10680, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [1-1]-[8-1]\n bond([ub-ub]): [1]-[8]"];
Reshape_258 -> Slice_269;
Reshape_258 -> Slice_272;
Slice_269 [shape=box, label="Slice_269\n net segment id: 0\n id: 133 type: 57\ntype name: Crop\n input size: 1*4*8400\n output size: 1*2*8400\ninDdr5dPitch[0]: (0x8340, 0x8340, 0x20d0, 0x8, 0x8)\ninUbFromDdr5dPitch[0]: (0x20d0, 0x20d0, 0x20d0, 0x8, 0x8)\ninUbFromUb5dPitch[0]: (0x10680, 0x10680, 0x10680, 0x40, 0x8)\noutDdr5dPitch[0]: (0x41a0, 0x41a0, 0x20d0, 0x8, 0x8)\noutUbToDdr5dPitch[0]: (0x10680, 0x10680, 0x10680, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x20d0, 0x20d0, 0x20d0, 0x8, 0x8)\n bond([ddr-ub]-[ub-ddr]): [1-1]-[1-1]\n bond([ub-ub]): [8]-[1]"];
Slice_269 -> Sub_274;
Sub_274 [shape=box, label="Sub_274\n net segment id: 0\n id: 134 type: 62\ntype name: BinaryMath\n input size: 1*2*8400\n output size: 1*2*8400\ninDdr5dPitch[0]: (0x41a0, 0x41a0, 0x20d0, 0x8, 0x8)\ninUbFromDdr5dPitch[0]: (0x20d0, 0x20d0, 0x20d0, 0x8, 0x8)\ninUbFromUb5dPitch[0]: (0x20d0, 0x20d0, 0x20d0, 0x8, 0x8)\noutDdr5dPitch[0]: (0x41a0, 0x41a0, 0x20d0, 0x8, 0x8)\noutUbToDdr5dPitch[0]: (0x20d0, 0x20d0, 0x20d0, 0x8, 0x8)\noutUbToUb5dShape[0]: (0x20d0, 0x20d0, 0x20d0, 0x8, 0x8)\n bond([ddr-ub]-[ub-ddr]): [1-1]-[1-1]\n bond([ub-ub]): [1]-[1]"];
Sub_274 -> Add_277;
Sub_274 -> Sub_279;
Slice_272 [shape=box, label="Slice_272\n net segment id: 0\n id: 135 type: 57\ntype name: Crop\n input size: 1*4*8400\n output size: 1*2*8400\ninDdr5dPitch[0]: (0x8340, 0x8340, 0x20d0, 0x8, 0x8)\ninUbFromDdr5dPitch[0]: (0x20d0, 0x20d0, 0x20d0, 0x8, 0x8)\ninUbFromUb5dPitch[0]: (0x10680, 0x10680, 0x10680, 0x40, 0x8)\noutDdr5dPitch[0]: (0x41a0, 0x41a0, 0x20d0, 0x8, 0x8)\noutUbToDdr5dPitch[0]: (0x10680, 0x10680, 0x10680, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x20d0, 0x20d0, 0x20d0, 0x8, 0x8)\n bond([ddr-ub]-[ub-ddr]): [1-1]-[1-1]\n bond([ub-ub]): [8]-[1]"];
Slice_272 -> Add_276;
Add_276 [shape=box, label="Add_276\n net segment id: 0\n id: 136 type: 62\ntype name: BinaryMath\n input size: 1*2*8400\n output size: 1*2*8400\ninDdr5dPitch[0]: (0x41a0, 0x41a0, 0x20d0, 0x8, 0x8)\ninUbFromDdr5dPitch[0]: (0x20d0, 0x20d0, 0x20d0, 0x8, 0x8)\ninUbFromUb5dPitch[0]: (0x20d0, 0x20d0, 0x20d0, 0x8, 0x8)\noutDdr5dPitch[0]: (0x41a0, 0x41a0, 0x20d0, 0x8, 0x8)\noutUbToDdr5dPitch[0]: (0x20d0, 0x20d0, 0x20d0, 0x8, 0x8)\noutUbToUb5dShape[0]: (0x20d0, 0x20d0, 0x20d0, 0x8, 0x8)\n bond([ddr-ub]-[ub-ddr]): [1-1]-[1-1]\n bond([ub-ub]): [1]-[1]"];
Add_276 -> Add_277;
Add_276 -> Sub_279;
Add_277 [shape=box, label="Add_277\n net segment id: 0\n id: 137 type: 27\ntype name: Eltwise\n input size: 1*2*8400\n output size: 1*2*8400\ninDdr5dPitch[0]: (0x41a0, 0x41a0, 0x20d0, 0x8, 0x8)\ninUbFromDdr5dPitch[0]: (0x20d0, 0x20d0, 0x20d0, 0x8, 0x8)\ninUbFromUb5dPitch[0]: (0x20d0, 0x20d0, 0x20d0, 0x8, 0x8)\ninDdr5dPitch[1]: (0x41a0, 0x41a0, 0x20d0, 0x8, 0x8)\ninUbFromDdr5dPitch[1]: (0x20d0, 0x20d0, 0x20d0, 0x8, 0x8)\ninUbFromUb5dPitch[1]: (0x20d0, 0x20d0, 0x20d0, 0x8, 0x8)\noutDdr5dPitch[0]: (0x41a0, 0x41a0, 0x20d0, 0x8, 0x8)\noutUbToDdr5dPitch[0]: (0x20d0, 0x20d0, 0x20d0, 0x8, 0x8)\noutUbToUb5dShape[0]: (0x20d0, 0x20d0, 0x20d0, 0x8, 0x8)\n bond([ddr-ub]-[ub-ddr]): [1-1]-[1-1]-[1-1]\n bond([ub-ub]): [1]-[1]-[1]"];
Add_277 -> Div_278;
Div_278 [shape=box, label="Div_278\n net segment id: 0\n id: 138 type: 62\ntype name: BinaryMath\n input size: 1*2*8400\n output size: 1*2*8400\ninDdr5dPitch[0]: (0x41a0, 0x41a0, 0x20d0, 0x8, 0x8)\ninUbFromDdr5dPitch[0]: (0x20d0, 0x20d0, 0x20d0, 0x8, 0x8)\ninUbFromUb5dPitch[0]: (0x20d0, 0x20d0, 0x20d0, 0x8, 0x8)\noutDdr5dPitch[0]: (0x41a0, 0x41a0, 0x20d0, 0x8, 0x8)\noutUbToDdr5dPitch[0]: (0x20d0, 0x20d0, 0x20d0, 0x8, 0x8)\noutUbToUb5dShape[0]: (0x20d0, 0x20d0, 0x20d0, 0x8, 0x8)\n bond([ddr-ub]-[ub-ddr]): [1-1]-[1-1]\n bond([ub-ub]): [1]-[1]"];
Div_278 -> Concat_280;
Sub_279 [shape=box, label="Sub_279\n net segment id: 0\n id: 139 type: 27\ntype name: Eltwise\n input size: 1*2*8400\n output size: 1*2*8400\ninDdr5dPitch[0]: (0x41a0, 0x41a0, 0x20d0, 0x8, 0x8)\ninUbFromDdr5dPitch[0]: (0x20d0, 0x20d0, 0x20d0, 0x8, 0x8)\ninUbFromUb5dPitch[0]: (0x20d0, 0x20d0, 0x20d0, 0x8, 0x8)\ninDdr5dPitch[1]: (0x41a0, 0x41a0, 0x20d0, 0x8, 0x8)\ninUbFromDdr5dPitch[1]: (0x20d0, 0x20d0, 0x20d0, 0x8, 0x8)\ninUbFromUb5dPitch[1]: (0x20d0, 0x20d0, 0x20d0, 0x8, 0x8)\noutDdr5dPitch[0]: (0x41a0, 0x41a0, 0x20d0, 0x8, 0x8)\noutUbToDdr5dPitch[0]: (0x20d0, 0x20d0, 0x20d0, 0x8, 0x8)\noutUbToUb5dShape[0]: (0x20d0, 0x20d0, 0x20d0, 0x8, 0x8)\n bond([ddr-ub]-[ub-ddr]): [1-1]-[1-1]-[1-1]\n bond([ub-ub]): [1]-[1]-[1]"];
Sub_279 -> Concat_280;
Concat_280 [shape=box, label="Concat_280\n net segment id: 0\n id: 140 type: 38\ntype name: Concat\n input size: 1*2*8400\n output size: 1*4*8400\ninDdr5dPitch[0]: (0x41a0, 0x41a0, 0x20d0, 0x8, 0x8)\ninUbFromDdr5dPitch[0]: (0x10680, 0x10680, 0x10680, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x10680, 0x10680, 0x10680, 0x40, 0x8)\ninDdr5dPitch[1]: (0x41a0, 0x41a0, 0x20d0, 0x8, 0x8)\ninUbFromDdr5dPitch[1]: (0x10680, 0x10680, 0x10680, 0x40, 0x8)\ninUbFromUb5dPitch[1]: (0x10680, 0x10680, 0x10680, 0x40, 0x8)\noutDdr5dPitch[0]: (0x8340, 0x8340, 0x20d0, 0x8, 0x8)\noutUbToDdr5dPitch[0]: (0x10680, 0x10680, 0x10680, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x20d0, 0x20d0, 0x20d0, 0x8, 0x8)\n bond([ddr-ub]-[ub-ddr]): [1-8]-[1-8]-[1-1]\n bond([ub-ub]): [8]-[8]-[1]"];
Concat_280 -> Mul_282;
Mul_282 [shape=box, label="Mul_282\n net segment id: 0\n id: 141 type: 62\ntype name: BinaryMath\n input size: 1*4*8400\n output size: 1*4*8400\ninDdr5dPitch[0]: (0x8340, 0x8340, 0x20d0, 0x8, 0x8)\ninUbFromDdr5dPitch[0]: (0x20d0, 0x20d0, 0x20d0, 0x8, 0x8)\ninUbFromUb5dPitch[0]: (0x20d0, 0x20d0, 0x20d0, 0x8, 0x8)\noutDdr5dPitch[0]: (0x8340, 0x8340, 0x20d0, 0x8, 0x8)\noutUbToDdr5dPitch[0]: (0x20d0, 0x20d0, 0x20d0, 0x8, 0x8)\noutUbToUb5dShape[0]: (0x20d0, 0x20d0, 0x20d0, 0x8, 0x8)\n bond([ddr-ub]-[ub-ddr]): [1-1]-[1-1]\n bond([ub-ub]): [1]-[1]"];
Mul_282 -> Concat_284;
Sigmoid_283 [shape=box, label="Sigmoid_283\n net segment id: 0\n id: 142 type: 146\ntype name: VectorCombine\n input size: 1*80*8400\n output size: 1*80*8400\ninDdr5dPitch[0]: (0xa4100, 0xa4100, 0x20d0, 0x8, 0x8)\ninUbFromDdr5dPitch[0]: (0x20d00, 0x20d00, 0x20d00, 0x80, 0x10)\ninUbFromUb5dPitch[0]: (0x20d00, 0x20d00, 0x20d00, 0x80, 0x10)\noutDdr5dPitch[0]: (0xa4100, 0xa4100, 0x20d0, 0x8, 0x8)\noutUbToDdr5dPitch[0]: (0x10680, 0x10680, 0x10680, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x10680, 0x10680, 0x10680, 0x40, 0x8)\n bond([ddr-ub]-[ub-ddr]): [1-8]-[8-1]\n bond([ub-ub]): [8]-[8]"];
Sigmoid_283 -> Concat_284;
Concat_284 [shape=box, label="Concat_284\n net segment id: 0\n id: 143 type: 38\ntype name: Concat\n input size: 1*4*8400\n output size: 1*84*8400\ninDdr5dPitch[0]: (0x8340, 0x8340, 0x20d0, 0x8, 0x8)\ninUbFromDdr5dPitch[0]: (0x10680, 0x10680, 0x10680, 0x40, 0x8)\ninUbFromUb5dPitch[0]: (0x10680, 0x10680, 0x10680, 0x40, 0x8)\ninDdr5dPitch[1]: (0xa4100, 0xa4100, 0x20d0, 0x8, 0x8)\ninUbFromDdr5dPitch[1]: (0x10680, 0x10680, 0x10680, 0x40, 0x8)\ninUbFromUb5dPitch[1]: (0x10680, 0x10680, 0x10680, 0x40, 0x8)\noutDdr5dPitch[0]: (0xac440, 0xac440, 0x20d0, 0x8, 0x8)\noutUbToDdr5dPitch[0]: (0x10680, 0x10680, 0x10680, 0x40, 0x8)\noutUbToUb5dShape[0]: (0x20d00, 0x20d00, 0x20d00, 0x80, 0x10)\n bond([ddr-ub]-[ub-ddr]): [1-8]-[1-8]-[8-1]\n bond([ub-ub]): [8]-[8]-[8]"];
Concat_284 -> Concat_284_report_0_0;
Concat_284_report_0_0 [shape=box, label="Concat_284_report_0_0\n net segment id: 0\n id: 144 type: 46\ntype name: Reportop\n input size: 1*84*8400\n output size: 1*84*8400\ninDdr5dPitch[0]: (0xac440, 0xac440, 0x20d0, 0x8, 0x8)\ninUbFromDdr5dPitch[0]: (0x20d00, 0x20d00, 0x20d00, 0x80, 0x10)\ninUbFromUb5dPitch[0]: (0x20d00, 0x20d00, 0x20d00, 0x80, 0x10)\noutDdr5dPitch[0]: (0x2b1100, 0x2b1100, 0x8340, 0x20, 0x20)\noutUbToDdr5dPitch[0]: (0x20d00, 0x20d00, 0x20d00, 0x80, 0x10)\noutUbToUb5dShape[0]: (0x1, 0x0, 0x0, 0x0, 0x0)\n bond([ddr-ub]-[ub-ddr]): [1-8]-[1-1]\n bond([ub-ub]): [8]-[1]"];
}
