
****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source c:/users/marcin/verilog/magisterium/magisterium.tmp/dvi2rgb_v1_6_project/dvi2rgb_v1_6_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/users/marcin/verilog/magisterium/magisterium.tmp/dvi2rgb_v1_6_project/dvi2rgb_v1_6_project.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Wed Nov 30 21:52:03 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 49.359 ; gain = 0.152
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 30 21:52:03 2016...
