{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714673724769 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714673724769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  2 20:15:24 2024 " "Processing started: Thu May  2 20:15:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714673724769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714673724769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off register_file -c register_file " "Command: quartus_map --read_settings_files=on --write_settings_files=off register_file -c register_file" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714673724769 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714673725084 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714673725085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behavior " "Found design unit 1: register_file-behavior" {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE/register_file.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714673733499 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714673733499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714673733499 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "register_file " "Elaborating entity \"register_file\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714673733543 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_out register_file.vhd(10) " "VHDL Signal Declaration warning at register_file.vhd(10): used implicit default value for signal \"data_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE/register_file.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714673733546 "|register_file"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_file register_file.vhd(18) " "Verilog HDL or VHDL warning at register_file.vhd(18): object \"reg_file\" assigned a value but never read" {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE/register_file.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714673733547 "|register_file"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[0\] GND " "Pin \"data_out\[0\]\" is stuck at GND" {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE/register_file.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714673733863 "|register_file|data_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[1\] GND " "Pin \"data_out\[1\]\" is stuck at GND" {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE/register_file.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714673733863 "|register_file|data_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[2\] GND " "Pin \"data_out\[2\]\" is stuck at GND" {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE/register_file.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714673733863 "|register_file|data_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[3\] GND " "Pin \"data_out\[3\]\" is stuck at GND" {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE/register_file.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714673733863 "|register_file|data_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[4\] GND " "Pin \"data_out\[4\]\" is stuck at GND" {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE/register_file.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714673733863 "|register_file|data_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[5\] GND " "Pin \"data_out\[5\]\" is stuck at GND" {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE/register_file.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714673733863 "|register_file|data_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[6\] GND " "Pin \"data_out\[6\]\" is stuck at GND" {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE/register_file.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714673733863 "|register_file|data_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[7\] GND " "Pin \"data_out\[7\]\" is stuck at GND" {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE/register_file.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714673733863 "|register_file|data_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714673733863 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714673733998 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714673733998 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[0\] " "No output dependent on input pin \"data_in\[0\]\"" {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE/register_file.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714673734037 "|register_file|data_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[1\] " "No output dependent on input pin \"data_in\[1\]\"" {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE/register_file.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714673734037 "|register_file|data_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[2\] " "No output dependent on input pin \"data_in\[2\]\"" {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE/register_file.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714673734037 "|register_file|data_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[3\] " "No output dependent on input pin \"data_in\[3\]\"" {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE/register_file.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714673734037 "|register_file|data_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[4\] " "No output dependent on input pin \"data_in\[4\]\"" {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE/register_file.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714673734037 "|register_file|data_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[5\] " "No output dependent on input pin \"data_in\[5\]\"" {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE/register_file.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714673734037 "|register_file|data_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[6\] " "No output dependent on input pin \"data_in\[6\]\"" {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE/register_file.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714673734037 "|register_file|data_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[7\] " "No output dependent on input pin \"data_in\[7\]\"" {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE/register_file.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714673734037 "|register_file|data_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[0\] " "No output dependent on input pin \"address\[0\]\"" {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE/register_file.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714673734037 "|register_file|address[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[1\] " "No output dependent on input pin \"address\[1\]\"" {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE/register_file.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714673734037 "|register_file|address[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[2\] " "No output dependent on input pin \"address\[2\]\"" {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE/register_file.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714673734037 "|register_file|address[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[3\] " "No output dependent on input pin \"address\[3\]\"" {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE/register_file.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714673734037 "|register_file|address[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[4\] " "No output dependent on input pin \"address\[4\]\"" {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE/register_file.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714673734037 "|register_file|address[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[5\] " "No output dependent on input pin \"address\[5\]\"" {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE/register_file.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714673734037 "|register_file|address[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[6\] " "No output dependent on input pin \"address\[6\]\"" {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE/register_file.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714673734037 "|register_file|address[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[7\] " "No output dependent on input pin \"address\[7\]\"" {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE/register_file.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714673734037 "|register_file|address[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[8\] " "No output dependent on input pin \"address\[8\]\"" {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE/register_file.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714673734037 "|register_file|address[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[9\] " "No output dependent on input pin \"address\[9\]\"" {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE/register_file.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714673734037 "|register_file|address[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cs " "No output dependent on input pin \"cs\"" {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE/register_file.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714673734037 "|register_file|cs"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_n " "No output dependent on input pin \"wr_n\"" {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE/register_file.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714673734037 "|register_file|wr_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd " "No output dependent on input pin \"rd\"" {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE/register_file.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714673734037 "|register_file|rd"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE/register_file.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714673734037 "|register_file|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1714673734037 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714673734038 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714673734038 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714673734038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714673734062 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  2 20:15:34 2024 " "Processing ended: Thu May  2 20:15:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714673734062 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714673734062 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714673734062 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714673734062 ""}
