static T_1 F_1 ( int V_1 , void * V_2 )\r\n{\r\nF_2 () ;\r\nreturn V_3 ;\r\n}\r\nstatic T_1 F_3 ( int V_1 , void * V_2 )\r\n{\r\nF_4 ( V_4 L_1 ) ;\r\nF_5 ( NULL ) ;\r\nreturn V_3 ;\r\n}\r\nstatic void T_2 F_6 ( void )\r\n{\r\nT_3 T_4 * V_5 ;\r\nF_7 () ;\r\nV_6 . V_7 = F_8 ( 0 ) ;\r\nV_6 . V_8 =\r\nF_8 ( 0 ) + V_9 - 1 ;\r\n* V_10 |= V_11 ;\r\n* V_12 = * V_10 ;\r\n* V_13 = 0xbfff0002 ;\r\nF_9 ( 0 , V_14 ,\r\nF_10 ( V_14 ) ) ;\r\n( void ) F_11 ( & V_15 ) ;\r\nF_12 ( V_16 , F_10 ( V_16 ) ) ;\r\nif ( F_13 ( F_14 ( V_17 ) , & F_3 ,\r\nV_18 , L_2 , NULL ) < 0 ) {\r\nF_4 ( V_19 L_3 ,\r\nF_14 ( V_17 ) ) ;\r\n}\r\nif ( F_13 ( F_14 ( V_20 ) , & F_1 ,\r\nV_18 , L_4 , NULL ) < 0 ) {\r\nF_4 ( V_19 L_5 ,\r\nF_14 ( V_20 ) ) ;\r\n}\r\nV_5 = F_15 ( F_8 ( 0 ) , 0x400000 ) ;\r\nif ( V_5 ) {\r\n#ifdef F_16\r\nint V_21 ;\r\nfor ( V_21 = 0 ; V_21 < 6 ; V_21 ++ ) {\r\nV_22 [ 0 ] . V_23 [ V_21 ] = F_17 ( V_5 + 0x3C0422 + V_21 ) ;\r\nV_22 [ 1 ] . V_23 [ V_21 ] = F_17 ( V_5 + 0x3C043B + V_21 ) ;\r\n}\r\n#else\r\nV_22 [ 0 ] . V_23 [ 0 ] = F_17 ( V_5 + 0x3C0421 ) ;\r\nV_22 [ 0 ] . V_23 [ 1 ] = F_17 ( V_5 + 0x3C0420 ) ;\r\nV_22 [ 0 ] . V_23 [ 2 ] = F_17 ( V_5 + 0x3C0427 ) ;\r\nV_22 [ 0 ] . V_23 [ 3 ] = F_17 ( V_5 + 0x3C0426 ) ;\r\nV_22 [ 0 ] . V_23 [ 4 ] = F_17 ( V_5 + 0x3C0425 ) ;\r\nV_22 [ 0 ] . V_23 [ 5 ] = F_17 ( V_5 + 0x3C0424 ) ;\r\nV_22 [ 1 ] . V_23 [ 0 ] = F_17 ( V_5 + 0x3C0439 ) ;\r\nV_22 [ 1 ] . V_23 [ 1 ] = F_17 ( V_5 + 0x3C043F ) ;\r\nV_22 [ 1 ] . V_23 [ 2 ] = F_17 ( V_5 + 0x3C043E ) ;\r\nV_22 [ 1 ] . V_23 [ 3 ] = F_17 ( V_5 + 0x3C043D ) ;\r\nV_22 [ 1 ] . V_23 [ 4 ] = F_17 ( V_5 + 0x3C043C ) ;\r\nV_22 [ 1 ] . V_23 [ 5 ] = F_17 ( V_5 + 0x3C0443 ) ;\r\n#endif\r\nF_18 ( V_5 ) ;\r\n}\r\nF_4 ( V_4 L_6 ,\r\nV_22 [ 0 ] . V_23 ) ;\r\nF_4 ( V_4 L_7 ,\r\nV_22 [ 1 ] . V_23 ) ;\r\n}
