{"vcs1":{"timestamp_begin":1738131995.051671371, "rt":0.25, "ut":0.12, "st":0.09}}
{"vcselab":{"timestamp_begin":1738131995.379441700, "rt":0.25, "ut":0.16, "st":0.08}}
{"link":{"timestamp_begin":1738131995.689996115, "rt":0.14, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1738131994.830307768}
{"VCS_COMP_START_TIME": 1738131994.830307768}
{"VCS_COMP_END_TIME": 1738131995.897155754}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265416}}
{"vcselab": {"peak_mem": 150344}}
