\doxysection{stm32l4xx\+\_\+ll\+\_\+pwr.\+h}
\hypertarget{stm32l4xx__ll__pwr_8h_source}{}\label{stm32l4xx__ll__pwr_8h_source}\index{Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_ll\_pwr.h@{Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_ll\_pwr.h}}
\mbox{\hyperlink{stm32l4xx__ll__pwr_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#ifndef\ STM32L4xx\_LL\_PWR\_H}}
\DoxyCodeLine{00021\ \textcolor{preprocessor}{\#define\ STM32L4xx\_LL\_PWR\_H}}
\DoxyCodeLine{00022\ }
\DoxyCodeLine{00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00026\ }
\DoxyCodeLine{00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32l4xx_8h}{stm32l4xx.h}}"{}}}
\DoxyCodeLine{00029\ }
\DoxyCodeLine{00034\ \textcolor{preprocessor}{\#if\ defined(PWR)}}
\DoxyCodeLine{00035\ }
\DoxyCodeLine{00040\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00041\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00042\ }
\DoxyCodeLine{00043\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00044\ }
\DoxyCodeLine{00045\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00046\ }
\DoxyCodeLine{00047\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00048\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00057\ \textcolor{preprocessor}{\#define\ LL\_PWR\_SCR\_CSBF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SCR\_CSBF}}
\DoxyCodeLine{00058\ \textcolor{preprocessor}{\#define\ LL\_PWR\_SCR\_CWUF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SCR\_CWUF}}
\DoxyCodeLine{00059\ \textcolor{preprocessor}{\#define\ LL\_PWR\_SCR\_CWUF5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SCR\_CWUF5}}
\DoxyCodeLine{00060\ \textcolor{preprocessor}{\#define\ LL\_PWR\_SCR\_CWUF4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SCR\_CWUF4}}
\DoxyCodeLine{00061\ \textcolor{preprocessor}{\#define\ LL\_PWR\_SCR\_CWUF3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SCR\_CWUF3}}
\DoxyCodeLine{00062\ \textcolor{preprocessor}{\#define\ LL\_PWR\_SCR\_CWUF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SCR\_CWUF2}}
\DoxyCodeLine{00063\ \textcolor{preprocessor}{\#define\ LL\_PWR\_SCR\_CWUF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SCR\_CWUF1}}
\DoxyCodeLine{00072\ \textcolor{preprocessor}{\#define\ LL\_PWR\_SR1\_WUFI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR1\_WUFI}}
\DoxyCodeLine{00073\ \textcolor{preprocessor}{\#if\ defined(PWR\_SR1\_EXT\_SMPS\_RDY)}}
\DoxyCodeLine{00074\ \textcolor{preprocessor}{\#define\ LL\_PWR\_SR1\_EXT\_SMPS\_RDY\ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR1\_EXT\_SMPS\_RDY}}
\DoxyCodeLine{00075\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_SR1\_EXT\_SMPS\_RDY\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00076\ \textcolor{preprocessor}{\#define\ LL\_PWR\_SR1\_SBF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR1\_SBF}}
\DoxyCodeLine{00077\ \textcolor{preprocessor}{\#define\ LL\_PWR\_SR1\_WUF5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR1\_WUF5}}
\DoxyCodeLine{00078\ \textcolor{preprocessor}{\#define\ LL\_PWR\_SR1\_WUF4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR1\_WUF4}}
\DoxyCodeLine{00079\ \textcolor{preprocessor}{\#define\ LL\_PWR\_SR1\_WUF3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR1\_WUF3}}
\DoxyCodeLine{00080\ \textcolor{preprocessor}{\#define\ LL\_PWR\_SR1\_WUF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR1\_WUF2}}
\DoxyCodeLine{00081\ \textcolor{preprocessor}{\#define\ LL\_PWR\_SR1\_WUF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR1\_WUF1}}
\DoxyCodeLine{00082\ \textcolor{preprocessor}{\#if\ defined(PWR\_SR2\_PVMO4)}}
\DoxyCodeLine{00083\ \textcolor{preprocessor}{\#define\ LL\_PWR\_SR2\_PVMO4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_PVMO4}}
\DoxyCodeLine{00084\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_SR2\_PVMO4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00085\ \textcolor{preprocessor}{\#if\ defined(PWR\_SR2\_PVMO3)}}
\DoxyCodeLine{00086\ \textcolor{preprocessor}{\#define\ LL\_PWR\_SR2\_PVMO3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_PVMO3}}
\DoxyCodeLine{00087\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_SR2\_PVMO3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00088\ \textcolor{preprocessor}{\#if\ defined(PWR\_SR2\_PVMO2)}}
\DoxyCodeLine{00089\ \textcolor{preprocessor}{\#define\ LL\_PWR\_SR2\_PVMO2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_PVMO2}}
\DoxyCodeLine{00090\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_SR2\_PVMO2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00091\ \textcolor{preprocessor}{\#if\ defined(PWR\_SR2\_PVMO1)}}
\DoxyCodeLine{00092\ \textcolor{preprocessor}{\#define\ LL\_PWR\_SR2\_PVMO1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_PVMO1}}
\DoxyCodeLine{00093\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_SR2\_PVMO1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00094\ \textcolor{preprocessor}{\#define\ LL\_PWR\_SR2\_PVDO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_PVDO}}
\DoxyCodeLine{00095\ \textcolor{preprocessor}{\#define\ LL\_PWR\_SR2\_VOSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_VOSF}}
\DoxyCodeLine{00096\ \textcolor{preprocessor}{\#define\ LL\_PWR\_SR2\_REGLPF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_REGLPF}}
\DoxyCodeLine{00097\ \textcolor{preprocessor}{\#define\ LL\_PWR\_SR2\_REGLPS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_REGLPS}}
\DoxyCodeLine{00105\ \textcolor{preprocessor}{\#define\ LL\_PWR\_REGU\_VOLTAGE\_SCALE1\ \ \ \ \ \ \ \ \ (PWR\_CR1\_VOS\_0)}}
\DoxyCodeLine{00106\ \textcolor{preprocessor}{\#define\ LL\_PWR\_REGU\_VOLTAGE\_SCALE2\ \ \ \ \ \ \ \ \ (PWR\_CR1\_VOS\_1)}}
\DoxyCodeLine{00114\ \textcolor{preprocessor}{\#define\ LL\_PWR\_MODE\_STOP0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR1\_LPMS\_STOP0)}}
\DoxyCodeLine{00115\ \textcolor{preprocessor}{\#define\ LL\_PWR\_MODE\_STOP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR1\_LPMS\_STOP1)}}
\DoxyCodeLine{00116\ \textcolor{preprocessor}{\#define\ LL\_PWR\_MODE\_STOP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR1\_LPMS\_STOP2)}}
\DoxyCodeLine{00117\ \textcolor{preprocessor}{\#define\ LL\_PWR\_MODE\_STANDBY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR1\_LPMS\_STANDBY)}}
\DoxyCodeLine{00118\ \textcolor{preprocessor}{\#define\ LL\_PWR\_MODE\_SHUTDOWN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR1\_LPMS\_SHUTDOWN)}}
\DoxyCodeLine{00126\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR2\_PVME1)}}
\DoxyCodeLine{00127\ \textcolor{preprocessor}{\#define\ LL\_PWR\_PVM\_VDDUSB\_1\_2V\ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR2\_PVME1)\ \ \ \ \ }\textcolor{comment}{/*\ Monitoring\ VDDUSB\ vs.\ 1.2V\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00128\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00129\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR2\_PVME2)}}
\DoxyCodeLine{00130\ \textcolor{preprocessor}{\#define\ LL\_PWR\_PVM\_VDDIO2\_0\_9V\ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR2\_PVME2)\ \ \ \ \ }\textcolor{comment}{/*\ Monitoring\ VDDIO2\ vs.\ 0.9V\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00131\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00132\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR2\_PVME3)}}
\DoxyCodeLine{00133\ \textcolor{preprocessor}{\#define\ LL\_PWR\_PVM\_VDDA\_1\_62V\ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR2\_PVME3)\ \ \ \ \ }\textcolor{comment}{/*\ Monitoring\ VDDA\ vs.\ 1.62V\ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00134\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00135\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR2\_PVME4)}}
\DoxyCodeLine{00136\ \textcolor{preprocessor}{\#define\ LL\_PWR\_PVM\_VDDA\_2\_2V\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR2\_PVME4)\ \ \ \ \ }\textcolor{comment}{/*\ Monitoring\ VDDA\ vs.\ 2.2V\ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00137\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00145\ \textcolor{preprocessor}{\#define\ LL\_PWR\_PVDLEVEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR2\_PLS\_LEV0)\ \ }\textcolor{comment}{/*\ VPVD0\ around\ 2.0\ V\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00146\ \textcolor{preprocessor}{\#define\ LL\_PWR\_PVDLEVEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR2\_PLS\_LEV1)\ \ }\textcolor{comment}{/*\ VPVD1\ around\ 2.2\ V\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00147\ \textcolor{preprocessor}{\#define\ LL\_PWR\_PVDLEVEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR2\_PLS\_LEV2)\ \ }\textcolor{comment}{/*\ VPVD2\ around\ 2.4\ V\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00148\ \textcolor{preprocessor}{\#define\ LL\_PWR\_PVDLEVEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR2\_PLS\_LEV3)\ \ }\textcolor{comment}{/*\ VPVD3\ around\ 2.5\ V\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00149\ \textcolor{preprocessor}{\#define\ LL\_PWR\_PVDLEVEL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR2\_PLS\_LEV4)\ \ }\textcolor{comment}{/*\ VPVD4\ around\ 2.6\ V\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00150\ \textcolor{preprocessor}{\#define\ LL\_PWR\_PVDLEVEL\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR2\_PLS\_LEV5)\ \ }\textcolor{comment}{/*\ VPVD5\ around\ 2.8\ V\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00151\ \textcolor{preprocessor}{\#define\ LL\_PWR\_PVDLEVEL\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR2\_PLS\_LEV6)\ \ }\textcolor{comment}{/*\ VPVD6\ around\ 2.9\ V\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00152\ \textcolor{preprocessor}{\#define\ LL\_PWR\_PVDLEVEL\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR2\_PLS\_LEV7)\ \ }\textcolor{comment}{/*\ External\ input\ analog\ voltage\ \ \ (Compare\ internally\ to\ VREFINT)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00160\ \textcolor{preprocessor}{\#define\ LL\_PWR\_WAKEUP\_PIN1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR3\_EWUP1)}}
\DoxyCodeLine{00161\ \textcolor{preprocessor}{\#define\ LL\_PWR\_WAKEUP\_PIN2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR3\_EWUP2)}}
\DoxyCodeLine{00162\ \textcolor{preprocessor}{\#define\ LL\_PWR\_WAKEUP\_PIN3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR3\_EWUP3)}}
\DoxyCodeLine{00163\ \textcolor{preprocessor}{\#define\ LL\_PWR\_WAKEUP\_PIN4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR3\_EWUP4)}}
\DoxyCodeLine{00164\ \textcolor{preprocessor}{\#define\ LL\_PWR\_WAKEUP\_PIN5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR3\_EWUP5)}}
\DoxyCodeLine{00172\ \textcolor{preprocessor}{\#define\ LL\_PWR\_BATT\_CHARG\_RESISTOR\_5K\ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00173\ \textcolor{preprocessor}{\#define\ LL\_PWR\_BATT\_CHARGRESISTOR\_1\_5K\ \ \ \ \ (PWR\_CR4\_VBRS)}}
\DoxyCodeLine{00181\ \textcolor{preprocessor}{\#define\ LL\_PWR\_NO\_SRAM2\_RETENTION\ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00182\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR3\_RRS\_1)}}
\DoxyCodeLine{00183\ \textcolor{preprocessor}{\#define\ LL\_PWR\_FULL\_SRAM2\_RETENTION\ \ \ \ \ \ PWR\_CR3\_RRS\_0}}
\DoxyCodeLine{00184\ \textcolor{preprocessor}{\#define\ LL\_PWR\_4KBYTES\_SRAM2\_RETENTION\ \ \ PWR\_CR3\_RRS\_1}}
\DoxyCodeLine{00185\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00186\ \textcolor{preprocessor}{\#define\ LL\_PWR\_FULL\_SRAM2\_RETENTION\ \ \ \ \ \ PWR\_CR3\_RRS}}
\DoxyCodeLine{00187\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR3\_RRS\_1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00195\ \textcolor{preprocessor}{\#define\ LL\_PWR\_GPIO\_A\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)(\&(PWR-\/>PUCRA)))}}
\DoxyCodeLine{00196\ \textcolor{preprocessor}{\#define\ LL\_PWR\_GPIO\_B\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)(\&(PWR-\/>PUCRB)))}}
\DoxyCodeLine{00197\ \textcolor{preprocessor}{\#define\ LL\_PWR\_GPIO\_C\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)(\&(PWR-\/>PUCRC)))}}
\DoxyCodeLine{00198\ \textcolor{preprocessor}{\#define\ LL\_PWR\_GPIO\_D\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)(\&(PWR-\/>PUCRD)))}}
\DoxyCodeLine{00199\ \textcolor{preprocessor}{\#define\ LL\_PWR\_GPIO\_E\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)(\&(PWR-\/>PUCRE)))}}
\DoxyCodeLine{00200\ \textcolor{preprocessor}{\#if\ defined(GPIOF)}}
\DoxyCodeLine{00201\ \textcolor{preprocessor}{\#define\ LL\_PWR\_GPIO\_F\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)(\&(PWR-\/>PUCRF)))}}
\DoxyCodeLine{00202\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00203\ \textcolor{preprocessor}{\#if\ defined(GPIOG)}}
\DoxyCodeLine{00204\ \textcolor{preprocessor}{\#define\ LL\_PWR\_GPIO\_G\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)(\&(PWR-\/>PUCRG)))}}
\DoxyCodeLine{00205\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00206\ \textcolor{preprocessor}{\#if\ defined(GPIOH)}}
\DoxyCodeLine{00207\ \textcolor{preprocessor}{\#define\ LL\_PWR\_GPIO\_H\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)(\&(PWR-\/>PUCRH)))}}
\DoxyCodeLine{00208\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00209\ \textcolor{preprocessor}{\#if\ defined(GPIOI)}}
\DoxyCodeLine{00210\ \textcolor{preprocessor}{\#define\ LL\_PWR\_GPIO\_I\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)(\&(PWR-\/>PUCRI)))}}
\DoxyCodeLine{00211\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00219\ \textcolor{preprocessor}{\#define\ LL\_PWR\_GPIO\_BIT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)}}
\DoxyCodeLine{00220\ \textcolor{preprocessor}{\#define\ LL\_PWR\_GPIO\_BIT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)}}
\DoxyCodeLine{00221\ \textcolor{preprocessor}{\#define\ LL\_PWR\_GPIO\_BIT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)}}
\DoxyCodeLine{00222\ \textcolor{preprocessor}{\#define\ LL\_PWR\_GPIO\_BIT\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000008U)}}
\DoxyCodeLine{00223\ \textcolor{preprocessor}{\#define\ LL\_PWR\_GPIO\_BIT\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)}}
\DoxyCodeLine{00224\ \textcolor{preprocessor}{\#define\ LL\_PWR\_GPIO\_BIT\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)}}
\DoxyCodeLine{00225\ \textcolor{preprocessor}{\#define\ LL\_PWR\_GPIO\_BIT\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000040U)}}
\DoxyCodeLine{00226\ \textcolor{preprocessor}{\#define\ LL\_PWR\_GPIO\_BIT\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000080U)}}
\DoxyCodeLine{00227\ \textcolor{preprocessor}{\#define\ LL\_PWR\_GPIO\_BIT\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000100U)}}
\DoxyCodeLine{00228\ \textcolor{preprocessor}{\#define\ LL\_PWR\_GPIO\_BIT\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000200U)}}
\DoxyCodeLine{00229\ \textcolor{preprocessor}{\#define\ LL\_PWR\_GPIO\_BIT\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)}}
\DoxyCodeLine{00230\ \textcolor{preprocessor}{\#define\ LL\_PWR\_GPIO\_BIT\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000800U)}}
\DoxyCodeLine{00231\ \textcolor{preprocessor}{\#define\ LL\_PWR\_GPIO\_BIT\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)}}
\DoxyCodeLine{00232\ \textcolor{preprocessor}{\#define\ LL\_PWR\_GPIO\_BIT\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)}}
\DoxyCodeLine{00233\ \textcolor{preprocessor}{\#define\ LL\_PWR\_GPIO\_BIT\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)}}
\DoxyCodeLine{00234\ \textcolor{preprocessor}{\#define\ LL\_PWR\_GPIO\_BIT\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00008000U)}}
\DoxyCodeLine{00243\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00258\ \textcolor{preprocessor}{\#define\ LL\_PWR\_WriteReg(\_\_REG\_\_,\ \_\_VALUE\_\_)\ WRITE\_REG(PWR-\/>\_\_REG\_\_,\ (\_\_VALUE\_\_))}}
\DoxyCodeLine{00259\ }
\DoxyCodeLine{00265\ \textcolor{preprocessor}{\#define\ LL\_PWR\_ReadReg(\_\_REG\_\_)\ READ\_REG(PWR-\/>\_\_REG\_\_)}}
\DoxyCodeLine{00275\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00289\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableLowPowerRunMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00290\ \{}
\DoxyCodeLine{00291\ \ \ SET\_BIT(PWR-\/>CR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f44f2d21d09b8200203851c6b7bac5}{PWR\_CR1\_LPR}});}
\DoxyCodeLine{00292\ \}}
\DoxyCodeLine{00293\ }
\DoxyCodeLine{00299\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableLowPowerRunMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00300\ \{}
\DoxyCodeLine{00301\ \ \ CLEAR\_BIT(PWR-\/>CR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f44f2d21d09b8200203851c6b7bac5}{PWR\_CR1\_LPR}});}
\DoxyCodeLine{00302\ \}}
\DoxyCodeLine{00303\ }
\DoxyCodeLine{00309\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnterLowPowerRunMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00310\ \{}
\DoxyCodeLine{00311\ \ \ LL\_PWR\_EnableLowPowerRunMode();}
\DoxyCodeLine{00312\ \}}
\DoxyCodeLine{00313\ }
\DoxyCodeLine{00319\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_ExitLowPowerRunMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00320\ \{}
\DoxyCodeLine{00321\ \ \ LL\_PWR\_DisableLowPowerRunMode();}
\DoxyCodeLine{00322\ \}}
\DoxyCodeLine{00323\ }
\DoxyCodeLine{00329\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledLowPowerRunMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00330\ \{}
\DoxyCodeLine{00331\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(PWR-\/>CR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f44f2d21d09b8200203851c6b7bac5}{PWR\_CR1\_LPR}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f44f2d21d09b8200203851c6b7bac5}{PWR\_CR1\_LPR}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00332\ \}}
\DoxyCodeLine{00333\ }
\DoxyCodeLine{00343\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_SetRegulVoltageScaling(uint32\_t\ VoltageScaling)}
\DoxyCodeLine{00344\ \{}
\DoxyCodeLine{00345\ \ \ MODIFY\_REG(PWR-\/>CR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0de060b7b7fbbb12926c28cf5252c61}{PWR\_CR1\_VOS}},\ VoltageScaling);}
\DoxyCodeLine{00346\ \}}
\DoxyCodeLine{00347\ }
\DoxyCodeLine{00355\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_GetRegulVoltageScaling(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00356\ \{}
\DoxyCodeLine{00357\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(PWR-\/>CR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0de060b7b7fbbb12926c28cf5252c61}{PWR\_CR1\_VOS}}));}
\DoxyCodeLine{00358\ \}}
\DoxyCodeLine{00359\ }
\DoxyCodeLine{00360\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR5\_R1MODE)}}
\DoxyCodeLine{00366\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableRange1BoostMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00367\ \{}
\DoxyCodeLine{00368\ \ \ CLEAR\_BIT(PWR-\/>CR5,\ PWR\_CR5\_R1MODE);}
\DoxyCodeLine{00369\ \}}
\DoxyCodeLine{00370\ }
\DoxyCodeLine{00376\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableRange1BoostMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00377\ \{}
\DoxyCodeLine{00378\ \ \ SET\_BIT(PWR-\/>CR5,\ PWR\_CR5\_R1MODE);}
\DoxyCodeLine{00379\ \}}
\DoxyCodeLine{00380\ }
\DoxyCodeLine{00386\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledRange1BoostMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00387\ \{}
\DoxyCodeLine{00388\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(PWR-\/>CR5,\ PWR\_CR5\_R1MODE)\ ==\ 0x0U)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00389\ \}}
\DoxyCodeLine{00390\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR5\_R1MODE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00391\ }
\DoxyCodeLine{00397\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableBkUpAccess(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00398\ \{}
\DoxyCodeLine{00399\ \ \ SET\_BIT(PWR-\/>CR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09950f76d292eb9d01f72dd825082f1b}{PWR\_CR1\_DBP}});}
\DoxyCodeLine{00400\ \}}
\DoxyCodeLine{00401\ }
\DoxyCodeLine{00407\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableBkUpAccess(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00408\ \{}
\DoxyCodeLine{00409\ \ \ CLEAR\_BIT(PWR-\/>CR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09950f76d292eb9d01f72dd825082f1b}{PWR\_CR1\_DBP}});}
\DoxyCodeLine{00410\ \}}
\DoxyCodeLine{00411\ }
\DoxyCodeLine{00417\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledBkUpAccess(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00418\ \{}
\DoxyCodeLine{00419\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(PWR-\/>CR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09950f76d292eb9d01f72dd825082f1b}{PWR\_CR1\_DBP}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09950f76d292eb9d01f72dd825082f1b}{PWR\_CR1\_DBP}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00420\ \}}
\DoxyCodeLine{00421\ }
\DoxyCodeLine{00433\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_SetPowerMode(uint32\_t\ LowPowerMode)}
\DoxyCodeLine{00434\ \{}
\DoxyCodeLine{00435\ \ \ MODIFY\_REG(PWR-\/>CR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf533ae177088e3bea24206d65fdb8989}{PWR\_CR1\_LPMS}},\ LowPowerMode);}
\DoxyCodeLine{00436\ \}}
\DoxyCodeLine{00437\ }
\DoxyCodeLine{00448\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_GetPowerMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00449\ \{}
\DoxyCodeLine{00450\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(PWR-\/>CR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf533ae177088e3bea24206d65fdb8989}{PWR\_CR1\_LPMS}}));}
\DoxyCodeLine{00451\ \}}
\DoxyCodeLine{00452\ }
\DoxyCodeLine{00453\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR1\_RRSTP)}}
\DoxyCodeLine{00459\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableSRAM3Retention(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00460\ \{}
\DoxyCodeLine{00461\ \ \ SET\_BIT(PWR-\/>CR1,\ PWR\_CR1\_RRSTP);}
\DoxyCodeLine{00462\ \}}
\DoxyCodeLine{00463\ }
\DoxyCodeLine{00469\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableSRAM3Retention(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00470\ \{}
\DoxyCodeLine{00471\ \ \ CLEAR\_BIT(PWR-\/>CR1,\ PWR\_CR1\_RRSTP);}
\DoxyCodeLine{00472\ \}}
\DoxyCodeLine{00473\ }
\DoxyCodeLine{00479\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledSRAM3Retention(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00480\ \{}
\DoxyCodeLine{00481\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(PWR-\/>CR1,\ PWR\_CR1\_RRSTP)\ ==\ (PWR\_CR1\_RRSTP))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00482\ \}}
\DoxyCodeLine{00483\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR1\_RRSTP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00484\ }
\DoxyCodeLine{00485\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR3\_DSIPDEN)}}
\DoxyCodeLine{00491\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableDSIPinsPDActivation(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00492\ \{}
\DoxyCodeLine{00493\ \ \ SET\_BIT(PWR-\/>CR3,\ PWR\_CR3\_DSIPDEN);}
\DoxyCodeLine{00494\ \}}
\DoxyCodeLine{00495\ }
\DoxyCodeLine{00501\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableDSIPinsPDActivation(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00502\ \{}
\DoxyCodeLine{00503\ \ \ CLEAR\_BIT(PWR-\/>CR3,\ PWR\_CR3\_DSIPDEN);}
\DoxyCodeLine{00504\ \}}
\DoxyCodeLine{00505\ }
\DoxyCodeLine{00511\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledDSIPinsPDActivation(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00512\ \{}
\DoxyCodeLine{00513\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(PWR-\/>CR3,\ PWR\_CR3\_DSIPDEN)\ ==\ (PWR\_CR3\_DSIPDEN))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00514\ \}}
\DoxyCodeLine{00515\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR3\_DSIPDEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00516\ }
\DoxyCodeLine{00517\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR2\_USV)}}
\DoxyCodeLine{00523\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableVddUSB(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00524\ \{}
\DoxyCodeLine{00525\ \ \ SET\_BIT(PWR-\/>CR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54c0c5d806608cabfc4e1b32e404b0fa}{PWR\_CR2\_USV}});}
\DoxyCodeLine{00526\ \}}
\DoxyCodeLine{00527\ }
\DoxyCodeLine{00533\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableVddUSB(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00534\ \{}
\DoxyCodeLine{00535\ \ \ CLEAR\_BIT(PWR-\/>CR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54c0c5d806608cabfc4e1b32e404b0fa}{PWR\_CR2\_USV}});}
\DoxyCodeLine{00536\ \}}
\DoxyCodeLine{00537\ }
\DoxyCodeLine{00543\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledVddUSB(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00544\ \{}
\DoxyCodeLine{00545\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(PWR-\/>CR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54c0c5d806608cabfc4e1b32e404b0fa}{PWR\_CR2\_USV}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54c0c5d806608cabfc4e1b32e404b0fa}{PWR\_CR2\_USV}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00546\ \}}
\DoxyCodeLine{00547\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00548\ }
\DoxyCodeLine{00549\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR2\_IOSV)}}
\DoxyCodeLine{00555\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableVddIO2(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00556\ \{}
\DoxyCodeLine{00557\ \ \ SET\_BIT(PWR-\/>CR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9d8006d773791870872b8b318f3ac14}{PWR\_CR2\_IOSV}});}
\DoxyCodeLine{00558\ \}}
\DoxyCodeLine{00559\ }
\DoxyCodeLine{00565\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableVddIO2(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00566\ \{}
\DoxyCodeLine{00567\ \ \ CLEAR\_BIT(PWR-\/>CR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9d8006d773791870872b8b318f3ac14}{PWR\_CR2\_IOSV}});}
\DoxyCodeLine{00568\ \}}
\DoxyCodeLine{00569\ }
\DoxyCodeLine{00575\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledVddIO2(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00576\ \{}
\DoxyCodeLine{00577\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(PWR-\/>CR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9d8006d773791870872b8b318f3ac14}{PWR\_CR2\_IOSV}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9d8006d773791870872b8b318f3ac14}{PWR\_CR2\_IOSV}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00578\ \}}
\DoxyCodeLine{00579\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00580\ }
\DoxyCodeLine{00596\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnablePVM(uint32\_t\ PeriphVoltage)}
\DoxyCodeLine{00597\ \{}
\DoxyCodeLine{00598\ \ \ SET\_BIT(PWR-\/>CR2,\ PeriphVoltage);}
\DoxyCodeLine{00599\ \}}
\DoxyCodeLine{00600\ }
\DoxyCodeLine{00616\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisablePVM(uint32\_t\ PeriphVoltage)}
\DoxyCodeLine{00617\ \{}
\DoxyCodeLine{00618\ \ \ CLEAR\_BIT(PWR-\/>CR2,\ PeriphVoltage);}
\DoxyCodeLine{00619\ \}}
\DoxyCodeLine{00620\ }
\DoxyCodeLine{00636\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledPVM(uint32\_t\ PeriphVoltage)}
\DoxyCodeLine{00637\ \{}
\DoxyCodeLine{00638\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(PWR-\/>CR2,\ PeriphVoltage)\ ==\ (PeriphVoltage))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00639\ \}}
\DoxyCodeLine{00640\ }
\DoxyCodeLine{00655\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_SetPVDLevel(uint32\_t\ PVDLevel)}
\DoxyCodeLine{00656\ \{}
\DoxyCodeLine{00657\ \ \ MODIFY\_REG(PWR-\/>CR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4b697d94b29f811dca702a8dfcd8266}{PWR\_CR2\_PLS}},\ PVDLevel);}
\DoxyCodeLine{00658\ \}}
\DoxyCodeLine{00659\ }
\DoxyCodeLine{00673\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_GetPVDLevel(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00674\ \{}
\DoxyCodeLine{00675\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(PWR-\/>CR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4b697d94b29f811dca702a8dfcd8266}{PWR\_CR2\_PLS}}));}
\DoxyCodeLine{00676\ \}}
\DoxyCodeLine{00677\ }
\DoxyCodeLine{00683\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnablePVD(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00684\ \{}
\DoxyCodeLine{00685\ \ \ SET\_BIT(PWR-\/>CR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabd4b7fcf83841d5063a413eb6557bd8}{PWR\_CR2\_PVDE}});}
\DoxyCodeLine{00686\ \}}
\DoxyCodeLine{00687\ }
\DoxyCodeLine{00693\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisablePVD(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00694\ \{}
\DoxyCodeLine{00695\ \ \ CLEAR\_BIT(PWR-\/>CR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabd4b7fcf83841d5063a413eb6557bd8}{PWR\_CR2\_PVDE}});}
\DoxyCodeLine{00696\ \}}
\DoxyCodeLine{00697\ }
\DoxyCodeLine{00703\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledPVD(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00704\ \{}
\DoxyCodeLine{00705\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(PWR-\/>CR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabd4b7fcf83841d5063a413eb6557bd8}{PWR\_CR2\_PVDE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabd4b7fcf83841d5063a413eb6557bd8}{PWR\_CR2\_PVDE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00706\ \}}
\DoxyCodeLine{00707\ }
\DoxyCodeLine{00713\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableInternWU(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00714\ \{}
\DoxyCodeLine{00715\ \ \ SET\_BIT(PWR-\/>CR3,\ PWR\_CR3\_EIWF);}
\DoxyCodeLine{00716\ \}}
\DoxyCodeLine{00717\ }
\DoxyCodeLine{00723\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableInternWU(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00724\ \{}
\DoxyCodeLine{00725\ \ \ CLEAR\_BIT(PWR-\/>CR3,\ PWR\_CR3\_EIWF);}
\DoxyCodeLine{00726\ \}}
\DoxyCodeLine{00727\ }
\DoxyCodeLine{00733\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledInternWU(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00734\ \{}
\DoxyCodeLine{00735\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(PWR-\/>CR3,\ PWR\_CR3\_EIWF)\ ==\ (PWR\_CR3\_EIWF))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00736\ \}}
\DoxyCodeLine{00737\ }
\DoxyCodeLine{00743\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnablePUPDCfg(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00744\ \{}
\DoxyCodeLine{00745\ \ \ SET\_BIT(PWR-\/>CR3,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2217dfc0235df242e58c074f5f3f4de}{PWR\_CR3\_APC}});}
\DoxyCodeLine{00746\ \}}
\DoxyCodeLine{00747\ }
\DoxyCodeLine{00753\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisablePUPDCfg(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00754\ \{}
\DoxyCodeLine{00755\ \ \ CLEAR\_BIT(PWR-\/>CR3,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2217dfc0235df242e58c074f5f3f4de}{PWR\_CR3\_APC}});}
\DoxyCodeLine{00756\ \}}
\DoxyCodeLine{00757\ }
\DoxyCodeLine{00763\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledPUPDCfg(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00764\ \{}
\DoxyCodeLine{00765\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(PWR-\/>CR3,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2217dfc0235df242e58c074f5f3f4de}{PWR\_CR3\_APC}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2217dfc0235df242e58c074f5f3f4de}{PWR\_CR3\_APC}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00766\ \}}
\DoxyCodeLine{00767\ }
\DoxyCodeLine{00768\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR3\_DSIPDEN)}}
\DoxyCodeLine{00774\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableDSIPullDown(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00775\ \{}
\DoxyCodeLine{00776\ \ \ SET\_BIT(PWR-\/>CR3,\ PWR\_CR3\_DSIPDEN);}
\DoxyCodeLine{00777\ \}}
\DoxyCodeLine{00778\ }
\DoxyCodeLine{00784\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableDSIPullDown(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00785\ \{}
\DoxyCodeLine{00786\ \ \ CLEAR\_BIT(PWR-\/>CR3,\ PWR\_CR3\_DSIPDEN);}
\DoxyCodeLine{00787\ \}}
\DoxyCodeLine{00788\ }
\DoxyCodeLine{00794\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledDSIPullDown(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00795\ \{}
\DoxyCodeLine{00796\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(PWR-\/>CR3,\ PWR\_CR3\_DSIPDEN)\ ==\ (PWR\_CR3\_DSIPDEN))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00797\ \}}
\DoxyCodeLine{00798\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR3\_DSIPDEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00799\ }
\DoxyCodeLine{00800\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR3\_ENULP)}}
\DoxyCodeLine{00806\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableBORPVD\_ULP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00807\ \{}
\DoxyCodeLine{00808\ \ \ SET\_BIT(PWR-\/>CR3,\ PWR\_CR3\_ENULP);}
\DoxyCodeLine{00809\ \}}
\DoxyCodeLine{00810\ }
\DoxyCodeLine{00816\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableBORPVD\_ULP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00817\ \{}
\DoxyCodeLine{00818\ \ \ CLEAR\_BIT(PWR-\/>CR3,\ PWR\_CR3\_ENULP);}
\DoxyCodeLine{00819\ \}}
\DoxyCodeLine{00820\ }
\DoxyCodeLine{00826\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledBORPVD\_ULP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00827\ \{}
\DoxyCodeLine{00828\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(PWR-\/>CR3,\ PWR\_CR3\_ENULP)\ ==\ (PWR\_CR3\_ENULP))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00829\ \}}
\DoxyCodeLine{00830\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR3\_ENULP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00831\ }
\DoxyCodeLine{00837\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableSRAM2Retention(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00838\ \{}
\DoxyCodeLine{00839\ \ \ MODIFY\_REG(PWR-\/>CR3,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cd066e703bf15c5cde88b673f99686f}{PWR\_CR3\_RRS}},\ LL\_PWR\_FULL\_SRAM2\_RETENTION);}
\DoxyCodeLine{00840\ \}}
\DoxyCodeLine{00841\ }
\DoxyCodeLine{00847\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableSRAM2Retention(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00848\ \{}
\DoxyCodeLine{00849\ \ \ CLEAR\_BIT(PWR-\/>CR3,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cd066e703bf15c5cde88b673f99686f}{PWR\_CR3\_RRS}});}
\DoxyCodeLine{00850\ \}}
\DoxyCodeLine{00851\ }
\DoxyCodeLine{00857\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledSRAM2Retention(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00858\ \{}
\DoxyCodeLine{00859\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(PWR-\/>CR3,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cd066e703bf15c5cde88b673f99686f}{PWR\_CR3\_RRS}})\ ==\ (LL\_PWR\_FULL\_SRAM2\_RETENTION))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00860\ \}}
\DoxyCodeLine{00861\ }
\DoxyCodeLine{00874\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_SetSRAM2ContentRetention(uint32\_t\ SRAM2Size)}
\DoxyCodeLine{00875\ \{}
\DoxyCodeLine{00876\ \ \ MODIFY\_REG(PWR-\/>CR3,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cd066e703bf15c5cde88b673f99686f}{PWR\_CR3\_RRS}},\ SRAM2Size);}
\DoxyCodeLine{00877\ \}}
\DoxyCodeLine{00878\ }
\DoxyCodeLine{00888\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_GetSRAM2ContentRetention(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00889\ \{}
\DoxyCodeLine{00890\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(PWR-\/>CR3,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cd066e703bf15c5cde88b673f99686f}{PWR\_CR3\_RRS}}));}
\DoxyCodeLine{00891\ \}}
\DoxyCodeLine{00892\ }
\DoxyCodeLine{00908\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableWakeUpPin(uint32\_t\ WakeUpPin)}
\DoxyCodeLine{00909\ \{}
\DoxyCodeLine{00910\ \ \ SET\_BIT(PWR-\/>CR3,\ WakeUpPin);}
\DoxyCodeLine{00911\ \}}
\DoxyCodeLine{00912\ }
\DoxyCodeLine{00928\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableWakeUpPin(uint32\_t\ WakeUpPin)}
\DoxyCodeLine{00929\ \{}
\DoxyCodeLine{00930\ \ \ CLEAR\_BIT(PWR-\/>CR3,\ WakeUpPin);}
\DoxyCodeLine{00931\ \}}
\DoxyCodeLine{00932\ }
\DoxyCodeLine{00948\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledWakeUpPin(uint32\_t\ WakeUpPin)}
\DoxyCodeLine{00949\ \{}
\DoxyCodeLine{00950\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(PWR-\/>CR3,\ WakeUpPin)\ ==\ (WakeUpPin))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00951\ \}}
\DoxyCodeLine{00952\ }
\DoxyCodeLine{00953\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR4\_EXT\_SMPS\_ON)}}
\DoxyCodeLine{00961\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableExtSMPS\_0V95(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00962\ \{}
\DoxyCodeLine{00963\ \ \ SET\_BIT(PWR-\/>CR4,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1b008eb9fe9113073ee1f4cdd37e8f2}{PWR\_CR4\_EXT\_SMPS\_ON}});}
\DoxyCodeLine{00964\ \}}
\DoxyCodeLine{00965\ }
\DoxyCodeLine{00973\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableExtSMPS\_0V95(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00974\ \{}
\DoxyCodeLine{00975\ \ \ CLEAR\_BIT(PWR-\/>CR4,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1b008eb9fe9113073ee1f4cdd37e8f2}{PWR\_CR4\_EXT\_SMPS\_ON}});}
\DoxyCodeLine{00976\ \}}
\DoxyCodeLine{00977\ }
\DoxyCodeLine{00985\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledExtSMPS\_0V95(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00986\ \{}
\DoxyCodeLine{00987\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(PWR-\/>CR4,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1b008eb9fe9113073ee1f4cdd37e8f2}{PWR\_CR4\_EXT\_SMPS\_ON}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1b008eb9fe9113073ee1f4cdd37e8f2}{PWR\_CR4\_EXT\_SMPS\_ON}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00988\ \}}
\DoxyCodeLine{00989\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR4\_EXT\_SMPS\_ON\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00990\ }
\DoxyCodeLine{00999\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_SetBattChargResistor(uint32\_t\ Resistor)}
\DoxyCodeLine{01000\ \{}
\DoxyCodeLine{01001\ \ \ MODIFY\_REG(PWR-\/>CR4,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6932c5d73145f26e380271c73ac97a8f}{PWR\_CR4\_VBRS}},\ Resistor);}
\DoxyCodeLine{01002\ \}}
\DoxyCodeLine{01003\ }
\DoxyCodeLine{01011\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_GetBattChargResistor(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01012\ \{}
\DoxyCodeLine{01013\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(PWR-\/>CR4,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6932c5d73145f26e380271c73ac97a8f}{PWR\_CR4\_VBRS}}));}
\DoxyCodeLine{01014\ \}}
\DoxyCodeLine{01015\ }
\DoxyCodeLine{01021\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableBatteryCharging(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01022\ \{}
\DoxyCodeLine{01023\ \ \ SET\_BIT(PWR-\/>CR4,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cb65a447514614845b72f00250728cb}{PWR\_CR4\_VBE}});}
\DoxyCodeLine{01024\ \}}
\DoxyCodeLine{01025\ }
\DoxyCodeLine{01031\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableBatteryCharging(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01032\ \{}
\DoxyCodeLine{01033\ \ \ CLEAR\_BIT(PWR-\/>CR4,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cb65a447514614845b72f00250728cb}{PWR\_CR4\_VBE}});}
\DoxyCodeLine{01034\ \}}
\DoxyCodeLine{01035\ }
\DoxyCodeLine{01041\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledBatteryCharging(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01042\ \{}
\DoxyCodeLine{01043\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(PWR-\/>CR4,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cb65a447514614845b72f00250728cb}{PWR\_CR4\_VBE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cb65a447514614845b72f00250728cb}{PWR\_CR4\_VBE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01044\ \}}
\DoxyCodeLine{01045\ }
\DoxyCodeLine{01061\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_SetWakeUpPinPolarityLow(uint32\_t\ WakeUpPin)}
\DoxyCodeLine{01062\ \{}
\DoxyCodeLine{01063\ \ \ SET\_BIT(PWR-\/>CR4,\ WakeUpPin);}
\DoxyCodeLine{01064\ \}}
\DoxyCodeLine{01065\ }
\DoxyCodeLine{01081\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_SetWakeUpPinPolarityHigh(uint32\_t\ WakeUpPin)}
\DoxyCodeLine{01082\ \{}
\DoxyCodeLine{01083\ \ \ CLEAR\_BIT(PWR-\/>CR4,\ WakeUpPin);}
\DoxyCodeLine{01084\ \}}
\DoxyCodeLine{01085\ }
\DoxyCodeLine{01101\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsWakeUpPinPolarityLow(uint32\_t\ WakeUpPin)}
\DoxyCodeLine{01102\ \{}
\DoxyCodeLine{01103\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(PWR-\/>CR4,\ WakeUpPin)\ ==\ (WakeUpPin))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01104\ \}}
\DoxyCodeLine{01105\ }
\DoxyCodeLine{01148\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableGPIOPullUp(uint32\_t\ GPIO,\ uint32\_t\ GPIONumber)}
\DoxyCodeLine{01149\ \{}
\DoxyCodeLine{01150\ \ \ SET\_BIT(*((\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)GPIO),\ GPIONumber);}
\DoxyCodeLine{01151\ \}}
\DoxyCodeLine{01152\ }
\DoxyCodeLine{01195\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableGPIOPullUp(uint32\_t\ GPIO,\ uint32\_t\ GPIONumber)}
\DoxyCodeLine{01196\ \{}
\DoxyCodeLine{01197\ \ \ CLEAR\_BIT(*((\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)GPIO),\ GPIONumber);}
\DoxyCodeLine{01198\ \}}
\DoxyCodeLine{01199\ }
\DoxyCodeLine{01242\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledGPIOPullUp(uint32\_t\ GPIO,\ uint32\_t\ GPIONumber)}
\DoxyCodeLine{01243\ \{}
\DoxyCodeLine{01244\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(*((\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)GPIO),\ GPIONumber)\ ==\ (GPIONumber))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01245\ \}}
\DoxyCodeLine{01246\ }
\DoxyCodeLine{01289\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableGPIOPullDown(uint32\_t\ GPIO,\ uint32\_t\ GPIONumber)}
\DoxyCodeLine{01290\ \{}
\DoxyCodeLine{01291\ \ \ SET\_BIT(*((\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)(GPIO\ +\ 4U)),\ GPIONumber);}
\DoxyCodeLine{01292\ \}}
\DoxyCodeLine{01293\ }
\DoxyCodeLine{01336\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableGPIOPullDown(uint32\_t\ GPIO,\ uint32\_t\ GPIONumber)}
\DoxyCodeLine{01337\ \{}
\DoxyCodeLine{01338\ \ \ CLEAR\_BIT(*((\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)(GPIO\ +\ 4U)),\ GPIONumber);}
\DoxyCodeLine{01339\ \}}
\DoxyCodeLine{01340\ }
\DoxyCodeLine{01383\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledGPIOPullDown(uint32\_t\ GPIO,\ uint32\_t\ GPIONumber)}
\DoxyCodeLine{01384\ \{}
\DoxyCodeLine{01385\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(*((\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)(GPIO\ +\ 4U)),\ GPIONumber)\ ==\ (GPIONumber))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01386\ \}}
\DoxyCodeLine{01387\ }
\DoxyCodeLine{01401\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsActiveFlag\_InternWU(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01402\ \{}
\DoxyCodeLine{01403\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(PWR-\/>SR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9bcd91a779fee2f98a91b1ac734b6c9}{PWR\_SR1\_WUFI}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9bcd91a779fee2f98a91b1ac734b6c9}{PWR\_SR1\_WUFI}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01404\ \}}
\DoxyCodeLine{01405\ }
\DoxyCodeLine{01406\ \textcolor{preprocessor}{\#if\ defined(PWR\_SR1\_EXT\_SMPS\_RDY)}}
\DoxyCodeLine{01412\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsActiveFlag\_ExtSMPSReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01413\ \{}
\DoxyCodeLine{01414\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(PWR-\/>SR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0f22daae508f1f9b432ab470912bd69}{PWR\_SR1\_EXT\_SMPS\_RDY}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0f22daae508f1f9b432ab470912bd69}{PWR\_SR1\_EXT\_SMPS\_RDY}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01415\ \}}
\DoxyCodeLine{01416\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_SR1\_EXT\_SMPS\_RDY\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01417\ }
\DoxyCodeLine{01423\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsActiveFlag\_SB(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01424\ \{}
\DoxyCodeLine{01425\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(PWR-\/>SR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52067a339f2800cca29e0373f1b7d5f1}{PWR\_SR1\_SBF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52067a339f2800cca29e0373f1b7d5f1}{PWR\_SR1\_SBF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01426\ \}}
\DoxyCodeLine{01427\ }
\DoxyCodeLine{01433\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsActiveFlag\_WU5(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01434\ \{}
\DoxyCodeLine{01435\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(PWR-\/>SR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac119a7732cd690d01870ee0fa72b4d20}{PWR\_SR1\_WUF5}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac119a7732cd690d01870ee0fa72b4d20}{PWR\_SR1\_WUF5}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01436\ \}}
\DoxyCodeLine{01437\ }
\DoxyCodeLine{01443\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsActiveFlag\_WU4(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01444\ \{}
\DoxyCodeLine{01445\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(PWR-\/>SR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92613bf31b9b2a8d63c24a0a1e8c5516}{PWR\_SR1\_WUF4}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92613bf31b9b2a8d63c24a0a1e8c5516}{PWR\_SR1\_WUF4}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01446\ \}}
\DoxyCodeLine{01447\ }
\DoxyCodeLine{01453\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsActiveFlag\_WU3(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01454\ \{}
\DoxyCodeLine{01455\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(PWR-\/>SR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ff45092647d089b93361f5cbaf6b1a1}{PWR\_SR1\_WUF3}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ff45092647d089b93361f5cbaf6b1a1}{PWR\_SR1\_WUF3}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01456\ \}}
\DoxyCodeLine{01457\ }
\DoxyCodeLine{01463\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsActiveFlag\_WU2(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01464\ \{}
\DoxyCodeLine{01465\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(PWR-\/>SR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb2045f5b3571c37bba90051c2b5ea6}{PWR\_SR1\_WUF2}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb2045f5b3571c37bba90051c2b5ea6}{PWR\_SR1\_WUF2}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01466\ \}}
\DoxyCodeLine{01467\ }
\DoxyCodeLine{01473\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsActiveFlag\_WU1(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01474\ \{}
\DoxyCodeLine{01475\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(PWR-\/>SR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e5ea0407844efe67f89d52468199bf9}{PWR\_SR1\_WUF1}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e5ea0407844efe67f89d52468199bf9}{PWR\_SR1\_WUF1}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01476\ \}}
\DoxyCodeLine{01477\ }
\DoxyCodeLine{01483\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_ClearFlag\_SB(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01484\ \{}
\DoxyCodeLine{01485\ \ \ WRITE\_REG(PWR-\/>SCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdddfe059abe4fdb479d6f77d41f5bc5}{PWR\_SCR\_CSBF}});}
\DoxyCodeLine{01486\ \}}
\DoxyCodeLine{01487\ }
\DoxyCodeLine{01493\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_ClearFlag\_WU(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01494\ \{}
\DoxyCodeLine{01495\ \ \ WRITE\_REG(PWR-\/>SCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab617e1bb3dca54f12c80d4c5b3a0ee3c}{PWR\_SCR\_CWUF}});}
\DoxyCodeLine{01496\ \}}
\DoxyCodeLine{01497\ }
\DoxyCodeLine{01503\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_ClearFlag\_WU5(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01504\ \{}
\DoxyCodeLine{01505\ \ \ WRITE\_REG(PWR-\/>SCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1cc08299b937e0c1c87e24aa153c005}{PWR\_SCR\_CWUF5}});}
\DoxyCodeLine{01506\ \}}
\DoxyCodeLine{01507\ }
\DoxyCodeLine{01513\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_ClearFlag\_WU4(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01514\ \{}
\DoxyCodeLine{01515\ \ \ WRITE\_REG(PWR-\/>SCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga032b297a06e80628d63eb25dd1388268}{PWR\_SCR\_CWUF4}});}
\DoxyCodeLine{01516\ \}}
\DoxyCodeLine{01517\ }
\DoxyCodeLine{01523\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_ClearFlag\_WU3(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01524\ \{}
\DoxyCodeLine{01525\ \ \ WRITE\_REG(PWR-\/>SCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b435bfeeeb80cd6e640fa6f9210649a}{PWR\_SCR\_CWUF3}});}
\DoxyCodeLine{01526\ \}}
\DoxyCodeLine{01527\ }
\DoxyCodeLine{01533\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_ClearFlag\_WU2(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01534\ \{}
\DoxyCodeLine{01535\ \ \ WRITE\_REG(PWR-\/>SCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4128b0b9a09d2443ce0e4eef81177a8d}{PWR\_SCR\_CWUF2}});}
\DoxyCodeLine{01536\ \}}
\DoxyCodeLine{01537\ }
\DoxyCodeLine{01543\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_ClearFlag\_WU1(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01544\ \{}
\DoxyCodeLine{01545\ \ \ WRITE\_REG(PWR-\/>SCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a12f5af4994abe5b34cf7eae3dacf70}{PWR\_SCR\_CWUF1}});}
\DoxyCodeLine{01546\ \}}
\DoxyCodeLine{01547\ }
\DoxyCodeLine{01553\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsActiveFlag\_PVMO4(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01554\ \{}
\DoxyCodeLine{01555\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(PWR-\/>SR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb35ad6cec90fea4a2a2770204bfa618}{PWR\_SR2\_PVMO4}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb35ad6cec90fea4a2a2770204bfa618}{PWR\_SR2\_PVMO4}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01556\ \}}
\DoxyCodeLine{01557\ }
\DoxyCodeLine{01563\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsActiveFlag\_PVMO3(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01564\ \{}
\DoxyCodeLine{01565\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(PWR-\/>SR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2a4928dc037f410049cf67cde12a52}{PWR\_SR2\_PVMO3}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2a4928dc037f410049cf67cde12a52}{PWR\_SR2\_PVMO3}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01566\ \}}
\DoxyCodeLine{01567\ }
\DoxyCodeLine{01568\ \textcolor{preprocessor}{\#if\ defined(PWR\_SR2\_PVMO2)}}
\DoxyCodeLine{01574\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsActiveFlag\_PVMO2(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01575\ \{}
\DoxyCodeLine{01576\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(PWR-\/>SR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae475738960817bd81d391791d494a13c}{PWR\_SR2\_PVMO2}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae475738960817bd81d391791d494a13c}{PWR\_SR2\_PVMO2}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01577\ \}}
\DoxyCodeLine{01578\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_SR2\_PVMO2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01579\ }
\DoxyCodeLine{01580\ \textcolor{preprocessor}{\#if\ defined(PWR\_SR2\_PVMO1)}}
\DoxyCodeLine{01586\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsActiveFlag\_PVMO1(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01587\ \{}
\DoxyCodeLine{01588\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(PWR-\/>SR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24326eb66176060b4fbfbf9648b149f8}{PWR\_SR2\_PVMO1}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24326eb66176060b4fbfbf9648b149f8}{PWR\_SR2\_PVMO1}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01589\ \}}
\DoxyCodeLine{01590\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_SR2\_PVMO1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01591\ }
\DoxyCodeLine{01597\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsActiveFlag\_PVDO(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01598\ \{}
\DoxyCodeLine{01599\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(PWR-\/>SR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fea15ae013036a5a24db22a52ca3147}{PWR\_SR2\_PVDO}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fea15ae013036a5a24db22a52ca3147}{PWR\_SR2\_PVDO}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01600\ \}}
\DoxyCodeLine{01601\ }
\DoxyCodeLine{01607\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsActiveFlag\_VOS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01608\ \{}
\DoxyCodeLine{01609\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(PWR-\/>SR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa16cbf806601b43cdbcba10b444c7f81}{PWR\_SR2\_VOSF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa16cbf806601b43cdbcba10b444c7f81}{PWR\_SR2\_VOSF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01610\ \}}
\DoxyCodeLine{01611\ }
\DoxyCodeLine{01618\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsActiveFlag\_REGLPF(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01619\ \{}
\DoxyCodeLine{01620\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(PWR-\/>SR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b4c0d31f1dbb17ccb85a6e582a00b9d}{PWR\_SR2\_REGLPF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b4c0d31f1dbb17ccb85a6e582a00b9d}{PWR\_SR2\_REGLPF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01621\ \}}
\DoxyCodeLine{01622\ }
\DoxyCodeLine{01628\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsActiveFlag\_REGLPS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01629\ \{}
\DoxyCodeLine{01630\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(PWR-\/>SR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga911a8a399671b6dc3fca4948f1ad6872}{PWR\_SR2\_REGLPS}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga911a8a399671b6dc3fca4948f1ad6872}{PWR\_SR2\_REGLPS}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01631\ \}}
\DoxyCodeLine{01632\ }
\DoxyCodeLine{01637\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{01641\ ErrorStatus\ LL\_PWR\_DeInit(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01645\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01646\ }
\DoxyCodeLine{01650\ \textcolor{comment}{/*\ Old\ functions\ name\ kept\ for\ legacy\ purpose,\ to\ be\ replaced\ by\ the\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01651\ \textcolor{comment}{/*\ current\ functions\ name.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01652\ \textcolor{preprocessor}{\#define\ LL\_PWR\_IsActiveFlag\_VOSF\ \ LL\_PWR\_IsActiveFlag\_VOS}}
\DoxyCodeLine{01665\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined(PWR)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01666\ }
\DoxyCodeLine{01671\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{01672\ \}}
\DoxyCodeLine{01673\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01674\ }
\DoxyCodeLine{01675\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L4xx\_LL\_PWR\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
