Code for verification of half adder using system verilog
