{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633983014951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633983014960 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 11 23:10:14 2021 " "Processing started: Mon Oct 11 23:10:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633983014960 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633983014960 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cyclone4_slave -c cyclone4_slave " "Command: quartus_map --read_settings_files=on --write_settings_files=off cyclone4_slave -c cyclone4_slave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633983014960 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633983015618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/jtag_conv_lib/reset_asserter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/jtag_conv_lib/reset_asserter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_reset_n_asserter " "Found entity 1: jtag_reset_n_asserter" {  } { { "src/jtag_conv_lib/reset_asserter.sv" "" { Text "C:/Users/admin/Documents/FPGA/fpga_usb_blaster/FPGA/src/jtag_conv_lib/reset_asserter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633983025191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633983025191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/jtag_conv_lib/blaster_fifo/blaster_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/jtag_conv_lib/blaster_fifo/blaster_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 blaster_fifo " "Found entity 1: blaster_fifo" {  } { { "src/jtag_conv_lib/blaster_fifo/blaster_fifo.v" "" { Text "C:/Users/admin/Documents/FPGA/fpga_usb_blaster/FPGA/src/jtag_conv_lib/blaster_fifo/blaster_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633983025206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633983025206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/jtag_conv_lib/jtag_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/jtag_conv_lib/jtag_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_fifo_logic " "Found entity 1: jtag_fifo_logic" {  } { { "src/jtag_conv_lib/jtag_fifo.sv" "" { Text "C:/Users/admin/Documents/FPGA/fpga_usb_blaster/FPGA/src/jtag_conv_lib/jtag_fifo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633983025206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633983025206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/jtag_conv_lib/ft245_fifo_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/jtag_conv_lib/ft245_fifo_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ft245_fifo_converter " "Found entity 1: ft245_fifo_converter" {  } { { "src/jtag_conv_lib/ft245_fifo_converter.sv" "" { Text "C:/Users/admin/Documents/FPGA/fpga_usb_blaster/FPGA/src/jtag_conv_lib/ft245_fifo_converter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633983025222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633983025222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/jtag_conv_lib/blaster_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/jtag_conv_lib/blaster_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blaster_handler " "Found entity 1: blaster_handler" {  } { { "src/jtag_conv_lib/blaster_handler.sv" "" { Text "C:/Users/admin/Documents/FPGA/fpga_usb_blaster/FPGA/src/jtag_conv_lib/blaster_handler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633983025238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633983025238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/advanced_reset/advanced_reset_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/advanced_reset/advanced_reset_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 advanced_reset_n " "Found entity 1: advanced_reset_n" {  } { { "src/advanced_reset/advanced_reset_n.sv" "" { Text "C:/Users/admin/Documents/FPGA/fpga_usb_blaster/FPGA/src/advanced_reset/advanced_reset_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633983025253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633983025253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/advanced_reset/reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/advanced_reset/reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reset " "Found entity 1: reset" {  } { { "src/advanced_reset/reset.sv" "" { Text "C:/Users/admin/Documents/FPGA/fpga_usb_blaster/FPGA/src/advanced_reset/reset.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633983025269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633983025269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/advanced_reset/sync_async_reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/advanced_reset/sync_async_reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync_async_reset " "Found entity 1: sync_async_reset" {  } { { "src/advanced_reset/sync_async_reset.sv" "" { Text "C:/Users/admin/Documents/FPGA/fpga_usb_blaster/FPGA/src/advanced_reset/sync_async_reset.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633983025297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633983025297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/jtag_logic_verilog.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/jtag_logic_verilog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_logic_verilog " "Found entity 1: jtag_logic_verilog" {  } { { "src/jtag_logic_verilog.sv" "" { Text "C:/Users/admin/Documents/FPGA/fpga_usb_blaster/FPGA/src/jtag_logic_verilog.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633983025313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633983025313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/jtag_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/jtag_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jtag_logic-spec " "Found design unit 1: jtag_logic-spec" {  } { { "src/jtag_logic.vhd" "" { Text "C:/Users/admin/Documents/FPGA/fpga_usb_blaster/FPGA/src/jtag_logic.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633983026112 ""} { "Info" "ISGN_ENTITY_NAME" "1 jtag_logic " "Found entity 1: jtag_logic" {  } { { "src/jtag_logic.vhd" "" { Text "C:/Users/admin/Documents/FPGA/fpga_usb_blaster/FPGA/src/jtag_logic.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633983026112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633983026112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cyclone4_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/cyclone4_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 std_gf_clockmux " "Found entity 1: std_gf_clockmux" {  } { { "src/cyclone4_top.sv" "" { Text "C:/Users/admin/Documents/FPGA/fpga_usb_blaster/FPGA/src/cyclone4_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633983026112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633983026112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll/pll_dev.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pll/pll_dev.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_dev " "Found entity 1: pll_dev" {  } { { "src/pll/pll_dev.v" "" { Text "C:/Users/admin/Documents/FPGA/fpga_usb_blaster/FPGA/src/pll/pll_dev.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633983026112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633983026112 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "cyclone4_top " "Top-level design entity \"cyclone4_top\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1633983026228 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633983026354 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 11 23:10:26 2021 " "Processing ended: Mon Oct 11 23:10:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633983026354 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633983026354 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633983026354 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633983026354 ""}
