#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Dec  2 17:09:24 2016
# Process ID: 7900
# Current directory: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR
# Command line: vivado test_pound_FIR.xpr
# Log file: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/vivado.log
# Journal file: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/vivado.jou
#-----------------------------------------------------------
start_gui
open_project test_pound_FIR.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pyb/git/oimp/fpga_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 5925.664 ; gain = 170.297 ; free physical = 4123 ; free virtual = 13196
update_compile_order -fileset sources_1
open_bd_design {/home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_125M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- ggm:cogen:redpitaya_adc_dac_clk:1.0 - redpitaya_adc_dac_clk_0
Adding cell -- ggm:cogen:mixer_sin:1.0 - mixer_sin_0
Adding cell -- ggm:cogen:ad9767:1.0 - ad9767_0
Adding cell -- ggm:cogen:fir16RealbitsOneInTwoMult_v1_0:1.0 - fir16RealbitsOneInTwoMult_v1_0_0
Adding cell -- gwbs:user:ltc2145:1.0 - ltc2145_0
Adding cell -- ggm:cogen:shifterReal:1.0 - shifterReal_0
Adding cell -- user.org:user:red_pitaya_pid:1.0 - red_pitaya_pid_0
Adding cell -- ggm:cogen:add_const:1.0 - add_const_0
Adding cell -- ggm:cogen:add_const:1.0 - add_const_1
Adding cell -- ggm:cogen:shifterReal:1.0 - shifterReal_1
Adding cell -- ggm:cogen:dupplReal_1_to_2:1.0 - dupplReal_1_to_2_0
Adding cell -- ggm:cogen:shifterReal:1.0 - shifterReal_2
Adding cell -- ggm:cogen:dupplReal_1_to_2:1.0 - dupplReal_1_to_2_1
Adding cell -- ggm:cogen:moyenneurReal:1.0 - moyenneurReal_0
Adding cell -- ggm:cogen:moyenneurReal:1.0 - moyenneurReal_1
Adding cell -- ggm:cogen:moyenneurReal:1.0 - moyenneurReal_2
Adding cell -- user.org:user:nco_counter:1.0 - nco_counter_0
Adding cell -- user.org:user:nco_counter:1.0 - nco_counter_1
Adding cell -- ggm:cogen:data16_multi_to_ram:1.0 - data16_multi_to_ram_0
Adding cell -- ggm:cogen:data16_multi_to_ram:1.0 - data16_multi_to_ram_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <test_pound_FIR> from BD file </home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd>
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_intf_nets nco_counter_0_data_dds] [get_bd_cells nco_counter_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M08_AXI] [get_bd_nets ltc2145_0_adc_clk] [get_bd_nets nco_counter_1_dds_cos_o] [get_bd_nets nco_counter_1_dds_en_o] [get_bd_nets nco_counter_1_dds_clk_o] [get_bd_nets nco_counter_1_dds_rst_o] [get_bd_cells nco_counter_1]
delete_bd_objs [get_bd_cells mixer_sin_0]
delete_bd_objs [get_bd_cells shifterReal_1]
delete_bd_objs [get_bd_intf_nets dupplReal_1_to_2_0_data1_out] [get_bd_intf_nets dupplReal_1_to_2_0_data2_out] [get_bd_cells dupplReal_1_to_2_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M04_AXI] [get_bd_intf_nets red_pitaya_pid_0_data_out] [get_bd_cells red_pitaya_pid_0]
delete_bd_objs [get_bd_intf_nets moyenneurReal_1_data_out] [get_bd_cells moyenneurReal_1]
delete_bd_objs [get_bd_intf_nets dupplReal_1_to_2_1_data1_out] [get_bd_intf_nets dupplReal_1_to_2_1_data2_out] [get_bd_cells dupplReal_1_to_2_1]
delete_bd_objs [get_bd_intf_nets shifterReal_2_data_out] [get_bd_cells shifterReal_2]
delete_bd_objs [get_bd_intf_nets moyenneurReal_0_data_out] [get_bd_cells moyenneurReal_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M07_AXI] [get_bd_intf_nets moyenneurReal_2_data_out] [get_bd_cells data16_multi_to_ram_1]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M03_AXI] [get_bd_cells data16_multi_to_ram_0]
delete_bd_objs [get_bd_intf_nets add_const_1_data_out] [get_bd_cells moyenneurReal_2]
set_property location {4 1201 1086} [get_bd_cells add_const_1]
connect_bd_intf_net [get_bd_intf_pins add_const_1/data_out] [get_bd_intf_pins ad9767_0/dataB]
set_property location {6 1815 955} [get_bd_cells shifterReal_0]
set_property location {4 1270 904} [get_bd_cells add_const_0]
set_property location {3 817 960} [get_bd_cells ltc2145_0]
startgroup
set_property -dict [list CONFIG.DATA_IN_SIZE {31}] [get_bd_cells shifterReal_0]
endgroup
save_bd_design
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd> 
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR.v
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR_wrapper.v
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd> 
WARNING: [xilinx.com:ip:processing_system7:5.5-1] test_pound_FIR_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_125M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fir16RealbitsOneInTwoMult_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hw_handoff/test_pound_FIR.hwh
Generated Block Design Tcl file /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hw_handoff/test_pound_FIR_bd.tcl
Generated Hardware Definition File /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR.hwdef
[Fri Dec  2 17:12:05 2016] Launched synth_1...
Run output will be captured here: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.runs/synth_1/runme.log
[Fri Dec  2 17:12:05 2016] Launched impl_1...
Run output will be captured here: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 6167.973 ; gain = 180.750 ; free physical = 3915 ; free virtual = 12987
startgroup
create_bd_cell -type ip -vlnv user.org:user:nco_counter:1.0 nco_counter_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins nco_counter_0/s00_axi]
</nco_counter_0/s00_axi/reg0> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:mixer_sin:1.0 mixer_sin_0
endgroup
set_property -dict [list CONFIG.DATA_SIZE {14}] [get_bd_cells mixer_sin_0]
set_property location {6.5 1893 964} [get_bd_cells shifterReal_0]
set_property location {5.5 1650 948} [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_0]
set_property location {7 2030 939} [get_bd_cells shifterReal_0]
set_property location {7 1956 943} [get_bd_cells shifterReal_0]
delete_bd_objs [get_bd_intf_nets add_const_0_data_out]
set_property location {5 1415 824} [get_bd_cells mixer_sin_0]
connect_bd_intf_net [get_bd_intf_pins add_const_0/data_out] [get_bd_intf_pins mixer_sin_0/data_in]
connect_bd_intf_net [get_bd_intf_pins nco_counter_0/data_dds] [get_bd_intf_pins mixer_sin_0/nco_in]
set_property location {6 1718 902} [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_0]
connect_bd_net [get_bd_pins mixer_sin_0/data_i_o] [get_bd_pins fir16RealbitsOneInTwoMult_v1_0_0/data_i]
WARNING: [BD 41-1306] The connection to interface pin /mixer_sin_0/data_i_o is being overridden by the user. This pin will not be connected as a part of interface connection data_out
WARNING: [BD 41-1306] The connection to interface pin /fir16RealbitsOneInTwoMult_v1_0_0/data_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
connect_bd_net [get_bd_pins mixer_sin_0/data_en_o] [get_bd_pins fir16RealbitsOneInTwoMult_v1_0_0/data_en_i]
WARNING: [BD 41-1306] The connection to interface pin /mixer_sin_0/data_en_o is being overridden by the user. This pin will not be connected as a part of interface connection data_out
WARNING: [BD 41-1306] The connection to interface pin /fir16RealbitsOneInTwoMult_v1_0_0/data_en_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
connect_bd_net [get_bd_pins fir16RealbitsOneInTwoMult_v1_0_0/data_clk_i] [get_bd_pins mixer_sin_0/data_clk_o]
WARNING: [BD 41-1306] The connection to interface pin /fir16RealbitsOneInTwoMult_v1_0_0/data_clk_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
WARNING: [BD 41-1306] The connection to interface pin /mixer_sin_0/data_clk_o is being overridden by the user. This pin will not be connected as a part of interface connection data_out
connect_bd_net [get_bd_pins mixer_sin_0/data_rst_o] [get_bd_pins fir16RealbitsOneInTwoMult_v1_0_0/data_rst_i]
WARNING: [BD 41-1306] The connection to interface pin /mixer_sin_0/data_rst_o is being overridden by the user. This pin will not be connected as a part of interface connection data_out
WARNING: [BD 41-1306] The connection to interface pin /fir16RealbitsOneInTwoMult_v1_0_0/data_rst_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
validate_bd_design
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/nco_counter_0/ref_clk_i
/nco_counter_0/ref_rst_i

connect_bd_net [get_bd_pins ltc2145_0/adc_clk] [get_bd_pins nco_counter_0/ref_clk_i]
connect_bd_net [get_bd_pins nco_counter_0/ref_rst_i] [get_bd_pins nco_counter_0/s00_axi_aclk]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins nco_counter_0/ref_rst_i]
connect_bd_net [get_bd_pins nco_counter_0/ref_rst_i] [get_bd_pins rst_processing_system7_0_125M/peripheral_reset]
save_bd_design
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR.v
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR_wrapper.v
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_125M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fir16RealbitsOneInTwoMult_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nco_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_sin_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hw_handoff/test_pound_FIR.hwh
Generated Block Design Tcl file /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hw_handoff/test_pound_FIR_bd.tcl
Generated Hardware Definition File /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR.hwdef
[Mon Dec  5 09:19:35 2016] Launched synth_1...
Run output will be captured here: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.runs/synth_1/runme.log
[Mon Dec  5 09:19:35 2016] Launched impl_1...
Run output will be captured here: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 6232.746 ; gain = 10.004 ; free physical = 552 ; free virtual = 8674
delete_bd_objs [get_bd_nets mixer_sin_0_data_en_o] [get_bd_intf_nets processing_system7_0_axi_periph_M02_AXI] [get_bd_intf_nets fir16RealbitsOneInTwoMult_v1_0_0_data_out] [get_bd_nets mixer_sin_0_data_rst_o] [get_bd_nets mixer_sin_0_data_i_o] [get_bd_nets mixer_sin_0_data_clk_o] [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_0]
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:fir16bitsOneInTwoMult_v1_0:1.0 fir16bitsOneInTwoMult_v1_0_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins fir16bitsOneInTwoMult_v1_0_0/s00_axi]
</fir16bitsOneInTwoMult_v1_0_0/s00_axi/reg0> is being mapped into </processing_system7_0/Data> at <0x43C10000 [ 64K ]>
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {31} CONFIG.DATA_IN_SIZE {14}] [get_bd_cells fir16bitsOneInTwoMult_v1_0_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins mixer_sin_0/data_out] [get_bd_intf_pins fir16bitsOneInTwoMult_v1_0_0/data_in]
connect_bd_net [get_bd_pins fir16bitsOneInTwoMult_v1_0_0/data_i_o] [get_bd_pins shifterReal_0/data_i]
WARNING: [BD 41-1306] The connection to interface pin /fir16bitsOneInTwoMult_v1_0_0/data_i_o is being overridden by the user. This pin will not be connected as a part of interface connection data_out
WARNING: [BD 41-1306] The connection to interface pin /shifterReal_0/data_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
connect_bd_net [get_bd_pins fir16bitsOneInTwoMult_v1_0_0/data_en_o] [get_bd_pins shifterReal_0/data_en_i]
WARNING: [BD 41-1306] The connection to interface pin /fir16bitsOneInTwoMult_v1_0_0/data_en_o is being overridden by the user. This pin will not be connected as a part of interface connection data_out
WARNING: [BD 41-1306] The connection to interface pin /shifterReal_0/data_en_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
connect_bd_net [get_bd_pins shifterReal_0/data_clk_i] [get_bd_pins fir16bitsOneInTwoMult_v1_0_0/data_clk_o]
WARNING: [BD 41-1306] The connection to interface pin /shifterReal_0/data_clk_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
WARNING: [BD 41-1306] The connection to interface pin /fir16bitsOneInTwoMult_v1_0_0/data_clk_o is being overridden by the user. This pin will not be connected as a part of interface connection data_out
connect_bd_net [get_bd_pins fir16bitsOneInTwoMult_v1_0_0/data_rst_o] [get_bd_pins shifterReal_0/data_rst_i]
WARNING: [BD 41-1306] The connection to interface pin /fir16bitsOneInTwoMult_v1_0_0/data_rst_o is being overridden by the user. This pin will not be connected as a part of interface connection data_out
WARNING: [BD 41-1306] The connection to interface pin /shifterReal_0/data_rst_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
save_bd_design
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR.v
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR_wrapper.v
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_125M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nco_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_sin_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fir16bitsOneInTwoMult_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hw_handoff/test_pound_FIR.hwh
Generated Block Design Tcl file /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hw_handoff/test_pound_FIR_bd.tcl
Generated Hardware Definition File /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR.hwdef
[Mon Dec  5 09:28:25 2016] Launched synth_1...
Run output will be captured here: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.runs/synth_1/runme.log
[Mon Dec  5 09:28:25 2016] Launched impl_1...
Run output will be captured here: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6260.629 ; gain = 0.000 ; free physical = 1480 ; free virtual = 8842
delete_bd_objs [get_bd_intf_nets add_const_0_data_out]
delete_bd_objs [get_bd_intf_nets mixer_sin_0_data_out]
connect_bd_net [get_bd_pins add_const_0/data_o] [get_bd_pins fir16bitsOneInTwoMult_v1_0_0/data_i_i]
WARNING: [BD 41-1306] The connection to interface pin /add_const_0/data_o is being overridden by the user. This pin will not be connected as a part of interface connection data_out
WARNING: [BD 41-1306] The connection to interface pin /fir16bitsOneInTwoMult_v1_0_0/data_i_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
connect_bd_net [get_bd_pins add_const_0/data_en_o] [get_bd_pins fir16bitsOneInTwoMult_v1_0_0/data_en_i]
WARNING: [BD 41-1306] The connection to interface pin /add_const_0/data_en_o is being overridden by the user. This pin will not be connected as a part of interface connection data_out
WARNING: [BD 41-1306] The connection to interface pin /fir16bitsOneInTwoMult_v1_0_0/data_en_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
connect_bd_net [get_bd_pins add_const_0/data_clk_o] [get_bd_pins fir16bitsOneInTwoMult_v1_0_0/data_clk_i]
WARNING: [BD 41-1306] The connection to interface pin /add_const_0/data_clk_o is being overridden by the user. This pin will not be connected as a part of interface connection data_out
WARNING: [BD 41-1306] The connection to interface pin /fir16bitsOneInTwoMult_v1_0_0/data_clk_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
connect_bd_net [get_bd_pins add_const_0/data_rst_o] [get_bd_pins fir16bitsOneInTwoMult_v1_0_0/data_rst_i]
WARNING: [BD 41-1306] The connection to interface pin /add_const_0/data_rst_o is being overridden by the user. This pin will not be connected as a part of interface connection data_out
WARNING: [BD 41-1306] The connection to interface pin /fir16bitsOneInTwoMult_v1_0_0/data_rst_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
save_bd_design
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/mixer_sin_0/data_en_i
/mixer_sin_0/data_clk_i
/mixer_sin_0/data_rst_i
/mixer_sin_0/data_i
/fir16bitsOneInTwoMult_v1_0_0/data_q_i

Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR.v
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR_wrapper.v
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_125M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nco_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_sin_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fir16bitsOneInTwoMult_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hw_handoff/test_pound_FIR.hwh
Generated Block Design Tcl file /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hw_handoff/test_pound_FIR_bd.tcl
Generated Hardware Definition File /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR.hwdef
[Mon Dec  5 09:47:48 2016] Launched synth_1...
Run output will be captured here: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.runs/synth_1/runme.log
[Mon Dec  5 09:47:48 2016] Launched impl_1...
Run output will be captured here: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.runs/impl_1/runme.log
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {32}] [get_bd_cells fir16bitsOneInTwoMult_v1_0_0]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_IN_SIZE {32}] [get_bd_cells shifterReal_0]
endgroup
save_bd_design
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/mixer_sin_0/data_en_i
/mixer_sin_0/data_clk_i
/mixer_sin_0/data_rst_i
/mixer_sin_0/data_i
/fir16bitsOneInTwoMult_v1_0_0/data_q_i

Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR.v
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR_wrapper.v
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_125M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nco_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_sin_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fir16bitsOneInTwoMult_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hw_handoff/test_pound_FIR.hwh
Generated Block Design Tcl file /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hw_handoff/test_pound_FIR_bd.tcl
Generated Hardware Definition File /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR.hwdef
[Mon Dec  5 12:05:37 2016] Launched synth_1...
Run output will be captured here: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.runs/synth_1/runme.log
[Mon Dec  5 12:05:37 2016] Launched impl_1...
Run output will be captured here: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.runs/impl_1/runme.log
delete_bd_objs [get_bd_nets add_const_0_data_o]
delete_bd_objs [get_bd_nets add_const_0_data_en_o]
delete_bd_objs [get_bd_nets add_const_0_data_clk_o]
delete_bd_objs [get_bd_nets add_const_0_data_rst_o]
connect_bd_intf_net [get_bd_intf_pins add_const_0/data_out] [get_bd_intf_pins mixer_sin_0/data_in]
connect_bd_intf_net [get_bd_intf_pins mixer_sin_0/data_out] [get_bd_intf_pins fir16bitsOneInTwoMult_v1_0_0/data_in]
save_bd_design
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR.v
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR_wrapper.v
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_125M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nco_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_sin_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fir16bitsOneInTwoMult_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hw_handoff/test_pound_FIR.hwh
Generated Block Design Tcl file /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hw_handoff/test_pound_FIR_bd.tcl
Generated Hardware Definition File /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR.hwdef
[Mon Dec  5 12:11:14 2016] Launched synth_1...
Run output will be captured here: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.runs/synth_1/runme.log
[Mon Dec  5 12:11:14 2016] Launched impl_1...
Run output will be captured here: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6285.629 ; gain = 8.000 ; free physical = 2365 ; free virtual = 8967
startgroup
endgroup
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M02_AXI] [get_bd_nets fir16bitsOneInTwoMult_v1_0_0_data_i_o] [get_bd_nets fir16bitsOneInTwoMult_v1_0_0_data_en_o] [get_bd_nets fir16bitsOneInTwoMult_v1_0_0_data_rst_o] [get_bd_nets fir16bitsOneInTwoMult_v1_0_0_data_clk_o] [get_bd_intf_nets mixer_sin_0_data_out] [get_bd_cells fir16bitsOneInTwoMult_v1_0_0]
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:fir16RealbitsOneInTwoMult_v1_0:1.0 fir16RealbitsOneInTwoMult_v1_0_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins fir16RealbitsOneInTwoMult_v1_0_0/s00_axi]
</fir16RealbitsOneInTwoMult_v1_0_0/s00_axi/reg0> is being mapped into </processing_system7_0/Data> at <0x43C10000 [ 64K ]>
startgroup
set_property -dict [list CONFIG.NB_FIR {13} CONFIG.DATA_IN_SIZE {14} CONFIG.DATA_OUT_SIZE {32}] [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_0]
endgroup
connect_bd_net [get_bd_pins mixer_sin_0/data_i_o] [get_bd_pins fir16RealbitsOneInTwoMult_v1_0_0/data_i]
WARNING: [BD 41-1306] The connection to interface pin /mixer_sin_0/data_i_o is being overridden by the user. This pin will not be connected as a part of interface connection data_out
WARNING: [BD 41-1306] The connection to interface pin /fir16RealbitsOneInTwoMult_v1_0_0/data_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
connect_bd_net [get_bd_pins mixer_sin_0/data_en_o] [get_bd_pins fir16RealbitsOneInTwoMult_v1_0_0/data_en_i]
WARNING: [BD 41-1306] The connection to interface pin /mixer_sin_0/data_en_o is being overridden by the user. This pin will not be connected as a part of interface connection data_out
WARNING: [BD 41-1306] The connection to interface pin /fir16RealbitsOneInTwoMult_v1_0_0/data_en_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
connect_bd_net [get_bd_pins mixer_sin_0/data_clk_o] [get_bd_pins fir16RealbitsOneInTwoMult_v1_0_0/data_clk_i]
WARNING: [BD 41-1306] The connection to interface pin /mixer_sin_0/data_clk_o is being overridden by the user. This pin will not be connected as a part of interface connection data_out
WARNING: [BD 41-1306] The connection to interface pin /fir16RealbitsOneInTwoMult_v1_0_0/data_clk_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
connect_bd_net [get_bd_pins mixer_sin_0/data_rst_o] [get_bd_pins fir16RealbitsOneInTwoMult_v1_0_0/data_rst_i]
WARNING: [BD 41-1306] The connection to interface pin /mixer_sin_0/data_rst_o is being overridden by the user. This pin will not be connected as a part of interface connection data_out
WARNING: [BD 41-1306] The connection to interface pin /fir16RealbitsOneInTwoMult_v1_0_0/data_rst_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
connect_bd_intf_net [get_bd_intf_pins fir16RealbitsOneInTwoMult_v1_0_0/data_out] [get_bd_intf_pins shifterReal_0/data_in]
save_bd_design
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR.v
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR_wrapper.v
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_125M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nco_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_sin_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fir16RealbitsOneInTwoMult_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hw_handoff/test_pound_FIR.hwh
Generated Block Design Tcl file /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hw_handoff/test_pound_FIR_bd.tcl
Generated Hardware Definition File /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR.hwdef
[Mon Dec  5 16:51:27 2016] Launched synth_1...
Run output will be captured here: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.runs/synth_1/runme.log
[Mon Dec  5 16:51:27 2016] Launched impl_1...
Run output will be captured here: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.runs/impl_1/runme.log
startgroup
endgroup
delete_bd_objs [get_bd_nets mixer_sin_0_data_en_o] [get_bd_intf_nets fir16RealbitsOneInTwoMult_v1_0_0_data_out] [get_bd_nets mixer_sin_0_data_clk_o] [get_bd_intf_nets processing_system7_0_axi_periph_M02_AXI] [get_bd_nets mixer_sin_0_data_rst_o] [get_bd_nets mixer_sin_0_data_i_o] [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_0]
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:fir16bitsOneInTwoMult_v1_0:1.0 fir16bitsOneInTwoMult_v1_0_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins fir16bitsOneInTwoMult_v1_0_0/s00_axi]
</fir16bitsOneInTwoMult_v1_0_0/s00_axi/reg0> is being mapped into </processing_system7_0/Data> at <0x43C10000 [ 64K ]>
startgroup
set_property -dict [list CONFIG.DATA_IN_SIZE {14}] [get_bd_cells fir16bitsOneInTwoMult_v1_0_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins mixer_sin_0/data_out] [get_bd_intf_pins fir16bitsOneInTwoMult_v1_0_0/data_in]
connect_bd_net [get_bd_pins fir16bitsOneInTwoMult_v1_0_0/data_i_o] [get_bd_pins shifterReal_0/data_en_i]
WARNING: [BD 41-1306] The connection to interface pin /fir16bitsOneInTwoMult_v1_0_0/data_i_o is being overridden by the user. This pin will not be connected as a part of interface connection data_out
WARNING: [BD 41-1306] The connection to interface pin /shifterReal_0/data_en_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
delete_bd_objs [get_bd_nets fir16bitsOneInTwoMult_v1_0_0_data_i_o]
connect_bd_net [get_bd_pins fir16bitsOneInTwoMult_v1_0_0/data_i_o] [get_bd_pins shifterReal_0/data_i]
WARNING: [BD 41-1306] The connection to interface pin /fir16bitsOneInTwoMult_v1_0_0/data_i_o is being overridden by the user. This pin will not be connected as a part of interface connection data_out
WARNING: [BD 41-1306] The connection to interface pin /shifterReal_0/data_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
connect_bd_net [get_bd_pins fir16bitsOneInTwoMult_v1_0_0/data_en_o] [get_bd_pins shifterReal_0/data_en_i]
WARNING: [BD 41-1306] The connection to interface pin /fir16bitsOneInTwoMult_v1_0_0/data_en_o is being overridden by the user. This pin will not be connected as a part of interface connection data_out
WARNING: [BD 41-1306] The connection to interface pin /shifterReal_0/data_en_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
connect_bd_net [get_bd_pins fir16bitsOneInTwoMult_v1_0_0/data_clk_o] [get_bd_pins shifterReal_0/data_clk_i]
WARNING: [BD 41-1306] The connection to interface pin /fir16bitsOneInTwoMult_v1_0_0/data_clk_o is being overridden by the user. This pin will not be connected as a part of interface connection data_out
WARNING: [BD 41-1306] The connection to interface pin /shifterReal_0/data_clk_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
connect_bd_net [get_bd_pins fir16bitsOneInTwoMult_v1_0_0/data_rst_o] [get_bd_pins shifterReal_0/data_rst_i]
WARNING: [BD 41-1306] The connection to interface pin /fir16bitsOneInTwoMult_v1_0_0/data_rst_o is being overridden by the user. This pin will not be connected as a part of interface connection data_out
WARNING: [BD 41-1306] The connection to interface pin /shifterReal_0/data_rst_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
save_bd_design
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR.v
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR_wrapper.v
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_125M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nco_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_sin_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fir16bitsOneInTwoMult_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hw_handoff/test_pound_FIR.hwh
Generated Block Design Tcl file /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hw_handoff/test_pound_FIR_bd.tcl
Generated Hardware Definition File /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR.hwdef
[Mon Dec  5 16:56:02 2016] Launched synth_1...
Run output will be captured here: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.runs/synth_1/runme.log
[Mon Dec  5 16:56:02 2016] Launched impl_1...
Run output will be captured here: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.runs/impl_1/runme.log
startgroup
create_bd_cell -type ip -vlnv user.org:user:red_pitaya_pid:1.0 red_pitaya_pid_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins red_pitaya_pid_0/s00_axi]
</red_pitaya_pid_0/s00_axi/reg0> is being mapped into </processing_system7_0/Data> at <0x43C20000 [ 64K ]>
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M03_AXI] [get_bd_cells red_pitaya_pid_0]
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 31 12:14:29 2017...
