Classic Timing Analyzer report for tutor3
Fri Mar 08 15:18:43 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK_50Mhz'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                 ;
+------------------------------+-------+---------------+----------------------------------+------------------------------+----------------------------------------------------------------------------------------+------------+-----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                         ; To                                                                                     ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------------------+----------------------------------------------------------------------------------------+------------+-----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.432 ns                         ; KEY3_ACLR                    ; LCD_Display:inst1|CLK_COUNT_400HZ[0]                                                   ; --         ; CLK_50Mhz ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 14.885 ns                        ; LCD_Display:inst1|LCD_RW_INT ; LCD_RW                                                                                 ; CLK_50Mhz  ; --        ; 0            ;
; Worst-case th                ; N/A   ; None          ; 4.623 ns                         ; SW2_MODE                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[6] ; --         ; CLK_50Mhz ; 0            ;
; Clock Setup: 'CLK_50Mhz'     ; N/A   ; None          ; 195.89 MHz ( period = 5.105 ns ) ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_100hz_reg                                                           ; CLK_50Mhz  ; CLK_50Mhz ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                              ;                                                                                        ;            ;           ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------------------+----------------------------------------------------------------------------------------+------------+-----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK_50Mhz       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_50Mhz'                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------+---------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                   ; To                                          ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------+---------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 195.89 MHz ( period = 5.105 ns )                    ; clk_div:inst|clock_100hz_int                                                           ; clk_div:inst|clock_100hz_reg                ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 208.07 MHz ( period = 4.806 ns )                    ; clk_div:inst|clock_1Khz_int                                                            ; clk_div:inst|clock_1Khz_reg                 ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 0.714 ns                ;
; N/A                                     ; 220.46 MHz ( period = 4.536 ns )                    ; clk_div:inst|clock_10Hz_int                                                            ; clk_div:inst|clock_10Hz_reg                 ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 0.532 ns                ;
; N/A                                     ; 225.53 MHz ( period = 4.434 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.223 ns                ;
; N/A                                     ; 226.71 MHz ( period = 4.411 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.200 ns                ;
; N/A                                     ; 227.53 MHz ( period = 4.395 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.184 ns                ;
; N/A                                     ; 228.73 MHz ( period = 4.372 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.161 ns                ;
; N/A                                     ; 228.94 MHz ( period = 4.368 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.157 ns                ;
; N/A                                     ; 229.36 MHz ( period = 4.360 ns )                    ; clk_div:inst|clock_100Khz_int                                                          ; clk_div:inst|clock_100Khz_reg               ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 0.935 ns                ;
; N/A                                     ; 231.00 MHz ( period = 4.329 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.118 ns                ;
; N/A                                     ; 233.32 MHz ( period = 4.286 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.075 ns                ;
; N/A                                     ; 235.46 MHz ( period = 4.247 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.036 ns                ;
; N/A                                     ; 236.63 MHz ( period = 4.226 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.015 ns                ;
; N/A                                     ; 237.87 MHz ( period = 4.204 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.993 ns                ;
; N/A                                     ; 240.27 MHz ( period = 4.162 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; 245.16 MHz ( period = 4.079 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.868 ns                ;
; N/A                                     ; 245.88 MHz ( period = 4.067 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.854 ns                ;
; N/A                                     ; 246.06 MHz ( period = 4.064 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.851 ns                ;
; N/A                                     ; 246.12 MHz ( period = 4.063 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.850 ns                ;
; N/A                                     ; 247.22 MHz ( period = 4.045 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.832 ns                ;
; N/A                                     ; 247.40 MHz ( period = 4.042 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.829 ns                ;
; N/A                                     ; 247.46 MHz ( period = 4.041 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.828 ns                ;
; N/A                                     ; 249.63 MHz ( period = 4.006 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[9]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.792 ns                ;
; N/A                                     ; 249.63 MHz ( period = 4.006 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[6]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.792 ns                ;
; N/A                                     ; 249.63 MHz ( period = 4.006 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[7]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.792 ns                ;
; N/A                                     ; 249.63 MHz ( period = 4.006 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[8]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.792 ns                ;
; N/A                                     ; 249.63 MHz ( period = 4.006 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[5]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.792 ns                ;
; N/A                                     ; 249.63 MHz ( period = 4.006 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[4]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.792 ns                ;
; N/A                                     ; 249.63 MHz ( period = 4.006 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[3]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.792 ns                ;
; N/A                                     ; 249.63 MHz ( period = 4.006 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[2]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.792 ns                ;
; N/A                                     ; 249.63 MHz ( period = 4.006 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[1]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.792 ns                ;
; N/A                                     ; 249.63 MHz ( period = 4.006 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[0]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.792 ns                ;
; N/A                                     ; 249.81 MHz ( period = 4.003 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.790 ns                ;
; N/A                                     ; 250.00 MHz ( period = 4.000 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.787 ns                ;
; N/A                                     ; 250.06 MHz ( period = 3.999 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.786 ns                ;
; N/A                                     ; 251.89 MHz ( period = 3.970 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.758 ns                ;
; N/A                                     ; 253.36 MHz ( period = 3.947 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.735 ns                ;
; N/A                                     ; 254.26 MHz ( period = 3.933 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[9]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.719 ns                ;
; N/A                                     ; 254.26 MHz ( period = 3.933 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[6]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.719 ns                ;
; N/A                                     ; 254.26 MHz ( period = 3.933 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[7]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.719 ns                ;
; N/A                                     ; 254.26 MHz ( period = 3.933 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[8]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.719 ns                ;
; N/A                                     ; 254.26 MHz ( period = 3.933 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[5]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.719 ns                ;
; N/A                                     ; 254.26 MHz ( period = 3.933 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[4]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.719 ns                ;
; N/A                                     ; 254.26 MHz ( period = 3.933 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[3]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.719 ns                ;
; N/A                                     ; 254.26 MHz ( period = 3.933 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[2]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.719 ns                ;
; N/A                                     ; 254.26 MHz ( period = 3.933 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[1]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.719 ns                ;
; N/A                                     ; 254.26 MHz ( period = 3.933 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[0]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.719 ns                ;
; N/A                                     ; 255.10 MHz ( period = 3.920 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.707 ns                ;
; N/A                                     ; 255.30 MHz ( period = 3.917 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.704 ns                ;
; N/A                                     ; 255.36 MHz ( period = 3.916 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.703 ns                ;
; N/A                                     ; 256.15 MHz ( period = 3.904 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.692 ns                ;
; N/A                                     ; 256.94 MHz ( period = 3.892 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.393 ns                ;
; N/A                                     ; 258.33 MHz ( period = 3.871 ns )                    ; clk_div:inst|clock_10Khz_int                                                           ; clk_div:inst|clock_10Khz_reg                ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 0.543 ns                ;
; N/A                                     ; 258.93 MHz ( period = 3.862 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_400HZ                 ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; 259.54 MHz ( period = 3.853 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.354 ns                ;
; N/A                                     ; 260.48 MHz ( period = 3.839 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[9]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 260.48 MHz ( period = 3.839 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[6]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 260.48 MHz ( period = 3.839 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[7]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 260.48 MHz ( period = 3.839 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[8]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 260.48 MHz ( period = 3.839 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[5]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 260.48 MHz ( period = 3.839 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[4]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 260.48 MHz ( period = 3.839 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[3]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 260.48 MHz ( period = 3.839 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[2]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 260.48 MHz ( period = 3.839 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[1]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 260.48 MHz ( period = 3.839 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[0]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 260.96 MHz ( period = 3.832 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.620 ns                ;
; N/A                                     ; 263.92 MHz ( period = 3.789 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_400HZ                 ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 264.06 MHz ( period = 3.787 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.288 ns                ;
; N/A                                     ; 270.64 MHz ( period = 3.695 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_400HZ                 ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.888 ns                ;
; N/A                                     ; 270.64 MHz ( period = 3.695 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[9]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.481 ns                ;
; N/A                                     ; 270.64 MHz ( period = 3.695 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[6]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.481 ns                ;
; N/A                                     ; 270.64 MHz ( period = 3.695 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[7]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.481 ns                ;
; N/A                                     ; 270.64 MHz ( period = 3.695 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[8]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.481 ns                ;
; N/A                                     ; 270.64 MHz ( period = 3.695 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[5]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.481 ns                ;
; N/A                                     ; 270.64 MHz ( period = 3.695 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[4]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.481 ns                ;
; N/A                                     ; 270.64 MHz ( period = 3.695 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[3]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.481 ns                ;
; N/A                                     ; 270.64 MHz ( period = 3.695 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[2]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.481 ns                ;
; N/A                                     ; 270.64 MHz ( period = 3.695 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[1]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.481 ns                ;
; N/A                                     ; 270.64 MHz ( period = 3.695 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[0]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.481 ns                ;
; N/A                                     ; 271.52 MHz ( period = 3.683 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.184 ns                ;
; N/A                                     ; 274.50 MHz ( period = 3.643 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.144 ns                ;
; N/A                                     ; 277.47 MHz ( period = 3.604 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.105 ns                ;
; N/A                                     ; 279.49 MHz ( period = 3.578 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; 279.88 MHz ( period = 3.573 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|next_command.Print_String ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.359 ns                ;
; N/A                                     ; 280.03 MHz ( period = 3.571 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.072 ns                ;
; N/A                                     ; 280.98 MHz ( period = 3.559 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.060 ns                ;
; N/A                                     ; 281.45 MHz ( period = 3.553 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 281.61 MHz ( period = 3.551 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_400HZ                 ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.744 ns                ;
; N/A                                     ; 282.09 MHz ( period = 3.545 ns )                    ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.334 ns                ;
; N/A                                     ; 283.13 MHz ( period = 3.532 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[12]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 283.13 MHz ( period = 3.532 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[18]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 283.13 MHz ( period = 3.532 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[19]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 283.13 MHz ( period = 3.532 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[17]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 283.13 MHz ( period = 3.532 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[16]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 283.13 MHz ( period = 3.532 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[13]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 283.13 MHz ( period = 3.532 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[14]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 283.13 MHz ( period = 3.532 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[15]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 283.13 MHz ( period = 3.532 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[10]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 283.13 MHz ( period = 3.532 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[11]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 283.13 MHz ( period = 3.532 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.033 ns                ;
; N/A                                     ; 284.17 MHz ( period = 3.519 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.020 ns                ;
; N/A                                     ; 284.33 MHz ( period = 3.517 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; 284.66 MHz ( period = 3.513 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.014 ns                ;
; N/A                                     ; 285.96 MHz ( period = 3.497 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.997 ns                ;
; N/A                                     ; 286.45 MHz ( period = 3.491 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.992 ns                ;
; N/A                                     ; 287.60 MHz ( period = 3.477 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.977 ns                ;
; N/A                                     ; 287.77 MHz ( period = 3.475 ns )                    ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.264 ns                ;
; N/A                                     ; 289.10 MHz ( period = 3.459 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[12]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.254 ns                ;
; N/A                                     ; 289.10 MHz ( period = 3.459 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[18]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.254 ns                ;
; N/A                                     ; 289.10 MHz ( period = 3.459 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[19]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.254 ns                ;
; N/A                                     ; 289.10 MHz ( period = 3.459 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[17]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.254 ns                ;
; N/A                                     ; 289.10 MHz ( period = 3.459 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[16]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.254 ns                ;
; N/A                                     ; 289.10 MHz ( period = 3.459 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[13]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.254 ns                ;
; N/A                                     ; 289.10 MHz ( period = 3.459 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[14]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.254 ns                ;
; N/A                                     ; 289.10 MHz ( period = 3.459 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[15]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.254 ns                ;
; N/A                                     ; 289.10 MHz ( period = 3.459 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[10]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.254 ns                ;
; N/A                                     ; 289.10 MHz ( period = 3.459 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[11]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.254 ns                ;
; N/A                                     ; 290.28 MHz ( period = 3.445 ns )                    ; LCD_Display:inst1|state.HOLD                                                           ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.233 ns                ;
; N/A                                     ; 291.72 MHz ( period = 3.428 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.928 ns                ;
; N/A                                     ; 291.89 MHz ( period = 3.426 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[4] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.927 ns                ;
; N/A                                     ; 292.48 MHz ( period = 3.419 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[0] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.920 ns                ;
; N/A                                     ; 293.34 MHz ( period = 3.409 ns )                    ; LCD_Display:inst1|state.LINE2                                                          ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 293.60 MHz ( period = 3.406 ns )                    ; LCD_Display:inst1|state.LINE2                                                          ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.193 ns                ;
; N/A                                     ; 294.72 MHz ( period = 3.393 ns )                    ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|next_command.Print_String ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.179 ns                ;
; N/A                                     ; 294.99 MHz ( period = 3.390 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[9]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.176 ns                ;
; N/A                                     ; 294.99 MHz ( period = 3.390 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[6]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.176 ns                ;
; N/A                                     ; 294.99 MHz ( period = 3.390 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[7]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.176 ns                ;
; N/A                                     ; 294.99 MHz ( period = 3.390 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[8]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.176 ns                ;
; N/A                                     ; 294.99 MHz ( period = 3.390 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[5]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.176 ns                ;
; N/A                                     ; 294.99 MHz ( period = 3.390 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[4]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.176 ns                ;
; N/A                                     ; 294.99 MHz ( period = 3.390 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[3]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.176 ns                ;
; N/A                                     ; 294.99 MHz ( period = 3.390 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[2]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.176 ns                ;
; N/A                                     ; 294.99 MHz ( period = 3.390 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[1]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.176 ns                ;
; N/A                                     ; 294.99 MHz ( period = 3.390 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[0]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.176 ns                ;
; N/A                                     ; 295.25 MHz ( period = 3.387 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[4] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.888 ns                ;
; N/A                                     ; 295.33 MHz ( period = 3.386 ns )                    ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.173 ns                ;
; N/A                                     ; 295.60 MHz ( period = 3.383 ns )                    ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.170 ns                ;
; N/A                                     ; 295.68 MHz ( period = 3.382 ns )                    ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.169 ns                ;
; N/A                                     ; 295.86 MHz ( period = 3.380 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[0] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.881 ns                ;
; N/A                                     ; 296.91 MHz ( period = 3.368 ns )                    ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; 297.09 MHz ( period = 3.366 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.865 ns                ;
; N/A                                     ; 297.18 MHz ( period = 3.365 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[12]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 297.18 MHz ( period = 3.365 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[18]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 297.18 MHz ( period = 3.365 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[19]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 297.18 MHz ( period = 3.365 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[17]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 297.18 MHz ( period = 3.365 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[16]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 297.18 MHz ( period = 3.365 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[13]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 297.18 MHz ( period = 3.365 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[14]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 297.18 MHz ( period = 3.365 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[15]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 297.18 MHz ( period = 3.365 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[10]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 297.18 MHz ( period = 3.365 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[11]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 297.27 MHz ( period = 3.364 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.863 ns                ;
; N/A                                     ; 297.27 MHz ( period = 3.364 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.863 ns                ;
; N/A                                     ; 298.86 MHz ( period = 3.346 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.845 ns                ;
; N/A                                     ; 299.04 MHz ( period = 3.344 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.843 ns                ;
; N/A                                     ; 299.04 MHz ( period = 3.344 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.843 ns                ;
; N/A                                     ; 300.66 MHz ( period = 3.326 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.825 ns                ;
; N/A                                     ; 300.84 MHz ( period = 3.324 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.823 ns                ;
; N/A                                     ; 300.84 MHz ( period = 3.324 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.823 ns                ;
; N/A                                     ; 301.30 MHz ( period = 3.319 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.820 ns                ;
; N/A                                     ; 303.12 MHz ( period = 3.299 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[13]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.076 ns                ;
; N/A                                     ; 303.12 MHz ( period = 3.299 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[13]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.076 ns                ;
; N/A                                     ; 303.12 MHz ( period = 3.299 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[13]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.076 ns                ;
; N/A                                     ; 303.12 MHz ( period = 3.299 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[13]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.076 ns                ;
; N/A                                     ; 303.12 MHz ( period = 3.299 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[13]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.076 ns                ;
; N/A                                     ; 303.12 MHz ( period = 3.299 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[13]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.076 ns                ;
; N/A                                     ; 303.12 MHz ( period = 3.299 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[13]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.076 ns                ;
; N/A                                     ; 303.12 MHz ( period = 3.299 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[13]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.076 ns                ;
; N/A                                     ; 303.12 MHz ( period = 3.299 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[13]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.076 ns                ;
; N/A                                     ; 303.12 MHz ( period = 3.299 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[13]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.076 ns                ;
; N/A                                     ; 303.67 MHz ( period = 3.293 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[0] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.794 ns                ;
; N/A                                     ; 303.95 MHz ( period = 3.290 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[4] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.789 ns                ;
; N/A                                     ; 304.32 MHz ( period = 3.286 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[18]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; 304.32 MHz ( period = 3.286 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[18]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; 304.32 MHz ( period = 3.286 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[18]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; 304.32 MHz ( period = 3.286 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[18]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; 304.32 MHz ( period = 3.286 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[18]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; 304.32 MHz ( period = 3.286 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[18]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; 304.32 MHz ( period = 3.286 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[18]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; 304.32 MHz ( period = 3.286 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[18]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; 304.32 MHz ( period = 3.286 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[18]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; 304.32 MHz ( period = 3.286 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[18]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; 304.60 MHz ( period = 3.283 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.784 ns                ;
; N/A                                     ; 304.60 MHz ( period = 3.283 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[0] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.782 ns                ;
; N/A                                     ; 304.69 MHz ( period = 3.282 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.783 ns                ;
; N/A                                     ; 304.97 MHz ( period = 3.279 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.779 ns                ;
; N/A                                     ; 305.16 MHz ( period = 3.277 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.776 ns                ;
; N/A                                     ; 305.34 MHz ( period = 3.275 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.774 ns                ;
; N/A                                     ; 305.34 MHz ( period = 3.275 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.774 ns                ;
; N/A                                     ; 307.98 MHz ( period = 3.247 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[19]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.024 ns                ;
; N/A                                     ; 307.98 MHz ( period = 3.247 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[19]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.024 ns                ;
; N/A                                     ; 307.98 MHz ( period = 3.247 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[19]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.024 ns                ;
; N/A                                     ; 307.98 MHz ( period = 3.247 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[19]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.024 ns                ;
; N/A                                     ; 307.98 MHz ( period = 3.247 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[19]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.024 ns                ;
; N/A                                     ; 307.98 MHz ( period = 3.247 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[19]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.024 ns                ;
; N/A                                     ; 307.98 MHz ( period = 3.247 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[19]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.024 ns                ;
; N/A                                     ; 307.98 MHz ( period = 3.247 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[19]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.024 ns                ;
; N/A                                     ; 307.98 MHz ( period = 3.247 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[19]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.024 ns                ;
; N/A                                     ; 307.98 MHz ( period = 3.247 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[19]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.024 ns                ;
; N/A                                     ; 308.07 MHz ( period = 3.246 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_400HZ                 ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.439 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                        ;                                             ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------+---------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                ;
+-------+--------------+------------+-----------+----------------------------------------------------------------------------------------+-----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                                                                                     ; To Clock  ;
+-------+--------------+------------+-----------+----------------------------------------------------------------------------------------+-----------+
; N/A   ; None         ; 6.432 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; CLK_50Mhz ;
; N/A   ; None         ; 6.432 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; CLK_50Mhz ;
; N/A   ; None         ; 6.432 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; CLK_50Mhz ;
; N/A   ; None         ; 6.432 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; CLK_50Mhz ;
; N/A   ; None         ; 6.432 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; CLK_50Mhz ;
; N/A   ; None         ; 6.432 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[4]                                                   ; CLK_50Mhz ;
; N/A   ; None         ; 6.432 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[3]                                                   ; CLK_50Mhz ;
; N/A   ; None         ; 6.432 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[2]                                                   ; CLK_50Mhz ;
; N/A   ; None         ; 6.432 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[1]                                                   ; CLK_50Mhz ;
; N/A   ; None         ; 6.432 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[0]                                                   ; CLK_50Mhz ;
; N/A   ; None         ; 5.958 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[12]                                                  ; CLK_50Mhz ;
; N/A   ; None         ; 5.958 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[18]                                                  ; CLK_50Mhz ;
; N/A   ; None         ; 5.958 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[19]                                                  ; CLK_50Mhz ;
; N/A   ; None         ; 5.958 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[17]                                                  ; CLK_50Mhz ;
; N/A   ; None         ; 5.958 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[16]                                                  ; CLK_50Mhz ;
; N/A   ; None         ; 5.958 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[13]                                                  ; CLK_50Mhz ;
; N/A   ; None         ; 5.958 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[14]                                                  ; CLK_50Mhz ;
; N/A   ; None         ; 5.958 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[15]                                                  ; CLK_50Mhz ;
; N/A   ; None         ; 5.958 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[10]                                                  ; CLK_50Mhz ;
; N/A   ; None         ; 5.958 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[11]                                                  ; CLK_50Mhz ;
; N/A   ; None         ; 5.655 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ                                                            ; CLK_50Mhz ;
; N/A   ; None         ; 0.978 ns   ; SW[16]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[1] ; CLK_50Mhz ;
; N/A   ; None         ; 0.905 ns   ; SW[14]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[3] ; CLK_50Mhz ;
; N/A   ; None         ; 0.692 ns   ; SW[17]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[0] ; CLK_50Mhz ;
; N/A   ; None         ; 0.535 ns   ; SW[13]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[4] ; CLK_50Mhz ;
; N/A   ; None         ; 0.478 ns   ; SW[15]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[2] ; CLK_50Mhz ;
; N/A   ; None         ; 0.108 ns   ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 0.108 ns   ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 0.108 ns   ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 0.108 ns   ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 0.108 ns   ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; -1.075 ns  ; KEY0_LOAD ; debounce:inst7|SHIFT_PB[3]                                                             ; CLK_50Mhz ;
; N/A   ; None         ; -3.497 ns  ; SW[10]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[7] ; CLK_50Mhz ;
; N/A   ; None         ; -3.575 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[7] ; CLK_50Mhz ;
; N/A   ; None         ; -3.646 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[6] ; CLK_50Mhz ;
; N/A   ; None         ; -3.685 ns  ; SW[11]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[6] ; CLK_50Mhz ;
; N/A   ; None         ; -3.717 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[5] ; CLK_50Mhz ;
; N/A   ; None         ; -3.788 ns  ; SW0_PULSE ; debounce:inst3|SHIFT_PB[3]                                                             ; CLK_50Mhz ;
; N/A   ; None         ; -3.788 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[4] ; CLK_50Mhz ;
; N/A   ; None         ; -3.859 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[3] ; CLK_50Mhz ;
; N/A   ; None         ; -3.877 ns  ; SW[12]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[5] ; CLK_50Mhz ;
; N/A   ; None         ; -3.930 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[2] ; CLK_50Mhz ;
; N/A   ; None         ; -4.001 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[1] ; CLK_50Mhz ;
; N/A   ; None         ; -4.388 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[0] ; CLK_50Mhz ;
+-------+--------------+------------+-----------+----------------------------------------------------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------+
; tco                                                                                                ;
+-------+--------------+------------+-------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                ; To          ; From Clock ;
+-------+--------------+------------+-------------------------------------+-------------+------------+
; N/A   ; None         ; 14.885 ns  ; LCD_Display:inst1|LCD_RW_INT        ; LCD_RW      ; CLK_50Mhz  ;
; N/A   ; None         ; 14.868 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[7] ; CLK_50Mhz  ;
; N/A   ; None         ; 14.847 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[0] ; CLK_50Mhz  ;
; N/A   ; None         ; 14.847 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[1] ; CLK_50Mhz  ;
; N/A   ; None         ; 14.754 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[2] ; CLK_50Mhz  ;
; N/A   ; None         ; 14.754 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[3] ; CLK_50Mhz  ;
; N/A   ; None         ; 14.754 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[6] ; CLK_50Mhz  ;
; N/A   ; None         ; 14.744 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[5] ; CLK_50Mhz  ;
; N/A   ; None         ; 14.734 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[4] ; CLK_50Mhz  ;
; N/A   ; None         ; 14.479 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; DATA_BUS[6] ; CLK_50Mhz  ;
; N/A   ; None         ; 13.839 ns  ; LCD_Display:inst1|LCD_E             ; LCD_EN      ; CLK_50Mhz  ;
; N/A   ; None         ; 13.830 ns  ; LCD_Display:inst1|LCD_RS            ; LCD_RS      ; CLK_50Mhz  ;
; N/A   ; None         ; 13.437 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; DATA_BUS[0] ; CLK_50Mhz  ;
; N/A   ; None         ; 13.274 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; DATA_BUS[3] ; CLK_50Mhz  ;
; N/A   ; None         ; 13.251 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; DATA_BUS[2] ; CLK_50Mhz  ;
; N/A   ; None         ; 13.212 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; DATA_BUS[5] ; CLK_50Mhz  ;
; N/A   ; None         ; 13.075 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; DATA_BUS[1] ; CLK_50Mhz  ;
; N/A   ; None         ; 13.037 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; DATA_BUS[4] ; CLK_50Mhz  ;
; N/A   ; None         ; 12.930 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[7] ; DATA_BUS[7] ; CLK_50Mhz  ;
+-------+--------------+------------+-------------------------------------+-------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                       ;
+---------------+-------------+-----------+-----------+----------------------------------------------------------------------------------------+-----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                                                                                     ; To Clock  ;
+---------------+-------------+-----------+-----------+----------------------------------------------------------------------------------------+-----------+
; N/A           ; None        ; 4.623 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[6] ; CLK_50Mhz ;
; N/A           ; None        ; 4.621 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[4] ; CLK_50Mhz ;
; N/A           ; None        ; 4.620 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[2] ; CLK_50Mhz ;
; N/A           ; None        ; 4.619 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[5] ; CLK_50Mhz ;
; N/A           ; None        ; 4.618 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[0] ; CLK_50Mhz ;
; N/A           ; None        ; 4.617 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[1] ; CLK_50Mhz ;
; N/A           ; None        ; 4.497 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[3] ; CLK_50Mhz ;
; N/A           ; None        ; 4.235 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[7] ; CLK_50Mhz ;
; N/A           ; None        ; 4.107 ns  ; SW[12]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[5] ; CLK_50Mhz ;
; N/A           ; None        ; 4.018 ns  ; SW0_PULSE ; debounce:inst3|SHIFT_PB[3]                                                             ; CLK_50Mhz ;
; N/A           ; None        ; 3.915 ns  ; SW[11]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[6] ; CLK_50Mhz ;
; N/A           ; None        ; 3.727 ns  ; SW[10]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[7] ; CLK_50Mhz ;
; N/A           ; None        ; 1.305 ns  ; KEY0_LOAD ; debounce:inst7|SHIFT_PB[3]                                                             ; CLK_50Mhz ;
; N/A           ; None        ; 0.122 ns  ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; 0.122 ns  ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; 0.122 ns  ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; 0.122 ns  ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; 0.122 ns  ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -0.248 ns ; SW[15]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[2] ; CLK_50Mhz ;
; N/A           ; None        ; -0.305 ns ; SW[13]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[4] ; CLK_50Mhz ;
; N/A           ; None        ; -0.462 ns ; SW[17]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[0] ; CLK_50Mhz ;
; N/A           ; None        ; -0.675 ns ; SW[14]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[3] ; CLK_50Mhz ;
; N/A           ; None        ; -0.748 ns ; SW[16]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[1] ; CLK_50Mhz ;
; N/A           ; None        ; -5.425 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ                                                            ; CLK_50Mhz ;
; N/A           ; None        ; -5.728 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[12]                                                  ; CLK_50Mhz ;
; N/A           ; None        ; -5.728 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[18]                                                  ; CLK_50Mhz ;
; N/A           ; None        ; -5.728 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[19]                                                  ; CLK_50Mhz ;
; N/A           ; None        ; -5.728 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[17]                                                  ; CLK_50Mhz ;
; N/A           ; None        ; -5.728 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[16]                                                  ; CLK_50Mhz ;
; N/A           ; None        ; -5.728 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[13]                                                  ; CLK_50Mhz ;
; N/A           ; None        ; -5.728 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[14]                                                  ; CLK_50Mhz ;
; N/A           ; None        ; -5.728 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[15]                                                  ; CLK_50Mhz ;
; N/A           ; None        ; -5.728 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[10]                                                  ; CLK_50Mhz ;
; N/A           ; None        ; -5.728 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[11]                                                  ; CLK_50Mhz ;
; N/A           ; None        ; -6.202 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; CLK_50Mhz ;
; N/A           ; None        ; -6.202 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; CLK_50Mhz ;
; N/A           ; None        ; -6.202 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; CLK_50Mhz ;
; N/A           ; None        ; -6.202 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; CLK_50Mhz ;
; N/A           ; None        ; -6.202 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; CLK_50Mhz ;
; N/A           ; None        ; -6.202 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[4]                                                   ; CLK_50Mhz ;
; N/A           ; None        ; -6.202 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[3]                                                   ; CLK_50Mhz ;
; N/A           ; None        ; -6.202 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[2]                                                   ; CLK_50Mhz ;
; N/A           ; None        ; -6.202 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[1]                                                   ; CLK_50Mhz ;
; N/A           ; None        ; -6.202 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[0]                                                   ; CLK_50Mhz ;
+---------------+-------------+-----------+-----------+----------------------------------------------------------------------------------------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Mar 08 15:18:41 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tutor3 -c tutor3 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK_50Mhz" is an undefined clock
Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clk_div:inst|clock_1Mhz_reg" as buffer
    Info: Detected ripple clock "clk_div:inst|clock_100Khz_reg" as buffer
    Info: Detected ripple clock "clk_div:inst|clock_10Khz_reg" as buffer
    Info: Detected ripple clock "clk_div:inst|clock_1Khz_reg" as buffer
    Info: Detected ripple clock "clk_div:inst|clock_100hz_reg" as buffer
    Info: Detected ripple clock "clk_div:inst|clock_100Hz" as buffer
    Info: Detected ripple clock "clk_div:inst|clock_10Hz" as buffer
    Info: Detected ripple clock "inst8" as buffer
    Info: Detected ripple clock "LCD_Display:inst1|CLK_400HZ" as buffer
Info: Clock "CLK_50Mhz" has Internal fmax of 195.89 MHz between source register "clk_div:inst|clock_100hz_int" and destination register "clk_div:inst|clock_100hz_reg" (period= 5.105 ns)
    Info: + Longest register to register delay is 0.715 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y5_N17; Fanout = 2; REG Node = 'clk_div:inst|clock_100hz_int'
        Info: 2: + IC(0.482 ns) + CELL(0.149 ns) = 0.631 ns; Loc. = LCCOMB_X29_Y5_N6; Fanout = 1; COMB Node = 'clk_div:inst|clock_100hz_reg~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.715 ns; Loc. = LCFF_X29_Y5_N7; Fanout = 2; REG Node = 'clk_div:inst|clock_100hz_reg'
        Info: Total cell delay = 0.233 ns ( 32.59 % )
        Info: Total interconnect delay = 0.482 ns ( 67.41 % )
    Info: - Smallest clock skew is -4.176 ns
        Info: + Shortest clock path from clock "CLK_50Mhz" to destination register is 3.261 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'CLK_50Mhz'
            Info: 2: + IC(1.725 ns) + CELL(0.537 ns) = 3.261 ns; Loc. = LCFF_X29_Y5_N7; Fanout = 2; REG Node = 'clk_div:inst|clock_100hz_reg'
            Info: Total cell delay = 1.536 ns ( 47.10 % )
            Info: Total interconnect delay = 1.725 ns ( 52.90 % )
        Info: - Longest clock path from clock "CLK_50Mhz" to source register is 7.437 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'CLK_50Mhz'
            Info: 2: + IC(1.725 ns) + CELL(0.787 ns) = 3.511 ns; Loc. = LCFF_X29_Y5_N5; Fanout = 1; REG Node = 'clk_div:inst|clock_1Khz_reg'
            Info: 3: + IC(2.344 ns) + CELL(0.000 ns) = 5.855 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = 'clk_div:inst|clock_1Khz_reg~clkctrl'
            Info: 4: + IC(1.045 ns) + CELL(0.537 ns) = 7.437 ns; Loc. = LCFF_X28_Y5_N17; Fanout = 2; REG Node = 'clk_div:inst|clock_100hz_int'
            Info: Total cell delay = 2.323 ns ( 31.24 % )
            Info: Total interconnect delay = 5.114 ns ( 68.76 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "LCD_Display:inst1|CLK_COUNT_400HZ[9]" (data pin = "KEY3_ACLR", clock pin = "CLK_50Mhz") is 6.432 ns
    Info: + Longest pin to register delay is 9.148 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 8; PIN Node = 'KEY3_ACLR'
        Info: 2: + IC(6.647 ns) + CELL(0.420 ns) = 7.929 ns; Loc. = LCCOMB_X7_Y18_N22; Fanout = 20; COMB Node = 'LCD_Display:inst1|CLK_COUNT_400HZ[0]~54'
        Info: 3: + IC(0.709 ns) + CELL(0.510 ns) = 9.148 ns; Loc. = LCFF_X7_Y19_N31; Fanout = 3; REG Node = 'LCD_Display:inst1|CLK_COUNT_400HZ[9]'
        Info: Total cell delay = 1.792 ns ( 19.59 % )
        Info: Total interconnect delay = 7.356 ns ( 80.41 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK_50Mhz" to destination register is 2.680 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'CLK_50Mhz'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = 'CLK_50Mhz~clkctrl'
        Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X7_Y19_N31; Fanout = 3; REG Node = 'LCD_Display:inst1|CLK_COUNT_400HZ[9]'
        Info: Total cell delay = 1.536 ns ( 57.31 % )
        Info: Total interconnect delay = 1.144 ns ( 42.69 % )
Info: tco from clock "CLK_50Mhz" to destination pin "LCD_RW" through register "LCD_Display:inst1|LCD_RW_INT" is 14.885 ns
    Info: + Longest clock path from clock "CLK_50Mhz" to source register is 7.348 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'CLK_50Mhz'
        Info: 2: + IC(0.551 ns) + CELL(0.787 ns) = 2.337 ns; Loc. = LCFF_X4_Y18_N15; Fanout = 2; REG Node = 'LCD_Display:inst1|CLK_400HZ'
        Info: 3: + IC(3.439 ns) + CELL(0.000 ns) = 5.776 ns; Loc. = CLKCTRL_G1; Fanout = 39; COMB Node = 'LCD_Display:inst1|CLK_400HZ~clkctrl'
        Info: 4: + IC(1.035 ns) + CELL(0.537 ns) = 7.348 ns; Loc. = LCFF_X57_Y34_N17; Fanout = 9; REG Node = 'LCD_Display:inst1|LCD_RW_INT'
        Info: Total cell delay = 2.323 ns ( 31.61 % )
        Info: Total interconnect delay = 5.025 ns ( 68.39 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.287 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y34_N17; Fanout = 9; REG Node = 'LCD_Display:inst1|LCD_RW_INT'
        Info: 2: + IC(4.655 ns) + CELL(2.632 ns) = 7.287 ns; Loc. = PIN_K4; Fanout = 0; PIN Node = 'LCD_RW'
        Info: Total cell delay = 2.632 ns ( 36.12 % )
        Info: Total interconnect delay = 4.655 ns ( 63.88 % )
Info: th for register "lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[6]" (data pin = "SW2_MODE", clock pin = "CLK_50Mhz") is 4.623 ns
    Info: + Longest clock path from clock "CLK_50Mhz" to destination register is 7.635 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'CLK_50Mhz'
        Info: 2: + IC(1.725 ns) + CELL(0.787 ns) = 3.511 ns; Loc. = LCFF_X29_Y5_N13; Fanout = 1; REG Node = 'clk_div:inst|clock_10Hz'
        Info: 3: + IC(1.007 ns) + CELL(0.787 ns) = 5.305 ns; Loc. = LCFF_X33_Y1_N17; Fanout = 2; REG Node = 'inst8'
        Info: 4: + IC(0.754 ns) + CELL(0.000 ns) = 6.059 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'inst8~clkctrl'
        Info: 5: + IC(1.039 ns) + CELL(0.537 ns) = 7.635 ns; Loc. = LCFF_X59_Y34_N13; Fanout = 4; REG Node = 'lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[6]'
        Info: Total cell delay = 3.110 ns ( 40.73 % )
        Info: Total interconnect delay = 4.525 ns ( 59.27 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.278 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 14; PIN Node = 'SW2_MODE'
        Info: 2: + IC(1.759 ns) + CELL(0.436 ns) = 3.194 ns; Loc. = LCCOMB_X59_Y34_N12; Fanout = 1; COMB Node = 'lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita6'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.278 ns; Loc. = LCFF_X59_Y34_N13; Fanout = 4; REG Node = 'lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[6]'
        Info: Total cell delay = 1.519 ns ( 46.34 % )
        Info: Total interconnect delay = 1.759 ns ( 53.66 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 170 megabytes
    Info: Processing ended: Fri Mar 08 15:18:44 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


