<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>libopencm3: User interrupts for STM32 F1 series</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>libopencm3</span></a></li>
      <li><a href="pages.html"><span>General&#160;Information</span></a></li>
      <li><a href="../../html/index.html"><span>Back&#160;to&#160;Top</span></a></li>
      <li><a href="../../stm32f0/html/modules.html"><span>STM32F0</span></a></li>
      <li class="current"><a href="modules.html"><span>STM32F1</span></a></li>
      <li><a href="../../stm32f2/html/modules.html"><span>STM32F2</span></a></li>
      <li><a href="../../stm32f3/html/modules.html"><span>STM32F3</span></a></li>
      <li><a href="../../stm32f4/html/modules.html"><span>STM32F4</span></a></li>
      <li><a href="../../stm32f7/html/modules.html"><span>STM32F7</span></a></li>
      <li><a href="../../stm32l0/html/modules.html"><span>STM32L0</span></a></li>
      <li><a href="../../stm32l1/html/modules.html"><span>STM32L1</span></a></li>
      <li><a href="../../stm32l4/html/modules.html"><span>STM32L4</span></a></li>
      <li><a href="../../lm3s/html/modules.html"><span>LM3S</span></a></li>
      <li><a href="../../lm4f/html/modules.html"><span>LM4F</span></a></li>
      <li><a href="../../lpc13xx/html/modules.html"><span>LPC13</span></a></li>
      <li><a href="../../lpc17xx/html/modules.html"><span>LPC17</span></a></li>
      <li><a href="../../lpc43xx/html/modules.html"><span>LPC43</span></a></li>
      <li><a href="../../efm32g/html/modules.html"><span>EFM32&#160;Gecko</span></a></li>
      <li><a href="../../efm32gg/html/modules.html"><span>EFM32&#160;Giant&#160;Gecko</span></a></li>
      <li><a href="../../efm32hg/html/modules.html"><span>EFM32&#160;Happy&#160;Gecko</span></a></li>
      <li><a href="../../efm32lg/html/modules.html"><span>EFM32&#160;Leopard&#160;Gecko</span></a></li>
      <li><a href="../../efm32tg/html/modules.html"><span>EFM32&#160;Tiny&#160;Gecko</span></a></li>
      <li><a href="../../sam3a/html/modules.html"><span>SAM3A</span></a></li>
      <li><a href="../../sam3n/html/modules.html"><span>SAM3N</span></a></li>
      <li><a href="../../sam3s/html/modules.html"><span>SAM3S</span></a></li>
      <li><a href="../../sam3u/html/modules.html"><span>SAM3U</span></a></li>
      <li><a href="../../sam3x/html/modules.html"><span>SAM3X</span></a></li>
      <li><a href="../../vf6xx/html/modules.html"><span>VF6XX</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__CM3__nvic__defines__STM32F1.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">User interrupts for STM32 F1 series<div class="ingroups"><a class="el" href="group__CM3__nvic__defines.html">NVIC Defines</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for User interrupts for STM32 F1 series:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group__CM3__nvic__defines__STM32F1.png" border="0" alt="" usemap="#group____CM3____nvic____defines____STM32F1"/>
<map name="group____CM3____nvic____defines____STM32F1" id="group____CM3____nvic____defines____STM32F1">
<area shape="rect" id="node1" href="group__CM3__nvic__defines.html" title="libopencm3 Cortex Nested Vectored Interrupt Controller " alt="" coords="5,13,109,39"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga641965f6b9e53cf17ea72c1d3e659aff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga641965f6b9e53cf17ea72c1d3e659aff">NVIC_WWDG_IRQ</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga641965f6b9e53cf17ea72c1d3e659aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75bc2b9f83bb6fd3194686cc203c8aef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga75bc2b9f83bb6fd3194686cc203c8aef">NVIC_PVD_IRQ</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga75bc2b9f83bb6fd3194686cc203c8aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ccf4c26d7b48b856ca1cc9e68049fa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga9ccf4c26d7b48b856ca1cc9e68049fa0">NVIC_TAMPER_IRQ</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga9ccf4c26d7b48b856ca1cc9e68049fa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga358a9c37a5ce70672a01c45c9d99bc1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga358a9c37a5ce70672a01c45c9d99bc1e">NVIC_RTC_IRQ</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga358a9c37a5ce70672a01c45c9d99bc1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeefe8073a5858048d96f19f1c411f571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#gaeefe8073a5858048d96f19f1c411f571">NVIC_FLASH_IRQ</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaeefe8073a5858048d96f19f1c411f571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe5c5c77472e09a23c30813762ce6de2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#gabe5c5c77472e09a23c30813762ce6de2">NVIC_RCC_IRQ</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gabe5c5c77472e09a23c30813762ce6de2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f8e2976c268c36904be1228f88bf742"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga8f8e2976c268c36904be1228f88bf742">NVIC_EXTI0_IRQ</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga8f8e2976c268c36904be1228f88bf742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafce451f5f9d90f888d4f7dbc7d9d1b3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#gafce451f5f9d90f888d4f7dbc7d9d1b3d">NVIC_EXTI1_IRQ</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gafce451f5f9d90f888d4f7dbc7d9d1b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa9331db3c6885a9a8bcdfbd72e6999e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#gafa9331db3c6885a9a8bcdfbd72e6999e">NVIC_EXTI2_IRQ</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gafa9331db3c6885a9a8bcdfbd72e6999e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4af71b42148e214e5953c3c41cb2d3f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga4af71b42148e214e5953c3c41cb2d3f5">NVIC_EXTI3_IRQ</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga4af71b42148e214e5953c3c41cb2d3f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36de89aec4f8e82516b6547ef84114f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga36de89aec4f8e82516b6547ef84114f5">NVIC_EXTI4_IRQ</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga36de89aec4f8e82516b6547ef84114f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5733a4fe236b6e63c59e7190b5674bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#gae5733a4fe236b6e63c59e7190b5674bd">NVIC_DMA1_CHANNEL1_IRQ</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gae5733a4fe236b6e63c59e7190b5674bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e4188fdd9274e29724f55b373f17917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga6e4188fdd9274e29724f55b373f17917">NVIC_DMA1_CHANNEL2_IRQ</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga6e4188fdd9274e29724f55b373f17917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac75c829c7dd5c8a3502967354b311917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#gac75c829c7dd5c8a3502967354b311917">NVIC_DMA1_CHANNEL3_IRQ</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gac75c829c7dd5c8a3502967354b311917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32f459933cd63f80fa65fc794e8f7428"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga32f459933cd63f80fa65fc794e8f7428">NVIC_DMA1_CHANNEL4_IRQ</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga32f459933cd63f80fa65fc794e8f7428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6764fae7693868a7acccf8bba7552833"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga6764fae7693868a7acccf8bba7552833">NVIC_DMA1_CHANNEL5_IRQ</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga6764fae7693868a7acccf8bba7552833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1516d929b8b02cc21a2d484e10b1514"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#gab1516d929b8b02cc21a2d484e10b1514">NVIC_DMA1_CHANNEL6_IRQ</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gab1516d929b8b02cc21a2d484e10b1514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a515d490d4cd88b0b34e89e8ceca20f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga5a515d490d4cd88b0b34e89e8ceca20f">NVIC_DMA1_CHANNEL7_IRQ</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga5a515d490d4cd88b0b34e89e8ceca20f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e06953911de3084ba1524b1e19640bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga6e06953911de3084ba1524b1e19640bc">NVIC_ADC1_2_IRQ</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga6e06953911de3084ba1524b1e19640bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae6b6e9c77f3afeb0cdead79052c360a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#gaae6b6e9c77f3afeb0cdead79052c360a">NVIC_USB_HP_CAN_TX_IRQ</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:gaae6b6e9c77f3afeb0cdead79052c360a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c53e139963a6549077116a74cba92f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga8c53e139963a6549077116a74cba92f7">NVIC_USB_LP_CAN_RX0_IRQ</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ga8c53e139963a6549077116a74cba92f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c46da8e7b79286bfef4537d22c9eb94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga4c46da8e7b79286bfef4537d22c9eb94">NVIC_CAN_RX1_IRQ</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ga4c46da8e7b79286bfef4537d22c9eb94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab14027d4cdaecdb888f27e3ce6b93c55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#gab14027d4cdaecdb888f27e3ce6b93c55">NVIC_CAN_SCE_IRQ</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:gab14027d4cdaecdb888f27e3ce6b93c55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02a1d395e323d8c2b12aad7804c9dfff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga02a1d395e323d8c2b12aad7804c9dfff">NVIC_EXTI9_5_IRQ</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:ga02a1d395e323d8c2b12aad7804c9dfff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f6ad6a487a2444a5f49ab10a7a08ab9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga3f6ad6a487a2444a5f49ab10a7a08ab9">NVIC_TIM1_BRK_IRQ</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga3f6ad6a487a2444a5f49ab10a7a08ab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2e671ead243a4972b1a69d7b4b3b484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#gad2e671ead243a4972b1a69d7b4b3b484">NVIC_TIM1_UP_IRQ</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:gad2e671ead243a4972b1a69d7b4b3b484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87914b27243beae03f5d5efc30bbda91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga87914b27243beae03f5d5efc30bbda91">NVIC_TIM1_TRG_COM_IRQ</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:ga87914b27243beae03f5d5efc30bbda91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1165591628dac653b24190fa4ba33e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#gaa1165591628dac653b24190fa4ba33e9">NVIC_TIM1_CC_IRQ</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:gaa1165591628dac653b24190fa4ba33e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga603b1515c321bb05f5e3b9cf8ab3e457"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga603b1515c321bb05f5e3b9cf8ab3e457">NVIC_TIM2_IRQ</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga603b1515c321bb05f5e3b9cf8ab3e457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6737861bf387040ad4eed85bc819cda9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga6737861bf387040ad4eed85bc819cda9">NVIC_TIM3_IRQ</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:ga6737861bf387040ad4eed85bc819cda9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a3c925266477504d5e98ca8a3efcdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga67a3c925266477504d5e98ca8a3efcdb">NVIC_TIM4_IRQ</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ga67a3c925266477504d5e98ca8a3efcdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8f3893d9615ab33525058f971cfc3a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#gad8f3893d9615ab33525058f971cfc3a8">NVIC_I2C1_EV_IRQ</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:gad8f3893d9615ab33525058f971cfc3a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06c54c6b93c3e1d582e8f1feb9ed9bbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga06c54c6b93c3e1d582e8f1feb9ed9bbc">NVIC_I2C1_ER_IRQ</a>&#160;&#160;&#160;32</td></tr>
<tr class="separator:ga06c54c6b93c3e1d582e8f1feb9ed9bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf98e9219274c1bc6db9f35adfc762c4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#gaf98e9219274c1bc6db9f35adfc762c4a">NVIC_I2C2_EV_IRQ</a>&#160;&#160;&#160;33</td></tr>
<tr class="separator:gaf98e9219274c1bc6db9f35adfc762c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa341f6604585f3d269e1598bfd45119f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#gaa341f6604585f3d269e1598bfd45119f">NVIC_I2C2_ER_IRQ</a>&#160;&#160;&#160;34</td></tr>
<tr class="separator:gaa341f6604585f3d269e1598bfd45119f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa566ccef412683674023b8efafc6ea06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#gaa566ccef412683674023b8efafc6ea06">NVIC_SPI1_IRQ</a>&#160;&#160;&#160;35</td></tr>
<tr class="separator:gaa566ccef412683674023b8efafc6ea06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0576639d843f10d786af686c91edfa04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga0576639d843f10d786af686c91edfa04">NVIC_SPI2_IRQ</a>&#160;&#160;&#160;36</td></tr>
<tr class="separator:ga0576639d843f10d786af686c91edfa04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1017897ad38787de92f90354bcaa6b43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga1017897ad38787de92f90354bcaa6b43">NVIC_USART1_IRQ</a>&#160;&#160;&#160;37</td></tr>
<tr class="separator:ga1017897ad38787de92f90354bcaa6b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga702094b52f34c73f184f097638599be7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga702094b52f34c73f184f097638599be7">NVIC_USART2_IRQ</a>&#160;&#160;&#160;38</td></tr>
<tr class="separator:ga702094b52f34c73f184f097638599be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfba852263804648a192192995777473"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#gadfba852263804648a192192995777473">NVIC_USART3_IRQ</a>&#160;&#160;&#160;39</td></tr>
<tr class="separator:gadfba852263804648a192192995777473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabef8ca19335a9ee1b0dda029fd58927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#gaabef8ca19335a9ee1b0dda029fd58927">NVIC_EXTI15_10_IRQ</a>&#160;&#160;&#160;40</td></tr>
<tr class="separator:gaabef8ca19335a9ee1b0dda029fd58927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga726962a8b47d5dc1ae9cb99257fd16e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga726962a8b47d5dc1ae9cb99257fd16e1">NVIC_RTC_ALARM_IRQ</a>&#160;&#160;&#160;41</td></tr>
<tr class="separator:ga726962a8b47d5dc1ae9cb99257fd16e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd173782bc5d0402ec4e75b362f854c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#gafd173782bc5d0402ec4e75b362f854c2">NVIC_USB_WAKEUP_IRQ</a>&#160;&#160;&#160;42</td></tr>
<tr class="separator:gafd173782bc5d0402ec4e75b362f854c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96fc506e33467672cb75e41f8b9321eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga96fc506e33467672cb75e41f8b9321eb">NVIC_TIM8_BRK_IRQ</a>&#160;&#160;&#160;43</td></tr>
<tr class="separator:ga96fc506e33467672cb75e41f8b9321eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac64b66b5bc4e235d731aea398aa14920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#gac64b66b5bc4e235d731aea398aa14920">NVIC_TIM8_UP_IRQ</a>&#160;&#160;&#160;44</td></tr>
<tr class="separator:gac64b66b5bc4e235d731aea398aa14920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcb6ac26953cd402dd88bbb80fb2ebf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#gafcb6ac26953cd402dd88bbb80fb2ebf7">NVIC_TIM8_TRG_COM_IRQ</a>&#160;&#160;&#160;45</td></tr>
<tr class="separator:gafcb6ac26953cd402dd88bbb80fb2ebf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e123d5a3999b661004779a9049013a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga9e123d5a3999b661004779a9049013a8">NVIC_TIM8_CC_IRQ</a>&#160;&#160;&#160;46</td></tr>
<tr class="separator:ga9e123d5a3999b661004779a9049013a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a77d69664891936b47ee242c006c155"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga1a77d69664891936b47ee242c006c155">NVIC_ADC3_IRQ</a>&#160;&#160;&#160;47</td></tr>
<tr class="separator:ga1a77d69664891936b47ee242c006c155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga774e2bb10bfe72f4bdd1bf0f2d6351da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga774e2bb10bfe72f4bdd1bf0f2d6351da">NVIC_FSMC_IRQ</a>&#160;&#160;&#160;48</td></tr>
<tr class="separator:ga774e2bb10bfe72f4bdd1bf0f2d6351da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecab6a16674860975269c9a470a75ed7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#gaecab6a16674860975269c9a470a75ed7">NVIC_SDIO_IRQ</a>&#160;&#160;&#160;49</td></tr>
<tr class="separator:gaecab6a16674860975269c9a470a75ed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f69b1b7ee941c8389e26af84edda564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga0f69b1b7ee941c8389e26af84edda564">NVIC_TIM5_IRQ</a>&#160;&#160;&#160;50</td></tr>
<tr class="separator:ga0f69b1b7ee941c8389e26af84edda564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01e0678b02be4b6c6d707e34d5bdeee6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga01e0678b02be4b6c6d707e34d5bdeee6">NVIC_SPI3_IRQ</a>&#160;&#160;&#160;51</td></tr>
<tr class="separator:ga01e0678b02be4b6c6d707e34d5bdeee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bcf1012a3a6152bae6efef2ab9352c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga6bcf1012a3a6152bae6efef2ab9352c1">NVIC_UART4_IRQ</a>&#160;&#160;&#160;52</td></tr>
<tr class="separator:ga6bcf1012a3a6152bae6efef2ab9352c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78631530f316c5a1052a4ff98e9ca72a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga78631530f316c5a1052a4ff98e9ca72a">NVIC_UART5_IRQ</a>&#160;&#160;&#160;53</td></tr>
<tr class="separator:ga78631530f316c5a1052a4ff98e9ca72a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf437ab22a9a5e14f52148e801db119bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#gaf437ab22a9a5e14f52148e801db119bd">NVIC_TIM6_IRQ</a>&#160;&#160;&#160;54</td></tr>
<tr class="separator:gaf437ab22a9a5e14f52148e801db119bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22c8e68199295b01bbbe16ed33cfda45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga22c8e68199295b01bbbe16ed33cfda45">NVIC_TIM7_IRQ</a>&#160;&#160;&#160;55</td></tr>
<tr class="separator:ga22c8e68199295b01bbbe16ed33cfda45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33941d7ae650eff793b6e218572b1a52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga33941d7ae650eff793b6e218572b1a52">NVIC_DMA2_CHANNEL1_IRQ</a>&#160;&#160;&#160;56</td></tr>
<tr class="separator:ga33941d7ae650eff793b6e218572b1a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eb0be679ef234be19a20ddfd88ee79e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga5eb0be679ef234be19a20ddfd88ee79e">NVIC_DMA2_CHANNEL2_IRQ</a>&#160;&#160;&#160;57</td></tr>
<tr class="separator:ga5eb0be679ef234be19a20ddfd88ee79e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga308f988de4b513fd201be34a09536543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga308f988de4b513fd201be34a09536543">NVIC_DMA2_CHANNEL3_IRQ</a>&#160;&#160;&#160;58</td></tr>
<tr class="separator:ga308f988de4b513fd201be34a09536543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d179b6ccf3a41b7af0b819a6402ae5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga5d179b6ccf3a41b7af0b819a6402ae5c">NVIC_DMA2_CHANNEL4_5_IRQ</a>&#160;&#160;&#160;59</td></tr>
<tr class="separator:ga5d179b6ccf3a41b7af0b819a6402ae5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad196f770af180ca4e16dcd3f94738617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#gad196f770af180ca4e16dcd3f94738617">NVIC_DMA2_CHANNEL5_IRQ</a>&#160;&#160;&#160;60</td></tr>
<tr class="separator:gad196f770af180ca4e16dcd3f94738617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9185cf912e8eda8408c7da2ab531dd0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga9185cf912e8eda8408c7da2ab531dd0f">NVIC_ETH_IRQ</a>&#160;&#160;&#160;61</td></tr>
<tr class="separator:ga9185cf912e8eda8408c7da2ab531dd0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dbd28ec61afbbc05e2d115677dde6e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga1dbd28ec61afbbc05e2d115677dde6e6">NVIC_ETH_WKUP_IRQ</a>&#160;&#160;&#160;62</td></tr>
<tr class="separator:ga1dbd28ec61afbbc05e2d115677dde6e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b715d9e7643156377ca434d02e14477"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga4b715d9e7643156377ca434d02e14477">NVIC_CAN2_TX_IRQ</a>&#160;&#160;&#160;63</td></tr>
<tr class="separator:ga4b715d9e7643156377ca434d02e14477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9167dfb66707e1cbffe8dd332df3b122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga9167dfb66707e1cbffe8dd332df3b122">NVIC_CAN2_RX0_IRQ</a>&#160;&#160;&#160;64</td></tr>
<tr class="separator:ga9167dfb66707e1cbffe8dd332df3b122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga323b338806de38efaa7d38dcaf75abff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga323b338806de38efaa7d38dcaf75abff">NVIC_CAN2_RX1_IRQ</a>&#160;&#160;&#160;65</td></tr>
<tr class="separator:ga323b338806de38efaa7d38dcaf75abff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd5d4c579eaa76622d0426545d23b279"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#gadd5d4c579eaa76622d0426545d23b279">NVIC_CAN2_SCE_IRQ</a>&#160;&#160;&#160;66</td></tr>
<tr class="separator:gadd5d4c579eaa76622d0426545d23b279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8de1951cf8a3a6bf72fef421e10fd8ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#ga8de1951cf8a3a6bf72fef421e10fd8ba">NVIC_OTG_FS_IRQ</a>&#160;&#160;&#160;67</td></tr>
<tr class="separator:ga8de1951cf8a3a6bf72fef421e10fd8ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5735bab073d7a2c893b4c0b85fc5357"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__STM32F1.html#gab5735bab073d7a2c893b4c0b85fc5357">NVIC_IRQ_COUNT</a>&#160;&#160;&#160;68</td></tr>
<tr class="separator:gab5735bab073d7a2c893b4c0b85fc5357"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga6e06953911de3084ba1524b1e19640bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ADC1_2_IRQ&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00034">34</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1a77d69664891936b47ee242c006c155"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ADC3_IRQ&#160;&#160;&#160;47</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00063">63</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9167dfb66707e1cbffe8dd332df3b122"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_CAN2_RX0_IRQ&#160;&#160;&#160;64</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00080">80</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga323b338806de38efaa7d38dcaf75abff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_CAN2_RX1_IRQ&#160;&#160;&#160;65</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00081">81</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadd5d4c579eaa76622d0426545d23b279"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_CAN2_SCE_IRQ&#160;&#160;&#160;66</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00082">82</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4b715d9e7643156377ca434d02e14477"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_CAN2_TX_IRQ&#160;&#160;&#160;63</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00079">79</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4c46da8e7b79286bfef4537d22c9eb94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_CAN_RX1_IRQ&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00037">37</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab14027d4cdaecdb888f27e3ce6b93c55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_CAN_SCE_IRQ&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00038">38</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae5733a4fe236b6e63c59e7190b5674bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA1_CHANNEL1_IRQ&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00027">27</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6e4188fdd9274e29724f55b373f17917"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA1_CHANNEL2_IRQ&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00028">28</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac75c829c7dd5c8a3502967354b311917"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA1_CHANNEL3_IRQ&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00029">29</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga32f459933cd63f80fa65fc794e8f7428"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA1_CHANNEL4_IRQ&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00030">30</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6764fae7693868a7acccf8bba7552833"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA1_CHANNEL5_IRQ&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00031">31</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab1516d929b8b02cc21a2d484e10b1514"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA1_CHANNEL6_IRQ&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00032">32</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5a515d490d4cd88b0b34e89e8ceca20f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA1_CHANNEL7_IRQ&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00033">33</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga33941d7ae650eff793b6e218572b1a52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA2_CHANNEL1_IRQ&#160;&#160;&#160;56</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00072">72</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5eb0be679ef234be19a20ddfd88ee79e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA2_CHANNEL2_IRQ&#160;&#160;&#160;57</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00073">73</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga308f988de4b513fd201be34a09536543"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA2_CHANNEL3_IRQ&#160;&#160;&#160;58</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00074">74</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5d179b6ccf3a41b7af0b819a6402ae5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA2_CHANNEL4_5_IRQ&#160;&#160;&#160;59</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00075">75</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad196f770af180ca4e16dcd3f94738617"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA2_CHANNEL5_IRQ&#160;&#160;&#160;60</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00076">76</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9185cf912e8eda8408c7da2ab531dd0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ETH_IRQ&#160;&#160;&#160;61</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00077">77</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1dbd28ec61afbbc05e2d115677dde6e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ETH_WKUP_IRQ&#160;&#160;&#160;62</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00078">78</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8f8e2976c268c36904be1228f88bf742"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_EXTI0_IRQ&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00022">22</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaabef8ca19335a9ee1b0dda029fd58927"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_EXTI15_10_IRQ&#160;&#160;&#160;40</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00056">56</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafce451f5f9d90f888d4f7dbc7d9d1b3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_EXTI1_IRQ&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00023">23</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafa9331db3c6885a9a8bcdfbd72e6999e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_EXTI2_IRQ&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00024">24</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4af71b42148e214e5953c3c41cb2d3f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_EXTI3_IRQ&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00025">25</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga36de89aec4f8e82516b6547ef84114f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_EXTI4_IRQ&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00026">26</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga02a1d395e323d8c2b12aad7804c9dfff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_EXTI9_5_IRQ&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00039">39</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeefe8073a5858048d96f19f1c411f571"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_FLASH_IRQ&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00020">20</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga774e2bb10bfe72f4bdd1bf0f2d6351da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_FSMC_IRQ&#160;&#160;&#160;48</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00064">64</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga06c54c6b93c3e1d582e8f1feb9ed9bbc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_I2C1_ER_IRQ&#160;&#160;&#160;32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00048">48</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad8f3893d9615ab33525058f971cfc3a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_I2C1_EV_IRQ&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00047">47</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa341f6604585f3d269e1598bfd45119f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_I2C2_ER_IRQ&#160;&#160;&#160;34</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00050">50</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf98e9219274c1bc6db9f35adfc762c4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_I2C2_EV_IRQ&#160;&#160;&#160;33</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00049">49</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab5735bab073d7a2c893b4c0b85fc5357"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IRQ_COUNT&#160;&#160;&#160;68</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00085">85</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

<p>Referenced by <a class="el" href="nvic_8c_source.html#l00152">nvic_set_priority()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8de1951cf8a3a6bf72fef421e10fd8ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_OTG_FS_IRQ&#160;&#160;&#160;67</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00083">83</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga75bc2b9f83bb6fd3194686cc203c8aef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PVD_IRQ&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00017">17</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabe5c5c77472e09a23c30813762ce6de2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_RCC_IRQ&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00021">21</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga726962a8b47d5dc1ae9cb99257fd16e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_RTC_ALARM_IRQ&#160;&#160;&#160;41</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00057">57</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga358a9c37a5ce70672a01c45c9d99bc1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_RTC_IRQ&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00019">19</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaecab6a16674860975269c9a470a75ed7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SDIO_IRQ&#160;&#160;&#160;49</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00065">65</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa566ccef412683674023b8efafc6ea06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SPI1_IRQ&#160;&#160;&#160;35</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00051">51</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0576639d843f10d786af686c91edfa04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SPI2_IRQ&#160;&#160;&#160;36</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00052">52</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga01e0678b02be4b6c6d707e34d5bdeee6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SPI3_IRQ&#160;&#160;&#160;51</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00067">67</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9ccf4c26d7b48b856ca1cc9e68049fa0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TAMPER_IRQ&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00018">18</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3f6ad6a487a2444a5f49ab10a7a08ab9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM1_BRK_IRQ&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00040">40</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa1165591628dac653b24190fa4ba33e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM1_CC_IRQ&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00043">43</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga87914b27243beae03f5d5efc30bbda91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM1_TRG_COM_IRQ&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00042">42</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad2e671ead243a4972b1a69d7b4b3b484"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM1_UP_IRQ&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00041">41</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga603b1515c321bb05f5e3b9cf8ab3e457"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM2_IRQ&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00044">44</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6737861bf387040ad4eed85bc819cda9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM3_IRQ&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00045">45</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga67a3c925266477504d5e98ca8a3efcdb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM4_IRQ&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00046">46</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0f69b1b7ee941c8389e26af84edda564"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM5_IRQ&#160;&#160;&#160;50</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00066">66</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf437ab22a9a5e14f52148e801db119bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM6_IRQ&#160;&#160;&#160;54</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00070">70</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga22c8e68199295b01bbbe16ed33cfda45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM7_IRQ&#160;&#160;&#160;55</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00071">71</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga96fc506e33467672cb75e41f8b9321eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM8_BRK_IRQ&#160;&#160;&#160;43</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00059">59</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9e123d5a3999b661004779a9049013a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM8_CC_IRQ&#160;&#160;&#160;46</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00062">62</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafcb6ac26953cd402dd88bbb80fb2ebf7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM8_TRG_COM_IRQ&#160;&#160;&#160;45</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00061">61</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac64b66b5bc4e235d731aea398aa14920"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM8_UP_IRQ&#160;&#160;&#160;44</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00060">60</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6bcf1012a3a6152bae6efef2ab9352c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_UART4_IRQ&#160;&#160;&#160;52</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00068">68</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga78631530f316c5a1052a4ff98e9ca72a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_UART5_IRQ&#160;&#160;&#160;53</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00069">69</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1017897ad38787de92f90354bcaa6b43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_USART1_IRQ&#160;&#160;&#160;37</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00053">53</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga702094b52f34c73f184f097638599be7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_USART2_IRQ&#160;&#160;&#160;38</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00054">54</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadfba852263804648a192192995777473"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_USART3_IRQ&#160;&#160;&#160;39</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00055">55</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae6b6e9c77f3afeb0cdead79052c360a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_USB_HP_CAN_TX_IRQ&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00035">35</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8c53e139963a6549077116a74cba92f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_USB_LP_CAN_RX0_IRQ&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00036">36</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafd173782bc5d0402ec4e75b362f854c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_USB_WAKEUP_IRQ&#160;&#160;&#160;42</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00058">58</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga641965f6b9e53cf17ea72c1d3e659aff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_WWDG_IRQ&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="stm32_2f1_2nvic_8h_source.html#l00016">16</a> of file <a class="el" href="stm32_2f1_2nvic_8h_source.html">stm32/f1/nvic.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Fri Sep 27 2019 22:10:20 for libopencm3 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
