verilog work "IF_Stage.v"
verilog work "IF_Stage_TestBench.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
