iProcsForModule firebird7_in

iProc firebird7_in {} {

   iReset
   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 0: sib, ltest_en = 2'b10 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_sti_secure_mux_inst.M1, selection 0: mux_select = 1'b0 -> M1 = mux_in0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iWrite secure_insysbist 0b0
   iApply

   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 0: sib, ltest_en = 2'b10 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_sti_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  firebird7_in_gate1_tessent_sib_mbist_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iWrite secure_insysbist 0b1
   iApply

   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_mbist_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr\[0:0\], load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0] 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_mbist_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr\[0:0\], expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0] 0b0
   iRead  firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0] 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 0: sib, ltest_en = 2'b10 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_sti_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  firebird7_in_gate1_tessent_sib_mbist_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.DiagnosisReadyScanMux, selection 0: sib = 1'b0 -> DiagnosisReadyScanMux = ijtag_si"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_sib_mux_inst, selection 0: ctl_group_sib = 1'b0 -> ctl_sib_mux_inst = tdr_bypass_sib_inst"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_mux_inst, selection 0: tdr_bypass_sib_inst = 1'b0 -> tdr_bypass_sib_mux_inst = si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, load value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, load value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_mbist_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr\[0:0\], load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0] 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, expected value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, expected value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_mbist_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr\[0:0\], expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 0b1
   iRead  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0] 0b0
   iRead  firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0] 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 0: sib, ltest_en = 2'b10 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_sti_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  firebird7_in_gate1_tessent_sib_mbist_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.DiagnosisReadyScanMux, selection 1: sib = 1'b1 -> DiagnosisReadyScanMux = tdr"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_sib_mux_inst, selection 0: ctl_group_sib = 1'b0 -> ctl_sib_mux_inst = tdr_bypass_sib_inst"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_mux_inst, selection 0: tdr_bypass_sib_inst = 1'b0 -> tdr_bypass_sib_mux_inst = si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, load value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, load value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.tdr, load value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_mbist_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr\[0:0\], load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 0b1
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.tdr 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.tdr 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0] 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, expected value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, expected value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.tdr, expected value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_mbist_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr\[0:0\], expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 0b1
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.tdr 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.tdr 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0] 0b0
   iRead  firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0] 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 0: sib, ltest_en = 2'b10 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_sti_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  firebird7_in_gate1_tessent_sib_mbist_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.DiagnosisReadyScanMux, selection 0: sib = 1'b0 -> DiagnosisReadyScanMux = ijtag_si"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_sib_mux_inst, selection 1: ctl_group_sib = 1'b1 -> ctl_sib_mux_inst = mbist_go_0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.fromBistMux_0, selection 1: bistEn_int\[0\], BIST_SETUP_tdr\[1\], ChainBypassMode = 3'bxxx -> fromBistMux_0 = tdr_bypass_sib_inst"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_mux_inst, selection 0: tdr_bypass_sib_inst = 1'b0 -> tdr_bypass_sib_mux_inst = si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, load value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_done_0, load value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_go_0, load value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, load value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_mbist_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr\[0:0\], load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 0b1
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_done_0 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_go_0 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0] 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, expected value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_done_0, expected value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_go_0, expected value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, expected value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_mbist_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr\[0:0\], expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 0b1
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_done_0 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_done_0 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_go_0 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_go_0 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0] 0b0
   iRead  firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0] 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 0: sib, ltest_en = 2'b10 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_sti_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  firebird7_in_gate1_tessent_sib_mbist_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.DiagnosisReadyScanMux, selection 0: sib = 1'b0 -> DiagnosisReadyScanMux = ijtag_si"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_sib_mux_inst, selection 0: ctl_group_sib = 1'b0 -> ctl_sib_mux_inst = tdr_bypass_sib_inst"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_mux_inst, selection 1: tdr_bypass_sib_inst = 1'b1 -> tdr_bypass_sib_mux_inst = ENABLE_MEM_RESET_tdr"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP_tdr\[2:0\], load value = 000"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.TCK_MODE_tdr, load value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHAIN_BYPASS_EN_tdr, load value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG_tdr, load value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE1_tdr, load value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE0_tdr, load value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET_tdr, load value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED_tdr, load value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.PRESERVE_FUSE_REGISTER_tdr, load value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_DIAG_EN_tdr, load value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIRA_EN_tdr, load value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.MEM_ARRAY_DUMP_MODE_tdr, load value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE1_tdr, load value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE0_tdr, load value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SELECT_TEST_DATA_tdr, load value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.REDUCED_ADDRESS_COUNT_tdr, load value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ENABLE_MEM_RESET_tdr, load value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, load value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, load value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_mbist_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr\[0:0\], load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP_tdr[2:0] 0b000
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.TCK_MODE_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHAIN_BYPASS_EN_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE1_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE0_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.PRESERVE_FUSE_REGISTER_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_DIAG_EN_tdr 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIRA_EN_tdr 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.MEM_ARRAY_DUMP_MODE_tdr 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE1_tdr 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE0_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SELECT_TEST_DATA_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.REDUCED_ADDRESS_COUNT_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ENABLE_MEM_RESET_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0] 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP_tdr\[2:0\], expected value = 000"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.TCK_MODE_tdr, expected value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHAIN_BYPASS_EN_tdr, expected value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG_tdr, expected value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE1_tdr, expected value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE0_tdr, expected value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET_tdr, expected value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED_tdr, expected value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.PRESERVE_FUSE_REGISTER_tdr, expected value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_DIAG_EN_tdr, expected value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIRA_EN_tdr, expected value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.MEM_ARRAY_DUMP_MODE_tdr, expected value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE1_tdr, expected value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE0_tdr, expected value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SELECT_TEST_DATA_tdr, expected value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.REDUCED_ADDRESS_COUNT_tdr, expected value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ENABLE_MEM_RESET_tdr, expected value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, expected value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, expected value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_mbist_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr\[0:0\], expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP_tdr[2:0] 0b000
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP_tdr[2:0] 0b000
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.TCK_MODE_tdr 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.TCK_MODE_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHAIN_BYPASS_EN_tdr 0b1
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHAIN_BYPASS_EN_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG_tdr 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE1_tdr 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE1_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE0_tdr 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE0_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET_tdr 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED_tdr 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.PRESERVE_FUSE_REGISTER_tdr 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.PRESERVE_FUSE_REGISTER_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_DIAG_EN_tdr 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_DIAG_EN_tdr 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIRA_EN_tdr 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIRA_EN_tdr 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.MEM_ARRAY_DUMP_MODE_tdr 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.MEM_ARRAY_DUMP_MODE_tdr 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE1_tdr 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE1_tdr 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE0_tdr 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE0_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SELECT_TEST_DATA_tdr 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SELECT_TEST_DATA_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.REDUCED_ADDRESS_COUNT_tdr 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.REDUCED_ADDRESS_COUNT_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ENABLE_MEM_RESET_tdr 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ENABLE_MEM_RESET_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0] 0b0
   iRead  firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0] 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_spare_red_secure_mux_inst.M1, selection 0: mux_select = 1'b0 -> M1 = mux_in0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iWrite secure_red 0b0
   iApply

   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_spare_red_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iWrite secure_red 0b1
   iApply

   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_tdr_spare_red_tdr_inst.tdr\[7:0\], load value = 10011110"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_tdr_spare_red_tdr_inst.tdr[7:0] 0b10011110
   iWrite firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_tdr_spare_red_tdr_inst.tdr\[7:0\], expected value = 10011110"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_tdr_spare_red_tdr_inst.tdr[7:0] 0b00000000
   iRead  firebird7_in_gate1_tessent_tdr_spare_red_tdr_inst.tdr[7:0] 0b10011110
   iWrite firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_spare_orange_secure_mux_inst.M1, selection 0: mux_select = 1'b0 -> M1 = mux_in0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iWrite secure_orange 0b0
   iApply

   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_spare_orange_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iWrite secure_orange 0b1
   iApply

   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_tdr_spare_orange_tdr_inst.tdr\[7:0\], load value = 00111100"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_tdr_spare_orange_tdr_inst.tdr[7:0] 0b00111100
   iWrite firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_tdr_spare_orange_tdr_inst.tdr\[7:0\], expected value = 00111100"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_tdr_spare_orange_tdr_inst.tdr[7:0] 0b00000000
   iRead  firebird7_in_gate1_tessent_tdr_spare_orange_tdr_inst.tdr[7:0] 0b00111100
   iWrite firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_spare_insysbist_secure_mux_inst.M1, selection 0: mux_select = 1'b0 -> M1 = mux_in0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iWrite secure_insysbist 0b0
   iApply

   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_spare_insysbist_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iWrite secure_insysbist 0b1
   iApply

   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_tdr_spare_insysbist_tdr_inst.tdr\[7:0\], load value = 01111000"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_tdr_spare_insysbist_tdr_inst.tdr[7:0] 0b01111000
   iWrite firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_tdr_spare_insysbist_tdr_inst.tdr\[7:0\], expected value = 01111000"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_tdr_spare_insysbist_tdr_inst.tdr[7:0] 0b00000000
   iRead  firebird7_in_gate1_tessent_tdr_spare_insysbist_tdr_inst.tdr[7:0] 0b01111000
   iWrite firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_tdr_spare_green_tdr_inst.tdr\[7:0\], load value = 11110000"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_tdr_spare_green_tdr_inst.tdr[7:0] 0b11110000
   iWrite firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_tdr_spare_green_tdr_inst.tdr\[7:0\], expected value = 11110000"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_tdr_spare_green_tdr_inst.tdr[7:0] 0b00000000
   iRead  firebird7_in_gate1_tessent_tdr_spare_green_tdr_inst.tdr[7:0] 0b11110000
   iWrite firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_array_pwrmgmt_secure_mux_inst.M1, selection 0: mux_select = 1'b0 -> M1 = mux_in0"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iWrite secure_insysbist 0b0
   iApply

   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_array_pwrmgmt_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iWrite secure_insysbist 0b1
   iApply

   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.tdr\[3:0\], load value = 1001"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.tdr[3:0] 0b1001
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.tdr\[3:0\], expected value = 1001"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.tdr[3:0] 0b0000
   iRead  ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.tdr[3:0] 0b1001
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_array_trim_fuse_override_secure_mux_inst.M1, selection 0: mux_select = 1'b0 -> M1 = mux_in0"
   iWrite secure_red 0b0
   iApply

   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_array_trim_fuse_override_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iWrite secure_red 0b1
   iApply

   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.tdr\[19:0\], load value = 00111100001111111100"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iWrite ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.tdr[19:0] 0b00111100001111111100
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.tdr\[19:0\], expected value = 00111100001111111100"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iWrite ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.tdr[19:0] 0b00000000000000000000
   iRead  ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.tdr[19:0] 0b00111100001111111100
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iApply


}
