

================================================================
== Vitis HLS Report for 'accelerator_360_s'
================================================================
* Date:           Sat Apr 12 12:18:59 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.837 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   563776|   808216|  5.638 ms|  8.082 ms|  563776|  808216|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) |  Iteration  |  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_174_6     |   563760|   808200|  1566 ~ 2245|          -|          -|   360|        no|
        | + VITIS_LOOP_174_6.1  |       81|       90|       9 ~ 10|          -|          -|     9|        no|
        +-----------------------+---------+---------+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 15 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 13 
10 --> 11 
11 --> 12 
12 --> 9 
13 --> 14 
14 --> 2 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%correct = alloca i32 1" [../accelerator.h:172]   --->   Operation 30 'alloca' 'correct' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%iteration = alloca i32 1" [../accelerator.h:174]   --->   Operation 31 'alloca' 'iteration' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read3129 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read3"   --->   Operation 32 'read' 'p_read3129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read2128 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read2"   --->   Operation 33 'read' 'p_read2128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read1127 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read1"   --->   Operation 34 'read' 'p_read1127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read126 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read"   --->   Operation 35 'read' 'p_read126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_result_3_loc = alloca i64 1"   --->   Operation 36 'alloca' 'p_result_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%add_ln871_loc = alloca i64 1"   --->   Operation 37 'alloca' 'add_ln871_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%result_l3125 = alloca i64 1"   --->   Operation 38 'alloca' 'result_l3125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%input_ref_0 = alloca i64 1" [../accelerator.h:175]   --->   Operation 39 'alloca' 'input_ref_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%result_l1_0 = alloca i64 1" [../accelerator.h:181]   --->   Operation 40 'alloca' 'result_l1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.48ns)   --->   "%store_ln174 = store i9 0, i9 %iteration" [../accelerator.h:174]   --->   Operation 41 'store' 'store_ln174' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 42 [1/1] (0.48ns)   --->   "%store_ln172 = store i32 0, i32 %correct" [../accelerator.h:172]   --->   Operation 42 'store' 'store_ln172' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln174 = br void %VITIS_LOOP_176_7" [../accelerator.h:174]   --->   Operation 43 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.67>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%iteration_1 = load i9 %iteration" [../accelerator.h:174]   --->   Operation 44 'load' 'iteration_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.92ns)   --->   "%icmp_ln174 = icmp_eq  i9 %iteration_1, i9 360" [../accelerator.h:174]   --->   Operation 45 'icmp' 'icmp_ln174' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.92ns)   --->   "%add_ln174 = add i9 %iteration_1, i9 1" [../accelerator.h:174]   --->   Operation 46 'add' 'add_ln174' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %icmp_ln174, void %VITIS_LOOP_176_7.split, void %for.end152_ifconv" [../accelerator.h:174]   --->   Operation 47 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i9 %iteration_1" [../accelerator.h:174]   --->   Operation 48 'zext' 'zext_ln174' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %iteration_1, i2 0" [../accelerator.h:177]   --->   Operation 49 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.94ns)   --->   "%add_ln174_1 = add i11 %tmp_11, i11 %zext_ln174" [../accelerator.h:174]   --->   Operation 50 'add' 'add_ln174_1' <Predicate = (!icmp_ln174)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [2/2] (2.29ns)   --->   "%call_ln174 = call void @accelerator<360>_Pipeline_VITIS_LOOP_176_7, i11 %add_ln174_1, i5 %input_0_0, i5 %input_1_0, i5 %input_2_0, i5 %input_3_0, i5 %input_4_0, i5 %input_5_0, i5 %input_6_0, i5 %input_7_0, i5 %input_8_0, i5 %input_9_0, i5 %input_10_0, i5 %input_11_0, i5 %input_12_0, i22 %input_ref_0" [../accelerator.h:174]   --->   Operation 51 'call' 'call_ln174' <Predicate = (!icmp_ln174)> <Delay = 2.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%correct_load_1 = load i32 %correct" [../accelerator.h:193]   --->   Operation 52 'load' 'correct_load_1' <Predicate = (icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 53 [4/4] (6.67ns)   --->   "%conv = sitofp i32 %correct_load_1" [../accelerator.h:193]   --->   Operation 53 'sitofp' 'conv' <Predicate = (icmp_ln174)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 54 [1/2] (1.87ns)   --->   "%call_ln174 = call void @accelerator<360>_Pipeline_VITIS_LOOP_176_7, i11 %add_ln174_1, i5 %input_0_0, i5 %input_1_0, i5 %input_2_0, i5 %input_3_0, i5 %input_4_0, i5 %input_5_0, i5 %input_6_0, i5 %input_7_0, i5 %input_8_0, i5 %input_9_0, i5 %input_10_0, i5 %input_11_0, i5 %input_12_0, i22 %input_ref_0" [../accelerator.h:174]   --->   Operation 54 'call' 'call_ln174' <Predicate = true> <Delay = 1.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (0.00ns)   --->   "%call_ln181 = call void @forwardPropagation<64, 8>, i24 %result_l1_0, i22 %input_ref_0, i25 %weights_l1_0, i25 %weights_l1_1, i25 %weights_l1_2, i25 %weights_l1_3, i25 %weights_l1_4, i25 %weights_l1_5, i25 %weights_l1_6, i25 %weights_l1_7, i25 %weights_l1_8, i25 %weights_l1_9, i25 %weights_l1_10, i25 %weights_l1_11, i25 %weights_l1_12, i25 %weights_l1_13, i25 %weights_l1_14, i25 %weights_l1_15, i25 %weights_l1_16, i25 %weights_l1_17, i25 %weights_l1_18, i25 %weights_l1_19, i25 %weights_l1_20, i25 %weights_l1_21, i25 %weights_l1_22, i25 %weights_l1_23, i25 %weights_l1_24, i25 %weights_l1_25, i25 %weights_l1_26, i25 %weights_l1_27, i25 %weights_l1_28, i25 %weights_l1_29, i25 %weights_l1_30, i25 %weights_l1_31, i25 %weights_l1_32, i25 %weights_l1_33, i25 %weights_l1_34, i25 %weights_l1_35, i25 %weights_l1_36, i25 %weights_l1_37, i25 %weights_l1_38, i25 %weights_l1_39, i25 %weights_l1_40, i25 %weights_l1_41, i25 %weights_l1_42, i25 %weights_l1_43, i25 %weights_l1_44, i25 %weights_l1_45, i25 %weights_l1_46, i25 %weights_l1_47, i25 %weights_l1_48, i25 %weights_l1_49, i25 %weights_l1_50, i25 %weights_l1_51, i25 %weights_l1_52, i25 %weights_l1_53, i25 %weights_l1_54, i25 %weights_l1_55, i25 %weights_l1_56, i25 %weights_l1_57, i25 %weights_l1_58, i25 %weights_l1_59, i25 %weights_l1_60, i25 %weights_l1_61, i25 %weights_l1_62, i25 %weights_l1_63, i25 %biases_l1" [../accelerator.h:181]   --->   Operation 55 'call' 'call_ln181' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln181 = call void @forwardPropagation<64, 8>, i24 %result_l1_0, i22 %input_ref_0, i25 %weights_l1_0, i25 %weights_l1_1, i25 %weights_l1_2, i25 %weights_l1_3, i25 %weights_l1_4, i25 %weights_l1_5, i25 %weights_l1_6, i25 %weights_l1_7, i25 %weights_l1_8, i25 %weights_l1_9, i25 %weights_l1_10, i25 %weights_l1_11, i25 %weights_l1_12, i25 %weights_l1_13, i25 %weights_l1_14, i25 %weights_l1_15, i25 %weights_l1_16, i25 %weights_l1_17, i25 %weights_l1_18, i25 %weights_l1_19, i25 %weights_l1_20, i25 %weights_l1_21, i25 %weights_l1_22, i25 %weights_l1_23, i25 %weights_l1_24, i25 %weights_l1_25, i25 %weights_l1_26, i25 %weights_l1_27, i25 %weights_l1_28, i25 %weights_l1_29, i25 %weights_l1_30, i25 %weights_l1_31, i25 %weights_l1_32, i25 %weights_l1_33, i25 %weights_l1_34, i25 %weights_l1_35, i25 %weights_l1_36, i25 %weights_l1_37, i25 %weights_l1_38, i25 %weights_l1_39, i25 %weights_l1_40, i25 %weights_l1_41, i25 %weights_l1_42, i25 %weights_l1_43, i25 %weights_l1_44, i25 %weights_l1_45, i25 %weights_l1_46, i25 %weights_l1_47, i25 %weights_l1_48, i25 %weights_l1_49, i25 %weights_l1_50, i25 %weights_l1_51, i25 %weights_l1_52, i25 %weights_l1_53, i25 %weights_l1_54, i25 %weights_l1_55, i25 %weights_l1_56, i25 %weights_l1_57, i25 %weights_l1_58, i25 %weights_l1_59, i25 %weights_l1_60, i25 %weights_l1_61, i25 %weights_l1_62, i25 %weights_l1_63, i25 %biases_l1" [../accelerator.h:181]   --->   Operation 56 'call' 'call_ln181' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.21>
ST_6 : Operation 57 [2/2] (2.21ns)   --->   "%call_ret = call i100 @forwardPropagation<8, 4>, i24 %result_l1_0, i25 %weights_l2_0, i25 %weights_l2_1, i25 %weights_l2_2, i25 %weights_l2_3, i25 %weights_l2_4, i25 %weights_l2_5, i25 %weights_l2_6, i25 %weights_l2_7, i25 %p_read126, i25 %p_read1127, i25 %p_read2128, i25 %p_read3129" [../accelerator.h:183]   --->   Operation 57 'call' 'call_ret' <Predicate = true> <Delay = 2.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.60>
ST_7 : Operation 58 [1/2] (0.00ns)   --->   "%call_ret = call i100 @forwardPropagation<8, 4>, i24 %result_l1_0, i25 %weights_l2_0, i25 %weights_l2_1, i25 %weights_l2_2, i25 %weights_l2_3, i25 %weights_l2_4, i25 %weights_l2_5, i25 %weights_l2_6, i25 %weights_l2_7, i25 %p_read126, i25 %p_read1127, i25 %p_read2128, i25 %p_read3129" [../accelerator.h:183]   --->   Operation 58 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%result_l2 = extractvalue i100 %call_ret" [../accelerator.h:183]   --->   Operation 59 'extractvalue' 'result_l2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%result_l2_1 = extractvalue i100 %call_ret" [../accelerator.h:183]   --->   Operation 60 'extractvalue' 'result_l2_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%result_l2_2 = extractvalue i100 %call_ret" [../accelerator.h:183]   --->   Operation 61 'extractvalue' 'result_l2_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%result_l2_3 = extractvalue i100 %call_ret" [../accelerator.h:183]   --->   Operation 62 'extractvalue' 'result_l2_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [2/2] (0.60ns)   --->   "%call_ln185 = call void @forwardPropagation<4, 10>, i25 %result_l3125, i25 %result_l2, i25 %result_l2_1, i25 %result_l2_2, i25 %result_l2_3, i25 %weights_l3_0, i25 %weights_l3_1, i25 %weights_l3_2, i25 %weights_l3_3, i25 %biases_l3" [../accelerator.h:185]   --->   Operation 63 'call' 'call_ln185' <Predicate = true> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.48>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln175 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 360, i64 360, i64 360" [../accelerator.h:175]   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln175' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln174 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../accelerator.h:174]   --->   Operation 65 'specloopname' 'specloopname_ln174' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/2] (0.00ns)   --->   "%call_ln185 = call void @forwardPropagation<4, 10>, i25 %result_l3125, i25 %result_l2, i25 %result_l2_1, i25 %result_l2_2, i25 %result_l2_3, i25 %weights_l3_0, i25 %weights_l3_1, i25 %weights_l3_2, i25 %weights_l3_3, i25 %biases_l3" [../accelerator.h:185]   --->   Operation 66 'call' 'call_ln185' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 67 [1/1] (0.48ns)   --->   "%br_ln5658 = br void %while.cond.i.i" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:186]   --->   Operation 67 'br' 'br_ln5658' <Predicate = true> <Delay = 0.48>

State 9 <SV = 8> <Delay = 1.47>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%p_result_2 = phi i64 0, void %VITIS_LOOP_176_7.split, i64 %p_result_1, void %_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPSt5arrayI8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EES9_EEbT_T0_.exit.i.i"   --->   Operation 68 'phi' 'p_result_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%idx = phi i4 0, void %VITIS_LOOP_176_7.split, i4 %add_ln5658, void %_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPSt5arrayI8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EES9_EEbT_T0_.exit.i.i" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:186]   --->   Operation 69 'phi' 'idx' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.86ns)   --->   "%icmp_ln5658 = icmp_eq  i4 %idx, i4 9" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:186]   --->   Operation 70 'icmp' 'icmp_ln5658' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 71 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.86ns)   --->   "%add_ln5658 = add i4 %idx, i4 1" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:186]   --->   Operation 72 'add' 'add_ln5658' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln5658 = br i1 %icmp_ln5658, void %while.body.i.i, void %_ZSt11max_elementIPSt5arrayI8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EEET_S7_S7_.exit" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:186]   --->   Operation 73 'br' 'br_ln5658' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%p_first_assign_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %add_ln5658, i2 0" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:186]   --->   Operation 74 'bitconcatenate' 'p_first_assign_3' <Predicate = (!icmp_ln5658)> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (1.47ns)   --->   "%add_ln139 = add i64 %p_result_2, i64 4" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:139->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:264->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:186]   --->   Operation 75 'add' 'add_ln139' <Predicate = (!icmp_ln5658)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 76 [2/2] (0.00ns)   --->   "%targetBlock = call i2 @accelerator<360>_Pipeline_2, i64 %p_result_2, i64 %add_ln139, i6 %p_first_assign_3, i25 %result_l3125, i6 %add_ln871_loc" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5653->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:186]   --->   Operation 76 'call' 'targetBlock' <Predicate = (!icmp_ln5658)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %iteration_1, i3 0" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:60->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:239->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:131->../accelerator.h:187]   --->   Operation 77 'bitconcatenate' 'tmp_12' <Predicate = (icmp_ln5658)> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i12 %tmp_12" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:60->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:239->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:131->../accelerator.h:187]   --->   Operation 78 'zext' 'zext_ln60' <Predicate = (icmp_ln5658)> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %iteration_1, i1 0" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:60->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:239->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:131->../accelerator.h:187]   --->   Operation 79 'bitconcatenate' 'tmp_13' <Predicate = (icmp_ln5658)> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i10 %tmp_13" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:60->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:239->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:131->../accelerator.h:187]   --->   Operation 80 'zext' 'zext_ln60_1' <Predicate = (icmp_ln5658)> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.96ns)   --->   "%add_ln60 = add i13 %zext_ln60, i13 %zext_ln60_1" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:60->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:239->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:131->../accelerator.h:187]   --->   Operation 81 'add' 'add_ln60' <Predicate = (icmp_ln5658)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln5674 = trunc i13 %add_ln60" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5674->../accelerator.h:187]   --->   Operation 82 'trunc' 'trunc_ln5674' <Predicate = (icmp_ln5658)> <Delay = 0.00>
ST_9 : Operation 83 [2/2] (0.48ns)   --->   "%call_ln5674 = call void @accelerator<360>_Pipeline_3, i12 %trunc_ln5674, i12 %trunc_ln5674, i1 %y_test, i32 %p_result_3_loc" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5674->../accelerator.h:187]   --->   Operation 83 'call' 'call_ln5674' <Predicate = (icmp_ln5658)> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 84 [1/1] (0.48ns)   --->   "%store_ln174 = store i9 %add_ln174, i9 %iteration" [../accelerator.h:174]   --->   Operation 84 'store' 'store_ln174' <Predicate = (icmp_ln5658)> <Delay = 0.48>

State 10 <SV = 9> <Delay = 1.03>
ST_10 : Operation 85 [1/2] (1.03ns)   --->   "%targetBlock = call i2 @accelerator<360>_Pipeline_2, i64 %p_result_2, i64 %add_ln139, i6 %p_first_assign_3, i25 %result_l3125, i6 %add_ln871_loc" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5653->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:186]   --->   Operation 85 'call' 'targetBlock' <Predicate = true> <Delay = 1.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 2.26>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln5653 = zext i6 %p_first_assign_3" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5653->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:186]   --->   Operation 86 'zext' 'zext_ln5653' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.88ns)   --->   "%add_ln139_1 = add i6 %p_first_assign_3, i6 4" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:139->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:265->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:186]   --->   Operation 87 'add' 'add_ln139_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%add_ln871_loc_load = load i6 %add_ln871_loc"   --->   Operation 88 'load' 'add_ln871_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (1.03ns)   --->   "%switch_ln5653 = switch i2 %targetBlock, void %_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPSt5arrayI8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EES9_EEbT_T0_.exit.i.i.thread, i2 0, void %for.end.i.i.i.i.i.i.i.i, i2 1, void %_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPSt5arrayI8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EES9_EEbT_T0_.exit.i.i" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5653->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:186]   --->   Operation 89 'switch' 'switch_ln5653' <Predicate = true> <Delay = 1.03>
ST_11 : Operation 90 [1/1] (0.88ns)   --->   "%icmp_ln888 = icmp_eq  i6 %add_ln871_loc_load, i6 %add_ln139_1" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:888->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:904->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:940->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:1236->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:264->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:186]   --->   Operation 90 'icmp' 'icmp_ln888' <Predicate = (targetBlock == 0)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 91 [1/1] (0.48ns)   --->   "%br_ln5659 = br i1 %icmp_ln888, void %_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPSt5arrayI8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EES9_EEbT_T0_.exit.i.i.thread, void %_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPSt5arrayI8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EES9_EEbT_T0_.exit.i.i" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:186]   --->   Operation 91 'br' 'br_ln5659' <Predicate = (targetBlock == 0)> <Delay = 0.48>
ST_11 : Operation 92 [1/1] (0.48ns)   --->   "%br_ln5659 = br void %_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPSt5arrayI8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EES9_EEbT_T0_.exit.i.i" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:186]   --->   Operation 92 'br' 'br_ln5659' <Predicate = (targetBlock != 0 & targetBlock != 1) | (targetBlock == 0 & !icmp_ln888)> <Delay = 0.48>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%p_result_1 = phi i64 %zext_ln5653, void %_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPSt5arrayI8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EES9_EEbT_T0_.exit.i.i.thread, i64 %p_result_2, void %for.end.i.i.i.i.i.i.i.i, i64 %p_result_2, void %while.body.i.i"   --->   Operation 93 'phi' 'p_result_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln5658 = br void %while.cond.i.i" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:186]   --->   Operation 94 'br' 'br_ln5658' <Predicate = true> <Delay = 0.00>

State 13 <SV = 9> <Delay = 1.35>
ST_13 : Operation 95 [1/2] (1.35ns)   --->   "%call_ln5674 = call void @accelerator<360>_Pipeline_3, i12 %trunc_ln5674, i12 %trunc_ln5674, i1 %y_test, i32 %p_result_3_loc" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5674->../accelerator.h:187]   --->   Operation 95 'call' 'call_ln5674' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 10> <Delay = 3.42>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%correct_load = load i32 %correct" [../accelerator.h:189]   --->   Operation 96 'load' 'correct_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln5674 = zext i13 %add_ln60" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5674->../accelerator.h:187]   --->   Operation 97 'zext' 'zext_ln5674' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%p_result_3_loc_load = load i32 %p_result_3_loc" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5657->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:187]   --->   Operation 98 'load' 'p_result_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%predicted_digit = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_result_2, i32 2, i32 33" [../accelerator.h:186]   --->   Operation 99 'partselect' 'predicted_digit' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (1.20ns)   --->   "%actual_digit = sub i32 %p_result_3_loc_load, i32 %zext_ln5674" [../accelerator.h:187]   --->   Operation 100 'sub' 'actual_digit' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 101 [1/1] (1.20ns)   --->   "%icmp_ln188 = icmp_eq  i32 %predicted_digit, i32 %actual_digit" [../accelerator.h:188]   --->   Operation 101 'icmp' 'icmp_ln188' <Predicate = true> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 102 [1/1] (1.20ns)   --->   "%add_ln189 = add i32 %correct_load, i32 1" [../accelerator.h:189]   --->   Operation 102 'add' 'add_ln189' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 103 [1/1] (0.52ns)   --->   "%correct_1 = select i1 %icmp_ln188, i32 %add_ln189, i32 %correct_load" [../accelerator.h:188]   --->   Operation 103 'select' 'correct_1' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 104 [1/1] (0.48ns)   --->   "%store_ln172 = store i32 %correct_1, i32 %correct" [../accelerator.h:172]   --->   Operation 104 'store' 'store_ln172' <Predicate = true> <Delay = 0.48>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln174 = br void %VITIS_LOOP_176_7" [../accelerator.h:174]   --->   Operation 105 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>

State 15 <SV = 2> <Delay = 6.67>
ST_15 : Operation 106 [3/4] (6.67ns)   --->   "%conv = sitofp i32 %correct_load_1" [../accelerator.h:193]   --->   Operation 106 'sitofp' 'conv' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 3> <Delay = 6.67>
ST_16 : Operation 107 [2/4] (6.67ns)   --->   "%conv = sitofp i32 %correct_load_1" [../accelerator.h:193]   --->   Operation 107 'sitofp' 'conv' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 4> <Delay = 6.67>
ST_17 : Operation 108 [1/4] (6.67ns)   --->   "%conv = sitofp i32 %correct_load_1" [../accelerator.h:193]   --->   Operation 108 'sitofp' 'conv' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 5> <Delay = 6.70>
ST_18 : Operation 109 [10/10] (6.70ns)   --->   "%div = fdiv i32 %conv, i32 360" [../accelerator.h:193]   --->   Operation 109 'fdiv' 'div' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 6> <Delay = 6.70>
ST_19 : Operation 110 [9/10] (6.70ns)   --->   "%div = fdiv i32 %conv, i32 360" [../accelerator.h:193]   --->   Operation 110 'fdiv' 'div' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 7> <Delay = 6.70>
ST_20 : Operation 111 [8/10] (6.70ns)   --->   "%div = fdiv i32 %conv, i32 360" [../accelerator.h:193]   --->   Operation 111 'fdiv' 'div' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 8> <Delay = 6.70>
ST_21 : Operation 112 [7/10] (6.70ns)   --->   "%div = fdiv i32 %conv, i32 360" [../accelerator.h:193]   --->   Operation 112 'fdiv' 'div' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 9> <Delay = 6.70>
ST_22 : Operation 113 [6/10] (6.70ns)   --->   "%div = fdiv i32 %conv, i32 360" [../accelerator.h:193]   --->   Operation 113 'fdiv' 'div' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 10> <Delay = 6.70>
ST_23 : Operation 114 [5/10] (6.70ns)   --->   "%div = fdiv i32 %conv, i32 360" [../accelerator.h:193]   --->   Operation 114 'fdiv' 'div' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 11> <Delay = 6.70>
ST_24 : Operation 115 [4/10] (6.70ns)   --->   "%div = fdiv i32 %conv, i32 360" [../accelerator.h:193]   --->   Operation 115 'fdiv' 'div' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 12> <Delay = 6.70>
ST_25 : Operation 116 [3/10] (6.70ns)   --->   "%div = fdiv i32 %conv, i32 360" [../accelerator.h:193]   --->   Operation 116 'fdiv' 'div' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 13> <Delay = 6.70>
ST_26 : Operation 117 [2/10] (6.70ns)   --->   "%div = fdiv i32 %conv, i32 360" [../accelerator.h:193]   --->   Operation 117 'fdiv' 'div' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 14> <Delay = 6.70>
ST_27 : Operation 118 [1/10] (6.70ns)   --->   "%div = fdiv i32 %conv, i32 360" [../accelerator.h:193]   --->   Operation 118 'fdiv' 'div' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 15> <Delay = 2.78>
ST_28 : Operation 119 [2/2] (2.78ns)   --->   "%pf = fpext i32 %div" [../accelerator.h:193]   --->   Operation 119 'fpext' 'pf' <Predicate = true> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 16> <Delay = 7.83>
ST_29 : Operation 120 [1/2] (2.78ns)   --->   "%pf = fpext i32 %div" [../accelerator.h:193]   --->   Operation 120 'fpext' 'pf' <Predicate = true> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 121 [1/1] (0.00ns)   --->   "%bitcast_ln716 = bitcast i64 %pf" [../accelerator.h:193]   --->   Operation 121 'bitcast' 'bitcast_ln716' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln193 = trunc i64 %bitcast_ln716" [../accelerator.h:193]   --->   Operation 122 'trunc' 'trunc_ln193' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 123 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716, i32 63" [../accelerator.h:193]   --->   Operation 123 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716, i32 52, i32 62" [../accelerator.h:193]   --->   Operation 124 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln193 = zext i11 %tmp_s" [../accelerator.h:193]   --->   Operation 125 'zext' 'zext_ln193' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln193_1 = trunc i64 %bitcast_ln716" [../accelerator.h:193]   --->   Operation 126 'trunc' 'trunc_ln193_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln193_1_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln193_1" [../accelerator.h:193]   --->   Operation 127 'bitconcatenate' 'zext_ln193_1_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln193_1 = zext i53 %zext_ln193_1_cast" [../accelerator.h:193]   --->   Operation 128 'zext' 'zext_ln193_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 129 [1/1] (1.32ns)   --->   "%sub_ln193 = sub i54 0, i54 %zext_ln193_1" [../accelerator.h:193]   --->   Operation 129 'sub' 'sub_ln193' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 130 [1/1] (0.41ns)   --->   "%select_ln193 = select i1 %tmp, i54 %sub_ln193, i54 %zext_ln193_1" [../accelerator.h:193]   --->   Operation 130 'select' 'select_ln193' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 131 [1/1] (1.45ns)   --->   "%icmp_ln193 = icmp_eq  i63 %trunc_ln193, i63 0" [../accelerator.h:193]   --->   Operation 131 'icmp' 'icmp_ln193' <Predicate = true> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 132 [1/1] (0.96ns)   --->   "%sub_ln193_1 = sub i12 1075, i12 %zext_ln193" [../accelerator.h:193]   --->   Operation 132 'sub' 'sub_ln193_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln193_2 = trunc i12 %sub_ln193_1" [../accelerator.h:193]   --->   Operation 133 'trunc' 'trunc_ln193_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 134 [1/1] (0.96ns)   --->   "%icmp_ln193_1 = icmp_sgt  i12 %sub_ln193_1, i12 17" [../accelerator.h:193]   --->   Operation 134 'icmp' 'icmp_ln193_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 135 [1/1] (0.94ns)   --->   "%add_ln193 = add i11 %trunc_ln193_2, i11 2031" [../accelerator.h:193]   --->   Operation 135 'add' 'add_ln193' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 136 [1/1] (0.94ns)   --->   "%sub_ln193_2 = sub i11 17, i11 %trunc_ln193_2" [../accelerator.h:193]   --->   Operation 136 'sub' 'sub_ln193_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 137 [1/1] (0.45ns)   --->   "%select_ln193_1 = select i1 %icmp_ln193_1, i11 %add_ln193, i11 %sub_ln193_2" [../accelerator.h:193]   --->   Operation 137 'select' 'select_ln193_1' <Predicate = true> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 138 [1/1] (0.96ns)   --->   "%icmp_ln193_2 = icmp_eq  i12 %sub_ln193_1, i12 17" [../accelerator.h:193]   --->   Operation 138 'icmp' 'icmp_ln193_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln193_3 = trunc i54 %select_ln193" [../accelerator.h:193]   --->   Operation 139 'trunc' 'trunc_ln193_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 140 [1/1] (0.94ns)   --->   "%icmp_ln193_3 = icmp_ult  i11 %select_ln193_1, i11 54" [../accelerator.h:193]   --->   Operation 140 'icmp' 'icmp_ln193_3' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln193_2 = zext i11 %select_ln193_1" [../accelerator.h:193]   --->   Operation 141 'zext' 'zext_ln193_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 142 [1/1] (1.69ns)   --->   "%ashr_ln193 = ashr i54 %select_ln193, i54 %zext_ln193_2" [../accelerator.h:193]   --->   Operation 142 'ashr' 'ashr_ln193' <Predicate = true> <Delay = 1.69> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln193_2)   --->   "%trunc_ln193_4 = trunc i54 %ashr_ln193" [../accelerator.h:193]   --->   Operation 143 'trunc' 'trunc_ln193_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln193_2)   --->   "%select_ln193_4 = select i1 %tmp, i25 33554431, i25 0" [../accelerator.h:193]   --->   Operation 144 'select' 'select_ln193_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 145 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln193_2 = select i1 %icmp_ln193_3, i25 %trunc_ln193_4, i25 %select_ln193_4" [../accelerator.h:193]   --->   Operation 145 'select' 'select_ln193_2' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 146 [1/1] (0.94ns)   --->   "%icmp_ln193_4 = icmp_ult  i11 %select_ln193_1, i11 25" [../accelerator.h:193]   --->   Operation 146 'icmp' 'icmp_ln193_4' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 147 [1/1] (0.00ns)   --->   "%select_ln193_1cast = zext i11 %select_ln193_1" [../accelerator.h:193]   --->   Operation 147 'zext' 'select_ln193_1cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 148 [1/1] (1.26ns)   --->   "%shl_ln193 = shl i25 %trunc_ln193_3, i25 %select_ln193_1cast" [../accelerator.h:193]   --->   Operation 148 'shl' 'shl_ln193' <Predicate = true> <Delay = 1.26> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 149 [1/1] (0.42ns)   --->   "%select_ln193_3 = select i1 %icmp_ln193_4, i25 %shl_ln193, i25 0" [../accelerator.h:193]   --->   Operation 149 'select' 'select_ln193_3' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node and_ln193)   --->   "%xor_ln193 = xor i1 %icmp_ln193, i1 1" [../accelerator.h:193]   --->   Operation 150 'xor' 'xor_ln193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 151 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln193 = and i1 %icmp_ln193_2, i1 %xor_ln193" [../accelerator.h:193]   --->   Operation 151 'and' 'and_ln193' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln193_1)   --->   "%or_ln193 = or i1 %icmp_ln193, i1 %icmp_ln193_2" [../accelerator.h:193]   --->   Operation 152 'or' 'or_ln193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln193_1)   --->   "%xor_ln193_1 = xor i1 %or_ln193, i1 1" [../accelerator.h:193]   --->   Operation 153 'xor' 'xor_ln193_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 154 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln193_1 = and i1 %icmp_ln193_1, i1 %xor_ln193_1" [../accelerator.h:193]   --->   Operation 154 'and' 'and_ln193_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 155 [1/1] (0.00ns)   --->   "%sel_tmp6 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln193, i1 %and_ln193, i1 %and_ln193_1" [../accelerator.h:193]   --->   Operation 155 'bitconcatenate' 'sel_tmp6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 156 [1/1] (0.54ns)   --->   "%test_accuracy = sparsemux i25 @_ssdm_op_SparseMux.ap_auto.4i25.i25.i3, i3 4, i25 0, i3 2, i25 %trunc_ln193_3, i3 1, i25 %select_ln193_2, i3 0, i25 %select_ln193_3, i25 0, i3 %sel_tmp6" [../accelerator.h:193]   --->   Operation 156 'sparsemux' 'test_accuracy' <Predicate = true> <Delay = 0.54> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 157 [1/1] (0.00ns)   --->   "%ret_ln197 = ret i25 %test_accuracy" [../accelerator.h:197]   --->   Operation 157 'ret' 'ret_ln197' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation 9 bit ('iteration', ../accelerator.h:174) [98]  (0.000 ns)
	'store' operation 0 bit ('store_ln174', ../accelerator.h:174) of constant 0 on local variable 'iteration', ../accelerator.h:174 [108]  (0.489 ns)

 <State 2>: 6.675ns
The critical path consists of the following:
	'load' operation 32 bit ('correct_load_1', ../accelerator.h:193) on local variable 'correct', ../accelerator.h:172 [174]  (0.000 ns)
	'sitofp' operation 32 bit ('conv', ../accelerator.h:193) [175]  (6.675 ns)

 <State 3>: 1.875ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln174', ../accelerator.h:174) to 'accelerator<360>_Pipeline_VITIS_LOOP_176_7' [122]  (1.875 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 2.215ns
The critical path consists of the following:
	'call' operation 100 bit ('call_ret', ../accelerator.h:183) to 'forwardPropagation<8, 4>' [124]  (2.215 ns)

 <State 7>: 0.605ns
The critical path consists of the following:
	'call' operation 100 bit ('call_ret', ../accelerator.h:183) to 'forwardPropagation<8, 4>' [124]  (0.000 ns)
	'call' operation 0 bit ('call_ln185', ../accelerator.h:185) to 'forwardPropagation<4, 10>' [129]  (0.605 ns)

 <State 8>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 64 bit ('__result') with incoming values : ('zext_ln5653', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5653->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:186) [132]  (0.489 ns)

 <State 9>: 1.470ns
The critical path consists of the following:
	'phi' operation 64 bit ('__result') with incoming values : ('zext_ln5653', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5653->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:186) [132]  (0.000 ns)
	'add' operation 64 bit ('__last1', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:139->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:264->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:186) [141]  (1.470 ns)

 <State 10>: 1.036ns
The critical path consists of the following:
	'call' operation 2 bit ('targetBlock', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5653->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:186) to 'accelerator<360>_Pipeline_2' [143]  (1.036 ns)

 <State 11>: 2.264ns
The critical path consists of the following:
	'add' operation 6 bit ('__last2', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:139->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:265->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:186) [142]  (0.887 ns)
	'icmp' operation 1 bit ('icmp_ln888', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:888->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:904->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:940->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:1236->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:264->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:186) [147]  (0.887 ns)
	multiplexor before 'phi' operation 64 bit ('__result') with incoming values : ('zext_ln5653', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5653->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:186) [152]  (0.489 ns)

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 1.357ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln5674', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5674->../accelerator.h:187) to 'accelerator<360>_Pipeline_3' [163]  (1.357 ns)

 <State 14>: 3.420ns
The critical path consists of the following:
	'sub' operation 32 bit ('actual_digit', ../accelerator.h:187) [166]  (1.203 ns)
	'icmp' operation 1 bit ('icmp_ln188', ../accelerator.h:188) [167]  (1.203 ns)
	'select' operation 32 bit ('correct', ../accelerator.h:188) [169]  (0.525 ns)
	'store' operation 0 bit ('store_ln172', ../accelerator.h:172) of variable 'correct', ../accelerator.h:188 on local variable 'correct', ../accelerator.h:172 [171]  (0.489 ns)

 <State 15>: 6.675ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv', ../accelerator.h:193) [175]  (6.675 ns)

 <State 16>: 6.675ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv', ../accelerator.h:193) [175]  (6.675 ns)

 <State 17>: 6.675ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv', ../accelerator.h:193) [175]  (6.675 ns)

 <State 18>: 6.708ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', ../accelerator.h:193) [176]  (6.708 ns)

 <State 19>: 6.708ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', ../accelerator.h:193) [176]  (6.708 ns)

 <State 20>: 6.708ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', ../accelerator.h:193) [176]  (6.708 ns)

 <State 21>: 6.708ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', ../accelerator.h:193) [176]  (6.708 ns)

 <State 22>: 6.708ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', ../accelerator.h:193) [176]  (6.708 ns)

 <State 23>: 6.708ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', ../accelerator.h:193) [176]  (6.708 ns)

 <State 24>: 6.708ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', ../accelerator.h:193) [176]  (6.708 ns)

 <State 25>: 6.708ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', ../accelerator.h:193) [176]  (6.708 ns)

 <State 26>: 6.708ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', ../accelerator.h:193) [176]  (6.708 ns)

 <State 27>: 6.708ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', ../accelerator.h:193) [176]  (6.708 ns)

 <State 28>: 2.789ns
The critical path consists of the following:
	'fpext' operation 64 bit ('pf', ../accelerator.h:193) [177]  (2.789 ns)

 <State 29>: 7.837ns
The critical path consists of the following:
	'fpext' operation 64 bit ('pf', ../accelerator.h:193) [177]  (2.789 ns)
	'sub' operation 12 bit ('sub_ln193_1', ../accelerator.h:193) [189]  (0.962 ns)
	'icmp' operation 1 bit ('icmp_ln193_1', ../accelerator.h:193) [191]  (0.962 ns)
	'select' operation 11 bit ('select_ln193_1', ../accelerator.h:193) [194]  (0.451 ns)
	'ashr' operation 54 bit ('ashr_ln193', ../accelerator.h:193) [199]  (1.700 ns)
	'select' operation 25 bit ('select_ln193_2', ../accelerator.h:193) [202]  (0.427 ns)
	'sparsemux' operation 25 bit ('test_accuracy', ../accelerator.h:193) [213]  (0.547 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
