#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x146662be0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14665f640 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x146673f20_0 .net "active", 0 0, v0x146672480_0;  1 drivers
v0x146673fb0_0 .var "clk", 0 0;
v0x146674040_0 .var "clk_enable", 0 0;
v0x1466740d0_0 .net "data_address", 31 0, L_0x146677600;  1 drivers
v0x146674160_0 .net "data_read", 0 0, v0x146672f40_0;  1 drivers
v0x146674230_0 .var "data_readdata", 31 0;
v0x1466742c0_0 .net "data_write", 0 0, v0x146673070_0;  1 drivers
v0x146674370_0 .net "data_writedata", 31 0, v0x146673110_0;  1 drivers
v0x146674420_0 .net "instr_address", 31 0, L_0x1466787d0;  1 drivers
v0x146674550_0 .var "instr_readdata", 31 0;
v0x1466745e0_0 .net "register_v0", 31 0, L_0x146677070;  1 drivers
v0x1466746b0_0 .var "reset", 0 0;
S_0x146646410 .scope module, "dut" "mips_cpu_harvard" 3 59, 4 1 0, S_0x14665f640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x146676a60 .functor BUFZ 1, L_0x146675e60, C4<0>, C4<0>, C4<0>;
L_0x1466771c0 .functor BUFZ 32, L_0x146676cd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x146677600 .functor BUFZ 32, v0x14666de30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x146677e00 .functor OR 1, L_0x146677aa0, L_0x146677d20, C4<0>, C4<0>;
L_0x1466785f0 .functor OR 1, L_0x146678380, L_0x1466781a0, C4<0>, C4<0>;
L_0x1466786e0 .functor AND 1, L_0x146678060, L_0x1466785f0, C4<1>, C4<1>;
L_0x1466787d0 .functor BUFZ 32, v0x14666fb20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x148078208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146671260_0 .net/2u *"_ivl_20", 15 0, L_0x148078208;  1 drivers
v0x1466712f0_0 .net *"_ivl_23", 15 0, L_0x146677270;  1 drivers
L_0x148078298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x146671380_0 .net/2u *"_ivl_30", 31 0, L_0x148078298;  1 drivers
v0x146671410_0 .net *"_ivl_34", 31 0, L_0x146677950;  1 drivers
L_0x1480782e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1466714a0_0 .net *"_ivl_37", 25 0, L_0x1480782e0;  1 drivers
L_0x148078328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x146671550_0 .net/2u *"_ivl_38", 31 0, L_0x148078328;  1 drivers
v0x146671600_0 .net *"_ivl_40", 0 0, L_0x146677aa0;  1 drivers
v0x1466716a0_0 .net *"_ivl_42", 31 0, L_0x146677b80;  1 drivers
L_0x148078370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146671750_0 .net *"_ivl_45", 25 0, L_0x148078370;  1 drivers
L_0x1480783b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x146671860_0 .net/2u *"_ivl_46", 31 0, L_0x1480783b8;  1 drivers
v0x146671910_0 .net *"_ivl_48", 0 0, L_0x146677d20;  1 drivers
v0x1466719b0_0 .net *"_ivl_52", 31 0, L_0x146677ef0;  1 drivers
L_0x148078400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146671a60_0 .net *"_ivl_55", 25 0, L_0x148078400;  1 drivers
L_0x148078448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146671b10_0 .net/2u *"_ivl_56", 31 0, L_0x148078448;  1 drivers
v0x146671bc0_0 .net *"_ivl_58", 0 0, L_0x146678060;  1 drivers
v0x146671c60_0 .net *"_ivl_60", 31 0, L_0x146678100;  1 drivers
L_0x148078490 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146671d10_0 .net *"_ivl_63", 25 0, L_0x148078490;  1 drivers
L_0x1480784d8 .functor BUFT 1, C4<00000000000000000000001111101001>, C4<0>, C4<0>, C4<0>;
v0x146671ea0_0 .net/2u *"_ivl_64", 31 0, L_0x1480784d8;  1 drivers
v0x146671f30_0 .net *"_ivl_66", 0 0, L_0x146678380;  1 drivers
v0x146671fd0_0 .net *"_ivl_68", 31 0, L_0x146678420;  1 drivers
v0x146672080_0 .net *"_ivl_7", 4 0, L_0x146676660;  1 drivers
L_0x148078520 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146672130_0 .net *"_ivl_71", 25 0, L_0x148078520;  1 drivers
L_0x148078568 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x1466721e0_0 .net/2u *"_ivl_72", 31 0, L_0x148078568;  1 drivers
v0x146672290_0 .net *"_ivl_74", 0 0, L_0x1466781a0;  1 drivers
v0x146672330_0 .net *"_ivl_77", 0 0, L_0x1466785f0;  1 drivers
v0x1466723d0_0 .net *"_ivl_9", 4 0, L_0x146676700;  1 drivers
v0x146672480_0 .var "active", 0 0;
v0x146672520_0 .net "alu_control_out", 3 0, v0x14666e280_0;  1 drivers
v0x146672600_0 .net "alu_fcode", 5 0, L_0x1466770e0;  1 drivers
v0x146672690_0 .net "alu_op", 1 0, L_0x146676280;  1 drivers
v0x146672720_0 .net "alu_op1", 31 0, L_0x1466771c0;  1 drivers
v0x1466727b0_0 .net "alu_op2", 31 0, L_0x146677500;  1 drivers
v0x146672840_0 .net "alu_out", 31 0, v0x14666de30_0;  1 drivers
v0x146671dc0_0 .net "alu_src", 0 0, L_0x146675c80;  1 drivers
v0x146672ad0_0 .net "alu_z_flag", 0 0, L_0x146677730;  1 drivers
v0x146672b60_0 .net "branch", 0 0, L_0x1466760e0;  1 drivers
v0x146672c10_0 .net "clk", 0 0, v0x146673fb0_0;  1 drivers
v0x146672ce0_0 .net "clk_enable", 0 0, v0x146674040_0;  1 drivers
v0x146672d70_0 .net "curr_addr", 31 0, v0x14666fb20_0;  1 drivers
v0x146672e20_0 .net "curr_addr_p4", 31 0, L_0x146677850;  1 drivers
v0x146672eb0_0 .net "data_address", 31 0, L_0x146677600;  alias, 1 drivers
v0x146672f40_0 .var "data_read", 0 0;
v0x146672fd0_0 .net "data_readdata", 31 0, v0x146674230_0;  1 drivers
v0x146673070_0 .var "data_write", 0 0;
v0x146673110_0 .var "data_writedata", 31 0;
v0x1466731c0_0 .net "instr_address", 31 0, L_0x1466787d0;  alias, 1 drivers
v0x146673270_0 .net "instr_opcode", 5 0, L_0x146675470;  1 drivers
v0x146673330_0 .net "instr_readdata", 31 0, v0x146674550_0;  1 drivers
v0x1466733d0_0 .net "j_type", 0 0, L_0x146677e00;  1 drivers
v0x146673470_0 .net "jr_type", 0 0, L_0x1466786e0;  1 drivers
v0x146673510_0 .net "mem_read", 0 0, L_0x146675f90;  1 drivers
v0x1466735c0_0 .net "mem_to_reg", 0 0, L_0x146675db0;  1 drivers
v0x146673670_0 .net "mem_write", 0 0, L_0x146676030;  1 drivers
v0x146673720_0 .var "next_instr_addr", 31 0;
v0x1466737d0_0 .net "offset", 31 0, L_0x146677460;  1 drivers
v0x146673860_0 .net "reg_a_read_data", 31 0, L_0x146676cd0;  1 drivers
v0x146673910_0 .net "reg_a_read_index", 4 0, L_0x146676460;  1 drivers
v0x1466739c0_0 .net "reg_b_read_data", 31 0, L_0x146676f80;  1 drivers
v0x146673a70_0 .net "reg_b_read_index", 4 0, L_0x146676500;  1 drivers
v0x146673b20_0 .net "reg_dst", 0 0, L_0x146675b90;  1 drivers
v0x146673bd0_0 .net "reg_write", 0 0, L_0x146675e60;  1 drivers
v0x146673c80_0 .net "reg_write_data", 31 0, L_0x1466768c0;  1 drivers
v0x146673d30_0 .net "reg_write_enable", 0 0, L_0x146676a60;  1 drivers
v0x146673de0_0 .net "reg_write_index", 4 0, L_0x1466767a0;  1 drivers
v0x146673e90_0 .net "register_v0", 31 0, L_0x146677070;  alias, 1 drivers
v0x1466728f0_0 .net "reset", 0 0, v0x1466746b0_0;  1 drivers
E_0x1466388b0/0 .event edge, v0x14666f010_0, v0x14666df20_0, v0x146672e20_0, v0x1466737d0_0;
E_0x1466388b0/1 .event edge, v0x1466733d0_0, v0x146673330_0, v0x146673470_0, v0x146670660_0;
E_0x1466388b0 .event/or E_0x1466388b0/0, E_0x1466388b0/1;
L_0x146675470 .part v0x146674550_0, 26, 6;
L_0x146676460 .part v0x146674550_0, 21, 5;
L_0x146676500 .part v0x146674550_0, 16, 5;
L_0x146676660 .part v0x146674550_0, 11, 5;
L_0x146676700 .part v0x146674550_0, 16, 5;
L_0x1466767a0 .functor MUXZ 5, L_0x146676700, L_0x146676660, L_0x146675b90, C4<>;
L_0x1466768c0 .functor MUXZ 32, v0x14666de30_0, v0x146674230_0, L_0x146675db0, C4<>;
L_0x1466770e0 .part v0x146674550_0, 0, 6;
L_0x146677270 .part v0x146674550_0, 0, 16;
L_0x146677460 .concat [ 16 16 0 0], L_0x146677270, L_0x148078208;
L_0x146677500 .functor MUXZ 32, L_0x146676f80, L_0x146677460, L_0x146675c80, C4<>;
L_0x146677850 .arith/sum 32, v0x14666fb20_0, L_0x148078298;
L_0x146677950 .concat [ 6 26 0 0], L_0x146675470, L_0x1480782e0;
L_0x146677aa0 .cmp/eq 32, L_0x146677950, L_0x148078328;
L_0x146677b80 .concat [ 6 26 0 0], L_0x146675470, L_0x148078370;
L_0x146677d20 .cmp/eq 32, L_0x146677b80, L_0x1480783b8;
L_0x146677ef0 .concat [ 6 26 0 0], L_0x146675470, L_0x148078400;
L_0x146678060 .cmp/eq 32, L_0x146677ef0, L_0x148078448;
L_0x146678100 .concat [ 6 26 0 0], L_0x1466770e0, L_0x148078490;
L_0x146678380 .cmp/eq 32, L_0x146678100, L_0x1480784d8;
L_0x146678420 .concat [ 6 26 0 0], L_0x1466770e0, L_0x148078520;
L_0x1466781a0 .cmp/eq 32, L_0x146678420, L_0x148078568;
S_0x146645d70 .scope module, "cpu_alu" "alu" 4 114, 5 1 0, S_0x146646410;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x148078250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146613330_0 .net/2u *"_ivl_0", 31 0, L_0x148078250;  1 drivers
v0x14666dc10_0 .net "control", 3 0, v0x14666e280_0;  alias, 1 drivers
v0x14666dcc0_0 .net "op1", 31 0, L_0x1466771c0;  alias, 1 drivers
v0x14666dd80_0 .net "op2", 31 0, L_0x146677500;  alias, 1 drivers
v0x14666de30_0 .var "result", 31 0;
v0x14666df20_0 .net "z_flag", 0 0, L_0x146677730;  alias, 1 drivers
E_0x146657d70 .event edge, v0x14666dd80_0, v0x14666dcc0_0, v0x14666dc10_0;
L_0x146677730 .cmp/eq 32, v0x14666de30_0, L_0x148078250;
S_0x14666e040 .scope module, "cpu_alu_control" "alu_control" 4 99, 6 1 0, S_0x146646410;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x14666e280_0 .var "alu_control_out", 3 0;
v0x14666e340_0 .net "alu_fcode", 5 0, L_0x1466770e0;  alias, 1 drivers
v0x14666e3e0_0 .net "alu_opcode", 1 0, L_0x146676280;  alias, 1 drivers
E_0x14666e250 .event edge, v0x14666e3e0_0, v0x14666e340_0;
S_0x14666e4f0 .scope module, "cpu_control" "control" 4 42, 7 1 0, S_0x146646410;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x146675b90 .functor BUFZ 1, L_0x1466756c0, C4<0>, C4<0>, C4<0>;
L_0x146675c80 .functor OR 1, L_0x1466757e0, L_0x146675940, C4<0>, C4<0>;
L_0x146675db0 .functor BUFZ 1, L_0x1466757e0, C4<0>, C4<0>, C4<0>;
L_0x146675e60 .functor BUFZ 1, L_0x1466757e0, C4<0>, C4<0>, C4<0>;
L_0x146675f90 .functor BUFZ 1, L_0x1466757e0, C4<0>, C4<0>, C4<0>;
L_0x146676030 .functor BUFZ 1, L_0x146675940, C4<0>, C4<0>, C4<0>;
L_0x1466760e0 .functor BUFZ 1, L_0x146675a80, C4<0>, C4<0>, C4<0>;
L_0x146676210 .functor BUFZ 1, L_0x1466756c0, C4<0>, C4<0>, C4<0>;
L_0x146676360 .functor BUFZ 1, L_0x146675a80, C4<0>, C4<0>, C4<0>;
v0x14666e7f0_0 .net *"_ivl_0", 31 0, L_0x146675590;  1 drivers
L_0x1480780e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x14666e8a0_0 .net/2u *"_ivl_12", 5 0, L_0x1480780e8;  1 drivers
L_0x148078130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x14666e950_0 .net/2u *"_ivl_16", 5 0, L_0x148078130;  1 drivers
L_0x148078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14666ea10_0 .net *"_ivl_3", 25 0, L_0x148078010;  1 drivers
v0x14666eac0_0 .net *"_ivl_37", 0 0, L_0x146676210;  1 drivers
L_0x148078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14666ebb0_0 .net/2u *"_ivl_4", 31 0, L_0x148078058;  1 drivers
v0x14666ec60_0 .net *"_ivl_42", 0 0, L_0x146676360;  1 drivers
L_0x1480780a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x14666ed10_0 .net/2u *"_ivl_8", 5 0, L_0x1480780a0;  1 drivers
v0x14666edc0_0 .net "alu_op", 1 0, L_0x146676280;  alias, 1 drivers
v0x14666eef0_0 .net "alu_src", 0 0, L_0x146675c80;  alias, 1 drivers
v0x14666ef80_0 .net "beq", 0 0, L_0x146675a80;  1 drivers
v0x14666f010_0 .net "branch", 0 0, L_0x1466760e0;  alias, 1 drivers
v0x14666f0a0_0 .net "instr_opcode", 5 0, L_0x146675470;  alias, 1 drivers
v0x14666f130_0 .var "jump", 0 0;
v0x14666f1c0_0 .net "lw", 0 0, L_0x1466757e0;  1 drivers
v0x14666f260_0 .net "mem_read", 0 0, L_0x146675f90;  alias, 1 drivers
v0x14666f300_0 .net "mem_to_reg", 0 0, L_0x146675db0;  alias, 1 drivers
v0x14666f4a0_0 .net "mem_write", 0 0, L_0x146676030;  alias, 1 drivers
v0x14666f540_0 .net "r_format", 0 0, L_0x1466756c0;  1 drivers
v0x14666f5e0_0 .net "reg_dst", 0 0, L_0x146675b90;  alias, 1 drivers
v0x14666f680_0 .net "reg_write", 0 0, L_0x146675e60;  alias, 1 drivers
v0x14666f720_0 .net "sw", 0 0, L_0x146675940;  1 drivers
L_0x146675590 .concat [ 6 26 0 0], L_0x146675470, L_0x148078010;
L_0x1466756c0 .cmp/eq 32, L_0x146675590, L_0x148078058;
L_0x1466757e0 .cmp/eq 6, L_0x146675470, L_0x1480780a0;
L_0x146675940 .cmp/eq 6, L_0x146675470, L_0x1480780e8;
L_0x146675a80 .cmp/eq 6, L_0x146675470, L_0x148078130;
L_0x146676280 .concat8 [ 1 1 0 0], L_0x146676360, L_0x146676210;
S_0x14666f8b0 .scope module, "cpu_pc" "pc" 4 151, 8 1 0, S_0x146646410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x14666fa70_0 .net "clk", 0 0, v0x146673fb0_0;  alias, 1 drivers
v0x14666fb20_0 .var "curr_addr", 31 0;
v0x14666fbd0_0 .net "next_addr", 31 0, v0x146673720_0;  1 drivers
v0x14666fc90_0 .net "reset", 0 0, v0x1466746b0_0;  alias, 1 drivers
E_0x14666fa20 .event posedge, v0x14666fa70_0;
S_0x14666fd90 .scope module, "register" "regfile" 4 73, 9 1 0, S_0x146646410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x146676cd0 .functor BUFZ 32, L_0x146676b10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x146676f80 .functor BUFZ 32, L_0x146676dc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146670a50_12 .array/port v0x146670a50, 12;
L_0x146677070 .functor BUFZ 32, v0x146670a50_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146670100_0 .net *"_ivl_0", 31 0, L_0x146676b10;  1 drivers
v0x1466701a0_0 .net *"_ivl_10", 6 0, L_0x146676e60;  1 drivers
L_0x1480781c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x146670240_0 .net *"_ivl_13", 1 0, L_0x1480781c0;  1 drivers
v0x1466702f0_0 .net *"_ivl_2", 6 0, L_0x146676bb0;  1 drivers
L_0x148078178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1466703a0_0 .net *"_ivl_5", 1 0, L_0x148078178;  1 drivers
v0x146670490_0 .net *"_ivl_8", 31 0, L_0x146676dc0;  1 drivers
v0x146670540_0 .net "r_clk", 0 0, v0x146673fb0_0;  alias, 1 drivers
v0x1466705d0_0 .net "r_clk_enable", 0 0, v0x146674040_0;  alias, 1 drivers
v0x146670660_0 .net "read_data1", 31 0, L_0x146676cd0;  alias, 1 drivers
v0x146670790_0 .net "read_data2", 31 0, L_0x146676f80;  alias, 1 drivers
v0x146670840_0 .net "read_reg1", 4 0, L_0x146676460;  alias, 1 drivers
v0x1466708f0_0 .net "read_reg2", 4 0, L_0x146676500;  alias, 1 drivers
v0x1466709a0_0 .net "register_v0", 31 0, L_0x146677070;  alias, 1 drivers
v0x146670a50 .array "registers", 0 31, 31 0;
v0x146670df0_0 .net "reset", 0 0, v0x1466746b0_0;  alias, 1 drivers
v0x146670ea0_0 .net "write_control", 0 0, L_0x146676a60;  alias, 1 drivers
v0x146670f30_0 .net "write_data", 31 0, L_0x1466768c0;  alias, 1 drivers
v0x1466710c0_0 .net "write_reg", 4 0, L_0x1466767a0;  alias, 1 drivers
L_0x146676b10 .array/port v0x146670a50, L_0x146676bb0;
L_0x146676bb0 .concat [ 5 2 0 0], L_0x146676460, L_0x148078178;
L_0x146676dc0 .array/port v0x146670a50, L_0x146676e60;
L_0x146676e60 .concat [ 5 2 0 0], L_0x146676500, L_0x1480781c0;
S_0x146657f30 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x146678960 .functor BUFZ 32, L_0x1466788c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146674770_0 .net *"_ivl_0", 31 0, L_0x1466788c0;  1 drivers
o0x148041ed0 .functor BUFZ 1, C4<z>; HiZ drive
v0x146674800_0 .net "clk", 0 0, o0x148041ed0;  0 drivers
o0x148041f00 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1466748a0_0 .net "data_address", 31 0, o0x148041f00;  0 drivers
o0x148041f30 .functor BUFZ 1, C4<z>; HiZ drive
v0x146674940_0 .net "data_read", 0 0, o0x148041f30;  0 drivers
v0x1466749e0_0 .net "data_readdata", 31 0, L_0x146678960;  1 drivers
o0x148041f90 .functor BUFZ 1, C4<z>; HiZ drive
v0x146674ad0_0 .net "data_write", 0 0, o0x148041f90;  0 drivers
o0x148041fc0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x146674b70_0 .net "data_writedata", 31 0, o0x148041fc0;  0 drivers
v0x146674c20_0 .var/i "i", 31 0;
v0x146674cd0 .array "ram", 0 65535, 31 0;
E_0x146674740 .event posedge, v0x146674800_0;
L_0x1466788c0 .array/port v0x146674cd0, o0x148041f00;
S_0x146648d60 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x14664a970 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x146678b90 .functor BUFZ 32, L_0x146678a10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1466750b0_0 .net *"_ivl_0", 31 0, L_0x146678a10;  1 drivers
v0x146675170_0 .net *"_ivl_3", 29 0, L_0x146678ab0;  1 drivers
o0x1480421d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x146675210_0 .net "instr_address", 31 0, o0x1480421d0;  0 drivers
v0x1466752b0_0 .net "instr_readdata", 31 0, L_0x146678b90;  1 drivers
v0x146675360 .array "memory1", 0 65535, 31 0;
L_0x146678a10 .array/port v0x146675360, L_0x146678ab0;
L_0x146678ab0 .part o0x1480421d0, 0, 30;
S_0x146674e60 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x146648d60;
 .timescale 0 0;
v0x146675020_0 .var/i "i", 31 0;
    .scope S_0x14666fd90;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146670a50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146670a50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146670a50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146670a50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146670a50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146670a50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146670a50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146670a50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146670a50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146670a50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146670a50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146670a50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146670a50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146670a50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146670a50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146670a50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146670a50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146670a50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146670a50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146670a50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146670a50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146670a50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146670a50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146670a50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146670a50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146670a50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146670a50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146670a50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146670a50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146670a50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146670a50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146670a50, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x14666fd90;
T_1 ;
    %wait E_0x14666fa20;
    %load/vec4 v0x146670df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146670a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146670a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146670a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146670a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146670a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146670a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146670a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146670a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146670a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146670a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146670a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146670a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146670a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146670a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146670a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146670a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146670a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146670a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146670a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146670a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146670a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146670a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146670a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146670a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146670a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146670a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146670a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146670a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146670a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146670a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146670a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146670a50, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1466705d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x146670ea0_0;
    %load/vec4 v0x1466710c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x146670f30_0;
    %load/vec4 v0x1466710c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146670a50, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14666e040;
T_2 ;
    %wait E_0x14666e250;
    %load/vec4 v0x14666e3e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14666e280_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x14666e3e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x14666e280_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x14666e3e0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x14666e340_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14666e280_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x14666e280_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14666e280_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x14666e280_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x14666e280_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x146645d70;
T_3 ;
    %wait E_0x146657d70;
    %load/vec4 v0x14666dc10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14666de30_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x14666dcc0_0;
    %load/vec4 v0x14666dd80_0;
    %and;
    %assign/vec4 v0x14666de30_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x14666dcc0_0;
    %load/vec4 v0x14666dd80_0;
    %or;
    %assign/vec4 v0x14666de30_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x14666dcc0_0;
    %load/vec4 v0x14666dd80_0;
    %add;
    %assign/vec4 v0x14666de30_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x14666dcc0_0;
    %load/vec4 v0x14666dd80_0;
    %sub;
    %assign/vec4 v0x14666de30_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x14666dcc0_0;
    %load/vec4 v0x14666dd80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x14666de30_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x14666dcc0_0;
    %load/vec4 v0x14666dd80_0;
    %or;
    %inv;
    %assign/vec4 v0x14666de30_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x14666f8b0;
T_4 ;
    %wait E_0x14666fa20;
    %load/vec4 v0x14666fc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x14666fb20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x14666fbd0_0;
    %assign/vec4 v0x14666fb20_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x146646410;
T_5 ;
    %pushi/vec4 10, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14666fa20;
    %delay 1, 0;
    %vpi_call/w 4 26 "$display", "mem_to_reg=%b, instr_readdate=%b, reg_write_data=%b, clk_enable=%b, reg_write_index=%b, reg_write_enable=%b", v0x1466735c0_0, v0x146673330_0, v0x146673c80_0, v0x146672ce0_0, v0x146673de0_0, v0x146673d30_0 {0 0 0};
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %end;
    .thread T_5;
    .scope S_0x146646410;
T_6 ;
    %wait E_0x1466388b0;
    %load/vec4 v0x146672b60_0;
    %load/vec4 v0x146672ad0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x146672e20_0;
    %load/vec4 v0x1466737d0_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x146673720_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1466733d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x146672e20_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x146673330_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x146673720_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x146673470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x146673860_0;
    %store/vec4 v0x146673720_0, 0, 32;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x146672e20_0;
    %store/vec4 v0x146673720_0, 0, 32;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x14665f640;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146673fb0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x146673fb0_0;
    %inv;
    %store/vec4 v0x146673fb0_0, 0, 1;
    %delay 1, 0;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %end;
    .thread T_7;
    .scope S_0x14665f640;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146674040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1466746b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2349596672, 0, 32;
    %store/vec4 v0x146674550_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x146674230_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 629342312, 0, 32;
    %store/vec4 v0x146674550_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 2885877760, 0, 32;
    %store/vec4 v0x146674550_0, 0, 32;
    %delay 2, 0;
    %load/vec4 v0x146674370_0;
    %cmpi/e 104, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 54 "$fatal", 32'sb00000000000000000000000000000001, "expected output=104, got output=%d", v0x146674370_0 {0 0 0};
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x146657f30;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146674c20_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x146674c20_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x146674c20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146674cd0, 0, 4;
    %load/vec4 v0x146674c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x146674c20_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x146657f30;
T_10 ;
    %wait E_0x146674740;
    %load/vec4 v0x146674ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x146674b70_0;
    %ix/getv 3, v0x1466748a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146674cd0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x146648d60;
T_11 ;
    %fork t_1, S_0x146674e60;
    %jmp t_0;
    .scope S_0x146674e60;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146675020_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x146675020_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x146675020_0;
    %store/vec4a v0x146675360, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x146675020_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x146675020_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146675360, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146675360, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146675360, 4, 0;
    %end;
    .scope S_0x146648d60;
t_0 %join;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
