// Seed: 382920799
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  initial assign id_2 = id_1 + id_1 + 1'b0;
  always begin : LABEL_0
    if (id_1);
    else @(-1, negedge -1);
  end
  wire id_5, id_6;
  assign id_2 = 1;
  assign id_5 = id_5;
endmodule
module module_1 (
    input wor id_0
);
  if (id_0) always_latch id_2 = id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
