#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Jul 19 13:40:13 2020
# Process ID: 18580
# Current directory: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18256 C:\Users\monke\Documents\GitHub\ReconHardware\PynqSoftware\XBar\XBar.xpr
# Log file: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/vivado.log
# Journal file: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1198.531 ; gain = 511.516
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Jul 19 13:45:56 2020] Launched synth_1...
Run output will be captured here: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1506.512 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.srcs/constrs_1/new/xbar_mux.xdc]
Finished Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.srcs/constrs_1/new/xbar_mux.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1588.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1723.000 ; gain = 489.230
place_ports {flatInputPort[3]} N17
place_ports {flatInputPort[2]} V18
place_ports {flatInputPort[1]} T15
place_ports {flatInputPort[0]} R16
save_constraints
launch_runs impl_1 -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2170.543 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2184.520 ; gain = 13.977
[Sun Jul 19 13:47:50 2020] Launched impl_1...
Run output will be captured here: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jul 19 13:49:13 2020] Launched impl_1...
Run output will be captured here: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-23:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2205.445 ; gain = 15.930
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3434.789 ; gain = 1229.344
set_property PROGRAM.FILE {C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.runs/impl_1/XBar.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.runs/impl_1/XBar.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
startgroup
set_property package_pin "" [get_ports [list  {AddressSelect[2]}]]
place_ports Clk U12
endgroup
place_ports {AddressSelect[2]} U17
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3471.145 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 3487.535 ; gain = 16.391
[Sun Jul 19 14:05:20 2020] Launched impl_1...
Run output will be captured here: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jul 19 14:06:19 2020] Launched impl_1...
Run output will be captured here: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.runs/impl_1/XBar.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.runs/impl_1/XBar.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3489.770 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 3672.855 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 3672.855 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3672.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
current_design synth_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.runs/impl_1/XBar.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
startgroup
set_property package_pin "" [get_ports [list  {flatInputPort[0]}]]
place_ports {AddressSelect[4]} R16
endgroup
startgroup
set_property package_pin "" [get_ports [list  {AddressSelect[2]}]]
place_ports {AddressSelect[3]} U17
endgroup
place_ports {AddressSelect[2]} V17
startgroup
set_property package_pin "" [get_ports [list  {flatInputPort[2]}]]
place_ports {AddressSelect[1]} V18
endgroup
place_ports {AddressSelect[0]} T16
save_constraints
place_ports {flatInputPort[3]} U13
place_ports {flatInputPort[2]} V13
place_ports {flatInputPort[1]} V15
save_constraints
ERROR: [Constraints 18-4419] Constraints cannot be saved because constraint file 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.srcs/constrs_1/new/xbar_mux.xdc' was read multiple times. This can lead to in-memory constraints that differ from the constraints that result from reloading the project.
Resolution: Reload the design (refresh_design) and read each constraint file once.
place_ports {flatInputPort[0]} T15
save_constraints
ERROR: [Constraints 18-4419] Constraints cannot be saved because constraint file 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.srcs/constrs_1/new/xbar_mux.xdc' was read multiple times. This can lead to in-memory constraints that differ from the constraints that result from reloading the project.
Resolution: Reload the design (refresh_design) and read each constraint file once.
place_ports Rst T14
save_constraints
ERROR: [Constraints 18-4419] Constraints cannot be saved because constraint file 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.srcs/constrs_1/new/xbar_mux.xdc' was read multiple times. This can lead to in-memory constraints that differ from the constraints that result from reloading the project.
Resolution: Reload the design (refresh_design) and read each constraint file once.
save_constraints -force
ERROR: [Constraints 18-4419] Constraints cannot be saved because constraint file 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.srcs/constrs_1/new/xbar_mux.xdc' was read multiple times. This can lead to in-memory constraints that differ from the constraints that result from reloading the project.
Resolution: Reload the design (refresh_design) and read each constraint file once.
save_constraints_as constrs_2
ERROR: [Constraints 18-4419] Constraints cannot be saved because constraint file 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.srcs/constrs_2/new/xbar_mux.xdc' was read multiple times. This can lead to in-memory constraints that differ from the constraints that result from reloading the project.
Resolution: Reload the design (refresh_design) and read each constraint file once.
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.srcs/constrs_1/new/xbar_mux.xdc]
Finished Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.srcs/constrs_1/new/xbar_mux.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
set_property IOSTANDARD LVCMOS33 [get_ports [list {AddressSelect[4]} {AddressSelect[3]} {AddressSelect[2]} {AddressSelect[1]} {AddressSelect[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {flatInputPort[3]} {flatInputPort[2]} {flatInputPort[1]} {flatInputPort[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {flatOutputPort[3]} {flatOutputPort[2]} {flatOutputPort[1]} {flatOutputPort[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Rst]]
save_constraints
place_ports Clk U12
place_ports Rst T14
place_ports {AddressSelect[4]} R16
set_property package_pin "" [get_ports [list  {AddressSelect[2]}]]
place_ports {AddressSelect[3]} U17
place_ports {AddressSelect[2]} V17
place_ports {AddressSelect[1]} V18
place_ports {AddressSelect[0]} T16
save_constraints
place_ports {flatInputPort[3]} U13
place_ports {flatInputPort[2]} V13
place_ports {flatInputPort[1]} V15
place_ports {flatInputPort[0]} T15
save_constraints
place_ports {flatOutputPort[3]} M14
place_ports {flatOutputPort[2]} N16
place_ports {flatOutputPort[1]} P14
place_ports {flatOutputPort[0]} R14
save_constraints
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Jul 19 14:44:37 2020] Launched synth_1...
Run output will be captured here: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.runs/synth_1/runme.log
[Sun Jul 19 14:44:37 2020] Launched impl_1...
Run output will be captured here: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.runs/impl_1/runme.log
close_design
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.runs/synth_1

launch_runs impl_1 -jobs 4
[Sun Jul 19 14:46:19 2020] Launched synth_1...
Run output will be captured here: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.runs/synth_1/runme.log
[Sun Jul 19 14:46:19 2020] Launched impl_1...
Run output will be captured here: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jul 19 14:47:50 2020] Launched impl_1...
Run output will be captured here: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.runs/impl_1/XBar.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4030.488 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.srcs/constrs_1/new/xbar_mux.xdc]
Finished Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.srcs/constrs_1/new/xbar_mux.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4030.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

place_ports {flatInputPort[3]} L19
place_ports {flatInputPort[2]} L20
place_ports {flatInputPort[1]} D20
save_constraints
place_ports {flatInputPort[0]} D19
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4030.488 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 4030.488 ; gain = 0.000
[Sun Jul 19 14:52:07 2020] Launched impl_1...
Run output will be captured here: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.runs/impl_1/XBar.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4030.488 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 4030.488 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 4030.488 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4030.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'XBar_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj XBar_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.srcs/sources_1/imports/new/XBar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XBar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.srcs/sim_1/new/XBar_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XBar_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.sim/sim_1/behav/xsim'
"xelab -wto c09616a8c3474b3ca2f89664bb3150c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot XBar_tb_behav xil_defaultlib.XBar_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c09616a8c3474b3ca2f89664bb3150c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot XBar_tb_behav xil_defaultlib.XBar_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.XBar
Compiling module xil_defaultlib.XBar_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot XBar_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.sim/sim_1/behav/xsim/xsim.dir/XBar_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.sim/sim_1/behav/xsim/xsim.dir/XBar_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Jul 19 14:59:56 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 19 14:59:56 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "XBar_tb_behav -key {Behavioral:sim_1:Functional:XBar_tb} -tclbatch {XBar_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source XBar_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
INFO: [USF-XSim-96] XSim completed. Design snapshot 'XBar_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 4030.488 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 4030.488 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 19 18:41:57 2020...
