// Seed: 1122507521
module module_0 (
    output supply0 id_0,
    output tri id_1,
    output tri0 id_2,
    output wor id_3
);
  wire id_5;
  assign module_1.id_16 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    output tri0 id_2,
    input uwire id_3,
    output wire id_4,
    output logic id_5,
    input tri0 id_6[-1 : 1],
    output supply1 id_7,
    input uwire id_8,
    input tri1 id_9,
    input wand id_10,
    output tri0 id_11,
    input tri0 id_12,
    input tri0 id_13,
    output uwire id_14,
    input supply1 id_15,
    output supply1 id_16,
    input supply1 id_17
);
  module_0 modCall_1 (
      id_4,
      id_16,
      id_4,
      id_2
  );
  always
    if (1) id_5 <= -1'b0;
    else $signed(83);
  ;
endmodule
