// Seed: 1805483911
module module_0 (
    input tri1 id_0,
    input supply0 id_1
    , id_6,
    input tri0 id_2,
    input wire id_3,
    input tri id_4
);
  parameter id_7 = 1;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    input supply0 id_2
);
  for (id_4 = -1; id_2; id_4 = id_2 - 1) begin : LABEL_0
    logic id_5;
    ;
  end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_2,
      id_2
  );
endmodule
module module_2 (
    input  uwire id_0,
    output tri   id_1,
    input  tri0  id_2,
    input  wire  id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3,
      id_3
  );
endmodule
