{"vcs1":{"timestamp_begin":1745741737.375917380, "rt":7.18, "ut":7.33, "st":0.41}}
{"vcselab":{"timestamp_begin":1745741744.628905793, "rt":0.31, "ut":0.20, "st":0.10}}
{"link":{"timestamp_begin":1745741744.999658654, "rt":0.34, "ut":0.17, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745741736.772046718}
{"VCS_COMP_START_TIME": 1745741736.772046718}
{"VCS_COMP_END_TIME": 1745741745.491474534}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -o simv"}
{"vcs1": {"peak_mem": 473324}}
{"vcselab": {"peak_mem": 166740}}
