synthesis:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Sun Jul 21 16:25:26 2024


Command Line:  synthesis -f CPU4_impl1_lattice.synproj -gui -msgset D:/A_STEP_FPGA_PROJECT/CPU4.5/CPU4/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = CPU4.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/A_STEP_FPGA_PROJECT/CPU4.5/CPU4 (searchpath added)
-p D:/Diamond/diamond/3.12/ispfpga/xo2c00/data (searchpath added)
-p D:/A_STEP_FPGA_PROJECT/CPU4.5/CPU4/impl1 (searchpath added)
-p D:/A_STEP_FPGA_PROJECT/CPU4.5/CPU4 (searchpath added)
Verilog design file = D:/A_STEP_FPGA_PROJECT/CPU4.5/CPU4/CPU4.v
Verilog design file = D:/A_STEP_FPGA_PROJECT/CPU4.5/CPU4/CPU4_ALU.v
Verilog design file = D:/A_STEP_FPGA_PROJECT/CPU4.5/CPU4/add.v
Verilog design file = D:/A_STEP_FPGA_PROJECT/CPU4.5/CPU4/PLL.v
Verilog design file = D:/A_STEP_FPGA_PROJECT/CPU4.5/CPU4/ram.v
NGD file = CPU4_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file D:/Diamond/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file d:/a_step_fpga_project/cpu4.5/cpu4/cpu4.v. VERI-1482
Analyzing Verilog file d:/a_step_fpga_project/cpu4.5/cpu4/cpu4_alu.v. VERI-1482
Analyzing Verilog file d:/a_step_fpga_project/cpu4.5/cpu4/add.v. VERI-1482
Analyzing Verilog file d:/a_step_fpga_project/cpu4.5/cpu4/pll.v. VERI-1482
Analyzing Verilog file d:/a_step_fpga_project/cpu4.5/cpu4/ram.v. VERI-1482
Analyzing Verilog file D:/Diamond/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): CPU4
INFO - synthesis: d:/a_step_fpga_project/cpu4.5/cpu4/cpu4.v(3): compiling module CPU4. VERI-1018
INFO - synthesis: d:/a_step_fpga_project/cpu4.5/cpu4/pll.v(8): compiling module PLL. VERI-1018
INFO - synthesis: D:/Diamond/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124): compiling module VLO. VERI-1018
INFO - synthesis: D:/Diamond/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1730): compiling module EHXPLLJ(CLKFB_DIV=7,CLKOP_DIV=11,CLKOS_DIV=1,CLKOS2_DIV=1,CLKOS3_DIV=1,CLKOS_ENABLE="DISABLED",CLKOS2_ENABLE="DISABLED",CLKOS3_ENABLE="DISABLED",CLKOP_CPHASE=10,CLKOS_TRIM_POL="FALLING"). VERI-1018
INFO - synthesis: d:/a_step_fpga_project/cpu4.5/cpu4/ram.v(8): compiling module ram. VERI-1018
INFO - synthesis: D:/Diamond/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291): compiling module DP8KC_renamed_due_excessive_length_1. VERI-1018
INFO - synthesis: D:/Diamond/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120): compiling module VHI. VERI-1018
INFO - synthesis: D:/Diamond/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291): compiling module DP8KC_renamed_due_excessive_length_2. VERI-1018
INFO - synthesis: d:/a_step_fpga_project/cpu4.5/cpu4/cpu4_alu.v(1): compiling module ALU. VERI-1018
INFO - synthesis: d:/a_step_fpga_project/cpu4.5/cpu4/add.v(8): compiling module add. VERI-1018
INFO - synthesis: D:/Diamond/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138): compiling module FADD2B. VERI-1018
WARNING - synthesis: d:/a_step_fpga_project/cpu4.5/cpu4/cpu4.v(106): expression size 16 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: d:/a_step_fpga_project/cpu4.5/cpu4/cpu4.v(156): expression size 16 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: d:/a_step_fpga_project/cpu4.5/cpu4/cpu4.v(159): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: d:/a_step_fpga_project/cpu4.5/cpu4/cpu4.v(163): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: d:/a_step_fpga_project/cpu4.5/cpu4/cpu4.v(164): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: d:/a_step_fpga_project/cpu4.5/cpu4/cpu4.v(171): expression size 16 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: d:/a_step_fpga_project/cpu4.5/cpu4/cpu4.v(175): expression size 16 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: d:/a_step_fpga_project/cpu4.5/cpu4/cpu4.v(181): expression size 16 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: d:/a_step_fpga_project/cpu4.5/cpu4/cpu4.v(185): expression size 16 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: d:/a_step_fpga_project/cpu4.5/cpu4/cpu4.v(191): expression size 16 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: d:/a_step_fpga_project/cpu4.5/cpu4/cpu4.v(194): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: d:/a_step_fpga_project/cpu4.5/cpu4/cpu4.v(198): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: d:/a_step_fpga_project/cpu4.5/cpu4/cpu4.v(199): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: d:/a_step_fpga_project/cpu4.5/cpu4/cpu4.v(298): expression size 16 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: d:/a_step_fpga_project/cpu4.5/cpu4/cpu4.v(302): expression size 16 truncated to fit in target size 10. VERI-1209
Loading NGL library 'D:/Diamond/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/Diamond/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/Diamond/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/Diamond/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: D:/Diamond/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = CPU4.
INFO - synthesis: Extracted state machine for register 'statu' with one-hot encoding
original encoding -> new encoding (one-hot encoding)

 000 -> 000001

 001 -> 000010

 010 -> 000100

 011 -> 001000

 100 -> 010000

 101 -> 100000




WARNING - synthesis: d:/a_step_fpga_project/cpu4.5/cpu4/cpu4.v(324): Register alu_type_i0_i3 is stuck at Zero. VDB-5013
GSR instance connected to net rst_c.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in CPU4_drc.log.
Loading NGL library 'D:/Diamond/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/Diamond/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/Diamond/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/Diamond/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file CPU4_impl1.ngd.

################### Begin Area Report (CPU4)######################
Number of register bits => 164 of 4635 (3 % )
CCU2D => 27
DP8KC => 2
EHXPLLJ => 1
FADD2B => 10
FD1P3AX => 137
FD1P3AY => 4
FD1S1A => 17
FD1S3AX => 4
FD1S3IX => 1
FD1S3JX => 1
GSR => 1
IB => 19
LUT4 => 440
OB => 18
PFUMX => 74
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : clk_pll, loads : 150
  Net : ALU_M/R_15__N_442, loads : 16
  Net : clk_c, loads : 1
  Net : ALU_M/Co_N_448, loads : 1
Clock Enable Nets
Number of Clock Enables: 18
Top 10 highest fanout Clock Enables:
  Net : clk_pll_enable_98, loads : 16
  Net : clk_pll_enable_74, loads : 16
  Net : clk_pll_enable_59, loads : 16
  Net : clk_pll_enable_44, loads : 16
  Net : clk_pll_enable_113, loads : 16
  Net : clk_pll_enable_131, loads : 13
  Net : clk_pll_enable_140, loads : 11
  Net : clk_pll_enable_83, loads : 10
  Net : clk_pll_enable_120, loads : 8
  Net : clk_pll_enable_141, loads : 7
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : prog_1, loads : 105
  Net : prog_0, loads : 102
  Net : n1331, loads : 56
  Net : prog_2, loads : 51
  Net : n1329, loads : 49
  Net : prog_4, loads : 46
  Net : prog_3, loads : 43
  Net : alu_type_0, loads : 37
  Net : alu_type_2, loads : 36
  Net : alu_type_1, loads : 21
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets \ALU_M/Co_N_448]         |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets \ALU_M/R_15__N_442]      |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_pll]                 |  200.000 MHz|   75.844 MHz|     5 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 71.145  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.344  secs
--------------------------------------------------------------
