# 6.11 Page 7: D/A Output Channel Control

**Page 7, Base + 12            Write                 D/A Output Low Byte**

![](../../../.gitbook/assets/42%20%283%29.png)

**Page 7, Base + 13           Write                D/A Output High Byte**

![](../../../.gitbook/assets/42%20%282%29.png)

These registers are used to write 16-bit data to the D/A. These registers function correctly regardless of whether the installed D/A is 12 bits or 16 bits. If data is written to page 7 base + 13, then the next time base + 5 is written, the FPGA will send the data from page 7 base + 12 & 13 to the channel selected by the channel bits in base + 5. After one such cycle, the FPGA will revert to using base + 4 & 5 for the D/A data until page 7 base + 13 is written to again.

**Page 7, Base + 14                 Write               D/A Output Low Byte**

![](../../../.gitbook/assets/44%20%282%29.png)

|  |  |
| :--- | :--- |
| D/A JPOVRD | Selects control of the D/A converter between the hardware jumper settings of signals J\_D/A FX/VR, J\_D/A GAIN1, J\_D/A GAIN0 and J\_D/A POL or the register bits D/A FX/VR, D/A GAIN1, D/A GAIN0 and D/A POL here in Register 14. When set to ‘1’ use the contents of this register When set to ‘0’ use the jumpers on board. |
| D/A FX/VR | Sets the D/A converter reference voltage to variable when ‘0’ or fixed when ‘1’. |
| D/A GAIN1 | Sets the D/A converter output voltage gain. See table below. |
| D/A GAIN0 | Sets the D/A converter output voltage gain. See table below. |
| D/A POL | Sets the D/A converter polarity to unipolar when ‘0’ or bipolar when ‘1’. See table below. |

<table>
  <thead>
    <tr>
      <th style="text-align:left"></th>
      <th style="text-align:left"></th>
      <th style="text-align:left"></th>
      <th style="text-align:left"></th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td style="text-align:left">
        <p>D/A</p>
        <p>GAIN1</p>
      </td>
      <td style="text-align:left">
        <p>D/A</p>
        <p>GAIN0</p>
      </td>
      <td style="text-align:left">
        <p>D/A</p>
        <p>POL</p>
      </td>
      <td style="text-align:left">
        <p>Description</p>
        <p></p>
      </td>
    </tr>
    <tr>
      <td style="text-align:left">0</td>
      <td style="text-align:left">0</td>
      <td style="text-align:left">0</td>
      <td style="text-align:left">5V span (0 to +5V unipolar)</td>
    </tr>
    <tr>
      <td style="text-align:left">0</td>
      <td style="text-align:left">0</td>
      <td style="text-align:left">1</td>
      <td style="text-align:left">5V span (-2.5V to +2.5V, bipolar)</td>
    </tr>
    <tr>
      <td style="text-align:left">0</td>
      <td style="text-align:left">1</td>
      <td style="text-align:left">0</td>
      <td style="text-align:left">10V span (0 to +10V unipolar)</td>
    </tr>
    <tr>
      <td style="text-align:left">0</td>
      <td style="text-align:left">1</td>
      <td style="text-align:left">1</td>
      <td style="text-align:left">10V span (-5V to 5V bipolar)</td>
    </tr>
    <tr>
      <td style="text-align:left">1</td>
      <td style="text-align:left">0</td>
      <td style="text-align:left">0</td>
      <td style="text-align:left">Not Used &#x2013; Sets output to 0V</td>
    </tr>
    <tr>
      <td style="text-align:left">1</td>
      <td style="text-align:left">0</td>
      <td style="text-align:left">1</td>
      <td style="text-align:left">20V span (-10V to +10V only)</td>
    </tr>
    <tr>
      <td style="text-align:left">1</td>
      <td style="text-align:left">1</td>
      <td style="text-align:left">0</td>
      <td style="text-align:left">Not Used &#x2013; Sets output to 0V</td>
    </tr>
    <tr>
      <td style="text-align:left">1</td>
      <td style="text-align:left">1</td>
      <td style="text-align:left">1</td>
      <td style="text-align:left">D/A converter shut down</td>
    </tr>
  </tbody>
</table>

**Page 7, Base + 14             Read           D/A Hardware Jumper Configuration**

![](../../../.gitbook/assets/45%20%282%29.png)

J\_DAC SZ1        Indicates the D/A converter size as indicated in the table below:

|  |  |
| :--- | :--- |
| J\_DAC SZ1 | Description |
|        0 | 16 bits |
|        1 | 12 bits |

|  |  |
| :--- | :--- |
| D/A JPOVRD | Indicates status of the control of the D/A converter between the hardware jumper settings of signals J\_D/A FX/VR, J\_D/A GAIN1, J\_D/A GAIN0 and J\_D/A POL or the register bits D/A FX/VR, D/A GAIN1, D/A GAIN0 and D/A POL here in Register 14. When set to ‘1’ use the write contents of this register When set to ‘0’ use the jumpers on the board. |
| D/A FX/VR | Set the D/A converter reference voltage to variable when ‘0’ or fixed when ‘1’. |
| D/A GAIN1 | Indicates the D/A converter output voltage gain setting. See table above. |
| D/A GAIN0 | Indicates the D/A converter output voltage gain setting. See table above. |
| D/A POL | Indicates the D/A converter polarity is set to unipolar when ‘0’ or bipolar when ‘1’. See table above. |

                               

