<html><body><samp><pre>
<!@TC:1574578127>
#Build: Synplify Pro (R) P-2019.03G-Beta4, Build 231R, Aug  2 2019
#install: F:\FPGA\GAOYUN\Gowin\Gowin_V1.9.2Beta\SynplifyPro
#OS: Windows 8 6.2
#Hostname: DESKTOP-1CPVADT

# Sun Nov 24 14:48:47 2019

#Implementation: rev_1


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: F:\FPGA\GAOYUN\Gowin\Gowin_V1.9.2Beta\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-1CPVADT

Implementation : rev_1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2019q1p1, Build 231R, Built Aug  2 2019 09:58:27</a>

@N: : <!@TM:1574578135> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: F:\FPGA\GAOYUN\Gowin\Gowin_V1.9.2Beta\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-1CPVADT

Implementation : rev_1
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp2019q1p1, Build 231R, Built Aug  2 2019 09:58:27</a>

@N: : <!@TM:1574578135> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1574578135> | Running Verilog Compiler in System Verilog mode 

@N:<a href="@N:CG1350:@XP_HELP">CG1350</a> : <!@TM:1574578135> | Running Verilog Compiler in Multiple File Compilation Unit mode 

@I::"F:\FPGA\GAOYUN\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw2a.v" (library work)
@I::"F:\FPGA\GAOYUN\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"F:\FPGA\GAOYUN\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"F:\FPGA\GAOYUN\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"F:\FPGA\GAOYUN\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\i2c_ov5640_rgb565_cfg.v" (library work)
@I::"E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\ov5640_rgb565_1024x768_vga_top.v" (library work)
@I::"E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\cmos_capture_data.v" (library work)
@I::"E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\i2c_dri.v" (library work)
@I::"E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\vga_driver.v" (library work)
@I::"E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\gowin_pll\gowin_pll.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CS141:@XP_HELP">CS141</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\gowin_pll\gowin_pll.v:3:7:3:12:@W:CS141:@XP_MSG">gowin_pll.v(3)</a><!@TM:1574578135> | Unrecognized synthesis directive title. Verify the correct directive name.</font>
@I::"E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\psram_memory_interface\psram_memory_interface.v" (library work)
@I::"E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\psram_fifo.v" (library work)
@I::"E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\gowin_pll2\gowin_pll\gowin_pll_160M.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CS141:@XP_HELP">CS141</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\gowin_pll2\gowin_pll\gowin_pll_160M.v:3:7:3:12:@W:CS141:@XP_MSG">gowin_pll_160M.v(3)</a><!@TM:1574578135> | Unrecognized synthesis directive title. Verify the correct directive name.</font>
@I::"E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\wrfifo\fifo_top\wrfifo.v" (library work)
@I::"E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\rdfifo\fifo_top\rdfifo.v" (library work)
@I::"E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\B_v.v" (library work)
@I::"E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\div_rill.v" (library work)
@I::"E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\rgb2hsv_top.v" (library work)
@I::"E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\divider\divider.v" (library work)
@I::"E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\key_filter.v" (library work)
@I::"E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\ErosionDilationBin.v" (library work)
@I::"E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\RAM_based_shift_reg_top\RAM_based_shift_reg_top.v" (library work)
@I::"E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\RAM_shift_top.v" (library work)
@I::"E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\VIP_Matrix_Generate_3X3_1Bit.v" (library work)
@I::"E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\VIP_Bit_Erosion_Detector.v" (library work)
@I::"E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\shibie.v" (library work)
@I::"E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\VGA_OUT.v" (library work)
@I::"E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\sync_delay\RAM_based_shift_reg_top\RAM_based_shift_reg_top_sync.v" (library work)
Verilog syntax check successful!
File E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\ov5640_rgb565_1024x768_vga_top.v changed - recompiling
Selecting top level module ov5640_rgb565_1024x768_vga_top
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\FPGA\GAOYUN\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw2a.v:1843:7:1843:10:@N:CG364:@XP_MSG">gw2a.v(1843)</a><!@TM:1574578135> | Synthesizing module PLL in library work.
Running optimization stage 1 on PLL .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\gowin_pll\gowin_pll.v:8:7:8:16:@N:CG364:@XP_MSG">gowin_pll.v(8)</a><!@TM:1574578135> | Synthesizing module Gowin_PLL in library work.
Running optimization stage 1 on Gowin_PLL .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\i2c_ov5640_rgb565_cfg.v:3:7:3:28:@N:CG364:@XP_MSG">i2c_ov5640_rgb565_cfg.v(3)</a><!@TM:1574578135> | Synthesizing module i2c_ov5640_rgb565_cfg in library work.

	CMOS_H_PIXEL=24'b000000000000010000000000
	CMOS_V_PIXEL=24'b000000000000001100000000
	REG_NUM=8'b11111000
	TOTAL_H_PIXEL=24'b000000000000100011000000
	TOTAL_V_PIXEL=24'b000000000000010011111000
   Generated name = i2c_ov5640_rgb565_cfg_1024_768_248_2240_1272
Running optimization stage 1 on i2c_ov5640_rgb565_cfg_1024_768_248_2240_1272 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\i2c_dri.v:3:7:3:14:@N:CG364:@XP_MSG">i2c_dri.v(3)</a><!@TM:1574578135> | Synthesizing module i2c_dri in library work.

	SLAVE_ADDR=7'b0111100
	CLK_FREQ=26'b11110111111101001001000000
	I2C_FREQ=18'b111101000010010000
	st_idle=8'b00000001
	st_sladdr=8'b00000010
	st_addr16=8'b00000100
	st_addr8=8'b00001000
	st_data_wr=8'b00010000
	st_addr_rd=8'b00100000
	st_data_rd=8'b01000000
	st_stop=8'b10000000
   Generated name = i2c_dri_Z1
Running optimization stage 1 on i2c_dri_Z1 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\cmos_capture_data.v:2:7:2:24:@N:CG364:@XP_MSG">cmos_capture_data.v(2)</a><!@TM:1574578135> | Synthesizing module cmos_capture_data in library work.
Running optimization stage 1 on cmos_capture_data .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\gowin_pll2\gowin_pll\gowin_pll_160M.v:8:7:8:21:@N:CG364:@XP_MSG">gowin_pll_160M.v(8)</a><!@TM:1574578135> | Synthesizing module Gowin_PLL_160M in library work.
Running optimization stage 1 on Gowin_PLL_160M .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\FPGA\GAOYUN\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw2a.v:1908:7:1908:10:@N:CG364:@XP_MSG">gw2a.v(1908)</a><!@TM:1574578135> | Synthesizing module GSR in library work.
Running optimization stage 1 on GSR .......
Running optimization stage 1 on INV .......
Running optimization stage 1 on LUT2 .......
Running optimization stage 1 on DFFC .......
Running optimization stage 1 on CLKDIV .......
Running optimization stage 1 on DHCEN .......
Running optimization stage 1 on DLL .......
Running optimization stage 1 on DFFCE .......
Running optimization stage 1 on ALU .......
Running optimization stage 1 on OBUF .......
Running optimization stage 1 on IOBUF .......
Running optimization stage 1 on ELVDS_OBUF .......
Running optimization stage 1 on IODELAY .......
Running optimization stage 1 on LUT4 .......
Running optimization stage 1 on LUT3 .......
Running optimization stage 1 on SDPX9 .......
Running optimization stage 1 on OSER4 .......
Running optimization stage 1 on IDES4 .......
Running optimization stage 1 on GND .......
Running optimization stage 1 on VCC .......
Running optimization stage 1 on \~psram_lane.PSRAM_Memory_Interface_Top__Z2  .......
Running optimization stage 1 on \~psram_lane.PSRAM_Memory_Interface_Top__Z1  .......
Running optimization stage 1 on \~psram_wd.PSRAM_Memory_Interface_Top_  .......
Running optimization stage 1 on MUX2_LUT5 .......
Running optimization stage 1 on MUX2_LUT6 .......
Running optimization stage 1 on \~psram_init.PSRAM_Memory_Interface_Top_  .......
Running optimization stage 1 on DFFP .......
Running optimization stage 1 on DFFPE .......
Running optimization stage 1 on \~psram_sync.PSRAM_Memory_Interface_Top_  .......
Running optimization stage 1 on \~psram_top.PSRAM_Memory_Interface_Top_  .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\psram_memory_interface\psram_memory_interface.v:13742:7:13742:33:@N:CG364:@XP_MSG">psram_memory_interface.v(13742)</a><!@TM:1574578135> | Synthesizing module PSRAM_Memory_Interface_Top in library work.
Running optimization stage 1 on PSRAM_Memory_Interface_Top .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\psram_memory_interface\psram_memory_interface.v:13839:6:13839:12:@W:CL168:@XP_MSG">psram_memory_interface.v(13839)</a><!@TM:1574578135> | Removing instance GND_cZ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
Running optimization stage 1 on DFFNP .......
Running optimization stage 1 on SDP .......
Running optimization stage 1 on \~fifo.wrfifo_  .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\wrfifo\fifo_top\wrfifo.v:2431:7:2431:13:@N:CG364:@XP_MSG">wrfifo.v(2431)</a><!@TM:1574578135> | Synthesizing module wrfifo in library work.
Running optimization stage 1 on wrfifo .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\wrfifo\fifo_top\wrfifo.v:2493:6:2493:12:@W:CL168:@XP_MSG">wrfifo.v(2493)</a><!@TM:1574578135> | Removing instance GND_cZ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
Running optimization stage 1 on \~fifo.rdfifo_  .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\rdfifo\fifo_top\rdfifo.v:2792:7:2792:13:@N:CG364:@XP_MSG">rdfifo.v(2792)</a><!@TM:1574578135> | Synthesizing module rdfifo in library work.
Running optimization stage 1 on rdfifo .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\rdfifo\fifo_top\rdfifo.v:2854:6:2854:12:@W:CL168:@XP_MSG">rdfifo.v(2854)</a><!@TM:1574578135> | Removing instance GND_cZ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\psram_fifo.v:2:7:2:17:@N:CG364:@XP_MSG">psram_fifo.v(2)</a><!@TM:1574578135> | Synthesizing module psram_fifo in library work.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\psram_fifo.v:202:17:202:18:@N:CG179:@XP_MSG">psram_fifo.v(202)</a><!@TM:1574578135> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\psram_fifo.v:217:17:217:18:@N:CG179:@XP_MSG">psram_fifo.v(217)</a><!@TM:1574578135> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\psram_fifo.v:221:17:221:18:@N:CG179:@XP_MSG">psram_fifo.v(221)</a><!@TM:1574578135> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\psram_fifo.v:436:8:436:15:@W:CS263:@XP_MSG">psram_fifo.v(436)</a><!@TM:1574578135> | Port-width mismatch for port Rnum. The port definition is 8 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\psram_fifo.v:456:8:456:15:@W:CS263:@XP_MSG">psram_fifo.v(456)</a><!@TM:1574578135> | Port-width mismatch for port Wnum. The port definition is 8 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\psram_fifo.v:286:9:286:19:@W:CG133:@XP_MSG">psram_fifo.v(286)</a><!@TM:1574578135> | Object stage_burd is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on psram_fifo .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\psram_fifo.v:200:0:200:6:@A:CL282:@XP_MSG">psram_fifo.v(200)</a><!@TM:1574578135> | Feedback mux created for signal s. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\psram_fifo.v:200:0:200:6:@A:CL282:@XP_MSG">psram_fifo.v(200)</a><!@TM:1574578135> | Feedback mux created for signal cmd. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\vga_driver.v:3:7:3:17:@N:CG364:@XP_MSG">vga_driver.v(3)</a><!@TM:1574578135> | Synthesizing module vga_driver in library work.
Running optimization stage 1 on vga_driver .......
Running optimization stage 1 on SP .......
Running optimization stage 1 on \~RAM_based_shift_reg.RAM_based_shift_reg_top_sync_  .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\sync_delay\RAM_based_shift_reg_top\RAM_based_shift_reg_top_sync.v:137:7:137:35:@N:CG364:@XP_MSG">RAM_based_shift_reg_top_sync.v(137)</a><!@TM:1574578135> | Synthesizing module RAM_based_shift_reg_top_sync in library work.
Running optimization stage 1 on RAM_based_shift_reg_top_sync .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\sync_delay\RAM_based_shift_reg_top\RAM_based_shift_reg_top_sync.v:170:6:170:12:@W:CL168:@XP_MSG">RAM_based_shift_reg_top_sync.v(170)</a><!@TM:1574578135> | Removing instance GND_cZ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
Running optimization stage 1 on DFFS .......
Running optimization stage 1 on DFF .......
Running optimization stage 1 on DFFE .......
Running optimization stage 1 on DFFR .......
Running optimization stage 1 on \(qdiv)/(Divider_Top)_17s_1s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\divider\divider.v:2294:7:2294:18:@N:CG364:@XP_MSG">divider.v(2294)</a><!@TM:1574578135> | Synthesizing module Divider_Top in library work.
Running optimization stage 1 on Divider_Top .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\divider\divider.v:2333:6:2333:12:@W:CL168:@XP_MSG">divider.v(2333)</a><!@TM:1574578135> | Removing instance GND_cZ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\rgb2hsv_top.v:1:7:1:18:@N:CG364:@XP_MSG">rgb2hsv_top.v(1)</a><!@TM:1574578135> | Synthesizing module rgb2hsv_top in library work.
Running optimization stage 1 on rgb2hsv_top .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\rgb2hsv_top.v:48:0:48:6:@N:CL189:@XP_MSG">rgb2hsv_top.v(48)</a><!@TM:1574578135> | Register bit G_reg[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\rgb2hsv_top.v:48:0:48:6:@N:CL189:@XP_MSG">rgb2hsv_top.v(48)</a><!@TM:1574578135> | Register bit G_reg[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\rgb2hsv_top.v:48:0:48:6:@N:CL189:@XP_MSG">rgb2hsv_top.v(48)</a><!@TM:1574578135> | Register bit R_reg[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\rgb2hsv_top.v:48:0:48:6:@N:CL189:@XP_MSG">rgb2hsv_top.v(48)</a><!@TM:1574578135> | Register bit R_reg[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\rgb2hsv_top.v:48:0:48:6:@N:CL189:@XP_MSG">rgb2hsv_top.v(48)</a><!@TM:1574578135> | Register bit R_reg[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\rgb2hsv_top.v:54:0:54:6:@N:CL189:@XP_MSG">rgb2hsv_top.v(54)</a><!@TM:1574578135> | Register bit max[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\rgb2hsv_top.v:54:0:54:6:@N:CL189:@XP_MSG">rgb2hsv_top.v(54)</a><!@TM:1574578135> | Register bit max[0] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\rgb2hsv_top.v:54:0:54:6:@W:CL279:@XP_MSG">rgb2hsv_top.v(54)</a><!@TM:1574578135> | Pruning register bits 1 to 0 of max[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\rgb2hsv_top.v:48:0:48:6:@W:CL279:@XP_MSG">rgb2hsv_top.v(48)</a><!@TM:1574578135> | Pruning register bits 1 to 0 of G_reg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\rgb2hsv_top.v:48:0:48:6:@W:CL279:@XP_MSG">rgb2hsv_top.v(48)</a><!@TM:1574578135> | Pruning register bits 2 to 0 of R_reg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\B_v.v:1:7:1:10:@N:CG364:@XP_MSG">B_v.v(1)</a><!@TM:1574578135> | Synthesizing module B_v in library work.
Running optimization stage 1 on B_v .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\shibie.v:1:7:1:13:@N:CG364:@XP_MSG">shibie.v(1)</a><!@TM:1574578135> | Synthesizing module shibie in library work.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\shibie.v:36:17:36:22:@N:CG179:@XP_MSG">shibie.v(36)</a><!@TM:1574578135> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\shibie.v:50:17:50:22:@N:CG179:@XP_MSG">shibie.v(50)</a><!@TM:1574578135> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\shibie.v:64:17:64:22:@N:CG179:@XP_MSG">shibie.v(64)</a><!@TM:1574578135> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\shibie.v:76:17:76:22:@N:CG179:@XP_MSG">shibie.v(76)</a><!@TM:1574578135> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\shibie.v:88:17:88:22:@N:CG179:@XP_MSG">shibie.v(88)</a><!@TM:1574578135> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\shibie.v:100:17:100:22:@N:CG179:@XP_MSG">shibie.v(100)</a><!@TM:1574578135> | Removing redundant assignment.
Running optimization stage 1 on shibie .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\VGA_OUT.v:1:7:1:14:@N:CG364:@XP_MSG">VGA_OUT.v(1)</a><!@TM:1574578135> | Synthesizing module VGA_OUT in library work.
Running optimization stage 1 on VGA_OUT .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\ov5640_rgb565_1024x768_vga_top.v:3:7:3:37:@N:CG364:@XP_MSG">ov5640_rgb565_1024x768_vga_top.v(3)</a><!@TM:1574578135> | Synthesizing module ov5640_rgb565_1024x768_vga_top in library work.
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\ov5640_rgb565_1024x768_vga_top.v:361:17:361:27:@W:CS263:@XP_MSG">ov5640_rgb565_1024x768_vga_top.v(361)</a><!@TM:1574578135> | Port-width mismatch for port VGA_out. The port definition is 16 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\ov5640_rgb565_1024x768_vga_top.v:409:7:409:8:@W:CG781:@XP_MSG">ov5640_rgb565_1024x768_vga_top.v(409)</a><!@TM:1574578135> | Input rst_n on instance VGA_OUT_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\ov5640_rgb565_1024x768_vga_top.v:364:5:364:22:@W:CG360:@XP_MSG">ov5640_rgb565_1024x768_vga_top.v(364)</a><!@TM:1574578135> | Removing wire post2_frame_vsync, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\ov5640_rgb565_1024x768_vga_top.v:365:5:365:21:@W:CG360:@XP_MSG">ov5640_rgb565_1024x768_vga_top.v(365)</a><!@TM:1574578135> | Removing wire post2_frame_href, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\ov5640_rgb565_1024x768_vga_top.v:366:5:366:22:@W:CG360:@XP_MSG">ov5640_rgb565_1024x768_vga_top.v(366)</a><!@TM:1574578135> | Removing wire post2_frame_clken, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\ov5640_rgb565_1024x768_vga_top.v:367:5:367:18:@W:CG360:@XP_MSG">ov5640_rgb565_1024x768_vga_top.v(367)</a><!@TM:1574578135> | Removing wire post2_img_Bit, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\ov5640_rgb565_1024x768_vga_top.v:388:12:388:15:@W:CG360:@XP_MSG">ov5640_rgb565_1024x768_vga_top.v(388)</a><!@TM:1574578135> | Removing wire rgb, as there is no assignment to it.</font>
Running optimization stage 1 on ov5640_rgb565_1024x768_vga_top .......
Running optimization stage 2 on ov5640_rgb565_1024x768_vga_top .......
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\ov5640_rgb565_1024x768_vga_top.v:388:12:388:15:@W:CL156:@XP_MSG">ov5640_rgb565_1024x768_vga_top.v(388)</a><!@TM:1574578135> | *Input rgb[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
Running optimization stage 2 on VGA_OUT .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\VGA_OUT.v:4:7:4:12:@N:CL159:@XP_MSG">VGA_OUT.v(4)</a><!@TM:1574578135> | Input rst_n is unused.
Running optimization stage 2 on shibie .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\shibie.v:26:0:26:6:@W:CL190:@XP_MSG">shibie.v(26)</a><!@TM:1574578135> | Optimizing register bit cnt_x[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\shibie.v:26:0:26:6:@W:CL260:@XP_MSG">shibie.v(26)</a><!@TM:1574578135> | Pruning register bit 10 of cnt_x[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\shibie.v:67:0:67:6:@W:CL190:@XP_MSG">shibie.v(67)</a><!@TM:1574578135> | Optimizing register bit x_max[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\shibie.v:67:0:67:6:@W:CL260:@XP_MSG">shibie.v(67)</a><!@TM:1574578135> | Pruning register bit 10 of x_max[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Running optimization stage 2 on B_v .......
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\B_v.v:23:0:23:6:@W:CL279:@XP_MSG">B_v.v(23)</a><!@TM:1574578135> | Pruning register bits 15 to 1 of VGA_out[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Running optimization stage 2 on rgb2hsv_top .......
Running optimization stage 2 on Divider_Top .......
Running optimization stage 2 on \(qdiv)/(Divider_Top)_17s_1s .......
Running optimization stage 2 on DFFR .......
Running optimization stage 2 on DFFE .......
Running optimization stage 2 on DFF .......
Running optimization stage 2 on DFFS .......
Running optimization stage 2 on RAM_based_shift_reg_top_sync .......
Running optimization stage 2 on \~RAM_based_shift_reg.RAM_based_shift_reg_top_sync_  .......
Running optimization stage 2 on SP .......
Running optimization stage 2 on vga_driver .......
Running optimization stage 2 on psram_fifo .......
Running optimization stage 2 on rdfifo .......
Running optimization stage 2 on \~fifo.rdfifo_  .......
Running optimization stage 2 on wrfifo .......
Running optimization stage 2 on \~fifo.wrfifo_  .......
Running optimization stage 2 on SDP .......
Running optimization stage 2 on DFFNP .......
Running optimization stage 2 on PSRAM_Memory_Interface_Top .......
Running optimization stage 2 on \~psram_top.PSRAM_Memory_Interface_Top_  .......
Running optimization stage 2 on \~psram_sync.PSRAM_Memory_Interface_Top_  .......
Running optimization stage 2 on DFFPE .......
Running optimization stage 2 on DFFP .......
Running optimization stage 2 on \~psram_init.PSRAM_Memory_Interface_Top_  .......
Running optimization stage 2 on MUX2_LUT6 .......
Running optimization stage 2 on MUX2_LUT5 .......
Running optimization stage 2 on \~psram_wd.PSRAM_Memory_Interface_Top_  .......
Running optimization stage 2 on \~psram_lane.PSRAM_Memory_Interface_Top__Z1  .......
Running optimization stage 2 on \~psram_lane.PSRAM_Memory_Interface_Top__Z2  .......
Running optimization stage 2 on VCC .......
Running optimization stage 2 on GND .......
Running optimization stage 2 on IDES4 .......
Running optimization stage 2 on OSER4 .......
Running optimization stage 2 on SDPX9 .......
Running optimization stage 2 on LUT3 .......
Running optimization stage 2 on LUT4 .......
Running optimization stage 2 on IODELAY .......
Running optimization stage 2 on ELVDS_OBUF .......
Running optimization stage 2 on IOBUF .......
Running optimization stage 2 on OBUF .......
Running optimization stage 2 on ALU .......
Running optimization stage 2 on DFFCE .......
Running optimization stage 2 on DLL .......
Running optimization stage 2 on DHCEN .......
Running optimization stage 2 on CLKDIV .......
Running optimization stage 2 on DFFC .......
Running optimization stage 2 on LUT2 .......
Running optimization stage 2 on INV .......
Running optimization stage 2 on GSR .......
Running optimization stage 2 on Gowin_PLL_160M .......
Running optimization stage 2 on cmos_capture_data .......
Running optimization stage 2 on i2c_dri_Z1 .......
Running optimization stage 2 on i2c_ov5640_rgb565_cfg_1024_768_248_2240_1272 .......
Running optimization stage 2 on Gowin_PLL .......
Running optimization stage 2 on PLL .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\impl\synthesize\rev_1\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_ver Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 122MB peak: 124MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime

Process completed successfully.
# Sun Nov 24 14:48:55 2019

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: F:\FPGA\GAOYUN\Gowin\Gowin_V1.9.2Beta\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-1CPVADT

Implementation : rev_1
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp2019q1p1, Build 231R, Built Aug  2 2019 09:58:27</a>

@N: : <!@TM:1574578135> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 95MB peak: 95MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 14:48:55 2019

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\impl\synthesize\rev_1\synwork\04_ov5640_vga_comp.rt.csv:@XP_FILE">04_ov5640_vga_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 19MB peak: 20MB)

Process took 0h:00m:08s realtime, 0h:00m:08s cputime

Process completed successfully.
# Sun Nov 24 14:48:55 2019

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1574578127>
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: F:\FPGA\GAOYUN\Gowin\Gowin_V1.9.2Beta\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-1CPVADT

Implementation : rev_1
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp2019q1p1, Build 231R, Built Aug  2 2019 09:58:27</a>

@N: : <!@TM:1574578137> | Running in 64-bit mode 
File E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\impl\synthesize\rev_1\synwork\04_ov5640_vga_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 97MB peak: 97MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 14:48:57 2019

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1574578127>
# Sun Nov 24 14:48:57 2019


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: F:\FPGA\GAOYUN\Gowin\Gowin_V1.9.2Beta\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-1CPVADT

Implementation : rev_1
<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version mapgw, Build 1429R, Built Aug 27 2019 09:36:45</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1574578140> | No constraint file specified. 
Linked File:  <a href="E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\impl\synthesize\rev_1\04_ov5640_vga_scck.rpt:@XP_FILE">04_ov5640_vga_scck.rpt</a>
Printing clock  summary report in "E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\impl\synthesize\rev_1\04_ov5640_vga_scck.rpt" file 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1574578140> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1574578140> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1574578140> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 149MB)

@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1574578140> | Applying initial value "000000000000000000000" on instance psram_wr_addr[20:0]. 
<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1574578140> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1574578140> | Applying initial value "000000000000000000000" on instance psram_rd_addr[20:0]. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\fpgabisai\04_ov5640_vga\04_ov5640_vga\src\i2c_dri.v:159:0:159:6:@N:BN362:@XP_MSG">i2c_dri.v(159)</a><!@TM:1574578140> | Removing sequential instance i2c_data_r[7:0] (in view: work.i2c_dri_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\fpgabisai\04_ov5640_vga\04_ov5640_vga\src\cmos_capture_data.v:54:0:54:6:@N:BN362:@XP_MSG">cmos_capture_data.v(54)</a><!@TM:1574578140> | Removing sequential instance cam_href_d1 (in view: work.cmos_capture_data(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\fpgabisai\04_ov5640_vga\04_ov5640_vga\src\cmos_capture_data.v:54:0:54:6:@N:BN362:@XP_MSG">cmos_capture_data.v(54)</a><!@TM:1574578140> | Removing sequential instance cam_href_d0 (in view: work.cmos_capture_data(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 229MB peak: 229MB)

@N:<a href="@N:MF578:@XP_HELP">MF578</a> : <!@TM:1574578140> | Incompatible asynchronous control logic preventing generated clock conversion. 

Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 231MB peak: 231MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 231MB peak: 231MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 233MB peak: 233MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 233MB peak: 233MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                                                                    Requested      Requested     Clock                                                                              Clock                     Clock
Level     Clock                                                                    Frequency      Period        Type                                                                               Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                                   1955.8 MHz     0.511         system                                                                             system_clkgroup           0    
                                                                                                                                                                                                                                  
0 -       _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock          190.0 MHz      5.263         inferred                                                                           Autoconstr_clkgroup_2     656  
1 .         _~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[0]     190.0 MHz      5.263         derived (from _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock)     Autoconstr_clkgroup_2     8    
1 .         _~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[1]     190.0 MHz      5.263         derived (from _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock)     Autoconstr_clkgroup_2     8    
1 .         _~psram_wd_PSRAM_Memory_Interface_Top__|step_derived_clock[0]          190.0 MHz      5.263         derived (from _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock)     Autoconstr_clkgroup_2     2    
                                                                                                                                                                                                                                  
0 -       Gowin_PLL|clkout_inferred_clock                                          97.8 MHz       10.225        inferred                                                                           Autoconstr_clkgroup_1     459  
1 .         i2c_dri_Z1|dri_clk_derived_clock                                       97.8 MHz       10.225        derived (from Gowin_PLL|clkout_inferred_clock)                                     Autoconstr_clkgroup_1     93   
                                                                                                                                                                                                                                  
0 -       ov5640_rgb565_1024x768_vga_top|cam_pclk                                  197.1 MHz      5.075         inferred                                                                           Autoconstr_clkgroup_3     83   
                                                                                                                                                                                                                                  
0 -       _~psram_top_PSRAM_Memory_Interface_Top__|clk_x2p_inferred_clock          150.0 MHz      6.667         inferred                                                                           Autoconstr_clkgroup_4     38   
                                                                                                                                                                                                                                  
0 -       ov5640_rgb565_1024x768_vga_top|sys_clk                                   225.5 MHz      4.434         inferred                                                                           Autoconstr_clkgroup_0     29   
==================================================================================================================================================================================================================================



Clock Load Summary
***********************

                                                                       Clock     Source                                                                                                         Clock Pin                                                                                                                    Non-clock Pin                                                                                                                        Non-clock Pin
Clock                                                                  Load      Pin                                                                                                            Seq Example                                                                                                                  Seq Example                                                                                                                          Comb Example 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                 0         -                                                                                                              -                                                                                                                            -                                                                                                                                    -            
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
_~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock        656       psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.clkdiv.CLKOUT(CLKDIV)                                        psram_fifo.temp_a.C                                                                                                          psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_wd.\\data_lane_gen\[0\]\.u_psram_lane.\\iserdes_gen\[7\]\.u_ides4.PCLK     -            
_~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[0]     8         psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_init.\\read_calibration\[0\]\.VALUE\[0\].Q(DFFC)     psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_wd.\\dq_iodelay_gen0\[0\]\.genblk1\[0\]\.iodelay.VALUE             -                                                                                                                                    -            
_~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[1]     8         psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_init.\\read_calibration\[1\]\.VALUE\[1\].Q(DFFC)     psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_wd.\\dq_iodelay_gen0\[1\]\.genblk1\[5\]\.iodelay.VALUE             -                                                                                                                                    -            
_~psram_wd_PSRAM_Memory_Interface_Top__|step_derived_clock[0]          2         psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_wd.\\step_Z\[0\].Q(DFFCE)                            psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_wd.\\ck_delay\[0\]\.iodelay.VALUE                                  -                                                                                                                                    -            
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
Gowin_PLL|clkout_inferred_clock                                        459       Gowin_PLL_65M.pll_inst.CLKOUT(PLL)                                                                             u_i2c_dri.dri_clk.C                                                                                                          -                                                                                                                                    -            
i2c_dri_Z1|dri_clk_derived_clock                                       93        u_i2c_dri.dri_clk.Q[0](dffse)                                                                                  u_i2c_dri.data_wr_t[7:0].C                                                                                                   -                                                                                                                                    -            
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
ov5640_rgb565_1024x768_vga_top|cam_pclk                                83        cam_pclk(port)                                                                                                 psram_fifo.u_wrfifo.fifo_inst.Full_Z.CLK                                                                                     -                                                                                                                                    -            
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
_~psram_top_PSRAM_Memory_Interface_Top__|clk_x2p_inferred_clock        38        psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_dqce_clk_x2p.CLKOUT(DHCEN)                                 psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_wd.\\data_lane_gen\[0\]\.u_psram_lane.\\genblk1\.u_ck_gen.FCLK     -                                                                                                                                    -            
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
ov5640_rgb565_1024x768_vga_top|sys_clk                                 29        sys_clk(port)                                                                                                  led2.C                                                                                                                       -                                                                                                                                    -            
===============================================================================================================================================================================================================================================================================================================================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\fpgabisai\04_ov5640_vga\04_ov5640_vga\src\cmos_capture_data.v:70:0:70:6:@W:MT529:@XP_MSG">cmos_capture_data.v(70)</a><!@TM:1574578140> | Found inferred clock ov5640_rgb565_1024x768_vga_top|cam_pclk which controls 83 sequential elements including u_cmos_capture_data.cmos_ps_cnt[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport7></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

2 non-gated/non-generated clock tree(s) driving 112 clock pin(s) of sequential element(s)
7 gated/generated clock tree(s) driving 1248 clock pin(s) of sequential element(s)
0 instances converted, 1248 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                     
------------------------------------------------------------------------------------------------------------
<a href="@|L:E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\impl\synthesize\rev_1\synwork\04_ov5640_vga_prem.srm@|S:cam_pclk@|E:u_cmos_capture_data.cmos_ps_cnt[3:0]@|F:@syn_dgcc_clockid0_4==1@|M:ClockId_0_4 @XP_NAMES_BY_PROP">ClockId_0_4</a>       cam_pclk            port                   83         u_cmos_capture_data.cmos_ps_cnt[3:0]
<a href="@|L:E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\impl\synthesize\rev_1\synwork\04_ov5640_vga_prem.srm@|S:sys_clk@|E:led1@|F:@syn_dgcc_clockid0_5==1@|M:ClockId_0_5 @XP_NAMES_BY_PROP">ClockId_0_5</a>       sys_clk             port                   29         led1                                
============================================================================================================
========================================================================== Gated/Generated Clocks ===========================================================================
Clock Tree ID     Driving Element                   Drive Element Type     Unconverted Fanout     Sample Instance                  Explanation                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|L:E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\impl\synthesize\rev_1\synwork\04_ov5640_vga_prem.srm@|S:u_i2c_dri.dri_clk.Q[0]@|E:u_i2c_dri.scl@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       u_i2c_dri.dri_clk.Q[0]            dffse                  93                     u_i2c_dri.scl                    Derived clock on input (not legal for GCC)
<a href="@|L:E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\impl\synthesize\rev_1\synwork\04_ov5640_vga_prem.srm@|S:Gowin_PLL_65M.pll_inst.CLKOUT@|E:u_i2c_dri.clk_cnt[9:0]@|F:@syn_dgcc_clockid0_2==1@|M:ClockId_0_2 @XP_NAMES_BY_PROP">ClockId_0_2</a>       Gowin_PLL_65M.pll_inst.CLKOUT     PLL                    459                    u_i2c_dri.clk_cnt[9:0]           Black box on clock path                   
<a href="@|L:E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\impl\synthesize\rev_1\synwork\04_ov5640_vga_prem.srm@|S:ENCRYPTED@|E:psram_fifo.psram_rd_addr[20]@|F:@syn_dgcc_clockid0_3==1@|M:ClockId_0_3 @XP_NAMES_BY_PROP">ClockId_0_3</a>       ENCRYPTED                         CLKDIV                 640                    psram_fifo.psram_rd_addr[20]     Black box on clock path                   
<a href="@|L:E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\impl\synthesize\rev_1\synwork\04_ov5640_vga_prem.srm@|S:ENCRYPTED@|E:ENCRYPTED@|F:@syn_dgcc_clockid0_6==1@|M:ClockId_0_6 @XP_NAMES_BY_PROP">ClockId_0_6</a>       ENCRYPTED                         DHCEN                  38                     ENCRYPTED                        Black box on clock path                   
<a href="@|L:E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\impl\synthesize\rev_1\synwork\04_ov5640_vga_prem.srm@|S:ENCRYPTED@|E:ENCRYPTED@|F:@syn_dgcc_clockid0_7==1@|M:ClockId_0_7 @XP_NAMES_BY_PROP">ClockId_0_7</a>       ENCRYPTED                         DFFC                   8                      ENCRYPTED                        Derived clock on input (not legal for GCC)
<a href="@|L:E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\impl\synthesize\rev_1\synwork\04_ov5640_vga_prem.srm@|S:ENCRYPTED@|E:ENCRYPTED@|F:@syn_dgcc_clockid0_9==1@|M:ClockId_0_9 @XP_NAMES_BY_PROP">ClockId_0_9</a>       ENCRYPTED                         DFFC                   8                      ENCRYPTED                        Derived clock on input (not legal for GCC)
<a href="@|L:E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\impl\synthesize\rev_1\synwork\04_ov5640_vga_prem.srm@|S:ENCRYPTED@|E:ENCRYPTED@|F:@syn_dgcc_clockid0_11==1@|M:ClockId_0_11 @XP_NAMES_BY_PROP">ClockId_0_11</a>      ENCRYPTED                         DFFCE                  2                      ENCRYPTED                        Derived clock on input (not legal for GCC)
=============================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1574578140> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1574578140> | Writing default property annotation file E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\impl\synthesize\rev_1\04_ov5640_vga.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 233MB peak: 233MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 233MB peak: 234MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 234MB peak: 234MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 234MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sun Nov 24 14:49:00 2019

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1574578127>
# Sun Nov 24 14:49:00 2019


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: F:\FPGA\GAOYUN\Gowin\Gowin_V1.9.2Beta\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-1CPVADT

Implementation : rev_1
<a name=mapperReport8></a>Synopsys Generic Technology Mapper, Version mapgw, Build 1429R, Built Aug 27 2019 09:36:45</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1574578141> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1574578141> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1574578141> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 119MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 119MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 121MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 223MB peak: 223MB)

<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="e:\fpgabisai\04_ov5640_vga\04_ov5640_vga\src\psram_fifo.v:83:0:83:6:@W:MO171:@XP_MSG">psram_fifo.v(83)</a><!@TM:1574578141> | Sequential instance psram_fifo.wr_load_r1 is reduced to a combinational gate by constant propagation. </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="e:\fpgabisai\04_ov5640_vga\04_ov5640_vga\src\psram_fifo.v:95:0:95:6:@W:MO171:@XP_MSG">psram_fifo.v(95)</a><!@TM:1574578141> | Sequential instance psram_fifo.rd_load_r1 is reduced to a combinational gate by constant propagation. </font>

Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1574578141> | Auto Constrain mode is enabled 
@A:<a href="@A:BN321:@XP_HELP">BN321</a> : <!@TM:1574578141> | Found multiple drivers on net vga_rgb[15] (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)); if one driver is a constant (true or false), use Resolve Mixed Drivers option to connect the net to VCC or GND. 
<a name=error9></a><font color=red>@E: : <!@TM:1574578141> | Net vga_rgb[15] (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) has conflicting drivers, the connections are</font> 
Connection 1: Direction is (Output ) pin:Q[0] inst:B_v.VGA_out_1[0] of PrimLib.dffr(prim)
Connection 2: Direction is (Output ) pin:VGA_RGB[0] inst:VGA_OUT_1 of work.VGA_OUT(verilog)
Connection 3: Direction is (Output ) pin:VGA_RGB[10] inst:VGA_OUT_1 of work.VGA_OUT(verilog)
Connection 4: Direction is (Output ) pin:VGA_RGB[11] inst:VGA_OUT_1 of work.VGA_OUT(verilog)
Connection 5: Direction is (Output ) pin:VGA_RGB[12] inst:VGA_OUT_1 of work.VGA_OUT(verilog)
Connection 6: Direction is (Output ) pin:VGA_RGB[13] inst:VGA_OUT_1 of work.VGA_OUT(verilog)
Connection 7: Direction is (Output ) pin:VGA_RGB[14] inst:VGA_OUT_1 of work.VGA_OUT(verilog)
Connection 8: Direction is (Output ) pin:VGA_RGB[15] inst:VGA_OUT_1 of work.VGA_OUT(verilog)
Connection 9: Direction is (Output ) pin:VGA_RGB[1] inst:VGA_OUT_1 of work.VGA_OUT(verilog)
Connection 10: Direction is (Output ) pin:VGA_RGB[2] inst:VGA_OUT_1 of work.VGA_OUT(verilog)
Connection 11: Direction is (Output ) pin:VGA_RGB[3] inst:VGA_OUT_1 of work.VGA_OUT(verilog)
Connection 12: Direction is (Output ) pin:VGA_RGB[4] inst:VGA_OUT_1 of work.VGA_OUT(verilog)
Connection 13: Direction is (Output ) pin:VGA_RGB[5] inst:VGA_OUT_1 of work.VGA_OUT(verilog)
Connection 14: Direction is (Output ) pin:VGA_RGB[6] inst:VGA_OUT_1 of work.VGA_OUT(verilog)
Connection 15: Direction is (Output ) pin:VGA_RGB[7] inst:VGA_OUT_1 of work.VGA_OUT(verilog)
Connection 16: Direction is (Output ) pin:VGA_RGB[8] inst:VGA_OUT_1 of work.VGA_OUT(verilog)
Connection 17: Direction is (Output ) pin:VGA_RGB[9] inst:VGA_OUT_1 of work.VGA_OUT(verilog)
<a name=error10></a><font color=red>@E:<a href="@E:BN314:@XP_HELP">BN314</a> : <a href="e:\fpgabisai\04_ov5640_vga\04_ov5640_vga\src\ov5640_rgb565_1024x768_vga_top.v:3:7:3:37:@E:BN314:@XP_MSG">ov5640_rgb565_1024x768_vga_top.v(3)</a><!@TM:1574578141> | Net vga_rgb[15] (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) has multiple drivers </font>
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 14:49:01 2019

###########################################################]

</pre></samp></body></html>
