# stopwatch_VHDL
Making a stopwatch with a DE10 using VHDL

7 segs and clock divider are made as seperate components for use with other VHDL projects.
