TimeQuest Timing Analyzer report for interface
Mon Jun 02 13:44:02 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'Clock'
 12. Slow Model Setup: 'nIOW'
 13. Slow Model Hold: 'nIOW'
 14. Slow Model Hold: 'Clock'
 15. Slow Model Recovery: 'nIOW'
 16. Slow Model Recovery: 'nIOR'
 17. Slow Model Removal: 'nIOR'
 18. Slow Model Removal: 'nIOW'
 19. Slow Model Minimum Pulse Width: 'Clock'
 20. Slow Model Minimum Pulse Width: 'nIOW'
 21. Slow Model Minimum Pulse Width: 'nIOR'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Fast Model Setup Summary
 27. Fast Model Hold Summary
 28. Fast Model Recovery Summary
 29. Fast Model Removal Summary
 30. Fast Model Minimum Pulse Width Summary
 31. Fast Model Setup: 'Clock'
 32. Fast Model Setup: 'nIOW'
 33. Fast Model Hold: 'nIOW'
 34. Fast Model Hold: 'Clock'
 35. Fast Model Recovery: 'nIOW'
 36. Fast Model Recovery: 'nIOR'
 37. Fast Model Removal: 'nIOR'
 38. Fast Model Removal: 'nIOW'
 39. Fast Model Minimum Pulse Width: 'Clock'
 40. Fast Model Minimum Pulse Width: 'nIOW'
 41. Fast Model Minimum Pulse Width: 'nIOR'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Multicorner Timing Analysis Summary
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Setup Transfers
 52. Hold Transfers
 53. Recovery Transfers
 54. Removal Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; interface                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5Q208C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock } ;
; nIOR       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { nIOR }  ;
; nIOW       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { nIOW }  ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                    ;
+-------------+-----------------+------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name ; Note                                                          ;
+-------------+-----------------+------------+---------------------------------------------------------------+
; 397.93 MHz  ; 360.1 MHz       ; Clock      ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1307.19 MHz ; 360.1 MHz       ; nIOW       ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; Clock ; -1.541 ; -15.836       ;
; nIOW  ; 0.235  ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; nIOW  ; 0.499 ; 0.000         ;
; Clock ; 0.769 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; nIOW  ; -5.071 ; -5.071        ;
; nIOR  ; 0.224  ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; nIOR  ; 0.010 ; 0.000         ;
; nIOW  ; 4.634 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; Clock ; -1.777 ; -19.585               ;
; nIOW  ; -1.777 ; -4.745                ;
; nIOR  ; -1.777 ; -3.261                ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Clock'                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.541 ; selector_ad:inst1|inst14                                                                                    ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; nIOW         ; Clock       ; 1.000        ; -0.038     ; 2.543      ;
; -1.541 ; selector_ad:inst1|inst14                                                                                    ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; nIOW         ; Clock       ; 1.000        ; -0.038     ; 2.543      ;
; -1.541 ; selector_ad:inst1|inst14                                                                                    ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; nIOW         ; Clock       ; 1.000        ; -0.038     ; 2.543      ;
; -1.541 ; selector_ad:inst1|inst14                                                                                    ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; nIOW         ; Clock       ; 1.000        ; -0.038     ; 2.543      ;
; -1.541 ; selector_ad:inst1|inst14                                                                                    ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; nIOW         ; Clock       ; 1.000        ; -0.038     ; 2.543      ;
; -1.513 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.553      ;
; -1.513 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.553      ;
; -1.513 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.553      ;
; -1.513 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.553      ;
; -1.513 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.553      ;
; -1.505 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.545      ;
; -1.482 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.522      ;
; -1.482 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.522      ;
; -1.482 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.522      ;
; -1.482 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.522      ;
; -1.482 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.522      ;
; -1.428 ; inst                                                                                                        ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; nIOW         ; Clock       ; 1.000        ; -0.038     ; 2.430      ;
; -1.428 ; inst                                                                                                        ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; nIOW         ; Clock       ; 1.000        ; -0.038     ; 2.430      ;
; -1.428 ; inst                                                                                                        ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; nIOW         ; Clock       ; 1.000        ; -0.038     ; 2.430      ;
; -1.428 ; inst                                                                                                        ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; nIOW         ; Clock       ; 1.000        ; -0.038     ; 2.430      ;
; -1.428 ; inst                                                                                                        ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; nIOW         ; Clock       ; 1.000        ; -0.038     ; 2.430      ;
; -1.419 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.459      ;
; -1.372 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.412      ;
; -1.333 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.373      ;
; -1.286 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.326      ;
; -1.268 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.308      ;
; -1.268 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.308      ;
; -1.268 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.308      ;
; -1.268 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.308      ;
; -1.268 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.308      ;
; -1.247 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.287      ;
; -1.228 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.268      ;
; -1.200 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.240      ;
; -1.169 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.209      ;
; -1.161 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.201      ;
; -1.142 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.182      ;
; -1.114 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.154      ;
; -1.088 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.128      ;
; -1.083 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.123      ;
; -1.077 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.117      ;
; -1.077 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.117      ;
; -1.077 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.117      ;
; -1.077 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.117      ;
; -1.077 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.117      ;
; -1.061 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.101      ;
; -1.056 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.096      ;
; -1.028 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.068      ;
; -1.002 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.042      ;
; -0.997 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.037      ;
; -0.975 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.015      ;
; -0.971 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.011      ;
; -0.970 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.010      ;
; -0.922 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.962      ;
; -0.916 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.956      ;
; -0.911 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.951      ;
; -0.495 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.535      ;
; -0.495 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.535      ;
; -0.490 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.530      ;
; -0.443 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.483      ;
; -0.439 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.479      ;
; -0.437 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.477      ;
; -0.433 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.473      ;
; -0.316 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.356      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'nIOW'                                                                          ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.235 ; inst      ; inst    ; nIOW         ; nIOW        ; 1.000        ; 0.000      ; 0.805      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'nIOW'                                                                           ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.499 ; inst      ; inst    ; nIOW         ; nIOW        ; 0.000        ; 0.000      ; 0.805      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Clock'                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.769 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.075      ;
; 1.050 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.356      ;
; 1.167 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.473      ;
; 1.171 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.477      ;
; 1.173 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.479      ;
; 1.177 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.483      ;
; 1.209 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.515      ;
; 1.209 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.515      ;
; 1.224 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.530      ;
; 1.229 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.535      ;
; 1.229 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.535      ;
; 1.237 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.543      ;
; 1.645 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.951      ;
; 1.650 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.956      ;
; 1.656 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.962      ;
; 1.688 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.994      ;
; 1.688 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.994      ;
; 1.704 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.010      ;
; 1.705 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.011      ;
; 1.709 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.015      ;
; 1.717 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.023      ;
; 1.731 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.037      ;
; 1.736 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.042      ;
; 1.762 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.068      ;
; 1.774 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.080      ;
; 1.790 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.096      ;
; 1.795 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.101      ;
; 1.803 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.109      ;
; 1.811 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.117      ;
; 1.811 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.117      ;
; 1.811 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.117      ;
; 1.811 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.117      ;
; 1.817 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.123      ;
; 1.822 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.128      ;
; 1.848 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.154      ;
; 1.860 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.166      ;
; 1.876 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.182      ;
; 1.895 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.201      ;
; 1.903 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.209      ;
; 1.934 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.240      ;
; 1.962 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.268      ;
; 1.981 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.287      ;
; 2.002 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.308      ;
; 2.020 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.326      ;
; 2.067 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.373      ;
; 2.106 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.412      ;
; 2.153 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.459      ;
; 2.162 ; inst                                                                                                        ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; nIOW         ; Clock       ; 0.000        ; -0.038     ; 2.430      ;
; 2.162 ; inst                                                                                                        ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; nIOW         ; Clock       ; 0.000        ; -0.038     ; 2.430      ;
; 2.162 ; inst                                                                                                        ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; nIOW         ; Clock       ; 0.000        ; -0.038     ; 2.430      ;
; 2.162 ; inst                                                                                                        ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; nIOW         ; Clock       ; 0.000        ; -0.038     ; 2.430      ;
; 2.162 ; inst                                                                                                        ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; nIOW         ; Clock       ; 0.000        ; -0.038     ; 2.430      ;
; 2.216 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.522      ;
; 2.216 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.522      ;
; 2.216 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.522      ;
; 2.239 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.545      ;
; 2.247 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.553      ;
; 2.247 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.553      ;
; 2.275 ; selector_ad:inst1|inst14                                                                                    ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; nIOW         ; Clock       ; 0.000        ; -0.038     ; 2.543      ;
; 2.275 ; selector_ad:inst1|inst14                                                                                    ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; nIOW         ; Clock       ; 0.000        ; -0.038     ; 2.543      ;
; 2.275 ; selector_ad:inst1|inst14                                                                                    ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; nIOW         ; Clock       ; 0.000        ; -0.038     ; 2.543      ;
; 2.275 ; selector_ad:inst1|inst14                                                                                    ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; nIOW         ; Clock       ; 0.000        ; -0.038     ; 2.543      ;
; 2.275 ; selector_ad:inst1|inst14                                                                                    ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; nIOW         ; Clock       ; 0.000        ; -0.038     ; 2.543      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'nIOW'                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; -5.071 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5] ; inst    ; Clock        ; nIOW        ; 0.500        ; -2.034     ; 3.577      ;
; -4.637 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3] ; inst    ; Clock        ; nIOW        ; 0.500        ; -2.034     ; 3.143      ;
; -4.591 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4] ; inst    ; Clock        ; nIOW        ; 0.500        ; -2.034     ; 3.097      ;
; -4.476 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6] ; inst    ; Clock        ; nIOW        ; 0.500        ; -2.034     ; 2.982      ;
; -4.151 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0] ; inst    ; Clock        ; nIOW        ; 0.500        ; -2.034     ; 2.657      ;
; -4.095 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1] ; inst    ; Clock        ; nIOW        ; 0.500        ; -2.034     ; 2.601      ;
; -3.900 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2] ; inst    ; Clock        ; nIOW        ; 0.500        ; -2.034     ; 2.406      ;
+--------+-----------------------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'nIOR'                                                                       ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.224 ; nIOW      ; inst13  ; nIOW         ; nIOR        ; 0.500        ; 2.559      ; 2.875      ;
; 0.724 ; nIOW      ; inst13  ; nIOW         ; nIOR        ; 1.000        ; 2.559      ; 2.875      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'nIOR'                                                                        ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.010 ; nIOW      ; inst13  ; nIOW         ; nIOR        ; 0.000        ; 2.559      ; 2.875      ;
; 0.510 ; nIOW      ; inst13  ; nIOW         ; nIOR        ; -0.500       ; 2.559      ; 2.875      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'nIOW'                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; 4.634 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2] ; inst    ; Clock        ; nIOW        ; -0.500       ; -2.034     ; 2.406      ;
; 4.829 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1] ; inst    ; Clock        ; nIOW        ; -0.500       ; -2.034     ; 2.601      ;
; 4.885 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0] ; inst    ; Clock        ; nIOW        ; -0.500       ; -2.034     ; 2.657      ;
; 5.210 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6] ; inst    ; Clock        ; nIOW        ; -0.500       ; -2.034     ; 2.982      ;
; 5.325 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4] ; inst    ; Clock        ; nIOW        ; -0.500       ; -2.034     ; 3.097      ;
; 5.371 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3] ; inst    ; Clock        ; nIOW        ; -0.500       ; -2.034     ; 3.143      ;
; 5.805 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5] ; inst    ; Clock        ; nIOW        ; -0.500       ; -2.034     ; 3.577      ;
+-------+-----------------------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clock'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; -1.777 ; 1.000        ; 2.777          ; Port Rate        ; Clock ; Rise       ; Clock                                                                                                       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Fall       ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Fall       ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Fall       ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Fall       ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Fall       ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Fall       ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Fall       ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Fall       ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Fall       ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Fall       ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock|combout                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock|combout                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|inst|combout                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|inst|combout                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|inst|datad                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|inst|datad                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|inst~clkctrl|inclk[0]                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|inst~clkctrl|inclk[0]                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|inst~clkctrl|outclk                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|inst~clkctrl|outclk                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst8|inst26|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst8|inst26|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst8|inst26|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst8|inst26|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst8|inst26|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst8|inst26|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst8|inst26|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst8|inst26|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst8|inst26|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst8|inst26|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'nIOW'                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------+
; -1.777 ; 1.000        ; 2.777          ; Port Rate        ; nIOW  ; Rise       ; nIOW                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; nIOW  ; Fall       ; inst                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; nIOW  ; Fall       ; inst                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; nIOW  ; Fall       ; selector_ad:inst1|inst14 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; nIOW  ; Fall       ; selector_ad:inst1|inst14 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; nIOW  ; Rise       ; inst1|inst14|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; nIOW  ; Rise       ; inst1|inst14|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; nIOW  ; Rise       ; inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; nIOW  ; Rise       ; inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; nIOW  ; Rise       ; nIOW|combout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; nIOW  ; Rise       ; nIOW|combout             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'nIOR'                                                        ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target       ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; -1.777 ; 1.000        ; 2.777          ; Port Rate        ; nIOR  ; Rise       ; nIOR         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; nIOR  ; Fall       ; inst13       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; nIOR  ; Fall       ; inst13       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; nIOR  ; Rise       ; inst13|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; nIOR  ; Rise       ; inst13|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; nIOR  ; Rise       ; nIOR|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; nIOR  ; Rise       ; nIOR|combout ;
+--------+--------------+----------------+------------------+-------+------------+--------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; AD[*]     ; nIOW       ; 6.057  ; 6.057  ; Fall       ; nIOW            ;
;  AD[0]    ; nIOW       ; 5.924  ; 5.924  ; Fall       ; nIOW            ;
;  AD[1]    ; nIOW       ; 4.908  ; 4.908  ; Fall       ; nIOW            ;
;  AD[2]    ; nIOW       ; 5.204  ; 5.204  ; Fall       ; nIOW            ;
;  AD[3]    ; nIOW       ; 5.200  ; 5.200  ; Fall       ; nIOW            ;
;  AD[4]    ; nIOW       ; 5.838  ; 5.838  ; Fall       ; nIOW            ;
;  AD[5]    ; nIOW       ; 6.057  ; 6.057  ; Fall       ; nIOW            ;
;  AD[6]    ; nIOW       ; 1.139  ; 1.139  ; Fall       ; nIOW            ;
;  AD[7]    ; nIOW       ; 1.195  ; 1.195  ; Fall       ; nIOW            ;
; nStart    ; nIOW       ; -0.271 ; -0.271 ; Fall       ; nIOW            ;
; nStop     ; nIOW       ; 0.480  ; 0.480  ; Fall       ; nIOW            ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; AD[*]     ; nIOW       ; -0.873 ; -0.873 ; Fall       ; nIOW            ;
;  AD[0]    ; nIOW       ; -5.658 ; -5.658 ; Fall       ; nIOW            ;
;  AD[1]    ; nIOW       ; -4.642 ; -4.642 ; Fall       ; nIOW            ;
;  AD[2]    ; nIOW       ; -4.938 ; -4.938 ; Fall       ; nIOW            ;
;  AD[3]    ; nIOW       ; -4.934 ; -4.934 ; Fall       ; nIOW            ;
;  AD[4]    ; nIOW       ; -5.572 ; -5.572 ; Fall       ; nIOW            ;
;  AD[5]    ; nIOW       ; -5.791 ; -5.791 ; Fall       ; nIOW            ;
;  AD[6]    ; nIOW       ; -0.873 ; -0.873 ; Fall       ; nIOW            ;
;  AD[7]    ; nIOW       ; -0.929 ; -0.929 ; Fall       ; nIOW            ;
; nStart    ; nIOW       ; 0.537  ; 0.537  ; Fall       ; nIOW            ;
; nStop     ; nIOW       ; -0.214 ; -0.214 ; Fall       ; nIOW            ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Result    ; Clock      ; 11.716 ; 11.716 ; Rise       ; Clock           ;
; T_stop    ; Clock      ; 11.080 ; 11.080 ; Rise       ; Clock           ;
; Result    ; Clock      ; 11.716 ; 11.716 ; Fall       ; Clock           ;
; T         ; Clock      ; 8.428  ; 8.428  ; Fall       ; Clock           ;
; count[*]  ; Clock      ; 9.475  ; 9.475  ; Fall       ; Clock           ;
;  count[0] ; Clock      ; 8.856  ; 8.856  ; Fall       ; Clock           ;
;  count[1] ; Clock      ; 9.206  ; 9.206  ; Fall       ; Clock           ;
;  count[2] ; Clock      ; 9.475  ; 9.475  ; Fall       ; Clock           ;
;  count[3] ; Clock      ; 8.842  ; 8.842  ; Fall       ; Clock           ;
;  count[4] ; Clock      ; 8.548  ; 8.548  ; Fall       ; Clock           ;
; Read      ; nIOR       ; 7.756  ; 7.756  ; Fall       ; nIOR            ;
; Result    ; nIOR       ; 9.535  ; 9.535  ; Fall       ; nIOR            ;
; count[*]  ; nIOR       ; 9.105  ; 9.105  ; Fall       ; nIOR            ;
;  count[0] ; nIOR       ; 8.444  ; 8.444  ; Fall       ; nIOR            ;
;  count[1] ; nIOR       ; 9.090  ; 9.090  ; Fall       ; nIOR            ;
;  count[2] ; nIOR       ; 9.105  ; 9.105  ; Fall       ; nIOR            ;
;  count[3] ; nIOR       ; 8.733  ; 8.733  ; Fall       ; nIOR            ;
;  count[4] ; nIOR       ; 8.742  ; 8.742  ; Fall       ; nIOR            ;
; Enable    ; nIOW       ; 8.582  ; 8.582  ; Fall       ; nIOW            ;
; Read      ; nIOW       ; 8.103  ; 8.103  ; Fall       ; nIOW            ;
; Result    ; nIOW       ; 9.622  ; 9.622  ; Fall       ; nIOW            ;
; SA        ; nIOW       ; 7.604  ; 7.604  ; Fall       ; nIOW            ;
; count[*]  ; nIOW       ; 10.257 ; 10.257 ; Fall       ; nIOW            ;
;  count[0] ; nIOW       ; 8.526  ; 8.526  ; Fall       ; nIOW            ;
;  count[1] ; nIOW       ; 10.257 ; 10.257 ; Fall       ; nIOW            ;
;  count[2] ; nIOW       ; 9.612  ; 9.612  ; Fall       ; nIOW            ;
;  count[3] ; nIOW       ; 9.897  ; 9.897  ; Fall       ; nIOW            ;
;  count[4] ; nIOW       ; 9.908  ; 9.908  ; Fall       ; nIOW            ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Result    ; Clock      ; 11.716 ; 11.716 ; Rise       ; Clock           ;
; T_stop    ; Clock      ; 9.909  ; 9.909  ; Rise       ; Clock           ;
; Result    ; Clock      ; 9.214  ; 9.214  ; Fall       ; Clock           ;
; T         ; Clock      ; 7.992  ; 7.992  ; Fall       ; Clock           ;
; count[*]  ; Clock      ; 8.548  ; 8.548  ; Fall       ; Clock           ;
;  count[0] ; Clock      ; 8.856  ; 8.856  ; Fall       ; Clock           ;
;  count[1] ; Clock      ; 9.206  ; 9.206  ; Fall       ; Clock           ;
;  count[2] ; Clock      ; 9.475  ; 9.475  ; Fall       ; Clock           ;
;  count[3] ; Clock      ; 8.842  ; 8.842  ; Fall       ; Clock           ;
;  count[4] ; Clock      ; 8.548  ; 8.548  ; Fall       ; Clock           ;
; Read      ; nIOR       ; 7.756  ; 7.756  ; Fall       ; nIOR            ;
; Result    ; nIOR       ; 9.535  ; 9.535  ; Fall       ; nIOR            ;
; count[*]  ; nIOR       ; 8.444  ; 8.444  ; Fall       ; nIOR            ;
;  count[0] ; nIOR       ; 8.444  ; 8.444  ; Fall       ; nIOR            ;
;  count[1] ; nIOR       ; 9.090  ; 9.090  ; Fall       ; nIOR            ;
;  count[2] ; nIOR       ; 9.105  ; 9.105  ; Fall       ; nIOR            ;
;  count[3] ; nIOR       ; 8.733  ; 8.733  ; Fall       ; nIOR            ;
;  count[4] ; nIOR       ; 8.742  ; 8.742  ; Fall       ; nIOR            ;
; Enable    ; nIOW       ; 8.469  ; 8.469  ; Fall       ; nIOW            ;
; Read      ; nIOW       ; 7.707  ; 7.707  ; Fall       ; nIOW            ;
; Result    ; nIOW       ; 9.615  ; 9.615  ; Fall       ; nIOW            ;
; SA        ; nIOW       ; 7.604  ; 7.604  ; Fall       ; nIOW            ;
; count[*]  ; nIOW       ; 8.144  ; 8.144  ; Fall       ; nIOW            ;
;  count[0] ; nIOW       ; 8.144  ; 8.144  ; Fall       ; nIOW            ;
;  count[1] ; nIOW       ; 9.330  ; 9.330  ; Fall       ; nIOW            ;
;  count[2] ; nIOW       ; 9.363  ; 9.363  ; Fall       ; nIOW            ;
;  count[3] ; nIOW       ; 8.972  ; 8.972  ; Fall       ; nIOW            ;
;  count[4] ; nIOW       ; 8.981  ; 8.981  ; Fall       ; nIOW            ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------+
; Fast Model Setup Summary      ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; Clock ; 0.020 ; 0.000         ;
; nIOW  ; 0.665 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; nIOW  ; 0.215 ; 0.000         ;
; Clock ; 0.250 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Fast Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; nIOW  ; -1.757 ; -1.757        ;
; nIOR  ; 0.373  ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; nIOR  ; 0.007 ; 0.000         ;
; nIOW  ; 2.307 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; Clock ; -1.222 ; -13.222               ;
; nIOW  ; -1.222 ; -3.222                ;
; nIOR  ; -1.222 ; -2.222                ;
+-------+--------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Clock'                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.020 ; selector_ad:inst1|inst14                                                                                    ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; nIOW         ; Clock       ; 1.000        ; -0.023     ; 0.989      ;
; 0.020 ; selector_ad:inst1|inst14                                                                                    ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; nIOW         ; Clock       ; 1.000        ; -0.023     ; 0.989      ;
; 0.020 ; selector_ad:inst1|inst14                                                                                    ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; nIOW         ; Clock       ; 1.000        ; -0.023     ; 0.989      ;
; 0.020 ; selector_ad:inst1|inst14                                                                                    ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; nIOW         ; Clock       ; 1.000        ; -0.023     ; 0.989      ;
; 0.020 ; selector_ad:inst1|inst14                                                                                    ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; nIOW         ; Clock       ; 1.000        ; -0.023     ; 0.989      ;
; 0.091 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.941      ;
; 0.091 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.941      ;
; 0.091 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.941      ;
; 0.091 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.941      ;
; 0.091 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.941      ;
; 0.096 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.936      ;
; 0.096 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.936      ;
; 0.096 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.936      ;
; 0.096 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.936      ;
; 0.096 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.936      ;
; 0.101 ; inst                                                                                                        ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; nIOW         ; Clock       ; 1.000        ; -0.023     ; 0.908      ;
; 0.101 ; inst                                                                                                        ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; nIOW         ; Clock       ; 1.000        ; -0.023     ; 0.908      ;
; 0.101 ; inst                                                                                                        ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; nIOW         ; Clock       ; 1.000        ; -0.023     ; 0.908      ;
; 0.101 ; inst                                                                                                        ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; nIOW         ; Clock       ; 1.000        ; -0.023     ; 0.908      ;
; 0.101 ; inst                                                                                                        ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; nIOW         ; Clock       ; 1.000        ; -0.023     ; 0.908      ;
; 0.132 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.900      ;
; 0.141 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.891      ;
; 0.141 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.891      ;
; 0.141 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.891      ;
; 0.141 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.891      ;
; 0.141 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.891      ;
; 0.167 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.865      ;
; 0.186 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.846      ;
; 0.202 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.830      ;
; 0.221 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.811      ;
; 0.225 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.807      ;
; 0.225 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.807      ;
; 0.225 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.807      ;
; 0.225 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.807      ;
; 0.225 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.807      ;
; 0.237 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.795      ;
; 0.256 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.776      ;
; 0.262 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.770      ;
; 0.272 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.760      ;
; 0.282 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.750      ;
; 0.291 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.741      ;
; 0.297 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.735      ;
; 0.312 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.720      ;
; 0.317 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.715      ;
; 0.326 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.706      ;
; 0.332 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.700      ;
; 0.332 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.700      ;
; 0.347 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.685      ;
; 0.352 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.680      ;
; 0.366 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.666      ;
; 0.367 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.665      ;
; 0.367 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.665      ;
; 0.382 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.650      ;
; 0.382 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.650      ;
; 0.387 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.645      ;
; 0.506 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.526      ;
; 0.507 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.525      ;
; 0.507 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.525      ;
; 0.519 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.513      ;
; 0.520 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.512      ;
; 0.520 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.512      ;
; 0.525 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.507      ;
; 0.557 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6]   ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.475      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'nIOW'                                                                          ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.665 ; inst      ; inst    ; nIOW         ; nIOW        ; 1.000        ; 0.000      ; 0.367      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'nIOW'                                                                           ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.215 ; inst      ; inst    ; nIOW         ; nIOW        ; 0.000        ; 0.000      ; 0.367      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Clock'                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.250 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.402      ;
; 0.323 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.475      ;
; 0.355 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.507      ;
; 0.360 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.373 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.526      ;
; 0.376 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.529      ;
; 0.493 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.645      ;
; 0.498 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.650      ;
; 0.513 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.665      ;
; 0.513 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.665      ;
; 0.514 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.666      ;
; 0.514 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.666      ;
; 0.515 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.667      ;
; 0.517 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.669      ;
; 0.528 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.680      ;
; 0.533 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.685      ;
; 0.548 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.700      ;
; 0.548 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.700      ;
; 0.550 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.702      ;
; 0.552 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.704      ;
; 0.554 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.706      ;
; 0.563 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.715      ;
; 0.568 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.720      ;
; 0.583 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.735      ;
; 0.585 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.737      ;
; 0.589 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.741      ;
; 0.598 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.750      ;
; 0.608 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.760      ;
; 0.618 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.770      ;
; 0.624 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.776      ;
; 0.643 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.795      ;
; 0.655 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.807      ;
; 0.655 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.807      ;
; 0.655 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.807      ;
; 0.655 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.807      ;
; 0.659 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.811      ;
; 0.678 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.830      ;
; 0.694 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.846      ;
; 0.713 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.865      ;
; 0.739 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.891      ;
; 0.748 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0]   ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6]   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.900      ;
; 0.779 ; inst                                                                                                        ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; nIOW         ; Clock       ; 0.000        ; -0.023     ; 0.908      ;
; 0.779 ; inst                                                                                                        ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; nIOW         ; Clock       ; 0.000        ; -0.023     ; 0.908      ;
; 0.779 ; inst                                                                                                        ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; nIOW         ; Clock       ; 0.000        ; -0.023     ; 0.908      ;
; 0.779 ; inst                                                                                                        ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; nIOW         ; Clock       ; 0.000        ; -0.023     ; 0.908      ;
; 0.779 ; inst                                                                                                        ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; nIOW         ; Clock       ; 0.000        ; -0.023     ; 0.908      ;
; 0.784 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.936      ;
; 0.784 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.936      ;
; 0.784 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.936      ;
; 0.789 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.941      ;
; 0.789 ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.941      ;
; 0.860 ; selector_ad:inst1|inst14                                                                                    ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ; nIOW         ; Clock       ; 0.000        ; -0.023     ; 0.989      ;
; 0.860 ; selector_ad:inst1|inst14                                                                                    ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ; nIOW         ; Clock       ; 0.000        ; -0.023     ; 0.989      ;
; 0.860 ; selector_ad:inst1|inst14                                                                                    ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ; nIOW         ; Clock       ; 0.000        ; -0.023     ; 0.989      ;
; 0.860 ; selector_ad:inst1|inst14                                                                                    ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ; nIOW         ; Clock       ; 0.000        ; -0.023     ; 0.989      ;
; 0.860 ; selector_ad:inst1|inst14                                                                                    ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ; nIOW         ; Clock       ; 0.000        ; -0.023     ; 0.989      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'nIOW'                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; -1.757 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5] ; inst    ; Clock        ; nIOW        ; 0.500        ; -0.996     ; 1.293      ;
; -1.663 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3] ; inst    ; Clock        ; nIOW        ; 0.500        ; -0.996     ; 1.199      ;
; -1.620 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6] ; inst    ; Clock        ; nIOW        ; 0.500        ; -0.996     ; 1.156      ;
; -1.619 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4] ; inst    ; Clock        ; nIOW        ; 0.500        ; -0.996     ; 1.155      ;
; -1.509 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0] ; inst    ; Clock        ; nIOW        ; 0.500        ; -0.996     ; 1.045      ;
; -1.494 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1] ; inst    ; Clock        ; nIOW        ; 0.500        ; -0.996     ; 1.030      ;
; -1.427 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2] ; inst    ; Clock        ; nIOW        ; 0.500        ; -0.996     ; 0.963      ;
+--------+-----------------------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'nIOR'                                                                       ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.373 ; nIOW      ; inst13  ; nIOW         ; nIOR        ; 0.500        ; 1.173      ; 1.332      ;
; 0.873 ; nIOW      ; inst13  ; nIOW         ; nIOR        ; 1.000        ; 1.173      ; 1.332      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'nIOR'                                                                        ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.007 ; nIOW      ; inst13  ; nIOW         ; nIOR        ; 0.000        ; 1.173      ; 1.332      ;
; 0.507 ; nIOW      ; inst13  ; nIOW         ; nIOR        ; -0.500       ; 1.173      ; 1.332      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'nIOW'                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; 2.307 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2] ; inst    ; Clock        ; nIOW        ; -0.500       ; -0.996     ; 0.963      ;
; 2.374 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1] ; inst    ; Clock        ; nIOW        ; -0.500       ; -0.996     ; 1.030      ;
; 2.389 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0] ; inst    ; Clock        ; nIOW        ; -0.500       ; -0.996     ; 1.045      ;
; 2.499 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4] ; inst    ; Clock        ; nIOW        ; -0.500       ; -0.996     ; 1.155      ;
; 2.500 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6] ; inst    ; Clock        ; nIOW        ; -0.500       ; -0.996     ; 1.156      ;
; 2.543 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3] ; inst    ; Clock        ; nIOW        ; -0.500       ; -0.996     ; 1.199      ;
; 2.637 ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5] ; inst    ; Clock        ; nIOW        ; -0.500       ; -0.996     ; 1.293      ;
+-------+-----------------------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clock'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; Clock ; Rise       ; Clock                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[4]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[5]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; count_period:inst7|lpm_counter3:inst9|lpm_counter:LPM_COUNTER_component|cntr_rkh:auto_generated|safe_q[6]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Fall       ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Fall       ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Fall       ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Fall       ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Fall       ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Fall       ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Fall       ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Fall       ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Fall       ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Fall       ; counter_logic:inst8|lpm_counter0:inst26|lpm_counter:LPM_COUNTER_component|cntr_pni:auto_generated|safe_q[4] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock|combout                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock|combout                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|inst|combout                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|inst|combout                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|inst|datad                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|inst|datad                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|inst~clkctrl|inclk[0]                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|inst~clkctrl|inclk[0]                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|inst~clkctrl|outclk                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|inst~clkctrl|outclk                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst8|inst26|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst8|inst26|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst8|inst26|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst8|inst26|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst8|inst26|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst8|inst26|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst8|inst26|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst8|inst26|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst8|inst26|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst8|inst26|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'nIOW'                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; nIOW  ; Rise       ; nIOW                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; nIOW  ; Fall       ; inst                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; nIOW  ; Fall       ; inst                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; nIOW  ; Fall       ; selector_ad:inst1|inst14 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; nIOW  ; Fall       ; selector_ad:inst1|inst14 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; nIOW  ; Rise       ; inst1|inst14|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; nIOW  ; Rise       ; inst1|inst14|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; nIOW  ; Rise       ; inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; nIOW  ; Rise       ; inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; nIOW  ; Rise       ; nIOW|combout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; nIOW  ; Rise       ; nIOW|combout             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------+


+-----------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'nIOR'                                                        ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target       ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; nIOR  ; Rise       ; nIOR         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; nIOR  ; Fall       ; inst13       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; nIOR  ; Fall       ; inst13       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; nIOR  ; Rise       ; inst13|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; nIOR  ; Rise       ; inst13|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; nIOR  ; Rise       ; nIOR|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; nIOR  ; Rise       ; nIOR|combout ;
+--------+--------------+----------------+------------------+-------+------------+--------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; AD[*]     ; nIOW       ; 2.927  ; 2.927  ; Fall       ; nIOW            ;
;  AD[0]    ; nIOW       ; 2.730  ; 2.730  ; Fall       ; nIOW            ;
;  AD[1]    ; nIOW       ; 2.380  ; 2.380  ; Fall       ; nIOW            ;
;  AD[2]    ; nIOW       ; 2.476  ; 2.476  ; Fall       ; nIOW            ;
;  AD[3]    ; nIOW       ; 2.438  ; 2.438  ; Fall       ; nIOW            ;
;  AD[4]    ; nIOW       ; 2.720  ; 2.720  ; Fall       ; nIOW            ;
;  AD[5]    ; nIOW       ; 2.927  ; 2.927  ; Fall       ; nIOW            ;
;  AD[6]    ; nIOW       ; 0.216  ; 0.216  ; Fall       ; nIOW            ;
;  AD[7]    ; nIOW       ; 0.224  ; 0.224  ; Fall       ; nIOW            ;
; nStart    ; nIOW       ; -0.198 ; -0.198 ; Fall       ; nIOW            ;
; nStop     ; nIOW       ; 0.018  ; 0.018  ; Fall       ; nIOW            ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; AD[*]     ; nIOW       ; -0.096 ; -0.096 ; Fall       ; nIOW            ;
;  AD[0]    ; nIOW       ; -2.610 ; -2.610 ; Fall       ; nIOW            ;
;  AD[1]    ; nIOW       ; -2.260 ; -2.260 ; Fall       ; nIOW            ;
;  AD[2]    ; nIOW       ; -2.356 ; -2.356 ; Fall       ; nIOW            ;
;  AD[3]    ; nIOW       ; -2.318 ; -2.318 ; Fall       ; nIOW            ;
;  AD[4]    ; nIOW       ; -2.600 ; -2.600 ; Fall       ; nIOW            ;
;  AD[5]    ; nIOW       ; -2.807 ; -2.807 ; Fall       ; nIOW            ;
;  AD[6]    ; nIOW       ; -0.096 ; -0.096 ; Fall       ; nIOW            ;
;  AD[7]    ; nIOW       ; -0.104 ; -0.104 ; Fall       ; nIOW            ;
; nStart    ; nIOW       ; 0.318  ; 0.318  ; Fall       ; nIOW            ;
; nStop     ; nIOW       ; 0.102  ; 0.102  ; Fall       ; nIOW            ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Result    ; Clock      ; 5.495 ; 5.495 ; Rise       ; Clock           ;
; T_stop    ; Clock      ; 4.752 ; 4.752 ; Rise       ; Clock           ;
; Result    ; Clock      ; 5.495 ; 5.495 ; Fall       ; Clock           ;
; T         ; Clock      ; 3.579 ; 3.579 ; Fall       ; Clock           ;
; count[*]  ; Clock      ; 3.959 ; 3.959 ; Fall       ; Clock           ;
;  count[0] ; Clock      ; 3.737 ; 3.737 ; Fall       ; Clock           ;
;  count[1] ; Clock      ; 3.876 ; 3.876 ; Fall       ; Clock           ;
;  count[2] ; Clock      ; 3.959 ; 3.959 ; Fall       ; Clock           ;
;  count[3] ; Clock      ; 3.761 ; 3.761 ; Fall       ; Clock           ;
;  count[4] ; Clock      ; 3.688 ; 3.688 ; Fall       ; Clock           ;
; Read      ; nIOR       ; 3.387 ; 3.387 ; Fall       ; nIOR            ;
; Result    ; nIOR       ; 3.969 ; 3.969 ; Fall       ; nIOR            ;
; count[*]  ; nIOR       ; 3.830 ; 3.830 ; Fall       ; nIOR            ;
;  count[0] ; nIOR       ; 3.596 ; 3.596 ; Fall       ; nIOR            ;
;  count[1] ; nIOR       ; 3.815 ; 3.815 ; Fall       ; nIOR            ;
;  count[2] ; nIOR       ; 3.830 ; 3.830 ; Fall       ; nIOR            ;
;  count[3] ; nIOR       ; 3.709 ; 3.709 ; Fall       ; nIOR            ;
;  count[4] ; nIOR       ; 3.716 ; 3.716 ; Fall       ; nIOR            ;
; Enable    ; nIOW       ; 3.753 ; 3.753 ; Fall       ; nIOW            ;
; Read      ; nIOW       ; 3.502 ; 3.502 ; Fall       ; nIOW            ;
; Result    ; nIOW       ; 4.049 ; 4.049 ; Fall       ; nIOW            ;
; SA        ; nIOW       ; 3.429 ; 3.429 ; Fall       ; nIOW            ;
; count[*]  ; nIOW       ; 4.219 ; 4.219 ; Fall       ; nIOW            ;
;  count[0] ; nIOW       ; 3.655 ; 3.655 ; Fall       ; nIOW            ;
;  count[1] ; nIOW       ; 4.219 ; 4.219 ; Fall       ; nIOW            ;
;  count[2] ; nIOW       ; 4.016 ; 4.016 ; Fall       ; nIOW            ;
;  count[3] ; nIOW       ; 4.109 ; 4.109 ; Fall       ; nIOW            ;
;  count[4] ; nIOW       ; 4.119 ; 4.119 ; Fall       ; nIOW            ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Result    ; Clock      ; 5.495 ; 5.495 ; Rise       ; Clock           ;
; T_stop    ; Clock      ; 4.422 ; 4.422 ; Rise       ; Clock           ;
; Result    ; Clock      ; 3.891 ; 3.891 ; Fall       ; Clock           ;
; T         ; Clock      ; 3.445 ; 3.445 ; Fall       ; Clock           ;
; count[*]  ; Clock      ; 3.688 ; 3.688 ; Fall       ; Clock           ;
;  count[0] ; Clock      ; 3.737 ; 3.737 ; Fall       ; Clock           ;
;  count[1] ; Clock      ; 3.876 ; 3.876 ; Fall       ; Clock           ;
;  count[2] ; Clock      ; 3.959 ; 3.959 ; Fall       ; Clock           ;
;  count[3] ; Clock      ; 3.761 ; 3.761 ; Fall       ; Clock           ;
;  count[4] ; Clock      ; 3.688 ; 3.688 ; Fall       ; Clock           ;
; Read      ; nIOR       ; 3.387 ; 3.387 ; Fall       ; nIOR            ;
; Result    ; nIOR       ; 3.969 ; 3.969 ; Fall       ; nIOR            ;
; count[*]  ; nIOR       ; 3.596 ; 3.596 ; Fall       ; nIOR            ;
;  count[0] ; nIOR       ; 3.596 ; 3.596 ; Fall       ; nIOR            ;
;  count[1] ; nIOR       ; 3.815 ; 3.815 ; Fall       ; nIOR            ;
;  count[2] ; nIOR       ; 3.830 ; 3.830 ; Fall       ; nIOR            ;
;  count[3] ; nIOR       ; 3.709 ; 3.709 ; Fall       ; nIOR            ;
;  count[4] ; nIOR       ; 3.716 ; 3.716 ; Fall       ; nIOR            ;
; Enable    ; nIOW       ; 3.672 ; 3.672 ; Fall       ; nIOW            ;
; Read      ; nIOW       ; 3.377 ; 3.377 ; Fall       ; nIOW            ;
; Result    ; nIOW       ; 4.029 ; 4.029 ; Fall       ; nIOW            ;
; SA        ; nIOW       ; 3.429 ; 3.429 ; Fall       ; nIOW            ;
; count[*]  ; nIOW       ; 3.538 ; 3.538 ; Fall       ; nIOW            ;
;  count[0] ; nIOW       ; 3.538 ; 3.538 ; Fall       ; nIOW            ;
;  count[1] ; nIOW       ; 3.939 ; 3.939 ; Fall       ; nIOW            ;
;  count[2] ; nIOW       ; 3.963 ; 3.963 ; Fall       ; nIOW            ;
;  count[3] ; nIOW       ; 3.831 ; 3.831 ; Fall       ; nIOW            ;
;  count[4] ; nIOW       ; 3.839 ; 3.839 ; Fall       ; nIOW            ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.541  ; 0.215 ; -5.071   ; 0.007   ; -1.777              ;
;  Clock           ; -1.541  ; 0.250 ; N/A      ; N/A     ; -1.777              ;
;  nIOR            ; N/A     ; N/A   ; 0.224    ; 0.007   ; -1.777              ;
;  nIOW            ; 0.235   ; 0.215 ; -5.071   ; 2.307   ; -1.777              ;
; Design-wide TNS  ; -15.836 ; 0.0   ; -5.071   ; 0.0     ; -27.591             ;
;  Clock           ; -15.836 ; 0.000 ; N/A      ; N/A     ; -19.585             ;
;  nIOR            ; N/A     ; N/A   ; 0.000    ; 0.000   ; -3.261              ;
;  nIOW            ; 0.000   ; 0.000 ; -5.071   ; 0.000   ; -4.745              ;
+------------------+---------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; AD[*]     ; nIOW       ; 6.057  ; 6.057  ; Fall       ; nIOW            ;
;  AD[0]    ; nIOW       ; 5.924  ; 5.924  ; Fall       ; nIOW            ;
;  AD[1]    ; nIOW       ; 4.908  ; 4.908  ; Fall       ; nIOW            ;
;  AD[2]    ; nIOW       ; 5.204  ; 5.204  ; Fall       ; nIOW            ;
;  AD[3]    ; nIOW       ; 5.200  ; 5.200  ; Fall       ; nIOW            ;
;  AD[4]    ; nIOW       ; 5.838  ; 5.838  ; Fall       ; nIOW            ;
;  AD[5]    ; nIOW       ; 6.057  ; 6.057  ; Fall       ; nIOW            ;
;  AD[6]    ; nIOW       ; 1.139  ; 1.139  ; Fall       ; nIOW            ;
;  AD[7]    ; nIOW       ; 1.195  ; 1.195  ; Fall       ; nIOW            ;
; nStart    ; nIOW       ; -0.198 ; -0.198 ; Fall       ; nIOW            ;
; nStop     ; nIOW       ; 0.480  ; 0.480  ; Fall       ; nIOW            ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; AD[*]     ; nIOW       ; -0.096 ; -0.096 ; Fall       ; nIOW            ;
;  AD[0]    ; nIOW       ; -2.610 ; -2.610 ; Fall       ; nIOW            ;
;  AD[1]    ; nIOW       ; -2.260 ; -2.260 ; Fall       ; nIOW            ;
;  AD[2]    ; nIOW       ; -2.356 ; -2.356 ; Fall       ; nIOW            ;
;  AD[3]    ; nIOW       ; -2.318 ; -2.318 ; Fall       ; nIOW            ;
;  AD[4]    ; nIOW       ; -2.600 ; -2.600 ; Fall       ; nIOW            ;
;  AD[5]    ; nIOW       ; -2.807 ; -2.807 ; Fall       ; nIOW            ;
;  AD[6]    ; nIOW       ; -0.096 ; -0.096 ; Fall       ; nIOW            ;
;  AD[7]    ; nIOW       ; -0.104 ; -0.104 ; Fall       ; nIOW            ;
; nStart    ; nIOW       ; 0.537  ; 0.537  ; Fall       ; nIOW            ;
; nStop     ; nIOW       ; 0.102  ; 0.102  ; Fall       ; nIOW            ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Result    ; Clock      ; 11.716 ; 11.716 ; Rise       ; Clock           ;
; T_stop    ; Clock      ; 11.080 ; 11.080 ; Rise       ; Clock           ;
; Result    ; Clock      ; 11.716 ; 11.716 ; Fall       ; Clock           ;
; T         ; Clock      ; 8.428  ; 8.428  ; Fall       ; Clock           ;
; count[*]  ; Clock      ; 9.475  ; 9.475  ; Fall       ; Clock           ;
;  count[0] ; Clock      ; 8.856  ; 8.856  ; Fall       ; Clock           ;
;  count[1] ; Clock      ; 9.206  ; 9.206  ; Fall       ; Clock           ;
;  count[2] ; Clock      ; 9.475  ; 9.475  ; Fall       ; Clock           ;
;  count[3] ; Clock      ; 8.842  ; 8.842  ; Fall       ; Clock           ;
;  count[4] ; Clock      ; 8.548  ; 8.548  ; Fall       ; Clock           ;
; Read      ; nIOR       ; 7.756  ; 7.756  ; Fall       ; nIOR            ;
; Result    ; nIOR       ; 9.535  ; 9.535  ; Fall       ; nIOR            ;
; count[*]  ; nIOR       ; 9.105  ; 9.105  ; Fall       ; nIOR            ;
;  count[0] ; nIOR       ; 8.444  ; 8.444  ; Fall       ; nIOR            ;
;  count[1] ; nIOR       ; 9.090  ; 9.090  ; Fall       ; nIOR            ;
;  count[2] ; nIOR       ; 9.105  ; 9.105  ; Fall       ; nIOR            ;
;  count[3] ; nIOR       ; 8.733  ; 8.733  ; Fall       ; nIOR            ;
;  count[4] ; nIOR       ; 8.742  ; 8.742  ; Fall       ; nIOR            ;
; Enable    ; nIOW       ; 8.582  ; 8.582  ; Fall       ; nIOW            ;
; Read      ; nIOW       ; 8.103  ; 8.103  ; Fall       ; nIOW            ;
; Result    ; nIOW       ; 9.622  ; 9.622  ; Fall       ; nIOW            ;
; SA        ; nIOW       ; 7.604  ; 7.604  ; Fall       ; nIOW            ;
; count[*]  ; nIOW       ; 10.257 ; 10.257 ; Fall       ; nIOW            ;
;  count[0] ; nIOW       ; 8.526  ; 8.526  ; Fall       ; nIOW            ;
;  count[1] ; nIOW       ; 10.257 ; 10.257 ; Fall       ; nIOW            ;
;  count[2] ; nIOW       ; 9.612  ; 9.612  ; Fall       ; nIOW            ;
;  count[3] ; nIOW       ; 9.897  ; 9.897  ; Fall       ; nIOW            ;
;  count[4] ; nIOW       ; 9.908  ; 9.908  ; Fall       ; nIOW            ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Result    ; Clock      ; 5.495 ; 5.495 ; Rise       ; Clock           ;
; T_stop    ; Clock      ; 4.422 ; 4.422 ; Rise       ; Clock           ;
; Result    ; Clock      ; 3.891 ; 3.891 ; Fall       ; Clock           ;
; T         ; Clock      ; 3.445 ; 3.445 ; Fall       ; Clock           ;
; count[*]  ; Clock      ; 3.688 ; 3.688 ; Fall       ; Clock           ;
;  count[0] ; Clock      ; 3.737 ; 3.737 ; Fall       ; Clock           ;
;  count[1] ; Clock      ; 3.876 ; 3.876 ; Fall       ; Clock           ;
;  count[2] ; Clock      ; 3.959 ; 3.959 ; Fall       ; Clock           ;
;  count[3] ; Clock      ; 3.761 ; 3.761 ; Fall       ; Clock           ;
;  count[4] ; Clock      ; 3.688 ; 3.688 ; Fall       ; Clock           ;
; Read      ; nIOR       ; 3.387 ; 3.387 ; Fall       ; nIOR            ;
; Result    ; nIOR       ; 3.969 ; 3.969 ; Fall       ; nIOR            ;
; count[*]  ; nIOR       ; 3.596 ; 3.596 ; Fall       ; nIOR            ;
;  count[0] ; nIOR       ; 3.596 ; 3.596 ; Fall       ; nIOR            ;
;  count[1] ; nIOR       ; 3.815 ; 3.815 ; Fall       ; nIOR            ;
;  count[2] ; nIOR       ; 3.830 ; 3.830 ; Fall       ; nIOR            ;
;  count[3] ; nIOR       ; 3.709 ; 3.709 ; Fall       ; nIOR            ;
;  count[4] ; nIOR       ; 3.716 ; 3.716 ; Fall       ; nIOR            ;
; Enable    ; nIOW       ; 3.672 ; 3.672 ; Fall       ; nIOW            ;
; Read      ; nIOW       ; 3.377 ; 3.377 ; Fall       ; nIOW            ;
; Result    ; nIOW       ; 4.029 ; 4.029 ; Fall       ; nIOW            ;
; SA        ; nIOW       ; 3.429 ; 3.429 ; Fall       ; nIOW            ;
; count[*]  ; nIOW       ; 3.538 ; 3.538 ; Fall       ; nIOW            ;
;  count[0] ; nIOW       ; 3.538 ; 3.538 ; Fall       ; nIOW            ;
;  count[1] ; nIOW       ; 3.939 ; 3.939 ; Fall       ; nIOW            ;
;  count[2] ; nIOW       ; 3.963 ; 3.963 ; Fall       ; nIOW            ;
;  count[3] ; nIOW       ; 3.831 ; 3.831 ; Fall       ; nIOW            ;
;  count[4] ; nIOW       ; 3.839 ; 3.839 ; Fall       ; nIOW            ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock      ; Clock    ; 28       ; 0        ; 0        ; 35       ;
; nIOW       ; Clock    ; 0        ; 0        ; 0        ; 10       ;
; nIOW       ; nIOW     ; 0        ; 0        ; 0        ; 1        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock      ; Clock    ; 28       ; 0        ; 0        ; 35       ;
; nIOW       ; Clock    ; 0        ; 0        ; 0        ; 10       ;
; nIOW       ; nIOW     ; 0        ; 0        ; 0        ; 1        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; nIOW       ; nIOR     ; 0        ; 0        ; 1        ; 1        ;
; Clock      ; nIOW     ; 0        ; 0        ; 7        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; nIOW       ; nIOR     ; 0        ; 0        ; 1        ; 1        ;
; Clock      ; nIOW     ; 0        ; 0        ; 7        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 11    ; 11   ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 46    ; 46   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jun 02 13:44:00 2025
Info: Command: quartus_sta interface -c interface
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'interface.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Clock Clock
    Info (332105): create_clock -period 1.000 -name nIOW nIOW
    Info (332105): create_clock -period 1.000 -name nIOR nIOR
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.541
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.541       -15.836 Clock 
    Info (332119):     0.235         0.000 nIOW 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 nIOW 
    Info (332119):     0.769         0.000 Clock 
Info (332146): Worst-case recovery slack is -5.071
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.071        -5.071 nIOW 
    Info (332119):     0.224         0.000 nIOR 
Info (332146): Worst-case removal slack is 0.010
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.010         0.000 nIOR 
    Info (332119):     4.634         0.000 nIOW 
Info (332146): Worst-case minimum pulse width slack is -1.777
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.777       -19.585 Clock 
    Info (332119):    -1.777        -4.745 nIOW 
    Info (332119):    -1.777        -3.261 nIOR 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 0.020
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.020         0.000 Clock 
    Info (332119):     0.665         0.000 nIOW 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 nIOW 
    Info (332119):     0.250         0.000 Clock 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case recovery slack is -1.757
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.757        -1.757 nIOW 
    Info (332119):     0.373         0.000 nIOR 
Info (332146): Worst-case removal slack is 0.007
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.007         0.000 nIOR 
    Info (332119):     2.307         0.000 nIOW 
Info (332146): Worst-case minimum pulse width slack is -1.222
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.222       -13.222 Clock 
    Info (332119):    -1.222        -3.222 nIOW 
    Info (332119):    -1.222        -2.222 nIOR 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4530 megabytes
    Info: Processing ended: Mon Jun 02 13:44:02 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


