Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Nov 18 04:34:46 2023
| Host         : DESKTOP-7K0J699 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab7_timing_summary_routed.rpt -pb lab7_timing_summary_routed.pb -rpx lab7_timing_summary_routed.rpx -warn_on_violation
| Design       : lab7
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.893        0.000                      0                 1729        0.152        0.000                      0                 1729        4.500        0.000                       0                   697  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.893        0.000                      0                 1729        0.152        0.000                      0                 1729        4.500        0.000                       0                   697  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.108ns  (logic 3.163ns (34.727%)  route 5.945ns (65.273%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         1.640     5.192    clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  j_reg[1]/Q
                         net (fo=42, routed)          1.751     7.398    j_reg_n_0_[1]
    SLICE_X9Y29          LUT6 (Prop_lut6_I2_O)        0.124     7.522 r  tmp[0][2]_i_21/O
                         net (fo=4, routed)           0.996     8.518    tmp[0][2]_i_21_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.124     8.642 r  tmp[1][2]_i_11/O
                         net (fo=16, routed)          1.008     9.650    tmp[1][2]_i_11_n_0
    SLICE_X2Y37          LUT2 (Prop_lut2_I0_O)        0.116     9.766 r  tmp[1][6]_i_19/O
                         net (fo=1, routed)           0.458    10.224    tmp[1][6]_i_19_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I3_O)        0.328    10.552 r  tmp[1][6]_i_15/O
                         net (fo=1, routed)           0.000    10.552    tmp[1][6]_i_15_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.084 r  tmp_reg[1][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.084    tmp_reg[1][6]_i_3_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.418 r  tmp_reg[1][14]_i_15/O[1]
                         net (fo=3, routed)           0.588    12.007    tmp_reg[1][14]_i_15_n_6
    SLICE_X2Y39          LUT4 (Prop_lut4_I3_O)        0.303    12.310 r  tmp[1][10]_i_12/O
                         net (fo=2, routed)           0.501    12.810    tmp[1][10]_i_12_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.124    12.934 r  tmp[1][10]_i_2/O
                         net (fo=2, routed)           0.643    13.578    tmp[1][10]_i_2_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.963 r  tmp_reg[1][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.963    tmp_reg[1][10]_i_1_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.077 r  tmp_reg[1][14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.077    tmp_reg[1][14]_i_1_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.300 r  tmp_reg[1][15]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.300    p_4_in[15]
    SLICE_X3Y41          FDRE                                         r  tmp_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         1.521    14.893    clk_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  tmp_reg[1][15]/C
                         clock pessimism              0.273    15.166    
                         clock uncertainty           -0.035    15.130    
    SLICE_X3Y41          FDRE (Setup_fdre_C_D)        0.062    15.192    tmp_reg[1][15]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -14.300    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.070ns  (logic 3.063ns (33.771%)  route 6.007ns (66.229%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         1.640     5.192    clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  j_reg[1]/Q
                         net (fo=42, routed)          1.747     7.395    j_reg_n_0_[1]
    SLICE_X4Y26          LUT6 (Prop_lut6_I2_O)        0.124     7.519 r  tmp[0][2]_i_14/O
                         net (fo=4, routed)           0.742     8.262    tmp[0][2]_i_14_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.124     8.386 r  tmp[0][2]_i_9/O
                         net (fo=15, routed)          1.473     9.858    tmp[0][2]_i_9_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.982 r  tmp[0][6]_i_11/O
                         net (fo=2, routed)           0.633    10.615    tmp[0][6]_i_11_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.739 r  tmp[0][6]_i_15/O
                         net (fo=1, routed)           0.000    10.739    tmp[0][6]_i_15_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.252 r  tmp_reg[0][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.252    tmp_reg[0][6]_i_3_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.481 r  tmp_reg[0][14]_i_15/CO[2]
                         net (fo=3, routed)           0.698    12.179    tmp_reg[0][14]_i_15_n_1
    SLICE_X13Y38         LUT4 (Prop_lut4_I2_O)        0.305    12.484 r  tmp[0][14]_i_24/O
                         net (fo=1, routed)           0.713    13.198    tmp[0][14]_i_24_n_0
    SLICE_X12Y38         LUT4 (Prop_lut4_I1_O)        0.332    13.530 r  tmp[0][14]_i_9/O
                         net (fo=1, routed)           0.000    13.530    tmp[0][14]_i_9_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.043 r  tmp_reg[0][14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.043    tmp_reg[0][14]_i_1_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.262 r  tmp_reg[0][15]_i_2/O[0]
                         net (fo=1, routed)           0.000    14.262    p_6_in[15]
    SLICE_X12Y39         FDRE                                         r  tmp_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         1.451    14.823    clk_IBUF_BUFG
    SLICE_X12Y39         FDRE                                         r  tmp_reg[0][15]/C
                         clock pessimism              0.259    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X12Y39         FDRE (Setup_fdre_C_D)        0.109    15.155    tmp_reg[0][15]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -14.262    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.105ns  (logic 3.160ns (34.706%)  route 5.945ns (65.294%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         1.640     5.192    clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  j_reg[1]/Q
                         net (fo=42, routed)          1.751     7.398    j_reg_n_0_[1]
    SLICE_X9Y29          LUT6 (Prop_lut6_I2_O)        0.124     7.522 r  tmp[0][2]_i_21/O
                         net (fo=4, routed)           0.996     8.518    tmp[0][2]_i_21_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.124     8.642 r  tmp[1][2]_i_11/O
                         net (fo=16, routed)          1.008     9.650    tmp[1][2]_i_11_n_0
    SLICE_X2Y37          LUT2 (Prop_lut2_I0_O)        0.116     9.766 r  tmp[1][6]_i_19/O
                         net (fo=1, routed)           0.458    10.224    tmp[1][6]_i_19_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I3_O)        0.328    10.552 r  tmp[1][6]_i_15/O
                         net (fo=1, routed)           0.000    10.552    tmp[1][6]_i_15_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.084 r  tmp_reg[1][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.084    tmp_reg[1][6]_i_3_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.418 r  tmp_reg[1][14]_i_15/O[1]
                         net (fo=3, routed)           0.588    12.007    tmp_reg[1][14]_i_15_n_6
    SLICE_X2Y39          LUT4 (Prop_lut4_I3_O)        0.303    12.310 r  tmp[1][10]_i_12/O
                         net (fo=2, routed)           0.501    12.810    tmp[1][10]_i_12_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.124    12.934 r  tmp[1][10]_i_2/O
                         net (fo=2, routed)           0.643    13.578    tmp[1][10]_i_2_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.963 r  tmp_reg[1][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.963    tmp_reg[1][10]_i_1_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.297 r  tmp_reg[1][14]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.297    p_4_in[12]
    SLICE_X3Y40          FDRE                                         r  tmp_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         1.520    14.892    clk_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  tmp_reg[1][12]/C
                         clock pessimism              0.273    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X3Y40          FDRE (Setup_fdre_C_D)        0.062    15.191    tmp_reg[1][12]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -14.297    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.084ns  (logic 3.139ns (34.555%)  route 5.945ns (65.445%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         1.640     5.192    clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  j_reg[1]/Q
                         net (fo=42, routed)          1.751     7.398    j_reg_n_0_[1]
    SLICE_X9Y29          LUT6 (Prop_lut6_I2_O)        0.124     7.522 r  tmp[0][2]_i_21/O
                         net (fo=4, routed)           0.996     8.518    tmp[0][2]_i_21_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.124     8.642 r  tmp[1][2]_i_11/O
                         net (fo=16, routed)          1.008     9.650    tmp[1][2]_i_11_n_0
    SLICE_X2Y37          LUT2 (Prop_lut2_I0_O)        0.116     9.766 r  tmp[1][6]_i_19/O
                         net (fo=1, routed)           0.458    10.224    tmp[1][6]_i_19_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I3_O)        0.328    10.552 r  tmp[1][6]_i_15/O
                         net (fo=1, routed)           0.000    10.552    tmp[1][6]_i_15_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.084 r  tmp_reg[1][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.084    tmp_reg[1][6]_i_3_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.418 r  tmp_reg[1][14]_i_15/O[1]
                         net (fo=3, routed)           0.588    12.007    tmp_reg[1][14]_i_15_n_6
    SLICE_X2Y39          LUT4 (Prop_lut4_I3_O)        0.303    12.310 r  tmp[1][10]_i_12/O
                         net (fo=2, routed)           0.501    12.810    tmp[1][10]_i_12_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.124    12.934 r  tmp[1][10]_i_2/O
                         net (fo=2, routed)           0.643    13.578    tmp[1][10]_i_2_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.963 r  tmp_reg[1][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.963    tmp_reg[1][10]_i_1_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.276 r  tmp_reg[1][14]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.276    p_4_in[14]
    SLICE_X3Y40          FDRE                                         r  tmp_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         1.520    14.892    clk_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  tmp_reg[1][14]/C
                         clock pessimism              0.273    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X3Y40          FDRE (Setup_fdre_C_D)        0.062    15.191    tmp_reg[1][14]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -14.276    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.014ns  (logic 3.083ns (34.204%)  route 5.931ns (65.796%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         1.640     5.192    clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  j_reg[1]/Q
                         net (fo=42, routed)          1.747     7.395    j_reg_n_0_[1]
    SLICE_X4Y26          LUT6 (Prop_lut6_I2_O)        0.124     7.519 r  tmp[0][2]_i_14/O
                         net (fo=4, routed)           0.742     8.262    tmp[0][2]_i_14_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.124     8.386 r  tmp[0][2]_i_9/O
                         net (fo=15, routed)          1.473     9.858    tmp[0][2]_i_9_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.982 r  tmp[0][6]_i_11/O
                         net (fo=2, routed)           0.633    10.615    tmp[0][6]_i_11_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.739 r  tmp[0][6]_i_15/O
                         net (fo=1, routed)           0.000    10.739    tmp[0][6]_i_15_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.252 r  tmp_reg[0][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.252    tmp_reg[0][6]_i_3_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.471 r  tmp_reg[0][14]_i_15/O[0]
                         net (fo=3, routed)           0.561    12.033    tmp_reg[0][14]_i_15_n_7
    SLICE_X13Y37         LUT4 (Prop_lut4_I3_O)        0.295    12.328 r  tmp[0][10]_i_15/O
                         net (fo=2, routed)           0.411    12.739    tmp[0][10]_i_15_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I3_O)        0.124    12.863 r  tmp[0][10]_i_4/O
                         net (fo=2, routed)           0.362    13.225    tmp[0][10]_i_4_n_0
    SLICE_X12Y37         LUT5 (Prop_lut5_I0_O)        0.124    13.349 r  tmp[0][10]_i_8/O
                         net (fo=1, routed)           0.000    13.349    tmp[0][10]_i_8_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.882 r  tmp_reg[0][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.882    tmp_reg[0][10]_i_1_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.205 r  tmp_reg[0][14]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.205    p_6_in[12]
    SLICE_X12Y38         FDRE                                         r  tmp_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         1.450    14.822    clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  tmp_reg[0][12]/C
                         clock pessimism              0.259    15.081    
                         clock uncertainty           -0.035    15.045    
    SLICE_X12Y38         FDRE (Setup_fdre_C_D)        0.109    15.154    tmp_reg[0][12]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -14.205    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.006ns  (logic 3.075ns (34.146%)  route 5.931ns (65.854%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         1.640     5.192    clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  j_reg[1]/Q
                         net (fo=42, routed)          1.747     7.395    j_reg_n_0_[1]
    SLICE_X4Y26          LUT6 (Prop_lut6_I2_O)        0.124     7.519 r  tmp[0][2]_i_14/O
                         net (fo=4, routed)           0.742     8.262    tmp[0][2]_i_14_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.124     8.386 r  tmp[0][2]_i_9/O
                         net (fo=15, routed)          1.473     9.858    tmp[0][2]_i_9_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.982 r  tmp[0][6]_i_11/O
                         net (fo=2, routed)           0.633    10.615    tmp[0][6]_i_11_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.739 r  tmp[0][6]_i_15/O
                         net (fo=1, routed)           0.000    10.739    tmp[0][6]_i_15_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.252 r  tmp_reg[0][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.252    tmp_reg[0][6]_i_3_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.471 r  tmp_reg[0][14]_i_15/O[0]
                         net (fo=3, routed)           0.561    12.033    tmp_reg[0][14]_i_15_n_7
    SLICE_X13Y37         LUT4 (Prop_lut4_I3_O)        0.295    12.328 r  tmp[0][10]_i_15/O
                         net (fo=2, routed)           0.411    12.739    tmp[0][10]_i_15_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I3_O)        0.124    12.863 r  tmp[0][10]_i_4/O
                         net (fo=2, routed)           0.362    13.225    tmp[0][10]_i_4_n_0
    SLICE_X12Y37         LUT5 (Prop_lut5_I0_O)        0.124    13.349 r  tmp[0][10]_i_8/O
                         net (fo=1, routed)           0.000    13.349    tmp[0][10]_i_8_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.882 r  tmp_reg[0][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.882    tmp_reg[0][10]_i_1_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.197 r  tmp_reg[0][14]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.197    p_6_in[14]
    SLICE_X12Y38         FDRE                                         r  tmp_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         1.450    14.822    clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  tmp_reg[0][14]/C
                         clock pessimism              0.259    15.081    
                         clock uncertainty           -0.035    15.045    
    SLICE_X12Y38         FDRE (Setup_fdre_C_D)        0.109    15.154    tmp_reg[0][14]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -14.197    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.990ns  (required time - arrival time)
  Source:                 j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.010ns  (logic 3.065ns (34.017%)  route 5.945ns (65.983%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         1.640     5.192    clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  j_reg[1]/Q
                         net (fo=42, routed)          1.751     7.398    j_reg_n_0_[1]
    SLICE_X9Y29          LUT6 (Prop_lut6_I2_O)        0.124     7.522 r  tmp[0][2]_i_21/O
                         net (fo=4, routed)           0.996     8.518    tmp[0][2]_i_21_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.124     8.642 r  tmp[1][2]_i_11/O
                         net (fo=16, routed)          1.008     9.650    tmp[1][2]_i_11_n_0
    SLICE_X2Y37          LUT2 (Prop_lut2_I0_O)        0.116     9.766 r  tmp[1][6]_i_19/O
                         net (fo=1, routed)           0.458    10.224    tmp[1][6]_i_19_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I3_O)        0.328    10.552 r  tmp[1][6]_i_15/O
                         net (fo=1, routed)           0.000    10.552    tmp[1][6]_i_15_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.084 r  tmp_reg[1][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.084    tmp_reg[1][6]_i_3_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.418 r  tmp_reg[1][14]_i_15/O[1]
                         net (fo=3, routed)           0.588    12.007    tmp_reg[1][14]_i_15_n_6
    SLICE_X2Y39          LUT4 (Prop_lut4_I3_O)        0.303    12.310 r  tmp[1][10]_i_12/O
                         net (fo=2, routed)           0.501    12.810    tmp[1][10]_i_12_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.124    12.934 r  tmp[1][10]_i_2/O
                         net (fo=2, routed)           0.643    13.578    tmp[1][10]_i_2_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.963 r  tmp_reg[1][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.963    tmp_reg[1][10]_i_1_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.202 r  tmp_reg[1][14]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.202    p_4_in[13]
    SLICE_X3Y40          FDRE                                         r  tmp_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         1.520    14.892    clk_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  tmp_reg[1][13]/C
                         clock pessimism              0.273    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X3Y40          FDRE (Setup_fdre_C_D)        0.062    15.191    tmp_reg[1][13]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -14.202    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_reg[3][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.964ns  (logic 3.100ns (34.581%)  route 5.864ns (65.419%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         1.640     5.192    clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  j_reg[1]/Q
                         net (fo=42, routed)          1.621     7.269    j_reg_n_0_[1]
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.124     7.393 r  tmp[0][2]_i_22/O
                         net (fo=4, routed)           1.189     8.582    tmp[0][2]_i_22_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I0_O)        0.124     8.706 r  tmp[3][2]_i_11/O
                         net (fo=16, routed)          0.884     9.589    tmp[3][2]_i_11_n_0
    SLICE_X10Y33         LUT2 (Prop_lut2_I0_O)        0.146     9.735 r  tmp[3][6]_i_16/O
                         net (fo=1, routed)           0.597    10.332    tmp[3][6]_i_16_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I1_O)        0.328    10.660 r  tmp[3][6]_i_12/O
                         net (fo=1, routed)           0.000    10.660    tmp[3][6]_i_12_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.061 r  tmp_reg[3][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.061    tmp_reg[3][6]_i_3_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.289 r  tmp_reg[3][14]_i_15/CO[2]
                         net (fo=3, routed)           0.763    12.052    tmp_reg[3][14]_i_15_n_1
    SLICE_X8Y36          LUT4 (Prop_lut4_I3_O)        0.313    12.365 r  tmp[3][14]_i_21/O
                         net (fo=2, routed)           0.299    12.664    tmp[3][14]_i_21_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I5_O)        0.124    12.788 r  tmp[3][14]_i_5/O
                         net (fo=2, routed)           0.512    13.300    tmp[3][14]_i_5_n_0
    SLICE_X10Y36         LUT4 (Prop_lut4_I0_O)        0.124    13.424 r  tmp[3][14]_i_9/O
                         net (fo=1, routed)           0.000    13.424    tmp[3][14]_i_9_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.937 r  tmp_reg[3][14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.937    tmp_reg[3][14]_i_1_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.156 r  tmp_reg[3][15]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.156    tmp_reg[3][15]_i_1_n_7
    SLICE_X10Y37         FDRE                                         r  tmp_reg[3][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         1.450    14.822    clk_IBUF_BUFG
    SLICE_X10Y37         FDRE                                         r  tmp_reg[3][15]/C
                         clock pessimism              0.259    15.081    
                         clock uncertainty           -0.035    15.045    
    SLICE_X10Y37         FDRE (Setup_fdre_C_D)        0.109    15.154    tmp_reg[3][15]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -14.156    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             1.006ns  (required time - arrival time)
  Source:                 j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.994ns  (logic 3.049ns (33.900%)  route 5.945ns (66.100%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         1.640     5.192    clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  j_reg[1]/Q
                         net (fo=42, routed)          1.751     7.398    j_reg_n_0_[1]
    SLICE_X9Y29          LUT6 (Prop_lut6_I2_O)        0.124     7.522 r  tmp[0][2]_i_21/O
                         net (fo=4, routed)           0.996     8.518    tmp[0][2]_i_21_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.124     8.642 r  tmp[1][2]_i_11/O
                         net (fo=16, routed)          1.008     9.650    tmp[1][2]_i_11_n_0
    SLICE_X2Y37          LUT2 (Prop_lut2_I0_O)        0.116     9.766 r  tmp[1][6]_i_19/O
                         net (fo=1, routed)           0.458    10.224    tmp[1][6]_i_19_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I3_O)        0.328    10.552 r  tmp[1][6]_i_15/O
                         net (fo=1, routed)           0.000    10.552    tmp[1][6]_i_15_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.084 r  tmp_reg[1][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.084    tmp_reg[1][6]_i_3_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.418 r  tmp_reg[1][14]_i_15/O[1]
                         net (fo=3, routed)           0.588    12.007    tmp_reg[1][14]_i_15_n_6
    SLICE_X2Y39          LUT4 (Prop_lut4_I3_O)        0.303    12.310 r  tmp[1][10]_i_12/O
                         net (fo=2, routed)           0.501    12.810    tmp[1][10]_i_12_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.124    12.934 r  tmp[1][10]_i_2/O
                         net (fo=2, routed)           0.643    13.578    tmp[1][10]_i_2_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.963 r  tmp_reg[1][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.963    tmp_reg[1][10]_i_1_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.186 r  tmp_reg[1][14]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.186    p_4_in[11]
    SLICE_X3Y40          FDRE                                         r  tmp_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         1.520    14.892    clk_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  tmp_reg[1][11]/C
                         clock pessimism              0.273    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X3Y40          FDRE (Setup_fdre_C_D)        0.062    15.191    tmp_reg[1][11]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -14.186    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.930ns  (logic 2.999ns (33.585%)  route 5.931ns (66.415%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         1.640     5.192    clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  j_reg[1]/Q
                         net (fo=42, routed)          1.747     7.395    j_reg_n_0_[1]
    SLICE_X4Y26          LUT6 (Prop_lut6_I2_O)        0.124     7.519 r  tmp[0][2]_i_14/O
                         net (fo=4, routed)           0.742     8.262    tmp[0][2]_i_14_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.124     8.386 r  tmp[0][2]_i_9/O
                         net (fo=15, routed)          1.473     9.858    tmp[0][2]_i_9_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.982 r  tmp[0][6]_i_11/O
                         net (fo=2, routed)           0.633    10.615    tmp[0][6]_i_11_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.739 r  tmp[0][6]_i_15/O
                         net (fo=1, routed)           0.000    10.739    tmp[0][6]_i_15_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.252 r  tmp_reg[0][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.252    tmp_reg[0][6]_i_3_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.471 r  tmp_reg[0][14]_i_15/O[0]
                         net (fo=3, routed)           0.561    12.033    tmp_reg[0][14]_i_15_n_7
    SLICE_X13Y37         LUT4 (Prop_lut4_I3_O)        0.295    12.328 r  tmp[0][10]_i_15/O
                         net (fo=2, routed)           0.411    12.739    tmp[0][10]_i_15_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I3_O)        0.124    12.863 r  tmp[0][10]_i_4/O
                         net (fo=2, routed)           0.362    13.225    tmp[0][10]_i_4_n_0
    SLICE_X12Y37         LUT5 (Prop_lut5_I0_O)        0.124    13.349 r  tmp[0][10]_i_8/O
                         net (fo=1, routed)           0.000    13.349    tmp[0][10]_i_8_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.882 r  tmp_reg[0][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.882    tmp_reg[0][10]_i_1_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.121 r  tmp_reg[0][14]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.121    p_6_in[13]
    SLICE_X12Y38         FDRE                                         r  tmp_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         1.450    14.822    clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  tmp_reg[0][13]/C
                         clock pessimism              0.259    15.081    
                         clock uncertainty           -0.035    15.045    
    SLICE_X12Y38         FDRE (Setup_fdre_C_D)        0.109    15.154    tmp_reg[0][13]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -14.121    
  -------------------------------------------------------------------
                         slack                                  1.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 matrix_reg[0][1][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[426]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         0.561     1.474    clk_IBUF_BUFG
    SLICE_X15Y57         FDRE                                         r  matrix_reg[0][1][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  matrix_reg[0][1][13]/Q
                         net (fo=1, routed)           0.099     1.715    p_0_out[933]
    SLICE_X13Y57         FDRE                                         r  data_reg[426]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         0.831     1.989    clk_IBUF_BUFG
    SLICE_X13Y57         FDRE                                         r  data_reg[426]/C
                         clock pessimism             -0.498     1.490    
    SLICE_X13Y57         FDRE (Hold_fdre_C_D)         0.072     1.562    data_reg[426]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 matrix_reg[0][2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[495]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         0.562     1.475    clk_IBUF_BUFG
    SLICE_X15Y53         FDRE                                         r  matrix_reg[0][2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  matrix_reg[0][2][0]/Q
                         net (fo=1, routed)           0.099     1.716    p_0_out[864]
    SLICE_X13Y53         FDRE                                         r  data_reg[495]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         0.831     1.990    clk_IBUF_BUFG
    SLICE_X13Y53         FDRE                                         r  data_reg[495]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X13Y53         FDRE (Hold_fdre_C_D)         0.072     1.563    data_reg[495]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 matrix_reg[0][1][29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[410]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         0.561     1.474    clk_IBUF_BUFG
    SLICE_X15Y57         FDRE                                         r  matrix_reg[0][1][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  matrix_reg[0][1][29]/Q
                         net (fo=1, routed)           0.100     1.715    p_0_out[949]
    SLICE_X13Y57         FDRE                                         r  data_reg[410]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         0.831     1.989    clk_IBUF_BUFG
    SLICE_X13Y57         FDRE                                         r  data_reg[410]/C
                         clock pessimism             -0.498     1.490    
    SLICE_X13Y57         FDRE (Hold_fdre_C_D)         0.070     1.560    data_reg[410]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 matrix_reg[0][2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[494]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         0.562     1.475    clk_IBUF_BUFG
    SLICE_X9Y54          FDRE                                         r  matrix_reg[0][2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  matrix_reg[0][2][1]/Q
                         net (fo=1, routed)           0.117     1.733    p_0_out[865]
    SLICE_X10Y54         FDRE                                         r  data_reg[494]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         0.831     1.990    clk_IBUF_BUFG
    SLICE_X10Y54         FDRE                                         r  data_reg[494]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X10Y54         FDRE (Hold_fdre_C_D)         0.063     1.574    data_reg[494]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 matrix_reg[0][2][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[491]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         0.589     1.502    clk_IBUF_BUFG
    SLICE_X5Y54          FDRE                                         r  matrix_reg[0][2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  matrix_reg[0][2][4]/Q
                         net (fo=1, routed)           0.100     1.744    p_0_out[868]
    SLICE_X6Y55          FDRE                                         r  data_reg[491]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         0.860     2.018    clk_IBUF_BUFG
    SLICE_X6Y55          FDRE                                         r  data_reg[491]/C
                         clock pessimism             -0.499     1.518    
    SLICE_X6Y55          FDRE (Hold_fdre_C_D)         0.064     1.582    data_reg[491]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 lcd0/icode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/init_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         0.587     1.500    lcd0/clk_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  lcd0/icode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  lcd0/icode_reg[0]/Q
                         net (fo=1, routed)           0.116     1.758    lcd0/icode_reg_n_0_[0]
    SLICE_X3Y62          FDRE                                         r  lcd0/init_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         0.858     2.016    lcd0/clk_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  lcd0/init_d_reg[0]/C
                         clock pessimism             -0.499     1.516    
    SLICE_X3Y62          FDRE (Hold_fdre_C_D)         0.070     1.586    lcd0/init_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 matrix_reg[0][2][20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[475]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         0.589     1.502    clk_IBUF_BUFG
    SLICE_X5Y54          FDRE                                         r  matrix_reg[0][2][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  matrix_reg[0][2][20]/Q
                         net (fo=1, routed)           0.099     1.743    p_0_out[884]
    SLICE_X6Y55          FDRE                                         r  data_reg[475]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         0.860     2.018    clk_IBUF_BUFG
    SLICE_X6Y55          FDRE                                         r  data_reg[475]/C
                         clock pessimism             -0.499     1.518    
    SLICE_X6Y55          FDRE (Hold_fdre_C_D)         0.053     1.571    data_reg[475]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 matrix_reg[0][0][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[375]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         0.563     1.476    clk_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  matrix_reg[0][0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  matrix_reg[0][0][8]/Q
                         net (fo=1, routed)           0.116     1.734    p_0_out[984]
    SLICE_X13Y53         FDRE                                         r  data_reg[375]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         0.831     1.990    clk_IBUF_BUFG
    SLICE_X13Y53         FDRE                                         r  data_reg[375]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X13Y53         FDRE (Hold_fdre_C_D)         0.070     1.561    data_reg[375]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 lcd0/icode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/init_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         0.587     1.500    lcd0/clk_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  lcd0/icode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  lcd0/icode_reg[2]/Q
                         net (fo=1, routed)           0.116     1.758    lcd0/icode_reg_n_0_[2]
    SLICE_X3Y62          FDRE                                         r  lcd0/init_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         0.858     2.016    lcd0/clk_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  lcd0/init_d_reg[2]/C
                         clock pessimism             -0.499     1.516    
    SLICE_X3Y62          FDRE (Hold_fdre_C_D)         0.066     1.582    lcd0/init_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 matrix_reg[0][0][29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[354]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         0.561     1.474    clk_IBUF_BUFG
    SLICE_X14Y57         FDRE                                         r  matrix_reg[0][0][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  matrix_reg[0][0][29]/Q
                         net (fo=1, routed)           0.101     1.739    p_0_out[1005]
    SLICE_X13Y58         FDRE                                         r  data_reg[354]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=696, routed)         0.831     1.989    clk_IBUF_BUFG
    SLICE_X13Y58         FDRE                                         r  data_reg[354]/C
                         clock pessimism             -0.498     1.490    
    SLICE_X13Y58         FDRE (Hold_fdre_C_D)         0.070     1.560    data_reg[354]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12    ram0/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y13    ram1/RAM_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y55     FSM_sequential_Q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y55     FSM_sequential_Q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y54     P_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y54     P_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y54     P_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y30     cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y30     cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y55     FSM_sequential_Q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y55     FSM_sequential_Q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y55     FSM_sequential_Q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y55     FSM_sequential_Q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y54     P_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y54     P_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y54     P_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y54     P_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y54     P_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y54     P_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y55     FSM_sequential_Q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y55     FSM_sequential_Q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y55     FSM_sequential_Q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y55     FSM_sequential_Q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y54     P_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y54     P_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y54     P_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y54     P_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y54     P_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y54     P_reg[2]/C



