Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Mar 26 20:45:16 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd
    Info (12022): Found design unit 1: ALU-mixed File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd Line: 25
    Info (12023): Found entity 1: ALU File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Adder.vhd
    Info (12022): Found design unit 1: Adder-structure File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Adder.vhd Line: 24
    Info (12023): Found entity 1: Adder File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Adder.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/AdderSubtractor.vhd
    Info (12022): Found design unit 1: AdderSubtractor-Structural File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/AdderSubtractor.vhd Line: 30
    Info (12023): Found entity 1: AdderSubtractor File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/AdderSubtractor.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/BarrelShifter.vhd
    Info (12022): Found design unit 1: BarrelShifter-behavior File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/BarrelShifter.vhd Line: 31
    Info (12023): Found entity 1: BarrelShifter File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/BarrelShifter.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ByteDecoder.vhd
    Info (12022): Found design unit 1: ByteDecoder-Behavioral File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ByteDecoder.vhd Line: 11
    Info (12023): Found entity 1: ByteDecoder File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ByteDecoder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ByteShifter.vhd
    Info (12022): Found design unit 1: ByteShifter-behavior File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ByteShifter.vhd Line: 15
    Info (12023): Found entity 1: ByteShifter File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ByteShifter.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ControlDecoderLogic.vhd
    Info (12022): Found design unit 1: ControlDecoderLogic-sel_when File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ControlDecoderLogic.vhd Line: 20
    Info (12023): Found entity 1: ControlDecoderLogic File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ControlDecoderLogic.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Controller.vhd
    Info (12022): Found design unit 1: Controller-structure File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Controller.vhd Line: 33
    Info (12023): Found entity 1: Controller File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Controller.vhd Line: 14
Info (12021): Found 2 design units, including 0 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MIPS_types.vhd
    Info (12022): Found design unit 1: MIPS_types File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MIPS_types.vhd Line: 15
    Info (12022): Found design unit 2: MIPS_types-body File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MIPS_types.vhd Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/OnesComplementor.vhd
    Info (12022): Found design unit 1: OnesComplementor-Structural File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/OnesComplementor.vhd Line: 21
    Info (12023): Found entity 1: OnesComplementor File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/OnesComplementor.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/RippleCarryAdder.vhd
    Info (12022): Found design unit 1: RippleCarryAdder-Structural File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/RippleCarryAdder.vhd Line: 22
    Info (12023): Found entity 1: RippleCarryAdder File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/RippleCarryAdder.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Shifter.vhd
    Info (12022): Found design unit 1: Shifter-behavior File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Shifter.vhd Line: 23
    Info (12023): Found entity 1: Shifter File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Shifter.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd
    Info (12022): Found design unit 1: MIPS_Processor-structure File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 31
    Info (12023): Found entity 1: MIPS_Processor File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/mem.vhd Line: 27
    Info (12023): Found entity 1: mem File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/mem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/WordDecoder.vhd
    Info (12022): Found design unit 1: WordDecoder-Behavioral File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/WordDecoder.vhd Line: 11
    Info (12023): Found entity 1: WordDecoder File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/WordDecoder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/WordShifter.vhd
    Info (12022): Found design unit 1: WordShifter-behavior File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/WordShifter.vhd Line: 15
    Info (12023): Found entity 1: WordShifter File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/WordShifter.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/andg2.vhd
    Info (12022): Found design unit 1: andg2-dataflow File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/andg2.vhd Line: 31
    Info (12023): Found entity 1: andg2 File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/andg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/andg_N.vhd
    Info (12022): Found design unit 1: andg_N-structure File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/andg_N.vhd Line: 22
    Info (12023): Found entity 1: andg_N File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/andg_N.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/decoder5_32.vhd
    Info (12022): Found design unit 1: decoder5_32-mixed File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/decoder5_32.vhd Line: 14
    Info (12023): Found entity 1: decoder5_32 File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/decoder5_32.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/dffg.vhd
    Info (12022): Found design unit 1: dffg-mixed File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/dffg.vhd Line: 33
    Info (12023): Found entity 1: dffg File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/dffg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/dffg_N.vhd
    Info (12022): Found design unit 1: dffg_N-structural File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/dffg_N.vhd Line: 32
    Info (12023): Found entity 1: dffg_N File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/dffg_N.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/extender16t32.vhd
    Info (12022): Found design unit 1: extender16t32-dataflow File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/extender16t32.vhd Line: 14
    Info (12023): Found entity 1: extender16t32 File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/extender16t32.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/fetchLogic.vhd
    Info (12022): Found design unit 1: fetchLogic-structural File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/fetchLogic.vhd Line: 31
    Info (12023): Found entity 1: fetchLogic File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/fetchLogic.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/invg.vhd
    Info (12022): Found design unit 1: invg-dataflow File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/invg.vhd Line: 30
    Info (12023): Found entity 1: invg File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/invg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1.vhd
    Info (12022): Found design unit 1: mux2t1-structure File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1.vhd Line: 25
    Info (12023): Found entity 1: mux2t1 File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd
    Info (12022): Found design unit 1: mux2t1_N-structural File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd Line: 30
    Info (12023): Found entity 1: mux2t1_N File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux32t1.vhd
    Info (12022): Found design unit 1: mux32t1-dataflow File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux32t1.vhd Line: 17
    Info (12023): Found entity 1: mux32t1 File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux32t1.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd
    Info (12022): Found design unit 1: mux4t1_N-Dataflow File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd Line: 23
    Info (12023): Found entity 1: mux4t1_N File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux8t1_N.vhd
    Info (12022): Found design unit 1: mux8t1_N-Dataflow File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux8t1_N.vhd Line: 24
    Info (12023): Found entity 1: mux8t1_N File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux8t1_N.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/norg_N.vhd
    Info (12022): Found design unit 1: norg_N-structure File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/norg_N.vhd Line: 22
    Info (12023): Found entity 1: norg_N File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/norg_N.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/org2.vhd
    Info (12022): Found design unit 1: org2-dataflow File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/org2.vhd Line: 31
    Info (12023): Found entity 1: org2 File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/org2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/org_N.vhd
    Info (12022): Found design unit 1: org_N-structure File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/org_N.vhd Line: 22
    Info (12023): Found entity 1: org_N File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/org_N.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/pc_dffg.vhd
    Info (12022): Found design unit 1: pc_dffg-mixed File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/pc_dffg.vhd Line: 27
    Info (12023): Found entity 1: pc_dffg File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/pc_dffg.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/reg.vhd
    Info (12022): Found design unit 1: reg-structural File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/reg.vhd Line: 24
    Info (12023): Found entity 1: reg File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/reg.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/xorg2.vhd
    Info (12022): Found design unit 1: xorg2-dataflow File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/xorg2.vhd Line: 32
    Info (12023): Found entity 1: xorg2 File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/xorg2.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/xorg_N.vhd
    Info (12022): Found design unit 1: xorg_N-structure File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/xorg_N.vhd Line: 21
    Info (12023): Found entity 1: xorg_N File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/xorg_N.vhd Line: 14
Info (12127): Elaborating entity "MIPS_Processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(50): object "s_Halt" assigned a value but never read File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 50
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(53): object "s_Ovfl" assigned a value but never read File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 53
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(202): object "s_ALU_Carry" assigned a value but never read File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 202
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(203): object "s_ALU_Zero" assigned a value but never read File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 203
Info (12128): Elaborating entity "mem" for hierarchy "mem:IMem" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 215
Info (12128): Elaborating entity "fetchLogic" for hierarchy "fetchLogic:fetch" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 233
Warning (10036): Verilog HDL or VHDL warning at fetchLogic.vhd(87): object "s_add0_carry" assigned a value but never read File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/fetchLogic.vhd Line: 87
Warning (10036): Verilog HDL or VHDL warning at fetchLogic.vhd(88): object "s_add1_carry" assigned a value but never read File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/fetchLogic.vhd Line: 88
Warning (10036): Verilog HDL or VHDL warning at fetchLogic.vhd(89): object "s_add0_overflow" assigned a value but never read File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/fetchLogic.vhd Line: 89
Warning (10036): Verilog HDL or VHDL warning at fetchLogic.vhd(90): object "s_add1_overflow" assigned a value but never read File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/fetchLogic.vhd Line: 90
Info (12128): Elaborating entity "RippleCarryAdder" for hierarchy "fetchLogic:fetch|RippleCarryAdder:add0" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/fetchLogic.vhd Line: 99
Info (12128): Elaborating entity "Adder" for hierarchy "fetchLogic:fetch|RippleCarryAdder:add0|Adder:\Gen_Adders:0:FullAdder" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/RippleCarryAdder.vhd Line: 40
Info (12128): Elaborating entity "xorg2" for hierarchy "fetchLogic:fetch|RippleCarryAdder:add0|Adder:\Gen_Adders:0:FullAdder|xorg2:Xor0" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Adder.vhd Line: 65
Info (12128): Elaborating entity "andg2" for hierarchy "fetchLogic:fetch|RippleCarryAdder:add0|Adder:\Gen_Adders:0:FullAdder|andg2:and0" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Adder.vhd Line: 70
Info (12128): Elaborating entity "org2" for hierarchy "fetchLogic:fetch|RippleCarryAdder:add0|Adder:\Gen_Adders:0:FullAdder|org2:or0" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Adder.vhd Line: 89
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "fetchLogic:fetch|mux2t1_N:mux2" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/fetchLogic.vhd Line: 123
Info (12128): Elaborating entity "mux2t1" for hierarchy "fetchLogic:fetch|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:0:MUXI" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd Line: 43
Info (12128): Elaborating entity "invg" for hierarchy "fetchLogic:fetch|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:0:MUXI|invg:not_1" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1.vhd Line: 59
Info (12128): Elaborating entity "pc_dffg" for hierarchy "fetchLogic:fetch|pc_dffg:pc" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/fetchLogic.vhd Line: 147
Info (12128): Elaborating entity "Controller" for hierarchy "Controller:control" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 246
Info (12128): Elaborating entity "ControlDecoderLogic" for hierarchy "Controller:control|ControlDecoderLogic:ControllerDecoder_0" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Controller.vhd Line: 65
Info (12128): Elaborating entity "mux4t1_N" for hierarchy "mux4t1_N:mux0" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 263
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "mux2t1_N:mux6" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 274
Info (12128): Elaborating entity "reg" for hierarchy "reg:regist" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 281
Info (12128): Elaborating entity "decoder5_32" for hierarchy "reg:regist|decoder5_32:decoder" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/reg.vhd Line: 64
Info (12128): Elaborating entity "dffg_N" for hierarchy "reg:regist|dffg_N:dffg_0" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/reg.vhd Line: 76
Info (12128): Elaborating entity "dffg" for hierarchy "reg:regist|dffg_N:dffg_0|dffg:\Nbit_dffg:0:DFFGG" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/dffg_N.vhd Line: 50
Info (12128): Elaborating entity "mux32t1" for hierarchy "reg:regist|mux32t1:rt_bus" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/reg.vhd Line: 92
Info (12128): Elaborating entity "extender16t32" for hierarchy "extender16t32:ext" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 295
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU0" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 319
Info (12128): Elaborating entity "AdderSubtractor" for hierarchy "ALU:ALU0|AdderSubtractor:addsub" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd Line: 122
Warning (10541): VHDL Signal Declaration warning at AdderSubtractor.vhd(74): used implicit default value for signal "w_adder0Overflow" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/AdderSubtractor.vhd Line: 74
Info (12128): Elaborating entity "OnesComplementor" for hierarchy "ALU:ALU0|AdderSubtractor:addsub|OnesComplementor:Complementor0" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/AdderSubtractor.vhd Line: 110
Info (12128): Elaborating entity "andg_N" for hierarchy "ALU:ALU0|andg_N:and_32" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd Line: 149
Info (12128): Elaborating entity "org_N" for hierarchy "ALU:ALU0|org_N:or_32" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd Line: 156
Info (12128): Elaborating entity "xorg_N" for hierarchy "ALU:ALU0|xorg_N:xor_32" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd Line: 163
Info (12128): Elaborating entity "norg_N" for hierarchy "ALU:ALU0|norg_N:nor_32" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd Line: 170
Info (12128): Elaborating entity "Shifter" for hierarchy "ALU:ALU0|Shifter:shift" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd Line: 186
Info (12128): Elaborating entity "BarrelShifter" for hierarchy "ALU:ALU0|Shifter:shift|BarrelShifter:ShiftOperation" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Shifter.vhd Line: 88
Info (12128): Elaborating entity "mux8t1_N" for hierarchy "ALU:ALU0|mux8t1_N:mux" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd Line: 199
Info (12128): Elaborating entity "ByteShifter" for hierarchy "ByteShifter:ByteShifter0" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 330
Info (12128): Elaborating entity "ByteDecoder" for hierarchy "ByteShifter:ByteShifter0|ByteDecoder:ByteDecoder_inst" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ByteShifter.vhd Line: 48
Info (12128): Elaborating entity "WordShifter" for hierarchy "WordShifter:WordShifter0" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 338
Info (12128): Elaborating entity "WordDecoder" for hierarchy "WordShifter:WordShifter0|WordDecoder:WordDecoder_inst" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/WordShifter.vhd Line: 48
Info (12128): Elaborating entity "mux4t1_N" for hierarchy "mux4t1_N:mux4" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 346
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "mem:IMem|ram" is uninferred due to asynchronous read logic File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/mem.vhd Line: 35
    Info (276007): RAM logic "mem:DMem|ram" is uninferred due to asynchronous read logic File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/mem.vhd Line: 35
Warning (276002): Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis
Info (13000): Registers with preset signals will power-up high File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/pc_dffg.vhd Line: 47
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iInstAddr[0]" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[1]" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[12]" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[13]" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[14]" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[15]" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[16]" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[17]" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[18]" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[19]" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[20]" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[21]" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[22]" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[23]" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[24]" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[25]" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[26]" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[27]" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[28]" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[29]" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[30]" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[31]" File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
Info (21057): Implemented 114724 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 114625 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 1206 megabytes
    Info: Processing ended: Tue Mar 26 20:51:59 2024
    Info: Elapsed time: 00:06:43
    Info: Total CPU time (on all processors): 00:06:46
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Mar 26 20:52:00 2024
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Info: qfit2_default_script.tcl version: #1
Info: Project  = toolflow
Info: Revision = toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE115F29C7 for design "toolflow"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 99 pins of 99 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332104): Reading SDC File: 'toolflow.sdc'
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000         iCLK
Info (176353): Automatically promoted node iCLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 22
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node iRST~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) File: /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 23
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 97 (unused VREF, 2.5V VCCIO, 65 input, 32 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:02:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:42
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:06:43
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 35% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 61% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:45:38
Info (11888): Total time spent on timing analysis during the Fitter is 1520.24 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:45
Info (144001): Generated suppressed messages file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/internal/QuartusWork/output_files/toolflow.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 2652 megabytes
    Info: Processing ended: Tue Mar 26 21:49:26 2024
    Info: Elapsed time: 00:57:26
    Info: Total CPU time (on all processors): 02:08:04
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Mar 26 21:49:27 2024
Info: Command: quartus_asm --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 898 megabytes
    Info: Processing ended: Tue Mar 26 21:49:38 2024
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:10
