

================================================================
== Synthesis Summary Report of 'setup_aie'
================================================================
+ General Information: 
    * Date:           Thu Oct 17 12:34:48 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        setup_aie
    * Solution:       solution (Vitis Kernel Flow Target)
    * Product family: versal
    * Target device:  xcvc1902-vsvd1760-2MP-e-S
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+----+------------+------------+-----+
    |                Modules                |  Issue |       | Latency | Latency| Iteration|         | Trip |          |      |    |            |            |     |
    |                & Loops                |  Type  | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF     |     LUT    | URAM|
    +---------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+----+------------+------------+-----+
    |+ setup_aie                            |  Timing|  -0.00|        -|       -|         -|        -|     -|        no|     -|   -|  1881 (~0%)|  3299 (~0%)|    -|
    | + setup_aie_Pipeline_VITIS_LOOP_53_1  |  Timing|  -0.00|        -|       -|         -|        -|     -|        no|     -|   -|    35 (~0%)|   133 (~0%)|    -|
    |  o VITIS_LOOP_53_1                    |       -|   2.43|        -|       -|         2|        1|     -|       yes|     -|   -|           -|           -|    -|
    +---------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+----+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem0 | 32 -> 128  | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register  | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+-----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL      | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER      | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER    | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR    | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | size      | 0x10   | 32    | W      | Data signal of size              |                                                                                    |
| s_axi_control | input_r_1 | 0x18   | 32    | W      | Data signal of input_r           |                                                                                    |
| s_axi_control | input_r_2 | 0x1c   | 32    | W      | Data signal of input_r           |                                                                                    |
+---------------+-----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* AXIS
+-----------+---------------+-------+--------+--------+
| Interface | Register Mode | TDATA | TREADY | TVALID |
+-----------+---------------+-------+--------+--------+
| s         | both          | 128   | 1      | 1      |
+-----------+---------------+-------+--------+--------+

* Other Ports
+-------------+----------+
| Interface   | Bitwidth |
+-------------+----------+
| event_done  | 1        |
| event_start | 1        |
+-------------+----------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------------------+
| Argument | Direction | Datatype                |
+----------+-----------+-------------------------+
| size     | in        | int                     |
| input    | in        | int*                    |
| s        | out       | stream<ap_int<128>, 0>& |
+----------+-----------+-------------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+--------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                        |
+----------+---------------+-----------+----------+--------------------------------+
| size     | s_axi_control | register  |          | name=size offset=0x10 range=32 |
| input    | m_axi_gmem0   | interface |          |                                |
| input    | s_axi_control | interface | offset   |                                |
| s        | s             | interface |          |                                |
+----------+---------------+-----------+----------+--------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+----------+-------+----------------------------------------------------------------+
| HW Interface | Direction | Length   | Width | Location                                                       |
+--------------+-----------+----------+-------+----------------------------------------------------------------+
| m_axi_gmem0  | read      | variable | 128   | /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53:19 |
+--------------+-----------+----------+-------+----------------------------------------------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+-----------------+------------------------------------------------+------------+----------------------------------------------------------------+
| HW Interface | Variable | Loop            | Problem                                        | Resolution | Location                                                       |
+--------------+----------+-----------------+------------------------------------------------+------------+----------------------------------------------------------------+
| m_axi_gmem0  | input    | VITIS_LOOP_53_1 | Sequential access length is not divisible by 2 | 214-234    | /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53:19 |
| m_axi_gmem0  | input    | VITIS_LOOP_53_1 | Start index of the access is unaligned         | 214-235    | /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53:19 |
+--------------+----------+-----------------+------------------------------------------------+------------+----------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+---------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                                  | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+---------------------------------------+-----+--------+------------+-----+--------+---------+
| + setup_aie                           | 0   |        |            |     |        |         |
|   sub_ln45_fu_135_p2                  | -   |        | sub_ln45   | sub | fabric | 0       |
|   sub_ln45_1_fu_180_p2                | -   |        | sub_ln45_1 | sub | fabric | 0       |
|  + setup_aie_Pipeline_VITIS_LOOP_53_1 | 0   |        |            |     |        |         |
|    add_ln53_fu_97_p2                  | -   |        | add_ln53   | add | fabric | 0       |
+---------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------------------------------+------------------------------------------------+
| Type      | Options                                              | Location                                       |
+-----------+------------------------------------------------------+------------------------------------------------+
| interface | m_axi port=input depth=100 offset=slave bundle=gmem0 | ../../../setup_aie.cpp:37 in setup_aie, input  |
| interface | axis port=s                                          | ../../../setup_aie.cpp:38 in setup_aie, s      |
| interface | s_axilite port=input bundle=control                  | ../../../setup_aie.cpp:39 in setup_aie, input  |
| interface | s_axilite port=size bundle=control                   | ../../../setup_aie.cpp:40 in setup_aie, size   |
| interface | s_axilite port=return bundle=control                 | ../../../setup_aie.cpp:41 in setup_aie, return |
+-----------+------------------------------------------------------+------------------------------------------------+


