Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Dec  7 16:46:26 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_469_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 Delay1No16_instance/Y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 1.013ns (31.131%)  route 2.241ns (68.869%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.286ns = ( 6.286 - 4.000 ) 
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.840ns (routing 0.783ns, distribution 1.057ns)
  Clock Net Delay (Destination): 1.626ns (routing 0.712ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=41193, routed)       1.840     2.791    Delay1No16_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X128Y523       FDCE                                         r  Delay1No16_instance/Y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y523       FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.869 r  Delay1No16_instance/Y_reg[10]/Q
                         net (fo=4, routed)           0.718     3.587    Delay1No16_instance/Q[10]
    SLICE_X141Y563       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     3.675 r  Delay1No16_instance/geqOp_carry_i_11__2/O
                         net (fo=1, routed)           0.022     3.697    Sum10_1_impl_instance/FPAddSubOp_instance/S[5]
    SLICE_X141Y563       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.856 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.882    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X141Y564       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.897 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.923    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X141Y565       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.975 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.233     4.208    Delay1No16_instance/CO[0]
    SLICE_X142Y564       LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.125     4.333 r  Delay1No16_instance/shiftedFracY_d1[32]_i_5__2/O
                         net (fo=3, routed)           0.295     4.628    Delay1No16_instance/Sum10_1_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X144Y566       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     4.679 r  Delay1No16_instance/shiftedFracY_d1[32]_i_9__2/O
                         net (fo=3, routed)           0.143     4.822    Delay1No16_instance/shiftedFracY_d1[32]_i_9__2_n_0
    SLICE_X143Y566       LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122     4.944 r  Delay1No16_instance/shiftedFracY_d1[12]_i_3__2/O
                         net (fo=33, routed)          0.375     5.319    Delay1No17_instance/shiftVal__5[0]
    SLICE_X139Y559       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     5.442 r  Delay1No17_instance/shiftedFracY_d1[37]_i_2__2/O
                         net (fo=4, routed)           0.120     5.562    Delay1No16_instance/level2__1[8]
    SLICE_X140Y560       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     5.712 r  Delay1No16_instance/shiftedFracY_d1[37]_i_1__2/O
                         net (fo=2, routed)           0.233     5.945    Delay1No16_instance/level4__1[5]
    SLICE_X138Y564       LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     5.995 r  Delay1No16_instance/shiftedFracY_d1[21]_i_1__2/O
                         net (fo=1, routed)           0.050     6.045    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY[10]
    SLICE_X138Y564       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=41193, routed)       1.626     6.286    Sum10_1_impl_instance/FPAddSubOp_instance/clk
    SLR Crossing[1->2]   
    SLICE_X138Y564       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/C
                         clock pessimism              0.366     6.652    
                         clock uncertainty           -0.035     6.617    
    SLICE_X138Y564       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.642    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]
  -------------------------------------------------------------------
                         required time                          6.642    
                         arrival time                          -6.045    
  -------------------------------------------------------------------
                         slack                                  0.597    




