# NOP
0
0
BR_NOP
0
0
MEM_W
00000
1
WBS_ALU
0000
0000
00000000
00000000000000000000000000000000
0
0
00000000

# BR_BR
0
0
BR_BR
0
0
MEM_W
00010
1
WBS_ALU
0001
0002
0000000C
00000000000000000000000000000100
0
0
00000000

# BR_CND, Z='0'
0
0
BR_CND
0
0
MEM_W
00010
1
WBS_ALU
0001
0002
0000000C
00000000000000000000000000000100
0
0
00000000

# BR_CND, Z='1'
0
0
BR_CND
0
0
MEM_W
00010
1
WBS_ALU
0001
0002
0000000C
00000000000000000000000000000100
1
0
00000000

# BR_CNDI, Z='0'
0
0
BR_CNDI
0
0
MEM_W
00010
1
WBS_ALU
0001
0002
0000000C
00000000000000000000000000000100
0
0
00000000

# BR_CNDI, Z='1'
0
0
BR_CNDI
0
0
MEM_W
00010
1
WBS_ALU
0001
0002
0000000C
00000000000000000000000000000100
1
0
00000000

# write MEM_W
0
0
BR_CNDI
0
1
MEM_W
00010
1
WBS_ALU
0001
0002
0000000C
00000000000000000000000000000100
1
0
00000000

# write MEM_BU
0
0
BR_CNDI
0
1
MEM_BU
00010
1
WBS_ALU
0001
0002
0000000C
00001101000011000000101000001011
1
0
00000000

# write MEM_B
0
0
BR_CNDI
0
1
MEM_B
00010
1
WBS_ALU
0001
0002
0000000E
00001101000011000000101000001011
1
0
00000000

# write MEM_H without exception
0
0
BR_CNDI
0
1
MEM_H
00010
1
WBS_ALU
0001
0002
0000000C
00001101000011000000101000001011
1
0
00000000

# write MEM_HU with exception
0
0
BR_CNDI
0
1
MEM_HU
00010
1
WBS_ALU
0001
0002
0000000D
00001101000011000000101000001011
1
0
00000000

# write MEM_W with exception
0
0
BR_CNDI
0
1
MEM_W
00010
1
WBS_ALU
0001
0002
0000000F
00001101000011000000101000001011
1
0
00000000

# read MEM_W without exception
0
0
BR_CNDI
1
0
MEM_W
00010
1
WBS_ALU
0001
0002
0000000C
00000000000000000000000000000000
1
0
12ABCDEF

# read MEM_W with exception
0
0
BR_CNDI
1
0
MEM_W
00010
1
WBS_ALU
0001
0002
0000000D
00000000000000000000000000000000
1
0
12ABCDEF

# read MEM_H without exception
0
0
BR_CNDI
1
0
MEM_H
00010
1
WBS_ALU
0001
0002
0000000E
00000000000000000000000000000000
1
0
12ABCDEF

# read MEM_HU with exception
0
0
BR_CNDI
1
0
MEM_HU
00010
1
WBS_ALU
0001
0002
0000000D
00000000000000000000000000000000
1
0
12ABCDEF

# read MEM_B
0
0
BR_CNDI
1
0
MEM_B
00010
1
WBS_ALU
0001
0002
0000000D
00000000000000000000000000000000
1
0
12ABCDEF

# release busy signal
0
0
BR_CNDI
0
1
MEM_B
00010
1
WBS_ALU
0001
0002
0000000D
00000000000000000000000000000000
1
0
12ABCDEF

# stall
1
0
BR_CND
1
1
MEM_W
00011
0
WBS_MEM
0003
0004
0000000E
01010101010101010101010101010101
1
0
12ABCDEF

# flush
0
1
BR_CND
1
1
MEM_W
00011
1
WBS_MEM
0003
0004
0000000D
01010101010101010101010101010101
1
0
12ABCDEF

# read MEM_B and dmem is still busy on next clk
0
0
BR_CNDI
1
0
MEM_B
00010
1
WBS_ALU
0001
0002
0000000D
00000000000000000000000000000000
1
0
12ABCDEF

0
0
BR_CNDI
0
0
MEM_B
00010
1
WBS_ALU
0001
0002
0000000D
00000000000000000000000000000000
1
1
12ABCDEF

0
0
BR_CNDI
0
0
MEM_B
00010
1
WBS_ALU
0001
0002
0000000D
00000000000000000000000000000000
1
0
12ABCDEF
