# riscv-core-emulator

## ğŸ–¥ï¸ Overview
This project implements a **RISC-V Core Emulator and Cache Simulator** with a **five-stage pipeline**, instruction decoding, branch prediction, and hazard detection.


## âš™ï¸ Features
- âœ… **Five-stage pipeline:** 
- âœ… **Branch Prediction & Hazard Handling**
- âœ… **Instruction Decoding & Register File**
- âœ… **Memory Management & Cache Simulation**
- âœ… **Written in Digital Logic (.dig) & Python**

### ğŸ§ª Testing & Validation
- Unit tests for instruction decoding and memory handling
- Cycle-by-cycle inspection for verifying pipeline stalls and hazards
- Benchmarked using test programs with various instruction patterns

### ğŸ›  Tools & Languages
- Assembly & C
- Digital Logic Design (.dig)

### ğŸ’¡ What I Learned
- The fundamentals of CPU pipeline architecture and instruction flow
- How to simulate data hazards and branch prediction in a five-stage pipeline
- Low-level debugging using memory inspection and test cycles
- The structure and behavior of a RISC-V emulator at the hardware/software interface
- How cache memory and memory-mapped I/O affect processor performance

