#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Mar 20 17:47:48 2017
# Process ID: 5672
# Current directory: F:/filter_vga_rc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11060 F:\filter_vga_rc\image_filter_test_bench.xpr
# Log file: F:/filter_vga_rc/vivado.log
# Journal file: F:/filter_vga_rc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/filter_vga_rc/image_filter_test_bench.xpr
INFO: [Project 1-313] Project file moved from 'F:/image_filter_with_vga' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/test_cam'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/image_filter'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/VGA'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/ECE532/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:39 ; elapsed = 00:00:58 . Memory (MB): peak = 1037.656 ; gain = 431.500
update_compile_order -fileset sources_1
open_bd_design {F:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:microblaze:9.6 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:mig_7series:4.0 - mig_7series_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_81M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_0
Adding cell -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_1
Adding cell -- xilinx.com:user:image_filter_final:1.0 - image_filter_v2_0_0
Adding cell -- user:user:vga640x480:1.0 - vga640x480_0
Adding cell -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_2
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Excluding </axi_gpio_0/S_AXI/Reg> from </axi_vdma_2/Data_MM2S>
Excluding </axi_vdma_0/S_AXI_LITE/Reg> from </axi_vdma_2/Data_MM2S>
Excluding </axi_vdma_1/S_AXI_LITE/Reg> from </axi_vdma_2/Data_MM2S>
Excluding </axi_vdma_2/S_AXI_LITE/Reg> from </axi_vdma_2/Data_MM2S>
Excluding </image_filter_v2_0_0/s00_axi/reg0> from </axi_vdma_2/Data_MM2S>
Excluding </axi_gpio_0/S_AXI/Reg> from </axi_vdma_1/Data_S2MM>
Excluding </axi_vdma_0/S_AXI_LITE/Reg> from </axi_vdma_1/Data_S2MM>
Excluding </axi_vdma_1/S_AXI_LITE/Reg> from </axi_vdma_1/Data_S2MM>
Excluding </image_filter_v2_0_0/s00_axi/reg0> from </axi_vdma_1/Data_S2MM>
Excluding </axi_vdma_2/S_AXI_LITE/Reg> from </axi_vdma_1/Data_S2MM>
Excluding </axi_gpio_0/S_AXI/Reg> from </axi_vdma_0/Data_MM2S>
Excluding </axi_vdma_0/S_AXI_LITE/Reg> from </axi_vdma_0/Data_MM2S>
Excluding </axi_vdma_1/S_AXI_LITE/Reg> from </axi_vdma_0/Data_MM2S>
Excluding </image_filter_v2_0_0/s00_axi/reg0> from </axi_vdma_0/Data_MM2S>
Excluding </axi_vdma_2/S_AXI_LITE/Reg> from </axi_vdma_0/Data_MM2S>
Successfully read diagram <design_1> from BD file <F:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1037.879 ; gain = 0.223
set_property  ip_repo_paths  {f:/test_cam F:/rc_car_control f:/image_filter f:/VGA} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/test_cam'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/rc_car_control'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/image_filter'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/VGA'.
startgroup
create_bd_cell -type ip -vlnv user.org:user:rc_ctl:2.0 rc_ctl_0
endgroup
set_property location {6.5 2875 1276} [get_bd_cells rc_ctl_0]
startgroup
create_bd_port -dir O -from 3 -to 0 direction
connect_bd_net [get_bd_pins /rc_ctl_0/direction] [get_bd_ports direction]
create_bd_port -dir O -from 1 -to 0 state
connect_bd_net [get_bd_pins /rc_ctl_0/state] [get_bd_ports state]
endgroup
create_bd_port -dir O -from 3 -to 0 direction2
set_property name direction_2 [get_bd_ports direction2]
connect_bd_net [get_bd_ports direction_2] [get_bd_pins rc_ctl_0/direction]
set_property name direction_1 [get_bd_ports direction]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins rc_ctl_0/S00_AXI]
</rc_ctl_0/S00_AXI/S00_AXI_reg> is being mapped into </axi_vdma_0/Data_MM2S> at <0x44A40000 [ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </rc_ctl_0/S00_AXI/S00_AXI_reg> does not match the usage <memory> of master </axi_vdma_0/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </rc_ctl_0/S00_AXI/S00_AXI_reg> from </axi_vdma_0/Data_MM2S>
</rc_ctl_0/S00_AXI/S00_AXI_reg> is being mapped into </axi_vdma_1/Data_S2MM> at <0x44A40000 [ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </rc_ctl_0/S00_AXI/S00_AXI_reg> does not match the usage <memory> of master </axi_vdma_1/Data_S2MM> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </rc_ctl_0/S00_AXI/S00_AXI_reg> from </axi_vdma_1/Data_S2MM>
</rc_ctl_0/S00_AXI/S00_AXI_reg> is being mapped into </axi_vdma_2/Data_MM2S> at <0x44A40000 [ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </rc_ctl_0/S00_AXI/S00_AXI_reg> does not match the usage <memory> of master </axi_vdma_2/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </rc_ctl_0/S00_AXI/S00_AXI_reg> from </axi_vdma_2/Data_MM2S>
</rc_ctl_0/S00_AXI/S00_AXI_reg> is being mapped into </microblaze_0/Data> at <0x44A40000 [ 64K ]>
open_bd_design {F:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd}
save_bd_design
Wrote  : <F:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd> 
delete_bd_objs [get_bd_ports BTNC]
save_bd_design
Wrote  : <F:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd> 
make_wrapper -files [get_files F:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Verilog Output written to : F:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : F:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <F:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd> 
make_wrapper: Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1400.250 ; gain = 243.336
make_wrapper -files [get_files F:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : F:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : F:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <F:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
delete_bd_objs [get_bd_nets rst_clk_wiz_1_100M_bus_struct_reset] [get_bd_intf_nets microblaze_0_dlmb_1] [get_bd_intf_nets microblaze_0_ilmb_1] [get_bd_cells microblaze_0_local_memory]
delete_bd_objs [get_bd_intf_nets microblaze_0_M_AXI_DP] [get_bd_intf_nets microblaze_0_debug] [get_bd_nets rst_clk_wiz_1_100M_mb_reset] [get_bd_cells microblaze_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:9.6 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config {local_mem "128KB" ecc "None" cache "8KB" debug_module "Debug Only" axi_periph "Enabled" axi_intc "0" clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_cells microblaze_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/image_filter_v2_0_0/s00_axi" Clk "Auto" }  [get_bd_intf_pins microblaze_0/M_AXI_DP]
</mig_7series_0/memmap/memaddr> is being mapped into </microblaze_0/Data> at <0x80000000 [ 128M ]>
</axi_gpio_0/S_AXI/Reg> is being mapped into </microblaze_0/Data> at <0x40000000 [ 64K ]>
</axi_vdma_0/S_AXI_LITE/Reg> is being mapped into </microblaze_0/Data> at <0x44A00000 [ 64K ]>
</axi_vdma_1/S_AXI_LITE/Reg> is being mapped into </microblaze_0/Data> at <0x44A10000 [ 64K ]>
</axi_vdma_2/S_AXI_LITE/Reg> is being mapped into </microblaze_0/Data> at <0x44A20000 [ 64K ]>
</image_filter_v2_0_0/s00_axi/reg0> is being mapped into </microblaze_0/Data> at <0x44A30000 [ 64K ]>
</rc_ctl_0/S00_AXI/S00_AXI_reg> is being mapped into </microblaze_0/Data> at <0x44A40000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/mig_7series_0/S_AXI" Clk "Auto" }  [get_bd_intf_pins microblaze_0/M_AXI_DC]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/mig_7series_0/S_AXI" Clk "Auto" }  [get_bd_intf_pins microblaze_0/M_AXI_IC]
</mig_7series_0/memmap/memaddr> is being mapped into </microblaze_0/Instruction> at <0x80000000 [ 128M ]>
</axi_gpio_0/S_AXI/Reg> is being mapped into </microblaze_0/Instruction> at <0x40000000 [ 64K ]>
</axi_vdma_0/S_AXI_LITE/Reg> is being mapped into </microblaze_0/Instruction> at <0x44A00000 [ 64K ]>
</axi_vdma_1/S_AXI_LITE/Reg> is being mapped into </microblaze_0/Instruction> at <0x44A10000 [ 64K ]>
</axi_vdma_2/S_AXI_LITE/Reg> is being mapped into </microblaze_0/Instruction> at <0x44A20000 [ 64K ]>
</image_filter_v2_0_0/s00_axi/reg0> is being mapped into </microblaze_0/Instruction> at <0x44A30000 [ 64K ]>
</rc_ctl_0/S00_AXI/S00_AXI_reg> is being mapped into </microblaze_0/Instruction> at <0x44A40000 [ 64K ]>
endgroup
save_bd_design
Wrote  : <F:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [xilinx.com:ip:microblaze:9.6-14] /microblaze_0: The D-cache cacheable segment 0x40000000 - 0x7FFFFFFF does not include the M_AXI_DC segment 0x80000000-0x87FFFFFF, which prevents this M_AXI_DC segment from being accessed by the cache. To resolve this issue assign parameters C_DCACHE_BASEADDR and C_DCACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:9.6-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x40000000 and high address C_DCACHE_HIGHADDR to 0x7FFFFFFF.
WARNING: [xilinx.com:ip:microblaze:9.6-14] /microblaze_0: The I-cache cacheable segment 0x40000000 - 0x7FFFFFFF does not include the M_AXI_IC segment 0x80000000-0x87FFFFFF, which prevents this M_AXI_IC segment from being accessed by the cache. To resolve this issue assign parameters C_ICACHE_BASEADDR and C_ICACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:9.6-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x40000000 and high address C_ICACHE_HIGHADDR to 0x7FFFFFFF.
Verilog Output written to : F:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : F:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <F:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [Common 17-365] Interrupt caught but 'launch_runs' cannot be canceled. Please wait for command to finish.
INFO: [IP_Flow 19-3499] Reset cancelled 'Simulation' target for IP 'design_1_mig_7series_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_81M .
INFO: [BD 41-1171] User-interrupt detected : Generation halted successfully for IPIntegrator design F:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd
INFO: [Common 17-681] Processing pending cancel.
make_wrapper -files [get_files F:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : F:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : F:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <F:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd> 
reset_target all [get_files  F:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  F:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : F:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : F:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <F:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_81M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_filter_v2_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga640x480_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rc_ctl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m02_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m03_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m03_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m04_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m04_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m05_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m05_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m06_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m06_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s04_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s05_couplers/auto_us .
Exporting to file F:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Mon Mar 20 22:04:23 2017] Launched synth_1...
Run output will be captured here: F:/filter_vga_rc/image_filter_test_bench.runs/synth_1/runme.log
[Mon Mar 20 22:04:23 2017] Launched impl_1...
Run output will be captured here: F:/filter_vga_rc/image_filter_test_bench.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:01:51 . Memory (MB): peak = 1550.414 ; gain = 41.852
file copy -force F:/filter_vga_rc/image_filter_test_bench.runs/impl_1/design_1_wrapper.sysdef F:/filter_vga_rc/image_filter_test_bench.sdk/design_1_wrapper.hdf

launch_sdk -workspace F:/filter_vga_rc/image_filter_test_bench.sdk -hwspec F:/filter_vga_rc/image_filter_test_bench.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/filter_vga_rc/image_filter_test_bench.sdk -hwspec F:/filter_vga_rc/image_filter_test_bench.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force F:/filter_vga_rc/image_filter_test_bench.runs/impl_1/design_1_wrapper.sysdef F:/filter_vga_rc/image_filter_test_bench.sdk/design_1_wrapper.hdf

launch_sdk -workspace F:/filter_vga_rc/image_filter_test_bench.sdk -hwspec F:/filter_vga_rc/image_filter_test_bench.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/filter_vga_rc/image_filter_test_bench.sdk -hwspec F:/filter_vga_rc/image_filter_test_bench.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace F:/filter_vga_rc/image_filter_test_bench.sdk -hwspec F:/filter_vga_rc/image_filter_test_bench.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/filter_vga_rc/image_filter_test_bench.sdk -hwspec F:/filter_vga_rc/image_filter_test_bench.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_project F:/image_filter_with_vga/image_filter_test_bench.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/test_cam'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/image_filter'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'f:/image_filter' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is 'f:/image_filter_with_vga'.)
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/VGA'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/ECE532/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:01:31 . Memory (MB): peak = 2018.582 ; gain = 285.781
update_compile_order -fileset sources_1
open_bd_design {F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:microblaze:9.6 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:mig_7series:4.0 - mig_7series_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_81M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_0
Adding cell -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_1
Adding cell -- xilinx.com:user:image_filter_final:1.0 - image_filter_v2_0_0
Adding cell -- user:user:vga640x480:1.0 - vga640x480_0
Adding cell -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_2
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Excluding </axi_gpio_0/S_AXI/Reg> from </axi_vdma_2/Data_MM2S>
Excluding </axi_vdma_0/S_AXI_LITE/Reg> from </axi_vdma_2/Data_MM2S>
Excluding </axi_vdma_1/S_AXI_LITE/Reg> from </axi_vdma_2/Data_MM2S>
Excluding </axi_vdma_2/S_AXI_LITE/Reg> from </axi_vdma_2/Data_MM2S>
Excluding </image_filter_v2_0_0/s00_axi/reg0> from </axi_vdma_2/Data_MM2S>
Excluding </axi_gpio_0/S_AXI/Reg> from </axi_vdma_1/Data_S2MM>
Excluding </axi_vdma_0/S_AXI_LITE/Reg> from </axi_vdma_1/Data_S2MM>
Excluding </axi_vdma_1/S_AXI_LITE/Reg> from </axi_vdma_1/Data_S2MM>
Excluding </image_filter_v2_0_0/s00_axi/reg0> from </axi_vdma_1/Data_S2MM>
Excluding </axi_vdma_2/S_AXI_LITE/Reg> from </axi_vdma_1/Data_S2MM>
Excluding </axi_gpio_0/S_AXI/Reg> from </axi_vdma_0/Data_MM2S>
Excluding </axi_vdma_0/S_AXI_LITE/Reg> from </axi_vdma_0/Data_MM2S>
Excluding </axi_vdma_1/S_AXI_LITE/Reg> from </axi_vdma_0/Data_MM2S>
Excluding </image_filter_v2_0_0/s00_axi/reg0> from </axi_vdma_0/Data_MM2S>
Excluding </axi_vdma_2/S_AXI_LITE/Reg> from </axi_vdma_0/Data_MM2S>
Successfully read diagram <design_1> from BD file <F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 2018.582 ; gain = 0.000
current_project image_filter_test_bench
current_project image_filter_test_bench(2)
close_project
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/image_filter_with_vga/image_filter_test_bench.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 21 03:12:52 2017...
close_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2018.582 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 21 03:13:36 2017...
