- 👋 Hi, I’m Chuan Seng Ng
- 👀 I’m interested in tinkering in both electronics and hardware
- Interests:
    - Python
    - TS/JS
    - HDL (SystemVerilog)
    - Digital Design & Verification (Directed/Assertion/UVM)
    
- 🌱 I’m currently learning more about SystemVerilog & UVM while working on personal Python projects
- Ongoing Projects:
    - Various HDL projects (FIFO Memory/Traffic Light Controller/7-Segment Digital Timer)
    - Personal web-based finance tracker
      
- 📫 How to reach me: 
  - Linkedin: https://www.linkedin.com/in/chuan-seng-n-559608a4/
  - Email: cng043@e.ntu.edu.sg

<!---
chuanseng-ng/chuanseng-ng is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
- 💞️ I’m looking to collaborate on ...
--->
