#ifndef _HI_GLOBAL_MEM_MAP_INCLUDE_H_
#define _HI_GLOBAL_MEM_MAP_INCLUDE_H_ 
#define RESERVED_DTB_PHYMEM_BASE 0xBF000000
#define RESERVED_DTB_PHYMEM_END 0xBF800000
#define RESERVED_DTB_PHYMEM_SIZE (RESERVED_DTB_PHYMEM_END - RESERVED_DTB_PHYMEM_BASE)
#define RESERVED_DTB_CAN_RUN_BASE (RESERVED_DTB_PHYMEM_BASE)
#define RESERVED_DTB_CAN_RUN_END (RESERVED_DTB_PHYMEM_END)
#define RESERVED_KERNEL_CAN_RUN_BASE 0
#define RESERVED_KERNEL_CAN_RUN_END 0x10000000
#define RESERVED_KERNEL_CAN_RUN_SIZE (RESERVED_KERNEL_CAN_RUN_END \
                                                      - RESERVED_KERNEL_CAN_RUN_BASE)
#define RESERVED_NORMAL_RAMDISK_CAN_RUN_BASE 0xBF800000
#define RESERVED_NORMAL_RAMDISK_CAN_RUN_END 0xC0600000
#define RESERVED_NORMAL_RAMDISK_CAN_RUN_SIZE (RESERVED_NORMAL_RAMDISK_CAN_RUN_END \
                                                      - RESERVED_NORMAL_RAMDISK_CAN_RUN_BASE)
#define RESERVED_RECOVERY_RAMDISK_CAN_RUN_BASE 0x80000000
#define RESERVED_RECOVERY_RAMDISK_CAN_RUN_END 0xA0000000
#define RESERVED_MODEM_NSRO_SHARE_PHYMEM_BASE 0x10000000
#define RESERVED_MODEM_NSRO_SHARE_PHYMEM_SIZE 0xE00000
#define RESERVED_MODEM_SHARE_PHYMEM_BASE 0x10E00000
#define RESERVED_MODEM_SHARE_PHYMEM_SIZE 0x200000
#define RESERVED_MODEM_MNTN_PHYMEM_BASE 0x11000000
#define RESERVED_MODEM_MNTN_PHYMEM_SIZE 0x400000
#define RESERVED_DRM_PGTABLE_BASE 0x11400000
#define RESERVED_DRM_PGTABLE_SIZE 0x200000
#define RESERVED_DRV_RESERVE_MEM_PHYMEM_BASE 0x11600000
#define RESERVED_DRV_RESERVE_MEM_PHYMEM_SIZE 0x100000
#define RESERVED_FAST_KER_AND_PHYMEM_BASE 0x11600000
#define RESERVED_FAST_KER_AND_PHYMEM_SIZE 0x40000
#define SUB_RESERVED_FASTBOOT_LOG_PYHMEM_BASE 0x11640000
#define SUB_RESERVED_FASTBOOT_LOG_PYHMEM_SIZE 0x40000
#define SUB_RESERVED_SCHARGE_PYHMEM_BASE 0x11680000
#define SUB_RESERVED_SCHARGE_PYHMEM_SIZE 0x1000
#define ATF_SUB_RESERVED_BL31_SHARE_MEM_PHYMEM_BASE 0x11681000
#define ATF_SUB_RESERVED_BL31_SHARE_MEM_PHYMEM_SIZE 0x10000
#define SUB_RESERVED_LCD_GAMMA_MEM_PHYMEM_BASE 0x11691000
#define SUB_RESERVED_LCD_GAMMA_MEM_PHYMEM_SIZE 0x1000
#define SUB_RESERVED_BRIGHTNESS_CHROMA_MEM_PHYMEM_BASE 0x11692000
#define SUB_RESERVED_BRIGHTNESS_CHROMA_MEM_PHYMEM_SIZE 0x1000
#define SUB_RESERVED_SEC_RANDNUM_INJECT_PHYMEM_BASE 0x11693000
#define SUB_RESERVED_SEC_RANDNUM_INJECT_PHYMEM_SIZE 0x1000
#define ATF_SUB_RESERVED_BL2_LOG_MEM_PHYMEM_BASE 0x11694000
#define ATF_SUB_RESERVED_BL2_LOG_MEM_PHYMEM_SIZE 0x10000
#define SUB_RESERVED_UNUSED_PHYMEM_BASE 0x116A4000
#define SUB_RESERVED_UNUSED_PHYMEM_SIZE (0x116FF000 - SUB_RESERVED_UNUSED_PHYMEM_BASE)
#define SUB_RESERVED_MNTN_DUMP_PHYMEM_BASE 0x116FF000
#define SUB_RESERVED_MNTN_DUMP_PHYMEM_SIZE 0x1000
#define RESERVED_SENSORHUB_SDC_BASE 0x11700000
#define RESERVED_SENSORHUB_SDC_SIZE 0x100000
#define RESERVED_SENSORHUB_SHMEMEXT_PHYMEM_BASE 0x11800000
#define RESERVED_SENSORHUB_SHMEMEXT_PHYMEM_SIZE 0x600000
#define RESERVED_SENSORHUB_SHMEM_PHYMEM_BASE 0x11E00000
#define RESERVED_SENSORHUB_SHMEM_PHYMEM_SIZE 0x40000
#define RESERVED_SENSORHUB_SHARE_MEM_PHYMEM_BASE 0x11E40000
#define RESERVED_SENSORHUB_SHARE_MEM_PHYMEM_SIZE 0x80000
#define HISI_RESERVED_SENSORHUB_SHARE_TOTAL_END 0x11EC0000
#define RESERVED_HHEE_PHYMEM_BASE 0x11EC0000
#define RESERVED_HHEE_PHYMEM_SIZE 0x600000
#define RESERVED_HHEE_PHYMEM_END (RESERVED_HHEE_PHYMEM_BASE \
                                                       + RESERVED_HHEE_PHYMEM_SIZE)
#define RESERVED_LPMX_CORE_PHYMEM_BASE 0x124C0000
#define RESERVED_LPMX_CORE_PHYMEM_SIZE 0x80000
#define RESERVED_LPMCU_PHYMEM_BASE 0x12540000
#define RESERVED_LPMCU_PHYMEM_SIZE 0xC0000
#define RESERVED_SENSORHUB_PHYMEM_BASE 0x12600000
#define RESERVED_SENSORHUB_PHYMEM_SIZE 0xA00000
#define RESERVED_HIEPS_PHYMEM_BASE 0x13000000
#define RESERVED_HIEPS_PHYMEM_SIZE 0x200000
#define RESERVED_SECOS_PHYMEM_BASE 0x13200000
#define RESERVED_SECOS_PHYMEM_SIZE 0x3000000
#define RESERVED_SECOS_EX_PHYMEM_BASE 0x16200000
#define RESERVED_SECOS_EX_PHYMEM_SIZE 0x480000
#define RESERVED_SUPERSONIC_EX_PHYMEM_BASE 0x16680000
#define RESERVED_SUPERSONIC_EX_PHYMEM_SIZE 0x980000
#define RESERVED_SUPERSONIC_PHYMEM_BASE 0x17000000
#define RESERVED_SUPERSONIC_PHYMEM_SIZE 0x9B0000
#define RESERVED_FINGERPRINT_BASE 0x179B0000
#define RESERVED_FINGERPRINT_SIZE 0x50000
#define RESERVED_GPU_PROTECTED_PHYMEM_BASE 0x18E00000
#define RESERVED_GPU_PROTECTED_PHYMEM_SIZE 0x400000
#define RESERVED_SEC_CAMERA_PHYMEM_BASE 0x19200000
#define RESERVED_SEC_CAMERA_PHYMEM_SIZE 0xC00000
#define RESERVED_HIFI_PHYMEM_BASE 0x19E00000
#define RESERVED_HIFI_PHYMEM_SIZE 0xF80000
#define ATF_RESERVED_BL31_PHYMEM_BASE 0x1AD80000
#define ATF_RESERVED_BL31_PHYMEM_SIZE 0x110000
#define RESERVED_HIFI_DATA_PHYMEM_BASE 0x1AE90000
#define RESERVED_HIFI_DATA_PHYMEM_SIZE 0x580000
#define RESERVED_PSTORE_PHYMEM_BASE 0x1B410000
#define RESERVED_PSTORE_PHYMEM_SIZE 0x100000
#define RESERVED_MNTN_PHYMEM_BASE 0x1B510000
#define RESERVED_MNTN_PHYMEM_SIZE 0x6C0000
#define RESERVED_DMSS_REGS_BACKUP_BASE 0x1BBD0000
#define RESERVED_DMSS_REGS_BACKUP_SIZE 0x10000
#define HISI_RESERVED_BL31_NS_PHYMEM_BASE 0x1BBE0000
#define HISI_RESERVED_BL31_NS_PHYMEM_SIZE 0x20000
#define RESERVED_NPU_AI_SERVER_PHYMEM_BASE 0x1BC00000
#define RESERVED_NPU_AI_SERVER_PHYMEM_SIZE 0xB00000
#define RESERVED_NPU_SEC_PHYMEM_BASE 0x1C700000
#define RESERVED_NPU_SEC_PHYMEM_SIZE 0x30000
#define RESERVED_MODEM_PHYMEM_BASE 0x20000000
#define RESERVED_MODEM_PHYMEM_SIZE 0xCA80000
#define RESERVED_MODEM_SOCP_PHYMEM_BASE 0x2CA80000
#define RESERVED_MODEM_SOCP_PHYMEM_SIZE 0x8000000
#define RESERVED_LOGO_BUFFER_PHYMEM_BASE 0x37400000
#define RESERVED_LOGO_BUFFER_PHYMEM_SIZE 0x3000000
#define RESERVED_FASTBOOT_CMA_PHYMEM_BASE 0x3A400000
#define RESERVED_FASTBOOT_CMA_PHYMEM_SIZE 0x5C00000
#define RESERVED_FASTBOOT_USED_PHYMEM_SIZE 0x4000000
#define ATF_RESERVED_BL2_PHYMEM_BASE (RESERVED_FASTBOOT_CMA_PHYMEM_BASE + RESERVED_FASTBOOT_USED_PHYMEM_SIZE)
#define ATF_RESERVED_BL2_PHYMEM_SIZE 0x00400000
#define RESERVED_BL2_FST_BUFF_BASE (ATF_RESERVED_BL2_PHYMEM_BASE + ATF_RESERVED_BL2_PHYMEM_SIZE)
#define RESERVED_BL2_FST_BUFF_SIZE 0x01400000
#define RESERVED_DRM_CMA_BASE 0x40000000
#define RESERVED_DRM_CMA_SIZE 0x10000000
#define RESERVED_BL2_VERIFY_BUFF_BASE RESERVED_DRM_CMA_BASE
#define RESERVED_BL2_VERIFY_BUFF_SIZE 0x4000000
#define RESERVED_IRIS_CMA_BASE 0x50000000
#define RESERVED_IRIS_CMA_SIZE 0xAC00000
#define RESERVED_SMEM_CMA_BASE 0x60000000
#define RESERVED_SMEM_CMA_SIZE 0x10000000
#define HISI_RESERVED_NOC_TRACE_BASE 0x7F800000
#define HISI_RESERVED_NOC_TRACE_SIZE 0x800000
#define RESERVED_KERNEL_DUMP_PROTECT_BASE 0x80000000
#define RESERVED_KERNEL_DUMP_PRORECT_SIZE 0x20000000
#define RESERVED_KERNEL_DUMP_PROTECT_END (RESERVED_KERNEL_DUMP_PROTECT_BASE \
                                                        + RESERVED_KERNEL_DUMP_PRORECT_SIZE)
#define RESERVED_MODEM_SAN_PHYMEM_BASE 0xA0000000
#define RESERVED_MODEM_SAN_PHYMEM_SIZE 0x9E00000
#define RESERVED_HOTA_PHYMEM_BASE 0xA9E00000
#define RESERVED_HOTA_PHYMEM_SIZE 0x10000000
#define RESERVED_AOD_DYNAMIC_CMA_BASE 0xC1000000
#define RESERVED_AOD_DYNAMIC_CMA_SIZE 0xA400000
#define RESERVED_LPMX_CORE_PHYMEM_BASE_UNIQUE (RESERVED_LPMX_CORE_PHYMEM_BASE)
#define RESERVED_LPMCU_PHYMEM_BASE_UNIQUE (RESERVED_LPMCU_PHYMEM_BASE)
#define RESERVED_MNTN_PHYMEM_BASE_UNIQUE (RESERVED_MNTN_PHYMEM_BASE)
#endif
