

================================================================
== Vivado HLS Report for 'network'
================================================================
* Date:           Thu Nov 21 16:08:19 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.585|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+------+------+------+------+---------+
        |                                   |                        |   Latency   |   Interval  | Pipeline|
        |              Instance             |         Module         |  min |  max |  min |  max |   Type  |
        +-----------------------------------+------------------------+------+------+------+------+---------+
        |grp_padding2d_fix16_1_fu_365       |padding2d_fix16_1       |     ?|     ?|     ?|     ?|   none  |
        |grp_padding2d_fix16_4_fu_376       |padding2d_fix16_4       |     ?|     ?|     ?|     ?|   none  |
        |grp_padding2d_fix16_2_fu_387       |padding2d_fix16_2       |     ?|     ?|     ?|     ?|   none  |
        |grp_padding2d_fix16_3_fu_398       |padding2d_fix16_3       |     ?|     ?|     ?|     ?|   none  |
        |grp_depthwise_conv2d_fix_1_fu_409  |depthwise_conv2d_fix_1  |     ?|     ?|     ?|     ?|   none  |
        |grp_depthwise_conv2d_fix_3_fu_424  |depthwise_conv2d_fix_3  |     ?|     ?|     ?|     ?|   none  |
        |grp_depthwise_conv2d_fix_fu_439    |depthwise_conv2d_fix    |     ?|     ?|     ?|     ?|   none  |
        |grp_depthwise_conv2d_fix_2_fu_454  |depthwise_conv2d_fix_2  |     ?|     ?|     ?|     ?|   none  |
        |grp_depthwise_conv2d_fix_4_fu_469  |depthwise_conv2d_fix_4  |     ?|     ?|     ?|     ?|   none  |
        |grp_pointwise_conv2d_fix_4_fu_484  |pointwise_conv2d_fix_4  |     ?|     ?|     ?|     ?|   none  |
        |grp_pointwise_conv2d_fix_2_fu_498  |pointwise_conv2d_fix_2  |     ?|     ?|     ?|     ?|   none  |
        |grp_pointwise_conv2d_fix_3_fu_512  |pointwise_conv2d_fix_3  |     ?|     ?|     ?|     ?|   none  |
        |grp_pointwise_conv2d_fix_fu_526    |pointwise_conv2d_fix    |     ?|     ?|     ?|     ?|   none  |
        |grp_max_pooling2d_fix16_1_fu_540   |max_pooling2d_fix16_1   |     ?|     ?|     ?|     ?|   none  |
        |grp_max_pooling2d_fix16_fu_553     |max_pooling2d_fix16     |     ?|     ?|     ?|     ?|   none  |
        |grp_pointwise_conv2d_fix_1_fu_566  |pointwise_conv2d_fix_1  |     ?|     ?|     ?|     ?|   none  |
        |grp_up_sampling2d_fix16_fu_578     |up_sampling2d_fix16     |     ?|     ?|     ?|     ?|   none  |
        |grp_up_sampling2d_fix16_1_fu_591   |up_sampling2d_fix16_1   |     ?|     ?|     ?|     ?|   none  |
        |grp_padding2d_fix16_fu_604         |padding2d_fix16         |  1773|  1773|  1773|  1773|   none  |
        +-----------------------------------+------------------------+------+------+------+------+---------+

        * Loop: 
        +----------+-----+-----------------+----------+-----------+-----------+---------------------+----------+
        |          |        Latency        | Iteration|  Initiation Interval  |         Trip        |          |
        | Loop Name| min |       max       |  Latency |  achieved |   target  |        Count        | Pipelined|
        +----------+-----+-----------------+----------+-----------+-----------+---------------------+----------+
        |- Loop 1  |  784|              784|         1|          -|          -|                  784|    no    |
        |- Loop 2  |    0|  281462092005376|         3|          1|          1| 0 ~ 281462092005375 |    yes   |
        +----------+-----+-----------------+----------+-----------+-----------+---------------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      2|       0|    292|
|FIFO             |        -|      -|       -|      -|
|Instance         |        4|     74|   10259|  13671|
|Memory           |       96|      -|       0|      0|
|Multiplexer      |        -|      -|       -|   1189|
|Register         |        -|      -|     396|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      100|     77|   10655|  15152|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       35|     35|      10|     28|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+-------+-----+------+
    |              Instance             |         Module         | BRAM_18K| DSP48E|  FF |  LUT |
    +-----------------------------------+------------------------+---------+-------+-----+------+
    |grp_depthwise_conv2d_fix_fu_439    |depthwise_conv2d_fix    |        1|      5|  578|   730|
    |grp_depthwise_conv2d_fix_1_fu_409  |depthwise_conv2d_fix_1  |        1|      5|  581|   730|
    |grp_depthwise_conv2d_fix_2_fu_454  |depthwise_conv2d_fix_2  |        1|      5|  576|   730|
    |grp_depthwise_conv2d_fix_3_fu_424  |depthwise_conv2d_fix_3  |        1|      5|  579|   730|
    |grp_depthwise_conv2d_fix_4_fu_469  |depthwise_conv2d_fix_4  |        0|      5|  592|   733|
    |grp_max_pooling2d_fix16_fu_553     |max_pooling2d_fix16     |        0|      4|  509|   634|
    |grp_max_pooling2d_fix16_1_fu_540   |max_pooling2d_fix16_1   |        0|      4|  512|   634|
    |network_AXILiteS_s_axi_U           |network_AXILiteS_s_axi  |        0|      0|   36|    40|
    |grp_padding2d_fix16_fu_604         |padding2d_fix16         |        0|      0|  271|   538|
    |grp_padding2d_fix16_1_fu_365       |padding2d_fix16_1       |        0|      2|  571|  1012|
    |grp_padding2d_fix16_2_fu_387       |padding2d_fix16_2       |        0|      2|  571|  1012|
    |grp_padding2d_fix16_3_fu_398       |padding2d_fix16_3       |        0|      2|  571|  1012|
    |grp_padding2d_fix16_4_fu_376       |padding2d_fix16_4       |        0|      2|  571|  1012|
    |grp_pointwise_conv2d_fix_fu_526    |pointwise_conv2d_fix    |        0|      5|  577|   639|
    |grp_pointwise_conv2d_fix_1_fu_566  |pointwise_conv2d_fix_1  |        0|      5|  518|   634|
    |grp_pointwise_conv2d_fix_2_fu_498  |pointwise_conv2d_fix_2  |        0|      5|  580|   641|
    |grp_pointwise_conv2d_fix_3_fu_512  |pointwise_conv2d_fix_3  |        0|      5|  578|   639|
    |grp_pointwise_conv2d_fix_4_fu_484  |pointwise_conv2d_fix_4  |        0|      5|  580|   641|
    |grp_up_sampling2d_fix16_fu_578     |up_sampling2d_fix16     |        0|      4|  454|   465|
    |grp_up_sampling2d_fix16_1_fu_591   |up_sampling2d_fix16_1   |        0|      4|  454|   465|
    +-----------------------------------+------------------------+---------+-------+-----+------+
    |Total                              |                        |        4|     74|10259| 13671|
    +-----------------------------------+------------------------+---------+-------+-----+------+

    * DSP48: 
    +---------------------------------------+----------------------------------+-----------+
    |                Instance               |              Module              | Expression|
    +---------------------------------------+----------------------------------+-----------+
    |network_mul_mul_16ns_16ns_32_1_1_U149  |network_mul_mul_16ns_16ns_32_1_1  |  i0 * i1  |
    +---------------------------------------+----------------------------------+-----------+

    * Memory: 
    +-------------------------+-------------------------------+---------+---+----+-------+-----+------+-------------+
    |          Memory         |             Module            | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------------------------+-------------------------------+---------+---+----+-------+-----+------+-------------+
    |MaxPooling2D_0_array_U   |network_MaxPooling2D_0_array   |        4|  0|   0|   3136|   16|     1|        50176|
    |SeparableConv2D_1_m_s_U  |network_MaxPooling2D_0_array   |        4|  0|   0|   3136|   16|     1|        50176|
    |SeparableConv2D_3_ar_U   |network_MaxPooling2D_0_array   |        4|  0|   0|   3136|   16|     1|        50176|
    |MaxPooling2D_1_array_U   |network_MaxPooling2D_1_array   |        1|  0|   0|    392|   16|     1|         6272|
    |SeparableConv2D_2_m_s_U  |network_MaxPooling2D_1_array   |        1|  0|   0|    392|   16|     1|         6272|
    |SeparableConv2D_2_ar_U   |network_MaxPooling2D_1_array   |        1|  0|   0|    392|   16|     1|         6272|
    |Padding2D_0_array_U      |network_Padding2D_0_array      |        1|  0|   0|    900|   16|     1|        14400|
    |Padding2D_1_array_U      |network_Padding2D_1_array      |        4|  0|   0|   4096|   16|     1|        65536|
    |Padding2D_2_array_U      |network_Padding2D_2_array      |        1|  0|   0|    648|   16|     1|        10368|
    |Padding2D_3_array_U      |network_Padding2D_3_array      |        2|  0|   0|   2048|   16|     1|        32768|
    |Padding2D_4_array_U      |network_Padding2D_4_array      |       16|  0|   0|  14400|   16|     1|       230400|
    |SeparableConv2D_0_ar_U   |network_SeparableConv2D_0_ar   |       16|  0|   0|  12544|   16|     1|       200704|
    |UpSampling2D_1_array_U   |network_SeparableConv2D_0_ar   |       16|  0|   0|  12544|   16|     1|       200704|
    |SeparableConv2D_4_m_s_U  |network_SeparableConv2D_0_ar   |       16|  0|   0|  12544|   16|     1|       200704|
    |SeparableConv2D_0_m_s_U  |network_SeparableConv2D_0_m_s  |        1|  0|   0|    784|   16|     1|        12544|
    |SeparableConv2D_4_ar_U   |network_SeparableConv2D_0_m_s  |        1|  0|   0|    784|   16|     1|        12544|
    |SeparableConv2D_1_ar_U   |network_SeparableConv2D_1_ar   |        2|  0|   0|   1568|   16|     1|        25088|
    |UpSampling2D_0_array_U   |network_SeparableConv2D_1_ar   |        2|  0|   0|   1568|   16|     1|        25088|
    |SeparableConv2D_3_m_s_U  |network_SeparableConv2D_1_ar   |        2|  0|   0|   1568|   16|     1|        25088|
    |input_0_array_U          |network_input_0_array          |        1|  0|   0|    784|   16|     1|        12544|
    +-------------------------+-------------------------------+---------+---+----+-------+-----+------+-------------+
    |Total                    |                               |       96|  0|   0|  77364|  320|    20|      1237824|
    +-------------------------+-------------------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |array_length_fu_889_p2                 |     *    |      2|  0|  20|          32|           5|
    |i_3_fu_905_p2                          |     +    |      0|  0|  14|          10|           1|
    |i_4_fu_1026_p2                         |     +    |      0|  0|  55|          48|           1|
    |tmp_s_fu_1016_p2                       |     +    |      0|  0|  56|          49|           2|
    |ap_block_state3                        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state42_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state43_io                    |    and   |      0|  0|   2|           1|           1|
    |input_data_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |output_data_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |exitcond2_fu_899_p2                    |   icmp   |      0|  0|  13|          10|           9|
    |exitcond_fu_1021_p2                    |   icmp   |      0|  0|  24|          48|          48|
    |input_data_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_last_V_fu_1047_p2                  |   icmp   |      0|  0|  24|          49|          49|
    |tmp_user_V_fu_1041_p2                  |   icmp   |      0|  0|  24|          48|           1|
    |ap_block_pp0_stage0_11001              |    or    |      0|  0|   2|           1|           1|
    |ap_block_state45                       |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                          |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                |    xor   |      0|  0|   2|           2|           1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      2|  0| 292|         318|         136|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |MaxPooling2D_0_array_address0    |   15|          3|   12|         36|
    |MaxPooling2D_0_array_ce0         |   15|          3|    1|          3|
    |MaxPooling2D_0_array_we0         |    9|          2|    1|          2|
    |MaxPooling2D_1_array_address0    |   15|          3|    9|         27|
    |MaxPooling2D_1_array_ce0         |   15|          3|    1|          3|
    |MaxPooling2D_1_array_we0         |    9|          2|    1|          2|
    |Padding2D_0_array_address0       |   15|          3|   10|         30|
    |Padding2D_0_array_ce0            |   15|          3|    1|          3|
    |Padding2D_0_array_we0            |    9|          2|    1|          2|
    |Padding2D_1_array_address0       |   15|          3|   12|         36|
    |Padding2D_1_array_ce0            |   15|          3|    1|          3|
    |Padding2D_1_array_we0            |    9|          2|    1|          2|
    |Padding2D_2_array_address0       |   15|          3|   10|         30|
    |Padding2D_2_array_ce0            |   15|          3|    1|          3|
    |Padding2D_2_array_we0            |    9|          2|    1|          2|
    |Padding2D_3_array_address0       |   15|          3|   11|         33|
    |Padding2D_3_array_ce0            |   15|          3|    1|          3|
    |Padding2D_3_array_we0            |    9|          2|    1|          2|
    |Padding2D_4_array_address0       |   15|          3|   14|         42|
    |Padding2D_4_array_ce0            |   15|          3|    1|          3|
    |Padding2D_4_array_we0            |    9|          2|    1|          2|
    |SeparableConv2D_0_ar_address0    |   15|          3|   14|         42|
    |SeparableConv2D_0_ar_ce0         |   15|          3|    1|          3|
    |SeparableConv2D_0_ar_we0         |    9|          2|    1|          2|
    |SeparableConv2D_0_m_s_address0   |   15|          3|   10|         30|
    |SeparableConv2D_0_m_s_ce0        |   15|          3|    1|          3|
    |SeparableConv2D_0_m_s_we0        |    9|          2|    1|          2|
    |SeparableConv2D_1_ar_address0    |   15|          3|   11|         33|
    |SeparableConv2D_1_ar_ce0         |   15|          3|    1|          3|
    |SeparableConv2D_1_ar_we0         |    9|          2|    1|          2|
    |SeparableConv2D_1_m_s_address0   |   15|          3|   12|         36|
    |SeparableConv2D_1_m_s_ce0        |   15|          3|    1|          3|
    |SeparableConv2D_1_m_s_we0        |    9|          2|    1|          2|
    |SeparableConv2D_2_ar_address0    |   15|          3|    9|         27|
    |SeparableConv2D_2_ar_ce0         |   15|          3|    1|          3|
    |SeparableConv2D_2_ar_we0         |    9|          2|    1|          2|
    |SeparableConv2D_2_m_s_address0   |   15|          3|    9|         27|
    |SeparableConv2D_2_m_s_ce0        |   15|          3|    1|          3|
    |SeparableConv2D_2_m_s_we0        |    9|          2|    1|          2|
    |SeparableConv2D_3_ar_address0    |   15|          3|   12|         36|
    |SeparableConv2D_3_ar_ce0         |   15|          3|    1|          3|
    |SeparableConv2D_3_ar_we0         |    9|          2|    1|          2|
    |SeparableConv2D_3_m_s_address0   |   15|          3|   11|         33|
    |SeparableConv2D_3_m_s_ce0        |   15|          3|    1|          3|
    |SeparableConv2D_3_m_s_we0        |    9|          2|    1|          2|
    |SeparableConv2D_4_ar_address0    |   15|          3|   10|         30|
    |SeparableConv2D_4_ar_ce0         |   15|          3|    1|          3|
    |SeparableConv2D_4_ar_we0         |    9|          2|    1|          2|
    |SeparableConv2D_4_m_s_address0   |   15|          3|   14|         42|
    |SeparableConv2D_4_m_s_ce0        |   15|          3|    1|          3|
    |SeparableConv2D_4_m_s_we0        |    9|          2|    1|          2|
    |UpSampling2D_0_array_address0    |   15|          3|   11|         33|
    |UpSampling2D_0_array_ce0         |   15|          3|    1|          3|
    |UpSampling2D_0_array_we0         |    9|          2|    1|          2|
    |UpSampling2D_1_array_address0    |   15|          3|   14|         42|
    |UpSampling2D_1_array_ce0         |   15|          3|    1|          3|
    |UpSampling2D_1_array_we0         |    9|          2|    1|          2|
    |ap_NS_fsm                        |  193|         44|    1|         44|
    |ap_enable_reg_pp0_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2          |    9|          2|    1|          2|
    |i1_reg_354                       |    9|          2|   48|         96|
    |i_reg_343                        |    9|          2|   10|         20|
    |input_0_array_address0           |   15|          3|   10|         30|
    |input_0_array_ce0                |   15|          3|    1|          3|
    |input_data_TDATA_blk_n           |    9|          2|    1|          2|
    |input_data_V_data_V_0_data_out   |    9|          2|   16|         32|
    |input_data_V_data_V_0_state      |   15|          3|    2|          6|
    |input_data_V_dest_V_0_state      |   15|          3|    2|          6|
    |output_data_TDATA_blk_n          |    9|          2|    1|          2|
    |output_data_V_data_V_1_data_out  |    9|          2|   16|         32|
    |output_data_V_data_V_1_state     |   15|          3|    2|          6|
    |output_data_V_dest_V_1_state     |   15|          3|    2|          6|
    |output_data_V_id_V_1_state       |   15|          3|    2|          6|
    |output_data_V_keep_V_1_state     |   15|          3|    2|          6|
    |output_data_V_last_V_1_data_out  |    9|          2|    1|          2|
    |output_data_V_last_V_1_state     |   15|          3|    2|          6|
    |output_data_V_strb_V_1_state     |   15|          3|    2|          6|
    |output_data_V_user_V_1_data_out  |    9|          2|    1|          2|
    |output_data_V_user_V_1_state     |   15|          3|    2|          6|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            | 1189|        249|  379|       1063|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |MaxPooling2D_0_depth                            |   0|   0|   16|         16|
    |MaxPooling2D_0_heigh                            |   0|   0|   16|         16|
    |MaxPooling2D_0_width                            |   0|   0|   16|         16|
    |MaxPooling2D_1_depth                            |   0|   0|   16|         16|
    |MaxPooling2D_1_heigh                            |   0|   0|   16|         16|
    |MaxPooling2D_1_width                            |   0|   0|   16|         16|
    |Padding2D_0_depth                               |   0|   0|   16|         16|
    |Padding2D_0_height                              |   0|   0|   16|         16|
    |Padding2D_0_width                               |   0|   0|   16|         16|
    |Padding2D_1_depth                               |   0|   0|   16|         16|
    |Padding2D_1_height                              |   0|   0|   16|         16|
    |Padding2D_1_width                               |   0|   0|   16|         16|
    |Padding2D_2_depth                               |   0|   0|   16|         16|
    |Padding2D_2_height                              |   0|   0|   16|         16|
    |Padding2D_2_width                               |   0|   0|   16|         16|
    |Padding2D_3_depth                               |   0|   0|   16|         16|
    |Padding2D_3_height                              |   0|   0|   16|         16|
    |Padding2D_3_width                               |   0|   0|   16|         16|
    |Padding2D_4_depth                               |   0|   0|   16|         16|
    |Padding2D_4_height                              |   0|   0|   16|         16|
    |Padding2D_4_width                               |   0|   0|   16|         16|
    |SeparableConv2D_0_de                            |   0|   0|   16|         16|
    |SeparableConv2D_0_he                            |   0|   0|   16|         16|
    |SeparableConv2D_0_wi                            |   0|   0|   16|         16|
    |SeparableConv2D_1_de                            |   0|   0|   16|         16|
    |SeparableConv2D_1_he                            |   0|   0|   16|         16|
    |SeparableConv2D_1_wi                            |   0|   0|   16|         16|
    |SeparableConv2D_2_de                            |   0|   0|   16|         16|
    |SeparableConv2D_2_he                            |   0|   0|   16|         16|
    |SeparableConv2D_2_wi                            |   0|   0|   16|         16|
    |SeparableConv2D_3_de                            |   0|   0|   16|         16|
    |SeparableConv2D_3_he                            |   0|   0|   16|         16|
    |SeparableConv2D_3_wi                            |   0|   0|   16|         16|
    |SeparableConv2D_4_de                            |   0|   0|   16|         16|
    |SeparableConv2D_4_he                            |   0|   0|   16|         16|
    |SeparableConv2D_4_wi                            |   0|   0|   16|         16|
    |UpSampling2D_0_depth                            |   0|   0|   16|         16|
    |UpSampling2D_0_heigh                            |   0|   0|   16|         16|
    |UpSampling2D_0_width                            |   0|   0|   16|         16|
    |UpSampling2D_1_depth                            |   0|   0|   16|         16|
    |UpSampling2D_1_heigh                            |   0|   0|   16|         16|
    |UpSampling2D_1_width                            |   0|   0|   16|         16|
    |ap_CS_fsm                                       |  43|   0|   43|          0|
    |ap_enable_reg_pp0_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                         |   1|   0|    1|          0|
    |array_length_cast_reg_1068                      |  46|   0|   49|          3|
    |array_length_reg_1063                           |  46|   0|   48|          2|
    |exitcond_reg_1203                               |   1|   0|    1|          0|
    |exitcond_reg_1203_pp0_iter1_reg                 |   1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_1_fu_409_ap_start_reg  |   1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_2_fu_454_ap_start_reg  |   1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_3_fu_424_ap_start_reg  |   1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_4_fu_469_ap_start_reg  |   1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_fu_439_ap_start_reg    |   1|   0|    1|          0|
    |grp_max_pooling2d_fix16_1_fu_540_ap_start_reg   |   1|   0|    1|          0|
    |grp_max_pooling2d_fix16_fu_553_ap_start_reg     |   1|   0|    1|          0|
    |grp_padding2d_fix16_1_fu_365_ap_start_reg       |   1|   0|    1|          0|
    |grp_padding2d_fix16_2_fu_387_ap_start_reg       |   1|   0|    1|          0|
    |grp_padding2d_fix16_3_fu_398_ap_start_reg       |   1|   0|    1|          0|
    |grp_padding2d_fix16_4_fu_376_ap_start_reg       |   1|   0|    1|          0|
    |grp_padding2d_fix16_fu_604_ap_start_reg         |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_1_fu_566_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_2_fu_498_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_3_fu_512_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_4_fu_484_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_fu_526_ap_start_reg    |   1|   0|    1|          0|
    |grp_up_sampling2d_fix16_1_fu_591_ap_start_reg   |   1|   0|    1|          0|
    |grp_up_sampling2d_fix16_fu_578_ap_start_reg     |   1|   0|    1|          0|
    |i1_reg_354                                      |  48|   0|   48|          0|
    |i_reg_343                                       |  10|   0|   10|          0|
    |input_data_V_data_V_0_payload_A                 |  16|   0|   16|          0|
    |input_data_V_data_V_0_payload_B                 |  16|   0|   16|          0|
    |input_data_V_data_V_0_sel_rd                    |   1|   0|    1|          0|
    |input_data_V_data_V_0_sel_wr                    |   1|   0|    1|          0|
    |input_data_V_data_V_0_state                     |   2|   0|    2|          0|
    |input_data_V_dest_V_0_state                     |   2|   0|    2|          0|
    |output_data_V_data_V_1_payload_A                |  16|   0|   16|          0|
    |output_data_V_data_V_1_payload_B                |  16|   0|   16|          0|
    |output_data_V_data_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_data_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_data_V_data_V_1_state                    |   2|   0|    2|          0|
    |output_data_V_dest_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_dest_V_1_state                    |   2|   0|    2|          0|
    |output_data_V_id_V_1_sel_rd                     |   1|   0|    1|          0|
    |output_data_V_id_V_1_state                      |   2|   0|    2|          0|
    |output_data_V_keep_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_keep_V_1_state                    |   2|   0|    2|          0|
    |output_data_V_last_V_1_payload_A                |   1|   0|    1|          0|
    |output_data_V_last_V_1_payload_B                |   1|   0|    1|          0|
    |output_data_V_last_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_last_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_data_V_last_V_1_state                    |   2|   0|    2|          0|
    |output_data_V_strb_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_strb_V_1_state                    |   2|   0|    2|          0|
    |output_data_V_user_V_1_payload_A                |   1|   0|    1|          0|
    |output_data_V_user_V_1_payload_B                |   1|   0|    1|          0|
    |output_data_V_user_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_user_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_data_V_user_V_1_state                    |   2|   0|    2|          0|
    |reg_746                                         |   0|   0|   16|         16|
    |reg_753                                         |   0|   0|   16|         16|
    |reg_760                                         |   0|   0|   16|         16|
    |reg_766                                         |   0|   0|   16|         16|
    |reg_772                                         |   0|   0|   16|         16|
    |reg_778                                         |   0|   0|   16|         16|
    |reg_785                                         |   0|   0|   16|         16|
    |reg_792                                         |   0|   0|   16|         16|
    |reg_798                                         |   0|   0|   16|         16|
    |reg_804                                         |   0|   0|   16|         16|
    |reg_810                                         |   0|   0|   16|         16|
    |reg_817                                         |   0|   0|   16|         16|
    |reg_824                                         |   0|   0|   16|         16|
    |reg_830                                         |   0|   0|   16|         16|
    |reg_836                                         |   0|   0|   16|         16|
    |reg_842                                         |   0|   0|   16|         16|
    |reg_849                                         |   0|   0|   16|         16|
    |reg_856                                         |   0|   0|   16|         16|
    |reg_862                                         |   0|   0|   16|         16|
    |reg_868                                         |   0|   0|   16|         16|
    |tmp1_reg_1058                                   |  32|   0|   32|          0|
    |tmp_last_V_reg_1222                             |   1|   0|    1|          0|
    |tmp_s_reg_1198                                  |  47|   0|   49|          2|
    |tmp_user_V_reg_1217                             |   1|   0|    1|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 396|   0| 1395|        999|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |       AXILiteS       |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |        network       | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |        network       | return value |
|interrupt               | out |    1| ap_ctrl_hs |        network       | return value |
|input_data_TDATA        |  in |   16|    axis    |  input_data_V_data_V |    pointer   |
|input_data_TVALID       |  in |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TREADY       | out |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TDEST        |  in |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TKEEP        |  in |    2|    axis    |  input_data_V_keep_V |    pointer   |
|input_data_TSTRB        |  in |    2|    axis    |  input_data_V_strb_V |    pointer   |
|input_data_TUSER        |  in |    1|    axis    |  input_data_V_user_V |    pointer   |
|input_data_TLAST        |  in |    1|    axis    |  input_data_V_last_V |    pointer   |
|input_data_TID          |  in |    1|    axis    |   input_data_V_id_V  |    pointer   |
|output_data_TDATA       | out |   16|    axis    | output_data_V_data_V |    pointer   |
|output_data_TREADY      |  in |    1|    axis    | output_data_V_data_V |    pointer   |
|output_data_TVALID      | out |    1|    axis    | output_data_V_dest_V |    pointer   |
|output_data_TDEST       | out |    1|    axis    | output_data_V_dest_V |    pointer   |
|output_data_TKEEP       | out |    2|    axis    | output_data_V_keep_V |    pointer   |
|output_data_TSTRB       | out |    2|    axis    | output_data_V_strb_V |    pointer   |
|output_data_TUSER       | out |    1|    axis    | output_data_V_user_V |    pointer   |
|output_data_TLAST       | out |    1|    axis    | output_data_V_last_V |    pointer   |
|output_data_TID         | out |    1|    axis    |  output_data_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 45
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 41 42 43 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (exitcond2)
	3  / (!exitcond2)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	44  / (exitcond)
	42  / (!exitcond)
42 --> 
	43  / true
43 --> 
	41  / true
44 --> 
	45  / true
45 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.38>
ST_1 : Operation 46 [1/1] (3.25ns)   --->   "%input_0_array = alloca [784 x i16], align 16" [mnist_AXI_Stream.cpp:28]   --->   Operation 46 'alloca' 'input_0_array' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_de_1 = load i16* @SeparableConv2D_4_de, align 2" [mnist_AXI_Stream.cpp:31]   --->   Operation 47 'load' 'SeparableConv2D_4_de_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_cast = zext i16 %SeparableConv2D_4_de_1 to i32" [mnist_AXI_Stream.cpp:31]   --->   Operation 48 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_wi_1 = load i16* @SeparableConv2D_4_wi, align 2" [mnist_AXI_Stream.cpp:31]   --->   Operation 49 'load' 'SeparableConv2D_4_wi_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_70_cast = zext i16 %SeparableConv2D_4_wi_1 to i32" [mnist_AXI_Stream.cpp:31]   --->   Operation 50 'zext' 'tmp_70_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp1 = mul i32 %tmp_cast, %tmp_70_cast" [mnist_AXI_Stream.cpp:31]   --->   Operation 51 'mul' 'tmp1' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 8.51>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_data_V_data_V), !map !496"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_data_V_keep_V), !map !500"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_data_V_strb_V), !map !504"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_user_V), !map !508"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_last_V), !map !512"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_id_V), !map !516"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_dest_V), !map !520"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %output_data_V_data_V), !map !524"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_data_V_keep_V), !map !528"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_data_V_strb_V), !map !532"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_user_V), !map !536"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_last_V), !map !540"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_id_V), !map !544"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_dest_V), !map !548"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @network_str) nounwind"   --->   Operation 66 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %input_data_V_data_V, i2* %input_data_V_keep_V, i2* %input_data_V_strb_V, i1* %input_data_V_user_V, i1* %input_data_V_last_V, i1* %input_data_V_id_V, i1* %input_data_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mnist_AXI_Stream.cpp:23]   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mnist_AXI_Stream.cpp:24]   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mnist_AXI_Stream.cpp:25]   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_he_1 = load i16* @SeparableConv2D_4_he, align 2" [mnist_AXI_Stream.cpp:31]   --->   Operation 70 'load' 'SeparableConv2D_4_he_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_cast_24 = zext i16 %SeparableConv2D_4_he_1 to i48" [mnist_AXI_Stream.cpp:31]   --->   Operation 71 'zext' 'tmp_cast_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i32 %tmp1 to i48" [mnist_AXI_Stream.cpp:31]   --->   Operation 72 'zext' 'tmp1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (8.51ns)   --->   "%array_length = mul i48 %tmp1_cast, %tmp_cast_24" [mnist_AXI_Stream.cpp:31]   --->   Operation 73 'mul' 'array_length' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%array_length_cast = zext i48 %array_length to i49" [mnist_AXI_Stream.cpp:31]   --->   Operation 74 'zext' 'array_length_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.76ns)   --->   "br label %1" [mnist_AXI_Stream.cpp:36]   --->   Operation 75 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %0 ], [ %i_3, %2 ]"   --->   Operation 76 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.77ns)   --->   "%exitcond2 = icmp eq i10 %i, -240" [mnist_AXI_Stream.cpp:36]   --->   Operation 77 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 78 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.73ns)   --->   "%i_3 = add i10 %i, 1" [mnist_AXI_Stream.cpp:36]   --->   Operation 79 'add' 'i_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %3, label %2" [mnist_AXI_Stream.cpp:36]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%empty_25 = call { i16, i2, i2, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %input_data_V_data_V, i2* %input_data_V_keep_V, i2* %input_data_V_strb_V, i1* %input_data_V_user_V, i1* %input_data_V_last_V, i1* %input_data_V_id_V, i1* %input_data_V_dest_V)" [mnist_AXI_Stream.cpp:37]   --->   Operation 81 'read' 'empty_25' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_25, 0" [mnist_AXI_Stream.cpp:37]   --->   Operation 82 'extractvalue' 'tmp_data_V' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_70 = zext i10 %i to i64" [mnist_AXI_Stream.cpp:38]   --->   Operation 83 'zext' 'tmp_70' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%input_0_array_addr = getelementptr inbounds [784 x i16]* %input_0_array, i64 0, i64 %tmp_70" [mnist_AXI_Stream.cpp:38]   --->   Operation 84 'getelementptr' 'input_0_array_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (3.25ns)   --->   "store i16 %tmp_data_V, i16* %input_0_array_addr, align 2" [mnist_AXI_Stream.cpp:38]   --->   Operation 85 'store' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "br label %1" [mnist_AXI_Stream.cpp:36]   --->   Operation 86 'br' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 87 [2/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16([784 x i16]* %input_0_array, [900 x i16]* @Padding2D_0_array)" [mnist_AXI_Stream.cpp:41]   --->   Operation 87 'call' <Predicate = (exitcond2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 88 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16([784 x i16]* %input_0_array, [900 x i16]* @Padding2D_0_array)" [mnist_AXI_Stream.cpp:41]   --->   Operation 88 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%Padding2D_0_depth_lo = load i16* @Padding2D_0_depth, align 2" [mnist_AXI_Stream.cpp:45]   --->   Operation 89 'load' 'Padding2D_0_depth_lo' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%Padding2D_0_height_l = load i16* @Padding2D_0_height, align 2" [mnist_AXI_Stream.cpp:45]   --->   Operation 90 'load' 'Padding2D_0_height_l' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%Padding2D_0_width_lo = load i16* @Padding2D_0_width, align 2" [mnist_AXI_Stream.cpp:45]   --->   Operation 91 'load' 'Padding2D_0_width_lo' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_he_1 = load i16* @SeparableConv2D_0_he, align 2" [mnist_AXI_Stream.cpp:45]   --->   Operation 92 'load' 'SeparableConv2D_0_he_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_wi_1 = load i16* @SeparableConv2D_0_wi, align 2" [mnist_AXI_Stream.cpp:45]   --->   Operation 93 'load' 'SeparableConv2D_0_wi_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [2/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.4(i16 %Padding2D_0_height_l, i16 %Padding2D_0_width_lo, i16 %Padding2D_0_depth_lo, i16 %SeparableConv2D_0_he_1, i16 %SeparableConv2D_0_wi_1, [784 x i16]* @SeparableConv2D_0_m_s)" [layers_c/separable_conv2d.cpp:13->mnist_AXI_Stream.cpp:45]   --->   Operation 94 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 95 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.4(i16 %Padding2D_0_height_l, i16 %Padding2D_0_width_lo, i16 %Padding2D_0_depth_lo, i16 %SeparableConv2D_0_he_1, i16 %SeparableConv2D_0_wi_1, [784 x i16]* @SeparableConv2D_0_m_s)" [layers_c/separable_conv2d.cpp:13->mnist_AXI_Stream.cpp:45]   --->   Operation 95 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_de_1 = load i16* @SeparableConv2D_0_de, align 2" [mnist_AXI_Stream.cpp:45]   --->   Operation 96 'load' 'SeparableConv2D_0_de_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.4(i16 %Padding2D_0_depth_lo, i16 %SeparableConv2D_0_he_1, i16 %SeparableConv2D_0_wi_1, i16 %SeparableConv2D_0_de_1, [12544 x i16]* @SeparableConv2D_0_ar)" [layers_c/separable_conv2d.cpp:18->mnist_AXI_Stream.cpp:45]   --->   Operation 97 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 98 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.4(i16 %Padding2D_0_depth_lo, i16 %SeparableConv2D_0_he_1, i16 %SeparableConv2D_0_wi_1, i16 %SeparableConv2D_0_de_1, [12544 x i16]* @SeparableConv2D_0_ar)" [layers_c/separable_conv2d.cpp:18->mnist_AXI_Stream.cpp:45]   --->   Operation 98 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_he_2 = load i16* @SeparableConv2D_0_he, align 2" [mnist_AXI_Stream.cpp:50]   --->   Operation 99 'load' 'SeparableConv2D_0_he_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_wi_2 = load i16* @SeparableConv2D_0_wi, align 2" [mnist_AXI_Stream.cpp:50]   --->   Operation 100 'load' 'SeparableConv2D_0_wi_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%MaxPooling2D_0_depth_1 = load i16* @MaxPooling2D_0_depth, align 2" [mnist_AXI_Stream.cpp:50]   --->   Operation 101 'load' 'MaxPooling2D_0_depth_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%MaxPooling2D_0_heigh_1 = load i16* @MaxPooling2D_0_heigh, align 2" [mnist_AXI_Stream.cpp:50]   --->   Operation 102 'load' 'MaxPooling2D_0_heigh_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%MaxPooling2D_0_width_1 = load i16* @MaxPooling2D_0_width, align 2" [mnist_AXI_Stream.cpp:50]   --->   Operation 103 'load' 'MaxPooling2D_0_width_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [2/2] (0.00ns)   --->   "call fastcc void @max_pooling2d_fix16.1(i16 %SeparableConv2D_0_he_2, i16 %SeparableConv2D_0_wi_2, i16 %MaxPooling2D_0_depth_1, i16 %MaxPooling2D_0_heigh_1, i16 %MaxPooling2D_0_width_1, [3136 x i16]* @MaxPooling2D_0_array)" [mnist_AXI_Stream.cpp:50]   --->   Operation 104 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 105 [1/2] (0.00ns)   --->   "call fastcc void @max_pooling2d_fix16.1(i16 %SeparableConv2D_0_he_2, i16 %SeparableConv2D_0_wi_2, i16 %MaxPooling2D_0_depth_1, i16 %MaxPooling2D_0_heigh_1, i16 %MaxPooling2D_0_width_1, [3136 x i16]* @MaxPooling2D_0_array)" [mnist_AXI_Stream.cpp:50]   --->   Operation 105 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 8.45>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%MaxPooling2D_0_depth_2 = load i16* @MaxPooling2D_0_depth, align 2" [mnist_AXI_Stream.cpp:54]   --->   Operation 106 'load' 'MaxPooling2D_0_depth_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%MaxPooling2D_0_heigh_2 = load i16* @MaxPooling2D_0_heigh, align 2" [mnist_AXI_Stream.cpp:54]   --->   Operation 107 'load' 'MaxPooling2D_0_heigh_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%MaxPooling2D_0_width_2 = load i16* @MaxPooling2D_0_width, align 2" [mnist_AXI_Stream.cpp:54]   --->   Operation 108 'load' 'MaxPooling2D_0_width_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [2/2] (8.45ns)   --->   "call fastcc void @padding2d_fix16.4(i16 %MaxPooling2D_0_depth_2, i16 %MaxPooling2D_0_heigh_2, i16 %MaxPooling2D_0_width_2, [4096 x i16]* @Padding2D_1_array)" [mnist_AXI_Stream.cpp:54]   --->   Operation 109 'call' <Predicate = true> <Delay = 8.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 110 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16.4(i16 %MaxPooling2D_0_depth_2, i16 %MaxPooling2D_0_heigh_2, i16 %MaxPooling2D_0_width_2, [4096 x i16]* @Padding2D_1_array)" [mnist_AXI_Stream.cpp:54]   --->   Operation 110 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%Padding2D_1_depth_lo = load i16* @Padding2D_1_depth, align 2" [mnist_AXI_Stream.cpp:58]   --->   Operation 111 'load' 'Padding2D_1_depth_lo' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%Padding2D_1_height_l = load i16* @Padding2D_1_height, align 2" [mnist_AXI_Stream.cpp:58]   --->   Operation 112 'load' 'Padding2D_1_height_l' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%Padding2D_1_width_lo = load i16* @Padding2D_1_width, align 2" [mnist_AXI_Stream.cpp:58]   --->   Operation 113 'load' 'Padding2D_1_width_lo' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_he_1 = load i16* @SeparableConv2D_1_he, align 2" [mnist_AXI_Stream.cpp:58]   --->   Operation 114 'load' 'SeparableConv2D_1_he_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_wi_1 = load i16* @SeparableConv2D_1_wi, align 2" [mnist_AXI_Stream.cpp:58]   --->   Operation 115 'load' 'SeparableConv2D_1_wi_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 116 [2/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.3(i16 %Padding2D_1_height_l, i16 %Padding2D_1_width_lo, i16 %Padding2D_1_depth_lo, i16 %SeparableConv2D_1_he_1, i16 %SeparableConv2D_1_wi_1, [3136 x i16]* @SeparableConv2D_1_m_s)" [layers_c/separable_conv2d.cpp:13->mnist_AXI_Stream.cpp:58]   --->   Operation 116 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 117 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.3(i16 %Padding2D_1_height_l, i16 %Padding2D_1_width_lo, i16 %Padding2D_1_depth_lo, i16 %SeparableConv2D_1_he_1, i16 %SeparableConv2D_1_wi_1, [3136 x i16]* @SeparableConv2D_1_m_s)" [layers_c/separable_conv2d.cpp:13->mnist_AXI_Stream.cpp:58]   --->   Operation 117 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_de_1 = load i16* @SeparableConv2D_1_de, align 2" [mnist_AXI_Stream.cpp:58]   --->   Operation 118 'load' 'SeparableConv2D_1_de_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 119 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.3(i16 zeroext %Padding2D_1_depth_lo, i16 zeroext %SeparableConv2D_1_he_1, i16 zeroext %SeparableConv2D_1_wi_1, i16 zeroext %SeparableConv2D_1_de_1)" [layers_c/separable_conv2d.cpp:18->mnist_AXI_Stream.cpp:58]   --->   Operation 119 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 120 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.3(i16 zeroext %Padding2D_1_depth_lo, i16 zeroext %SeparableConv2D_1_he_1, i16 zeroext %SeparableConv2D_1_wi_1, i16 zeroext %SeparableConv2D_1_de_1)" [layers_c/separable_conv2d.cpp:18->mnist_AXI_Stream.cpp:58]   --->   Operation 120 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_he_2 = load i16* @SeparableConv2D_1_he, align 2" [mnist_AXI_Stream.cpp:63]   --->   Operation 121 'load' 'SeparableConv2D_1_he_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 122 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_wi_2 = load i16* @SeparableConv2D_1_wi, align 2" [mnist_AXI_Stream.cpp:63]   --->   Operation 122 'load' 'SeparableConv2D_1_wi_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 123 [1/1] (0.00ns)   --->   "%MaxPooling2D_1_depth_1 = load i16* @MaxPooling2D_1_depth, align 2" [mnist_AXI_Stream.cpp:63]   --->   Operation 123 'load' 'MaxPooling2D_1_depth_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 124 [1/1] (0.00ns)   --->   "%MaxPooling2D_1_heigh_1 = load i16* @MaxPooling2D_1_heigh, align 2" [mnist_AXI_Stream.cpp:63]   --->   Operation 124 'load' 'MaxPooling2D_1_heigh_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 125 [1/1] (0.00ns)   --->   "%MaxPooling2D_1_width_1 = load i16* @MaxPooling2D_1_width, align 2" [mnist_AXI_Stream.cpp:63]   --->   Operation 125 'load' 'MaxPooling2D_1_width_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 126 [2/2] (0.00ns)   --->   "call fastcc void @max_pooling2d_fix16(i16 %SeparableConv2D_1_he_2, i16 %SeparableConv2D_1_wi_2, [1568 x i16]* @SeparableConv2D_1_ar, i16 %MaxPooling2D_1_depth_1, i16 %MaxPooling2D_1_heigh_1, i16 %MaxPooling2D_1_width_1, [392 x i16]* @MaxPooling2D_1_array)" [mnist_AXI_Stream.cpp:63]   --->   Operation 126 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 127 [1/2] (0.00ns)   --->   "call fastcc void @max_pooling2d_fix16(i16 %SeparableConv2D_1_he_2, i16 %SeparableConv2D_1_wi_2, [1568 x i16]* @SeparableConv2D_1_ar, i16 %MaxPooling2D_1_depth_1, i16 %MaxPooling2D_1_heigh_1, i16 %MaxPooling2D_1_width_1, [392 x i16]* @MaxPooling2D_1_array)" [mnist_AXI_Stream.cpp:63]   --->   Operation 127 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 8.45>
ST_19 : Operation 128 [1/1] (0.00ns)   --->   "%MaxPooling2D_1_depth_2 = load i16* @MaxPooling2D_1_depth, align 2" [mnist_AXI_Stream.cpp:67]   --->   Operation 128 'load' 'MaxPooling2D_1_depth_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 129 [1/1] (0.00ns)   --->   "%MaxPooling2D_1_heigh_2 = load i16* @MaxPooling2D_1_heigh, align 2" [mnist_AXI_Stream.cpp:67]   --->   Operation 129 'load' 'MaxPooling2D_1_heigh_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 130 [1/1] (0.00ns)   --->   "%MaxPooling2D_1_width_2 = load i16* @MaxPooling2D_1_width, align 2" [mnist_AXI_Stream.cpp:67]   --->   Operation 130 'load' 'MaxPooling2D_1_width_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 131 [2/2] (8.45ns)   --->   "call fastcc void @padding2d_fix16.3(i16 %MaxPooling2D_1_depth_2, i16 %MaxPooling2D_1_heigh_2, i16 %MaxPooling2D_1_width_2, [648 x i16]* @Padding2D_2_array)" [mnist_AXI_Stream.cpp:67]   --->   Operation 131 'call' <Predicate = true> <Delay = 8.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 132 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16.3(i16 %MaxPooling2D_1_depth_2, i16 %MaxPooling2D_1_heigh_2, i16 %MaxPooling2D_1_width_2, [648 x i16]* @Padding2D_2_array)" [mnist_AXI_Stream.cpp:67]   --->   Operation 132 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 133 [1/1] (0.00ns)   --->   "%Padding2D_2_depth_lo = load i16* @Padding2D_2_depth, align 2" [mnist_AXI_Stream.cpp:71]   --->   Operation 133 'load' 'Padding2D_2_depth_lo' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "%Padding2D_2_height_l = load i16* @Padding2D_2_height, align 2" [mnist_AXI_Stream.cpp:71]   --->   Operation 134 'load' 'Padding2D_2_height_l' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 135 [1/1] (0.00ns)   --->   "%Padding2D_2_width_lo = load i16* @Padding2D_2_width, align 2" [mnist_AXI_Stream.cpp:71]   --->   Operation 135 'load' 'Padding2D_2_width_lo' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "%SeparableConv2D_2_he_1 = load i16* @SeparableConv2D_2_he, align 2" [mnist_AXI_Stream.cpp:71]   --->   Operation 136 'load' 'SeparableConv2D_2_he_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 137 [1/1] (0.00ns)   --->   "%SeparableConv2D_2_wi_1 = load i16* @SeparableConv2D_2_wi, align 2" [mnist_AXI_Stream.cpp:71]   --->   Operation 137 'load' 'SeparableConv2D_2_wi_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 138 [2/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.2(i16 zeroext %Padding2D_2_height_l, i16 zeroext %Padding2D_2_width_lo, i16 zeroext %Padding2D_2_depth_lo, i16 zeroext %SeparableConv2D_2_he_1, i16 zeroext %SeparableConv2D_2_wi_1)" [layers_c/separable_conv2d.cpp:13->mnist_AXI_Stream.cpp:71]   --->   Operation 138 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 139 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.2(i16 zeroext %Padding2D_2_height_l, i16 zeroext %Padding2D_2_width_lo, i16 zeroext %Padding2D_2_depth_lo, i16 zeroext %SeparableConv2D_2_he_1, i16 zeroext %SeparableConv2D_2_wi_1)" [layers_c/separable_conv2d.cpp:13->mnist_AXI_Stream.cpp:71]   --->   Operation 139 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 140 [1/1] (0.00ns)   --->   "%SeparableConv2D_2_de_1 = load i16* @SeparableConv2D_2_de, align 2" [mnist_AXI_Stream.cpp:71]   --->   Operation 140 'load' 'SeparableConv2D_2_de_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 141 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix(i16 %Padding2D_2_depth_lo, i16 %SeparableConv2D_2_he_1, i16 %SeparableConv2D_2_wi_1, [392 x i16]* @SeparableConv2D_2_m_s, i16 %SeparableConv2D_2_de_1, [392 x i16]* @SeparableConv2D_2_ar)" [layers_c/separable_conv2d.cpp:18->mnist_AXI_Stream.cpp:71]   --->   Operation 141 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 142 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix(i16 %Padding2D_2_depth_lo, i16 %SeparableConv2D_2_he_1, i16 %SeparableConv2D_2_wi_1, [392 x i16]* @SeparableConv2D_2_m_s, i16 %SeparableConv2D_2_de_1, [392 x i16]* @SeparableConv2D_2_ar)" [layers_c/separable_conv2d.cpp:18->mnist_AXI_Stream.cpp:71]   --->   Operation 142 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 143 [1/1] (0.00ns)   --->   "%SeparableConv2D_2_he_2 = load i16* @SeparableConv2D_2_he, align 2" [mnist_AXI_Stream.cpp:76]   --->   Operation 143 'load' 'SeparableConv2D_2_he_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 144 [1/1] (0.00ns)   --->   "%SeparableConv2D_2_wi_2 = load i16* @SeparableConv2D_2_wi, align 2" [mnist_AXI_Stream.cpp:76]   --->   Operation 144 'load' 'SeparableConv2D_2_wi_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 145 [1/1] (0.00ns)   --->   "%UpSampling2D_0_depth_1 = load i16* @UpSampling2D_0_depth, align 2" [mnist_AXI_Stream.cpp:76]   --->   Operation 145 'load' 'UpSampling2D_0_depth_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 146 [1/1] (0.00ns)   --->   "%UpSampling2D_0_heigh_1 = load i16* @UpSampling2D_0_heigh, align 2" [mnist_AXI_Stream.cpp:76]   --->   Operation 146 'load' 'UpSampling2D_0_heigh_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 147 [1/1] (0.00ns)   --->   "%UpSampling2D_0_width_1 = load i16* @UpSampling2D_0_width, align 2" [mnist_AXI_Stream.cpp:76]   --->   Operation 147 'load' 'UpSampling2D_0_width_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 148 [2/2] (0.00ns)   --->   "call fastcc void @up_sampling2d_fix16.1(i16 zeroext %SeparableConv2D_2_he_2, i16 zeroext %SeparableConv2D_2_wi_2, i16 zeroext %UpSampling2D_0_depth_1, i16 zeroext %UpSampling2D_0_heigh_1, i16 zeroext %UpSampling2D_0_width_1)" [mnist_AXI_Stream.cpp:76]   --->   Operation 148 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 149 [1/2] (0.00ns)   --->   "call fastcc void @up_sampling2d_fix16.1(i16 zeroext %SeparableConv2D_2_he_2, i16 zeroext %SeparableConv2D_2_wi_2, i16 zeroext %UpSampling2D_0_depth_1, i16 zeroext %UpSampling2D_0_heigh_1, i16 zeroext %UpSampling2D_0_width_1)" [mnist_AXI_Stream.cpp:76]   --->   Operation 149 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 8.45>
ST_27 : Operation 150 [1/1] (0.00ns)   --->   "%UpSampling2D_0_depth_2 = load i16* @UpSampling2D_0_depth, align 2" [mnist_AXI_Stream.cpp:80]   --->   Operation 150 'load' 'UpSampling2D_0_depth_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 151 [1/1] (0.00ns)   --->   "%UpSampling2D_0_heigh_2 = load i16* @UpSampling2D_0_heigh, align 2" [mnist_AXI_Stream.cpp:80]   --->   Operation 151 'load' 'UpSampling2D_0_heigh_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 152 [1/1] (0.00ns)   --->   "%UpSampling2D_0_width_2 = load i16* @UpSampling2D_0_width, align 2" [mnist_AXI_Stream.cpp:80]   --->   Operation 152 'load' 'UpSampling2D_0_width_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 153 [2/2] (8.45ns)   --->   "call fastcc void @padding2d_fix16.2(i16 %UpSampling2D_0_depth_2, i16 %UpSampling2D_0_heigh_2, i16 %UpSampling2D_0_width_2, [1568 x i16]* @UpSampling2D_0_array, [2048 x i16]* @Padding2D_3_array)" [mnist_AXI_Stream.cpp:80]   --->   Operation 153 'call' <Predicate = true> <Delay = 8.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 154 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16.2(i16 %UpSampling2D_0_depth_2, i16 %UpSampling2D_0_heigh_2, i16 %UpSampling2D_0_width_2, [1568 x i16]* @UpSampling2D_0_array, [2048 x i16]* @Padding2D_3_array)" [mnist_AXI_Stream.cpp:80]   --->   Operation 154 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 155 [1/1] (0.00ns)   --->   "%Padding2D_3_depth_lo = load i16* @Padding2D_3_depth, align 2" [mnist_AXI_Stream.cpp:84]   --->   Operation 155 'load' 'Padding2D_3_depth_lo' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 156 [1/1] (0.00ns)   --->   "%Padding2D_3_height_l = load i16* @Padding2D_3_height, align 2" [mnist_AXI_Stream.cpp:84]   --->   Operation 156 'load' 'Padding2D_3_height_l' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 157 [1/1] (0.00ns)   --->   "%Padding2D_3_width_lo = load i16* @Padding2D_3_width, align 2" [mnist_AXI_Stream.cpp:84]   --->   Operation 157 'load' 'Padding2D_3_width_lo' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 158 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_he_1 = load i16* @SeparableConv2D_3_he, align 2" [mnist_AXI_Stream.cpp:84]   --->   Operation 158 'load' 'SeparableConv2D_3_he_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 159 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_wi_1 = load i16* @SeparableConv2D_3_wi, align 2" [mnist_AXI_Stream.cpp:84]   --->   Operation 159 'load' 'SeparableConv2D_3_wi_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 160 [2/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix(i16 zeroext %Padding2D_3_height_l, i16 zeroext %Padding2D_3_width_lo, i16 zeroext %Padding2D_3_depth_lo, i16 zeroext %SeparableConv2D_3_he_1, i16 zeroext %SeparableConv2D_3_wi_1)" [layers_c/separable_conv2d.cpp:13->mnist_AXI_Stream.cpp:84]   --->   Operation 160 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 161 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix(i16 zeroext %Padding2D_3_height_l, i16 zeroext %Padding2D_3_width_lo, i16 zeroext %Padding2D_3_depth_lo, i16 zeroext %SeparableConv2D_3_he_1, i16 zeroext %SeparableConv2D_3_wi_1)" [layers_c/separable_conv2d.cpp:13->mnist_AXI_Stream.cpp:84]   --->   Operation 161 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 162 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_de_1 = load i16* @SeparableConv2D_3_de, align 2" [mnist_AXI_Stream.cpp:84]   --->   Operation 162 'load' 'SeparableConv2D_3_de_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 163 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.2(i16 %Padding2D_3_depth_lo, i16 %SeparableConv2D_3_he_1, i16 %SeparableConv2D_3_wi_1, [1568 x i16]* @SeparableConv2D_3_m_s, i16 %SeparableConv2D_3_de_1, [3136 x i16]* @SeparableConv2D_3_ar)" [layers_c/separable_conv2d.cpp:18->mnist_AXI_Stream.cpp:84]   --->   Operation 163 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 164 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.2(i16 %Padding2D_3_depth_lo, i16 %SeparableConv2D_3_he_1, i16 %SeparableConv2D_3_wi_1, [1568 x i16]* @SeparableConv2D_3_m_s, i16 %SeparableConv2D_3_de_1, [3136 x i16]* @SeparableConv2D_3_ar)" [layers_c/separable_conv2d.cpp:18->mnist_AXI_Stream.cpp:84]   --->   Operation 164 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 165 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_he_2 = load i16* @SeparableConv2D_3_he, align 2" [mnist_AXI_Stream.cpp:89]   --->   Operation 165 'load' 'SeparableConv2D_3_he_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 166 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_wi_2 = load i16* @SeparableConv2D_3_wi, align 2" [mnist_AXI_Stream.cpp:89]   --->   Operation 166 'load' 'SeparableConv2D_3_wi_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 167 [1/1] (0.00ns)   --->   "%UpSampling2D_1_depth_1 = load i16* @UpSampling2D_1_depth, align 2" [mnist_AXI_Stream.cpp:89]   --->   Operation 167 'load' 'UpSampling2D_1_depth_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 168 [1/1] (0.00ns)   --->   "%UpSampling2D_1_heigh_1 = load i16* @UpSampling2D_1_heigh, align 2" [mnist_AXI_Stream.cpp:89]   --->   Operation 168 'load' 'UpSampling2D_1_heigh_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 169 [1/1] (0.00ns)   --->   "%UpSampling2D_1_width_1 = load i16* @UpSampling2D_1_width, align 2" [mnist_AXI_Stream.cpp:89]   --->   Operation 169 'load' 'UpSampling2D_1_width_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 170 [2/2] (0.00ns)   --->   "call fastcc void @up_sampling2d_fix16(i16 zeroext %SeparableConv2D_3_he_2, i16 zeroext %SeparableConv2D_3_wi_2, i16 zeroext %UpSampling2D_1_depth_1, i16 zeroext %UpSampling2D_1_heigh_1, i16 zeroext %UpSampling2D_1_width_1)" [mnist_AXI_Stream.cpp:89]   --->   Operation 170 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 171 [1/2] (0.00ns)   --->   "call fastcc void @up_sampling2d_fix16(i16 zeroext %SeparableConv2D_3_he_2, i16 zeroext %SeparableConv2D_3_wi_2, i16 zeroext %UpSampling2D_1_depth_1, i16 zeroext %UpSampling2D_1_heigh_1, i16 zeroext %UpSampling2D_1_width_1)" [mnist_AXI_Stream.cpp:89]   --->   Operation 171 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 8.45>
ST_35 : Operation 172 [1/1] (0.00ns)   --->   "%UpSampling2D_1_depth_2 = load i16* @UpSampling2D_1_depth, align 2" [mnist_AXI_Stream.cpp:93]   --->   Operation 172 'load' 'UpSampling2D_1_depth_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 173 [1/1] (0.00ns)   --->   "%UpSampling2D_1_heigh_2 = load i16* @UpSampling2D_1_heigh, align 2" [mnist_AXI_Stream.cpp:93]   --->   Operation 173 'load' 'UpSampling2D_1_heigh_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 174 [1/1] (0.00ns)   --->   "%UpSampling2D_1_width_2 = load i16* @UpSampling2D_1_width, align 2" [mnist_AXI_Stream.cpp:93]   --->   Operation 174 'load' 'UpSampling2D_1_width_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 175 [2/2] (8.45ns)   --->   "call fastcc void @padding2d_fix16.1(i16 %UpSampling2D_1_depth_2, i16 %UpSampling2D_1_heigh_2, i16 %UpSampling2D_1_width_2, [12544 x i16]* @UpSampling2D_1_array, [14400 x i16]* @Padding2D_4_array)" [mnist_AXI_Stream.cpp:93]   --->   Operation 175 'call' <Predicate = true> <Delay = 8.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 176 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16.1(i16 %UpSampling2D_1_depth_2, i16 %UpSampling2D_1_heigh_2, i16 %UpSampling2D_1_width_2, [12544 x i16]* @UpSampling2D_1_array, [14400 x i16]* @Padding2D_4_array)" [mnist_AXI_Stream.cpp:93]   --->   Operation 176 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 177 [1/1] (0.00ns)   --->   "%Padding2D_4_depth_lo = load i16* @Padding2D_4_depth, align 2" [mnist_AXI_Stream.cpp:97]   --->   Operation 177 'load' 'Padding2D_4_depth_lo' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 178 [1/1] (0.00ns)   --->   "%Padding2D_4_height_l = load i16* @Padding2D_4_height, align 2" [mnist_AXI_Stream.cpp:97]   --->   Operation 178 'load' 'Padding2D_4_height_l' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 179 [1/1] (0.00ns)   --->   "%Padding2D_4_width_lo = load i16* @Padding2D_4_width, align 2" [mnist_AXI_Stream.cpp:97]   --->   Operation 179 'load' 'Padding2D_4_width_lo' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 180 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_he_2 = load i16* @SeparableConv2D_4_he, align 2" [mnist_AXI_Stream.cpp:97]   --->   Operation 180 'load' 'SeparableConv2D_4_he_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 181 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_wi_2 = load i16* @SeparableConv2D_4_wi, align 2" [mnist_AXI_Stream.cpp:97]   --->   Operation 181 'load' 'SeparableConv2D_4_wi_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 182 [2/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.1(i16 %Padding2D_4_height_l, i16 %Padding2D_4_width_lo, i16 %Padding2D_4_depth_lo, i16 %SeparableConv2D_4_he_2, i16 %SeparableConv2D_4_wi_2, [12544 x i16]* @SeparableConv2D_4_m_s)" [layers_c/separable_conv2d.cpp:13->mnist_AXI_Stream.cpp:97]   --->   Operation 182 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 0.00>
ST_38 : Operation 183 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.1(i16 %Padding2D_4_height_l, i16 %Padding2D_4_width_lo, i16 %Padding2D_4_depth_lo, i16 %SeparableConv2D_4_he_2, i16 %SeparableConv2D_4_wi_2, [12544 x i16]* @SeparableConv2D_4_m_s)" [layers_c/separable_conv2d.cpp:13->mnist_AXI_Stream.cpp:97]   --->   Operation 183 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 0.00>
ST_39 : Operation 184 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_de_2 = load i16* @SeparableConv2D_4_de, align 2" [mnist_AXI_Stream.cpp:97]   --->   Operation 184 'load' 'SeparableConv2D_4_de_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 185 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.1(i16 %Padding2D_4_depth_lo, i16 %SeparableConv2D_4_he_2, i16 %SeparableConv2D_4_wi_2, i16 %SeparableConv2D_4_de_2, [784 x i16]* @SeparableConv2D_4_ar)" [layers_c/separable_conv2d.cpp:18->mnist_AXI_Stream.cpp:97]   --->   Operation 185 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 3.10>
ST_40 : Operation 186 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.1(i16 %Padding2D_4_depth_lo, i16 %SeparableConv2D_4_he_2, i16 %SeparableConv2D_4_wi_2, i16 %SeparableConv2D_4_de_2, [784 x i16]* @SeparableConv2D_4_ar)" [layers_c/separable_conv2d.cpp:18->mnist_AXI_Stream.cpp:97]   --->   Operation 186 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 187 [1/1] (3.10ns)   --->   "%tmp_s = add i49 %array_length_cast, -1" [mnist_AXI_Stream.cpp:147]   --->   Operation 187 'add' 'tmp_s' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 188 [1/1] (1.76ns)   --->   "br label %4" [mnist_AXI_Stream.cpp:130]   --->   Operation 188 'br' <Predicate = true> <Delay = 1.76>

State 41 <SV = 40> <Delay = 3.81>
ST_41 : Operation 189 [1/1] (0.00ns)   --->   "%i1 = phi i48 [ 0, %3 ], [ %i_4, %._crit_edge ]"   --->   Operation 189 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 190 [1/1] (2.83ns)   --->   "%exitcond = icmp eq i48 %i1, %array_length" [mnist_AXI_Stream.cpp:130]   --->   Operation 190 'icmp' 'exitcond' <Predicate = true> <Delay = 2.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 191 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 281462092005375, i64 0)"   --->   Operation 191 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 192 [1/1] (3.10ns)   --->   "%i_4 = add i48 %i1, 1" [mnist_AXI_Stream.cpp:130]   --->   Operation 192 'add' 'i_4' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 193 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %5, label %._crit_edge" [mnist_AXI_Stream.cpp:130]   --->   Operation 193 'br' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 194 [1/1] (0.00ns)   --->   "%i1_cast2 = zext i48 %i1 to i64" [mnist_AXI_Stream.cpp:130]   --->   Operation 194 'zext' 'i1_cast2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_41 : Operation 195 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_ar_1 = getelementptr [784 x i16]* @SeparableConv2D_4_ar, i64 0, i64 %i1_cast2" [mnist_AXI_Stream.cpp:150]   --->   Operation 195 'getelementptr' 'SeparableConv2D_4_ar_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_41 : Operation 196 [1/1] (0.00ns)   --->   "%i1_cast = zext i48 %i1 to i49" [mnist_AXI_Stream.cpp:130]   --->   Operation 196 'zext' 'i1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_41 : Operation 197 [1/1] (2.83ns)   --->   "%tmp_user_V = icmp eq i48 %i1, 0" [mnist_AXI_Stream.cpp:144]   --->   Operation 197 'icmp' 'tmp_user_V' <Predicate = (!exitcond)> <Delay = 2.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 198 [1/1] (2.87ns)   --->   "%tmp_last_V = icmp eq i49 %i1_cast, %tmp_s" [mnist_AXI_Stream.cpp:147]   --->   Operation 198 'icmp' 'tmp_last_V' <Predicate = (!exitcond)> <Delay = 2.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 199 [2/2] (3.25ns)   --->   "%tmp_data_V_1 = load i16* %SeparableConv2D_4_ar_1, align 2" [mnist_AXI_Stream.cpp:150]   --->   Operation 199 'load' 'tmp_data_V_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 42 <SV = 41> <Delay = 3.25>
ST_42 : Operation 200 [1/2] (3.25ns)   --->   "%tmp_data_V_1 = load i16* %SeparableConv2D_4_ar_1, align 2" [mnist_AXI_Stream.cpp:150]   --->   Operation 200 'load' 'tmp_data_V_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_42 : Operation 201 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, i16 %tmp_data_V_1, i2 0, i2 0, i1 %tmp_user_V, i1 %tmp_last_V, i1 false, i1 false)" [mnist_AXI_Stream.cpp:151]   --->   Operation 201 'write' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 43 <SV = 42> <Delay = 0.00>
ST_43 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [mnist_AXI_Stream.cpp:130]   --->   Operation 202 'specregionbegin' 'tmp_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_43 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [mnist_AXI_Stream.cpp:131]   --->   Operation 203 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_43 : Operation 204 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, i16 %tmp_data_V_1, i2 0, i2 0, i1 %tmp_user_V, i1 %tmp_last_V, i1 false, i1 false)" [mnist_AXI_Stream.cpp:151]   --->   Operation 204 'write' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_43 : Operation 205 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_1)" [mnist_AXI_Stream.cpp:152]   --->   Operation 205 'specregionend' 'empty_27' <Predicate = (!exitcond)> <Delay = 0.00>
ST_43 : Operation 206 [1/1] (0.00ns)   --->   "br label %4" [mnist_AXI_Stream.cpp:130]   --->   Operation 206 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 44 <SV = 41> <Delay = 0.00>
ST_44 : Operation 207 [2/2] (0.00ns)   --->   "ret void" [mnist_AXI_Stream.cpp:153]   --->   Operation 207 'ret' <Predicate = true> <Delay = 0.00>

State 45 <SV = 42> <Delay = 0.00>
ST_45 : Operation 208 [1/2] (0.00ns)   --->   "ret void" [mnist_AXI_Stream.cpp:153]   --->   Operation 208 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 0; IO mode=ap_ctrl_hs:ce=0
Port [ input_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ SeparableConv2D_4_de]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_4_he]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_4_wi]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_0_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_0_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_0_height]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_0_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_0_de]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_0_he]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_0_wi]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_0_w_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_0_m_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_0_b_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_0_ar]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ MaxPooling2D_0_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ MaxPooling2D_0_heigh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ MaxPooling2D_0_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ MaxPooling2D_0_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_1_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_1_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_1_height]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_1_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_1_de]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_1_he]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_1_wi]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_1_w_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_1_m_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_1_b_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_1_ar]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ MaxPooling2D_1_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ MaxPooling2D_1_heigh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ MaxPooling2D_1_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ MaxPooling2D_1_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_2_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_2_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_2_height]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_2_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_2_de]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_2_he]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_2_wi]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_2_m_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_2_w_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_2_b_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_2_ar]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ UpSampling2D_0_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ UpSampling2D_0_heigh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ UpSampling2D_0_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ UpSampling2D_0_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_3_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_3_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_3_height]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_3_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_3_de]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_3_he]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_3_wi]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_3_m_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_3_w_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_3_b_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_3_ar]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ UpSampling2D_1_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ UpSampling2D_1_heigh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ UpSampling2D_1_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ UpSampling2D_1_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_4_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_4_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_4_height]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_4_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_4_w_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_4_m_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_4_ar]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_0_array          (alloca           ) [ 0011100000000000000000000000000000000000000000]
SeparableConv2D_4_de_1 (load             ) [ 0000000000000000000000000000000000000000000000]
tmp_cast               (zext             ) [ 0000000000000000000000000000000000000000000000]
SeparableConv2D_4_wi_1 (load             ) [ 0000000000000000000000000000000000000000000000]
tmp_70_cast            (zext             ) [ 0000000000000000000000000000000000000000000000]
tmp1                   (mul              ) [ 0010000000000000000000000000000000000000000000]
StgValue_52            (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
StgValue_53            (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
StgValue_54            (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
StgValue_55            (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
StgValue_56            (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
StgValue_57            (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
StgValue_58            (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
StgValue_59            (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
StgValue_60            (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
StgValue_61            (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
StgValue_62            (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
StgValue_63            (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
StgValue_64            (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
StgValue_65            (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
StgValue_66            (spectopmodule    ) [ 0000000000000000000000000000000000000000000000]
StgValue_67            (specinterface    ) [ 0000000000000000000000000000000000000000000000]
StgValue_68            (specinterface    ) [ 0000000000000000000000000000000000000000000000]
StgValue_69            (specinterface    ) [ 0000000000000000000000000000000000000000000000]
SeparableConv2D_4_he_1 (load             ) [ 0000000000000000000000000000000000000000000000]
tmp_cast_24            (zext             ) [ 0000000000000000000000000000000000000000000000]
tmp1_cast              (zext             ) [ 0000000000000000000000000000000000000000000000]
array_length           (mul              ) [ 0001111111111111111111111111111111111111111100]
array_length_cast      (zext             ) [ 0001111111111111111111111111111111111111100000]
StgValue_75            (br               ) [ 0011000000000000000000000000000000000000000000]
i                      (phi              ) [ 0001000000000000000000000000000000000000000000]
exitcond2              (icmp             ) [ 0001000000000000000000000000000000000000000000]
empty                  (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
i_3                    (add              ) [ 0011000000000000000000000000000000000000000000]
StgValue_80            (br               ) [ 0000000000000000000000000000000000000000000000]
empty_25               (read             ) [ 0000000000000000000000000000000000000000000000]
tmp_data_V             (extractvalue     ) [ 0000000000000000000000000000000000000000000000]
tmp_70                 (zext             ) [ 0000000000000000000000000000000000000000000000]
input_0_array_addr     (getelementptr    ) [ 0000000000000000000000000000000000000000000000]
StgValue_85            (store            ) [ 0000000000000000000000000000000000000000000000]
StgValue_86            (br               ) [ 0011000000000000000000000000000000000000000000]
StgValue_88            (call             ) [ 0000000000000000000000000000000000000000000000]
Padding2D_0_depth_lo   (load             ) [ 0000001110000000000000000000000000000000000000]
Padding2D_0_height_l   (load             ) [ 0000001000000000000000000000000000000000000000]
Padding2D_0_width_lo   (load             ) [ 0000001000000000000000000000000000000000000000]
SeparableConv2D_0_he_1 (load             ) [ 0000001110000000000000000000000000000000000000]
SeparableConv2D_0_wi_1 (load             ) [ 0000001110000000000000000000000000000000000000]
StgValue_95            (call             ) [ 0000000000000000000000000000000000000000000000]
SeparableConv2D_0_de_1 (load             ) [ 0000000010000000000000000000000000000000000000]
StgValue_98            (call             ) [ 0000000000000000000000000000000000000000000000]
SeparableConv2D_0_he_2 (load             ) [ 0000000000100000000000000000000000000000000000]
SeparableConv2D_0_wi_2 (load             ) [ 0000000000100000000000000000000000000000000000]
MaxPooling2D_0_depth_1 (load             ) [ 0000000000100000000000000000000000000000000000]
MaxPooling2D_0_heigh_1 (load             ) [ 0000000000100000000000000000000000000000000000]
MaxPooling2D_0_width_1 (load             ) [ 0000000000100000000000000000000000000000000000]
StgValue_105           (call             ) [ 0000000000000000000000000000000000000000000000]
MaxPooling2D_0_depth_2 (load             ) [ 0000000000001000000000000000000000000000000000]
MaxPooling2D_0_heigh_2 (load             ) [ 0000000000001000000000000000000000000000000000]
MaxPooling2D_0_width_2 (load             ) [ 0000000000001000000000000000000000000000000000]
StgValue_110           (call             ) [ 0000000000000000000000000000000000000000000000]
Padding2D_1_depth_lo   (load             ) [ 0000000000000011100000000000000000000000000000]
Padding2D_1_height_l   (load             ) [ 0000000000000010000000000000000000000000000000]
Padding2D_1_width_lo   (load             ) [ 0000000000000010000000000000000000000000000000]
SeparableConv2D_1_he_1 (load             ) [ 0000000000000011100000000000000000000000000000]
SeparableConv2D_1_wi_1 (load             ) [ 0000000000000011100000000000000000000000000000]
StgValue_117           (call             ) [ 0000000000000000000000000000000000000000000000]
SeparableConv2D_1_de_1 (load             ) [ 0000000000000000100000000000000000000000000000]
StgValue_120           (call             ) [ 0000000000000000000000000000000000000000000000]
SeparableConv2D_1_he_2 (load             ) [ 0000000000000000001000000000000000000000000000]
SeparableConv2D_1_wi_2 (load             ) [ 0000000000000000001000000000000000000000000000]
MaxPooling2D_1_depth_1 (load             ) [ 0000000000000000001000000000000000000000000000]
MaxPooling2D_1_heigh_1 (load             ) [ 0000000000000000001000000000000000000000000000]
MaxPooling2D_1_width_1 (load             ) [ 0000000000000000001000000000000000000000000000]
StgValue_127           (call             ) [ 0000000000000000000000000000000000000000000000]
MaxPooling2D_1_depth_2 (load             ) [ 0000000000000000000010000000000000000000000000]
MaxPooling2D_1_heigh_2 (load             ) [ 0000000000000000000010000000000000000000000000]
MaxPooling2D_1_width_2 (load             ) [ 0000000000000000000010000000000000000000000000]
StgValue_132           (call             ) [ 0000000000000000000000000000000000000000000000]
Padding2D_2_depth_lo   (load             ) [ 0000000000000000000000111000000000000000000000]
Padding2D_2_height_l   (load             ) [ 0000000000000000000000100000000000000000000000]
Padding2D_2_width_lo   (load             ) [ 0000000000000000000000100000000000000000000000]
SeparableConv2D_2_he_1 (load             ) [ 0000000000000000000000111000000000000000000000]
SeparableConv2D_2_wi_1 (load             ) [ 0000000000000000000000111000000000000000000000]
StgValue_139           (call             ) [ 0000000000000000000000000000000000000000000000]
SeparableConv2D_2_de_1 (load             ) [ 0000000000000000000000001000000000000000000000]
StgValue_142           (call             ) [ 0000000000000000000000000000000000000000000000]
SeparableConv2D_2_he_2 (load             ) [ 0000000000000000000000000010000000000000000000]
SeparableConv2D_2_wi_2 (load             ) [ 0000000000000000000000000010000000000000000000]
UpSampling2D_0_depth_1 (load             ) [ 0000000000000000000000000010000000000000000000]
UpSampling2D_0_heigh_1 (load             ) [ 0000000000000000000000000010000000000000000000]
UpSampling2D_0_width_1 (load             ) [ 0000000000000000000000000010000000000000000000]
StgValue_149           (call             ) [ 0000000000000000000000000000000000000000000000]
UpSampling2D_0_depth_2 (load             ) [ 0000000000000000000000000000100000000000000000]
UpSampling2D_0_heigh_2 (load             ) [ 0000000000000000000000000000100000000000000000]
UpSampling2D_0_width_2 (load             ) [ 0000000000000000000000000000100000000000000000]
StgValue_154           (call             ) [ 0000000000000000000000000000000000000000000000]
Padding2D_3_depth_lo   (load             ) [ 0000000000000000000000000000001110000000000000]
Padding2D_3_height_l   (load             ) [ 0000000000000000000000000000001000000000000000]
Padding2D_3_width_lo   (load             ) [ 0000000000000000000000000000001000000000000000]
SeparableConv2D_3_he_1 (load             ) [ 0000000000000000000000000000001110000000000000]
SeparableConv2D_3_wi_1 (load             ) [ 0000000000000000000000000000001110000000000000]
StgValue_161           (call             ) [ 0000000000000000000000000000000000000000000000]
SeparableConv2D_3_de_1 (load             ) [ 0000000000000000000000000000000010000000000000]
StgValue_164           (call             ) [ 0000000000000000000000000000000000000000000000]
SeparableConv2D_3_he_2 (load             ) [ 0000000000000000000000000000000000100000000000]
SeparableConv2D_3_wi_2 (load             ) [ 0000000000000000000000000000000000100000000000]
UpSampling2D_1_depth_1 (load             ) [ 0000000000000000000000000000000000100000000000]
UpSampling2D_1_heigh_1 (load             ) [ 0000000000000000000000000000000000100000000000]
UpSampling2D_1_width_1 (load             ) [ 0000000000000000000000000000000000100000000000]
StgValue_171           (call             ) [ 0000000000000000000000000000000000000000000000]
UpSampling2D_1_depth_2 (load             ) [ 0000000000000000000000000000000000001000000000]
UpSampling2D_1_heigh_2 (load             ) [ 0000000000000000000000000000000000001000000000]
UpSampling2D_1_width_2 (load             ) [ 0000000000000000000000000000000000001000000000]
StgValue_176           (call             ) [ 0000000000000000000000000000000000000000000000]
Padding2D_4_depth_lo   (load             ) [ 0000000000000000000000000000000000000011100000]
Padding2D_4_height_l   (load             ) [ 0000000000000000000000000000000000000010000000]
Padding2D_4_width_lo   (load             ) [ 0000000000000000000000000000000000000010000000]
SeparableConv2D_4_he_2 (load             ) [ 0000000000000000000000000000000000000011100000]
SeparableConv2D_4_wi_2 (load             ) [ 0000000000000000000000000000000000000011100000]
StgValue_183           (call             ) [ 0000000000000000000000000000000000000000000000]
SeparableConv2D_4_de_2 (load             ) [ 0000000000000000000000000000000000000000100000]
StgValue_186           (call             ) [ 0000000000000000000000000000000000000000000000]
tmp_s                  (add              ) [ 0000000000000000000000000000000000000000011100]
StgValue_188           (br               ) [ 0000000000000000000000000000000000000000111100]
i1                     (phi              ) [ 0000000000000000000000000000000000000000010000]
exitcond               (icmp             ) [ 0000000000000000000000000000000000000000011100]
empty_26               (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
i_4                    (add              ) [ 0000000000000000000000000000000000000000111100]
StgValue_193           (br               ) [ 0000000000000000000000000000000000000000000000]
i1_cast2               (zext             ) [ 0000000000000000000000000000000000000000000000]
SeparableConv2D_4_ar_1 (getelementptr    ) [ 0000000000000000000000000000000000000000011000]
i1_cast                (zext             ) [ 0000000000000000000000000000000000000000000000]
tmp_user_V             (icmp             ) [ 0000000000000000000000000000000000000000011100]
tmp_last_V             (icmp             ) [ 0000000000000000000000000000000000000000011100]
tmp_data_V_1           (load             ) [ 0000000000000000000000000000000000000000010100]
tmp_1                  (specregionbegin  ) [ 0000000000000000000000000000000000000000000000]
StgValue_203           (specpipeline     ) [ 0000000000000000000000000000000000000000000000]
StgValue_204           (write            ) [ 0000000000000000000000000000000000000000000000]
empty_27               (specregionend    ) [ 0000000000000000000000000000000000000000000000]
StgValue_206           (br               ) [ 0000000000000000000000000000000000000000111100]
StgValue_208           (ret              ) [ 0000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_data_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_data_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_data_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_data_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_data_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_data_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_data_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_data_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_data_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_data_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_data_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_data_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_data_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_data_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="SeparableConv2D_4_de">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_4_de"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="SeparableConv2D_4_he">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_4_he"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="SeparableConv2D_4_wi">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_4_wi"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="Padding2D_0_array">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_0_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="Padding2D_0_depth">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_0_depth"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="Padding2D_0_height">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_0_height"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="Padding2D_0_width">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_0_width"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="SeparableConv2D_0_de">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_de"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="SeparableConv2D_0_he">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_he"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="SeparableConv2D_0_wi">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_wi"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="SeparableConv2D_0_w_s">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="SeparableConv2D_0_m_s">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_m_s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="SeparableConv2D_0_b_s">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="SeparableConv2D_0_ar">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_ar"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="MaxPooling2D_0_depth">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_0_depth"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="MaxPooling2D_0_heigh">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_0_heigh"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="MaxPooling2D_0_width">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_0_width"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="MaxPooling2D_0_array">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_0_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="Padding2D_1_array">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_1_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="Padding2D_1_depth">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_1_depth"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="Padding2D_1_height">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_1_height"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="Padding2D_1_width">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_1_width"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="SeparableConv2D_1_de">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_de"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="SeparableConv2D_1_he">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_he"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="SeparableConv2D_1_wi">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_wi"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="SeparableConv2D_1_w_s">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="SeparableConv2D_1_m_s">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_m_s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="SeparableConv2D_1_b_s">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="SeparableConv2D_1_ar">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_ar"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="MaxPooling2D_1_depth">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_1_depth"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="MaxPooling2D_1_heigh">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_1_heigh"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="MaxPooling2D_1_width">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_1_width"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="MaxPooling2D_1_array">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_1_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="Padding2D_2_array">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_2_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="Padding2D_2_depth">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_2_depth"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="Padding2D_2_height">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_2_height"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="Padding2D_2_width">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_2_width"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="SeparableConv2D_2_de">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_de"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="SeparableConv2D_2_he">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_he"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="SeparableConv2D_2_wi">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_wi"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="SeparableConv2D_2_m_s">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_m_s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="SeparableConv2D_2_w_s">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="SeparableConv2D_2_b_s">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="SeparableConv2D_2_ar">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_ar"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="UpSampling2D_0_depth">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_0_depth"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="UpSampling2D_0_heigh">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_0_heigh"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="UpSampling2D_0_width">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_0_width"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="UpSampling2D_0_array">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_0_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="Padding2D_3_array">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_3_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="Padding2D_3_depth">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_3_depth"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="Padding2D_3_height">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_3_height"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="Padding2D_3_width">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_3_width"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="SeparableConv2D_3_de">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_de"/></StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="SeparableConv2D_3_he">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_he"/></StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="SeparableConv2D_3_wi">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_wi"/></StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="SeparableConv2D_3_m_s">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_m_s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="SeparableConv2D_3_w_s">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="SeparableConv2D_3_b_s">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="SeparableConv2D_3_ar">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_ar"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="UpSampling2D_1_depth">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_1_depth"/></StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="UpSampling2D_1_heigh">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_1_heigh"/></StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="UpSampling2D_1_width">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_1_width"/></StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="UpSampling2D_1_array">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_1_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="Padding2D_4_array">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_4_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="Padding2D_4_depth">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_4_depth"/></StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="Padding2D_4_height">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_4_height"/></StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="Padding2D_4_width">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_4_width"/></StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="SeparableConv2D_4_w_s">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_4_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="SeparableConv2D_4_m_s">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_4_m_s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="SeparableConv2D_4_ar">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_4_ar"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="network_str"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding2d_fix16"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="depthwise_conv2d_fix.4"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointwise_conv2d_fix.4"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pooling2d_fix16.1"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding2d_fix16.4"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="depthwise_conv2d_fix.3"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointwise_conv2d_fix.3"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pooling2d_fix16"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding2d_fix16.3"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="depthwise_conv2d_fix.2"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointwise_conv2d_fix"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="up_sampling2d_fix16.1"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding2d_fix16.2"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="depthwise_conv2d_fix"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointwise_conv2d_fix.2"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="up_sampling2d_fix16"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding2d_fix16.1"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="depthwise_conv2d_fix.1"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointwise_conv2d_fix.1"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="266" class="1004" name="input_0_array_alloca_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_0_array/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="empty_25_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="24" slack="0"/>
<pin id="272" dir="0" index="1" bw="16" slack="0"/>
<pin id="273" dir="0" index="2" bw="2" slack="0"/>
<pin id="274" dir="0" index="3" bw="2" slack="0"/>
<pin id="275" dir="0" index="4" bw="1" slack="0"/>
<pin id="276" dir="0" index="5" bw="1" slack="0"/>
<pin id="277" dir="0" index="6" bw="1" slack="0"/>
<pin id="278" dir="0" index="7" bw="1" slack="0"/>
<pin id="279" dir="1" index="8" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_25/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_write_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="0" slack="0"/>
<pin id="290" dir="0" index="1" bw="16" slack="0"/>
<pin id="291" dir="0" index="2" bw="2" slack="0"/>
<pin id="292" dir="0" index="3" bw="2" slack="0"/>
<pin id="293" dir="0" index="4" bw="1" slack="0"/>
<pin id="294" dir="0" index="5" bw="1" slack="0"/>
<pin id="295" dir="0" index="6" bw="1" slack="0"/>
<pin id="296" dir="0" index="7" bw="1" slack="0"/>
<pin id="297" dir="0" index="8" bw="16" slack="0"/>
<pin id="298" dir="0" index="9" bw="1" slack="0"/>
<pin id="299" dir="0" index="10" bw="1" slack="0"/>
<pin id="300" dir="0" index="11" bw="1" slack="1"/>
<pin id="301" dir="0" index="12" bw="1" slack="1"/>
<pin id="302" dir="0" index="13" bw="1" slack="0"/>
<pin id="303" dir="0" index="14" bw="1" slack="0"/>
<pin id="304" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_201/42 "/>
</bind>
</comp>

<comp id="317" class="1004" name="input_0_array_addr_gep_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="10" slack="0"/>
<pin id="321" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_array_addr/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="StgValue_85_access_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="10" slack="0"/>
<pin id="325" dir="0" index="1" bw="16" slack="0"/>
<pin id="326" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_85/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="SeparableConv2D_4_ar_1_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="48" slack="0"/>
<pin id="333" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_4_ar_1/41 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_access_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="10" slack="0"/>
<pin id="338" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_data_V_1/41 "/>
</bind>
</comp>

<comp id="343" class="1005" name="i_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="10" slack="1"/>
<pin id="345" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="347" class="1004" name="i_phi_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="10" slack="0"/>
<pin id="351" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="354" class="1005" name="i1_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="48" slack="1"/>
<pin id="356" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="358" class="1004" name="i1_phi_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="48" slack="0"/>
<pin id="362" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/41 "/>
</bind>
</comp>

<comp id="365" class="1004" name="grp_padding2d_fix16_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="0" slack="0"/>
<pin id="367" dir="0" index="1" bw="16" slack="0"/>
<pin id="368" dir="0" index="2" bw="16" slack="0"/>
<pin id="369" dir="0" index="3" bw="16" slack="0"/>
<pin id="370" dir="0" index="4" bw="16" slack="0"/>
<pin id="371" dir="0" index="5" bw="16" slack="0"/>
<pin id="372" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_175/35 "/>
</bind>
</comp>

<comp id="376" class="1004" name="grp_padding2d_fix16_4_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="0" slack="0"/>
<pin id="378" dir="0" index="1" bw="16" slack="0"/>
<pin id="379" dir="0" index="2" bw="16" slack="0"/>
<pin id="380" dir="0" index="3" bw="16" slack="0"/>
<pin id="381" dir="0" index="4" bw="16" slack="0"/>
<pin id="382" dir="0" index="5" bw="16" slack="0"/>
<pin id="383" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_109/11 "/>
</bind>
</comp>

<comp id="387" class="1004" name="grp_padding2d_fix16_2_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="0" slack="0"/>
<pin id="389" dir="0" index="1" bw="16" slack="0"/>
<pin id="390" dir="0" index="2" bw="16" slack="0"/>
<pin id="391" dir="0" index="3" bw="16" slack="0"/>
<pin id="392" dir="0" index="4" bw="16" slack="0"/>
<pin id="393" dir="0" index="5" bw="16" slack="0"/>
<pin id="394" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_153/27 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_padding2d_fix16_3_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="0" slack="0"/>
<pin id="400" dir="0" index="1" bw="16" slack="0"/>
<pin id="401" dir="0" index="2" bw="16" slack="0"/>
<pin id="402" dir="0" index="3" bw="16" slack="0"/>
<pin id="403" dir="0" index="4" bw="16" slack="0"/>
<pin id="404" dir="0" index="5" bw="16" slack="0"/>
<pin id="405" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_131/19 "/>
</bind>
</comp>

<comp id="409" class="1004" name="grp_depthwise_conv2d_fix_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="0" slack="0"/>
<pin id="411" dir="0" index="1" bw="16" slack="0"/>
<pin id="412" dir="0" index="2" bw="16" slack="0"/>
<pin id="413" dir="0" index="3" bw="16" slack="0"/>
<pin id="414" dir="0" index="4" bw="16" slack="0"/>
<pin id="415" dir="0" index="5" bw="16" slack="0"/>
<pin id="416" dir="0" index="6" bw="16" slack="0"/>
<pin id="417" dir="0" index="7" bw="16" slack="0"/>
<pin id="418" dir="0" index="8" bw="15" slack="0"/>
<pin id="419" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_182/37 "/>
</bind>
</comp>

<comp id="424" class="1004" name="grp_depthwise_conv2d_fix_3_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="0" slack="0"/>
<pin id="426" dir="0" index="1" bw="16" slack="0"/>
<pin id="427" dir="0" index="2" bw="16" slack="0"/>
<pin id="428" dir="0" index="3" bw="16" slack="0"/>
<pin id="429" dir="0" index="4" bw="16" slack="0"/>
<pin id="430" dir="0" index="5" bw="16" slack="0"/>
<pin id="431" dir="0" index="6" bw="16" slack="0"/>
<pin id="432" dir="0" index="7" bw="16" slack="0"/>
<pin id="433" dir="0" index="8" bw="15" slack="0"/>
<pin id="434" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_116/13 "/>
</bind>
</comp>

<comp id="439" class="1004" name="grp_depthwise_conv2d_fix_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="0" slack="0"/>
<pin id="441" dir="0" index="1" bw="16" slack="0"/>
<pin id="442" dir="0" index="2" bw="16" slack="0"/>
<pin id="443" dir="0" index="3" bw="16" slack="0"/>
<pin id="444" dir="0" index="4" bw="16" slack="0"/>
<pin id="445" dir="0" index="5" bw="16" slack="0"/>
<pin id="446" dir="0" index="6" bw="16" slack="0"/>
<pin id="447" dir="0" index="7" bw="16" slack="0"/>
<pin id="448" dir="0" index="8" bw="15" slack="0"/>
<pin id="449" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_160/29 "/>
</bind>
</comp>

<comp id="454" class="1004" name="grp_depthwise_conv2d_fix_2_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="0" slack="0"/>
<pin id="456" dir="0" index="1" bw="16" slack="0"/>
<pin id="457" dir="0" index="2" bw="16" slack="0"/>
<pin id="458" dir="0" index="3" bw="16" slack="0"/>
<pin id="459" dir="0" index="4" bw="16" slack="0"/>
<pin id="460" dir="0" index="5" bw="16" slack="0"/>
<pin id="461" dir="0" index="6" bw="16" slack="0"/>
<pin id="462" dir="0" index="7" bw="16" slack="0"/>
<pin id="463" dir="0" index="8" bw="15" slack="0"/>
<pin id="464" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_138/21 "/>
</bind>
</comp>

<comp id="469" class="1004" name="grp_depthwise_conv2d_fix_4_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="0" slack="0"/>
<pin id="471" dir="0" index="1" bw="16" slack="0"/>
<pin id="472" dir="0" index="2" bw="16" slack="0"/>
<pin id="473" dir="0" index="3" bw="16" slack="0"/>
<pin id="474" dir="0" index="4" bw="16" slack="0"/>
<pin id="475" dir="0" index="5" bw="16" slack="0"/>
<pin id="476" dir="0" index="6" bw="16" slack="0"/>
<pin id="477" dir="0" index="7" bw="16" slack="0"/>
<pin id="478" dir="0" index="8" bw="15" slack="0"/>
<pin id="479" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_94/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="grp_pointwise_conv2d_fix_4_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="0" slack="0"/>
<pin id="486" dir="0" index="1" bw="16" slack="2"/>
<pin id="487" dir="0" index="2" bw="16" slack="2"/>
<pin id="488" dir="0" index="3" bw="16" slack="2"/>
<pin id="489" dir="0" index="4" bw="16" slack="0"/>
<pin id="490" dir="0" index="5" bw="16" slack="0"/>
<pin id="491" dir="0" index="6" bw="13" slack="0"/>
<pin id="492" dir="0" index="7" bw="16" slack="0"/>
<pin id="493" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_97/7 "/>
</bind>
</comp>

<comp id="498" class="1004" name="grp_pointwise_conv2d_fix_2_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="0" slack="0"/>
<pin id="500" dir="0" index="1" bw="16" slack="2"/>
<pin id="501" dir="0" index="2" bw="16" slack="2"/>
<pin id="502" dir="0" index="3" bw="16" slack="2"/>
<pin id="503" dir="0" index="4" bw="16" slack="0"/>
<pin id="504" dir="0" index="5" bw="16" slack="0"/>
<pin id="505" dir="0" index="6" bw="16" slack="0"/>
<pin id="506" dir="0" index="7" bw="14" slack="0"/>
<pin id="507" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_163/31 "/>
</bind>
</comp>

<comp id="512" class="1004" name="grp_pointwise_conv2d_fix_3_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="0" slack="0"/>
<pin id="514" dir="0" index="1" bw="16" slack="2"/>
<pin id="515" dir="0" index="2" bw="16" slack="2"/>
<pin id="516" dir="0" index="3" bw="16" slack="2"/>
<pin id="517" dir="0" index="4" bw="16" slack="0"/>
<pin id="518" dir="0" index="5" bw="13" slack="0"/>
<pin id="519" dir="0" index="6" bw="16" slack="0"/>
<pin id="520" dir="0" index="7" bw="16" slack="0"/>
<pin id="521" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_119/15 "/>
</bind>
</comp>

<comp id="526" class="1004" name="grp_pointwise_conv2d_fix_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="0" slack="0"/>
<pin id="528" dir="0" index="1" bw="16" slack="2"/>
<pin id="529" dir="0" index="2" bw="16" slack="2"/>
<pin id="530" dir="0" index="3" bw="16" slack="2"/>
<pin id="531" dir="0" index="4" bw="16" slack="0"/>
<pin id="532" dir="0" index="5" bw="16" slack="0"/>
<pin id="533" dir="0" index="6" bw="16" slack="0"/>
<pin id="534" dir="0" index="7" bw="13" slack="0"/>
<pin id="535" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_141/23 "/>
</bind>
</comp>

<comp id="540" class="1004" name="grp_max_pooling2d_fix16_1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="0" slack="0"/>
<pin id="542" dir="0" index="1" bw="16" slack="0"/>
<pin id="543" dir="0" index="2" bw="16" slack="0"/>
<pin id="544" dir="0" index="3" bw="16" slack="0"/>
<pin id="545" dir="0" index="4" bw="16" slack="0"/>
<pin id="546" dir="0" index="5" bw="16" slack="0"/>
<pin id="547" dir="0" index="6" bw="16" slack="0"/>
<pin id="548" dir="0" index="7" bw="16" slack="0"/>
<pin id="549" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_104/9 "/>
</bind>
</comp>

<comp id="553" class="1004" name="grp_max_pooling2d_fix16_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="0" slack="0"/>
<pin id="555" dir="0" index="1" bw="16" slack="0"/>
<pin id="556" dir="0" index="2" bw="16" slack="0"/>
<pin id="557" dir="0" index="3" bw="16" slack="0"/>
<pin id="558" dir="0" index="4" bw="16" slack="0"/>
<pin id="559" dir="0" index="5" bw="16" slack="0"/>
<pin id="560" dir="0" index="6" bw="16" slack="0"/>
<pin id="561" dir="0" index="7" bw="16" slack="0"/>
<pin id="562" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_126/17 "/>
</bind>
</comp>

<comp id="566" class="1004" name="grp_pointwise_conv2d_fix_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="0" slack="0"/>
<pin id="568" dir="0" index="1" bw="16" slack="2"/>
<pin id="569" dir="0" index="2" bw="16" slack="2"/>
<pin id="570" dir="0" index="3" bw="16" slack="2"/>
<pin id="571" dir="0" index="4" bw="16" slack="0"/>
<pin id="572" dir="0" index="5" bw="16" slack="0"/>
<pin id="573" dir="0" index="6" bw="16" slack="0"/>
<pin id="574" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_185/39 "/>
</bind>
</comp>

<comp id="578" class="1004" name="grp_up_sampling2d_fix16_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="0" slack="0"/>
<pin id="580" dir="0" index="1" bw="16" slack="0"/>
<pin id="581" dir="0" index="2" bw="16" slack="0"/>
<pin id="582" dir="0" index="3" bw="16" slack="0"/>
<pin id="583" dir="0" index="4" bw="16" slack="0"/>
<pin id="584" dir="0" index="5" bw="16" slack="0"/>
<pin id="585" dir="0" index="6" bw="16" slack="0"/>
<pin id="586" dir="0" index="7" bw="16" slack="0"/>
<pin id="587" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_170/33 "/>
</bind>
</comp>

<comp id="591" class="1004" name="grp_up_sampling2d_fix16_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="0" slack="0"/>
<pin id="593" dir="0" index="1" bw="16" slack="0"/>
<pin id="594" dir="0" index="2" bw="16" slack="0"/>
<pin id="595" dir="0" index="3" bw="16" slack="0"/>
<pin id="596" dir="0" index="4" bw="16" slack="0"/>
<pin id="597" dir="0" index="5" bw="16" slack="0"/>
<pin id="598" dir="0" index="6" bw="16" slack="0"/>
<pin id="599" dir="0" index="7" bw="16" slack="0"/>
<pin id="600" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_148/25 "/>
</bind>
</comp>

<comp id="604" class="1004" name="grp_padding2d_fix16_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="0" slack="0"/>
<pin id="606" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="607" dir="0" index="2" bw="16" slack="0"/>
<pin id="608" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_87/3 "/>
</bind>
</comp>

<comp id="611" class="1004" name="grp_load_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="16" slack="0"/>
<pin id="613" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_4_de_1/1 SeparableConv2D_4_de_2/39 "/>
</bind>
</comp>

<comp id="616" class="1004" name="grp_load_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="16" slack="0"/>
<pin id="618" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_4_wi_1/1 SeparableConv2D_4_wi_2/37 "/>
</bind>
</comp>

<comp id="621" class="1004" name="grp_load_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="16" slack="0"/>
<pin id="623" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_4_he_1/2 SeparableConv2D_4_he_2/37 "/>
</bind>
</comp>

<comp id="626" class="1004" name="grp_load_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="16" slack="0"/>
<pin id="628" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_0_he_1/5 SeparableConv2D_0_he_2/9 "/>
</bind>
</comp>

<comp id="632" class="1004" name="grp_load_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="16" slack="0"/>
<pin id="634" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_0_wi_1/5 SeparableConv2D_0_wi_2/9 "/>
</bind>
</comp>

<comp id="638" class="1004" name="grp_load_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="16" slack="0"/>
<pin id="640" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MaxPooling2D_0_depth_1/9 MaxPooling2D_0_depth_2/11 "/>
</bind>
</comp>

<comp id="644" class="1004" name="grp_load_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="16" slack="0"/>
<pin id="646" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MaxPooling2D_0_heigh_1/9 MaxPooling2D_0_heigh_2/11 "/>
</bind>
</comp>

<comp id="650" class="1004" name="grp_load_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="16" slack="0"/>
<pin id="652" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MaxPooling2D_0_width_1/9 MaxPooling2D_0_width_2/11 "/>
</bind>
</comp>

<comp id="656" class="1004" name="grp_load_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="16" slack="0"/>
<pin id="658" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_1_he_1/13 SeparableConv2D_1_he_2/17 "/>
</bind>
</comp>

<comp id="662" class="1004" name="grp_load_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="16" slack="0"/>
<pin id="664" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_1_wi_1/13 SeparableConv2D_1_wi_2/17 "/>
</bind>
</comp>

<comp id="668" class="1004" name="grp_load_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="16" slack="0"/>
<pin id="670" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MaxPooling2D_1_depth_1/17 MaxPooling2D_1_depth_2/19 "/>
</bind>
</comp>

<comp id="674" class="1004" name="grp_load_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="16" slack="0"/>
<pin id="676" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MaxPooling2D_1_heigh_1/17 MaxPooling2D_1_heigh_2/19 "/>
</bind>
</comp>

<comp id="680" class="1004" name="grp_load_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="16" slack="0"/>
<pin id="682" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MaxPooling2D_1_width_1/17 MaxPooling2D_1_width_2/19 "/>
</bind>
</comp>

<comp id="686" class="1004" name="grp_load_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="16" slack="0"/>
<pin id="688" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_2_he_1/21 SeparableConv2D_2_he_2/25 "/>
</bind>
</comp>

<comp id="692" class="1004" name="grp_load_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="16" slack="0"/>
<pin id="694" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_2_wi_1/21 SeparableConv2D_2_wi_2/25 "/>
</bind>
</comp>

<comp id="698" class="1004" name="grp_load_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="16" slack="0"/>
<pin id="700" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="UpSampling2D_0_depth_1/25 UpSampling2D_0_depth_2/27 "/>
</bind>
</comp>

<comp id="704" class="1004" name="grp_load_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="16" slack="0"/>
<pin id="706" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="UpSampling2D_0_heigh_1/25 UpSampling2D_0_heigh_2/27 "/>
</bind>
</comp>

<comp id="710" class="1004" name="grp_load_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="16" slack="0"/>
<pin id="712" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="UpSampling2D_0_width_1/25 UpSampling2D_0_width_2/27 "/>
</bind>
</comp>

<comp id="716" class="1004" name="grp_load_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="16" slack="0"/>
<pin id="718" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_3_he_1/29 SeparableConv2D_3_he_2/33 "/>
</bind>
</comp>

<comp id="722" class="1004" name="grp_load_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="16" slack="0"/>
<pin id="724" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_3_wi_1/29 SeparableConv2D_3_wi_2/33 "/>
</bind>
</comp>

<comp id="728" class="1004" name="grp_load_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="16" slack="0"/>
<pin id="730" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="UpSampling2D_1_depth_1/33 UpSampling2D_1_depth_2/35 "/>
</bind>
</comp>

<comp id="734" class="1004" name="grp_load_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="16" slack="0"/>
<pin id="736" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="UpSampling2D_1_heigh_1/33 UpSampling2D_1_heigh_2/35 "/>
</bind>
</comp>

<comp id="740" class="1004" name="grp_load_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="16" slack="0"/>
<pin id="742" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="UpSampling2D_1_width_1/33 UpSampling2D_1_width_2/35 "/>
</bind>
</comp>

<comp id="746" class="1005" name="reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="16" slack="1"/>
<pin id="748" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_he_1 SeparableConv2D_0_he_2 "/>
</bind>
</comp>

<comp id="753" class="1005" name="reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="16" slack="1"/>
<pin id="755" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_wi_1 SeparableConv2D_0_wi_2 "/>
</bind>
</comp>

<comp id="760" class="1005" name="reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="16" slack="1"/>
<pin id="762" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MaxPooling2D_0_depth_1 MaxPooling2D_0_depth_2 "/>
</bind>
</comp>

<comp id="766" class="1005" name="reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="16" slack="1"/>
<pin id="768" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MaxPooling2D_0_heigh_1 MaxPooling2D_0_heigh_2 "/>
</bind>
</comp>

<comp id="772" class="1005" name="reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="16" slack="1"/>
<pin id="774" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MaxPooling2D_0_width_1 MaxPooling2D_0_width_2 "/>
</bind>
</comp>

<comp id="778" class="1005" name="reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="16" slack="1"/>
<pin id="780" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_1_he_1 SeparableConv2D_1_he_2 "/>
</bind>
</comp>

<comp id="785" class="1005" name="reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="16" slack="1"/>
<pin id="787" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_1_wi_1 SeparableConv2D_1_wi_2 "/>
</bind>
</comp>

<comp id="792" class="1005" name="reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="16" slack="1"/>
<pin id="794" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MaxPooling2D_1_depth_1 MaxPooling2D_1_depth_2 "/>
</bind>
</comp>

<comp id="798" class="1005" name="reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="16" slack="1"/>
<pin id="800" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MaxPooling2D_1_heigh_1 MaxPooling2D_1_heigh_2 "/>
</bind>
</comp>

<comp id="804" class="1005" name="reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="16" slack="1"/>
<pin id="806" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MaxPooling2D_1_width_1 MaxPooling2D_1_width_2 "/>
</bind>
</comp>

<comp id="810" class="1005" name="reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="16" slack="1"/>
<pin id="812" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_2_he_1 SeparableConv2D_2_he_2 "/>
</bind>
</comp>

<comp id="817" class="1005" name="reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="16" slack="1"/>
<pin id="819" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_2_wi_1 SeparableConv2D_2_wi_2 "/>
</bind>
</comp>

<comp id="824" class="1005" name="reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="16" slack="1"/>
<pin id="826" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="UpSampling2D_0_depth_1 UpSampling2D_0_depth_2 "/>
</bind>
</comp>

<comp id="830" class="1005" name="reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="16" slack="1"/>
<pin id="832" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="UpSampling2D_0_heigh_1 UpSampling2D_0_heigh_2 "/>
</bind>
</comp>

<comp id="836" class="1005" name="reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="16" slack="1"/>
<pin id="838" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="UpSampling2D_0_width_1 UpSampling2D_0_width_2 "/>
</bind>
</comp>

<comp id="842" class="1005" name="reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="16" slack="1"/>
<pin id="844" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_3_he_1 SeparableConv2D_3_he_2 "/>
</bind>
</comp>

<comp id="849" class="1005" name="reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="16" slack="1"/>
<pin id="851" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_3_wi_1 SeparableConv2D_3_wi_2 "/>
</bind>
</comp>

<comp id="856" class="1005" name="reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="16" slack="1"/>
<pin id="858" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="UpSampling2D_1_depth_1 UpSampling2D_1_depth_2 "/>
</bind>
</comp>

<comp id="862" class="1005" name="reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="16" slack="1"/>
<pin id="864" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="UpSampling2D_1_heigh_1 UpSampling2D_1_heigh_2 "/>
</bind>
</comp>

<comp id="868" class="1005" name="reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="16" slack="1"/>
<pin id="870" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="UpSampling2D_1_width_1 UpSampling2D_1_width_2 "/>
</bind>
</comp>

<comp id="874" class="1004" name="tmp_cast_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="16" slack="0"/>
<pin id="876" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="878" class="1004" name="tmp_70_cast_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="16" slack="0"/>
<pin id="880" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_70_cast/1 "/>
</bind>
</comp>

<comp id="882" class="1004" name="tmp_cast_24_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="16" slack="0"/>
<pin id="884" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_24/2 "/>
</bind>
</comp>

<comp id="886" class="1004" name="tmp1_cast_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="1"/>
<pin id="888" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/2 "/>
</bind>
</comp>

<comp id="889" class="1004" name="array_length_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="0"/>
<pin id="891" dir="0" index="1" bw="16" slack="0"/>
<pin id="892" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="array_length/2 "/>
</bind>
</comp>

<comp id="895" class="1004" name="array_length_cast_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="48" slack="0"/>
<pin id="897" dir="1" index="1" bw="49" slack="38"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="array_length_cast/2 "/>
</bind>
</comp>

<comp id="899" class="1004" name="exitcond2_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="10" slack="0"/>
<pin id="901" dir="0" index="1" bw="10" slack="0"/>
<pin id="902" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="905" class="1004" name="i_3_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="10" slack="0"/>
<pin id="907" dir="0" index="1" bw="1" slack="0"/>
<pin id="908" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/3 "/>
</bind>
</comp>

<comp id="911" class="1004" name="tmp_data_V_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="24" slack="0"/>
<pin id="913" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/3 "/>
</bind>
</comp>

<comp id="916" class="1004" name="tmp_70_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="10" slack="0"/>
<pin id="918" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_70/3 "/>
</bind>
</comp>

<comp id="921" class="1004" name="Padding2D_0_depth_lo_load_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="16" slack="0"/>
<pin id="923" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_0_depth_lo/5 "/>
</bind>
</comp>

<comp id="926" class="1004" name="Padding2D_0_height_l_load_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="16" slack="0"/>
<pin id="928" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_0_height_l/5 "/>
</bind>
</comp>

<comp id="931" class="1004" name="Padding2D_0_width_lo_load_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="16" slack="0"/>
<pin id="933" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_0_width_lo/5 "/>
</bind>
</comp>

<comp id="936" class="1004" name="SeparableConv2D_0_de_1_load_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="16" slack="0"/>
<pin id="938" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_0_de_1/7 "/>
</bind>
</comp>

<comp id="941" class="1004" name="Padding2D_1_depth_lo_load_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="16" slack="0"/>
<pin id="943" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_1_depth_lo/13 "/>
</bind>
</comp>

<comp id="946" class="1004" name="Padding2D_1_height_l_load_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="16" slack="0"/>
<pin id="948" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_1_height_l/13 "/>
</bind>
</comp>

<comp id="951" class="1004" name="Padding2D_1_width_lo_load_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="16" slack="0"/>
<pin id="953" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_1_width_lo/13 "/>
</bind>
</comp>

<comp id="956" class="1004" name="SeparableConv2D_1_de_1_load_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="16" slack="0"/>
<pin id="958" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_1_de_1/15 "/>
</bind>
</comp>

<comp id="961" class="1004" name="Padding2D_2_depth_lo_load_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="16" slack="0"/>
<pin id="963" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_2_depth_lo/21 "/>
</bind>
</comp>

<comp id="966" class="1004" name="Padding2D_2_height_l_load_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="16" slack="0"/>
<pin id="968" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_2_height_l/21 "/>
</bind>
</comp>

<comp id="971" class="1004" name="Padding2D_2_width_lo_load_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="16" slack="0"/>
<pin id="973" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_2_width_lo/21 "/>
</bind>
</comp>

<comp id="976" class="1004" name="SeparableConv2D_2_de_1_load_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="16" slack="0"/>
<pin id="978" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_2_de_1/23 "/>
</bind>
</comp>

<comp id="981" class="1004" name="Padding2D_3_depth_lo_load_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="16" slack="0"/>
<pin id="983" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_3_depth_lo/29 "/>
</bind>
</comp>

<comp id="986" class="1004" name="Padding2D_3_height_l_load_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="16" slack="0"/>
<pin id="988" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_3_height_l/29 "/>
</bind>
</comp>

<comp id="991" class="1004" name="Padding2D_3_width_lo_load_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="16" slack="0"/>
<pin id="993" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_3_width_lo/29 "/>
</bind>
</comp>

<comp id="996" class="1004" name="SeparableConv2D_3_de_1_load_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="16" slack="0"/>
<pin id="998" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_3_de_1/31 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="Padding2D_4_depth_lo_load_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="16" slack="0"/>
<pin id="1003" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_4_depth_lo/37 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="Padding2D_4_height_l_load_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="16" slack="0"/>
<pin id="1008" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_4_height_l/37 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="Padding2D_4_width_lo_load_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="16" slack="0"/>
<pin id="1013" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_4_width_lo/37 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="tmp_s_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="48" slack="38"/>
<pin id="1018" dir="0" index="1" bw="1" slack="0"/>
<pin id="1019" dir="1" index="2" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/40 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="exitcond_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="48" slack="0"/>
<pin id="1023" dir="0" index="1" bw="48" slack="39"/>
<pin id="1024" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/41 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="i_4_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="48" slack="0"/>
<pin id="1028" dir="0" index="1" bw="1" slack="0"/>
<pin id="1029" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/41 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="i1_cast2_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="48" slack="0"/>
<pin id="1034" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_cast2/41 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="i1_cast_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="48" slack="0"/>
<pin id="1039" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_cast/41 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="tmp_user_V_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="48" slack="0"/>
<pin id="1043" dir="0" index="1" bw="48" slack="0"/>
<pin id="1044" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_user_V/41 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="tmp_last_V_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="49" slack="0"/>
<pin id="1049" dir="0" index="1" bw="49" slack="1"/>
<pin id="1050" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/41 "/>
</bind>
</comp>

<comp id="1052" class="1007" name="tmp1_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="16" slack="0"/>
<pin id="1054" dir="0" index="1" bw="16" slack="0"/>
<pin id="1055" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="tmp1_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="32" slack="1"/>
<pin id="1060" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="array_length_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="48" slack="39"/>
<pin id="1065" dir="1" index="1" bw="48" slack="39"/>
</pin_list>
<bind>
<opset="array_length "/>
</bind>
</comp>

<comp id="1068" class="1005" name="array_length_cast_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="49" slack="38"/>
<pin id="1070" dir="1" index="1" bw="49" slack="38"/>
</pin_list>
<bind>
<opset="array_length_cast "/>
</bind>
</comp>

<comp id="1076" class="1005" name="i_3_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="10" slack="0"/>
<pin id="1078" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="Padding2D_0_depth_lo_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="16" slack="1"/>
<pin id="1083" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_0_depth_lo "/>
</bind>
</comp>

<comp id="1087" class="1005" name="Padding2D_0_height_l_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="16" slack="1"/>
<pin id="1089" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_0_height_l "/>
</bind>
</comp>

<comp id="1092" class="1005" name="Padding2D_0_width_lo_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="16" slack="1"/>
<pin id="1094" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_0_width_lo "/>
</bind>
</comp>

<comp id="1097" class="1005" name="SeparableConv2D_0_de_1_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="16" slack="1"/>
<pin id="1099" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_de_1 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="Padding2D_1_depth_lo_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="16" slack="1"/>
<pin id="1104" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_1_depth_lo "/>
</bind>
</comp>

<comp id="1108" class="1005" name="Padding2D_1_height_l_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="16" slack="1"/>
<pin id="1110" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_1_height_l "/>
</bind>
</comp>

<comp id="1113" class="1005" name="Padding2D_1_width_lo_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="16" slack="1"/>
<pin id="1115" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_1_width_lo "/>
</bind>
</comp>

<comp id="1118" class="1005" name="SeparableConv2D_1_de_1_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="16" slack="1"/>
<pin id="1120" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_1_de_1 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="Padding2D_2_depth_lo_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="16" slack="1"/>
<pin id="1125" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_2_depth_lo "/>
</bind>
</comp>

<comp id="1129" class="1005" name="Padding2D_2_height_l_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="16" slack="1"/>
<pin id="1131" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_2_height_l "/>
</bind>
</comp>

<comp id="1134" class="1005" name="Padding2D_2_width_lo_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="16" slack="1"/>
<pin id="1136" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_2_width_lo "/>
</bind>
</comp>

<comp id="1139" class="1005" name="SeparableConv2D_2_de_1_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="16" slack="1"/>
<pin id="1141" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_2_de_1 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="Padding2D_3_depth_lo_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="16" slack="1"/>
<pin id="1146" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_3_depth_lo "/>
</bind>
</comp>

<comp id="1150" class="1005" name="Padding2D_3_height_l_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="16" slack="1"/>
<pin id="1152" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_3_height_l "/>
</bind>
</comp>

<comp id="1155" class="1005" name="Padding2D_3_width_lo_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="16" slack="1"/>
<pin id="1157" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_3_width_lo "/>
</bind>
</comp>

<comp id="1160" class="1005" name="SeparableConv2D_3_de_1_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="16" slack="1"/>
<pin id="1162" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_3_de_1 "/>
</bind>
</comp>

<comp id="1165" class="1005" name="Padding2D_4_depth_lo_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="16" slack="1"/>
<pin id="1167" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_4_depth_lo "/>
</bind>
</comp>

<comp id="1171" class="1005" name="Padding2D_4_height_l_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="16" slack="1"/>
<pin id="1173" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_4_height_l "/>
</bind>
</comp>

<comp id="1176" class="1005" name="Padding2D_4_width_lo_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="16" slack="1"/>
<pin id="1178" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_4_width_lo "/>
</bind>
</comp>

<comp id="1181" class="1005" name="SeparableConv2D_4_he_2_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="16" slack="1"/>
<pin id="1183" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_4_he_2 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="SeparableConv2D_4_wi_2_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="16" slack="1"/>
<pin id="1189" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_4_wi_2 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="SeparableConv2D_4_de_2_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="16" slack="1"/>
<pin id="1195" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_4_de_2 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="tmp_s_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="49" slack="1"/>
<pin id="1200" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1203" class="1005" name="exitcond_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="1" slack="1"/>
<pin id="1205" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="1207" class="1005" name="i_4_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="48" slack="0"/>
<pin id="1209" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="SeparableConv2D_4_ar_1_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="10" slack="1"/>
<pin id="1214" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_4_ar_1 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="tmp_user_V_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="1" slack="1"/>
<pin id="1219" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="1222" class="1005" name="tmp_last_V_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="1" slack="1"/>
<pin id="1224" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="1227" class="1005" name="tmp_data_V_1_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="16" slack="1"/>
<pin id="1229" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="269"><net_src comp="168" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="280"><net_src comp="200" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="281"><net_src comp="0" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="2" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="283"><net_src comp="4" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="284"><net_src comp="6" pin="0"/><net_sink comp="270" pin=4"/></net>

<net id="285"><net_src comp="8" pin="0"/><net_sink comp="270" pin=5"/></net>

<net id="286"><net_src comp="10" pin="0"/><net_sink comp="270" pin=6"/></net>

<net id="287"><net_src comp="12" pin="0"/><net_sink comp="270" pin=7"/></net>

<net id="305"><net_src comp="250" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="306"><net_src comp="14" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="307"><net_src comp="16" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="308"><net_src comp="18" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="309"><net_src comp="20" pin="0"/><net_sink comp="288" pin=4"/></net>

<net id="310"><net_src comp="22" pin="0"/><net_sink comp="288" pin=5"/></net>

<net id="311"><net_src comp="24" pin="0"/><net_sink comp="288" pin=6"/></net>

<net id="312"><net_src comp="26" pin="0"/><net_sink comp="288" pin=7"/></net>

<net id="313"><net_src comp="252" pin="0"/><net_sink comp="288" pin=9"/></net>

<net id="314"><net_src comp="252" pin="0"/><net_sink comp="288" pin=10"/></net>

<net id="315"><net_src comp="254" pin="0"/><net_sink comp="288" pin=13"/></net>

<net id="316"><net_src comp="254" pin="0"/><net_sink comp="288" pin=14"/></net>

<net id="322"><net_src comp="202" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="328"><net_src comp="317" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="334"><net_src comp="166" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="202" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="336" pin="3"/><net_sink comp="288" pin=8"/></net>

<net id="342"><net_src comp="329" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="190" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="343" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="244" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="354" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="373"><net_src comp="236" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="152" pin="0"/><net_sink comp="365" pin=4"/></net>

<net id="375"><net_src comp="154" pin="0"/><net_sink comp="365" pin=5"/></net>

<net id="384"><net_src comp="212" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="64" pin="0"/><net_sink comp="376" pin=4"/></net>

<net id="386"><net_src comp="62" pin="0"/><net_sink comp="376" pin=5"/></net>

<net id="395"><net_src comp="228" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="122" pin="0"/><net_sink comp="387" pin=4"/></net>

<net id="397"><net_src comp="124" pin="0"/><net_sink comp="387" pin=5"/></net>

<net id="406"><net_src comp="220" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="94" pin="0"/><net_sink comp="398" pin=4"/></net>

<net id="408"><net_src comp="92" pin="0"/><net_sink comp="398" pin=5"/></net>

<net id="420"><net_src comp="238" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="421"><net_src comp="164" pin="0"/><net_sink comp="409" pin=6"/></net>

<net id="422"><net_src comp="154" pin="0"/><net_sink comp="409" pin=7"/></net>

<net id="423"><net_src comp="162" pin="0"/><net_sink comp="409" pin=8"/></net>

<net id="435"><net_src comp="214" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="436"><net_src comp="80" pin="0"/><net_sink comp="424" pin=6"/></net>

<net id="437"><net_src comp="64" pin="0"/><net_sink comp="424" pin=7"/></net>

<net id="438"><net_src comp="78" pin="0"/><net_sink comp="424" pin=8"/></net>

<net id="450"><net_src comp="230" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="451"><net_src comp="138" pin="0"/><net_sink comp="439" pin=6"/></net>

<net id="452"><net_src comp="124" pin="0"/><net_sink comp="439" pin=7"/></net>

<net id="453"><net_src comp="140" pin="0"/><net_sink comp="439" pin=8"/></net>

<net id="465"><net_src comp="222" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="466"><net_src comp="108" pin="0"/><net_sink comp="454" pin=6"/></net>

<net id="467"><net_src comp="94" pin="0"/><net_sink comp="454" pin=7"/></net>

<net id="468"><net_src comp="110" pin="0"/><net_sink comp="454" pin=8"/></net>

<net id="480"><net_src comp="206" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="481"><net_src comp="50" pin="0"/><net_sink comp="469" pin=6"/></net>

<net id="482"><net_src comp="34" pin="0"/><net_sink comp="469" pin=7"/></net>

<net id="483"><net_src comp="48" pin="0"/><net_sink comp="469" pin=8"/></net>

<net id="494"><net_src comp="208" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="495"><net_src comp="54" pin="0"/><net_sink comp="484" pin=5"/></net>

<net id="496"><net_src comp="52" pin="0"/><net_sink comp="484" pin=6"/></net>

<net id="497"><net_src comp="50" pin="0"/><net_sink comp="484" pin=7"/></net>

<net id="508"><net_src comp="232" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="509"><net_src comp="138" pin="0"/><net_sink comp="498" pin=4"/></net>

<net id="510"><net_src comp="144" pin="0"/><net_sink comp="498" pin=6"/></net>

<net id="511"><net_src comp="142" pin="0"/><net_sink comp="498" pin=7"/></net>

<net id="522"><net_src comp="216" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="523"><net_src comp="82" pin="0"/><net_sink comp="512" pin=5"/></net>

<net id="524"><net_src comp="84" pin="0"/><net_sink comp="512" pin=6"/></net>

<net id="525"><net_src comp="80" pin="0"/><net_sink comp="512" pin=7"/></net>

<net id="536"><net_src comp="224" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="537"><net_src comp="108" pin="0"/><net_sink comp="526" pin=4"/></net>

<net id="538"><net_src comp="114" pin="0"/><net_sink comp="526" pin=6"/></net>

<net id="539"><net_src comp="112" pin="0"/><net_sink comp="526" pin=7"/></net>

<net id="550"><net_src comp="210" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="551"><net_src comp="62" pin="0"/><net_sink comp="540" pin=6"/></net>

<net id="552"><net_src comp="54" pin="0"/><net_sink comp="540" pin=7"/></net>

<net id="563"><net_src comp="218" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="564"><net_src comp="84" pin="0"/><net_sink comp="553" pin=3"/></net>

<net id="565"><net_src comp="92" pin="0"/><net_sink comp="553" pin=7"/></net>

<net id="575"><net_src comp="240" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="576"><net_src comp="166" pin="0"/><net_sink comp="566" pin=5"/></net>

<net id="577"><net_src comp="164" pin="0"/><net_sink comp="566" pin=6"/></net>

<net id="588"><net_src comp="234" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="589"><net_src comp="144" pin="0"/><net_sink comp="578" pin=6"/></net>

<net id="590"><net_src comp="152" pin="0"/><net_sink comp="578" pin=7"/></net>

<net id="601"><net_src comp="226" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="602"><net_src comp="114" pin="0"/><net_sink comp="591" pin=6"/></net>

<net id="603"><net_src comp="122" pin="0"/><net_sink comp="591" pin=7"/></net>

<net id="609"><net_src comp="204" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="34" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="614"><net_src comp="28" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="566" pin=4"/></net>

<net id="619"><net_src comp="32" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="409" pin=5"/></net>

<net id="624"><net_src comp="30" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="409" pin=4"/></net>

<net id="629"><net_src comp="44" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="469" pin=4"/></net>

<net id="631"><net_src comp="626" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="635"><net_src comp="46" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="469" pin=5"/></net>

<net id="637"><net_src comp="632" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="641"><net_src comp="56" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="540" pin=3"/></net>

<net id="643"><net_src comp="638" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="647"><net_src comp="58" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="540" pin=4"/></net>

<net id="649"><net_src comp="644" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="653"><net_src comp="60" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="540" pin=5"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="376" pin=3"/></net>

<net id="659"><net_src comp="74" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="424" pin=4"/></net>

<net id="661"><net_src comp="656" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="665"><net_src comp="76" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="424" pin=5"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="671"><net_src comp="86" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="553" pin=4"/></net>

<net id="673"><net_src comp="668" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="677"><net_src comp="88" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="553" pin=5"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="683"><net_src comp="90" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="553" pin=6"/></net>

<net id="685"><net_src comp="680" pin="1"/><net_sink comp="398" pin=3"/></net>

<net id="689"><net_src comp="104" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="454" pin=4"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="695"><net_src comp="106" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="454" pin=5"/></net>

<net id="697"><net_src comp="692" pin="1"/><net_sink comp="591" pin=2"/></net>

<net id="701"><net_src comp="116" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="591" pin=3"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="707"><net_src comp="118" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="591" pin=4"/></net>

<net id="709"><net_src comp="704" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="713"><net_src comp="120" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="591" pin=5"/></net>

<net id="715"><net_src comp="710" pin="1"/><net_sink comp="387" pin=3"/></net>

<net id="719"><net_src comp="134" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="439" pin=4"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="725"><net_src comp="136" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="439" pin=5"/></net>

<net id="727"><net_src comp="722" pin="1"/><net_sink comp="578" pin=2"/></net>

<net id="731"><net_src comp="146" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="578" pin=3"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="737"><net_src comp="148" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="578" pin=4"/></net>

<net id="739"><net_src comp="734" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="743"><net_src comp="150" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="578" pin=5"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="365" pin=3"/></net>

<net id="749"><net_src comp="626" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="469" pin=4"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="752"><net_src comp="746" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="756"><net_src comp="632" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="469" pin=5"/></net>

<net id="758"><net_src comp="753" pin="1"/><net_sink comp="484" pin=3"/></net>

<net id="759"><net_src comp="753" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="763"><net_src comp="638" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="540" pin=3"/></net>

<net id="765"><net_src comp="760" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="769"><net_src comp="644" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="540" pin=4"/></net>

<net id="771"><net_src comp="766" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="775"><net_src comp="650" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="540" pin=5"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="376" pin=3"/></net>

<net id="781"><net_src comp="656" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="424" pin=4"/></net>

<net id="783"><net_src comp="778" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="784"><net_src comp="778" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="788"><net_src comp="662" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="424" pin=5"/></net>

<net id="790"><net_src comp="785" pin="1"/><net_sink comp="512" pin=3"/></net>

<net id="791"><net_src comp="785" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="795"><net_src comp="668" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="553" pin=4"/></net>

<net id="797"><net_src comp="792" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="801"><net_src comp="674" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="553" pin=5"/></net>

<net id="803"><net_src comp="798" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="807"><net_src comp="680" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="553" pin=6"/></net>

<net id="809"><net_src comp="804" pin="1"/><net_sink comp="398" pin=3"/></net>

<net id="813"><net_src comp="686" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="454" pin=4"/></net>

<net id="815"><net_src comp="810" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="816"><net_src comp="810" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="820"><net_src comp="692" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="454" pin=5"/></net>

<net id="822"><net_src comp="817" pin="1"/><net_sink comp="526" pin=3"/></net>

<net id="823"><net_src comp="817" pin="1"/><net_sink comp="591" pin=2"/></net>

<net id="827"><net_src comp="698" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="591" pin=3"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="833"><net_src comp="704" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="591" pin=4"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="839"><net_src comp="710" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="591" pin=5"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="387" pin=3"/></net>

<net id="845"><net_src comp="716" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="439" pin=4"/></net>

<net id="847"><net_src comp="842" pin="1"/><net_sink comp="498" pin=2"/></net>

<net id="848"><net_src comp="842" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="852"><net_src comp="722" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="439" pin=5"/></net>

<net id="854"><net_src comp="849" pin="1"/><net_sink comp="498" pin=3"/></net>

<net id="855"><net_src comp="849" pin="1"/><net_sink comp="578" pin=2"/></net>

<net id="859"><net_src comp="728" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="578" pin=3"/></net>

<net id="861"><net_src comp="856" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="865"><net_src comp="734" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="578" pin=4"/></net>

<net id="867"><net_src comp="862" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="871"><net_src comp="740" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="578" pin=5"/></net>

<net id="873"><net_src comp="868" pin="1"/><net_sink comp="365" pin=3"/></net>

<net id="877"><net_src comp="611" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="881"><net_src comp="616" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="885"><net_src comp="621" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="893"><net_src comp="886" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="882" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="898"><net_src comp="889" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="903"><net_src comp="347" pin="4"/><net_sink comp="899" pin=0"/></net>

<net id="904"><net_src comp="192" pin="0"/><net_sink comp="899" pin=1"/></net>

<net id="909"><net_src comp="347" pin="4"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="198" pin="0"/><net_sink comp="905" pin=1"/></net>

<net id="914"><net_src comp="270" pin="8"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="919"><net_src comp="347" pin="4"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="924"><net_src comp="36" pin="0"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="469" pin=3"/></net>

<net id="929"><net_src comp="38" pin="0"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="934"><net_src comp="40" pin="0"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="939"><net_src comp="42" pin="0"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="484" pin=4"/></net>

<net id="944"><net_src comp="66" pin="0"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="424" pin=3"/></net>

<net id="949"><net_src comp="68" pin="0"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="954"><net_src comp="70" pin="0"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="959"><net_src comp="72" pin="0"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="512" pin=4"/></net>

<net id="964"><net_src comp="96" pin="0"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="454" pin=3"/></net>

<net id="969"><net_src comp="98" pin="0"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="974"><net_src comp="100" pin="0"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="979"><net_src comp="102" pin="0"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="526" pin=5"/></net>

<net id="984"><net_src comp="126" pin="0"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="439" pin=3"/></net>

<net id="989"><net_src comp="128" pin="0"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="994"><net_src comp="130" pin="0"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="999"><net_src comp="132" pin="0"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="498" pin=5"/></net>

<net id="1004"><net_src comp="156" pin="0"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="409" pin=3"/></net>

<net id="1009"><net_src comp="158" pin="0"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="1014"><net_src comp="160" pin="0"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="1020"><net_src comp="242" pin="0"/><net_sink comp="1016" pin=1"/></net>

<net id="1025"><net_src comp="358" pin="4"/><net_sink comp="1021" pin=0"/></net>

<net id="1030"><net_src comp="358" pin="4"/><net_sink comp="1026" pin=0"/></net>

<net id="1031"><net_src comp="248" pin="0"/><net_sink comp="1026" pin=1"/></net>

<net id="1035"><net_src comp="358" pin="4"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="1040"><net_src comp="358" pin="4"/><net_sink comp="1037" pin=0"/></net>

<net id="1045"><net_src comp="358" pin="4"/><net_sink comp="1041" pin=0"/></net>

<net id="1046"><net_src comp="244" pin="0"/><net_sink comp="1041" pin=1"/></net>

<net id="1051"><net_src comp="1037" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1056"><net_src comp="874" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1057"><net_src comp="878" pin="1"/><net_sink comp="1052" pin=1"/></net>

<net id="1061"><net_src comp="1052" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="1066"><net_src comp="889" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="1021" pin=1"/></net>

<net id="1071"><net_src comp="895" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1079"><net_src comp="905" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="1084"><net_src comp="921" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="469" pin=3"/></net>

<net id="1086"><net_src comp="1081" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="1090"><net_src comp="926" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="1095"><net_src comp="931" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="1100"><net_src comp="936" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="484" pin=4"/></net>

<net id="1105"><net_src comp="941" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="424" pin=3"/></net>

<net id="1107"><net_src comp="1102" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="1111"><net_src comp="946" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="1116"><net_src comp="951" pin="1"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="1121"><net_src comp="956" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="512" pin=4"/></net>

<net id="1126"><net_src comp="961" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="454" pin=3"/></net>

<net id="1128"><net_src comp="1123" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="1132"><net_src comp="966" pin="1"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="1137"><net_src comp="971" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="1142"><net_src comp="976" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="526" pin=5"/></net>

<net id="1147"><net_src comp="981" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="439" pin=3"/></net>

<net id="1149"><net_src comp="1144" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="1153"><net_src comp="986" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="1158"><net_src comp="991" pin="1"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="1163"><net_src comp="996" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="498" pin=5"/></net>

<net id="1168"><net_src comp="1001" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="409" pin=3"/></net>

<net id="1170"><net_src comp="1165" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="1174"><net_src comp="1006" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="1179"><net_src comp="1011" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="1184"><net_src comp="621" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="409" pin=4"/></net>

<net id="1186"><net_src comp="1181" pin="1"/><net_sink comp="566" pin=2"/></net>

<net id="1190"><net_src comp="616" pin="1"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="409" pin=5"/></net>

<net id="1192"><net_src comp="1187" pin="1"/><net_sink comp="566" pin=3"/></net>

<net id="1196"><net_src comp="611" pin="1"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="566" pin=4"/></net>

<net id="1201"><net_src comp="1016" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="1047" pin=1"/></net>

<net id="1206"><net_src comp="1021" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1210"><net_src comp="1026" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="1215"><net_src comp="329" pin="3"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1220"><net_src comp="1041" pin="2"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="288" pin=11"/></net>

<net id="1225"><net_src comp="1047" pin="2"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="288" pin=12"/></net>

<net id="1230"><net_src comp="336" pin="3"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="288" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_data_V_data_V | {43 }
	Port: output_data_V_keep_V | {43 }
	Port: output_data_V_strb_V | {43 }
	Port: output_data_V_user_V | {43 }
	Port: output_data_V_last_V | {43 }
	Port: output_data_V_id_V | {43 }
	Port: output_data_V_dest_V | {43 }
	Port: Padding2D_0_array | {3 4 }
	Port: SeparableConv2D_0_m_s | {5 6 }
	Port: SeparableConv2D_0_ar | {7 8 }
	Port: MaxPooling2D_0_array | {9 10 }
	Port: Padding2D_1_array | {11 12 }
	Port: SeparableConv2D_1_m_s | {13 14 }
	Port: SeparableConv2D_1_ar | {15 16 }
	Port: MaxPooling2D_1_array | {17 18 }
	Port: Padding2D_2_array | {19 20 }
	Port: SeparableConv2D_2_m_s | {21 22 }
	Port: SeparableConv2D_2_ar | {23 24 }
	Port: UpSampling2D_0_array | {25 26 }
	Port: Padding2D_3_array | {27 28 }
	Port: SeparableConv2D_3_m_s | {29 30 }
	Port: SeparableConv2D_3_ar | {31 32 }
	Port: UpSampling2D_1_array | {33 34 }
	Port: Padding2D_4_array | {35 36 }
	Port: SeparableConv2D_4_m_s | {37 38 }
	Port: SeparableConv2D_4_ar | {39 40 }
 - Input state : 
	Port: network : input_data_V_data_V | {3 }
	Port: network : input_data_V_keep_V | {3 }
	Port: network : input_data_V_strb_V | {3 }
	Port: network : input_data_V_user_V | {3 }
	Port: network : input_data_V_last_V | {3 }
	Port: network : input_data_V_id_V | {3 }
	Port: network : input_data_V_dest_V | {3 }
	Port: network : SeparableConv2D_4_de | {1 39 }
	Port: network : SeparableConv2D_4_he | {2 37 }
	Port: network : SeparableConv2D_4_wi | {1 37 }
	Port: network : Padding2D_0_array | {5 6 }
	Port: network : Padding2D_0_depth | {5 }
	Port: network : Padding2D_0_height | {5 }
	Port: network : Padding2D_0_width | {5 }
	Port: network : SeparableConv2D_0_de | {7 }
	Port: network : SeparableConv2D_0_he | {5 9 }
	Port: network : SeparableConv2D_0_wi | {5 9 }
	Port: network : SeparableConv2D_0_w_s | {5 6 }
	Port: network : SeparableConv2D_0_m_s | {5 6 7 8 }
	Port: network : SeparableConv2D_0_b_s | {7 8 }
	Port: network : SeparableConv2D_0_ar | {9 10 }
	Port: network : MaxPooling2D_0_depth | {9 11 }
	Port: network : MaxPooling2D_0_heigh | {9 11 }
	Port: network : MaxPooling2D_0_width | {9 11 }
	Port: network : MaxPooling2D_0_array | {9 10 11 12 }
	Port: network : Padding2D_1_array | {13 14 }
	Port: network : Padding2D_1_depth | {13 }
	Port: network : Padding2D_1_height | {13 }
	Port: network : Padding2D_1_width | {13 }
	Port: network : SeparableConv2D_1_de | {15 }
	Port: network : SeparableConv2D_1_he | {13 17 }
	Port: network : SeparableConv2D_1_wi | {13 17 }
	Port: network : SeparableConv2D_1_w_s | {13 14 }
	Port: network : SeparableConv2D_1_m_s | {13 14 15 16 }
	Port: network : SeparableConv2D_1_b_s | {15 16 }
	Port: network : SeparableConv2D_1_ar | {17 18 }
	Port: network : MaxPooling2D_1_depth | {17 19 }
	Port: network : MaxPooling2D_1_heigh | {17 19 }
	Port: network : MaxPooling2D_1_width | {17 19 }
	Port: network : MaxPooling2D_1_array | {17 18 19 20 }
	Port: network : Padding2D_2_array | {21 22 }
	Port: network : Padding2D_2_depth | {21 }
	Port: network : Padding2D_2_height | {21 }
	Port: network : Padding2D_2_width | {21 }
	Port: network : SeparableConv2D_2_de | {23 }
	Port: network : SeparableConv2D_2_he | {21 25 }
	Port: network : SeparableConv2D_2_wi | {21 25 }
	Port: network : SeparableConv2D_2_m_s | {21 22 23 24 }
	Port: network : SeparableConv2D_2_w_s | {21 22 }
	Port: network : SeparableConv2D_2_b_s | {23 24 }
	Port: network : SeparableConv2D_2_ar | {25 26 }
	Port: network : UpSampling2D_0_depth | {25 27 }
	Port: network : UpSampling2D_0_heigh | {25 27 }
	Port: network : UpSampling2D_0_width | {25 27 }
	Port: network : UpSampling2D_0_array | {27 28 }
	Port: network : Padding2D_3_array | {29 30 }
	Port: network : Padding2D_3_depth | {29 }
	Port: network : Padding2D_3_height | {29 }
	Port: network : Padding2D_3_width | {29 }
	Port: network : SeparableConv2D_3_de | {31 }
	Port: network : SeparableConv2D_3_he | {29 33 }
	Port: network : SeparableConv2D_3_wi | {29 33 }
	Port: network : SeparableConv2D_3_m_s | {29 30 31 32 }
	Port: network : SeparableConv2D_3_w_s | {29 30 }
	Port: network : SeparableConv2D_3_b_s | {31 32 }
	Port: network : SeparableConv2D_3_ar | {33 34 }
	Port: network : UpSampling2D_1_depth | {33 35 }
	Port: network : UpSampling2D_1_heigh | {33 35 }
	Port: network : UpSampling2D_1_width | {33 35 }
	Port: network : UpSampling2D_1_array | {35 36 }
	Port: network : Padding2D_4_array | {37 38 }
	Port: network : Padding2D_4_depth | {37 }
	Port: network : Padding2D_4_height | {37 }
	Port: network : Padding2D_4_width | {37 }
	Port: network : SeparableConv2D_4_w_s | {37 38 }
	Port: network : SeparableConv2D_4_m_s | {37 38 39 40 }
	Port: network : SeparableConv2D_4_ar | {41 42 }
  - Chain level:
	State 1
		tmp_cast : 1
		tmp_70_cast : 1
		tmp1 : 2
	State 2
		tmp_cast_24 : 1
		array_length : 2
		array_length_cast : 3
	State 3
		exitcond2 : 1
		i_3 : 1
		StgValue_80 : 2
		tmp_70 : 1
		input_0_array_addr : 2
		StgValue_85 : 3
	State 4
	State 5
		StgValue_94 : 1
	State 6
	State 7
		StgValue_97 : 1
	State 8
	State 9
		StgValue_104 : 1
	State 10
	State 11
		StgValue_109 : 1
	State 12
	State 13
		StgValue_116 : 1
	State 14
	State 15
		StgValue_119 : 1
	State 16
	State 17
		StgValue_126 : 1
	State 18
	State 19
		StgValue_131 : 1
	State 20
	State 21
		StgValue_138 : 1
	State 22
	State 23
		StgValue_141 : 1
	State 24
	State 25
		StgValue_148 : 1
	State 26
	State 27
		StgValue_153 : 1
	State 28
	State 29
		StgValue_160 : 1
	State 30
	State 31
		StgValue_163 : 1
	State 32
	State 33
		StgValue_170 : 1
	State 34
	State 35
		StgValue_175 : 1
	State 36
	State 37
		StgValue_182 : 1
	State 38
	State 39
		StgValue_185 : 1
	State 40
	State 41
		exitcond : 1
		i_4 : 1
		StgValue_193 : 2
		i1_cast2 : 1
		SeparableConv2D_4_ar_1 : 2
		i1_cast : 1
		tmp_user_V : 1
		tmp_last_V : 2
		tmp_data_V_1 : 3
	State 42
		StgValue_201 : 1
	State 43
		empty_27 : 1
	State 44
	State 45


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit          |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |    grp_padding2d_fix16_1_fu_365   |    2    |  8.9365 |   832   |   816   |
|          |    grp_padding2d_fix16_4_fu_376   |    2    |  8.9365 |   830   |   816   |
|          |    grp_padding2d_fix16_2_fu_387   |    2    |  8.9365 |   829   |   816   |
|          |    grp_padding2d_fix16_3_fu_398   |    2    |  8.9365 |   827   |   816   |
|          | grp_depthwise_conv2d_fix_1_fu_409 |    5    |  12.383 |   712   |   640   |
|          | grp_depthwise_conv2d_fix_3_fu_424 |    5    |  12.383 |   708   |   640   |
|          |  grp_depthwise_conv2d_fix_fu_439  |    5    |  12.383 |   705   |   640   |
|          | grp_depthwise_conv2d_fix_2_fu_454 |    5    |  12.383 |   702   |   640   |
|          | grp_depthwise_conv2d_fix_4_fu_469 |    5    |  12.383 |   700   |   640   |
|   call   | grp_pointwise_conv2d_fix_4_fu_484 |    5    |  8.845  |   712   |   545   |
|          | grp_pointwise_conv2d_fix_2_fu_498 |    5    |  8.845  |   712   |   545   |
|          | grp_pointwise_conv2d_fix_3_fu_512 |    5    |  8.845  |   711   |   545   |
|          |  grp_pointwise_conv2d_fix_fu_526  |    5    |  8.845  |   707   |   545   |
|          |  grp_max_pooling2d_fix16_1_fu_540 |    4    |  7.1675 |   674   |   552   |
|          |   grp_max_pooling2d_fix16_fu_553  |    4    |  7.1675 |   665   |   552   |
|          | grp_pointwise_conv2d_fix_1_fu_566 |    5    |  7.076  |   664   |   536   |
|          |   grp_up_sampling2d_fix16_fu_578  |    4    |  5.307  |   572   |   409   |
|          |  grp_up_sampling2d_fix16_1_fu_591 |    4    |  5.307  |   569   |   409   |
|          |     grp_padding2d_fix16_fu_604    |    0    | 17.7815 |   368   |   401   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |             i_3_fu_905            |    0    |    0    |    0    |    14   |
|    add   |           tmp_s_fu_1016           |    0    |    0    |    0    |    55   |
|          |            i_4_fu_1026            |    0    |    0    |    0    |    55   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |          exitcond2_fu_899         |    0    |    0    |    0    |    13   |
|   icmp   |          exitcond_fu_1021         |    0    |    0    |    0    |    24   |
|          |         tmp_user_V_fu_1041        |    0    |    0    |    0    |    24   |
|          |         tmp_last_V_fu_1047        |    0    |    0    |    0    |    24   |
|----------|-----------------------------------|---------|---------|---------|---------|
|    mul   |        array_length_fu_889        |    2    |    0    |    0    |    20   |
|          |            tmp1_fu_1052           |    1    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   read   |        empty_25_read_fu_270       |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   write  |          grp_write_fu_288         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |          tmp_cast_fu_874          |    0    |    0    |    0    |    0    |
|          |         tmp_70_cast_fu_878        |    0    |    0    |    0    |    0    |
|          |         tmp_cast_24_fu_882        |    0    |    0    |    0    |    0    |
|   zext   |          tmp1_cast_fu_886         |    0    |    0    |    0    |    0    |
|          |      array_length_cast_fu_895     |    0    |    0    |    0    |    0    |
|          |           tmp_70_fu_916           |    0    |    0    |    0    |    0    |
|          |          i1_cast2_fu_1032         |    0    |    0    |    0    |    0    |
|          |          i1_cast_fu_1037          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|extractvalue|         tmp_data_V_fu_911         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   Total  |                                   |    77   | 182.847 |  13199  |  11732  |
|----------|-----------------------------------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |
+---------------------+--------+--------+--------+
| MaxPooling2D_0_array|    4   |    0   |    0   |
| MaxPooling2D_1_array|    1   |    0   |    0   |
|  Padding2D_0_array  |    1   |    0   |    0   |
|  Padding2D_1_array  |    4   |    0   |    0   |
|  Padding2D_2_array  |    1   |    0   |    0   |
|  Padding2D_3_array  |    2   |    0   |    0   |
|  Padding2D_4_array  |   16   |    0   |    0   |
| SeparableConv2D_0_ar|   16   |    0   |    0   |
|SeparableConv2D_0_b_s|    0   |   13   |    4   |
|SeparableConv2D_0_m_s|    1   |    0   |    0   |
|SeparableConv2D_0_w_s|    0   |   15   |    3   |
| SeparableConv2D_1_ar|    2   |    0   |    0   |
|SeparableConv2D_1_b_s|    0   |   13   |    2   |
|SeparableConv2D_1_m_s|    4   |    0   |    0   |
|SeparableConv2D_1_w_s|    1   |    0   |    0   |
| SeparableConv2D_2_ar|    1   |    0   |    0   |
|SeparableConv2D_2_b_s|    0   |   13   |    2   |
|SeparableConv2D_2_m_s|    1   |    0   |    0   |
|SeparableConv2D_2_w_s|    1   |    0   |    0   |
| SeparableConv2D_3_ar|    4   |    0   |    0   |
|SeparableConv2D_3_b_s|    0   |   14   |    4   |
|SeparableConv2D_3_m_s|    2   |    0   |    0   |
|SeparableConv2D_3_w_s|    1   |    0   |    0   |
| SeparableConv2D_4_ar|    1   |    0   |    0   |
|SeparableConv2D_4_m_s|   16   |    0   |    0   |
|SeparableConv2D_4_w_s|    1   |    0   |    0   |
| UpSampling2D_0_array|    2   |    0   |    0   |
| UpSampling2D_1_array|   16   |    0   |    0   |
|    input_0_array    |    1   |    0   |    0   |
+---------------------+--------+--------+--------+
|        Total        |   100  |   68   |   15   |
+---------------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
| Padding2D_0_depth_lo_reg_1081 |   16   |
| Padding2D_0_height_l_reg_1087 |   16   |
| Padding2D_0_width_lo_reg_1092 |   16   |
| Padding2D_1_depth_lo_reg_1102 |   16   |
| Padding2D_1_height_l_reg_1108 |   16   |
| Padding2D_1_width_lo_reg_1113 |   16   |
| Padding2D_2_depth_lo_reg_1123 |   16   |
| Padding2D_2_height_l_reg_1129 |   16   |
| Padding2D_2_width_lo_reg_1134 |   16   |
| Padding2D_3_depth_lo_reg_1144 |   16   |
| Padding2D_3_height_l_reg_1150 |   16   |
| Padding2D_3_width_lo_reg_1155 |   16   |
| Padding2D_4_depth_lo_reg_1165 |   16   |
| Padding2D_4_height_l_reg_1171 |   16   |
| Padding2D_4_width_lo_reg_1176 |   16   |
|SeparableConv2D_0_de_1_reg_1097|   16   |
|SeparableConv2D_1_de_1_reg_1118|   16   |
|SeparableConv2D_2_de_1_reg_1139|   16   |
|SeparableConv2D_3_de_1_reg_1160|   16   |
|SeparableConv2D_4_ar_1_reg_1212|   10   |
|SeparableConv2D_4_de_2_reg_1193|   16   |
|SeparableConv2D_4_he_2_reg_1181|   16   |
|SeparableConv2D_4_wi_2_reg_1187|   16   |
|   array_length_cast_reg_1068  |   49   |
|     array_length_reg_1063     |   48   |
|       exitcond_reg_1203       |    1   |
|           i1_reg_354          |   48   |
|          i_3_reg_1076         |   10   |
|          i_4_reg_1207         |   48   |
|           i_reg_343           |   10   |
|            reg_746            |   16   |
|            reg_753            |   16   |
|            reg_760            |   16   |
|            reg_766            |   16   |
|            reg_772            |   16   |
|            reg_778            |   16   |
|            reg_785            |   16   |
|            reg_792            |   16   |
|            reg_798            |   16   |
|            reg_804            |   16   |
|            reg_810            |   16   |
|            reg_817            |   16   |
|            reg_824            |   16   |
|            reg_830            |   16   |
|            reg_836            |   16   |
|            reg_842            |   16   |
|            reg_849            |   16   |
|            reg_856            |   16   |
|            reg_862            |   16   |
|            reg_868            |   16   |
|         tmp1_reg_1058         |   32   |
|     tmp_data_V_1_reg_1227     |   16   |
|      tmp_last_V_reg_1222      |    1   |
|         tmp_s_reg_1198        |   49   |
|      tmp_user_V_reg_1217      |    1   |
+-------------------------------+--------+
|             Total             |   995  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------|------|------|------|--------||---------||---------|
|                Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------|------|------|------|--------||---------||---------|
|          grp_write_fu_288         |  p8  |   2  |  16  |   32   ||    9    |
|         grp_access_fu_336         |  p0  |   2  |  10  |   20   ||    9    |
|    grp_padding2d_fix16_1_fu_365   |  p1  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_1_fu_365   |  p2  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_1_fu_365   |  p3  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_4_fu_376   |  p1  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_4_fu_376   |  p2  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_4_fu_376   |  p3  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_2_fu_387   |  p1  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_2_fu_387   |  p2  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_2_fu_387   |  p3  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_3_fu_398   |  p1  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_3_fu_398   |  p2  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_3_fu_398   |  p3  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_1_fu_409 |  p1  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_1_fu_409 |  p2  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_1_fu_409 |  p3  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_1_fu_409 |  p4  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_1_fu_409 |  p5  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_3_fu_424 |  p1  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_3_fu_424 |  p2  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_3_fu_424 |  p3  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_3_fu_424 |  p4  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_3_fu_424 |  p5  |   2  |  16  |   32   ||    9    |
|  grp_depthwise_conv2d_fix_fu_439  |  p1  |   2  |  16  |   32   ||    9    |
|  grp_depthwise_conv2d_fix_fu_439  |  p2  |   2  |  16  |   32   ||    9    |
|  grp_depthwise_conv2d_fix_fu_439  |  p3  |   2  |  16  |   32   ||    9    |
|  grp_depthwise_conv2d_fix_fu_439  |  p4  |   2  |  16  |   32   ||    9    |
|  grp_depthwise_conv2d_fix_fu_439  |  p5  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_2_fu_454 |  p1  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_2_fu_454 |  p2  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_2_fu_454 |  p3  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_2_fu_454 |  p4  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_2_fu_454 |  p5  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_4_fu_469 |  p1  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_4_fu_469 |  p2  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_4_fu_469 |  p3  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_4_fu_469 |  p4  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_4_fu_469 |  p5  |   2  |  16  |   32   ||    9    |
| grp_pointwise_conv2d_fix_4_fu_484 |  p4  |   2  |  16  |   32   ||    9    |
| grp_pointwise_conv2d_fix_2_fu_498 |  p5  |   2  |  16  |   32   ||    9    |
| grp_pointwise_conv2d_fix_3_fu_512 |  p4  |   2  |  16  |   32   ||    9    |
|  grp_pointwise_conv2d_fix_fu_526  |  p5  |   2  |  16  |   32   ||    9    |
|  grp_max_pooling2d_fix16_1_fu_540 |  p1  |   2  |  16  |   32   ||    9    |
|  grp_max_pooling2d_fix16_1_fu_540 |  p2  |   2  |  16  |   32   ||    9    |
|  grp_max_pooling2d_fix16_1_fu_540 |  p3  |   2  |  16  |   32   ||    9    |
|  grp_max_pooling2d_fix16_1_fu_540 |  p4  |   2  |  16  |   32   ||    9    |
|  grp_max_pooling2d_fix16_1_fu_540 |  p5  |   2  |  16  |   32   ||    9    |
|   grp_max_pooling2d_fix16_fu_553  |  p1  |   2  |  16  |   32   ||    9    |
|   grp_max_pooling2d_fix16_fu_553  |  p2  |   2  |  16  |   32   ||    9    |
|   grp_max_pooling2d_fix16_fu_553  |  p4  |   2  |  16  |   32   ||    9    |
|   grp_max_pooling2d_fix16_fu_553  |  p5  |   2  |  16  |   32   ||    9    |
|   grp_max_pooling2d_fix16_fu_553  |  p6  |   2  |  16  |   32   ||    9    |
| grp_pointwise_conv2d_fix_1_fu_566 |  p4  |   2  |  16  |   32   ||    9    |
|   grp_up_sampling2d_fix16_fu_578  |  p1  |   2  |  16  |   32   ||    9    |
|   grp_up_sampling2d_fix16_fu_578  |  p2  |   2  |  16  |   32   ||    9    |
|   grp_up_sampling2d_fix16_fu_578  |  p3  |   2  |  16  |   32   ||    9    |
|   grp_up_sampling2d_fix16_fu_578  |  p4  |   2  |  16  |   32   ||    9    |
|   grp_up_sampling2d_fix16_fu_578  |  p5  |   2  |  16  |   32   ||    9    |
|  grp_up_sampling2d_fix16_1_fu_591 |  p1  |   2  |  16  |   32   ||    9    |
|  grp_up_sampling2d_fix16_1_fu_591 |  p2  |   2  |  16  |   32   ||    9    |
|  grp_up_sampling2d_fix16_1_fu_591 |  p3  |   2  |  16  |   32   ||    9    |
|  grp_up_sampling2d_fix16_1_fu_591 |  p4  |   2  |  16  |   32   ||    9    |
|  grp_up_sampling2d_fix16_1_fu_591 |  p5  |   2  |  16  |   32   ||    9    |
|-----------------------------------|------|------|------|--------||---------||---------|
|               Total               |      |      |      |  2036  || 113.216 ||   576   |
|-----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   77   |   182  |  13199 |  11732 |
|   Memory  |   100  |    -   |    -   |   68   |   15   |
|Multiplexer|    -   |    -   |   113  |    -   |   576  |
|  Register |    -   |    -   |    -   |   995  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   100  |   77   |   296  |  14262 |  12323 |
+-----------+--------+--------+--------+--------+--------+
