INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H4/H4.srcs/sources_1/imports/Project/adder_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
