regmap	,	V_1
pr_debug	,	F_8
irq_set_chip_and_handler	,	F_24
max77686_get_regmap	,	F_1
regmap_bulk_read	,	F_19
"%s\n"	,	L_1
hwirq	,	V_28
MAX77686_REG_INT1	,	V_40
irq_set_chip_data	,	F_23
hw	,	V_47
dev	,	V_36
debug_mask	,	V_14
max77686_irq_mask	,	F_14
"irq is not specified\n"	,	L_12
irq_domain	,	V_44
"pmic_irq"	,	L_8
irq_get_chip_data	,	F_4
val	,	V_53
RTC_INT	,	V_8
MAX77686_DEBUG_IRQ_MASK	,	V_15
MAX77686_REG_INVALID	,	V_24
regmap_read	,	F_17
MAX77686_IRQSRC_PMIC	,	V_39
gpio_request	,	F_32
IRQ_HANDLED	,	V_45
CONFIG_ARM	,	F_26
"%s-\n"	,	L_16
max77686_irq_source	,	V_4
max77686_irq_init	,	F_29
__func__	,	V_16
domain	,	V_52
max77686_mask_reg	,	V_21
irq_data	,	V_11
ENODEV	,	V_55
IRQ_NONE	,	V_37
free_irq	,	F_39
"%s: irq_src=0x%x\n"	,	L_5
mutex_init	,	F_30
irq_masks_cache	,	V_25
gpio_direction_input	,	F_33
mutex_unlock	,	F_11
max77686_irq_data	,	V_26
irq_hw_number_t	,	T_3
max77686_dev	,	V_2
IRQF_VALID	,	V_51
map	,	V_22
max77686_irq_unmask	,	F_15
irq_reg	,	V_31
u8	,	T_1
d	,	V_46
rtc_regmap	,	V_9
pr_info	,	F_5
irq_gpio	,	V_54
irq	,	V_13
i	,	V_18
max77686_irq_domain_ops	,	V_56
MAX77686_IRQ_NR	,	V_43
EINVAL	,	V_10
IS_ERR_OR_NULL	,	F_9
"%s: group=%d, cur=0x%x\n"	,	L_3
max77686_irq_thread	,	F_16
irq_set_nested_thread	,	F_25
mutex_lock	,	F_6
"%s: int1=0x%x, int2=0x%x\n"	,	L_6
"could not create irq domain\n"	,	L_13
IRQF_TRIGGER_FALLING	,	V_57
IRQF_ONESHOT	,	V_58
ERR_PTR	,	F_2
"max77686-irq"	,	L_14
data	,	V_12
MAX77686_IRQ_GROUP_NR	,	V_19
gpio_get_value	,	F_34
gpio_to_irq	,	F_31
"Failed to read interrupt source: %d\n"	,	L_4
"%d\n"	,	L_10
gpio_free	,	F_35
to_max77686_irq	,	F_12
"Failed to request gpio %d with ret:"	,	L_9
MAX77686_REG_INTSRC	,	V_35
group	,	V_29
ret	,	V_33
max77686_irq_sync_unlock	,	F_7
irq_domain_add_linear	,	F_36
"Failed to request IRQ %d: %d\n"	,	L_15
mask_reg	,	V_20
"%s: gpio_irq=%x\n"	,	L_11
max77686_irq_domain_map	,	F_22
"%s: rtc int=0x%x\n"	,	L_7
MAX77686_RTC_INT	,	V_42
max77686_irq_exit	,	F_38
cur_irq	,	V_34
max77686_irqs	,	V_27
dev_err	,	F_18
irq_src	,	V_32
max77686_irq_lock	,	F_3
irq_find_mapping	,	F_20
host_data	,	V_48
MAX77686_DEBUG_IRQ_INFO	,	V_59
regmap_write	,	F_10
irq_set_noprobe	,	F_28
PMIC_INT2	,	V_7
PMIC_INT1	,	V_6
"%s: mask_reg[%d]=0x%x, cur=0x%x\n"	,	L_2
mask	,	V_30
handle_edge_irq	,	V_50
MAX77686_DEBUG_IRQ_INT	,	V_38
src	,	V_5
irqreturn_t	,	T_2
handle_nested_irq	,	F_21
set_irq_flags	,	F_27
irq_get_irq_data	,	F_13
MAX77686_IRQSRC_RTC	,	V_41
max77686	,	V_3
irqlock	,	V_17
max77686_irq_chip	,	V_49
request_threaded_irq	,	F_37
irq_masks_cur	,	V_23
