$date
	Thu Nov 07 17:39:33 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module SE_tb $end
$var wire 32 ! inmExt [31:0] $end
$var reg 25 " inm [24:0] $end
$var reg 2 # src [1:0] $end
$scope module UUT $end
$var wire 25 $ inm [31:7] $end
$var wire 2 % src [1:0] $end
$var reg 32 & inmExt [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10000
b11111111111111111111111111111111 !
b11111111111111111111111111111111 &
b1111111111111111111111111 "
b1111111111111111111111111 $
#20000
b11111111111111111111101010101010 !
b11111111111111111111101010101010 &
b1010101010101111111111110 "
b1010101010101111111111110 $
#30000
b11111111111111111111111111100000 !
b11111111111111111111111111100000 &
b1 #
b1 %
b1111111111111111100000000 "
b1111111111111111100000000 $
#40000
b11111111111111111111000000000000 !
b11111111111111111111000000000000 &
b10 #
b10 %
b1000000000000000000000000 "
b1000000000000000000000000 $
#50000
b10000000000 !
b10000000000 &
b11 #
b11 %
b100000000000000000000000 "
b100000000000000000000000 $
#60000
