vendor_name = ModelSim
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/sumador_4bits.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Sistema_De_Orientacion.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Sistema_De_Orientacion.smf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/Prueba_de_Linea.bdf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Detector_Cambio_Casilla.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Detector_Cambio_Casilla.smf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Sistema_De_Control_Prueba.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/giro.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/prueba_motores.bdf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/Main_Esquematico.bdf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/subsistema_3.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/subsistema_1.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Comparador.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/altera_up_avalon_adv_adc.v
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/adc_adc_mega_0.v
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/adc.vhd
source_file = 1, Bloque_ADC_Controller/ADC_tutorial.bdf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/PLL.qip
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/PLL.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/giro.smf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/subsistema_3.smf
source_file = 1, Bloque_ADC_Controller/Detector_Cambio_Casilla.smf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/pllauto.qip
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/pllauto.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/clockgeneral.qip
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/clockgeneral.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador_7600.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/prueba_Contador7600.vwf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Sistema_De_Control_Prueba.smf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/delay_5000.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/output_files/Waveform.vwf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/output_files/Chain1.cdf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/output_files/Chain2.cdf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/output_files/Chain3.cdf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/output_files/Chain4.cdf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador_10.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Waveform.vwf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador_6bits.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/output_files/contador_15200.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/comparador_paredes.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill.bdf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/mux_2x1_4bit.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Comparador_Celda.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/sumador_completo.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Waveform1.vwf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/db/ADC_tutorial.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = floodfill_para_simular
instance = comp, \inst7|min_value~6 , inst7|min_value~6, floodfill_para_simular, 1
instance = comp, \inst7|min_value~8 , inst7|min_value~8, floodfill_para_simular, 1
instance = comp, \inst7|LessThan1~0 , inst7|LessThan1~0, floodfill_para_simular, 1
instance = comp, \inst7|min_value~12 , inst7|min_value~12, floodfill_para_simular, 1
instance = comp, \P_Abajo[0]~input , P_Abajo[0]~input, floodfill_para_simular, 1
instance = comp, \P_Arriba[2]~input , P_Arriba[2]~input, floodfill_para_simular, 1
instance = comp, \P_Izq[3]~input , P_Izq[3]~input, floodfill_para_simular, 1
instance = comp, \Cout~output , Cout~output, floodfill_para_simular, 1
instance = comp, \Mi_Peso[3]~output , Mi_Peso[3]~output, floodfill_para_simular, 1
instance = comp, \Mi_Peso[2]~output , Mi_Peso[2]~output, floodfill_para_simular, 1
instance = comp, \Mi_Peso[1]~output , Mi_Peso[1]~output, floodfill_para_simular, 1
instance = comp, \Mi_Peso[0]~output , Mi_Peso[0]~output, floodfill_para_simular, 1
instance = comp, \Pos_Min[1]~output , Pos_Min[1]~output, floodfill_para_simular, 1
instance = comp, \Pos_Min[0]~output , Pos_Min[0]~output, floodfill_para_simular, 1
instance = comp, \mas_1[3]~input , mas_1[3]~input, floodfill_para_simular, 1
instance = comp, \P_Der[2]~input , P_Der[2]~input, floodfill_para_simular, 1
instance = comp, \P_Abajo[2]~input , P_Abajo[2]~input, floodfill_para_simular, 1
instance = comp, \P_Arriba[1]~input , P_Arriba[1]~input, floodfill_para_simular, 1
instance = comp, \P_Arriba[0]~input , P_Arriba[0]~input, floodfill_para_simular, 1
instance = comp, \P_Abajo[1]~input , P_Abajo[1]~input, floodfill_para_simular, 1
instance = comp, \inst7|LessThan0~0 , inst7|LessThan0~0, floodfill_para_simular, 1
instance = comp, \inst7|LessThan0~1 , inst7|LessThan0~1, floodfill_para_simular, 1
instance = comp, \P_Arriba[3]~input , P_Arriba[3]~input, floodfill_para_simular, 1
instance = comp, \P_Abajo[3]~input , P_Abajo[3]~input, floodfill_para_simular, 1
instance = comp, \inst7|LessThan0~2 , inst7|LessThan0~2, floodfill_para_simular, 1
instance = comp, \inst7|min_value~7 , inst7|min_value~7, floodfill_para_simular, 1
instance = comp, \P_Izq[2]~input , P_Izq[2]~input, floodfill_para_simular, 1
instance = comp, \inst7|LessThan1~1 , inst7|LessThan1~1, floodfill_para_simular, 1
instance = comp, \inst7|LessThan1~2 , inst7|LessThan1~2, floodfill_para_simular, 1
instance = comp, \inst7|min_value~10 , inst7|min_value~10, floodfill_para_simular, 1
instance = comp, \inst7|menor[2]~6 , inst7|menor[2]~6, floodfill_para_simular, 1
instance = comp, \mas_1[2]~input , mas_1[2]~input, floodfill_para_simular, 1
instance = comp, \inst19|C[3]~2 , inst19|C[3]~2, floodfill_para_simular, 1
instance = comp, \inst19|C[3]~1 , inst19|C[3]~1, floodfill_para_simular, 1
instance = comp, \P_Der[3]~input , P_Der[3]~input, floodfill_para_simular, 1
instance = comp, \inst7|menor[3]~7 , inst7|menor[3]~7, floodfill_para_simular, 1
instance = comp, \inst19|Cout~0 , inst19|Cout~0, floodfill_para_simular, 1
instance = comp, \inst19|S[3] , inst19|S[3], floodfill_para_simular, 1
instance = comp, \P_Der[1]~input , P_Der[1]~input, floodfill_para_simular, 1
instance = comp, \P_Izq[1]~input , P_Izq[1]~input, floodfill_para_simular, 1
instance = comp, \inst7|min_value~11 , inst7|min_value~11, floodfill_para_simular, 1
instance = comp, \inst7|menor[1]~5 , inst7|menor[1]~5, floodfill_para_simular, 1
instance = comp, \mas_1[1]~input , mas_1[1]~input, floodfill_para_simular, 1
instance = comp, \P_Der[0]~input , P_Der[0]~input, floodfill_para_simular, 1
instance = comp, \P_Izq[0]~input , P_Izq[0]~input, floodfill_para_simular, 1
instance = comp, \inst7|min_value~9 , inst7|min_value~9, floodfill_para_simular, 1
instance = comp, \inst7|menor[0]~4 , inst7|menor[0]~4, floodfill_para_simular, 1
instance = comp, \inst19|C[2]~0 , inst19|C[2]~0, floodfill_para_simular, 1
instance = comp, \inst19|S[2] , inst19|S[2], floodfill_para_simular, 1
instance = comp, \mas_1[0]~input , mas_1[0]~input, floodfill_para_simular, 1
instance = comp, \inst19|S[1] , inst19|S[1], floodfill_para_simular, 1
instance = comp, \inst7|LessThan2~0 , inst7|LessThan2~0, floodfill_para_simular, 1
instance = comp, \inst7|LessThan2~1 , inst7|LessThan2~1, floodfill_para_simular, 1
instance = comp, \inst7|LessThan2~2 , inst7|LessThan2~2, floodfill_para_simular, 1
instance = comp, \inst19|S~0 , inst19|S~0, floodfill_para_simular, 1
instance = comp, \inst7|pos[1]~0 , inst7|pos[1]~0, floodfill_para_simular, 1
instance = comp, \inst7|pos[0]~1 , inst7|pos[0]~1, floodfill_para_simular, 1
