[["Fast and Accurate Instruction Fetch and Branch Prediction.", ["Brad Calder", "Dirk Grunwald"], "https://doi.org/10.1109/ISCA.1994.288166", 10], ["The Impact of Unresolved Branches on Branch Prediction Scheme Performance.", ["Adam R. Talcott", "Wayne Yamamoto", "Mauricio J. Serrano", "Roger C. Wood", "Mario Nemirovsky"], "https://doi.org/10.1109/ISCA.1994.288165", 10], ["Evaluating Stream Buffers as a Secondary Cache Replacement.", ["Subbarao Palacharla", "Richard E. Kessler"], "https://doi.org/10.1109/ISCA.1994.288164", 10], ["Tradeoffs in Two-Level On-Chip Caching.", ["Norman P. Jouppi", "Steven J. E. Wilton"], "https://doi.org/10.1109/ISCA.1994.288163", 12], ["Architectural Support for Performance Tuning: A Case Study on the SPARCcenter2000.", ["Ashok Singhal", "Aaron J. Goldberg"], "https://doi.org/10.1109/ISCA.1994.288162", 12], ["Characterization of Alpha AXP Performance Using TP and SPEC Workloads.", ["Zarka Cvetanovic", "Dileep Bhandarkar"], "https://doi.org/10.1109/ISCA.1994.288161", 11], ["Measurement-Based Characterization of Global Memory and Network Contention, Operating System and Parallelization Overheads: A Case Study on Shared-Memory Multiprocessor.", ["Chitra Natarajan", "Sanjay Sharma", "Ravishankar K. Iyer"], "https://doi.org/10.1109/ISCA.1994.288160", 10], ["Evaluating the Memory Overhead Required for COMA Architectures.", ["Truman Joe", "John L. Hennessy"], "https://doi.org/10.1109/ISCA.1994.288159", 12], ["A Comparison of Message Passing and Shared Memory Architectures for Data Parallel Programs.", ["Alexander C. Klaiber", "Henry M. Levy"], "https://doi.org/10.1109/ISCA.1994.288158", 12], ["Software Versus Hardware Shared-Memory Implementation: A Case Study.", ["Alan L. Cox", "Sandhya Dwarkadas", "Peter J. Keleher", "Honghui Lu", "Ramakrishnan Rajamony", "Willy Zwaenepoel"], "https://doi.org/10.1109/ISCA.1994.288157", 12], ["Guarded Executing and Branch Prediction in Dynamic ILP Processors.", ["Dionisios N. Pnevmatikatos", "Gurindar S. Sohi"], "https://doi.org/10.1109/ISCA.1994.288156", 10], ["Branch with Masked Squashing in Superpipelined Processors.", ["Ching-Long Su", "Alvin M. Despain"], "https://doi.org/10.1109/ISCA.1994.288155", 11], ["Virtual Memory Mapped Network Interface for the SHRIMP Multicomputer.", ["Matthias A. Blumrich", "Kai Li", "Richard Alpert", "Cezary Dubnicki", "Edward W. Felten", "Jonathan Sandberg"], "https://doi.org/10.1109/ISCA.1994.288154", 12], ["Architecture and Evaluation of High-Speed Networking Subsystem for Distributed-Memory Systems.", ["Peter Steenkiste", "Michael Hemy", "Todd W. Mummert", "Brian Zill"], "https://doi.org/10.1109/ISCA.1994.288153", 10], ["Exploring the Design Space for a Shared-Cache Multiprocessor.", ["Basem A. Nayfeh", "Kunle Olukotun"], "https://doi.org/10.1109/ISCA.1994.288152", 10], ["Impact of Sharing-Based Thread Placement on Multithreaded Architectures.", ["Radhika Thekkath", "Susan J. Eggers"], "https://doi.org/10.1109/ISCA.1994.288151", 11], ["Combined Performance Gains of Simple Cache Protocol Extensions.", ["Fredrik Dahlgren", "Michel Dubois", "Per Stenstrom"], "https://doi.org/10.1109/ISCA.1994.288150", 11], ["Speculative Disambiguation: A Compilation Technique for Dynamic Memory Disambiguation.", ["Andrew S. Huang", "Gert Slavenburg", "John Paul Shen"], "https://doi.org/10.1109/ISCA.1994.288149", 11], ["Complexity/Performance Tradeoffs with Non-Blocking Loads.", ["Keith I. Farkas", "Norman P. Jouppi"], "https://doi.org/10.1109/ISCA.1994.288148", 12], ["A Performance Study of Software and Hardware Data Prefetching Schemes.", ["Tien-Fu Chen", "Jean-Loup Baer"], "https://doi.org/10.1109/ISCA.1994.288147", 10], ["RAID-II: A High-Bandwidth Network File Server.", ["Ann L. Drapeau", "Ken Shirriff", "John H. Hartman", "Ethan L. Miller", "Srinivasan Seshan", "Randy H. Katz", "Ken Lutz", "David A. Patterson", "Edward K. Lee", "Peter M. Chen", "Garth A. Gibson"], "https://doi.org/10.1109/ISCA.1994.288146", 11], ["EVENODD: An Optimal Scheme for Tolerating Double Disk Failures in RAID Architectures.", ["Mario Blaum", "Jim Brady", "Jehoshua Bruck", "Jai Menon"], "https://doi.org/10.1109/ISCA.1994.288145", 10], ["Crosshatch Disk Array for Improved Reliability and Performance.", ["Spencer W. Ng"], "https://doi.org/10.1109/ISCA.1994.288144", 10], ["METRO: A Router Architecture for High-Performance, Short-Haul Routing Networks.", ["Frederic T. Chong", "Henry Minsky", "Andre DeHon", "Matthew E. Becker", "Samuel Peretz", "Eran Egozy", "Thomas F. Knight Jr."], "https://doi.org/10.1109/ISCA.1994.288143", 12], ["Ariadne - An Adaptive Router for Fault-Tolerant Multicomputers.", ["James D. Allen", "Patrick T. Gaughan", "David E. Schimmel", "Sudhakar Yalamanchili"], "https://doi.org/10.1109/ISCA.1994.288142", 11], ["Compressionless Routing: A Framework for Adaptive and Fault-Tolerant Routing.", ["Jae H. Kim", "Ziqiang Liu", "Andrew A. Chien"], "https://doi.org/10.1109/ISCA.1994.288141", 12], ["The Stanford FLASH Multiprocessor.", ["Jeffrey Kuskin", "David Ofelt", "Mark Heinrich", "John Heinlein", "Richard Simoni", "Kourosh Gharachorloo", "John Chapin", "David Nakahira", "Joel Baxter", "Mark Horowitz", "Anoop Gupta", "Mendel Rosenblum", "John L. Hennessy"], "https://doi.org/10.1109/ISCA.1994.288140", 12], ["Software-Extended Coherent Shared Memory: Performance and Cost.", ["David Chaiken", "Anant Agarwal"], "https://doi.org/10.1109/ISCA.1994.288139", 11], ["Tempest and Typhoon: User-Level Shared Memory.", ["Steven K. Reinhardt", "James R. Larus", "David A. Wood"], "https://doi.org/10.1109/ISCA.1994.288138", 12], ["A Study of Single-Chip Processor/Cache Organizations for Large Numbers of Transistors.", ["Matthew K. Farrens", "Gary S. Tyson", "Andrew R. Pleszkun"], "https://doi.org/10.1109/ISCA.1994.288137", 10], ["A Unified Architectural Tradeoff Methodology.", ["Chung-Ho Chen", "Arun K. Somani"], "https://doi.org/10.1109/ISCA.1994.288136", 10], ["Optimal Allocation of On-Chip Memory for Multiple-API Operating Systems.", ["David Nagle", "Richard Uhlig", "Trevor N. Mudge", "Stuart Sechrest"], "https://doi.org/10.1109/ISCA.1994.288135", 12], ["Expected I-Cache Miss Rates via the Gap Model.", ["Russell W. Quong"], "https://doi.org/10.1109/ISCA.1994.288134", 12], ["Decoupled Sectored Caches: Conciliating Low Tag Implementation Cost and Low Miss Ratio.", ["Andre Seznec"], "https://doi.org/10.1109/ISCA.1994.288133", 10]]