[{"DBLP title": "Mixed-Signal Computing for Deep Neural Network Inference.", "DBLP authors": ["Boris Murmann"], "year": 2021, "MAG papers": [{"PaperId": 3120016950, "PaperTitle": "mixed signal computing for deep neural network inference", "Year": 2021, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"stanford university": 1.0}}], "source": "ES"}, {"DBLP title": "True Random Number Generation Using Latency Variations of FRAM.", "DBLP authors": ["M. Imtiaz Rashid", "Farah Ferdaus", "Bashir M. Sabquat Bahar Talukder", "Paul Henny", "Aubrey N. Beal", "Md. Tauhidur Rahman"], "year": 2021, "MAG papers": [{"PaperId": 3085791937, "PaperTitle": "true random number generation using latency variations of fram", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of alabama in huntsville": 6.0}}], "source": "ES"}, {"DBLP title": "Global Analysis of C Concurrency in High-Level Synthesis.", "DBLP authors": ["Nadesh Ramanathan", "George A. Constantinides", "John Wickerson"], "year": 2021, "MAG papers": [{"PaperId": 3094277430, "PaperTitle": "global analysis of c concurrency in high level synthesis", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"imperial college london": 3.0}}], "source": "ES"}, {"DBLP title": "Automatic Floorplanning and Standalone Generation of Bitstream-Level IP Cores.", "DBLP authors": ["Nadir Khan", "Jorge Castro-God\u00ednez", "Shixiang Xue", "J\u00f6rg Henkel", "J\u00fcrgen Becker"], "year": 2021, "MAG papers": [{"PaperId": 3088488791, "PaperTitle": "automatic floorplanning and standalone generation of bitstream level ip cores", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"center for information technology": 3.0, "karlsruhe institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A Multirate Fully Parallel LDPC Encoder for the IEEE 802.11n/ac/ax QC-LDPC Codes Based on Reduced Complexity XOR Trees.", "DBLP authors": ["Ahmed Mahdi", "Nikos Kanistras", "Vassilis Paliouras"], "year": 2021, "MAG papers": [{"PaperId": 3103164328, "PaperTitle": "a multirate fully parallel ldpc encoder for the ieee 802 11n ac ax qc ldpc codes based on reduced complexity xor trees", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of thessaly": 1.0, "university of patras": 2.0}}], "source": "ES"}, {"DBLP title": "A Multiple-Radix MAP-Decoder Microarchitecture and Its ASIC Implementation for Energy-Efficient and Variable-Throughput Applications.", "DBLP authors": ["Rahul Shrestha"], "year": 2021, "MAG papers": [{"PaperId": 3093675846, "PaperTitle": "a multiple radix map decoder microarchitecture and its asic implementation for energy efficient and variable throughput applications", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of technology mandi": 1.0}}], "source": "ES"}, {"DBLP title": "Time and Area Optimized Testing of Automotive ICs.", "DBLP authors": ["Nilanjan Mukherjee", "Daniel Tille", "Mahendar Sapati", "Yingdi Liu", "Jeffrey Mayer", "Sylwester Milewski", "Elham K. Moghaddam", "Janusz Rajski", "Jedrzej Solecki", "Jerzy Tyszer"], "year": 2021, "MAG papers": [{"PaperId": 3090985793, "PaperTitle": "time and area optimized testing of automotive ics", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"poznan university of technology": 2.0, "siemens": 6.0, "infineon technologies": 2.0}}], "source": "ES"}, {"DBLP title": "Partitioning Functional Test Sequences Into Multicycle Functional Broadside Tests.", "DBLP authors": ["Irith Pomeranz"], "year": 2021, "MAG papers": [{"PaperId": 3094190388, "PaperTitle": "partitioning functional test sequences into multicycle functional broadside tests", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "A Multimode Configurable Physically Unclonable Function With Bit-Instability-Screening and Power-Gating Strategies.", "DBLP authors": ["Gang Li", "Pengjun Wang", "Xuejiao Ma", "Yijian Shi", "Bo Chen", "Yuejun Zhang"], "year": 2021, "MAG papers": [{"PaperId": 3105907146, "PaperTitle": "a multimode configurable physically unclonable function with bit instability screening and power gating strategies", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"wenzhou university": 5.0, "ningbo university": 1.0}}], "source": "ES"}, {"DBLP title": "Facial Biometric for Securing Hardware Accelerators.", "DBLP authors": ["Anirban Sengupta", "Mahendra Rathor"], "year": 2021, "MAG papers": [{"PaperId": 3093509723, "PaperTitle": "facial biometric for securing hardware accelerators", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of technology indore": 2.0}}], "source": "ES"}, {"DBLP title": "Large Delay Analog Trojans: A Silent Fabrication-Time Attack Exploiting Analog Modalities.", "DBLP authors": ["Tiancheng Yang", "Ankit Mittal", "Yunsi Fei", "Aatmesh Shrivastava"], "year": 2021, "MAG papers": [{"PaperId": 3099336459, "PaperTitle": "large delay analog trojans a silent fabrication time attack exploiting analog modalities", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"northeastern university": 4.0}}], "source": "ES"}, {"DBLP title": "Area-Efficient Nano-AES Implementation for Internet-of-Things Devices.", "DBLP authors": ["Karim Shahbazi", "Seok-Bum Ko"], "year": 2021, "MAG papers": [{"PaperId": 3103728101, "PaperTitle": "area efficient nano aes implementation for internet of things devices", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of saskatchewan": 2.0}}], "source": "ES"}, {"DBLP title": "On Database-Free Authentication of Microelectronic Components.", "DBLP authors": ["Fengchao Zhang", "Shubhra Deb Paul", "Patanjali SLPSK", "Amit Ranjan Trivedi", "Swarup Bhunia"], "year": 2021, "MAG papers": [{"PaperId": 3112473000, "PaperTitle": "on database free authentication of microelectronic components", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of illinois at chicago": 1.0, "intel": 3.0, "university of florida": 1.0}}], "source": "ES"}, {"DBLP title": "Memory-Augmented Neural Networks on FPGA for Real-Time and Energy-Efficient Question Answering.", "DBLP authors": ["Seongsik Park", "Jaehee Jang", "Sei Joon Kim", "Byunggook Na", "Sungroh Yoon"], "year": 2021, "MAG papers": [{"PaperId": 3107855596, "PaperTitle": "memory augmented neural networks on fpga for real time and energy efficient question answering", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"seoul national university": 5.0}}], "source": "ES"}, {"DBLP title": "A Hierarchical K-Means-Assisted Scenario-Aware Reconfigurable Convolutional Neural Network.", "DBLP authors": ["Kun-Chih Chen", "Ya-Wei Huang", "Geng-Ming Liu", "Jing-Wen Liang", "Yueh-Chi Yang", "Yuan-Hao Liao"], "year": 2021, "MAG papers": [{"PaperId": 3101033942, "PaperTitle": "a hierarchical k means assisted scenario aware reconfigurable convolutional neural network", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national sun yat sen university": 6.0}}], "source": "ES"}, {"DBLP title": "An IP Core Mapping Algorithm Based on Neural Networks.", "DBLP authors": ["Qingkun Chen", "Wenjin Huang", "Yuanshan Zhang", "Yihua Huang"], "year": 2021, "MAG papers": [{"PaperId": 3097760024, "PaperTitle": "an ip core mapping algorithm based on neural networks", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"sun yat sen university": 4.0}}], "source": "ES"}, {"DBLP title": "Data Conversion With Subgate-Delay Time Resolution Using Cyclic-Coupled Ring Oscillators.", "DBLP authors": ["Vishnu Unnikrishnan", "Okko J\u00e4rvinen", "Waqas Siddiqui", "Kari Stadius", "Marko Kosunen", "Jussi Ryyn\u00e4nen"], "year": 2021, "MAG papers": [{"PaperId": 3107699292, "PaperTitle": "data conversion with subgate delay time resolution using cyclic coupled ring oscillators", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"aalto university": 6.0}}], "source": "ES"}, {"DBLP title": "CORDIC-Based High-Speed VLSI Architecture of Transform Model Estimation for Real-Time Imaging.", "DBLP authors": ["Anirban Chakraborty", "Ayan Banerjee"], "year": 2021, "MAG papers": [{"PaperId": 3100314243, "PaperTitle": "cordic based high speed vlsi architecture of transform model estimation for real time imaging", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of engineering science and technology shibpur": 2.0}}], "source": "ES"}, {"DBLP title": "A Second-Order Noise-Shaping SAR ADC Using Two Passive Integrators Separated by the Comparator.", "DBLP authors": ["Qihui Zhang", "Ning Ning", "Jing Li", "Qi Yu", "Kejun Wu", "Zhong Zhang"], "year": 2021, "MAG papers": [{"PaperId": 3102310302, "PaperTitle": "a second order noise shaping sar adc using two passive integrators separated by the comparator", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of electronic science and technology of china": 6.0}}], "source": "ES"}, {"DBLP title": "Reliable CRC-Based Error Detection Constructions for Finite Field Multipliers With Applications in Cryptography.", "DBLP authors": ["Alvaro Cintas Canto", "Mehran Mozaffari Kermani", "Reza Azarderakhsh"], "year": 2021, "MAG papers": [{"PaperId": 3096249381, "PaperTitle": "reliable crc based error detection constructions for finite field multipliers with applications in cryptography", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of south florida": 2.0, "florida atlantic university": 1.0}}], "source": "ES"}, {"DBLP title": "ReLOPE: Resistive RAM-Based Linear First-Order Partial Differential Equation Solver.", "DBLP authors": ["Sina Sayyah Ensan", "Swaroop Ghosh"], "year": 2021, "MAG papers": [{"PaperId": 3107988145, "PaperTitle": "relope resistive ram based linear first order partial differential equation solver", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"pennsylvania state university": 2.0}}], "source": "ES"}, {"DBLP title": "Test Compaction by Backward and Forward Extension of Multicycle Tests.", "DBLP authors": ["Irith Pomeranz"], "year": 2021, "MAG papers": [{"PaperId": 3120846881, "PaperTitle": "test compaction by backward and forward extension of multicycle tests", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Alternatives to Bicubic Interpolation Considering FPGA Hardware Resource Consumption.", "DBLP authors": ["Seyfeddine Boukhtache", "Beno\u00eet Blaysat", "Michel Gr\u00e9diac", "Fran\u00e7ois Berry"], "year": 2021, "MAG papers": [{"PaperId": 3103528255, "PaperTitle": "alternatives to bicubic interpolation considering fpga hardware resource consumption", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of auvergne": 4.0}}], "source": "ES"}, {"DBLP title": "FPGA Implementation of an Improved OMP for Compressive Sensing Reconstruction.", "DBLP authors": ["Jun Li", "Paul Chow", "Yuanxi Peng", "Tian Jiang"], "year": 2021, "MAG papers": [{"PaperId": 3094014085, "PaperTitle": "fpga implementation of an improved omp for compressive sensing reconstruction", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of toronto": 1.0, "national university of defense technology": 3.0}}], "source": "ES"}, {"DBLP title": "A Scalable Hardware Accelerator for Mobile DNA Sequencing.", "DBLP authors": ["Karim Hammad", "Zhongpan Wu", "Ebrahim Ghafar-Zadeh", "Sebastian Magierowski"], "year": 2021, "MAG papers": [{"PaperId": 3119409861, "PaperTitle": "a scalable hardware accelerator for mobile dna sequencing", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"york university": 4.0}}], "source": "ES"}, {"DBLP title": "Area-Efficient Extended 3-D Inductor Based on TSV Technology for RF Applications.", "DBLP authors": ["Chenbing Qu", "Zhangming Zhu", "Yunfei En", "Liwei Wang", "Xiaoxian Liu"], "year": 2021, "MAG papers": [{"PaperId": 3109074047, "PaperTitle": "area efficient extended 3 d inductor based on tsv technology for rf applications", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"xidian university": 2.0}}], "source": "ES"}, {"DBLP title": "A 4.4-mA ESD-Safe 900-MHz LNA With 0.9-dB Noise Figure.", "DBLP authors": ["Atul Thakur", "Shouri Chatterjee"], "year": 2021, "MAG papers": [{"PaperId": 3109962262, "PaperTitle": "a 4 4 ma esd safe 900 mhz lna with 0 9 db noise figure", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"indian institute of technology delhi": 2.0}}], "source": "ES"}, {"DBLP title": "A 3.85-Gb/s 8 \u00d7 8 Soft-Output MIMO Detector With Lattice-Reduction-Aided Channel Preprocessing.", "DBLP authors": ["Zhuojun Liang", "Dongxu Lv", "Chao Cui", "Hai-Bao Chen", "Weifeng He", "Weiguang Sheng", "Naifeng Jing", "Zhigang Mao", "Guanghui He"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "Study of Injection Pulling of Oscillators in Phase-Locked Loops.", "DBLP authors": ["Tsutomu Yoshimura"], "year": 2021, "MAG papers": [{"PaperId": 3108616345, "PaperTitle": "study of injection pulling of oscillators in phase locked loops", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"osaka institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Front-End Architecture Design for Low-Complexity 3-D Ultrasound Imaging Based on Synthetic Aperture Sequential Beamforming.", "DBLP authors": ["Jian Zhou", "Sumit K. Mandal", "Brendan L. West", "Siyuan Wei", "\u00dcmit Y. Ogras", "Oliver D. Kripfgans", "J. Brian Fowlkes", "Thomas F. Wenisch", "Chaitali Chakrabarti"], "year": 2021, "MAG papers": [{"PaperId": 3104673424, "PaperTitle": "front end architecture design for low complexity 3 d ultrasound imaging based on synthetic aperture sequential beamforming", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of michigan": 4.0, "arizona state university": 3.0, "university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "Mitigating Cross-Core Cache Attacks via Suspicious Traffic Detection.", "DBLP authors": ["Kai Wang", "Fengkai Yuan", "Lutan Zhao", "Rui Hou", "Zhenzhou Ji", "Dan Meng"], "year": 2021, "MAG papers": [{"PaperId": 3114268566, "PaperTitle": "mitigating cross core cache attacks via suspicious traffic detection", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"harbin institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Fast Modular Multipliers for Supersingular Isogeny-Based Post-Quantum Cryptography.", "DBLP authors": ["Jing Tian", "Jun Lin", "Zhongfeng Wang"], "year": 2021, "MAG papers": [{"PaperId": 3113934396, "PaperTitle": "fast modular multipliers for supersingular isogeny based post quantum cryptography", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"nanjing university": 3.0}}], "source": "ES"}, {"DBLP title": "An SRAM-Based Multibit In-Memory Matrix-Vector Multiplier With a Precision That Scales Linearly in Area, Time, and Power.", "DBLP authors": ["Riduan Khaddam-Aljameh", "Pier Andrea Francese", "Luca Benini", "Evangelos Eleftheriou"], "year": 2021, "MAG papers": [{"PaperId": 3113187915, "PaperTitle": "an sram based multibit in memory matrix vector multiplier with a precision that scales linearly in area time and power", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ibm": 3.0, "eth zurich": 1.0}}], "source": "ES"}, {"DBLP title": "Heterogeneous Mixed-Signal Monolithic 3-D In-Memory Computing Using Resistive RAM.", "DBLP authors": ["Gauthaman Murali", "Xiaoyu Sun", "Shimeng Yu", "Sung Kyu Lim"], "year": 2021, "MAG papers": [{"PaperId": 3113256013, "PaperTitle": "heterogeneous mixed signal monolithic 3 d in memory computing using resistive ram", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"georgia institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "An Error Compensation Technique for Low-Voltage DNN Accelerators.", "DBLP authors": ["Daehan Ji", "Dongyeob Shin", "Jongsun Park"], "year": 2021, "MAG papers": [{"PaperId": 3113164899, "PaperTitle": "an error compensation technique for low voltage dnn accelerators", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"korea university": 1.0, "sk hynix": 1.0}}], "source": "ES"}, {"DBLP title": "Variation-Aware Delay Fault Testing for Carbon-Nanotube FET Circuits.", "DBLP authors": ["Sanmitra Banerjee", "Arjun Chaudhuri", "August Ning", "Krishnendu Chakrabarty"], "year": 2021, "MAG papers": [{"PaperId": 3121036806, "PaperTitle": "variation aware delay fault testing for carbon nanotube fet circuits", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"princeton university": 1.0, "duke university": 3.0}}], "source": "ES"}, {"DBLP title": "Single Test Type to Replace Broadside and Skewed-Load Tests for Transition Faults.", "DBLP authors": ["Irith Pomeranz", "Xijiang Lin"], "year": 2021, "MAG papers": [{"PaperId": 3110432530, "PaperTitle": "single test type to replace broadside and skewed load tests for transition faults", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 1.0, "siemens": 1.0}}], "source": "ES"}, {"DBLP title": "OPTIMA: An Approach for Online Management of Cache Approximation Levels in Approximate Processing Systems.", "DBLP authors": ["Roohollah Yarmand", "Mehdi Kamal", "Ali Afzali-Kusha", "Pooria Esmaeli", "Massoud Pedram"], "year": 2021, "MAG papers": [{"PaperId": 3116021280, "PaperTitle": "optima an approach for online management of cache approximation levels in approximate processing systems", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of southern california": 1.0, "university of tehran": 4.0}}], "source": "ES"}, {"DBLP title": "IMCA: An Efficient In-Memory Convolution Accelerator.", "DBLP authors": ["Hasan Erdem Yantir", "Ahmed M. Eltawil", "Khaled N. Salama"], "year": 2021, "MAG papers": [{"PaperId": 3118337360, "PaperTitle": "imca an efficient in memory convolution accelerator", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"king abdullah university of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "High-Utilization, High-Flexibility Depth-First CNN Coprocessor for Image Pixel Processing on FPGA.", "DBLP authors": ["Steven Colleman", "Marian Verhelst"], "year": 2021, "MAG papers": [{"PaperId": 3118709344, "PaperTitle": "high utilization high flexibility depth first cnn coprocessor for image pixel processing on fpga", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"katholieke universiteit leuven": 2.0}}], "source": "ES"}, {"DBLP title": "Reliability Evaluation and Analysis of FPGA-Based Neural Network Acceleration System.", "DBLP authors": ["Dawen Xu", "Ziyang Zhu", "Cheng Liu", "Ying Wang", "Shuang Zhao", "Lei Zhang", "Huaguo Liang", "Huawei Li", "Kwang-Ting Cheng"], "year": 2021, "MAG papers": [{"PaperId": 3120468333, "PaperTitle": "reliability evaluation and analysis of fpga based neural network acceleration system", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"chinese academy of sciences": 5.0, "hefei university of technology": 3.0, "hong kong university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Toward Functional Safety of Systolic Array-Based Deep Learning Hardware Accelerators.", "DBLP authors": ["Shamik Kundu", "Suvadeep Banerjee", "Arnab Raha", "Suriyaprakash Natarajan", "Kanad Basu"], "year": 2021, "MAG papers": [{"PaperId": 3131039502, "PaperTitle": "toward functional safety of systolic array based deep learning hardware accelerators", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of texas at dallas": 2.0, "intel": 3.0}}], "source": "ES"}, {"DBLP title": "Allocation of Always-On State Retention Storage for Power Gated Circuits - Steady-State- Driven Approach.", "DBLP authors": ["Taehwan Kim", "Heechun Park", "Taewhan Kim"], "year": 2021, "MAG papers": [{"PaperId": 3120242167, "PaperTitle": "allocation of always on state retention storage for power gated circuits steady state driven approach", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"seoul national university": 3.0}}], "source": "ES"}, {"DBLP title": "A Low-Power Timing-Error-Tolerant Circuit by Controlling a Clock.", "DBLP authors": ["Isaak Yang", "Kwang-Hyun Cho"], "year": 2021, "MAG papers": [{"PaperId": 3119669255, "PaperTitle": "a low power timing error tolerant circuit by controlling a clock", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"kaist": 2.0}}], "source": "ES"}, {"DBLP title": "Dynamic Workload Allocation for Edge Computing.", "DBLP authors": ["Yi-Wen Hung", "Yung-Chih Chen", "Chi Lo", "Austin Go So", "Shih-Chieh Chang"], "year": 2021, "MAG papers": [{"PaperId": 3121712124, "PaperTitle": "dynamic workload allocation for edge computing", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"yuan ze university": 1.0, "national tsing hua university": 4.0}}], "source": "ES"}, {"DBLP title": "On-Chip Thermal Profiling to Detect Malicious Activity: System-Level Concepts and Design of Key Building Blocks.", "DBLP authors": ["Mengting Yan", "Haoran Wei", "Marvin Onabajo"], "year": 2021, "MAG papers": [{"PaperId": 3120800202, "PaperTitle": "on chip thermal profiling to detect malicious activity system level concepts and design of key building blocks", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"northeastern university": 3.0}}], "source": "ES"}, {"DBLP title": "AdaTrust: Combinational Hardware Trojan Detection Through Adaptive Test Pattern Construction.", "DBLP authors": ["Chris Nigh", "Alex Orailoglu"], "year": 2021, "MAG papers": [{"PaperId": 3131131091, "PaperTitle": "adatrust combinational hardware trojan detection through adaptive test pattern construction", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "SCERPA Simulation of Clocked Molecular Field-Coupling Nanocomputing.", "DBLP authors": ["Yuri Ardesi", "Giovanna Turvani", "Mariagrazia Graziano", "Gianluca Piccinini"], "year": 2021, "MAG papers": [{"PaperId": 3120027681, "PaperTitle": "scerpa simulation of clocked molecular field coupling nanocomputing", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"polytechnic university of turin": 4.0}}], "source": "ES"}, {"DBLP title": "A 33-41-GHz SiGe-BiCMOS Digital Step Attenuator With Minimized Unit Impedance Variation.", "DBLP authors": ["Chenxi Zhao", "Jiawei Guo", "Huihua Liu", "Yiming Yu", "Yunqiu Wu", "Kai Kang"], "year": 2021, "MAG papers": [{"PaperId": 3125066956, "PaperTitle": "a 33 41 ghz sige bicmos digital step attenuator with minimized unit impedance variation", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of electronic science and technology of china": 5.0}}], "source": "ES"}, {"DBLP title": "Graph-Based Sparsification and Synthesis of Dense Matrices in the Reduction of RLC Circuits.", "DBLP authors": ["Charalampos Antoniadis", "Nestor E. Evmorfopoulos", "Georgios I. Stamoulis"], "year": 2021, "MAG papers": [{"PaperId": 3122919115, "PaperTitle": "graph based sparsification and synthesis of dense matrices in the reduction of rlc circuits", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of thessaly": 3.0}}], "source": "ES"}, {"DBLP title": "Enhanced Power Delivery Pathfinding for Emerging 3-D Integration Technology.", "DBLP authors": ["Andrew B. Kahng", "Seokhyeong Kang", "Seungwon Kim", "Bangqi Xu"], "year": 2021, "MAG papers": [{"PaperId": 3113813002, "PaperTitle": "enhanced power delivery pathfinding for emerging 3 d integration technology", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california san diego": 3.0, "pohang university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Clock Delivery Network Design and Analysis for Interposer-Based 2.5-D Heterogeneous Systems.", "DBLP authors": ["Gauthaman Murali", "Heechun Park", "Eric Qin", "Hakki Mert Torun", "Majid Ahadi Dolatsara", "Madhavan Swaminathan", "Tushar Krishna", "Sung Kyu Lim"], "year": 2021, "MAG papers": [{"PaperId": 3129840721, "PaperTitle": "clock delivery network design and analysis for interposer based 2 5 d heterogeneous systems", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"georgia institute of technology": 8.0}}], "source": "ES"}, {"DBLP title": "Spreading Operation Frequency Ranges of Memristor Emulators via a New Sine-Based Method.", "DBLP authors": ["Hongbo Cao", "Faqiang Wang"], "year": 2021, "MAG papers": [{"PaperId": 3130581373, "PaperTitle": "spreading operation frequency ranges of memristor emulators via a new sine based method", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"xi an jiaotong university": 2.0}}], "source": "ES"}, {"DBLP title": "Adaptive Sensing Voltage Modulation Technique in Cross-Point OTS-PRAM.", "DBLP authors": ["Kwang Woo Lee", "Hyun Kook Park", "Seong-Ook Jung"], "year": 2021, "MAG papers": [{"PaperId": 3132430102, "PaperTitle": "adaptive sensing voltage modulation technique in cross point ots pram", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"samsung": 2.0, "yonsei university": 1.0}}], "source": "ES"}, {"DBLP title": "Data Flow Obfuscation: A New Paradigm for Obfuscating Circuits.", "DBLP authors": ["Kimia Zamiri Azar", "Hadi Mardani Kamali", "Shervin Roshanisefat", "Houman Homayoun", "Christos P. Sotiriou", "Avesta Sasan"], "year": 2021, "MAG papers": [{"PaperId": 3135042431, "PaperTitle": "data flow obfuscation a new paradigm for obfuscating circuits", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"george mason university": 4.0, "university of california davis": 1.0, "university of thessaly": 1.0}}], "source": "ES"}, {"DBLP title": "Design of an S-ECIES Cryptoprocessor Using Gaussian Normal Bases Over GF(2m).", "DBLP authors": ["Paulo Realpe-Mu\u00f1oz", "Jaime Velasco-Medina", "Guillermo Adolfo-David"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "An Efficient and High-Speed Overlap-Free Karatsuba-Based Finite-Field Multiplier for FGPA Implementation.", "DBLP authors": ["Moslem Heidarpur", "Mitra Mirhassani"], "year": 2021, "MAG papers": [{"PaperId": 3130406170, "PaperTitle": "an efficient and high speed overlap free karatsuba based finite field multiplier for fgpa implementation", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of windsor": 2.0}}], "source": "ES"}, {"DBLP title": "Arnold: An eFPGA-Augmented RISC-V SoC for Flexible and Low-Power IoT End Nodes.", "DBLP authors": ["Pasquale Davide Schiavone", "Davide Rossi", "Alfio Di Mauro", "Frank K. G\u00fcrkaynak", "Timothy Saxe", "Mao Wang", "Ket Chong Yap", "Luca Benini"], "year": 2021, "MAG papers": [{"PaperId": 3133502674, "PaperTitle": "arnold an efpga augmented risc v soc for flexible and low power iot end nodes", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"eth zurich": 4.0, "university of bologna": 1.0}}], "source": "ES"}, {"DBLP title": "Evaluation of Tradeoffs in the Design of FPGA Fabrics Using Electrostrictive 2-D FETs.", "DBLP authors": ["Saambhavi Baskaran", "Jack Sampson"], "year": 2021, "MAG papers": [{"PaperId": 3134948354, "PaperTitle": "evaluation of tradeoffs in the design of fpga fabrics using electrostrictive 2 d fets", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"pennsylvania state university": 2.0}}], "source": "ES"}, {"DBLP title": "ROMANet: Fine-Grained Reuse-Driven Off-Chip Memory Access Management and Data Organization for Deep Neural Network Accelerators.", "DBLP authors": ["Rachmad Vidya Wicaksana Putra", "Muhammad Abdullah Hanif", "Muhammad Shafique"], "year": 2021, "MAG papers": [{"PaperId": 3135765046, "PaperTitle": "romanet fine grained reuse driven off chip memory access management and data organization for deep neural network accelerators", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"vienna university of technology": 2.0, "new york university abu dhabi": 1.0}}], "source": "ES"}, {"DBLP title": "FEECA: Design Space Exploration for Low-Latency and Energy-Efficient Capsule Network Accelerators.", "DBLP authors": ["Alberto Marchisio", "Vojtech Mrazek", "Muhammad Abdullah Hanif", "Muhammad Shafique"], "year": 2021, "MAG papers": [{"PaperId": 3134072570, "PaperTitle": "feeca design space exploration for low latency and energy efficient capsule network accelerators", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"new york university abu dhabi": 1.0, "vienna university of technology": 2.0, "brno university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "TxSim: Modeling Training of Deep Neural Networks on Resistive Crossbar Systems.", "DBLP authors": ["Sourjya Roy", "Shrihari Sridharan", "Shubham Jain", "Anand Raghunathan"], "year": 2021, "MAG papers": [{"PaperId": 3141540147, "PaperTitle": "txsim modeling training of deep neural networks on resistive crossbar systems", "Year": 2021, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"purdue university": 4.0}}], "source": "ES"}, {"DBLP title": "Frequency-Locked RF Power Oscillator With 43-dBm Output Power and 58% Efficiency.", "DBLP authors": ["Sanghun Lee", "Kisang Jung", "Hak Seong Kim", "Huan Nguyen", "Thinh Nguyen", "Luan Nguyen", "Cuong Huynh", "Kunhee Cho", "Jusung Kim"], "year": 2021, "MAG papers": [{"PaperId": 3132945834, "PaperTitle": "frequency locked rf power oscillator with 43 dbm output power and 58 efficiency", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"hanbat national university": 1.0, "ho chi minh city university of technology": 4.0, "kyungpook national university": 1.0}}], "source": "ES"}, {"DBLP title": "ADMM-Based Infinity-Norm Detection for Massive MIMO: Algorithm and VLSI Architecture.", "DBLP authors": ["Shahriar Shahabuddin", "Ilkka Hautala", "Markku J. Juntti", "Christoph Studer"], "year": 2021, "MAG papers": [{"PaperId": 3132528725, "PaperTitle": "admm based infinity norm detection for massive mimo algorithm and vlsi architecture", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"nokia networks": 2.0, "eth zurich": 1.0, "university of oulu": 1.0}}], "source": "ES"}, {"DBLP title": "A New Hardware-Efficient Spectrum-Sensor VLSI Architecture for Data-Fusion-Based Cooperative Cognitive-Radio Network.", "DBLP authors": ["Rohit B. Chaurasiya", "Rahul Shrestha"], "year": 2021, "MAG papers": [{"PaperId": 3132541323, "PaperTitle": "a new hardware efficient spectrum sensor vlsi architecture for data fusion based cooperative cognitive radio network", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of technology mandi": 2.0}}], "source": "ES"}, {"DBLP title": "FPnew: An Open-Source Multiformat Floating-Point Unit Architecture for Energy-Proportional Transprecision Computing.", "DBLP authors": ["Stefan Mach", "Fabian Schuiki", "Florian Zaruba", "Luca Benini"], "year": 2021, "MAG papers": [{"PaperId": 3113606433, "PaperTitle": "fpnew an open source multiformat floating point unit architecture for energy proportional transprecision computing", "Year": 2021, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"eth zurich": 4.0}}], "source": "ES"}, {"DBLP title": "Algorithm and Architecture Design of FAST-C Image Corner Detection Engine.", "DBLP authors": ["Yu-Hsuan Lee", "Tzu-Chieh Chen", "Hsuan-Chi Liang", "Jian-Xiang Liao"], "year": 2021, "MAG papers": [{"PaperId": 3095494682, "PaperTitle": "algorithm and architecture design of fast c image corner detection engine", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"yuan ze university": 4.0}}], "source": "ES"}, {"DBLP title": "Machine-Learning-Based Self-Tunable Design of Approximate Computing.", "DBLP authors": ["Mahmoud Masadeh", "Osman Hasan", "Sofi\u00e8ne Tahar"], "year": 2021, "MAG papers": [{"PaperId": 3131053867, "PaperTitle": "machine learning based self tunable design of approximate computing", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"concordia university": 3.0}}], "source": "ES"}, {"DBLP title": "Wide-Range Many-Core SoC Design in Scaled CMOS: Challenges and Opportunities.", "DBLP authors": ["Sriram R. Vangal", "Somnath Paul", "Steven Hsu", "Amit Agarwal", "Saurabh Kumar", "Ram Krishnamurthy", "Harish Krishnamurthy", "James W. Tschanz", "Vivek De", "Chris H. Kim"], "year": 2021, "MAG papers": [{"PaperId": 3135094670, "PaperTitle": "wide range many core soc design in scaled cmos challenges and opportunities", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"intel": 9.0, "university of minnesota": 1.0}}], "source": "ES"}, {"DBLP title": "A Comprehensive Framework for Analysis of Time-Dependent Performance-Reliability Degradation of SRAM Cache Memory.", "DBLP authors": ["Rui Zhang", "Kexin Yang", "Zhaocheng Liu", "Taizhi Liu", "Wenshan Cai", "Linda Milor"], "year": 2021, "MAG papers": [{"PaperId": 3131087780, "PaperTitle": "a comprehensive framework for analysis of time dependent performance reliability degradation of sram cache memory", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"georgia institute of technology": 3.0, "synopsys": 1.0, "cadence design systems": 2.0}}], "source": "ES"}, {"DBLP title": "A 6-Bit 1.5-GS/s SAR ADC With Smart Speculative Two-Tap Embedded DFE in 130-nm CMOS for Wireline Receiver Applications.", "DBLP authors": ["Azad Mahmoudi", "Pooya Torkzadeh", "Massoud Dousti"], "year": 2021, "MAG papers": [{"PaperId": 3132678226, "PaperTitle": "a 6 bit 1 5 gs s sar adc with smart speculative two tap embedded dfe in 130 nm cmos for wireline receiver applications", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"islamic azad university": 3.0}}], "source": "ES"}, {"DBLP title": "A Wide-Range Folded-Tuned Dual-DLL-Based Clock-Deskewing Circuit for Core-to-Core Links.", "DBLP authors": ["Ching-Yuan Yang", "Miao-Shan Li", "Ai-Jia Chuang"], "year": 2021, "MAG papers": [{"PaperId": 3130411624, "PaperTitle": "a wide range folded tuned dual dll based clock deskewing circuit for core to core links", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national chung hsing university": 2.0}}], "source": "ES"}, {"DBLP title": "A Conversion Mode Reconfigurable SAR ADC for Multistandard Systems.", "DBLP authors": ["Jian Liu", "Shubin Liu", "Ruixue Ding", "Zhangming Zhu"], "year": 2021, "MAG papers": [{"PaperId": 3135696725, "PaperTitle": "a conversion mode reconfigurable sar adc for multistandard systems", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"xidian university": 4.0}}], "source": "ES"}, {"DBLP title": "A Digital Two-Stage Phase Noise Compensation and rCFO/rSCO Tracking Module for mmW Single Carrier Systems.", "DBLP authors": ["Hsun-Wei Chan", "Wei-Che Lee", "Kang-Lun Chiu", "Chih-Wei Jen", "Shyh-Jye Jou"], "year": 2021, "MAG papers": [{"PaperId": 3134760173, "PaperTitle": "a digital two stage phase noise compensation and rcfo rsco tracking module for mmw single carrier systems", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national chiao tung university": 5.0}}], "source": "ES"}, {"DBLP title": "High-Performance Spintronic Nonvolatile Ternary Flip-Flop and Universal Shift Register.", "DBLP authors": ["Abdolah Amirany", "Kian Jafari", "Mohammad Hossein Moaiyeri"], "year": 2021, "MAG papers": [{"PaperId": 3130733418, "PaperTitle": "high performance spintronic nonvolatile ternary flip flop and universal shift register", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"shahid beheshti university": 3.0}}], "source": "ES"}, {"DBLP title": "SIXOR: Single-Cycle In-Memristor XOR.", "DBLP authors": ["Nima Taherinejad"], "year": 2021, "MAG papers": [{"PaperId": 3136861880, "PaperTitle": "sixor single cycle in memristor xor", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"vienna university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "SWM: A High-Performance Sparse-Winograd Matrix Multiplication CNN Accelerator.", "DBLP authors": ["Di Wu", "Xitian Fan", "Wei Cao", "Lingli Wang"], "year": 2021, "MAG papers": [{"PaperId": 3134012069, "PaperTitle": "swm a high performance sparse winograd matrix multiplication cnn accelerator", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"fudan university": 4.0}}], "source": "ES"}, {"DBLP title": "An EEG-Based Hypnotic State Monitor for Patients During General Anesthesia.", "DBLP authors": ["Fatima Hameed Khan", "Wala Saadeh"], "year": 2021, "MAG papers": [{"PaperId": 3129527190, "PaperTitle": "an eeg based hypnotic state monitor for patients during general anesthesia", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"lahore university of management sciences": 2.0}}], "source": "ES"}, {"DBLP title": "Gate Delay Estimation With Library Compatible Current Source Models and Effective Capacitance.", "DBLP authors": ["Dimitrios Garyfallou", "Stavros Simoglou", "Nikolaos Sketopoulos", "Charalampos Antoniadis", "Christos P. Sotiriou", "Nestor E. Evmorfopoulos", "George I. Stamoulis"], "year": 2021, "MAG papers": [{"PaperId": 3137237606, "PaperTitle": "gate delay estimation with library compatible current source models and effective capacitance", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of thessaly": 7.0}}], "source": "ES"}, {"DBLP title": "Dataflow-Aware Macro Placement Based on Simulated Evolution Algorithm for Mixed-Size Designs.", "DBLP authors": ["Jai-Ming Lin", "You-Lun Deng", "Ya-Chu Yang", "Jia-Jian Chen", "Po-Chen Lu"], "year": 2021, "MAG papers": [{"PaperId": 3131660762, "PaperTitle": "dataflow aware macro placement based on simulated evolution algorithm for mixed size designs", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national cheng kung university": 5.0}}], "source": "ES"}, {"DBLP title": "Thermal-Aware Fixed-Outline Floorplanning Using Analytical Models With Thermal-Force Modulation.", "DBLP authors": ["Jai-Ming Lin", "Tai-Ting Chen", "Hao-Yuan Hsieh", "Ya-Ting Shyu", "Yeong-Jar Chang", "Juin-Ming Lu"], "year": 2021, "MAG papers": [{"PaperId": 3139358888, "PaperTitle": "thermal aware fixed outline floorplanning using analytical models with thermal force modulation", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"industrial technology research institute": 3.0, "national cheng kung university": 3.0}}], "source": "ES"}, {"DBLP title": "A Very-Low-Voltage Frequency Divider in Folded MOS Current Mode Logic With Complementary n- and p-type Flip-Flops.", "DBLP authors": ["Francesco Centurelli", "Giuseppe Scotti", "Gaetano Palumbo"], "year": 2021, "MAG papers": [{"PaperId": 3134041270, "PaperTitle": "a very low voltage frequency divider in folded mos current mode logic with complementary n and p type flip flops", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"sapienza university of rome": 2.0, "university of catania": 1.0}}], "source": "ES"}, {"DBLP title": "Dugdugi: An Optimal Fault Addressing Scheme for Octagon-Like On-Chip Communication Networks.", "DBLP authors": ["Biswajit Bhowmik"], "year": 2021, "MAG papers": [{"PaperId": 3135641697, "PaperTitle": "dugdugi an optimal fault addressing scheme for octagon like on chip communication networks", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national institute of technology karnataka": 1.0}}], "source": "ES"}, {"DBLP title": "Low-Power Retentive True Single-Phase-Clocked Flip-Flop With Redundant-Precharge-Free Operation.", "DBLP authors": ["Heng You", "Jia Yuan", "Zenghui Yu", "Shushan Qiao"], "year": 2021, "MAG papers": [{"PaperId": 3135298190, "PaperTitle": "low power retentive true single phase clocked flip flop with redundant precharge free operation", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"chinese academy of sciences": 4.0}}], "source": "ES"}, {"DBLP title": "CRC-Based Error Detection Constructions for FLT and ITA Finite Field Inversions Over GF(2m).", "DBLP authors": ["Alvaro Cintas Canto", "Mehran Mozaffari Kermani", "Reza Azarderakhsh"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "Converter-Free Power Delivery Using Voltage Stacking for Near/Subthreshold Operation.", "DBLP authors": ["Kamlesh Singh", "Barry de Bruin", "Hailong Jiao", "Jos Huisken", "Henk Corporaal", "Jos\u00e9 Pineda de Gyvez"], "year": 2021, "MAG papers": [{"PaperId": 3153252608, "PaperTitle": "converter free power delivery using voltage stacking for near subthreshold operation", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"eindhoven university of technology": 6.0}}], "source": "ES"}, {"DBLP title": "A Generalized Power Supply Induced Jitter Model Based on Power Supply Rejection Ratio Response.", "DBLP authors": ["Yin Sun", "Jongjoo Lee", "Chulsoon Hwang"], "year": 2021, "MAG papers": [{"PaperId": 3170837764, "PaperTitle": "a generalized power supply induced jitter model based on power supply rejection ratio response", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"sk hynix": 1.0, "missouri university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "EM Side-Channel Countermeasure for Switched-Capacitor DC-DC Converters Based on Amplitude Modulation.", "DBLP authors": ["Ruzica Jevtic", "Marko Ylitolva", "Clara Calonge", "Martti Ojanen", "Tero S\u00e4ntti", "Lauri Koskinen"], "year": 2021, "MAG papers": [{"PaperId": 3153249642, "PaperTitle": "em side channel countermeasure for switched capacitor dc dc converters based on amplitude modulation", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of turku": 4.0, "ceu san pablo university": 2.0}}], "source": "ES"}, {"DBLP title": "Design of FPGA-Implemented Reed-Solomon Erasure Code (RS-EC) Decoders With Fault Detection and Location on User Memory.", "DBLP authors": ["Zhen Gao", "Lingling Zhang", "Yinghao Cheng", "Kangkang Guo", "Anees Ullah", "Pedro Reviriego"], "year": 2021, "MAG papers": [{"PaperId": 3147637518, "PaperTitle": "design of fpga implemented reed solomon erasure code rs ec decoders with fault detection and location on user memory", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of engineering and technology peshawar": 1.0, "tianjin university": 4.0, "charles iii university of madrid": 1.0}}], "source": "ES"}, {"DBLP title": "Ultralow-Latency Successive Cancellation Polar Decoding Architecture Using Tree-Level Parallelism.", "DBLP authors": ["Dongyun Kam", "Hoyoung Yoo", "Youngjoo Lee"], "year": 2021, "MAG papers": [{"PaperId": 3156726992, "PaperTitle": "ultralow latency successive cancellation polar decoding architecture using tree level parallelism", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"pohang university of science and technology": 2.0, "chungnam national university": 1.0}}], "source": "ES"}, {"DBLP title": "Competitive Neural Network Circuit Based on Winner-Take-All Mechanism and Online Hebbian Learning Rule.", "DBLP authors": ["Zhuojun Chen", "Judi Zhang", "Shuangchun Wen", "Ya Li", "Qinghui Hong"], "year": 2021, "MAG papers": [{"PaperId": 3157046588, "PaperTitle": "competitive neural network circuit based on winner take all mechanism and online hebbian learning rule", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"hunan university": 4.0}}], "source": "ES"}, {"DBLP title": "Accelerated Addition in Resistive RAM Array Using Parallel-Friendly Majority Gates.", "DBLP authors": ["John Reuben", "Stefan Pechmann"], "year": 2021, "MAG papers": [{"PaperId": 3149617492, "PaperTitle": "accelerated addition in resistive ram array using parallel friendly majority gates", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of bayreuth": 1.0, "university of erlangen nuremberg": 1.0}}], "source": "ES"}, {"DBLP title": "Improving TID Radiation Robustness of a CMOS OxRAM-Based Neuron Circuit by Using Enclosed Layout Transistors.", "DBLP authors": ["Pablo Ilha Vaz", "Patrick Girard", "Arnaud Virazel", "Hassen Aziza"], "year": 2021, "MAG papers": [{"PaperId": 3145381275, "PaperTitle": "improving tid radiation robustness of a cmos oxram based neuron circuit by using enclosed layout transistors", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of montpellier": 3.0, "aix marseille university": 1.0}}], "source": "ES"}, {"DBLP title": "A 32-Gb/s PAM-4 SST Transmitter With Four-Tap FFE Using High-Impedance Driver in 28-nm FDSOI.", "DBLP authors": ["Firat Celik", "Ayca Akkaya", "Armin Tajalli", "Yusuf Leblebici"], "year": 2021, "MAG papers": [{"PaperId": 3147298024, "PaperTitle": "a 32 gb s pam 4 sst transmitter with four tap ffe using high impedance driver in 28 nm fdsoi", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0, "university of utah": 1.0}}], "source": "ES"}, {"DBLP title": "Parallel and Flexible 5G LDPC Decoder Architecture Targeting FPGA.", "DBLP authors": ["J\u00e9r\u00e9my Nadal", "Amer Baghdadi"], "year": 2021, "MAG papers": [{"PaperId": 3164065772, "PaperTitle": "parallel and flexible 5g ldpc decoder architecture targeting fpga", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"centre national de la recherche scientifique": 1.0, "ecole polytechnique de montreal": 1.0}}], "source": "ES"}, {"DBLP title": "High-Performance Logic-on-Memory Monolithic 3-D IC Designs for Arm Cortex-A Processors.", "DBLP authors": ["Lingjun Zhu", "Lennart Bamberg", "Sai Surya Kiran Pentapati", "Kyungwook Chang", "Francky Catthoor", "Dragomir Milojevic", "Manu Komalan", "Brian Cline", "Saurabh Sinha", "Xiaoqing Xu", "Alberto Garc\u00eda-Ortiz", "Sung Kyu Lim"], "year": 2021, "MAG papers": [{"PaperId": 3162727592, "PaperTitle": "high performance logic on memory monolithic 3 d ic designs for arm cortex a processors", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"georgia institute of technology": 3.0, "katholieke universiteit leuven": 3.0, "sungkyunkwan university": 1.0, "university of bremen": 2.0}}], "source": "ES"}, {"DBLP title": "Enhanced Postbond Test Architecture for Bridge Defects Between the TSVs.", "DBLP authors": ["Jungil Mok", "Hyeonchan Lim", "Sungho Kang"], "year": 2021, "MAG papers": [{"PaperId": 3172781433, "PaperTitle": "enhanced postbond test architecture for bridge defects between the tsvs", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"yonsei university": 3.0}}], "source": "ES"}, {"DBLP title": "Complementary-FET (CFET) Standard Cell Synthesis Framework for Design and System Technology Co-Optimization Using SMT.", "DBLP authors": ["Chung-Kuan Cheng", "Chia-Tung Ho", "Daeyeal Lee", "Bill Lin", "Dongwon Park"], "year": 2021, "MAG papers": [{"PaperId": 3143696222, "PaperTitle": "complementary fet cfet standard cell synthesis framework for design and system technology co optimization using smt", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california san diego": 5.0}}], "source": "ES"}, {"DBLP title": "Real-Time SSDLite Object Detection on FPGA.", "DBLP authors": ["Suchang Kim", "Seungho Na", "Byeong Yong Kong", "Jaewoong Choi", "In-Cheol Park"], "year": 2021, "MAG papers": [{"PaperId": 3138117802, "PaperTitle": "real time ssdlite object detection on fpga", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"kaist": 3.0, "kongju national university": 1.0}}], "source": "ES"}, {"DBLP title": "ARXON: A Framework for Approximate Communication Over Photonic Networks-on-Chip.", "DBLP authors": ["Febin P. Sunny", "Asif Mirza", "Ishan G. Thakkar", "Mahdi Nikdast", "Sudeep Pasricha"], "year": 2021, "MAG papers": [{"PaperId": 3140807140, "PaperTitle": "arxon a framework for approximate communication over photonic networks on chip", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"colorado state university": 4.0, "university of kentucky": 1.0}}, {"PaperId": 3137210324, "PaperTitle": "arxon a framework for approximate communication over photonic networks on chip", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"colorado state university": 4.0, "university of kentucky": 1.0}}], "source": "ES"}, {"DBLP title": "Fast Binary Counters and Compressors Generated by Sorting Network.", "DBLP authors": ["Wenbo Guo", "Shuguo Li"], "year": 2021, "MAG papers": [{"PaperId": 3145441473, "PaperTitle": "fast binary counters and compressors generated by sorting network", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"tsinghua university": 2.0}}], "source": "ES"}, {"DBLP title": "Cross-Layer Approximate Hardware Synthesis for Runtime Configurable Accuracy.", "DBLP authors": ["Tanfer Alan", "Andreas Gerstlauer", "J\u00f6rg Henkel"], "year": 2021, "MAG papers": [{"PaperId": 3151950886, "PaperTitle": "cross layer approximate hardware synthesis for runtime configurable accuracy", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"karlsruhe institute of technology": 2.0, "university of texas at austin": 1.0}}], "source": "ES"}, {"DBLP title": "Enabling Write-Reduction Multiversion Scheme With Efficient Dual-Range Query Over NVRAM.", "DBLP authors": ["I-Ju Wang", "Yu-Pei Liang", "Tseng-Yi Chen", "Yuan-Hao Chang", "Bo-Jun Chen", "Hsin-Wen Wei", "Wei-Kuan Shih"], "year": 2021, "MAG papers": [{"PaperId": 3171757286, "PaperTitle": "enabling write reduction multiversion scheme with efficient dual range query over nvram", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tamkang university": 1.0, "academia sinica": 2.0, "national tsing hua university": 3.0, "national central university": 1.0}}], "source": "ES"}, {"DBLP title": "Via-Minimization-Oriented Region Routing Under Length-Matching Constraints in Rapid Single-Flux-Quantum Circuits.", "DBLP authors": ["Jin-Tai Yan"], "year": 2021, "MAG papers": [{"PaperId": 3133620690, "PaperTitle": "via minimization oriented region routing under length matching constraints in rapid single flux quantum circuits", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of the arts": 1.0}}], "source": "ES"}, {"DBLP title": "Hard-to-Detect Fault Analysis in FinFET SRAMs.", "DBLP authors": ["Guilherme Cardoso Medeiros", "Moritz Fieback", "Lizhou Wu", "Mottaqiallah Taouil", "Let\u00edcia Maria Bolzani Poehls", "Said Hamdioui"], "year": 2021, "MAG papers": [{"PaperId": 3153338730, "PaperTitle": "hard to detect fault analysis in finfet srams", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"pontificia universidade catolica do rio grande do sul": 1.0, "delft university of technology": 5.0}}], "source": "ES"}, {"DBLP title": "PhaseCamouflage: Leveraging Adiabatic Operation to Thwart Reverse Engineering.", "DBLP authors": ["Ivan Miketic", "Emre Salman"], "year": 2021, "MAG papers": [{"PaperId": 3170253871, "PaperTitle": "phasecamouflage leveraging adiabatic operation to thwart reverse engineering", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"stony brook university": 2.0}}], "source": "ES"}, {"DBLP title": "Cryptographic Accelerators for Digital Signature Based on Ed25519.", "DBLP authors": ["Mojtaba Bisheh-Niasar", "Reza Azarderakhsh", "Mehran Mozaffari Kermani"], "year": 2021, "MAG papers": [{"PaperId": 3164170653, "PaperTitle": "cryptographic accelerators for digital signature based on ed25519", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"florida atlantic university": 2.0, "university of south florida": 1.0}}], "source": "ES"}, {"DBLP title": "ASSURE: RTL Locking Against an Untrusted Foundry.", "DBLP authors": ["Christian Pilato", "Animesh Basak Chowdhury", "Donatella Sciuto", "Siddharth Garg", "Ramesh Karri"], "year": 2021, "MAG papers": [{"PaperId": 3161112328, "PaperTitle": "assure rtl locking against an untrusted foundry", "Year": 2021, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"new york university": 3.0, "polytechnic university of milan": 2.0}}], "source": "ES"}, {"DBLP title": "Gain-Cell Embedded DRAM Under Cryogenic Operation - A First Study.", "DBLP authors": ["Esteban Garz\u00f3n", "Yosi Greenblatt", "Odem Harel", "Marco Lanuzza", "Adam Teman"], "year": 2021, "MAG papers": [{"PaperId": 3167237942, "PaperTitle": "gain cell embedded dram under cryogenic operation a first study", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of calabria": 1.0, "bar ilan university": 4.0}}], "source": "ES"}, {"DBLP title": "DOVA PRO: A Dynamic Overwriting Voltage Adjustment Technique for STT-MRAM L1 Cache Considering Dielectric Breakdown Effect.", "DBLP authors": ["Jinbo Chen", "Chengcheng Lu", "Jiacheng Ni", "Xiaochen Guo", "Patrick Girard", "Yuanqing Cheng"], "year": 2021, "MAG papers": [{"PaperId": 3159155931, "PaperTitle": "dova pro a dynamic overwriting voltage adjustment technique for stt mram l1 cache considering dielectric breakdown effect", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"lehigh university": 1.0, "beihang university": 4.0, "university of montpellier": 1.0}}], "source": "ES"}, {"DBLP title": "An Efficient Parallel Processor for Dense Tensor Computation.", "DBLP authors": ["Wei-pei Huang", "Ray C. C. Cheung", "Hong Yan"], "year": 2021, "MAG papers": [{"PaperId": 3171753205, "PaperTitle": "an efficient parallel processor for dense tensor computation", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"city university of hong kong": 3.0}}], "source": "ES"}, {"DBLP title": "A Vector Processor for Mean Field Bayesian Channel Estimation.", "DBLP authors": ["Deepak Dasalukunte", "Richard Dorrance", "Le Liang", "Lu Lu"], "year": 2021, "MAG papers": [{"PaperId": 3162113866, "PaperTitle": "a vector processor for mean field bayesian channel estimation", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"intel": 4.0}}], "source": "ES"}, {"DBLP title": "A Highly Linear SAW-Less Noise-Canceling Receiver With Shared TIAs Architecture.", "DBLP authors": ["Mohsen Javadi", "Hossein Miar Naimi", "Saheed Tijani", "Danilo Manstretta", "Rinaldo Castello"], "year": 2021, "MAG papers": [{"PaperId": 3163545370, "PaperTitle": "a highly linear saw less noise canceling receiver with shared tias architecture", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"babol noshirvani university of technology": 1.0, "university of pavia": 3.0}}], "source": "ES"}, {"DBLP title": "Fast and Accurate Estimation of Statistical Eye Diagram for Nonlinear High-Speed Links.", "DBLP authors": ["Xiuqin Chu", "Wenting Guo", "Jun Wang", "Feng Wu", "Yuhuan Luo", "Yushan Li"], "year": 2021, "MAG papers": [{"PaperId": 3171032819, "PaperTitle": "fast and accurate estimation of statistical eye diagram for nonlinear high speed links", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"xidian university": 5.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "An Ultralow-Power OOK/BFSK/DBPSK Wake-Up Receiver Based on Injection-Locked Oscillator.", "DBLP authors": ["Kuang-Wei Cheng", "Shih-En Chen"], "year": 2021, "MAG papers": [{"PaperId": 3158830440, "PaperTitle": "an ultralow power ook bfsk dbpsk wake up receiver based on injection locked oscillator", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national cheng kung university": 2.0}}], "source": "ES"}, {"DBLP title": "Analytical Modeling of Jitter in Bang-Bang CDR Circuits Featuring Phase Interpolation.", "DBLP authors": ["Pierpaolo Palestri", "Ahmed Elnaqib", "Davide Menin", "Klaid Shyti", "Francesco Brandonisio", "Andrea Bandiziol", "Davide Rossi", "Roberto Nonis"], "year": 2021, "MAG papers": [{"PaperId": 3142587068, "PaperTitle": "analytical modeling of jitter in bang bang cdr circuits featuring phase interpolation", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"infineon technologies": 3.0, "university of bologna": 2.0, "university of udine": 3.0}}], "source": "ES"}, {"DBLP title": "Architectural Exploration for Energy-Efficient Fixed-Point Kalman Filter VLSI Design.", "DBLP authors": ["Pedro Tau\u00e3 Lopes Pereira", "Guilherme Paim", "Patr\u00edcia \u00dccker Leleu da Costa", "Eduardo Ant\u00f4nio C\u00e9sar da Costa", "S\u00e9rgio Jose Melo de Almeida", "Sergio Bampi"], "year": 2021, "MAG papers": [{"PaperId": 3160618415, "PaperTitle": "architectural exploration for energy efficient fixed point kalman filter vlsi design", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"universidade federal do rio grande do sul": 3.0, "universidade catolica de pelotas": 3.0}}], "source": "ES"}, {"DBLP title": "A 13-bit 312.5-MS/s Pipelined SAR ADC With Open-Loop Integrator-Based Residue Amplifier and Gain-Stabilized Integration Time Generation.", "DBLP authors": ["Meng Ni", "Xiao Wang", "Fule Li", "Zhihua Wang"], "year": 2021, "MAG papers": [{"PaperId": 3168451547, "PaperTitle": "a 13 bit 312 5 ms s pipelined sar adc with open loop integrator based residue amplifier and gain stabilized integration time generation", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tsinghua university": 4.0}}], "source": "ES"}, {"DBLP title": "A New Improved V-Square-Controlled Buck Converter With Rail-to-Rail OTA-Based Current-Sensing Circuits.", "DBLP authors": ["Jiann-Jong Chen", "Yuh-Shyan Hwang", "Jyun-Heng Wu", "Chien-Hung Lai", "Yi-Tsen Ku"], "year": 2021, "MAG papers": [{"PaperId": 3167481310, "PaperTitle": "a new improved v square controlled buck converter with rail to rail ota based current sensing circuits", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national taipei university of technology": 4.0, "california state university fullerton": 1.0}}], "source": "ES"}, {"DBLP title": "Reusable Delay Path Synthesis for Lightening Asynchronous Pipeline Controller.", "DBLP authors": ["Jeongwoo Heo", "Taewhan Kim"], "year": 2021, "MAG papers": [{"PaperId": 3172608726, "PaperTitle": "reusable delay path synthesis for lightening asynchronous pipeline controller", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"seoul national university": 1.0, "samsung": 1.0}}], "source": "ES"}, {"DBLP title": "Droplet Transportation in MEDA-Based Biochips: An Enhanced Technique for Intelligent Cross-Contamination Avoidance.", "DBLP authors": ["Pampa Howladar", "Pranab Roy", "Hafizur Rahaman"], "year": 2021, "MAG papers": [{"PaperId": 3161589855, "PaperTitle": "droplet transportation in meda based biochips an enhanced technique for intelligent cross contamination avoidance", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"vlsi technology": 1.0}}], "source": "ES"}, {"DBLP title": "Training Accelerator for Two Means Decision Tree.", "DBLP authors": ["Rituparna Choudhury", "Shaik Rafi Ahamed", "Prithwijit Guha"], "year": 2021, "MAG papers": [{"PaperId": 3163051548, "PaperTitle": "training accelerator for two means decision tree", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of technology guwahati": 3.0}}], "source": "ES"}, {"DBLP title": "PWL-Based Architecture for the Logarithmic Computation of Floating-Point Numbers.", "DBLP authors": ["Fei Lyu", "Zhelong Mao", "Jin Zhang", "Yu Wang", "Yuanyong Luo"], "year": 2021, "MAG papers": [{"PaperId": 3172230466, "PaperTitle": "pwl based architecture for the logarithmic computation of floating point numbers", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"huawei": 1.0}}], "source": "ES"}, {"DBLP title": "Graceful Degradation of Reconfigurable Scan Networks.", "DBLP authors": ["Erik Larsson", "Zehang Xiang", "Prathamesh Murali"], "year": 2021, "MAG papers": [{"PaperId": 3158367051, "PaperTitle": "graceful degradation of reconfigurable scan networks", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"lund university": 3.0}}], "source": "ES"}, {"DBLP title": "A Bidirectional Nonlinearly Coupled QVCO With Passive Phase Interpolation for Multiphase Signals Generation.", "DBLP authors": ["Yangtao Dong", "Chirn Chye Boon", "Xin Ding", "Chenyang Li", "Zhe Liu"], "year": 2021, "MAG papers": [{"PaperId": 3162474920, "PaperTitle": "a bidirectional nonlinearly coupled qvco with passive phase interpolation for multiphase signals generation", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"nanyang technological university": 4.0, "southeast university": 1.0}}], "source": "ES"}, {"DBLP title": "A Three-Stage Comparator and Its Modified Version With Fast Speed and Low Kickback.", "DBLP authors": ["Haoyu Zhuang", "Wenzhen Cao", "Xizhu Peng", "He Tang"], "year": 2021, "MAG papers": [{"PaperId": 3161219035, "PaperTitle": "a three stage comparator and its modified version with fast speed and low kickback", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of electronic science and technology of china": 4.0}}], "source": "ES"}, {"DBLP title": "Novel Architecture for Lifting Discrete Wavelet Packet Transform With Arbitrary Tree Structure.", "DBLP authors": ["Gyanendra Singh", "Samba Raju Chiluveru", "Balasubramanian Raman", "Manoj Tripathy", "Brajesh Kumar Kaushik"], "year": 2021, "MAG papers": [{"PaperId": 3168149624, "PaperTitle": "novel architecture for lifting discrete wavelet packet transform with arbitrary tree structure", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of technology roorkee": 5.0}}], "source": "ES"}, {"DBLP title": "Cost-Effective Test Screening Method on 40-nm Embedded SRAMs for Low-Power MCUs.", "DBLP authors": ["Yoshisato Yokoyama", "Yuichiro Ishii", "Koji Nii", "Kazutoshi Kobayashi"], "year": 2021, "MAG papers": [{"PaperId": 3171505068, "PaperTitle": "cost effective test screening method on 40 nm embedded srams for low power mcus", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"renesas electronics": 3.0, "kyoto institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Functional Constraints in the Selection of Two-Cycle Gate-Exhaustive Faults for Test Generation.", "DBLP authors": ["Irith Pomeranz"], "year": 2021, "MAG papers": [{"PaperId": 3172176186, "PaperTitle": "functional constraints in the selection of two cycle gate exhaustive faults for test generation", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Defect Detection in Transparent Printed Electronics Using Learning-Based Optical Inspection.", "DBLP authors": ["Ahmet Turan Erozan", "Simon Bosse", "Mehdi B. Tahoori"], "year": 2021, "MAG papers": [{"PaperId": 3166461114, "PaperTitle": "defect detection in transparent printed electronics using learning based optical inspection", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "SecNVM: Power Side-Channel Elimination Using On-Chip Capacitors for Highly Secure Emerging NVM.", "DBLP authors": ["Karthikeyan Nagarajan", "Farid Uddin Ahmed", "Mohammad Nasim Imtiaz Khan", "Asmit De", "Masud H. Chowdhury", "Swaroop Ghosh"], "year": 2021, "MAG papers": [{"PaperId": 3177368726, "PaperTitle": "secnvm power side channel elimination using on chip capacitors for highly secure emerging nvm", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"pennsylvania state university": 4.0, "university of missouri kansas city": 2.0}}], "source": "ES"}, {"DBLP title": "SCOPE: Synthesis-Based Constant Propagation Attack on Logic Locking.", "DBLP authors": ["Abdulrahman Alaql", "Md Moshiur Rahman", "Swarup Bhunia"], "year": 2021, "MAG papers": [{"PaperId": 3176852059, "PaperTitle": "scope synthesis based constant propagation attack on logic locking", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of florida": 3.0}}], "source": "ES"}, {"DBLP title": "Multiwire Phase Encoding: A Signaling Strategy for High-Bandwidth, Low-Power Data Movement.", "DBLP authors": ["Prashansa Mukim", "Forrest Brewer"], "year": 2021, "MAG papers": [{"PaperId": 3173286246, "PaperTitle": "multiwire phase encoding a signaling strategy for high bandwidth low power data movement", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "X-Tolerant Compactor maXpress for In-System Test Applications With Observation Scan.", "DBLP authors": ["Yingdi Liu", "Sylwester Milewski", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Janusz Rajski", "Jerzy Tyszer", "Bartosz Wlodarczak"], "year": 2021, "MAG papers": [{"PaperId": 3177661907, "PaperTitle": "x tolerant compactor maxpress for in system test applications with observation scan", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"poznan university of technology": 3.0, "siemens": 4.0}}], "source": "ES"}, {"DBLP title": "A 32-Gb/s Dual-Mode Transceiver With One-Tap FIR and Two-Tap IIR RX Only Equalization in 65-nm CMOS Technology.", "DBLP authors": ["Junyoung Song", "Sewook Hwang", "Chulwoo Kim"], "year": 2021, "MAG papers": [{"PaperId": 3179709166, "PaperTitle": "a 32 gb s dual mode transceiver with one tap fir and two tap iir rx only equalization in 65 nm cmos technology", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"korea university": 1.0, "incheon national university": 1.0}}], "source": "ES"}, {"DBLP title": "An Area-Efficient SAR ADC With Mismatch Error Shaping Technique Achieving 102-dB SFDR 90.2-dB SNDR Over 20-kHz Bandwidth.", "DBLP authors": ["Chuanshi Yang", "Erik Olieman", "Alphons Litjes", "Lei Qiu", "Kai Tang", "Yuanjin Zheng", "Robert H. M. van Veldhoven"], "year": 2021, "MAG papers": [{"PaperId": 3173998591, "PaperTitle": "an area efficient sar adc with mismatch error shaping technique achieving 102 db sfdr 90 2 db sndr over 20 khz bandwidth", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nanyang technological university": 3.0, "nxp semiconductors": 3.0, "tongji university": 1.0}}], "source": "ES"}, {"DBLP title": "An Energy-Efficient Conditional Biasing Write Assist With Built-In Time-Based Write-Margin-Tracking for Low-Voltage SRAM.", "DBLP authors": ["Chi-Ray Huang", "Lih-Yih Chiou"], "year": 2021, "MAG papers": [{"PaperId": 3166358752, "PaperTitle": "an energy efficient conditional biasing write assist with built in time based write margin tracking for low voltage sram", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national cheng kung university": 2.0}}], "source": "ES"}, {"DBLP title": "A Timing Mismatch Background Calibration Algorithm With Improved Accuracy.", "DBLP authors": ["Zhifei Lu", "He Tang", "Zhaofeng Ren", "Ruogu Hua", "Haoyu Zhuang", "Xizhu Peng"], "year": 2021, "MAG papers": [{"PaperId": 3168382206, "PaperTitle": "a timing mismatch background calibration algorithm with improved accuracy", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of electronic science and technology of china": 6.0}}], "source": "ES"}, {"DBLP title": "A Radiation-Hardened CMOS Full-Adder Based on Layout Selective Transistor Duplication.", "DBLP authors": ["Sarah Azimi", "Corrado De Sio", "Luca Sterpone"], "year": 2021, "MAG papers": [{"PaperId": 3174835652, "PaperTitle": "a radiation hardened cmos full adder based on layout selective transistor duplication", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"polytechnic university of turin": 3.0}}], "source": "ES"}, {"DBLP title": "An Enhanced Input Differential Pair for Low-Voltage Bulk-Driven Amplifiers.", "DBLP authors": ["Meysam Akbari", "Safwan Mawlood Hussein", "Yasir Hashim", "Kea-Tiong Tang"], "year": 2021, "MAG papers": [{"PaperId": 3167027725, "PaperTitle": "an enhanced input differential pair for low voltage bulk driven amplifiers", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national tsing hua university": 2.0, "international university cambodia": 2.0}}], "source": "ES"}, {"DBLP title": "Nonscaling Adders and Subtracters for Stochastic Computing Using Markov Chains.", "DBLP authors": ["Nikos Temenos", "Paul P. Sotiriadis"], "year": 2021, "MAG papers": [{"PaperId": 3198281325, "PaperTitle": "nonscaling adders and subtracters for stochastic computing using markov chains", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national technical university of athens": 2.0}}], "source": "ES"}, {"DBLP title": "RNN-Based Radio Resource Management on Multicore RISC-V Accelerator Architectures.", "DBLP authors": ["Gianna Paulin", "Renzo Andri", "Francesco Conti", "Luca Benini"], "year": 2021, "MAG papers": [{"PaperId": 3179312164, "PaperTitle": "rnn based radio resource management on multicore risc v accelerator architectures", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of bologna": 1.0, "eth zurich": 3.0}}], "source": "ES"}, {"DBLP title": "A Reinforcement Learning-Based Framework for Solving the IP Mapping Problem.", "DBLP authors": ["Qingkun Chen", "Wenjin Huang", "Yuze Peng", "Yihua Huang"], "year": 2021, "MAG papers": [{"PaperId": 3186270526, "PaperTitle": "a reinforcement learning based framework for solving the ip mapping problem", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"sun yat sen university": 4.0}}], "source": "ES"}, {"DBLP title": "Thermal-Aware Floorplanning and TSV-Planning for Mixed-Type Modules in a Fixed-Outline 3-D IC.", "DBLP authors": ["Jai-Ming Lin", "Wei-Yi Chang", "Hao-Yuan Hsieh", "Ya-Ting Shyu", "Yeong-Jar Chang", "Juin-Ming Lu"], "year": 2021, "MAG papers": [{"PaperId": 3190609540, "PaperTitle": "thermal aware floorplanning and tsv planning for mixed type modules in a fixed outline 3 d ic", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"industrial technology research institute": 3.0, "national cheng kung university": 3.0}}], "source": "ES"}, {"DBLP title": "A Fully Integrated 10-V Pulse Driver Using Multiband Pulse-Frequency Modulation in 65-nm CMOS.", "DBLP authors": ["Jiangchao Wu", "Hou-Man Leong", "Yang Jiang", "Man-Kay Law", "Pui-In Mak", "Rui Paulo Martins"], "year": 2021, "MAG papers": [{"PaperId": 3179920778, "PaperTitle": "a fully integrated 10 v pulse driver using multiband pulse frequency modulation in 65 nm cmos", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of macau": 6.0}}], "source": "ES"}, {"DBLP title": "High-Performance Concatenation Decoding of Reed-Solomon Codes With SPC Codes.", "DBLP authors": ["JiaJing Gao", "Wei Zhang", "Yanyan Liu", "Hao Wang", "Jianhan Zhao"], "year": 2021, "MAG papers": [{"PaperId": 3198693302, "PaperTitle": "high performance concatenation decoding of reed solomon codes with spc codes", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nankai university": 1.0, "tianjin university": 4.0}}], "source": "ES"}, {"DBLP title": "Data Criticality in Multithreaded Applications: An Insight for Many-Core Systems.", "DBLP authors": ["Abhijit Das", "John Jose", "Prabhat Mishra"], "year": 2021, "MAG papers": [{"PaperId": 3180821551, "PaperTitle": "data criticality in multithreaded applications an insight for many core systems", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of florida": 1.0, "indian institute of technology guwahati": 2.0}}], "source": "ES"}, {"DBLP title": "Dynamic Block-Wise Local Learning Algorithm for Efficient Neural Network Training.", "DBLP authors": ["Gwangho Lee", "Sunwoo Lee", "Dongsuk Jeon"], "year": 2021, "MAG papers": [{"PaperId": 3186222744, "PaperTitle": "dynamic block wise local learning algorithm for efficient neural network training", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"seoul national university": 3.0}}], "source": "ES"}, {"DBLP title": "PFHA: A Novel Page Migration Algorithm for Hybrid Memory Embedded Systems.", "DBLP authors": ["Na Niu", "Fangfa Fu", "Bing Yang", "Qiang Wang", "Xinpeng Li", "Fengchang Lai", "Jinxiang Wang"], "year": 2021, "MAG papers": [{"PaperId": 3194077739, "PaperTitle": "pfha a novel page migration algorithm for hybrid memory embedded systems", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"harbin institute of technology": 6.0, "harbin university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Flexible Low-Cost Power-Efficient Video Memory With ECC-Adaptation.", "DBLP authors": ["Hritom Das", "Ali Ahmad Haidous", "Scott C. Smith", "Na Gong"], "year": 2021, "MAG papers": [{"PaperId": 3207043197, "PaperTitle": "flexible low cost power efficient video memory with ecc adaptation", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of south alabama": 2.0, "texas a m university": 1.0, "north dakota state university": 1.0}}], "source": "ES"}, {"DBLP title": "A 16-kb 9T Ultralow-Voltage SRAM With Column-Based Split Cell-VSS, Data-Aware Write-Assist, and Enhanced Read Sensing Margin in 28-nm FDSOI.", "DBLP authors": ["M. Sultan M. Siddiqui", "Zhao Chuan Lee", "Tony Tae-Hyoung Kim"], "year": 2021, "MAG papers": [{"PaperId": 3194836568, "PaperTitle": "a 16 kb 9t ultralow voltage sram with column based split cell vss data aware write assist and enhanced read sensing margin in 28 nm fdsoi", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nanyang technological university": 3.0}}], "source": "ES"}, {"DBLP title": "A Wide-Range All-Digital Delay-Locked Loop for DDR1-DDR5 Applications.", "DBLP authors": ["Chih-Wei Tsai", "Yu-Ting Chiu", "Yo-Hao Tu", "Kuo-Hsing Cheng"], "year": 2021, "MAG papers": [{"PaperId": 3190093128, "PaperTitle": "a wide range all digital delay locked loop for ddr1 ddr5 applications", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national central university": 4.0}}], "source": "ES"}, {"DBLP title": "Designing Efficient and High-Performance AI Accelerators With Customized STT-MRAM.", "DBLP authors": ["Kaniz Mishty", "Mehdi Sadi"], "year": 2021, "MAG papers": [{"PaperId": 3196387322, "PaperTitle": "designing efficient and high performance ai accelerators with customized stt mram", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"auburn university": 2.0}}, {"PaperId": 3151570211, "PaperTitle": "designing efficient and high performance ai accelerators with customized stt mram", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"auburn university": 2.0}}], "source": "ES"}, {"DBLP title": "Performance and Accuracy Tradeoffs for Training Graph Neural Networks on ReRAM-Based Architectures.", "DBLP authors": ["Aqeeb Iqbal Arka", "Biresh Kumar Joardar", "Janardhan Rao Doppa", "Partha Pratim Pande", "Krishnendu Chakrabarty"], "year": 2021, "MAG papers": [{"PaperId": 3201504383, "PaperTitle": "performance and accuracy tradeoffs for training graph neural networks on reram based architectures", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"washington state university": 4.0, "duke university": 1.0}}], "source": "ES"}, {"DBLP title": "Cyclic Sparsely Connected Architectures for Compact Deep Convolutional Neural Networks.", "DBLP authors": ["Morteza Hosseini", "Nitheesh Kumar Manjunath", "Bharat Prakash", "Arnab Neelim Mazumder", "Vandana Chandrareddy", "Houman Homayoun", "Tinoosh Mohsenin"], "year": 2021, "MAG papers": [{"PaperId": 3199014868, "PaperTitle": "cyclic sparsely connected architectures for compact deep convolutional neural networks", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of maryland baltimore county": 6.0, "university of california davis": 1.0}}], "source": "ES"}, {"DBLP title": "Design and Analysis of Approximate 4-2 Compressors for High-Accuracy Multipliers.", "DBLP authors": ["Tianqi Kong", "Shuguo Li"], "year": 2021, "MAG papers": [{"PaperId": 3206763996, "PaperTitle": "design and analysis of approximate 4 2 compressors for high accuracy multipliers", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tsinghua university": 2.0}}], "source": "ES"}, {"DBLP title": "A High-Speed Floating-Point Multiply-Accumulator Based on FPGAs.", "DBLP authors": ["Bin Zhou", "Guangsen Wang", "Guisheng Jie", "Qing Liu", "Zhiwei Wang"], "year": 2021, "MAG papers": [{"PaperId": 3196381798, "PaperTitle": "a high speed floating point multiply accumulator based on fpgas", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"naval university of engineering": 5.0}}], "source": "ES"}, {"DBLP title": "EFFORT: A Comprehensive Technique to Tackle Timing Violations and Improve Energy Efficiency of Near-Threshold Tensor Processing Units.", "DBLP authors": ["Noel Daniel Gundi", "Tahmoures Shabanian", "Prabal Basu", "Pramesh Pandey", "Sanghamitra Roy", "Koushik Chakraborty"], "year": 2021, "MAG papers": [{"PaperId": 3197996658, "PaperTitle": "effort a comprehensive technique to tackle timing violations and improve energy efficiency of near threshold tensor processing units", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"utah state university": 6.0}}], "source": "ES"}, {"DBLP title": "A Fully Integrated 5-mW, 0.8-Gbps Energy-Efficient Chip-to-Chip Data Link for Ultralow-Power IoT End-Nodes in 65-nm CMOS.", "DBLP authors": ["Hayate Okuhara", "Ahmed Elnaqib", "Martino Dazzi", "Pierpaolo Palestri", "Simone Benatti", "Luca Benini", "Davide Rossi"], "year": 2021, "MAG papers": [{"PaperId": 3197856220, "PaperTitle": "a fully integrated 5 mw 0 8 gbps energy efficient chip to chip data link for ultralow power iot end nodes in 65 nm cmos", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of bologna": 5.0, "university of udine": 1.0, "eth zurich": 1.0}}], "source": "ES"}, {"DBLP title": "Stochastic Computing Max & Min Architectures Using Markov Chains: Design, Analysis, and Implementation.", "DBLP authors": ["Nikos Temenos", "Paul P. Sotiriadis"], "year": 2021, "MAG papers": [{"PaperId": 3206172648, "PaperTitle": "stochastic computing max min architectures using markov chains design analysis and implementation", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national technical university of athens": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient Performance Modeling for Automated CMOS Analog Circuit Synthesis.", "DBLP authors": ["Zhenxin Zhao", "Lihong Zhang"], "year": 2021, "MAG papers": [{"PaperId": 3196467229, "PaperTitle": "efficient performance modeling for automated cmos analog circuit synthesis", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"memorial university of newfoundland": 2.0}}], "source": "ES"}, {"DBLP title": "Analog and Mixed-Signal Layout Automation Using Digital Place-and-Route Tools.", "DBLP authors": ["Po-Hsuan Wei", "Boris Murmann"], "year": 2021, "MAG papers": [{"PaperId": 3198544746, "PaperTitle": "analog and mixed signal layout automation using digital place and route tools", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"stanford university": 2.0}}], "source": "ES"}, {"DBLP title": "Analog Circuit Design Using Symbolic Math Toolboxes: Demonstrative Examples.", "DBLP authors": ["Mohamed B. Elamien", "Brent J. Maundy", "Leonid Belostotski", "Ahmed S. Elwakil"], "year": 2021, "MAG papers": [{"PaperId": 3204115212, "PaperTitle": "analog circuit design using symbolic math toolboxes demonstrative examples", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of sharjah": 1.0, "university of calgary": 3.0}}], "source": "ES"}, {"DBLP title": "An Area-Efficient High-Resolution Segmented \u03a3\u0394-DAC for Built-In Self-Test Applications.", "DBLP authors": ["Ahmed S. Emara", "Denis Romanov", "Gordon W. Roberts", "Sadok Aouini", "Soheyl Ziabakhsh", "Mahdi Parvizi", "Naim Ben-Hamida"], "year": 2021, "MAG papers": [{"PaperId": 3197367315, "PaperTitle": "an area efficient high resolution segmented \u03c3\u03b4 dac for built in self test applications", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ciena": 4.0, "mcgill university": 3.0}}], "source": "ES"}, {"DBLP title": "Power Supply Noise-Aware At-Speed Delay Fault Testing of Monolithic 3-D ICs.", "DBLP authors": ["Shao-Chun Hung", "Yi-Chen Lu", "Sung Kyu Lim", "Krishnendu Chakrabarty"], "year": 2021, "MAG papers": [{"PaperId": 3200419572, "PaperTitle": "power supply noise aware at speed delay fault testing of monolithic 3 d ics", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"duke university": 2.0, "georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Via-Avoidance-Oriented Interposer Routing for Layer Minimization in 2.5-D IC Designs.", "DBLP authors": ["Jin-Tai Yan"], "year": 2021, "MAG papers": [{"PaperId": 3203092018, "PaperTitle": "via avoidance oriented interposer routing for layer minimization in 2 5 d ic designs", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of the arts": 1.0}}], "source": "ES"}, {"DBLP title": "A Small Ripple and High-Efficiency Wordline Voltage Generator for 3-D nand Flash Memories.", "DBLP authors": ["Qianqian Wang", "Fei Liu", "Cece Huang", "Qianhui Li", "Zongliang Huo"], "year": 2021, "MAG papers": [{"PaperId": 3206641788, "PaperTitle": "a small ripple and high efficiency wordline voltage generator for 3 d nand flash memories", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"chinese academy of sciences": 5.0}}], "source": "ES"}, {"DBLP title": "Design and Evaluation of a Hybrid Chaotic-Bistable Ring PUF.", "DBLP authors": ["Madhan Thirumoorthi", "Marko Jovanovic", "Mitra Mirhassani", "Mohammed A. S. Khalid"], "year": 2021, "MAG papers": [{"PaperId": 3202480774, "PaperTitle": "design and evaluation of a hybrid chaotic bistable ring puf", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of windsor": 4.0}}], "source": "ES"}, {"DBLP title": "Pure Digital Scalable Mixed Entropy Separation Structure for Physical Unclonable Function and True Random Number Generator.", "DBLP authors": ["Yingchun Lu", "Xinyu Wang", "Yanjie Wang", "Yuan Zhang", "Liang Yao", "Maoxiang Yi", "Zhengfeng Huang", "Huaguo Liang"], "year": 2021, "MAG papers": [{"PaperId": 3205389019, "PaperTitle": "pure digital scalable mixed entropy separation structure for physical unclonable function and true random number generator", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"hefei university of technology": 8.0}}], "source": "ES"}, {"DBLP title": "Applying Thermal Side-Channel Attacks on Asymmetric Cryptography.", "DBLP authors": ["Abdullah Aljuffri", "Marc Zwalua", "Cezar Rodolfo Wedig Reinbrecht", "Said Hamdioui", "Mottaqiallah Taouil"], "year": 2021, "MAG papers": [{"PaperId": 3199545563, "PaperTitle": "applying thermal side channel attacks on asymmetric cryptography", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"delft university of technology": 5.0}}], "source": "ES"}, {"DBLP title": "FPGA Implementations of 256-Bit SNOW Stream Ciphers for Postquantum Mobile Security.", "DBLP authors": ["Milad Bahadori", "Kimmo J\u00e4rvinen", "Valtteri Niemi"], "year": 2021, "MAG papers": [{"PaperId": 3199062033, "PaperTitle": "fpga implementations of 256 bit snow stream ciphers for postquantum mobile security", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of helsinki": 3.0}}], "source": "ES"}, {"DBLP title": "R2F: A Remote Retraining Framework for AIoT Processors With Computing Errors.", "DBLP authors": ["Dawen Xu", "Meng He", "Cheng Liu", "Ying Wang", "Long Cheng", "Huawei Li", "Xiaowei Li", "Kwang-Ting Cheng"], "year": 2021, "MAG papers": [{"PaperId": 3185563219, "PaperTitle": "r2f a remote retraining framework for aiot processors with computing errors", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"north china electric power university": 1.0, "hefei university of technology": 2.0, "chinese academy of sciences": 4.0, "hong kong university of science and technology": 1.0}}, {"PaperId": 3182840196, "PaperTitle": "r2f a remote retraining framework for aiot processors with computing errors", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"hefei university of technology": 2.0, "chinese academy of sciences": 5.0, "hong kong university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "A Reconfigurable Neural Network Processor With Tile-Grained Multicore Pipeline for Object Detection on FPGA.", "DBLP authors": ["Libo Chang", "Shengbing Zhang", "Huimin Du", "Yue Chen", "Shiyu Wang"], "year": 2021, "MAG papers": [{"PaperId": 3200722869, "PaperTitle": "a reconfigurable neural network processor with tile grained multicore pipeline for object detection on fpga", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"northwestern polytechnical university": 3.0}}], "source": "ES"}, {"DBLP title": "DyTAN: Dynamic Ternary Content Addressable Memory Using Nanoelectromechanical Relays.", "DBLP authors": ["Hongtao Zhong", "Shengjie Cao", "Li Jiang", "Xia An", "Vijaykrishnan Narayanan", "Yongpan Liu", "Huazhong Yang", "Xueqing Li"], "year": 2021, "MAG papers": [{"PaperId": 3206603122, "PaperTitle": "dytan dynamic ternary content addressable memory using nanoelectromechanical relays", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tsinghua university": 6.0, "pennsylvania state university": 1.0, "shanghai jiao tong university": 1.0}}], "source": "ES"}, {"DBLP title": "Energy-Efficient Logarithmic Square Rooter for Error-Resilient Applications.", "DBLP authors": ["Neelam Arya", "Manisha Pattanaik", "G. K. Sharma"], "year": 2021, "MAG papers": [{"PaperId": 3207260160, "PaperTitle": "energy efficient logarithmic square rooter for error resilient applications", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institutes of information technology": 3.0}}], "source": "ES"}, {"DBLP title": "Hardware Implementation of an OPC UA Server for Industrial Field Devices.", "DBLP authors": ["Heiner Bauer", "Sebastian H\u00f6ppner", "Chris Paul Iatrou", "Zohra Charania", "Stephan Hartmann", "Saif-Ur Rehman", "Andreas Dixius", "Georg Ellguth", "Dennis Walter", "Johannes Uhlig", "Felix Neum\u00e4rker", "Marc Berthel", "Marco Stolba", "Florian Kelber", "Leon Urbas", "Christian Mayr"], "year": 2021, "MAG papers": [{"PaperId": 3206434959, "PaperTitle": "hardware implementation of an opc ua server for industrial field devices", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"dresden university of technology": 16.0}}, {"PaperId": 3159574952, "PaperTitle": "hardware implementation of an opc ua server for industrial field devices", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"dresden university of technology": 16.0}}], "source": "ES"}, {"DBLP title": "An Efficient High SFDR PDDS Using High-Pass-Shaped Phase Dithering.", "DBLP authors": ["Chenggang Yan", "Jie Sun", "Weiqiang Liu"], "year": 2021, "MAG papers": [{"PaperId": 3202900018, "PaperTitle": "an efficient high sfdr pdds using high pass shaped phase dithering", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nanjing university of aeronautics and astronautics": 3.0}}], "source": "ES"}, {"DBLP title": "Highly Available Packet Buffer Design With Hybrid Nonvolatile Memory.", "DBLP authors": ["Yongwoon Song", "Jooyoung Hwang", "Insoon Jo", "Hyukjun Lee"], "year": 2021, "MAG papers": [{"PaperId": 3207362917, "PaperTitle": "highly available packet buffer design with hybrid nonvolatile memory", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"sogang university": 2.0, "samsung": 2.0}}], "source": "ES"}, {"DBLP title": "Performance and Security Analysis of Parameter-Obfuscated Analog Circuits.", "DBLP authors": ["Vaibhav Venugopal Rao", "Ioannis Savidis"], "year": 2021, "MAG papers": [{"PaperId": 3209142679, "PaperTitle": "performance and security analysis of parameter obfuscated analog circuits", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"drexel university": 2.0}}], "source": "ES"}, {"DBLP title": "Secure XOR-CIM Engine: Compute-In-Memory SRAM Architecture With Embedded XOR Encryption.", "DBLP authors": ["Shanshi Huang", "Hongwu Jiang", "Xiaochen Peng", "Wantong Li", "Shimeng Yu"], "year": 2021, "MAG papers": [{"PaperId": 3210448356, "PaperTitle": "secure xor cim engine compute in memory sram architecture with embedded xor encryption", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"georgia institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "SCARE: Side Channel Attack on In-Memory Computing for Reverse Engineering.", "DBLP authors": ["Sina Sayyah Ensan", "Karthikeyan Nagarajan", "Mohammad Nasim Imtiaz Khan", "Swaroop Ghosh"], "year": 2021, "MAG papers": [{"PaperId": 3208270918, "PaperTitle": "scare side channel attack on in memory computing for reverse engineering", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"pennsylvania state university": 4.0}}], "source": "ES"}, {"DBLP title": "Preprocessing of the Physical Leakage Information to Combine Side-Channel Distinguishers.", "DBLP authors": ["Soner Se\u00e7kiner", "Sel\u00e7uk K\u00f6se"], "year": 2021, "MAG papers": [{"PaperId": 3208224324, "PaperTitle": "preprocessing of the physical leakage information to combine side channel distinguishers", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of rochester": 2.0}}], "source": "ES"}, {"DBLP title": "Differential Aging Sensor Using Subthreshold Leakage Current to Detect Recycled ICs.", "DBLP authors": ["Turki Alnuayri", "S. Saqib Khursheed", "Antonio Leonel Hern\u00e1ndez Mart\u00ednez", "Daniele Rossi"], "year": 2021, "MAG papers": [{"PaperId": 3207199251, "PaperTitle": "differential aging sensor using subthreshold leakage current to detect recycled ics", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of liverpool": 3.0, "university of pisa": 1.0}}], "source": "ES"}, {"DBLP title": "A Highly Robust and Low-Power Real-Time Double Node Upset Self-Healing Latch for Radiation-Prone Applications.", "DBLP authors": ["Sandeep Kumar", "Atin Mukherjee"], "year": 2021, "MAG papers": [{"PaperId": 3199363867, "PaperTitle": "a highly robust and low power real time double node upset self healing latch for radiation prone applications", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national institute of technology rourkela": 2.0}}], "source": "ES"}, {"DBLP title": "A Back-Sampling Chain Technique for Accelerated Detection, Characterization, and Reconstruction of Radiation-Induced Transient Pulses.", "DBLP authors": ["Saurabh Kumar", "Minki Cho", "Luke R. Everson", "Andres Malavasi", "Dan Lake", "Carlos Tokunaga", "Muhammad M. Khellah", "James W. Tschanz", "Vivek De", "Chris H. Kim"], "year": 2021, "MAG papers": [{"PaperId": 3210358032, "PaperTitle": "a back sampling chain technique for accelerated detection characterization and reconstruction of radiation induced transient pulses", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"intel": 6.0, "broadcom": 1.0, "apple inc": 2.0, "university of minnesota": 1.0}}], "source": "ES"}, {"DBLP title": "A Spurious and Oscillator Pulling Free CMOS Quadrature LO-Generator for Cellular NB-IoT.", "DBLP authors": ["Jaewon Choi", "Nam-Seog Kim"], "year": 2021, "MAG papers": [{"PaperId": 3196801698, "PaperTitle": "a spurious and oscillator pulling free cmos quadrature lo generator for cellular nb iot", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"carnegie learning": 1.0, "chungbuk national university": 1.0}}], "source": "ES"}, {"DBLP title": "A 4 \u00d7 10 Gb/s Adaptive Optical Receiver Utilizing Current-Reuse and Crosstalk-Remove.", "DBLP authors": ["Juncheng Wang", "Xuefeng Chen", "Rui Bai", "Patrick Yin Chiang", "Quan Pan"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "A 0.1-9-GHz Frequency Synthesizer for Avionic SDR Applications in 0.13-\u03bcm CMOS Technology.", "DBLP authors": ["Zakaria El Alaoui Ismaili", "Wessam Ajib", "Frederic Nabki", "Fran\u00e7ois Gagnon"], "year": 2021, "MAG papers": [{"PaperId": 3212602506, "PaperTitle": "a 0 1 9 ghz frequency synthesizer for avionic sdr applications in 0 13 \u03bcm cmos technology", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"universite du quebec a montreal": 1.0}}], "source": "ES"}, {"DBLP title": "Locking by Untuning: A Lock-Less Approach for Analog and Mixed-Signal IC Security.", "DBLP authors": ["Mohamed Elshamy", "Alhassan Sayed", "Marie-Minerve Lou\u00ebrat", "Hassan Aboushady", "Haralampos-G. Stratigopoulos"], "year": 2021, "MAG papers": [{"PaperId": 3209974339, "PaperTitle": "locking by untuning a lock less approach for analog and mixed signal ic security", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"centre national de la recherche scientifique": 5.0}}], "source": "ES"}, {"DBLP title": "VCO-Based Comparator: A Fully Adaptive Noise Scaling Comparator for High-Precision and Low-Power SAR ADCs.", "DBLP authors": ["Kentaro Yoshioka"], "year": 2021, "MAG papers": [{"PaperId": 3209727681, "PaperTitle": "vco based comparator a fully adaptive noise scaling comparator for high precision and low power sar adcs", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"keio university": 1.0}}], "source": "ES"}, {"DBLP title": "An All-Standard-Cell-Based Synthesizable SAR ADC With Nonlinearity-Compensated RDAC.", "DBLP authors": ["Zule Xu", "Naoki Ojima", "Shuowei Li", "Tetsuya Iizuka"], "year": 2021, "MAG papers": [{"PaperId": 3209003531, "PaperTitle": "an all standard cell based synthesizable sar adc with nonlinearity compensated rdac", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of tokyo": 4.0}}], "source": "ES"}, {"DBLP title": "A Multiband VCO Using a Switched Series Resonance for Fine Frequency Tuning Sensitivity and Phase Noise Improvement.", "DBLP authors": ["Islam Mansour", "Marwa Mansour", "Mohamed Aboualalaa", "Ahmed Allam", "Adel B. Abdel-Rahman", "Ramesh K. Pokharel", "Mohammed Abo-Zahhad"], "year": 2021, "MAG papers": [{"PaperId": 3203760717, "PaperTitle": "a multiband vco using a switched series resonance for fine frequency tuning sensitivity and phase noise improvement", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"egypt japan university of science and technology": 3.0, "banha university": 1.0, "kyushu university": 1.0}}], "source": "ES"}, {"DBLP title": "A 40-nm CMOS Multifunctional Computing-in-Memory (CIM) Using Single-Ended Disturb-Free 7T 1-Kb SRAM.", "DBLP authors": ["Chua-Chin Wang", "Lean Karlo S. Tolentino", "Chia-Yi Huang", "Chia-Hung Yeh"], "year": 2021, "MAG papers": [{"PaperId": 3205108079, "PaperTitle": "a 40 nm cmos multifunctional computing in memory cim using single ended disturb free 7t 1 kb sram", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national sun yat sen university": 4.0}}], "source": "ES"}, {"DBLP title": "Sparse Vector-Matrix Multiplication Acceleration in Diode-Selected Crossbars.", "DBLP authors": ["Nicholas Jao", "Akshay Krishna Ramanathan", "John Sampson", "Vijaykrishnan Narayanan"], "year": 2021, "MAG papers": [{"PaperId": 3208904217, "PaperTitle": "sparse vector matrix multiplication acceleration in diode selected crossbars", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"pennsylvania state university": 4.0}}], "source": "ES"}, {"DBLP title": "A Design of Timing Speculation SRAM-Based L1 Caches With PVT Autotracking Under Near-Threshold Voltages.", "DBLP authors": ["Ming Ling", "Qingde Lin", "Ke Tan", "Tianxiang Shao", "Shan Shen", "Jun Yang"], "year": 2021, "MAG papers": [{"PaperId": 3210386623, "PaperTitle": "a design of timing speculation sram based l1 caches with pvt autotracking under near threshold voltages", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"southeast university": 6.0}}], "source": "ES"}, {"DBLP title": "A Multiring Julia Fractal Chaotic System With Separated-Scroll Attractors.", "DBLP authors": ["Xinyu Du", "Lidan Wang", "Dengwei Yan", "Shukai Duan"], "year": 2021, "MAG papers": [{"PaperId": 3198464564, "PaperTitle": "a multiring julia fractal chaotic system with separated scroll attractors", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"southwest university": 4.0}}], "source": "ES"}, {"DBLP title": "Efficient Execution of Temporal Convolutional Networks for Embedded Keyword Spotting.", "DBLP authors": ["Juan Sebastian P. Giraldo", "Vikram Jain", "Marian Verhelst"], "year": 2021, "MAG papers": [{"PaperId": 3210220319, "PaperTitle": "efficient execution of temporal convolutional networks for embedded keyword spotting", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"katholieke universiteit leuven": 3.0}}], "source": "ES"}]