/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  reg [4:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [39:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [14:0] celloutsig_0_18z;
  reg [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [6:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [2:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [11:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire [6:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_50z;
  wire [17:0] celloutsig_0_5z;
  reg [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_47z = !(celloutsig_0_38z ? celloutsig_0_15z[1] : celloutsig_0_0z[5]);
  assign celloutsig_1_2z = !(celloutsig_1_1z ? in_data[118] : celloutsig_1_0z);
  assign celloutsig_1_15z = !(celloutsig_1_9z ? celloutsig_1_7z : celloutsig_1_4z);
  assign celloutsig_0_24z = !(celloutsig_0_14z ? celloutsig_0_23z : celloutsig_0_4z);
  assign celloutsig_0_28z = !(celloutsig_0_6z[3] ? celloutsig_0_23z : celloutsig_0_5z[4]);
  assign celloutsig_1_18z = ~(celloutsig_1_17z | celloutsig_1_8z);
  assign celloutsig_1_19z = ~(celloutsig_1_14z | celloutsig_1_10z);
  assign celloutsig_0_22z = ~(celloutsig_0_17z | celloutsig_0_6z[0]);
  assign celloutsig_1_7z = ~((celloutsig_1_5z | in_data[148]) & celloutsig_1_6z);
  assign celloutsig_1_9z = ~((celloutsig_1_8z | celloutsig_1_8z) & celloutsig_1_3z);
  assign celloutsig_0_9z = ~((celloutsig_0_0z[2] | celloutsig_0_5z[12]) & celloutsig_0_8z[2]);
  assign celloutsig_1_10z = in_data[125] | ~(celloutsig_1_2z);
  assign celloutsig_0_34z = celloutsig_0_29z ^ celloutsig_0_19z[3];
  assign celloutsig_0_2z = in_data[94] ^ celloutsig_0_1z;
  assign celloutsig_0_33z = celloutsig_0_0z[4:2] / { 1'h1, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[12:7] / { 1'h1, in_data[50:46] };
  assign celloutsig_0_20z = { celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_4z } / { 1'h1, celloutsig_0_14z, celloutsig_0_17z };
  assign celloutsig_1_12z = in_data[148:114] == { in_data[168:157], celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_11z };
  assign celloutsig_0_1z = in_data[50:48] == in_data[29:27];
  assign celloutsig_0_32z = { celloutsig_0_24z, celloutsig_0_28z, celloutsig_0_9z, celloutsig_0_27z, celloutsig_0_8z, celloutsig_0_17z } === { celloutsig_0_8z[4:2], celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_20z };
  assign celloutsig_1_1z = { in_data[153:144], celloutsig_1_0z } === in_data[112:102];
  assign celloutsig_0_17z = celloutsig_0_11z === celloutsig_0_0z[4:0];
  assign celloutsig_0_38z = celloutsig_0_19z[3:0] || celloutsig_0_16z[12:9];
  assign celloutsig_1_13z = { celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_12z } || { celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_7z = celloutsig_0_5z[6:2] || celloutsig_0_0z[4:0];
  assign celloutsig_1_0z = in_data[169:145] < in_data[173:149];
  assign celloutsig_1_11z = in_data[137:135] < in_data[130:128];
  assign celloutsig_0_8z = celloutsig_0_0z[5:1] % { 1'h1, in_data[87:84] };
  assign celloutsig_0_16z = { in_data[38:2], celloutsig_0_15z } % { 1'h1, in_data[70:39], celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_14z };
  assign celloutsig_0_50z = celloutsig_0_34z ? { celloutsig_0_28z, celloutsig_0_47z, celloutsig_0_23z } : { celloutsig_0_33z[1:0], celloutsig_0_44z };
  assign celloutsig_1_17z = { celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_13z } != { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_14z };
  assign celloutsig_0_13z = { celloutsig_0_0z[0], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_6z } != { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_0_14z = { celloutsig_0_5z[3:2], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_11z } != { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_7z };
  assign celloutsig_0_29z = celloutsig_0_0z[5:1] != celloutsig_0_11z;
  assign celloutsig_1_4z = | { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_6z = | in_data[133:130];
  assign celloutsig_0_27z = | { celloutsig_0_5z[16], celloutsig_0_8z };
  assign celloutsig_0_41z = in_data[75] & celloutsig_0_6z[2];
  assign celloutsig_0_44z = celloutsig_0_4z & celloutsig_0_33z[1];
  assign celloutsig_0_4z = celloutsig_0_0z[0] & celloutsig_0_3z;
  assign celloutsig_1_3z = celloutsig_1_2z & celloutsig_1_1z;
  assign celloutsig_0_21z = celloutsig_0_1z & celloutsig_0_14z;
  assign celloutsig_0_5z = { in_data[66:56], celloutsig_0_0z, celloutsig_0_3z } >> { in_data[28:18], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_12z = celloutsig_0_10z[4:2] >> in_data[95:93];
  assign celloutsig_0_11z = celloutsig_0_0z[5:1] >> { in_data[69:66], celloutsig_0_1z };
  assign celloutsig_0_15z = in_data[75:73] >> in_data[30:28];
  assign celloutsig_0_18z = { in_data[59], celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_11z } >> { celloutsig_0_5z[6:1], celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_2z };
  assign celloutsig_0_40z = { celloutsig_0_10z[3:0], celloutsig_0_1z, celloutsig_0_32z, celloutsig_0_15z, celloutsig_0_20z } >>> { celloutsig_0_26z[5:4], celloutsig_0_34z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_24z, celloutsig_0_17z };
  assign celloutsig_0_49z = { celloutsig_0_40z[8:3], celloutsig_0_21z } - { in_data[82:77], celloutsig_0_41z };
  assign celloutsig_0_26z = { celloutsig_0_19z[0], celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_3z } - { celloutsig_0_0z[5:1], celloutsig_0_17z, celloutsig_0_22z };
  assign celloutsig_1_8z = ~((celloutsig_1_5z & celloutsig_1_7z) | celloutsig_1_2z);
  assign celloutsig_1_14z = ~((celloutsig_1_11z & celloutsig_1_13z) | in_data[159]);
  assign celloutsig_0_23z = ~((celloutsig_0_18z[8] & celloutsig_0_19z[1]) | celloutsig_0_22z);
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_6z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_6z = { in_data[82:78], celloutsig_0_1z, celloutsig_0_4z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_10z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_10z = celloutsig_0_5z[7:3];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_19z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_19z = celloutsig_0_0z;
  assign celloutsig_0_3z = ~((celloutsig_0_0z[1] & celloutsig_0_1z) | (celloutsig_0_2z & celloutsig_0_2z));
  assign celloutsig_1_5z = ~((in_data[100] & celloutsig_1_1z) | (celloutsig_1_2z & in_data[132]));
  assign { out_data[128], out_data[96], out_data[38:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
