<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_rst_ps7_0_50M_0_synth_1" LaunchDir="F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_rst_ps7_0_50M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_processing_system7_0_0_synth_1" LaunchDir="F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_myip_0_0_synth_1" LaunchDir="F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_myip_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_clk_wiz_0_0_synth_1" LaunchDir="F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_DSP_register_0_0_synth_1" LaunchDir="F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_DSP_register_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_0_synth_1" LaunchDir="F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_bram_ctrl_0_0_synth_1" LaunchDir="F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_axi_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_output_buffer_0_0_synth_1" LaunchDir="F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_output_buffer_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_phase_generator_0_0_synth_1" LaunchDir="F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_phase_generator_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_mult_gen_0_1_synth_1" LaunchDir="F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_mult_gen_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_delay_0_0_synth_1" LaunchDir="F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_delay_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_cordic_0_0_synth_1" LaunchDir="F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_cordic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_mult_sum_0_0_synth_1" LaunchDir="F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_mult_sum_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_phase_gen_256_0_0_synth_1" LaunchDir="F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_phase_gen_256_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_DAC_IF_0_0_synth_1" LaunchDir="F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_DAC_IF_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_audio_clk_gen_0_0_synth_1" LaunchDir="F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_audio_clk_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_cordic_0_1_synth_1" LaunchDir="F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_cordic_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_cordic_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_auto_pc_1_synth_1" LaunchDir="F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_0_synth_1" LaunchDir="F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_pc_1_synth_1"/>
	</Run>
	<Run Id="design_1_auto_pc_2_synth_1" LaunchDir="F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_auto_pc_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_rst_ps7_0_50M_0_synth_1"/>
		<Parent Id="design_1_processing_system7_0_0_synth_1"/>
		<Parent Id="design_1_myip_0_0_synth_1"/>
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_1_DSP_register_0_0_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="design_1_output_buffer_0_0_synth_1"/>
		<Parent Id="design_1_phase_generator_0_0_synth_1"/>
		<Parent Id="design_1_mult_gen_0_1_synth_1"/>
		<Parent Id="design_1_delay_0_0_synth_1"/>
		<Parent Id="design_1_cordic_0_0_synth_1"/>
		<Parent Id="design_1_mult_sum_0_0_synth_1"/>
		<Parent Id="design_1_phase_gen_256_0_0_synth_1"/>
		<Parent Id="design_1_DAC_IF_0_0_synth_1"/>
		<Parent Id="design_1_audio_clk_gen_0_0_synth_1"/>
		<Parent Id="design_1_cordic_0_1_synth_1"/>
		<Parent Id="design_1_auto_pc_1_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
		<Parent Id="design_1_auto_pc_2_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_rst_ps7_0_50M_0_synth_1"/>
		<Parent Id="design_1_processing_system7_0_0_synth_1"/>
		<Parent Id="design_1_myip_0_0_synth_1"/>
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_1_DSP_register_0_0_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="design_1_output_buffer_0_0_synth_1"/>
		<Parent Id="design_1_phase_generator_0_0_synth_1"/>
		<Parent Id="design_1_mult_gen_0_1_synth_1"/>
		<Parent Id="design_1_delay_0_0_synth_1"/>
		<Parent Id="design_1_cordic_0_0_synth_1"/>
		<Parent Id="design_1_mult_sum_0_0_synth_1"/>
		<Parent Id="design_1_phase_gen_256_0_0_synth_1"/>
		<Parent Id="design_1_DAC_IF_0_0_synth_1"/>
		<Parent Id="design_1_audio_clk_gen_0_0_synth_1"/>
		<Parent Id="design_1_cordic_0_1_synth_1"/>
		<Parent Id="design_1_auto_pc_1_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
		<Parent Id="design_1_auto_pc_2_synth_1"/>
	</Run>
</Runs>

