;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 300, 90
	MOV @0, @2
	SUB #-0, @2
	DAT <12, <200
	ADD -1, <-20
	SUB @-127, 100
	SUB -1, <-20
	SUB #-0, @2
	SUB #-0, @2
	MOV -7, <-20
	SLT 270, 60
	SUB #300, 82
	SUB #300, 82
	SLT 321, 10
	SUB #0, -40
	SUB #0, -40
	MOV -7, <-20
	DAT #270, #60
	SUB 300, 90
	SUB 300, 90
	JMP @1, @-1
	SUB @0, @2
	SUB @0, @2
	JMP @72, #200
	SUB -20, @11
	SUB -20, @11
	SUB @0, @2
	MOV #0, -40
	SPL 700, 600
	SPL 0, <450
	ADD 270, 60
	JMN 270, 60
	SLT #270, <500
	SUB #72, @205
	SLT -1, <-20
	SLT -1, <-20
	SUB @0, @2
	DAT <270, #500
	DAT <270, #500
	SUB @127, 106
	SUB #900, -45
	SUB @0, @2
	ADD 270, 60
	ADD 210, 60
	MOV -7, <-20
	JMP 72, #156
