

================================================================
== Vitis HLS Report for 'node21'
================================================================
* Date:           Wed Oct  2 17:40:41 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_MultiHeadSelfAttention1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.487 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    16388|    16388|  54.572 us|  54.572 us|  16388|  16388|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop58_loop59  |    16386|    16386|         4|          1|          1|  16384|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      155|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|      162|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      162|      259|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln542_1_fu_106_p2      |         +|   0|  0|  22|          15|           1|
    |add_ln542_fu_118_p2        |         +|   0|  0|  15|           8|           1|
    |add_ln543_fu_190_p2        |         +|   0|  0|  15|           8|           1|
    |add_ln546_fu_178_p2        |         +|   0|  0|  21|          14|          14|
    |add_ln547_fu_184_p2        |         +|   0|  0|  21|          14|          14|
    |ap_condition_106           |       and|   0|  0|   2|           1|           1|
    |icmp_ln542_fu_100_p2       |      icmp|   0|  0|  23|          15|          16|
    |icmp_ln543_fu_124_p2       |      icmp|   0|  0|  16|           8|           9|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |select_ln542_1_fu_142_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln542_fu_130_p3     |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 155|          87|          69|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   15|         30|
    |ap_sig_allocacmp_v217_load            |   9|          2|    8|         16|
    |ap_sig_allocacmp_v218_load            |   9|          2|    8|         16|
    |indvar_flatten_fu_52                  |   9|          2|   15|         30|
    |v217_fu_48                            |   9|          2|    8|         16|
    |v218_fu_44                            |   9|          2|    8|         16|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   64|        128|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln546_reg_248                 |  14|   0|   14|          0|
    |add_ln547_reg_253                 |  14|   0|   14|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_52              |  15|   0|   15|          0|
    |v217_fu_48                        |   8|   0|    8|          0|
    |v218_fu_44                        |   8|   0|    8|          0|
    |v262_load_reg_263                 |  32|   0|   32|          0|
    |add_ln547_reg_253                 |  64|  32|   14|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 162|  32|  112|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|        node21|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|        node21|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|        node21|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|        node21|  return value|
|ap_continue    |   in|    1|  ap_ctrl_hs|        node21|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|        node21|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|        node21|  return value|
|v262_address0  |  out|   14|   ap_memory|          v262|         array|
|v262_ce0       |  out|    1|   ap_memory|          v262|         array|
|v262_q0        |   in|   32|   ap_memory|          v262|         array|
|v216_address0  |  out|   14|   ap_memory|          v216|         array|
|v216_ce0       |  out|    1|   ap_memory|          v216|         array|
|v216_we0       |  out|    1|   ap_memory|          v216|         array|
|v216_d0        |  out|   32|   ap_memory|          v216|         array|
+---------------+-----+-----+------------+--------------+--------------+

