module and_1(a,b,y);
  input a,b;
  output reg y;
  assign y = ~(~a|~b);
endmodule
