/*
 * STM32L053xx.h
 *
 *  Created on: Feb 21, 2022
 *      Author: kadam
 */

#ifndef INC_STM32L053XX_H_
#define INC_STM32L053XX_H_




#define FLASH_BASEADDR					0x0800 0000U		/* flash memory is up to 192 Kbyts*/
#define SRAM 							0X2000 2000U		/* STM32L0x3 devices feature up to 20 Kbytes of static SRAM.*/
#define ROM								0x1FF0 0000U		/* ROM is 8 Kbyts*/



#define PERIPH_BASE						0x4000 0000U
#define AHBPERIPH_BASE					0x4002 0000U
#define APB1PERIPH_BASE					0x4000 0000U
#define APB2PERIPH_BASE					0x4001 0000U
#define IOPORTPERIPH_BASE				0x5000 0000U


/*  Base address of peripherals which are hanging on AHB bus  */

#define DMA1_BASEADDR					(AHBPERIPH_BASE + 0x0000)
#define	RCC_BASEADDR					(AHBPERIPH_BASE + 0x1000)
#define FLASH_BASEADDR					(AHBPERIPH_BASE + 0x2000)
#define CRC_BASEADDR					(AHBPERIPH_BASE + 0x3000)
#define TSC_BASEADDR					(AHBPERIPH_BASE + 0x4000)
#define RNG_BASEADDR					(AHBPERIPH_BASE + 0x5000)
#define AES_BASEADDR					(AHBPERIPH_BASE + 0x6000)



/*  Base address of peripherals which are hanging on APB1 bus  */

#define USB_FS_BASEADDR					(AHBPERIPH_BASE + 0x0000)
#define USB_BASEADDR					(AHBPERIPH_BASE + 0x0000)
#define CRS_BASEADDR					(AHBPERIPH_BASE + 0x0000)
#define PWR_BASEADDR					(AHBPERIPH_BASE + 0x0000)
#define DAC1/2_BASEADDR					(AHBPERIPH_BASE + 0x0000)
#define I2C3_BASEADDR					(AHBPERIPH_BASE + 0x0000)
#define LPTIM1_BASEADDR					(AHBPERIPH_BASE + 0x0000)


























#endif /* INC_STM32L053XX_H_ */
