#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5ceb3a9d3370 .scope module, "tb_ID" "tb_ID" 2 4;
 .timescale -9 -12;
v0x5ceb3a9f0650_0 .net "alu_op", 3 0, v0x5ceb3a9cd6d0_0;  1 drivers
v0x5ceb3a9f0730_0 .net "alu_src", 0 0, v0x5ceb3a9cd250_0;  1 drivers
v0x5ceb3a9f07d0_0 .net "branch", 0 0, v0x5ceb3a9ccdd0_0;  1 drivers
v0x5ceb3a9f0870_0 .var "instruction", 31 0;
v0x5ceb3a9f0940_0 .net "jump", 0 0, v0x5ceb3a9cd3d0_0;  1 drivers
v0x5ceb3a9f09e0_0 .net "jump_reg", 0 0, v0x5ceb3a9efd70_0;  1 drivers
v0x5ceb3a9f0ab0_0 .net "mem_read", 0 0, v0x5ceb3a9efe30_0;  1 drivers
v0x5ceb3a9f0b80_0 .net "mem_to_reg", 0 0, v0x5ceb3a9efef0_0;  1 drivers
v0x5ceb3a9f0c50_0 .net "mem_write", 0 0, v0x5ceb3a9effb0_0;  1 drivers
v0x5ceb3a9f0d20_0 .net "rd_addr", 4 0, L_0x5ceb3a9f1130;  1 drivers
v0x5ceb3a9f0df0_0 .net "reg_write", 0 0, v0x5ceb3a9f0230_0;  1 drivers
v0x5ceb3a9f0ec0_0 .net "rs1_addr", 4 0, L_0x5ceb3a9f1350;  1 drivers
v0x5ceb3a9f0f90_0 .net "rs2_addr", 4 0, L_0x5ceb3a9f1420;  1 drivers
S_0x5ceb3a9d3500 .scope module, "uut" "decoder_stage" 2 19, 3 1 0, S_0x5ceb3a9d3370;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 5 "rs1_addr";
    .port_info 2 /OUTPUT 5 "rs2_addr";
    .port_info 3 /OUTPUT 5 "rd_addr";
    .port_info 4 /OUTPUT 4 "alu_op";
    .port_info 5 /OUTPUT 1 "reg_write";
    .port_info 6 /OUTPUT 1 "alu_src";
    .port_info 7 /OUTPUT 1 "mem_read";
    .port_info 8 /OUTPUT 1 "mem_write";
    .port_info 9 /OUTPUT 1 "mem_to_reg";
    .port_info 10 /OUTPUT 1 "branch";
    .port_info 11 /OUTPUT 1 "jump";
    .port_info 12 /OUTPUT 1 "jump_reg";
P_0x5ceb3a990490 .param/l "AUIPC" 0 3 40, C4<0010111>;
P_0x5ceb3a9904d0 .param/l "BRANCH" 0 3 38, C4<1100011>;
P_0x5ceb3a990510 .param/l "JAL" 0 3 41, C4<1101111>;
P_0x5ceb3a990550 .param/l "JALR" 0 3 36, C4<1100111>;
P_0x5ceb3a990590 .param/l "LOAD" 0 3 35, C4<0000011>;
P_0x5ceb3a9905d0 .param/l "LUI" 0 3 39, C4<0110111>;
P_0x5ceb3a990610 .param/l "OP" 0 3 42, C4<0110011>;
P_0x5ceb3a990650 .param/l "OP_IMM" 0 3 34, C4<0010011>;
P_0x5ceb3a990690 .param/l "STORE" 0 3 37, C4<0100011>;
v0x5ceb3a9cd6d0_0 .var "alu_op", 3 0;
v0x5ceb3a9cd250_0 .var "alu_src", 0 0;
v0x5ceb3a9ccdd0_0 .var "branch", 0 0;
v0x5ceb3a9cd550_0 .net "funct3", 2 0, L_0x5ceb3a9f1220;  1 drivers
v0x5ceb3a9ccf50_0 .net "funct7", 6 0, L_0x5ceb3a9f1510;  1 drivers
v0x5ceb3a9cd0d0_0 .net "instruction", 31 0, v0x5ceb3a9f0870_0;  1 drivers
v0x5ceb3a9cd3d0_0 .var "jump", 0 0;
v0x5ceb3a9efd70_0 .var "jump_reg", 0 0;
v0x5ceb3a9efe30_0 .var "mem_read", 0 0;
v0x5ceb3a9efef0_0 .var "mem_to_reg", 0 0;
v0x5ceb3a9effb0_0 .var "mem_write", 0 0;
v0x5ceb3a9f0070_0 .net "op_code", 6 0, L_0x5ceb3a9f1060;  1 drivers
v0x5ceb3a9f0150_0 .net "rd_addr", 4 0, L_0x5ceb3a9f1130;  alias, 1 drivers
v0x5ceb3a9f0230_0 .var "reg_write", 0 0;
v0x5ceb3a9f02f0_0 .net "rs1_addr", 4 0, L_0x5ceb3a9f1350;  alias, 1 drivers
v0x5ceb3a9f03d0_0 .net "rs2_addr", 4 0, L_0x5ceb3a9f1420;  alias, 1 drivers
E_0x5ceb3a9c9600 .event anyedge, v0x5ceb3a9f0070_0;
L_0x5ceb3a9f1060 .part v0x5ceb3a9f0870_0, 0, 7;
L_0x5ceb3a9f1130 .part v0x5ceb3a9f0870_0, 7, 5;
L_0x5ceb3a9f1220 .part v0x5ceb3a9f0870_0, 12, 3;
L_0x5ceb3a9f1350 .part v0x5ceb3a9f0870_0, 15, 5;
L_0x5ceb3a9f1420 .part v0x5ceb3a9f0870_0, 20, 5;
L_0x5ceb3a9f1510 .part v0x5ceb3a9f0870_0, 25, 7;
    .scope S_0x5ceb3a9d3500;
T_0 ;
    %wait E_0x5ceb3a9c9600;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ceb3a9f0230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ceb3a9cd250_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ceb3a9cd6d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ceb3a9efe30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ceb3a9effb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ceb3a9efef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ceb3a9ccdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ceb3a9cd3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ceb3a9efd70_0, 0, 1;
    %load/vec4 v0x5ceb3a9f0070_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %jmp T_0.9;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ceb3a9f0230_0, 0, 1;
    %jmp T_0.9;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ceb3a9f0230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ceb3a9cd250_0, 0, 1;
    %jmp T_0.9;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ceb3a9f0230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ceb3a9cd250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ceb3a9efe30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ceb3a9efef0_0, 0, 1;
    %jmp T_0.9;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ceb3a9cd250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ceb3a9effb0_0, 0, 1;
    %jmp T_0.9;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ceb3a9ccdd0_0, 0, 1;
    %jmp T_0.9;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ceb3a9f0230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ceb3a9cd250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ceb3a9cd3d0_0, 0, 1;
    %jmp T_0.9;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ceb3a9f0230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ceb3a9cd250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ceb3a9efd70_0, 0, 1;
    %jmp T_0.9;
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ceb3a9f0230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ceb3a9cd250_0, 0, 1;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ceb3a9f0230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ceb3a9cd250_0, 0, 1;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5ceb3a9d3370;
T_1 ;
    %vpi_call 2 36 "$dumpfile", "ID_waveform.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5ceb3a9d3370 {0 0 0};
    %pushi/vec4 7537331, 0, 32;
    %store/vec4 v0x5ceb3a9f0870_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 10781747, 0, 32;
    %store/vec4 v0x5ceb3a9f0870_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 5440147, 0, 32;
    %store/vec4 v0x5ceb3a9f0870_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 4293984403, 0, 32;
    %store/vec4 v0x5ceb3a9f0870_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 8495747, 0, 32;
    %store/vec4 v0x5ceb3a9f0870_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 4236835, 0, 32;
    %store/vec4 v0x5ceb3a9f0870_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 2130531, 0, 32;
    %store/vec4 v0x5ceb3a9f0870_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 8388847, 0, 32;
    %store/vec4 v0x5ceb3a9f0870_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 6422759, 0, 32;
    %store/vec4 v0x5ceb3a9f0870_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 305419191, 0, 32;
    %store/vec4 v0x5ceb3a9f0870_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 65943, 0, 32;
    %store/vec4 v0x5ceb3a9f0870_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ceb3a9f0870_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb/tb_ID.v";
    "./rtl/decoder_stage.v";
