Analysis & Synthesis report for RSDecoder
Sat Sep 24 18:51:26 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |BerleMas|BerlekampController:b2v_inst3|estadoAtual
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Parameter Settings for User Entity Instance: Berlekamp_Massey:b2v_inst5|Mux2x1:inst33
 13. Parameter Settings for User Entity Instance: Berlekamp_Massey:b2v_inst5|Mux2x1:inst34
 14. Parameter Settings for User Entity Instance: Berlekamp_Massey:b2v_inst5|Mux2x1:inst35
 15. Parameter Settings for User Entity Instance: Berlekamp_Massey:b2v_inst5|Mux2x1:inst22
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Sep 24 18:51:26 2016       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; RSDecoder                                   ;
; Top-level Entity Name              ; BerleMas                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 31                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE30F23C8       ;                    ;
; Top-level entity name                                                      ; BerleMas           ; RSDecoder          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                        ; 4                  ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                       ; Library ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------+---------+
; register4b.vhd                   ; yes             ; User VHDL File                     ; C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/register4b.vhd          ;         ;
; static_1.vhd                     ; yes             ; User VHDL File                     ; C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_1.vhd            ;         ;
; gf_sum.vhd                       ; yes             ; User VHDL File                     ; C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/gf_sum.vhd              ;         ;
; gf_mult.vhd                      ; yes             ; User VHDL File                     ; C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/gf_mult.vhd             ;         ;
; gf_inv.vhd                       ; yes             ; User VHDL File                     ; C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/gf_inv.vhd              ;         ;
; BerlekampController.vhd          ; yes             ; User VHDL File                     ; C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerlekampController.vhd ;         ;
; Berlekamp_Massey.bdf             ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/Berlekamp_Massey.bdf    ;         ;
; BerleMas.vhd                     ; yes             ; User VHDL File                     ; C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd            ;         ;
; mux2x1.vhd                       ; yes             ; Auto-Found VHDL File               ; C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/mux2x1.vhd              ;         ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 31    ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; Impar ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 31    ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                       ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |BerleMas                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 31   ; 0            ; |BerleMas           ; BerleMas    ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |BerleMas|BerlekampController:b2v_inst3|estadoAtual                                                                     ;
+-------------------------+-------------------+-----------------------+----------------------+-------------------------+------------------+
; Name                    ; estadoAtual.store ; estadoAtual.avaliador ; estadoAtual.clearSyn ; estadoAtual.localizador ; estadoAtual.idle ;
+-------------------------+-------------------+-----------------------+----------------------+-------------------------+------------------+
; estadoAtual.idle        ; 0                 ; 0                     ; 0                    ; 0                       ; 0                ;
; estadoAtual.localizador ; 0                 ; 0                     ; 0                    ; 1                       ; 1                ;
; estadoAtual.clearSyn    ; 0                 ; 0                     ; 1                    ; 0                       ; 1                ;
; estadoAtual.avaliador   ; 0                 ; 1                     ; 0                    ; 0                       ; 1                ;
; estadoAtual.store       ; 1                 ; 0                     ; 0                    ; 0                       ; 1                ;
+-------------------------+-------------------+-----------------------+----------------------+-------------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                   ;
+-------------------------------------------------------+--------------------------------------------------------------+
; Register name                                         ; Reason for Removal                                           ;
+-------------------------------------------------------+--------------------------------------------------------------+
; Berlekamp_Massey:b2v_inst5|register4b:inst9|q[0..3]   ; Stuck at GND due to stuck port clock_enable                  ;
; Berlekamp_Massey:b2v_inst5|register4b:inst10|q[0..3]  ; Stuck at GND due to stuck port clock_enable                  ;
; Berlekamp_Massey:b2v_inst5|register4b:inst11|q[0..3]  ; Stuck at GND due to stuck port clock_enable                  ;
; Berlekamp_Massey:b2v_inst5|register4b:inst12|q[0..3]  ; Stuck at GND due to stuck port clock_enable                  ;
; Berlekamp_Massey:b2v_inst5|register4b:inst26|q[0..3]  ; Lost fanout                                                  ;
; Berlekamp_Massey:b2v_inst5|register4b:inst5|q[1..3]   ; Merged with Berlekamp_Massey:b2v_inst5|register4b:inst5|q[0] ;
; Berlekamp_Massey:b2v_inst5|register4b:inst6|q[0..3]   ; Merged with Berlekamp_Massey:b2v_inst5|register4b:inst5|q[0] ;
; Berlekamp_Massey:b2v_inst5|register4b:inst7|q[0..3]   ; Merged with Berlekamp_Massey:b2v_inst5|register4b:inst5|q[0] ;
; Berlekamp_Massey:b2v_inst5|register4b:inst8|q[0..3]   ; Merged with Berlekamp_Massey:b2v_inst5|register4b:inst5|q[0] ;
; Berlekamp_Massey:b2v_inst5|register4b:inst5|q[0]      ; Stuck at GND due to stuck port data_in                       ;
; BerlekampController:b2v_inst3|estadoAtual.clearSyn    ; Stuck at GND due to stuck port data_in                       ;
; BerlekampController:b2v_inst3|estadoAtual.idle        ; Lost fanout                                                  ;
; BerlekampController:b2v_inst3|estadoAtual.localizador ; Lost fanout                                                  ;
; BerlekampController:b2v_inst3|estadoAtual.avaliador   ; Stuck at GND due to stuck port data_in                       ;
; BerlekampController:b2v_inst3|estadoAtual.store       ; Stuck at GND due to stuck port data_in                       ;
; Total Number of Removed Registers = 41                ;                                                              ;
+-------------------------------------------------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                ;
+----------------------------------------------------+--------------------------------+------------------------------------------------------+
; Register name                                      ; Reason for Removal             ; Registers Removed due to This Register               ;
+----------------------------------------------------+--------------------------------+------------------------------------------------------+
; Berlekamp_Massey:b2v_inst5|register4b:inst9|q[3]   ; Stuck at GND                   ; Berlekamp_Massey:b2v_inst5|register4b:inst10|q[3],   ;
;                                                    ; due to stuck port clock_enable ; Berlekamp_Massey:b2v_inst5|register4b:inst11|q[3],   ;
;                                                    ;                                ; Berlekamp_Massey:b2v_inst5|register4b:inst12|q[3],   ;
;                                                    ;                                ; Berlekamp_Massey:b2v_inst5|register4b:inst5|q[0]     ;
; Berlekamp_Massey:b2v_inst5|register4b:inst9|q[2]   ; Stuck at GND                   ; Berlekamp_Massey:b2v_inst5|register4b:inst10|q[2],   ;
;                                                    ; due to stuck port clock_enable ; Berlekamp_Massey:b2v_inst5|register4b:inst11|q[2],   ;
;                                                    ;                                ; Berlekamp_Massey:b2v_inst5|register4b:inst12|q[2]    ;
; Berlekamp_Massey:b2v_inst5|register4b:inst9|q[1]   ; Stuck at GND                   ; Berlekamp_Massey:b2v_inst5|register4b:inst10|q[1],   ;
;                                                    ; due to stuck port clock_enable ; Berlekamp_Massey:b2v_inst5|register4b:inst11|q[1],   ;
;                                                    ;                                ; Berlekamp_Massey:b2v_inst5|register4b:inst12|q[1]    ;
; Berlekamp_Massey:b2v_inst5|register4b:inst9|q[0]   ; Stuck at GND                   ; Berlekamp_Massey:b2v_inst5|register4b:inst10|q[0],   ;
;                                                    ; due to stuck port clock_enable ; Berlekamp_Massey:b2v_inst5|register4b:inst11|q[0],   ;
;                                                    ;                                ; Berlekamp_Massey:b2v_inst5|register4b:inst12|q[0]    ;
; BerlekampController:b2v_inst3|estadoAtual.clearSyn ; Stuck at GND                   ; BerlekampController:b2v_inst3|estadoAtual.avaliador, ;
;                                                    ; due to stuck port data_in      ; BerlekampController:b2v_inst3|estadoAtual.store      ;
+----------------------------------------------------+--------------------------------+------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Berlekamp_Massey:b2v_inst5|Mux2x1:inst33 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; nb             ; 4     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Berlekamp_Massey:b2v_inst5|Mux2x1:inst34 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; nb             ; 4     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Berlekamp_Massey:b2v_inst5|Mux2x1:inst35 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; nb             ; 4     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Berlekamp_Massey:b2v_inst5|Mux2x1:inst22 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; nb             ; 4     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 31                          ;
; cycloneiii_lcell_comb ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Sat Sep 24 18:51:18 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RSDecoder -c RSDecoder
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 2 design units, including 1 entities, in source file syndrome.vhd
    Info (12022): Found design unit 1: Syndrome-bdf_type File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/Syndrome.vhd Line: 42
    Info (12023): Found entity 1: Syndrome File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/Syndrome.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file register4b.vhd
    Info (12022): Found design unit 1: register4b-description File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/register4b.vhd Line: 15
    Info (12023): Found entity 1: register4b File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/register4b.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file static_15.vhd
    Info (12022): Found design unit 1: static_15-behavior File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_15.vhd Line: 15
    Info (12023): Found entity 1: static_15 File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_15.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file static_12.vhd
    Info (12022): Found design unit 1: static_12-behavior File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_12.vhd Line: 15
    Info (12023): Found entity 1: static_12 File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_12.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file static_8.vhd
    Info (12022): Found design unit 1: static_8-behavior File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_8.vhd Line: 14
    Info (12023): Found entity 1: static_8 File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_8.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file static_4.vhd
    Info (12022): Found design unit 1: static_4-behavior File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_4.vhd Line: 14
    Info (12023): Found entity 1: static_4 File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_4.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file static_3.vhd
    Info (12022): Found design unit 1: static_3-behavior File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_3.vhd Line: 15
    Info (12023): Found entity 1: static_3 File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_3.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file static_2.vhd
    Info (12022): Found design unit 1: static_2-behavior File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_2.vhd Line: 15
    Info (12023): Found entity 1: static_2 File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_2.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file static_1.vhd
    Info (12022): Found design unit 1: static_1-behavior File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_1.vhd Line: 15
    Info (12023): Found entity 1: static_1 File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_1.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file gf_sum.vhd
    Info (12022): Found design unit 1: gf_sum-behavior File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/gf_sum.vhd Line: 17
    Info (12023): Found entity 1: gf_sum File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/gf_sum.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file gf_mult.vhd
    Info (12022): Found design unit 1: gf_mult-lut File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/gf_mult.vhd Line: 13
    Info (12023): Found entity 1: gf_mult File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/gf_mult.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file chien search location.bdf
    Info (12023): Found entity 1: Chien Search Location
Info (12021): Found 1 design units, including 1 entities, in source file chien search value.bdf
    Info (12023): Found entity 1: Chien Search value
Info (12021): Found 2 design units, including 1 entities, in source file gf_inv.vhd
    Info (12022): Found design unit 1: gf_inv-lut File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/gf_inv.vhd Line: 12
    Info (12023): Found entity 1: gf_inv File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/gf_inv.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file forney.bdf
    Info (12023): Found entity 1: Forney
Info (12021): Found 2 design units, including 1 entities, in source file berlekampcontroller.vhd
    Info (12022): Found design unit 1: BerlekampController-comportamental File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerlekampController.vhd Line: 32
    Info (12023): Found entity 1: BerlekampController File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerlekampController.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file chiencontroller.vhd
    Info (12022): Found design unit 1: ChienController-comportamental File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/ChienController.vhd Line: 20
    Info (12023): Found entity 1: ChienController File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/ChienController.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file static_0.vhd
    Info (12022): Found design unit 1: static_0-behavior File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_0.vhd Line: 14
    Info (12023): Found entity 1: static_0 File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_0.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file static_11.vhd
    Info (12022): Found design unit 1: static_11-behavior File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_11.vhd Line: 14
    Info (12023): Found entity 1: static_11 File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_11.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file static_6.vhd
    Info (12022): Found design unit 1: static_6-behavior File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_6.vhd Line: 14
    Info (12023): Found entity 1: static_6 File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_6.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file aux_berleys.bdf
    Info (12023): Found entity 1: aux_berleys
Info (12021): Found 1 design units, including 1 entities, in source file berlekamp_massey.bdf
    Info (12023): Found entity 1: Berlekamp_Massey
Info (12021): Found 2 design units, including 1 entities, in source file berlemas.vhd
    Info (12022): Found design unit 1: BerleMas-bdf_type File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd Line: 44
    Info (12023): Found entity 1: BerleMas File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd Line: 25
Info (12127): Elaborating entity "BerleMas" for the top level hierarchy
Info (12128): Elaborating entity "BerlekampController" for hierarchy "BerlekampController:b2v_inst3" File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd Line: 101
Warning (10492): VHDL Process Statement warning at BerlekampController.vhd(61): signal "inicia" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerlekampController.vhd Line: 61
Warning (10492): VHDL Process Statement warning at BerlekampController.vhd(68): signal "impar" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerlekampController.vhd Line: 68
Warning (10492): VHDL Process Statement warning at BerlekampController.vhd(69): signal "ds" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerlekampController.vhd Line: 69
Warning (10492): VHDL Process Statement warning at BerlekampController.vhd(132): signal "count4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerlekampController.vhd Line: 132
Info (12128): Elaborating entity "Berlekamp_Massey" for hierarchy "Berlekamp_Massey:b2v_inst5" File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd Line: 120
Warning (275085): Found inconsistent dimensions for element "ds"
Warning (275080): Converted elements in bus name "ds" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "ds[3]" to "ds3"
    Warning (275081): Converted element name(s) from "ds[3..0]" to "ds3..0"
    Warning (275081): Converted element name(s) from "ds[2]" to "ds2"
    Warning (275081): Converted element name(s) from "ds[1]" to "ds1"
    Warning (275081): Converted element name(s) from "ds[0]" to "ds0"
Info (12128): Elaborating entity "gf_sum" for hierarchy "Berlekamp_Massey:b2v_inst5|gf_sum:inst25"
Info (12128): Elaborating entity "gf_mult" for hierarchy "Berlekamp_Massey:b2v_inst5|gf_mult:inst16"
Info (12128): Elaborating entity "register4b" for hierarchy "Berlekamp_Massey:b2v_inst5|register4b:inst8"
Info (12128): Elaborating entity "gf_inv" for hierarchy "Berlekamp_Massey:b2v_inst5|gf_inv:inst32"
Warning (10631): VHDL Process Statement warning at gf_inv.vhd(14): inferring latch(es) for signal or variable "o", which holds its previous value in one or more paths through the process File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/gf_inv.vhd Line: 14
Info (10041): Inferred latch for "o[0]" at gf_inv.vhd(14) File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/gf_inv.vhd Line: 14
Info (10041): Inferred latch for "o[1]" at gf_inv.vhd(14) File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/gf_inv.vhd Line: 14
Info (10041): Inferred latch for "o[2]" at gf_inv.vhd(14) File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/gf_inv.vhd Line: 14
Info (10041): Inferred latch for "o[3]" at gf_inv.vhd(14) File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/gf_inv.vhd Line: 14
Warning (12125): Using design file mux2x1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Mux2x1-Mux2x1 File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/mux2x1.vhd Line: 18
    Info (12023): Found entity 1: Mux2x1 File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/mux2x1.vhd Line: 6
Info (12128): Elaborating entity "Mux2x1" for hierarchy "Berlekamp_Massey:b2v_inst5|Mux2x1:inst33"
Info (12128): Elaborating entity "static_1" for hierarchy "Berlekamp_Massey:b2v_inst5|static_1:inst31"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Registra" is stuck at GND File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd Line: 35
    Warning (13410): Pin "Lambda1[0]" is stuck at GND File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd Line: 36
    Warning (13410): Pin "Lambda1[1]" is stuck at GND File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd Line: 36
    Warning (13410): Pin "Lambda1[2]" is stuck at GND File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd Line: 36
    Warning (13410): Pin "Lambda1[3]" is stuck at GND File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd Line: 36
    Warning (13410): Pin "Lambda2[0]" is stuck at GND File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd Line: 37
    Warning (13410): Pin "Lambda2[1]" is stuck at GND File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd Line: 37
    Warning (13410): Pin "Lambda2[2]" is stuck at GND File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd Line: 37
    Warning (13410): Pin "Lambda2[3]" is stuck at GND File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd Line: 37
    Warning (13410): Pin "Lambda3[0]" is stuck at GND File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd Line: 38
    Warning (13410): Pin "Lambda3[1]" is stuck at GND File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd Line: 38
    Warning (13410): Pin "Lambda3[2]" is stuck at GND File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd Line: 38
    Warning (13410): Pin "Lambda3[3]" is stuck at GND File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd Line: 38
    Warning (13410): Pin "Lambda4[0]" is stuck at GND File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd Line: 39
    Warning (13410): Pin "Lambda4[1]" is stuck at GND File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd Line: 39
    Warning (13410): Pin "Lambda4[2]" is stuck at GND File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd Line: 39
    Warning (13410): Pin "Lambda4[3]" is stuck at GND File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd Line: 39
    Warning (13410): Pin "Omega[0]" is stuck at GND File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd Line: 40
    Warning (13410): Pin "Omega[1]" is stuck at GND File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd Line: 40
    Warning (13410): Pin "Omega[2]" is stuck at GND File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd Line: 40
    Warning (13410): Pin "Omega[3]" is stuck at GND File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd Line: 40
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Impar" File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd Line: 30
    Warning (15610): No output dependent on input pin "Count8" File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd Line: 32
    Warning (15610): No output dependent on input pin "Input[0]" File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd Line: 34
    Warning (15610): No output dependent on input pin "Input[1]" File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd Line: 34
    Warning (15610): No output dependent on input pin "Input[2]" File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd Line: 34
    Warning (15610): No output dependent on input pin "Input[3]" File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd Line: 34
    Warning (15610): No output dependent on input pin "Inicia" File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd Line: 33
    Warning (15610): No output dependent on input pin "Count4" File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd Line: 31
    Warning (15610): No output dependent on input pin "Clock" File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd Line: 28
    Warning (15610): No output dependent on input pin "Reset" File: C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd Line: 29
Info (21057): Implemented 31 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 21 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings
    Info: Peak virtual memory: 860 megabytes
    Info: Processing ended: Sat Sep 24 18:51:27 2016
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:20


