
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003409                       # Number of seconds simulated
sim_ticks                                  3409050060                       # Number of ticks simulated
final_tick                               574940087736                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  59847                       # Simulator instruction rate (inst/s)
host_op_rate                                    78533                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  96866                       # Simulator tick rate (ticks/s)
host_mem_usage                               16894692                       # Number of bytes of host memory used
host_seconds                                 35193.43                       # Real time elapsed on the host
sim_insts                                  2106210824                       # Number of instructions simulated
sim_ops                                    2763840153                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       220672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       296832                       # Number of bytes read from this memory
system.physmem.bytes_read::total               527872                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10368                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        89344                       # Number of bytes written to this memory
system.physmem.bytes_written::total             89344                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1724                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2319                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4124                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             698                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  698                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1539432                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     64731229                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1501885                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     87071763                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               154844309                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1539432                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1501885                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3041316                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          26207887                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               26207887                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          26207887                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1539432                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     64731229                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1501885                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     87071763                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              181052196                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8175181                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2855281                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2489277                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189001                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1428541                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1382796                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200124                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5750                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3496905                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15860033                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2855281                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1582920                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3358054                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         876275                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        364030                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1720114                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91523                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7905120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.312161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.290683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4547066     57.52%     57.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601787      7.61%     65.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          294009      3.72%     68.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          220451      2.79%     71.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          181397      2.29%     73.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          159184      2.01%     75.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54483      0.69%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195596      2.47%     79.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1651147     20.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7905120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.349262                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.940022                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3620454                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       340788                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3244471                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16113                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        683293                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312786                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2846                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17728815                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4466                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        683293                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3772081                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         157362                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        41638                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3107591                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       143148                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17167274                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70619                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        59984                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22736035                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78165851                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78165851                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903406                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7832593                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2134                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1133                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           364294                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2626835                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595717                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7514                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       136023                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16146101                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2140                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13773941                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18481                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4660893                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12645504                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          105                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7905120                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.742408                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.861563                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2848694     36.04%     36.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1691719     21.40%     57.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       821499     10.39%     67.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       994347     12.58%     80.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       756793      9.57%     89.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477371      6.04%     96.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       207628      2.63%     98.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60164      0.76%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46905      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7905120                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58777     72.76%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12643     15.65%     88.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9359     11.59%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10805531     78.45%     78.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109517      0.80%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2358663     17.12%     96.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       499234      3.62%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13773941                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.684848                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80779                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005865                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35552262                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20809232                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13290034                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13854720                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22680                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       738758                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           90                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          102                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155961                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        683293                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          94512                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7277                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16148242                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        61341                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2626835                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595717                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1125                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3954                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           42                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          102                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95215                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111950                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207165                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13470765                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2256875                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       303176                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2742456                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2016378                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            485581                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.647764                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13315453                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13290034                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7996046                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19703361                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.625656                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405821                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370187                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4778167                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2035                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187235                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7221827                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.574420                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.291309                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3387142     46.90%     46.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532540     21.22%     68.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       838808     11.61%     79.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305294      4.23%     83.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       260178      3.60%     87.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       114823      1.59%     89.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       279199      3.87%     93.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        76616      1.06%     94.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       427227      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7221827                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370187                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888074                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779015                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928960                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       427227                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22942850                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32980863                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3547                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 270061                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370187                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.817518                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.817518                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.223215                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.223215                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62374568                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17439881                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18291736                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2030                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  11                       # Number of system calls
system.switch_cpus1.numCycles                 8175181                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2899862                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2353943                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       197920                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1205272                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1146164                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          307579                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8641                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3041005                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15999595                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2899862                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1453743                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3379302                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1040610                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        603657                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1496373                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        90636                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7862089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.508595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.319252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4482787     57.02%     57.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          211697      2.69%     59.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          242131      3.08%     62.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          441677      5.62%     68.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          196237      2.50%     70.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          303229      3.86%     74.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          166278      2.11%     76.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          141380      1.80%     78.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1676673     21.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7862089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.354715                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.957094                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3209199                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       559083                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3224682                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        32924                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        836196                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       493089                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1956                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19042814                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4557                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        836196                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3383440                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         134622                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       183579                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3079238                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       245009                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18305723                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3896                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        131610                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        71140                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1095                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25643496                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85271756                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85271756                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15775294                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9868175                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3862                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2329                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           629590                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1705573                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       873078                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12428                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       264201                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17200256                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3861                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13851297                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27803                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5802347                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17378253                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          745                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7862089                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.761783                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.921840                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2790720     35.50%     35.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1659141     21.10%     56.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1120281     14.25%     70.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       784088      9.97%     80.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       657034      8.36%     89.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       351822      4.47%     93.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       349564      4.45%     98.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        80812      1.03%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        68627      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7862089                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         100547     76.56%     76.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     76.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14094     10.73%     87.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16688     12.71%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11547598     83.37%     83.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       195817      1.41%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1527      0.01%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1379418      9.96%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       726937      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13851297                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.694311                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             131333                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009482                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35723814                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23006610                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13450381                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13982630                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        26989                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       665189                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          211                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          156                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       221196                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        836196                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          52655                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8472                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17204117                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        60495                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1705573                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       873078                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2307                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6300                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          156                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       117331                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       113529                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       230860                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13589546                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1287853                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       261746                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1985372                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1925157                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            697519                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.662293                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13460718                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13450381                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8804641                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24698535                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.645270                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356484                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9246307                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11356257                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5847909                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3116                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200444                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7025893                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.616344                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.158083                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2808924     39.98%     39.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1897967     27.01%     66.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       779365     11.09%     78.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       388578      5.53%     83.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       395473      5.63%     89.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       155282      2.21%     91.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       169679      2.42%     93.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        87550      1.25%     95.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       343075      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7025893                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9246307                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11356257                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1692263                       # Number of memory references committed
system.switch_cpus1.commit.loads              1040381                       # Number of loads committed
system.switch_cpus1.commit.membars               1550                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1632781                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10231039                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       231070                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       343075                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23886841                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35245302                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4510                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 313092                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9246307                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11356257                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9246307                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.884156                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.884156                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.131022                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.131022                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61092223                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18593752                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17622813                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3110                       # number of misc regfile writes
system.l20.replacements                          1765                       # number of replacements
system.l20.tagsinuse                      4095.332497                       # Cycle average of tags in use
system.l20.total_refs                          156620                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5861                       # Sample count of references to valid blocks.
system.l20.avg_refs                         26.722402                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           74.265064                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    38.215140                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   899.899149                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3082.953144                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.018131                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.009330                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.219702                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.752674                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999837                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3684                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3688                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             921                       # number of Writeback hits
system.l20.Writeback_hits::total                  921                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3708                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3712                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3708                       # number of overall hits
system.l20.overall_hits::total                   3712                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1724                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1765                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1724                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1765                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1724                       # number of overall misses
system.l20.overall_misses::total                 1765                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      5114844                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    170013784                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      175128628                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      5114844                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    170013784                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       175128628                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      5114844                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    170013784                       # number of overall miss cycles
system.l20.overall_miss_latency::total      175128628                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5408                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5453                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          921                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              921                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5432                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5477                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5432                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5477                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.318787                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.323675                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.317378                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.322257                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.317378                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.322257                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 124752.292683                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 98615.883991                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 99223.018697                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 124752.292683                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 98615.883991                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 99223.018697                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 124752.292683                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 98615.883991                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 99223.018697                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 280                       # number of writebacks
system.l20.writebacks::total                      280                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1724                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1765                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1724                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1765                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1724                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1765                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      4806494                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    157064057                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    161870551                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      4806494                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    157064057                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    161870551                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      4806494                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    157064057                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    161870551                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.318787                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.323675                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.317378                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.322257                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.317378                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.322257                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 117231.560976                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91104.441415                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 91711.360340                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 117231.560976                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 91104.441415                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 91711.360340                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 117231.560976                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 91104.441415                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 91711.360340                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2358                       # number of replacements
system.l21.tagsinuse                      4094.530276                       # Cycle average of tags in use
system.l21.total_refs                          322444                       # Total number of references to valid blocks.
system.l21.sampled_refs                          6454                       # Sample count of references to valid blocks.
system.l21.avg_refs                         49.960335                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           44.290026                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    32.843410                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   891.862337                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3125.534503                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.010813                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.008018                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.217740                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.763070                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999641                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            5                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4547                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4552                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1362                       # number of Writeback hits
system.l21.Writeback_hits::total                 1362                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           51                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   51                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            5                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4598                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4603                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            5                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4598                       # number of overall hits
system.l21.overall_hits::total                   4603                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2319                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2359                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2319                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2359                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2319                       # number of overall misses
system.l21.overall_misses::total                 2359                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      7083168                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    244333617                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      251416785                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      7083168                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    244333617                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       251416785                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      7083168                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    244333617                       # number of overall miss cycles
system.l21.overall_miss_latency::total      251416785                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           45                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6866                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6911                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1362                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1362                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           51                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               51                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6917                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6962                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6917                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6962                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.888889                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.337751                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.341340                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.888889                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.335261                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.338839                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.888889                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.335261                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.338839                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 177079.200000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 105361.628719                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 106577.696058                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 177079.200000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 105361.628719                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 106577.696058                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 177079.200000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 105361.628719                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 106577.696058                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 418                       # number of writebacks
system.l21.writebacks::total                      418                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2319                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2359                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2319                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2359                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2319                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2359                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      6779512                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    226524305                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    233303817                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      6779512                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    226524305                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    233303817                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      6779512                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    226524305                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    233303817                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.888889                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.337751                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.341340                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.888889                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.335261                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.338839                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.888889                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.335261                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.338839                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 169487.800000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 97681.890901                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 98899.456125                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 169487.800000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 97681.890901                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 98899.456125                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 169487.800000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 97681.890901                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 98899.456125                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               557.384974                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001752579                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1779311.863233                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.142226                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.242747                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067536                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825710                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.893245                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1720058                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1720058                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1720058                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1720058                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1720058                       # number of overall hits
system.cpu0.icache.overall_hits::total        1720058                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           56                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           56                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           56                       # number of overall misses
system.cpu0.icache.overall_misses::total           56                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6762570                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6762570                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6762570                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6762570                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6762570                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6762570                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1720114                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1720114                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1720114                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1720114                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1720114                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1720114                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 120760.178571                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 120760.178571                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 120760.178571                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 120760.178571                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 120760.178571                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 120760.178571                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5311823                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5311823                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5311823                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5311823                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5311823                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5311823                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 118040.511111                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 118040.511111                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 118040.511111                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 118040.511111                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 118040.511111                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 118040.511111                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5432                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223249748                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5688                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39249.252461                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.044187                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.955813                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.785329                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.214671                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055312                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055312                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1106                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1106                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1015                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1015                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2492896                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2492896                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2492896                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2492896                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        17285                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        17285                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        17357                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17357                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        17357                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17357                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1150012357                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1150012357                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2258126                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2258126                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1152270483                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1152270483                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1152270483                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1152270483                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2072597                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2072597                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1015                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1015                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2510253                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2510253                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2510253                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2510253                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008340                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008340                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006914                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006914                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006914                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006914                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 66532.389760                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 66532.389760                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 31362.861111                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31362.861111                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 66386.500144                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 66386.500144                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 66386.500144                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 66386.500144                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          921                       # number of writebacks
system.cpu0.dcache.writebacks::total              921                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11877                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11877                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11925                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11925                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11925                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11925                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5408                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5408                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5432                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5432                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5432                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5432                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    200320298                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    200320298                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       496824                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       496824                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    200817122                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    200817122                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    200817122                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    200817122                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002609                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002609                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002164                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002164                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002164                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002164                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 37041.475222                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 37041.475222                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        20701                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        20701                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 36969.278719                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 36969.278719                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 36969.278719                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 36969.278719                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               511.784372                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088469666                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2105357.187621                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.784372                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.063757                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.820167                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1496315                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1496315                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1496315                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1496315                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1496315                       # number of overall hits
system.cpu1.icache.overall_hits::total        1496315                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           58                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           58                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           58                       # number of overall misses
system.cpu1.icache.overall_misses::total           58                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     11361998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     11361998                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     11361998                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     11361998                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     11361998                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     11361998                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1496373                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1496373                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1496373                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1496373                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1496373                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1496373                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 195896.517241                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 195896.517241                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 195896.517241                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 195896.517241                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 195896.517241                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 195896.517241                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      7376448                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7376448                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      7376448                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7376448                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      7376448                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7376448                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 163921.066667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 163921.066667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 163921.066667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 163921.066667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 163921.066667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 163921.066667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6917                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177666054                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7173                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              24768.723547                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.941825                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.058175                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886492                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113508                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1003958                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1003958                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       648537                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        648537                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2239                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2239                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1555                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1555                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1652495                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1652495                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1652495                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1652495                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13627                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13627                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          175                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          175                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13802                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13802                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13802                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13802                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    721465000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    721465000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      6644862                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6644862                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    728109862                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    728109862                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    728109862                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    728109862                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1017585                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1017585                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       648712                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       648712                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2239                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2239                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1555                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1555                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1666297                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1666297                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1666297                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1666297                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013392                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013392                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000270                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000270                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008283                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008283                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008283                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008283                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 52943.788068                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 52943.788068                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 37970.640000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 37970.640000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 52753.938705                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 52753.938705                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 52753.938705                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 52753.938705                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1362                       # number of writebacks
system.cpu1.dcache.writebacks::total             1362                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6761                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6761                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          124                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          124                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6885                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6885                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6885                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6885                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6866                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6866                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           51                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           51                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6917                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6917                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6917                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6917                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    283882020                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    283882020                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1276125                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1276125                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    285158145                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    285158145                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    285158145                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    285158145                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006747                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006747                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000079                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000079                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004151                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004151                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004151                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004151                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 41346.055928                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 41346.055928                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 25022.058824                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25022.058824                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 41225.696834                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 41225.696834                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 41225.696834                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 41225.696834                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
