// Seed: 377579903
module module_0 (
    output wor id_0,
    input supply1 id_1,
    input tri id_2
);
  assign id_0 = -1'd0 - -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd40,
    parameter id_4 = 32'd4
) (
    input  tri1 _id_0,
    input  wor  id_1,
    input  wire id_2,
    output tri0 id_3,
    input  wire _id_4,
    output wire id_5
);
  reg [-1 : id_4] id_7;
  logic id_8;
  ;
  initial id_7 <= 1'd0;
  wire [id_0 : -1] id_9;
  assign id_8 = -1;
  wire id_10;
  parameter id_11 = 1'b0;
  wire id_12;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_2
  );
  assign modCall_1.id_2 = 0;
endmodule
