Info: *******************************************************************
Info: Running Quartus Prime Shell
Info: Command: quartus_sh --no_banner --flow compile top
Info: Quartus(args): compile top
Info: Project Name = /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/boards/rzrd/top
Info: Revision Name = top
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Mon Jul 17 13:45:27 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 1 design units, including 1 entities, in source file /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv
    Info (12023): Found entity 1: top File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/seven_segment_4_digits.sv
    Info (12023): Found entity 1: seven_segment_4_digits File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/seven_segment_4_digits.sv Line: 1
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top.sv(166): truncated value with size 32 to match size of target (20) File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 166
Warning (10230): Verilog HDL assignment warning at top.sv(160): truncated value with size 32 to match size of target (20) File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 160
Warning (10230): Verilog HDL assignment warning at top.sv(190): truncated value with size 20 to match size of target (1) File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 190
Warning (10230): Verilog HDL assignment warning at top.sv(191): truncated value with size 20 to match size of target (1) File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 191
Warning (10230): Verilog HDL assignment warning at top.sv(192): truncated value with size 20 to match size of target (1) File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 192
Warning (10230): Verilog HDL assignment warning at top.sv(193): truncated value with size 20 to match size of target (1) File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 193
Warning (10230): Verilog HDL assignment warning at top.sv(194): truncated value with size 20 to match size of target (1) File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 194
Warning (10230): Verilog HDL assignment warning at top.sv(195): truncated value with size 20 to match size of target (1) File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 195
Warning (10230): Verilog HDL assignment warning at top.sv(196): truncated value with size 20 to match size of target (1) File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 196
Warning (10230): Verilog HDL assignment warning at top.sv(197): truncated value with size 20 to match size of target (1) File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 197
Warning (10230): Verilog HDL assignment warning at top.sv(198): truncated value with size 20 to match size of target (1) File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 198
Warning (10230): Verilog HDL assignment warning at top.sv(199): truncated value with size 20 to match size of target (1) File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 199
Warning (10230): Verilog HDL assignment warning at top.sv(200): truncated value with size 20 to match size of target (1) File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 200
Warning (10230): Verilog HDL assignment warning at top.sv(201): truncated value with size 20 to match size of target (1) File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 201
Warning (10230): Verilog HDL assignment warning at top.sv(277): truncated value with size 32 to match size of target (18) File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 277
Info (10264): Verilog HDL Case Statement information at top.sv(298): all case item expressions in this case statement are onehot File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 298
Warning (12125): Using design file /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/inn441_mic_spi_receiver.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: inn441_mic_spi_receiver File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/inn441_mic_spi_receiver.sv Line: 1
Info (12128): Elaborating entity "inn441_mic_spi_receiver" for hierarchy "inn441_mic_spi_receiver:i_microphone" File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 50
Warning (10230): Verilog HDL assignment warning at inn441_mic_spi_receiver.sv(41): truncated value with size 24 to match size of target (16) File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/inn441_mic_spi_receiver.sv Line: 41
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "gpio[0]" and its non-tri-state driver. File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Warning (13035): Inserted always-enabled tri-state buffer between "gpio[6]" and its non-tri-state driver. File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "gpio[4]" has no driver File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Warning (13040): bidirectional pin "gpio[1]" has no driver File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Warning (13040): bidirectional pin "gpio[2]" has no driver File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Warning (13040): bidirectional pin "gpio[3]" has no driver File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Warning (13040): bidirectional pin "gpio[5]" has no driver File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Warning (13040): bidirectional pin "gpio[7]" has no driver File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Warning (13040): bidirectional pin "gpio[9]" has no driver File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Warning (13040): bidirectional pin "gpio[11]" has no driver File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Warning (13040): bidirectional pin "gpio[12]" has no driver File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Warning (13040): bidirectional pin "gpio[13]" has no driver File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "gpio[8]" is fed by GND File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Warning (13033): The pin "gpio[10]" is fed by VCC File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
Info (13000): Registers with preset signals will power-up high File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 298
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "gpio[0]~synth" File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Warning (13010): Node "gpio[6]~synth" File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Warning (13010): Node "gpio[10]~synth" File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led[0]" is stuck at GND File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 12
    Warning (13410): Pin "led[1]" is stuck at GND File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 12
    Warning (13410): Pin "led[2]" is stuck at GND File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 12
    Warning (13410): Pin "led[3]" is stuck at GND File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 12
    Warning (13410): Pin "digit[0]" is stuck at GND File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 15
    Warning (13410): Pin "digit[1]" is stuck at VCC File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 15
    Warning (13410): Pin "digit[2]" is stuck at VCC File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 15
    Warning (13410): Pin "digit[3]" is stuck at VCC File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 15
    Warning (13410): Pin "hsync" is stuck at GND File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 19
    Warning (13410): Pin "vsync" is stuck at GND File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 20
    Warning (13410): Pin "rgb[0]" is stuck at GND File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 21
    Warning (13410): Pin "rgb[1]" is stuck at GND File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 21
    Warning (13410): Pin "rgb[2]" is stuck at GND File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 21
Info (286030): Timing-Driven Synthesis is running
Info (17049): 16 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key_sw[0]" File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 11
    Warning (15610): No output dependent on input pin "key_sw[1]" File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 11
    Warning (15610): No output dependent on input pin "key_sw[2]" File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 11
    Warning (15610): No output dependent on input pin "key_sw[3]" File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 11
Info (21057): Implemented 470 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 22 output pins
    Info (21060): Implemented 14 bidirectional pins
    Info (21061): Implemented 428 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings
    Info: Peak virtual memory: 540 megabytes
    Info: Processing ended: Mon Jul 17 13:45:36 2023
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:22
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Mon Jul 17 13:45:37 2023
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top
Info: qfit2_default_script.tcl version: #1
Info: Project  = top
Info: Revision = top
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (119006): Selected device EP4CE6E22C8 for design "top"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (332104): Reading SDC File: 'top.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000          clk
Info (176353): Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 8
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node reset_n~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 9
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node buzzer~output File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 17
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during the Fitter is 0.08 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:00
Warning (169177): 20 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin key_sw[0] uses I/O standard 3.3-V LVTTL at 91 File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 11
    Info (169178): Pin key_sw[1] uses I/O standard 3.3-V LVTTL at 90 File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 11
    Info (169178): Pin key_sw[2] uses I/O standard 3.3-V LVTTL at 89 File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 11
    Info (169178): Pin key_sw[3] uses I/O standard 3.3-V LVTTL at 88 File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 11
    Info (169178): Pin gpio[1] uses I/O standard 3.3-V LVTTL at 65 File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Info (169178): Pin gpio[2] uses I/O standard 3.3-V LVTTL at 66 File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Info (169178): Pin gpio[3] uses I/O standard 3.3-V LVTTL at 67 File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Info (169178): Pin gpio[5] uses I/O standard 3.3-V LVTTL at 69 File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Info (169178): Pin gpio[7] uses I/O standard 3.3-V LVTTL at 71 File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Info (169178): Pin gpio[9] uses I/O standard 3.3-V LVTTL at 73 File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Info (169178): Pin gpio[11] uses I/O standard 3.3-V LVTTL at 75 File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Info (169178): Pin gpio[12] uses I/O standard 3.3-V LVTTL at 76 File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Info (169178): Pin gpio[13] uses I/O standard 3.3-V LVTTL at 77 File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Info (169178): Pin gpio[0] uses I/O standard 3.3-V LVTTL at 64 File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Info (169178): Pin gpio[4] uses I/O standard 3.3-V LVTTL at 68 File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Info (169178): Pin gpio[6] uses I/O standard 3.3-V LVTTL at 70 File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Info (169178): Pin gpio[8] uses I/O standard 3.3-V LVTTL at 72 File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Info (169178): Pin gpio[10] uses I/O standard 3.3-V LVTTL at 74 File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Info (169178): Pin reset_n uses I/O standard 3.3-V LVTTL at 25 File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 9
    Info (169178): Pin clk uses I/O standard 3.3-V LVTTL at 23 File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 8
Warning (169064): Following 14 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin gpio[1] has a permanently disabled output enable File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Info (169065): Pin gpio[2] has a permanently disabled output enable File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Info (169065): Pin gpio[3] has a permanently disabled output enable File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Info (169065): Pin gpio[5] has a permanently disabled output enable File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Info (169065): Pin gpio[7] has a permanently disabled output enable File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Info (169065): Pin gpio[9] has a permanently disabled output enable File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Info (169065): Pin gpio[11] has a permanently disabled output enable File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Info (169065): Pin gpio[12] has a permanently disabled output enable File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Info (169065): Pin gpio[13] has a permanently disabled output enable File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Info (169065): Pin gpio[0] has a permanently enabled output enable File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Info (169065): Pin gpio[4] has a permanently disabled output enable File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Info (169065): Pin gpio[6] has a permanently enabled output enable File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Info (169065): Pin gpio[8] has a permanently enabled output enable File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
    Info (169065): Pin gpio[10] has a permanently enabled output enable File: /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/src/top.sv Line: 24
Info (144001): Generated suppressed messages file /mh/xprj/chip/lalambda-fpga/labs/lab_day2_02_note_recognition/boards/rzrd/output/top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 1105 megabytes
    Info: Processing ended: Mon Jul 17 13:45:42 2023
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Mon Jul 17 13:45:43 2023
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 474 megabytes
    Info: Processing ended: Mon Jul 17 13:45:44 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01
Info (293026): Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Mon Jul 17 13:45:45 2023
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: 'top.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 7.411
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.411               0.000 clk 
Info (332146): Worst-case hold slack is 0.466
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.466               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.741
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.741               0.000 clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 16 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 303.078 ns
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 8.078
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.078               0.000 clk 
Info (332146): Worst-case hold slack is 0.417
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.417               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.751
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.751               0.000 clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 16 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 304.581 ns
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 14.541
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.541               0.000 clk 
Info (332146): Worst-case hold slack is 0.193
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.193               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.263
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.263               0.000 clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 16 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 312.683 ns
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 591 megabytes
    Info: Processing ended: Mon Jul 17 13:45:46 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01
Info (293000): Quartus Prime Full Compilation was successful. 0 errors, 61 warnings
Info (23030): Evaluation of Tcl script /home/user52/intelFPGA_lite/21.1/quartus/common/tcl/internal/qsh_flow.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 61 warnings
    Info: Peak virtual memory: 622 megabytes
    Info: Processing ended: Mon Jul 17 13:45:47 2023
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:32
