

================================================================
== Vivado HLS Report for 'kernel_fdtd_2d_optimized'
================================================================
* Date:           Fri Aug 31 22:23:30 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fir_prj
* Solution:       my_version_with_float_constant
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     3.024|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------------+-------------+-------------+-------------+---------+
    |          Latency          |          Interval         | Pipeline|
    |     min     |     max     |     min     |     max     |   Type  |
    +-------------+-------------+-------------+-------------+---------+
    |  11731906951|  11731906951|  11731906951|  11731906951|   none  |
    +-------------+-------------+-------------+-------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------------+-------------+-----------+-----------+-----------+------+----------+
        |                 |          Latency          | Iteration |  Initiation Interval  | Trip |          |
        |    Loop Name    |     min     |     max     |  Latency  |  achieved |   target  | Count| Pipelined|
        +-----------------+-------------+-------------+-----------+-----------+-----------+------+----------+
        |- Loop 1         |  11731906950|  11731906950|  234638139|          -|          -|    50|    no    |
        | + Loop 1.1      |         5000|         5000|          5|          -|          -|  1000|    no    |
        | + Loop 1.2      |     43961994|     43961994|      44006|          -|          -|   999|    no    |
        |  ++ Loop 1.2.1  |        44000|        44000|         44|          -|          -|  1000|    no    |
        | + Loop 1.3      |     44957000|     44957000|      44957|          -|          -|  1000|    no    |
        |  ++ Loop 1.3.1  |        44955|        44955|         45|          -|          -|   999|    no    |
        | + Loop 1.4      |    145714140|    145714140|     145860|          -|          -|   999|    no    |
        |  ++ Loop 1.4.1  |       145854|       145854|        146|          -|          -|   999|    no    |
        +-----------------+-------------+-------------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 185
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond7)
3 --> 
	4  / (!exitcond6)
	8  / (exitcond6)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	3  / true
8 --> 
	9  / (!exitcond5)
	57  / (exitcond5)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / (!exitcond4)
	8  / (exitcond4)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	13  / true
57 --> 
	58  / (!exitcond3)
	103  / (exitcond3)
58 --> 
	59  / (!exitcond2)
	57  / (exitcond2)
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	58  / true
103 --> 
	104  / (!exitcond1)
	2  / (exitcond1)
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / (!exitcond)
	103  / (exitcond)
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	108  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %tmax) nounwind, !map !242"   --->   Operation 186 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nx) nounwind, !map !248"   --->   Operation 187 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %ny) nounwind, !map !252"   --->   Operation 188 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000000 x double]* %ex) nounwind, !map !256"   --->   Operation 189 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000000 x double]* %ey) nounwind, !map !262"   --->   Operation 190 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000000 x double]* %hz) nounwind, !map !266"   --->   Operation 191 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([50 x double]* %p_fict_s) nounwind, !map !270"   --->   Operation 192 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([25 x i8]* @kernel_fdtd_2d_optim) nounwind"   --->   Operation 193 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (1.06ns)   --->   "br label %.loopexit" [fdtd-2d.cpp:367]   --->   Operation 194 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%t = phi i6 [ 0, %0 ], [ %t_1, %.loopexit.loopexit ]"   --->   Operation 195 'phi' 't' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (1.15ns)   --->   "%exitcond7 = icmp eq i6 %t, -14" [fdtd-2d.cpp:367]   --->   Operation 196 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.15> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind"   --->   Operation 197 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (1.35ns)   --->   "%t_1 = add i6 %t, 1" [fdtd-2d.cpp:367]   --->   Operation 198 'add' 't_1' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %6, label %.preheader13.preheader" [fdtd-2d.cpp:367]   --->   Operation 199 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%tmp = zext i6 %t to i64" [fdtd-2d.cpp:370]   --->   Operation 200 'zext' 'tmp' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%p_fict_addr = getelementptr [50 x double]* %p_fict_s, i64 0, i64 %tmp" [fdtd-2d.cpp:370]   --->   Operation 201 'getelementptr' 'p_fict_addr' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (1.06ns)   --->   "br label %.preheader13" [fdtd-2d.cpp:369]   --->   Operation 202 'br' <Predicate = (!exitcond7)> <Delay = 1.06>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "ret void" [fdtd-2d.cpp:386]   --->   Operation 203 'ret' <Predicate = (exitcond7)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.41>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%j = phi i10 [ %j_4, %1 ], [ 0, %.preheader13.preheader ]"   --->   Operation 204 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (1.29ns)   --->   "%exitcond6 = icmp eq i10 %j, -24" [fdtd-2d.cpp:369]   --->   Operation 205 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind"   --->   Operation 206 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (1.41ns)   --->   "%j_4 = add i10 %j, 1" [fdtd-2d.cpp:369]   --->   Operation 207 'add' 'j_4' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader12.preheader, label %1" [fdtd-2d.cpp:369]   --->   Operation 208 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [3/3] (1.33ns)   --->   "%p_fict_load = load double* %p_fict_addr, align 8" [fdtd-2d.cpp:370]   --->   Operation 209 'load' 'p_fict_load' <Predicate = (!exitcond6)> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_3 : Operation 210 [1/1] (1.06ns)   --->   "br label %.preheader12" [fdtd-2d.cpp:372]   --->   Operation 210 'br' <Predicate = (exitcond6)> <Delay = 1.06>

State 4 <SV = 3> <Delay = 1.33>
ST_4 : Operation 211 [2/3] (1.33ns)   --->   "%p_fict_load = load double* %p_fict_addr, align 8" [fdtd-2d.cpp:370]   --->   Operation 211 'load' 'p_fict_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 5 <SV = 4> <Delay = 1.33>
ST_5 : Operation 212 [1/3] (1.33ns)   --->   "%p_fict_load = load double* %p_fict_addr, align 8" [fdtd-2d.cpp:370]   --->   Operation 212 'load' 'p_fict_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 6 <SV = 5> <Delay = 1.33>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_s = zext i10 %j to i64" [fdtd-2d.cpp:370]   --->   Operation 213 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%ey_addr = getelementptr [1000000 x double]* %ey, i64 0, i64 %tmp_s" [fdtd-2d.cpp:370]   --->   Operation 214 'getelementptr' 'ey_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 215 [2/2] (1.33ns)   --->   "store double %p_fict_load, double* %ey_addr, align 8" [fdtd-2d.cpp:370]   --->   Operation 215 'store' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 7 <SV = 6> <Delay = 1.33>
ST_7 : Operation 216 [1/2] (1.33ns)   --->   "store double %p_fict_load, double* %ey_addr, align 8" [fdtd-2d.cpp:370]   --->   Operation 216 'store' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "br label %.preheader13" [fdtd-2d.cpp:369]   --->   Operation 217 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 1.41>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%i = phi i10 [ %i_3, %3 ], [ 1, %.preheader12.preheader ]"   --->   Operation 218 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 219 [1/1] (1.29ns)   --->   "%exitcond5 = icmp eq i10 %i, -24" [fdtd-2d.cpp:372]   --->   Operation 219 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 999, i64 999, i64 999) nounwind"   --->   Operation 220 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader10.preheader, label %.preheader11.preheader" [fdtd-2d.cpp:372]   --->   Operation 221 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 222 [1/1] (1.41ns)   --->   "%tmp_9 = add i10 %i, -1" [fdtd-2d.cpp:374]   --->   Operation 222 'add' 'tmp_9' <Predicate = (!exitcond5)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 223 [1/1] (1.06ns)   --->   "br label %.preheader10"   --->   Operation 223 'br' <Predicate = (exitcond5)> <Delay = 1.06>

State 9 <SV = 4> <Delay = 1.82>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i10 %i to i20" [fdtd-2d.cpp:374]   --->   Operation 224 'zext' 'tmp_8_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 225 [4/4] (1.82ns)   --->   "%tmp_1 = mul i20 %tmp_8_cast, 1000" [fdtd-2d.cpp:374]   --->   Operation 225 'mul' 'tmp_1' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i10 %tmp_9 to i20" [fdtd-2d.cpp:374]   --->   Operation 226 'zext' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 227 [4/4] (1.82ns)   --->   "%tmp_3 = mul i20 %tmp_2_cast, 1000" [fdtd-2d.cpp:374]   --->   Operation 227 'mul' 'tmp_3' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 5> <Delay = 1.82>
ST_10 : Operation 228 [3/4] (1.82ns)   --->   "%tmp_1 = mul i20 %tmp_8_cast, 1000" [fdtd-2d.cpp:374]   --->   Operation 228 'mul' 'tmp_1' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 229 [3/4] (1.82ns)   --->   "%tmp_3 = mul i20 %tmp_2_cast, 1000" [fdtd-2d.cpp:374]   --->   Operation 229 'mul' 'tmp_3' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 6> <Delay = 1.82>
ST_11 : Operation 230 [2/4] (1.82ns)   --->   "%tmp_1 = mul i20 %tmp_8_cast, 1000" [fdtd-2d.cpp:374]   --->   Operation 230 'mul' 'tmp_1' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 231 [2/4] (1.82ns)   --->   "%tmp_3 = mul i20 %tmp_2_cast, 1000" [fdtd-2d.cpp:374]   --->   Operation 231 'mul' 'tmp_3' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 7> <Delay = 1.06>
ST_12 : Operation 232 [1/4] (0.00ns)   --->   "%tmp_1 = mul i20 %tmp_8_cast, 1000" [fdtd-2d.cpp:374]   --->   Operation 232 'mul' 'tmp_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 233 [1/4] (0.00ns)   --->   "%tmp_3 = mul i20 %tmp_2_cast, 1000" [fdtd-2d.cpp:374]   --->   Operation 233 'mul' 'tmp_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 234 [1/1] (1.06ns)   --->   "br label %.preheader11" [fdtd-2d.cpp:373]   --->   Operation 234 'br' <Predicate = true> <Delay = 1.06>

State 13 <SV = 8> <Delay = 1.56>
ST_13 : Operation 235 [1/1] (0.00ns)   --->   "%j_1 = phi i10 [ %j_5, %2 ], [ 0, %.preheader11.preheader ]"   --->   Operation 235 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 236 [1/1] (1.29ns)   --->   "%exitcond4 = icmp eq i10 %j_1, -24" [fdtd-2d.cpp:373]   --->   Operation 236 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 237 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind"   --->   Operation 237 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 238 [1/1] (1.41ns)   --->   "%j_5 = add i10 %j_1, 1" [fdtd-2d.cpp:373]   --->   Operation 238 'add' 'j_5' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 239 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %3, label %2" [fdtd-2d.cpp:373]   --->   Operation 239 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i10 %j_1 to i20" [fdtd-2d.cpp:374]   --->   Operation 240 'zext' 'tmp_6_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_13 : Operation 241 [1/1] (1.56ns)   --->   "%tmp_2 = add i20 %tmp_6_cast, %tmp_1" [fdtd-2d.cpp:374]   --->   Operation 241 'add' 'tmp_2' <Predicate = (!exitcond4)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 242 [1/1] (1.56ns)   --->   "%tmp_4 = add i20 %tmp_6_cast, %tmp_3" [fdtd-2d.cpp:374]   --->   Operation 242 'add' 'tmp_4' <Predicate = (!exitcond4)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 243 [1/1] (1.41ns)   --->   "%i_3 = add i10 %i, 1" [fdtd-2d.cpp:372]   --->   Operation 243 'add' 'i_3' <Predicate = (exitcond4)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 244 [1/1] (0.00ns)   --->   "br label %.preheader12" [fdtd-2d.cpp:372]   --->   Operation 244 'br' <Predicate = (exitcond4)> <Delay = 0.00>

State 14 <SV = 9> <Delay = 1.33>
ST_14 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i20 %tmp_2 to i64" [fdtd-2d.cpp:374]   --->   Operation 245 'zext' 'tmp_10_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 246 [1/1] (0.00ns)   --->   "%ey_addr_1 = getelementptr [1000000 x double]* %ey, i64 0, i64 %tmp_10_cast" [fdtd-2d.cpp:374]   --->   Operation 246 'getelementptr' 'ey_addr_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 247 [1/1] (0.00ns)   --->   "%hz_addr = getelementptr [1000000 x double]* %hz, i64 0, i64 %tmp_10_cast" [fdtd-2d.cpp:374]   --->   Operation 247 'getelementptr' 'hz_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i20 %tmp_4 to i64" [fdtd-2d.cpp:374]   --->   Operation 248 'zext' 'tmp_11_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 249 [1/1] (0.00ns)   --->   "%hz_addr_1 = getelementptr [1000000 x double]* %hz, i64 0, i64 %tmp_11_cast" [fdtd-2d.cpp:374]   --->   Operation 249 'getelementptr' 'hz_addr_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 250 [4/4] (1.33ns)   --->   "%hz_load = load double* %hz_addr, align 8" [fdtd-2d.cpp:374]   --->   Operation 250 'load' 'hz_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_14 : Operation 251 [4/4] (1.33ns)   --->   "%hz_load_1 = load double* %hz_addr_1, align 8" [fdtd-2d.cpp:374]   --->   Operation 251 'load' 'hz_load_1' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 15 <SV = 10> <Delay = 1.33>
ST_15 : Operation 252 [3/4] (1.33ns)   --->   "%hz_load = load double* %hz_addr, align 8" [fdtd-2d.cpp:374]   --->   Operation 252 'load' 'hz_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_15 : Operation 253 [3/4] (1.33ns)   --->   "%hz_load_1 = load double* %hz_addr_1, align 8" [fdtd-2d.cpp:374]   --->   Operation 253 'load' 'hz_load_1' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 16 <SV = 11> <Delay = 1.33>
ST_16 : Operation 254 [2/4] (1.33ns)   --->   "%hz_load = load double* %hz_addr, align 8" [fdtd-2d.cpp:374]   --->   Operation 254 'load' 'hz_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_16 : Operation 255 [2/4] (1.33ns)   --->   "%hz_load_1 = load double* %hz_addr_1, align 8" [fdtd-2d.cpp:374]   --->   Operation 255 'load' 'hz_load_1' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 17 <SV = 12> <Delay = 1.33>
ST_17 : Operation 256 [1/4] (1.33ns)   --->   "%hz_load = load double* %hz_addr, align 8" [fdtd-2d.cpp:374]   --->   Operation 256 'load' 'hz_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_17 : Operation 257 [1/4] (1.33ns)   --->   "%hz_load_1 = load double* %hz_addr_1, align 8" [fdtd-2d.cpp:374]   --->   Operation 257 'load' 'hz_load_1' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 18 <SV = 13> <Delay = 2.12>
ST_18 : Operation 258 [14/14] (2.12ns)   --->   "%in_assign = fsub double %hz_load, %hz_load_1" [fdtd-2d.cpp:374]   --->   Operation 258 'dsub' 'in_assign' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 14> <Delay = 2.12>
ST_19 : Operation 259 [13/14] (2.12ns)   --->   "%in_assign = fsub double %hz_load, %hz_load_1" [fdtd-2d.cpp:374]   --->   Operation 259 'dsub' 'in_assign' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 15> <Delay = 2.12>
ST_20 : Operation 260 [12/14] (2.12ns)   --->   "%in_assign = fsub double %hz_load, %hz_load_1" [fdtd-2d.cpp:374]   --->   Operation 260 'dsub' 'in_assign' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 16> <Delay = 2.12>
ST_21 : Operation 261 [11/14] (2.12ns)   --->   "%in_assign = fsub double %hz_load, %hz_load_1" [fdtd-2d.cpp:374]   --->   Operation 261 'dsub' 'in_assign' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 17> <Delay = 2.12>
ST_22 : Operation 262 [10/14] (2.12ns)   --->   "%in_assign = fsub double %hz_load, %hz_load_1" [fdtd-2d.cpp:374]   --->   Operation 262 'dsub' 'in_assign' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 18> <Delay = 2.12>
ST_23 : Operation 263 [9/14] (2.12ns)   --->   "%in_assign = fsub double %hz_load, %hz_load_1" [fdtd-2d.cpp:374]   --->   Operation 263 'dsub' 'in_assign' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 19> <Delay = 2.12>
ST_24 : Operation 264 [8/14] (2.12ns)   --->   "%in_assign = fsub double %hz_load, %hz_load_1" [fdtd-2d.cpp:374]   --->   Operation 264 'dsub' 'in_assign' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 20> <Delay = 2.12>
ST_25 : Operation 265 [7/14] (2.12ns)   --->   "%in_assign = fsub double %hz_load, %hz_load_1" [fdtd-2d.cpp:374]   --->   Operation 265 'dsub' 'in_assign' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 21> <Delay = 2.12>
ST_26 : Operation 266 [6/14] (2.12ns)   --->   "%in_assign = fsub double %hz_load, %hz_load_1" [fdtd-2d.cpp:374]   --->   Operation 266 'dsub' 'in_assign' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 22> <Delay = 2.12>
ST_27 : Operation 267 [5/14] (2.12ns)   --->   "%in_assign = fsub double %hz_load, %hz_load_1" [fdtd-2d.cpp:374]   --->   Operation 267 'dsub' 'in_assign' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 23> <Delay = 2.12>
ST_28 : Operation 268 [4/14] (2.12ns)   --->   "%in_assign = fsub double %hz_load, %hz_load_1" [fdtd-2d.cpp:374]   --->   Operation 268 'dsub' 'in_assign' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 24> <Delay = 2.12>
ST_29 : Operation 269 [3/14] (2.12ns)   --->   "%in_assign = fsub double %hz_load, %hz_load_1" [fdtd-2d.cpp:374]   --->   Operation 269 'dsub' 'in_assign' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 25> <Delay = 2.12>
ST_30 : Operation 270 [2/14] (2.12ns)   --->   "%in_assign = fsub double %hz_load, %hz_load_1" [fdtd-2d.cpp:374]   --->   Operation 270 'dsub' 'in_assign' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 26> <Delay = 2.12>
ST_31 : Operation 271 [1/14] (2.12ns)   --->   "%in_assign = fsub double %hz_load, %hz_load_1" [fdtd-2d.cpp:374]   --->   Operation 271 'dsub' 'in_assign' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 27> <Delay = 1.94>
ST_32 : Operation 272 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %in_assign to i64" [fdtd-2d.cpp:51->fdtd-2d.cpp:94->fdtd-2d.cpp:374]   --->   Operation 272 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 273 [1/1] (0.00ns)   --->   "%p_Repl2_4 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [fdtd-2d.cpp:52->fdtd-2d.cpp:94->fdtd-2d.cpp:374]   --->   Operation 273 'bitselect' 'p_Repl2_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 274 [1/1] (0.00ns)   --->   "%new_exp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [fdtd-2d.cpp:53->fdtd-2d.cpp:94->fdtd-2d.cpp:374]   --->   Operation 274 'partselect' 'new_exp_V_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 275 [1/1] (0.00ns)   --->   "%new_mant_V_3 = trunc i64 %p_Val2_s to i52" [fdtd-2d.cpp:54->fdtd-2d.cpp:94->fdtd-2d.cpp:374]   --->   Operation 275 'trunc' 'new_mant_V_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 276 [1/1] (1.32ns)   --->   "%tmp_i = icmp eq i11 %new_exp_V_2, 0" [fdtd-2d.cpp:102->fdtd-2d.cpp:374]   --->   Operation 276 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_15 = call i10 @_ssdm_op_PartSelect.i10.i64.i32.i32(i64 %p_Val2_s, i32 53, i32 62)" [fdtd-2d.cpp:109->fdtd-2d.cpp:374]   --->   Operation 277 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 278 [1/1] (1.29ns)   --->   "%icmp = icmp ne i10 %tmp_15, 0" [fdtd-2d.cpp:109->fdtd-2d.cpp:374]   --->   Operation 278 'icmp' 'icmp' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_7 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 53)" [fdtd-2d.cpp:111->fdtd-2d.cpp:374]   --->   Operation 279 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 280 [1/1] (1.00ns)   --->   "%shift_V_i_cast = sub i2 -2, %tmp_7" [fdtd-2d.cpp:111->fdtd-2d.cpp:374]   --->   Operation 280 'sub' 'shift_V_i_cast' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node p_0272_2_i)   --->   "%p_shift_V_i = zext i1 %tmp_i to i2" [fdtd-2d.cpp:102->fdtd-2d.cpp:374]   --->   Operation 281 'zext' 'p_shift_V_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node p_0272_2_i)   --->   "%tmp_5 = or i1 %tmp_i, %icmp" [fdtd-2d.cpp:102->fdtd-2d.cpp:374]   --->   Operation 282 'or' 'tmp_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 283 [1/1] (0.62ns) (out node of the LUT)   --->   "%p_0272_2_i = select i1 %tmp_5, i2 %p_shift_V_i, i2 %shift_V_i_cast" [fdtd-2d.cpp:102->fdtd-2d.cpp:374]   --->   Operation 283 'select' 'p_0272_2_i' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 33 <SV = 28> <Delay = 2.29>
ST_33 : Operation 284 [1/1] (0.00ns)   --->   "%xf_V_i_cast = zext i52 %new_mant_V_3 to i54" [fdtd-2d.cpp:99->fdtd-2d.cpp:374]   --->   Operation 284 'zext' 'xf_V_i_cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_13_i_cast1 = zext i2 %p_0272_2_i to i54" [fdtd-2d.cpp:117->fdtd-2d.cpp:374]   --->   Operation 285 'zext' 'tmp_13_i_cast1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_13_i_cast = zext i2 %p_0272_2_i to i52" [fdtd-2d.cpp:117->fdtd-2d.cpp:374]   --->   Operation 286 'zext' 'tmp_13_i_cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 287 [7/7] (2.29ns)   --->   "%r_V_28 = lshr i52 %new_mant_V_3, %tmp_13_i_cast" [fdtd-2d.cpp:117->fdtd-2d.cpp:374]   --->   Operation 287 'lshr' 'r_V_28' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 288 [7/7] (2.29ns)   --->   "%r_V_29 = shl i54 %xf_V_i_cast, %tmp_13_i_cast1" [fdtd-2d.cpp:119->fdtd-2d.cpp:374]   --->   Operation 288 'shl' 'r_V_29' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 29> <Delay = 2.29>
ST_34 : Operation 289 [6/7] (2.29ns)   --->   "%r_V_28 = lshr i52 %new_mant_V_3, %tmp_13_i_cast" [fdtd-2d.cpp:117->fdtd-2d.cpp:374]   --->   Operation 289 'lshr' 'r_V_28' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 290 [6/7] (2.29ns)   --->   "%r_V_29 = shl i54 %xf_V_i_cast, %tmp_13_i_cast1" [fdtd-2d.cpp:119->fdtd-2d.cpp:374]   --->   Operation 290 'shl' 'r_V_29' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 30> <Delay = 2.29>
ST_35 : Operation 291 [5/7] (2.29ns)   --->   "%r_V_28 = lshr i52 %new_mant_V_3, %tmp_13_i_cast" [fdtd-2d.cpp:117->fdtd-2d.cpp:374]   --->   Operation 291 'lshr' 'r_V_28' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 292 [5/7] (2.29ns)   --->   "%r_V_29 = shl i54 %xf_V_i_cast, %tmp_13_i_cast1" [fdtd-2d.cpp:119->fdtd-2d.cpp:374]   --->   Operation 292 'shl' 'r_V_29' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 31> <Delay = 2.29>
ST_36 : Operation 293 [4/7] (2.29ns)   --->   "%r_V_28 = lshr i52 %new_mant_V_3, %tmp_13_i_cast" [fdtd-2d.cpp:117->fdtd-2d.cpp:374]   --->   Operation 293 'lshr' 'r_V_28' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 294 [4/7] (2.29ns)   --->   "%r_V_29 = shl i54 %xf_V_i_cast, %tmp_13_i_cast1" [fdtd-2d.cpp:119->fdtd-2d.cpp:374]   --->   Operation 294 'shl' 'r_V_29' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 32> <Delay = 2.29>
ST_37 : Operation 295 [4/4] (1.33ns)   --->   "%ey_load = load double* %ey_addr_1, align 8" [fdtd-2d.cpp:374]   --->   Operation 295 'load' 'ey_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_37 : Operation 296 [3/7] (2.29ns)   --->   "%r_V_28 = lshr i52 %new_mant_V_3, %tmp_13_i_cast" [fdtd-2d.cpp:117->fdtd-2d.cpp:374]   --->   Operation 296 'lshr' 'r_V_28' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 297 [3/7] (2.29ns)   --->   "%r_V_29 = shl i54 %xf_V_i_cast, %tmp_13_i_cast1" [fdtd-2d.cpp:119->fdtd-2d.cpp:374]   --->   Operation 297 'shl' 'r_V_29' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 33> <Delay = 2.29>
ST_38 : Operation 298 [3/4] (1.33ns)   --->   "%ey_load = load double* %ey_addr_1, align 8" [fdtd-2d.cpp:374]   --->   Operation 298 'load' 'ey_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_38 : Operation 299 [2/7] (2.29ns)   --->   "%r_V_28 = lshr i52 %new_mant_V_3, %tmp_13_i_cast" [fdtd-2d.cpp:117->fdtd-2d.cpp:374]   --->   Operation 299 'lshr' 'r_V_28' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 300 [2/7] (2.29ns)   --->   "%r_V_29 = shl i54 %xf_V_i_cast, %tmp_13_i_cast1" [fdtd-2d.cpp:119->fdtd-2d.cpp:374]   --->   Operation 300 'shl' 'r_V_29' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 34> <Delay = 2.29>
ST_39 : Operation 301 [2/4] (1.33ns)   --->   "%ey_load = load double* %ey_addr_1, align 8" [fdtd-2d.cpp:374]   --->   Operation 301 'load' 'ey_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_39 : Operation 302 [1/7] (2.29ns)   --->   "%r_V_28 = lshr i52 %new_mant_V_3, %tmp_13_i_cast" [fdtd-2d.cpp:117->fdtd-2d.cpp:374]   --->   Operation 302 'lshr' 'r_V_28' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 303 [1/7] (2.29ns)   --->   "%r_V_29 = shl i54 %xf_V_i_cast, %tmp_13_i_cast1" [fdtd-2d.cpp:119->fdtd-2d.cpp:374]   --->   Operation 303 'shl' 'r_V_29' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 35> <Delay = 2.06>
ST_40 : Operation 304 [1/4] (1.33ns)   --->   "%ey_load = load double* %ey_addr_1, align 8" [fdtd-2d.cpp:374]   --->   Operation 304 'load' 'ey_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_40 : Operation 305 [1/1] (1.42ns)   --->   "%new_exp_V = add i11 -1, %new_exp_V_2" [fdtd-2d.cpp:105->fdtd-2d.cpp:374]   --->   Operation 305 'add' 'new_exp_V' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 306 [1/1] (1.32ns)   --->   "%tmp_12_i = icmp ult i11 %new_exp_V_2, 3" [fdtd-2d.cpp:116->fdtd-2d.cpp:374]   --->   Operation 306 'icmp' 'tmp_12_i' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%tmp_16 = trunc i54 %r_V_29 to i52" [fdtd-2d.cpp:119->fdtd-2d.cpp:374]   --->   Operation 307 'trunc' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%xf_V_14 = select i1 %tmp_12_i, i52 %r_V_28, i52 %tmp_16" [fdtd-2d.cpp:116->fdtd-2d.cpp:374]   --->   Operation 308 'select' 'xf_V_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 309 [1/1] (1.32ns)   --->   "%tmp_14_i = icmp eq i11 %new_exp_V_2, -1" [fdtd-2d.cpp:124->fdtd-2d.cpp:374]   --->   Operation 309 'icmp' 'tmp_14_i' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_3)   --->   "%p_i = select i1 %tmp_14_i, i11 -1, i11 0" [fdtd-2d.cpp:124->fdtd-2d.cpp:374]   --->   Operation 310 'select' 'p_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_3)   --->   "%tmp_1_i = or i1 %tmp_14_i, %tmp_i" [fdtd-2d.cpp:124->fdtd-2d.cpp:374]   --->   Operation 311 'or' 'tmp_1_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 312 [1/1] (0.63ns) (out node of the LUT)   --->   "%p_Repl2_3 = select i1 %tmp_1_i, i11 %p_i, i11 %new_exp_V" [fdtd-2d.cpp:124->fdtd-2d.cpp:374]   --->   Operation 312 'select' 'p_Repl2_3' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 313 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Repl2_s = select i1 %tmp_14_i, i52 %new_mant_V_3, i52 %xf_V_14" [fdtd-2d.cpp:124->fdtd-2d.cpp:374]   --->   Operation 313 'select' 'p_Repl2_s' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 41 <SV = 36> <Delay = 2.12>
ST_41 : Operation 314 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Repl2_4, i11 %p_Repl2_3, i52 %p_Repl2_s) nounwind" [fdtd-2d.cpp:78->fdtd-2d.cpp:128->fdtd-2d.cpp:374]   --->   Operation 314 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 315 [1/1] (0.00ns)   --->   "%out = bitcast i64 %p_Result_s to double" [fdtd-2d.cpp:79->fdtd-2d.cpp:128->fdtd-2d.cpp:374]   --->   Operation 315 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 316 [14/14] (2.12ns)   --->   "%tmp_6 = fsub double %ey_load, %out" [fdtd-2d.cpp:374]   --->   Operation 316 'dsub' 'tmp_6' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 37> <Delay = 2.12>
ST_42 : Operation 317 [13/14] (2.12ns)   --->   "%tmp_6 = fsub double %ey_load, %out" [fdtd-2d.cpp:374]   --->   Operation 317 'dsub' 'tmp_6' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 38> <Delay = 2.12>
ST_43 : Operation 318 [12/14] (2.12ns)   --->   "%tmp_6 = fsub double %ey_load, %out" [fdtd-2d.cpp:374]   --->   Operation 318 'dsub' 'tmp_6' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 39> <Delay = 2.12>
ST_44 : Operation 319 [11/14] (2.12ns)   --->   "%tmp_6 = fsub double %ey_load, %out" [fdtd-2d.cpp:374]   --->   Operation 319 'dsub' 'tmp_6' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 40> <Delay = 2.12>
ST_45 : Operation 320 [10/14] (2.12ns)   --->   "%tmp_6 = fsub double %ey_load, %out" [fdtd-2d.cpp:374]   --->   Operation 320 'dsub' 'tmp_6' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 41> <Delay = 2.12>
ST_46 : Operation 321 [9/14] (2.12ns)   --->   "%tmp_6 = fsub double %ey_load, %out" [fdtd-2d.cpp:374]   --->   Operation 321 'dsub' 'tmp_6' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 42> <Delay = 2.12>
ST_47 : Operation 322 [8/14] (2.12ns)   --->   "%tmp_6 = fsub double %ey_load, %out" [fdtd-2d.cpp:374]   --->   Operation 322 'dsub' 'tmp_6' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 43> <Delay = 2.12>
ST_48 : Operation 323 [7/14] (2.12ns)   --->   "%tmp_6 = fsub double %ey_load, %out" [fdtd-2d.cpp:374]   --->   Operation 323 'dsub' 'tmp_6' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 44> <Delay = 2.12>
ST_49 : Operation 324 [6/14] (2.12ns)   --->   "%tmp_6 = fsub double %ey_load, %out" [fdtd-2d.cpp:374]   --->   Operation 324 'dsub' 'tmp_6' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 45> <Delay = 2.12>
ST_50 : Operation 325 [5/14] (2.12ns)   --->   "%tmp_6 = fsub double %ey_load, %out" [fdtd-2d.cpp:374]   --->   Operation 325 'dsub' 'tmp_6' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 46> <Delay = 2.12>
ST_51 : Operation 326 [4/14] (2.12ns)   --->   "%tmp_6 = fsub double %ey_load, %out" [fdtd-2d.cpp:374]   --->   Operation 326 'dsub' 'tmp_6' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 47> <Delay = 2.12>
ST_52 : Operation 327 [3/14] (2.12ns)   --->   "%tmp_6 = fsub double %ey_load, %out" [fdtd-2d.cpp:374]   --->   Operation 327 'dsub' 'tmp_6' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 48> <Delay = 2.12>
ST_53 : Operation 328 [2/14] (2.12ns)   --->   "%tmp_6 = fsub double %ey_load, %out" [fdtd-2d.cpp:374]   --->   Operation 328 'dsub' 'tmp_6' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 49> <Delay = 2.12>
ST_54 : Operation 329 [1/14] (2.12ns)   --->   "%tmp_6 = fsub double %ey_load, %out" [fdtd-2d.cpp:374]   --->   Operation 329 'dsub' 'tmp_6' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 50> <Delay = 1.33>
ST_55 : Operation 330 [2/2] (1.33ns)   --->   "store double %tmp_6, double* %ey_addr_1, align 8" [fdtd-2d.cpp:374]   --->   Operation 330 'store' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 56 <SV = 51> <Delay = 1.33>
ST_56 : Operation 331 [1/2] (1.33ns)   --->   "store double %tmp_6, double* %ey_addr_1, align 8" [fdtd-2d.cpp:374]   --->   Operation 331 'store' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_56 : Operation 332 [1/1] (0.00ns)   --->   "br label %.preheader11" [fdtd-2d.cpp:373]   --->   Operation 332 'br' <Predicate = true> <Delay = 0.00>

State 57 <SV = 4> <Delay = 1.56>
ST_57 : Operation 333 [1/1] (0.00ns)   --->   "%i_1 = phi i10 [ %i_5, %.preheader10.loopexit ], [ 0, %.preheader10.preheader ]"   --->   Operation 333 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 334 [1/1] (0.00ns)   --->   "%phi_mul = phi i20 [ %next_mul, %.preheader10.loopexit ], [ 0, %.preheader10.preheader ]"   --->   Operation 334 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 335 [1/1] (1.56ns)   --->   "%next_mul = add i20 %phi_mul, 1000"   --->   Operation 335 'add' 'next_mul' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 336 [1/1] (1.29ns)   --->   "%exitcond3 = icmp eq i10 %i_1, -24" [fdtd-2d.cpp:376]   --->   Operation 336 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 337 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind"   --->   Operation 337 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 338 [1/1] (1.41ns)   --->   "%i_5 = add i10 %i_1, 1" [fdtd-2d.cpp:376]   --->   Operation 338 'add' 'i_5' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 339 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader8.preheader, label %.preheader9.preheader" [fdtd-2d.cpp:376]   --->   Operation 339 'br' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 340 [1/1] (1.06ns)   --->   "br label %.preheader9" [fdtd-2d.cpp:377]   --->   Operation 340 'br' <Predicate = (!exitcond3)> <Delay = 1.06>
ST_57 : Operation 341 [1/1] (1.06ns)   --->   "br label %.preheader8"   --->   Operation 341 'br' <Predicate = (exitcond3)> <Delay = 1.06>

State 58 <SV = 5> <Delay = 1.41>
ST_58 : Operation 342 [1/1] (0.00ns)   --->   "%j_2 = phi i10 [ %j_6, %4 ], [ 1, %.preheader9.preheader ]"   --->   Operation 342 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 343 [1/1] (1.29ns)   --->   "%exitcond2 = icmp eq i10 %j_2, -24" [fdtd-2d.cpp:377]   --->   Operation 343 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 344 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 999, i64 999, i64 999) nounwind"   --->   Operation 344 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 345 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader10.loopexit, label %4" [fdtd-2d.cpp:377]   --->   Operation 345 'br' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 346 [1/1] (1.41ns)   --->   "%tmp_11 = add i10 -1, %j_2" [fdtd-2d.cpp:378]   --->   Operation 346 'add' 'tmp_11' <Predicate = (!exitcond2)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 347 [1/1] (0.00ns)   --->   "br label %.preheader10"   --->   Operation 347 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 59 <SV = 6> <Delay = 1.56>
ST_59 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i10 %j_2 to i20" [fdtd-2d.cpp:378]   --->   Operation 348 'zext' 'tmp_18_cast' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 349 [1/1] (1.56ns)   --->   "%tmp_10 = add i20 %tmp_18_cast, %phi_mul" [fdtd-2d.cpp:378]   --->   Operation 349 'add' 'tmp_10' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i10 %tmp_11 to i20" [fdtd-2d.cpp:378]   --->   Operation 350 'zext' 'tmp_21_cast' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 351 [1/1] (1.56ns)   --->   "%tmp_12 = add i20 %tmp_21_cast, %phi_mul" [fdtd-2d.cpp:378]   --->   Operation 351 'add' 'tmp_12' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 352 [1/1] (1.41ns)   --->   "%j_6 = add i10 1, %j_2" [fdtd-2d.cpp:377]   --->   Operation 352 'add' 'j_6' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 7> <Delay = 1.33>
ST_60 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i20 %tmp_10 to i64" [fdtd-2d.cpp:378]   --->   Operation 353 'zext' 'tmp_19_cast' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 354 [1/1] (0.00ns)   --->   "%ex_addr = getelementptr [1000000 x double]* %ex, i64 0, i64 %tmp_19_cast" [fdtd-2d.cpp:378]   --->   Operation 354 'getelementptr' 'ex_addr' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 355 [1/1] (0.00ns)   --->   "%hz_addr_2 = getelementptr [1000000 x double]* %hz, i64 0, i64 %tmp_19_cast" [fdtd-2d.cpp:378]   --->   Operation 355 'getelementptr' 'hz_addr_2' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 356 [4/4] (1.33ns)   --->   "%hz_load_2 = load double* %hz_addr_2, align 8" [fdtd-2d.cpp:378]   --->   Operation 356 'load' 'hz_load_2' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_60 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_24_cast = zext i20 %tmp_12 to i64" [fdtd-2d.cpp:378]   --->   Operation 357 'zext' 'tmp_24_cast' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 358 [1/1] (0.00ns)   --->   "%hz_addr_3 = getelementptr [1000000 x double]* %hz, i64 0, i64 %tmp_24_cast" [fdtd-2d.cpp:378]   --->   Operation 358 'getelementptr' 'hz_addr_3' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 359 [4/4] (1.33ns)   --->   "%hz_load_3 = load double* %hz_addr_3, align 8" [fdtd-2d.cpp:378]   --->   Operation 359 'load' 'hz_load_3' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 61 <SV = 8> <Delay = 1.33>
ST_61 : Operation 360 [3/4] (1.33ns)   --->   "%hz_load_2 = load double* %hz_addr_2, align 8" [fdtd-2d.cpp:378]   --->   Operation 360 'load' 'hz_load_2' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_61 : Operation 361 [3/4] (1.33ns)   --->   "%hz_load_3 = load double* %hz_addr_3, align 8" [fdtd-2d.cpp:378]   --->   Operation 361 'load' 'hz_load_3' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 62 <SV = 9> <Delay = 1.33>
ST_62 : Operation 362 [2/4] (1.33ns)   --->   "%hz_load_2 = load double* %hz_addr_2, align 8" [fdtd-2d.cpp:378]   --->   Operation 362 'load' 'hz_load_2' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_62 : Operation 363 [2/4] (1.33ns)   --->   "%hz_load_3 = load double* %hz_addr_3, align 8" [fdtd-2d.cpp:378]   --->   Operation 363 'load' 'hz_load_3' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 63 <SV = 10> <Delay = 1.33>
ST_63 : Operation 364 [1/4] (1.33ns)   --->   "%hz_load_2 = load double* %hz_addr_2, align 8" [fdtd-2d.cpp:378]   --->   Operation 364 'load' 'hz_load_2' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_63 : Operation 365 [1/4] (1.33ns)   --->   "%hz_load_3 = load double* %hz_addr_3, align 8" [fdtd-2d.cpp:378]   --->   Operation 365 'load' 'hz_load_3' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 64 <SV = 11> <Delay = 2.12>
ST_64 : Operation 366 [14/14] (2.12ns)   --->   "%in_assign_1 = fsub double %hz_load_2, %hz_load_3" [fdtd-2d.cpp:378]   --->   Operation 366 'dsub' 'in_assign_1' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 12> <Delay = 2.12>
ST_65 : Operation 367 [13/14] (2.12ns)   --->   "%in_assign_1 = fsub double %hz_load_2, %hz_load_3" [fdtd-2d.cpp:378]   --->   Operation 367 'dsub' 'in_assign_1' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 13> <Delay = 2.12>
ST_66 : Operation 368 [12/14] (2.12ns)   --->   "%in_assign_1 = fsub double %hz_load_2, %hz_load_3" [fdtd-2d.cpp:378]   --->   Operation 368 'dsub' 'in_assign_1' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 14> <Delay = 2.12>
ST_67 : Operation 369 [11/14] (2.12ns)   --->   "%in_assign_1 = fsub double %hz_load_2, %hz_load_3" [fdtd-2d.cpp:378]   --->   Operation 369 'dsub' 'in_assign_1' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 15> <Delay = 2.12>
ST_68 : Operation 370 [10/14] (2.12ns)   --->   "%in_assign_1 = fsub double %hz_load_2, %hz_load_3" [fdtd-2d.cpp:378]   --->   Operation 370 'dsub' 'in_assign_1' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 16> <Delay = 2.12>
ST_69 : Operation 371 [9/14] (2.12ns)   --->   "%in_assign_1 = fsub double %hz_load_2, %hz_load_3" [fdtd-2d.cpp:378]   --->   Operation 371 'dsub' 'in_assign_1' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 17> <Delay = 2.12>
ST_70 : Operation 372 [8/14] (2.12ns)   --->   "%in_assign_1 = fsub double %hz_load_2, %hz_load_3" [fdtd-2d.cpp:378]   --->   Operation 372 'dsub' 'in_assign_1' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 18> <Delay = 2.12>
ST_71 : Operation 373 [7/14] (2.12ns)   --->   "%in_assign_1 = fsub double %hz_load_2, %hz_load_3" [fdtd-2d.cpp:378]   --->   Operation 373 'dsub' 'in_assign_1' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 19> <Delay = 2.12>
ST_72 : Operation 374 [6/14] (2.12ns)   --->   "%in_assign_1 = fsub double %hz_load_2, %hz_load_3" [fdtd-2d.cpp:378]   --->   Operation 374 'dsub' 'in_assign_1' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 20> <Delay = 2.12>
ST_73 : Operation 375 [5/14] (2.12ns)   --->   "%in_assign_1 = fsub double %hz_load_2, %hz_load_3" [fdtd-2d.cpp:378]   --->   Operation 375 'dsub' 'in_assign_1' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 21> <Delay = 2.12>
ST_74 : Operation 376 [4/14] (2.12ns)   --->   "%in_assign_1 = fsub double %hz_load_2, %hz_load_3" [fdtd-2d.cpp:378]   --->   Operation 376 'dsub' 'in_assign_1' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 22> <Delay = 2.12>
ST_75 : Operation 377 [3/14] (2.12ns)   --->   "%in_assign_1 = fsub double %hz_load_2, %hz_load_3" [fdtd-2d.cpp:378]   --->   Operation 377 'dsub' 'in_assign_1' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 23> <Delay = 2.12>
ST_76 : Operation 378 [2/14] (2.12ns)   --->   "%in_assign_1 = fsub double %hz_load_2, %hz_load_3" [fdtd-2d.cpp:378]   --->   Operation 378 'dsub' 'in_assign_1' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 24> <Delay = 2.12>
ST_77 : Operation 379 [1/14] (2.12ns)   --->   "%in_assign_1 = fsub double %hz_load_2, %hz_load_3" [fdtd-2d.cpp:378]   --->   Operation 379 'dsub' 'in_assign_1' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 25> <Delay = 1.94>
ST_78 : Operation 380 [1/1] (0.00ns)   --->   "%p_Val2_4 = bitcast double %in_assign_1 to i64" [fdtd-2d.cpp:51->fdtd-2d.cpp:94->fdtd-2d.cpp:378]   --->   Operation 380 'bitcast' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 381 [1/1] (0.00ns)   --->   "%p_Repl2_7 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_4, i32 63)" [fdtd-2d.cpp:52->fdtd-2d.cpp:94->fdtd-2d.cpp:378]   --->   Operation 381 'bitselect' 'p_Repl2_7' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 382 [1/1] (0.00ns)   --->   "%new_exp_V_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_4, i32 52, i32 62) nounwind" [fdtd-2d.cpp:53->fdtd-2d.cpp:94->fdtd-2d.cpp:378]   --->   Operation 382 'partselect' 'new_exp_V_4' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 383 [1/1] (0.00ns)   --->   "%new_mant_V_5 = trunc i64 %p_Val2_4 to i52" [fdtd-2d.cpp:54->fdtd-2d.cpp:94->fdtd-2d.cpp:378]   --->   Operation 383 'trunc' 'new_mant_V_5' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 384 [1/1] (1.32ns)   --->   "%tmp_i6 = icmp eq i11 %new_exp_V_4, 0" [fdtd-2d.cpp:102->fdtd-2d.cpp:378]   --->   Operation 384 'icmp' 'tmp_i6' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_19 = call i10 @_ssdm_op_PartSelect.i10.i64.i32.i32(i64 %p_Val2_4, i32 53, i32 62)" [fdtd-2d.cpp:109->fdtd-2d.cpp:378]   --->   Operation 385 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 386 [1/1] (1.29ns)   --->   "%icmp5 = icmp ne i10 %tmp_19, 0" [fdtd-2d.cpp:109->fdtd-2d.cpp:378]   --->   Operation 386 'icmp' 'icmp5' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_13 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %p_Val2_4, i32 52, i32 53)" [fdtd-2d.cpp:111->fdtd-2d.cpp:378]   --->   Operation 387 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 388 [1/1] (1.00ns)   --->   "%shift_V_i9_cast = sub i2 -2, %tmp_13" [fdtd-2d.cpp:111->fdtd-2d.cpp:378]   --->   Operation 388 'sub' 'shift_V_i9_cast' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node p_0272_2_i1)   --->   "%p_shift_V_i1 = zext i1 %tmp_i6 to i2" [fdtd-2d.cpp:102->fdtd-2d.cpp:378]   --->   Operation 389 'zext' 'p_shift_V_i1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node p_0272_2_i1)   --->   "%tmp_14 = or i1 %tmp_i6, %icmp5" [fdtd-2d.cpp:102->fdtd-2d.cpp:378]   --->   Operation 390 'or' 'tmp_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 391 [1/1] (0.62ns) (out node of the LUT)   --->   "%p_0272_2_i1 = select i1 %tmp_14, i2 %p_shift_V_i1, i2 %shift_V_i9_cast" [fdtd-2d.cpp:102->fdtd-2d.cpp:378]   --->   Operation 391 'select' 'p_0272_2_i1' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 79 <SV = 26> <Delay = 2.29>
ST_79 : Operation 392 [1/1] (0.00ns)   --->   "%xf_V_i5_cast = zext i52 %new_mant_V_5 to i54" [fdtd-2d.cpp:99->fdtd-2d.cpp:378]   --->   Operation 392 'zext' 'xf_V_i5_cast' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_13_i13_cast1 = zext i2 %p_0272_2_i1 to i54" [fdtd-2d.cpp:117->fdtd-2d.cpp:378]   --->   Operation 393 'zext' 'tmp_13_i13_cast1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_13_i13_cast = zext i2 %p_0272_2_i1 to i52" [fdtd-2d.cpp:117->fdtd-2d.cpp:378]   --->   Operation 394 'zext' 'tmp_13_i13_cast' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 395 [7/7] (2.29ns)   --->   "%r_V_30 = lshr i52 %new_mant_V_5, %tmp_13_i13_cast" [fdtd-2d.cpp:117->fdtd-2d.cpp:378]   --->   Operation 395 'lshr' 'r_V_30' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 396 [7/7] (2.29ns)   --->   "%r_V_31 = shl i54 %xf_V_i5_cast, %tmp_13_i13_cast1" [fdtd-2d.cpp:119->fdtd-2d.cpp:378]   --->   Operation 396 'shl' 'r_V_31' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 27> <Delay = 2.29>
ST_80 : Operation 397 [6/7] (2.29ns)   --->   "%r_V_30 = lshr i52 %new_mant_V_5, %tmp_13_i13_cast" [fdtd-2d.cpp:117->fdtd-2d.cpp:378]   --->   Operation 397 'lshr' 'r_V_30' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 398 [6/7] (2.29ns)   --->   "%r_V_31 = shl i54 %xf_V_i5_cast, %tmp_13_i13_cast1" [fdtd-2d.cpp:119->fdtd-2d.cpp:378]   --->   Operation 398 'shl' 'r_V_31' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 28> <Delay = 2.29>
ST_81 : Operation 399 [5/7] (2.29ns)   --->   "%r_V_30 = lshr i52 %new_mant_V_5, %tmp_13_i13_cast" [fdtd-2d.cpp:117->fdtd-2d.cpp:378]   --->   Operation 399 'lshr' 'r_V_30' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 400 [5/7] (2.29ns)   --->   "%r_V_31 = shl i54 %xf_V_i5_cast, %tmp_13_i13_cast1" [fdtd-2d.cpp:119->fdtd-2d.cpp:378]   --->   Operation 400 'shl' 'r_V_31' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 29> <Delay = 2.29>
ST_82 : Operation 401 [4/7] (2.29ns)   --->   "%r_V_30 = lshr i52 %new_mant_V_5, %tmp_13_i13_cast" [fdtd-2d.cpp:117->fdtd-2d.cpp:378]   --->   Operation 401 'lshr' 'r_V_30' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 402 [4/7] (2.29ns)   --->   "%r_V_31 = shl i54 %xf_V_i5_cast, %tmp_13_i13_cast1" [fdtd-2d.cpp:119->fdtd-2d.cpp:378]   --->   Operation 402 'shl' 'r_V_31' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 30> <Delay = 2.29>
ST_83 : Operation 403 [4/4] (1.33ns)   --->   "%ex_load = load double* %ex_addr, align 8" [fdtd-2d.cpp:378]   --->   Operation 403 'load' 'ex_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_83 : Operation 404 [3/7] (2.29ns)   --->   "%r_V_30 = lshr i52 %new_mant_V_5, %tmp_13_i13_cast" [fdtd-2d.cpp:117->fdtd-2d.cpp:378]   --->   Operation 404 'lshr' 'r_V_30' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 405 [3/7] (2.29ns)   --->   "%r_V_31 = shl i54 %xf_V_i5_cast, %tmp_13_i13_cast1" [fdtd-2d.cpp:119->fdtd-2d.cpp:378]   --->   Operation 405 'shl' 'r_V_31' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 31> <Delay = 2.29>
ST_84 : Operation 406 [3/4] (1.33ns)   --->   "%ex_load = load double* %ex_addr, align 8" [fdtd-2d.cpp:378]   --->   Operation 406 'load' 'ex_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_84 : Operation 407 [2/7] (2.29ns)   --->   "%r_V_30 = lshr i52 %new_mant_V_5, %tmp_13_i13_cast" [fdtd-2d.cpp:117->fdtd-2d.cpp:378]   --->   Operation 407 'lshr' 'r_V_30' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 408 [2/7] (2.29ns)   --->   "%r_V_31 = shl i54 %xf_V_i5_cast, %tmp_13_i13_cast1" [fdtd-2d.cpp:119->fdtd-2d.cpp:378]   --->   Operation 408 'shl' 'r_V_31' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 32> <Delay = 2.29>
ST_85 : Operation 409 [2/4] (1.33ns)   --->   "%ex_load = load double* %ex_addr, align 8" [fdtd-2d.cpp:378]   --->   Operation 409 'load' 'ex_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_85 : Operation 410 [1/7] (2.29ns)   --->   "%r_V_30 = lshr i52 %new_mant_V_5, %tmp_13_i13_cast" [fdtd-2d.cpp:117->fdtd-2d.cpp:378]   --->   Operation 410 'lshr' 'r_V_30' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 411 [1/7] (2.29ns)   --->   "%r_V_31 = shl i54 %xf_V_i5_cast, %tmp_13_i13_cast1" [fdtd-2d.cpp:119->fdtd-2d.cpp:378]   --->   Operation 411 'shl' 'r_V_31' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 33> <Delay = 2.06>
ST_86 : Operation 412 [1/4] (1.33ns)   --->   "%ex_load = load double* %ex_addr, align 8" [fdtd-2d.cpp:378]   --->   Operation 412 'load' 'ex_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_86 : Operation 413 [1/1] (1.42ns)   --->   "%new_exp_V_3 = add i11 -1, %new_exp_V_4" [fdtd-2d.cpp:105->fdtd-2d.cpp:378]   --->   Operation 413 'add' 'new_exp_V_3' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 414 [1/1] (1.32ns)   --->   "%tmp_12_i1 = icmp ult i11 %new_exp_V_4, 3" [fdtd-2d.cpp:116->fdtd-2d.cpp:378]   --->   Operation 414 'icmp' 'tmp_12_i1' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_5)   --->   "%tmp_20 = trunc i54 %r_V_31 to i52" [fdtd-2d.cpp:119->fdtd-2d.cpp:378]   --->   Operation 415 'trunc' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_5)   --->   "%xf_V_15 = select i1 %tmp_12_i1, i52 %r_V_30, i52 %tmp_20" [fdtd-2d.cpp:116->fdtd-2d.cpp:378]   --->   Operation 416 'select' 'xf_V_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 417 [1/1] (1.32ns)   --->   "%tmp_14_i1 = icmp eq i11 %new_exp_V_4, -1" [fdtd-2d.cpp:124->fdtd-2d.cpp:378]   --->   Operation 417 'icmp' 'tmp_14_i1' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_6)   --->   "%p_i1 = select i1 %tmp_14_i1, i11 -1, i11 0" [fdtd-2d.cpp:124->fdtd-2d.cpp:378]   --->   Operation 418 'select' 'p_i1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_6)   --->   "%tmp_1_i1 = or i1 %tmp_14_i1, %tmp_i6" [fdtd-2d.cpp:124->fdtd-2d.cpp:378]   --->   Operation 419 'or' 'tmp_1_i1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 420 [1/1] (0.63ns) (out node of the LUT)   --->   "%p_Repl2_6 = select i1 %tmp_1_i1, i11 %p_i1, i11 %new_exp_V_3" [fdtd-2d.cpp:124->fdtd-2d.cpp:378]   --->   Operation 420 'select' 'p_Repl2_6' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 421 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Repl2_5 = select i1 %tmp_14_i1, i52 %new_mant_V_5, i52 %xf_V_15" [fdtd-2d.cpp:124->fdtd-2d.cpp:378]   --->   Operation 421 'select' 'p_Repl2_5' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 87 <SV = 34> <Delay = 2.12>
ST_87 : Operation 422 [1/1] (0.00ns)   --->   "%p_Result_5 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Repl2_7, i11 %p_Repl2_6, i52 %p_Repl2_5) nounwind" [fdtd-2d.cpp:78->fdtd-2d.cpp:128->fdtd-2d.cpp:378]   --->   Operation 422 'bitconcatenate' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 423 [1/1] (0.00ns)   --->   "%out_1 = bitcast i64 %p_Result_5 to double" [fdtd-2d.cpp:79->fdtd-2d.cpp:128->fdtd-2d.cpp:378]   --->   Operation 423 'bitcast' 'out_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 424 [14/14] (2.12ns)   --->   "%tmp_17 = fsub double %ex_load, %out_1" [fdtd-2d.cpp:378]   --->   Operation 424 'dsub' 'tmp_17' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 35> <Delay = 2.12>
ST_88 : Operation 425 [13/14] (2.12ns)   --->   "%tmp_17 = fsub double %ex_load, %out_1" [fdtd-2d.cpp:378]   --->   Operation 425 'dsub' 'tmp_17' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 36> <Delay = 2.12>
ST_89 : Operation 426 [12/14] (2.12ns)   --->   "%tmp_17 = fsub double %ex_load, %out_1" [fdtd-2d.cpp:378]   --->   Operation 426 'dsub' 'tmp_17' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 37> <Delay = 2.12>
ST_90 : Operation 427 [11/14] (2.12ns)   --->   "%tmp_17 = fsub double %ex_load, %out_1" [fdtd-2d.cpp:378]   --->   Operation 427 'dsub' 'tmp_17' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 38> <Delay = 2.12>
ST_91 : Operation 428 [10/14] (2.12ns)   --->   "%tmp_17 = fsub double %ex_load, %out_1" [fdtd-2d.cpp:378]   --->   Operation 428 'dsub' 'tmp_17' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 39> <Delay = 2.12>
ST_92 : Operation 429 [9/14] (2.12ns)   --->   "%tmp_17 = fsub double %ex_load, %out_1" [fdtd-2d.cpp:378]   --->   Operation 429 'dsub' 'tmp_17' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 40> <Delay = 2.12>
ST_93 : Operation 430 [8/14] (2.12ns)   --->   "%tmp_17 = fsub double %ex_load, %out_1" [fdtd-2d.cpp:378]   --->   Operation 430 'dsub' 'tmp_17' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 41> <Delay = 2.12>
ST_94 : Operation 431 [7/14] (2.12ns)   --->   "%tmp_17 = fsub double %ex_load, %out_1" [fdtd-2d.cpp:378]   --->   Operation 431 'dsub' 'tmp_17' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 42> <Delay = 2.12>
ST_95 : Operation 432 [6/14] (2.12ns)   --->   "%tmp_17 = fsub double %ex_load, %out_1" [fdtd-2d.cpp:378]   --->   Operation 432 'dsub' 'tmp_17' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 43> <Delay = 2.12>
ST_96 : Operation 433 [5/14] (2.12ns)   --->   "%tmp_17 = fsub double %ex_load, %out_1" [fdtd-2d.cpp:378]   --->   Operation 433 'dsub' 'tmp_17' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 44> <Delay = 2.12>
ST_97 : Operation 434 [4/14] (2.12ns)   --->   "%tmp_17 = fsub double %ex_load, %out_1" [fdtd-2d.cpp:378]   --->   Operation 434 'dsub' 'tmp_17' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 45> <Delay = 2.12>
ST_98 : Operation 435 [3/14] (2.12ns)   --->   "%tmp_17 = fsub double %ex_load, %out_1" [fdtd-2d.cpp:378]   --->   Operation 435 'dsub' 'tmp_17' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 46> <Delay = 2.12>
ST_99 : Operation 436 [2/14] (2.12ns)   --->   "%tmp_17 = fsub double %ex_load, %out_1" [fdtd-2d.cpp:378]   --->   Operation 436 'dsub' 'tmp_17' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 47> <Delay = 2.12>
ST_100 : Operation 437 [1/14] (2.12ns)   --->   "%tmp_17 = fsub double %ex_load, %out_1" [fdtd-2d.cpp:378]   --->   Operation 437 'dsub' 'tmp_17' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 48> <Delay = 1.33>
ST_101 : Operation 438 [2/2] (1.33ns)   --->   "store double %tmp_17, double* %ex_addr, align 8" [fdtd-2d.cpp:378]   --->   Operation 438 'store' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 102 <SV = 49> <Delay = 1.33>
ST_102 : Operation 439 [1/2] (1.33ns)   --->   "store double %tmp_17, double* %ex_addr, align 8" [fdtd-2d.cpp:378]   --->   Operation 439 'store' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_102 : Operation 440 [1/1] (0.00ns)   --->   "br label %.preheader9" [fdtd-2d.cpp:377]   --->   Operation 440 'br' <Predicate = true> <Delay = 0.00>

State 103 <SV = 5> <Delay = 1.56>
ST_103 : Operation 441 [1/1] (0.00ns)   --->   "%i_2 = phi i10 [ %i_4, %.preheader8.loopexit ], [ 0, %.preheader8.preheader ]"   --->   Operation 441 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 442 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i20 [ %next_mul2, %.preheader8.loopexit ], [ 0, %.preheader8.preheader ]"   --->   Operation 442 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 443 [1/1] (1.56ns)   --->   "%next_mul2 = add i20 %phi_mul1, 1000"   --->   Operation 443 'add' 'next_mul2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 444 [1/1] (1.29ns)   --->   "%exitcond1 = icmp eq i10 %i_2, -25" [fdtd-2d.cpp:380]   --->   Operation 444 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 445 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 999, i64 999, i64 999) nounwind"   --->   Operation 445 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 446 [1/1] (1.41ns)   --->   "%i_4 = add i10 %i_2, 1" [fdtd-2d.cpp:382]   --->   Operation 446 'add' 'i_4' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 447 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader" [fdtd-2d.cpp:380]   --->   Operation 447 'br' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 448 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 448 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 104 <SV = 6> <Delay = 1.82>
ST_104 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i10 %i_4 to i20" [fdtd-2d.cpp:382]   --->   Operation 449 'zext' 'tmp_16_cast' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 450 [4/4] (1.82ns)   --->   "%tmp_8 = mul i20 %tmp_16_cast, 1000" [fdtd-2d.cpp:382]   --->   Operation 450 'mul' 'tmp_8' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 105 <SV = 7> <Delay = 1.82>
ST_105 : Operation 451 [3/4] (1.82ns)   --->   "%tmp_8 = mul i20 %tmp_16_cast, 1000" [fdtd-2d.cpp:382]   --->   Operation 451 'mul' 'tmp_8' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 106 <SV = 8> <Delay = 1.82>
ST_106 : Operation 452 [2/4] (1.82ns)   --->   "%tmp_8 = mul i20 %tmp_16_cast, 1000" [fdtd-2d.cpp:382]   --->   Operation 452 'mul' 'tmp_8' <Predicate = true> <Delay = 1.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 107 <SV = 9> <Delay = 1.06>
ST_107 : Operation 453 [1/4] (0.00ns)   --->   "%tmp_8 = mul i20 %tmp_16_cast, 1000" [fdtd-2d.cpp:382]   --->   Operation 453 'mul' 'tmp_8' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 454 [1/1] (1.06ns)   --->   "br label %.preheader" [fdtd-2d.cpp:381]   --->   Operation 454 'br' <Predicate = true> <Delay = 1.06>

State 108 <SV = 10> <Delay = 1.41>
ST_108 : Operation 455 [1/1] (0.00ns)   --->   "%j_3 = phi i10 [ %j_7, %5 ], [ 0, %.preheader.preheader ]"   --->   Operation 455 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 456 [1/1] (1.29ns)   --->   "%exitcond = icmp eq i10 %j_3, -25" [fdtd-2d.cpp:381]   --->   Operation 456 'icmp' 'exitcond' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 457 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 999, i64 999, i64 999) nounwind"   --->   Operation 457 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 458 [1/1] (1.41ns)   --->   "%j_7 = add i10 %j_3, 1" [fdtd-2d.cpp:382]   --->   Operation 458 'add' 'j_7' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 459 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader8.loopexit, label %5" [fdtd-2d.cpp:381]   --->   Operation 459 'br' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 460 [1/1] (0.00ns)   --->   "br label %.preheader8"   --->   Operation 460 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 109 <SV = 11> <Delay = 1.56>
ST_109 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_26_cast = zext i10 %j_3 to i20" [fdtd-2d.cpp:382]   --->   Operation 461 'zext' 'tmp_26_cast' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 462 [1/1] (1.56ns)   --->   "%tmp_18 = add i20 %phi_mul1, %tmp_26_cast" [fdtd-2d.cpp:382]   --->   Operation 462 'add' 'tmp_18' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 463 [1/1] (1.56ns)   --->   "%tmp_21 = add i20 %tmp_8, %tmp_26_cast" [fdtd-2d.cpp:382]   --->   Operation 463 'add' 'tmp_21' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_28_cast = zext i10 %j_7 to i20" [fdtd-2d.cpp:382]   --->   Operation 464 'zext' 'tmp_28_cast' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 465 [1/1] (1.56ns)   --->   "%tmp_22 = add i20 %phi_mul1, %tmp_28_cast" [fdtd-2d.cpp:382]   --->   Operation 465 'add' 'tmp_22' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 12> <Delay = 1.33>
ST_110 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_27_cast = zext i20 %tmp_18 to i64" [fdtd-2d.cpp:382]   --->   Operation 466 'zext' 'tmp_27_cast' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 467 [1/1] (0.00ns)   --->   "%ex_addr_2 = getelementptr [1000000 x double]* %ex, i64 0, i64 %tmp_27_cast" [fdtd-2d.cpp:382]   --->   Operation 467 'getelementptr' 'ex_addr_2' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_35_cast = zext i20 %tmp_22 to i64" [fdtd-2d.cpp:382]   --->   Operation 468 'zext' 'tmp_35_cast' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 469 [1/1] (0.00ns)   --->   "%ex_addr_1 = getelementptr [1000000 x double]* %ex, i64 0, i64 %tmp_35_cast" [fdtd-2d.cpp:382]   --->   Operation 469 'getelementptr' 'ex_addr_1' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 470 [4/4] (1.33ns)   --->   "%ex_load_1 = load double* %ex_addr_1, align 8" [fdtd-2d.cpp:382]   --->   Operation 470 'load' 'ex_load_1' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_110 : Operation 471 [4/4] (1.33ns)   --->   "%ex_load_2 = load double* %ex_addr_2, align 8" [fdtd-2d.cpp:382]   --->   Operation 471 'load' 'ex_load_2' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 111 <SV = 13> <Delay = 1.33>
ST_111 : Operation 472 [3/4] (1.33ns)   --->   "%ex_load_1 = load double* %ex_addr_1, align 8" [fdtd-2d.cpp:382]   --->   Operation 472 'load' 'ex_load_1' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_111 : Operation 473 [3/4] (1.33ns)   --->   "%ex_load_2 = load double* %ex_addr_2, align 8" [fdtd-2d.cpp:382]   --->   Operation 473 'load' 'ex_load_2' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 112 <SV = 14> <Delay = 1.33>
ST_112 : Operation 474 [2/4] (1.33ns)   --->   "%ex_load_1 = load double* %ex_addr_1, align 8" [fdtd-2d.cpp:382]   --->   Operation 474 'load' 'ex_load_1' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_112 : Operation 475 [2/4] (1.33ns)   --->   "%ex_load_2 = load double* %ex_addr_2, align 8" [fdtd-2d.cpp:382]   --->   Operation 475 'load' 'ex_load_2' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 113 <SV = 15> <Delay = 1.33>
ST_113 : Operation 476 [1/4] (1.33ns)   --->   "%ex_load_1 = load double* %ex_addr_1, align 8" [fdtd-2d.cpp:382]   --->   Operation 476 'load' 'ex_load_1' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_113 : Operation 477 [1/4] (1.33ns)   --->   "%ex_load_2 = load double* %ex_addr_2, align 8" [fdtd-2d.cpp:382]   --->   Operation 477 'load' 'ex_load_2' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 114 <SV = 16> <Delay = 2.12>
ST_114 : Operation 478 [14/14] (2.12ns)   --->   "%tmp_23 = fsub double %ex_load_1, %ex_load_2" [fdtd-2d.cpp:382]   --->   Operation 478 'dsub' 'tmp_23' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 17> <Delay = 2.12>
ST_115 : Operation 479 [13/14] (2.12ns)   --->   "%tmp_23 = fsub double %ex_load_1, %ex_load_2" [fdtd-2d.cpp:382]   --->   Operation 479 'dsub' 'tmp_23' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 18> <Delay = 2.12>
ST_116 : Operation 480 [12/14] (2.12ns)   --->   "%tmp_23 = fsub double %ex_load_1, %ex_load_2" [fdtd-2d.cpp:382]   --->   Operation 480 'dsub' 'tmp_23' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 19> <Delay = 2.12>
ST_117 : Operation 481 [11/14] (2.12ns)   --->   "%tmp_23 = fsub double %ex_load_1, %ex_load_2" [fdtd-2d.cpp:382]   --->   Operation 481 'dsub' 'tmp_23' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 20> <Delay = 2.12>
ST_118 : Operation 482 [10/14] (2.12ns)   --->   "%tmp_23 = fsub double %ex_load_1, %ex_load_2" [fdtd-2d.cpp:382]   --->   Operation 482 'dsub' 'tmp_23' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 21> <Delay = 2.12>
ST_119 : Operation 483 [9/14] (2.12ns)   --->   "%tmp_23 = fsub double %ex_load_1, %ex_load_2" [fdtd-2d.cpp:382]   --->   Operation 483 'dsub' 'tmp_23' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 22> <Delay = 2.12>
ST_120 : Operation 484 [8/14] (2.12ns)   --->   "%tmp_23 = fsub double %ex_load_1, %ex_load_2" [fdtd-2d.cpp:382]   --->   Operation 484 'dsub' 'tmp_23' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 23> <Delay = 2.12>
ST_121 : Operation 485 [7/14] (2.12ns)   --->   "%tmp_23 = fsub double %ex_load_1, %ex_load_2" [fdtd-2d.cpp:382]   --->   Operation 485 'dsub' 'tmp_23' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 24> <Delay = 2.12>
ST_122 : Operation 486 [6/14] (2.12ns)   --->   "%tmp_23 = fsub double %ex_load_1, %ex_load_2" [fdtd-2d.cpp:382]   --->   Operation 486 'dsub' 'tmp_23' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 25> <Delay = 2.12>
ST_123 : Operation 487 [5/14] (2.12ns)   --->   "%tmp_23 = fsub double %ex_load_1, %ex_load_2" [fdtd-2d.cpp:382]   --->   Operation 487 'dsub' 'tmp_23' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 26> <Delay = 2.12>
ST_124 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_32_cast = zext i20 %tmp_21 to i64" [fdtd-2d.cpp:382]   --->   Operation 488 'zext' 'tmp_32_cast' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 489 [1/1] (0.00ns)   --->   "%ey_addr_2 = getelementptr [1000000 x double]* %ey, i64 0, i64 %tmp_32_cast" [fdtd-2d.cpp:382]   --->   Operation 489 'getelementptr' 'ey_addr_2' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 490 [4/14] (2.12ns)   --->   "%tmp_23 = fsub double %ex_load_1, %ex_load_2" [fdtd-2d.cpp:382]   --->   Operation 490 'dsub' 'tmp_23' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 491 [4/4] (1.33ns)   --->   "%ey_load_1 = load double* %ey_addr_2, align 8" [fdtd-2d.cpp:382]   --->   Operation 491 'load' 'ey_load_1' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 125 <SV = 27> <Delay = 2.12>
ST_125 : Operation 492 [3/14] (2.12ns)   --->   "%tmp_23 = fsub double %ex_load_1, %ex_load_2" [fdtd-2d.cpp:382]   --->   Operation 492 'dsub' 'tmp_23' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 493 [3/4] (1.33ns)   --->   "%ey_load_1 = load double* %ey_addr_2, align 8" [fdtd-2d.cpp:382]   --->   Operation 493 'load' 'ey_load_1' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 126 <SV = 28> <Delay = 2.12>
ST_126 : Operation 494 [2/14] (2.12ns)   --->   "%tmp_23 = fsub double %ex_load_1, %ex_load_2" [fdtd-2d.cpp:382]   --->   Operation 494 'dsub' 'tmp_23' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 495 [2/4] (1.33ns)   --->   "%ey_load_1 = load double* %ey_addr_2, align 8" [fdtd-2d.cpp:382]   --->   Operation 495 'load' 'ey_load_1' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 127 <SV = 29> <Delay = 2.12>
ST_127 : Operation 496 [1/14] (2.12ns)   --->   "%tmp_23 = fsub double %ex_load_1, %ex_load_2" [fdtd-2d.cpp:382]   --->   Operation 496 'dsub' 'tmp_23' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 497 [1/4] (1.33ns)   --->   "%ey_load_1 = load double* %ey_addr_2, align 8" [fdtd-2d.cpp:382]   --->   Operation 497 'load' 'ey_load_1' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 128 <SV = 30> <Delay = 2.12>
ST_128 : Operation 498 [14/14] (2.12ns)   --->   "%tmp_24 = fadd double %tmp_23, %ey_load_1" [fdtd-2d.cpp:382]   --->   Operation 498 'dadd' 'tmp_24' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 31> <Delay = 2.12>
ST_129 : Operation 499 [13/14] (2.12ns)   --->   "%tmp_24 = fadd double %tmp_23, %ey_load_1" [fdtd-2d.cpp:382]   --->   Operation 499 'dadd' 'tmp_24' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 32> <Delay = 2.12>
ST_130 : Operation 500 [12/14] (2.12ns)   --->   "%tmp_24 = fadd double %tmp_23, %ey_load_1" [fdtd-2d.cpp:382]   --->   Operation 500 'dadd' 'tmp_24' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 33> <Delay = 2.12>
ST_131 : Operation 501 [11/14] (2.12ns)   --->   "%tmp_24 = fadd double %tmp_23, %ey_load_1" [fdtd-2d.cpp:382]   --->   Operation 501 'dadd' 'tmp_24' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 34> <Delay = 2.12>
ST_132 : Operation 502 [10/14] (2.12ns)   --->   "%tmp_24 = fadd double %tmp_23, %ey_load_1" [fdtd-2d.cpp:382]   --->   Operation 502 'dadd' 'tmp_24' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 35> <Delay = 2.12>
ST_133 : Operation 503 [9/14] (2.12ns)   --->   "%tmp_24 = fadd double %tmp_23, %ey_load_1" [fdtd-2d.cpp:382]   --->   Operation 503 'dadd' 'tmp_24' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 36> <Delay = 2.12>
ST_134 : Operation 504 [8/14] (2.12ns)   --->   "%tmp_24 = fadd double %tmp_23, %ey_load_1" [fdtd-2d.cpp:382]   --->   Operation 504 'dadd' 'tmp_24' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 37> <Delay = 2.12>
ST_135 : Operation 505 [7/14] (2.12ns)   --->   "%tmp_24 = fadd double %tmp_23, %ey_load_1" [fdtd-2d.cpp:382]   --->   Operation 505 'dadd' 'tmp_24' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 38> <Delay = 2.12>
ST_136 : Operation 506 [6/14] (2.12ns)   --->   "%tmp_24 = fadd double %tmp_23, %ey_load_1" [fdtd-2d.cpp:382]   --->   Operation 506 'dadd' 'tmp_24' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 39> <Delay = 2.12>
ST_137 : Operation 507 [5/14] (2.12ns)   --->   "%tmp_24 = fadd double %tmp_23, %ey_load_1" [fdtd-2d.cpp:382]   --->   Operation 507 'dadd' 'tmp_24' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 40> <Delay = 2.12>
ST_138 : Operation 508 [1/1] (0.00ns)   --->   "%ey_addr_3 = getelementptr [1000000 x double]* %ey, i64 0, i64 %tmp_27_cast" [fdtd-2d.cpp:382]   --->   Operation 508 'getelementptr' 'ey_addr_3' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 509 [1/1] (0.00ns)   --->   "%hz_addr_4 = getelementptr [1000000 x double]* %hz, i64 0, i64 %tmp_27_cast" [fdtd-2d.cpp:382]   --->   Operation 509 'getelementptr' 'hz_addr_4' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 510 [4/14] (2.12ns)   --->   "%tmp_24 = fadd double %tmp_23, %ey_load_1" [fdtd-2d.cpp:382]   --->   Operation 510 'dadd' 'tmp_24' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 511 [4/4] (1.33ns)   --->   "%ey_load_2 = load double* %ey_addr_3, align 8" [fdtd-2d.cpp:382]   --->   Operation 511 'load' 'ey_load_2' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 139 <SV = 41> <Delay = 2.12>
ST_139 : Operation 512 [3/14] (2.12ns)   --->   "%tmp_24 = fadd double %tmp_23, %ey_load_1" [fdtd-2d.cpp:382]   --->   Operation 512 'dadd' 'tmp_24' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 513 [3/4] (1.33ns)   --->   "%ey_load_2 = load double* %ey_addr_3, align 8" [fdtd-2d.cpp:382]   --->   Operation 513 'load' 'ey_load_2' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 140 <SV = 42> <Delay = 2.12>
ST_140 : Operation 514 [2/14] (2.12ns)   --->   "%tmp_24 = fadd double %tmp_23, %ey_load_1" [fdtd-2d.cpp:382]   --->   Operation 514 'dadd' 'tmp_24' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 515 [2/4] (1.33ns)   --->   "%ey_load_2 = load double* %ey_addr_3, align 8" [fdtd-2d.cpp:382]   --->   Operation 515 'load' 'ey_load_2' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 141 <SV = 43> <Delay = 2.12>
ST_141 : Operation 516 [1/14] (2.12ns)   --->   "%tmp_24 = fadd double %tmp_23, %ey_load_1" [fdtd-2d.cpp:382]   --->   Operation 516 'dadd' 'tmp_24' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 517 [1/4] (1.33ns)   --->   "%ey_load_2 = load double* %ey_addr_3, align 8" [fdtd-2d.cpp:382]   --->   Operation 517 'load' 'ey_load_2' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 142 <SV = 44> <Delay = 2.12>
ST_142 : Operation 518 [14/14] (2.12ns)   --->   "%tmp_25 = fsub double %tmp_24, %ey_load_2" [fdtd-2d.cpp:382]   --->   Operation 518 'dsub' 'tmp_25' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 45> <Delay = 2.12>
ST_143 : Operation 519 [13/14] (2.12ns)   --->   "%tmp_25 = fsub double %tmp_24, %ey_load_2" [fdtd-2d.cpp:382]   --->   Operation 519 'dsub' 'tmp_25' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 46> <Delay = 2.12>
ST_144 : Operation 520 [12/14] (2.12ns)   --->   "%tmp_25 = fsub double %tmp_24, %ey_load_2" [fdtd-2d.cpp:382]   --->   Operation 520 'dsub' 'tmp_25' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 47> <Delay = 2.12>
ST_145 : Operation 521 [11/14] (2.12ns)   --->   "%tmp_25 = fsub double %tmp_24, %ey_load_2" [fdtd-2d.cpp:382]   --->   Operation 521 'dsub' 'tmp_25' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 48> <Delay = 2.12>
ST_146 : Operation 522 [10/14] (2.12ns)   --->   "%tmp_25 = fsub double %tmp_24, %ey_load_2" [fdtd-2d.cpp:382]   --->   Operation 522 'dsub' 'tmp_25' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 49> <Delay = 2.12>
ST_147 : Operation 523 [9/14] (2.12ns)   --->   "%tmp_25 = fsub double %tmp_24, %ey_load_2" [fdtd-2d.cpp:382]   --->   Operation 523 'dsub' 'tmp_25' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 50> <Delay = 2.12>
ST_148 : Operation 524 [8/14] (2.12ns)   --->   "%tmp_25 = fsub double %tmp_24, %ey_load_2" [fdtd-2d.cpp:382]   --->   Operation 524 'dsub' 'tmp_25' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 51> <Delay = 2.12>
ST_149 : Operation 525 [7/14] (2.12ns)   --->   "%tmp_25 = fsub double %tmp_24, %ey_load_2" [fdtd-2d.cpp:382]   --->   Operation 525 'dsub' 'tmp_25' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 52> <Delay = 2.12>
ST_150 : Operation 526 [6/14] (2.12ns)   --->   "%tmp_25 = fsub double %tmp_24, %ey_load_2" [fdtd-2d.cpp:382]   --->   Operation 526 'dsub' 'tmp_25' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 53> <Delay = 2.12>
ST_151 : Operation 527 [5/14] (2.12ns)   --->   "%tmp_25 = fsub double %tmp_24, %ey_load_2" [fdtd-2d.cpp:382]   --->   Operation 527 'dsub' 'tmp_25' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 54> <Delay = 2.12>
ST_152 : Operation 528 [4/14] (2.12ns)   --->   "%tmp_25 = fsub double %tmp_24, %ey_load_2" [fdtd-2d.cpp:382]   --->   Operation 528 'dsub' 'tmp_25' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 55> <Delay = 2.12>
ST_153 : Operation 529 [3/14] (2.12ns)   --->   "%tmp_25 = fsub double %tmp_24, %ey_load_2" [fdtd-2d.cpp:382]   --->   Operation 529 'dsub' 'tmp_25' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 56> <Delay = 2.12>
ST_154 : Operation 530 [2/14] (2.12ns)   --->   "%tmp_25 = fsub double %tmp_24, %ey_load_2" [fdtd-2d.cpp:382]   --->   Operation 530 'dsub' 'tmp_25' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 57> <Delay = 2.12>
ST_155 : Operation 531 [1/14] (2.12ns)   --->   "%tmp_25 = fsub double %tmp_24, %ey_load_2" [fdtd-2d.cpp:382]   --->   Operation 531 'dsub' 'tmp_25' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 58> <Delay = 0.64>
ST_156 : Operation 532 [2/2] (0.64ns)   --->   "%in_assign_2 = call fastcc double @operator_double_div1(double %tmp_25)" [fdtd-2d.cpp:382]   --->   Operation 532 'call' 'in_assign_2' <Predicate = true> <Delay = 0.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 157 <SV = 59> <Delay = 2.03>
ST_157 : Operation 533 [1/2] (2.03ns)   --->   "%in_assign_2 = call fastcc double @operator_double_div1(double %tmp_25)" [fdtd-2d.cpp:382]   --->   Operation 533 'call' 'in_assign_2' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 158 <SV = 60> <Delay = 1.87>
ST_158 : Operation 534 [1/1] (0.00ns)   --->   "%p_Val2_6 = bitcast double %in_assign_2 to i64" [fdtd-2d.cpp:51->fdtd-2d.cpp:143->fdtd-2d.cpp:382]   --->   Operation 534 'bitcast' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 535 [1/1] (0.00ns)   --->   "%p_Repl2_10 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_6, i32 63)" [fdtd-2d.cpp:52->fdtd-2d.cpp:143->fdtd-2d.cpp:382]   --->   Operation 535 'bitselect' 'p_Repl2_10' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 536 [1/1] (0.00ns)   --->   "%new_exp_V_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_6, i32 52, i32 62) nounwind" [fdtd-2d.cpp:53->fdtd-2d.cpp:143->fdtd-2d.cpp:382]   --->   Operation 536 'partselect' 'new_exp_V_5' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 537 [1/1] (0.00ns)   --->   "%new_mant_V_9 = trunc i64 %p_Val2_6 to i52" [fdtd-2d.cpp:54->fdtd-2d.cpp:143->fdtd-2d.cpp:382]   --->   Operation 537 'trunc' 'new_mant_V_9' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 538 [1/1] (1.32ns)   --->   "%tmp_i1 = icmp eq i11 %new_exp_V_5, 0" [fdtd-2d.cpp:151->fdtd-2d.cpp:382]   --->   Operation 538 'icmp' 'tmp_i1' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_1_i2 = zext i52 %new_mant_V_9 to i56" [fdtd-2d.cpp:152->fdtd-2d.cpp:382]   --->   Operation 539 'zext' 'tmp_1_i2' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 540 [1/1] (0.00ns)   --->   "%p_shl_i = call i55 @_ssdm_op_BitConcatenate.i55.i52.i3(i52 %new_mant_V_9, i3 0)" [fdtd-2d.cpp:152->fdtd-2d.cpp:382]   --->   Operation 540 'bitconcatenate' 'p_shl_i' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 541 [1/1] (0.00ns)   --->   "%p_shl_i_cast = zext i55 %p_shl_i to i56" [fdtd-2d.cpp:152->fdtd-2d.cpp:382]   --->   Operation 541 'zext' 'p_shl_i_cast' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 542 [1/1] (1.87ns)   --->   "%xf_V = sub i56 %p_shl_i_cast, %tmp_1_i2" [fdtd-2d.cpp:152->fdtd-2d.cpp:382]   --->   Operation 542 'sub' 'xf_V' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 543 [1/1] (0.00ns)   --->   "%p_Result_6 = call i56 @llvm.part.select.i56(i56 %xf_V, i32 55, i32 0) nounwind" [fdtd-2d.cpp:153->fdtd-2d.cpp:382]   --->   Operation 543 'partselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 544 [1/1] (1.32ns)   --->   "%tmp_6_i = icmp eq i11 %new_exp_V_5, 255" [fdtd-2d.cpp:160->fdtd-2d.cpp:382]   --->   Operation 544 'icmp' 'tmp_6_i' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 545 [1/1] (1.32ns)   --->   "%tmp_2_i = icmp ult i11 %new_exp_V_5, 253" [fdtd-2d.cpp:161->fdtd-2d.cpp:382]   --->   Operation 545 'icmp' 'tmp_2_i' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %p_Val2_6, i32 52, i32 59)" [fdtd-2d.cpp:172->fdtd-2d.cpp:382]   --->   Operation 546 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>

State 159 <SV = 61> <Delay = 2.66>
ST_159 : Operation 547 [1/1] (0.00ns)   --->   "%p_Result_7 = call i64 @_ssdm_op_BitConcatenate.i64.i8.i56(i8 -1, i56 %p_Result_6) nounwind" [fdtd-2d.cpp:153->fdtd-2d.cpp:382]   --->   Operation 547 'bitconcatenate' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 548 [1/1] (2.66ns)   --->   "%tmp_3_i = call i64 @llvm.cttz.i64(i64 %p_Result_7, i1 true) nounwind" [fdtd-2d.cpp:153->fdtd-2d.cpp:382]   --->   Operation 548 'cttz' 'tmp_3_i' <Predicate = true> <Delay = 2.66> <Core = "CTTZ">   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_159 : Operation 549 [1/1] (0.00ns)   --->   "%clz_V = trunc i64 %tmp_3_i to i6" [fdtd-2d.cpp:153->fdtd-2d.cpp:382]   --->   Operation 549 'trunc' 'clz_V' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_29 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_3_i, i32 2, i32 5)" [fdtd-2d.cpp:154->fdtd-2d.cpp:382]   --->   Operation 550 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>

State 160 <SV = 62> <Delay = 2.13>
ST_160 : Operation 551 [1/1] (1.08ns)   --->   "%icmp8 = icmp eq i4 %tmp_29, 0" [fdtd-2d.cpp:154->fdtd-2d.cpp:382]   --->   Operation 551 'icmp' 'icmp8' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 552 [1/1] (0.00ns)   --->   "%tmp_7_i_cast = zext i6 %clz_V to i7" [fdtd-2d.cpp:155->fdtd-2d.cpp:382]   --->   Operation 552 'zext' 'tmp_7_i_cast' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 553 [1/1] (1.35ns)   --->   "%new_exp_V_6 = sub i7 4, %tmp_7_i_cast" [fdtd-2d.cpp:155->fdtd-2d.cpp:382]   --->   Operation 553 'sub' 'new_exp_V_6' <Predicate = (tmp_i1)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 554 [1/1] (1.35ns)   --->   "%r_V_32 = sub i7 3, %tmp_7_i_cast" [fdtd-2d.cpp:156->fdtd-2d.cpp:382]   --->   Operation 554 'sub' 'r_V_32' <Predicate = (tmp_i1)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_8)   --->   "%new_mant_V_6 = call i52 @_ssdm_op_PartSelect.i52.i56.i32.i32(i56 %xf_V, i32 2, i32 53)" [fdtd-2d.cpp:166->fdtd-2d.cpp:382]   --->   Operation 555 'partselect' 'new_mant_V_6' <Predicate = (!tmp_6_i)> <Delay = 0.00>
ST_160 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_8)   --->   "%sel_tmp_i = xor i1 %tmp_6_i, true" [fdtd-2d.cpp:160->fdtd-2d.cpp:382]   --->   Operation 556 'xor' 'sel_tmp_i' <Predicate = (!tmp_6_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_8)   --->   "%sel_tmp1_i = and i1 %tmp_2_i, %sel_tmp_i" [fdtd-2d.cpp:161->fdtd-2d.cpp:382]   --->   Operation 557 'and' 'sel_tmp1_i' <Predicate = (!tmp_6_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_8)   --->   "%new_mant_V_7 = select i1 %sel_tmp1_i, i52 %new_mant_V_6, i52 0" [fdtd-2d.cpp:161->fdtd-2d.cpp:382]   --->   Operation 558 'select' 'new_mant_V_7' <Predicate = (!tmp_6_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_160 : Operation 559 [1/1] (0.70ns) (out node of the LUT)   --->   "%new_mant_V_8 = select i1 %tmp_6_i, i52 %new_mant_V_9, i52 %new_mant_V_7" [fdtd-2d.cpp:160->fdtd-2d.cpp:382]   --->   Operation 559 'select' 'new_mant_V_8' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_160 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp12_i)   --->   "%p_i2 = select i1 %icmp8, i7 %new_exp_V_6, i7 0" [fdtd-2d.cpp:154->fdtd-2d.cpp:382]   --->   Operation 560 'select' 'p_i2' <Predicate = (tmp_i1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_160 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp12_i)   --->   "%p_i36_cast = sext i7 %p_i2 to i9" [fdtd-2d.cpp:154->fdtd-2d.cpp:382]   --->   Operation 561 'sext' 'p_i36_cast' <Predicate = (tmp_i1)> <Delay = 0.00>
ST_160 : Operation 562 [1/1] (1.39ns)   --->   "%new_exp_V_2_i_cast = add i8 2, %tmp_26" [fdtd-2d.cpp:172->fdtd-2d.cpp:382]   --->   Operation 562 'add' 'new_exp_V_2_i_cast' <Predicate = (tmp_2_i & !tmp_i1)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp12_i)   --->   "%new_exp_V_2_i = select i1 %tmp_2_i, i8 %new_exp_V_2_i_cast, i8 -1" [fdtd-2d.cpp:169->fdtd-2d.cpp:382]   --->   Operation 563 'select' 'new_exp_V_2_i' <Predicate = (!tmp_i1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_160 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp12_i)   --->   "%new_exp_V_2_i_cast_23 = zext i8 %new_exp_V_2_i to i9" [fdtd-2d.cpp:169->fdtd-2d.cpp:382]   --->   Operation 564 'zext' 'new_exp_V_2_i_cast_23' <Predicate = (!tmp_i1)> <Delay = 0.00>
ST_160 : Operation 565 [1/1] (0.74ns) (out node of the LUT)   --->   "%sel_tmp12_i = select i1 %tmp_i1, i9 %p_i36_cast, i9 %new_exp_V_2_i_cast_23" [fdtd-2d.cpp:77->fdtd-2d.cpp:174->fdtd-2d.cpp:382]   --->   Operation 565 'select' 'sel_tmp12_i' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 161 <SV = 63> <Delay = 1.37>
ST_161 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_9)   --->   "%ssdm_int_V_write_ass = call i9 @_ssdm_op_PartSelect.i9.i64.i32.i32(i64 %p_Val2_6, i32 52, i32 60)" [fdtd-2d.cpp:54->fdtd-2d.cpp:143->fdtd-2d.cpp:382]   --->   Operation 566 'partselect' 'ssdm_int_V_write_ass' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 567 [1/1] (1.37ns)   --->   "%tmp_i1_22 = sub i7 0, %r_V_32" [fdtd-2d.cpp:156->fdtd-2d.cpp:382]   --->   Operation 567 'sub' 'tmp_i1_22' <Predicate = (tmp_i1 & icmp8)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp14_i)   --->   "%sel_tmp13_i = xor i1 %tmp_i1, true" [fdtd-2d.cpp:151->fdtd-2d.cpp:382]   --->   Operation 568 'xor' 'sel_tmp13_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 569 [1/1] (0.61ns) (out node of the LUT)   --->   "%sel_tmp14_i = and i1 %tmp_6_i, %sel_tmp13_i" [fdtd-2d.cpp:160->fdtd-2d.cpp:382]   --->   Operation 569 'and' 'sel_tmp14_i' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 570 [1/1] (0.59ns) (out node of the LUT)   --->   "%p_Repl2_9 = select i1 %sel_tmp14_i, i9 %ssdm_int_V_write_ass, i9 %sel_tmp12_i" [fdtd-2d.cpp:77->fdtd-2d.cpp:174->fdtd-2d.cpp:382]   --->   Operation 570 'select' 'p_Repl2_9' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 162 <SV = 64> <Delay = 2.29>
ST_162 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_4_i = sext i7 %r_V_32 to i32" [fdtd-2d.cpp:156->fdtd-2d.cpp:382]   --->   Operation 571 'sext' 'tmp_4_i' <Predicate = (tmp_i1 & icmp8 & !sel_tmp14_i)> <Delay = 0.00>
ST_162 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_i34_cast = sext i7 %tmp_i1_22 to i32" [fdtd-2d.cpp:156->fdtd-2d.cpp:382]   --->   Operation 572 'sext' 'tmp_i34_cast' <Predicate = (tmp_i1 & icmp8 & !sel_tmp14_i)> <Delay = 0.00>
ST_162 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_9_i = zext i32 %tmp_i34_cast to i56" [fdtd-2d.cpp:156->fdtd-2d.cpp:382]   --->   Operation 573 'zext' 'tmp_9_i' <Predicate = (tmp_i1 & icmp8 & !sel_tmp14_i)> <Delay = 0.00>
ST_162 : Operation 574 [7/7] (2.29ns)   --->   "%r_V = shl i56 %xf_V, %tmp_9_i" [fdtd-2d.cpp:156->fdtd-2d.cpp:382]   --->   Operation 574 'shl' 'r_V' <Predicate = (tmp_i1 & icmp8 & !sel_tmp14_i)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 575 [1/1] (0.00ns)   --->   "%tmp_8_i = zext i32 %tmp_4_i to i56" [fdtd-2d.cpp:156->fdtd-2d.cpp:382]   --->   Operation 575 'zext' 'tmp_8_i' <Predicate = (tmp_i1 & icmp8 & !sel_tmp14_i)> <Delay = 0.00>
ST_162 : Operation 576 [7/7] (2.29ns)   --->   "%r_V_27 = lshr i56 %xf_V, %tmp_8_i" [fdtd-2d.cpp:156->fdtd-2d.cpp:382]   --->   Operation 576 'lshr' 'r_V_27' <Predicate = (tmp_i1 & icmp8 & !sel_tmp14_i)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 65> <Delay = 2.29>
ST_163 : Operation 577 [6/7] (2.29ns)   --->   "%r_V = shl i56 %xf_V, %tmp_9_i" [fdtd-2d.cpp:156->fdtd-2d.cpp:382]   --->   Operation 577 'shl' 'r_V' <Predicate = (tmp_i1 & icmp8 & !sel_tmp14_i)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 578 [6/7] (2.29ns)   --->   "%r_V_27 = lshr i56 %xf_V, %tmp_8_i" [fdtd-2d.cpp:156->fdtd-2d.cpp:382]   --->   Operation 578 'lshr' 'r_V_27' <Predicate = (tmp_i1 & icmp8 & !sel_tmp14_i)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 66> <Delay = 2.29>
ST_164 : Operation 579 [5/7] (2.29ns)   --->   "%r_V = shl i56 %xf_V, %tmp_9_i" [fdtd-2d.cpp:156->fdtd-2d.cpp:382]   --->   Operation 579 'shl' 'r_V' <Predicate = (tmp_i1 & icmp8 & !sel_tmp14_i)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 580 [5/7] (2.29ns)   --->   "%r_V_27 = lshr i56 %xf_V, %tmp_8_i" [fdtd-2d.cpp:156->fdtd-2d.cpp:382]   --->   Operation 580 'lshr' 'r_V_27' <Predicate = (tmp_i1 & icmp8 & !sel_tmp14_i)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 67> <Delay = 2.29>
ST_165 : Operation 581 [4/7] (2.29ns)   --->   "%r_V = shl i56 %xf_V, %tmp_9_i" [fdtd-2d.cpp:156->fdtd-2d.cpp:382]   --->   Operation 581 'shl' 'r_V' <Predicate = (tmp_i1 & icmp8 & !sel_tmp14_i)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 582 [4/7] (2.29ns)   --->   "%r_V_27 = lshr i56 %xf_V, %tmp_8_i" [fdtd-2d.cpp:156->fdtd-2d.cpp:382]   --->   Operation 582 'lshr' 'r_V_27' <Predicate = (tmp_i1 & icmp8 & !sel_tmp14_i)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 68> <Delay = 2.29>
ST_166 : Operation 583 [4/4] (1.33ns)   --->   "%hz_load_4 = load double* %hz_addr_4, align 8" [fdtd-2d.cpp:382]   --->   Operation 583 'load' 'hz_load_4' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_166 : Operation 584 [3/7] (2.29ns)   --->   "%r_V = shl i56 %xf_V, %tmp_9_i" [fdtd-2d.cpp:156->fdtd-2d.cpp:382]   --->   Operation 584 'shl' 'r_V' <Predicate = (tmp_i1 & icmp8 & !sel_tmp14_i)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 585 [3/7] (2.29ns)   --->   "%r_V_27 = lshr i56 %xf_V, %tmp_8_i" [fdtd-2d.cpp:156->fdtd-2d.cpp:382]   --->   Operation 585 'lshr' 'r_V_27' <Predicate = (tmp_i1 & icmp8 & !sel_tmp14_i)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 69> <Delay = 2.29>
ST_167 : Operation 586 [3/4] (1.33ns)   --->   "%hz_load_4 = load double* %hz_addr_4, align 8" [fdtd-2d.cpp:382]   --->   Operation 586 'load' 'hz_load_4' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_167 : Operation 587 [2/7] (2.29ns)   --->   "%r_V = shl i56 %xf_V, %tmp_9_i" [fdtd-2d.cpp:156->fdtd-2d.cpp:382]   --->   Operation 587 'shl' 'r_V' <Predicate = (tmp_i1 & icmp8 & !sel_tmp14_i)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 588 [2/7] (2.29ns)   --->   "%r_V_27 = lshr i56 %xf_V, %tmp_8_i" [fdtd-2d.cpp:156->fdtd-2d.cpp:382]   --->   Operation 588 'lshr' 'r_V_27' <Predicate = (tmp_i1 & icmp8 & !sel_tmp14_i)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 70> <Delay = 2.29>
ST_168 : Operation 589 [2/4] (1.33ns)   --->   "%hz_load_4 = load double* %hz_addr_4, align 8" [fdtd-2d.cpp:382]   --->   Operation 589 'load' 'hz_load_4' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_168 : Operation 590 [1/7] (2.29ns)   --->   "%r_V = shl i56 %xf_V, %tmp_9_i" [fdtd-2d.cpp:156->fdtd-2d.cpp:382]   --->   Operation 590 'shl' 'r_V' <Predicate = (tmp_i1 & icmp8 & !sel_tmp14_i)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 591 [1/7] (2.29ns)   --->   "%r_V_27 = lshr i56 %xf_V, %tmp_8_i" [fdtd-2d.cpp:156->fdtd-2d.cpp:382]   --->   Operation 591 'lshr' 'r_V_27' <Predicate = (tmp_i1 & icmp8 & !sel_tmp14_i)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 71> <Delay = 1.41>
ST_169 : Operation 592 [1/4] (1.33ns)   --->   "%hz_load_4 = load double* %hz_addr_4, align 8" [fdtd-2d.cpp:382]   --->   Operation 592 'load' 'hz_load_4' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_169 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_11)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %r_V_32, i32 6)" [fdtd-2d.cpp:156->fdtd-2d.cpp:382]   --->   Operation 593 'bitselect' 'tmp_30' <Predicate = (tmp_i1 & icmp8 & !sel_tmp14_i)> <Delay = 0.00>
ST_169 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_11)   --->   "%sel_tmp8_i = and i1 %icmp8, %tmp_30" [fdtd-2d.cpp:154->fdtd-2d.cpp:382]   --->   Operation 594 'and' 'sel_tmp8_i' <Predicate = (tmp_i1 & icmp8 & !sel_tmp14_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_11)   --->   "%tmp_31 = trunc i56 %r_V to i52" [fdtd-2d.cpp:156->fdtd-2d.cpp:382]   --->   Operation 595 'trunc' 'tmp_31' <Predicate = (tmp_i1 & icmp8 & !sel_tmp14_i)> <Delay = 0.00>
ST_169 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_11)   --->   "%tmp_32 = trunc i56 %r_V_27 to i52" [fdtd-2d.cpp:156->fdtd-2d.cpp:382]   --->   Operation 596 'trunc' 'tmp_32' <Predicate = (tmp_i1 & icmp8 & !sel_tmp14_i)> <Delay = 0.00>
ST_169 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_11)   --->   "%tmp_35 = select i1 %sel_tmp8_i, i52 %tmp_31, i52 %tmp_32" [fdtd-2d.cpp:154->fdtd-2d.cpp:382]   --->   Operation 597 'select' 'tmp_35' <Predicate = (tmp_i1 & icmp8 & !sel_tmp14_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_169 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_11)   --->   "%tmp_36 = trunc i56 %xf_V to i52" [fdtd-2d.cpp:152->fdtd-2d.cpp:382]   --->   Operation 598 'trunc' 'tmp_36' <Predicate = (tmp_i1 & !icmp8 & !sel_tmp14_i)> <Delay = 0.00>
ST_169 : Operation 599 [1/1] (0.70ns) (out node of the LUT)   --->   "%new_mant_V_11 = select i1 %icmp8, i52 %tmp_35, i52 %tmp_36" [fdtd-2d.cpp:154->fdtd-2d.cpp:382]   --->   Operation 599 'select' 'new_mant_V_11' <Predicate = (tmp_i1 & !sel_tmp14_i)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_169 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V)   --->   "%new_mant_V_12 = select i1 %tmp_i1, i52 %new_mant_V_11, i52 %new_mant_V_8" [fdtd-2d.cpp:77->fdtd-2d.cpp:174->fdtd-2d.cpp:382]   --->   Operation 600 'select' 'new_mant_V_12' <Predicate = (!sel_tmp14_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_169 : Operation 601 [1/1] (0.70ns) (out node of the LUT)   --->   "%new_mant_V = select i1 %sel_tmp14_i, i52 %new_mant_V_8, i52 %new_mant_V_12" [fdtd-2d.cpp:77->fdtd-2d.cpp:174->fdtd-2d.cpp:382]   --->   Operation 601 'select' 'new_mant_V' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 170 <SV = 72> <Delay = 2.12>
ST_170 : Operation 602 [1/1] (0.00ns)   --->   "%p_Repl2_1_i_cast = sext i9 %p_Repl2_9 to i11" [fdtd-2d.cpp:77->fdtd-2d.cpp:174->fdtd-2d.cpp:382]   --->   Operation 602 'sext' 'p_Repl2_1_i_cast' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 603 [1/1] (0.00ns)   --->   "%p_Result_8 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Repl2_10, i11 %p_Repl2_1_i_cast, i52 %new_mant_V) nounwind" [fdtd-2d.cpp:78->fdtd-2d.cpp:174->fdtd-2d.cpp:382]   --->   Operation 603 'bitconcatenate' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 604 [1/1] (0.00ns)   --->   "%out_2 = bitcast i64 %p_Result_8 to double" [fdtd-2d.cpp:79->fdtd-2d.cpp:174->fdtd-2d.cpp:382]   --->   Operation 604 'bitcast' 'out_2' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 605 [14/14] (2.12ns)   --->   "%tmp_27 = fsub double %hz_load_4, %out_2" [fdtd-2d.cpp:382]   --->   Operation 605 'dsub' 'tmp_27' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 73> <Delay = 2.12>
ST_171 : Operation 606 [13/14] (2.12ns)   --->   "%tmp_27 = fsub double %hz_load_4, %out_2" [fdtd-2d.cpp:382]   --->   Operation 606 'dsub' 'tmp_27' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 74> <Delay = 2.12>
ST_172 : Operation 607 [12/14] (2.12ns)   --->   "%tmp_27 = fsub double %hz_load_4, %out_2" [fdtd-2d.cpp:382]   --->   Operation 607 'dsub' 'tmp_27' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 75> <Delay = 2.12>
ST_173 : Operation 608 [11/14] (2.12ns)   --->   "%tmp_27 = fsub double %hz_load_4, %out_2" [fdtd-2d.cpp:382]   --->   Operation 608 'dsub' 'tmp_27' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 76> <Delay = 2.12>
ST_174 : Operation 609 [10/14] (2.12ns)   --->   "%tmp_27 = fsub double %hz_load_4, %out_2" [fdtd-2d.cpp:382]   --->   Operation 609 'dsub' 'tmp_27' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 77> <Delay = 2.12>
ST_175 : Operation 610 [9/14] (2.12ns)   --->   "%tmp_27 = fsub double %hz_load_4, %out_2" [fdtd-2d.cpp:382]   --->   Operation 610 'dsub' 'tmp_27' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 78> <Delay = 2.12>
ST_176 : Operation 611 [8/14] (2.12ns)   --->   "%tmp_27 = fsub double %hz_load_4, %out_2" [fdtd-2d.cpp:382]   --->   Operation 611 'dsub' 'tmp_27' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 79> <Delay = 2.12>
ST_177 : Operation 612 [7/14] (2.12ns)   --->   "%tmp_27 = fsub double %hz_load_4, %out_2" [fdtd-2d.cpp:382]   --->   Operation 612 'dsub' 'tmp_27' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 80> <Delay = 2.12>
ST_178 : Operation 613 [6/14] (2.12ns)   --->   "%tmp_27 = fsub double %hz_load_4, %out_2" [fdtd-2d.cpp:382]   --->   Operation 613 'dsub' 'tmp_27' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 81> <Delay = 2.12>
ST_179 : Operation 614 [5/14] (2.12ns)   --->   "%tmp_27 = fsub double %hz_load_4, %out_2" [fdtd-2d.cpp:382]   --->   Operation 614 'dsub' 'tmp_27' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 82> <Delay = 2.12>
ST_180 : Operation 615 [4/14] (2.12ns)   --->   "%tmp_27 = fsub double %hz_load_4, %out_2" [fdtd-2d.cpp:382]   --->   Operation 615 'dsub' 'tmp_27' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 83> <Delay = 2.12>
ST_181 : Operation 616 [3/14] (2.12ns)   --->   "%tmp_27 = fsub double %hz_load_4, %out_2" [fdtd-2d.cpp:382]   --->   Operation 616 'dsub' 'tmp_27' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 84> <Delay = 2.12>
ST_182 : Operation 617 [2/14] (2.12ns)   --->   "%tmp_27 = fsub double %hz_load_4, %out_2" [fdtd-2d.cpp:382]   --->   Operation 617 'dsub' 'tmp_27' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 85> <Delay = 2.12>
ST_183 : Operation 618 [1/14] (2.12ns)   --->   "%tmp_27 = fsub double %hz_load_4, %out_2" [fdtd-2d.cpp:382]   --->   Operation 618 'dsub' 'tmp_27' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 86> <Delay = 1.33>
ST_184 : Operation 619 [2/2] (1.33ns)   --->   "store double %tmp_27, double* %hz_addr_4, align 8" [fdtd-2d.cpp:382]   --->   Operation 619 'store' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 185 <SV = 87> <Delay = 1.33>
ST_185 : Operation 620 [1/2] (1.33ns)   --->   "store double %tmp_27, double* %hz_addr_4, align 8" [fdtd-2d.cpp:382]   --->   Operation 620 'store' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_185 : Operation 621 [1/1] (0.00ns)   --->   "br label %.preheader" [fdtd-2d.cpp:381]   --->   Operation 621 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.5ns, clock uncertainty: 0.312ns.

 <State 1>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('t') with incoming values : ('t', fdtd-2d.cpp:367) [24]  (1.06 ns)

 <State 2>: 1.36ns
The critical path consists of the following:
	'phi' operation ('t') with incoming values : ('t', fdtd-2d.cpp:367) [24]  (0 ns)
	'add' operation ('t', fdtd-2d.cpp:367) [27]  (1.36 ns)

 <State 3>: 1.42ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', fdtd-2d.cpp:369) [34]  (0 ns)
	'add' operation ('j', fdtd-2d.cpp:369) [37]  (1.42 ns)

 <State 4>: 1.33ns
The critical path consists of the following:
	'load' operation ('p_fict_load', fdtd-2d.cpp:370) on array 'p_fict_s' [40]  (1.33 ns)

 <State 5>: 1.33ns
The critical path consists of the following:
	'load' operation ('p_fict_load', fdtd-2d.cpp:370) on array 'p_fict_s' [40]  (1.33 ns)

 <State 6>: 1.33ns
The critical path consists of the following:
	'getelementptr' operation ('ey_addr', fdtd-2d.cpp:370) [42]  (0 ns)
	'store' operation (fdtd-2d.cpp:370) of variable 'p_fict_load', fdtd-2d.cpp:370 on array 'ey' [43]  (1.33 ns)

 <State 7>: 1.33ns
The critical path consists of the following:
	'store' operation (fdtd-2d.cpp:370) of variable 'p_fict_load', fdtd-2d.cpp:370 on array 'ey' [43]  (1.33 ns)

 <State 8>: 1.42ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fdtd-2d.cpp:372) [48]  (0 ns)
	'add' operation ('tmp_9', fdtd-2d.cpp:374) [55]  (1.42 ns)

 <State 9>: 1.82ns
The critical path consists of the following:
	'mul' operation ('tmp_1', fdtd-2d.cpp:374) [54]  (1.82 ns)

 <State 10>: 1.82ns
The critical path consists of the following:
	'mul' operation ('tmp_1', fdtd-2d.cpp:374) [54]  (1.82 ns)

 <State 11>: 1.82ns
The critical path consists of the following:
	'mul' operation ('tmp_1', fdtd-2d.cpp:374) [54]  (1.82 ns)

 <State 12>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', fdtd-2d.cpp:373) [60]  (1.06 ns)

 <State 13>: 1.56ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', fdtd-2d.cpp:373) [60]  (0 ns)
	'add' operation ('tmp_2', fdtd-2d.cpp:374) [67]  (1.56 ns)

 <State 14>: 1.33ns
The critical path consists of the following:
	'getelementptr' operation ('hz_addr', fdtd-2d.cpp:374) [70]  (0 ns)
	'load' operation ('hz_load', fdtd-2d.cpp:374) on array 'hz' [75]  (1.33 ns)

 <State 15>: 1.33ns
The critical path consists of the following:
	'load' operation ('hz_load', fdtd-2d.cpp:374) on array 'hz' [75]  (1.33 ns)

 <State 16>: 1.33ns
The critical path consists of the following:
	'load' operation ('hz_load', fdtd-2d.cpp:374) on array 'hz' [75]  (1.33 ns)

 <State 17>: 1.33ns
The critical path consists of the following:
	'load' operation ('hz_load', fdtd-2d.cpp:374) on array 'hz' [75]  (1.33 ns)

 <State 18>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('in', fdtd-2d.cpp:374) [77]  (2.12 ns)

 <State 19>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('in', fdtd-2d.cpp:374) [77]  (2.12 ns)

 <State 20>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('in', fdtd-2d.cpp:374) [77]  (2.12 ns)

 <State 21>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('in', fdtd-2d.cpp:374) [77]  (2.12 ns)

 <State 22>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('in', fdtd-2d.cpp:374) [77]  (2.12 ns)

 <State 23>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('in', fdtd-2d.cpp:374) [77]  (2.12 ns)

 <State 24>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('in', fdtd-2d.cpp:374) [77]  (2.12 ns)

 <State 25>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('in', fdtd-2d.cpp:374) [77]  (2.12 ns)

 <State 26>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('in', fdtd-2d.cpp:374) [77]  (2.12 ns)

 <State 27>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('in', fdtd-2d.cpp:374) [77]  (2.12 ns)

 <State 28>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('in', fdtd-2d.cpp:374) [77]  (2.12 ns)

 <State 29>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('in', fdtd-2d.cpp:374) [77]  (2.12 ns)

 <State 30>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('in', fdtd-2d.cpp:374) [77]  (2.12 ns)

 <State 31>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('in', fdtd-2d.cpp:374) [77]  (2.12 ns)

 <State 32>: 1.95ns
The critical path consists of the following:
	'icmp' operation ('tmp_i', fdtd-2d.cpp:102->fdtd-2d.cpp:374) [83]  (1.33 ns)
	'select' operation ('p_0272_2_i', fdtd-2d.cpp:102->fdtd-2d.cpp:374) [91]  (0.62 ns)

 <State 33>: 2.29ns
The critical path consists of the following:
	'shl' operation ('r.V', fdtd-2d.cpp:119->fdtd-2d.cpp:374) [96]  (2.29 ns)

 <State 34>: 2.29ns
The critical path consists of the following:
	'lshr' operation ('r.V', fdtd-2d.cpp:117->fdtd-2d.cpp:374) [95]  (2.29 ns)

 <State 35>: 2.29ns
The critical path consists of the following:
	'lshr' operation ('r.V', fdtd-2d.cpp:117->fdtd-2d.cpp:374) [95]  (2.29 ns)

 <State 36>: 2.29ns
The critical path consists of the following:
	'lshr' operation ('r.V', fdtd-2d.cpp:117->fdtd-2d.cpp:374) [95]  (2.29 ns)

 <State 37>: 2.29ns
The critical path consists of the following:
	'lshr' operation ('r.V', fdtd-2d.cpp:117->fdtd-2d.cpp:374) [95]  (2.29 ns)

 <State 38>: 2.29ns
The critical path consists of the following:
	'lshr' operation ('r.V', fdtd-2d.cpp:117->fdtd-2d.cpp:374) [95]  (2.29 ns)

 <State 39>: 2.29ns
The critical path consists of the following:
	'lshr' operation ('r.V', fdtd-2d.cpp:117->fdtd-2d.cpp:374) [95]  (2.29 ns)

 <State 40>: 2.06ns
The critical path consists of the following:
	'add' operation ('new_exp.V', fdtd-2d.cpp:105->fdtd-2d.cpp:374) [84]  (1.43 ns)
	'select' operation ('__Repl2__', fdtd-2d.cpp:124->fdtd-2d.cpp:374) [102]  (0.633 ns)

 <State 41>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_6', fdtd-2d.cpp:374) [106]  (2.12 ns)

 <State 42>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_6', fdtd-2d.cpp:374) [106]  (2.12 ns)

 <State 43>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_6', fdtd-2d.cpp:374) [106]  (2.12 ns)

 <State 44>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_6', fdtd-2d.cpp:374) [106]  (2.12 ns)

 <State 45>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_6', fdtd-2d.cpp:374) [106]  (2.12 ns)

 <State 46>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_6', fdtd-2d.cpp:374) [106]  (2.12 ns)

 <State 47>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_6', fdtd-2d.cpp:374) [106]  (2.12 ns)

 <State 48>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_6', fdtd-2d.cpp:374) [106]  (2.12 ns)

 <State 49>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_6', fdtd-2d.cpp:374) [106]  (2.12 ns)

 <State 50>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_6', fdtd-2d.cpp:374) [106]  (2.12 ns)

 <State 51>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_6', fdtd-2d.cpp:374) [106]  (2.12 ns)

 <State 52>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_6', fdtd-2d.cpp:374) [106]  (2.12 ns)

 <State 53>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_6', fdtd-2d.cpp:374) [106]  (2.12 ns)

 <State 54>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_6', fdtd-2d.cpp:374) [106]  (2.12 ns)

 <State 55>: 1.33ns
The critical path consists of the following:
	'store' operation (fdtd-2d.cpp:374) of variable 'tmp_6', fdtd-2d.cpp:374 on array 'ey' [107]  (1.33 ns)

 <State 56>: 1.33ns
The critical path consists of the following:
	'store' operation (fdtd-2d.cpp:374) of variable 'tmp_6', fdtd-2d.cpp:374 on array 'ey' [107]  (1.33 ns)

 <State 57>: 1.56ns
The critical path consists of the following:
	'phi' operation ('phi_mul') with incoming values : ('next_mul') [116]  (0 ns)
	'add' operation ('next_mul') [117]  (1.56 ns)

 <State 58>: 1.42ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', fdtd-2d.cpp:377) [125]  (0 ns)
	'add' operation ('tmp_11', fdtd-2d.cpp:378) [137]  (1.42 ns)

 <State 59>: 1.56ns
The critical path consists of the following:
	'add' operation ('tmp_10', fdtd-2d.cpp:378) [131]  (1.56 ns)

 <State 60>: 1.33ns
The critical path consists of the following:
	'getelementptr' operation ('hz_addr_2', fdtd-2d.cpp:378) [134]  (0 ns)
	'load' operation ('hz_load_2', fdtd-2d.cpp:378) on array 'hz' [136]  (1.33 ns)

 <State 61>: 1.33ns
The critical path consists of the following:
	'load' operation ('hz_load_2', fdtd-2d.cpp:378) on array 'hz' [136]  (1.33 ns)

 <State 62>: 1.33ns
The critical path consists of the following:
	'load' operation ('hz_load_2', fdtd-2d.cpp:378) on array 'hz' [136]  (1.33 ns)

 <State 63>: 1.33ns
The critical path consists of the following:
	'load' operation ('hz_load_2', fdtd-2d.cpp:378) on array 'hz' [136]  (1.33 ns)

 <State 64>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('in', fdtd-2d.cpp:378) [143]  (2.12 ns)

 <State 65>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('in', fdtd-2d.cpp:378) [143]  (2.12 ns)

 <State 66>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('in', fdtd-2d.cpp:378) [143]  (2.12 ns)

 <State 67>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('in', fdtd-2d.cpp:378) [143]  (2.12 ns)

 <State 68>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('in', fdtd-2d.cpp:378) [143]  (2.12 ns)

 <State 69>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('in', fdtd-2d.cpp:378) [143]  (2.12 ns)

 <State 70>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('in', fdtd-2d.cpp:378) [143]  (2.12 ns)

 <State 71>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('in', fdtd-2d.cpp:378) [143]  (2.12 ns)

 <State 72>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('in', fdtd-2d.cpp:378) [143]  (2.12 ns)

 <State 73>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('in', fdtd-2d.cpp:378) [143]  (2.12 ns)

 <State 74>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('in', fdtd-2d.cpp:378) [143]  (2.12 ns)

 <State 75>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('in', fdtd-2d.cpp:378) [143]  (2.12 ns)

 <State 76>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('in', fdtd-2d.cpp:378) [143]  (2.12 ns)

 <State 77>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('in', fdtd-2d.cpp:378) [143]  (2.12 ns)

 <State 78>: 1.95ns
The critical path consists of the following:
	'icmp' operation ('tmp_i6', fdtd-2d.cpp:102->fdtd-2d.cpp:378) [149]  (1.33 ns)
	'select' operation ('p_0272_2_i1', fdtd-2d.cpp:102->fdtd-2d.cpp:378) [157]  (0.62 ns)

 <State 79>: 2.29ns
The critical path consists of the following:
	'shl' operation ('r.V', fdtd-2d.cpp:119->fdtd-2d.cpp:378) [162]  (2.29 ns)

 <State 80>: 2.29ns
The critical path consists of the following:
	'lshr' operation ('r.V', fdtd-2d.cpp:117->fdtd-2d.cpp:378) [161]  (2.29 ns)

 <State 81>: 2.29ns
The critical path consists of the following:
	'lshr' operation ('r.V', fdtd-2d.cpp:117->fdtd-2d.cpp:378) [161]  (2.29 ns)

 <State 82>: 2.29ns
The critical path consists of the following:
	'lshr' operation ('r.V', fdtd-2d.cpp:117->fdtd-2d.cpp:378) [161]  (2.29 ns)

 <State 83>: 2.29ns
The critical path consists of the following:
	'lshr' operation ('r.V', fdtd-2d.cpp:117->fdtd-2d.cpp:378) [161]  (2.29 ns)

 <State 84>: 2.29ns
The critical path consists of the following:
	'lshr' operation ('r.V', fdtd-2d.cpp:117->fdtd-2d.cpp:378) [161]  (2.29 ns)

 <State 85>: 2.29ns
The critical path consists of the following:
	'lshr' operation ('r.V', fdtd-2d.cpp:117->fdtd-2d.cpp:378) [161]  (2.29 ns)

 <State 86>: 2.06ns
The critical path consists of the following:
	'add' operation ('new_exp.V', fdtd-2d.cpp:105->fdtd-2d.cpp:378) [150]  (1.43 ns)
	'select' operation ('__Repl2__', fdtd-2d.cpp:124->fdtd-2d.cpp:378) [168]  (0.633 ns)

 <State 87>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_17', fdtd-2d.cpp:378) [172]  (2.12 ns)

 <State 88>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_17', fdtd-2d.cpp:378) [172]  (2.12 ns)

 <State 89>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_17', fdtd-2d.cpp:378) [172]  (2.12 ns)

 <State 90>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_17', fdtd-2d.cpp:378) [172]  (2.12 ns)

 <State 91>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_17', fdtd-2d.cpp:378) [172]  (2.12 ns)

 <State 92>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_17', fdtd-2d.cpp:378) [172]  (2.12 ns)

 <State 93>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_17', fdtd-2d.cpp:378) [172]  (2.12 ns)

 <State 94>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_17', fdtd-2d.cpp:378) [172]  (2.12 ns)

 <State 95>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_17', fdtd-2d.cpp:378) [172]  (2.12 ns)

 <State 96>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_17', fdtd-2d.cpp:378) [172]  (2.12 ns)

 <State 97>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_17', fdtd-2d.cpp:378) [172]  (2.12 ns)

 <State 98>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_17', fdtd-2d.cpp:378) [172]  (2.12 ns)

 <State 99>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_17', fdtd-2d.cpp:378) [172]  (2.12 ns)

 <State 100>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_17', fdtd-2d.cpp:378) [172]  (2.12 ns)

 <State 101>: 1.33ns
The critical path consists of the following:
	'store' operation (fdtd-2d.cpp:378) of variable 'tmp_17', fdtd-2d.cpp:378 on array 'ex' [173]  (1.33 ns)

 <State 102>: 1.33ns
The critical path consists of the following:
	'store' operation (fdtd-2d.cpp:378) of variable 'tmp_17', fdtd-2d.cpp:378 on array 'ex' [173]  (1.33 ns)

 <State 103>: 1.56ns
The critical path consists of the following:
	'phi' operation ('phi_mul1') with incoming values : ('next_mul2') [182]  (0 ns)
	'add' operation ('next_mul2') [183]  (1.56 ns)

 <State 104>: 1.82ns
The critical path consists of the following:
	'mul' operation ('tmp_8', fdtd-2d.cpp:382) [190]  (1.82 ns)

 <State 105>: 1.82ns
The critical path consists of the following:
	'mul' operation ('tmp_8', fdtd-2d.cpp:382) [190]  (1.82 ns)

 <State 106>: 1.82ns
The critical path consists of the following:
	'mul' operation ('tmp_8', fdtd-2d.cpp:382) [190]  (1.82 ns)

 <State 107>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', fdtd-2d.cpp:382) [193]  (1.06 ns)

 <State 108>: 1.42ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', fdtd-2d.cpp:382) [193]  (0 ns)
	'add' operation ('j', fdtd-2d.cpp:382) [196]  (1.42 ns)

 <State 109>: 1.56ns
The critical path consists of the following:
	'add' operation ('tmp_18', fdtd-2d.cpp:382) [200]  (1.56 ns)

 <State 110>: 1.33ns
The critical path consists of the following:
	'getelementptr' operation ('ex_addr_2', fdtd-2d.cpp:382) [202]  (0 ns)
	'load' operation ('ex_load_2', fdtd-2d.cpp:382) on array 'ex' [214]  (1.33 ns)

 <State 111>: 1.33ns
The critical path consists of the following:
	'load' operation ('ex_load_1', fdtd-2d.cpp:382) on array 'ex' [213]  (1.33 ns)

 <State 112>: 1.33ns
The critical path consists of the following:
	'load' operation ('ex_load_1', fdtd-2d.cpp:382) on array 'ex' [213]  (1.33 ns)

 <State 113>: 1.33ns
The critical path consists of the following:
	'load' operation ('ex_load_1', fdtd-2d.cpp:382) on array 'ex' [213]  (1.33 ns)

 <State 114>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_23', fdtd-2d.cpp:382) [215]  (2.12 ns)

 <State 115>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_23', fdtd-2d.cpp:382) [215]  (2.12 ns)

 <State 116>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_23', fdtd-2d.cpp:382) [215]  (2.12 ns)

 <State 117>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_23', fdtd-2d.cpp:382) [215]  (2.12 ns)

 <State 118>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_23', fdtd-2d.cpp:382) [215]  (2.12 ns)

 <State 119>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_23', fdtd-2d.cpp:382) [215]  (2.12 ns)

 <State 120>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_23', fdtd-2d.cpp:382) [215]  (2.12 ns)

 <State 121>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_23', fdtd-2d.cpp:382) [215]  (2.12 ns)

 <State 122>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_23', fdtd-2d.cpp:382) [215]  (2.12 ns)

 <State 123>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_23', fdtd-2d.cpp:382) [215]  (2.12 ns)

 <State 124>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_23', fdtd-2d.cpp:382) [215]  (2.12 ns)

 <State 125>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_23', fdtd-2d.cpp:382) [215]  (2.12 ns)

 <State 126>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_23', fdtd-2d.cpp:382) [215]  (2.12 ns)

 <State 127>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_23', fdtd-2d.cpp:382) [215]  (2.12 ns)

 <State 128>: 2.12ns
The critical path consists of the following:
	'dadd' operation ('tmp_24', fdtd-2d.cpp:382) [217]  (2.12 ns)

 <State 129>: 2.12ns
The critical path consists of the following:
	'dadd' operation ('tmp_24', fdtd-2d.cpp:382) [217]  (2.12 ns)

 <State 130>: 2.12ns
The critical path consists of the following:
	'dadd' operation ('tmp_24', fdtd-2d.cpp:382) [217]  (2.12 ns)

 <State 131>: 2.12ns
The critical path consists of the following:
	'dadd' operation ('tmp_24', fdtd-2d.cpp:382) [217]  (2.12 ns)

 <State 132>: 2.12ns
The critical path consists of the following:
	'dadd' operation ('tmp_24', fdtd-2d.cpp:382) [217]  (2.12 ns)

 <State 133>: 2.12ns
The critical path consists of the following:
	'dadd' operation ('tmp_24', fdtd-2d.cpp:382) [217]  (2.12 ns)

 <State 134>: 2.12ns
The critical path consists of the following:
	'dadd' operation ('tmp_24', fdtd-2d.cpp:382) [217]  (2.12 ns)

 <State 135>: 2.12ns
The critical path consists of the following:
	'dadd' operation ('tmp_24', fdtd-2d.cpp:382) [217]  (2.12 ns)

 <State 136>: 2.12ns
The critical path consists of the following:
	'dadd' operation ('tmp_24', fdtd-2d.cpp:382) [217]  (2.12 ns)

 <State 137>: 2.12ns
The critical path consists of the following:
	'dadd' operation ('tmp_24', fdtd-2d.cpp:382) [217]  (2.12 ns)

 <State 138>: 2.12ns
The critical path consists of the following:
	'dadd' operation ('tmp_24', fdtd-2d.cpp:382) [217]  (2.12 ns)

 <State 139>: 2.12ns
The critical path consists of the following:
	'dadd' operation ('tmp_24', fdtd-2d.cpp:382) [217]  (2.12 ns)

 <State 140>: 2.12ns
The critical path consists of the following:
	'dadd' operation ('tmp_24', fdtd-2d.cpp:382) [217]  (2.12 ns)

 <State 141>: 2.12ns
The critical path consists of the following:
	'dadd' operation ('tmp_24', fdtd-2d.cpp:382) [217]  (2.12 ns)

 <State 142>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_25', fdtd-2d.cpp:382) [219]  (2.12 ns)

 <State 143>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_25', fdtd-2d.cpp:382) [219]  (2.12 ns)

 <State 144>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_25', fdtd-2d.cpp:382) [219]  (2.12 ns)

 <State 145>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_25', fdtd-2d.cpp:382) [219]  (2.12 ns)

 <State 146>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_25', fdtd-2d.cpp:382) [219]  (2.12 ns)

 <State 147>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_25', fdtd-2d.cpp:382) [219]  (2.12 ns)

 <State 148>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_25', fdtd-2d.cpp:382) [219]  (2.12 ns)

 <State 149>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_25', fdtd-2d.cpp:382) [219]  (2.12 ns)

 <State 150>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_25', fdtd-2d.cpp:382) [219]  (2.12 ns)

 <State 151>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_25', fdtd-2d.cpp:382) [219]  (2.12 ns)

 <State 152>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_25', fdtd-2d.cpp:382) [219]  (2.12 ns)

 <State 153>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_25', fdtd-2d.cpp:382) [219]  (2.12 ns)

 <State 154>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_25', fdtd-2d.cpp:382) [219]  (2.12 ns)

 <State 155>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_25', fdtd-2d.cpp:382) [219]  (2.12 ns)

 <State 156>: 0.644ns
The critical path consists of the following:
	'call' operation ('in', fdtd-2d.cpp:382) to 'operator_double_div1' [220]  (0.644 ns)

 <State 157>: 2.04ns
The critical path consists of the following:
	'call' operation ('in', fdtd-2d.cpp:382) to 'operator_double_div1' [220]  (2.04 ns)

 <State 158>: 1.87ns
The critical path consists of the following:
	'sub' operation ('xf.V', fdtd-2d.cpp:152->fdtd-2d.cpp:382) [230]  (1.87 ns)

 <State 159>: 2.66ns
The critical path consists of the following:
	'cttz' operation ('tmp_3_i', fdtd-2d.cpp:153->fdtd-2d.cpp:382) [233]  (2.66 ns)

 <State 160>: 2.13ns
The critical path consists of the following:
	'add' operation ('new_exp_V_2_i_cast', fdtd-2d.cpp:172->fdtd-2d.cpp:382) [264]  (1.39 ns)
	'select' operation ('new_exp_V_2_i', fdtd-2d.cpp:169->fdtd-2d.cpp:382) [265]  (0 ns)
	'select' operation ('sel_tmp12_i', fdtd-2d.cpp:77->fdtd-2d.cpp:174->fdtd-2d.cpp:382) [267]  (0.74 ns)

 <State 161>: 1.37ns
The critical path consists of the following:
	'sub' operation ('tmp_i1_22', fdtd-2d.cpp:156->fdtd-2d.cpp:382) [244]  (1.37 ns)

 <State 162>: 2.29ns
The critical path consists of the following:
	'lshr' operation ('r.V', fdtd-2d.cpp:156->fdtd-2d.cpp:382) [249]  (2.29 ns)

 <State 163>: 2.29ns
The critical path consists of the following:
	'shl' operation ('r.V', fdtd-2d.cpp:156->fdtd-2d.cpp:382) [247]  (2.29 ns)

 <State 164>: 2.29ns
The critical path consists of the following:
	'shl' operation ('r.V', fdtd-2d.cpp:156->fdtd-2d.cpp:382) [247]  (2.29 ns)

 <State 165>: 2.29ns
The critical path consists of the following:
	'shl' operation ('r.V', fdtd-2d.cpp:156->fdtd-2d.cpp:382) [247]  (2.29 ns)

 <State 166>: 2.29ns
The critical path consists of the following:
	'shl' operation ('r.V', fdtd-2d.cpp:156->fdtd-2d.cpp:382) [247]  (2.29 ns)

 <State 167>: 2.29ns
The critical path consists of the following:
	'shl' operation ('r.V', fdtd-2d.cpp:156->fdtd-2d.cpp:382) [247]  (2.29 ns)

 <State 168>: 2.29ns
The critical path consists of the following:
	'shl' operation ('r.V', fdtd-2d.cpp:156->fdtd-2d.cpp:382) [247]  (2.29 ns)

 <State 169>: 1.42ns
The critical path consists of the following:
	'and' operation ('sel_tmp8_i', fdtd-2d.cpp:154->fdtd-2d.cpp:382) [257]  (0 ns)
	'select' operation ('tmp_35', fdtd-2d.cpp:154->fdtd-2d.cpp:382) [260]  (0 ns)
	'select' operation ('new_mant.V', fdtd-2d.cpp:154->fdtd-2d.cpp:382) [262]  (0.708 ns)
	'select' operation ('new_mant.V', fdtd-2d.cpp:77->fdtd-2d.cpp:174->fdtd-2d.cpp:382) [272]  (0 ns)
	'select' operation ('new_mant.V', fdtd-2d.cpp:77->fdtd-2d.cpp:174->fdtd-2d.cpp:382) [273]  (0.708 ns)

 <State 170>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_27', fdtd-2d.cpp:382) [276]  (2.12 ns)

 <State 171>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_27', fdtd-2d.cpp:382) [276]  (2.12 ns)

 <State 172>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_27', fdtd-2d.cpp:382) [276]  (2.12 ns)

 <State 173>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_27', fdtd-2d.cpp:382) [276]  (2.12 ns)

 <State 174>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_27', fdtd-2d.cpp:382) [276]  (2.12 ns)

 <State 175>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_27', fdtd-2d.cpp:382) [276]  (2.12 ns)

 <State 176>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_27', fdtd-2d.cpp:382) [276]  (2.12 ns)

 <State 177>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_27', fdtd-2d.cpp:382) [276]  (2.12 ns)

 <State 178>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_27', fdtd-2d.cpp:382) [276]  (2.12 ns)

 <State 179>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_27', fdtd-2d.cpp:382) [276]  (2.12 ns)

 <State 180>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_27', fdtd-2d.cpp:382) [276]  (2.12 ns)

 <State 181>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_27', fdtd-2d.cpp:382) [276]  (2.12 ns)

 <State 182>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_27', fdtd-2d.cpp:382) [276]  (2.12 ns)

 <State 183>: 2.12ns
The critical path consists of the following:
	'dsub' operation ('tmp_27', fdtd-2d.cpp:382) [276]  (2.12 ns)

 <State 184>: 1.33ns
The critical path consists of the following:
	'store' operation (fdtd-2d.cpp:382) of variable 'tmp_27', fdtd-2d.cpp:382 on array 'hz' [277]  (1.33 ns)

 <State 185>: 1.33ns
The critical path consists of the following:
	'store' operation (fdtd-2d.cpp:382) of variable 'tmp_27', fdtd-2d.cpp:382 on array 'hz' [277]  (1.33 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
