#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000173447072d0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 20;
 .timescale 0 0;
v0000017344778c70_0 .net "PC", 31 0, v0000017344771b70_0;  1 drivers
v00000173447798f0_0 .var "clk", 0 0;
v0000017344778810_0 .net "clkout", 0 0, L_0000017344700970;  1 drivers
v0000017344778090_0 .net "cycles_consumed", 31 0, v00000173447773f0_0;  1 drivers
v0000017344778bd0_0 .net "regs0", 31 0, L_00000173447007b0;  1 drivers
v0000017344779990_0 .net "regs1", 31 0, L_0000017344700890;  1 drivers
v0000017344778a90_0 .net "regs2", 31 0, L_00000173447002e0;  1 drivers
v0000017344779ad0_0 .net "regs3", 31 0, L_00000173447003c0;  1 drivers
v00000173447788b0_0 .net "regs4", 31 0, L_0000017344700c10;  1 drivers
v0000017344779d50_0 .net "regs5", 31 0, L_0000017344700ac0;  1 drivers
v0000017344779490_0 .var "rst", 0 0;
S_0000017344685c80 .scope module, "cpu" "processor" 2 33, 3 4 0, S_00000173447072d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_00000173447075f0 .param/l "RType" 0 4 2, C4<000000>;
P_0000017344707628 .param/l "add" 0 4 5, C4<100000>;
P_0000017344707660 .param/l "addi" 0 4 8, C4<001000>;
P_0000017344707698 .param/l "addu" 0 4 5, C4<100001>;
P_00000173447076d0 .param/l "and_" 0 4 5, C4<100100>;
P_0000017344707708 .param/l "andi" 0 4 8, C4<001100>;
P_0000017344707740 .param/l "beq" 0 4 10, C4<000100>;
P_0000017344707778 .param/l "bne" 0 4 10, C4<000101>;
P_00000173447077b0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_00000173447077e8 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000017344707820 .param/l "j" 0 4 12, C4<000010>;
P_0000017344707858 .param/l "jal" 0 4 12, C4<000011>;
P_0000017344707890 .param/l "jr" 0 4 6, C4<001000>;
P_00000173447078c8 .param/l "lw" 0 4 8, C4<100011>;
P_0000017344707900 .param/l "nor_" 0 4 5, C4<100111>;
P_0000017344707938 .param/l "or_" 0 4 5, C4<100101>;
P_0000017344707970 .param/l "ori" 0 4 8, C4<001101>;
P_00000173447079a8 .param/l "sgt" 0 4 6, C4<101011>;
P_00000173447079e0 .param/l "sll" 0 4 6, C4<000000>;
P_0000017344707a18 .param/l "slt" 0 4 5, C4<101010>;
P_0000017344707a50 .param/l "slti" 0 4 8, C4<101010>;
P_0000017344707a88 .param/l "srl" 0 4 6, C4<000010>;
P_0000017344707ac0 .param/l "sub" 0 4 5, C4<100010>;
P_0000017344707af8 .param/l "subu" 0 4 5, C4<100011>;
P_0000017344707b30 .param/l "sw" 0 4 8, C4<101011>;
P_0000017344707b68 .param/l "xor_" 0 4 5, C4<100110>;
P_0000017344707ba0 .param/l "xori" 0 4 8, C4<001110>;
L_0000017344700820 .functor NOT 1, v0000017344779490_0, C4<0>, C4<0>, C4<0>;
L_0000017344700eb0 .functor NOT 1, v0000017344779490_0, C4<0>, C4<0>, C4<0>;
L_0000017344700dd0 .functor NOT 1, v0000017344779490_0, C4<0>, C4<0>, C4<0>;
L_0000017344700580 .functor NOT 1, v0000017344779490_0, C4<0>, C4<0>, C4<0>;
L_0000017344700c80 .functor NOT 1, v0000017344779490_0, C4<0>, C4<0>, C4<0>;
L_0000017344700e40 .functor NOT 1, v0000017344779490_0, C4<0>, C4<0>, C4<0>;
L_0000017344700a50 .functor NOT 1, v0000017344779490_0, C4<0>, C4<0>, C4<0>;
L_0000017344700430 .functor NOT 1, v0000017344779490_0, C4<0>, C4<0>, C4<0>;
L_0000017344700970 .functor OR 1, v00000173447798f0_0, v00000173446f8530_0, C4<0>, C4<0>;
L_0000017344700740 .functor OR 1, L_0000017344779670, L_00000173447797b0, C4<0>, C4<0>;
L_0000017344700f20 .functor AND 1, L_00000173447d1f80, L_00000173447d3560, C4<1>, C4<1>;
L_0000017344700350 .functor NOT 1, v0000017344779490_0, C4<0>, C4<0>, C4<0>;
L_0000017344700ba0 .functor OR 1, L_00000173447d3d80, L_00000173447d2660, C4<0>, C4<0>;
L_0000017344700f90 .functor OR 1, L_0000017344700ba0, L_00000173447d32e0, C4<0>, C4<0>;
L_00000173447004a0 .functor OR 1, L_00000173447d37e0, L_00000173447d3920, C4<0>, C4<0>;
L_0000017344700510 .functor AND 1, L_00000173447d36a0, L_00000173447004a0, C4<1>, C4<1>;
L_00000173447005f0 .functor OR 1, L_00000173447d2de0, L_00000173447d2e80, C4<0>, C4<0>;
L_00000173447006d0 .functor AND 1, L_00000173447d2ca0, L_00000173447005f0, C4<1>, C4<1>;
L_00000173446bb990 .functor NOT 1, L_0000017344700970, C4<0>, C4<0>, C4<0>;
v0000017344772610_0 .net "ALUOp", 3 0, v00000173446f83f0_0;  1 drivers
v0000017344772cf0_0 .net "ALUResult", 31 0, v00000173447686b0_0;  1 drivers
v00000173447726b0_0 .net "ALUSrc", 0 0, v00000173446f9a70_0;  1 drivers
v00000173447729d0_0 .net "ALUin2", 31 0, L_00000173447d3a60;  1 drivers
v00000173447718f0_0 .net "MemReadEn", 0 0, v00000173446f9b10_0;  1 drivers
v0000017344772250_0 .net "MemWriteEn", 0 0, v00000173446f9250_0;  1 drivers
v0000017344771ad0_0 .net "MemtoReg", 0 0, v00000173446f9570_0;  1 drivers
v00000173447722f0_0 .net "PC", 31 0, v0000017344771b70_0;  alias, 1 drivers
v0000017344771df0_0 .net "PCPlus1", 31 0, L_00000173447795d0;  1 drivers
v00000173447717b0_0 .net "PCsrc", 1 0, v0000017344768890_0;  1 drivers
v0000017344773330_0 .net "RegDst", 0 0, v00000173446f88f0_0;  1 drivers
v0000017344772a70_0 .net "RegWriteEn", 0 0, v00000173446f91b0_0;  1 drivers
v0000017344771850_0 .net "WriteRegister", 4 0, L_00000173447d2b60;  1 drivers
v00000173447730b0_0 .net *"_ivl_0", 0 0, L_0000017344700820;  1 drivers
L_0000017344779ec0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000017344772390_0 .net/2u *"_ivl_10", 4 0, L_0000017344779ec0;  1 drivers
L_000001734477a2b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000173447724d0_0 .net *"_ivl_101", 15 0, L_000001734477a2b0;  1 drivers
v0000017344772570_0 .net *"_ivl_102", 31 0, L_00000173447d23e0;  1 drivers
L_000001734477a2f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017344771990_0 .net *"_ivl_105", 25 0, L_000001734477a2f8;  1 drivers
L_000001734477a340 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017344772f70_0 .net/2u *"_ivl_106", 31 0, L_000001734477a340;  1 drivers
v0000017344771c10_0 .net *"_ivl_108", 0 0, L_00000173447d1f80;  1 drivers
L_000001734477a388 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000017344772890_0 .net/2u *"_ivl_110", 5 0, L_000001734477a388;  1 drivers
v00000173447721b0_0 .net *"_ivl_112", 0 0, L_00000173447d3560;  1 drivers
v0000017344772430_0 .net *"_ivl_115", 0 0, L_0000017344700f20;  1 drivers
v0000017344773150_0 .net *"_ivl_116", 47 0, L_00000173447d2c00;  1 drivers
L_000001734477a3d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017344771d50_0 .net *"_ivl_119", 15 0, L_000001734477a3d0;  1 drivers
L_0000017344779f08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000017344772750_0 .net/2u *"_ivl_12", 5 0, L_0000017344779f08;  1 drivers
v00000173447727f0_0 .net *"_ivl_120", 47 0, L_00000173447d3c40;  1 drivers
L_000001734477a418 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017344773510_0 .net *"_ivl_123", 15 0, L_000001734477a418;  1 drivers
v0000017344772930_0 .net *"_ivl_125", 0 0, L_00000173447d3600;  1 drivers
v0000017344771e90_0 .net *"_ivl_126", 31 0, L_00000173447d34c0;  1 drivers
v0000017344771f30_0 .net *"_ivl_128", 47 0, L_00000173447d3b00;  1 drivers
v0000017344771fd0_0 .net *"_ivl_130", 47 0, L_00000173447d2d40;  1 drivers
v0000017344772bb0_0 .net *"_ivl_132", 47 0, L_00000173447d2340;  1 drivers
v0000017344772070_0 .net *"_ivl_134", 47 0, L_00000173447d2480;  1 drivers
L_000001734477a460 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017344772d90_0 .net/2u *"_ivl_138", 1 0, L_000001734477a460;  1 drivers
v0000017344772ed0_0 .net *"_ivl_14", 0 0, L_0000017344778130;  1 drivers
v00000173447733d0_0 .net *"_ivl_140", 0 0, L_00000173447d3ba0;  1 drivers
L_000001734477a4a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000017344773010_0 .net/2u *"_ivl_142", 1 0, L_000001734477a4a8;  1 drivers
v0000017344773290_0 .net *"_ivl_144", 0 0, L_00000173447d2f20;  1 drivers
L_000001734477a4f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000017344773470_0 .net/2u *"_ivl_146", 1 0, L_000001734477a4f0;  1 drivers
v0000017344771670_0 .net *"_ivl_148", 0 0, L_00000173447d2fc0;  1 drivers
L_000001734477a538 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000017344772110_0 .net/2u *"_ivl_150", 31 0, L_000001734477a538;  1 drivers
L_000001734477a580 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000017344775160_0 .net/2u *"_ivl_152", 31 0, L_000001734477a580;  1 drivers
v0000017344775200_0 .net *"_ivl_154", 31 0, L_00000173447d2160;  1 drivers
v0000017344774d00_0 .net *"_ivl_156", 31 0, L_00000173447d3060;  1 drivers
L_0000017344779f50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000017344774c60_0 .net/2u *"_ivl_16", 4 0, L_0000017344779f50;  1 drivers
v0000017344774580_0 .net *"_ivl_160", 0 0, L_0000017344700350;  1 drivers
L_000001734477a610 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000173447752a0_0 .net/2u *"_ivl_162", 31 0, L_000001734477a610;  1 drivers
L_000001734477a6e8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000017344774bc0_0 .net/2u *"_ivl_166", 5 0, L_000001734477a6e8;  1 drivers
v0000017344773cc0_0 .net *"_ivl_168", 0 0, L_00000173447d3d80;  1 drivers
L_000001734477a730 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000017344775020_0 .net/2u *"_ivl_170", 5 0, L_000001734477a730;  1 drivers
v0000017344773720_0 .net *"_ivl_172", 0 0, L_00000173447d2660;  1 drivers
v0000017344775480_0 .net *"_ivl_175", 0 0, L_0000017344700ba0;  1 drivers
L_000001734477a778 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000017344773b80_0 .net/2u *"_ivl_176", 5 0, L_000001734477a778;  1 drivers
v0000017344775520_0 .net *"_ivl_178", 0 0, L_00000173447d32e0;  1 drivers
v0000017344773d60_0 .net *"_ivl_181", 0 0, L_0000017344700f90;  1 drivers
L_000001734477a7c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017344773e00_0 .net/2u *"_ivl_182", 15 0, L_000001734477a7c0;  1 drivers
v0000017344775340_0 .net *"_ivl_184", 31 0, L_00000173447d3380;  1 drivers
v0000017344774620_0 .net *"_ivl_187", 0 0, L_00000173447d22a0;  1 drivers
v0000017344774940_0 .net *"_ivl_188", 15 0, L_00000173447d3880;  1 drivers
v00000173447746c0_0 .net *"_ivl_19", 4 0, L_0000017344778950;  1 drivers
v00000173447744e0_0 .net *"_ivl_190", 31 0, L_00000173447d1ee0;  1 drivers
v0000017344773900_0 .net *"_ivl_194", 31 0, L_00000173447d27a0;  1 drivers
L_000001734477a808 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017344774260_0 .net *"_ivl_197", 25 0, L_000001734477a808;  1 drivers
L_000001734477a850 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017344774760_0 .net/2u *"_ivl_198", 31 0, L_000001734477a850;  1 drivers
L_0000017344779e78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000017344773c20_0 .net/2u *"_ivl_2", 5 0, L_0000017344779e78;  1 drivers
v0000017344774120_0 .net *"_ivl_20", 4 0, L_0000017344778b30;  1 drivers
v0000017344773f40_0 .net *"_ivl_200", 0 0, L_00000173447d36a0;  1 drivers
L_000001734477a898 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000173447753e0_0 .net/2u *"_ivl_202", 5 0, L_000001734477a898;  1 drivers
v0000017344773680_0 .net *"_ivl_204", 0 0, L_00000173447d37e0;  1 drivers
L_000001734477a8e0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000173447737c0_0 .net/2u *"_ivl_206", 5 0, L_000001734477a8e0;  1 drivers
v00000173447741c0_0 .net *"_ivl_208", 0 0, L_00000173447d3920;  1 drivers
v0000017344774440_0 .net *"_ivl_211", 0 0, L_00000173447004a0;  1 drivers
v0000017344774da0_0 .net *"_ivl_213", 0 0, L_0000017344700510;  1 drivers
L_000001734477a928 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000017344773ea0_0 .net/2u *"_ivl_214", 5 0, L_000001734477a928;  1 drivers
v0000017344773a40_0 .net *"_ivl_216", 0 0, L_00000173447d39c0;  1 drivers
L_000001734477a970 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000017344773860_0 .net/2u *"_ivl_218", 31 0, L_000001734477a970;  1 drivers
v0000017344773fe0_0 .net *"_ivl_220", 31 0, L_00000173447d2a20;  1 drivers
v00000173447739a0_0 .net *"_ivl_224", 31 0, L_00000173447d2ac0;  1 drivers
L_000001734477a9b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017344774e40_0 .net *"_ivl_227", 25 0, L_000001734477a9b8;  1 drivers
L_000001734477aa00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017344774800_0 .net/2u *"_ivl_228", 31 0, L_000001734477aa00;  1 drivers
v0000017344774080_0 .net *"_ivl_230", 0 0, L_00000173447d2ca0;  1 drivers
L_000001734477aa48 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000017344774300_0 .net/2u *"_ivl_232", 5 0, L_000001734477aa48;  1 drivers
v00000173447743a0_0 .net *"_ivl_234", 0 0, L_00000173447d2de0;  1 drivers
L_000001734477aa90 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000173447748a0_0 .net/2u *"_ivl_236", 5 0, L_000001734477aa90;  1 drivers
v00000173447749e0_0 .net *"_ivl_238", 0 0, L_00000173447d2e80;  1 drivers
v0000017344774a80_0 .net *"_ivl_24", 0 0, L_0000017344700dd0;  1 drivers
v0000017344774b20_0 .net *"_ivl_241", 0 0, L_00000173447005f0;  1 drivers
v0000017344773ae0_0 .net *"_ivl_243", 0 0, L_00000173447006d0;  1 drivers
L_000001734477aad8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000017344774ee0_0 .net/2u *"_ivl_244", 5 0, L_000001734477aad8;  1 drivers
v0000017344774f80_0 .net *"_ivl_246", 0 0, L_00000173447d31a0;  1 drivers
v00000173447750c0_0 .net *"_ivl_248", 31 0, L_00000173447d5020;  1 drivers
L_0000017344779f98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000017344776450_0 .net/2u *"_ivl_26", 4 0, L_0000017344779f98;  1 drivers
v00000173447770d0_0 .net *"_ivl_29", 4 0, L_0000017344779170;  1 drivers
v0000017344775ff0_0 .net *"_ivl_32", 0 0, L_0000017344700580;  1 drivers
L_0000017344779fe0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000017344775f50_0 .net/2u *"_ivl_34", 4 0, L_0000017344779fe0;  1 drivers
v0000017344777030_0 .net *"_ivl_37", 4 0, L_0000017344778450;  1 drivers
v0000017344777170_0 .net *"_ivl_40", 0 0, L_0000017344700c80;  1 drivers
L_000001734477a028 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000173447761d0_0 .net/2u *"_ivl_42", 15 0, L_000001734477a028;  1 drivers
v0000017344777210_0 .net *"_ivl_45", 15 0, L_00000173447793f0;  1 drivers
v0000017344776090_0 .net *"_ivl_48", 0 0, L_0000017344700e40;  1 drivers
v0000017344776d10_0 .net *"_ivl_5", 5 0, L_0000017344777eb0;  1 drivers
L_000001734477a070 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017344776310_0 .net/2u *"_ivl_50", 36 0, L_000001734477a070;  1 drivers
L_000001734477a0b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000173447769f0_0 .net/2u *"_ivl_52", 31 0, L_000001734477a0b8;  1 drivers
v00000173447759b0_0 .net *"_ivl_55", 4 0, L_0000017344779b70;  1 drivers
v0000017344776a90_0 .net *"_ivl_56", 36 0, L_0000017344778e50;  1 drivers
v0000017344776630_0 .net *"_ivl_58", 36 0, L_0000017344778770;  1 drivers
v00000173447772b0_0 .net *"_ivl_62", 0 0, L_0000017344700a50;  1 drivers
L_000001734477a100 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000017344776ef0_0 .net/2u *"_ivl_64", 5 0, L_000001734477a100;  1 drivers
v0000017344776db0_0 .net *"_ivl_67", 5 0, L_0000017344778f90;  1 drivers
v00000173447764f0_0 .net *"_ivl_70", 0 0, L_0000017344700430;  1 drivers
L_000001734477a148 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017344775870_0 .net/2u *"_ivl_72", 57 0, L_000001734477a148;  1 drivers
L_000001734477a190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017344776270_0 .net/2u *"_ivl_74", 31 0, L_000001734477a190;  1 drivers
v00000173447763b0_0 .net *"_ivl_77", 25 0, L_00000173447792b0;  1 drivers
v0000017344776130_0 .net *"_ivl_78", 57 0, L_0000017344779210;  1 drivers
v0000017344776590_0 .net *"_ivl_8", 0 0, L_0000017344700eb0;  1 drivers
v0000017344775690_0 .net *"_ivl_80", 57 0, L_0000017344779350;  1 drivers
L_000001734477a1d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000017344775a50_0 .net/2u *"_ivl_84", 31 0, L_000001734477a1d8;  1 drivers
L_000001734477a220 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000017344775eb0_0 .net/2u *"_ivl_88", 5 0, L_000001734477a220;  1 drivers
v0000017344776e50_0 .net *"_ivl_90", 0 0, L_0000017344779670;  1 drivers
L_000001734477a268 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000173447766d0_0 .net/2u *"_ivl_92", 5 0, L_000001734477a268;  1 drivers
v0000017344775e10_0 .net *"_ivl_94", 0 0, L_00000173447797b0;  1 drivers
v0000017344776770_0 .net *"_ivl_97", 0 0, L_0000017344700740;  1 drivers
v0000017344775910_0 .net *"_ivl_98", 47 0, L_00000173447d2200;  1 drivers
v0000017344775af0_0 .net "adderResult", 31 0, L_00000173447d28e0;  1 drivers
v0000017344775d70_0 .net "address", 31 0, L_0000017344779530;  1 drivers
v0000017344776f90_0 .net "clk", 0 0, L_0000017344700970;  alias, 1 drivers
v00000173447773f0_0 .var "cycles_consumed", 31 0;
o0000017344721888 .functor BUFZ 1, C4<z>; HiZ drive
v0000017344776810_0 .net "excep_flag", 0 0, o0000017344721888;  0 drivers
v00000173447768b0_0 .net "extImm", 31 0, L_00000173447d2700;  1 drivers
v0000017344777350_0 .net "funct", 5 0, L_0000017344779030;  1 drivers
v0000017344776950_0 .net "hlt", 0 0, v00000173446f8530_0;  1 drivers
v0000017344776b30_0 .net "imm", 15 0, L_00000173447786d0;  1 drivers
v0000017344775730_0 .net "immediate", 31 0, L_00000173447d2840;  1 drivers
v0000017344777490_0 .net "input_clk", 0 0, v00000173447798f0_0;  1 drivers
v0000017344776bd0_0 .net "instruction", 31 0, L_00000173447d3ce0;  1 drivers
v0000017344775cd0_0 .net "memoryReadData", 31 0, v0000017344771a30_0;  1 drivers
v0000017344776c70_0 .net "nextPC", 31 0, L_00000173447d2980;  1 drivers
v0000017344777530_0 .net "opcode", 5 0, L_0000017344778ef0;  1 drivers
v0000017344775b90_0 .net "rd", 4 0, L_0000017344777f50;  1 drivers
v0000017344775c30_0 .net "readData1", 31 0, L_0000017344701150;  1 drivers
v00000173447757d0_0 .net "readData1_w", 31 0, L_00000173447d5340;  1 drivers
v0000017344777ff0_0 .net "readData2", 31 0, L_00000173447011c0;  1 drivers
v0000017344778d10_0 .net "regs0", 31 0, L_00000173447007b0;  alias, 1 drivers
v0000017344778db0_0 .net "regs1", 31 0, L_0000017344700890;  alias, 1 drivers
v0000017344779850_0 .net "regs2", 31 0, L_00000173447002e0;  alias, 1 drivers
v00000173447783b0_0 .net "regs3", 31 0, L_00000173447003c0;  alias, 1 drivers
v0000017344779cb0_0 .net "regs4", 31 0, L_0000017344700c10;  alias, 1 drivers
v00000173447790d0_0 .net "regs5", 31 0, L_0000017344700ac0;  alias, 1 drivers
v00000173447789f0_0 .net "rs", 4 0, L_0000017344778590;  1 drivers
v0000017344778310_0 .net "rst", 0 0, v0000017344779490_0;  1 drivers
v00000173447781d0_0 .net "rt", 4 0, L_00000173447784f0;  1 drivers
v0000017344778630_0 .net "shamt", 31 0, L_0000017344779c10;  1 drivers
v0000017344779710_0 .net "wire_instruction", 31 0, L_00000173447010e0;  1 drivers
v0000017344778270_0 .net "writeData", 31 0, L_00000173447d6560;  1 drivers
v0000017344779a30_0 .net "zero", 0 0, L_00000173447d4580;  1 drivers
L_0000017344777eb0 .part L_00000173447d3ce0, 26, 6;
L_0000017344778ef0 .functor MUXZ 6, L_0000017344777eb0, L_0000017344779e78, L_0000017344700820, C4<>;
L_0000017344778130 .cmp/eq 6, L_0000017344778ef0, L_0000017344779f08;
L_0000017344778950 .part L_00000173447d3ce0, 11, 5;
L_0000017344778b30 .functor MUXZ 5, L_0000017344778950, L_0000017344779f50, L_0000017344778130, C4<>;
L_0000017344777f50 .functor MUXZ 5, L_0000017344778b30, L_0000017344779ec0, L_0000017344700eb0, C4<>;
L_0000017344779170 .part L_00000173447d3ce0, 21, 5;
L_0000017344778590 .functor MUXZ 5, L_0000017344779170, L_0000017344779f98, L_0000017344700dd0, C4<>;
L_0000017344778450 .part L_00000173447d3ce0, 16, 5;
L_00000173447784f0 .functor MUXZ 5, L_0000017344778450, L_0000017344779fe0, L_0000017344700580, C4<>;
L_00000173447793f0 .part L_00000173447d3ce0, 0, 16;
L_00000173447786d0 .functor MUXZ 16, L_00000173447793f0, L_000001734477a028, L_0000017344700c80, C4<>;
L_0000017344779b70 .part L_00000173447d3ce0, 6, 5;
L_0000017344778e50 .concat [ 5 32 0 0], L_0000017344779b70, L_000001734477a0b8;
L_0000017344778770 .functor MUXZ 37, L_0000017344778e50, L_000001734477a070, L_0000017344700e40, C4<>;
L_0000017344779c10 .part L_0000017344778770, 0, 32;
L_0000017344778f90 .part L_00000173447d3ce0, 0, 6;
L_0000017344779030 .functor MUXZ 6, L_0000017344778f90, L_000001734477a100, L_0000017344700a50, C4<>;
L_00000173447792b0 .part L_00000173447d3ce0, 0, 26;
L_0000017344779210 .concat [ 26 32 0 0], L_00000173447792b0, L_000001734477a190;
L_0000017344779350 .functor MUXZ 58, L_0000017344779210, L_000001734477a148, L_0000017344700430, C4<>;
L_0000017344779530 .part L_0000017344779350, 0, 32;
L_00000173447795d0 .arith/sum 32, v0000017344771b70_0, L_000001734477a1d8;
L_0000017344779670 .cmp/eq 6, L_0000017344778ef0, L_000001734477a220;
L_00000173447797b0 .cmp/eq 6, L_0000017344778ef0, L_000001734477a268;
L_00000173447d2200 .concat [ 32 16 0 0], L_0000017344779530, L_000001734477a2b0;
L_00000173447d23e0 .concat [ 6 26 0 0], L_0000017344778ef0, L_000001734477a2f8;
L_00000173447d1f80 .cmp/eq 32, L_00000173447d23e0, L_000001734477a340;
L_00000173447d3560 .cmp/eq 6, L_0000017344779030, L_000001734477a388;
L_00000173447d2c00 .concat [ 32 16 0 0], L_0000017344701150, L_000001734477a3d0;
L_00000173447d3c40 .concat [ 32 16 0 0], v0000017344771b70_0, L_000001734477a418;
L_00000173447d3600 .part L_00000173447786d0, 15, 1;
LS_00000173447d34c0_0_0 .concat [ 1 1 1 1], L_00000173447d3600, L_00000173447d3600, L_00000173447d3600, L_00000173447d3600;
LS_00000173447d34c0_0_4 .concat [ 1 1 1 1], L_00000173447d3600, L_00000173447d3600, L_00000173447d3600, L_00000173447d3600;
LS_00000173447d34c0_0_8 .concat [ 1 1 1 1], L_00000173447d3600, L_00000173447d3600, L_00000173447d3600, L_00000173447d3600;
LS_00000173447d34c0_0_12 .concat [ 1 1 1 1], L_00000173447d3600, L_00000173447d3600, L_00000173447d3600, L_00000173447d3600;
LS_00000173447d34c0_0_16 .concat [ 1 1 1 1], L_00000173447d3600, L_00000173447d3600, L_00000173447d3600, L_00000173447d3600;
LS_00000173447d34c0_0_20 .concat [ 1 1 1 1], L_00000173447d3600, L_00000173447d3600, L_00000173447d3600, L_00000173447d3600;
LS_00000173447d34c0_0_24 .concat [ 1 1 1 1], L_00000173447d3600, L_00000173447d3600, L_00000173447d3600, L_00000173447d3600;
LS_00000173447d34c0_0_28 .concat [ 1 1 1 1], L_00000173447d3600, L_00000173447d3600, L_00000173447d3600, L_00000173447d3600;
LS_00000173447d34c0_1_0 .concat [ 4 4 4 4], LS_00000173447d34c0_0_0, LS_00000173447d34c0_0_4, LS_00000173447d34c0_0_8, LS_00000173447d34c0_0_12;
LS_00000173447d34c0_1_4 .concat [ 4 4 4 4], LS_00000173447d34c0_0_16, LS_00000173447d34c0_0_20, LS_00000173447d34c0_0_24, LS_00000173447d34c0_0_28;
L_00000173447d34c0 .concat [ 16 16 0 0], LS_00000173447d34c0_1_0, LS_00000173447d34c0_1_4;
L_00000173447d3b00 .concat [ 16 32 0 0], L_00000173447786d0, L_00000173447d34c0;
L_00000173447d2d40 .arith/sum 48, L_00000173447d3c40, L_00000173447d3b00;
L_00000173447d2340 .functor MUXZ 48, L_00000173447d2d40, L_00000173447d2c00, L_0000017344700f20, C4<>;
L_00000173447d2480 .functor MUXZ 48, L_00000173447d2340, L_00000173447d2200, L_0000017344700740, C4<>;
L_00000173447d28e0 .part L_00000173447d2480, 0, 32;
L_00000173447d3ba0 .cmp/eq 2, v0000017344768890_0, L_000001734477a460;
L_00000173447d2f20 .cmp/eq 2, v0000017344768890_0, L_000001734477a4a8;
L_00000173447d2fc0 .cmp/eq 2, v0000017344768890_0, L_000001734477a4f0;
L_00000173447d2160 .functor MUXZ 32, L_000001734477a580, L_000001734477a538, L_00000173447d2fc0, C4<>;
L_00000173447d3060 .functor MUXZ 32, L_00000173447d2160, L_00000173447d28e0, L_00000173447d2f20, C4<>;
L_00000173447d2980 .functor MUXZ 32, L_00000173447d3060, L_00000173447795d0, L_00000173447d3ba0, C4<>;
L_00000173447d3ce0 .functor MUXZ 32, L_00000173447010e0, L_000001734477a610, L_0000017344700350, C4<>;
L_00000173447d3d80 .cmp/eq 6, L_0000017344778ef0, L_000001734477a6e8;
L_00000173447d2660 .cmp/eq 6, L_0000017344778ef0, L_000001734477a730;
L_00000173447d32e0 .cmp/eq 6, L_0000017344778ef0, L_000001734477a778;
L_00000173447d3380 .concat [ 16 16 0 0], L_00000173447786d0, L_000001734477a7c0;
L_00000173447d22a0 .part L_00000173447786d0, 15, 1;
LS_00000173447d3880_0_0 .concat [ 1 1 1 1], L_00000173447d22a0, L_00000173447d22a0, L_00000173447d22a0, L_00000173447d22a0;
LS_00000173447d3880_0_4 .concat [ 1 1 1 1], L_00000173447d22a0, L_00000173447d22a0, L_00000173447d22a0, L_00000173447d22a0;
LS_00000173447d3880_0_8 .concat [ 1 1 1 1], L_00000173447d22a0, L_00000173447d22a0, L_00000173447d22a0, L_00000173447d22a0;
LS_00000173447d3880_0_12 .concat [ 1 1 1 1], L_00000173447d22a0, L_00000173447d22a0, L_00000173447d22a0, L_00000173447d22a0;
L_00000173447d3880 .concat [ 4 4 4 4], LS_00000173447d3880_0_0, LS_00000173447d3880_0_4, LS_00000173447d3880_0_8, LS_00000173447d3880_0_12;
L_00000173447d1ee0 .concat [ 16 16 0 0], L_00000173447786d0, L_00000173447d3880;
L_00000173447d2700 .functor MUXZ 32, L_00000173447d1ee0, L_00000173447d3380, L_0000017344700f90, C4<>;
L_00000173447d27a0 .concat [ 6 26 0 0], L_0000017344778ef0, L_000001734477a808;
L_00000173447d36a0 .cmp/eq 32, L_00000173447d27a0, L_000001734477a850;
L_00000173447d37e0 .cmp/eq 6, L_0000017344779030, L_000001734477a898;
L_00000173447d3920 .cmp/eq 6, L_0000017344779030, L_000001734477a8e0;
L_00000173447d39c0 .cmp/eq 6, L_0000017344778ef0, L_000001734477a928;
L_00000173447d2a20 .functor MUXZ 32, L_00000173447d2700, L_000001734477a970, L_00000173447d39c0, C4<>;
L_00000173447d2840 .functor MUXZ 32, L_00000173447d2a20, L_0000017344779c10, L_0000017344700510, C4<>;
L_00000173447d2ac0 .concat [ 6 26 0 0], L_0000017344778ef0, L_000001734477a9b8;
L_00000173447d2ca0 .cmp/eq 32, L_00000173447d2ac0, L_000001734477aa00;
L_00000173447d2de0 .cmp/eq 6, L_0000017344779030, L_000001734477aa48;
L_00000173447d2e80 .cmp/eq 6, L_0000017344779030, L_000001734477aa90;
L_00000173447d31a0 .cmp/eq 6, L_0000017344778ef0, L_000001734477aad8;
L_00000173447d5020 .functor MUXZ 32, L_0000017344701150, v0000017344771b70_0, L_00000173447d31a0, C4<>;
L_00000173447d5340 .functor MUXZ 32, L_00000173447d5020, L_00000173447011c0, L_00000173447006d0, C4<>;
S_0000017344685e10 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_0000017344685c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000173446e8e40 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000017344700660 .functor NOT 1, v00000173446f9a70_0, C4<0>, C4<0>, C4<0>;
v00000173446f85d0_0 .net *"_ivl_0", 0 0, L_0000017344700660;  1 drivers
v00000173446f8850_0 .net "in1", 31 0, L_00000173447011c0;  alias, 1 drivers
v00000173446f8df0_0 .net "in2", 31 0, L_00000173447d2840;  alias, 1 drivers
v00000173446f8cb0_0 .net "out", 31 0, L_00000173447d3a60;  alias, 1 drivers
v00000173446f8e90_0 .net "s", 0 0, v00000173446f9a70_0;  alias, 1 drivers
L_00000173447d3a60 .functor MUXZ 32, L_00000173447d2840, L_00000173447011c0, L_0000017344700660, C4<>;
S_0000017344685340 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_0000017344685c80;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001734471e870 .param/l "RType" 0 4 2, C4<000000>;
P_000001734471e8a8 .param/l "add" 0 4 5, C4<100000>;
P_000001734471e8e0 .param/l "addi" 0 4 8, C4<001000>;
P_000001734471e918 .param/l "addu" 0 4 5, C4<100001>;
P_000001734471e950 .param/l "and_" 0 4 5, C4<100100>;
P_000001734471e988 .param/l "andi" 0 4 8, C4<001100>;
P_000001734471e9c0 .param/l "beq" 0 4 10, C4<000100>;
P_000001734471e9f8 .param/l "bne" 0 4 10, C4<000101>;
P_000001734471ea30 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001734471ea68 .param/l "j" 0 4 12, C4<000010>;
P_000001734471eaa0 .param/l "jal" 0 4 12, C4<000011>;
P_000001734471ead8 .param/l "jr" 0 4 6, C4<001000>;
P_000001734471eb10 .param/l "lw" 0 4 8, C4<100011>;
P_000001734471eb48 .param/l "nor_" 0 4 5, C4<100111>;
P_000001734471eb80 .param/l "or_" 0 4 5, C4<100101>;
P_000001734471ebb8 .param/l "ori" 0 4 8, C4<001101>;
P_000001734471ebf0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001734471ec28 .param/l "sll" 0 4 6, C4<000000>;
P_000001734471ec60 .param/l "slt" 0 4 5, C4<101010>;
P_000001734471ec98 .param/l "slti" 0 4 8, C4<101010>;
P_000001734471ecd0 .param/l "srl" 0 4 6, C4<000010>;
P_000001734471ed08 .param/l "sub" 0 4 5, C4<100010>;
P_000001734471ed40 .param/l "subu" 0 4 5, C4<100011>;
P_000001734471ed78 .param/l "sw" 0 4 8, C4<101011>;
P_000001734471edb0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001734471ede8 .param/l "xori" 0 4 8, C4<001110>;
v00000173446f83f0_0 .var "ALUOp", 3 0;
v00000173446f9a70_0 .var "ALUSrc", 0 0;
v00000173446f9b10_0 .var "MemReadEn", 0 0;
v00000173446f9250_0 .var "MemWriteEn", 0 0;
v00000173446f9570_0 .var "MemtoReg", 0 0;
v00000173446f88f0_0 .var "RegDst", 0 0;
v00000173446f91b0_0 .var "RegWriteEn", 0 0;
v00000173446f8350_0 .net "funct", 5 0, L_0000017344779030;  alias, 1 drivers
v00000173446f8530_0 .var "hlt", 0 0;
v00000173446f8710_0 .net "opcode", 5 0, L_0000017344778ef0;  alias, 1 drivers
v00000173446f87b0_0 .net "rst", 0 0, v0000017344779490_0;  alias, 1 drivers
E_00000173446e9880 .event anyedge, v00000173446f87b0_0, v00000173446f8710_0, v00000173446f8350_0;
S_000001734471ee30 .scope module, "InstMem" "IM" 3 74, 7 1 0, S_0000017344685c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000173446e98c0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000173447010e0 .functor BUFZ 32, L_00000173447d2020, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000173446f8990_0 .net "Data_Out", 31 0, L_00000173447010e0;  alias, 1 drivers
v00000173446f8a30 .array "InstMem", 0 1023, 31 0;
v00000173446f9110_0 .net *"_ivl_0", 31 0, L_00000173447d2020;  1 drivers
v00000173446f92f0_0 .net *"_ivl_3", 9 0, L_00000173447d3420;  1 drivers
v00000173446f9890_0 .net *"_ivl_4", 11 0, L_00000173447d20c0;  1 drivers
L_000001734477a5c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000173446f8ad0_0 .net *"_ivl_7", 1 0, L_000001734477a5c8;  1 drivers
v00000173446f8b70_0 .net "addr", 31 0, v0000017344771b70_0;  alias, 1 drivers
v00000173446cce10_0 .var/i "i", 31 0;
L_00000173447d2020 .array/port v00000173446f8a30, L_00000173447d20c0;
L_00000173447d3420 .part v0000017344771b70_0, 0, 10;
L_00000173447d20c0 .concat [ 10 2 0 0], L_00000173447d3420, L_000001734477a5c8;
S_00000173446854d0 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_0000017344685c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_0000017344701150 .functor BUFZ 32, L_00000173447d2520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000173447011c0 .functor BUFZ 32, L_00000173447d25c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017344768430_1 .array/port v0000017344768430, 1;
L_00000173447007b0 .functor BUFZ 32, v0000017344768430_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017344768430_2 .array/port v0000017344768430, 2;
L_0000017344700890 .functor BUFZ 32, v0000017344768430_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017344768430_3 .array/port v0000017344768430, 3;
L_00000173447002e0 .functor BUFZ 32, v0000017344768430_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017344768430_4 .array/port v0000017344768430, 4;
L_00000173447003c0 .functor BUFZ 32, v0000017344768430_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017344768430_5 .array/port v0000017344768430, 5;
L_0000017344700c10 .functor BUFZ 32, v0000017344768430_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017344768430_6 .array/port v0000017344768430, 6;
L_0000017344700ac0 .functor BUFZ 32, v0000017344768430_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017344769970_0 .net *"_ivl_0", 31 0, L_00000173447d2520;  1 drivers
v00000173447695b0_0 .net *"_ivl_10", 6 0, L_00000173447d3240;  1 drivers
L_000001734477a6a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017344768610_0 .net *"_ivl_13", 1 0, L_000001734477a6a0;  1 drivers
v0000017344768c50_0 .net *"_ivl_2", 6 0, L_00000173447d3740;  1 drivers
L_000001734477a658 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017344769150_0 .net *"_ivl_5", 1 0, L_000001734477a658;  1 drivers
v00000173447687f0_0 .net *"_ivl_8", 31 0, L_00000173447d25c0;  1 drivers
v0000017344769bf0_0 .net "clk", 0 0, L_0000017344700970;  alias, 1 drivers
v0000017344768930_0 .var/i "i", 31 0;
v0000017344768110_0 .net "readData1", 31 0, L_0000017344701150;  alias, 1 drivers
v0000017344769ab0_0 .net "readData2", 31 0, L_00000173447011c0;  alias, 1 drivers
v00000173447689d0_0 .net "readRegister1", 4 0, L_0000017344778590;  alias, 1 drivers
v0000017344769a10_0 .net "readRegister2", 4 0, L_00000173447784f0;  alias, 1 drivers
v0000017344768430 .array "registers", 31 0, 31 0;
v0000017344768a70_0 .net "regs0", 31 0, L_00000173447007b0;  alias, 1 drivers
v0000017344768ed0_0 .net "regs1", 31 0, L_0000017344700890;  alias, 1 drivers
v0000017344768b10_0 .net "regs2", 31 0, L_00000173447002e0;  alias, 1 drivers
v0000017344768570_0 .net "regs3", 31 0, L_00000173447003c0;  alias, 1 drivers
v00000173447691f0_0 .net "regs4", 31 0, L_0000017344700c10;  alias, 1 drivers
v0000017344769d30_0 .net "regs5", 31 0, L_0000017344700ac0;  alias, 1 drivers
v0000017344768bb0_0 .net "rst", 0 0, v0000017344779490_0;  alias, 1 drivers
v0000017344768250_0 .net "we", 0 0, v00000173446f91b0_0;  alias, 1 drivers
v0000017344768cf0_0 .net "writeData", 31 0, L_00000173447d6560;  alias, 1 drivers
v0000017344768d90_0 .net "writeRegister", 4 0, L_00000173447d2b60;  alias, 1 drivers
E_00000173446e9400/0 .event negedge, v00000173446f87b0_0;
E_00000173446e9400/1 .event posedge, v0000017344769bf0_0;
E_00000173446e9400 .event/or E_00000173446e9400/0, E_00000173446e9400/1;
L_00000173447d2520 .array/port v0000017344768430, L_00000173447d3740;
L_00000173447d3740 .concat [ 5 2 0 0], L_0000017344778590, L_000001734477a658;
L_00000173447d25c0 .array/port v0000017344768430, L_00000173447d3240;
L_00000173447d3240 .concat [ 5 2 0 0], L_00000173447784f0, L_000001734477a6a0;
S_000001734466f5b0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_00000173446854d0;
 .timescale 0 0;
v00000173446cd770_0 .var/i "i", 31 0;
S_000001734466f740 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_0000017344685c80;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000173446e9a40 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000017344701000 .functor NOT 1, v00000173446f88f0_0, C4<0>, C4<0>, C4<0>;
v0000017344768e30_0 .net *"_ivl_0", 0 0, L_0000017344701000;  1 drivers
v0000017344769b50_0 .net "in1", 4 0, L_00000173447784f0;  alias, 1 drivers
v0000017344768f70_0 .net "in2", 4 0, L_0000017344777f50;  alias, 1 drivers
v0000017344769010_0 .net "out", 4 0, L_00000173447d2b60;  alias, 1 drivers
v00000173447681b0_0 .net "s", 0 0, v00000173446f88f0_0;  alias, 1 drivers
L_00000173447d2b60 .functor MUXZ 5, L_0000017344777f50, L_00000173447784f0, L_0000017344701000, C4<>;
S_00000173446b7270 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_0000017344685c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000173446e9440 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000173447d8d50 .functor NOT 1, v00000173446f9570_0, C4<0>, C4<0>, C4<0>;
v0000017344769290_0 .net *"_ivl_0", 0 0, L_00000173447d8d50;  1 drivers
v0000017344768390_0 .net "in1", 31 0, v00000173447686b0_0;  alias, 1 drivers
v0000017344769650_0 .net "in2", 31 0, v0000017344771a30_0;  alias, 1 drivers
v00000173447690b0_0 .net "out", 31 0, L_00000173447d6560;  alias, 1 drivers
v0000017344768750_0 .net "s", 0 0, v00000173446f9570_0;  alias, 1 drivers
L_00000173447d6560 .functor MUXZ 32, v0000017344771a30_0, v00000173447686b0_0, L_00000173447d8d50, C4<>;
S_00000173446b7400 .scope module, "alu" "ALU" 3 99, 9 1 0, S_0000017344685c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000017344666af0 .param/l "ADD" 0 9 12, C4<0000>;
P_0000017344666b28 .param/l "AND" 0 9 12, C4<0010>;
P_0000017344666b60 .param/l "NOR" 0 9 12, C4<0101>;
P_0000017344666b98 .param/l "OR" 0 9 12, C4<0011>;
P_0000017344666bd0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000017344666c08 .param/l "SLL" 0 9 12, C4<1000>;
P_0000017344666c40 .param/l "SLT" 0 9 12, C4<0110>;
P_0000017344666c78 .param/l "SRL" 0 9 12, C4<1001>;
P_0000017344666cb0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000017344666ce8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000017344666d20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000017344666d58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001734477ab20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017344769330_0 .net/2u *"_ivl_0", 31 0, L_000001734477ab20;  1 drivers
v00000173447696f0_0 .net "opSel", 3 0, v00000173446f83f0_0;  alias, 1 drivers
v00000173447693d0_0 .net "operand1", 31 0, L_00000173447d5340;  alias, 1 drivers
v00000173447682f0_0 .net "operand2", 31 0, L_00000173447d3a60;  alias, 1 drivers
v00000173447686b0_0 .var "result", 31 0;
v0000017344769e70_0 .net "zero", 0 0, L_00000173447d4580;  alias, 1 drivers
E_00000173446e9100 .event anyedge, v00000173446f83f0_0, v00000173447693d0_0, v00000173446f8cb0_0;
L_00000173447d4580 .cmp/eq 32, v00000173447686b0_0, L_000001734477ab20;
S_0000017344666da0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_0000017344685c80;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001734476c040 .param/l "RType" 0 4 2, C4<000000>;
P_000001734476c078 .param/l "add" 0 4 5, C4<100000>;
P_000001734476c0b0 .param/l "addi" 0 4 8, C4<001000>;
P_000001734476c0e8 .param/l "addu" 0 4 5, C4<100001>;
P_000001734476c120 .param/l "and_" 0 4 5, C4<100100>;
P_000001734476c158 .param/l "andi" 0 4 8, C4<001100>;
P_000001734476c190 .param/l "beq" 0 4 10, C4<000100>;
P_000001734476c1c8 .param/l "bne" 0 4 10, C4<000101>;
P_000001734476c200 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001734476c238 .param/l "j" 0 4 12, C4<000010>;
P_000001734476c270 .param/l "jal" 0 4 12, C4<000011>;
P_000001734476c2a8 .param/l "jr" 0 4 6, C4<001000>;
P_000001734476c2e0 .param/l "lw" 0 4 8, C4<100011>;
P_000001734476c318 .param/l "nor_" 0 4 5, C4<100111>;
P_000001734476c350 .param/l "or_" 0 4 5, C4<100101>;
P_000001734476c388 .param/l "ori" 0 4 8, C4<001101>;
P_000001734476c3c0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001734476c3f8 .param/l "sll" 0 4 6, C4<000000>;
P_000001734476c430 .param/l "slt" 0 4 5, C4<101010>;
P_000001734476c468 .param/l "slti" 0 4 8, C4<101010>;
P_000001734476c4a0 .param/l "srl" 0 4 6, C4<000010>;
P_000001734476c4d8 .param/l "sub" 0 4 5, C4<100010>;
P_000001734476c510 .param/l "subu" 0 4 5, C4<100011>;
P_000001734476c548 .param/l "sw" 0 4 8, C4<101011>;
P_000001734476c580 .param/l "xor_" 0 4 5, C4<100110>;
P_000001734476c5b8 .param/l "xori" 0 4 8, C4<001110>;
v0000017344768890_0 .var "PCsrc", 1 0;
v0000017344769470_0 .net "excep_flag", 0 0, o0000017344721888;  alias, 0 drivers
v0000017344769c90_0 .net "funct", 5 0, L_0000017344779030;  alias, 1 drivers
v0000017344769790_0 .net "opcode", 5 0, L_0000017344778ef0;  alias, 1 drivers
v0000017344769510_0 .net "operand1", 31 0, L_0000017344701150;  alias, 1 drivers
v0000017344769830_0 .net "operand2", 31 0, L_00000173447d3a60;  alias, 1 drivers
v00000173447684d0_0 .net "rst", 0 0, v0000017344779490_0;  alias, 1 drivers
E_00000173446e9140/0 .event anyedge, v00000173446f87b0_0, v0000017344769470_0, v00000173446f8710_0, v0000017344768110_0;
E_00000173446e9140/1 .event anyedge, v00000173446f8cb0_0, v00000173446f8350_0;
E_00000173446e9140 .event/or E_00000173446e9140/0, E_00000173446e9140/1;
S_000001734469b6a0 .scope module, "dataMem" "DM" 3 103, 11 1 0, S_0000017344685c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000173447698d0 .array "DataMem", 0 1023, 31 0;
v0000017344769dd0_0 .net "address", 31 0, v00000173447686b0_0;  alias, 1 drivers
v0000017344769f10_0 .net "clock", 0 0, L_00000173446bb990;  1 drivers
v0000017344768070_0 .net "data", 31 0, L_00000173447011c0;  alias, 1 drivers
v0000017344772b10_0 .var/i "i", 31 0;
v0000017344771a30_0 .var "q", 31 0;
v0000017344772e30_0 .net "rden", 0 0, v00000173446f9b10_0;  alias, 1 drivers
v0000017344772c50_0 .net "wren", 0 0, v00000173446f9250_0;  alias, 1 drivers
E_00000173446e8f00 .event posedge, v0000017344769f10_0;
S_000001734469b830 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_0000017344685c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000173446e9680 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000017344771710_0 .net "PCin", 31 0, L_00000173447d2980;  alias, 1 drivers
v0000017344771b70_0 .var "PCout", 31 0;
v00000173447731f0_0 .net "clk", 0 0, L_0000017344700970;  alias, 1 drivers
v0000017344771cb0_0 .net "rst", 0 0, v0000017344779490_0;  alias, 1 drivers
    .scope S_0000017344666da0;
T_0 ;
    %wait E_00000173446e9140;
    %load/vec4 v00000173447684d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017344768890_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000017344769470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000017344768890_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000017344769790_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0000017344769510_0;
    %load/vec4 v0000017344769830_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v0000017344769790_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v0000017344769510_0;
    %load/vec4 v0000017344769830_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v0000017344769790_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000017344769790_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000017344769790_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v0000017344769c90_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000017344768890_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017344768890_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001734469b830;
T_1 ;
    %wait E_00000173446e9400;
    %load/vec4 v0000017344771cb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000017344771b70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000017344771710_0;
    %assign/vec4 v0000017344771b70_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001734471ee30;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173446cce10_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000173446cce10_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000173446cce10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173446f8a30, 0, 4;
    %load/vec4 v00000173446cce10_0;
    %addi 1, 0, 32;
    %store/vec4 v00000173446cce10_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173446f8a30, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173446f8a30, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173446f8a30, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173446f8a30, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173446f8a30, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173446f8a30, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173446f8a30, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173446f8a30, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173446f8a30, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173446f8a30, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173446f8a30, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173446f8a30, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173446f8a30, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173446f8a30, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173446f8a30, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173446f8a30, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173446f8a30, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173446f8a30, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173446f8a30, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173446f8a30, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173446f8a30, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173446f8a30, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173446f8a30, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173446f8a30, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173446f8a30, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173446f8a30, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173446f8a30, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173446f8a30, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173446f8a30, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173446f8a30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173446f8a30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173446f8a30, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173446f8a30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173446f8a30, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000017344685340;
T_3 ;
    %wait E_00000173446e9880;
    %load/vec4 v00000173446f87b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000173446f8530_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000173446f83f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000173446f9a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000173446f91b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000173446f9250_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000173446f9570_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000173446f9b10_0, 0;
    %assign/vec4 v00000173446f88f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000173446f8530_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000173446f83f0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000173446f9a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173446f91b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173446f9250_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173446f9570_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173446f9b10_0, 0, 1;
    %store/vec4 v00000173446f88f0_0, 0, 1;
    %load/vec4 v00000173446f8710_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173446f8530_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173446f88f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173446f91b0_0, 0;
    %load/vec4 v00000173446f8350_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000173446f83f0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000173446f83f0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000173446f83f0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000173446f83f0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000173446f83f0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000173446f83f0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000173446f83f0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000173446f83f0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000173446f83f0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000173446f83f0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173446f9a70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000173446f83f0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173446f9a70_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000173446f83f0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000173446f83f0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173446f91b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173446f88f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173446f9a70_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173446f91b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173446f88f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173446f9a70_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000173446f83f0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173446f91b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173446f9a70_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000173446f83f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173446f91b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173446f9a70_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000173446f83f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173446f91b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173446f9a70_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000173446f83f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173446f91b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173446f9a70_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173446f9b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173446f91b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173446f9a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173446f9570_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173446f9250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173446f9a70_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000173446f83f0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000173446f83f0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000173446854d0;
T_4 ;
    %wait E_00000173446e9400;
    %fork t_1, S_000001734466f5b0;
    %jmp t_0;
    .scope S_000001734466f5b0;
t_1 ;
    %load/vec4 v0000017344768bb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173446cd770_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000173446cd770_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000173446cd770_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017344768430, 0, 4;
    %load/vec4 v00000173446cd770_0;
    %addi 1, 0, 32;
    %store/vec4 v00000173446cd770_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000017344768250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000017344768cf0_0;
    %load/vec4 v0000017344768d90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017344768430, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017344768430, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000173446854d0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000173446854d0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017344768930_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000017344768930_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000017344768930_0;
    %ix/getv/s 4, v0000017344768930_0;
    %load/vec4a v0000017344768430, 4;
    %ix/getv/s 4, v0000017344768930_0;
    %load/vec4a v0000017344768430, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000017344768930_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017344768930_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000173446b7400;
T_6 ;
    %wait E_00000173446e9100;
    %load/vec4 v00000173447696f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000173447686b0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000173447693d0_0;
    %load/vec4 v00000173447682f0_0;
    %add;
    %assign/vec4 v00000173447686b0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000173447693d0_0;
    %load/vec4 v00000173447682f0_0;
    %sub;
    %assign/vec4 v00000173447686b0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000173447693d0_0;
    %load/vec4 v00000173447682f0_0;
    %and;
    %assign/vec4 v00000173447686b0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000173447693d0_0;
    %load/vec4 v00000173447682f0_0;
    %or;
    %assign/vec4 v00000173447686b0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000173447693d0_0;
    %load/vec4 v00000173447682f0_0;
    %xor;
    %assign/vec4 v00000173447686b0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000173447693d0_0;
    %load/vec4 v00000173447682f0_0;
    %or;
    %inv;
    %assign/vec4 v00000173447686b0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000173447693d0_0;
    %load/vec4 v00000173447682f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000173447686b0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000173447682f0_0;
    %load/vec4 v00000173447693d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000173447686b0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000173447693d0_0;
    %ix/getv 4, v00000173447682f0_0;
    %shiftl 4;
    %assign/vec4 v00000173447686b0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000173447693d0_0;
    %ix/getv 4, v00000173447682f0_0;
    %shiftr 4;
    %assign/vec4 v00000173447686b0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001734469b6a0;
T_7 ;
    %wait E_00000173446e8f00;
    %load/vec4 v0000017344772e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000017344769dd0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000173447698d0, 4;
    %assign/vec4 v0000017344771a30_0, 0;
T_7.0 ;
    %load/vec4 v0000017344772c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000017344768070_0;
    %ix/getv 3, v0000017344769dd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173447698d0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001734469b6a0;
T_8 ;
    %end;
    .thread T_8;
    .scope S_000001734469b6a0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 28 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017344772b10_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000017344772b10_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000017344772b10_0;
    %load/vec4a v00000173447698d0, 4;
    %vpi_call 11 30 "$display", "Mem[%d] = %d", &PV<v0000017344772b10_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000017344772b10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017344772b10_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000017344685c80;
T_10 ;
    %wait E_00000173446e9400;
    %load/vec4 v0000017344778310_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000173447773f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000173447773f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000173447773f0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000173447072d0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173447798f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017344779490_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000173447072d0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000173447798f0_0;
    %inv;
    %assign/vec4 v00000173447798f0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000173447072d0;
T_13 ;
    %vpi_call 2 40 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017344779490_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017344779490_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v0000017344778090_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_vscode_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
