# Reading C:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do PR14_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/My_works/4_year/PLIS/PR14 {C:/My_works/4_year/PLIS/PR14/pr14.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:41 on Dec 23,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/My_works/4_year/PLIS/PR14" C:/My_works/4_year/PLIS/PR14/pr14.v 
# -- Compiling module PR14
# -- Compiling module DUT
# 
# Top level modules:
# 	PR14
# 	DUT
# End time: 11:26:41 on Dec 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR14/PR14.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:14 on Dec 23,2022
# vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR14/PR14.v 
# -- Compiling module PR14
# -- Compiling module DUT
# 
# Top level modules:
# 	PR14
# 	DUT
# End time: 11:27:14 on Dec 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR14/tb1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:14 on Dec 23,2022
# vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR14/tb1.v 
# -- Compiling module tb1
# 
# Top level modules:
# 	tb1
# End time: 11:27:14 on Dec 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb1
# vsim work.tb1 
# Start time: 11:27:18 on Dec 23,2022
# Loading work.tb1
# ** Error: (vsim-3033) C:/My_works/4_year/PLIS/PR14/tb1.v(16): Instantiation of 'REF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb1 File: C:/My_works/4_year/PLIS/PR14/tb1.v
#         Searched libraries:
#             C:/My_works/4_year/PLIS/PR14/simulation/modelsim/rtl_work
# Loading work.DUT
# Error loading design
# End time: 11:27:19 on Dec 23,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim work.tb1
# vsim work.tb1 
# Start time: 11:27:34 on Dec 23,2022
# Loading work.tb1
# ** Error: (vsim-3033) C:/My_works/4_year/PLIS/PR14/tb1.v(16): Instantiation of 'REF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb1 File: C:/My_works/4_year/PLIS/PR14/tb1.v
#         Searched libraries:
#             C:/My_works/4_year/PLIS/PR14/simulation/modelsim/rtl_work
# Loading work.DUT
# Error loading design
# End time: 11:27:34 on Dec 23,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR14/PR14.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:37 on Dec 23,2022
# vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR14/PR14.v 
# -- Compiling module PR14
# -- Compiling module DUT
# 
# Top level modules:
# 	PR14
# 	DUT
# End time: 11:28:37 on Dec 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR14/tb1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:37 on Dec 23,2022
# vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR14/tb1.v 
# -- Compiling module tb1
# 
# Top level modules:
# 	tb1
# End time: 11:28:37 on Dec 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb1
# vsim work.tb1 
# Start time: 11:28:41 on Dec 23,2022
# Loading work.tb1
# Loading work.PR14
# Loading work.DUT
add wave  \
sim:/tb1/sr_out_ref \
sim:/tb1/sr_out_dut \
sim:/tb1/control \
sim:/tb1/clk \
sim:/tb1/sr_in \
sim:/tb1/reset
run -all
# Running testbench
# Test control: Failed (on value 0)
# Test reset: Passed
# Stop testbench
# ** Note: $stop    : C:/My_works/4_year/PLIS/PR14/tb1.v(120)
#    Time: 1735 ns  Iteration: 0  Instance: /tb1
# Break in Module tb1 at C:/My_works/4_year/PLIS/PR14/tb1.v line 120
restart -f
quit -sim
# End time: 11:35:38 on Dec 23,2022, Elapsed time: 0:06:57
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR14/PR14.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:43 on Dec 23,2022
# vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR14/PR14.v 
# -- Compiling module PR14
# -- Compiling module DUT
# 
# Top level modules:
# 	PR14
# 	DUT
# End time: 11:35:43 on Dec 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR14/tb1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:44 on Dec 23,2022
# vlog -reportprogress 300 -work work C:/My_works/4_year/PLIS/PR14/tb1.v 
# -- Compiling module tb1
# 
# Top level modules:
# 	tb1
# End time: 11:35:44 on Dec 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb1
# vsim work.tb1 
# Start time: 11:35:47 on Dec 23,2022
# Loading work.tb1
# Loading work.PR14
# Loading work.DUT
add wave  \
sim:/tb1/sr_out_ref \
sim:/tb1/sr_out_dut \
sim:/tb1/control \
sim:/tb1/clk \
sim:/tb1/sr_in \
sim:/tb1/reset
run -all
# Running testbench
# Test control: Failed (on value 1)
# Test reset: Passed
# Stop testbench
# ** Note: $stop    : C:/My_works/4_year/PLIS/PR14/tb1.v(120)
#    Time: 2095 ns  Iteration: 0  Instance: /tb1
# Break in Module tb1 at C:/My_works/4_year/PLIS/PR14/tb1.v line 120
quit -sim
# End time: 11:43:19 on Dec 23,2022, Elapsed time: 0:07:32
# Errors: 0, Warnings: 0
