# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1_advanced.srcs/sources_1/imports/MIPS_Multicycle/ALU.vhd" \
"../../../../project_1_advanced.srcs/sources_1/imports/MIPS_Multicycle/BlockRam.vhd" \
"../../../../project_1_advanced.srcs/sources_1/imports/MIPS_Multicycle/MIPSMulticycle.vhd" \
"../../../../project_1_advanced.srcs/sources_1/imports/MIPS_Multicycle/controlUnit.vhd" \
"../../../../project_1_advanced.srcs/sources_1/imports/MIPS_Multicycle/dataPath.vhd" \
"../../../../project_1_advanced.srcs/sources_1/imports/MIPS_Multicycle/memory.vhd" \
"../../../../project_1_advanced.srcs/sources_1/imports/MIPS_Multicycle/multiplexer2to1.vhd" \
"../../../../project_1_advanced.srcs/sources_1/imports/MIPS_Multicycle/multiplexer4to1.vhd" \
"../../../../project_1_advanced.srcs/sources_1/imports/MIPS_Multicycle/register.vhd" \
"../../../../project_1_advanced.srcs/sources_1/imports/MIPS_Multicycle/registerBank.vhd" \
"../../../../project_1_advanced.srcs/sim_1/imports/BASICO/MIPS_Multicycle/TestBenchMIPSMulticycle.vhd" \

# Do not sort compile order
nosort
