{
    "code": "module TopModule (\n    input logic clk,             // Clock signal, positive edge-triggered\n    input logic reset,           // Synchronous active-high reset\n    input logic [7:0] in,        // 8-bit unsigned input vector\n    output logic [7:0] anyedge   // 8-bit unsigned output vector\n);\n\n    logic [7:0] prev_in; // Temporary register to store previous state of `in`\n\n    always @(posedge clk) begin\n        if (reset) begin\n            anyedge <= 8'b00000000;\n            prev_in <= 8'b00000000;\n        end else begin\n            anyedge <= (in ^ prev_in);\n            prev_in <= in;\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}