Analysis & Synthesis report for DreamTangle_HDL
Wed Feb 06 20:05:16 2008
Quartus II Version 7.2 Build 151 09/26/2007 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |DreamTangle_HDL|Video:Video0|I2C_AV_Config:u1|mSetup_ST
 10. Logic Cells Representing Combinational Loops
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Gate-level Retiming
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (No Restructuring Performed)
 18. Source assignments for Video:Video0|Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_rin:auto_generated|altsyncram_1j81:altsyncram2
 19. Source assignments for Video:Video0|Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_rin:auto_generated|altsyncram_1j81:altsyncram2
 20. Source assignments for Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider
 21. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 22. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated
 23. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p
 24. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp
 25. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram
 26. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3
 27. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_mcc:rdaclr
 28. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp
 29. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp
 30. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
 31. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7
 32. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_brp
 33. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_bwp
 34. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 35. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10
 36. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
 37. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated
 38. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p
 39. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp
 40. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram
 41. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3
 42. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_mcc:rdaclr
 43. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp
 44. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp
 45. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
 46. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7
 47. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_brp
 48. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_bwp
 49. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 50. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10
 51. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
 52. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated
 53. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p
 54. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp
 55. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram
 56. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3
 57. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_mcc:rdaclr
 58. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp
 59. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp
 60. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
 61. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7
 62. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_brp
 63. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_bwp
 64. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 65. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10
 66. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
 67. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated
 68. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p
 69. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp
 70. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram
 71. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3
 72. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_mcc:rdaclr
 73. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp
 74. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp
 75. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
 76. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7
 77. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_brp
 78. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_bwp
 79. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 80. Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10
 81. Source assignments for Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated
 82. Source assignments for Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result
 83. Source assignments for Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|dffpipe_b3c:pre_result
 84. Source assignments for Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|dffpipe_b3c:pre_result
 85. Source assignments for Video:Video0|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated
 86. Source assignments for Video:Video0|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result
 87. Source assignments for Video:Video0|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|dffpipe_b3c:pre_result
 88. Source assignments for Video:Video0|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|dffpipe_b3c:pre_result
 89. Source assignments for Video:Video0|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated
 90. Source assignments for Video:Video0|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result
 91. Source assignments for Video:Video0|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|dffpipe_b3c:pre_result
 92. Source assignments for Video:Video0|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|dffpipe_b3c:pre_result
 93. Source assignments for USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|altsyncram_i3e1:FIFOram
 94. Source assignments for USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|altsyncram_i3e1:FIFOram|altsyncram_tqi1:altsyncram1
 95. Source assignments for Video:Video0|I2C_AV_Config:u1|altsyncram:Ram0_rtl_0|altsyncram_i801:auto_generated
 96. Parameter Settings for User Entity Instance: PLL_Sys:PLL_Sys0|altpll:altpll_component
 97. Parameter Settings for User Entity Instance: Video:Video0|Line_Buffer:u10|altshift_taps:altshift_taps_component
 98. Parameter Settings for User Entity Instance: Video:Video0|Line_Buffer:u11|altshift_taps:altshift_taps_component
 99. Parameter Settings for User Entity Instance: Video:Video0|I2C_AV_Config:u1
100. Parameter Settings for User Entity Instance: Video:Video0|DIV:u5|lpm_divide:lpm_divide_component
101. Parameter Settings for User Entity Instance: Video:Video0|Sdram_Control_4Port:u6
102. Parameter Settings for User Entity Instance: Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component
103. Parameter Settings for User Entity Instance: Video:Video0|Sdram_Control_4Port:u6|control_interface:control1
104. Parameter Settings for User Entity Instance: Video:Video0|Sdram_Control_4Port:u6|command:command1
105. Parameter Settings for User Entity Instance: Video:Video0|Sdram_Control_4Port:u6|sdr_data_path:data_path1
106. Parameter Settings for User Entity Instance: Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
107. Parameter Settings for User Entity Instance: Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
108. Parameter Settings for User Entity Instance: Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
109. Parameter Settings for User Entity Instance: Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
110. Parameter Settings for User Entity Instance: Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component
111. Parameter Settings for User Entity Instance: Video:Video0|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component
112. Parameter Settings for User Entity Instance: Video:Video0|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component
113. Parameter Settings for User Entity Instance: Video:Video0|VGA_Ctrl:u9
114. Parameter Settings for User Entity Instance: USB_FIFO:USB_FIFO0|scfifo:scfifo_component
115. Parameter Settings for Inferred Entity Instance: Video:Video0|I2C_AV_Config:u1|altsyncram:Ram0_rtl_0
116. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
117. altshift_taps Parameter Settings by Entity Instance
118. dcfifo Parameter Settings by Entity Instance
119. scfifo Parameter Settings by Entity Instance
120. altmult_add Parameter Settings by Entity Instance
121. Analysis & Synthesis Messages
122. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Feb 06 20:05:16 2008   ;
; Quartus II Version                 ; 7.2 Build 151 09/26/2007 SJ Web Edition ;
; Revision Name                      ; DreamTangle_HDL                         ;
; Top-level Entity Name              ; DreamTangle_HDL                         ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; 2,193                                   ;
;     Total combinational functions  ; 2,193                                   ;
;     Dedicated logic registers      ; 1,343                                   ;
; Total registers                    ; 1343                                    ;
; Total pins                         ; 215                                     ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 119,744                                 ;
; Embedded Multiplier 9-bit elements ; 18                                      ;
; Total PLLs                         ; 2                                       ;
+------------------------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                         ; Setting            ; Default Value      ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                         ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                          ; DreamTangle_HDL    ; DreamTangle_HDL    ;
; Family name                                                                    ; Cyclone II         ; Stratix II         ;
; Use smart compilation                                                          ; On                 ; Off                ;
; Restructure Multiplexers                                                       ; Off                ; Auto               ;
; Verilog Show LMF Mapping Messages                                              ; Off                ;                    ;
; Verilog Version                                                                ; SystemVerilog_2005 ; Verilog_2001       ;
; Remove Redundant Logic Cells                                                   ; On                 ; Off                ;
; Optimization Technique -- Cyclone II/Cyclone III                               ; Speed              ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                                          ; On                 ; Off                ;
; Perform gate-level register retiming                                           ; On                 ; Off                ;
; Use Generated Physical Constraints File                                        ; Off                ;                    ;
; Retiming Meta-Stability Register Sequence Length                               ; 3                  ; 2                  ;
; PowerPlay Power Optimization                                                   ; Off                ; Normal compilation ;
; Maximum processors allowed for parallel compilation                            ; 1                  ; 1                  ;
; Create Debugging Nodes for IP Cores                                            ; Off                ; Off                ;
; Preserve fewer node names                                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                      ; Off                ; Off                ;
; VHDL Version                                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                                       ; Auto               ; Auto               ;
; Safe State Machine                                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                                              ; Off                ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                                        ; On                 ; On                 ;
; Parallel Synthesis                                                             ; Off                ; Off                ;
; DSP Block Balancing                                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                             ; On                 ; On                 ;
; Power-Up Don't Care                                                            ; On                 ; On                 ;
; Remove Duplicate Registers                                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                 ; Off                ; Off                ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II/Cyclone III ; 70                 ; 70                 ;
; Auto Carry Chains                                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                                           ; On                 ; On                 ;
; Allow register retiming to trade off Tsu/Tco with Fmax                         ; On                 ; On                 ;
; Auto ROM Replacement                                                           ; On                 ; On                 ;
; Auto RAM Replacement                                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                  ; On                 ; On                 ;
; Allow Synchronous Control Signals                                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                              ; Off                ; Off                ;
; Auto Resource Sharing                                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                  ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                             ; Off                ; Off                ;
; HDL message level                                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                           ; On                 ; On                 ;
; Block Design Naming                                                            ; Auto               ; Auto               ;
+--------------------------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                    ;
+------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                        ;
+------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------+
; Lib/USB_FIFO.v                     ; yes             ; User Verilog HDL File        ; C:/s/DreamTangle/DreamTangle_HDL/Lib/USB_FIFO.v                     ;
; Source/Video/command.v             ; yes             ; User Verilog HDL File        ; C:/s/DreamTangle/DreamTangle_HDL/Source/Video/command.v             ;
; Source/Video/control_interface.v   ; yes             ; User Verilog HDL File        ; C:/s/DreamTangle/DreamTangle_HDL/Source/Video/control_interface.v   ;
; Source/Video/DIV.v                 ; yes             ; User Verilog HDL File        ; C:/s/DreamTangle/DreamTangle_HDL/Source/Video/DIV.v                 ;
; Source/Video/I2C_AV_Config.v       ; yes             ; User Verilog HDL File        ; C:/s/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v       ;
; Source/Video/I2C_Controller.v      ; yes             ; User Verilog HDL File        ; C:/s/DreamTangle/DreamTangle_HDL/Source/Video/I2C_Controller.v      ;
; Source/Video/ITU_656_Decoder.v     ; yes             ; User Verilog HDL File        ; C:/s/DreamTangle/DreamTangle_HDL/Source/Video/ITU_656_Decoder.v     ;
; Source/Video/Line_Buffer.v         ; yes             ; User Verilog HDL File        ; C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Line_Buffer.v         ;
; Source/Video/MAC_3.v               ; yes             ; User Verilog HDL File        ; C:/s/DreamTangle/DreamTangle_HDL/Source/Video/MAC_3.v               ;
; Source/Video/Reset_Delay.v         ; yes             ; User Verilog HDL File        ; C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Reset_Delay.v         ;
; Source/Video/sdr_data_path.v       ; yes             ; User Verilog HDL File        ; C:/s/DreamTangle/DreamTangle_HDL/Source/Video/sdr_data_path.v       ;
; Source/Video/Sdram_Control_4Port.v ; yes             ; User Verilog HDL File        ; C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v ;
; Source/Video/Sdram_Params.h        ; yes             ; User File                    ; C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Params.h        ;
; Source/Video/Sdram_PLL.v           ; yes             ; User Verilog HDL File        ; C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_PLL.v           ;
; Source/Video/Sdram_RD_FIFO.v       ; yes             ; User Verilog HDL File        ; C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_RD_FIFO.v       ;
; Source/Video/Sdram_WR_FIFO.v       ; yes             ; User Verilog HDL File        ; C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_WR_FIFO.v       ;
; Source/Video/TD_Detect.v           ; yes             ; User Verilog HDL File        ; C:/s/DreamTangle/DreamTangle_HDL/Source/Video/TD_Detect.v           ;
; Source/Video/VGA_Ctrl.v            ; yes             ; User Verilog HDL File        ; C:/s/DreamTangle/DreamTangle_HDL/Source/Video/VGA_Ctrl.v            ;
; Lib/PLL_Sys.v                      ; yes             ; User Verilog HDL File        ; C:/s/DreamTangle/DreamTangle_HDL/Lib/PLL_Sys.v                      ;
; Source/Video/YCbCr2RGB.v           ; yes             ; User Verilog HDL File        ; C:/s/DreamTangle/DreamTangle_HDL/Source/Video/YCbCr2RGB.v           ;
; Source/Video/YUV422_to_444.v       ; yes             ; User Verilog HDL File        ; C:/s/DreamTangle/DreamTangle_HDL/Source/Video/YUV422_to_444.v       ;
; Source/USBCtrl.v                   ; yes             ; User Verilog HDL File        ; C:/s/DreamTangle/DreamTangle_HDL/Source/USBCtrl.v                   ;
; Source/Video/Video.v               ; yes             ; User Verilog HDL File        ; C:/s/DreamTangle/DreamTangle_HDL/Source/Video/Video.v               ;
; Source/Global.h                    ; yes             ; User File                    ; C:/s/DreamTangle/DreamTangle_HDL/Source/Global.h                    ;
; Source/SSHLEDMDCtrl.v              ; yes             ; User Verilog HDL File        ; C:/s/DreamTangle/DreamTangle_HDL/Source/SSHLEDMDCtrl.v              ;
; Source/ISP1362Ctrl.v               ; yes             ; User Verilog HDL File        ; C:/s/DreamTangle/DreamTangle_HDL/Source/ISP1362Ctrl.v               ;
; Source/DreamTangle_HDL.v           ; yes             ; User Verilog HDL File        ; C:/s/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v           ;
; Source/Debounce.v                  ; yes             ; User Verilog HDL File        ; C:/s/DreamTangle/DreamTangle_HDL/Source/Debounce.v                  ;
; Source/romUSB.h                    ; yes             ; User File                    ; C:/s/DreamTangle/DreamTangle_HDL/Source/romUSB.h                    ;
; Source/ISP1362Ctrl.h               ; yes             ; User File                    ; C:/s/DreamTangle/DreamTangle_HDL/Source/ISP1362Ctrl.h               ;
; Source/USBCtrl.h                   ; yes             ; User File                    ; C:/s/DreamTangle/DreamTangle_HDL/Source/USBCtrl.h                   ;
; Source/POR_Dly.v                   ; yes             ; User Verilog HDL File        ; C:/s/DreamTangle/DreamTangle_HDL/Source/POR_Dly.v                   ;
; altpll.tdf                         ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/altpll.tdf             ;
; aglobal72.inc                      ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/aglobal72.inc          ;
; stratix_pll.inc                    ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/stratix_pll.inc        ;
; stratixii_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/stratixii_pll.inc      ;
; cycloneii_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/cycloneii_pll.inc      ;
; altshift_taps.tdf                  ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/altshift_taps.tdf      ;
; altdpram.inc                       ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/altdpram.inc           ;
; lpm_counter.inc                    ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/lpm_counter.inc        ;
; lpm_compare.inc                    ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/lpm_compare.inc        ;
; lpm_constant.inc                   ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/lpm_constant.inc       ;
; db/shift_taps_rin.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/s/DreamTangle/DreamTangle_HDL/db/shift_taps_rin.tdf              ;
; db/altsyncram_1j81.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_1j81.tdf             ;
; db/cntr_hpf.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/s/DreamTangle/DreamTangle_HDL/db/cntr_hpf.tdf                    ;
; lpm_divide.tdf                     ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/lpm_divide.tdf         ;
; abs_divider.inc                    ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/abs_divider.inc        ;
; sign_div_unsign.inc                ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/sign_div_unsign.inc    ;
; db/lpm_divide_h6t.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/s/DreamTangle/DreamTangle_HDL/db/lpm_divide_h6t.tdf              ;
; db/sign_div_unsign_7li.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/s/DreamTangle/DreamTangle_HDL/db/sign_div_unsign_7li.tdf         ;
; db/alt_u_div_bqg.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/s/DreamTangle/DreamTangle_HDL/db/alt_u_div_bqg.tdf               ;
; db/add_sub_lkc.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/s/DreamTangle/DreamTangle_HDL/db/add_sub_lkc.tdf                 ;
; db/add_sub_mkc.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/s/DreamTangle/DreamTangle_HDL/db/add_sub_mkc.tdf                 ;
; dcfifo.tdf                         ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf             ;
; lpm_add_sub.inc                    ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/lpm_add_sub.inc        ;
; a_graycounter.inc                  ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/a_graycounter.inc      ;
; a_fefifo.inc                       ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/a_fefifo.inc           ;
; a_gray2bin.inc                     ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/a_gray2bin.inc         ;
; dffpipe.inc                        ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/dffpipe.inc            ;
; alt_sync_fifo.inc                  ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/alt_sync_fifo.inc      ;
; altsyncram_fifo.inc                ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/altsyncram_fifo.inc    ;
; db/dcfifo_hlk1.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/s/DreamTangle/DreamTangle_HDL/db/dcfifo_hlk1.tdf                 ;
; db/a_gray2bin_kdb.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/s/DreamTangle/DreamTangle_HDL/db/a_gray2bin_kdb.tdf              ;
; db/a_graycounter_o96.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_o96.tdf           ;
; db/a_graycounter_fgc.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_fgc.tdf           ;
; db/a_graycounter_egc.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/s/DreamTangle/DreamTangle_HDL/db/a_graycounter_egc.tdf           ;
; db/altsyncram_q631.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_q631.tdf             ;
; db/altsyncram_k1g1.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_k1g1.tdf             ;
; db/dffpipe_mcc.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_mcc.tdf                 ;
; db/dffpipe_oe9.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_oe9.tdf                 ;
; db/alt_synch_pipe_vd8.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/s/DreamTangle/DreamTangle_HDL/db/alt_synch_pipe_vd8.tdf          ;
; db/dffpipe_pe9.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_pe9.tdf                 ;
; db/alt_synch_pipe_0e8.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/s/DreamTangle/DreamTangle_HDL/db/alt_synch_pipe_0e8.tdf          ;
; db/dffpipe_qe9.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_qe9.tdf                 ;
; altmult_add.tdf                    ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/altmult_add.tdf        ;
; stratix_mac_mult.inc               ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/stratix_mac_mult.inc   ;
; stratix_mac_out.inc                ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/stratix_mac_out.inc    ;
; db/mult_add_4f74.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/s/DreamTangle/DreamTangle_HDL/db/mult_add_4f74.tdf               ;
; db/ded_mult_ob91.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/s/DreamTangle/DreamTangle_HDL/db/ded_mult_ob91.tdf               ;
; db/dffpipe_b3c.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/s/DreamTangle/DreamTangle_HDL/db/dffpipe_b3c.tdf                 ;
; scfifo.tdf                         ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/scfifo.tdf             ;
; a_regfifo.inc                      ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/a_regfifo.inc          ;
; a_dpfifo.inc                       ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/a_dpfifo.inc           ;
; a_i2fifo.inc                       ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/a_i2fifo.inc           ;
; a_fffifo.inc                       ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/a_fffifo.inc           ;
; a_f2fifo.inc                       ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/a_f2fifo.inc           ;
; db/scfifo_kh31.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/s/DreamTangle/DreamTangle_HDL/db/scfifo_kh31.tdf                 ;
; db/a_dpfifo_nn31.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/s/DreamTangle/DreamTangle_HDL/db/a_dpfifo_nn31.tdf               ;
; db/altsyncram_i3e1.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_i3e1.tdf             ;
; db/altsyncram_tqi1.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_tqi1.tdf             ;
; db/cntr_p6b.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/s/DreamTangle/DreamTangle_HDL/db/cntr_p6b.tdf                    ;
; db/cntr_677.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/s/DreamTangle/DreamTangle_HDL/db/cntr_677.tdf                    ;
; db/cntr_q6b.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/s/DreamTangle/DreamTangle_HDL/db/cntr_q6b.tdf                    ;
; altsyncram.tdf                     ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf         ;
; stratix_ram_block.inc              ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/stratix_ram_block.inc  ;
; lpm_mux.inc                        ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/lpm_mux.inc            ;
; lpm_decode.inc                     ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/lpm_decode.inc         ;
; a_rdenreg.inc                      ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/a_rdenreg.inc          ;
; altrom.inc                         ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/altrom.inc             ;
; altram.inc                         ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/altram.inc             ;
; altqpram.inc                       ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/altqpram.inc           ;
; db/altsyncram_i801.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/s/DreamTangle/DreamTangle_HDL/db/altsyncram_i801.tdf             ;
; db/lpm_divide_eem.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/s/DreamTangle/DreamTangle_HDL/db/lpm_divide_eem.tdf              ;
; db/sign_div_unsign_olh.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/s/DreamTangle/DreamTangle_HDL/db/sign_div_unsign_olh.tdf         ;
; db/alt_u_div_e2f.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/s/DreamTangle/DreamTangle_HDL/db/alt_u_div_e2f.tdf               ;
; db/add_sub_lgc.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/s/DreamTangle/DreamTangle_HDL/db/add_sub_lgc.tdf                 ;
+------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 2,193  ;
;                                             ;        ;
; Total combinational functions               ; 2193   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 933    ;
;     -- 3 input functions                    ; 674    ;
;     -- <=2 input functions                  ; 586    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 1478   ;
;     -- arithmetic mode                      ; 715    ;
;                                             ;        ;
; Total registers                             ; 1343   ;
;     -- Dedicated logic registers            ; 1343   ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 215    ;
; Total memory bits                           ; 119744 ;
; Embedded Multiplier 9-bit elements          ; 18     ;
; Total PLLs                                  ; 2      ;
; Maximum fan-out node                        ; iClk27 ;
; Maximum fan-out                             ; 534    ;
; Total fan-out                               ; 13518  ;
; Average fan-out                             ; 3.47   ;
+---------------------------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                    ; Library Name ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DreamTangle_HDL                                    ; 2193 (86)         ; 1343 (46)    ; 119744      ; 18           ; 0       ; 9         ; 215  ; 0            ; |DreamTangle_HDL                                                                                                                                                                       ; work         ;
;    |PLL_Sys:PLL_Sys0|                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|PLL_Sys:PLL_Sys0                                                                                                                                                      ; work         ;
;       |altpll:altpll_component|                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|PLL_Sys:PLL_Sys0|altpll:altpll_component                                                                                                                              ; work         ;
;    |POR_Dly:POR_Dly0|                               ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|POR_Dly:POR_Dly0                                                                                                                                                      ; work         ;
;    |SSHLEDMDCtrl:gSSHLEDMDCtrl[0].Digit|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|SSHLEDMDCtrl:gSSHLEDMDCtrl[0].Digit                                                                                                                                   ; work         ;
;    |USB:USB0|                                       ; 691 (610)         ; 172 (72)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|USB:USB0                                                                                                                                                              ; work         ;
;       |ISP1362Ctrl:ISP1362Ctrl0|                    ; 81 (81)           ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|USB:USB0|ISP1362Ctrl:ISP1362Ctrl0                                                                                                                                     ; work         ;
;    |USB_FIFO:USB_FIFO0|                             ; 67 (0)            ; 54 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|USB_FIFO:USB_FIFO0                                                                                                                                                    ; work         ;
;       |scfifo:scfifo_component|                     ; 67 (0)            ; 54 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|USB_FIFO:USB_FIFO0|scfifo:scfifo_component                                                                                                                            ; work         ;
;          |scfifo_kh31:auto_generated|               ; 67 (0)            ; 54 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated                                                                                                 ; work         ;
;             |a_dpfifo_nn31:dpfifo|                  ; 67 (32)           ; 54 (19)      ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo                                                                            ; work         ;
;                |altsyncram_i3e1:FIFOram|            ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|altsyncram_i3e1:FIFOram                                                    ; work         ;
;                   |altsyncram_tqi1:altsyncram1|     ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|altsyncram_i3e1:FIFOram|altsyncram_tqi1:altsyncram1                        ; work         ;
;                |cntr_677:usedw_counter|             ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|cntr_677:usedw_counter                                                     ; work         ;
;                |cntr_p6b:rd_ptr_msb|                ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|cntr_p6b:rd_ptr_msb                                                        ; work         ;
;                |cntr_q6b:wr_ptr|                    ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|cntr_q6b:wr_ptr                                                            ; work         ;
;    |Video:Video0|                                   ; 1251 (46)         ; 1050 (0)     ; 54208       ; 18           ; 0       ; 9         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0                                                                                                                                                          ; work         ;
;       |DIV:u5|                                      ; 60 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|DIV:u5                                                                                                                                                   ; work         ;
;          |lpm_divide:lpm_divide_component|          ; 60 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|DIV:u5|lpm_divide:lpm_divide_component                                                                                                                   ; work         ;
;             |lpm_divide_h6t:auto_generated|         ; 60 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated                                                                                     ; work         ;
;                |sign_div_unsign_7li:divider|        ; 60 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider                                                         ; work         ;
;                   |alt_u_div_bqg:divider|           ; 60 (60)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider                                   ; work         ;
;       |I2C_AV_Config:u1|                            ; 90 (41)           ; 57 (28)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|I2C_AV_Config:u1                                                                                                                                         ; work         ;
;          |I2C_Controller:u0|                        ; 49 (49)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0                                                                                                                       ; work         ;
;          |altsyncram:Ram0_rtl_0|                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|I2C_AV_Config:u1|altsyncram:Ram0_rtl_0                                                                                                                   ; work         ;
;             |altsyncram_i801:auto_generated|        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|I2C_AV_Config:u1|altsyncram:Ram0_rtl_0|altsyncram_i801:auto_generated                                                                                    ; work         ;
;       |ITU_656_Decoder:u4|                          ; 49 (49)           ; 85 (85)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|ITU_656_Decoder:u4                                                                                                                                       ; work         ;
;       |Line_Buffer:u10|                             ; 15 (0)            ; 10 (0)       ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Line_Buffer:u10                                                                                                                                          ; work         ;
;          |altshift_taps:altshift_taps_component|    ; 15 (0)            ; 10 (0)       ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Line_Buffer:u10|altshift_taps:altshift_taps_component                                                                                                    ; work         ;
;             |shift_taps_rin:auto_generated|         ; 15 (0)            ; 10 (0)       ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_rin:auto_generated                                                                      ; work         ;
;                |altsyncram_1j81:altsyncram2|        ; 0 (0)             ; 0 (0)        ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_rin:auto_generated|altsyncram_1j81:altsyncram2                                          ; work         ;
;                |cntr_hpf:cntr1|                     ; 15 (15)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_rin:auto_generated|cntr_hpf:cntr1                                                       ; work         ;
;       |Line_Buffer:u11|                             ; 15 (0)            ; 10 (0)       ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Line_Buffer:u11                                                                                                                                          ; work         ;
;          |altshift_taps:altshift_taps_component|    ; 15 (0)            ; 10 (0)       ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Line_Buffer:u11|altshift_taps:altshift_taps_component                                                                                                    ; work         ;
;             |shift_taps_rin:auto_generated|         ; 15 (0)            ; 10 (0)       ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_rin:auto_generated                                                                      ; work         ;
;                |altsyncram_1j81:altsyncram2|        ; 0 (0)             ; 0 (0)        ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_rin:auto_generated|altsyncram_1j81:altsyncram2                                          ; work         ;
;                |cntr_hpf:cntr1|                     ; 15 (15)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_rin:auto_generated|cntr_hpf:cntr1                                                       ; work         ;
;       |Reset_Delay:u3|                              ; 34 (34)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Reset_Delay:u3                                                                                                                                           ; work         ;
;       |Sdram_Control_4Port:u6|                      ; 583 (230)         ; 548 (126)    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6                                                                                                                                   ; work         ;
;          |Sdram_PLL:sdram_pll1|                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1                                                                                                              ; work         ;
;             |altpll:altpll_component|               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component                                                                                      ; work         ;
;          |Sdram_RD_FIFO:read_fifo1|                 ; 66 (0)            ; 102 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1                                                                                                          ; work         ;
;             |dcfifo:dcfifo_component|               ; 66 (0)            ; 102 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                                  ; work         ;
;                |dcfifo_hlk1:auto_generated|         ; 66 (26)           ; 102 (21)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated                                                       ; work         ;
;                   |a_gray2bin_kdb:wrptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin                       ; work         ;
;                   |a_gray2bin_kdb:ws_dgrp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin                       ; work         ;
;                   |a_graycounter_egc:wrptr_gp|      ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp                            ; work         ;
;                   |a_graycounter_o96:rdptr_g1p|     ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_o96:rdptr_g1p                           ; work         ;
;                   |alt_synch_pipe_0e8:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                            ; work         ;
;                      |dffpipe_qe9:dffpipe10|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10      ; work         ;
;                   |alt_synch_pipe_vd8:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp                            ; work         ;
;                      |dffpipe_pe9:dffpipe7|         ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7       ; work         ;
;                   |altsyncram_q631:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram                              ; work         ;
;                      |altsyncram_k1g1:altsyncram3|  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3  ; work         ;
;                   |dffpipe_mcc:rdaclr|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_mcc:rdaclr                                    ; work         ;
;                   |dffpipe_oe9:ws_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_brp                                    ; work         ;
;                   |dffpipe_oe9:ws_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_bwp                                    ; work         ;
;          |Sdram_RD_FIFO:read_fifo2|                 ; 66 (0)            ; 102 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2                                                                                                          ; work         ;
;             |dcfifo:dcfifo_component|               ; 66 (0)            ; 102 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component                                                                                  ; work         ;
;                |dcfifo_hlk1:auto_generated|         ; 66 (26)           ; 102 (21)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated                                                       ; work         ;
;                   |a_gray2bin_kdb:wrptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin                       ; work         ;
;                   |a_gray2bin_kdb:ws_dgrp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin                       ; work         ;
;                   |a_graycounter_egc:wrptr_gp|      ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp                            ; work         ;
;                   |a_graycounter_o96:rdptr_g1p|     ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_o96:rdptr_g1p                           ; work         ;
;                   |alt_synch_pipe_0e8:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                            ; work         ;
;                      |dffpipe_qe9:dffpipe10|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10      ; work         ;
;                   |alt_synch_pipe_vd8:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp                            ; work         ;
;                      |dffpipe_pe9:dffpipe7|         ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7       ; work         ;
;                   |altsyncram_q631:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram                              ; work         ;
;                      |altsyncram_k1g1:altsyncram3|  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3  ; work         ;
;                   |dffpipe_mcc:rdaclr|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_mcc:rdaclr                                    ; work         ;
;                   |dffpipe_oe9:ws_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_brp                                    ; work         ;
;                   |dffpipe_oe9:ws_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_bwp                                    ; work         ;
;          |Sdram_WR_FIFO:write_fifo1|                ; 68 (0)            ; 102 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1                                                                                                         ; work         ;
;             |dcfifo:dcfifo_component|               ; 68 (0)            ; 102 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                                 ; work         ;
;                |dcfifo_hlk1:auto_generated|         ; 68 (28)           ; 102 (21)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated                                                      ; work         ;
;                   |a_gray2bin_kdb:rdptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin                      ; work         ;
;                   |a_gray2bin_kdb:rs_dgwp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin                      ; work         ;
;                   |a_graycounter_egc:wrptr_gp|      ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp                           ; work         ;
;                   |a_graycounter_o96:rdptr_g1p|     ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_o96:rdptr_g1p                          ; work         ;
;                   |alt_synch_pipe_0e8:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                           ; work         ;
;                      |dffpipe_qe9:dffpipe10|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10     ; work         ;
;                   |alt_synch_pipe_vd8:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp                           ; work         ;
;                      |dffpipe_pe9:dffpipe7|         ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7      ; work         ;
;                   |altsyncram_q631:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram                             ; work         ;
;                      |altsyncram_k1g1:altsyncram3|  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3 ; work         ;
;                   |dffpipe_mcc:rdaclr|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_mcc:rdaclr                                   ; work         ;
;                   |dffpipe_oe9:rs_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp                                   ; work         ;
;                   |dffpipe_oe9:rs_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp                                   ; work         ;
;          |Sdram_WR_FIFO:write_fifo2|                ; 13 (0)            ; 12 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2                                                                                                         ; work         ;
;             |dcfifo:dcfifo_component|               ; 13 (0)            ; 12 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                                 ; work         ;
;                |dcfifo_hlk1:auto_generated|         ; 13 (2)            ; 12 (1)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated                                                      ; work         ;
;                   |a_graycounter_o96:rdptr_g1p|     ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_o96:rdptr_g1p                          ; work         ;
;                   |altsyncram_q631:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram                             ; work         ;
;                      |altsyncram_k1g1:altsyncram3|  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3 ; work         ;
;          |command:command1|                         ; 60 (60)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|command:command1                                                                                                                  ; work         ;
;          |control_interface:control1|               ; 80 (80)           ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|control_interface:control1                                                                                                        ; work         ;
;       |TD_Detect:u2|                                ; 12 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|TD_Detect:u2                                                                                                                                             ; work         ;
;       |VGA_Ctrl:u9|                                 ; 61 (61)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|VGA_Ctrl:u9                                                                                                                                              ; work         ;
;       |YCbCr2RGB:u8|                                ; 278 (116)         ; 247 (90)     ; 0           ; 18           ; 0       ; 9         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8                                                                                                                                             ; work         ;
;          |MAC_3:u0|                                 ; 54 (0)            ; 52 (0)       ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u0                                                                                                                                    ; work         ;
;             |altmult_add:ALTMULT_ADD_component|     ; 54 (0)            ; 52 (0)       ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component                                                                                                  ; work         ;
;                |mult_add_4f74:auto_generated|       ; 54 (54)           ; 52 (52)      ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated                                                                     ; work         ;
;                   |ded_mult_ob91:ded_mult1|         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1                                             ; work         ;
;                   |ded_mult_ob91:ded_mult2|         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2                                             ; work         ;
;                   |ded_mult_ob91:ded_mult3|         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3                                             ; work         ;
;          |MAC_3:u1|                                 ; 54 (0)            ; 52 (0)       ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u1                                                                                                                                    ; work         ;
;             |altmult_add:ALTMULT_ADD_component|     ; 54 (0)            ; 52 (0)       ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component                                                                                                  ; work         ;
;                |mult_add_4f74:auto_generated|       ; 54 (54)           ; 52 (52)      ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated                                                                     ; work         ;
;                   |ded_mult_ob91:ded_mult1|         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1                                             ; work         ;
;                   |ded_mult_ob91:ded_mult2|         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2                                             ; work         ;
;                   |ded_mult_ob91:ded_mult3|         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3                                             ; work         ;
;          |MAC_3:u2|                                 ; 54 (0)            ; 53 (0)       ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u2                                                                                                                                    ; work         ;
;             |altmult_add:ALTMULT_ADD_component|     ; 54 (0)            ; 53 (0)       ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component                                                                                                  ; work         ;
;                |mult_add_4f74:auto_generated|       ; 54 (54)           ; 53 (53)      ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated                                                                     ; work         ;
;                   |ded_mult_ob91:ded_mult1|         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1                                             ; work         ;
;                   |ded_mult_ob91:ded_mult2|         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2                                             ; work         ;
;                   |ded_mult_ob91:ded_mult3|         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3                                             ; work         ;
;       |YUV422_to_444:u7|                            ; 8 (8)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|Video:Video0|YUV422_to_444:u7                                                                                                                                         ; work         ;
;    |lpm_divide:Div0|                                ; 76 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|lpm_divide:Div0                                                                                                                                                       ; work         ;
;       |lpm_divide_eem:auto_generated|               ; 76 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|lpm_divide:Div0|lpm_divide_eem:auto_generated                                                                                                                         ; work         ;
;          |sign_div_unsign_olh:divider|              ; 76 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider                                                                                             ; work         ;
;             |alt_u_div_e2f:divider|                 ; 76 (76)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DreamTangle_HDL|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_e2f:divider                                                                       ; work         ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------+
; Name                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------+
; USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|altsyncram_i3e1:FIFOram|altsyncram_tqi1:altsyncram1|ALTSYNCRAM                        ; AUTO ; True Dual Port   ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; None                     ;
; Video:Video0|I2C_AV_Config:u1|altsyncram:Ram0_rtl_0|altsyncram_i801:auto_generated|ALTSYNCRAM                                                                                    ; AUTO ; ROM              ; 64           ; 16           ; --           ; --           ; 1024  ; DreamTangle_HDL0.rtl.mif ;
; Video:Video0|Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_rin:auto_generated|altsyncram_1j81:altsyncram2|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; 638          ; 16           ; 638          ; 16           ; 10208 ; None                     ;
; Video:Video0|Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_rin:auto_generated|altsyncram_1j81:altsyncram2|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; 638          ; 16           ; 638          ; 16           ; 10208 ; None                     ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3|ALTSYNCRAM  ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192  ; None                     ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3|ALTSYNCRAM  ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192  ; None                     ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3|ALTSYNCRAM ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192  ; None                     ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3|ALTSYNCRAM ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192  ; None                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 9           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 18          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 9           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |DreamTangle_HDL|Video:Video0|I2C_AV_Config:u1|mSetup_ST ;
+----------------+----------------+----------------+-----------------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001        ;
+----------------+----------------+----------------+-----------------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0                     ;
; mSetup_ST.0001 ; 1              ; 0              ; 1                     ;
; mSetup_ST.0010 ; 1              ; 1              ; 0                     ;
+----------------+----------------+----------------+-----------------------+


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; USB:USB0|_UserCnt[0]~830                               ;   ;
; USB:USB0|_UserCnt[1]~831                               ;   ;
; USB:USB0|_UserCnt[2]~832                               ;   ;
; USB:USB0|_UserCnt[3]~833                               ;   ;
; USB:USB0|_UserCnt[4]~834                               ;   ;
; USB:USB0|_UserCnt[5]~835                               ;   ;
; Number of logic cells representing combinational loops ; 6 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                 ; Reason for Removal                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; _SSHLEDMDCtrlD[1..2,7..8,11,13,15]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; Video:Video0|Sdram_Control_4Port:u6|rWR1_LENGTH[8]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; Video:Video0|Sdram_Control_4Port:u6|rWR1_LENGTH[7]                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                            ;
; Video:Video0|Sdram_Control_4Port:u6|rWR1_LENGTH[0..6]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; Video:Video0|Sdram_Control_4Port:u6|rRD1_LENGTH[8]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; Video:Video0|Sdram_Control_4Port:u6|rRD1_LENGTH[7]                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                            ;
; Video:Video0|Sdram_Control_4Port:u6|rRD1_LENGTH[0..6]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; Video:Video0|Sdram_Control_4Port:u6|rWR2_LENGTH[0..8]                                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|rRD2_LENGTH[8]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; Video:Video0|Sdram_Control_4Port:u6|rRD2_LENGTH[7]                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                            ;
; Video:Video0|Sdram_Control_4Port:u6|rRD2_LENGTH[0..6]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe12a[9]  ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe11a[9]  ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe12a[8]  ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe11a[8]  ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe12a[7]  ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe11a[7]  ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe12a[6]  ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe11a[6]  ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe12a[5]  ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe11a[5]  ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe12a[4]  ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe11a[4]  ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe12a[3]  ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe11a[3]  ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe12a[2]  ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe11a[2]  ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe12a[1]  ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe11a[1]  ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe12a[0]  ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe11a[0]  ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|delayed_wrptr_g[0..9]                                        ; Stuck at GND due to stuck port clock                                                                                                                              ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[0..9] ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[0..9] ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[9]                                 ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_mcc:rdaclr|dffe5a[0]                                 ; Stuck at VCC due to stuck port data_in                                                                                                                            ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0..9]                 ; Stuck at GND due to stuck port clock                                                                                                                              ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp|parity_ff                         ; Stuck at GND due to stuck port clock                                                                                                                              ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa0                     ; Stuck at VCC due to stuck port clock                                                                                                                              ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa1                     ; Stuck at GND due to stuck port clock                                                                                                                              ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa2                     ; Stuck at GND due to stuck port clock                                                                                                                              ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa3                     ; Stuck at GND due to stuck port clock                                                                                                                              ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa4                     ; Stuck at GND due to stuck port clock                                                                                                                              ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa5                     ; Stuck at GND due to stuck port clock                                                                                                                              ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa6                     ; Stuck at GND due to stuck port clock                                                                                                                              ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa7                     ; Stuck at GND due to stuck port clock                                                                                                                              ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa8                     ; Stuck at GND due to stuck port clock                                                                                                                              ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa9                     ; Stuck at GND due to stuck port clock                                                                                                                              ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|parity_ff                        ; Stuck at VCC due to stuck port clock                                                                                                                              ;
; Video:Video0|Sdram_Control_4Port:u6|command:command1|CKE                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                            ;
; Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|DFFDenominator[0,3]                       ; Stuck at VCC due to stuck port data_in                                                                                                                            ;
; Video:Video0|Sdram_Control_4Port:u6|CKE                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                            ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[0..8]                              ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa0                      ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa1                      ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa2                      ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa3                      ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa4                      ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa5                      ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa6                      ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa7                      ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa8                      ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa9                      ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|parity_ff                         ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa0                      ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa1                      ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa2                      ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa3                      ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa4                      ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa5                      ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa6                      ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa7                      ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa8                      ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa9                      ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|parity_ff                         ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa0                     ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa1                     ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa2                     ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa3                     ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa4                     ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa5                     ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa6                     ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa7                     ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa8                     ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa9                     ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|parity_ff                        ; Lost fanout                                                                                                                                                       ;
; Video:Video0|I2C_AV_Config:u1|mI2C_DATA[16..17,19,23]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SD[16..17,19,23]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; Video:Video0|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe57                                                                      ; Lost fanout                                                                                                                                                       ;
; Video:Video0|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe57                                                                      ; Lost fanout                                                                                                                                                       ;
; Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe57                                                                      ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_bwp|dffe6a[9]                                  ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[9]                                  ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_bwp|dffe6a[9]                                  ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[9]                                  ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[9]                                 ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[9]                                 ; Lost fanout                                                                                                                                                       ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[9]                                 ; Lost fanout                                                                                                                                                       ;
; Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|DFFDenominator[1]                         ; Merged with Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|DFFDenominator[2] ;
; _SSHLEDMDCtrlD[14]                                                                                                                                                            ; Merged with _SSHLEDMDCtrlD[12]                                                                                                                                    ;
; Total Number of Removed Registers = 302                                                                                                                                       ;                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|delayed_wrptr_g[9]                                          ; Stuck at GND                   ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[9],  ;
;                                                                                                                                                                              ; due to stuck port clock        ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[9],  ;
;                                                                                                                                                                              ;                                ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[9],                               ;
;                                                                                                                                                                              ;                                ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[8],                               ;
;                                                                                                                                                                              ;                                ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[7],                               ;
;                                                                                                                                                                              ;                                ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[6],                               ;
;                                                                                                                                                                              ;                                ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[5],                               ;
;                                                                                                                                                                              ;                                ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[4],                               ;
;                                                                                                                                                                              ;                                ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[3],                               ;
;                                                                                                                                                                              ;                                ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[2],                               ;
;                                                                                                                                                                              ;                                ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[1],                               ;
;                                                                                                                                                                              ;                                ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[9],                               ;
;                                                                                                                                                                              ;                                ; Video:Video0|Sdram_Control_4Port:u6|mADDR[6],                                                                                                                                ;
;                                                                                                                                                                              ;                                ; Video:Video0|Sdram_Control_4Port:u6|control_interface:control1|SADDR[6],                                                                                                     ;
;                                                                                                                                                                              ;                                ; Video:Video0|Sdram_Control_4Port:u6|WR_MASK[1],                                                                                                                              ;
;                                                                                                                                                                              ;                                ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|rdptr_g[9],                                                 ;
;                                                                                                                                                                              ;                                ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|rdptr_g[8],                                                 ;
;                                                                                                                                                                              ;                                ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|rdptr_g[7],                                                 ;
;                                                                                                                                                                              ;                                ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|rdptr_g[6],                                                 ;
;                                                                                                                                                                              ;                                ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|rdptr_g[5],                                                 ;
;                                                                                                                                                                              ;                                ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|rdptr_g[4],                                                 ;
;                                                                                                                                                                              ;                                ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|rdptr_g[3],                                                 ;
;                                                                                                                                                                              ;                                ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|rdptr_g[2],                                                 ;
;                                                                                                                                                                              ;                                ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|rdptr_g[1],                                                 ;
;                                                                                                                                                                              ;                                ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|rdptr_g[0],                                                 ;
;                                                                                                                                                                              ;                                ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[8],                               ;
;                                                                                                                                                                              ;                                ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[7],                               ;
;                                                                                                                                                                              ;                                ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[6],                               ;
;                                                                                                                                                                              ;                                ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[5],                               ;
;                                                                                                                                                                              ;                                ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[4],                               ;
;                                                                                                                                                                              ;                                ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[3],                               ;
;                                                                                                                                                                              ;                                ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[2],                               ;
;                                                                                                                                                                              ;                                ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[1],                               ;
;                                                                                                                                                                              ;                                ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[0]                                ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|delayed_wrptr_g[7]                                          ; Stuck at GND                   ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[7],  ;
;                                                                                                                                                                              ; due to stuck port clock        ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[7],  ;
;                                                                                                                                                                              ;                                ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[0]                                ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|delayed_wrptr_g[8]                                          ; Stuck at GND                   ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[8],  ;
;                                                                                                                                                                              ; due to stuck port clock        ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[8]   ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|delayed_wrptr_g[6]                                          ; Stuck at GND                   ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[6],  ;
;                                                                                                                                                                              ; due to stuck port clock        ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[6]   ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|delayed_wrptr_g[5]                                          ; Stuck at GND                   ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[5],  ;
;                                                                                                                                                                              ; due to stuck port clock        ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[5]   ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|delayed_wrptr_g[4]                                          ; Stuck at GND                   ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[4],  ;
;                                                                                                                                                                              ; due to stuck port clock        ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[4]   ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|delayed_wrptr_g[3]                                          ; Stuck at GND                   ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[3],  ;
;                                                                                                                                                                              ; due to stuck port clock        ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[3]   ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|delayed_wrptr_g[2]                                          ; Stuck at GND                   ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[2],  ;
;                                                                                                                                                                              ; due to stuck port clock        ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[2]   ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|delayed_wrptr_g[1]                                          ; Stuck at GND                   ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[1],  ;
;                                                                                                                                                                              ; due to stuck port clock        ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[1]   ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|delayed_wrptr_g[0]                                          ; Stuck at GND                   ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[0],  ;
;                                                                                                                                                                              ; due to stuck port clock        ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[0]   ;
; Video:Video0|Sdram_Control_4Port:u6|rWR1_LENGTH[8]                                                                                                                           ; Stuck at GND                   ; Video:Video0|Sdram_Control_4Port:u6|mLENGTH[8]                                                                                                                               ;
;                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                              ;
; Video:Video0|Sdram_Control_4Port:u6|rWR1_LENGTH[7]                                                                                                                           ; Stuck at VCC                   ; Video:Video0|Sdram_Control_4Port:u6|mLENGTH[7]                                                                                                                               ;
;                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                              ;
; Video:Video0|Sdram_Control_4Port:u6|rWR2_LENGTH[8]                                                                                                                           ; Stuck at GND                   ; Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[22]                                                                                                                            ;
;                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                              ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe12a[9] ; Lost Fanouts                   ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe11a[9] ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe12a[8] ; Lost Fanouts                   ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe11a[8] ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe12a[7] ; Lost Fanouts                   ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe11a[7] ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe12a[6] ; Lost Fanouts                   ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe11a[6] ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe12a[5] ; Lost Fanouts                   ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe11a[5] ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe12a[4] ; Lost Fanouts                   ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe11a[4] ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe12a[3] ; Lost Fanouts                   ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe11a[3] ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe12a[2] ; Lost Fanouts                   ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe11a[2] ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe12a[1] ; Lost Fanouts                   ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe11a[1] ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe12a[0] ; Lost Fanouts                   ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe11a[0] ;
; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                   ; Stuck at GND                   ; Video:Video0|ITU_656_Decoder:u4|Data_Valid                                                                                                                                   ;
;                                                                                                                                                                              ; due to stuck port clock        ;                                                                                                                                                                              ;
; Video:Video0|Sdram_Control_4Port:u6|command:command1|CKE                                                                                                                     ; Stuck at VCC                   ; Video:Video0|Sdram_Control_4Port:u6|CKE                                                                                                                                      ;
;                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                              ;
; Video:Video0|I2C_AV_Config:u1|mI2C_DATA[23]                                                                                                                                  ; Stuck at GND                   ; Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SD[23]                                                                                                                       ;
;                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                              ;
; Video:Video0|I2C_AV_Config:u1|mI2C_DATA[19]                                                                                                                                  ; Stuck at GND                   ; Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SD[19]                                                                                                                       ;
;                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                              ;
; Video:Video0|I2C_AV_Config:u1|mI2C_DATA[17]                                                                                                                                  ; Stuck at GND                   ; Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SD[17]                                                                                                                       ;
;                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                              ;
; Video:Video0|I2C_AV_Config:u1|mI2C_DATA[16]                                                                                                                                  ; Stuck at GND                   ; Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SD[16]                                                                                                                       ;
;                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1343  ;
; Number of registers using Synchronous Clear  ; 203   ;
; Number of registers using Synchronous Load   ; 56    ;
; Number of registers using Asynchronous Clear ; 680   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 386   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                     ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[3]                                                                                         ; 18      ;
; Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2]                                                                                         ; 15      ;
; Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[4]                                                                                         ; 12      ;
; Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1]                                                                                         ; 14      ;
; Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0]                                                                                         ; 16      ;
; Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[5]                                                                                         ; 9       ;
; _SSHLEDMDCtrlD[6]                                                                                                                                     ; 10      ;
; USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_A0                                                                                                                 ; 2       ;
; USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_RD_                                                                                                                ; 2       ;
; USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_WR_                                                                                                                ; 2       ;
; USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_CS_                                                                                                                ; 2       ;
; Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SCLK                                                                                                  ; 4       ;
; Video:Video0|VGA_Ctrl:u9|oVGA_HS                                                                                                                      ; 14      ;
; Video:Video0|VGA_Ctrl:u9|oVGA_VS                                                                                                                      ; 2       ;
; USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_Done                                                                                                               ; 4       ;
; USB:USB0|_Init                                                                                                                                        ; 6       ;
; USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_S[77]                                                                                                              ; 1       ;
; Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|END                                                                                                   ; 5       ;
; Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SDO                                                                                                   ; 4       ;
; Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|DFFDenominator[2] ; 10      ;
; Total number of inverted registers = 20                                                                                                               ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Gate-level Retiming                                                                                                                                      ;
+-----------------------------------------------+----------------------------------------------------------------------------------------+-----------------+
; Register Name                                 ; Clock Name                                                                             ; Created/Deleted ;
+-----------------------------------------------+----------------------------------------------------------------------------------------+-----------------+
; _Y                                            ; iClk27                                                                                 ; Deleted         ;
; _FIFO_D[0]                                    ; iClk27                                                                                 ; Deleted         ;
; _FIFO_D[1]                                    ; iClk27                                                                                 ; Deleted         ;
; _FIFO_D[2]                                    ; iClk27                                                                                 ; Deleted         ;
; _FIFO_D[3]                                    ; iClk27                                                                                 ; Deleted         ;
; _FIFO_D[4]                                    ; iClk27                                                                                 ; Deleted         ;
; _FIFO_D[5]                                    ; iClk27                                                                                 ; Deleted         ;
; _FIFO_D[6]                                    ; iClk27                                                                                 ; Deleted         ;
; _FIFO_D[7]                                    ; iClk27                                                                                 ; Deleted         ;
; _FIFO_D[8]                                    ; iClk27                                                                                 ; Deleted         ;
; _FIFO_D[9]                                    ; iClk27                                                                                 ; Deleted         ;
; _FIFO_D[14]                                   ; iClk27                                                                                 ; Deleted         ;
; POR_Dly:POR_Dly0|_Cnt[0]                      ; iClk27                                                                                 ; Deleted         ;
; Video:Video0|ITU_656_Decoder:u4|Data_Valid    ; iTD_CLK                                                                                ; Deleted         ;
; Video:Video0|Sdram_Control_4Port:u6|ST[9]~91  ; Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Created         ;
; Video:Video0|Sdram_Control_4Port:u6|ST[5]~92  ; Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Created         ;
; _FIFO_D[0]~1078                               ; iClk27                                                                                 ; Created         ;
; _FIFO_D[0]~1079                               ; iClk27                                                                                 ; Created         ;
; _FIFO_D[1]~1080                               ; iClk27                                                                                 ; Created         ;
; _FIFO_D[1]~1081                               ; iClk27                                                                                 ; Created         ;
; _FIFO_D[2]~1082                               ; iClk27                                                                                 ; Created         ;
; _FIFO_D[2]~1083                               ; iClk27                                                                                 ; Created         ;
; _FIFO_D[3]~1084                               ; iClk27                                                                                 ; Created         ;
; _FIFO_D[3]~1085                               ; iClk27                                                                                 ; Created         ;
; _FIFO_D[4]~1086                               ; iClk27                                                                                 ; Created         ;
; _FIFO_D[4]~1087                               ; iClk27                                                                                 ; Created         ;
; _FIFO_D[5]~1088                               ; iClk27                                                                                 ; Created         ;
; _FIFO_D[5]~1089                               ; iClk27                                                                                 ; Created         ;
; _FIFO_D[6]~1090                               ; iClk27                                                                                 ; Created         ;
; _FIFO_D[6]~1091                               ; iClk27                                                                                 ; Created         ;
; _FIFO_D[7]~1092                               ; iClk27                                                                                 ; Created         ;
; _FIFO_D[7]~1093                               ; iClk27                                                                                 ; Created         ;
; _FIFO_D[7]~1094                               ; iClk27                                                                                 ; Created         ;
; _FIFO_D[8]~1095                               ; iClk27                                                                                 ; Created         ;
; _FIFO_D[8]~1096                               ; iClk27                                                                                 ; Created         ;
; _FIFO_D[9]~1097                               ; iClk27                                                                                 ; Created         ;
; _FIFO_D[9]~1098                               ; iClk27                                                                                 ; Created         ;
; _FIFO_D[9]~1099                               ; iClk27                                                                                 ; Created         ;
; _FIFO_D[14]~1100                              ; iClk27                                                                                 ; Created         ;
; _FIFO_D[14]~1101                              ; iClk27                                                                                 ; Created         ;
; POR_Dly:POR_Dly0|_Cnt[0]~1483                 ; iClk27                                                                                 ; Created         ;
; POR_Dly:POR_Dly0|_Cnt[0]~1484                 ; iClk27                                                                                 ; Created         ;
; Video:Video0|ITU_656_Decoder:u4|Data_Valid~12 ; iTD_CLK                                                                                ; Created         ;
; Video:Video0|ITU_656_Decoder:u4|Data_Valid~13 ; iTD_CLK                                                                                ; Created         ;
; Video:Video0|ITU_656_Decoder:u4|Data_Valid~14 ; iTD_CLK                                                                                ; Created         ;
; Video:Video0|ITU_656_Decoder:u4|Data_Valid~15 ; iTD_CLK                                                                                ; Created         ;
; Video:Video0|ITU_656_Decoder:u4|Data_Valid~16 ; iTD_CLK                                                                                ; Created         ;
; Video:Video0|ITU_656_Decoder:u4|Data_Valid~17 ; iTD_CLK                                                                                ; Created         ;
+-----------------------------------------------+----------------------------------------------------------------------------------------+-----------------+


+--------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                               ;
+---------------------------------------------+---------------------------------------+------+
; Register Name                               ; Megafunction                          ; Type ;
+---------------------------------------------+---------------------------------------+------+
; Video:Video0|I2C_AV_Config:u1|mI2C_DATA[0]  ; Video:Video0|I2C_AV_Config:u1|Ram0~37 ; ROM  ;
; Video:Video0|I2C_AV_Config:u1|mI2C_DATA[15] ; Video:Video0|I2C_AV_Config:u1|Ram0~37 ; ROM  ;
; Video:Video0|I2C_AV_Config:u1|mI2C_DATA[14] ; Video:Video0|I2C_AV_Config:u1|Ram0~37 ; ROM  ;
; Video:Video0|I2C_AV_Config:u1|mI2C_DATA[13] ; Video:Video0|I2C_AV_Config:u1|Ram0~37 ; ROM  ;
; Video:Video0|I2C_AV_Config:u1|mI2C_DATA[12] ; Video:Video0|I2C_AV_Config:u1|Ram0~37 ; ROM  ;
; Video:Video0|I2C_AV_Config:u1|mI2C_DATA[11] ; Video:Video0|I2C_AV_Config:u1|Ram0~37 ; ROM  ;
; Video:Video0|I2C_AV_Config:u1|mI2C_DATA[10] ; Video:Video0|I2C_AV_Config:u1|Ram0~37 ; ROM  ;
; Video:Video0|I2C_AV_Config:u1|mI2C_DATA[9]  ; Video:Video0|I2C_AV_Config:u1|Ram0~37 ; ROM  ;
; Video:Video0|I2C_AV_Config:u1|mI2C_DATA[8]  ; Video:Video0|I2C_AV_Config:u1|Ram0~37 ; ROM  ;
; Video:Video0|I2C_AV_Config:u1|mI2C_DATA[7]  ; Video:Video0|I2C_AV_Config:u1|Ram0~37 ; ROM  ;
; Video:Video0|I2C_AV_Config:u1|mI2C_DATA[6]  ; Video:Video0|I2C_AV_Config:u1|Ram0~37 ; ROM  ;
; Video:Video0|I2C_AV_Config:u1|mI2C_DATA[5]  ; Video:Video0|I2C_AV_Config:u1|Ram0~37 ; ROM  ;
; Video:Video0|I2C_AV_Config:u1|mI2C_DATA[4]  ; Video:Video0|I2C_AV_Config:u1|Ram0~37 ; ROM  ;
; Video:Video0|I2C_AV_Config:u1|mI2C_DATA[3]  ; Video:Video0|I2C_AV_Config:u1|Ram0~37 ; ROM  ;
; Video:Video0|I2C_AV_Config:u1|mI2C_DATA[2]  ; Video:Video0|I2C_AV_Config:u1|Ram0~37 ; ROM  ;
; Video:Video0|I2C_AV_Config:u1|mI2C_DATA[1]  ; Video:Video0|I2C_AV_Config:u1|Ram0~37 ; ROM  ;
+---------------------------------------------+---------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|command:command1|SA[0]              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|control_interface:control1|timer[7] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|command:command1|command_delay[2]   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DreamTangle_HDL|_USB_Cnt[0]                                                             ;
; 3:1                ; 76 bits   ; 152 LEs       ; 76 LEs               ; 76 LEs                 ; Yes        ; |DreamTangle_HDL|USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_S[52]                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DreamTangle_HDL|_FIFO_D[0]                                                              ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|oBlue[8]                                      ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|oGreen[8]                                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|oRed[9]                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|mADDR[16]                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|rWR1_ADDR[11]                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|rRD2_ADDR[16]                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|rRD1_ADDR[8]                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|command:command1|rp_shift[1]        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DreamTangle_HDL|_FIFO_D[2]                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DreamTangle_HDL|USB:USB0|_UserCnt[7]                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DreamTangle_HDL|USB:USB0|_UserCnt[2]                                                    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |DreamTangle_HDL|Video:Video0|ITU_656_Decoder:u4|YCbCr[4]                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|RD_MASK[0]                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|CMD[1]                              ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|ST[7]                               ;
; 157:1              ; 7 bits    ; 728 LEs       ; 14 LEs               ; 714 LEs                ; Yes        ; |DreamTangle_HDL|USB:USB0|_Cnt[0]                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DreamTangle_HDL|_FIFO_D[4]                                                              ;
; 159:1              ; 2 bits    ; 212 LEs       ; 22 LEs               ; 190 LEs                ; Yes        ; |DreamTangle_HDL|USB:USB0|_ISP_D[11]                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DreamTangle_HDL|USB:USB0|_EP0OS~7                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_rin:auto_generated|altsyncram_1j81:altsyncram2 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_rin:auto_generated|altsyncram_1j81:altsyncram2 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                         ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[5]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[6]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[7]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[8]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[9]                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator                                                                                                             ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated ;
+---------------------------------+-------+-----------------+-----------------------------------------------------------------------------+
; Assignment                      ; Value ; From            ; To                                                                          ;
+---------------------------------+-------+-----------------+-----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -               ; -                                                                           ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -               ; -                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101  ; -               ; -                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102  ; -               ; -                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102  ; -               ; -                                                                           ;
; POWER_UP_LEVEL                  ; LOW   ; -               ; p0addr                                                                      ;
; CUT                             ; ON    ; rdptr_g         ; ws_dgrp|dffpipe10|dffe11a                                                   ;
; CUT                             ; ON    ; delayed_wrptr_g ; rs_dgwp|dffpipe7|dffe8a                                                     ;
+---------------------------------+-------+-----------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                       ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                        ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter_ffa0                                                                                                             ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity_ff                                                                                                                ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                      ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                       ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_mcc:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                          ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                           ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                          ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                           ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated ;
+---------------------------------+-------+-----------------+-----------------------------------------------------------------------------+
; Assignment                      ; Value ; From            ; To                                                                          ;
+---------------------------------+-------+-----------------+-----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -               ; -                                                                           ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -               ; -                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101  ; -               ; -                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102  ; -               ; -                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102  ; -               ; -                                                                           ;
; POWER_UP_LEVEL                  ; LOW   ; -               ; p0addr                                                                      ;
; CUT                             ; ON    ; rdptr_g         ; ws_dgrp|dffpipe10|dffe11a                                                   ;
; CUT                             ; ON    ; delayed_wrptr_g ; rs_dgwp|dffpipe7|dffe8a                                                     ;
+---------------------------------+-------+-----------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                       ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                        ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter_ffa0                                                                                                             ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity_ff                                                                                                                ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                      ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                       ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_mcc:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                          ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                           ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                          ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                           ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated ;
+---------------------------------+-------+-----------------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From            ; To                                                                         ;
+---------------------------------+-------+-----------------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -               ; -                                                                          ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -               ; -                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101  ; -               ; -                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102  ; -               ; -                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102  ; -               ; -                                                                          ;
; POWER_UP_LEVEL                  ; LOW   ; -               ; p0addr                                                                     ;
; CUT                             ; ON    ; rdptr_g         ; ws_dgrp|dffpipe10|dffe11a                                                  ;
; CUT                             ; ON    ; delayed_wrptr_g ; rs_dgwp|dffpipe7|dffe8a                                                    ;
+---------------------------------+-------+-----------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                      ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                       ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter_ffa0                                                                                                            ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity_ff                                                                                                               ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                     ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                      ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_mcc:rdaclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -    ; -                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                         ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                          ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                         ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                          ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated ;
+---------------------------------+-------+-----------------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From            ; To                                                                         ;
+---------------------------------+-------+-----------------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -               ; -                                                                          ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -               ; -                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101  ; -               ; -                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102  ; -               ; -                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102  ; -               ; -                                                                          ;
; POWER_UP_LEVEL                  ; LOW   ; -               ; p0addr                                                                     ;
; CUT                             ; ON    ; rdptr_g         ; ws_dgrp|dffpipe10|dffe11a                                                  ;
; CUT                             ; ON    ; delayed_wrptr_g ; rs_dgwp|dffpipe7|dffe8a                                                    ;
+---------------------------------+-------+-----------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                      ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                       ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter_ffa0                                                                                                            ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity_ff                                                                                                               ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                     ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                      ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_mcc:rdaclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -    ; -                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                         ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                          ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                         ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                          ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe4                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                    ;
+----------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe4                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                    ;
+----------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe4                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                    ;
+----------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|altsyncram_i3e1:FIFOram ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|altsyncram_i3e1:FIFOram|altsyncram_tqi1:altsyncram1 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for Video:Video0|I2C_AV_Config:u1|altsyncram:Ram0_rtl_0|altsyncram_i801:auto_generated ;
+---------------------------------+-------+------+----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_Sys:PLL_Sys0|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------+
; Parameter Name                ; Value             ; Type                              ;
+-------------------------------+-------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                           ;
; PLL_TYPE                      ; AUTO              ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                           ;
; LOCK_LOW                      ; 1                 ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                           ;
; SKIP_VCO                      ; OFF               ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                           ;
; BANDWIDTH                     ; 0                 ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK1_MULTIPLY_BY              ; 4                 ; Signed Integer                    ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                    ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; VCO_MIN                       ; 0                 ; Untyped                           ;
; VCO_MAX                       ; 0                 ; Untyped                           ;
; VCO_CENTER                    ; 0                 ; Untyped                           ;
; PFD_MIN                       ; 0                 ; Untyped                           ;
; PFD_MAX                       ; 0                 ; Untyped                           ;
; M_INITIAL                     ; 0                 ; Untyped                           ;
; M                             ; 0                 ; Untyped                           ;
; N                             ; 1                 ; Untyped                           ;
; M2                            ; 1                 ; Untyped                           ;
; N2                            ; 1                 ; Untyped                           ;
; SS                            ; 1                 ; Untyped                           ;
; C0_HIGH                       ; 0                 ; Untyped                           ;
; C1_HIGH                       ; 0                 ; Untyped                           ;
; C2_HIGH                       ; 0                 ; Untyped                           ;
; C3_HIGH                       ; 0                 ; Untyped                           ;
; C4_HIGH                       ; 0                 ; Untyped                           ;
; C5_HIGH                       ; 0                 ; Untyped                           ;
; C6_HIGH                       ; 0                 ; Untyped                           ;
; C7_HIGH                       ; 0                 ; Untyped                           ;
; C8_HIGH                       ; 0                 ; Untyped                           ;
; C9_HIGH                       ; 0                 ; Untyped                           ;
; C0_LOW                        ; 0                 ; Untyped                           ;
; C1_LOW                        ; 0                 ; Untyped                           ;
; C2_LOW                        ; 0                 ; Untyped                           ;
; C3_LOW                        ; 0                 ; Untyped                           ;
; C4_LOW                        ; 0                 ; Untyped                           ;
; C5_LOW                        ; 0                 ; Untyped                           ;
; C6_LOW                        ; 0                 ; Untyped                           ;
; C7_LOW                        ; 0                 ; Untyped                           ;
; C8_LOW                        ; 0                 ; Untyped                           ;
; C9_LOW                        ; 0                 ; Untyped                           ;
; C0_INITIAL                    ; 0                 ; Untyped                           ;
; C1_INITIAL                    ; 0                 ; Untyped                           ;
; C2_INITIAL                    ; 0                 ; Untyped                           ;
; C3_INITIAL                    ; 0                 ; Untyped                           ;
; C4_INITIAL                    ; 0                 ; Untyped                           ;
; C5_INITIAL                    ; 0                 ; Untyped                           ;
; C6_INITIAL                    ; 0                 ; Untyped                           ;
; C7_INITIAL                    ; 0                 ; Untyped                           ;
; C8_INITIAL                    ; 0                 ; Untyped                           ;
; C9_INITIAL                    ; 0                 ; Untyped                           ;
; C0_MODE                       ; BYPASS            ; Untyped                           ;
; C1_MODE                       ; BYPASS            ; Untyped                           ;
; C2_MODE                       ; BYPASS            ; Untyped                           ;
; C3_MODE                       ; BYPASS            ; Untyped                           ;
; C4_MODE                       ; BYPASS            ; Untyped                           ;
; C5_MODE                       ; BYPASS            ; Untyped                           ;
; C6_MODE                       ; BYPASS            ; Untyped                           ;
; C7_MODE                       ; BYPASS            ; Untyped                           ;
; C8_MODE                       ; BYPASS            ; Untyped                           ;
; C9_MODE                       ; BYPASS            ; Untyped                           ;
; C0_PH                         ; 0                 ; Untyped                           ;
; C1_PH                         ; 0                 ; Untyped                           ;
; C2_PH                         ; 0                 ; Untyped                           ;
; C3_PH                         ; 0                 ; Untyped                           ;
; C4_PH                         ; 0                 ; Untyped                           ;
; C5_PH                         ; 0                 ; Untyped                           ;
; C6_PH                         ; 0                 ; Untyped                           ;
; C7_PH                         ; 0                 ; Untyped                           ;
; C8_PH                         ; 0                 ; Untyped                           ;
; C9_PH                         ; 0                 ; Untyped                           ;
; L0_HIGH                       ; 1                 ; Untyped                           ;
; L1_HIGH                       ; 1                 ; Untyped                           ;
; G0_HIGH                       ; 1                 ; Untyped                           ;
; G1_HIGH                       ; 1                 ; Untyped                           ;
; G2_HIGH                       ; 1                 ; Untyped                           ;
; G3_HIGH                       ; 1                 ; Untyped                           ;
; E0_HIGH                       ; 1                 ; Untyped                           ;
; E1_HIGH                       ; 1                 ; Untyped                           ;
; E2_HIGH                       ; 1                 ; Untyped                           ;
; E3_HIGH                       ; 1                 ; Untyped                           ;
; L0_LOW                        ; 1                 ; Untyped                           ;
; L1_LOW                        ; 1                 ; Untyped                           ;
; G0_LOW                        ; 1                 ; Untyped                           ;
; G1_LOW                        ; 1                 ; Untyped                           ;
; G2_LOW                        ; 1                 ; Untyped                           ;
; G3_LOW                        ; 1                 ; Untyped                           ;
; E0_LOW                        ; 1                 ; Untyped                           ;
; E1_LOW                        ; 1                 ; Untyped                           ;
; E2_LOW                        ; 1                 ; Untyped                           ;
; E3_LOW                        ; 1                 ; Untyped                           ;
; L0_INITIAL                    ; 1                 ; Untyped                           ;
; L1_INITIAL                    ; 1                 ; Untyped                           ;
; G0_INITIAL                    ; 1                 ; Untyped                           ;
; G1_INITIAL                    ; 1                 ; Untyped                           ;
; G2_INITIAL                    ; 1                 ; Untyped                           ;
; G3_INITIAL                    ; 1                 ; Untyped                           ;
; E0_INITIAL                    ; 1                 ; Untyped                           ;
; E1_INITIAL                    ; 1                 ; Untyped                           ;
; E2_INITIAL                    ; 1                 ; Untyped                           ;
; E3_INITIAL                    ; 1                 ; Untyped                           ;
; L0_MODE                       ; BYPASS            ; Untyped                           ;
; L1_MODE                       ; BYPASS            ; Untyped                           ;
; G0_MODE                       ; BYPASS            ; Untyped                           ;
; G1_MODE                       ; BYPASS            ; Untyped                           ;
; G2_MODE                       ; BYPASS            ; Untyped                           ;
; G3_MODE                       ; BYPASS            ; Untyped                           ;
; E0_MODE                       ; BYPASS            ; Untyped                           ;
; E1_MODE                       ; BYPASS            ; Untyped                           ;
; E2_MODE                       ; BYPASS            ; Untyped                           ;
; E3_MODE                       ; BYPASS            ; Untyped                           ;
; L0_PH                         ; 0                 ; Untyped                           ;
; L1_PH                         ; 0                 ; Untyped                           ;
; G0_PH                         ; 0                 ; Untyped                           ;
; G1_PH                         ; 0                 ; Untyped                           ;
; G2_PH                         ; 0                 ; Untyped                           ;
; G3_PH                         ; 0                 ; Untyped                           ;
; E0_PH                         ; 0                 ; Untyped                           ;
; E1_PH                         ; 0                 ; Untyped                           ;
; E2_PH                         ; 0                 ; Untyped                           ;
; E3_PH                         ; 0                 ; Untyped                           ;
; M_PH                          ; 0                 ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK6                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK7                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK8                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK9                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                           ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                           ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                    ;
+-------------------------------+-------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video:Video0|Line_Buffer:u10|altshift_taps:altshift_taps_component ;
+----------------+----------------+-------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                          ;
+----------------+----------------+-------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                       ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                ;
; TAP_DISTANCE   ; 640            ; Signed Integer                                                                ;
; WIDTH          ; 16             ; Signed Integer                                                                ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                       ;
; CBXI_PARAMETER ; shift_taps_rin ; Untyped                                                                       ;
+----------------+----------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video:Video0|Line_Buffer:u11|altshift_taps:altshift_taps_component ;
+----------------+----------------+-------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                          ;
+----------------+----------------+-------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                       ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                ;
; TAP_DISTANCE   ; 640            ; Signed Integer                                                                ;
; WIDTH          ; 16             ; Signed Integer                                                                ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                       ;
; CBXI_PARAMETER ; shift_taps_rin ; Untyped                                                                       ;
+----------------+----------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video:Video0|I2C_AV_Config:u1 ;
+----------------+----------+------------------------------------------------+
; Parameter Name ; Value    ; Type                                           ;
+----------------+----------+------------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                                 ;
; I2C_Freq       ; 20000    ; Signed Integer                                 ;
; LUT_SIZE       ; 51       ; Signed Integer                                 ;
; Dummy_DATA     ; 0        ; Signed Integer                                 ;
; SET_LIN_L      ; 1        ; Signed Integer                                 ;
; SET_LIN_R      ; 2        ; Signed Integer                                 ;
; SET_HEAD_L     ; 3        ; Signed Integer                                 ;
; SET_HEAD_R     ; 4        ; Signed Integer                                 ;
; A_PATH_CTRL    ; 5        ; Signed Integer                                 ;
; D_PATH_CTRL    ; 6        ; Signed Integer                                 ;
; POWER_ON       ; 7        ; Signed Integer                                 ;
; SET_FORMAT     ; 8        ; Signed Integer                                 ;
; SAMPLE_CTRL    ; 9        ; Signed Integer                                 ;
; SET_ACTIVE     ; 10       ; Signed Integer                                 ;
; SET_VIDEO      ; 11       ; Signed Integer                                 ;
+----------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video:Video0|DIV:u5|lpm_divide:lpm_divide_component ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Signed Integer                                         ;
; LPM_WIDTHD             ; 4              ; Signed Integer                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 1              ; Signed Integer                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_h6t ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 9              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video:Video0|Sdram_Control_4Port:u6 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                          ;
; REF_PER        ; 1024  ; Signed Integer                                          ;
; SC_CL          ; 3     ; Signed Integer                                          ;
; SC_RCD         ; 3     ; Signed Integer                                          ;
; SC_RRD         ; 7     ; Signed Integer                                          ;
; SC_PM          ; 1     ; Signed Integer                                          ;
; SC_BL          ; 1     ; Signed Integer                                          ;
; SDR_BL         ; 111   ; Unsigned Binary                                         ;
; SDR_BT         ; 0     ; Unsigned Binary                                         ;
; SDR_CL         ; 011   ; Unsigned Binary                                         ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component ;
+-------------------------------+-------------------+---------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                      ;
+-------------------------------+-------------------+---------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                   ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                                   ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                   ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                   ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                   ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                   ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                                                            ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                   ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                   ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                   ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                   ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                   ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                   ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                   ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                   ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                   ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                   ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                   ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                   ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                   ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                   ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                   ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                   ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                   ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                   ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                   ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                   ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                   ;
; CLK2_MULTIPLY_BY              ; 931               ; Signed Integer                                                            ;
; CLK1_MULTIPLY_BY              ; 4                 ; Signed Integer                                                            ;
; CLK0_MULTIPLY_BY              ; 4                 ; Signed Integer                                                            ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                   ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                   ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                   ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                   ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                   ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                   ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                   ;
; CLK2_DIVIDE_BY                ; 1350              ; Signed Integer                                                            ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                                            ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                                            ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                   ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                   ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                   ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                   ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                   ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                   ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                   ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                   ;
; CLK1_PHASE_SHIFT              ; -3000             ; Untyped                                                                   ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                   ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                   ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                   ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                   ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                   ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                   ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                   ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                   ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                   ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                   ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                   ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                   ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                   ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                   ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                            ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                            ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                   ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                   ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                   ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                   ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                   ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                   ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                   ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                   ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                   ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                   ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                   ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                   ;
; VCO_MIN                       ; 0                 ; Untyped                                                                   ;
; VCO_MAX                       ; 0                 ; Untyped                                                                   ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                   ;
; PFD_MIN                       ; 0                 ; Untyped                                                                   ;
; PFD_MAX                       ; 0                 ; Untyped                                                                   ;
; M_INITIAL                     ; 0                 ; Untyped                                                                   ;
; M                             ; 0                 ; Untyped                                                                   ;
; N                             ; 1                 ; Untyped                                                                   ;
; M2                            ; 1                 ; Untyped                                                                   ;
; N2                            ; 1                 ; Untyped                                                                   ;
; SS                            ; 1                 ; Untyped                                                                   ;
; C0_HIGH                       ; 0                 ; Untyped                                                                   ;
; C1_HIGH                       ; 0                 ; Untyped                                                                   ;
; C2_HIGH                       ; 0                 ; Untyped                                                                   ;
; C3_HIGH                       ; 0                 ; Untyped                                                                   ;
; C4_HIGH                       ; 0                 ; Untyped                                                                   ;
; C5_HIGH                       ; 0                 ; Untyped                                                                   ;
; C6_HIGH                       ; 0                 ; Untyped                                                                   ;
; C7_HIGH                       ; 0                 ; Untyped                                                                   ;
; C8_HIGH                       ; 0                 ; Untyped                                                                   ;
; C9_HIGH                       ; 0                 ; Untyped                                                                   ;
; C0_LOW                        ; 0                 ; Untyped                                                                   ;
; C1_LOW                        ; 0                 ; Untyped                                                                   ;
; C2_LOW                        ; 0                 ; Untyped                                                                   ;
; C3_LOW                        ; 0                 ; Untyped                                                                   ;
; C4_LOW                        ; 0                 ; Untyped                                                                   ;
; C5_LOW                        ; 0                 ; Untyped                                                                   ;
; C6_LOW                        ; 0                 ; Untyped                                                                   ;
; C7_LOW                        ; 0                 ; Untyped                                                                   ;
; C8_LOW                        ; 0                 ; Untyped                                                                   ;
; C9_LOW                        ; 0                 ; Untyped                                                                   ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                   ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                   ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                   ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                   ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                   ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                   ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                   ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                   ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                   ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                   ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                   ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                   ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                   ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                   ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                   ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                   ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                   ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                   ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                   ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                   ;
; C0_PH                         ; 0                 ; Untyped                                                                   ;
; C1_PH                         ; 0                 ; Untyped                                                                   ;
; C2_PH                         ; 0                 ; Untyped                                                                   ;
; C3_PH                         ; 0                 ; Untyped                                                                   ;
; C4_PH                         ; 0                 ; Untyped                                                                   ;
; C5_PH                         ; 0                 ; Untyped                                                                   ;
; C6_PH                         ; 0                 ; Untyped                                                                   ;
; C7_PH                         ; 0                 ; Untyped                                                                   ;
; C8_PH                         ; 0                 ; Untyped                                                                   ;
; C9_PH                         ; 0                 ; Untyped                                                                   ;
; L0_HIGH                       ; 1                 ; Untyped                                                                   ;
; L1_HIGH                       ; 1                 ; Untyped                                                                   ;
; G0_HIGH                       ; 1                 ; Untyped                                                                   ;
; G1_HIGH                       ; 1                 ; Untyped                                                                   ;
; G2_HIGH                       ; 1                 ; Untyped                                                                   ;
; G3_HIGH                       ; 1                 ; Untyped                                                                   ;
; E0_HIGH                       ; 1                 ; Untyped                                                                   ;
; E1_HIGH                       ; 1                 ; Untyped                                                                   ;
; E2_HIGH                       ; 1                 ; Untyped                                                                   ;
; E3_HIGH                       ; 1                 ; Untyped                                                                   ;
; L0_LOW                        ; 1                 ; Untyped                                                                   ;
; L1_LOW                        ; 1                 ; Untyped                                                                   ;
; G0_LOW                        ; 1                 ; Untyped                                                                   ;
; G1_LOW                        ; 1                 ; Untyped                                                                   ;
; G2_LOW                        ; 1                 ; Untyped                                                                   ;
; G3_LOW                        ; 1                 ; Untyped                                                                   ;
; E0_LOW                        ; 1                 ; Untyped                                                                   ;
; E1_LOW                        ; 1                 ; Untyped                                                                   ;
; E2_LOW                        ; 1                 ; Untyped                                                                   ;
; E3_LOW                        ; 1                 ; Untyped                                                                   ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                   ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                   ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                   ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                   ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                   ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                   ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                   ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                   ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                   ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                   ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                   ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                   ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                   ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                   ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                   ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                   ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                   ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                   ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                   ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                   ;
; L0_PH                         ; 0                 ; Untyped                                                                   ;
; L1_PH                         ; 0                 ; Untyped                                                                   ;
; G0_PH                         ; 0                 ; Untyped                                                                   ;
; G1_PH                         ; 0                 ; Untyped                                                                   ;
; G2_PH                         ; 0                 ; Untyped                                                                   ;
; G3_PH                         ; 0                 ; Untyped                                                                   ;
; E0_PH                         ; 0                 ; Untyped                                                                   ;
; E1_PH                         ; 0                 ; Untyped                                                                   ;
; E2_PH                         ; 0                 ; Untyped                                                                   ;
; E3_PH                         ; 0                 ; Untyped                                                                   ;
; M_PH                          ; 0                 ; Untyped                                                                   ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                   ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                   ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                   ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                   ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                   ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                   ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                   ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                   ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                   ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                   ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                   ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                   ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                   ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                   ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                   ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                   ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                   ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                   ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                   ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                   ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                   ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                   ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                   ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                   ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                   ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                   ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                   ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                   ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                   ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                   ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                   ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                   ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                   ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                   ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                   ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                   ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                   ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                   ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                   ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                   ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                   ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                   ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                                   ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                                   ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                                   ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                                   ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_CLK6                     ; PORT_CONNECTIVITY ; Untyped                                                                   ;
; PORT_CLK7                     ; PORT_CONNECTIVITY ; Untyped                                                                   ;
; PORT_CLK8                     ; PORT_CONNECTIVITY ; Untyped                                                                   ;
; PORT_CLK9                     ; PORT_CONNECTIVITY ; Untyped                                                                   ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                                   ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                                   ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                   ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                   ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                   ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                   ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                   ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                   ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                   ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                   ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                   ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                   ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                   ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                   ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                   ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                   ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                   ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                                                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                            ;
+-------------------------------+-------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video:Video0|Sdram_Control_4Port:u6|control_interface:control1 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                     ;
; REF_PER        ; 1024  ; Signed Integer                                                                     ;
; SC_CL          ; 3     ; Signed Integer                                                                     ;
; SC_RCD         ; 3     ; Signed Integer                                                                     ;
; SC_RRD         ; 7     ; Signed Integer                                                                     ;
; SC_PM          ; 1     ; Signed Integer                                                                     ;
; SC_BL          ; 1     ; Signed Integer                                                                     ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                    ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                    ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                    ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video:Video0|Sdram_Control_4Port:u6|command:command1 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                           ;
; REF_PER        ; 1024  ; Signed Integer                                                           ;
; SC_CL          ; 3     ; Signed Integer                                                           ;
; SC_RCD         ; 3     ; Signed Integer                                                           ;
; SC_RRD         ; 7     ; Signed Integer                                                           ;
; SC_PM          ; 1     ; Signed Integer                                                           ;
; SC_BL          ; 1     ; Signed Integer                                                           ;
; SDR_BL         ; 111   ; Unsigned Binary                                                          ;
; SDR_BT         ; 0     ; Unsigned Binary                                                          ;
; SDR_CL         ; 011   ; Unsigned Binary                                                          ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video:Video0|Sdram_Control_4Port:u6|sdr_data_path:data_path1 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                   ;
; REF_PER        ; 1024  ; Signed Integer                                                                   ;
; SC_CL          ; 3     ; Signed Integer                                                                   ;
; SC_RCD         ; 3     ; Signed Integer                                                                   ;
; SC_RRD         ; 7     ; Signed Integer                                                                   ;
; SC_PM          ; 1     ; Signed Integer                                                                   ;
; SC_BL          ; 1     ; Signed Integer                                                                   ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                  ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                  ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                  ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                       ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                             ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                             ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                             ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                    ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                             ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                    ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                    ;
; CBXI_PARAMETER          ; dcfifo_hlk1 ; Untyped                                                                                    ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                       ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                             ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                             ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                             ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                    ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                             ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                    ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                    ;
; CBXI_PARAMETER          ; dcfifo_hlk1 ; Untyped                                                                                    ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                      ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                            ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                            ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                            ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                            ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                   ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                   ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                   ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                            ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                            ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                   ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                   ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                   ;
; CBXI_PARAMETER          ; dcfifo_hlk1 ; Untyped                                                                                   ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                      ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                            ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                            ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                            ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                            ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                   ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                   ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                   ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                            ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                            ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                   ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                   ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                   ;
; CBXI_PARAMETER          ; dcfifo_hlk1 ; Untyped                                                                                   ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+-------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                  ;
+---------------------------------------+-------------------+-------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                        ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                               ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                               ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                               ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                               ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                               ;
; ACCUMULATOR                           ; NO                ; Untyped                                               ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                               ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                               ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                               ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                               ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                               ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                               ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                               ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                               ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                               ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                               ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                                               ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                               ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                               ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                               ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                               ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                               ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                               ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                               ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                               ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                               ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                               ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                               ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                               ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                               ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                               ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                               ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                               ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                               ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                               ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                               ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                               ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                               ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                               ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                               ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                               ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                               ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                               ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                               ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                               ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                                               ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                               ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                               ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                               ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                                               ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                               ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                               ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                               ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                               ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                               ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                               ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                               ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                               ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                               ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                               ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                               ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                               ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                               ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                               ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                               ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                               ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                               ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                               ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                               ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                               ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                               ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                               ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                               ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                               ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                               ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                               ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                               ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                               ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                               ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                               ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                               ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                               ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                               ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                                               ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                               ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                               ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                               ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                               ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                               ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                                        ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                               ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                               ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                               ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                               ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                               ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                               ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                               ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                               ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                               ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                               ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                               ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                               ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                               ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                               ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                               ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                               ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                               ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                               ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                               ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                               ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                               ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                               ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                               ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                               ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                               ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                               ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                               ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                               ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                               ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                               ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                               ;
; WIDTH_MSB                             ; 17                ; Untyped                                               ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                               ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                               ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                               ;
; SHIFT_MODE                            ; NO                ; Untyped                                               ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                               ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                               ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                               ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                               ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                               ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                               ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                                               ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                                               ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                               ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                               ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                               ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                               ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                               ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                               ;
; WIDTH_A                               ; 8                 ; Signed Integer                                        ;
; WIDTH_B                               ; 17                ; Signed Integer                                        ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                               ;
; WIDTH_RESULT                          ; 27                ; Signed Integer                                        ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                               ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                               ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                               ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                               ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                               ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                               ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                               ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                               ;
; CBXI_PARAMETER                        ; mult_add_4f74     ; Untyped                                               ;
; DEVICE_FAMILY                         ; Cyclone II        ; Untyped                                               ;
+---------------------------------------+-------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video:Video0|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+-------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                  ;
+---------------------------------------+-------------------+-------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                        ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                               ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                               ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                               ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                               ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                               ;
; ACCUMULATOR                           ; NO                ; Untyped                                               ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                               ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                               ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                               ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                               ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                               ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                               ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                               ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                               ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                               ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                               ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                                               ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                               ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                               ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                               ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                               ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                               ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                               ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                               ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                               ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                               ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                               ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                               ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                               ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                               ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                               ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                               ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                               ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                               ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                               ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                               ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                               ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                               ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                               ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                               ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                               ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                               ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                               ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                               ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                               ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                                               ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                               ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                               ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                               ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                                               ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                               ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                               ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                               ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                               ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                               ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                               ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                               ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                               ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                               ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                               ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                               ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                               ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                               ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                               ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                               ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                               ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                               ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                               ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                               ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                               ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                               ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                               ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                               ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                               ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                               ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                               ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                               ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                               ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                               ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                               ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                               ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                               ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                               ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                                               ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                               ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                               ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                               ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                               ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                               ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                                        ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                               ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                               ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                               ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                               ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                               ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                               ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                               ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                               ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                               ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                               ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                               ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                               ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                               ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                               ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                               ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                               ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                               ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                               ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                               ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                               ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                               ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                               ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                               ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                               ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                               ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                               ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                               ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                               ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                               ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                               ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                               ;
; WIDTH_MSB                             ; 17                ; Untyped                                               ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                               ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                               ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                               ;
; SHIFT_MODE                            ; NO                ; Untyped                                               ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                               ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                               ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                               ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                               ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                               ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                               ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                                               ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                                               ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                               ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                               ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                               ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                               ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                               ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                               ;
; WIDTH_A                               ; 8                 ; Signed Integer                                        ;
; WIDTH_B                               ; 17                ; Signed Integer                                        ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                               ;
; WIDTH_RESULT                          ; 27                ; Signed Integer                                        ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                               ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                               ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                               ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                               ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                               ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                               ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                               ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                               ;
; CBXI_PARAMETER                        ; mult_add_4f74     ; Untyped                                               ;
; DEVICE_FAMILY                         ; Cyclone II        ; Untyped                                               ;
+---------------------------------------+-------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video:Video0|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+-------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                  ;
+---------------------------------------+-------------------+-------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                        ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                               ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                               ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                               ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                               ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                               ;
; ACCUMULATOR                           ; NO                ; Untyped                                               ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                               ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                               ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                               ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                               ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                               ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                               ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                               ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                               ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                               ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                               ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                                               ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                               ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                               ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                               ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                               ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                               ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                               ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                               ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                               ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                               ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                               ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                               ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                               ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                               ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                               ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                               ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                               ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                               ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                               ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                               ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                               ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                               ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                               ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                               ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                               ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                               ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                               ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                               ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                               ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                                               ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                               ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                               ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                               ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                                               ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                               ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                               ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                               ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                               ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                               ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                               ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                               ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                               ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                               ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                               ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                               ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                               ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                               ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                               ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                               ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                               ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                               ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                               ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                               ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                               ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                               ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                               ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                               ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                               ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                               ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                               ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                               ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                               ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                               ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                               ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                               ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                               ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                               ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                                               ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                               ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                               ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                               ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                               ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                               ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                                        ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                               ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                               ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                               ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                               ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                               ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                               ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                               ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                               ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                               ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                               ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                               ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                               ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                               ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                               ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                               ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                               ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                               ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                               ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                               ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                               ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                               ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                               ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                               ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                               ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                               ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                               ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                               ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                               ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                               ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                               ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                               ;
; WIDTH_MSB                             ; 17                ; Untyped                                               ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                               ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                               ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                               ;
; SHIFT_MODE                            ; NO                ; Untyped                                               ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                               ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                               ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                               ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                               ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                               ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                               ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                                               ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                                               ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                               ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                               ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                               ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                               ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                               ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                               ;
; WIDTH_A                               ; 8                 ; Signed Integer                                        ;
; WIDTH_B                               ; 17                ; Signed Integer                                        ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                               ;
; WIDTH_RESULT                          ; 27                ; Signed Integer                                        ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                               ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                               ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                               ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                               ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                               ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                               ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                               ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                               ;
; CBXI_PARAMETER                        ; mult_add_4f74     ; Untyped                                               ;
; DEVICE_FAMILY                         ; Cyclone II        ; Untyped                                               ;
+---------------------------------------+-------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video:Video0|VGA_Ctrl:u9 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; H_FRONT        ; 16    ; Signed Integer                               ;
; H_SYNC         ; 96    ; Signed Integer                               ;
; H_BACK         ; 48    ; Signed Integer                               ;
; H_ACT          ; 640   ; Signed Integer                               ;
; H_BLANK        ; 160   ; Signed Integer                               ;
; H_TOTAL        ; 800   ; Signed Integer                               ;
; V_FRONT        ; 11    ; Signed Integer                               ;
; V_SYNC         ; 2     ; Signed Integer                               ;
; V_BACK         ; 31    ; Signed Integer                               ;
; V_ACT          ; 480   ; Signed Integer                               ;
; V_BLANK        ; 44    ; Signed Integer                               ;
; V_TOTAL        ; 524   ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: USB_FIFO:USB_FIFO0|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------+
; Parameter Name          ; Value       ; Type                                            ;
+-------------------------+-------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                  ;
; lpm_width               ; 16          ; Signed Integer                                  ;
; LPM_NUMWORDS            ; 4096        ; Signed Integer                                  ;
; LPM_WIDTHU              ; 12          ; Signed Integer                                  ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                         ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                         ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                         ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                         ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                         ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                         ;
; USE_EAB                 ; ON          ; Untyped                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                         ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED      ; 9           ; Untyped                                         ;
; CBXI_PARAMETER          ; scfifo_kh31 ; Untyped                                         ;
+-------------------------+-------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Video:Video0|I2C_AV_Config:u1|altsyncram:Ram0_rtl_0 ;
+------------------------------------+--------------------------+--------------------------------------+
; Parameter Name                     ; Value                    ; Type                                 ;
+------------------------------------+--------------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                              ;
; OPERATION_MODE                     ; ROM                      ; Untyped                              ;
; WIDTH_A                            ; 16                       ; Untyped                              ;
; WIDTHAD_A                          ; 6                        ; Untyped                              ;
; NUMWORDS_A                         ; 64                       ; Untyped                              ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                              ;
; WIDTH_B                            ; 1                        ; Untyped                              ;
; WIDTHAD_B                          ; 1                        ; Untyped                              ;
; NUMWORDS_B                         ; 1                        ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                        ; Untyped                              ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                              ;
; BYTE_SIZE                          ; 8                        ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                              ;
; INIT_FILE                          ; DreamTangle_HDL0.rtl.mif ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone II               ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_i801          ; Untyped                              ;
+------------------------------------+--------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                ;
; LPM_WIDTHD             ; 2              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_eem ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 9              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                             ;
+----------------------------+--------------------------------------------------------------------+
; Name                       ; Value                                                              ;
+----------------------------+--------------------------------------------------------------------+
; Number of entity instances ; 2                                                                  ;
; Entity Instance            ; Video:Video0|Line_Buffer:u10|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                  ;
;     -- TAP_DISTANCE        ; 640                                                                ;
;     -- WIDTH               ; 16                                                                 ;
; Entity Instance            ; Video:Video0|Line_Buffer:u11|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                  ;
;     -- TAP_DISTANCE        ; 640                                                                ;
;     -- WIDTH               ; 16                                                                 ;
+----------------------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                       ;
+----------------------------+---------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                 ;
+----------------------------+---------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                     ;
; Entity Instance            ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                            ;
;     -- LPM_WIDTH           ; 16                                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                   ;
;     -- USE_EAB             ; ON                                                                                    ;
; Entity Instance            ; Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                            ;
;     -- LPM_WIDTH           ; 16                                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                   ;
;     -- USE_EAB             ; ON                                                                                    ;
; Entity Instance            ; Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                            ;
;     -- LPM_WIDTH           ; 16                                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                   ;
;     -- USE_EAB             ; ON                                                                                    ;
; Entity Instance            ; Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                            ;
;     -- LPM_WIDTH           ; 16                                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                   ;
;     -- USE_EAB             ; ON                                                                                    ;
+----------------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                            ;
+----------------------------+--------------------------------------------+
; Name                       ; Value                                      ;
+----------------------------+--------------------------------------------+
; Number of entity instances ; 1                                          ;
; Entity Instance            ; USB_FIFO:USB_FIFO0|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                               ;
;     -- lpm_width           ; 16                                         ;
;     -- LPM_NUMWORDS        ; 4096                                       ;
;     -- LPM_SHOWAHEAD       ; ON                                         ;
;     -- USE_EAB             ; ON                                         ;
+----------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; altmult_add Parameter Settings by Entity Instance                                                            ;
+---------------------------------------+----------------------------------------------------------------------+
; Name                                  ; Value                                                                ;
+---------------------------------------+----------------------------------------------------------------------+
; Number of entity instances            ; 3                                                                    ;
; Entity Instance                       ; Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                 ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                                    ;
;     -- port_signa                     ; PORT_UNUSED                                                          ;
;     -- port_signb                     ; PORT_UNUSED                                                          ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                             ;
;     -- REPRESENTATION_B               ; SIGNED                                                               ;
;     -- WIDTH_A                        ; 8                                                                    ;
;     -- WIDTH_B                        ; 17                                                                   ;
;     -- WIDTH_RESULT                   ; 27                                                                   ;
; Entity Instance                       ; Video:Video0|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                 ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                                    ;
;     -- port_signa                     ; PORT_UNUSED                                                          ;
;     -- port_signb                     ; PORT_UNUSED                                                          ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                             ;
;     -- REPRESENTATION_B               ; SIGNED                                                               ;
;     -- WIDTH_A                        ; 8                                                                    ;
;     -- WIDTH_B                        ; 17                                                                   ;
;     -- WIDTH_RESULT                   ; 27                                                                   ;
; Entity Instance                       ; Video:Video0|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                 ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                                    ;
;     -- port_signa                     ; PORT_UNUSED                                                          ;
;     -- port_signb                     ; PORT_UNUSED                                                          ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                             ;
;     -- REPRESENTATION_B               ; SIGNED                                                               ;
;     -- WIDTH_A                        ; 8                                                                    ;
;     -- WIDTH_B                        ; 17                                                                   ;
;     -- WIDTH_RESULT                   ; 27                                                                   ;
+---------------------------------------+----------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition
    Info: Processing started: Wed Feb 06 20:04:23 2008
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DreamTangle_HDL -c DreamTangle_HDL
Info: Found 1 design units, including 1 entities, in source file Lib/USB_FIFO.v
    Info: Found entity 1: USB_FIFO
Info: Found 1 design units, including 1 entities, in source file Lib/BoolField.v
    Info: Found entity 1: BoolField
Info: Found 1 design units, including 1 entities, in source file Source/Video/command.v
    Info: Found entity 1: command
Info: Found 1 design units, including 1 entities, in source file Source/Video/control_interface.v
    Info: Found entity 1: control_interface
Info: Found 1 design units, including 1 entities, in source file Source/Video/DIV.v
    Info: Found entity 1: DIV
Info: Found 1 design units, including 1 entities, in source file Source/Video/I2C_AV_Config.v
    Info: Found entity 1: I2C_AV_Config
Info: Found 1 design units, including 1 entities, in source file Source/Video/I2C_Controller.v
    Info: Found entity 1: I2C_Controller
Info: Found 1 design units, including 1 entities, in source file Source/Video/ITU_656_Decoder.v
    Info: Found entity 1: ITU_656_Decoder
Info: Found 1 design units, including 1 entities, in source file Source/Video/Line.v
    Info: Found entity 1: Line
Info: Found 1 design units, including 1 entities, in source file Source/Video/Line_Buffer.v
    Info: Found entity 1: Line_Buffer
Info: Found 1 design units, including 1 entities, in source file Source/Video/MAC_3.v
    Info: Found entity 1: MAC_3
Info: Found 1 design units, including 1 entities, in source file Source/Video/Reset_Delay.v
    Info: Found entity 1: Reset_Delay
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits
Info: Found 1 design units, including 1 entities, in source file Source/Video/sdr_data_path.v
    Info: Found entity 1: sdr_data_path
Info: Found 1 design units, including 1 entities, in source file Source/Video/Sdram_Control_4Port.v
    Info: Found entity 1: Sdram_Control_4Port
Info: Found 1 design units, including 1 entities, in source file Source/Video/Sdram_PLL.v
    Info: Found entity 1: Sdram_PLL
Info: Found 1 design units, including 1 entities, in source file Source/Video/Sdram_RD_FIFO.v
    Info: Found entity 1: Sdram_RD_FIFO
Info: Found 1 design units, including 1 entities, in source file Source/Video/Sdram_WR_FIFO.v
    Info: Found entity 1: Sdram_WR_FIFO
Info: Found 1 design units, including 1 entities, in source file Source/Video/TD_Detect.v
    Info: Found entity 1: TD_Detect
Info: Found 1 design units, including 1 entities, in source file Source/Video/VGA_Ctrl.v
    Info: Found entity 1: VGA_Ctrl
Info: Found 1 design units, including 1 entities, in source file Lib/PLL_Sys.v
    Info: Found entity 1: PLL_Sys
Warning (10229): Verilog HDL Expression warning at YCbCr2RGB.v(137): truncated literal to match 17 bits
Warning (10229): Verilog HDL Expression warning at YCbCr2RGB.v(138): truncated literal to match 17 bits
Info: Found 1 design units, including 1 entities, in source file Source/Video/YCbCr2RGB.v
    Info: Found entity 1: YCbCr2RGB
Info: Found 1 design units, including 1 entities, in source file Source/Video/YUV422_to_444.v
    Info: Found entity 1: YUV422_to_444
Info: Found 1 design units, including 1 entities, in source file Source/Video/Cell.v
    Info: Found entity 1: Cell
Info: Found 1 design units, including 1 entities, in source file Source/USBCtrl.v
    Info: Found entity 1: USB
Info: Found 1 design units, including 1 entities, in source file Source/Video/Video.v
    Info: Found entity 1: Video
Info: Found 1 design units, including 1 entities, in source file Source/SSHLEDMDCtrl.v
    Info: Found entity 1: SSHLEDMDCtrl
Info: Found 1 design units, including 1 entities, in source file Source/tbClk.v
    Info: Found entity 1: tbClk
Info: Found 1 design units, including 1 entities, in source file Source/tbDreamTangle_HDL.v
    Info: Found entity 1: tbDreamTangle_HDL
Info: Found 1 design units, including 1 entities, in source file Source/ISP1362Ctrl.v
    Info: Found entity 1: ISP1362Ctrl
Info: Found 1 design units, including 1 entities, in source file Source/DreamTangle_HDL.v
    Info: Found entity 1: DreamTangle_HDL
Info: Found 1 design units, including 1 entities, in source file Source/Debounce.v
    Info: Found entity 1: Debounce
Info: Found 1 design units, including 1 entities, in source file Source/POR_Dly.v
    Info: Found entity 1: POR_Dly
Info: Elaborating entity "DreamTangle_HDL" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at DreamTangle_HDL.v(209): truncated value with size 32 to match size of target (10)
Warning (10034): Output port "oLEDR[17]" at DreamTangle_HDL.v(19) has no driver
Warning (10034): Output port "oLEDR[16]" at DreamTangle_HDL.v(19) has no driver
Warning (10034): Output port "oLEDR[15]" at DreamTangle_HDL.v(19) has no driver
Warning (10034): Output port "oLEDR[14]" at DreamTangle_HDL.v(19) has no driver
Warning (10034): Output port "oLEDR[13]" at DreamTangle_HDL.v(19) has no driver
Warning (10034): Output port "oLEDR[12]" at DreamTangle_HDL.v(19) has no driver
Warning (10034): Output port "oLEDR[11]" at DreamTangle_HDL.v(19) has no driver
Warning (10034): Output port "oLEDR[10]" at DreamTangle_HDL.v(19) has no driver
Warning (10034): Output port "oLEDR[9]" at DreamTangle_HDL.v(19) has no driver
Warning (10034): Output port "oLEDR[8]" at DreamTangle_HDL.v(19) has no driver
Warning (10034): Output port "oLEDR[7]" at DreamTangle_HDL.v(19) has no driver
Warning (10034): Output port "oLEDR[6]" at DreamTangle_HDL.v(19) has no driver
Warning (10034): Output port "oLEDR[5]" at DreamTangle_HDL.v(19) has no driver
Warning (10034): Output port "oLEDR[4]" at DreamTangle_HDL.v(19) has no driver
Warning (10034): Output port "oLEDR[3]" at DreamTangle_HDL.v(19) has no driver
Warning (10034): Output port "oLEDR[2]" at DreamTangle_HDL.v(19) has no driver
Warning (10034): Output port "oLEDR[1]" at DreamTangle_HDL.v(19) has no driver
Warning (10034): Output port "oUSB_DREQ1" at DreamTangle_HDL.v(48) has no driver
Warning (10034): Output port "oUSB_DREQ2" at DreamTangle_HDL.v(49) has no driver
Info: Elaborating entity "PLL_Sys" for hierarchy "PLL_Sys:PLL_Sys0"
Info: Found 1 design units, including 1 entities, in source file ../../../altera/72/quartus/libraries/megafunctions/altpll.tdf
    Info: Found entity 1: altpll
Info: Elaborating entity "altpll" for hierarchy "PLL_Sys:PLL_Sys0|altpll:altpll_component"
Info: Elaborated megafunction instantiation "PLL_Sys:PLL_Sys0|altpll:altpll_component"
Info: Elaborating entity "SSHLEDMDCtrl" for hierarchy "SSHLEDMDCtrl:gSSHLEDMDCtrl[0].Digit"
Info: Elaborating entity "POR_Dly" for hierarchy "POR_Dly:POR_Dly0"
Info: Elaborating entity "Video" for hierarchy "Video:Video0"
Info: Elaborating entity "Line_Buffer" for hierarchy "Video:Video0|Line_Buffer:u10"
Info: Found 1 design units, including 1 entities, in source file ../../../altera/72/quartus/libraries/megafunctions/altshift_taps.tdf
    Info: Found entity 1: altshift_taps
Info: Elaborating entity "altshift_taps" for hierarchy "Video:Video0|Line_Buffer:u10|altshift_taps:altshift_taps_component"
Info: Elaborated megafunction instantiation "Video:Video0|Line_Buffer:u10|altshift_taps:altshift_taps_component"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_rin.tdf
    Info: Found entity 1: shift_taps_rin
Info: Elaborating entity "shift_taps_rin" for hierarchy "Video:Video0|Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_rin:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1j81.tdf
    Info: Found entity 1: altsyncram_1j81
Info: Elaborating entity "altsyncram_1j81" for hierarchy "Video:Video0|Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_rin:auto_generated|altsyncram_1j81:altsyncram2"
Info: Found 1 design units, including 1 entities, in source file db/cntr_hpf.tdf
    Info: Found entity 1: cntr_hpf
Info: Elaborating entity "cntr_hpf" for hierarchy "Video:Video0|Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_rin:auto_generated|cntr_hpf:cntr1"
Info: Elaborating entity "I2C_AV_Config" for hierarchy "Video:Video0|I2C_AV_Config:u1"
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(109): truncated value with size 32 to match size of target (6)
Info: Elaborating entity "I2C_Controller" for hierarchy "Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)
Info: Elaborating entity "TD_Detect" for hierarchy "Video:Video0|TD_Detect:u2"
Info: Elaborating entity "Reset_Delay" for hierarchy "Video:Video0|Reset_Delay:u3"
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(22): truncated value with size 32 to match size of target (22)
Info: Elaborating entity "ITU_656_Decoder" for hierarchy "Video:Video0|ITU_656_Decoder:u4"
Warning (10230): Verilog HDL assignment warning at ITU_656_Decoder.v(46): truncated value with size 18 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at ITU_656_Decoder.v(126): truncated value with size 32 to match size of target (10)
Info: Elaborating entity "DIV" for hierarchy "Video:Video0|DIV:u5"
Info: Found 1 design units, including 1 entities, in source file ../../../altera/72/quartus/libraries/megafunctions/lpm_divide.tdf
    Info: Found entity 1: lpm_divide
Info: Elaborating entity "lpm_divide" for hierarchy "Video:Video0|DIV:u5|lpm_divide:lpm_divide_component"
Info: Elaborated megafunction instantiation "Video:Video0|DIV:u5|lpm_divide:lpm_divide_component"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_h6t.tdf
    Info: Found entity 1: lpm_divide_h6t
Info: Elaborating entity "lpm_divide_h6t" for hierarchy "Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7li.tdf
    Info: Found entity 1: sign_div_unsign_7li
Info: Elaborating entity "sign_div_unsign_7li" for hierarchy "Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider"
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_bqg.tdf
    Info: Found entity 1: alt_u_div_bqg
Info: Elaborating entity "alt_u_div_bqg" for hierarchy "Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Elaborating entity "add_sub_lkc" for hierarchy "Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|add_sub_lkc:add_sub_0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Elaborating entity "add_sub_mkc" for hierarchy "Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|add_sub_mkc:add_sub_1"
Info: Elaborating entity "Sdram_Control_4Port" for hierarchy "Video:Video0|Sdram_Control_4Port:u6"
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[20]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[21]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[22]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[0]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[1]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[2]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[3]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[4]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[5]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[6]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[7]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[8]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[9]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[10]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[11]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[12]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[13]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[14]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[15]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[16]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[17]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[18]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[19]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[20]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[21]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[22]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control_4Port.v(416)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control_4Port.v(416)
Info: Elaborating entity "Sdram_PLL" for hierarchy "Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1"
Info: Elaborating entity "altpll" for hierarchy "Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component"
Info: Elaborated megafunction instantiation "Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component"
Info: Elaborating entity "control_interface" for hierarchy "Video:Video0|Sdram_Control_4Port:u6|control_interface:control1"
Info: Elaborating entity "command" for hierarchy "Video:Video0|Sdram_Control_4Port:u6|command:command1"
Info: Elaborating entity "sdr_data_path" for hierarchy "Video:Video0|Sdram_Control_4Port:u6|sdr_data_path:data_path1"
Info: Elaborating entity "Sdram_WR_FIFO" for hierarchy "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1"
Info: Found 1 design units, including 1 entities, in source file ../../../altera/72/quartus/libraries/megafunctions/dcfifo.tdf
    Info: Found entity 1: dcfifo
Info: Elaborating entity "dcfifo" for hierarchy "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_hlk1.tdf
    Info: Found entity 1: dcfifo_hlk1
Info: Elaborating entity "dcfifo_hlk1" for hierarchy "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_kdb.tdf
    Info: Found entity 1: a_gray2bin_kdb
Info: Elaborating entity "a_gray2bin_kdb" for hierarchy "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_o96.tdf
    Info: Found entity 1: a_graycounter_o96
Info: Elaborating entity "a_graycounter_o96" for hierarchy "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_o96:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_fgc.tdf
    Info: Found entity 1: a_graycounter_fgc
Info: Elaborating entity "a_graycounter_fgc" for hierarchy "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_egc.tdf
    Info: Found entity 1: a_graycounter_egc
Info: Elaborating entity "a_graycounter_egc" for hierarchy "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_q631.tdf
    Info: Found entity 1: altsyncram_q631
Info: Elaborating entity "altsyncram_q631" for hierarchy "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_k1g1.tdf
    Info: Found entity 1: altsyncram_k1g1
Info: Elaborating entity "altsyncram_k1g1" for hierarchy "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_mcc.tdf
    Info: Found entity 1: dffpipe_mcc
Info: Elaborating entity "dffpipe_mcc" for hierarchy "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_mcc:rdaclr"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info: Found entity 1: dffpipe_oe9
Info: Elaborating entity "dffpipe_oe9" for hierarchy "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info: Found entity 1: alt_synch_pipe_vd8
Info: Elaborating entity "alt_synch_pipe_vd8" for hierarchy "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info: Found entity 1: dffpipe_pe9
Info: Elaborating entity "dffpipe_pe9" for hierarchy "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf
    Info: Found entity 1: alt_synch_pipe_0e8
Info: Elaborating entity "alt_synch_pipe_0e8" for hierarchy "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info: Found entity 1: dffpipe_qe9
Info: Elaborating entity "dffpipe_qe9" for hierarchy "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10"
Info: Elaborating entity "Sdram_RD_FIFO" for hierarchy "Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1"
Info: Elaborating entity "YUV422_to_444" for hierarchy "Video:Video0|YUV422_to_444:u7"
Info: Elaborating entity "YCbCr2RGB" for hierarchy "Video:Video0|YCbCr2RGB:u8"
Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(111): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(112): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(113): truncated value with size 32 to match size of target (20)
Info: Elaborating entity "MAC_3" for hierarchy "Video:Video0|YCbCr2RGB:u8|MAC_3:u0"
Info: Found 1 design units, including 1 entities, in source file ../../../altera/72/quartus/libraries/megafunctions/altmult_add.tdf
    Info: Found entity 1: altmult_add
Info: Elaborating entity "altmult_add" for hierarchy "Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component"
Info: Elaborated megafunction instantiation "Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_4f74.tdf
    Info: Found entity 1: mult_add_4f74
Info: Elaborating entity "mult_add_4f74" for hierarchy "Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/ded_mult_ob91.tdf
    Info: Found entity 1: ded_mult_ob91
Info: Elaborating entity "ded_mult_ob91" for hierarchy "Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_b3c.tdf
    Info: Found entity 1: dffpipe_b3c
Info: Elaborating entity "dffpipe_b3c" for hierarchy "Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result"
Info: Elaborating entity "VGA_Ctrl" for hierarchy "Video:Video0|VGA_Ctrl:u9"
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(67): truncated value with size 32 to match size of target (22)
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(70): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(71): truncated value with size 32 to match size of target (11)
Info: Elaborating entity "USB_FIFO" for hierarchy "USB_FIFO:USB_FIFO0"
Info: Found 1 design units, including 1 entities, in source file ../../../altera/72/quartus/libraries/megafunctions/scfifo.tdf
    Info: Found entity 1: scfifo
Info: Elaborating entity "scfifo" for hierarchy "USB_FIFO:USB_FIFO0|scfifo:scfifo_component"
Info: Elaborated megafunction instantiation "USB_FIFO:USB_FIFO0|scfifo:scfifo_component"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_kh31.tdf
    Info: Found entity 1: scfifo_kh31
Info: Elaborating entity "scfifo_kh31" for hierarchy "USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_nn31.tdf
    Info: Found entity 1: a_dpfifo_nn31
Info: Elaborating entity "a_dpfifo_nn31" for hierarchy "USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i3e1.tdf
    Info: Found entity 1: altsyncram_i3e1
Info: Elaborating entity "altsyncram_i3e1" for hierarchy "USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|altsyncram_i3e1:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tqi1.tdf
    Info: Found entity 1: altsyncram_tqi1
Info: Elaborating entity "altsyncram_tqi1" for hierarchy "USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|altsyncram_i3e1:FIFOram|altsyncram_tqi1:altsyncram1"
Info: Found 1 design units, including 1 entities, in source file db/cntr_p6b.tdf
    Info: Found entity 1: cntr_p6b
Info: Elaborating entity "cntr_p6b" for hierarchy "USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|cntr_p6b:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_677.tdf
    Info: Found entity 1: cntr_677
Info: Elaborating entity "cntr_677" for hierarchy "USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|cntr_677:usedw_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_q6b.tdf
    Info: Found entity 1: cntr_q6b
Info: Elaborating entity "cntr_q6b" for hierarchy "USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|cntr_q6b:wr_ptr"
Info: Elaborating entity "Debounce" for hierarchy "Debounce:Debounce00"
Info: Elaborating entity "USB" for hierarchy "USB:USB0"
Warning (10036): Verilog HDL or VHDL warning at USBCtrl.v(79): object "_EP0IS" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at USBCtrl.v(80): object "_EP1IS" assigned a value but never read
Warning (10763): Verilog HDL warning at USBCtrl.v(427): overlapping case item expressions are non-constant or contain don't care bits - unable to check case statement for completeness
Warning (10763): Verilog HDL warning at USBCtrl.v(444): overlapping case item expressions are non-constant or contain don't care bits - unable to check case statement for completeness
Warning (10763): Verilog HDL warning at USBCtrl.v(451): overlapping case item expressions are non-constant or contain don't care bits - unable to check case statement for completeness
Warning (10763): Verilog HDL warning at USBCtrl.v(166): overlapping case item expressions are non-constant or contain don't care bits - unable to check case statement for completeness
Info: Elaborating entity "ISP1362Ctrl" for hierarchy "USB:USB0|ISP1362Ctrl:ISP1362Ctrl0"
Warning (10763): Verilog HDL warning at ISP1362Ctrl.v(98): overlapping case item expressions are non-constant or contain don't care bits - unable to check case statement for completeness
Warning (10829): SystemVerilog warning at ISP1362Ctrl.v(98): unique case statement has overlapping case items
Warning (12010): Port "iCnt" on the entity instantiation of "USB0" is connected to a signal of width 6. The formal width of the signal in the module is 7.  Extra bits will be driven by GND.
Warning (12030): Port "usedw" on the entity instantiation of "USB_FIFO0" is connected to a signal of width 10. The formal width of the signal in the module is 12.  Extra bits will be left dangling without any fanout logic.
Warning (12020): Port "iX" on the entity instantiation of "u7" is connected to a signal of width 11. The formal width of the signal in the module is 10.  Extra bits will be ignored.
Warning (12030): Port "rdusedw" on the entity instantiation of "read_fifo2" is connected to a signal of width 16. The formal width of the signal in the module is 9.  Extra bits will be left dangling without any fanout logic.
Warning (12030): Port "wrusedw" on the entity instantiation of "read_fifo2" is connected to a signal of width 16. The formal width of the signal in the module is 9.  Extra bits will be left dangling without any fanout logic.
Warning (12030): Port "rdusedw" on the entity instantiation of "read_fifo1" is connected to a signal of width 16. The formal width of the signal in the module is 9.  Extra bits will be left dangling without any fanout logic.
Warning (12030): Port "wrusedw" on the entity instantiation of "read_fifo1" is connected to a signal of width 16. The formal width of the signal in the module is 9.  Extra bits will be left dangling without any fanout logic.
Warning (12030): Port "rdusedw" on the entity instantiation of "write_fifo2" is connected to a signal of width 16. The formal width of the signal in the module is 9.  Extra bits will be left dangling without any fanout logic.
Warning (12030): Port "wrusedw" on the entity instantiation of "write_fifo2" is connected to a signal of width 16. The formal width of the signal in the module is 9.  Extra bits will be left dangling without any fanout logic.
Warning (12030): Port "rdusedw" on the entity instantiation of "write_fifo1" is connected to a signal of width 16. The formal width of the signal in the module is 9.  Extra bits will be left dangling without any fanout logic.
Warning (12030): Port "wrusedw" on the entity instantiation of "write_fifo1" is connected to a signal of width 16. The formal width of the signal in the module is 9.  Extra bits will be left dangling without any fanout logic.
Warning (12010): Port "CMD" on the entity instantiation of "control1" is connected to a signal of width 2. The formal width of the signal in the module is 3.  Extra bits will be driven by GND.
Warning (12030): Port "CS_N" on the entity instantiation of "u6" is connected to a signal of width 1. The formal width of the signal in the module is 2.  Extra bits will be left dangling without any fanout logic.
Warning (12020): Port "RD1_ADDR" on the entity instantiation of "u6" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be ignored.
Warning (12020): Port "RD1_MAX_ADDR" on the entity instantiation of "u6" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be ignored.
Warning (12020): Port "RD2_ADDR" on the entity instantiation of "u6" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be ignored.
Warning (12020): Port "RD2_MAX_ADDR" on the entity instantiation of "u6" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be ignored.
Warning (12020): Port "WR1_ADDR" on the entity instantiation of "u6" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be ignored.
Warning (12020): Port "WR1_MAX_ADDR" on the entity instantiation of "u6" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be ignored.
Warning (14130): Reduced register "_SSHLEDMDCtrlD[2]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "_SSHLEDMDCtrlD[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "_SSHLEDMDCtrlD[7]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "_SSHLEDMDCtrlD[8]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "_SSHLEDMDCtrlD[11]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "_SSHLEDMDCtrlD[13]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "_SSHLEDMDCtrlD[15]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rWR1_LENGTH[8]" with stuck data_in port to stuck value GND
Info: Power-up level of register "Video:Video0|Sdram_Control_4Port:u6|rWR1_LENGTH[7]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rWR1_LENGTH[7]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rWR1_LENGTH[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rWR1_LENGTH[5]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rWR1_LENGTH[4]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rWR1_LENGTH[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rWR1_LENGTH[2]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rWR1_LENGTH[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rWR1_LENGTH[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rRD1_LENGTH[8]" with stuck data_in port to stuck value GND
Info: Power-up level of register "Video:Video0|Sdram_Control_4Port:u6|rRD1_LENGTH[7]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rRD1_LENGTH[7]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rRD1_LENGTH[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rRD1_LENGTH[5]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rRD1_LENGTH[4]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rRD1_LENGTH[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rRD1_LENGTH[2]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rRD1_LENGTH[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rRD1_LENGTH[0]" with stuck data_in port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|rWR2_LENGTH[8]" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rWR2_LENGTH[8]" with stuck clock_enable port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|rWR2_LENGTH[7]" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rWR2_LENGTH[7]" with stuck clock_enable port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|rWR2_LENGTH[6]" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rWR2_LENGTH[6]" with stuck clock_enable port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|rWR2_LENGTH[5]" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rWR2_LENGTH[5]" with stuck clock_enable port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|rWR2_LENGTH[4]" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rWR2_LENGTH[4]" with stuck clock_enable port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|rWR2_LENGTH[3]" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rWR2_LENGTH[3]" with stuck clock_enable port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|rWR2_LENGTH[2]" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rWR2_LENGTH[2]" with stuck clock_enable port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|rWR2_LENGTH[1]" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rWR2_LENGTH[1]" with stuck clock_enable port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|rWR2_LENGTH[0]" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rWR2_LENGTH[0]" with stuck clock_enable port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rRD2_LENGTH[8]" with stuck data_in port to stuck value GND
Info: Power-up level of register "Video:Video0|Sdram_Control_4Port:u6|rRD2_LENGTH[7]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rRD2_LENGTH[7]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rRD2_LENGTH[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rRD2_LENGTH[5]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rRD2_LENGTH[4]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rRD2_LENGTH[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rRD2_LENGTH[2]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rRD2_LENGTH[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rRD2_LENGTH[0]" with stuck data_in port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|delayed_wrptr_g[9]" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|delayed_wrptr_g[9]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|delayed_wrptr_g[8]" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|delayed_wrptr_g[8]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|delayed_wrptr_g[7]" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|delayed_wrptr_g[7]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|delayed_wrptr_g[6]" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|delayed_wrptr_g[6]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|delayed_wrptr_g[5]" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|delayed_wrptr_g[5]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|delayed_wrptr_g[4]" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|delayed_wrptr_g[4]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|delayed_wrptr_g[3]" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|delayed_wrptr_g[3]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|delayed_wrptr_g[2]" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|delayed_wrptr_g[2]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|delayed_wrptr_g[1]" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|delayed_wrptr_g[1]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|delayed_wrptr_g[0]" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|delayed_wrptr_g[0]" with stuck clock port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[9]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[8]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[7]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[5]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[4]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[2]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[9]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[8]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[7]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[5]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[4]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[2]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe9a[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[9]" with stuck data_in port to stuck value GND
Info: Power-up level of register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_mcc:rdaclr|dffe5a[0]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_mcc:rdaclr|dffe5a[0]" with stuck data_in port to stuck value VCC
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp|parity_ff" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp|parity_ff" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa0" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa0" with stuck clock port to stuck value VCC
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa1" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa1" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa2" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa2" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa3" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa3" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa4" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa4" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa5" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa5" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa6" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa6" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa7" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa7" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa8" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa8" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa9" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa9" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|parity_ff" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|parity_ff" with stuck clock port to stuck value VCC
Info: Power-up level of register "Video:Video0|Sdram_Control_4Port:u6|command:command1|CKE" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|command:command1|CKE" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|DFFDenominator[3]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|DFFDenominator[0]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "Video:Video0|Sdram_Control_4Port:u6|CKE" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|CKE" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[8]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[7]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[5]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[4]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[2]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[0]" with stuck data_in port to stuck value GND
Info: Ignored 479 buffer(s)
    Info: Ignored 479 SOFT buffer(s)
Warning (14130): Reduced register "Video:Video0|I2C_AV_Config:u1|mI2C_DATA[23]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|I2C_AV_Config:u1|mI2C_DATA[19]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|I2C_AV_Config:u1|mI2C_DATA[17]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|I2C_AV_Config:u1|mI2C_DATA[16]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SD[23]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SD[19]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SD[17]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SD[16]" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register "Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|DFFDenominator[1]" merged to single register "Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|DFFDenominator[2]"
    Info: Duplicate register "_SSHLEDMDCtrlD[14]" merged to single register "_SSHLEDMDCtrlD[12]"
    Info: Duplicate register "_SSHLEDMDCtrlD[12]" merged to single register "_SSHLEDMDCtrlD[10]"
    Info: Duplicate register "_SSHLEDMDCtrlD[10]" merged to single register "_SSHLEDMDCtrlD[9]"
    Info: Duplicate register "_SSHLEDMDCtrlD[9]" merged to single register "_SSHLEDMDCtrlD[3]"
    Info: Duplicate register "_SSHLEDMDCtrlD[3]" merged to single register "_SSHLEDMDCtrlD[4]"
    Info: Duplicate register "_SSHLEDMDCtrlD[4]" merged to single register "_SSHLEDMDCtrlD[5]"
    Info: Duplicate register "_SSHLEDMDCtrlD[5]" merged to single register "_SSHLEDMDCtrlD[6]"
    Info: Duplicate register "Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe56" merged to single register "Video:Video0|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe56"
    Info: Duplicate register "Video:Video0|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe56" merged to single register "Video:Video0|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe56"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rWR1_ADDR[4]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rWR1_ADDR[6]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rWR1_ADDR[1]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rWR1_ADDR[6]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rWR1_ADDR[5]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rWR1_ADDR[6]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rWR1_ADDR[0]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rWR1_ADDR[6]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rWR1_ADDR[2]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rWR1_ADDR[6]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rWR1_ADDR[3]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rWR1_ADDR[6]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[21]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[20]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[14]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[1]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[19]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[5]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[18]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[11]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[2]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[0]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[15]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[9]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[4]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[13]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[6]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[17]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[7]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[8]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[12]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[16]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[3]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[10]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rRD1_ADDR[4]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rRD1_ADDR[6]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rRD1_ADDR[2]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rRD1_ADDR[6]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rRD1_ADDR[1]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rRD1_ADDR[6]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rRD1_ADDR[5]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rRD1_ADDR[6]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rRD1_ADDR[0]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rRD1_ADDR[6]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rRD1_ADDR[3]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rRD1_ADDR[6]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rRD2_ADDR[2]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rRD2_ADDR[6]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rRD2_ADDR[4]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rRD2_ADDR[6]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rRD2_ADDR[3]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rRD2_ADDR[6]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rRD2_ADDR[5]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rRD2_ADDR[6]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rRD2_ADDR[0]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rRD2_ADDR[6]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|rRD2_ADDR[1]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|rRD2_ADDR[6]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|mLENGTH[6]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|mLENGTH[8]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|mLENGTH[5]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|mLENGTH[8]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|mLENGTH[4]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|mLENGTH[8]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|mLENGTH[3]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|mLENGTH[8]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|mLENGTH[2]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|mLENGTH[8]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|mLENGTH[1]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|mLENGTH[8]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|mLENGTH[0]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|mLENGTH[8]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|DQM[1]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|DQM[0]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|mADDR[4]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|mADDR[6]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|mADDR[3]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|mADDR[6]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|mADDR[2]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|mADDR[6]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|mADDR[5]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|mADDR[6]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|mADDR[0]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|mADDR[6]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|mADDR[1]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|mADDR[6]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|control_interface:control1|SADDR[4]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|control_interface:control1|SADDR[6]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|control_interface:control1|SADDR[3]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|control_interface:control1|SADDR[6]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|control_interface:control1|SADDR[2]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|control_interface:control1|SADDR[6]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|control_interface:control1|SADDR[5]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|control_interface:control1|SADDR[6]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|control_interface:control1|SADDR[0]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|control_interface:control1|SADDR[6]"
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|control_interface:control1|SADDR[1]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|control_interface:control1|SADDR[6]"
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rWR1_ADDR[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rWR2_ADDR[22]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rRD1_ADDR[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|rRD2_ADDR[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|mLENGTH[8]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|mADDR[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|control_interface:control1|SADDR[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|WR_MASK[1]" with stuck data_in port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|rdptr_g[9]" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|rdptr_g[9]" with stuck clock_enable port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|rdptr_g[8]" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|rdptr_g[8]" with stuck clock_enable port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|rdptr_g[7]" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|rdptr_g[7]" with stuck clock_enable port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|rdptr_g[6]" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|rdptr_g[6]" with stuck clock_enable port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|rdptr_g[5]" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|rdptr_g[5]" with stuck clock_enable port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|rdptr_g[4]" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|rdptr_g[4]" with stuck clock_enable port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|rdptr_g[3]" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|rdptr_g[3]" with stuck clock_enable port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|rdptr_g[2]" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|rdptr_g[2]" with stuck clock_enable port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|rdptr_g[1]" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|rdptr_g[1]" with stuck clock_enable port to stuck value GND
Warning (14110): No clock transition on "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|rdptr_g[0]" register due to stuck clock or clock enable
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|rdptr_g[0]" with stuck clock_enable port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[8]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[7]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[5]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[4]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[2]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[0]" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register "Video:Video0|Sdram_Control_4Port:u6|WR_MASK[0]" merged to single register "Video:Video0|Sdram_Control_4Port:u6|mWR"
    Info: Duplicate register "Video:Video0|I2C_AV_Config:u1|mI2C_DATA[21]" merged to single register "Video:Video0|I2C_AV_Config:u1|mI2C_DATA[22]", power-up level changed
    Info: Duplicate register "Video:Video0|I2C_AV_Config:u1|mI2C_DATA[20]" merged to single register "Video:Video0|I2C_AV_Config:u1|mI2C_DATA[22]", power-up level changed
    Info: Duplicate register "Video:Video0|I2C_AV_Config:u1|mI2C_DATA[18]" merged to single register "Video:Video0|I2C_AV_Config:u1|mI2C_DATA[22]", power-up level changed
    Info: Duplicate register "Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SD[21]" merged to single register "Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SD[22]", power-up level changed
    Info: Duplicate register "Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SD[20]" merged to single register "Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SD[22]", power-up level changed
    Info: Duplicate register "Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SD[18]" merged to single register "Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SD[22]", power-up level changed
Info: Found 1 instances of uninferred RAM logic
    Info: RAM logic "Video:Video0|I2C_AV_Config:u1|Ram0" uninferred due to asynchronous read logic
Info: Power-up level of register "Video:Video0|Sdram_Control_4Port:u6|mLENGTH[7]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "Video:Video0|Sdram_Control_4Port:u6|mLENGTH[7]" with stuck data_in port to stuck value VCC
Info: State machine "|DreamTangle_HDL|Video:Video0|I2C_AV_Config:u1|mSetup_ST" contains 3 states
Info: Selected Auto state machine encoding method for state machine "|DreamTangle_HDL|Video:Video0|I2C_AV_Config:u1|mSetup_ST"
Info: Encoding result for state machine "|DreamTangle_HDL|Video:Video0|I2C_AV_Config:u1|mSetup_ST"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "Video:Video0|I2C_AV_Config:u1|mSetup_ST.0000"
        Info: Encoded state bit "Video:Video0|I2C_AV_Config:u1|mSetup_ST.0010"
        Info: Encoded state bit "Video:Video0|I2C_AV_Config:u1|mSetup_ST.0001"
    Info: State "|DreamTangle_HDL|Video:Video0|I2C_AV_Config:u1|mSetup_ST.0000" uses code string "000"
    Info: State "|DreamTangle_HDL|Video:Video0|I2C_AV_Config:u1|mSetup_ST.0001" uses code string "101"
    Info: State "|DreamTangle_HDL|Video:Video0|I2C_AV_Config:u1|mSetup_ST.0010" uses code string "110"
Info: Inferred 1 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "Video:Video0|I2C_AV_Config:u1|Ram0~37"
        Info: Parameter OPERATION_MODE set to ROM
        Info: Parameter WIDTH_A set to 16
        Info: Parameter WIDTHAD_A set to 6
        Info: Parameter NUMWORDS_A set to 64
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter INIT_FILE set to DreamTangle_HDL0.rtl.mif
Info: Inferred 1 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0"
Info: Found 1 design units, including 1 entities, in source file ../../../altera/72/quartus/libraries/megafunctions/altsyncram.tdf
    Info: Found entity 1: altsyncram
Info: Elaborated megafunction instantiation "Video:Video0|I2C_AV_Config:u1|altsyncram:Ram0_rtl_0"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i801.tdf
    Info: Found entity 1: altsyncram_i801
Info: Elaborated megafunction instantiation "lpm_divide:Div0"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_eem.tdf
    Info: Found entity 1: lpm_divide_eem
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info: Found entity 1: sign_div_unsign_olh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_e2f.tdf
    Info: Found entity 1: alt_u_div_e2f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lgc.tdf
    Info: Found entity 1: add_sub_lgc
Info: Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 187 WYSIWYG logic cells and I/Os untouched
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Performing gate-level register retiming
Info: Not allowed to move 461 registers
    Info: Not allowed to move at least 35 registers because they are in a sequence of registers directly fed by input pins
    Info: Not allowed to move at least 33 registers because they feed output pins directly
    Info: Not allowed to move at least 314 registers because they are fed by registers in a different clock domain
    Info: Not allowed to move at least 71 registers because they feed registers in a different clock domain
    Info: Not allowed to move at least 8 registers because they feed clock or asynchronous control signals of other registers
Info: Quartus II software applied gate-level register retiming to 3 clock domains
    Info: Quartus II software applied gate-level register retiming to clock "Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0": created 2 new registers, removed 0 registers, left 355 registers untouched
    Info: Quartus II software applied gate-level register retiming to clock "iClk27": created 26 new registers, removed 13 registers, left 192 registers untouched
    Info: Quartus II software applied gate-level register retiming to clock "iTD_CLK": created 6 new registers, removed 1 registers, left 112 registers untouched
Info: 79 registers lost all their fanouts during netlist optimizations. The first 79 are displayed below.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe12a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe11a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe12a[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe11a[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe12a[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe11a[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe12a[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe11a[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe12a[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe11a[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe12a[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe11a[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe12a[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe11a[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe12a[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe11a[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe12a[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe11a[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe12a[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10|dffe11a[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa0" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa1" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa2" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa3" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa4" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa5" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa6" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa7" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa8" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa9" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|parity_ff" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa0" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa1" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa2" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa3" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa4" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa5" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa6" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa7" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa8" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa9" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|parity_ff" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa0" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa1" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa2" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa3" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa4" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa5" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa6" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa7" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa8" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa9" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p|parity_ff" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe57" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe57" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe57" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_bwp|dffe6a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_bwp|dffe6a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|I2C_AV_Config:u1|mSetup_ST~89" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|I2C_AV_Config:u1|mSetup_ST~90" lost all its fanouts during netlist optimizations.
    Info: Register "_Y" lost all its fanouts during netlist optimizations.
    Info: Register "_FIFO_D[0]" lost all its fanouts during netlist optimizations.
    Info: Register "_FIFO_D[1]" lost all its fanouts during netlist optimizations.
    Info: Register "_FIFO_D[2]" lost all its fanouts during netlist optimizations.
    Info: Register "_FIFO_D[3]" lost all its fanouts during netlist optimizations.
    Info: Register "_FIFO_D[4]" lost all its fanouts during netlist optimizations.
    Info: Register "_FIFO_D[5]" lost all its fanouts during netlist optimizations.
    Info: Register "_FIFO_D[6]" lost all its fanouts during netlist optimizations.
    Info: Register "_FIFO_D[7]" lost all its fanouts during netlist optimizations.
    Info: Register "_FIFO_D[8]" lost all its fanouts during netlist optimizations.
    Info: Register "_FIFO_D[9]" lost all its fanouts during netlist optimizations.
    Info: Register "_FIFO_D[14]" lost all its fanouts during netlist optimizations.
    Info: Register "POR_Dly:POR_Dly0|_Cnt[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Video:Video0|ITU_656_Decoder:u4|Data_Valid" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file C:/s/DreamTangle/DreamTangle_HDL/DreamTangle_HDL.map.smsg
Warning (15400): WYSIWYG primitive "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3|ram_block4a0" has port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3|ram_block4a1" has port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3|ram_block4a2" has port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3|ram_block4a3" has port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3|ram_block4a4" has port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3|ram_block4a5" has port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3|ram_block4a6" has port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3|ram_block4a7" has port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3|ram_block4a8" has port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3|ram_block4a9" has port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3|ram_block4a10" has port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3|ram_block4a11" has port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3|ram_block4a12" has port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3|ram_block4a13" has port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3|ram_block4a14" has port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3|ram_block4a15" has port clk1 that is stuck at GND
Warning: Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iButton_[1]"
    Warning (15610): No output dependent on input pin "iUSB_INT1"
    Warning (15610): No output dependent on input pin "iUSB_DACK1_"
    Warning (15610): No output dependent on input pin "iUSB_DACK2_"
Info: Implemented 3075 device resources after synthesis - the final resource count might be different
    Info: Implemented 39 input pins
    Info: Implemented 143 output pins
    Info: Implemented 33 bidirectional pins
    Info: Implemented 2712 logic cells
    Info: Implemented 128 RAM segments
    Info: Implemented 2 ClockLock PLLs
    Info: Implemented 18 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 282 warnings
    Info: Allocated 168 megabytes of memory during processing
    Info: Processing ended: Wed Feb 06 20:05:16 2008
    Info: Elapsed time: 00:00:53


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/s/DreamTangle/DreamTangle_HDL/DreamTangle_HDL.map.smsg.


