INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab11_Task1/Lab11_Task1.srcs/sources_1/new/Bit_serial_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_serial_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab11_Task1/Lab11_Task1.srcs/sources_1/new/D_flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab11_Task1/Lab11_Task1.srcs/sources_1/new/Full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab11_Task1/Lab11_Task1.srcs/sources_1/new/Parallel_in_Serial_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parallel_in_Serial_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab11_Task1/Lab11_Task1.srcs/sources_1/new/Serial_in_Parallel_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serial_in_Parallel_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab11_Task1/Lab11_Task1.srcs/sim_1/new/Bit_serial_adder_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_serial_adder_Sim
