Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto cae704901f7241c5b68483dd6ccec690 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot s_test_behav xil_defaultlib.s_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port c [C:/Users/vibho/xilinx_projects/project_test/project_test.srcs/sources_1/new/s_test.v:45]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port a [C:/Users/vibho/xilinx_projects/project_test/project_test.srcs/sources_1/new/s_test.v:48]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port c [C:/Users/vibho/xilinx_projects/project_test/project_test.srcs/sources_1/new/s_test.v:50]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port c [C:/Users/vibho/xilinx_projects/project_test/project_test.srcs/sources_1/new/s_test.v:55]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.s_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot s_test_behav
