
*** Running vivado
    with args -log axi_bram_ctrl_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_bram_ctrl_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source axi_bram_ctrl_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 360.086 ; gain = 87.059
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_0' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/ip/axi_bram_ctrl_0/synth/axi_bram_ctrl_0.vhd:104]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23897]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22901]
INFO: [Synth 8-638] synthesizing module 'full_axi' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21844]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:9216]
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (1#1) [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:9216]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17009]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:10215]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (2#1) [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:10215]
INFO: [Synth 8-638] synthesizing module 'ua_narrow' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:9749]
INFO: [Synth 8-256] done synthesizing module 'ua_narrow' (3#1) [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:9749]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:133]
INFO: [Synth 8-638] synthesizing module 'FDR' [C:/XILINX/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3951]
INFO: [Synth 8-256] done synthesizing module 'FDR' (4#1) [C:/XILINX/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3951]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [C:/XILINX/Vivado/2017.2/scripts/rt/data/unisim_comp.v:21638]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (5#1) [C:/XILINX/Vivado/2017.2/scripts/rt/data/unisim_comp.v:21638]
INFO: [Synth 8-638] synthesizing module 'XORCY' [C:/XILINX/Vivado/2017.2/scripts/rt/data/unisim_comp.v:45685]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (6#1) [C:/XILINX/Vivado/2017.2/scripts/rt/data/unisim_comp.v:45685]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/XILINX/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (7#1) [C:/XILINX/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/XILINX/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43673]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (8#1) [C:/XILINX/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43673]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (9#1) [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (10#1) [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17009]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11495]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (11#1) [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11495]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (12#1) [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21844]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (13#1) [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22901]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (14#1) [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23897]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_0' (15#1) [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/ip/axi_bram_ctrl_0/synth/axi_bram_ctrl_0.vhd:104]
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 501.094 ; gain = 228.066
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 501.094 ; gain = 228.066
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.056 . Memory (MB): peak = 747.430 ; gain = 1.129
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 747.430 ; gain = 474.402
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 747.430 ; gain = 474.402
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 747.430 ; gain = 474.402
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 747.430 ; gain = 474.402
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 747.430 ; gain = 474.402
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 748.652 ; gain = 475.625
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 809.797 ; gain = 536.770
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 814.813 ; gain = 541.785
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 814.813 ; gain = 541.785
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 814.813 ; gain = 541.785
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 814.813 ; gain = 541.785
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 814.813 ; gain = 541.785
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 814.813 ; gain = 541.785
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 814.813 ; gain = 541.785

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |     2|
|2     |LUT1    |     2|
|3     |LUT2    |    29|
|4     |LUT3    |    54|
|5     |LUT4    |    36|
|6     |LUT5    |    63|
|7     |LUT6    |   141|
|8     |MUXCY_L |     3|
|9     |SRL16E  |     1|
|10    |XORCY   |     4|
|11    |FDR     |     1|
|12    |FDRE    |   214|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 814.813 ; gain = 541.785
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 814.813 ; gain = 547.496
