

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  24:128:16,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     16:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   24576 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        6,1,1,6,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     6 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W,A:128:8,4 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file    gpuwattch_k20x.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    1 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 732.0:732.0:732.0:1300.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 732000000.000000:732000000.000000:732000000.000000:1300000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000136612021858:0.00000000136612021858:0.00000000136612021858:0.00000000076923076923
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
0fbb49c3210ada62dd2f0d2fdc453b0d  /home/vishwesh/Desktop/Register_Sharing_Pbm/rodinia_2.4/cuda/heartwall/heartwall
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=main.cu
self exe links to: /home/vishwesh/Desktop/Register_Sharing_Pbm/rodinia_2.4/cuda/heartwall/heartwall
Running md5sum using "md5sum /home/vishwesh/Desktop/Register_Sharing_Pbm/rodinia_2.4/cuda/heartwall/heartwall "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/vishwesh/Desktop/Register_Sharing_Pbm/rodinia_2.4/cuda/heartwall/heartwall > _cuobjdump_complete_output_eKuD4F"
Parsing file _cuobjdump_complete_output_eKuD4F
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: main.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: main.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6kernelv : hostFun 0x0x4023c0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating constant region for "d_unique" from 0x100 to 0x5880 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "d_common" from 0x5880 to 0x5a88 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "d_common_change" from 0x5a90 to 0x5aa0 (global memory space) 3
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43782_32_non_const_d_in_mod_temp22936" from 0x0 to 0x28a4 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43770_32_non_const_in_partial_sum33340" from 0x2900 to 0x29cc (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43771_32_non_const_in_sqr_partial_sum33544" from 0x2a00 to 0x2acc (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43780_30_non_const_par_max_coo33748" from 0x2b00 to 0x2d0c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43779_32_non_const_par_max_val34272" from 0x2d80 to 0x2f8c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_43772_32_non_const_in_final_sum" from 0x2f8c to 0x2f90 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_43773_32_non_const_in_sqr_final_sum" from 0x2f90 to 0x2f94 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_43778_32_non_const_denomT" from 0x2f94 to 0x2f98 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6kernelv'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6kernelv'...
GPGPU-Sim PTX: Finding dominators for '_Z6kernelv'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6kernelv'...
GPGPU-Sim PTX: Finding postdominators for '_Z6kernelv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6kernelv'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6kernelv'...
GPGPU-Sim PTX: reconvergence points for _Z6kernelv...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x018 (_1.ptx:1077) @%p2 bra BB_1_10; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d8 (_1.ptx:1173) mov.u64 %r3, d_unique; 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:1093) @%p16 bra BB_1_5; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x138 (_1.ptx:1116) mov.s32 %r35, %r14; 
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x150 (_1.ptx:1119) @%p37 bra BB_1_10; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d8 (_1.ptx:1173) mov.u64 %r3, d_unique; 
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x218 (_1.ptx:1146) @%p59 bra BB_1_9; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x230 (_1.ptx:1151) ld.global.s32 %r60, [%r48]; 
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2d0 (_1.ptx:1171) @%p77 bra BB_1_7; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d8 (_1.ptx:1173) mov.u64 %r3, d_unique; 
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2f0 (_1.ptx:1176) @!%p79 bra BB_1_222; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3198 (_1.ptx:2881) selp.s32 %r975, 1, 0, %p79; 
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x398 (_1.ptx:1198) @%p90 bra BB_1_16; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (_1.ptx:1242) bar.sync 0; 
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x448 (_1.ptx:1222) @%p106 bra BB_1_15; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x460 (_1.ptx:1227) add.s32 %r107, %r56, %r86; 
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4c8 (_1.ptx:1240) @%p116 bra BB_1_13; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (_1.ptx:1242) bar.sync 0; 
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x520 (_1.ptx:1252) @%p121 bra BB_1_21; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x648 (_1.ptx:1294) mov.u64 %r122, __cuda___cuda_local_var_43782_32_non_const_d_in_mod_temp22936; 
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x5c0 (_1.ptx:1274) @%p135 bra BB_1_20; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d8 (_1.ptx:1279) sub.s32 %r136, %r52, %r57; 
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x640 (_1.ptx:1292) @%p145 bra BB_1_18; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x648 (_1.ptx:1294) mov.u64 %r122, __cuda___cuda_local_var_43782_32_non_const_d_in_mod_temp22936; 
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x670 (_1.ptx:1299) @!%p147 bra BB_1_35; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x968 (_1.ptx:1406) bar.sync 0; 
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x730 (_1.ptx:1325) @%p168 bra BB_1_25; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x748 (_1.ptx:1330) add.s32 %r169, %r166, %r158; 
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x7a0 (_1.ptx:1341) @%p179 bra BB_1_32; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb20 (_1.ptx:1471) st.global.f32 [%r157], %r194; 
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x838 (_1.ptx:1362) @!%p193 bra BB_1_30; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x940 (_1.ptx:1398) add.s32 %r176, %r176, 1; 
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x938 (_1.ptx:1396) @%p221 bra BB_1_29; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x940 (_1.ptx:1398) add.s32 %r176, %r176, 1; 
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x950 (_1.ptx:1400) @%p222 bra BB_1_27; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x958 (_1.ptx:1402) bra.uni BB_1_33; 
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x958 (_1.ptx:1402) bra.uni BB_1_33; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb20 (_1.ptx:1471) st.global.f32 [%r157], %r194; 
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x988 (_1.ptx:1410) @!%p225 bra BB_1_47; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb80 (_1.ptx:1487) bar.sync 0; 
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xa38 (_1.ptx:1434) @%p242 bra BB_1_40; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa50 (_1.ptx:1439) setp.ge.s32 %p243, %r235, %r56; 
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xa58 (_1.ptx:1440) @%p243 bra BB_1_45; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb60 (_1.ptx:1482) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xa78 (_1.ptx:1445) @%p245 bra BB_1_45; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb60 (_1.ptx:1482) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xa98 (_1.ptx:1450) @%p248 bra BB_1_45; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb60 (_1.ptx:1482) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xab8 (_1.ptx:1455) @%p251 bra BB_1_45; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb60 (_1.ptx:1482) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xb10 (_1.ptx:1467) bra.uni BB_1_46; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb60 (_1.ptx:1482) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xb40 (_1.ptx:1475) @%p223 bra BB_1_23; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb48 (_1.ptx:1477) bra.uni BB_1_36; 
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xb48 (_1.ptx:1477) bra.uni BB_1_36; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x968 (_1.ptx:1406) bar.sync 0; 
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xb78 (_1.ptx:1485) @%p262 bra BB_1_38; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb80 (_1.ptx:1487) bar.sync 0; 
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0xba0 (_1.ptx:1491) @!%p264 bra BB_1_53; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc0 (_1.ptx:1533) bar.sync 0; 
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0xc20 (_1.ptx:1509) @%p278 bra BB_1_52; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (_1.ptx:1528) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0xc98 (_1.ptx:1526) @%p287 bra BB_1_51; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (_1.ptx:1528) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0xcb8 (_1.ptx:1531) @%p288 bra BB_1_49; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc0 (_1.ptx:1533) bar.sync 0; 
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0xce0 (_1.ptx:1537) @!%p290 bra BB_1_58; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (_1.ptx:1583) bar.sync 0; 
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0xda0 (_1.ptx:1563) @%p307 bra BB_1_57; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (_1.ptx:1568) add.s32 %r308, %r56, %r302; 
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0xe20 (_1.ptx:1581) @%p317 bra BB_1_55; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (_1.ptx:1583) bar.sync 0; 
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0xe48 (_1.ptx:1587) @!%p319 bra BB_1_64; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa0 (_1.ptx:1637) bar.sync 0; 
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0xf08 (_1.ptx:1613) @%p336 bra BB_1_62; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf20 (_1.ptx:1618) add.s32 %r337, %r56, %r331; 
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0xf88 (_1.ptx:1631) @%p346 bra BB_1_60; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf90 (_1.ptx:1633) bra.uni BB_1_65; 
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0xf90 (_1.ptx:1633) bra.uni BB_1_65; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa0 (_1.ptx:1637) bar.sync 0; 
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0xfb0 (_1.ptx:1639) @!%p319 bra BB_1_68; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1070 (_1.ptx:1666) bar.sync 0; 
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1068 (_1.ptx:1664) @%p359 bra BB_1_67; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1070 (_1.ptx:1666) bar.sync 0; 
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1088 (_1.ptx:1669) @!%p360 bra BB_1_74; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1180 (_1.ptx:1706) bar.sync 0; 
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x10e8 (_1.ptx:1683) @%p370 bra BB_1_73; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1168 (_1.ptx:1702) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x1160 (_1.ptx:1700) @%p378 bra BB_1_72; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1168 (_1.ptx:1702) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x1178 (_1.ptx:1704) @%p379 bra BB_1_70; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1180 (_1.ptx:1706) bar.sync 0; 
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x11a0 (_1.ptx:1710) @!%p381 bra BB_1_79; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12e0 (_1.ptx:1755) bar.sync 0; 
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x1258 (_1.ptx:1735) @%p398 bra BB_1_78; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1270 (_1.ptx:1740) add.s32 %r399, %r56, %r393; 
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x12d8 (_1.ptx:1753) @%p408 bra BB_1_76; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12e0 (_1.ptx:1755) bar.sync 0; 
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x1300 (_1.ptx:1759) @!%p410 bra BB_1_84; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1440 (_1.ptx:1804) bar.sync 0; 
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x13b8 (_1.ptx:1784) @%p427 bra BB_1_83; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13d0 (_1.ptx:1789) add.s32 %r428, %r56, %r422; 
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x1438 (_1.ptx:1802) @%p437 bra BB_1_81; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1440 (_1.ptx:1804) bar.sync 0; 
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x1450 (_1.ptx:1806) @!%p410 bra BB_1_87; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1510 (_1.ptx:1833) bar.sync 0; 
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x1508 (_1.ptx:1831) @%p450 bra BB_1_86; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1510 (_1.ptx:1833) bar.sync 0; 
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x1530 (_1.ptx:1837) @%p452 bra BB_1_90; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15e8 (_1.ptx:1863) bar.sync 0; 
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x15e0 (_1.ptx:1861) @%p466 bra BB_1_89; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15e8 (_1.ptx:1863) bar.sync 0; 
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x15f8 (_1.ptx:1865) @!%p225 bra BB_1_101; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17b8 (_1.ptx:1932) bar.sync 0; 
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x16a8 (_1.ptx:1889) @%p477 bra BB_1_94; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16c0 (_1.ptx:1894) setp.ge.s32 %p478, %r235, %r56; 
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x16c8 (_1.ptx:1895) @%p478 bra BB_1_99; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1798 (_1.ptx:1927) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x16e8 (_1.ptx:1900) @%p481 bra BB_1_99; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1798 (_1.ptx:1927) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x1708 (_1.ptx:1905) @%p483 bra BB_1_99; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1798 (_1.ptx:1927) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x1728 (_1.ptx:1910) @%p486 bra BB_1_99; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1798 (_1.ptx:1927) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x1780 (_1.ptx:1922) bra.uni BB_1_100; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1798 (_1.ptx:1927) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x17b0 (_1.ptx:1930) @%p497 bra BB_1_92; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17b8 (_1.ptx:1932) bar.sync 0; 
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x17c8 (_1.ptx:1934) @!%p264 bra BB_1_107; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18e8 (_1.ptx:1976) bar.sync 0; 
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x1848 (_1.ptx:1952) @%p507 bra BB_1_106; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18c8 (_1.ptx:1971) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x18c0 (_1.ptx:1969) @%p514 bra BB_1_105; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18c8 (_1.ptx:1971) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x18e0 (_1.ptx:1974) @%p515 bra BB_1_103; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18e8 (_1.ptx:1976) bar.sync 0; 
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x18f8 (_1.ptx:1978) @!%p290 bra BB_1_112; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a40 (_1.ptx:2024) bar.sync 0; 
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x19b8 (_1.ptx:2004) @%p527 bra BB_1_111; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19d0 (_1.ptx:2009) add.s32 %r528, %r56, %r302; 
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x1a38 (_1.ptx:2022) @%p537 bra BB_1_109; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a40 (_1.ptx:2024) bar.sync 0; 
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x1a50 (_1.ptx:2026) @!%p319 bra BB_1_117; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b90 (_1.ptx:2071) bar.sync 0; 
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x1b08 (_1.ptx:2051) @%p549 bra BB_1_116; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b20 (_1.ptx:2056) add.s32 %r550, %r56, %r331; 
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x1b88 (_1.ptx:2069) @%p559 bra BB_1_114; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b90 (_1.ptx:2071) bar.sync 0; 
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x1ba0 (_1.ptx:2073) @!%p319 bra BB_1_120; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c60 (_1.ptx:2100) mov.s32 %r35, %r14; 
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x1c58 (_1.ptx:2098) @%p572 bra BB_1_119; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c60 (_1.ptx:2100) mov.s32 %r35, %r14; 
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x1c68 (_1.ptx:2101) @!%p360 bra BB_1_126; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d60 (_1.ptx:2138) bar.sync 0; 
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x1cc8 (_1.ptx:2115) @%p581 bra BB_1_125; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d48 (_1.ptx:2134) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x1d40 (_1.ptx:2132) @%p587 bra BB_1_124; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d48 (_1.ptx:2134) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x1d58 (_1.ptx:2136) @%p588 bra BB_1_122; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d60 (_1.ptx:2138) bar.sync 0; 
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x1d70 (_1.ptx:2140) @!%p381 bra BB_1_131; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eb0 (_1.ptx:2185) bar.sync 0; 
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x1e28 (_1.ptx:2165) @%p600 bra BB_1_130; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e40 (_1.ptx:2170) add.s32 %r601, %r56, %r393; 
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x1ea8 (_1.ptx:2183) @%p610 bra BB_1_128; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eb0 (_1.ptx:2185) bar.sync 0; 
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x1ec0 (_1.ptx:2187) @!%p410 bra BB_1_136; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_1.ptx:2232) bar.sync 0; 
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x1f78 (_1.ptx:2212) @%p624 bra BB_1_135; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f90 (_1.ptx:2217) add.s32 %r625, %r56, %r422; 
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x1ff8 (_1.ptx:2230) @%p634 bra BB_1_133; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_1.ptx:2232) bar.sync 0; 
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x2010 (_1.ptx:2234) @!%p410 bra BB_1_139; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20d0 (_1.ptx:2261) bar.sync 0; 
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x20c8 (_1.ptx:2259) @%p647 bra BB_1_138; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20d0 (_1.ptx:2261) bar.sync 0; 
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x20e0 (_1.ptx:2263) @!%p410 bra BB_1_142; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21e0 (_1.ptx:2298) bar.sync 0; 
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x21d8 (_1.ptx:2296) @%p666 bra BB_1_141; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21e0 (_1.ptx:2298) bar.sync 0; 
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x2200 (_1.ptx:2302) @%p668 bra BB_1_145; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22b0 (_1.ptx:2327) bar.sync 0; 
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x22a8 (_1.ptx:2325) @%p682 bra BB_1_144; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22b0 (_1.ptx:2327) bar.sync 0; 
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x22c8 (_1.ptx:2330) @%p683 bra BB_1_153; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2400 (_1.ptx:2377) mov.u64 %r684, __cuda___cuda_local_var_43770_32_non_const_in_partial_sum33340; 
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x2348 (_1.ptx:2348) @!%p693 bra BB_1_151; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23d8 (_1.ptx:2371) st.shared.f32 [%r695], %r283; 
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x23c0 (_1.ptx:2365) @%p706 bra BB_1_149; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23c8 (_1.ptx:2367) bra.uni BB_1_152; 
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x23c8 (_1.ptx:2367) bra.uni BB_1_152; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23d8 (_1.ptx:2371) st.shared.f32 [%r695], %r283; 
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x23f8 (_1.ptx:2375) @%p707 bra BB_1_147; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2400 (_1.ptx:2377) mov.u64 %r684, __cuda___cuda_local_var_43770_32_non_const_in_partial_sum33340; 
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x2428 (_1.ptx:2382) @%p709 bra BB_1_161; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (_1.ptx:2432) mov.u64 %r710, __cuda___cuda_local_var_43771_32_non_const_in_sqr_partial_sum33544; 
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x24b0 (_1.ptx:2401) @!%p721 bra BB_1_159; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (_1.ptx:2425) st.shared.f32 [%r723], %r283; 
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x2530 (_1.ptx:2419) @%p735 bra BB_1_157; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2538 (_1.ptx:2421) bra.uni BB_1_160; 
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x2538 (_1.ptx:2421) bra.uni BB_1_160; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (_1.ptx:2425) st.shared.f32 [%r723], %r283; 
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x2570 (_1.ptx:2430) @%p736 bra BB_1_155; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (_1.ptx:2432) mov.u64 %r710, __cuda___cuda_local_var_43771_32_non_const_in_sqr_partial_sum33544; 
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x2598 (_1.ptx:2436) @!%p738 bra BB_1_167; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26d8 (_1.ptx:2488) bar.sync 0; 
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x25b8 (_1.ptx:2441) @%p741 bra BB_1_166; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26d8 (_1.ptx:2488) bar.sync 0; 
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x2608 (_1.ptx:2453) @%p746 bra BB_1_164; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2610 (_1.ptx:2455) st.shared.f32 [__cuda_local_var_43772_32_non_const_in_final_sum], %r739; 
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x2618 (_1.ptx:2456) bra.uni BB_1_173; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26d8 (_1.ptx:2488) bar.sync 0; 
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x2630 (_1.ptx:2460) @%p748 bra BB_1_173; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26d8 (_1.ptx:2488) bar.sync 0; 
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x2658 (_1.ptx:2466) @%p751 bra BB_1_172; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26d8 (_1.ptx:2488) bar.sync 0; 
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x26a8 (_1.ptx:2478) @%p756 bra BB_1_170; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26b0 (_1.ptx:2480) st.shared.f32 [__cuda_local_var_43773_32_non_const_in_sqr_final_sum], %r749; 
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x26b8 (_1.ptx:2481) bra.uni BB_1_173; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26d8 (_1.ptx:2488) bar.sync 0; 
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x26c8 (_1.ptx:2484) bra.uni BB_1_173; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26d8 (_1.ptx:2488) bar.sync 0; 
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x26e0 (_1.ptx:2489) @!%p738 bra BB_1_175; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2750 (_1.ptx:2505) bar.sync 0; 
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x2760 (_1.ptx:2507) @!%p410 bra BB_1_178; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2810 (_1.ptx:2532) bar.sync 0; 
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x2808 (_1.ptx:2530) @%p780 bra BB_1_177; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2810 (_1.ptx:2532) bar.sync 0; 
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x2820 (_1.ptx:2534) @!%p147 bra BB_1_181; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2908 (_1.ptx:2566) bar.sync 0; 
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x2900 (_1.ptx:2564) @%p794 bra BB_1_180; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2908 (_1.ptx:2566) bar.sync 0; 
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x2918 (_1.ptx:2568) @!%p410 bra BB_1_184; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29d8 (_1.ptx:2595) bar.sync 0; 
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x29d0 (_1.ptx:2593) @%p807 bra BB_1_183; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29d8 (_1.ptx:2595) bar.sync 0; 
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x2a90 (_1.ptx:2618) @%p827 bra BB_1_187; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b58 (_1.ptx:2646) bar.sync 0; 
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x2b50 (_1.ptx:2644) @%p845 bra BB_1_186; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b58 (_1.ptx:2646) bar.sync 0; 
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x2b78 (_1.ptx:2650) @%p847 bra BB_1_201; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e18 (_1.ptx:2746) bar.sync 0; 
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x2c48 (_1.ptx:2678) @%p866 bra BB_1_191; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c60 (_1.ptx:2683) add.s32 %r867, %r166, %r860; 
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x2cb8 (_1.ptx:2694) @%p876 bra BB_1_198; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3088 (_1.ptx:2840) ld.global.f32 %r910, [%r620]; 
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x2d50 (_1.ptx:2715) @!%p892 bra BB_1_196; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2df0 (_1.ptx:2738) add.s32 %r176, %r176, 1; 
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x2de8 (_1.ptx:2736) @%p908 bra BB_1_195; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2df0 (_1.ptx:2738) add.s32 %r176, %r176, 1; 
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x2e00 (_1.ptx:2740) @%p909 bra BB_1_193; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e08 (_1.ptx:2742) bra.uni BB_1_199; 
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x2e08 (_1.ptx:2742) bra.uni BB_1_199; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3088 (_1.ptx:2840) ld.global.f32 %r910, [%r620]; 
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x2e30 (_1.ptx:2749) @%p913 bra BB_1_210; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fa8 (_1.ptx:2804) mov.u64 %r914, __cuda___cuda_local_var_43780_30_non_const_par_max_coo33748; 
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x2ed0 (_1.ptx:2771) @!%p925 bra BB_1_209; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f70 (_1.ptx:2796) st.shared.s32 [%r926], %r928; 
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x2f38 (_1.ptx:2786) @!%p942 bra BB_1_208; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (_1.ptx:2791) add.s32 %r933, %r933, 1; 
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x2f68 (_1.ptx:2794) @%p943 bra BB_1_206; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f70 (_1.ptx:2796) st.shared.s32 [%r926], %r928; 
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x2fa0 (_1.ptx:2802) @%p944 bra BB_1_204; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fa8 (_1.ptx:2804) mov.u64 %r914, __cuda___cuda_local_var_43780_30_non_const_par_max_coo33748; 
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x2fc0 (_1.ptx:2807) @!%p738 bra BB_1_221; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2879) bar.sync 0; 
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x2fd8 (_1.ptx:2811) @%p946 bra BB_1_217; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30d8 (_1.ptx:2853) add.s32 %r957, %r950, 1; 
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x3028 (_1.ptx:2823) @!%p954 bra BB_1_215; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3050 (_1.ptx:2830) add.s32 %r732, %r732, 1; 
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x3070 (_1.ptx:2834) @%p956 bra BB_1_213; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3078 (_1.ptx:2836) bra.uni BB_1_218; 
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x3078 (_1.ptx:2836) bra.uni BB_1_218; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30d8 (_1.ptx:2853) add.s32 %r957, %r950, 1; 
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x30c0 (_1.ptx:2847) @%p912 bra BB_1_189; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30c8 (_1.ptx:2849) bra.uni BB_1_202; 
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x30c8 (_1.ptx:2849) bra.uni BB_1_202; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e18 (_1.ptx:2746) bar.sync 0; 
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x3108 (_1.ptx:2859) @%p962 bra BB_1_220; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3120 (_1.ptx:2864) sub.s32 %r963, %r84, %r808; 
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x3220 (_1.ptx:2898) @%p990 bra BB_1_228; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34a8 (_1.ptx:2985) exit; 
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x3308 (_1.ptx:2928) @%p1005 bra BB_1_228; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34a8 (_1.ptx:2985) exit; 
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x33d8 (_1.ptx:2956) @%p1020 bra BB_1_227; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33f0 (_1.ptx:2961) ld.global.f32 %r1021, [%r677]; 
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x34a0 (_1.ptx:2983) @%p1039 bra BB_1_225; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34a8 (_1.ptx:2985) exit; 
GPGPU-Sim PTX: ... end of reconvergence points for _Z6kernelv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6kernelv'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_tfBzJX"
Running: cat _ptx_tfBzJX | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_EkRxof
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_EkRxof --output-file  /dev/null 2> _ptx_tfBzJXinfo"
GPGPU-Sim PTX: Kernel '_Z6kernelv' : regs=28, lmem=0, smem=11872, cmem=22980
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_tfBzJX _ptx2_EkRxof _ptx_tfBzJXinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x628c10; deviceAddress = d_common_change; deviceName = d_common_change
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 16 bytes
GPGPU-Sim PTX registering constant d_common_change (16 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x628c20; deviceAddress = d_common; deviceName = d_common
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 520 bytes
GPGPU-Sim PTX registering constant d_common (520 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x628e40; deviceAddress = d_unique; deviceName = d_unique
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 22400 bytes
GPGPU-Sim PTX registering constant d_unique (22400 bytes) to name mapping
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x628c20
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x628c20
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x628c20
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 520 bytes  to  symbol d_common+0 @0x5880 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x628e40
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x628e40
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x628e40
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 22400 bytes  to  symbol d_unique+0 @0x100 ...
frame progress: GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x628c10
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x628c10
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x628c10
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 16 bytes  to  symbol d_common_change+0 @0x5a90 ...

GPGPU-Sim PTX: cudaLaunch for 0x0x4023c0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6kernelv' to stream 0, gridDim= (140,1,1) blockDim = (128,1,1) 
kernel '_Z6kernelv' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6kernelv'
GPGPU-Sim uArch: CTA/core = 2, limited by: shmem
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6kernelv'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6kernelv'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6kernelv'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6kernelv'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6kernelv'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6kernelv'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6kernelv'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6kernelv'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6kernelv'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6kernelv'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6kernelv'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6kernelv'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6kernelv'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 3584 (ipc= 7.2) sim_rate=3584 (inst/sec) elapsed = 0:0:00:01 / Fri Feb 12 16:56:29 2016
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 876839 (ipc=134.9) sim_rate=438419 (inst/sec) elapsed = 0:0:00:02 / Fri Feb 12 16:56:31 2016
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 1675160 (ipc=159.5) sim_rate=558386 (inst/sec) elapsed = 0:0:00:03 / Fri Feb 12 16:56:32 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (12794,0), 1 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(12795,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (12804,0), 1 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(12805,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (12821,0), 1 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(12822,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (12897,0), 1 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(12898,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13095,0), 1 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13096,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13145,0), 1 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(13146,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13243,0), 1 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(13244,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13260,0), 1 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13261,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13320,0), 1 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(13321,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13331,0), 1 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(13332,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13336,0), 1 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(13337,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (13435,0), 1 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(13436,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13439,0), 1 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13440,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13440,0), 1 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(13441,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13445,0), 1 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(13446,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (13481,0), 1 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(13482,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13551,0), 1 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(13552,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (13554,0), 1 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(13555,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (13577,0), 1 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(13578,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13612,0), 1 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(13613,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13676,0), 1 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(13677,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13681,0), 1 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(13682,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13686,0), 1 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(13687,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (13702,0), 1 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(13703,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13751,0), 1 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(13752,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13825,0), 1 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(13826,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 2370563 (ipc=169.3) sim_rate=592640 (inst/sec) elapsed = 0:0:00:04 / Fri Feb 12 16:56:33 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (14273,0), 1 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(14274,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14475,0), 1 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(14476,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 3068643 (ipc=175.4) sim_rate=613728 (inst/sec) elapsed = 0:0:00:05 / Fri Feb 12 16:56:34 2016
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 3870801 (ipc=180.0) sim_rate=645133 (inst/sec) elapsed = 0:0:00:06 / Fri Feb 12 16:56:35 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23462,0), 1 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(23463,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (23551,0), 1 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(23552,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (23812,0), 1 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(23813,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23866,0), 1 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(23867,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (23965,0), 1 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(23966,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23982,0), 1 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(23983,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (24123,0), 1 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(24124,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (24156,0), 1 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(24157,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (24158,0), 1 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(24159,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (24240,0), 1 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(24241,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (24261,0), 1 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(24262,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (24282,0), 1 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(24283,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (24374,0), 1 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(24375,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (24410,0), 1 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(24411,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (24436,0), 1 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(24437,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (24562,0), 1 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(24563,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (24662,0), 1 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(24663,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (24724,0), 1 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(24725,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (24811,0), 1 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(24812,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (24834,0), 1 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(24835,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (24875,0), 1 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(24876,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (24938,0), 1 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(24939,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (24947,0), 1 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(24948,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 4596509 (ipc=183.9) sim_rate=656644 (inst/sec) elapsed = 0:0:00:07 / Fri Feb 12 16:56:36 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (26460,0), 1 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(26461,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (26479,0), 1 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(26480,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (26543,0), 1 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(26544,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (26564,0), 1 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(26565,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (26582,0), 1 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(26583,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 5294110 (ipc=189.1) sim_rate=661763 (inst/sec) elapsed = 0:0:00:08 / Fri Feb 12 16:56:37 2016
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 6132721 (ipc=194.7) sim_rate=681413 (inst/sec) elapsed = 0:0:00:09 / Fri Feb 12 16:56:38 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (33402,0), 1 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(33403,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (33505,0), 1 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(33506,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (33601,0), 1 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(33602,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (33606,0), 1 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(33607,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (33689,0), 1 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(33690,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (33721,0), 1 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(33722,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (33726,0), 1 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(33727,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (33855,0), 1 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(33856,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (33968,0), 1 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(33969,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (34024,0), 1 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(34025,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (34033,0), 1 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(34034,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (34036,0), 1 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(34037,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (34146,0), 1 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(34147,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (34252,0), 1 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(34253,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (34277,0), 1 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(34278,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (34341,0), 1 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(34342,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (34350,0), 1 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(34351,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (34371,0), 1 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(34372,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (34380,0), 1 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(34381,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (34388,0), 1 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(34389,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 6816345 (ipc=197.6) sim_rate=681634 (inst/sec) elapsed = 0:0:00:10 / Fri Feb 12 16:56:39 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (34620,0), 1 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(34621,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (34641,0), 1 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(34642,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (34833,0), 1 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(34834,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (34842,0), 1 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(34843,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (34871,0), 1 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(34872,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (34989,0), 1 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(34990,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (35703,0), 1 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(35704,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (35720,0), 1 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(35721,0)
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 7549850 (ipc=198.7) sim_rate=686350 (inst/sec) elapsed = 0:0:00:11 / Fri Feb 12 16:56:40 2016
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 8237689 (ipc=198.5) sim_rate=686474 (inst/sec) elapsed = 0:0:00:12 / Fri Feb 12 16:56:41 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (43718,0), 1 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(43719,0)
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 8948620 (ipc=198.9) sim_rate=688355 (inst/sec) elapsed = 0:0:00:13 / Fri Feb 12 16:56:42 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (45167,0), 1 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(45168,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (45174,0), 1 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(45175,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (45204,0), 1 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(45205,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (45238,0), 1 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(45239,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (45263,0), 1 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(45264,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (45269,0), 1 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(45270,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (45276,0), 1 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(45277,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (45277,0), 1 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(45278,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (45296,0), 1 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(45297,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (45308,0), 1 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(45309,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (45326,0), 1 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(45327,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (45375,0), 1 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(45376,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (45406,0), 1 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(45407,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (45419,0), 1 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(45420,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (45424,0), 1 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(45425,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (45434,0), 1 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(45435,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (45436,0), 1 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(45437,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (45459,0), 1 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(45460,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (45497,0), 1 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(45498,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (45541,0), 1 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(45542,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (45553,0), 1 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(45554,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (45659,0), 1 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(45660,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (45666,0), 1 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(45667,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (45671,0), 1 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(45672,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (45685,0), 1 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(45686,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (45742,0), 1 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(45743,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (45751,0), 1 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(45752,0)
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 9613551 (ipc=200.3) sim_rate=686682 (inst/sec) elapsed = 0:0:00:14 / Fri Feb 12 16:56:43 2016
GPGPU-Sim uArch: cycles simulated: 51500  inst.: 10406649 (ipc=202.1) sim_rate=693776 (inst/sec) elapsed = 0:0:00:15 / Fri Feb 12 16:56:44 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (53537,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (54975,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 55000  inst.: 11174836 (ipc=203.2) sim_rate=698427 (inst/sec) elapsed = 0:0:00:16 / Fri Feb 12 16:56:45 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (55145,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (55355,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (55457,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (55473,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (55530,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (55566,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (55571,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (55574,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (55593,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (55601,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (55641,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (55648,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (55654,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (55660,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (55687,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (55708,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (55734,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (55737,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (55773,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (55792,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (55798,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (55804,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (55822,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (55830,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (55910,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (55911,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: GPU detected kernel '_Z6kernelv' finished on shader 9.
kernel_name = _Z6kernelv 
kernel_launch_uid = 1 
gpu_sim_cycle = 55912
gpu_sim_insn = 11280920
gpu_ipc =     201.7621
gpu_tot_sim_cycle = 55912
gpu_tot_sim_insn = 11280920
gpu_tot_ipc =     201.7621
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10
gpu_stall_icnt2sh    = 11975
gpu_total_sim_rate=705057

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 200571
	L1I_total_cache_misses = 791
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5363, Miss = 2355, Miss_rate = 0.439, Pending_hits = 960, Reservation_fails = 10
	L1D_cache_core[1]: Access = 5280, Miss = 2683, Miss_rate = 0.508, Pending_hits = 648, Reservation_fails = 0
	L1D_cache_core[2]: Access = 5441, Miss = 2585, Miss_rate = 0.475, Pending_hits = 916, Reservation_fails = 0
	L1D_cache_core[3]: Access = 5423, Miss = 2632, Miss_rate = 0.485, Pending_hits = 912, Reservation_fails = 9
	L1D_cache_core[4]: Access = 5427, Miss = 2620, Miss_rate = 0.483, Pending_hits = 916, Reservation_fails = 5
	L1D_cache_core[5]: Access = 5347, Miss = 2549, Miss_rate = 0.477, Pending_hits = 931, Reservation_fails = 0
	L1D_cache_core[6]: Access = 5428, Miss = 2571, Miss_rate = 0.474, Pending_hits = 811, Reservation_fails = 0
	L1D_cache_core[7]: Access = 5347, Miss = 2614, Miss_rate = 0.489, Pending_hits = 663, Reservation_fails = 7
	L1D_cache_core[8]: Access = 5429, Miss = 2598, Miss_rate = 0.479, Pending_hits = 793, Reservation_fails = 1
	L1D_cache_core[9]: Access = 5459, Miss = 2579, Miss_rate = 0.472, Pending_hits = 942, Reservation_fails = 0
	L1D_cache_core[10]: Access = 5443, Miss = 2643, Miss_rate = 0.486, Pending_hits = 935, Reservation_fails = 14
	L1D_cache_core[11]: Access = 5402, Miss = 2757, Miss_rate = 0.510, Pending_hits = 771, Reservation_fails = 0
	L1D_cache_core[12]: Access = 5419, Miss = 2766, Miss_rate = 0.510, Pending_hits = 765, Reservation_fails = 0
	L1D_cache_core[13]: Access = 5441, Miss = 2642, Miss_rate = 0.486, Pending_hits = 860, Reservation_fails = 0
	L1D_total_cache_accesses = 75649
	L1D_total_cache_misses = 36594
	L1D_total_cache_miss_rate = 0.4837
	L1D_total_cache_pending_hits = 11823
	L1D_total_cache_reservation_fails = 46
	L1D_cache_data_port_util = 0.035
	L1D_cache_fill_port_util = 0.018
L1C_cache:
	L1C_total_cache_accesses = 6440
	L1C_total_cache_misses = 1750
	L1C_total_cache_miss_rate = 0.2717
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1089
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11823
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13864
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4690
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1750
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1089
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22730
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 199780
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 791
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
3996, 3903, 3823, 3859, 3996, 3905, 3823, 3866, 
gpgpu_n_tot_thrd_icount = 11979520
gpgpu_n_tot_w_icount = 374360
gpgpu_n_stall_shd_mem = 30304
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13864
gpgpu_n_mem_write_global = 22730
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 252
gpgpu_n_load_insn  = 1092700
gpgpu_n_store_insn = 364420
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 180040
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1089
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1089
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 29215
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3962	W0_Idle:132700	W0_Scoreboard:2669267	W1:17080	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:3920	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:353360
traffic_breakdown_coretomem[CONST_ACC_R] = 2016 {8:252,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 110912 {8:13864,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2146000 {40:6020,72:5740,136:10970,}
traffic_breakdown_coretomem[INST_ACC_R] = 1008 {8:126,}
traffic_breakdown_memtocore[CONST_ACC_R] = 18144 {72:252,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1885504 {136:13864,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 181840 {8:22730,}
traffic_breakdown_memtocore[INST_ACC_R] = 17136 {136:126,}
maxmrqlatency = 108 
maxdqlatency = 0 
maxmflatency = 431 
averagemflatency = 227 
max_icnt2mem_latency = 88 
max_icnt2sh_latency = 55911 
mrq_lat_table:19292 	3040 	2606 	5264 	3591 	868 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18504 	18342 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20920 	12698 	3256 	98 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6822 	6869 	422 	3 	0 	0 	0 	17 	472 	1623 	3184 	7515 	9919 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	106 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        87        89        89        91        80        88        85        85        83        84        77        29        30        83        90        81 
dram[1]:        85        86        86        79        86        86        70        90        84        82        48        39        41        54        80        81 
dram[2]:        65        89        89        90        86        88        85        80        83        85        37        41        31        40        73        81 
dram[3]:        64        86        86        80        86        86        81        90        83        84        50        62        81        51        56        83 
dram[4]:        67        58        89        90        88        88        75        82        83        85        29        79        47        40        53        87 
dram[5]:        67        82        84        84        88        86        47        67        83        54        32        77        76        57        81        85 
maximum service time to same row:
dram[0]:      9262      9942     13961     10033      8174     10717     14778     10074     10452     12569     14412      9653      8613     11445     16260     11567 
dram[1]:      9608      8597     16056      8334     13926     14440      7444      9968      8779     13205      9274      7668     11345     12813     11166     11279 
dram[2]:      8658      8228     12028     11045     11089     10603     15035      8133     10802      9596     11202     11289      7380      9831      8735     10570 
dram[3]:      9344      8270     12232      8432     10158     10541      8911     15384     15221     10778      9038     11448     11867      9573      8461     13065 
dram[4]:     10100      7178     10101     11662     10277     11876      8428     15388      9574      7898      8789     13362     10762      9111      5789     13388 
dram[5]:      7439      8810      9983      9241     10313     10414      7241     10522     13170     10887      9010     11203     11920      7474     11561     13248 
average row accesses per activate:
dram[0]:  7.175438 14.153846 17.375000  7.063830  7.804348 14.000000 13.148149  6.625000  6.272727 13.884615 11.862069  4.528090  5.120000 12.629630 19.500000  8.600000 
dram[1]:  8.717391 16.454546 11.280000  7.108696  7.577778 12.208333  9.179487  6.307693  7.351852 10.969697  7.520833  5.695652  8.062500 11.838710 16.136364  9.650000 
dram[2]:  8.142858  9.842105 10.275862 10.758620  8.146341 11.333333  9.175000  8.595745  7.035088  8.568182  6.200000  8.533334  6.203390  7.645833 12.100000 11.645162 
dram[3]: 11.088235  8.020833  9.000000 11.148149  8.583333  8.128205  6.354839 11.774194  8.355556  7.264151  5.937500  8.951220 12.096774  7.529412  9.868421 17.850000 
dram[4]: 11.333333  7.142857  8.358974 15.052631 13.909091 10.114285  5.547945 13.769231 13.666667  7.436364  4.937500 13.538462  9.611111  4.630952  7.897959 19.388889 
dram[5]: 16.000000  6.467742  6.185185 14.684211 14.500000  7.586957  5.808219 17.894737 18.473684  6.292308  4.516483 10.875000 23.600000  6.793103  7.862745 17.299999 
average row locality = 34712/4008 = 8.660679
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       187       149       115       169       190       127       150       213       188       145       139       182       174       140       134       176 
dram[1]:       183       154       122       165       183       132       155       207       182       151       149       173       167       150       143       167 
dram[2]:       178       157       132       155       165       142       166       195       176       157       158       164       160       161       152       150 
dram[3]:       167       170       148       140       147       158       185       175       163       168       168       155       154       166       162       145 
dram[4]:       157       181       163       123       133       180       197       157       153       182       178       144       144       174       176       140 
dram[5]:       149       183       168       116       124       191       214       145       145       190       186       139       136       179       182       134 
total reads: 15463
bank skew: 214/115 = 1.86
chip skew: 2583/2568 = 1.01
number of total write accesses:
dram[0]:       222       219       163       163       169       167       205       211       226       216       205       221       210       201       217       211 
dram[1]:       218       208       160       162       158       161       203       203       215       211       212       220       220       217       212       219 
dram[2]:       221       217       166       157       169       164       201       209       225       220       214       220       206       206       211       211 
dram[3]:       210       215       158       161       162       159       209       190       213       217       212       212       221       218       213       212 
dram[4]:       217       219       163       163       173       174       208       201       216       227       217       208       202       215       211       209 
dram[5]:       203       218       166       163       166       158       210       195       206       219       225       209       218       215       219       212 
total reads: 19249
bank skew: 227/157 = 1.45
chip skew: 3226/3182 = 1.01
average mf latency per bank:
dram[0]:        210       205       305       289       341       345       310       279       233       209       191       213       212       196       190       214
dram[1]:        205       203       329       286       298       337       307       273       221       207       195       207       202       198       196       201
dram[2]:        203       202       339       276       288       345       309       262       218       212       203       206       200       205       202       199
dram[3]:        203       212       378       252       269       390       334       252       214       219       205       202       195       206       208       195
dram[4]:        204       220       364       235       232       372       333       229       209       244       212       195       196       209       215       192
dram[5]:        204       216       354       241       243       389       323       260       208       264       211       188       188       215       214       187
maximum mf latency per bank:
dram[0]:        362       336       337       364       414       339       318       388       418       365       329       349       366       350       334       373
dram[1]:        363       349       359       431       402       337       332       422       374       351       315       323       345       329       349       408
dram[2]:        324       336       337       352       341       323       331       334       349       352       325       340       339       354       322       358
dram[3]:        355       326       368       337       338       346       333       358       331       357       359       371       354       320       340       385
dram[4]:        321       370       350       328       338       330       316       376       351       350       376       357       323       337       351       390
dram[5]:        309       351       335       336       329       326       336       324       339       321       354       356       330       339       312       337

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99296 n_nop=87938 n_act=680 n_pre=664 n_req=5804 n_rd=5156 n_write=4858 bw_util=0.2017
n_activity=64015 dram_eff=0.3129
bk0: 374a 92965i bk1: 298a 93941i bk2: 230a 95203i bk3: 338a 94088i bk4: 380a 94105i bk5: 254a 95160i bk6: 300a 94398i bk7: 426a 92515i bk8: 376a 93003i bk9: 290a 93800i bk10: 278a 94237i bk11: 364a 92288i bk12: 348a 92476i bk13: 280a 93713i bk14: 268a 94174i bk15: 352a 93310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.592773
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99296 n_nop=88025 n_act=659 n_pre=643 n_req=5782 n_rd=5166 n_write=4803 bw_util=0.2008
n_activity=64763 dram_eff=0.3079
bk0: 366a 93276i bk1: 308a 94076i bk2: 244a 95213i bk3: 330a 94283i bk4: 366a 94239i bk5: 264a 95101i bk6: 310a 94018i bk7: 414a 92862i bk8: 364a 93062i bk9: 302a 93741i bk10: 298a 93481i bk11: 346a 92902i bk12: 334a 92917i bk13: 300a 93507i bk14: 286a 93632i bk15: 334a 93164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.572752
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99296 n_nop=87991 n_act=676 n_pre=660 n_req=5785 n_rd=5136 n_write=4833 bw_util=0.2008
n_activity=64256 dram_eff=0.3103
bk0: 356a 93219i bk1: 314a 93763i bk2: 264a 94758i bk3: 310a 95030i bk4: 330a 94343i bk5: 284a 95117i bk6: 332a 93847i bk7: 390a 93257i bk8: 352a 93161i bk9: 314a 93375i bk10: 316a 93042i bk11: 328a 93259i bk12: 320a 92836i bk13: 322a 92909i bk14: 304a 93680i bk15: 300a 93511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.609038
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99296 n_nop=88090 n_act=656 n_pre=640 n_req=5753 n_rd=5142 n_write=4768 bw_util=0.1996
n_activity=64496 dram_eff=0.3073
bk0: 334a 94015i bk1: 340a 93471i bk2: 296a 95004i bk3: 280a 95124i bk4: 294a 94481i bk5: 316a 94629i bk6: 370a 93207i bk7: 350a 94065i bk8: 326a 93438i bk9: 336a 93143i bk10: 336a 92935i bk11: 310a 93788i bk12: 308a 93586i bk13: 332a 92951i bk14: 324a 93423i bk15: 290a 94077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.550042
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99296 n_nop=87935 n_act=680 n_pre=664 n_req=5805 n_rd=5164 n_write=4853 bw_util=0.2018
n_activity=64627 dram_eff=0.31
bk0: 314a 93875i bk1: 362a 93090i bk2: 326a 94437i bk3: 246a 95028i bk4: 266a 95194i bk5: 360a 94327i bk6: 394a 92741i bk7: 314a 93912i bk8: 306a 93865i bk9: 364a 93027i bk10: 356a 92562i bk11: 288a 93905i bk12: 288a 93854i bk13: 348a 92509i bk14: 352a 92839i bk15: 280a 94011i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.592934
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99296 n_nop=88020 n_act=668 n_pre=652 n_req=5783 n_rd=5162 n_write=4794 bw_util=0.2005
n_activity=64667 dram_eff=0.3079
bk0: 298a 94635i bk1: 366a 93155i bk2: 336a 94192i bk3: 232a 95289i bk4: 248a 94981i bk5: 382a 94317i bk6: 428a 92857i bk7: 290a 94487i bk8: 290a 94405i bk9: 380a 92667i bk10: 372a 92336i bk11: 278a 93944i bk12: 272a 94073i bk13: 358a 92937i bk14: 364a 92914i bk15: 268a 94403i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.533325

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3183, Miss = 1277, Miss_rate = 0.401, Pending_hits = 727, Reservation_fails = 199
L2_cache_bank[1]: Access = 3075, Miss = 1301, Miss_rate = 0.423, Pending_hits = 702, Reservation_fails = 71
L2_cache_bank[2]: Access = 3093, Miss = 1284, Miss_rate = 0.415, Pending_hits = 696, Reservation_fails = 157
L2_cache_bank[3]: Access = 2993, Miss = 1299, Miss_rate = 0.434, Pending_hits = 683, Reservation_fails = 0
L2_cache_bank[4]: Access = 3118, Miss = 1287, Miss_rate = 0.413, Pending_hits = 714, Reservation_fails = 135
L2_cache_bank[5]: Access = 2957, Miss = 1281, Miss_rate = 0.433, Pending_hits = 700, Reservation_fails = 0
L2_cache_bank[6]: Access = 3180, Miss = 1294, Miss_rate = 0.407, Pending_hits = 691, Reservation_fails = 51
L2_cache_bank[7]: Access = 2973, Miss = 1277, Miss_rate = 0.430, Pending_hits = 689, Reservation_fails = 0
L2_cache_bank[8]: Access = 3158, Miss = 1301, Miss_rate = 0.412, Pending_hits = 700, Reservation_fails = 63
L2_cache_bank[9]: Access = 2994, Miss = 1281, Miss_rate = 0.428, Pending_hits = 695, Reservation_fails = 0
L2_cache_bank[10]: Access = 3144, Miss = 1304, Miss_rate = 0.415, Pending_hits = 700, Reservation_fails = 62
L2_cache_bank[11]: Access = 3104, Miss = 1277, Miss_rate = 0.411, Pending_hits = 702, Reservation_fails = 0
L2_total_cache_accesses = 36972
L2_total_cache_misses = 15463
L2_total_cache_miss_rate = 0.4182
L2_total_cache_pending_hits = 8399
L2_total_cache_reservation_fails = 738
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8860
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3729
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 178
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 195
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4123
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7060
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11547
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 74
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 43
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 491
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=93436
icnt_total_pkts_simt_to_mem=98352
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.7778
	minimum = 6
	maximum = 67
Network latency average = 10.1781
	minimum = 6
	maximum = 60
Slowest packet = 728
Flit latency average = 9.06785
	minimum = 6
	maximum = 56
Slowest flit = 70050
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0508656
	minimum = 0.0426205 (at node 0)
	maximum = 0.0569287 (at node 14)
Accepted packet rate average = 0.0508656
	minimum = 0.0426205 (at node 0)
	maximum = 0.0569287 (at node 14)
Injected flit rate average = 0.13193
	minimum = 0.121226 (at node 9)
	maximum = 0.148465 (at node 14)
Accepted flit rate average= 0.13193
	minimum = 0.0999607 (at node 0)
	maximum = 0.148501 (at node 14)
Injected packet length average = 2.59369
Accepted packet length average = 2.59369
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.7778 (1 samples)
	minimum = 6 (1 samples)
	maximum = 67 (1 samples)
Network latency average = 10.1781 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 9.06785 (1 samples)
	minimum = 6 (1 samples)
	maximum = 56 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0508656 (1 samples)
	minimum = 0.0426205 (1 samples)
	maximum = 0.0569287 (1 samples)
Accepted packet rate average = 0.0508656 (1 samples)
	minimum = 0.0426205 (1 samples)
	maximum = 0.0569287 (1 samples)
Injected flit rate average = 0.13193 (1 samples)
	minimum = 0.121226 (1 samples)
	maximum = 0.148465 (1 samples)
Accepted flit rate average = 0.13193 (1 samples)
	minimum = 0.0999607 (1 samples)
	maximum = 0.148501 (1 samples)
Injected packet size average = 2.59369 (1 samples)
Accepted packet size average = 2.59369 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 705057 (inst/sec)
gpgpu_simulation_rate = 3494 (cycle/sec)
0 
