<stg><name>Blowfish_Encrypt</name>


<trans_list>

<trans id="379" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %plaintext_addr = getelementptr [8 x i8]* %plaintext, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="plaintext_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="3">
<![CDATA[
:19  %plaintext_load = load i8* %plaintext_addr, align 1

]]></Node>
<StgValue><ssdm name="plaintext_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %plaintext_addr_1 = getelementptr [8 x i8]* %plaintext, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="plaintext_addr_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="3">
<![CDATA[
:21  %plaintext_load_1 = load i8* %plaintext_addr_1, align 1

]]></Node>
<StgValue><ssdm name="plaintext_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="3">
<![CDATA[
:19  %plaintext_load = load i8* %plaintext_addr, align 1

]]></Node>
<StgValue><ssdm name="plaintext_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="3">
<![CDATA[
:21  %plaintext_load_1 = load i8* %plaintext_addr_1, align 1

]]></Node>
<StgValue><ssdm name="plaintext_load_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %plaintext_addr_2 = getelementptr [8 x i8]* %plaintext, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="plaintext_addr_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="3">
<![CDATA[
:23  %plaintext_load_2 = load i8* %plaintext_addr_2, align 1

]]></Node>
<StgValue><ssdm name="plaintext_load_2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %plaintext_addr_3 = getelementptr [8 x i8]* %plaintext, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="plaintext_addr_3"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="3">
<![CDATA[
:25  %plaintext_load_3 = load i8* %plaintext_addr_3, align 1

]]></Node>
<StgValue><ssdm name="plaintext_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="48" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="3">
<![CDATA[
:23  %plaintext_load_2 = load i8* %plaintext_addr_2, align 1

]]></Node>
<StgValue><ssdm name="plaintext_load_2"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="3">
<![CDATA[
:25  %plaintext_load_3 = load i8* %plaintext_addr_3, align 1

]]></Node>
<StgValue><ssdm name="plaintext_load_3"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %plaintext_addr_4 = getelementptr [8 x i8]* %plaintext, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="plaintext_addr_4"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="3">
<![CDATA[
:28  %plaintext_load_4 = load i8* %plaintext_addr_4, align 1

]]></Node>
<StgValue><ssdm name="plaintext_load_4"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %plaintext_addr_5 = getelementptr [8 x i8]* %plaintext, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="plaintext_addr_5"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="3">
<![CDATA[
:30  %plaintext_load_5 = load i8* %plaintext_addr_5, align 1

]]></Node>
<StgValue><ssdm name="plaintext_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %P_0_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_0_read)

]]></Node>
<StgValue><ssdm name="P_0_read_3"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:26  %left_1 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %plaintext_load, i8 %plaintext_load_1, i8 %plaintext_load_2, i8 %plaintext_load_3)

]]></Node>
<StgValue><ssdm name="left_1"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="3">
<![CDATA[
:28  %plaintext_load_4 = load i8* %plaintext_addr_4, align 1

]]></Node>
<StgValue><ssdm name="plaintext_load_4"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="3">
<![CDATA[
:30  %plaintext_load_5 = load i8* %plaintext_addr_5, align 1

]]></Node>
<StgValue><ssdm name="plaintext_load_5"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %plaintext_addr_6 = getelementptr [8 x i8]* %plaintext, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="plaintext_addr_6"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="3">
<![CDATA[
:32  %plaintext_load_6 = load i8* %plaintext_addr_6, align 1

]]></Node>
<StgValue><ssdm name="plaintext_load_6"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %plaintext_addr_7 = getelementptr [8 x i8]* %plaintext, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="plaintext_addr_7"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="3">
<![CDATA[
:34  %plaintext_load_7 = load i8* %plaintext_addr_7, align 1

]]></Node>
<StgValue><ssdm name="plaintext_load_7"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %p_tmp = xor i32 %left_1, %P_0_read_3

]]></Node>
<StgValue><ssdm name="p_tmp"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:42  %tmp = call fastcc i32 @feistel(i32 %p_tmp, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="64" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="3">
<![CDATA[
:32  %plaintext_load_6 = load i8* %plaintext_addr_6, align 1

]]></Node>
<StgValue><ssdm name="plaintext_load_6"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="3">
<![CDATA[
:34  %plaintext_load_7 = load i8* %plaintext_addr_7, align 1

]]></Node>
<StgValue><ssdm name="plaintext_load_7"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:42  %tmp = call fastcc i32 @feistel(i32 %p_tmp, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %P_1_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_1_read)

]]></Node>
<StgValue><ssdm name="P_1_read_3"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:35  %right_1 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %plaintext_load_4, i8 %plaintext_load_5, i8 %plaintext_load_6, i8 %plaintext_load_7)

]]></Node>
<StgValue><ssdm name="right_1"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %xor_ln77 = xor i32 %tmp, %P_1_read_3

]]></Node>
<StgValue><ssdm name="xor_ln77"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %p_tmp_1 = xor i32 %xor_ln77, %right_1

]]></Node>
<StgValue><ssdm name="p_tmp_1"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
:55  %tmp_s = call fastcc i32 @feistel(i32 %p_tmp_1, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="72" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
:55  %tmp_s = call fastcc i32 @feistel(i32 %p_tmp_1, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %P_2_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_2_read)

]]></Node>
<StgValue><ssdm name="P_2_read_3"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %xor_ln77_4 = xor i32 %tmp_s, %P_2_read_3

]]></Node>
<StgValue><ssdm name="xor_ln77_4"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %p_tmp_2 = xor i32 %xor_ln77_4, %p_tmp

]]></Node>
<StgValue><ssdm name="p_tmp_2"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
:68  %tmp_38 = call fastcc i32 @feistel(i32 %p_tmp_2, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="77" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
:68  %tmp_38 = call fastcc i32 @feistel(i32 %p_tmp_2, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="78" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %P_3_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_3_read)

]]></Node>
<StgValue><ssdm name="P_3_read_3"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="32">
<![CDATA[
:45  %trunc_ln77_4 = trunc i32 %P_1_read_3 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln77_4"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="32">
<![CDATA[
:46  %trunc_ln77_5 = trunc i32 %tmp to i16

]]></Node>
<StgValue><ssdm name="trunc_ln77_5"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="24" op_0_bw="32">
<![CDATA[
:47  %trunc_ln77_6 = trunc i32 %P_1_read_3 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln77_6"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="24" op_0_bw="32">
<![CDATA[
:48  %trunc_ln77_7 = trunc i32 %tmp to i24

]]></Node>
<StgValue><ssdm name="trunc_ln77_7"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
:50  %tmp_54 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %plaintext_load_5, i8 %plaintext_load_6, i8 %plaintext_load_7)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:51  %xor_ln77_1 = xor i24 %trunc_ln77_7, %trunc_ln77_6

]]></Node>
<StgValue><ssdm name="xor_ln77_1"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:52  %tmp_55 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %plaintext_load_6, i8 %plaintext_load_7)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:53  %xor_ln77_2 = xor i16 %trunc_ln77_5, %trunc_ln77_4

]]></Node>
<StgValue><ssdm name="xor_ln77_2"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="24" op_0_bw="32">
<![CDATA[
:71  %trunc_ln77_14 = trunc i32 %P_3_read_3 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln77_14"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="24" op_0_bw="32">
<![CDATA[
:72  %trunc_ln77_15 = trunc i32 %tmp_38 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln77_15"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="32">
<![CDATA[
:73  %trunc_ln77_16 = trunc i32 %P_3_read_3 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln77_16"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="32">
<![CDATA[
:74  %trunc_ln77_17 = trunc i32 %tmp_38 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln77_17"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:75  %xor_ln77_10 = xor i32 %tmp_38, %P_3_read_3

]]></Node>
<StgValue><ssdm name="xor_ln77_10"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:76  %xor_ln77_11 = xor i16 %xor_ln77_2, %tmp_55

]]></Node>
<StgValue><ssdm name="xor_ln77_11"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:77  %xor_ln77_12 = xor i16 %trunc_ln77_17, %trunc_ln77_16

]]></Node>
<StgValue><ssdm name="xor_ln77_12"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:78  %xor_ln77_13 = xor i24 %xor_ln77_1, %tmp_54

]]></Node>
<StgValue><ssdm name="xor_ln77_13"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:79  %xor_ln77_14 = xor i24 %trunc_ln77_15, %trunc_ln77_14

]]></Node>
<StgValue><ssdm name="xor_ln77_14"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80  %p_tmp_3 = xor i32 %xor_ln77_10, %p_tmp_1

]]></Node>
<StgValue><ssdm name="p_tmp_3"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
:81  %tmp_39 = call fastcc i32 @feistel(i32 %p_tmp_3, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:102  %xor_ln77_23 = xor i24 %xor_ln77_14, %xor_ln77_13

]]></Node>
<StgValue><ssdm name="xor_ln77_23"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:104  %xor_ln77_25 = xor i16 %xor_ln77_12, %xor_ln77_11

]]></Node>
<StgValue><ssdm name="xor_ln77_25"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="100" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
:81  %tmp_39 = call fastcc i32 @feistel(i32 %p_tmp_3, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="101" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %P_4_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_4_read)

]]></Node>
<StgValue><ssdm name="P_4_read_3"/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="32">
<![CDATA[
:37  %trunc_ln77_1 = trunc i32 %P_0_read_3 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln77_1"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
:38  %tmp_52 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %plaintext_load_1, i8 %plaintext_load_2, i8 %plaintext_load_3)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="32">
<![CDATA[
:39  %trunc_ln77_2 = trunc i32 %P_0_read_3 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln77_2"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:40  %tmp_53 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %plaintext_load_2, i8 %plaintext_load_3)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="24" op_0_bw="32">
<![CDATA[
:58  %trunc_ln77_9 = trunc i32 %P_2_read_3 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln77_9"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="24" op_0_bw="32">
<![CDATA[
:59  %trunc_ln77_10 = trunc i32 %tmp_s to i24

]]></Node>
<StgValue><ssdm name="trunc_ln77_10"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="32">
<![CDATA[
:60  %trunc_ln77_11 = trunc i32 %P_2_read_3 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln77_11"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="32">
<![CDATA[
:61  %trunc_ln77_12 = trunc i32 %tmp_s to i16

]]></Node>
<StgValue><ssdm name="trunc_ln77_12"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:63  %xor_ln77_5 = xor i16 %tmp_53, %trunc_ln77_2

]]></Node>
<StgValue><ssdm name="xor_ln77_5"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:64  %xor_ln77_6 = xor i16 %trunc_ln77_12, %trunc_ln77_11

]]></Node>
<StgValue><ssdm name="xor_ln77_6"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:65  %xor_ln77_7 = xor i24 %tmp_52, %trunc_ln77_1

]]></Node>
<StgValue><ssdm name="xor_ln77_7"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:66  %xor_ln77_8 = xor i24 %trunc_ln77_10, %trunc_ln77_9

]]></Node>
<StgValue><ssdm name="xor_ln77_8"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="32">
<![CDATA[
:84  %trunc_ln77_19 = trunc i32 %P_4_read_3 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln77_19"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="32">
<![CDATA[
:85  %trunc_ln77_20 = trunc i32 %tmp_39 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln77_20"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="32">
<![CDATA[
:86  %trunc_ln77_21 = trunc i32 %P_4_read_3 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln77_21"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="24" op_0_bw="32">
<![CDATA[
:87  %trunc_ln77_22 = trunc i32 %tmp_39 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln77_22"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:88  %xor_ln77_16 = xor i32 %tmp_39, %P_4_read_3

]]></Node>
<StgValue><ssdm name="xor_ln77_16"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:89  %xor_ln77_17 = xor i24 %xor_ln77_8, %xor_ln77_7

]]></Node>
<StgValue><ssdm name="xor_ln77_17"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:90  %xor_ln77_18 = xor i24 %trunc_ln77_22, %trunc_ln77_21

]]></Node>
<StgValue><ssdm name="xor_ln77_18"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:91  %xor_ln77_19 = xor i16 %xor_ln77_6, %xor_ln77_5

]]></Node>
<StgValue><ssdm name="xor_ln77_19"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:92  %xor_ln77_20 = xor i16 %trunc_ln77_20, %trunc_ln77_19

]]></Node>
<StgValue><ssdm name="xor_ln77_20"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:93  %p_tmp_4 = xor i32 %xor_ln77_16, %p_tmp_2

]]></Node>
<StgValue><ssdm name="p_tmp_4"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
:94  %tmp_40 = call fastcc i32 @feistel(i32 %p_tmp_4, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:115  %xor_ln77_29 = xor i16 %xor_ln77_20, %xor_ln77_19

]]></Node>
<StgValue><ssdm name="xor_ln77_29"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:117  %xor_ln77_31 = xor i24 %xor_ln77_18, %xor_ln77_17

]]></Node>
<StgValue><ssdm name="xor_ln77_31"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="127" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
:94  %tmp_40 = call fastcc i32 @feistel(i32 %p_tmp_4, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="128" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %P_5_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_5_read)

]]></Node>
<StgValue><ssdm name="P_5_read_3"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:101  %xor_ln77_22 = xor i32 %tmp_40, %P_5_read_3

]]></Node>
<StgValue><ssdm name="xor_ln77_22"/></StgValue>
</operation>

<operation id="130" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:106  %p_tmp_5 = xor i32 %xor_ln77_22, %p_tmp_3

]]></Node>
<StgValue><ssdm name="p_tmp_5"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
:107  %tmp_41 = call fastcc i32 @feistel(i32 %p_tmp_5, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="132" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
:107  %tmp_41 = call fastcc i32 @feistel(i32 %p_tmp_5, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="133" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %P_6_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_6_read)

]]></Node>
<StgValue><ssdm name="P_6_read_3"/></StgValue>
</operation>

<operation id="134" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:114  %xor_ln77_28 = xor i32 %tmp_41, %P_6_read_3

]]></Node>
<StgValue><ssdm name="xor_ln77_28"/></StgValue>
</operation>

<operation id="135" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:119  %p_tmp_6 = xor i32 %xor_ln77_28, %p_tmp_4

]]></Node>
<StgValue><ssdm name="p_tmp_6"/></StgValue>
</operation>

<operation id="136" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
:120  %tmp_42 = call fastcc i32 @feistel(i32 %p_tmp_6, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="137" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
:120  %tmp_42 = call fastcc i32 @feistel(i32 %p_tmp_6, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="138" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %P_7_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_7_read)

]]></Node>
<StgValue><ssdm name="P_7_read_3"/></StgValue>
</operation>

<operation id="139" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="32">
<![CDATA[
:43  %trunc_ln78 = trunc i32 %tmp to i8

]]></Node>
<StgValue><ssdm name="trunc_ln78"/></StgValue>
</operation>

<operation id="140" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="32">
<![CDATA[
:44  %trunc_ln77_3 = trunc i32 %P_1_read_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln77_3"/></StgValue>
</operation>

<operation id="141" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="32">
<![CDATA[
:69  %trunc_ln78_2 = trunc i32 %tmp_38 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln78_2"/></StgValue>
</operation>

<operation id="142" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="32">
<![CDATA[
:70  %trunc_ln77_13 = trunc i32 %P_3_read_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln77_13"/></StgValue>
</operation>

<operation id="143" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="32">
<![CDATA[
:95  %trunc_ln78_4 = trunc i32 %tmp_40 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln78_4"/></StgValue>
</operation>

<operation id="144" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="32">
<![CDATA[
:96  %trunc_ln77_23 = trunc i32 %P_5_read_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln77_23"/></StgValue>
</operation>

<operation id="145" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="32">
<![CDATA[
:97  %trunc_ln77_24 = trunc i32 %P_5_read_3 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln77_24"/></StgValue>
</operation>

<operation id="146" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="32">
<![CDATA[
:98  %trunc_ln77_25 = trunc i32 %tmp_40 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln77_25"/></StgValue>
</operation>

<operation id="147" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="24" op_0_bw="32">
<![CDATA[
:99  %trunc_ln77_26 = trunc i32 %P_5_read_3 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln77_26"/></StgValue>
</operation>

<operation id="148" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="24" op_0_bw="32">
<![CDATA[
:100  %trunc_ln77_27 = trunc i32 %tmp_40 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln77_27"/></StgValue>
</operation>

<operation id="149" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:103  %xor_ln77_24 = xor i24 %trunc_ln77_27, %trunc_ln77_26

]]></Node>
<StgValue><ssdm name="xor_ln77_24"/></StgValue>
</operation>

<operation id="150" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:105  %xor_ln77_26 = xor i16 %trunc_ln77_25, %trunc_ln77_24

]]></Node>
<StgValue><ssdm name="xor_ln77_26"/></StgValue>
</operation>

<operation id="151" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="32">
<![CDATA[
:121  %trunc_ln78_6 = trunc i32 %tmp_42 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln78_6"/></StgValue>
</operation>

<operation id="152" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="32">
<![CDATA[
:122  %trunc_ln77_33 = trunc i32 %P_7_read_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln77_33"/></StgValue>
</operation>

<operation id="153" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="24" op_0_bw="32">
<![CDATA[
:123  %trunc_ln77_34 = trunc i32 %P_7_read_3 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln77_34"/></StgValue>
</operation>

<operation id="154" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="24" op_0_bw="32">
<![CDATA[
:124  %trunc_ln77_35 = trunc i32 %tmp_42 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln77_35"/></StgValue>
</operation>

<operation id="155" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="32">
<![CDATA[
:125  %trunc_ln77_36 = trunc i32 %P_7_read_3 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln77_36"/></StgValue>
</operation>

<operation id="156" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32">
<![CDATA[
:126  %trunc_ln77_37 = trunc i32 %tmp_42 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln77_37"/></StgValue>
</operation>

<operation id="157" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:127  %xor_ln77_34 = xor i32 %tmp_42, %P_7_read_3

]]></Node>
<StgValue><ssdm name="xor_ln77_34"/></StgValue>
</operation>

<operation id="158" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:128  %xor_ln77_35 = xor i16 %xor_ln77_26, %xor_ln77_25

]]></Node>
<StgValue><ssdm name="xor_ln77_35"/></StgValue>
</operation>

<operation id="159" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:129  %xor_ln77_36 = xor i16 %trunc_ln77_37, %trunc_ln77_36

]]></Node>
<StgValue><ssdm name="xor_ln77_36"/></StgValue>
</operation>

<operation id="160" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:130  %xor_ln77_37 = xor i24 %xor_ln77_24, %xor_ln77_23

]]></Node>
<StgValue><ssdm name="xor_ln77_37"/></StgValue>
</operation>

<operation id="161" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:131  %xor_ln77_38 = xor i24 %trunc_ln77_35, %trunc_ln77_34

]]></Node>
<StgValue><ssdm name="xor_ln77_38"/></StgValue>
</operation>

<operation id="162" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:132  %p_tmp_7 = xor i32 %xor_ln77_34, %p_tmp_5

]]></Node>
<StgValue><ssdm name="p_tmp_7"/></StgValue>
</operation>

<operation id="163" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
:133  %tmp_43 = call fastcc i32 @feistel(i32 %p_tmp_7, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="164" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:154  %xor_ln77_47 = xor i24 %xor_ln77_38, %xor_ln77_37

]]></Node>
<StgValue><ssdm name="xor_ln77_47"/></StgValue>
</operation>

<operation id="165" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:156  %xor_ln77_49 = xor i16 %xor_ln77_36, %xor_ln77_35

]]></Node>
<StgValue><ssdm name="xor_ln77_49"/></StgValue>
</operation>

<operation id="166" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:269  %xor_ln242_1 = xor i8 %plaintext_load_7, %trunc_ln78

]]></Node>
<StgValue><ssdm name="xor_ln242_1"/></StgValue>
</operation>

<operation id="167" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:270  %xor_ln242_2 = xor i8 %trunc_ln77_3, %trunc_ln78_2

]]></Node>
<StgValue><ssdm name="xor_ln242_2"/></StgValue>
</operation>

<operation id="168" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:271  %xor_ln242_3 = xor i8 %xor_ln242_2, %xor_ln242_1

]]></Node>
<StgValue><ssdm name="xor_ln242_3"/></StgValue>
</operation>

<operation id="169" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:272  %xor_ln242_4 = xor i8 %trunc_ln77_13, %trunc_ln78_4

]]></Node>
<StgValue><ssdm name="xor_ln242_4"/></StgValue>
</operation>

<operation id="170" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:273  %xor_ln242_5 = xor i8 %trunc_ln78_6, %trunc_ln77_33

]]></Node>
<StgValue><ssdm name="xor_ln242_5"/></StgValue>
</operation>

<operation id="171" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:274  %xor_ln242_6 = xor i8 %xor_ln242_5, %trunc_ln77_23

]]></Node>
<StgValue><ssdm name="xor_ln242_6"/></StgValue>
</operation>

<operation id="172" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:275  %xor_ln242_7 = xor i8 %xor_ln242_6, %xor_ln242_4

]]></Node>
<StgValue><ssdm name="xor_ln242_7"/></StgValue>
</operation>

<operation id="173" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:276  %xor_ln242_8 = xor i8 %xor_ln242_7, %xor_ln242_3

]]></Node>
<StgValue><ssdm name="xor_ln242_8"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="174" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
:133  %tmp_43 = call fastcc i32 @feistel(i32 %p_tmp_7, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="175" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %P_8_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_8_read)

]]></Node>
<StgValue><ssdm name="P_8_read_3"/></StgValue>
</operation>

<operation id="176" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32">
<![CDATA[
:36  %trunc_ln77 = trunc i32 %P_0_read_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln77"/></StgValue>
</operation>

<operation id="177" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="32">
<![CDATA[
:56  %trunc_ln78_1 = trunc i32 %tmp_s to i8

]]></Node>
<StgValue><ssdm name="trunc_ln78_1"/></StgValue>
</operation>

<operation id="178" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="32">
<![CDATA[
:57  %trunc_ln77_8 = trunc i32 %P_2_read_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln77_8"/></StgValue>
</operation>

<operation id="179" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="32">
<![CDATA[
:82  %trunc_ln78_3 = trunc i32 %tmp_39 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln78_3"/></StgValue>
</operation>

<operation id="180" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32">
<![CDATA[
:83  %trunc_ln77_18 = trunc i32 %P_4_read_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln77_18"/></StgValue>
</operation>

<operation id="181" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="32">
<![CDATA[
:108  %trunc_ln78_5 = trunc i32 %tmp_41 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln78_5"/></StgValue>
</operation>

<operation id="182" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="32">
<![CDATA[
:109  %trunc_ln77_28 = trunc i32 %P_6_read_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln77_28"/></StgValue>
</operation>

<operation id="183" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="32">
<![CDATA[
:110  %trunc_ln77_29 = trunc i32 %P_6_read_3 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln77_29"/></StgValue>
</operation>

<operation id="184" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="24" op_0_bw="32">
<![CDATA[
:111  %trunc_ln77_30 = trunc i32 %tmp_41 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln77_30"/></StgValue>
</operation>

<operation id="185" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="32">
<![CDATA[
:112  %trunc_ln77_31 = trunc i32 %P_6_read_3 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln77_31"/></StgValue>
</operation>

<operation id="186" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="32">
<![CDATA[
:113  %trunc_ln77_32 = trunc i32 %tmp_41 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln77_32"/></StgValue>
</operation>

<operation id="187" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:116  %xor_ln77_30 = xor i16 %trunc_ln77_32, %trunc_ln77_31

]]></Node>
<StgValue><ssdm name="xor_ln77_30"/></StgValue>
</operation>

<operation id="188" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:118  %xor_ln77_32 = xor i24 %trunc_ln77_30, %trunc_ln77_29

]]></Node>
<StgValue><ssdm name="xor_ln77_32"/></StgValue>
</operation>

<operation id="189" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="32">
<![CDATA[
:134  %trunc_ln78_7 = trunc i32 %tmp_43 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln78_7"/></StgValue>
</operation>

<operation id="190" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="32">
<![CDATA[
:136  %trunc_ln77_39 = trunc i32 %P_8_read_3 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln77_39"/></StgValue>
</operation>

<operation id="191" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="32">
<![CDATA[
:137  %trunc_ln77_40 = trunc i32 %tmp_43 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln77_40"/></StgValue>
</operation>

<operation id="192" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="24" op_0_bw="32">
<![CDATA[
:138  %trunc_ln77_41 = trunc i32 %P_8_read_3 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln77_41"/></StgValue>
</operation>

<operation id="193" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="24" op_0_bw="32">
<![CDATA[
:139  %trunc_ln77_42 = trunc i32 %tmp_43 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln77_42"/></StgValue>
</operation>

<operation id="194" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:140  %xor_ln77_40 = xor i32 %tmp_43, %P_8_read_3

]]></Node>
<StgValue><ssdm name="xor_ln77_40"/></StgValue>
</operation>

<operation id="195" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:141  %xor_ln77_41 = xor i24 %xor_ln77_32, %xor_ln77_31

]]></Node>
<StgValue><ssdm name="xor_ln77_41"/></StgValue>
</operation>

<operation id="196" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:142  %xor_ln77_42 = xor i24 %trunc_ln77_42, %trunc_ln77_41

]]></Node>
<StgValue><ssdm name="xor_ln77_42"/></StgValue>
</operation>

<operation id="197" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:143  %xor_ln77_43 = xor i16 %xor_ln77_30, %xor_ln77_29

]]></Node>
<StgValue><ssdm name="xor_ln77_43"/></StgValue>
</operation>

<operation id="198" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:144  %xor_ln77_44 = xor i16 %trunc_ln77_40, %trunc_ln77_39

]]></Node>
<StgValue><ssdm name="xor_ln77_44"/></StgValue>
</operation>

<operation id="199" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:145  %p_tmp_8 = xor i32 %xor_ln77_40, %p_tmp_6

]]></Node>
<StgValue><ssdm name="p_tmp_8"/></StgValue>
</operation>

<operation id="200" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
:146  %tmp_44 = call fastcc i32 @feistel(i32 %p_tmp_8, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="201" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:167  %xor_ln77_53 = xor i16 %xor_ln77_44, %xor_ln77_43

]]></Node>
<StgValue><ssdm name="xor_ln77_53"/></StgValue>
</operation>

<operation id="202" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:169  %xor_ln77_55 = xor i24 %xor_ln77_42, %xor_ln77_41

]]></Node>
<StgValue><ssdm name="xor_ln77_55"/></StgValue>
</operation>

<operation id="203" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:297  %xor_ln246_1 = xor i8 %plaintext_load_3, %trunc_ln77

]]></Node>
<StgValue><ssdm name="xor_ln246_1"/></StgValue>
</operation>

<operation id="204" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:298  %xor_ln246_2 = xor i8 %trunc_ln78_1, %trunc_ln77_8

]]></Node>
<StgValue><ssdm name="xor_ln246_2"/></StgValue>
</operation>

<operation id="205" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:299  %xor_ln246_3 = xor i8 %xor_ln246_2, %xor_ln246_1

]]></Node>
<StgValue><ssdm name="xor_ln246_3"/></StgValue>
</operation>

<operation id="206" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:300  %xor_ln246_4 = xor i8 %trunc_ln78_3, %trunc_ln77_18

]]></Node>
<StgValue><ssdm name="xor_ln246_4"/></StgValue>
</operation>

<operation id="207" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:301  %xor_ln246_5 = xor i8 %trunc_ln77_28, %trunc_ln78_7

]]></Node>
<StgValue><ssdm name="xor_ln246_5"/></StgValue>
</operation>

<operation id="208" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:302  %xor_ln246_6 = xor i8 %xor_ln246_5, %trunc_ln78_5

]]></Node>
<StgValue><ssdm name="xor_ln246_6"/></StgValue>
</operation>

<operation id="209" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:303  %xor_ln246_7 = xor i8 %xor_ln246_6, %xor_ln246_4

]]></Node>
<StgValue><ssdm name="xor_ln246_7"/></StgValue>
</operation>

<operation id="210" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:304  %xor_ln246_8 = xor i8 %xor_ln246_7, %xor_ln246_3

]]></Node>
<StgValue><ssdm name="xor_ln246_8"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="211" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
:146  %tmp_44 = call fastcc i32 @feistel(i32 %p_tmp_8, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="212" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %P_9_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_9_read)

]]></Node>
<StgValue><ssdm name="P_9_read_3"/></StgValue>
</operation>

<operation id="213" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:153  %xor_ln77_46 = xor i32 %tmp_44, %P_9_read_3

]]></Node>
<StgValue><ssdm name="xor_ln77_46"/></StgValue>
</operation>

<operation id="214" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:158  %p_tmp_9 = xor i32 %xor_ln77_46, %p_tmp_7

]]></Node>
<StgValue><ssdm name="p_tmp_9"/></StgValue>
</operation>

<operation id="215" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
:159  %tmp_45 = call fastcc i32 @feistel(i32 %p_tmp_9, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="216" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
:159  %tmp_45 = call fastcc i32 @feistel(i32 %p_tmp_9, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="217" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %P_10_read11 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_10_read)

]]></Node>
<StgValue><ssdm name="P_10_read11"/></StgValue>
</operation>

<operation id="218" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:166  %xor_ln77_52 = xor i32 %tmp_45, %P_10_read11

]]></Node>
<StgValue><ssdm name="xor_ln77_52"/></StgValue>
</operation>

<operation id="219" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:171  %p_tmp_10 = xor i32 %xor_ln77_52, %p_tmp_8

]]></Node>
<StgValue><ssdm name="p_tmp_10"/></StgValue>
</operation>

<operation id="220" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
:172  %tmp_46 = call fastcc i32 @feistel(i32 %p_tmp_10, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="221" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
:172  %tmp_46 = call fastcc i32 @feistel(i32 %p_tmp_10, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="222" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %P_11_read12 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_11_read)

]]></Node>
<StgValue><ssdm name="P_11_read12"/></StgValue>
</operation>

<operation id="223" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="32">
<![CDATA[
:149  %trunc_ln77_44 = trunc i32 %P_9_read_3 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln77_44"/></StgValue>
</operation>

<operation id="224" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="32">
<![CDATA[
:150  %trunc_ln77_45 = trunc i32 %tmp_44 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln77_45"/></StgValue>
</operation>

<operation id="225" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="24" op_0_bw="32">
<![CDATA[
:151  %trunc_ln77_46 = trunc i32 %P_9_read_3 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln77_46"/></StgValue>
</operation>

<operation id="226" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="24" op_0_bw="32">
<![CDATA[
:152  %trunc_ln77_47 = trunc i32 %tmp_44 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln77_47"/></StgValue>
</operation>

<operation id="227" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:155  %xor_ln77_48 = xor i24 %trunc_ln77_47, %trunc_ln77_46

]]></Node>
<StgValue><ssdm name="xor_ln77_48"/></StgValue>
</operation>

<operation id="228" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:157  %xor_ln77_50 = xor i16 %trunc_ln77_45, %trunc_ln77_44

]]></Node>
<StgValue><ssdm name="xor_ln77_50"/></StgValue>
</operation>

<operation id="229" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="24" op_0_bw="32">
<![CDATA[
:175  %trunc_ln77_54 = trunc i32 %P_11_read12 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln77_54"/></StgValue>
</operation>

<operation id="230" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="24" op_0_bw="32">
<![CDATA[
:176  %trunc_ln77_55 = trunc i32 %tmp_46 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln77_55"/></StgValue>
</operation>

<operation id="231" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="32">
<![CDATA[
:177  %trunc_ln77_56 = trunc i32 %P_11_read12 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln77_56"/></StgValue>
</operation>

<operation id="232" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="32">
<![CDATA[
:178  %trunc_ln77_57 = trunc i32 %tmp_46 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln77_57"/></StgValue>
</operation>

<operation id="233" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:179  %xor_ln77_58 = xor i32 %tmp_46, %P_11_read12

]]></Node>
<StgValue><ssdm name="xor_ln77_58"/></StgValue>
</operation>

<operation id="234" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:180  %xor_ln77_59 = xor i16 %xor_ln77_50, %xor_ln77_49

]]></Node>
<StgValue><ssdm name="xor_ln77_59"/></StgValue>
</operation>

<operation id="235" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:181  %xor_ln77_60 = xor i16 %trunc_ln77_57, %trunc_ln77_56

]]></Node>
<StgValue><ssdm name="xor_ln77_60"/></StgValue>
</operation>

<operation id="236" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:182  %xor_ln77_61 = xor i24 %xor_ln77_48, %xor_ln77_47

]]></Node>
<StgValue><ssdm name="xor_ln77_61"/></StgValue>
</operation>

<operation id="237" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:183  %xor_ln77_62 = xor i24 %trunc_ln77_55, %trunc_ln77_54

]]></Node>
<StgValue><ssdm name="xor_ln77_62"/></StgValue>
</operation>

<operation id="238" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:184  %p_tmp_11 = xor i32 %xor_ln77_58, %p_tmp_9

]]></Node>
<StgValue><ssdm name="p_tmp_11"/></StgValue>
</operation>

<operation id="239" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
:185  %tmp_47 = call fastcc i32 @feistel(i32 %p_tmp_11, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="240" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:206  %xor_ln77_71 = xor i24 %xor_ln77_62, %xor_ln77_61

]]></Node>
<StgValue><ssdm name="xor_ln77_71"/></StgValue>
</operation>

<operation id="241" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:208  %xor_ln77_73 = xor i16 %xor_ln77_60, %xor_ln77_59

]]></Node>
<StgValue><ssdm name="xor_ln77_73"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="242" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
:185  %tmp_47 = call fastcc i32 @feistel(i32 %p_tmp_11, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="243" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %P_12_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_12_read)

]]></Node>
<StgValue><ssdm name="P_12_read_3"/></StgValue>
</operation>

<operation id="244" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="24" op_0_bw="32">
<![CDATA[
:162  %trunc_ln77_49 = trunc i32 %P_10_read11 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln77_49"/></StgValue>
</operation>

<operation id="245" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="24" op_0_bw="32">
<![CDATA[
:163  %trunc_ln77_50 = trunc i32 %tmp_45 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln77_50"/></StgValue>
</operation>

<operation id="246" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="32">
<![CDATA[
:164  %trunc_ln77_51 = trunc i32 %P_10_read11 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln77_51"/></StgValue>
</operation>

<operation id="247" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="32">
<![CDATA[
:165  %trunc_ln77_52 = trunc i32 %tmp_45 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln77_52"/></StgValue>
</operation>

<operation id="248" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:168  %xor_ln77_54 = xor i16 %trunc_ln77_52, %trunc_ln77_51

]]></Node>
<StgValue><ssdm name="xor_ln77_54"/></StgValue>
</operation>

<operation id="249" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:170  %xor_ln77_56 = xor i24 %trunc_ln77_50, %trunc_ln77_49

]]></Node>
<StgValue><ssdm name="xor_ln77_56"/></StgValue>
</operation>

<operation id="250" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="32">
<![CDATA[
:188  %trunc_ln77_59 = trunc i32 %P_12_read_3 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln77_59"/></StgValue>
</operation>

<operation id="251" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="32">
<![CDATA[
:189  %trunc_ln77_60 = trunc i32 %tmp_47 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln77_60"/></StgValue>
</operation>

<operation id="252" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="24" op_0_bw="32">
<![CDATA[
:190  %trunc_ln77_61 = trunc i32 %P_12_read_3 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln77_61"/></StgValue>
</operation>

<operation id="253" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="24" op_0_bw="32">
<![CDATA[
:191  %trunc_ln77_62 = trunc i32 %tmp_47 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln77_62"/></StgValue>
</operation>

<operation id="254" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:192  %xor_ln77_64 = xor i32 %tmp_47, %P_12_read_3

]]></Node>
<StgValue><ssdm name="xor_ln77_64"/></StgValue>
</operation>

<operation id="255" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:193  %xor_ln77_65 = xor i24 %xor_ln77_56, %xor_ln77_55

]]></Node>
<StgValue><ssdm name="xor_ln77_65"/></StgValue>
</operation>

<operation id="256" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:194  %xor_ln77_66 = xor i24 %trunc_ln77_62, %trunc_ln77_61

]]></Node>
<StgValue><ssdm name="xor_ln77_66"/></StgValue>
</operation>

<operation id="257" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:195  %xor_ln77_67 = xor i16 %xor_ln77_54, %xor_ln77_53

]]></Node>
<StgValue><ssdm name="xor_ln77_67"/></StgValue>
</operation>

<operation id="258" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:196  %xor_ln77_68 = xor i16 %trunc_ln77_60, %trunc_ln77_59

]]></Node>
<StgValue><ssdm name="xor_ln77_68"/></StgValue>
</operation>

<operation id="259" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:197  %p_tmp_12 = xor i32 %xor_ln77_64, %p_tmp_10

]]></Node>
<StgValue><ssdm name="p_tmp_12"/></StgValue>
</operation>

<operation id="260" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
:198  %tmp_48 = call fastcc i32 @feistel(i32 %p_tmp_12, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="261" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:219  %xor_ln77_77 = xor i16 %xor_ln77_68, %xor_ln77_67

]]></Node>
<StgValue><ssdm name="xor_ln77_77"/></StgValue>
</operation>

<operation id="262" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:221  %xor_ln77_79 = xor i24 %xor_ln77_66, %xor_ln77_65

]]></Node>
<StgValue><ssdm name="xor_ln77_79"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="263" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
:198  %tmp_48 = call fastcc i32 @feistel(i32 %p_tmp_12, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="264" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %P_13_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_13_read)

]]></Node>
<StgValue><ssdm name="P_13_read_3"/></StgValue>
</operation>

<operation id="265" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:205  %xor_ln77_70 = xor i32 %tmp_48, %P_13_read_3

]]></Node>
<StgValue><ssdm name="xor_ln77_70"/></StgValue>
</operation>

<operation id="266" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:210  %p_tmp_13 = xor i32 %xor_ln77_70, %p_tmp_11

]]></Node>
<StgValue><ssdm name="p_tmp_13"/></StgValue>
</operation>

<operation id="267" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
:211  %tmp_49 = call fastcc i32 @feistel(i32 %p_tmp_13, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="268" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
:211  %tmp_49 = call fastcc i32 @feistel(i32 %p_tmp_13, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="269" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %P_14_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_14_read)

]]></Node>
<StgValue><ssdm name="P_14_read_3"/></StgValue>
</operation>

<operation id="270" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:218  %xor_ln77_76 = xor i32 %tmp_49, %P_14_read_3

]]></Node>
<StgValue><ssdm name="xor_ln77_76"/></StgValue>
</operation>

<operation id="271" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:223  %p_tmp_14 = xor i32 %xor_ln77_76, %p_tmp_12

]]></Node>
<StgValue><ssdm name="p_tmp_14"/></StgValue>
</operation>

<operation id="272" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
:224  %tmp_50 = call fastcc i32 @feistel(i32 %p_tmp_14, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="273" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
:224  %tmp_50 = call fastcc i32 @feistel(i32 %p_tmp_14, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="274" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %P_17_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_17_read)

]]></Node>
<StgValue><ssdm name="P_17_read_3"/></StgValue>
</operation>

<operation id="275" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %P_15_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_15_read)

]]></Node>
<StgValue><ssdm name="P_15_read_3"/></StgValue>
</operation>

<operation id="276" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="32">
<![CDATA[
:147  %trunc_ln78_8 = trunc i32 %tmp_44 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln78_8"/></StgValue>
</operation>

<operation id="277" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="32">
<![CDATA[
:148  %trunc_ln77_43 = trunc i32 %P_9_read_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln77_43"/></StgValue>
</operation>

<operation id="278" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="32">
<![CDATA[
:173  %trunc_ln78_10 = trunc i32 %tmp_46 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln78_10"/></StgValue>
</operation>

<operation id="279" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="32">
<![CDATA[
:174  %trunc_ln77_53 = trunc i32 %P_11_read12 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln77_53"/></StgValue>
</operation>

<operation id="280" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="32">
<![CDATA[
:199  %trunc_ln78_12 = trunc i32 %tmp_48 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln78_12"/></StgValue>
</operation>

<operation id="281" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="32">
<![CDATA[
:200  %trunc_ln77_63 = trunc i32 %P_13_read_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln77_63"/></StgValue>
</operation>

<operation id="282" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="32">
<![CDATA[
:201  %trunc_ln77_64 = trunc i32 %P_13_read_3 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln77_64"/></StgValue>
</operation>

<operation id="283" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="32">
<![CDATA[
:202  %trunc_ln77_65 = trunc i32 %tmp_48 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln77_65"/></StgValue>
</operation>

<operation id="284" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="24" op_0_bw="32">
<![CDATA[
:203  %trunc_ln77_66 = trunc i32 %P_13_read_3 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln77_66"/></StgValue>
</operation>

<operation id="285" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="24" op_0_bw="32">
<![CDATA[
:204  %trunc_ln77_67 = trunc i32 %tmp_48 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln77_67"/></StgValue>
</operation>

<operation id="286" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:207  %xor_ln77_72 = xor i24 %trunc_ln77_67, %trunc_ln77_66

]]></Node>
<StgValue><ssdm name="xor_ln77_72"/></StgValue>
</operation>

<operation id="287" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:209  %xor_ln77_74 = xor i16 %trunc_ln77_65, %trunc_ln77_64

]]></Node>
<StgValue><ssdm name="xor_ln77_74"/></StgValue>
</operation>

<operation id="288" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="32">
<![CDATA[
:225  %trunc_ln78_14 = trunc i32 %tmp_50 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln78_14"/></StgValue>
</operation>

<operation id="289" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="32">
<![CDATA[
:226  %trunc_ln77_73 = trunc i32 %P_15_read_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln77_73"/></StgValue>
</operation>

<operation id="290" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="24" op_0_bw="32">
<![CDATA[
:227  %trunc_ln77_74 = trunc i32 %P_15_read_3 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln77_74"/></StgValue>
</operation>

<operation id="291" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="24" op_0_bw="32">
<![CDATA[
:228  %trunc_ln77_75 = trunc i32 %tmp_50 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln77_75"/></StgValue>
</operation>

<operation id="292" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="32">
<![CDATA[
:229  %trunc_ln77_76 = trunc i32 %P_15_read_3 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln77_76"/></StgValue>
</operation>

<operation id="293" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="32">
<![CDATA[
:230  %trunc_ln77_77 = trunc i32 %tmp_50 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln77_77"/></StgValue>
</operation>

<operation id="294" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:231  %xor_ln77_82 = xor i32 %tmp_50, %P_15_read_3

]]></Node>
<StgValue><ssdm name="xor_ln77_82"/></StgValue>
</operation>

<operation id="295" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:232  %xor_ln77_83 = xor i16 %xor_ln77_74, %xor_ln77_73

]]></Node>
<StgValue><ssdm name="xor_ln77_83"/></StgValue>
</operation>

<operation id="296" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:233  %xor_ln77_84 = xor i16 %trunc_ln77_77, %trunc_ln77_76

]]></Node>
<StgValue><ssdm name="xor_ln77_84"/></StgValue>
</operation>

<operation id="297" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:234  %xor_ln77_85 = xor i24 %xor_ln77_72, %xor_ln77_71

]]></Node>
<StgValue><ssdm name="xor_ln77_85"/></StgValue>
</operation>

<operation id="298" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:235  %xor_ln77_86 = xor i24 %trunc_ln77_75, %trunc_ln77_74

]]></Node>
<StgValue><ssdm name="xor_ln77_86"/></StgValue>
</operation>

<operation id="299" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:236  %left_2 = xor i32 %xor_ln77_82, %p_tmp_13

]]></Node>
<StgValue><ssdm name="left_2"/></StgValue>
</operation>

<operation id="300" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
:237  %tmp_51 = call fastcc i32 @feistel(i32 %left_2, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="301" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="32">
<![CDATA[
:252  %trunc_ln83 = trunc i32 %P_17_read_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln83"/></StgValue>
</operation>

<operation id="302" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="24" op_0_bw="32">
<![CDATA[
:253  %trunc_ln83_1 = trunc i32 %P_17_read_3 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln83_1"/></StgValue>
</operation>

<operation id="303" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:254  %xor_ln83 = xor i24 %xor_ln77_86, %xor_ln77_85

]]></Node>
<StgValue><ssdm name="xor_ln83"/></StgValue>
</operation>

<operation id="304" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="32">
<![CDATA[
:255  %trunc_ln83_2 = trunc i32 %P_17_read_3 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln83_2"/></StgValue>
</operation>

<operation id="305" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:256  %xor_ln83_1 = xor i16 %xor_ln77_84, %xor_ln77_83

]]></Node>
<StgValue><ssdm name="xor_ln83_1"/></StgValue>
</operation>

<operation id="306" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:257  %left = xor i32 %left_2, %P_17_read_3

]]></Node>
<StgValue><ssdm name="left"/></StgValue>
</operation>

<operation id="307" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:258  %xor_ln83_3 = xor i16 %xor_ln83_1, %trunc_ln83_2

]]></Node>
<StgValue><ssdm name="xor_ln83_3"/></StgValue>
</operation>

<operation id="308" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:259  %xor_ln83_4 = xor i24 %xor_ln83, %trunc_ln83_1

]]></Node>
<StgValue><ssdm name="xor_ln83_4"/></StgValue>
</operation>

<operation id="309" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:260  %ciphertext_addr = getelementptr [8 x i8]* %ciphertext, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="ciphertext_addr"/></StgValue>
</operation>

<operation id="310" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:261  %trunc_ln5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %left, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="311" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
:262  store i8 %trunc_ln5, i8* %ciphertext_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="312" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:263  %trunc_ln6 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %xor_ln83_4, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="313" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:264  %ciphertext_addr_1 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="ciphertext_addr_1"/></StgValue>
</operation>

<operation id="314" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
:265  store i8 %trunc_ln6, i8* %ciphertext_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="315" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:266  %trunc_ln7 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %xor_ln83_3, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="316" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:277  %xor_ln242_9 = xor i8 %trunc_ln78_8, %trunc_ln77_43

]]></Node>
<StgValue><ssdm name="xor_ln242_9"/></StgValue>
</operation>

<operation id="317" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:278  %xor_ln242_10 = xor i8 %trunc_ln78_10, %trunc_ln77_53

]]></Node>
<StgValue><ssdm name="xor_ln242_10"/></StgValue>
</operation>

<operation id="318" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:279  %xor_ln242_11 = xor i8 %xor_ln242_10, %xor_ln242_9

]]></Node>
<StgValue><ssdm name="xor_ln242_11"/></StgValue>
</operation>

<operation id="319" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:280  %xor_ln242_12 = xor i8 %trunc_ln78_12, %trunc_ln77_63

]]></Node>
<StgValue><ssdm name="xor_ln242_12"/></StgValue>
</operation>

<operation id="320" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:281  %xor_ln242_13 = xor i8 %trunc_ln77_73, %trunc_ln83

]]></Node>
<StgValue><ssdm name="xor_ln242_13"/></StgValue>
</operation>

<operation id="321" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:282  %xor_ln242_14 = xor i8 %xor_ln242_13, %trunc_ln78_14

]]></Node>
<StgValue><ssdm name="xor_ln242_14"/></StgValue>
</operation>

<operation id="322" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:283  %xor_ln242_15 = xor i8 %xor_ln242_14, %xor_ln242_12

]]></Node>
<StgValue><ssdm name="xor_ln242_15"/></StgValue>
</operation>

<operation id="323" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:284  %xor_ln242_16 = xor i8 %xor_ln242_15, %xor_ln242_11

]]></Node>
<StgValue><ssdm name="xor_ln242_16"/></StgValue>
</operation>

<operation id="324" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:285  %xor_ln242 = xor i8 %xor_ln242_16, %xor_ln242_8

]]></Node>
<StgValue><ssdm name="xor_ln242"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="325" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
:237  %tmp_51 = call fastcc i32 @feistel(i32 %left_2, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="326" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:267  %ciphertext_addr_2 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="ciphertext_addr_2"/></StgValue>
</operation>

<operation id="327" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
:268  store i8 %trunc_ln7, i8* %ciphertext_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="328" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:286  %ciphertext_addr_3 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="ciphertext_addr_3"/></StgValue>
</operation>

<operation id="329" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
:287  store i8 %xor_ln242, i8* %ciphertext_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="330" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %P_16_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_16_read)

]]></Node>
<StgValue><ssdm name="P_16_read_3"/></StgValue>
</operation>

<operation id="331" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="32">
<![CDATA[
:135  %trunc_ln77_38 = trunc i32 %P_8_read_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln77_38"/></StgValue>
</operation>

<operation id="332" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="32">
<![CDATA[
:160  %trunc_ln78_9 = trunc i32 %tmp_45 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln78_9"/></StgValue>
</operation>

<operation id="333" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="32">
<![CDATA[
:161  %trunc_ln77_48 = trunc i32 %P_10_read11 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln77_48"/></StgValue>
</operation>

<operation id="334" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="32">
<![CDATA[
:186  %trunc_ln78_11 = trunc i32 %tmp_47 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln78_11"/></StgValue>
</operation>

<operation id="335" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="32">
<![CDATA[
:187  %trunc_ln77_58 = trunc i32 %P_12_read_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln77_58"/></StgValue>
</operation>

<operation id="336" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="32">
<![CDATA[
:212  %trunc_ln78_13 = trunc i32 %tmp_49 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln78_13"/></StgValue>
</operation>

<operation id="337" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="32">
<![CDATA[
:213  %trunc_ln77_68 = trunc i32 %P_14_read_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln77_68"/></StgValue>
</operation>

<operation id="338" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="24" op_0_bw="32">
<![CDATA[
:214  %trunc_ln77_69 = trunc i32 %P_14_read_3 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln77_69"/></StgValue>
</operation>

<operation id="339" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="24" op_0_bw="32">
<![CDATA[
:215  %trunc_ln77_70 = trunc i32 %tmp_49 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln77_70"/></StgValue>
</operation>

<operation id="340" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="32">
<![CDATA[
:216  %trunc_ln77_71 = trunc i32 %P_14_read_3 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln77_71"/></StgValue>
</operation>

<operation id="341" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="32">
<![CDATA[
:217  %trunc_ln77_72 = trunc i32 %tmp_49 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln77_72"/></StgValue>
</operation>

<operation id="342" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:220  %xor_ln77_78 = xor i16 %trunc_ln77_72, %trunc_ln77_71

]]></Node>
<StgValue><ssdm name="xor_ln77_78"/></StgValue>
</operation>

<operation id="343" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:222  %xor_ln77_80 = xor i24 %trunc_ln77_70, %trunc_ln77_69

]]></Node>
<StgValue><ssdm name="xor_ln77_80"/></StgValue>
</operation>

<operation id="344" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="32">
<![CDATA[
:238  %trunc_ln78_15 = trunc i32 %tmp_51 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln78_15"/></StgValue>
</operation>

<operation id="345" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="32">
<![CDATA[
:239  %trunc_ln82 = trunc i32 %P_16_read_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln82"/></StgValue>
</operation>

<operation id="346" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="32">
<![CDATA[
:240  %trunc_ln82_1 = trunc i32 %P_16_read_3 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln82_1"/></StgValue>
</operation>

<operation id="347" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="32">
<![CDATA[
:241  %trunc_ln82_2 = trunc i32 %tmp_51 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln82_2"/></StgValue>
</operation>

<operation id="348" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="24" op_0_bw="32">
<![CDATA[
:242  %trunc_ln82_3 = trunc i32 %P_16_read_3 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln82_3"/></StgValue>
</operation>

<operation id="349" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="24" op_0_bw="32">
<![CDATA[
:243  %trunc_ln82_4 = trunc i32 %tmp_51 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln82_4"/></StgValue>
</operation>

<operation id="350" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:244  %xor_ln82 = xor i32 %tmp_51, %P_16_read_3

]]></Node>
<StgValue><ssdm name="xor_ln82"/></StgValue>
</operation>

<operation id="351" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:245  %xor_ln82_1 = xor i24 %xor_ln77_80, %xor_ln77_79

]]></Node>
<StgValue><ssdm name="xor_ln82_1"/></StgValue>
</operation>

<operation id="352" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:246  %xor_ln82_2 = xor i24 %trunc_ln82_4, %trunc_ln82_3

]]></Node>
<StgValue><ssdm name="xor_ln82_2"/></StgValue>
</operation>

<operation id="353" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:247  %xor_ln82_3 = xor i16 %xor_ln77_78, %xor_ln77_77

]]></Node>
<StgValue><ssdm name="xor_ln82_3"/></StgValue>
</operation>

<operation id="354" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:248  %xor_ln82_4 = xor i16 %trunc_ln82_2, %trunc_ln82_1

]]></Node>
<StgValue><ssdm name="xor_ln82_4"/></StgValue>
</operation>

<operation id="355" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:249  %right = xor i32 %xor_ln82, %p_tmp_14

]]></Node>
<StgValue><ssdm name="right"/></StgValue>
</operation>

<operation id="356" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:250  %xor_ln82_6 = xor i16 %xor_ln82_4, %xor_ln82_3

]]></Node>
<StgValue><ssdm name="xor_ln82_6"/></StgValue>
</operation>

<operation id="357" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:251  %xor_ln82_7 = xor i24 %xor_ln82_2, %xor_ln82_1

]]></Node>
<StgValue><ssdm name="xor_ln82_7"/></StgValue>
</operation>

<operation id="358" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:288  %trunc_ln8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %right, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="359" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:289  %ciphertext_addr_4 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="ciphertext_addr_4"/></StgValue>
</operation>

<operation id="360" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
:290  store i8 %trunc_ln8, i8* %ciphertext_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="361" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:291  %trunc_ln9 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %xor_ln82_7, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="362" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:292  %ciphertext_addr_5 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="ciphertext_addr_5"/></StgValue>
</operation>

<operation id="363" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
:293  store i8 %trunc_ln9, i8* %ciphertext_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="364" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:294  %trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %xor_ln82_6, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="365" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:305  %xor_ln246_9 = xor i8 %trunc_ln77_38, %trunc_ln78_9

]]></Node>
<StgValue><ssdm name="xor_ln246_9"/></StgValue>
</operation>

<operation id="366" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:306  %xor_ln246_10 = xor i8 %trunc_ln77_48, %trunc_ln78_11

]]></Node>
<StgValue><ssdm name="xor_ln246_10"/></StgValue>
</operation>

<operation id="367" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:307  %xor_ln246_11 = xor i8 %xor_ln246_10, %xor_ln246_9

]]></Node>
<StgValue><ssdm name="xor_ln246_11"/></StgValue>
</operation>

<operation id="368" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:308  %xor_ln246_12 = xor i8 %trunc_ln77_58, %trunc_ln78_13

]]></Node>
<StgValue><ssdm name="xor_ln246_12"/></StgValue>
</operation>

<operation id="369" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:309  %xor_ln246_13 = xor i8 %trunc_ln78_15, %trunc_ln82

]]></Node>
<StgValue><ssdm name="xor_ln246_13"/></StgValue>
</operation>

<operation id="370" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:310  %xor_ln246_14 = xor i8 %xor_ln246_13, %trunc_ln77_68

]]></Node>
<StgValue><ssdm name="xor_ln246_14"/></StgValue>
</operation>

<operation id="371" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:311  %xor_ln246_15 = xor i8 %xor_ln246_14, %xor_ln246_12

]]></Node>
<StgValue><ssdm name="xor_ln246_15"/></StgValue>
</operation>

<operation id="372" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:312  %xor_ln246_16 = xor i8 %xor_ln246_15, %xor_ln246_11

]]></Node>
<StgValue><ssdm name="xor_ln246_16"/></StgValue>
</operation>

<operation id="373" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:313  %xor_ln246 = xor i8 %xor_ln246_16, %xor_ln246_8

]]></Node>
<StgValue><ssdm name="xor_ln246"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="374" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:295  %ciphertext_addr_6 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="ciphertext_addr_6"/></StgValue>
</operation>

<operation id="375" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
:296  store i8 %trunc_ln, i8* %ciphertext_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln245"/></StgValue>
</operation>

<operation id="376" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:314  %ciphertext_addr_7 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="ciphertext_addr_7"/></StgValue>
</operation>

<operation id="377" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
:315  store i8 %xor_ln246, i8* %ciphertext_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="378" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0">
<![CDATA[
:316  ret void

]]></Node>
<StgValue><ssdm name="ret_ln85"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
