\doxysection{FLASH\+\_\+\+Type\+Def Struct Reference}
\hypertarget{structFLASH__TypeDef}{}\label{structFLASH__TypeDef}\index{FLASH\_TypeDef@{FLASH\_TypeDef}}


FLASH Registers.  




{\ttfamily \#include $<$stm32wl55xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structFLASH__TypeDef_a9cb55206b29a8c16354747c556ab8bea}{ACR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structFLASH__TypeDef_afed2894a9eb7ad0747c4b9620f26e8bf}{ACR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structFLASH__TypeDef_a84c491be6c66b1d5b6a2efd0740b3d0c}{KEYR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structFLASH__TypeDef_afc4900646681dfe1ca43133d376c4423}{OPTKEYR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structFLASH__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structFLASH__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structFLASH__TypeDef_abe203f827d2e33c7f162e4170b6dfdb3}{ECCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structFLASH__TypeDef_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structFLASH__TypeDef_a0a5451bd489a6183347939eecfb69b14}{OPTR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structFLASH__TypeDef_abccadcbffce527241193860a464ec6e8}{PCROP1\+ASR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structFLASH__TypeDef_ab3f40e9835d8abb8b42a3bde32967c77}{PCROP1\+AER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structFLASH__TypeDef_a503024fb8ce3251295cb464cb2fc296a}{WRP1\+AR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structFLASH__TypeDef_a6c4436204616aa7b8494c93cc3a58cee}{WRP1\+BR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structFLASH__TypeDef_a905a9adf28eeab5004bedafa3cc6a45a}{PCROP1\+BSR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structFLASH__TypeDef_addce94bf5cf5ff6335b853939e97d3d7}{PCROP1\+BER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structFLASH__TypeDef_abd9e215e3258cb07966f2c192d52fa5c}{IPCCBR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structFLASH__TypeDef_a16f8328b824869e19e116921616ac811}{RESERVED2}} \mbox{[}7\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structFLASH__TypeDef_a9c827388019974a9299adbdd27500769}{C2\+ACR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structFLASH__TypeDef_ace493f3255a930643af0884cba1891b4}{C2\+SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structFLASH__TypeDef_a189e6e34cb9d39427960589f4b8f1495}{C2\+CR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structFLASH__TypeDef_a3707efeb419922a7a78ed0519272c5cd}{RESERVED3}} \mbox{[}6\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structFLASH__TypeDef_a7ba4cf58616e1bd452463656c7975c57}{SFR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structFLASH__TypeDef_aa0764e1fe5a64c4d241cea6602632bc6}{SRRVR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
FLASH Registers. 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00438}{438}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



\doxysubsection{Field Documentation}
\Hypertarget{structFLASH__TypeDef_a9cb55206b29a8c16354747c556ab8bea}\label{structFLASH__TypeDef_a9cb55206b29a8c16354747c556ab8bea} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!ACR@{ACR}}
\index{ACR@{ACR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ACR}{ACR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ACR}

FLASH Access control register, Address offset\+: 0x00 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00440}{440}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structFLASH__TypeDef_afed2894a9eb7ad0747c4b9620f26e8bf}\label{structFLASH__TypeDef_afed2894a9eb7ad0747c4b9620f26e8bf} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!ACR2@{ACR2}}
\index{ACR2@{ACR2}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ACR2}{ACR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ACR2}

FLASH Access control register 2, Address offset\+: 0x04 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00441}{441}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structFLASH__TypeDef_a9c827388019974a9299adbdd27500769}\label{structFLASH__TypeDef_a9c827388019974a9299adbdd27500769} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!C2ACR@{C2ACR}}
\index{C2ACR@{C2ACR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C2ACR}{C2ACR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C2\+ACR}

FLASH Core MO+ Access Control Register , Address offset\+: 0x5C ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00457}{457}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structFLASH__TypeDef_a189e6e34cb9d39427960589f4b8f1495}\label{structFLASH__TypeDef_a189e6e34cb9d39427960589f4b8f1495} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!C2CR@{C2CR}}
\index{C2CR@{C2CR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C2CR}{C2CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C2\+CR}

FLASH Core MO+ Control register, Address offset\+: 0x64 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00459}{459}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structFLASH__TypeDef_ace493f3255a930643af0884cba1891b4}\label{structFLASH__TypeDef_ace493f3255a930643af0884cba1891b4} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!C2SR@{C2SR}}
\index{C2SR@{C2SR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C2SR}{C2SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C2\+SR}

FLASH Core MO+ Status Register, Address offset\+: 0x60 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00458}{458}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structFLASH__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}\label{structFLASH__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!CR@{CR}}
\index{CR@{CR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

FLASH Control register, Address offset\+: 0x14 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00445}{445}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structFLASH__TypeDef_abe203f827d2e33c7f162e4170b6dfdb3}\label{structFLASH__TypeDef_abe203f827d2e33c7f162e4170b6dfdb3} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!ECCR@{ECCR}}
\index{ECCR@{ECCR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ECCR}{ECCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ECCR}

FLASH ECC register, Address offset\+: 0x18 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00446}{446}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structFLASH__TypeDef_abd9e215e3258cb07966f2c192d52fa5c}\label{structFLASH__TypeDef_abd9e215e3258cb07966f2c192d52fa5c} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!IPCCBR@{IPCCBR}}
\index{IPCCBR@{IPCCBR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IPCCBR}{IPCCBR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IPCCBR}

FLASH IPCC data buffer address, Address offset\+: 0x3C ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00455}{455}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structFLASH__TypeDef_a84c491be6c66b1d5b6a2efd0740b3d0c}\label{structFLASH__TypeDef_a84c491be6c66b1d5b6a2efd0740b3d0c} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!KEYR@{KEYR}}
\index{KEYR@{KEYR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{KEYR}{KEYR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t KEYR}

FLASH Key register, Address offset\+: 0x08 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00442}{442}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structFLASH__TypeDef_afc4900646681dfe1ca43133d376c4423}\label{structFLASH__TypeDef_afc4900646681dfe1ca43133d376c4423} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!OPTKEYR@{OPTKEYR}}
\index{OPTKEYR@{OPTKEYR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OPTKEYR}{OPTKEYR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OPTKEYR}

FLASH Option Key register, Address offset\+: 0x0C ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00443}{443}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structFLASH__TypeDef_a0a5451bd489a6183347939eecfb69b14}\label{structFLASH__TypeDef_a0a5451bd489a6183347939eecfb69b14} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!OPTR@{OPTR}}
\index{OPTR@{OPTR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OPTR}{OPTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OPTR}

FLASH Option register, Address offset\+: 0x20 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00448}{448}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structFLASH__TypeDef_ab3f40e9835d8abb8b42a3bde32967c77}\label{structFLASH__TypeDef_ab3f40e9835d8abb8b42a3bde32967c77} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!PCROP1AER@{PCROP1AER}}
\index{PCROP1AER@{PCROP1AER}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCROP1AER}{PCROP1AER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PCROP1\+AER}

FLASH Bank 1 PCROP area A End address register, Address offset\+: 0x28 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00450}{450}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structFLASH__TypeDef_abccadcbffce527241193860a464ec6e8}\label{structFLASH__TypeDef_abccadcbffce527241193860a464ec6e8} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!PCROP1ASR@{PCROP1ASR}}
\index{PCROP1ASR@{PCROP1ASR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCROP1ASR}{PCROP1ASR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PCROP1\+ASR}

FLASH Bank 1 PCROP area A Start address register, Address offset\+: 0x24 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00449}{449}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structFLASH__TypeDef_addce94bf5cf5ff6335b853939e97d3d7}\label{structFLASH__TypeDef_addce94bf5cf5ff6335b853939e97d3d7} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!PCROP1BER@{PCROP1BER}}
\index{PCROP1BER@{PCROP1BER}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCROP1BER}{PCROP1BER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PCROP1\+BER}

FLASH Bank 1 PCROP area B End address register, Address offset\+: 0x38 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00454}{454}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structFLASH__TypeDef_a905a9adf28eeab5004bedafa3cc6a45a}\label{structFLASH__TypeDef_a905a9adf28eeab5004bedafa3cc6a45a} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!PCROP1BSR@{PCROP1BSR}}
\index{PCROP1BSR@{PCROP1BSR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCROP1BSR}{PCROP1BSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PCROP1\+BSR}

FLASH Bank 1 PCROP area B Start address register, Address offset\+: 0x34 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00453}{453}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structFLASH__TypeDef_ac4ac04e673b5b8320d53f7b0947db902}\label{structFLASH__TypeDef_ac4ac04e673b5b8320d53f7b0947db902} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1}

Reserved, Address offset\+: 0x1C ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00447}{447}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structFLASH__TypeDef_a16f8328b824869e19e116921616ac811}\label{structFLASH__TypeDef_a16f8328b824869e19e116921616ac811} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2\mbox{[}7\mbox{]}}

Reserved, Address offset\+: 0x40-\/0x58 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00456}{456}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structFLASH__TypeDef_a3707efeb419922a7a78ed0519272c5cd}\label{structFLASH__TypeDef_a3707efeb419922a7a78ed0519272c5cd} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED3\mbox{[}6\mbox{]}}

Reserved, Address offset\+: 0x68-\/0x7C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00460}{460}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structFLASH__TypeDef_a7ba4cf58616e1bd452463656c7975c57}\label{structFLASH__TypeDef_a7ba4cf58616e1bd452463656c7975c57} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!SFR@{SFR}}
\index{SFR@{SFR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SFR}{SFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SFR}

FLASH secure start address, Address offset\+: 0x80 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00461}{461}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structFLASH__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}\label{structFLASH__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!SR@{SR}}
\index{SR@{SR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

FLASH Status register, Address offset\+: 0x10 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00444}{444}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structFLASH__TypeDef_aa0764e1fe5a64c4d241cea6602632bc6}\label{structFLASH__TypeDef_aa0764e1fe5a64c4d241cea6602632bc6} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!SRRVR@{SRRVR}}
\index{SRRVR@{SRRVR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SRRVR}{SRRVR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SRRVR}

Fl\+ASH secure SRAM2 start addr and CPU2 reset vector Address offset\+: 0x84 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00462}{462}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structFLASH__TypeDef_a503024fb8ce3251295cb464cb2fc296a}\label{structFLASH__TypeDef_a503024fb8ce3251295cb464cb2fc296a} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!WRP1AR@{WRP1AR}}
\index{WRP1AR@{WRP1AR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WRP1AR}{WRP1AR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WRP1\+AR}

FLASH Bank 1 WRP area A address register, Address offset\+: 0x2C ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00451}{451}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structFLASH__TypeDef_a6c4436204616aa7b8494c93cc3a58cee}\label{structFLASH__TypeDef_a6c4436204616aa7b8494c93cc3a58cee} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!WRP1BR@{WRP1BR}}
\index{WRP1BR@{WRP1BR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WRP1BR}{WRP1BR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WRP1\+BR}

FLASH Bank 1 WRP area B address register, Address offset\+: 0x30 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00452}{452}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+WLxx/\+Include/\mbox{\hyperlink{stm32wl55xx_8h}{stm32wl55xx.\+h}}\end{DoxyCompactItemize}
