
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v' to AST representation.
Generating RTLIL representation for module `\LU'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:446.1-490.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\mult_add'.
Generating RTLIL representation for module `\fpu_add'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:657.2-839.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:842.2-882.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:887.2-989.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\fpmul'.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1049: Warning: Identifier `\sign' is implicitly declared.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1092: Warning: Identifier `\stilltiny_or_tiny_and_denormround' is implicitly declared.
Generating RTLIL representation for module `\assemble'.
Generating RTLIL representation for module `\flag'.
Generating RTLIL representation for module `\round'.
Generating RTLIL representation for module `\shift'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1321.3-1451.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\normalize'.
Generating RTLIL representation for module `\exponent'.
Generating RTLIL representation for module `\multiply_a'.
Generating RTLIL representation for module `\prenorm'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1606.2-1704.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1709.2-1807.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\special'.
Generating RTLIL representation for module `\preprocess'.
Generating RTLIL representation for module `\top_ram'.
Generating RTLIL representation for module `\ram3'.
Generating RTLIL representation for module `\ram2'.
Generating RTLIL representation for module `\ram1'.
Generating RTLIL representation for module `\ram'.
Generating RTLIL representation for module `\fpu_div'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2176.2-2182.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2189.2-2191.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2194.2-2292.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\div_24b'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2336.2-2528.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LUControl'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2904.1-3094.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3096.1-3111.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3114.1-3137.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\dual_port_ram'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: dual_port_ram       
root of   0 design levels: LUControl           
root of   0 design levels: div_24b             
root of   1 design levels: fpu_div             
root of   1 design levels: ram                 
root of   1 design levels: ram1                
root of   1 design levels: ram2                
root of   1 design levels: ram3                
root of   1 design levels: top_ram             
root of   0 design levels: preprocess          
root of   0 design levels: special             
root of   0 design levels: prenorm             
root of   0 design levels: multiply_a          
root of   0 design levels: exponent            
root of   0 design levels: normalize           
root of   0 design levels: shift               
root of   0 design levels: round               
root of   0 design levels: flag                
root of   0 design levels: assemble            
root of   1 design levels: fpmul               
root of   0 design levels: fpu_add             
root of   2 design levels: mult_add            
root of   3 design levels: LU                  
Automatically selected LU as design top module.

2.2. Analyzing design hierarchy..
Top module:  \LU
Used module:     \mult_add
Used module:         \fpu_add
Used module:         \fpmul
Used module:             \assemble
Used module:             \flag
Used module:             \round
Used module:             \shift
Used module:             \normalize
Used module:             \exponent
Used module:             \multiply_a
Used module:             \prenorm
Used module:             \special
Used module:             \preprocess
Used module:     \top_ram
Used module:         \dual_port_ram
Used module:     \ram3
Used module:     \ram2
Used module:     \ram1
Used module:     \ram
Used module:     \fpu_div
Used module:         \div_24b
Used module:     \LUControl
Parameter \DATA_WIDTH = 10'0100000000
Parameter \ADDR_WIDTH = 5

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_port_ram'.
Parameter \DATA_WIDTH = 10'0100000000
Parameter \ADDR_WIDTH = 5
Generating RTLIL representation for module `$paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram'.
Parameter \DATA_WIDTH = 10'0100000000
Parameter \ADDR_WIDTH = 5
Found cached RTLIL representation for module `$paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram'.
Parameter \DATA_WIDTH = 10'0100000000
Parameter \ADDR_WIDTH = 5
Found cached RTLIL representation for module `$paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram'.
Parameter \DATA_WIDTH = 10'0100000000
Parameter \ADDR_WIDTH = 5
Found cached RTLIL representation for module `$paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram'.
Parameter \DATA_WIDTH = 32
Parameter \ADDR_WIDTH = 8

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_port_ram'.
Parameter \DATA_WIDTH = 32
Parameter \ADDR_WIDTH = 8
Generating RTLIL representation for module `$paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram'.

2.5. Analyzing design hierarchy..
Top module:  \LU
Used module:     \mult_add
Used module:         \fpu_add
Used module:         \fpmul
Used module:             \assemble
Used module:             \flag
Used module:             \round
Used module:             \shift
Used module:             \normalize
Used module:             \exponent
Used module:             \multiply_a
Used module:             \prenorm
Used module:             \special
Used module:             \preprocess
Used module:     \top_ram
Used module:         $paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram
Used module:     \ram3
Used module:         $paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram
Used module:     \ram2
Used module:     \ram1
Used module:     \ram
Used module:     \fpu_div
Used module:         \div_24b
Used module:     \LUControl

2.6. Analyzing design hierarchy..
Top module:  \LU
Used module:     \mult_add
Used module:         \fpu_add
Used module:         \fpmul
Used module:             \assemble
Used module:             \flag
Used module:             \round
Used module:             \shift
Used module:             \normalize
Used module:             \exponent
Used module:             \multiply_a
Used module:             \prenorm
Used module:             \special
Used module:             \preprocess
Used module:     \top_ram
Used module:         $paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram
Used module:     \ram3
Used module:         $paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram
Used module:     \ram2
Used module:     \ram1
Used module:     \ram
Used module:     \fpu_div
Used module:         \div_24b
Used module:     \LUControl
Removing unused module `\dual_port_ram'.
Removed 1 unused modules.
Mapping positional arguments of cell fpmul.assembler (assemble).
Mapping positional arguments of cell fpmul.flager (flag).
Mapping positional arguments of cell fpmul.rounder (round).
Mapping positional arguments of cell fpmul.shifter (shift).
Mapping positional arguments of cell fpmul.normalizer (normalize).
Mapping positional arguments of cell fpmul.exponenter (exponent).
Mapping positional arguments of cell fpmul.multiplier (multiply_a).
Mapping positional arguments of cell fpmul.prenormer (prenorm).
Mapping positional arguments of cell fpmul.specialer (special).
Mapping positional arguments of cell fpmul.preprocesser (preprocess).
Mapping positional arguments of cell LU.PE7 (mult_add).
Mapping positional arguments of cell LU.PE6 (mult_add).
Mapping positional arguments of cell LU.PE5 (mult_add).
Mapping positional arguments of cell LU.PE4 (mult_add).
Mapping positional arguments of cell LU.PE3 (mult_add).
Mapping positional arguments of cell LU.PE2 (mult_add).
Mapping positional arguments of cell LU.PE1 (mult_add).
Mapping positional arguments of cell LU.PE0 (mult_add).
Mapping positional arguments of cell LU.topBlock (top_ram).
Mapping positional arguments of cell LU.leftBlock1 (ram3).
Mapping positional arguments of cell LU.leftBlock0 (ram2).
Mapping positional arguments of cell LU.currentBlock1 (ram1).
Mapping positional arguments of cell LU.currentBlock0 (ram).
Mapping positional arguments of cell LU.conBlock (LUControl).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3680$781 in module $paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3671$773 in module $paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3680$799 in module $paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3671$791 in module $paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram.
Marked 7 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3596$743 in module LUControl.
Marked 17 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709 in module LUControl.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3238$706 in module LUControl.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3229$698 in module LUControl.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3140$651 in module LUControl.
Marked 14 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3140$651 in module LUControl.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3114$637 in module LUControl.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3096$619 in module LUControl.
Marked 26 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2904$578 in module LUControl.
Marked 28 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2789$494 in module LUControl.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2754$485 in module LUControl.
Marked 24 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2336$437 in module div_24b.
Marked 23 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2194$413 in module fpu_div.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2176$405 in module fpu_div.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1709$323 in module prenorm.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1606$298 in module prenorm.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1321$199 in module shift.
Marked 24 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:887$113 in module fpu_add.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:842$99 in module fpu_add.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:657$44 in module fpu_add.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:547$34 in module LU.
Removed 2 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:446$14 in module LU.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:446$14 in module LU.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:432$10 in module LU.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:369$3 in module LU.
Removed a total of 3 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 45 redundant assignments.
Promoted 424 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3680$781'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3682$772_EN[255:0]$787
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3682$772_DATA[255:0]$786
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3682$772_ADDR[4:0]$785
     4/4: $0\out2[255:0]
Creating decoders for process `$paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3671$773'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3673$771_EN[255:0]$779
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3673$771_DATA[255:0]$778
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3673$771_ADDR[4:0]$777
     4/4: $0\out1[255:0]
Creating decoders for process `$paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3680$799'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3682$790_EN[31:0]$805
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3682$790_DATA[31:0]$804
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3682$790_ADDR[7:0]$803
     4/4: $0\out2[31:0]
Creating decoders for process `$paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3671$791'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3673$789_EN[31:0]$797
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3673$789_DATA[31:0]$796
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3673$789_ADDR[7:0]$795
     4/4: $0\out1[31:0]
Creating decoders for process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3596$743'.
     1/5: $0\done[0:0]
     2/5: $0\MOEn[0:0]
     3/5: $0\topReadAddr[7:0]
     4/5: $0\leftReadAddr[4:0]
     5/5: $0\curReadAddr[4:0]
Creating decoders for process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
     1/16: $0\MOEnDelay[5:0] [5]
     2/16: $0\topWriteSelDelay4[2:0]
     3/16: $0\topWriteEnDelay[31:0] [4]
     4/16: $0\topWriteAddrDelay4[7:0]
     5/16: $0\leftWriteEnDelay[31:0] [31]
     6/16: $0\leftWriteEnDelay[31:0] [15]
     7/16: $0\leftWriteEnDelay[31:0] [4]
     8/16: $0\leftWriteSelDelay[4:0] [4]
     9/16: $0\curWriteEnDelay[31:0] [31]
    10/16: $0\curWriteEnDelay[31:0] [15]
    11/16: $0\curWriteSelDelay[15:0] [15]
    12/16: $0\writeByteEnDelay15[31:0]
    13/16: $0\writeByteEnDelay4[31:0]
    14/16: $0\curWriteAddrDelay15[4:0]
    15/16: $0\curWriteAddrDelay4[4:0]
    16/16: $0\topSourceSelDelay[4:0] [4]
Creating decoders for process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3238$706'.
     1/2: $0\currentRowState[1:0]
     2/2: $0\currentState[3:0]
Creating decoders for process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3229$698'.
     1/1: $0\byteEn[31:0]
Creating decoders for process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3140$651'.
     1/10: $0\i1modkByteEn[31:0]
     2/10: $0\counter[4:0]
     3/10: $0\leftIdxCounter[4:0]
     4/10: $0\msIdxCounter[4:0]
     5/10: $0\diagIdxCounter[4:0]
     6/10: $0\topIdxCounter[1:0]
     7/10: $0\divCounter[5:0]
     8/10: $0\topWriteCounter[4:0]
     9/10: $0\readRowCounter[4:0]
    10/10: $0\nextTopIdxCounter[7:0]
Creating decoders for process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3114$637'.
     1/5: $5\nextRowState[1:0]
     2/5: $4\nextRowState[1:0]
     3/5: $3\nextRowState[1:0]
     4/5: $2\nextRowState[1:0]
     5/5: $1\nextRowState[1:0]
Creating decoders for process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3096$619'.
     1/3: $1\loadRow[0:0]
     2/3: $1\startFetchRow[0:0]
     3/3: $1\doneFetchRow[0:0]
Creating decoders for process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2904$578'.
     1/36: $26\nextState[3:0]
     2/36: $25\nextState[3:0]
     3/36: $24\nextState[3:0]
     4/36: $10\updateCounter[0:0]
     5/36: $23\nextState[3:0]
     6/36: $22\nextState[3:0]
     7/36: $9\updateCounter[0:0]
     8/36: $21\nextState[3:0]
     9/36: $20\nextState[3:0]
    10/36: $8\updateCounter[0:0]
    11/36: $19\nextState[3:0]
    12/36: $7\updateCounter[0:0]
    13/36: $18\nextState[3:0]
    14/36: $6\updateCounter[0:0]
    15/36: $17\nextState[3:0]
    16/36: $16\nextState[3:0]
    17/36: $5\updateCounter[0:0]
    18/36: $15\nextState[3:0]
    19/36: $14\nextState[3:0]
    20/36: $13\nextState[3:0]
    21/36: $4\updateCounter[0:0]
    22/36: $12\nextState[3:0]
    23/36: $11\nextState[3:0]
    24/36: $3\updateCounter[0:0]
    25/36: $10\nextState[3:0]
    26/36: $2\updateCounter[0:0]
    27/36: $9\nextState[3:0]
    28/36: $8\nextState[3:0]
    29/36: $7\nextState[3:0]
    30/36: $6\nextState[3:0]
    31/36: $5\nextState[3:0]
    32/36: $4\nextState[3:0]
    33/36: $3\nextState[3:0]
    34/36: $2\nextState[3:0]
    35/36: $1\updateCounter[0:0]
    36/36: $1\nextState[3:0]
Creating decoders for process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2789$494'.
     1/11: $0\waitCycles[4:0]
     2/11: $0\i1modk[2:0]
     3/11: $0\imodk[2:0]
     4/11: $0\msIdx[4:0]
     5/11: $0\leftIdx[4:0]
     6/11: $0\diagIdx[4:0]
     7/11: $0\topIdx[1:0]
     8/11: $0\curTopIdx[7:0]
     9/11: $0\nextTopIdx[7:0]
    10/11: $0\i1[4:0]
    11/11: $0\j[4:0]
Creating decoders for process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2754$485'.
     1/5: $0\stop[4:0]
     2/5: $0\mode[1:0]
     3/5: $0\loop[4:0]
     4/5: $0\n[4:0]
     5/5: $0\m[4:0]
Creating decoders for process `\div_24b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2336$437'.
     1/47: $24\res[0:0]
     2/47: $1\numer0[46:0]
     3/47: $23\res[1:1]
     4/47: $1\numer1[46:0]
     5/47: $22\res[2:2]
     6/47: $1\numer2[46:0]
     7/47: $21\res[3:3]
     8/47: $1\numer3[46:0]
     9/47: $20\res[4:4]
    10/47: $1\numer4[46:0]
    11/47: $19\res[5:5]
    12/47: $1\numer5[46:0]
    13/47: $18\res[6:6]
    14/47: $1\numer6[46:0]
    15/47: $17\res[7:7]
    16/47: $1\numer7[46:0]
    17/47: $16\res[8:8]
    18/47: $1\numer8[46:0]
    19/47: $15\res[9:9]
    20/47: $1\numer9[46:0]
    21/47: $14\res[10:10]
    22/47: $1\numer10[46:0]
    23/47: $13\res[11:11]
    24/47: $1\numer11[46:0]
    25/47: $12\res[12:12]
    26/47: $1\numer12[46:0]
    27/47: $11\res[13:13]
    28/47: $1\numer13[46:0]
    29/47: $10\res[14:14]
    30/47: $1\numer14[46:0]
    31/47: $9\res[15:15]
    32/47: $1\numer15[46:0]
    33/47: $8\res[16:16]
    34/47: $1\numer16[46:0]
    35/47: $7\res[17:17]
    36/47: $1\numer17[46:0]
    37/47: $6\res[18:18]
    38/47: $1\numer18[46:0]
    39/47: $5\res[19:19]
    40/47: $1\numer19[46:0]
    41/47: $4\res[20:20]
    42/47: $1\numer20[46:0]
    43/47: $3\res[21:21]
    44/47: $1\numer21[46:0]
    45/47: $2\res[22:22]
    46/47: $1\numer22[46:0]
    47/47: $1\res[23:23]
Creating decoders for process `\fpu_div.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2194$413'.
     1/46: $23\div[30:0] [30:23]
     2/46: $23\div[30:0] [22:0]
     3/46: $22\div[30:0] [30:23]
     4/46: $22\div[30:0] [22:0]
     5/46: $21\div[30:0] [30:23]
     6/46: $21\div[30:0] [22:0]
     7/46: $20\div[30:0] [30:23]
     8/46: $20\div[30:0] [22:0]
     9/46: $19\div[30:0] [30:23]
    10/46: $19\div[30:0] [22:0]
    11/46: $18\div[30:0] [30:23]
    12/46: $18\div[30:0] [22:0]
    13/46: $17\div[30:0] [30:23]
    14/46: $17\div[30:0] [22:0]
    15/46: $16\div[30:0] [30:23]
    16/46: $16\div[30:0] [22:0]
    17/46: $15\div[30:0] [30:23]
    18/46: $15\div[30:0] [22:0]
    19/46: $14\div[30:0] [30:23]
    20/46: $14\div[30:0] [22:0]
    21/46: $13\div[30:0] [30:23]
    22/46: $13\div[30:0] [22:0]
    23/46: $12\div[30:0] [30:23]
    24/46: $12\div[30:0] [22:0]
    25/46: $11\div[30:0] [30:23]
    26/46: $11\div[30:0] [22:0]
    27/46: $10\div[30:0] [30:23]
    28/46: $10\div[30:0] [22:0]
    29/46: $9\div[30:0] [30:23]
    30/46: $9\div[30:0] [22:0]
    31/46: $8\div[30:0] [30:23]
    32/46: $8\div[30:0] [22:0]
    33/46: $7\div[30:0] [30:23]
    34/46: $7\div[30:0] [22:0]
    35/46: $6\div[30:0] [30:23]
    36/46: $6\div[30:0] [22:0]
    37/46: $5\div[30:0] [30:23]
    38/46: $5\div[30:0] [22:0]
    39/46: $4\div[30:0] [30:23]
    40/46: $4\div[30:0] [22:0]
    41/46: $3\div[30:0] [30:23]
    42/46: $3\div[30:0] [22:0]
    43/46: $2\div[30:0] [30:23]
    44/46: $2\div[30:0] [22:0]
    45/46: $1\div[30:0] [30:23]
    46/46: $1\div[30:0] [22:0]
Creating decoders for process `\fpu_div.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2189$411'.
Creating decoders for process `\fpu_div.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2176$405'.
     1/1: $1\div_exp[7:0]
Creating decoders for process `\fpu_div.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2166$404'.
Creating decoders for process `\prenorm.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1709$323'.
     1/1: $1\shiftedb[23:0]
Creating decoders for process `\prenorm.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1606$298'.
     1/1: $1\shifteda[23:0]
Creating decoders for process `\shift.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1321$199'.
     1/1: $1\postshift[95:0]
Creating decoders for process `\fpmul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1101$142'.
Creating decoders for process `\fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:887$113'.
     1/48: $24\sum[30:0] [30:23]
     2/48: $24\sum[30:0] [22:0]
     3/48: $23\sum[30:0] [30:23]
     4/48: $23\sum[30:0] [22:0]
     5/48: $22\sum[30:0] [30:23]
     6/48: $22\sum[30:0] [22:0]
     7/48: $21\sum[30:0] [30:23]
     8/48: $21\sum[30:0] [22:0]
     9/48: $20\sum[30:0] [30:23]
    10/48: $20\sum[30:0] [22:0]
    11/48: $19\sum[30:0] [30:23]
    12/48: $19\sum[30:0] [22:0]
    13/48: $18\sum[30:0] [30:23]
    14/48: $18\sum[30:0] [22:0]
    15/48: $17\sum[30:0] [30:23]
    16/48: $17\sum[30:0] [22:0]
    17/48: $16\sum[30:0] [30:23]
    18/48: $16\sum[30:0] [22:0]
    19/48: $15\sum[30:0] [30:23]
    20/48: $15\sum[30:0] [22:0]
    21/48: $14\sum[30:0] [30:23]
    22/48: $14\sum[30:0] [22:0]
    23/48: $13\sum[30:0] [30:23]
    24/48: $13\sum[30:0] [22:0]
    25/48: $12\sum[30:0] [30:23]
    26/48: $12\sum[30:0] [22:0]
    27/48: $11\sum[30:0] [30:23]
    28/48: $11\sum[30:0] [22:0]
    29/48: $10\sum[30:0] [30:23]
    30/48: $10\sum[30:0] [22:0]
    31/48: $9\sum[30:0] [30:23]
    32/48: $9\sum[30:0] [22:0]
    33/48: $8\sum[30:0] [30:23]
    34/48: $8\sum[30:0] [22:0]
    35/48: $7\sum[30:0] [30:23]
    36/48: $7\sum[30:0] [22:0]
    37/48: $6\sum[30:0] [30:23]
    38/48: $6\sum[30:0] [22:0]
    39/48: $5\sum[30:0] [30:23]
    40/48: $5\sum[30:0] [22:0]
    41/48: $4\sum[30:0] [30:23]
    42/48: $4\sum[30:0] [22:0]
    43/48: $3\sum[30:0] [30:23]
    44/48: $3\sum[30:0] [22:0]
    45/48: $2\sum[30:0] [30:23]
    46/48: $2\sum[30:0] [22:0]
    47/48: $1\sum[30:0] [30:23]
    48/48: $1\sum[30:0] [22:0]
Creating decoders for process `\fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:842$99'.
     1/11: $5\sum[31:31]
     2/11: $5\sum_man[24:0]
     3/11: $4\sum[31:31]
     4/11: $4\sum_man[24:0]
     5/11: $3\sum_man[24:0]
     6/11: $3\sum[31:31]
     7/11: $2\sum[31:31]
     8/11: $2\sum_man[24:0]
     9/11: $1\sum[31:31]
    10/11: $1\sum_man[24:0]
    11/11: $1\smaller[0:0]
Creating decoders for process `\fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:657$44'.
     1/10: $3\b_man[23:0]
     2/10: $2\a_exp[7:0]
     3/10: $2\b_man[23:0]
     4/10: $3\a_man[23:0]
     5/10: $2\temp[7:0]
     6/10: $2\a_man[23:0]
     7/10: $1\a_exp[7:0]
     8/10: $1\b_man[23:0]
     9/10: $1\a_man[23:0]
    10/10: $1\temp[7:0]
Creating decoders for process `\fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:649$43'.
Creating decoders for process `\mult_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:621$42'.
Creating decoders for process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:597$36'.
Creating decoders for process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:547$34'.
     1/10: $0\curWriteEn1Reg0[0:0]
     2/10: $0\curWriteByteEn1Reg0[31:0]
     3/10: $0\curReadAddr1Reg0[4:0]
     4/10: $0\curWriteAddr1Reg0[4:0]
     5/10: $0\curWriteData1Reg0[255:0]
     6/10: $0\curWriteEn0Reg0[0:0]
     7/10: $0\curWriteByteEn0Reg0[31:0]
     8/10: $0\curReadAddr0Reg0[4:0]
     9/10: $0\curWriteAddr0Reg0[4:0]
    10/10: $0\curWriteData0Reg0[255:0]
Creating decoders for process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:511$17'.
Creating decoders for process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:492$16'.
Creating decoders for process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:446$14'.
     1/3: $3\topWriteDataLU[31:0]
     2/3: $2\topWriteDataLU[31:0]
     3/3: $1\topWriteDataLU[31:0]
Creating decoders for process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:432$10'.
     1/1: $0\multOperand[31:0]
Creating decoders for process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:424$8'.
     1/1: $0\diag[31:0]
Creating decoders for process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:417$5'.
Creating decoders for process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:369$3'.
     1/8: $0\leftWriteEn1Reg0[0:0]
     2/8: $0\leftWriteByteEn1Reg0[31:0]
     3/8: $0\leftWriteAddr1Reg0[4:0]
     4/8: $0\leftWriteData1Reg0[255:0]
     5/8: $0\leftWriteEn0Reg0[0:0]
     6/8: $0\leftWriteByteEn0Reg0[31:0]
     7/8: $0\leftWriteAddr0Reg0[4:0]
     8/8: $0\leftWriteData0Reg0[255:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\LUControl.\nextRowState' from process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3114$637'.
No latch inferred for signal `\LUControl.\startFetchRow' from process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3096$619'.
No latch inferred for signal `\LUControl.\doneFetchRow' from process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3096$619'.
No latch inferred for signal `\LUControl.\loadRow' from process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3096$619'.
No latch inferred for signal `\LUControl.\writeRow' from process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3096$619'.
No latch inferred for signal `\LUControl.\nextState' from process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2904$578'.
No latch inferred for signal `\LUControl.\updateCounter' from process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2904$578'.
No latch inferred for signal `\div_24b.\res' from process `\div_24b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2336$437'.
No latch inferred for signal `\div_24b.\numer22' from process `\div_24b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2336$437'.
No latch inferred for signal `\div_24b.\numer21' from process `\div_24b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2336$437'.
No latch inferred for signal `\div_24b.\numer20' from process `\div_24b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2336$437'.
No latch inferred for signal `\div_24b.\numer19' from process `\div_24b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2336$437'.
No latch inferred for signal `\div_24b.\numer18' from process `\div_24b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2336$437'.
No latch inferred for signal `\div_24b.\numer17' from process `\div_24b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2336$437'.
No latch inferred for signal `\div_24b.\numer16' from process `\div_24b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2336$437'.
No latch inferred for signal `\div_24b.\numer15' from process `\div_24b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2336$437'.
No latch inferred for signal `\div_24b.\numer14' from process `\div_24b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2336$437'.
No latch inferred for signal `\div_24b.\numer13' from process `\div_24b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2336$437'.
No latch inferred for signal `\div_24b.\numer12' from process `\div_24b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2336$437'.
No latch inferred for signal `\div_24b.\numer11' from process `\div_24b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2336$437'.
No latch inferred for signal `\div_24b.\numer10' from process `\div_24b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2336$437'.
No latch inferred for signal `\div_24b.\numer9' from process `\div_24b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2336$437'.
No latch inferred for signal `\div_24b.\numer8' from process `\div_24b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2336$437'.
No latch inferred for signal `\div_24b.\numer7' from process `\div_24b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2336$437'.
No latch inferred for signal `\div_24b.\numer6' from process `\div_24b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2336$437'.
No latch inferred for signal `\div_24b.\numer5' from process `\div_24b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2336$437'.
No latch inferred for signal `\div_24b.\numer4' from process `\div_24b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2336$437'.
No latch inferred for signal `\div_24b.\numer3' from process `\div_24b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2336$437'.
No latch inferred for signal `\div_24b.\numer2' from process `\div_24b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2336$437'.
No latch inferred for signal `\div_24b.\numer1' from process `\div_24b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2336$437'.
No latch inferred for signal `\div_24b.\numer0' from process `\div_24b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2336$437'.
No latch inferred for signal `\fpu_div.\div [30:0]' from process `\fpu_div.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2194$413'.
No latch inferred for signal `\fpu_div.\div [31]' from process `\fpu_div.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2189$411'.
No latch inferred for signal `\fpu_div.\div_exp' from process `\fpu_div.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2176$405'.
No latch inferred for signal `\prenorm.\shiftedb' from process `\prenorm.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1709$323'.
No latch inferred for signal `\prenorm.\shifteda' from process `\prenorm.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1606$298'.
No latch inferred for signal `\shift.\postshift' from process `\shift.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1321$199'.
No latch inferred for signal `\fpu_add.\sum [30:0]' from process `\fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:887$113'.
No latch inferred for signal `\fpu_add.\sum [31]' from process `\fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:842$99'.
No latch inferred for signal `\fpu_add.\sum_man' from process `\fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:842$99'.
No latch inferred for signal `\fpu_add.\smaller' from process `\fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:842$99'.
No latch inferred for signal `\fpu_add.\a_exp' from process `\fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:657$44'.
No latch inferred for signal `\fpu_add.\a_man' from process `\fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:657$44'.
No latch inferred for signal `\fpu_add.\b_man' from process `\fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:657$44'.
No latch inferred for signal `\fpu_add.\temp' from process `\fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:657$44'.
No latch inferred for signal `\LU.\topWriteDataLU' from process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:446$14'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram.\out2' using process `$paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3680$781'.
  created $dff cell `$procdff$5659' with positive edge clock.
Creating register for signal `$paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3682$772_ADDR' using process `$paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3680$781'.
  created $dff cell `$procdff$5660' with positive edge clock.
Creating register for signal `$paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3682$772_DATA' using process `$paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3680$781'.
  created $dff cell `$procdff$5661' with positive edge clock.
Creating register for signal `$paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3682$772_EN' using process `$paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3680$781'.
  created $dff cell `$procdff$5662' with positive edge clock.
Creating register for signal `$paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram.\out1' using process `$paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3671$773'.
  created $dff cell `$procdff$5663' with positive edge clock.
Creating register for signal `$paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3673$771_ADDR' using process `$paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3671$773'.
  created $dff cell `$procdff$5664' with positive edge clock.
Creating register for signal `$paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3673$771_DATA' using process `$paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3671$773'.
  created $dff cell `$procdff$5665' with positive edge clock.
Creating register for signal `$paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3673$771_EN' using process `$paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3671$773'.
  created $dff cell `$procdff$5666' with positive edge clock.
Creating register for signal `$paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram.\out2' using process `$paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3680$799'.
  created $dff cell `$procdff$5667' with positive edge clock.
Creating register for signal `$paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3682$790_ADDR' using process `$paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3680$799'.
  created $dff cell `$procdff$5668' with positive edge clock.
Creating register for signal `$paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3682$790_DATA' using process `$paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3680$799'.
  created $dff cell `$procdff$5669' with positive edge clock.
Creating register for signal `$paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3682$790_EN' using process `$paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3680$799'.
  created $dff cell `$procdff$5670' with positive edge clock.
Creating register for signal `$paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram.\out1' using process `$paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3671$791'.
  created $dff cell `$procdff$5671' with positive edge clock.
Creating register for signal `$paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3673$789_ADDR' using process `$paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3671$791'.
  created $dff cell `$procdff$5672' with positive edge clock.
Creating register for signal `$paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3673$789_DATA' using process `$paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3671$791'.
  created $dff cell `$procdff$5673' with positive edge clock.
Creating register for signal `$paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3673$789_EN' using process `$paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3671$791'.
  created $dff cell `$procdff$5674' with positive edge clock.
Creating register for signal `\LUControl.\done' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3596$743'.
  created $dff cell `$procdff$5675' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddr' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3596$743'.
  created $dff cell `$procdff$5676' with positive edge clock.
Creating register for signal `\LUControl.\topReadAddr' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3596$743'.
  created $dff cell `$procdff$5677' with positive edge clock.
Creating register for signal `\LUControl.\topWriteEn' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3596$743'.
  created $dff cell `$procdff$5678' with positive edge clock.
Creating register for signal `\LUControl.\leftWriteSel' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3596$743'.
  created $dff cell `$procdff$5679' with positive edge clock.
Creating register for signal `\LUControl.\curWriteSel' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3596$743'.
  created $dff cell `$procdff$5680' with positive edge clock.
Creating register for signal `\LUControl.\topSourceSel' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3596$743'.
  created $dff cell `$procdff$5681' with positive edge clock.
Creating register for signal `\LUControl.\diagEn' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3596$743'.
  created $dff cell `$procdff$5682' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSel' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3596$743'.
  created $dff cell `$procdff$5683' with positive edge clock.
Creating register for signal `\LUControl.\MOSel' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3596$743'.
  created $dff cell `$procdff$5684' with positive edge clock.
Creating register for signal `\LUControl.\MOEn' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3596$743'.
  created $dff cell `$procdff$5685' with positive edge clock.
Creating register for signal `\LUControl.\curWriteByteEn' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3596$743'.
  created $dff cell `$procdff$5686' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddr' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3596$743'.
  created $dff cell `$procdff$5687' with positive edge clock.
Creating register for signal `\LUControl.\curReadAddr' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3596$743'.
  created $dff cell `$procdff$5688' with positive edge clock.
Creating register for signal `\LUControl.\curWriteEn' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3596$743'.
  created $dff cell `$procdff$5689' with positive edge clock.
Creating register for signal `\LUControl.\leftWriteByteEn' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3596$743'.
  created $dff cell `$procdff$5690' with positive edge clock.
Creating register for signal `\LUControl.\leftWriteAddr' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3596$743'.
  created $dff cell `$procdff$5691' with positive edge clock.
Creating register for signal `\LUControl.\leftReadAddr' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3596$743'.
  created $dff cell `$procdff$5692' with positive edge clock.
Creating register for signal `\LUControl.\leftWriteEn' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3596$743'.
  created $dff cell `$procdff$5693' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay0' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5694' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay1' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5695' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay2' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5696' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay3' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5697' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay4' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5698' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay5' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5699' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay6' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5700' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay7' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5701' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay8' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5702' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay9' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5703' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay10' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5704' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay11' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5705' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay12' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5706' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay13' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5707' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay14' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5708' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay15' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5709' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay16' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5710' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay17' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5711' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay18' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5712' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay19' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5713' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay20' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5714' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay21' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5715' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay22' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5716' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay23' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5717' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay24' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5718' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay25' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5719' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay26' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5720' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay27' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5721' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay28' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5722' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay29' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5723' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay30' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5724' with positive edge clock.
Creating register for signal `\LUControl.\writeByteEnDelay31' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5725' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay0' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5726' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay1' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5727' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay2' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5728' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay3' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5729' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay4' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5730' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay5' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5731' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay6' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5732' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay7' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5733' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay8' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5734' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay9' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5735' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay10' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5736' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay11' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5737' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay12' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5738' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay13' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5739' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay14' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5740' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay15' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5741' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay16' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5742' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay17' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5743' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay18' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5744' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay19' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5745' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay20' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5746' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay21' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5747' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay22' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5748' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay23' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5749' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay24' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5750' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay25' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5751' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay26' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5752' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay27' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5753' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay28' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5754' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay29' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5755' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay30' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5756' with positive edge clock.
Creating register for signal `\LUControl.\curWriteAddrDelay31' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5757' with positive edge clock.
Creating register for signal `\LUControl.\curReadAddrDelay0' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5758' with positive edge clock.
Creating register for signal `\LUControl.\curReadAddrDelay1' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5759' with positive edge clock.
Creating register for signal `\LUControl.\curReadAddrDelay2' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5760' with positive edge clock.
Creating register for signal `\LUControl.\curReadAddrDelay3' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5761' with positive edge clock.
Creating register for signal `\LUControl.\curReadAddrDelay4' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5762' with positive edge clock.
Creating register for signal `\LUControl.\curReadAddrDelay5' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5763' with positive edge clock.
Creating register for signal `\LUControl.\curReadAddrDelay6' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5764' with positive edge clock.
Creating register for signal `\LUControl.\curReadAddrDelay7' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5765' with positive edge clock.
Creating register for signal `\LUControl.\curReadAddrDelay8' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5766' with positive edge clock.
Creating register for signal `\LUControl.\curReadAddrDelay9' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5767' with positive edge clock.
Creating register for signal `\LUControl.\curReadAddrDelay10' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5768' with positive edge clock.
Creating register for signal `\LUControl.\curReadAddrDelay11' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5769' with positive edge clock.
Creating register for signal `\LUControl.\leftWriteEnDelay' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5770' with positive edge clock.
Creating register for signal `\LUControl.\curWriteEnDelay' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5771' with positive edge clock.
Creating register for signal `\LUControl.\leftWriteSelDelay' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5772' with positive edge clock.
Creating register for signal `\LUControl.\curWriteSelDelay' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5773' with positive edge clock.
Creating register for signal `\LUControl.\leftReadAddrDelay0' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5774' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay0' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5775' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay1' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5776' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay2' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5777' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay3' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5778' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay4' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5779' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay5' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5780' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay6' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5781' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay7' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5782' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay8' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5783' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay9' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5784' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay10' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5785' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay11' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5786' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay12' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5787' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay13' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5788' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay14' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5789' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay15' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5790' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay16' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5791' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay17' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5792' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay18' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5793' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay19' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5794' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay20' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5795' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay21' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5796' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay22' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5797' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay23' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5798' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay24' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5799' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay25' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5800' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay26' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5801' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay27' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5802' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay28' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5803' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay29' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5804' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay30' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5805' with positive edge clock.
Creating register for signal `\LUControl.\topWriteAddrDelay31' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5806' with positive edge clock.
Creating register for signal `\LUControl.\topWriteEnDelay' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5807' with positive edge clock.
Creating register for signal `\LUControl.\topSourceSelDelay' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5808' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay0' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5809' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay1' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5810' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay2' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5811' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay3' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5812' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay4' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5813' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay5' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5814' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay6' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5815' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay7' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5816' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay8' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5817' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay9' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5818' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay10' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5819' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay11' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5820' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay12' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5821' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay13' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5822' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay14' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5823' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay15' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5824' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay16' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5825' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay17' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5826' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay18' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5827' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay19' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5828' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay20' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5829' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay21' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5830' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay22' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5831' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay23' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5832' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay24' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5833' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay25' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5834' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay26' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5835' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay27' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5836' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay28' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5837' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay29' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5838' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay30' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5839' with positive edge clock.
Creating register for signal `\LUControl.\topWriteSelDelay31' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5840' with positive edge clock.
Creating register for signal `\LUControl.\diagEnDelay' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5841' with positive edge clock.
Creating register for signal `\LUControl.\MOEnDelay' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
  created $dff cell `$procdff$5842' with positive edge clock.
Creating register for signal `\LUControl.\currentState' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3238$706'.
  created $dff cell `$procdff$5843' with positive edge clock.
Creating register for signal `\LUControl.\currentRowState' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3238$706'.
  created $dff cell `$procdff$5844' with positive edge clock.
Creating register for signal `\LUControl.\byteEn' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3229$698'.
  created $dff cell `$procdff$5845' with positive edge clock.
Creating register for signal `\LUControl.\nextTopIdxCounter' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3140$651'.
  created $dff cell `$procdff$5846' with positive edge clock.
Creating register for signal `\LUControl.\topIdxCounter' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3140$651'.
  created $dff cell `$procdff$5847' with positive edge clock.
Creating register for signal `\LUControl.\diagIdxCounter' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3140$651'.
  created $dff cell `$procdff$5848' with positive edge clock.
Creating register for signal `\LUControl.\leftIdxCounter' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3140$651'.
  created $dff cell `$procdff$5849' with positive edge clock.
Creating register for signal `\LUControl.\msIdxCounter' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3140$651'.
  created $dff cell `$procdff$5850' with positive edge clock.
Creating register for signal `\LUControl.\readRowCounter' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3140$651'.
  created $dff cell `$procdff$5851' with positive edge clock.
Creating register for signal `\LUControl.\topWriteCounter' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3140$651'.
  created $dff cell `$procdff$5852' with positive edge clock.
Creating register for signal `\LUControl.\i1modkByteEn' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3140$651'.
  created $dff cell `$procdff$5853' with positive edge clock.
Creating register for signal `\LUControl.\counter' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3140$651'.
  created $dff cell `$procdff$5854' with positive edge clock.
Creating register for signal `\LUControl.\divCounter' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3140$651'.
  created $dff cell `$procdff$5855' with positive edge clock.
Creating register for signal `\LUControl.\j' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2789$494'.
  created $dff cell `$procdff$5856' with positive edge clock.
Creating register for signal `\LUControl.\i1' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2789$494'.
  created $dff cell `$procdff$5857' with positive edge clock.
Creating register for signal `\LUControl.\nextTopIdx' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2789$494'.
  created $dff cell `$procdff$5858' with positive edge clock.
Creating register for signal `\LUControl.\nextTopIdx2' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2789$494'.
  created $dff cell `$procdff$5859' with positive edge clock.
Creating register for signal `\LUControl.\curTopIdx' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2789$494'.
  created $dff cell `$procdff$5860' with positive edge clock.
Creating register for signal `\LUControl.\topIdx' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2789$494'.
  created $dff cell `$procdff$5861' with positive edge clock.
Creating register for signal `\LUControl.\diagIdx' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2789$494'.
  created $dff cell `$procdff$5862' with positive edge clock.
Creating register for signal `\LUControl.\leftIdx' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2789$494'.
  created $dff cell `$procdff$5863' with positive edge clock.
Creating register for signal `\LUControl.\msIdx' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2789$494'.
  created $dff cell `$procdff$5864' with positive edge clock.
Creating register for signal `\LUControl.\imodk' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2789$494'.
  created $dff cell `$procdff$5865' with positive edge clock.
Creating register for signal `\LUControl.\i1modk' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2789$494'.
  created $dff cell `$procdff$5866' with positive edge clock.
Creating register for signal `\LUControl.\waitCycles' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2789$494'.
  created $dff cell `$procdff$5867' with positive edge clock.
Creating register for signal `\LUControl.\start' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2754$485'.
  created $dff cell `$procdff$5868' with positive edge clock.
Creating register for signal `\LUControl.\m' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2754$485'.
  created $dff cell `$procdff$5869' with positive edge clock.
Creating register for signal `\LUControl.\n' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2754$485'.
  created $dff cell `$procdff$5870' with positive edge clock.
Creating register for signal `\LUControl.\loop' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2754$485'.
  created $dff cell `$procdff$5871' with positive edge clock.
Creating register for signal `\LUControl.\mode' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2754$485'.
  created $dff cell `$procdff$5872' with positive edge clock.
Creating register for signal `\LUControl.\startDelay' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2754$485'.
  created $dff cell `$procdff$5873' with positive edge clock.
Creating register for signal `\LUControl.\stop' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2754$485'.
  created $dff cell `$procdff$5874' with positive edge clock.
Creating register for signal `\LUControl.\stop2' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2754$485'.
  created $dff cell `$procdff$5875' with positive edge clock.
Creating register for signal `\LUControl.\mdivk' using process `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2754$485'.
  created $dff cell `$procdff$5876' with positive edge clock.
Creating register for signal `\fpu_div.\n_exp' using process `\fpu_div.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2166$404'.
  created $dff cell `$procdff$5877' with positive edge clock.
Creating register for signal `\fpu_div.\d_exp' using process `\fpu_div.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2166$404'.
  created $dff cell `$procdff$5878' with positive edge clock.
Creating register for signal `\fpu_div.\n_man' using process `\fpu_div.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2166$404'.
  created $dff cell `$procdff$5879' with positive edge clock.
Creating register for signal `\fpu_div.\d_man' using process `\fpu_div.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2166$404'.
  created $dff cell `$procdff$5880' with positive edge clock.
Creating register for signal `\fpu_div.\n_sign' using process `\fpu_div.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2166$404'.
  created $dff cell `$procdff$5881' with positive edge clock.
Creating register for signal `\fpu_div.\d_sign' using process `\fpu_div.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2166$404'.
  created $dff cell `$procdff$5882' with positive edge clock.
Creating register for signal `\fpmul.\y_out' using process `\fpmul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1101$142'.
  created $dff cell `$procdff$5883' with positive edge clock.
Creating register for signal `\fpu_add.\a' using process `\fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:649$43'.
  created $dff cell `$procdff$5884' with positive edge clock.
Creating register for signal `\fpu_add.\b' using process `\fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:649$43'.
  created $dff cell `$procdff$5885' with positive edge clock.
Creating register for signal `\mult_add.\mult_result' using process `\mult_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:621$42'.
  created $dff cell `$procdff$5886' with positive edge clock.
Creating register for signal `\mult_add.\add_result' using process `\mult_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:621$42'.
  created $dff cell `$procdff$5887' with positive edge clock.
Creating register for signal `\LU.\curReadData0Reg0' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:597$36'.
  created $dff cell `$procdff$5888' with positive edge clock.
Creating register for signal `\LU.\curReadData1Reg0' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:597$36'.
  created $dff cell `$procdff$5889' with positive edge clock.
Creating register for signal `\LU.\curWriteData0Reg0' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:547$34'.
  created $dff cell `$procdff$5890' with positive edge clock.
Creating register for signal `\LU.\curWriteData0Reg1' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:547$34'.
  created $dff cell `$procdff$5891' with positive edge clock.
Creating register for signal `\LU.\curWriteData1Reg0' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:547$34'.
  created $dff cell `$procdff$5892' with positive edge clock.
Creating register for signal `\LU.\curWriteData1Reg1' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:547$34'.
  created $dff cell `$procdff$5893' with positive edge clock.
Creating register for signal `\LU.\curWriteAddr0Reg0' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:547$34'.
  created $dff cell `$procdff$5894' with positive edge clock.
Creating register for signal `\LU.\curWriteAddr0Reg1' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:547$34'.
  created $dff cell `$procdff$5895' with positive edge clock.
Creating register for signal `\LU.\curReadAddr0Reg0' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:547$34'.
  created $dff cell `$procdff$5896' with positive edge clock.
Creating register for signal `\LU.\curReadAddr0Reg1' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:547$34'.
  created $dff cell `$procdff$5897' with positive edge clock.
Creating register for signal `\LU.\curWriteAddr1Reg0' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:547$34'.
  created $dff cell `$procdff$5898' with positive edge clock.
Creating register for signal `\LU.\curWriteAddr1Reg1' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:547$34'.
  created $dff cell `$procdff$5899' with positive edge clock.
Creating register for signal `\LU.\curReadAddr1Reg0' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:547$34'.
  created $dff cell `$procdff$5900' with positive edge clock.
Creating register for signal `\LU.\curReadAddr1Reg1' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:547$34'.
  created $dff cell `$procdff$5901' with positive edge clock.
Creating register for signal `\LU.\curWriteByteEn0Reg0' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:547$34'.
  created $dff cell `$procdff$5902' with positive edge clock.
Creating register for signal `\LU.\curWriteByteEn0Reg1' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:547$34'.
  created $dff cell `$procdff$5903' with positive edge clock.
Creating register for signal `\LU.\curWriteByteEn1Reg0' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:547$34'.
  created $dff cell `$procdff$5904' with positive edge clock.
Creating register for signal `\LU.\curWriteByteEn1Reg1' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:547$34'.
  created $dff cell `$procdff$5905' with positive edge clock.
Creating register for signal `\LU.\curWriteEn0Reg0' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:547$34'.
  created $dff cell `$procdff$5906' with positive edge clock.
Creating register for signal `\LU.\curWriteEn0Reg1' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:547$34'.
  created $dff cell `$procdff$5907' with positive edge clock.
Creating register for signal `\LU.\curWriteEn1Reg0' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:547$34'.
  created $dff cell `$procdff$5908' with positive edge clock.
Creating register for signal `\LU.\curWriteEn1Reg1' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:547$34'.
  created $dff cell `$procdff$5909' with positive edge clock.
Creating register for signal `\LU.\topReadDataReg0' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:511$17'.
  created $dff cell `$procdff$5910' with positive edge clock.
Creating register for signal `\LU.\topWriteDataReg0' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:492$16'.
  created $dff cell `$procdff$5911' with positive edge clock.
Creating register for signal `\LU.\topWriteDataReg1' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:492$16'.
  created $dff cell `$procdff$5912' with positive edge clock.
Creating register for signal `\LU.\topWriteDataReg2' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:492$16'.
  created $dff cell `$procdff$5913' with positive edge clock.
Creating register for signal `\LU.\topWriteAddrReg0' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:492$16'.
  created $dff cell `$procdff$5914' with positive edge clock.
Creating register for signal `\LU.\topWriteAddrReg1' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:492$16'.
  created $dff cell `$procdff$5915' with positive edge clock.
Creating register for signal `\LU.\topWriteAddrReg2' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:492$16'.
  created $dff cell `$procdff$5916' with positive edge clock.
Creating register for signal `\LU.\topReadAddrReg0' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:492$16'.
  created $dff cell `$procdff$5917' with positive edge clock.
Creating register for signal `\LU.\topReadAddrReg1' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:492$16'.
  created $dff cell `$procdff$5918' with positive edge clock.
Creating register for signal `\LU.\topReadAddrReg2' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:492$16'.
  created $dff cell `$procdff$5919' with positive edge clock.
Creating register for signal `\LU.\topWriteEnReg0' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:492$16'.
  created $dff cell `$procdff$5920' with positive edge clock.
Creating register for signal `\LU.\topWriteEnReg1' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:492$16'.
  created $dff cell `$procdff$5921' with positive edge clock.
Creating register for signal `\LU.\topWriteEnReg2' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:492$16'.
  created $dff cell `$procdff$5922' with positive edge clock.
Creating register for signal `\LU.\multOperand' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:432$10'.
  created $dff cell `$procdff$5923' with positive edge clock.
Creating register for signal `\LU.\diag' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:424$8'.
  created $dff cell `$procdff$5924' with positive edge clock.
Creating register for signal `\LU.\leftReadData0Reg0' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:417$5'.
  created $dff cell `$procdff$5925' with positive edge clock.
Creating register for signal `\LU.\leftReadData1Reg0' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:417$5'.
  created $dff cell `$procdff$5926' with positive edge clock.
Creating register for signal `\LU.\leftWriteData0Reg0' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:369$3'.
  created $dff cell `$procdff$5927' with positive edge clock.
Creating register for signal `\LU.\leftWriteData0Reg1' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:369$3'.
  created $dff cell `$procdff$5928' with positive edge clock.
Creating register for signal `\LU.\leftWriteData1Reg0' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:369$3'.
  created $dff cell `$procdff$5929' with positive edge clock.
Creating register for signal `\LU.\leftWriteData1Reg1' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:369$3'.
  created $dff cell `$procdff$5930' with positive edge clock.
Creating register for signal `\LU.\leftWriteAddr0Reg0' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:369$3'.
  created $dff cell `$procdff$5931' with positive edge clock.
Creating register for signal `\LU.\leftWriteAddr0Reg1' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:369$3'.
  created $dff cell `$procdff$5932' with positive edge clock.
Creating register for signal `\LU.\leftReadAddr0Reg0' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:369$3'.
  created $dff cell `$procdff$5933' with positive edge clock.
Creating register for signal `\LU.\leftReadAddr0Reg1' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:369$3'.
  created $dff cell `$procdff$5934' with positive edge clock.
Creating register for signal `\LU.\leftWriteAddr1Reg0' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:369$3'.
  created $dff cell `$procdff$5935' with positive edge clock.
Creating register for signal `\LU.\leftWriteAddr1Reg1' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:369$3'.
  created $dff cell `$procdff$5936' with positive edge clock.
Creating register for signal `\LU.\leftReadAddr1Reg0' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:369$3'.
  created $dff cell `$procdff$5937' with positive edge clock.
Creating register for signal `\LU.\leftReadAddr1Reg1' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:369$3'.
  created $dff cell `$procdff$5938' with positive edge clock.
Creating register for signal `\LU.\leftWriteByteEn0Reg0' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:369$3'.
  created $dff cell `$procdff$5939' with positive edge clock.
Creating register for signal `\LU.\leftWriteByteEn0Reg1' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:369$3'.
  created $dff cell `$procdff$5940' with positive edge clock.
Creating register for signal `\LU.\leftWriteByteEn1Reg0' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:369$3'.
  created $dff cell `$procdff$5941' with positive edge clock.
Creating register for signal `\LU.\leftWriteByteEn1Reg1' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:369$3'.
  created $dff cell `$procdff$5942' with positive edge clock.
Creating register for signal `\LU.\leftWriteEn0Reg0' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:369$3'.
  created $dff cell `$procdff$5943' with positive edge clock.
Creating register for signal `\LU.\leftWriteEn0Reg1' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:369$3'.
  created $dff cell `$procdff$5944' with positive edge clock.
Creating register for signal `\LU.\leftWriteEn1Reg0' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:369$3'.
  created $dff cell `$procdff$5945' with positive edge clock.
Creating register for signal `\LU.\leftWriteEn1Reg1' using process `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:369$3'.
  created $dff cell `$procdff$5946' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3680$781'.
Removing empty process `$paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3680$781'.
Found and cleaned up 1 empty switch in `$paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3671$773'.
Removing empty process `$paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3671$773'.
Found and cleaned up 1 empty switch in `$paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3680$799'.
Removing empty process `$paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3680$799'.
Found and cleaned up 1 empty switch in `$paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3671$791'.
Removing empty process `$paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3671$791'.
Found and cleaned up 7 empty switches in `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3596$743'.
Removing empty process `LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3596$743'.
Found and cleaned up 18 empty switches in `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
Removing empty process `LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3252$709'.
Found and cleaned up 2 empty switches in `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3238$706'.
Removing empty process `LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3238$706'.
Found and cleaned up 1 empty switch in `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3229$698'.
Removing empty process `LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3229$698'.
Found and cleaned up 18 empty switches in `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3140$651'.
Removing empty process `LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3140$651'.
Found and cleaned up 5 empty switches in `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3114$637'.
Removing empty process `LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3114$637'.
Found and cleaned up 3 empty switches in `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3096$619'.
Removing empty process `LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3096$619'.
Found and cleaned up 26 empty switches in `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2904$578'.
Removing empty process `LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2904$578'.
Found and cleaned up 40 empty switches in `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2789$494'.
Removing empty process `LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2789$494'.
Found and cleaned up 2 empty switches in `\LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2754$485'.
Removing empty process `LUControl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2754$485'.
Found and cleaned up 24 empty switches in `\div_24b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2336$437'.
Removing empty process `div_24b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2336$437'.
Found and cleaned up 23 empty switches in `\fpu_div.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2194$413'.
Removing empty process `fpu_div.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2194$413'.
Removing empty process `fpu_div.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2189$411'.
Found and cleaned up 1 empty switch in `\fpu_div.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2176$405'.
Removing empty process `fpu_div.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2176$405'.
Removing empty process `fpu_div.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2166$404'.
Found and cleaned up 1 empty switch in `\prenorm.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1709$323'.
Removing empty process `prenorm.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1709$323'.
Found and cleaned up 1 empty switch in `\prenorm.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1606$298'.
Removing empty process `prenorm.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1606$298'.
Found and cleaned up 1 empty switch in `\shift.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1321$199'.
Removing empty process `shift.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1321$199'.
Removing empty process `fpmul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1101$142'.
Found and cleaned up 24 empty switches in `\fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:887$113'.
Removing empty process `fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:887$113'.
Found and cleaned up 6 empty switches in `\fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:842$99'.
Removing empty process `fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:842$99'.
Found and cleaned up 4 empty switches in `\fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:657$44'.
Removing empty process `fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:657$44'.
Removing empty process `fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:649$43'.
Removing empty process `mult_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:621$42'.
Removing empty process `LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:597$36'.
Found and cleaned up 1 empty switch in `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:547$34'.
Removing empty process `LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:547$34'.
Removing empty process `LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:511$17'.
Removing empty process `LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:492$16'.
Found and cleaned up 3 empty switches in `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:446$14'.
Removing empty process `LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:446$14'.
Found and cleaned up 3 empty switches in `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:432$10'.
Removing empty process `LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:432$10'.
Found and cleaned up 1 empty switch in `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:424$8'.
Removing empty process `LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:424$8'.
Removing empty process `LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:417$5'.
Found and cleaned up 1 empty switch in `\LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:369$3'.
Removing empty process `LU.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:369$3'.
Cleaned up 220 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram.
Optimizing module $paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram.
Optimizing module LUControl.
<suppressed ~61 debug messages>
Optimizing module div_24b.
Optimizing module fpu_div.
Optimizing module ram.
Optimizing module ram1.
Optimizing module ram2.
Optimizing module ram3.
Optimizing module top_ram.
Optimizing module preprocess.
<suppressed ~4 debug messages>
Optimizing module special.
Optimizing module prenorm.
<suppressed ~46 debug messages>
Optimizing module multiply_a.
Optimizing module exponent.
Optimizing module normalize.
Optimizing module shift.
<suppressed ~33 debug messages>
Optimizing module round.
Optimizing module flag.
Optimizing module assemble.
Optimizing module fpmul.
Optimizing module fpu_add.
<suppressed ~50 debug messages>
Optimizing module mult_add.
<suppressed ~1 debug messages>
Optimizing module LU.
<suppressed ~55 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram.
Optimizing module $paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram.
Optimizing module LUControl.
Optimizing module div_24b.
Optimizing module fpu_div.
Optimizing module ram.
Optimizing module ram1.
Optimizing module ram2.
Optimizing module ram3.
Optimizing module top_ram.
Optimizing module preprocess.
Optimizing module special.
Optimizing module prenorm.
Optimizing module multiply_a.
Optimizing module exponent.
Optimizing module normalize.
Optimizing module shift.
Optimizing module round.
Optimizing module flag.
Optimizing module assemble.
Optimizing module fpmul.
Optimizing module fpu_add.
Optimizing module mult_add.
Optimizing module LU.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram'.
Finding identical cells in module `$paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram'.
Finding identical cells in module `\LUControl'.
<suppressed ~534 debug messages>
Finding identical cells in module `\div_24b'.
Finding identical cells in module `\fpu_div'.
Finding identical cells in module `\ram'.
Finding identical cells in module `\ram1'.
Finding identical cells in module `\ram2'.
Finding identical cells in module `\ram3'.
Finding identical cells in module `\top_ram'.
Finding identical cells in module `\preprocess'.
Finding identical cells in module `\special'.
Finding identical cells in module `\prenorm'.
Finding identical cells in module `\multiply_a'.
Finding identical cells in module `\exponent'.
Finding identical cells in module `\normalize'.
Finding identical cells in module `\shift'.
Finding identical cells in module `\round'.
<suppressed ~3 debug messages>
Finding identical cells in module `\flag'.
<suppressed ~3 debug messages>
Finding identical cells in module `\assemble'.
Finding identical cells in module `\fpmul'.
<suppressed ~3 debug messages>
Finding identical cells in module `\fpu_add'.
<suppressed ~12 debug messages>
Finding identical cells in module `\mult_add'.
Finding identical cells in module `\LU'.
<suppressed ~60 debug messages>
Removed a total of 205 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \LUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$1553.
    dead port 2/2 on $mux $procmux$1533.
    dead port 2/2 on $mux $procmux$1514.
    dead port 2/2 on $mux $procmux$1512.
    dead port 2/2 on $mux $procmux$1492.
    dead port 1/2 on $mux $procmux$1490.
    dead port 2/2 on $mux $procmux$1470.
    dead port 1/2 on $mux $procmux$1468.
    dead port 1/2 on $mux $procmux$1465.
    dead port 2/2 on $mux $procmux$1445.
    dead port 2/2 on $mux $procmux$1427.
    dead port 2/2 on $mux $procmux$1425.
    dead port 2/2 on $mux $procmux$1406.
    dead port 2/2 on $mux $procmux$1389.
    dead port 2/2 on $mux $procmux$1372.
    dead port 2/2 on $mux $procmux$1370.
    dead port 2/2 on $mux $procmux$1352.
    dead port 2/2 on $mux $procmux$1350.
    dead port 2/2 on $mux $procmux$1332.
    dead port 2/2 on $mux $procmux$1330.
    dead port 1/2 on $mux $procmux$1328.
    dead port 2/2 on $mux $procmux$1309.
    dead port 2/2 on $mux $procmux$1293.
    dead port 2/2 on $mux $procmux$1277.
    dead port 2/2 on $mux $procmux$1275.
    dead port 2/2 on $mux $procmux$1258.
    dead port 2/2 on $mux $procmux$1243.
    dead port 2/2 on $mux $procmux$1229.
    dead port 2/2 on $mux $procmux$1215.
    dead port 2/2 on $mux $procmux$1213.
    dead port 2/2 on $mux $procmux$1198.
    dead port 2/2 on $mux $procmux$1186.
    dead port 2/2 on $mux $procmux$1175.
    dead port 2/2 on $mux $procmux$1164.
    dead port 2/2 on $mux $procmux$1153.
    dead port 2/2 on $mux $procmux$1143.
    dead port 2/2 on $mux $procmux$1133.
    dead port 2/2 on $mux $procmux$1131.
    dead port 2/2 on $mux $procmux$1120.
    dead port 2/2 on $mux $procmux$1111.
    dead port 2/2 on $mux $procmux$1102.
    dead port 2/2 on $mux $procmux$1100.
    dead port 2/2 on $mux $procmux$1090.
    dead port 2/2 on $mux $procmux$1083.
    dead port 2/2 on $mux $procmux$1076.
    dead port 2/2 on $mux $procmux$1074.
    dead port 2/2 on $mux $procmux$1066.
    dead port 2/2 on $mux $procmux$1064.
    dead port 1/2 on $mux $procmux$1062.
    dead port 2/2 on $mux $procmux$1053.
    dead port 2/2 on $mux $procmux$1051.
    dead port 1/2 on $mux $procmux$1049.
    dead port 1/2 on $mux $procmux$1046.
    dead port 2/2 on $mux $procmux$1023.
    dead port 2/2 on $mux $procmux$1015.
    dead port 2/2 on $mux $procmux$1008.
    dead port 1/2 on $mux $procmux$1006.
    dead port 2/2 on $mux $procmux$998.
Running muxtree optimizer on module \div_24b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fpu_div..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$3492.
    dead port 1/2 on $mux $procmux$3486.
    dead port 1/2 on $mux $procmux$3480.
    dead port 1/2 on $mux $procmux$3477.
    dead port 1/2 on $mux $procmux$3471.
    dead port 1/2 on $mux $procmux$3468.
    dead port 1/2 on $mux $procmux$3462.
    dead port 1/2 on $mux $procmux$3459.
    dead port 1/2 on $mux $procmux$3456.
    dead port 1/2 on $mux $procmux$3450.
    dead port 1/2 on $mux $procmux$3447.
    dead port 1/2 on $mux $procmux$3444.
    dead port 1/2 on $mux $procmux$3438.
    dead port 1/2 on $mux $procmux$3435.
    dead port 1/2 on $mux $procmux$3432.
    dead port 1/2 on $mux $procmux$3429.
    dead port 1/2 on $mux $procmux$3423.
    dead port 1/2 on $mux $procmux$3420.
    dead port 1/2 on $mux $procmux$3417.
    dead port 1/2 on $mux $procmux$3414.
    dead port 1/2 on $mux $procmux$3408.
    dead port 1/2 on $mux $procmux$3405.
    dead port 1/2 on $mux $procmux$3402.
    dead port 1/2 on $mux $procmux$3399.
    dead port 1/2 on $mux $procmux$3396.
    dead port 1/2 on $mux $procmux$3390.
    dead port 1/2 on $mux $procmux$3387.
    dead port 1/2 on $mux $procmux$3384.
    dead port 1/2 on $mux $procmux$3381.
    dead port 1/2 on $mux $procmux$3378.
    dead port 1/2 on $mux $procmux$3372.
    dead port 1/2 on $mux $procmux$3369.
    dead port 1/2 on $mux $procmux$3366.
    dead port 1/2 on $mux $procmux$3363.
    dead port 1/2 on $mux $procmux$3360.
    dead port 1/2 on $mux $procmux$3357.
    dead port 1/2 on $mux $procmux$3351.
    dead port 1/2 on $mux $procmux$3348.
    dead port 1/2 on $mux $procmux$3345.
    dead port 1/2 on $mux $procmux$3342.
    dead port 1/2 on $mux $procmux$3339.
    dead port 1/2 on $mux $procmux$3336.
    dead port 1/2 on $mux $procmux$3330.
    dead port 1/2 on $mux $procmux$3327.
    dead port 1/2 on $mux $procmux$3324.
    dead port 1/2 on $mux $procmux$3321.
    dead port 1/2 on $mux $procmux$3318.
    dead port 1/2 on $mux $procmux$3315.
    dead port 1/2 on $mux $procmux$3312.
    dead port 1/2 on $mux $procmux$3306.
    dead port 1/2 on $mux $procmux$3303.
    dead port 1/2 on $mux $procmux$3300.
    dead port 1/2 on $mux $procmux$3297.
    dead port 1/2 on $mux $procmux$3294.
    dead port 1/2 on $mux $procmux$3291.
    dead port 1/2 on $mux $procmux$3288.
    dead port 1/2 on $mux $procmux$3282.
    dead port 1/2 on $mux $procmux$3279.
    dead port 1/2 on $mux $procmux$3276.
    dead port 1/2 on $mux $procmux$3273.
    dead port 1/2 on $mux $procmux$3270.
    dead port 1/2 on $mux $procmux$3267.
    dead port 1/2 on $mux $procmux$3264.
    dead port 1/2 on $mux $procmux$3261.
    dead port 1/2 on $mux $procmux$3255.
    dead port 1/2 on $mux $procmux$3252.
    dead port 1/2 on $mux $procmux$3249.
    dead port 1/2 on $mux $procmux$3246.
    dead port 1/2 on $mux $procmux$3243.
    dead port 1/2 on $mux $procmux$3240.
    dead port 1/2 on $mux $procmux$3237.
    dead port 1/2 on $mux $procmux$3234.
    dead port 1/2 on $mux $procmux$3228.
    dead port 1/2 on $mux $procmux$3225.
    dead port 1/2 on $mux $procmux$3222.
    dead port 1/2 on $mux $procmux$3219.
    dead port 1/2 on $mux $procmux$3216.
    dead port 1/2 on $mux $procmux$3213.
    dead port 1/2 on $mux $procmux$3210.
    dead port 1/2 on $mux $procmux$3207.
    dead port 1/2 on $mux $procmux$3204.
    dead port 1/2 on $mux $procmux$3198.
    dead port 1/2 on $mux $procmux$3195.
    dead port 1/2 on $mux $procmux$3192.
    dead port 1/2 on $mux $procmux$3189.
    dead port 1/2 on $mux $procmux$3186.
    dead port 1/2 on $mux $procmux$3183.
    dead port 1/2 on $mux $procmux$3180.
    dead port 1/2 on $mux $procmux$3177.
    dead port 1/2 on $mux $procmux$3174.
    dead port 1/2 on $mux $procmux$3168.
    dead port 1/2 on $mux $procmux$3165.
    dead port 1/2 on $mux $procmux$3162.
    dead port 1/2 on $mux $procmux$3159.
    dead port 1/2 on $mux $procmux$3156.
    dead port 1/2 on $mux $procmux$3153.
    dead port 1/2 on $mux $procmux$3150.
    dead port 1/2 on $mux $procmux$3147.
    dead port 1/2 on $mux $procmux$3144.
    dead port 1/2 on $mux $procmux$3141.
    dead port 1/2 on $mux $procmux$3135.
    dead port 1/2 on $mux $procmux$3132.
    dead port 1/2 on $mux $procmux$3129.
    dead port 1/2 on $mux $procmux$3126.
    dead port 1/2 on $mux $procmux$3123.
    dead port 1/2 on $mux $procmux$3120.
    dead port 1/2 on $mux $procmux$3117.
    dead port 1/2 on $mux $procmux$3114.
    dead port 1/2 on $mux $procmux$3111.
    dead port 1/2 on $mux $procmux$3108.
    dead port 1/2 on $mux $procmux$3102.
    dead port 1/2 on $mux $procmux$3099.
    dead port 1/2 on $mux $procmux$3096.
    dead port 1/2 on $mux $procmux$3093.
    dead port 1/2 on $mux $procmux$3090.
    dead port 1/2 on $mux $procmux$3087.
    dead port 1/2 on $mux $procmux$3084.
    dead port 1/2 on $mux $procmux$3081.
    dead port 1/2 on $mux $procmux$3078.
    dead port 1/2 on $mux $procmux$3075.
    dead port 1/2 on $mux $procmux$3072.
    dead port 1/2 on $mux $procmux$3066.
    dead port 1/2 on $mux $procmux$3063.
    dead port 1/2 on $mux $procmux$3060.
    dead port 1/2 on $mux $procmux$3057.
    dead port 1/2 on $mux $procmux$3054.
    dead port 1/2 on $mux $procmux$3051.
    dead port 1/2 on $mux $procmux$3048.
    dead port 1/2 on $mux $procmux$3045.
    dead port 1/2 on $mux $procmux$3042.
    dead port 1/2 on $mux $procmux$3039.
    dead port 1/2 on $mux $procmux$3036.
    dead port 1/2 on $mux $procmux$3030.
    dead port 1/2 on $mux $procmux$3027.
    dead port 1/2 on $mux $procmux$3024.
    dead port 1/2 on $mux $procmux$3021.
    dead port 1/2 on $mux $procmux$3018.
    dead port 1/2 on $mux $procmux$3015.
    dead port 1/2 on $mux $procmux$3012.
    dead port 1/2 on $mux $procmux$3009.
    dead port 1/2 on $mux $procmux$3006.
    dead port 1/2 on $mux $procmux$3003.
    dead port 1/2 on $mux $procmux$3000.
    dead port 1/2 on $mux $procmux$2997.
    dead port 1/2 on $mux $procmux$2991.
    dead port 1/2 on $mux $procmux$2988.
    dead port 1/2 on $mux $procmux$2985.
    dead port 1/2 on $mux $procmux$2982.
    dead port 1/2 on $mux $procmux$2979.
    dead port 1/2 on $mux $procmux$2976.
    dead port 1/2 on $mux $procmux$2973.
    dead port 1/2 on $mux $procmux$2970.
    dead port 1/2 on $mux $procmux$2967.
    dead port 1/2 on $mux $procmux$2964.
    dead port 1/2 on $mux $procmux$2961.
    dead port 1/2 on $mux $procmux$2958.
    dead port 1/2 on $mux $procmux$2952.
    dead port 1/2 on $mux $procmux$2949.
    dead port 1/2 on $mux $procmux$2946.
    dead port 1/2 on $mux $procmux$2943.
    dead port 1/2 on $mux $procmux$2940.
    dead port 1/2 on $mux $procmux$2937.
    dead port 1/2 on $mux $procmux$2934.
    dead port 1/2 on $mux $procmux$2931.
    dead port 1/2 on $mux $procmux$2928.
    dead port 1/2 on $mux $procmux$2925.
    dead port 1/2 on $mux $procmux$2922.
    dead port 1/2 on $mux $procmux$2919.
    dead port 1/2 on $mux $procmux$2916.
    dead port 1/2 on $mux $procmux$2910.
    dead port 1/2 on $mux $procmux$2907.
    dead port 1/2 on $mux $procmux$2904.
    dead port 1/2 on $mux $procmux$2901.
    dead port 1/2 on $mux $procmux$2898.
    dead port 1/2 on $mux $procmux$2895.
    dead port 1/2 on $mux $procmux$2892.
    dead port 1/2 on $mux $procmux$2889.
    dead port 1/2 on $mux $procmux$2886.
    dead port 1/2 on $mux $procmux$2883.
    dead port 1/2 on $mux $procmux$2880.
    dead port 1/2 on $mux $procmux$2877.
    dead port 1/2 on $mux $procmux$2874.
    dead port 1/2 on $mux $procmux$2868.
    dead port 1/2 on $mux $procmux$2865.
    dead port 1/2 on $mux $procmux$2862.
    dead port 1/2 on $mux $procmux$2859.
    dead port 1/2 on $mux $procmux$2856.
    dead port 1/2 on $mux $procmux$2853.
    dead port 1/2 on $mux $procmux$2850.
    dead port 1/2 on $mux $procmux$2847.
    dead port 1/2 on $mux $procmux$2844.
    dead port 1/2 on $mux $procmux$2841.
    dead port 1/2 on $mux $procmux$2838.
    dead port 1/2 on $mux $procmux$2835.
    dead port 1/2 on $mux $procmux$2832.
    dead port 1/2 on $mux $procmux$2829.
    dead port 1/2 on $mux $procmux$2823.
    dead port 1/2 on $mux $procmux$2820.
    dead port 1/2 on $mux $procmux$2817.
    dead port 1/2 on $mux $procmux$2814.
    dead port 1/2 on $mux $procmux$2811.
    dead port 1/2 on $mux $procmux$2808.
    dead port 1/2 on $mux $procmux$2805.
    dead port 1/2 on $mux $procmux$2802.
    dead port 1/2 on $mux $procmux$2799.
    dead port 1/2 on $mux $procmux$2796.
    dead port 1/2 on $mux $procmux$2793.
    dead port 1/2 on $mux $procmux$2790.
    dead port 1/2 on $mux $procmux$2787.
    dead port 1/2 on $mux $procmux$2784.
    dead port 1/2 on $mux $procmux$2778.
    dead port 1/2 on $mux $procmux$2775.
    dead port 1/2 on $mux $procmux$2772.
    dead port 1/2 on $mux $procmux$2769.
    dead port 1/2 on $mux $procmux$2766.
    dead port 1/2 on $mux $procmux$2763.
    dead port 1/2 on $mux $procmux$2760.
    dead port 1/2 on $mux $procmux$2757.
    dead port 1/2 on $mux $procmux$2754.
    dead port 1/2 on $mux $procmux$2751.
    dead port 1/2 on $mux $procmux$2748.
    dead port 1/2 on $mux $procmux$2745.
    dead port 1/2 on $mux $procmux$2742.
    dead port 1/2 on $mux $procmux$2739.
    dead port 1/2 on $mux $procmux$2736.
    dead port 1/2 on $mux $procmux$2730.
    dead port 1/2 on $mux $procmux$2727.
    dead port 1/2 on $mux $procmux$2724.
    dead port 1/2 on $mux $procmux$2721.
    dead port 1/2 on $mux $procmux$2718.
    dead port 1/2 on $mux $procmux$2715.
    dead port 1/2 on $mux $procmux$2712.
    dead port 1/2 on $mux $procmux$2709.
    dead port 1/2 on $mux $procmux$2706.
    dead port 1/2 on $mux $procmux$2703.
    dead port 1/2 on $mux $procmux$2700.
    dead port 1/2 on $mux $procmux$2697.
    dead port 1/2 on $mux $procmux$2694.
    dead port 1/2 on $mux $procmux$2691.
    dead port 1/2 on $mux $procmux$2688.
    dead port 1/2 on $mux $procmux$2682.
    dead port 1/2 on $mux $procmux$2679.
    dead port 1/2 on $mux $procmux$2676.
    dead port 1/2 on $mux $procmux$2673.
    dead port 1/2 on $mux $procmux$2670.
    dead port 1/2 on $mux $procmux$2667.
    dead port 1/2 on $mux $procmux$2664.
    dead port 1/2 on $mux $procmux$2661.
    dead port 1/2 on $mux $procmux$2658.
    dead port 1/2 on $mux $procmux$2655.
    dead port 1/2 on $mux $procmux$2652.
    dead port 1/2 on $mux $procmux$2649.
    dead port 1/2 on $mux $procmux$2646.
    dead port 1/2 on $mux $procmux$2643.
    dead port 1/2 on $mux $procmux$2640.
    dead port 1/2 on $mux $procmux$2637.
    dead port 1/2 on $mux $procmux$2631.
    dead port 1/2 on $mux $procmux$2628.
    dead port 1/2 on $mux $procmux$2625.
    dead port 1/2 on $mux $procmux$2622.
    dead port 1/2 on $mux $procmux$2619.
    dead port 1/2 on $mux $procmux$2616.
    dead port 1/2 on $mux $procmux$2613.
    dead port 1/2 on $mux $procmux$2610.
    dead port 1/2 on $mux $procmux$2607.
    dead port 1/2 on $mux $procmux$2604.
    dead port 1/2 on $mux $procmux$2601.
    dead port 1/2 on $mux $procmux$2598.
    dead port 1/2 on $mux $procmux$2595.
    dead port 1/2 on $mux $procmux$2592.
    dead port 1/2 on $mux $procmux$2589.
    dead port 1/2 on $mux $procmux$2586.
    dead port 1/2 on $mux $procmux$2580.
    dead port 1/2 on $mux $procmux$2577.
    dead port 1/2 on $mux $procmux$2574.
    dead port 1/2 on $mux $procmux$2571.
    dead port 1/2 on $mux $procmux$2568.
    dead port 1/2 on $mux $procmux$2565.
    dead port 1/2 on $mux $procmux$2562.
    dead port 1/2 on $mux $procmux$2559.
    dead port 1/2 on $mux $procmux$2556.
    dead port 1/2 on $mux $procmux$2553.
    dead port 1/2 on $mux $procmux$2550.
    dead port 1/2 on $mux $procmux$2547.
    dead port 1/2 on $mux $procmux$2544.
    dead port 1/2 on $mux $procmux$2541.
    dead port 1/2 on $mux $procmux$2538.
    dead port 1/2 on $mux $procmux$2535.
    dead port 1/2 on $mux $procmux$2532.
    dead port 1/2 on $mux $procmux$2526.
    dead port 1/2 on $mux $procmux$2523.
    dead port 1/2 on $mux $procmux$2520.
    dead port 1/2 on $mux $procmux$2517.
    dead port 1/2 on $mux $procmux$2514.
    dead port 1/2 on $mux $procmux$2511.
    dead port 1/2 on $mux $procmux$2508.
    dead port 1/2 on $mux $procmux$2505.
    dead port 1/2 on $mux $procmux$2502.
    dead port 1/2 on $mux $procmux$2499.
    dead port 1/2 on $mux $procmux$2496.
    dead port 1/2 on $mux $procmux$2493.
    dead port 1/2 on $mux $procmux$2490.
    dead port 1/2 on $mux $procmux$2487.
    dead port 1/2 on $mux $procmux$2484.
    dead port 1/2 on $mux $procmux$2481.
    dead port 1/2 on $mux $procmux$2478.
    dead port 1/2 on $mux $procmux$2472.
    dead port 1/2 on $mux $procmux$2469.
    dead port 1/2 on $mux $procmux$2466.
    dead port 1/2 on $mux $procmux$2463.
    dead port 1/2 on $mux $procmux$2460.
    dead port 1/2 on $mux $procmux$2457.
    dead port 1/2 on $mux $procmux$2454.
    dead port 1/2 on $mux $procmux$2451.
    dead port 1/2 on $mux $procmux$2448.
    dead port 1/2 on $mux $procmux$2445.
    dead port 1/2 on $mux $procmux$2442.
    dead port 1/2 on $mux $procmux$2439.
    dead port 1/2 on $mux $procmux$2436.
    dead port 1/2 on $mux $procmux$2433.
    dead port 1/2 on $mux $procmux$2430.
    dead port 1/2 on $mux $procmux$2427.
    dead port 1/2 on $mux $procmux$2424.
    dead port 1/2 on $mux $procmux$2421.
    dead port 1/2 on $mux $procmux$2415.
    dead port 1/2 on $mux $procmux$2412.
    dead port 1/2 on $mux $procmux$2409.
    dead port 1/2 on $mux $procmux$2406.
    dead port 1/2 on $mux $procmux$2403.
    dead port 1/2 on $mux $procmux$2400.
    dead port 1/2 on $mux $procmux$2397.
    dead port 1/2 on $mux $procmux$2394.
    dead port 1/2 on $mux $procmux$2391.
    dead port 1/2 on $mux $procmux$2388.
    dead port 1/2 on $mux $procmux$2385.
    dead port 1/2 on $mux $procmux$2382.
    dead port 1/2 on $mux $procmux$2379.
    dead port 1/2 on $mux $procmux$2376.
    dead port 1/2 on $mux $procmux$2373.
    dead port 1/2 on $mux $procmux$2370.
    dead port 1/2 on $mux $procmux$2367.
    dead port 1/2 on $mux $procmux$2364.
    dead port 1/2 on $mux $procmux$2358.
    dead port 1/2 on $mux $procmux$2355.
    dead port 1/2 on $mux $procmux$2352.
    dead port 1/2 on $mux $procmux$2349.
    dead port 1/2 on $mux $procmux$2346.
    dead port 1/2 on $mux $procmux$2343.
    dead port 1/2 on $mux $procmux$2340.
    dead port 1/2 on $mux $procmux$2337.
    dead port 1/2 on $mux $procmux$2334.
    dead port 1/2 on $mux $procmux$2331.
    dead port 1/2 on $mux $procmux$2328.
    dead port 1/2 on $mux $procmux$2325.
    dead port 1/2 on $mux $procmux$2322.
    dead port 1/2 on $mux $procmux$2319.
    dead port 1/2 on $mux $procmux$2316.
    dead port 1/2 on $mux $procmux$2313.
    dead port 1/2 on $mux $procmux$2310.
    dead port 1/2 on $mux $procmux$2307.
    dead port 1/2 on $mux $procmux$2304.
    dead port 1/2 on $mux $procmux$2298.
    dead port 1/2 on $mux $procmux$2295.
    dead port 1/2 on $mux $procmux$2292.
    dead port 1/2 on $mux $procmux$2289.
    dead port 1/2 on $mux $procmux$2286.
    dead port 1/2 on $mux $procmux$2283.
    dead port 1/2 on $mux $procmux$2280.
    dead port 1/2 on $mux $procmux$2277.
    dead port 1/2 on $mux $procmux$2274.
    dead port 1/2 on $mux $procmux$2271.
    dead port 1/2 on $mux $procmux$2268.
    dead port 1/2 on $mux $procmux$2265.
    dead port 1/2 on $mux $procmux$2262.
    dead port 1/2 on $mux $procmux$2259.
    dead port 1/2 on $mux $procmux$2256.
    dead port 1/2 on $mux $procmux$2253.
    dead port 1/2 on $mux $procmux$2250.
    dead port 1/2 on $mux $procmux$2247.
    dead port 1/2 on $mux $procmux$2244.
    dead port 1/2 on $mux $procmux$2238.
    dead port 1/2 on $mux $procmux$2235.
    dead port 1/2 on $mux $procmux$2232.
    dead port 1/2 on $mux $procmux$2229.
    dead port 1/2 on $mux $procmux$2226.
    dead port 1/2 on $mux $procmux$2223.
    dead port 1/2 on $mux $procmux$2220.
    dead port 1/2 on $mux $procmux$2217.
    dead port 1/2 on $mux $procmux$2214.
    dead port 1/2 on $mux $procmux$2211.
    dead port 1/2 on $mux $procmux$2208.
    dead port 1/2 on $mux $procmux$2205.
    dead port 1/2 on $mux $procmux$2202.
    dead port 1/2 on $mux $procmux$2199.
    dead port 1/2 on $mux $procmux$2196.
    dead port 1/2 on $mux $procmux$2193.
    dead port 1/2 on $mux $procmux$2190.
    dead port 1/2 on $mux $procmux$2187.
    dead port 1/2 on $mux $procmux$2184.
    dead port 1/2 on $mux $procmux$2181.
    dead port 1/2 on $mux $procmux$2175.
    dead port 1/2 on $mux $procmux$2172.
    dead port 1/2 on $mux $procmux$2169.
    dead port 1/2 on $mux $procmux$2166.
    dead port 1/2 on $mux $procmux$2163.
    dead port 1/2 on $mux $procmux$2160.
    dead port 1/2 on $mux $procmux$2157.
    dead port 1/2 on $mux $procmux$2154.
    dead port 1/2 on $mux $procmux$2151.
    dead port 1/2 on $mux $procmux$2148.
    dead port 1/2 on $mux $procmux$2145.
    dead port 1/2 on $mux $procmux$2142.
    dead port 1/2 on $mux $procmux$2139.
    dead port 1/2 on $mux $procmux$2136.
    dead port 1/2 on $mux $procmux$2133.
    dead port 1/2 on $mux $procmux$2130.
    dead port 1/2 on $mux $procmux$2127.
    dead port 1/2 on $mux $procmux$2124.
    dead port 1/2 on $mux $procmux$2121.
    dead port 1/2 on $mux $procmux$2118.
    dead port 1/2 on $mux $procmux$2112.
    dead port 1/2 on $mux $procmux$2109.
    dead port 1/2 on $mux $procmux$2106.
    dead port 1/2 on $mux $procmux$2103.
    dead port 1/2 on $mux $procmux$2100.
    dead port 1/2 on $mux $procmux$2097.
    dead port 1/2 on $mux $procmux$2094.
    dead port 1/2 on $mux $procmux$2091.
    dead port 1/2 on $mux $procmux$2088.
    dead port 1/2 on $mux $procmux$2085.
    dead port 1/2 on $mux $procmux$2082.
    dead port 1/2 on $mux $procmux$2079.
    dead port 1/2 on $mux $procmux$2076.
    dead port 1/2 on $mux $procmux$2073.
    dead port 1/2 on $mux $procmux$2070.
    dead port 1/2 on $mux $procmux$2067.
    dead port 1/2 on $mux $procmux$2064.
    dead port 1/2 on $mux $procmux$2061.
    dead port 1/2 on $mux $procmux$2058.
    dead port 1/2 on $mux $procmux$2055.
    dead port 1/2 on $mux $procmux$2052.
    dead port 1/2 on $mux $procmux$2046.
    dead port 1/2 on $mux $procmux$2043.
    dead port 1/2 on $mux $procmux$2040.
    dead port 1/2 on $mux $procmux$2037.
    dead port 1/2 on $mux $procmux$2034.
    dead port 1/2 on $mux $procmux$2031.
    dead port 1/2 on $mux $procmux$2028.
    dead port 1/2 on $mux $procmux$2025.
    dead port 1/2 on $mux $procmux$2022.
    dead port 1/2 on $mux $procmux$2019.
    dead port 1/2 on $mux $procmux$2016.
    dead port 1/2 on $mux $procmux$2013.
    dead port 1/2 on $mux $procmux$2010.
    dead port 1/2 on $mux $procmux$2007.
    dead port 1/2 on $mux $procmux$2004.
    dead port 1/2 on $mux $procmux$2001.
    dead port 1/2 on $mux $procmux$1998.
    dead port 1/2 on $mux $procmux$1995.
    dead port 1/2 on $mux $procmux$1992.
    dead port 1/2 on $mux $procmux$1989.
    dead port 1/2 on $mux $procmux$1986.
    dead port 1/2 on $mux $procmux$1980.
    dead port 1/2 on $mux $procmux$1977.
    dead port 1/2 on $mux $procmux$1974.
    dead port 1/2 on $mux $procmux$1971.
    dead port 1/2 on $mux $procmux$1968.
    dead port 1/2 on $mux $procmux$1965.
    dead port 1/2 on $mux $procmux$1962.
    dead port 1/2 on $mux $procmux$1959.
    dead port 1/2 on $mux $procmux$1956.
    dead port 1/2 on $mux $procmux$1953.
    dead port 1/2 on $mux $procmux$1950.
    dead port 1/2 on $mux $procmux$1947.
    dead port 1/2 on $mux $procmux$1944.
    dead port 1/2 on $mux $procmux$1941.
    dead port 1/2 on $mux $procmux$1938.
    dead port 1/2 on $mux $procmux$1935.
    dead port 1/2 on $mux $procmux$1932.
    dead port 1/2 on $mux $procmux$1929.
    dead port 1/2 on $mux $procmux$1926.
    dead port 1/2 on $mux $procmux$1923.
    dead port 1/2 on $mux $procmux$1920.
    dead port 1/2 on $mux $procmux$1917.
    dead port 1/2 on $mux $procmux$1911.
    dead port 1/2 on $mux $procmux$1908.
    dead port 1/2 on $mux $procmux$1905.
    dead port 1/2 on $mux $procmux$1902.
    dead port 1/2 on $mux $procmux$1899.
    dead port 1/2 on $mux $procmux$1896.
    dead port 1/2 on $mux $procmux$1893.
    dead port 1/2 on $mux $procmux$1890.
    dead port 1/2 on $mux $procmux$1887.
    dead port 1/2 on $mux $procmux$1884.
    dead port 1/2 on $mux $procmux$1881.
    dead port 1/2 on $mux $procmux$1878.
    dead port 1/2 on $mux $procmux$1875.
    dead port 1/2 on $mux $procmux$1872.
    dead port 1/2 on $mux $procmux$1869.
    dead port 1/2 on $mux $procmux$1866.
    dead port 1/2 on $mux $procmux$1863.
    dead port 1/2 on $mux $procmux$1860.
    dead port 1/2 on $mux $procmux$1857.
    dead port 1/2 on $mux $procmux$1854.
    dead port 1/2 on $mux $procmux$1851.
    dead port 1/2 on $mux $procmux$1848.
Running muxtree optimizer on module \ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ram1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ram2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ram3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \preprocess..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \special..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \prenorm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \multiply_a..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \exponent..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \normalize..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shift..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \round..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \flag..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \assemble..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fpmul..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fpu_add..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$5462.
    dead port 1/2 on $mux $procmux$5456.
    dead port 1/2 on $mux $procmux$5450.
    dead port 1/2 on $mux $procmux$5447.
    dead port 1/2 on $mux $procmux$5441.
    dead port 1/2 on $mux $procmux$5438.
    dead port 1/2 on $mux $procmux$5432.
    dead port 1/2 on $mux $procmux$5429.
    dead port 2/2 on $mux $procmux$5426.
    dead port 1/2 on $mux $procmux$5420.
    dead port 1/2 on $mux $procmux$5417.
    dead port 2/2 on $mux $procmux$5414.
    dead port 1/2 on $mux $procmux$5408.
    dead port 1/2 on $mux $procmux$5405.
    dead port 1/2 on $mux $procmux$5402.
    dead port 1/2 on $mux $procmux$5396.
    dead port 1/2 on $mux $procmux$5393.
    dead port 1/2 on $mux $procmux$5390.
    dead port 1/2 on $mux $procmux$5378.
    dead port 1/2 on $mux $procmux$5372.
    dead port 1/2 on $mux $procmux$5366.
    dead port 1/2 on $mux $procmux$5363.
    dead port 1/2 on $mux $procmux$5357.
    dead port 1/2 on $mux $procmux$5354.
    dead port 1/2 on $mux $procmux$5348.
    dead port 1/2 on $mux $procmux$5345.
    dead port 1/2 on $mux $procmux$5342.
    dead port 1/2 on $mux $procmux$5336.
    dead port 1/2 on $mux $procmux$5333.
    dead port 1/2 on $mux $procmux$5330.
    dead port 1/2 on $mux $procmux$5324.
    dead port 1/2 on $mux $procmux$5321.
    dead port 1/2 on $mux $procmux$5318.
    dead port 1/2 on $mux $procmux$5315.
    dead port 1/2 on $mux $procmux$5309.
    dead port 1/2 on $mux $procmux$5306.
    dead port 1/2 on $mux $procmux$5303.
    dead port 1/2 on $mux $procmux$5300.
    dead port 1/2 on $mux $procmux$5294.
    dead port 1/2 on $mux $procmux$5291.
    dead port 1/2 on $mux $procmux$5288.
    dead port 1/2 on $mux $procmux$5285.
    dead port 1/2 on $mux $procmux$5282.
    dead port 1/2 on $mux $procmux$5276.
    dead port 1/2 on $mux $procmux$5273.
    dead port 1/2 on $mux $procmux$5270.
    dead port 1/2 on $mux $procmux$5267.
    dead port 1/2 on $mux $procmux$5264.
    dead port 1/2 on $mux $procmux$5258.
    dead port 1/2 on $mux $procmux$5255.
    dead port 1/2 on $mux $procmux$5252.
    dead port 1/2 on $mux $procmux$5249.
    dead port 1/2 on $mux $procmux$5246.
    dead port 1/2 on $mux $procmux$5243.
    dead port 1/2 on $mux $procmux$5237.
    dead port 1/2 on $mux $procmux$5234.
    dead port 1/2 on $mux $procmux$5231.
    dead port 1/2 on $mux $procmux$5228.
    dead port 1/2 on $mux $procmux$5225.
    dead port 1/2 on $mux $procmux$5222.
    dead port 1/2 on $mux $procmux$5216.
    dead port 1/2 on $mux $procmux$5213.
    dead port 1/2 on $mux $procmux$5210.
    dead port 1/2 on $mux $procmux$5207.
    dead port 1/2 on $mux $procmux$5204.
    dead port 1/2 on $mux $procmux$5201.
    dead port 1/2 on $mux $procmux$5198.
    dead port 1/2 on $mux $procmux$5192.
    dead port 1/2 on $mux $procmux$5189.
    dead port 1/2 on $mux $procmux$5186.
    dead port 1/2 on $mux $procmux$5183.
    dead port 1/2 on $mux $procmux$5180.
    dead port 1/2 on $mux $procmux$5177.
    dead port 1/2 on $mux $procmux$5174.
    dead port 1/2 on $mux $procmux$5168.
    dead port 1/2 on $mux $procmux$5165.
    dead port 1/2 on $mux $procmux$5162.
    dead port 1/2 on $mux $procmux$5159.
    dead port 1/2 on $mux $procmux$5156.
    dead port 1/2 on $mux $procmux$5153.
    dead port 1/2 on $mux $procmux$5150.
    dead port 1/2 on $mux $procmux$5147.
    dead port 1/2 on $mux $procmux$5141.
    dead port 1/2 on $mux $procmux$5138.
    dead port 1/2 on $mux $procmux$5135.
    dead port 1/2 on $mux $procmux$5132.
    dead port 1/2 on $mux $procmux$5129.
    dead port 1/2 on $mux $procmux$5126.
    dead port 1/2 on $mux $procmux$5123.
    dead port 1/2 on $mux $procmux$5120.
    dead port 1/2 on $mux $procmux$5114.
    dead port 1/2 on $mux $procmux$5111.
    dead port 1/2 on $mux $procmux$5108.
    dead port 1/2 on $mux $procmux$5105.
    dead port 1/2 on $mux $procmux$5102.
    dead port 1/2 on $mux $procmux$5099.
    dead port 1/2 on $mux $procmux$5096.
    dead port 1/2 on $mux $procmux$5093.
    dead port 1/2 on $mux $procmux$5090.
    dead port 1/2 on $mux $procmux$5084.
    dead port 1/2 on $mux $procmux$5081.
    dead port 1/2 on $mux $procmux$5078.
    dead port 1/2 on $mux $procmux$5075.
    dead port 1/2 on $mux $procmux$5072.
    dead port 1/2 on $mux $procmux$5069.
    dead port 1/2 on $mux $procmux$5066.
    dead port 1/2 on $mux $procmux$5063.
    dead port 1/2 on $mux $procmux$5060.
    dead port 1/2 on $mux $procmux$5054.
    dead port 1/2 on $mux $procmux$5051.
    dead port 1/2 on $mux $procmux$5048.
    dead port 1/2 on $mux $procmux$5045.
    dead port 1/2 on $mux $procmux$5042.
    dead port 1/2 on $mux $procmux$5039.
    dead port 1/2 on $mux $procmux$5036.
    dead port 1/2 on $mux $procmux$5033.
    dead port 1/2 on $mux $procmux$5030.
    dead port 1/2 on $mux $procmux$5027.
    dead port 1/2 on $mux $procmux$5021.
    dead port 1/2 on $mux $procmux$5018.
    dead port 1/2 on $mux $procmux$5015.
    dead port 1/2 on $mux $procmux$5012.
    dead port 1/2 on $mux $procmux$5009.
    dead port 1/2 on $mux $procmux$5006.
    dead port 1/2 on $mux $procmux$5003.
    dead port 1/2 on $mux $procmux$5000.
    dead port 1/2 on $mux $procmux$4997.
    dead port 1/2 on $mux $procmux$4994.
    dead port 1/2 on $mux $procmux$4988.
    dead port 1/2 on $mux $procmux$4985.
    dead port 1/2 on $mux $procmux$4982.
    dead port 1/2 on $mux $procmux$4979.
    dead port 1/2 on $mux $procmux$4976.
    dead port 1/2 on $mux $procmux$4973.
    dead port 1/2 on $mux $procmux$4970.
    dead port 1/2 on $mux $procmux$4967.
    dead port 1/2 on $mux $procmux$4964.
    dead port 1/2 on $mux $procmux$4961.
    dead port 1/2 on $mux $procmux$4958.
    dead port 1/2 on $mux $procmux$4952.
    dead port 1/2 on $mux $procmux$4949.
    dead port 1/2 on $mux $procmux$4946.
    dead port 1/2 on $mux $procmux$4943.
    dead port 1/2 on $mux $procmux$4940.
    dead port 1/2 on $mux $procmux$4937.
    dead port 1/2 on $mux $procmux$4934.
    dead port 1/2 on $mux $procmux$4931.
    dead port 1/2 on $mux $procmux$4928.
    dead port 1/2 on $mux $procmux$4925.
    dead port 1/2 on $mux $procmux$4922.
    dead port 1/2 on $mux $procmux$4916.
    dead port 1/2 on $mux $procmux$4913.
    dead port 1/2 on $mux $procmux$4910.
    dead port 1/2 on $mux $procmux$4907.
    dead port 1/2 on $mux $procmux$4904.
    dead port 1/2 on $mux $procmux$4901.
    dead port 1/2 on $mux $procmux$4898.
    dead port 1/2 on $mux $procmux$4895.
    dead port 1/2 on $mux $procmux$4892.
    dead port 1/2 on $mux $procmux$4889.
    dead port 1/2 on $mux $procmux$4886.
    dead port 1/2 on $mux $procmux$4883.
    dead port 1/2 on $mux $procmux$4877.
    dead port 1/2 on $mux $procmux$4874.
    dead port 1/2 on $mux $procmux$4871.
    dead port 1/2 on $mux $procmux$4868.
    dead port 1/2 on $mux $procmux$4865.
    dead port 1/2 on $mux $procmux$4862.
    dead port 1/2 on $mux $procmux$4859.
    dead port 1/2 on $mux $procmux$4856.
    dead port 1/2 on $mux $procmux$4853.
    dead port 1/2 on $mux $procmux$4850.
    dead port 1/2 on $mux $procmux$4847.
    dead port 1/2 on $mux $procmux$4844.
    dead port 1/2 on $mux $procmux$4838.
    dead port 1/2 on $mux $procmux$4835.
    dead port 1/2 on $mux $procmux$4832.
    dead port 1/2 on $mux $procmux$4829.
    dead port 1/2 on $mux $procmux$4826.
    dead port 1/2 on $mux $procmux$4823.
    dead port 1/2 on $mux $procmux$4820.
    dead port 1/2 on $mux $procmux$4817.
    dead port 1/2 on $mux $procmux$4814.
    dead port 1/2 on $mux $procmux$4811.
    dead port 1/2 on $mux $procmux$4808.
    dead port 1/2 on $mux $procmux$4805.
    dead port 1/2 on $mux $procmux$4802.
    dead port 1/2 on $mux $procmux$4796.
    dead port 1/2 on $mux $procmux$4793.
    dead port 1/2 on $mux $procmux$4790.
    dead port 1/2 on $mux $procmux$4787.
    dead port 1/2 on $mux $procmux$4784.
    dead port 1/2 on $mux $procmux$4781.
    dead port 1/2 on $mux $procmux$4778.
    dead port 1/2 on $mux $procmux$4775.
    dead port 1/2 on $mux $procmux$4772.
    dead port 1/2 on $mux $procmux$4769.
    dead port 1/2 on $mux $procmux$4766.
    dead port 1/2 on $mux $procmux$4763.
    dead port 1/2 on $mux $procmux$4760.
    dead port 1/2 on $mux $procmux$4754.
    dead port 1/2 on $mux $procmux$4751.
    dead port 1/2 on $mux $procmux$4748.
    dead port 1/2 on $mux $procmux$4745.
    dead port 1/2 on $mux $procmux$4742.
    dead port 1/2 on $mux $procmux$4739.
    dead port 1/2 on $mux $procmux$4736.
    dead port 1/2 on $mux $procmux$4733.
    dead port 1/2 on $mux $procmux$4730.
    dead port 1/2 on $mux $procmux$4727.
    dead port 1/2 on $mux $procmux$4724.
    dead port 1/2 on $mux $procmux$4721.
    dead port 1/2 on $mux $procmux$4718.
    dead port 1/2 on $mux $procmux$4715.
    dead port 1/2 on $mux $procmux$4709.
    dead port 1/2 on $mux $procmux$4706.
    dead port 1/2 on $mux $procmux$4703.
    dead port 1/2 on $mux $procmux$4700.
    dead port 1/2 on $mux $procmux$4697.
    dead port 1/2 on $mux $procmux$4694.
    dead port 1/2 on $mux $procmux$4691.
    dead port 1/2 on $mux $procmux$4688.
    dead port 1/2 on $mux $procmux$4685.
    dead port 1/2 on $mux $procmux$4682.
    dead port 1/2 on $mux $procmux$4679.
    dead port 1/2 on $mux $procmux$4676.
    dead port 1/2 on $mux $procmux$4673.
    dead port 1/2 on $mux $procmux$4670.
    dead port 1/2 on $mux $procmux$4664.
    dead port 1/2 on $mux $procmux$4661.
    dead port 1/2 on $mux $procmux$4658.
    dead port 1/2 on $mux $procmux$4655.
    dead port 1/2 on $mux $procmux$4652.
    dead port 1/2 on $mux $procmux$4649.
    dead port 1/2 on $mux $procmux$4646.
    dead port 1/2 on $mux $procmux$4643.
    dead port 1/2 on $mux $procmux$4640.
    dead port 1/2 on $mux $procmux$4637.
    dead port 1/2 on $mux $procmux$4634.
    dead port 1/2 on $mux $procmux$4631.
    dead port 1/2 on $mux $procmux$4628.
    dead port 1/2 on $mux $procmux$4625.
    dead port 1/2 on $mux $procmux$4622.
    dead port 1/2 on $mux $procmux$4616.
    dead port 1/2 on $mux $procmux$4613.
    dead port 1/2 on $mux $procmux$4610.
    dead port 1/2 on $mux $procmux$4607.
    dead port 1/2 on $mux $procmux$4604.
    dead port 1/2 on $mux $procmux$4601.
    dead port 1/2 on $mux $procmux$4598.
    dead port 1/2 on $mux $procmux$4595.
    dead port 1/2 on $mux $procmux$4592.
    dead port 1/2 on $mux $procmux$4589.
    dead port 1/2 on $mux $procmux$4586.
    dead port 1/2 on $mux $procmux$4583.
    dead port 1/2 on $mux $procmux$4580.
    dead port 1/2 on $mux $procmux$4577.
    dead port 1/2 on $mux $procmux$4574.
    dead port 1/2 on $mux $procmux$4568.
    dead port 1/2 on $mux $procmux$4565.
    dead port 1/2 on $mux $procmux$4562.
    dead port 1/2 on $mux $procmux$4559.
    dead port 1/2 on $mux $procmux$4556.
    dead port 1/2 on $mux $procmux$4553.
    dead port 1/2 on $mux $procmux$4550.
    dead port 1/2 on $mux $procmux$4547.
    dead port 1/2 on $mux $procmux$4544.
    dead port 1/2 on $mux $procmux$4541.
    dead port 1/2 on $mux $procmux$4538.
    dead port 1/2 on $mux $procmux$4535.
    dead port 1/2 on $mux $procmux$4532.
    dead port 1/2 on $mux $procmux$4529.
    dead port 1/2 on $mux $procmux$4526.
    dead port 1/2 on $mux $procmux$4523.
    dead port 1/2 on $mux $procmux$4517.
    dead port 1/2 on $mux $procmux$4514.
    dead port 1/2 on $mux $procmux$4511.
    dead port 1/2 on $mux $procmux$4508.
    dead port 1/2 on $mux $procmux$4505.
    dead port 1/2 on $mux $procmux$4502.
    dead port 1/2 on $mux $procmux$4499.
    dead port 1/2 on $mux $procmux$4496.
    dead port 1/2 on $mux $procmux$4493.
    dead port 1/2 on $mux $procmux$4490.
    dead port 1/2 on $mux $procmux$4487.
    dead port 1/2 on $mux $procmux$4484.
    dead port 1/2 on $mux $procmux$4481.
    dead port 1/2 on $mux $procmux$4478.
    dead port 1/2 on $mux $procmux$4475.
    dead port 1/2 on $mux $procmux$4472.
    dead port 1/2 on $mux $procmux$4466.
    dead port 1/2 on $mux $procmux$4463.
    dead port 1/2 on $mux $procmux$4460.
    dead port 1/2 on $mux $procmux$4457.
    dead port 1/2 on $mux $procmux$4454.
    dead port 1/2 on $mux $procmux$4451.
    dead port 1/2 on $mux $procmux$4448.
    dead port 1/2 on $mux $procmux$4445.
    dead port 1/2 on $mux $procmux$4442.
    dead port 1/2 on $mux $procmux$4439.
    dead port 1/2 on $mux $procmux$4436.
    dead port 1/2 on $mux $procmux$4433.
    dead port 1/2 on $mux $procmux$4430.
    dead port 1/2 on $mux $procmux$4427.
    dead port 1/2 on $mux $procmux$4424.
    dead port 1/2 on $mux $procmux$4421.
    dead port 1/2 on $mux $procmux$4418.
    dead port 1/2 on $mux $procmux$4412.
    dead port 1/2 on $mux $procmux$4409.
    dead port 1/2 on $mux $procmux$4406.
    dead port 1/2 on $mux $procmux$4403.
    dead port 1/2 on $mux $procmux$4400.
    dead port 1/2 on $mux $procmux$4397.
    dead port 1/2 on $mux $procmux$4394.
    dead port 1/2 on $mux $procmux$4391.
    dead port 1/2 on $mux $procmux$4388.
    dead port 1/2 on $mux $procmux$4385.
    dead port 1/2 on $mux $procmux$4382.
    dead port 1/2 on $mux $procmux$4379.
    dead port 1/2 on $mux $procmux$4376.
    dead port 1/2 on $mux $procmux$4373.
    dead port 1/2 on $mux $procmux$4370.
    dead port 1/2 on $mux $procmux$4367.
    dead port 1/2 on $mux $procmux$4364.
    dead port 1/2 on $mux $procmux$4358.
    dead port 1/2 on $mux $procmux$4355.
    dead port 1/2 on $mux $procmux$4352.
    dead port 1/2 on $mux $procmux$4349.
    dead port 1/2 on $mux $procmux$4346.
    dead port 1/2 on $mux $procmux$4343.
    dead port 1/2 on $mux $procmux$4340.
    dead port 1/2 on $mux $procmux$4337.
    dead port 1/2 on $mux $procmux$4334.
    dead port 1/2 on $mux $procmux$4331.
    dead port 1/2 on $mux $procmux$4328.
    dead port 1/2 on $mux $procmux$4325.
    dead port 1/2 on $mux $procmux$4322.
    dead port 1/2 on $mux $procmux$4319.
    dead port 1/2 on $mux $procmux$4316.
    dead port 1/2 on $mux $procmux$4313.
    dead port 1/2 on $mux $procmux$4310.
    dead port 1/2 on $mux $procmux$4307.
    dead port 1/2 on $mux $procmux$4301.
    dead port 1/2 on $mux $procmux$4298.
    dead port 1/2 on $mux $procmux$4295.
    dead port 1/2 on $mux $procmux$4292.
    dead port 1/2 on $mux $procmux$4289.
    dead port 1/2 on $mux $procmux$4286.
    dead port 1/2 on $mux $procmux$4283.
    dead port 1/2 on $mux $procmux$4280.
    dead port 1/2 on $mux $procmux$4277.
    dead port 1/2 on $mux $procmux$4274.
    dead port 1/2 on $mux $procmux$4271.
    dead port 1/2 on $mux $procmux$4268.
    dead port 1/2 on $mux $procmux$4265.
    dead port 1/2 on $mux $procmux$4262.
    dead port 1/2 on $mux $procmux$4259.
    dead port 1/2 on $mux $procmux$4256.
    dead port 1/2 on $mux $procmux$4253.
    dead port 1/2 on $mux $procmux$4250.
    dead port 1/2 on $mux $procmux$4244.
    dead port 1/2 on $mux $procmux$4241.
    dead port 1/2 on $mux $procmux$4238.
    dead port 1/2 on $mux $procmux$4235.
    dead port 1/2 on $mux $procmux$4232.
    dead port 1/2 on $mux $procmux$4229.
    dead port 1/2 on $mux $procmux$4226.
    dead port 1/2 on $mux $procmux$4223.
    dead port 1/2 on $mux $procmux$4220.
    dead port 1/2 on $mux $procmux$4217.
    dead port 1/2 on $mux $procmux$4214.
    dead port 1/2 on $mux $procmux$4211.
    dead port 1/2 on $mux $procmux$4208.
    dead port 1/2 on $mux $procmux$4205.
    dead port 1/2 on $mux $procmux$4202.
    dead port 1/2 on $mux $procmux$4199.
    dead port 1/2 on $mux $procmux$4196.
    dead port 1/2 on $mux $procmux$4193.
    dead port 1/2 on $mux $procmux$4190.
    dead port 1/2 on $mux $procmux$4184.
    dead port 1/2 on $mux $procmux$4181.
    dead port 1/2 on $mux $procmux$4178.
    dead port 1/2 on $mux $procmux$4175.
    dead port 1/2 on $mux $procmux$4172.
    dead port 1/2 on $mux $procmux$4169.
    dead port 1/2 on $mux $procmux$4166.
    dead port 1/2 on $mux $procmux$4163.
    dead port 1/2 on $mux $procmux$4160.
    dead port 1/2 on $mux $procmux$4157.
    dead port 1/2 on $mux $procmux$4154.
    dead port 1/2 on $mux $procmux$4151.
    dead port 1/2 on $mux $procmux$4148.
    dead port 1/2 on $mux $procmux$4145.
    dead port 1/2 on $mux $procmux$4142.
    dead port 1/2 on $mux $procmux$4139.
    dead port 1/2 on $mux $procmux$4136.
    dead port 1/2 on $mux $procmux$4133.
    dead port 1/2 on $mux $procmux$4130.
    dead port 1/2 on $mux $procmux$4124.
    dead port 1/2 on $mux $procmux$4121.
    dead port 1/2 on $mux $procmux$4118.
    dead port 1/2 on $mux $procmux$4115.
    dead port 1/2 on $mux $procmux$4112.
    dead port 1/2 on $mux $procmux$4109.
    dead port 1/2 on $mux $procmux$4106.
    dead port 1/2 on $mux $procmux$4103.
    dead port 1/2 on $mux $procmux$4100.
    dead port 1/2 on $mux $procmux$4097.
    dead port 1/2 on $mux $procmux$4094.
    dead port 1/2 on $mux $procmux$4091.
    dead port 1/2 on $mux $procmux$4088.
    dead port 1/2 on $mux $procmux$4085.
    dead port 1/2 on $mux $procmux$4082.
    dead port 1/2 on $mux $procmux$4079.
    dead port 1/2 on $mux $procmux$4076.
    dead port 1/2 on $mux $procmux$4073.
    dead port 1/2 on $mux $procmux$4070.
    dead port 1/2 on $mux $procmux$4067.
    dead port 1/2 on $mux $procmux$4061.
    dead port 1/2 on $mux $procmux$4058.
    dead port 1/2 on $mux $procmux$4055.
    dead port 1/2 on $mux $procmux$4052.
    dead port 1/2 on $mux $procmux$4049.
    dead port 1/2 on $mux $procmux$4046.
    dead port 1/2 on $mux $procmux$4043.
    dead port 1/2 on $mux $procmux$4040.
    dead port 1/2 on $mux $procmux$4037.
    dead port 1/2 on $mux $procmux$4034.
    dead port 1/2 on $mux $procmux$4031.
    dead port 1/2 on $mux $procmux$4028.
    dead port 1/2 on $mux $procmux$4025.
    dead port 1/2 on $mux $procmux$4022.
    dead port 1/2 on $mux $procmux$4019.
    dead port 1/2 on $mux $procmux$4016.
    dead port 1/2 on $mux $procmux$4013.
    dead port 1/2 on $mux $procmux$4010.
    dead port 1/2 on $mux $procmux$4007.
    dead port 1/2 on $mux $procmux$4004.
    dead port 1/2 on $mux $procmux$3998.
    dead port 1/2 on $mux $procmux$3995.
    dead port 1/2 on $mux $procmux$3992.
    dead port 1/2 on $mux $procmux$3989.
    dead port 1/2 on $mux $procmux$3986.
    dead port 1/2 on $mux $procmux$3983.
    dead port 1/2 on $mux $procmux$3980.
    dead port 1/2 on $mux $procmux$3977.
    dead port 1/2 on $mux $procmux$3974.
    dead port 1/2 on $mux $procmux$3971.
    dead port 1/2 on $mux $procmux$3968.
    dead port 1/2 on $mux $procmux$3965.
    dead port 1/2 on $mux $procmux$3962.
    dead port 1/2 on $mux $procmux$3959.
    dead port 1/2 on $mux $procmux$3956.
    dead port 1/2 on $mux $procmux$3953.
    dead port 1/2 on $mux $procmux$3950.
    dead port 1/2 on $mux $procmux$3947.
    dead port 1/2 on $mux $procmux$3944.
    dead port 1/2 on $mux $procmux$3941.
    dead port 1/2 on $mux $procmux$3938.
    dead port 1/2 on $mux $procmux$3932.
    dead port 1/2 on $mux $procmux$3929.
    dead port 1/2 on $mux $procmux$3926.
    dead port 1/2 on $mux $procmux$3923.
    dead port 1/2 on $mux $procmux$3920.
    dead port 1/2 on $mux $procmux$3917.
    dead port 1/2 on $mux $procmux$3914.
    dead port 1/2 on $mux $procmux$3911.
    dead port 1/2 on $mux $procmux$3908.
    dead port 1/2 on $mux $procmux$3905.
    dead port 1/2 on $mux $procmux$3902.
    dead port 1/2 on $mux $procmux$3899.
    dead port 1/2 on $mux $procmux$3896.
    dead port 1/2 on $mux $procmux$3893.
    dead port 1/2 on $mux $procmux$3890.
    dead port 1/2 on $mux $procmux$3887.
    dead port 1/2 on $mux $procmux$3884.
    dead port 1/2 on $mux $procmux$3881.
    dead port 1/2 on $mux $procmux$3878.
    dead port 1/2 on $mux $procmux$3875.
    dead port 1/2 on $mux $procmux$3872.
    dead port 1/2 on $mux $procmux$3866.
    dead port 1/2 on $mux $procmux$3863.
    dead port 1/2 on $mux $procmux$3860.
    dead port 1/2 on $mux $procmux$3857.
    dead port 1/2 on $mux $procmux$3854.
    dead port 1/2 on $mux $procmux$3851.
    dead port 1/2 on $mux $procmux$3848.
    dead port 1/2 on $mux $procmux$3845.
    dead port 1/2 on $mux $procmux$3842.
    dead port 1/2 on $mux $procmux$3839.
    dead port 1/2 on $mux $procmux$3836.
    dead port 1/2 on $mux $procmux$3833.
    dead port 1/2 on $mux $procmux$3830.
    dead port 1/2 on $mux $procmux$3827.
    dead port 1/2 on $mux $procmux$3824.
    dead port 1/2 on $mux $procmux$3821.
    dead port 1/2 on $mux $procmux$3818.
    dead port 1/2 on $mux $procmux$3815.
    dead port 1/2 on $mux $procmux$3812.
    dead port 1/2 on $mux $procmux$3809.
    dead port 1/2 on $mux $procmux$3806.
    dead port 1/2 on $mux $procmux$3803.
    dead port 1/2 on $mux $procmux$3797.
    dead port 1/2 on $mux $procmux$3794.
    dead port 1/2 on $mux $procmux$3791.
    dead port 1/2 on $mux $procmux$3788.
    dead port 1/2 on $mux $procmux$3785.
    dead port 1/2 on $mux $procmux$3782.
    dead port 1/2 on $mux $procmux$3779.
    dead port 1/2 on $mux $procmux$3776.
    dead port 1/2 on $mux $procmux$3773.
    dead port 1/2 on $mux $procmux$3770.
    dead port 1/2 on $mux $procmux$3767.
    dead port 1/2 on $mux $procmux$3764.
    dead port 1/2 on $mux $procmux$3761.
    dead port 1/2 on $mux $procmux$3758.
    dead port 1/2 on $mux $procmux$3755.
    dead port 1/2 on $mux $procmux$3752.
    dead port 1/2 on $mux $procmux$3749.
    dead port 1/2 on $mux $procmux$3746.
    dead port 1/2 on $mux $procmux$3743.
    dead port 1/2 on $mux $procmux$3740.
    dead port 1/2 on $mux $procmux$3737.
    dead port 1/2 on $mux $procmux$3734.
    dead port 1/2 on $mux $procmux$3728.
    dead port 1/2 on $mux $procmux$3725.
    dead port 1/2 on $mux $procmux$3722.
    dead port 1/2 on $mux $procmux$3719.
    dead port 1/2 on $mux $procmux$3716.
    dead port 1/2 on $mux $procmux$3713.
    dead port 1/2 on $mux $procmux$3710.
    dead port 1/2 on $mux $procmux$3707.
    dead port 1/2 on $mux $procmux$3704.
    dead port 1/2 on $mux $procmux$3701.
    dead port 1/2 on $mux $procmux$3698.
    dead port 1/2 on $mux $procmux$3695.
    dead port 1/2 on $mux $procmux$3692.
    dead port 1/2 on $mux $procmux$3689.
    dead port 1/2 on $mux $procmux$3686.
    dead port 1/2 on $mux $procmux$3683.
    dead port 1/2 on $mux $procmux$3680.
    dead port 1/2 on $mux $procmux$3677.
    dead port 1/2 on $mux $procmux$3674.
    dead port 1/2 on $mux $procmux$3671.
    dead port 1/2 on $mux $procmux$3668.
    dead port 1/2 on $mux $procmux$3665.
    dead port 1/2 on $mux $procmux$3662.
    dead port 1/2 on $mux $procmux$3656.
    dead port 1/2 on $mux $procmux$3653.
    dead port 1/2 on $mux $procmux$3650.
    dead port 1/2 on $mux $procmux$3647.
    dead port 1/2 on $mux $procmux$3644.
    dead port 1/2 on $mux $procmux$3641.
    dead port 1/2 on $mux $procmux$3638.
    dead port 1/2 on $mux $procmux$3635.
    dead port 1/2 on $mux $procmux$3632.
    dead port 1/2 on $mux $procmux$3629.
    dead port 1/2 on $mux $procmux$3626.
    dead port 1/2 on $mux $procmux$3623.
    dead port 1/2 on $mux $procmux$3620.
    dead port 1/2 on $mux $procmux$3617.
    dead port 1/2 on $mux $procmux$3614.
    dead port 1/2 on $mux $procmux$3611.
    dead port 1/2 on $mux $procmux$3608.
    dead port 1/2 on $mux $procmux$3605.
    dead port 1/2 on $mux $procmux$3602.
    dead port 1/2 on $mux $procmux$3599.
    dead port 1/2 on $mux $procmux$3596.
    dead port 1/2 on $mux $procmux$3593.
    dead port 1/2 on $mux $procmux$3590.
    dead port 2/2 on $mux $procmux$5500.
    dead port 1/2 on $mux $procmux$5503.
    dead port 1/2 on $mux $procmux$5508.
    dead port 1/2 on $mux $procmux$5514.
    dead port 1/2 on $mux $procmux$5519.
    dead port 1/2 on $mux $procmux$5522.
    dead port 2/2 on $mux $procmux$5522.
    dead port 1/2 on $mux $procmux$5525.
    dead port 2/2 on $mux $procmux$5525.
    dead port 2/2 on $mux $procmux$5554.
    dead port 1/2 on $mux $procmux$5566.
    dead port 2/2 on $mux $procmux$5566.
Running muxtree optimizer on module \mult_add..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \LU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$5620.
    dead port 2/2 on $mux $procmux$5608.
Removed 1148 multiplexer ports.
<suppressed ~179 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram.
    Consolidated identical input bits for $mux cell $procmux$820:
      Old ports: A=256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=256'1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$procmux$820_Y
      New ports: A=1'0, B=1'1, Y=$procmux$820_Y [0]
      New connections: $procmux$820_Y [255:1] = { $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] $procmux$820_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$808:
      Old ports: A=256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=256'1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$procmux$808_Y
      New ports: A=1'0, B=1'1, Y=$procmux$808_Y [0]
      New connections: $procmux$808_Y [255:1] = { $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] $procmux$808_Y [0] }
  Optimizing cells in module $paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram.
  Optimizing cells in module $paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram.
    Consolidated identical input bits for $mux cell $procmux$844:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$844_Y
      New ports: A=1'0, B=1'1, Y=$procmux$844_Y [0]
      New connections: $procmux$844_Y [31:1] = { $procmux$844_Y [0] $procmux$844_Y [0] $procmux$844_Y [0] $procmux$844_Y [0] $procmux$844_Y [0] $procmux$844_Y [0] $procmux$844_Y [0] $procmux$844_Y [0] $procmux$844_Y [0] $procmux$844_Y [0] $procmux$844_Y [0] $procmux$844_Y [0] $procmux$844_Y [0] $procmux$844_Y [0] $procmux$844_Y [0] $procmux$844_Y [0] $procmux$844_Y [0] $procmux$844_Y [0] $procmux$844_Y [0] $procmux$844_Y [0] $procmux$844_Y [0] $procmux$844_Y [0] $procmux$844_Y [0] $procmux$844_Y [0] $procmux$844_Y [0] $procmux$844_Y [0] $procmux$844_Y [0] $procmux$844_Y [0] $procmux$844_Y [0] $procmux$844_Y [0] $procmux$844_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$832:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$832_Y
      New ports: A=1'0, B=1'1, Y=$procmux$832_Y [0]
      New connections: $procmux$832_Y [31:1] = { $procmux$832_Y [0] $procmux$832_Y [0] $procmux$832_Y [0] $procmux$832_Y [0] $procmux$832_Y [0] $procmux$832_Y [0] $procmux$832_Y [0] $procmux$832_Y [0] $procmux$832_Y [0] $procmux$832_Y [0] $procmux$832_Y [0] $procmux$832_Y [0] $procmux$832_Y [0] $procmux$832_Y [0] $procmux$832_Y [0] $procmux$832_Y [0] $procmux$832_Y [0] $procmux$832_Y [0] $procmux$832_Y [0] $procmux$832_Y [0] $procmux$832_Y [0] $procmux$832_Y [0] $procmux$832_Y [0] $procmux$832_Y [0] $procmux$832_Y [0] $procmux$832_Y [0] $procmux$832_Y [0] $procmux$832_Y [0] $procmux$832_Y [0] $procmux$832_Y [0] $procmux$832_Y [0] }
  Optimizing cells in module $paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram.
  Optimizing cells in module \LUControl.
    New ctrl vector for $pmux cell $procmux$1556: { $procmux$1580_CMP $procmux$1579_CMP $procmux$1577_CMP $procmux$1574_CMP $procmux$1573_CMP $procmux$1572_CMP $procmux$1570_CMP $auto$opt_reduce.cc:134:opt_mux$5952 }
    New ctrl vector for $pmux cell $procmux$938: { $auto$opt_reduce.cc:134:opt_mux$5956 $auto$opt_reduce.cc:134:opt_mux$5954 }
  Optimizing cells in module \LUControl.
  Optimizing cells in module \div_24b.
  Optimizing cells in module \fpu_div.
  Optimizing cells in module \ram.
  Optimizing cells in module \ram1.
  Optimizing cells in module \ram2.
  Optimizing cells in module \ram3.
  Optimizing cells in module \top_ram.
  Optimizing cells in module \preprocess.
  Optimizing cells in module \special.
  Optimizing cells in module \prenorm.
  Optimizing cells in module \multiply_a.
  Optimizing cells in module \exponent.
  Optimizing cells in module \normalize.
  Optimizing cells in module \shift.
  Optimizing cells in module \round.
  Optimizing cells in module \flag.
  Optimizing cells in module \assemble.
  Optimizing cells in module \fpmul.
  Optimizing cells in module \fpu_add.
    New ctrl vector for $pmux cell $procmux$5475: { $procmux$5499_CMP $procmux$5498_CMP $procmux$5497_CMP $procmux$5496_CMP $procmux$5495_CMP $procmux$5494_CMP $procmux$5493_CMP $procmux$5492_CMP $procmux$5491_CMP $procmux$5490_CMP $procmux$5489_CMP $procmux$5488_CMP $procmux$5487_CMP $procmux$5486_CMP $procmux$5485_CMP $procmux$5484_CMP $procmux$5483_CMP $procmux$5482_CMP $procmux$5481_CMP $procmux$5480_CMP $procmux$5479_CMP $procmux$5478_CMP $procmux$5477_CMP }
    New ctrl vector for $pmux cell $procmux$5529: { $procmux$5553_CMP $procmux$5552_CMP $procmux$5551_CMP $procmux$5550_CMP $procmux$5549_CMP $procmux$5548_CMP $procmux$5547_CMP $procmux$5546_CMP $procmux$5545_CMP $procmux$5544_CMP $procmux$5543_CMP $procmux$5542_CMP $procmux$5541_CMP $procmux$5540_CMP $procmux$5539_CMP $procmux$5538_CMP $procmux$5537_CMP $procmux$5536_CMP $procmux$5535_CMP $procmux$5534_CMP $procmux$5533_CMP $procmux$5532_CMP $procmux$5531_CMP }
  Optimizing cells in module \fpu_add.
  Optimizing cells in module \mult_add.
  Optimizing cells in module \LU.
Performed a total of 8 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram'.
Finding identical cells in module `$paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram'.
Finding identical cells in module `\LUControl'.
<suppressed ~9 debug messages>
Finding identical cells in module `\div_24b'.
Finding identical cells in module `\fpu_div'.
Finding identical cells in module `\ram'.
Finding identical cells in module `\ram1'.
Finding identical cells in module `\ram2'.
Finding identical cells in module `\ram3'.
Finding identical cells in module `\top_ram'.
Finding identical cells in module `\preprocess'.
Finding identical cells in module `\special'.
Finding identical cells in module `\prenorm'.
Finding identical cells in module `\multiply_a'.
Finding identical cells in module `\exponent'.
Finding identical cells in module `\normalize'.
Finding identical cells in module `\shift'.
Finding identical cells in module `\round'.
Finding identical cells in module `\flag'.
Finding identical cells in module `\assemble'.
Finding identical cells in module `\fpmul'.
Finding identical cells in module `\fpu_add'.
<suppressed ~3 debug messages>
Finding identical cells in module `\mult_add'.
Finding identical cells in module `\LU'.
Removed a total of 4 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$5659 ($dff) from module $paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3685$788_DATA, Q = \out2).
Adding EN signal on $procdff$5663 ($dff) from module $paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3676$780_DATA, Q = \out1).
Adding EN signal on $procdff$5667 ($dff) from module $paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3685$806_DATA, Q = \out2).
Adding EN signal on $procdff$5671 ($dff) from module $paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3676$798_DATA, Q = \out1).
Adding SRST signal on $procdff$5685 ($dff) from module LUControl (D = \MOEnDelay [0], Q = \MOEn, rval = 1'1).
Adding EN signal on $procdff$5872 ($dff) from module LUControl (D = \mode_in, Q = \mode).
Adding EN signal on $procdff$5871 ($dff) from module LUControl (D = \loop_in, Q = \loop).
Adding SRST signal on $procdff$5698 ($dff) from module LUControl (D = $procmux$913_Y, Q = \writeByteEnDelay4, rval = 32'11111111111111111111111111111111).
Adding SRST signal on $procdff$5865 ($dff) from module LUControl (D = $procmux$1617_Y, Q = \imodk, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5965 ($sdff) from module LUControl (D = $procmux$1615_Y, Q = \imodk).
Adding SRST signal on $procdff$5864 ($dff) from module LUControl (D = $procmux$1628_Y, Q = \msIdx, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$5967 ($sdff) from module LUControl (D = $procmux$1628_Y, Q = \msIdx).
Adding SRST signal on $procdff$5863 ($dff) from module LUControl (D = $procmux$1636_Y, Q = \leftIdx, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$5971 ($sdff) from module LUControl (D = $procmux$1634_Y, Q = \leftIdx).
Adding SRST signal on $procdff$5862 ($dff) from module LUControl (D = $procmux$1647_Y [1], Q = \diagIdx [1], rval = 1'0).
Adding SRST signal on $procdff$5862 ($dff) from module LUControl (D = { $procmux$1644_Y [4:2] $procmux$1644_Y [0] }, Q = { \diagIdx [4:2] \diagIdx [0] }, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$5974 ($sdff) from module LUControl (D = { $procmux$1642_Y [4:2] $procmux$1642_Y [0] }, Q = { \diagIdx [4:2] \diagIdx [0] }).
Adding EN signal on $auto$ff.cc:262:slice$5973 ($sdff) from module LUControl (D = $procmux$1647_Y [1], Q = \diagIdx [1]).
Adding SRST signal on $procdff$5861 ($dff) from module LUControl (D = $procmux$1652_Y, Q = \topIdx, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$5981 ($sdff) from module LUControl (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2794$501_Y, Q = \topIdx).
Adding SRST signal on $procdff$5860 ($dff) from module LUControl (D = $procmux$1663_Y, Q = \curTopIdx, rval = 8'00000001).
Adding EN signal on $auto$ff.cc:262:slice$5983 ($sdff) from module LUControl (D = $procmux$1663_Y, Q = \curTopIdx).
Adding EN signal on $procdff$5870 ($dff) from module LUControl (D = \n_in, Q = \n).
Adding EN signal on $procdff$5869 ($dff) from module LUControl (D = \m_in, Q = \m).
Adding SRST signal on $procdff$5867 ($dff) from module LUControl (D = $procmux$1601_Y, Q = \waitCycles, rval = 5'11111).
Adding EN signal on $auto$ff.cc:262:slice$5989 ($sdff) from module LUControl (D = $procmux$1601_Y, Q = \waitCycles).
Adding SRST signal on $procdff$5866 ($dff) from module LUControl (D = $procmux$1609_Y, Q = \i1modk, rval = 3'001).
Adding EN signal on $auto$ff.cc:262:slice$5997 ($sdff) from module LUControl (D = $procmux$1607_Y, Q = \i1modk).
Adding SRST signal on $procdff$5858 ($dff) from module LUControl (D = $procmux$1671_Y, Q = \nextTopIdx, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$5999 ($sdff) from module LUControl (D = $procmux$1669_Y, Q = \nextTopIdx).
Adding SRST signal on $procdff$5857 ($dff) from module LUControl (D = $procmux$1676_Y, Q = \i1, rval = 5'00001).
Adding EN signal on $auto$ff.cc:262:slice$6001 ($sdff) from module LUControl (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2869$555_Y [4:0], Q = \i1).
Adding SRST signal on $procdff$5856 ($dff) from module LUControl (D = $procmux$1687_Y, Q = \j, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$6003 ($sdff) from module LUControl (D = $procmux$1687_Y, Q = \j).
Adding SRST signal on $procdff$5855 ($dff) from module LUControl (D = $procmux$962_Y, Q = \divCounter, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$6007 ($sdff) from module LUControl (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3195$697_Y [5:0], Q = \divCounter).
Adding SRST signal on $procdff$5854 ($dff) from module LUControl (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3190$692_Y [4:0], Q = \counter, rval = 5'00000).
Adding EN signal on $procdff$5852 ($dff) from module LUControl (D = $procmux$970_Y, Q = \topWriteCounter).
Adding SRST signal on $procdff$5851 ($dff) from module LUControl (D = $procmux$978_Y, Q = \readRowCounter, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$6013 ($sdff) from module LUControl (D = $procmux$978_Y, Q = \readRowCounter).
Adding SRST signal on $procdff$5843 ($dff) from module LUControl (D = \nextState, Q = \currentState, rval = 4'0000).
Adding SRST signal on $procdff$5844 ($dff) from module LUControl (D = \nextRowState, Q = \currentRowState, rval = 2'10).
Adding SRST signal on $procdff$5845 ($dff) from module LUControl (D = \i1modkByteEn, Q = \byteEn, rval = 32'11111111111111111111111111111111).
Adding EN signal on $procdff$5846 ($dff) from module LUControl (D = $procmux$992_Y, Q = \nextTopIdxCounter).
Adding SRST signal on $procdff$5770 ($dff) from module LUControl (D = \leftWriteEnDelay [16], Q = \leftWriteEnDelay [15], rval = 1'1).
Adding SRST signal on $procdff$5770 ($dff) from module LUControl (D = \leftWriteEnDelay [5], Q = \leftWriteEnDelay [4], rval = 1'1).
Adding SRST signal on $procdff$5771 ($dff) from module LUControl (D = \curWriteEnDelay [16], Q = \curWriteEnDelay [15], rval = 1'1).
Adding SRST signal on $procdff$5807 ($dff) from module LUControl (D = \topWriteEnDelay [5], Q = \topWriteEnDelay [4], rval = 1'1).
Adding SRST signal on $procdff$5808 ($dff) from module LUControl (D = $procmux$924_Y, Q = \topSourceSelDelay [4], rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6030 ($sdff) from module LUControl (D = 1'1, Q = \topSourceSelDelay [4]).
Setting constant 1-bit at position 23 on $procdff$5879 ($dff) from module fpu_div.
Setting constant 1-bit at position 23 on $procdff$5880 ($dff) from module fpu_div.
Adding EN signal on $procdff$5924 ($dff) from module LU (D = \topReadDataReg0, Q = \diag).
Adding SRST signal on $procdff$5923 ($dff) from module LU (D = $procmux$5628_Y, Q = \multOperand, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$6036 ($sdff) from module LU (D = $procmux$5626_Y, Q = \multOperand).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram..
Finding unused cells or wires in module $paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram..
Finding unused cells or wires in module \LUControl..
Finding unused cells or wires in module \div_24b..
Finding unused cells or wires in module \fpu_div..
Finding unused cells or wires in module \ram..
Finding unused cells or wires in module \ram1..
Finding unused cells or wires in module \ram2..
Finding unused cells or wires in module \ram3..
Finding unused cells or wires in module \top_ram..
Finding unused cells or wires in module \preprocess..
Finding unused cells or wires in module \special..
Finding unused cells or wires in module \prenorm..
Finding unused cells or wires in module \multiply_a..
Finding unused cells or wires in module \exponent..
Finding unused cells or wires in module \normalize..
Finding unused cells or wires in module \shift..
Finding unused cells or wires in module \round..
Finding unused cells or wires in module \flag..
Finding unused cells or wires in module \assemble..
Finding unused cells or wires in module \fpmul..
Finding unused cells or wires in module \fpu_add..
Finding unused cells or wires in module \mult_add..
Finding unused cells or wires in module \LU..
Removed 76 unused cells and 3723 unused wires.
<suppressed ~119 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram.
Optimizing module $paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram.
Optimizing module LU.
Optimizing module LUControl.
<suppressed ~7 debug messages>
Optimizing module assemble.
Optimizing module div_24b.
Optimizing module exponent.
Optimizing module flag.
Optimizing module fpmul.
Optimizing module fpu_add.
<suppressed ~1 debug messages>
Optimizing module fpu_div.
Optimizing module mult_add.
Optimizing module multiply_a.
Optimizing module normalize.
Optimizing module prenorm.
Optimizing module preprocess.
Optimizing module ram.
Optimizing module ram1.
Optimizing module ram2.
Optimizing module ram3.
Optimizing module round.
Optimizing module shift.
Optimizing module special.
Optimizing module top_ram.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \LU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \LUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \assemble..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \div_24b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \exponent..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \flag..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fpmul..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fpu_add..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fpu_div..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mult_add..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \multiply_a..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \normalize..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \prenorm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \preprocess..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ram1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ram2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ram3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \round..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shift..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \special..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~159 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram.
  Optimizing cells in module $paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram.
  Optimizing cells in module \LU.
  Optimizing cells in module \LUControl.
  Optimizing cells in module \assemble.
  Optimizing cells in module \div_24b.
  Optimizing cells in module \exponent.
  Optimizing cells in module \flag.
  Optimizing cells in module \fpmul.
  Optimizing cells in module \fpu_add.
  Optimizing cells in module \fpu_div.
  Optimizing cells in module \mult_add.
  Optimizing cells in module \multiply_a.
  Optimizing cells in module \normalize.
  Optimizing cells in module \prenorm.
  Optimizing cells in module \preprocess.
  Optimizing cells in module \ram.
  Optimizing cells in module \ram1.
  Optimizing cells in module \ram2.
  Optimizing cells in module \ram3.
  Optimizing cells in module \round.
  Optimizing cells in module \shift.
  Optimizing cells in module \special.
  Optimizing cells in module \top_ram.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram'.
Finding identical cells in module `$paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram'.
Finding identical cells in module `\LU'.
Finding identical cells in module `\LUControl'.
<suppressed ~3 debug messages>
Finding identical cells in module `\assemble'.
Finding identical cells in module `\div_24b'.
Finding identical cells in module `\exponent'.
Finding identical cells in module `\flag'.
Finding identical cells in module `\fpmul'.
Finding identical cells in module `\fpu_add'.
Finding identical cells in module `\fpu_div'.
Finding identical cells in module `\mult_add'.
Finding identical cells in module `\multiply_a'.
Finding identical cells in module `\normalize'.
Finding identical cells in module `\prenorm'.
Finding identical cells in module `\preprocess'.
Finding identical cells in module `\ram'.
Finding identical cells in module `\ram1'.
Finding identical cells in module `\ram2'.
Finding identical cells in module `\ram3'.
Finding identical cells in module `\round'.
Finding identical cells in module `\shift'.
Finding identical cells in module `\special'.
Finding identical cells in module `\top_ram'.
Removed a total of 1 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram..
Finding unused cells or wires in module $paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram..
Finding unused cells or wires in module \LU..
Finding unused cells or wires in module \LUControl..
Finding unused cells or wires in module \assemble..
Finding unused cells or wires in module \div_24b..
Finding unused cells or wires in module \exponent..
Finding unused cells or wires in module \flag..
Finding unused cells or wires in module \fpmul..
Finding unused cells or wires in module \fpu_add..
Finding unused cells or wires in module \fpu_div..
Finding unused cells or wires in module \mult_add..
Finding unused cells or wires in module \multiply_a..
Finding unused cells or wires in module \normalize..
Finding unused cells or wires in module \prenorm..
Finding unused cells or wires in module \preprocess..
Finding unused cells or wires in module \ram..
Finding unused cells or wires in module \ram1..
Finding unused cells or wires in module \ram2..
Finding unused cells or wires in module \ram3..
Finding unused cells or wires in module \round..
Finding unused cells or wires in module \shift..
Finding unused cells or wires in module \special..
Finding unused cells or wires in module \top_ram..
Removed 0 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram.
Optimizing module $paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram.
Optimizing module LU.
Optimizing module LUControl.
Optimizing module assemble.
Optimizing module div_24b.
Optimizing module exponent.
Optimizing module flag.
Optimizing module fpmul.
Optimizing module fpu_add.
Optimizing module fpu_div.
Optimizing module mult_add.
Optimizing module multiply_a.
Optimizing module normalize.
Optimizing module prenorm.
Optimizing module preprocess.
Optimizing module ram.
Optimizing module ram1.
Optimizing module ram2.
Optimizing module ram3.
Optimizing module round.
Optimizing module shift.
Optimizing module special.
Optimizing module top_ram.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \LU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \LUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \assemble..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \div_24b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \exponent..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \flag..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fpmul..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fpu_add..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fpu_div..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mult_add..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \multiply_a..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \normalize..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \prenorm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \preprocess..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ram1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ram2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ram3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \round..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shift..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \special..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~159 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram.
  Optimizing cells in module $paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram.
  Optimizing cells in module \LU.
  Optimizing cells in module \LUControl.
  Optimizing cells in module \assemble.
  Optimizing cells in module \div_24b.
  Optimizing cells in module \exponent.
  Optimizing cells in module \flag.
  Optimizing cells in module \fpmul.
  Optimizing cells in module \fpu_add.
  Optimizing cells in module \fpu_div.
  Optimizing cells in module \mult_add.
  Optimizing cells in module \multiply_a.
  Optimizing cells in module \normalize.
  Optimizing cells in module \prenorm.
  Optimizing cells in module \preprocess.
  Optimizing cells in module \ram.
  Optimizing cells in module \ram1.
  Optimizing cells in module \ram2.
  Optimizing cells in module \ram3.
  Optimizing cells in module \round.
  Optimizing cells in module \shift.
  Optimizing cells in module \special.
  Optimizing cells in module \top_ram.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram'.
Finding identical cells in module `$paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram'.
Finding identical cells in module `\LU'.
Finding identical cells in module `\LUControl'.
Finding identical cells in module `\assemble'.
Finding identical cells in module `\div_24b'.
Finding identical cells in module `\exponent'.
Finding identical cells in module `\flag'.
Finding identical cells in module `\fpmul'.
Finding identical cells in module `\fpu_add'.
Finding identical cells in module `\fpu_div'.
Finding identical cells in module `\mult_add'.
Finding identical cells in module `\multiply_a'.
Finding identical cells in module `\normalize'.
Finding identical cells in module `\prenorm'.
Finding identical cells in module `\preprocess'.
Finding identical cells in module `\ram'.
Finding identical cells in module `\ram1'.
Finding identical cells in module `\ram2'.
Finding identical cells in module `\ram3'.
Finding identical cells in module `\round'.
Finding identical cells in module `\shift'.
Finding identical cells in module `\special'.
Finding identical cells in module `\top_ram'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram..
Finding unused cells or wires in module $paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram..
Finding unused cells or wires in module \LU..
Finding unused cells or wires in module \LUControl..
Finding unused cells or wires in module \assemble..
Finding unused cells or wires in module \div_24b..
Finding unused cells or wires in module \exponent..
Finding unused cells or wires in module \flag..
Finding unused cells or wires in module \fpmul..
Finding unused cells or wires in module \fpu_add..
Finding unused cells or wires in module \fpu_div..
Finding unused cells or wires in module \mult_add..
Finding unused cells or wires in module \multiply_a..
Finding unused cells or wires in module \normalize..
Finding unused cells or wires in module \prenorm..
Finding unused cells or wires in module \preprocess..
Finding unused cells or wires in module \ram..
Finding unused cells or wires in module \ram1..
Finding unused cells or wires in module \ram2..
Finding unused cells or wires in module \ram3..
Finding unused cells or wires in module \round..
Finding unused cells or wires in module \shift..
Finding unused cells or wires in module \special..
Finding unused cells or wires in module \top_ram..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram.
Optimizing module $paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram.
Optimizing module LU.
Optimizing module LUControl.
Optimizing module assemble.
Optimizing module div_24b.
Optimizing module exponent.
Optimizing module flag.
Optimizing module fpmul.
Optimizing module fpu_add.
Optimizing module fpu_div.
Optimizing module mult_add.
Optimizing module multiply_a.
Optimizing module normalize.
Optimizing module prenorm.
Optimizing module preprocess.
Optimizing module ram.
Optimizing module ram1.
Optimizing module ram2.
Optimizing module ram3.
Optimizing module round.
Optimizing module shift.
Optimizing module special.
Optimizing module top_ram.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:           2583
   Number of public wires:           9
   Number of public wire bits:    1037
   Number of memories:               1
   Number of memory bits:         1280
   Number of processes:              0
   Number of cells:                 12
     $dffe                         512
     $mux                          524

=== $paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:            355
   Number of public wires:           9
   Number of public wire bits:     147
   Number of memories:               1
   Number of memory bits:          256
   Number of processes:              0
   Number of cells:                 12
     $dffe                          64
     $mux                           82

=== LU ===

   Number of wires:                194
   Number of wire bits:          10633
   Number of public wires:         165
   Number of public wire bits:    9343
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                114
     $dff                         3585
     $dffe                          32
     $eq                            21
     $logic_not                      3
     $mux                         2530
     $pmux                          64
     $sdffe                         32

=== LUControl ===

   Number of wires:                450
   Number of wire bits:           3829
   Number of public wires:         214
   Number of public wire bits:    2097
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                433
     $add                          821
     $dff                         1799
     $dffe                          25
     $eq                           379
     $ge                            96
     $gt                             5
     $logic_and                     23
     $logic_not                     14
     $logic_or                      11
     $lt                            96
     $mux                          416
     $ne                            18
     $not                            2
     $pmux                          39
     $reduce_and                     2
     $reduce_bool                   13
     $reduce_or                     13
     $sdff                          80
     $sdffe                         66
     $sub                          224

=== assemble ===

   Number of wires:                 16
   Number of wire bits:            257
   Number of public wires:          12
   Number of public wire bits:     163
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $mux                          156
     $xor                            1

=== div_24b ===

   Number of wires:                 75
   Number of wire bits:           2076
   Number of public wires:          28
   Number of public wire bits:    1247
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 94
     $le                           852
     $mux                         1105
     $sub                          805

=== exponent ===

   Number of wires:                 10
   Number of wire bits:            130
   Number of public wires:           5
   Number of public wire bits:      32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                           64
     $logic_not                      1
     $or                             1
     $reduce_or                      9
     $sub                           32

=== flag ===

   Number of wires:                 10
   Number of wire bits:             14
   Number of public wires:           7
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $and                            2
     $not                            1
     $or                             2

=== fpmul ===

   Number of wires:                 41
   Number of wire bits:            501
   Number of public wires:          41
   Number of public wire bits:     501
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $dff                           32
     $or                             1

=== fpu_add ===

   Number of wires:                126
   Number of wire bits:           1419
   Number of public wires:          11
   Number of public wire bits:     243
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                148
     $add                           33
     $dff                           64
     $eq                           368
     $gt                             8
     $logic_and                      3
     $lt                            32
     $mux                          905
     $not                            2
     $pmux                          48
     $sub                          250

=== fpu_div ===

   Number of wires:                 62
   Number of wire bits:           1094
   Number of public wires:          12
   Number of public wire bits:     195
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 83
     $add                            8
     $dff                           64
     $ge                             8
     $mux                          721
     $sub                          208
     $xor                            1

=== mult_add ===

   Number of wires:                 10
   Number of wire bits:            262
   Number of public wires:          10
   Number of public wire bits:     262
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                           64

=== multiply_a ===

   Number of wires:                  4
   Number of wire bits:             97
   Number of public wires:           4
   Number of public wire bits:      97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $mul                           48

=== normalize ===

   Number of wires:                  7
   Number of wire bits:            148
   Number of public wires:           4
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $and                            1
     $mux                           96
     $xor                            1

=== prenorm ===

   Number of wires:                108
   Number of wire bits:           1792
   Number of public wires:          14
   Number of public wire bits:     210
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     $eq                           230
     $mux                         1520
     $pmux                          48
     $sub                           64

=== preprocess ===

   Number of wires:                 31
   Number of wire bits:            153
   Number of public wires:          23
   Number of public wire bits:     145
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $and                            8
     $logic_not                      4
     $or                             2
     $reduce_and                    16
     $reduce_or                     62
     $xor                            1

=== ram ===

   Number of wires:                 11
   Number of wire bits:           1580
   Number of public wires:          11
   Number of public wire bits:    1580
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $and                          256
     $or                           256

=== ram1 ===

   Number of wires:                 11
   Number of wire bits:           1580
   Number of public wires:          11
   Number of public wire bits:    1580
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $and                          256
     $or                           256

=== ram2 ===

   Number of wires:                 11
   Number of wire bits:           1580
   Number of public wires:          11
   Number of public wire bits:    1580
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $and                          256
     $or                           256

=== ram3 ===

   Number of wires:                 11
   Number of wire bits:           1580
   Number of public wires:          11
   Number of public wire bits:    1580
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $and                          256
     $or                           256

=== round ===

   Number of wires:                 45
   Number of wire bits:            327
   Number of public wires:          22
   Number of public wire bits:     211
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                           42
     $and                           10
     $logic_not                      1
     $mux                           64
     $not                            4
     $or                             9
     $reduce_and                     8
     $reduce_or                    153
     $xor                            1

=== shift ===

   Number of wires:                 47
   Number of wire bits:            472
   Number of public wires:          11
   Number of public wire bits:     374
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 42
     $and                            2
     $eq                           155
     $gt                            32
     $mux                          160
     $neg                           10
     $not                            1
     $or                             1
     $pmux                          96
     $reduce_or                     48

=== special ===

   Number of wires:                 24
   Number of wire bits:            206
   Number of public wires:          14
   Number of public wire bits:     136
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $and                            2
     $ge                            23
     $mux                          126
     $not                            1
     $or                             7

=== top_ram ===

   Number of wires:                  9
   Number of wire bits:            178
   Number of public wires:           9
   Number of public wire bits:     178
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $and                           32
     $or                            32

=== design hierarchy ===

   LU                                1
     LUControl                       0
     fpu_div                         0
       div_24b                       0
     mult_add                        0
       fpmul                         0
         assemble                    0
         exponent                    0
         flag                        0
         multiply_a                  0
         normalize                   0
         prenorm                     0
         preprocess                  0
         round                       0
         shift                       0
         special                     0
       fpu_add                       0
     ram                             0
       $paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram      0
     ram1                            0
       $paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram      0
     ram2                            0
       $paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram      0
     ram3                            0
       $paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram      0
     top_ram                         0
       $paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram      0

   Number of wires:                194
   Number of wire bits:          10633
   Number of public wires:         165
   Number of public wire bits:    9343
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                114
     $dff                         3585
     $dffe                          32
     $eq                            21
     $logic_not                      3
     $mux                         2530
     $pmux                          64
     $sdffe                         32

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: de98b22113, CPU: user 1.90s system 0.02s, MEM: 37.04 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 23% 5x opt_expr (0 sec), 19% 3x opt_clean (0 sec), ...
