<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
should_fail: 0
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v</a>
defines: 
time_elapsed: 1.016s
ram usage: 39612 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmph2kdvee_/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-28" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:28</a>: No timescale set for &#34;ctu_clsp_clkgn_clksel&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-28" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:28</a>: Compile module &#34;work@ctu_clsp_clkgn_clksel&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:30</a>: Implicit port type (wire) for &#34;clkout&#34;,
there are 1 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-28" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:28</a>: Top level module &#34;work@ctu_clsp_clkgn_clksel&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-81" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:81</a>: Cannot find a module definition for &#34;work@ctu_clsp_clkgn_clksel::ctu_and2&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-86" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:86</a>: Cannot find a module definition for &#34;work@ctu_clsp_clkgn_clksel::ctu_mux21&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-91" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:91</a>: Cannot find a module definition for &#34;work@ctu_clsp_clkgn_clksel::ctu_clksel_async_synchronizer&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-99" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:99</a>: Cannot find a module definition for &#34;work@ctu_clsp_clkgn_clksel::ctu_clksel_async_synchronizer&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:106</a>: Cannot find a module definition for &#34;work@ctu_clsp_clkgn_clksel::ctu_clksel_async_synchronizer&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:113</a>: Cannot find a module definition for &#34;work@ctu_clsp_clkgn_clksel::ctu_clksel_async_synchronizer&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-127" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:127</a>: Cannot find a module definition for &#34;work@ctu_clsp_clkgn_clksel::bw_u1_aoi22_4x&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-130" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:130</a>: Cannot find a module definition for &#34;work@ctu_clsp_clkgn_clksel::ctu_inv&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-131" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:131</a>: Cannot find a module definition for &#34;work@ctu_clsp_clkgn_clksel::bw_u1_oai21_4x&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-135" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:135</a>: Cannot find a module definition for &#34;work@ctu_clsp_clkgn_clksel::ctu_inv&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 11.

[NTE:EL0511] Nb leaf instances: 10.

[WRN:EL0512] Nb undefined modules: 6.

[WRN:EL0513] Nb undefined instances: 10.

Internal Error: adding wrong object type (port) in a actual_group group!
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 13
[   NOTE] : 6
+ cat /tmpfs/tmp/tmph2kdvee_/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_ctu_clsp_clkgn_clksel
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmph2kdvee_/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmph2kdvee_/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@ctu_clsp_clkgn_clksel)
 |vpiName:work@ctu_clsp_clkgn_clksel
 |uhdmallPackages:
 \_package: builtin, parent:work@ctu_clsp_clkgn_clksel
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@ctu_clsp_clkgn_clksel, file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v</a>, line:28, parent:work@ctu_clsp_clkgn_clksel
   |vpiDefName:work@ctu_clsp_clkgn_clksel
   |vpiFullName:work@ctu_clsp_clkgn_clksel
   |vpiPort:
   \_port: (clkout), line:30
     |vpiName:clkout
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clkout), line:30
         |vpiName:clkout
         |vpiFullName:work@ctu_clsp_clkgn_clksel.clkout
   |vpiPort:
   \_port: (sysclk_sel), line:30
     |vpiName:sysclk_sel
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sysclk_sel), line:30
         |vpiName:sysclk_sel
         |vpiFullName:work@ctu_clsp_clkgn_clksel.sysclk_sel
   |vpiPort:
   \_port: (io_pwron_rst_l), line:32
     |vpiName:io_pwron_rst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_pwron_rst_l), line:32
         |vpiName:io_pwron_rst_l
         |vpiFullName:work@ctu_clsp_clkgn_clksel.io_pwron_rst_l
   |vpiPort:
   \_port: (sel), line:32
     |vpiName:sel
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sel), line:32
         |vpiName:sel
         |vpiFullName:work@ctu_clsp_clkgn_clksel.sel
   |vpiPort:
   \_port: (testmode_l), line:32
     |vpiName:testmode_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (testmode_l), line:32
         |vpiName:testmode_l
         |vpiFullName:work@ctu_clsp_clkgn_clksel.testmode_l
   |vpiPort:
   \_port: (sysclk), line:32
     |vpiName:sysclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sysclk), line:32
         |vpiName:sysclk
         |vpiFullName:work@ctu_clsp_clkgn_clksel.sysclk
   |vpiPort:
   \_port: (divbypclk), line:32
     |vpiName:divbypclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (divbypclk), line:32
         |vpiName:divbypclk
         |vpiFullName:work@ctu_clsp_clkgn_clksel.divbypclk
   |vpiPort:
   \_port: (byp_mult_sel_l), line:32
     |vpiName:byp_mult_sel_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (byp_mult_sel_l), line:32
         |vpiName:byp_mult_sel_l
         |vpiFullName:work@ctu_clsp_clkgn_clksel.byp_mult_sel_l
   |vpiPort:
   \_port: (nstepsel), line:33
     |vpiName:nstepsel
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (nstepsel), line:33
         |vpiName:nstepsel
         |vpiFullName:work@ctu_clsp_clkgn_clksel.nstepsel
   |vpiPort:
   \_port: (jtag_clock_dr), line:33
     |vpiName:jtag_clock_dr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jtag_clock_dr), line:33
         |vpiName:jtag_clock_dr
         |vpiFullName:work@ctu_clsp_clkgn_clksel.jtag_clock_dr
   |vpiPort:
   \_port: (capture_l), line:33
     |vpiName:capture_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (capture_l), line:33
         |vpiName:capture_l
         |vpiFullName:work@ctu_clsp_clkgn_clksel.capture_l
   |vpiPort:
   \_port: (bypmode), line:33
     |vpiName:bypmode
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bypmode), line:33
         |vpiName:bypmode
         |vpiFullName:work@ctu_clsp_clkgn_clksel.bypmode
   |vpiContAssign:
   \_cont_assign: , line:121
     |vpiRhs:
     \_operation: , line:121
       |vpiOpType:29
       |vpiOperand:
       \_ref_obj: (bypmode), line:121
         |vpiName:bypmode
         |vpiFullName:work@ctu_clsp_clkgn_clksel.bypmode
       |vpiOperand:
       \_ref_obj: (nstepsel), line:121
         |vpiName:nstepsel
         |vpiFullName:work@ctu_clsp_clkgn_clksel.nstepsel
     |vpiLhs:
     \_ref_obj: (mult_sel), line:121
       |vpiName:mult_sel
       |vpiFullName:work@ctu_clsp_clkgn_clksel.mult_sel
       |vpiActual:
       \_logic_net: (mult_sel), line:57
         |vpiName:mult_sel
         |vpiFullName:work@ctu_clsp_clkgn_clksel.mult_sel
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:122
     |vpiRhs:
     \_bit_select: (sel), line:122
       |vpiName:sel
       |vpiFullName:work@ctu_clsp_clkgn_clksel.sel
       |vpiIndex:
       \_constant: , line:122
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
     |vpiLhs:
     \_ref_obj: (force_altclk_l), line:122
       |vpiName:force_altclk_l
       |vpiFullName:work@ctu_clsp_clkgn_clksel.force_altclk_l
       |vpiActual:
       \_logic_net: (force_altclk_l), line:50
         |vpiName:force_altclk_l
         |vpiFullName:work@ctu_clsp_clkgn_clksel.force_altclk_l
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:123
     |vpiRhs:
     \_ref_obj: (byp_mult_sel_l), line:123
       |vpiName:byp_mult_sel_l
       |vpiFullName:work@ctu_clsp_clkgn_clksel.byp_mult_sel_l
     |vpiLhs:
     \_ref_obj: (altclk_sync_pre), line:123
       |vpiName:altclk_sync_pre
       |vpiFullName:work@ctu_clsp_clkgn_clksel.altclk_sync_pre
   |vpiContAssign:
   \_cont_assign: , line:124
     |vpiRhs:
     \_bit_select: (sel), line:124
       |vpiName:sel
       |vpiFullName:work@ctu_clsp_clkgn_clksel.sel
       |vpiIndex:
       \_constant: , line:124
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
     |vpiLhs:
     \_ref_obj: (bypclk_sync_pre), line:124
       |vpiName:bypclk_sync_pre
       |vpiFullName:work@ctu_clsp_clkgn_clksel.bypclk_sync_pre
       |vpiActual:
       \_logic_net: (bypclk_sync_pre), line:53
         |vpiName:bypclk_sync_pre
         |vpiFullName:work@ctu_clsp_clkgn_clksel.bypclk_sync_pre
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:125
     |vpiRhs:
     \_bit_select: (sel), line:125
       |vpiName:sel
       |vpiFullName:work@ctu_clsp_clkgn_clksel.sel
       |vpiIndex:
       \_constant: , line:125
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
     |vpiLhs:
     \_ref_obj: (tck_sync_pre), line:125
       |vpiName:tck_sync_pre
       |vpiFullName:work@ctu_clsp_clkgn_clksel.tck_sync_pre
       |vpiActual:
       \_logic_net: (tck_sync_pre), line:55
         |vpiName:tck_sync_pre
         |vpiFullName:work@ctu_clsp_clkgn_clksel.tck_sync_pre
         |vpiNetType:1
   |vpiNet:
   \_logic_net: (force_altclk_l), line:50
   |vpiNet:
   \_logic_net: (altclk_sync_l), line:51
     |vpiName:altclk_sync_l
     |vpiFullName:work@ctu_clsp_clkgn_clksel.altclk_sync_l
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (tck_sync), line:52
     |vpiName:tck_sync
     |vpiFullName:work@ctu_clsp_clkgn_clksel.tck_sync
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (bypclk_sync_pre), line:53
   |vpiNet:
   \_logic_net: (bypclk_sync), line:54
     |vpiName:bypclk_sync
     |vpiFullName:work@ctu_clsp_clkgn_clksel.bypclk_sync
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (tck_sync_pre), line:55
   |vpiNet:
   \_logic_net: (force_alt_clk_sync), line:56
     |vpiName:force_alt_clk_sync
     |vpiFullName:work@ctu_clsp_clkgn_clksel.force_alt_clk_sync
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (mult_sel), line:57
   |vpiNet:
   \_logic_net: (nstep_clock_dr), line:59
     |vpiName:nstep_clock_dr
     |vpiFullName:work@ctu_clsp_clkgn_clksel.nstep_clock_dr
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (clock_dr), line:60
     |vpiName:clock_dr
     |vpiFullName:work@ctu_clsp_clkgn_clksel.clock_dr
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (altclk_sync_l_bar), line:61
     |vpiName:altclk_sync_l_bar
     |vpiFullName:work@ctu_clsp_clkgn_clksel.altclk_sync_l_bar
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (sysclk_sel_bar), line:62
     |vpiName:sysclk_sel_bar
     |vpiFullName:work@ctu_clsp_clkgn_clksel.sysclk_sel_bar
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (clkout), line:30
   |vpiNet:
   \_logic_net: (sysclk_sel), line:30
   |vpiNet:
   \_logic_net: (io_pwron_rst_l), line:32
   |vpiNet:
   \_logic_net: (sel), line:32
   |vpiNet:
   \_logic_net: (testmode_l), line:32
   |vpiNet:
   \_logic_net: (sysclk), line:32
   |vpiNet:
   \_logic_net: (divbypclk), line:32
   |vpiNet:
   \_logic_net: (byp_mult_sel_l), line:32
   |vpiNet:
   \_logic_net: (nstepsel), line:33
   |vpiNet:
   \_logic_net: (jtag_clock_dr), line:33
   |vpiNet:
   \_logic_net: (capture_l), line:33
   |vpiNet:
   \_logic_net: (bypmode), line:33
 |uhdmtopModules:
 \_module: work@ctu_clsp_clkgn_clksel (work@ctu_clsp_clkgn_clksel), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v</a>, line:28
   |vpiDefName:work@ctu_clsp_clkgn_clksel
   |vpiName:work@ctu_clsp_clkgn_clksel
   |vpiPort:
   \_port: (clkout), line:30, parent:work@ctu_clsp_clkgn_clksel
     |vpiName:clkout
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clkout), line:30, parent:work@ctu_clsp_clkgn_clksel
         |vpiName:clkout
         |vpiFullName:work@ctu_clsp_clkgn_clksel.clkout
   |vpiPort:
   \_port: (sysclk_sel), line:30, parent:work@ctu_clsp_clkgn_clksel
     |vpiName:sysclk_sel
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sysclk_sel), line:30, parent:work@ctu_clsp_clkgn_clksel
         |vpiName:sysclk_sel
         |vpiFullName:work@ctu_clsp_clkgn_clksel.sysclk_sel
   |vpiPort:
   \_port: (io_pwron_rst_l), line:32, parent:work@ctu_clsp_clkgn_clksel
     |vpiName:io_pwron_rst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_pwron_rst_l), line:32, parent:work@ctu_clsp_clkgn_clksel
         |vpiName:io_pwron_rst_l
         |vpiFullName:work@ctu_clsp_clkgn_clksel.io_pwron_rst_l
   |vpiPort:
   \_port: (sel), line:32, parent:work@ctu_clsp_clkgn_clksel
     |vpiName:sel
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sel), line:32, parent:work@ctu_clsp_clkgn_clksel
         |vpiName:sel
         |vpiFullName:work@ctu_clsp_clkgn_clksel.sel
   |vpiPort:
   \_port: (testmode_l), line:32, parent:work@ctu_clsp_clkgn_clksel
     |vpiName:testmode_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (testmode_l), line:32, parent:work@ctu_clsp_clkgn_clksel
         |vpiName:testmode_l
         |vpiFullName:work@ctu_clsp_clkgn_clksel.testmode_l
   |vpiPort:
   \_port: (sysclk), line:32, parent:work@ctu_clsp_clkgn_clksel
     |vpiName:sysclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sysclk), line:32, parent:work@ctu_clsp_clkgn_clksel
         |vpiName:sysclk
         |vpiFullName:work@ctu_clsp_clkgn_clksel.sysclk
   |vpiPort:
   \_port: (divbypclk), line:32, parent:work@ctu_clsp_clkgn_clksel
     |vpiName:divbypclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (divbypclk), line:32, parent:work@ctu_clsp_clkgn_clksel
         |vpiName:divbypclk
         |vpiFullName:work@ctu_clsp_clkgn_clksel.divbypclk
   |vpiPort:
   \_port: (byp_mult_sel_l), line:32, parent:work@ctu_clsp_clkgn_clksel
     |vpiName:byp_mult_sel_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (byp_mult_sel_l), line:32, parent:work@ctu_clsp_clkgn_clksel
         |vpiName:byp_mult_sel_l
         |vpiFullName:work@ctu_clsp_clkgn_clksel.byp_mult_sel_l
   |vpiPort:
   \_port: (nstepsel), line:33, parent:work@ctu_clsp_clkgn_clksel
     |vpiName:nstepsel
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (nstepsel), line:33, parent:work@ctu_clsp_clkgn_clksel
         |vpiName:nstepsel
         |vpiFullName:work@ctu_clsp_clkgn_clksel.nstepsel
   |vpiPort:
   \_port: (jtag_clock_dr), line:33, parent:work@ctu_clsp_clkgn_clksel
     |vpiName:jtag_clock_dr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jtag_clock_dr), line:33, parent:work@ctu_clsp_clkgn_clksel
         |vpiName:jtag_clock_dr
         |vpiFullName:work@ctu_clsp_clkgn_clksel.jtag_clock_dr
   |vpiPort:
   \_port: (capture_l), line:33, parent:work@ctu_clsp_clkgn_clksel
     |vpiName:capture_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (capture_l), line:33, parent:work@ctu_clsp_clkgn_clksel
         |vpiName:capture_l
         |vpiFullName:work@ctu_clsp_clkgn_clksel.capture_l
   |vpiPort:
   \_port: (bypmode), line:33, parent:work@ctu_clsp_clkgn_clksel
     |vpiName:bypmode
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bypmode), line:33, parent:work@ctu_clsp_clkgn_clksel
         |vpiName:bypmode
         |vpiFullName:work@ctu_clsp_clkgn_clksel.bypmode
   |vpiModule:
   \_module: work@ctu_clsp_clkgn_clksel::ctu_and2 (u_capture_l_gated), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v</a>, line:81, parent:work@ctu_clsp_clkgn_clksel
     |vpiDefName:work@ctu_clsp_clkgn_clksel::ctu_and2
     |vpiName:u_capture_l_gated
     |vpiFullName:work@ctu_clsp_clkgn_clksel.u_capture_l_gated
     |vpiPort:
     \_port: (a), parent:u_capture_l_gated
       |vpiName:a
       |vpiHighConn:
       \_ref_obj: (jtag_clock_dr), line:81
         |vpiName:jtag_clock_dr
         |vpiActual:
         \_logic_net: (jtag_clock_dr), line:33, parent:work@ctu_clsp_clkgn_clksel
     |vpiPort:
     \_port: (b), parent:u_capture_l_gated
       |vpiName:b
       |vpiHighConn:
       \_ref_obj: (capture_l), line:81
         |vpiName:capture_l
         |vpiActual:
         \_logic_net: (capture_l), line:33, parent:work@ctu_clsp_clkgn_clksel
     |vpiPort:
     \_port: (z), parent:u_capture_l_gated
       |vpiName:z
       |vpiHighConn:
       \_ref_obj: (nstep_clock_dr), line:81
         |vpiName:nstep_clock_dr
         |vpiActual:
         \_logic_net: (nstep_clock_dr), line:59, parent:work@ctu_clsp_clkgn_clksel
           |vpiName:nstep_clock_dr
           |vpiFullName:work@ctu_clsp_clkgn_clksel.nstep_clock_dr
           |vpiNetType:1
     |vpiInstance:
     \_module: work@ctu_clsp_clkgn_clksel (work@ctu_clsp_clkgn_clksel), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_clkgn_clksel::ctu_mux21 (u_jtag_clock_mux_gated), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v</a>, line:86, parent:work@ctu_clsp_clkgn_clksel
     |vpiDefName:work@ctu_clsp_clkgn_clksel::ctu_mux21
     |vpiName:u_jtag_clock_mux_gated
     |vpiFullName:work@ctu_clsp_clkgn_clksel.u_jtag_clock_mux_gated
     |vpiPort:
     \_port: (z), parent:u_jtag_clock_mux_gated
       |vpiName:z
       |vpiHighConn:
       \_ref_obj: (clock_dr), line:86
         |vpiName:clock_dr
         |vpiActual:
         \_logic_net: (clock_dr), line:60, parent:work@ctu_clsp_clkgn_clksel
           |vpiName:clock_dr
           |vpiFullName:work@ctu_clsp_clkgn_clksel.clock_dr
           |vpiNetType:1
     |vpiPort:
     \_port: (s), parent:u_jtag_clock_mux_gated
       |vpiName:s
       |vpiHighConn:
       \_ref_obj: (testmode_l), line:86
         |vpiName:testmode_l
         |vpiActual:
         \_logic_net: (testmode_l), line:32, parent:work@ctu_clsp_clkgn_clksel
     |vpiPort:
     \_port: (d0), parent:u_jtag_clock_mux_gated
       |vpiName:d0
       |vpiHighConn:
       \_ref_obj: (jtag_clock_dr), line:86
         |vpiName:jtag_clock_dr
         |vpiActual:
         \_logic_net: (jtag_clock_dr), line:33, parent:work@ctu_clsp_clkgn_clksel
     |vpiPort:
     \_port: (d1), parent:u_jtag_clock_mux_gated
       |vpiName:d1
       |vpiHighConn:
       \_ref_obj: (nstep_clock_dr), line:87
         |vpiName:nstep_clock_dr
         |vpiActual:
         \_logic_net: (nstep_clock_dr), line:59, parent:work@ctu_clsp_clkgn_clksel
     |vpiInstance:
     \_module: work@ctu_clsp_clkgn_clksel (work@ctu_clsp_clkgn_clksel), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_clkgn_clksel::ctu_clksel_async_synchronizer (u_mult_sel_clk), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v</a>, line:91, parent:work@ctu_clsp_clkgn_clksel
     |vpiDefName:work@ctu_clsp_clkgn_clksel::ctu_clksel_async_synchronizer
     |vpiName:u_mult_sel_clk
     |vpiFullName:work@ctu_clsp_clkgn_clksel.u_mult_sel_clk
     |vpiPort:
     \_port: (presyncdata), parent:u_mult_sel_clk
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (mult_sel), line:92
         |vpiName:mult_sel
         |vpiActual:
         \_logic_net: (mult_sel), line:57, parent:work@ctu_clsp_clkgn_clksel
           |vpiName:mult_sel
           |vpiFullName:work@ctu_clsp_clkgn_clksel.mult_sel
           |vpiNetType:1
     |vpiPort:
     \_port: (syncdata), parent:u_mult_sel_clk
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (force_alt_clk_sync), line:93
         |vpiName:force_alt_clk_sync
         |vpiActual:
         \_logic_net: (force_alt_clk_sync), line:56, parent:work@ctu_clsp_clkgn_clksel
           |vpiName:force_alt_clk_sync
           |vpiFullName:work@ctu_clsp_clkgn_clksel.force_alt_clk_sync
           |vpiNetType:1
     |vpiPort:
     \_port: (arst_l), parent:u_mult_sel_clk
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:94
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:32, parent:work@ctu_clsp_clkgn_clksel
     |vpiPort:
     \_port: (aset_l), parent:u_mult_sel_clk
       |vpiName:aset_l
       |vpiHighConn:
       \_constant: , line:95
         |vpiConstType:3
         |vpiDecompile:&#39;b1
         |vpiSize:1
         |BIN:1
     |vpiPort:
     \_port: (clk), parent:u_mult_sel_clk
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (sysclk), line:96
         |vpiName:sysclk
         |vpiActual:
         \_logic_net: (sysclk), line:32, parent:work@ctu_clsp_clkgn_clksel
     |vpiInstance:
     \_module: work@ctu_clsp_clkgn_clksel (work@ctu_clsp_clkgn_clksel), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_clkgn_clksel::ctu_clksel_async_synchronizer (u_byp_mult_sel_sync), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v</a>, line:99, parent:work@ctu_clsp_clkgn_clksel
     |vpiDefName:work@ctu_clsp_clkgn_clksel::ctu_clksel_async_synchronizer
     |vpiName:u_byp_mult_sel_sync
     |vpiFullName:work@ctu_clsp_clkgn_clksel.u_byp_mult_sel_sync
     |vpiPort:
     \_port: (presyncdata), parent:u_byp_mult_sel_sync
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (altclk_sync_pre), line:100
         |vpiName:altclk_sync_pre
     |vpiPort:
     \_port: (syncdata), parent:u_byp_mult_sel_sync
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (altclk_sync_l), line:101
         |vpiName:altclk_sync_l
         |vpiActual:
         \_logic_net: (altclk_sync_l), line:51, parent:work@ctu_clsp_clkgn_clksel
           |vpiName:altclk_sync_l
           |vpiFullName:work@ctu_clsp_clkgn_clksel.altclk_sync_l
           |vpiNetType:1
     |vpiPort:
     \_port: (arst_l), parent:u_byp_mult_sel_sync
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:102
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:32, parent:work@ctu_clsp_clkgn_clksel
     |vpiPort:
     \_port: (aset_l), parent:u_byp_mult_sel_sync
       |vpiName:aset_l
       |vpiHighConn:
       \_constant: , line:103
         |vpiConstType:3
         |vpiDecompile:&#39;b1
         |vpiSize:1
         |BIN:1
     |vpiPort:
     \_port: (clk), parent:u_byp_mult_sel_sync
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (divbypclk), line:104
         |vpiName:divbypclk
         |vpiActual:
         \_logic_net: (divbypclk), line:32, parent:work@ctu_clsp_clkgn_clksel
     |vpiInstance:
     \_module: work@ctu_clsp_clkgn_clksel (work@ctu_clsp_clkgn_clksel), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_clkgn_clksel::ctu_clksel_async_synchronizer (u_bypclk_sync), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v</a>, line:106, parent:work@ctu_clsp_clkgn_clksel
     |vpiDefName:work@ctu_clsp_clkgn_clksel::ctu_clksel_async_synchronizer
     |vpiName:u_bypclk_sync
     |vpiFullName:work@ctu_clsp_clkgn_clksel.u_bypclk_sync
     |vpiPort:
     \_port: (presyncdata), parent:u_bypclk_sync
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (bypclk_sync_pre), line:107
         |vpiName:bypclk_sync_pre
         |vpiActual:
         \_logic_net: (bypclk_sync_pre), line:53, parent:work@ctu_clsp_clkgn_clksel
           |vpiName:bypclk_sync_pre
           |vpiFullName:work@ctu_clsp_clkgn_clksel.bypclk_sync_pre
           |vpiNetType:1
     |vpiPort:
     \_port: (syncdata), parent:u_bypclk_sync
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (bypclk_sync), line:108
         |vpiName:bypclk_sync
         |vpiActual:
         \_logic_net: (bypclk_sync), line:54, parent:work@ctu_clsp_clkgn_clksel
           |vpiName:bypclk_sync
           |vpiFullName:work@ctu_clsp_clkgn_clksel.bypclk_sync
           |vpiNetType:1
     |vpiPort:
     \_port: (aset_l), parent:u_bypclk_sync
       |vpiName:aset_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:109
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:32, parent:work@ctu_clsp_clkgn_clksel
     |vpiPort:
     \_port: (arst_l), parent:u_bypclk_sync
       |vpiName:arst_l
       |vpiHighConn:
       \_constant: , line:110
         |vpiConstType:3
         |vpiDecompile:&#39;b1
         |vpiSize:1
         |BIN:1
     |vpiPort:
     \_port: (clk), parent:u_bypclk_sync
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (divbypclk), line:111
         |vpiName:divbypclk
         |vpiActual:
         \_logic_net: (divbypclk), line:32, parent:work@ctu_clsp_clkgn_clksel
     |vpiInstance:
     \_module: work@ctu_clsp_clkgn_clksel (work@ctu_clsp_clkgn_clksel), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_clkgn_clksel::ctu_clksel_async_synchronizer (u_tck_sync), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v</a>, line:113, parent:work@ctu_clsp_clkgn_clksel
     |vpiDefName:work@ctu_clsp_clkgn_clksel::ctu_clksel_async_synchronizer
     |vpiName:u_tck_sync
     |vpiFullName:work@ctu_clsp_clkgn_clksel.u_tck_sync
     |vpiPort:
     \_port: (presyncdata), parent:u_tck_sync
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (tck_sync_pre), line:114
         |vpiName:tck_sync_pre
         |vpiActual:
         \_logic_net: (tck_sync_pre), line:55, parent:work@ctu_clsp_clkgn_clksel
           |vpiName:tck_sync_pre
           |vpiFullName:work@ctu_clsp_clkgn_clksel.tck_sync_pre
           |vpiNetType:1
     |vpiPort:
     \_port: (syncdata), parent:u_tck_sync
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (tck_sync), line:115
         |vpiName:tck_sync
         |vpiActual:
         \_logic_net: (tck_sync), line:52, parent:work@ctu_clsp_clkgn_clksel
           |vpiName:tck_sync
           |vpiFullName:work@ctu_clsp_clkgn_clksel.tck_sync
           |vpiNetType:1
     |vpiPort:
     \_port: (arst_l), parent:u_tck_sync
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:116
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:32, parent:work@ctu_clsp_clkgn_clksel
     |vpiPort:
     \_port: (aset_l), parent:u_tck_sync
       |vpiName:aset_l
       |vpiHighConn:
       \_constant: , line:117
         |vpiConstType:3
         |vpiDecompile:&#39;b1
         |vpiSize:1
         |BIN:1
     |vpiPort:
     \_port: (clk), parent:u_tck_sync
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (jtag_clock_dr), line:118
         |vpiName:jtag_clock_dr
         |vpiActual:
         \_logic_net: (jtag_clock_dr), line:33, parent:work@ctu_clsp_clkgn_clksel
     |vpiInstance:
     \_module: work@ctu_clsp_clkgn_clksel (work@ctu_clsp_clkgn_clksel), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_clkgn_clksel::bw_u1_aoi22_4x (u_clkout_gated), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v</a>, line:127, parent:work@ctu_clsp_clkgn_clksel
     |vpiDefName:work@ctu_clsp_clkgn_clksel::bw_u1_aoi22_4x
     |vpiName:u_clkout_gated
     |vpiFullName:work@ctu_clsp_clkgn_clksel.u_clkout_gated
     |vpiPort:
     \_port: (a1), parent:u_clkout_gated
       |vpiName:a1
       |vpiHighConn:
       \_ref_obj: (bypclk_sync), line:127
         |vpiName:bypclk_sync
         |vpiActual:
         \_logic_net: (bypclk_sync), line:54, parent:work@ctu_clsp_clkgn_clksel
     |vpiPort:
     \_port: (a2), parent:u_clkout_gated
       |vpiName:a2
       |vpiHighConn:
       \_ref_obj: (divbypclk), line:127
         |vpiName:divbypclk
         |vpiActual:
         \_logic_net: (divbypclk), line:32, parent:work@ctu_clsp_clkgn_clksel
     |vpiPort:
     \_port: (b1), parent:u_clkout_gated
       |vpiName:b1
       |vpiHighConn:
       \_ref_obj: (tck_sync), line:128
         |vpiName:tck_sync
         |vpiActual:
         \_logic_net: (tck_sync), line:52, parent:work@ctu_clsp_clkgn_clksel
     |vpiPort:
     \_port: (b2), parent:u_clkout_gated
       |vpiName:b2
       |vpiHighConn:
       \_ref_obj: (clock_dr), line:128
         |vpiName:clock_dr
         |vpiActual:
         \_logic_net: (clock_dr), line:60, parent:work@ctu_clsp_clkgn_clksel
     |vpiPort:
     \_port: (z), parent:u_clkout_gated
       |vpiName:z
       |vpiHighConn:
       \_ref_obj: (clkout), line:128
         |vpiName:clkout
         |vpiActual:
         \_logic_net: (clkout), line:30, parent:work@ctu_clsp_clkgn_clksel
     |vpiInstance:
     \_module: work@ctu_clsp_clkgn_clksel (work@ctu_clsp_clkgn_clksel), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_clkgn_clksel::ctu_inv (u_altclk_sync_l_gated), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v</a>, line:130, parent:work@ctu_clsp_clkgn_clksel
     |vpiDefName:work@ctu_clsp_clkgn_clksel::ctu_inv
     |vpiName:u_altclk_sync_l_gated
     |vpiFullName:work@ctu_clsp_clkgn_clksel.u_altclk_sync_l_gated
     |vpiPort:
     \_port: (z), parent:u_altclk_sync_l_gated
       |vpiName:z
       |vpiHighConn:
       \_ref_obj: (altclk_sync_l_bar), line:130
         |vpiName:altclk_sync_l_bar
         |vpiActual:
         \_logic_net: (altclk_sync_l_bar), line:61, parent:work@ctu_clsp_clkgn_clksel
           |vpiName:altclk_sync_l_bar
           |vpiFullName:work@ctu_clsp_clkgn_clksel.altclk_sync_l_bar
           |vpiNetType:1
     |vpiPort:
     \_port: (a), parent:u_altclk_sync_l_gated
       |vpiName:a
       |vpiHighConn:
       \_ref_obj: (altclk_sync_l), line:130
         |vpiName:altclk_sync_l
         |vpiActual:
         \_logic_net: (altclk_sync_l), line:51, parent:work@ctu_clsp_clkgn_clksel
     |vpiInstance:
     \_module: work@ctu_clsp_clkgn_clksel (work@ctu_clsp_clkgn_clksel), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_clkgn_clksel::bw_u1_oai21_4x (u_sysclk_sel_bar_gated), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v</a>, line:131, parent:work@ctu_clsp_clkgn_clksel
     |vpiDefName:work@ctu_clsp_clkgn_clksel::bw_u1_oai21_4x
     |vpiName:u_sysclk_sel_bar_gated
     |vpiFullName:work@ctu_clsp_clkgn_clksel.u_sysclk_sel_bar_gated
     |vpiPort:
     \_port: (a), parent:u_sysclk_sel_bar_gated
       |vpiName:a
       |vpiHighConn:
       \_ref_obj: (altclk_sync_l_bar), line:131
         |vpiName:altclk_sync_l_bar
         |vpiActual:
         \_logic_net: (altclk_sync_l_bar), line:61, parent:work@ctu_clsp_clkgn_clksel
     |vpiPort:
     \_port: (b1), parent:u_sysclk_sel_bar_gated
       |vpiName:b1
       |vpiHighConn:
       \_ref_obj: (force_altclk_l), line:132
         |vpiName:force_altclk_l
         |vpiActual:
         \_logic_net: (force_altclk_l), line:50, parent:work@ctu_clsp_clkgn_clksel
           |vpiName:force_altclk_l
           |vpiFullName:work@ctu_clsp_clkgn_clksel.force_altclk_l
           |vpiNetType:1
     |vpiPort:
     \_port: (b2), parent:u_sysclk_sel_bar_gated
       |vpiName:b2
       |vpiHighConn:
       \_ref_obj: (force_alt_clk_sync), line:133
         |vpiName:force_alt_clk_sync
         |vpiActual:
         \_logic_net: (force_alt_clk_sync), line:56, parent:work@ctu_clsp_clkgn_clksel
     |vpiPort:
     \_port: (z), parent:u_sysclk_sel_bar_gated
       |vpiName:z
       |vpiHighConn:
       \_ref_obj: (sysclk_sel_bar), line:134
         |vpiName:sysclk_sel_bar
         |vpiActual:
         \_logic_net: (sysclk_sel_bar), line:62, parent:work@ctu_clsp_clkgn_clksel
           |vpiName:sysclk_sel_bar
           |vpiFullName:work@ctu_clsp_clkgn_clksel.sysclk_sel_bar
           |vpiNetType:1
     |vpiInstance:
     \_module: work@ctu_clsp_clkgn_clksel (work@ctu_clsp_clkgn_clksel), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_clkgn_clksel::ctu_inv (u_sysclk_sel_gated), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v</a>, line:135, parent:work@ctu_clsp_clkgn_clksel
     |vpiDefName:work@ctu_clsp_clkgn_clksel::ctu_inv
     |vpiName:u_sysclk_sel_gated
     |vpiFullName:work@ctu_clsp_clkgn_clksel.u_sysclk_sel_gated
     |vpiPort:
     \_port: (z), parent:u_sysclk_sel_gated
       |vpiName:z
       |vpiHighConn:
       \_ref_obj: (sysclk_sel), line:135
         |vpiName:sysclk_sel
         |vpiActual:
         \_logic_net: (sysclk_sel), line:30, parent:work@ctu_clsp_clkgn_clksel
     |vpiPort:
     \_port: (a), parent:u_sysclk_sel_gated
       |vpiName:a
       |vpiHighConn:
       \_ref_obj: (sysclk_sel_bar), line:135
         |vpiName:sysclk_sel_bar
         |vpiActual:
         \_logic_net: (sysclk_sel_bar), line:62, parent:work@ctu_clsp_clkgn_clksel
     |vpiInstance:
     \_module: work@ctu_clsp_clkgn_clksel (work@ctu_clsp_clkgn_clksel), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v</a>, line:28
   |vpiNet:
   \_logic_net: (force_altclk_l), line:50, parent:work@ctu_clsp_clkgn_clksel
   |vpiNet:
   \_logic_net: (altclk_sync_l), line:51, parent:work@ctu_clsp_clkgn_clksel
   |vpiNet:
   \_logic_net: (tck_sync), line:52, parent:work@ctu_clsp_clkgn_clksel
   |vpiNet:
   \_logic_net: (bypclk_sync_pre), line:53, parent:work@ctu_clsp_clkgn_clksel
   |vpiNet:
   \_logic_net: (bypclk_sync), line:54, parent:work@ctu_clsp_clkgn_clksel
   |vpiNet:
   \_logic_net: (tck_sync_pre), line:55, parent:work@ctu_clsp_clkgn_clksel
   |vpiNet:
   \_logic_net: (force_alt_clk_sync), line:56, parent:work@ctu_clsp_clkgn_clksel
   |vpiNet:
   \_logic_net: (mult_sel), line:57, parent:work@ctu_clsp_clkgn_clksel
   |vpiNet:
   \_logic_net: (nstep_clock_dr), line:59, parent:work@ctu_clsp_clkgn_clksel
   |vpiNet:
   \_logic_net: (clock_dr), line:60, parent:work@ctu_clsp_clkgn_clksel
   |vpiNet:
   \_logic_net: (altclk_sync_l_bar), line:61, parent:work@ctu_clsp_clkgn_clksel
   |vpiNet:
   \_logic_net: (sysclk_sel_bar), line:62, parent:work@ctu_clsp_clkgn_clksel
   |vpiNet:
   \_logic_net: (clkout), line:30, parent:work@ctu_clsp_clkgn_clksel
   |vpiNet:
   \_logic_net: (sysclk_sel), line:30, parent:work@ctu_clsp_clkgn_clksel
   |vpiNet:
   \_logic_net: (io_pwron_rst_l), line:32, parent:work@ctu_clsp_clkgn_clksel
   |vpiNet:
   \_logic_net: (sel), line:32, parent:work@ctu_clsp_clkgn_clksel
   |vpiNet:
   \_logic_net: (testmode_l), line:32, parent:work@ctu_clsp_clkgn_clksel
   |vpiNet:
   \_logic_net: (sysclk), line:32, parent:work@ctu_clsp_clkgn_clksel
   |vpiNet:
   \_logic_net: (divbypclk), line:32, parent:work@ctu_clsp_clkgn_clksel
   |vpiNet:
   \_logic_net: (byp_mult_sel_l), line:32, parent:work@ctu_clsp_clkgn_clksel
   |vpiNet:
   \_logic_net: (nstepsel), line:33, parent:work@ctu_clsp_clkgn_clksel
   |vpiNet:
   \_logic_net: (jtag_clock_dr), line:33, parent:work@ctu_clsp_clkgn_clksel
   |vpiNet:
   \_logic_net: (capture_l), line:33, parent:work@ctu_clsp_clkgn_clksel
   |vpiNet:
   \_logic_net: (bypmode), line:33, parent:work@ctu_clsp_clkgn_clksel
Object: \work_ctu_clsp_clkgn_clksel of type 3000
Object: \work_ctu_clsp_clkgn_clksel of type 32
Object: \clkout of type 44
Object: \sysclk_sel of type 44
Object: \io_pwron_rst_l of type 44
Object: \sel of type 44
Object: \testmode_l of type 44
Object: \sysclk of type 44
Object: \divbypclk of type 44
Object: \byp_mult_sel_l of type 44
Object: \nstepsel of type 44
Object: \jtag_clock_dr of type 44
Object: \capture_l of type 44
Object: \bypmode of type 44
Object: \u_capture_l_gated of type 32
Object: \a of type 44
Object: \b of type 44
Object: \z of type 44
Object: \u_jtag_clock_mux_gated of type 32
Object: \z of type 44
Object: \s of type 44
Object: \d0 of type 44
Object: \d1 of type 44
Object: \u_mult_sel_clk of type 32
Object: \presyncdata of type 44
Object: \syncdata of type 44
Object: \arst_l of type 44
Object: \aset_l of type 44
Object: \clk of type 44
Object: \u_byp_mult_sel_sync of type 32
Object: \u_bypclk_sync of type 32
Object: \u_tck_sync of type 32
Object: \u_clkout_gated of type 32
Object: \a1 of type 44
Object: \a2 of type 44
Object: \b1 of type 44
Object: \b2 of type 44
Object: \z of type 44
Object: \u_altclk_sync_l_gated of type 32
Object: \z of type 44
Object: \a of type 44
Object: \u_sysclk_sel_bar_gated of type 32
Object: \a of type 44
Object: \b1 of type 44
Object: \b2 of type 44
Object: \z of type 44
Object: \u_sysclk_sel_gated of type 32
Object: \force_altclk_l of type 36
Object: \altclk_sync_l of type 36
Object: \tck_sync of type 36
Object: \bypclk_sync_pre of type 36
Object: \bypclk_sync of type 36
Object: \tck_sync_pre of type 36
Object: \force_alt_clk_sync of type 36
Object: \mult_sel of type 36
Object: \nstep_clock_dr of type 36
Object: \clock_dr of type 36
Object: \altclk_sync_l_bar of type 36
Object: \sysclk_sel_bar of type 36
Object: \clkout of type 36
Object: \sysclk_sel of type 36
Object: \io_pwron_rst_l of type 36
Object: \sel of type 36
Object: \testmode_l of type 36
Object: \sysclk of type 36
Object: \divbypclk of type 36
Object: \byp_mult_sel_l of type 36
Object: \nstepsel of type 36
Object: \jtag_clock_dr of type 36
Object: \capture_l of type 36
Object: \bypmode of type 36
Object: \work_ctu_clsp_clkgn_clksel of type 32
Object:  of type 8
Object: \mult_sel of type 608
Object: \mult_sel of type 36
Object:  of type 39
Object: \bypmode of type 608
Object: \nstepsel of type 608
Object:  of type 8
Object: \force_altclk_l of type 608
Object: \force_altclk_l of type 36
Object: \sel of type 106
Object:  of type 7
Object:  of type 8
Object: \altclk_sync_pre of type 608
Object: \byp_mult_sel_l of type 608
Object:  of type 8
Object: \bypclk_sync_pre of type 608
Object: \bypclk_sync_pre of type 36
Object: \sel of type 106
Object:  of type 7
Object:  of type 8
Object: \tck_sync_pre of type 608
Object: \tck_sync_pre of type 36
Object: \sel of type 106
Object:  of type 7
Object: \force_altclk_l of type 36
Object: \altclk_sync_l of type 36
Object: \tck_sync of type 36
Object: \bypclk_sync_pre of type 36
Object: \bypclk_sync of type 36
Object: \tck_sync_pre of type 36
Object: \force_alt_clk_sync of type 36
Object: \mult_sel of type 36
Object: \nstep_clock_dr of type 36
Object: \clock_dr of type 36
Object: \altclk_sync_l_bar of type 36
Object: \sysclk_sel_bar of type 36
Object: \clkout of type 36
Object: \sysclk_sel of type 36
Object: \io_pwron_rst_l of type 36
Object: \sel of type 36
Object: \testmode_l of type 36
Object: \sysclk of type 36
Object: \divbypclk of type 36
Object: \byp_mult_sel_l of type 36
Object: \nstepsel of type 36
Object: \jtag_clock_dr of type 36
Object: \capture_l of type 36
Object: \bypmode of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_ctu_clsp_clkgn_clksel&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1debf10] str=&#39;\work_ctu_clsp_clkgn_clksel&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:30</a>.0-30.0&gt; [0x1dec1b0] str=&#39;\clkout&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:30</a>.0-30.0&gt; [0x1dec5c0] str=&#39;\sysclk_sel&#39; output reg port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:32</a>.0-32.0&gt; [0x1dec7a0] str=&#39;\io_pwron_rst_l&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:32</a>.0-32.0&gt; [0x1dec960] str=&#39;\sel&#39; input port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:32</a>.0-32.0&gt; [0x1decb00] str=&#39;\testmode_l&#39; input port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:32</a>.0-32.0&gt; [0x1deccc0] str=&#39;\sysclk&#39; input port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:32</a>.0-32.0&gt; [0x1dece80] str=&#39;\divbypclk&#39; input port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:32</a>.0-32.0&gt; [0x1ded040] str=&#39;\byp_mult_sel_l&#39; input port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:33</a>.0-33.0&gt; [0x1ded200] str=&#39;\nstepsel&#39; input port=9
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:33</a>.0-33.0&gt; [0x1ded450] str=&#39;\jtag_clock_dr&#39; input port=10
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:33</a>.0-33.0&gt; [0x1ded610] str=&#39;\capture_l&#39; input port=11
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:33</a>.0-33.0&gt; [0x1ded7d0] str=&#39;\bypmode&#39; input port=12
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-81" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:81</a>.0-81.0&gt; [0x1ded990] str=&#39;\u_capture_l_gated&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1dee070] str=&#39;\work_ctu_clsp_clkgn_clksel::ctu_and2&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-81" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:81</a>.0-81.0&gt; [0x1dee190] str=&#39;\a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-81" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:81</a>.0-81.0&gt; [0x1dee2b0] str=&#39;\jtag_clock_dr&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-81" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:81</a>.0-81.0&gt; [0x1dee4b0] str=&#39;\b&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-81" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:81</a>.0-81.0&gt; [0x1dee5d0] str=&#39;\capture_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-81" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:81</a>.0-81.0&gt; [0x1dee7d0] str=&#39;\z&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-81" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:81</a>.0-81.0&gt; [0x1dee8f0] str=&#39;\nstep_clock_dr&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-86" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:86</a>.0-86.0&gt; [0x1deeaf0] str=&#39;\u_jtag_clock_mux_gated&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1def270] str=&#39;\work_ctu_clsp_clkgn_clksel::ctu_mux21&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-86" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:86</a>.0-86.0&gt; [0x1def390] str=&#39;\z&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-86" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:86</a>.0-86.0&gt; [0x1def4b0] str=&#39;\clock_dr&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-86" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:86</a>.0-86.0&gt; [0x1def6b0] str=&#39;\s&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-86" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:86</a>.0-86.0&gt; [0x1def7d0] str=&#39;\testmode_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-86" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:86</a>.0-86.0&gt; [0x1def9d0] str=&#39;\d0&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-86" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:86</a>.0-86.0&gt; [0x1defaf0] str=&#39;\jtag_clock_dr&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-86" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:86</a>.0-86.0&gt; [0x1defd10] str=&#39;\d1&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-86" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:86</a>.0-86.0&gt; [0x1defe30] str=&#39;\nstep_clock_dr&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-91" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:91</a>.0-91.0&gt; [0x1df0080] str=&#39;\u_mult_sel_clk&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df0a80] str=&#39;\work_ctu_clsp_clkgn_clksel::ctu_clksel_async_synchronizer&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-91" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:91</a>.0-91.0&gt; [0x1df0bf0] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-91" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:91</a>.0-91.0&gt; [0x1df0d10] str=&#39;\mult_sel&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-91" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:91</a>.0-91.0&gt; [0x1df0f10] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-91" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:91</a>.0-91.0&gt; [0x1df1030] str=&#39;\force_alt_clk_sync&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-91" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:91</a>.0-91.0&gt; [0x1df1230] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-91" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:91</a>.0-91.0&gt; [0x1df1350] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-91" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:91</a>.0-91.0&gt; [0x1df1570] str=&#39;\aset_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-91" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:91</a>.0-91.0&gt; [0x1df1690]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-91" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:91</a>.0-91.0&gt; [0x1df1900] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-91" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:91</a>.0-91.0&gt; [0x1df1a20] str=&#39;\sysclk&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-99" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:99</a>.0-99.0&gt; [0x1df1c20] str=&#39;\u_byp_mult_sel_sync&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df1df0] str=&#39;\work_ctu_clsp_clkgn_clksel::ctu_clksel_async_synchronizer&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-99" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:99</a>.0-99.0&gt; [0x1df1f50] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-99" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:99</a>.0-99.0&gt; [0x1df2070] str=&#39;\altclk_sync_pre&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-99" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:99</a>.0-99.0&gt; [0x1df2290] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-99" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:99</a>.0-99.0&gt; [0x1df23b0] str=&#39;\altclk_sync_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-99" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:99</a>.0-99.0&gt; [0x1df25b0] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-99" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:99</a>.0-99.0&gt; [0x1df26d0] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-99" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:99</a>.0-99.0&gt; [0x1df28f0] str=&#39;\aset_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-99" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:99</a>.0-99.0&gt; [0x1df2a10]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-99" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:99</a>.0-99.0&gt; [0x1df2c80] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-99" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:99</a>.0-99.0&gt; [0x1df2da0] str=&#39;\divbypclk&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:106</a>.0-106.0&gt; [0x1df2fa0] str=&#39;\u_bypclk_sync&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df3170] str=&#39;\work_ctu_clsp_clkgn_clksel::ctu_clksel_async_synchronizer&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:106</a>.0-106.0&gt; [0x1df32d0] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:106</a>.0-106.0&gt; [0x1df33f0] str=&#39;\bypclk_sync_pre&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:106</a>.0-106.0&gt; [0x1df3610] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:106</a>.0-106.0&gt; [0x1df3730] str=&#39;\bypclk_sync&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:106</a>.0-106.0&gt; [0x1df3930] str=&#39;\aset_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:106</a>.0-106.0&gt; [0x1dff1d0] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:106</a>.0-106.0&gt; [0x1dff350] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:106</a>.0-106.0&gt; [0x1dff470]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:106</a>.0-106.0&gt; [0x1dff6e0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:106</a>.0-106.0&gt; [0x1dff800] str=&#39;\divbypclk&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:113</a>.0-113.0&gt; [0x1dffb10] str=&#39;\u_tck_sync&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1dffc90] str=&#39;\work_ctu_clsp_clkgn_clksel::ctu_clksel_async_synchronizer&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:113</a>.0-113.0&gt; [0x1dffdb0] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:113</a>.0-113.0&gt; [0x1dffed0] str=&#39;\tck_sync_pre&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:113</a>.0-113.0&gt; [0x1e000f0] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:113</a>.0-113.0&gt; [0x1e00210] str=&#39;\tck_sync&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:113</a>.0-113.0&gt; [0x1e00410] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:113</a>.0-113.0&gt; [0x1e00530] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:113</a>.0-113.0&gt; [0x1e00750] str=&#39;\aset_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:113</a>.0-113.0&gt; [0x1e00870]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:113</a>.0-113.0&gt; [0x1e00ae0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:113</a>.0-113.0&gt; [0x1e00c00] str=&#39;\jtag_clock_dr&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-127" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:127</a>.0-127.0&gt; [0x1e00e00] str=&#39;\u_clkout_gated&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e01820] str=&#39;\work_ctu_clsp_clkgn_clksel::bw_u1_aoi22_4x&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-127" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:127</a>.0-127.0&gt; [0x1e01940] str=&#39;\a1&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-127" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:127</a>.0-127.0&gt; [0x1e01a60] str=&#39;\bypclk_sync&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-127" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:127</a>.0-127.0&gt; [0x1e01ca0] str=&#39;\a2&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-127" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:127</a>.0-127.0&gt; [0x1e01dc0] str=&#39;\divbypclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-127" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:127</a>.0-127.0&gt; [0x1e01fc0] str=&#39;\b1&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-127" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:127</a>.0-127.0&gt; [0x1e020e0] str=&#39;\tck_sync&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-127" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:127</a>.0-127.0&gt; [0x1e02300] str=&#39;\b2&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-127" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:127</a>.0-127.0&gt; [0x1e02420] str=&#39;\clock_dr&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-127" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:127</a>.0-127.0&gt; [0x1e02690] str=&#39;\z&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-127" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:127</a>.0-127.0&gt; [0x1e027b0] str=&#39;\clkout&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-130" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:130</a>.0-130.0&gt; [0x1e029b0] str=&#39;\u_altclk_sync_l_gated&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e02f30] str=&#39;\work_ctu_clsp_clkgn_clksel::ctu_inv&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-130" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:130</a>.0-130.0&gt; [0x1e03050] str=&#39;\z&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-130" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:130</a>.0-130.0&gt; [0x1e03170] str=&#39;\altclk_sync_l_bar&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-130" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:130</a>.0-130.0&gt; [0x1e03390] str=&#39;\a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-130" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:130</a>.0-130.0&gt; [0x1e034b0] str=&#39;\altclk_sync_l&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-131" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:131</a>.0-131.0&gt; [0x1e036b0] str=&#39;\u_sysclk_sel_bar_gated&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e03ef0] str=&#39;\work_ctu_clsp_clkgn_clksel::bw_u1_oai21_4x&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-131" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:131</a>.0-131.0&gt; [0x1e04010] str=&#39;\a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-131" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:131</a>.0-131.0&gt; [0x1e04130] str=&#39;\altclk_sync_l_bar&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-131" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:131</a>.0-131.0&gt; [0x1e04370] str=&#39;\b1&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-131" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:131</a>.0-131.0&gt; [0x1e04490] str=&#39;\force_altclk_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-131" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:131</a>.0-131.0&gt; [0x1e04690] str=&#39;\b2&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-131" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:131</a>.0-131.0&gt; [0x1e047b0] str=&#39;\force_alt_clk_sync&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-131" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:131</a>.0-131.0&gt; [0x1e049d0] str=&#39;\z&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-131" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:131</a>.0-131.0&gt; [0x1e04af0] str=&#39;\sysclk_sel_bar&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-135" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:135</a>.0-135.0&gt; [0x1e04d40] str=&#39;\u_sysclk_sel_gated&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e04eb0] str=&#39;\work_ctu_clsp_clkgn_clksel::ctu_inv&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-135" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:135</a>.0-135.0&gt; [0x1e05010] str=&#39;\z&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-135" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:135</a>.0-135.0&gt; [0x1e05130] str=&#39;\sysclk_sel&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-135" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:135</a>.0-135.0&gt; [0x1e05350] str=&#39;\a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-135" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:135</a>.0-135.0&gt; [0x1e05470] str=&#39;\sysclk_sel_bar&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-50" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:50</a>.0-50.0&gt; [0x1e05670] str=&#39;\force_altclk_l&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-51" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:51</a>.0-51.0&gt; [0x1e057f0] str=&#39;\altclk_sync_l&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-52" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:52</a>.0-52.0&gt; [0x1e05970] str=&#39;\tck_sync&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-53" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:53</a>.0-53.0&gt; [0x1e05af0] str=&#39;\bypclk_sync_pre&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-54" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:54</a>.0-54.0&gt; [0x1e05c70] str=&#39;\bypclk_sync&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-55" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:55</a>.0-55.0&gt; [0x1e05df0] str=&#39;\tck_sync_pre&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-56" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:56</a>.0-56.0&gt; [0x1e05f70] str=&#39;\force_alt_clk_sync&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-57" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:57</a>.0-57.0&gt; [0x1e060f0] str=&#39;\mult_sel&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-59" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:59</a>.0-59.0&gt; [0x1e06270] str=&#39;\nstep_clock_dr&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-60" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:60</a>.0-60.0&gt; [0x1e063f0] str=&#39;\clock_dr&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-61" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:61</a>.0-61.0&gt; [0x1e06570] str=&#39;\altclk_sync_l_bar&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-62" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:62</a>.0-62.0&gt; [0x1e06900] str=&#39;\sysclk_sel_bar&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-121" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:121</a>.0-121.0&gt; [0x1e06b40]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-121" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:121</a>.0-121.0&gt; [0x1e06c60] str=&#39;\mult_sel&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-121" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:121</a>.0-121.0&gt; [0x1e06fc0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-121" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:121</a>.0-121.0&gt; [0x1e07120] str=&#39;\bypmode&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-121" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:121</a>.0-121.0&gt; [0x1e07320] str=&#39;\nstepsel&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-122" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:122</a>.0-122.0&gt; [0x1e074c0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-122" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:122</a>.0-122.0&gt; [0x1e075e0] str=&#39;\force_altclk_l&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-122" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:122</a>.0-122.0&gt; [0x1e07940] str=&#39;\sel&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-122" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:122</a>.0-122.0&gt; [0x1e07a60]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-122" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:122</a>.0-122.0&gt; [0x1e07be0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-123" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:123</a>.0-123.0&gt; [0x1e07e00]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-123" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:123</a>.0-123.0&gt; [0x1e07f20] str=&#39;\altclk_sync_pre&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-123" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:123</a>.0-123.0&gt; [0x1e08100] str=&#39;\byp_mult_sel_l&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-124" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:124</a>.0-124.0&gt; [0x1e08280]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-124" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:124</a>.0-124.0&gt; [0x1e083a0] str=&#39;\bypclk_sync_pre&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-124" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:124</a>.0-124.0&gt; [0x1e08740] str=&#39;\sel&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-124" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:124</a>.0-124.0&gt; [0x1e08860]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-124" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:124</a>.0-124.0&gt; [0x1e08a00] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-125" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:125</a>.0-125.0&gt; [0x1e08c20]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-125" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:125</a>.0-125.0&gt; [0x1e08d40] str=&#39;\tck_sync_pre&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-125" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:125</a>.0-125.0&gt; [0x1e090c0] str=&#39;\sel&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-125" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:125</a>.0-125.0&gt; [0x1e091e0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-125" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:125</a>.0-125.0&gt; [0x1e09380] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1debf10] str=&#39;\work_ctu_clsp_clkgn_clksel&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:30</a>.0-30.0&gt; [0x1dec1b0] str=&#39;\clkout&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:30</a>.0-30.0&gt; [0x1dec5c0] str=&#39;\sysclk_sel&#39; output reg basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:32</a>.0-32.0&gt; [0x1dec7a0] str=&#39;\io_pwron_rst_l&#39; input basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:32</a>.0-32.0&gt; [0x1dec960] str=&#39;\sel&#39; input basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:32</a>.0-32.0&gt; [0x1decb00] str=&#39;\testmode_l&#39; input basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:32</a>.0-32.0&gt; [0x1deccc0] str=&#39;\sysclk&#39; input basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:32</a>.0-32.0&gt; [0x1dece80] str=&#39;\divbypclk&#39; input basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:32</a>.0-32.0&gt; [0x1ded040] str=&#39;\byp_mult_sel_l&#39; input basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:33</a>.0-33.0&gt; [0x1ded200] str=&#39;\nstepsel&#39; input basic_prep port=9 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:33</a>.0-33.0&gt; [0x1ded450] str=&#39;\jtag_clock_dr&#39; input basic_prep port=10 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:33</a>.0-33.0&gt; [0x1ded610] str=&#39;\capture_l&#39; input basic_prep port=11 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:33</a>.0-33.0&gt; [0x1ded7d0] str=&#39;\bypmode&#39; input basic_prep port=12 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-81" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:81</a>.0-81.0&gt; [0x1ded990] str=&#39;\u_capture_l_gated&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1dee070] str=&#39;\work_ctu_clsp_clkgn_clksel::ctu_and2&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-81" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:81</a>.0-81.0&gt; [0x1dee190] str=&#39;\a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-81" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:81</a>.0-81.0&gt; [0x1dee2b0 -&gt; 0x1ded450] str=&#39;\jtag_clock_dr&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-81" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:81</a>.0-81.0&gt; [0x1dee4b0] str=&#39;\b&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-81" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:81</a>.0-81.0&gt; [0x1dee5d0 -&gt; 0x1ded610] str=&#39;\capture_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-81" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:81</a>.0-81.0&gt; [0x1dee7d0] str=&#39;\z&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-81" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:81</a>.0-81.0&gt; [0x1dee8f0 -&gt; 0x1e06270] str=&#39;\nstep_clock_dr&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-86" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:86</a>.0-86.0&gt; [0x1deeaf0] str=&#39;\u_jtag_clock_mux_gated&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1def270] str=&#39;\work_ctu_clsp_clkgn_clksel::ctu_mux21&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-86" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:86</a>.0-86.0&gt; [0x1def390] str=&#39;\z&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-86" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:86</a>.0-86.0&gt; [0x1def4b0 -&gt; 0x1e063f0] str=&#39;\clock_dr&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-86" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:86</a>.0-86.0&gt; [0x1def6b0] str=&#39;\s&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-86" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:86</a>.0-86.0&gt; [0x1def7d0 -&gt; 0x1decb00] str=&#39;\testmode_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-86" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:86</a>.0-86.0&gt; [0x1def9d0] str=&#39;\d0&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-86" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:86</a>.0-86.0&gt; [0x1defaf0 -&gt; 0x1ded450] str=&#39;\jtag_clock_dr&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-86" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:86</a>.0-86.0&gt; [0x1defd10] str=&#39;\d1&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-86" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:86</a>.0-86.0&gt; [0x1defe30 -&gt; 0x1e06270] str=&#39;\nstep_clock_dr&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-91" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:91</a>.0-91.0&gt; [0x1df0080] str=&#39;\u_mult_sel_clk&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df0a80] str=&#39;\work_ctu_clsp_clkgn_clksel::ctu_clksel_async_synchronizer&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-91" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:91</a>.0-91.0&gt; [0x1df0bf0] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-91" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:91</a>.0-91.0&gt; [0x1df0d10 -&gt; 0x1e060f0] str=&#39;\mult_sel&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-91" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:91</a>.0-91.0&gt; [0x1df0f10] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-91" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:91</a>.0-91.0&gt; [0x1df1030 -&gt; 0x1e05f70] str=&#39;\force_alt_clk_sync&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-91" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:91</a>.0-91.0&gt; [0x1df1230] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-91" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:91</a>.0-91.0&gt; [0x1df1350 -&gt; 0x1dec7a0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-91" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:91</a>.0-91.0&gt; [0x1df1570] str=&#39;\aset_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-91" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:91</a>.0-91.0&gt; [0x1df1690 -&gt; 0x1e241a0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-91" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:91</a>.0-91.0&gt; [0x1df1900] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-91" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:91</a>.0-91.0&gt; [0x1df1a20 -&gt; 0x1deccc0] str=&#39;\sysclk&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-99" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:99</a>.0-99.0&gt; [0x1df1c20] str=&#39;\u_byp_mult_sel_sync&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df1df0] str=&#39;\work_ctu_clsp_clkgn_clksel::ctu_clksel_async_synchronizer&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-99" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:99</a>.0-99.0&gt; [0x1df1f50] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-99" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:99</a>.0-99.0&gt; [0x1df2070 -&gt; 0x1e242c0] str=&#39;\altclk_sync_pre&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-99" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:99</a>.0-99.0&gt; [0x1df2290] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-99" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:99</a>.0-99.0&gt; [0x1df23b0 -&gt; 0x1e057f0] str=&#39;\altclk_sync_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-99" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:99</a>.0-99.0&gt; [0x1df25b0] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-99" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:99</a>.0-99.0&gt; [0x1df26d0 -&gt; 0x1dec7a0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-99" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:99</a>.0-99.0&gt; [0x1df28f0] str=&#39;\aset_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-99" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:99</a>.0-99.0&gt; [0x1df2a10 -&gt; 0x1e241a0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-99" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:99</a>.0-99.0&gt; [0x1df2c80] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-99" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:99</a>.0-99.0&gt; [0x1df2da0 -&gt; 0x1dece80] str=&#39;\divbypclk&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:106</a>.0-106.0&gt; [0x1df2fa0] str=&#39;\u_bypclk_sync&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df3170] str=&#39;\work_ctu_clsp_clkgn_clksel::ctu_clksel_async_synchronizer&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:106</a>.0-106.0&gt; [0x1df32d0] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:106</a>.0-106.0&gt; [0x1df33f0 -&gt; 0x1e05af0] str=&#39;\bypclk_sync_pre&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:106</a>.0-106.0&gt; [0x1df3610] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:106</a>.0-106.0&gt; [0x1df3730 -&gt; 0x1e05c70] str=&#39;\bypclk_sync&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:106</a>.0-106.0&gt; [0x1df3930] str=&#39;\aset_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:106</a>.0-106.0&gt; [0x1dff1d0 -&gt; 0x1dec7a0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:106</a>.0-106.0&gt; [0x1dff350] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:106</a>.0-106.0&gt; [0x1dff470 -&gt; 0x1e241a0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:106</a>.0-106.0&gt; [0x1dff6e0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:106</a>.0-106.0&gt; [0x1dff800 -&gt; 0x1dece80] str=&#39;\divbypclk&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:113</a>.0-113.0&gt; [0x1dffb10] str=&#39;\u_tck_sync&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1dffc90] str=&#39;\work_ctu_clsp_clkgn_clksel::ctu_clksel_async_synchronizer&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:113</a>.0-113.0&gt; [0x1dffdb0] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:113</a>.0-113.0&gt; [0x1dffed0 -&gt; 0x1e05df0] str=&#39;\tck_sync_pre&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:113</a>.0-113.0&gt; [0x1e000f0] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:113</a>.0-113.0&gt; [0x1e00210 -&gt; 0x1e05970] str=&#39;\tck_sync&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:113</a>.0-113.0&gt; [0x1e00410] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:113</a>.0-113.0&gt; [0x1e00530 -&gt; 0x1dec7a0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:113</a>.0-113.0&gt; [0x1e00750] str=&#39;\aset_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:113</a>.0-113.0&gt; [0x1e00870 -&gt; 0x1e241a0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:113</a>.0-113.0&gt; [0x1e00ae0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:113</a>.0-113.0&gt; [0x1e00c00 -&gt; 0x1ded450] str=&#39;\jtag_clock_dr&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-127" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:127</a>.0-127.0&gt; [0x1e00e00] str=&#39;\u_clkout_gated&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e01820] str=&#39;\work_ctu_clsp_clkgn_clksel::bw_u1_aoi22_4x&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-127" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:127</a>.0-127.0&gt; [0x1e01940] str=&#39;\a1&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-127" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:127</a>.0-127.0&gt; [0x1e01a60 -&gt; 0x1e05c70] str=&#39;\bypclk_sync&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-127" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:127</a>.0-127.0&gt; [0x1e01ca0] str=&#39;\a2&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-127" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:127</a>.0-127.0&gt; [0x1e01dc0 -&gt; 0x1dece80] str=&#39;\divbypclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-127" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:127</a>.0-127.0&gt; [0x1e01fc0] str=&#39;\b1&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-127" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:127</a>.0-127.0&gt; [0x1e020e0 -&gt; 0x1e05970] str=&#39;\tck_sync&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-127" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:127</a>.0-127.0&gt; [0x1e02300] str=&#39;\b2&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-127" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:127</a>.0-127.0&gt; [0x1e02420 -&gt; 0x1e063f0] str=&#39;\clock_dr&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-127" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:127</a>.0-127.0&gt; [0x1e02690] str=&#39;\z&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-127" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:127</a>.0-127.0&gt; [0x1e027b0 -&gt; 0x1dec1b0] str=&#39;\clkout&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-130" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:130</a>.0-130.0&gt; [0x1e029b0] str=&#39;\u_altclk_sync_l_gated&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e02f30] str=&#39;\work_ctu_clsp_clkgn_clksel::ctu_inv&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-130" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:130</a>.0-130.0&gt; [0x1e03050] str=&#39;\z&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-130" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:130</a>.0-130.0&gt; [0x1e03170 -&gt; 0x1e06570] str=&#39;\altclk_sync_l_bar&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-130" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:130</a>.0-130.0&gt; [0x1e03390] str=&#39;\a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-130" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:130</a>.0-130.0&gt; [0x1e034b0 -&gt; 0x1e057f0] str=&#39;\altclk_sync_l&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-131" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:131</a>.0-131.0&gt; [0x1e036b0] str=&#39;\u_sysclk_sel_bar_gated&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e03ef0] str=&#39;\work_ctu_clsp_clkgn_clksel::bw_u1_oai21_4x&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-131" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:131</a>.0-131.0&gt; [0x1e04010] str=&#39;\a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-131" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:131</a>.0-131.0&gt; [0x1e04130 -&gt; 0x1e06570] str=&#39;\altclk_sync_l_bar&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-131" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:131</a>.0-131.0&gt; [0x1e04370] str=&#39;\b1&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-131" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:131</a>.0-131.0&gt; [0x1e04490 -&gt; 0x1e05670] str=&#39;\force_altclk_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-131" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:131</a>.0-131.0&gt; [0x1e04690] str=&#39;\b2&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-131" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:131</a>.0-131.0&gt; [0x1e047b0 -&gt; 0x1e05f70] str=&#39;\force_alt_clk_sync&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-131" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:131</a>.0-131.0&gt; [0x1e049d0] str=&#39;\z&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-131" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:131</a>.0-131.0&gt; [0x1e04af0 -&gt; 0x1e06900] str=&#39;\sysclk_sel_bar&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-135" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:135</a>.0-135.0&gt; [0x1e04d40] str=&#39;\u_sysclk_sel_gated&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e04eb0] str=&#39;\work_ctu_clsp_clkgn_clksel::ctu_inv&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-135" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:135</a>.0-135.0&gt; [0x1e05010] str=&#39;\z&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-135" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:135</a>.0-135.0&gt; [0x1e05130 -&gt; 0x1dec5c0] str=&#39;\sysclk_sel&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-135" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:135</a>.0-135.0&gt; [0x1e05350] str=&#39;\a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-135" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:135</a>.0-135.0&gt; [0x1e05470 -&gt; 0x1e06900] str=&#39;\sysclk_sel_bar&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-50" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:50</a>.0-50.0&gt; [0x1e05670] str=&#39;\force_altclk_l&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-51" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:51</a>.0-51.0&gt; [0x1e057f0] str=&#39;\altclk_sync_l&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-52" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:52</a>.0-52.0&gt; [0x1e05970] str=&#39;\tck_sync&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-53" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:53</a>.0-53.0&gt; [0x1e05af0] str=&#39;\bypclk_sync_pre&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-54" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:54</a>.0-54.0&gt; [0x1e05c70] str=&#39;\bypclk_sync&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-55" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:55</a>.0-55.0&gt; [0x1e05df0] str=&#39;\tck_sync_pre&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-56" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:56</a>.0-56.0&gt; [0x1e05f70] str=&#39;\force_alt_clk_sync&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-57" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:57</a>.0-57.0&gt; [0x1e060f0] str=&#39;\mult_sel&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-59" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:59</a>.0-59.0&gt; [0x1e06270] str=&#39;\nstep_clock_dr&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-60" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:60</a>.0-60.0&gt; [0x1e063f0] str=&#39;\clock_dr&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-61" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:61</a>.0-61.0&gt; [0x1e06570] str=&#39;\altclk_sync_l_bar&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-62" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:62</a>.0-62.0&gt; [0x1e06900] str=&#39;\sysclk_sel_bar&#39; basic_prep range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-121" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:121</a>.0-121.0&gt; [0x1e06b40] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-121" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:121</a>.0-121.0&gt; [0x1e06c60 -&gt; 0x1e060f0] str=&#39;\mult_sel&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-121" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:121</a>.0-121.0&gt; [0x1e06fc0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-121" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:121</a>.0-121.0&gt; [0x1e07120 -&gt; 0x1ded7d0] str=&#39;\bypmode&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-121" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:121</a>.0-121.0&gt; [0x1e07320 -&gt; 0x1ded200] str=&#39;\nstepsel&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-122" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:122</a>.0-122.0&gt; [0x1e074c0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-122" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:122</a>.0-122.0&gt; [0x1e075e0 -&gt; 0x1e05670] str=&#39;\force_altclk_l&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-122" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:122</a>.0-122.0&gt; [0x1e07940 -&gt; 0x1dec960] str=&#39;\sel&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-122" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:122</a>.0-122.0&gt; [0x1e07a60] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-122" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:122</a>.0-122.0&gt; [0x1e07be0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-123" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:123</a>.0-123.0&gt; [0x1e07e00] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-123" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:123</a>.0-123.0&gt; [0x1e07f20 -&gt; 0x1e242c0] str=&#39;\altclk_sync_pre&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-123" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:123</a>.0-123.0&gt; [0x1e08100 -&gt; 0x1ded040] str=&#39;\byp_mult_sel_l&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-124" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:124</a>.0-124.0&gt; [0x1e08280] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-124" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:124</a>.0-124.0&gt; [0x1e083a0 -&gt; 0x1e05af0] str=&#39;\bypclk_sync_pre&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-124" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:124</a>.0-124.0&gt; [0x1e08740 -&gt; 0x1dec960] str=&#39;\sel&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-124" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:124</a>.0-124.0&gt; [0x1e08860] basic_prep range=[2:2]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-124" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:124</a>.0-124.0&gt; [0x1e08a00] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-125" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:125</a>.0-125.0&gt; [0x1e08c20] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-125" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:125</a>.0-125.0&gt; [0x1e08d40 -&gt; 0x1e05df0] str=&#39;\tck_sync_pre&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-125" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:125</a>.0-125.0&gt; [0x1e090c0 -&gt; 0x1dec960] str=&#39;\sel&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-125" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:125</a>.0-125.0&gt; [0x1e091e0] basic_prep range=[1:1]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-125" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:125</a>.0-125.0&gt; [0x1e09380] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-0" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:0</a>.0-0.0&gt; [0x1e241a0] basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-0" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:0</a>.0-0.0&gt; [0x1e242c0] str=&#39;\altclk_sync_pre&#39; basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-91" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:91</a>: Warning: Identifier `&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-99" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:99</a>: Warning: Identifier `\altclk_sync_pre&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-124" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:124</a>: Warning: Range select out of bounds on signal `\sel&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v.html#l-125" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksel.v:125</a>: Warning: Range select out of bounds on signal `\sel&#39;: Setting result bit to undef.
Generating RTLIL representation for module `\work_ctu_clsp_clkgn_clksel::bw_u1_aoi22_4x&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e00f80] str=&#39;\work_ctu_clsp_clkgn_clksel::bw_u1_aoi22_4x&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e010c0] str=&#39;\a1&#39; port=25
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e01240] str=&#39;\a2&#39; port=26
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e01380] str=&#39;\b1&#39; port=27
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e014a0] str=&#39;\b2&#39; port=28
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e015c0] str=&#39;\z&#39; port=29
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e00f80] str=&#39;\work_ctu_clsp_clkgn_clksel::bw_u1_aoi22_4x&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e010c0] str=&#39;\a1&#39; basic_prep port=25 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e01240] str=&#39;\a2&#39; basic_prep port=26 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e01380] str=&#39;\b1&#39; basic_prep port=27 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e014a0] str=&#39;\b2&#39; basic_prep port=28 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e015c0] str=&#39;\z&#39; basic_prep port=29 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_ctu_clsp_clkgn_clksel::bw_u1_oai21_4x&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e03830] str=&#39;\work_ctu_clsp_clkgn_clksel::bw_u1_oai21_4x&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e03950] str=&#39;\a&#39; port=32
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e03ad0] str=&#39;\b1&#39; port=33
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e03c10] str=&#39;\b2&#39; port=34
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e03d30] str=&#39;\z&#39; port=35
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e03830] str=&#39;\work_ctu_clsp_clkgn_clksel::bw_u1_oai21_4x&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e03950] str=&#39;\a&#39; basic_prep port=32 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e03ad0] str=&#39;\b1&#39; basic_prep port=33 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e03c10] str=&#39;\b2&#39; basic_prep port=34 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e03d30] str=&#39;\z&#39; basic_prep port=35 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_ctu_clsp_clkgn_clksel::ctu_and2&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1dedb10] str=&#39;\work_ctu_clsp_clkgn_clksel::ctu_and2&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1dedc70] str=&#39;\a&#39; port=13
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1deddb0] str=&#39;\b&#39; port=14
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1dedef0] str=&#39;\z&#39; port=15
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1dedb10] str=&#39;\work_ctu_clsp_clkgn_clksel::ctu_and2&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1dedc70] str=&#39;\a&#39; basic_prep port=13 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1deddb0] str=&#39;\b&#39; basic_prep port=14 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1dedef0] str=&#39;\z&#39; basic_prep port=15 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_ctu_clsp_clkgn_clksel::ctu_clksel_async_synchronizer&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df0270] str=&#39;\work_ctu_clsp_clkgn_clksel::ctu_clksel_async_synchronizer&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df03b0] str=&#39;\presyncdata&#39; port=20
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df04f0] str=&#39;\syncdata&#39; port=21
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df0630] str=&#39;\arst_l&#39; port=22
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df0750] str=&#39;\aset_l&#39; port=23
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df0870] str=&#39;\clk&#39; port=24
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df0270] str=&#39;\work_ctu_clsp_clkgn_clksel::ctu_clksel_async_synchronizer&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df03b0] str=&#39;\presyncdata&#39; basic_prep port=20 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df04f0] str=&#39;\syncdata&#39; basic_prep port=21 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df0630] str=&#39;\arst_l&#39; basic_prep port=22 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df0750] str=&#39;\aset_l&#39; basic_prep port=23 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df0870] str=&#39;\clk&#39; basic_prep port=24 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_ctu_clsp_clkgn_clksel::ctu_inv&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e02b20] str=&#39;\work_ctu_clsp_clkgn_clksel::ctu_inv&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e02c60] str=&#39;\z&#39; port=30
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e02da0] str=&#39;\a&#39; port=31
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e02b20] str=&#39;\work_ctu_clsp_clkgn_clksel::ctu_inv&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e02c60] str=&#39;\z&#39; basic_prep port=30 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e02da0] str=&#39;\a&#39; basic_prep port=31 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_ctu_clsp_clkgn_clksel::ctu_mux21&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1deec10] str=&#39;\work_ctu_clsp_clkgn_clksel::ctu_mux21&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1deed50] str=&#39;\z&#39; port=16
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1deee90] str=&#39;\s&#39; port=17
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1deefd0] str=&#39;\d0&#39; port=18
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1def0f0] str=&#39;\d1&#39; port=19
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1deec10] str=&#39;\work_ctu_clsp_clkgn_clksel::ctu_mux21&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1deed50] str=&#39;\z&#39; basic_prep port=16 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1deee90] str=&#39;\s&#39; basic_prep port=17 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1deefd0] str=&#39;\d0&#39; basic_prep port=18 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1def0f0] str=&#39;\d1&#39; basic_prep port=19 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_ctu_clsp_clkgn_clksel::ctu_inv&#39; referenced in module `work_ctu_clsp_clkgn_clksel&#39; in cell `u_sysclk_sel_gated&#39; does not have a port named &#39;a&#39;.

</pre>
</body>