<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1488" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1488{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_1488{left:96px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t3_1488{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_1488{left:69px;bottom:1084px;}
#t5_1488{left:95px;bottom:1088px;letter-spacing:-0.13px;word-spacing:-0.72px;}
#t6_1488{left:95px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.87px;}
#t7_1488{left:95px;bottom:1054px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t8_1488{left:69px;bottom:1028px;}
#t9_1488{left:95px;bottom:1031px;letter-spacing:-0.12px;}
#ta_1488{left:118px;bottom:1031px;letter-spacing:-0.13px;word-spacing:-1.22px;}
#tb_1488{left:95px;bottom:1014px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#tc_1488{left:95px;bottom:998px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#td_1488{left:95px;bottom:981px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_1488{left:69px;bottom:954px;}
#tf_1488{left:95px;bottom:958px;letter-spacing:-0.14px;word-spacing:-0.73px;}
#tg_1488{left:95px;bottom:941px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#th_1488{left:69px;bottom:915px;}
#ti_1488{left:95px;bottom:918px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#tj_1488{left:69px;bottom:850px;letter-spacing:0.14px;}
#tk_1488{left:150px;bottom:850px;letter-spacing:0.21px;word-spacing:-0.03px;}
#tl_1488{left:69px;bottom:825px;letter-spacing:-0.14px;word-spacing:-1.01px;}
#tm_1488{left:69px;bottom:808px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tn_1488{left:711px;bottom:808px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#to_1488{left:824px;bottom:808px;}
#tp_1488{left:69px;bottom:791px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_1488{left:69px;bottom:774px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_1488{left:69px;bottom:750px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ts_1488{left:69px;bottom:733px;letter-spacing:-0.13px;word-spacing:-0.64px;}
#tt_1488{left:69px;bottom:716px;letter-spacing:-0.13px;word-spacing:-0.74px;}
#tu_1488{left:69px;bottom:700px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tv_1488{left:69px;bottom:675px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tw_1488{left:69px;bottom:649px;}
#tx_1488{left:95px;bottom:652px;letter-spacing:-0.15px;}
#ty_1488{left:213px;bottom:652px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tz_1488{left:69px;bottom:626px;}
#t10_1488{left:95px;bottom:629px;letter-spacing:-0.16px;}
#t11_1488{left:161px;bottom:629px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t12_1488{left:69px;bottom:603px;}
#t13_1488{left:95px;bottom:606px;letter-spacing:-0.16px;}
#t14_1488{left:161px;bottom:606px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t15_1488{left:69px;bottom:582px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t16_1488{left:69px;bottom:565px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t17_1488{left:69px;bottom:539px;}
#t18_1488{left:95px;bottom:542px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t19_1488{left:95px;bottom:525px;letter-spacing:-0.13px;word-spacing:-0.43px;}
#t1a_1488{left:69px;bottom:499px;}
#t1b_1488{left:95px;bottom:503px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1c_1488{left:95px;bottom:486px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1d_1488{left:95px;bottom:469px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#t1e_1488{left:95px;bottom:452px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t1f_1488{left:95px;bottom:435px;letter-spacing:-0.15px;word-spacing:-0.38px;}
#t1g_1488{left:69px;bottom:367px;letter-spacing:0.14px;}
#t1h_1488{left:150px;bottom:367px;letter-spacing:0.21px;word-spacing:-0.03px;}
#t1i_1488{left:69px;bottom:342px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1j_1488{left:69px;bottom:325px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1k_1488{left:69px;bottom:309px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1l_1488{left:69px;bottom:292px;letter-spacing:-0.25px;}
#t1m_1488{left:69px;bottom:233px;letter-spacing:0.12px;}
#t1n_1488{left:151px;bottom:233px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1o_1488{left:69px;bottom:209px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1p_1488{left:664px;bottom:209px;letter-spacing:-0.19px;}
#t1q_1488{left:706px;bottom:209px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1r_1488{left:69px;bottom:192px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1s_1488{left:69px;bottom:166px;}
#t1t_1488{left:95px;bottom:169px;letter-spacing:-0.13px;word-spacing:-0.39px;}
#t1u_1488{left:246px;bottom:169px;letter-spacing:-0.16px;word-spacing:-0.56px;}
#t1v_1488{left:393px;bottom:169px;letter-spacing:-0.13px;word-spacing:-0.6px;}
#t1w_1488{left:95px;bottom:153px;letter-spacing:-0.13px;word-spacing:-0.69px;}
#t1x_1488{left:95px;bottom:136px;letter-spacing:-0.11px;word-spacing:-0.53px;}

.s1_1488{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1488{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1488{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_1488{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1488{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_1488{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s7_1488{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1488" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1488Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1488" style="-webkit-user-select: none;"><object width="935" height="1210" data="1488/1488.svg" type="image/svg+xml" id="pdf1488" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1488" class="t s1_1488">A-2 </span><span id="t2_1488" class="t s1_1488">Vol. 3D </span>
<span id="t3_1488" class="t s2_1488">VMX CAPABILITY REPORTING FACILITY </span>
<span id="t4_1488" class="t s3_1488">• </span><span id="t5_1488" class="t s4_1488">If bit 54 is read as 1, the processor reports information in the VM-exit instruction-information field on VM exits </span>
<span id="t6_1488" class="t s4_1488">due to execution of the INS and OUTS instructions (see Section 28.2.5). This reporting is done only if this bit is </span>
<span id="t7_1488" class="t s4_1488">read as 1. </span>
<span id="t8_1488" class="t s3_1488">• </span><span id="t9_1488" class="t s4_1488">Bit </span><span id="ta_1488" class="t s4_1488">55 is read as 1 if any VMX controls that default to 1 may be cleared to 0. See Appendix A.2 for details. It also </span>
<span id="tb_1488" class="t s4_1488">reports support for the VMX capability MSRs IA32_VMX_TRUE_PINBASED_CTLS, IA32_VMX_TRUE_PROC- </span>
<span id="tc_1488" class="t s4_1488">BASED_CTLS, IA32_VMX_TRUE_EXIT_CTLS, and IA32_VMX_TRUE_ENTRY_CTLS. See Appendix A.3.1, </span>
<span id="td_1488" class="t s4_1488">Appendix A.3.2, Appendix A.4, and Appendix A.5 for details. </span>
<span id="te_1488" class="t s3_1488">• </span><span id="tf_1488" class="t s4_1488">If bit 56 is read as 1, software can use VM entry to deliver a hardware exception with or without an error code, </span>
<span id="tg_1488" class="t s4_1488">regardless of vector (see Section 27.2.1.3). </span>
<span id="th_1488" class="t s3_1488">• </span><span id="ti_1488" class="t s4_1488">The values of bits 47:45 and bits 63:57 are reserved and are read as 0. </span>
<span id="tj_1488" class="t s5_1488">A.2 </span><span id="tk_1488" class="t s5_1488">RESERVED CONTROLS AND DEFAULT SETTINGS </span>
<span id="tl_1488" class="t s4_1488">As noted in Chapter 27, “VM Entries‚” certain VMX controls are reserved and must be set to a specific value (0 or 1) </span>
<span id="tm_1488" class="t s4_1488">determined by the processor. The specific value to which a reserved control must be set is its </span><span id="tn_1488" class="t s6_1488">default setting</span><span id="to_1488" class="t s4_1488">. </span>
<span id="tp_1488" class="t s4_1488">Software can discover the default setting of a reserved control by consulting the appropriate VMX capability MSR </span>
<span id="tq_1488" class="t s4_1488">(see Appendix A.3 through Appendix A.5). </span>
<span id="tr_1488" class="t s4_1488">Future processors may define new functionality for one or more reserved controls. Such processors would allow </span>
<span id="ts_1488" class="t s4_1488">each newly defined control to be set either to 0 or to 1. Software that does not desire a control’s new functionality </span>
<span id="tt_1488" class="t s4_1488">should set the control to its default setting. For that reason, it is useful for software to know the default settings of </span>
<span id="tu_1488" class="t s4_1488">the reserved controls. </span>
<span id="tv_1488" class="t s4_1488">Default settings partition the various controls into the following classes: </span>
<span id="tw_1488" class="t s3_1488">• </span><span id="tx_1488" class="t s6_1488">Always-flexible</span><span id="ty_1488" class="t s4_1488">. These have never been reserved. </span>
<span id="tz_1488" class="t s3_1488">• </span><span id="t10_1488" class="t s6_1488">Default0</span><span id="t11_1488" class="t s4_1488">. These are (or have been) reserved with a default setting of 0. </span>
<span id="t12_1488" class="t s3_1488">• </span><span id="t13_1488" class="t s6_1488">Default1</span><span id="t14_1488" class="t s4_1488">. They are (or have been) reserved with a default setting of 1. </span>
<span id="t15_1488" class="t s4_1488">As noted in Appendix A.1, a logical processor uses bit 55 of the IA32_VMX_BASIC MSR to indicate whether any of </span>
<span id="t16_1488" class="t s4_1488">the default1 controls may be 0: </span>
<span id="t17_1488" class="t s3_1488">• </span><span id="t18_1488" class="t s4_1488">If bit 55 of the IA32_VMX_BASIC MSR is read as 0, all the default1 controls are reserved and must be 1. </span>
<span id="t19_1488" class="t s4_1488">VM entry will fail if any of these controls are 0 (see Section 27.2.1). </span>
<span id="t1a_1488" class="t s3_1488">• </span><span id="t1b_1488" class="t s4_1488">If bit 55 of the IA32_VMX_BASIC MSR is read as 1, not all the default1 controls are reserved, and some (but </span>
<span id="t1c_1488" class="t s4_1488">not necessarily all) may be 0. The CPU supports four (4) new VMX capability MSRs: IA32_VMX_TRUE_PIN- </span>
<span id="t1d_1488" class="t s4_1488">BASED_CTLS, IA32_VMX_TRUE_PROCBASED_CTLS, IA32_VMX_TRUE_EXIT_CTLS, and IA32_VMX_TRUE_EN- </span>
<span id="t1e_1488" class="t s4_1488">TRY_CTLS. See Appendix A.3 through Appendix A.5 for details. (These MSRs are not supported if bit 55 of the </span>
<span id="t1f_1488" class="t s4_1488">IA32_VMX_BASIC MSR is read as 0.) </span>
<span id="t1g_1488" class="t s5_1488">A.3 </span><span id="t1h_1488" class="t s5_1488">VM-EXECUTION CONTROLS </span>
<span id="t1i_1488" class="t s4_1488">There are separate capability MSRs for the pin-based VM-execution controls, the primary processor-based VM- </span>
<span id="t1j_1488" class="t s4_1488">execution controls, the secondary processor-based VM-execution controls, and the tertiary processor-based VM- </span>
<span id="t1k_1488" class="t s4_1488">execution controls. These are described in Appendix A.3.1, Appendix A.3.2, Appendix A.3.3, and Appendix A.3.4, </span>
<span id="t1l_1488" class="t s4_1488">respectively. </span>
<span id="t1m_1488" class="t s7_1488">A.3.1 </span><span id="t1n_1488" class="t s7_1488">Pin-Based VM-Execution Controls </span>
<span id="t1o_1488" class="t s4_1488">The IA32_VMX_PINBASED_CTLS MSR (index 481H) reports on the allowed settings of </span><span id="t1p_1488" class="t s6_1488">most </span><span id="t1q_1488" class="t s4_1488">of the pin-based </span>
<span id="t1r_1488" class="t s4_1488">VM-execution controls (see Section 25.6.1): </span>
<span id="t1s_1488" class="t s3_1488">• </span><span id="t1t_1488" class="t s4_1488">Bits 31:0 indicate the </span><span id="t1u_1488" class="t s6_1488">allowed 0-settings </span><span id="t1v_1488" class="t s4_1488">of these controls. VM entry allows control X (bit X of the pin-based </span>
<span id="t1w_1488" class="t s4_1488">VM-execution controls) to be 0 if bit X in the MSR is cleared to 0; if bit X in the MSR is set to 1, VM entry fails if </span>
<span id="t1x_1488" class="t s4_1488">control X is 0. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
