// Seed: 393632459
module module_0 ();
  wire id_1;
  assign module_2.id_1 = 0;
  assign id_1 = id_1 && -1'h0;
  wire id_2;
  assign module_1.id_1 = 0;
  wire id_3;
endmodule
module module_1 #(
    parameter id_0 = 32'd99,
    parameter id_3 = 32'd72
) (
    output tri0 _id_0,
    output tri0 id_1,
    input  wor  id_2 [  id_3 : id_0],
    inout  tri  _id_3[1 : -1  -  -1],
    input  tri0 id_4
);
  assign id_3 = id_4;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd73,
    parameter id_3 = 32'd64
) (
    id_1,
    _id_2
);
  inout wire _id_2;
  output wire id_1;
  module_0 modCall_1 ();
  assign id_1 = -1;
  wire _id_3 = id_2, id_4[id_3 : id_2];
  supply0 id_5 = -1;
  wire id_6, id_7, id_8;
endmodule
