Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Apr 26 13:24:57 2023
| Host         : test11 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   158 |
| Unused register locations in slices containing registers |   362 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           16 |
|      4 |            3 |
|      6 |            1 |
|      8 |           15 |
|     10 |            8 |
|     12 |           11 |
|     14 |            3 |
|    16+ |          101 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1304 |          185 |
| No           | No                    | Yes                    |              60 |            7 |
| No           | Yes                   | No                     |            1394 |          251 |
| Yes          | No                    | No                     |            1236 |          169 |
| Yes          | No                    | Yes                    |              30 |            8 |
| Yes          | Yes                   | No                     |            2486 |          406 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                          |                                                                                                             Enable Signal                                                                                                             |                                                                                                               Set/Reset Signal                                                                                                               | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                               |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                               |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                               |                1 |              2 |
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                     | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                           |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                       | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                     |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                             |                                                                                                                                                                                                                                              |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                       | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                                                                                                             |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                       | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                             |                1 |              2 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            |                                                                                                                                                                                                                                       | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                   |                                                                                                                                                                                                                                              |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                               |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_n_0                                                                                                |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/lmb_len                                                                                                                                                                               | design_1_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/Using_FPGA.Native_1                                                                                                                               |                1 |              2 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                      | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset34_out                                                                                                                                                                     |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                       | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                      |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            |                                                                                                                                                                                                                                       | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/data_cmd_reset21_out                                                                                                                                                          |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                |                                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                  |                                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                       |                1 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            |                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                              |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                 | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                  |                                                                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                          |                1 |              8 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                               | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                       | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                          |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                       | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                          |                1 |              8 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            |                                                                                                                                                                                                                                       | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/icount_out_reg[0]                                           |                                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                            |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                       | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                       | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                        |                2 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/MDM_Core_I1/p_3_out                                                                                                                                                                                               | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                     | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                       | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                       | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/master_data_exists                                                                                                                                                 | design_1_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/Using_FPGA.Native_1                                                                                                                               |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                 |                                                                                                                                                                                                                                              |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/Using_FPGA.Native                                                                                                                                                 | design_1_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/Using_FPGA.Native_1                                                                                                                               |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |                3 |             10 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                   |                                                                                                                                                                                                                                              |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                       | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                             |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                       | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/len[4]_i_1_n_0                                                                                                                                                                        | design_1_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/Using_FPGA.Native_1                                                                                                                               |                2 |             10 |
|  sys_clock_IBUF_BUFG                                           |                                                                                                                                                                                                                                       | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                2 |             12 |
|  sys_clock_IBUF_BUFG                                           | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[5]_i_2_n_0                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[5]_i_1_n_0                                                                    |                2 |             12 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status_reg[10][0]                                                                                                                                         |                                                                                                                                                                                                                                              |                3 |             12 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5]_0[0]                                                                                                                                                    |                                                                                                                                                                                                                                              |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                       |                2 |             12 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                                                      |                                                                                                                                                                                                                                              |                1 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                       | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                       |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                       | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                            |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                       | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                         |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                       | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                         |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                       | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                       |                1 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                       | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                 |                2 |             14 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                              |                1 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                  | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                         |                2 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                  | design_1_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                        |                2 |             16 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                            |                                                                                                                                                                                                                                              |                7 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                     | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                 |                2 |             16 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                              |                1 |             16 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                           |                                                                                                                                                                                                                                              |                2 |             16 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7][0]                                                                                                                                                    |                                                                                                                                                                                                                                              |                1 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                        | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                          |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                           |                                                                                                                                                                                                                                              |                1 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                         | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                            |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                  | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                              |                1 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]                                                                               |                                                                                                                                                                                                                                              |                4 |             16 |
|  sys_clock_IBUF_BUFG                                           |                                                                                                                                                                                                                                       | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                  |                                                                                                                                                                                                                                              |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                     |                                                                                                                                                                                                                                              |                1 |             16 |
|  sys_clock_IBUF_BUFG                                           | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                3 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                       | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                          |                2 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                     | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                 |                2 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                3 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |                5 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                       | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |                5 |             20 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[0][0]                                                                                                              |                                                                                                                                                                                                                                              |                4 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                       | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                              |                4 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                       | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                 |                4 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                       | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                 |                4 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                       | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                |                4 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                  |                                                                                                                                                                                                                                              |                3 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                 |                                                                                                                                                                                                                                              |                2 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                       | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                4 |             26 |
|  sys_clock_IBUF_BUFG                                           | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_17_out                                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |                3 |             32 |
|  sys_clock_IBUF_BUFG                                           | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                2 |             32 |
|  sys_clock_IBUF_BUFG                                           | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                         |                                                                                                                                                                                                                                              |                7 |             32 |
|  sys_clock_IBUF_BUFG                                           | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                       | design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[15].reg1[31]_i_1_n_0                                                                                                                                                    |                5 |             32 |
|  sys_clock_IBUF_BUFG                                           | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 |                                                                                                                                                                                                                                              |                3 |             32 |
|  sys_clock_IBUF_BUFG                                           | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_19_out20_out                                                                                    | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |                2 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                3 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 |                                                                                                                                                                                                                                              |                2 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                       | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                      | design_1_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                        |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/imm_reg_reg[15][0]                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                4 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                    | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                              |                4 |             34 |
|  sys_clock_IBUF_BUFG                                           | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                4 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                        | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                       |                4 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                             | design_1_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                        |                7 |             36 |
|  sys_clock_IBUF_BUFG                                           |                                                                                                                                                                                                                                       | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |                8 |             42 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |                8 |             42 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                    | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                              |                5 |             42 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                                                       | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                                                                                                        |                3 |             46 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                |                7 |             46 |
|  sys_clock_IBUF_BUFG                                           | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          |                                                                                                                                                                                                                                              |                3 |             48 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          |                                                                                                                                                                                                                                              |                3 |             48 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                  | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                                                                                                              |                7 |             56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                       | design_1_i/axi_intc_0/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                   |                9 |             58 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                       | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                                                                                                              |                9 |             60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                       | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                       |               10 |             60 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                |                                                                                                                                                                                                                                              |                9 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/if_pc_reg[0][0]                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |                9 |             64 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input_reg[31]_0[0]                                                                                                                                  |                                                                                                                                                                                                                                              |                7 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                 |               32 |             64 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                              |               13 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |               10 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/Addr_Counters[2].FDRE_I/CI                                                                                                                                        |                                                                                                                                                                                                                                              |                9 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                               | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                         |               12 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]                                                                                                                                 | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                 |                5 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]_0                                                                                                                               | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                 |                5 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                              | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                 |               12 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                 |               11 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_intc_0/U0/INTC_CORE_I/irq                                                                                                                                                                                              |                                                                                                                                                                                                                                              |                6 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                                        |                7 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |                9 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                 |               15 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[0].FDRE_I/CI                                                                                                                                         |                                                                                                                                                                                                                                              |                8 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                     |                7 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_pc_i_reg[0][0]                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |                6 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                             | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                              |               15 |             66 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                           |                                                                                                                                                                                                                                              |                6 |             68 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                           |                                                                                                                                                                                                                                              |                7 |             68 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                |                                                                                                                                                                                                                                              |                9 |             68 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                          |                                                                                                                                                                                                                                              |                9 |             70 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                |                                                                                                                                                                                                                                              |               10 |             70 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0                                                                                                                                                     | design_1_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/Using_FPGA.Native_1                                                                                                                               |               11 |             70 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                     |                                                                                                                                                                                                                                              |                9 |             72 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                |                                                                                                                                                                                                                                              |               10 |             72 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                  |                                                                                                                                                                                                                                              |               10 |             72 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                     |                                                                                                                                                                                                                                              |               10 |             72 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/M_AXI_AWADDR[31]_i_2_n_0                                                                                                                                                              | design_1_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/Using_FPGA.Native_1                                                                                                                               |                9 |             78 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                       | design_1_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/Using_FPGA.Native_1                                                                                                                               |               16 |             82 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                      |                                                                                                                                                                                                                                              |               13 |             94 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                       | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |               13 |             94 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                       | design_1_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                        |               18 |            128 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                  |                                                                                                                                                                                                                                              |                8 |            128 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                       | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                          |               20 |            142 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/Using_FPGA.Native_0                                                                            |                                                                                                                                                                                                                                              |               11 |            150 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |               30 |            168 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                              |               31 |            170 |
|  sys_clock_IBUF_BUFG                                           |                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                              |               28 |            196 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[27]                                                                                                                                            |                                                                                                                                                                                                                                              |               16 |            256 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |               72 |            310 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |               82 |            442 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                              |              132 |            970 |
+----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


