 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : iir_filter
Version: Z-2007.03-SP1
Date   : Sun Nov 11 10:10:55 2018
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: DP/reg_b_i_3/Q_reg[0]
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: DP/reg_pipe13/Q_reg[20]
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  iir_filter         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DP/reg_b_i_3/Q_reg[0]/CK (DFFR_X1)                      0.00       0.00 r
  DP/reg_b_i_3/Q_reg[0]/QN (DFFR_X1)                      0.06       0.06 f
  U797/ZN (INV_X1)                                        0.03       0.10 r
  DP/mult_209/A[0] (iir_filter_DW02_mult_0)               0.00       0.10 r
  DP/mult_209/U43/Z (BUF_X1)                              0.05       0.14 r
  DP/mult_209/U2/ZN (AND2_X2)                             0.05       0.19 r
  DP/mult_209/U688/Z (XOR2_X1)                            0.07       0.26 r
  DP/mult_209/S2_2_20/S (FA_X1)                           0.12       0.38 f
  DP/mult_209/S2_3_19/S (FA_X1)                           0.14       0.52 r
  DP/mult_209/S2_4_18/S (FA_X1)                           0.11       0.63 f
  DP/mult_209/S2_5_17/S (FA_X1)                           0.14       0.77 r
  DP/mult_209/S2_6_16/S (FA_X1)                           0.11       0.88 f
  DP/mult_209/S2_7_15/S (FA_X1)                           0.14       1.01 r
  DP/mult_209/S2_8_14/S (FA_X1)                           0.11       1.13 f
  DP/mult_209/S2_9_13/S (FA_X1)                           0.14       1.26 r
  DP/mult_209/S2_10_12/S (FA_X1)                          0.11       1.37 f
  DP/mult_209/S2_11_11/S (FA_X1)                          0.14       1.51 r
  DP/mult_209/S2_12_10/S (FA_X1)                          0.11       1.62 f
  DP/mult_209/S2_13_9/S (FA_X1)                           0.14       1.76 r
  DP/mult_209/S2_14_8/S (FA_X1)                           0.11       1.87 f
  DP/mult_209/S2_15_7/S (FA_X1)                           0.14       2.01 r
  DP/mult_209/S2_16_6/S (FA_X1)                           0.11       2.12 f
  DP/mult_209/S2_17_5/CO (FA_X1)                          0.09       2.21 f
  DP/mult_209/S2_18_5/CO (FA_X1)                          0.11       2.32 f
  DP/mult_209/S2_19_5/CO (FA_X1)                          0.11       2.43 f
  DP/mult_209/S2_20_5/CO (FA_X1)                          0.11       2.53 f
  DP/mult_209/S2_21_5/S (FA_X1)                           0.14       2.68 r
  DP/mult_209/S2_22_4/S (FA_X1)                           0.11       2.79 f
  DP/mult_209/S4_3/S (FA_X1)                              0.14       2.93 r
  DP/mult_209/U680/Z (XOR2_X1)                            0.08       3.00 r
  DP/mult_209/FS_1/A[24] (iir_filter_DW01_add_12)         0.00       3.00 r
  DP/mult_209/FS_1/U136/ZN (AND2_X1)                      0.05       3.05 r
  DP/mult_209/FS_1/U193/ZN (OAI211_X1)                    0.03       3.08 f
  DP/mult_209/FS_1/U134/ZN (AND2_X1)                      0.04       3.12 f
  DP/mult_209/FS_1/U182/ZN (NOR2_X1)                      0.04       3.16 r
  DP/mult_209/FS_1/U159/ZN (AND3_X2)                      0.06       3.22 r
  DP/mult_209/FS_1/U156/ZN (NOR2_X1)                      0.03       3.25 f
  DP/mult_209/FS_1/U147/ZN (AND2_X1)                      0.04       3.29 f
  DP/mult_209/FS_1/U194/ZN (OAI21_X1)                     0.04       3.33 r
  DP/mult_209/FS_1/U225/ZN (XNOR2_X1)                     0.06       3.39 r
  DP/mult_209/FS_1/SUM[40] (iir_filter_DW01_add_12)       0.00       3.39 r
  DP/mult_209/PRODUCT[42] (iir_filter_DW02_mult_0)        0.00       3.39 r
  DP/reg_pipe13/Q_reg[20]/D (DFFR_X2)                     0.01       3.40 r
  data arrival time                                                  3.40

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  DP/reg_pipe13/Q_reg[20]/CK (DFFR_X2)                    0.00      -0.07 r
  library setup time                                     -0.03      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -3.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.50


1
