// Seed: 2810121760
module module_0 (
    input tri id_0,
    input uwire id_1,
    output tri0 id_2,
    output supply1 id_3,
    output wand id_4,
    input supply1 id_5,
    input uwire id_6,
    input uwire id_7,
    output wire id_8,
    input tri1 id_9,
    input uwire id_10,
    output tri1 id_11,
    input supply0 id_12,
    input wire id_13
);
  assign id_3 = 1'b0 * id_5;
  always
    if (1);
    else
      `define pp_15 0
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    input supply0 id_2,
    input tri0 id_3,
    input supply0 id_4
);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_0,
      id_0,
      id_3,
      id_2,
      id_4,
      id_1,
      id_4,
      id_2,
      id_1,
      id_3,
      id_3
  );
  assign modCall_1.id_5 = 0;
endmodule
