// This program was cloned from: https://github.com/rowanG077/clash-eth-tinytapeout
// License: Apache License 2.0

/* AUTOMATICALLY GENERATED VERILOG-2001 SOURCE CODE.
** GENERATED BY CLASH 1.6.4. DO NOT MODIFY.
*/
`timescale 100fs/100fs
module Clash_TinyTapeout_EthernetMac_TopEntity_topEntity_trueDualPortBlockRamWrapper
    ( // Inputs
      input  clkA // clock
    , input  enA
    , input  weA
    , input [3:0] addrA
    , input [18:0] datA
    , input  clkB // clock
    , input  enB
    , input  weB
    , input [3:0] addrB
    , input [18:0] datB

      // Outputs
    , output wire [37:0] result
    );


  // trueDualPortBlockRam begin
  // Shared memory
  reg [19-1:0] mem [16-1:0];

  reg [18:0] data_slow;
  reg [18:0] data_fast;

  // Port A
  always @(posedge clkA) begin
      if(enA) begin
          data_slow <= mem[addrA];
          if(weA) begin
              data_slow <= datA;
              mem[addrA] <= datA;
          end
      end
  end

  // Port B
  always @(posedge clkB) begin
      if(enB) begin
          data_fast <= mem[addrB];
          if(weB) begin
              data_fast <= datB;
              mem[addrB] <= datB;
          end
      end
  end

  assign result = {data_slow, data_fast};

  // end trueDualPortBlockRam


endmodule

