
---------- Begin Simulation Statistics ----------
final_tick                                 5739333500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 141489                       # Simulator instruction rate (inst/s)
host_mem_usage                                 900836                       # Number of bytes of host memory used
host_op_rate                                   141541                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    70.68                       # Real time elapsed on the host
host_tick_rate                               81204799                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10003754                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005739                       # Number of seconds simulated
sim_ticks                                  5739333500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.955472                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1598268                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1598980                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               882                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1600296                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             143                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              143                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1608743                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2760                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           42                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4675848                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4676130                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               684                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1479051                       # Number of branches committed
system.cpu.commit.bw_lim_events                186413                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              26                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          617786                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000211                       # Number of instructions committed
system.cpu.commit.committedOps               10003965                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     11368934                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.879939                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.865264                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      8363313     73.56%     73.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       968279      8.52%     82.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       404989      3.56%     85.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       403327      3.55%     89.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       308146      2.71%     91.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       166263      1.46%     93.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       516904      4.55%     97.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        51300      0.45%     98.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       186413      1.64%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     11368934                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2417                       # Number of function calls committed.
system.cpu.commit.int_insts                   8532197                       # Number of committed integer instructions.
system.cpu.commit.loads                       2926491                       # Number of loads committed
system.cpu.commit.membars                          16                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          5610049     56.08%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             449      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              19      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              12      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             16      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2926491     29.25%     85.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1466906     14.66%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10003965                       # Class of committed instruction
system.cpu.commit.refs                        4393397                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       248                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      10003754                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.147867                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.147867                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               9611033                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   204                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1563756                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               10669108                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   419220                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    823847                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   5806                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   678                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                588925                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1608743                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    689430                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      10744070                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   407                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       10908695                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   12008                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.140151                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             698757                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1601028                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.950345                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           11448831                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.953316                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.099730                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  9299971     81.23%     81.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    59638      0.52%     81.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    88966      0.78%     82.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    61881      0.54%     83.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   815998      7.13%     90.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    11831      0.10%     90.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   613817      5.36%     95.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   488737      4.27%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     7992      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             11448831                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued          568                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified          568                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage            58                       # number of prefetches that crossed the page
system.cpu.idleCycles                           29837                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  754                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1566835                       # Number of branches executed
system.cpu.iew.exec_nop                           235                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.924489                       # Inst execution rate
system.cpu.iew.exec_refs                      4649832                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1554085                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   74495                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3096168                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 34                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               137                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1554731                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10616284                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3095747                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               985                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              10611897                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      5                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                700234                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   5806                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                706265                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           149                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              722                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           27                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       169669                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        87821                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             14                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          569                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            185                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11391205                       # num instructions consuming a value
system.cpu.iew.wb_count                      10524474                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.577529                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6578756                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.916872                       # insts written-back per cycle
system.cpu.iew.wb_sent                       10611472                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13706308                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7493039                       # number of integer regfile writes
system.cpu.ipc                               0.871181                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.871181                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 5      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               5962067     56.18%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  508      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     2      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   25      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   16      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  18      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3095913     29.17%     85.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1554311     14.65%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10612886                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       48342                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.004555                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     199      0.41%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%      0.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.42% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  48047     99.39%     99.81% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    93      0.19%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10660786                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           32722147                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10524144                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11227455                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10616015                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  10612886                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  34                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          612263                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               129                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              8                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       200795                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      11448831                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.926984                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.782766                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8251089     72.07%     72.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              727203      6.35%     78.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              537964      4.70%     83.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              439234      3.84%     86.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              591203      5.16%     92.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              554511      4.84%     96.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              108945      0.95%     97.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              208440      1.82%     99.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               30242      0.26%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        11448831                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.924575                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    437                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                923                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          330                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               870                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              2619                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2512                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3096168                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1554731                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8483376                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     65                       # number of misc regfile writes
system.cpu.numCycles                         11478668                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  878889                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11474654                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   3803                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   632651                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 383315                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   224                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              18415194                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               10624888                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12183059                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1192935                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                8286618                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   5806                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               8734598                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   708355                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13721699                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3952                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                102                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   2896416                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             35                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              632                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     21737855                       # The number of ROB reads
system.cpu.rob.rob_writes                    21323443                       # The number of ROB writes
system.cpu.timesIdled                             293                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      372                       # number of vector regfile reads
system.cpu.vec_regfile_writes                      92                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       198386                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        528079                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       328517                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          236                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       658294                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            236                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                472                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       198169                       # Transaction distribution
system.membus.trans_dist::CleanEvict              217                       # Transaction distribution
system.membus.trans_dist::ReadExReq            326394                       # Transaction distribution
system.membus.trans_dist::ReadExResp           326394                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           472                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2827                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       854945                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 854945                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     33602240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                33602240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            329693                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  329693    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              329693                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1410849500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              24.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1661945500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             29.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5739333500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               539                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       526426                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          182                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             531                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           326410                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          326409                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           417                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          122                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2828                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2828                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1016                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       987054                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                988070                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        38336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     41906432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               41944768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          198622                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12682816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           528399                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000449                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021174                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 528162     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    237      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             528399                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          657589489                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         491210500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             8.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            625500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5739333500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   22                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   47                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher           13                       # number of demand (read+write) hits
system.l2.demand_hits::total                       82                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  22                       # number of overall hits
system.l2.overall_hits::.cpu.data                  47                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher           13                       # number of overall hits
system.l2.overall_hits::total                      82                       # number of overall hits
system.l2.demand_misses::.cpu.inst                382                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             326485                       # number of demand (read+write) misses
system.l2.demand_misses::total                 326867                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               382                       # number of overall misses
system.l2.overall_misses::.cpu.data            326485                       # number of overall misses
system.l2.overall_misses::total                326867                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     30541500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  44610341500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      44640883000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     30541500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  44610341500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     44640883000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              404                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           326532                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               326949                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             404                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          326532                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              326949                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.945545                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999856                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999749                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.945545                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999856                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999749                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79951.570681                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 136638.257500                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 136572.009411                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79951.570681                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 136638.257500                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 136572.009411                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              198169                       # number of writebacks
system.l2.writebacks::total                    198169                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           382                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        326485                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            326867                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          382                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       326485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           326867                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     26721500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  41345501001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  41372222501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     26721500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  41345501001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  41372222501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.945545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999856                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999749                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.945545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999856                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999749                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69951.570681                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 126638.286601                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 126572.038477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69951.570681                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 126638.286601                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 126572.038477                       # average overall mshr miss latency
system.l2.replacements                         198622                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       328257                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           328257                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       328257                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       328257                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          182                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              182                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          182                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          182                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    15                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          326395                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              326395                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  44602145500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   44602145500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        326410                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            326410                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999954                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999954                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 136650.823389                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 136650.823389                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       326395                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         326395                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  41338205001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  41338205001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999954                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999954                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 126650.852498                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 126650.852498                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher           13                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 35                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          382                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              382                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     30541500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     30541500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          404                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher           13                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            417                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.945545                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.916067                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79951.570681                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79951.570681                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          382                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          382                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     26721500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26721500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.945545                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.916067                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69951.570681                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69951.570681                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            32                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                32                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           90                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              90                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8196000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8196000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          122                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           122                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.737705                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.737705                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 91066.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91066.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           90                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           90                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7296000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7296000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.737705                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.737705                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81066.666667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81066.666667                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data         2827                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2827                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         2828                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2828                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.999646                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999646                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         2827                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2827                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     65889500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     65889500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.999646                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.999646                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 23307.216130                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 23307.216130                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5739333500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 104399.444398                       # Cycle average of tags in use
system.l2.tags.total_refs                      655465                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    329695                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.988095                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1009.650770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       133.746023                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     103256.047605                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007703                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.787781                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.796505                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        131072                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          576                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         5286                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        52486                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        72724                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5596039                       # Number of tag accesses
system.l2.tags.data_accesses                  5596039                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5739333500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          24448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       20894976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           20919424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        24448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         24448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12682816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12682816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          326484                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              326866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       198169                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             198169                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           4259728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        3640662457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3644922185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      4259728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4259728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     2209806417                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2209806417                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     2209806417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          4259728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       3640662457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5854728602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    198169.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       382.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    326484.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000302666250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12376                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12377                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              593686                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             187253                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      326866                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     198169                       # Number of write requests accepted
system.mem_ctrls.readBursts                    326866                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   198169                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             20579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             20511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             20363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             20422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             20366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             20375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             20358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             20351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            20442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            20384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            20412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            20407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            20596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            20512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12428                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.40                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  21514518500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1634330000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27643256000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     65820.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                84570.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   301787                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  184044                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                326866                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               198169                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   36530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   48317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   74462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   31823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   21383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   14263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    7399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   5968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   5913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  26430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  25610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        39181                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    857.558511                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   752.206327                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   286.615349                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1149      2.93%      2.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1993      5.09%      8.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          869      2.22%     10.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1749      4.46%     14.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1114      2.84%     17.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1973      5.04%     22.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2678      6.83%     29.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2397      6.12%     35.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        25259     64.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        39181                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12377                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.409146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     15.416491                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1004.795215                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        12374     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::110592-114687            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12377                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12376                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.009535                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.009009                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.134802                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            12312     99.48%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      0.08%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               54      0.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12376                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               20919424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12681408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                20919424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12682816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3644.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      2209.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3644.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2209.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        45.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    28.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   17.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5739295500                       # Total gap between requests
system.mem_ctrls.avgGap                      10931.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        24448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     20894976                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12681408                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 4259728.067727725022                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3640662456.712090492249                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2209561092.764516830444                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          382                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       326484                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       198169                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     11009500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  27632246500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 113690507250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28820.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     84635.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    573704.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            140022540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             74423745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1167582780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          515751660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     452989680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1559977140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        890239200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4800986745                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        836.505971                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2225499750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    191620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3322213750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            139736940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             74268150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1166240460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          518549580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     452989680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1584582330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        869519040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4805886180                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        837.359631                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2172291250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    191620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3375422250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5739333500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       688892                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           688892                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       688892                       # number of overall hits
system.cpu.icache.overall_hits::total          688892                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          538                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            538                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          538                       # number of overall misses
system.cpu.icache.overall_misses::total           538                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39583500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39583500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39583500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39583500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       689430                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       689430                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       689430                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       689430                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000780                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000780                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000780                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000780                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73575.278810                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73575.278810                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73575.278810                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73575.278810                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          182                       # number of writebacks
system.cpu.icache.writebacks::total               182                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          134                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          134                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          134                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          134                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          404                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          404                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          404                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher           13                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          417                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     31412000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     31412000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     31412000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher       168476                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     31580476                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000586                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000586                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000586                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000605                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77752.475248                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77752.475248                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77752.475248                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12959.692308                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75732.556355                       # average overall mshr miss latency
system.cpu.icache.replacements                    182                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       688892                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          688892                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          538                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           538                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39583500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39583500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       689430                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       689430                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000780                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000780                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73575.278810                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73575.278810                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          134                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          134                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          404                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          404                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     31412000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     31412000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000586                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000586                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77752.475248                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77752.475248                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher           13                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total           13                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher       168476                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total       168476                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12959.692308                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12959.692308                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   5739333500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5739333500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           234.610422                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              689309                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               417                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1653.019185                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   222.686798                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    11.923624                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.869870                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.046577                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.916447                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           12                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024          223                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          223                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.046875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1379277                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1379277                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5739333500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5739333500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5739333500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5739333500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5739333500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3101038                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3101038                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3101042                       # number of overall hits
system.cpu.dcache.overall_hits::total         3101042                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1460805                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1460805                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1460808                       # number of overall misses
system.cpu.dcache.overall_misses::total       1460808                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 164040647851                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 164040647851                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 164040647851                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 164040647851                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4561843                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4561843                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4561850                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4561850                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.320223                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.320223                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.320223                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.320223                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 112294.692208                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 112294.692208                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 112294.461593                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 112294.461593                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2946                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               122                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.147541                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       328257                       # number of writebacks
system.cpu.dcache.writebacks::total            328257                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1131448                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1131448                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1131448                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1131448                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       329357                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       329357                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       329360                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       329360                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  45218106352                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  45218106352                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  45218376852                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  45218376852                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.072198                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.072198                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.072199                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.072199                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 137292.076233                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 137292.076233                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 137291.646988                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 137291.646988                       # average overall mshr miss latency
system.cpu.dcache.replacements                 328335                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3094615                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3094615                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          337                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           337                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     17341500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     17341500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3094952                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3094952                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000109                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000109                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51458.456973                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51458.456973                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          218                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          218                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          119                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          119                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8456500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8456500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71063.025210                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71063.025210                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         6423                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           6423                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1457645                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1457645                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 163903792499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 163903792499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1464068                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1464068                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.995613                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.995613                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 112444.245683                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 112444.245683                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1131230                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1131230                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       326415                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       326415                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  45092959000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  45092959000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.222951                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.222951                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 138146.099291                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 138146.099291                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.428571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.428571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       270500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       270500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.428571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 90166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 90166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data         2823                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total         2823                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data    119513852                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total    119513852                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data         2823                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         2823                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 42335.760538                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 42335.760538                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data         2823                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total         2823                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data    116690852                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total    116690852                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 41335.760538                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 41335.760538                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           16                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           16                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5739333500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.577139                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3430435                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            329359                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.415489                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.577139                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996657                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996657                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          575                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          448                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9453127                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9453127                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5739333500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   5739333500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
