

================================================================
== Vivado HLS Report for 'pooling2d_cl_1'
================================================================
* Date:           Tue Mar  2 23:01:27 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.350|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  15777|  22689|  15777|  22689|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-------+-------+------------+-----------+-----------+------+----------+
        |                         |    Latency    |  Iteration |  Initiation Interval  | Trip |          |
        |        Loop Name        |  min  |  max  |   Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------------+-------+-------+------------+-----------+-----------+------+----------+
        |- Loop 1                 |  15776|  22688| 986 ~ 1418 |          -|          -|    16|    no    |
        | + Loop 1.1              |    984|   1416|  164 ~ 236 |          -|          -|     6|    no    |
        |  ++ Loop 1.1.1          |    162|    234|   27 ~ 39  |          -|          -|     6|    no    |
        |   +++ Loop 1.1.1.1      |     14|     26|   7 ~ 13   |          -|          -|     2|    no    |
        |    ++++ Loop 1.1.1.1.1  |      4|     10|    2 ~ 5   |          -|          -|     2|    no    |
        |   +++ Loop 1.1.1.2      |      9|      9|           3|          -|          -|     3|    no    |
        +-------------------------+-------+-------+------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      0|      0|    306|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        0|      -|     28|      1|
|Multiplexer      |        -|      -|      -|    179|
|Register         |        -|      -|    179|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    207|    486|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |      3|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +----------+---------------------+---------+----+----+------+-----+------+-------------+
    |  Memory  |        Module       | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+---------------------+---------+----+----+------+-----+------+-------------+
    |pool_V_U  |pooling2d_cl_pool_V  |        0|  28|   1|     4|   14|     1|           56|
    +----------+---------------------+---------+----+----+------+-----+------+-------------+
    |Total     |                     |        0|  28|   1|     4|   14|     1|           56|
    +----------+---------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |tmp_10_fu_333_p2        |     *    |      0|  0|  41|           8|           4|
    |ff_1_fu_225_p2          |     +    |      0|  0|  15|           5|           1|
    |grp_fu_210_p2           |     +    |      0|  0|  10|           2|           2|
    |i_fu_445_p2             |     +    |      0|  0|  12|           3|           1|
    |ii_3_fu_291_p2          |     +    |      0|  0|  13|           4|           2|
    |jj_1_fu_451_p2          |     +    |      0|  0|  13|           4|           2|
    |kk_1_fu_307_p2          |     +    |      0|  0|  10|           2|           1|
    |ll_1_fu_349_p2          |     +    |      0|  0|  10|           2|           1|
    |tmp1_fu_379_p2          |     +    |      0|  0|  15|           9|           9|
    |tmp_12_fu_355_p2        |     +    |      0|  0|  13|           4|           4|
    |tmp_19_fu_392_p2        |     +    |      0|  0|  12|          12|          12|
    |tmp_6_fu_421_p2         |     +    |      0|  0|  13|          11|          11|
    |tmp_8_fu_313_p2         |     +    |      0|  0|  13|           4|           4|
    |tmp_s_fu_261_p2         |     -    |      0|  0|  13|          11|          11|
    |exitcond_fu_219_p2      |   icmp   |      0|  0|  11|           5|           6|
    |exitcond_i_i_fu_434_p2  |   icmp   |      0|  0|   9|           3|           4|
    |tmp_11_fu_343_p2        |   icmp   |      0|  0|   9|           2|           3|
    |tmp_13_fu_361_p2        |   icmp   |      0|  0|   9|           4|           4|
    |tmp_3_fu_285_p2         |   icmp   |      0|  0|   9|           4|           4|
    |tmp_4_fu_301_p2         |   icmp   |      0|  0|   9|           2|           3|
    |tmp_9_fu_322_p2         |   icmp   |      0|  0|   9|           4|           4|
    |tmp_fu_231_p2           |   icmp   |      0|  0|   9|           4|           4|
    |tmp_i_i_37_fu_457_p2    |   icmp   |      0|  0|  13|          14|          14|
    |ap_block_state1         |    or    |      0|  0|   2|           1|           1|
    |y_V_3_fu_462_p3         |  select  |      0|  0|  14|           1|          14|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 306|         125|         126|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |agg_result_V_i_i_reg_188  |   9|          2|   14|         28|
    |ap_NS_fsm                 |  65|         16|    1|         16|
    |ap_done                   |   9|          2|    1|          2|
    |ff_reg_129                |   9|          2|    5|         10|
    |i_i_i_reg_199             |   9|          2|    3|          6|
    |ii_reg_141                |   9|          2|    4|          8|
    |jj_reg_153                |   9|          2|    4|          8|
    |kk_reg_165                |   9|          2|    2|          4|
    |ll_reg_177                |   9|          2|    2|          4|
    |pool_V_address0           |  27|          5|    2|         10|
    |pool_V_d0                 |  15|          3|   14|         42|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 179|         40|   52|        138|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |agg_result_V_i_i_reg_188  |  14|   0|   14|          0|
    |ap_CS_fsm                 |  15|   0|   15|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |data_V_load_reg_563       |  13|   0|   13|          0|
    |ff_1_reg_482              |   5|   0|    5|          0|
    |ff_cast2_cast_reg_474     |   5|   0|    9|          4|
    |ff_reg_129                |   5|   0|    5|          0|
    |i_i_i_reg_199             |   3|   0|    3|          0|
    |i_reg_586                 |   3|   0|    3|          0|
    |ii_reg_141                |   4|   0|    4|          0|
    |jj_reg_153                |   4|   0|    4|          0|
    |kk_1_reg_506              |   2|   0|    2|          0|
    |kk_reg_165                |   2|   0|    2|          0|
    |ll_1_reg_534              |   2|   0|    2|          0|
    |ll_reg_177                |   2|   0|    2|          0|
    |pool_V_load_reg_596       |  14|   0|   14|          0|
    |tmp1_reg_548              |   9|   0|    9|          0|
    |tmp_10_reg_526            |  12|   0|   12|          0|
    |tmp_13_reg_539            |   1|   0|    1|          0|
    |tmp_16_reg_543            |   2|   0|    2|          0|
    |tmp_19_reg_553            |  12|   0|   12|          0|
    |tmp_2_reg_490             |  11|   0|   11|          0|
    |tmp_31_reg_521            |   1|   0|    2|          1|
    |tmp_7_reg_568             |  32|   0|   64|         32|
    |tmp_8_reg_511             |   4|   0|    4|          0|
    |tmp_9_reg_517             |   1|   0|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 179|   0|  216|         37|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------+-----+-----+------------+----------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | pooling2d_cl.1 | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | pooling2d_cl.1 | return value |
|ap_start         |  in |    1| ap_ctrl_hs | pooling2d_cl.1 | return value |
|ap_done          | out |    1| ap_ctrl_hs | pooling2d_cl.1 | return value |
|ap_continue      |  in |    1| ap_ctrl_hs | pooling2d_cl.1 | return value |
|ap_idle          | out |    1| ap_ctrl_hs | pooling2d_cl.1 | return value |
|ap_ready         | out |    1| ap_ctrl_hs | pooling2d_cl.1 | return value |
|data_V_address0  | out |   12|  ap_memory |     data_V     |     array    |
|data_V_ce0       | out |    1|  ap_memory |     data_V     |     array    |
|data_V_q0        |  in |   13|  ap_memory |     data_V     |     array    |
|res_V_address0   | out |   10|  ap_memory |      res_V     |     array    |
|res_V_ce0        | out |    1|  ap_memory |      res_V     |     array    |
|res_V_we0        | out |    1|  ap_memory |      res_V     |     array    |
|res_V_d0         | out |   14|  ap_memory |      res_V     |     array    |
+-----------------+-----+-----+------------+----------------+--------------+

