\doxysection{VGA\+\_\+\+Driver/\+Drivers/\+CMSIS/\+Core\+\_\+\+A/\+Include/cmsis\+\_\+armclang.h File Reference}
\hypertarget{_core___a_2_include_2cmsis__armclang_8h}{}\label{_core___a_2_include_2cmsis__armclang_8h}\index{VGA\_Driver/Drivers/CMSIS/Core\_A/Include/cmsis\_armclang.h@{VGA\_Driver/Drivers/CMSIS/Core\_A/Include/cmsis\_armclang.h}}


CMSIS compiler specific macros, functions, instructions.  


{\ttfamily \#include "{}cmsis\+\_\+cp15.\+h"{}}\newline
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_a1378040bcf22428955c6e3ce9c2053cd}\label{_core___a_2_include_2cmsis__armclang_8h_a1378040bcf22428955c6e3ce9c2053cd} 
\#define {\bfseries \+\_\+\+\_\+\+ASM}~\+\_\+\+\_\+asm
\item 
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_ade2d8d7118f8ff49547f60aa0c3382bb}\label{_core___a_2_include_2cmsis__armclang_8h_ade2d8d7118f8ff49547f60aa0c3382bb} 
\#define {\bfseries \+\_\+\+\_\+\+INLINE}~\+\_\+\+\_\+inline
\item 
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_a2ecb43ce8e7aa73d32f50afa67b42c76}\label{_core___a_2_include_2cmsis__armclang_8h_a2ecb43ce8e7aa73d32f50afa67b42c76} 
\#define {\bfseries \+\_\+\+\_\+\+FORCEINLINE}~\+\_\+\+\_\+attribute\+\_\+\+\_\+((always\+\_\+inline))
\item 
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}\label{_core___a_2_include_2cmsis__armclang_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c} 
\#define {\bfseries \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE}~static \+\_\+\+\_\+inline
\item 
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_ab904513442afdf77d4f8c74f23cbb040}\label{_core___a_2_include_2cmsis__armclang_8h_ab904513442afdf77d4f8c74f23cbb040} 
\#define {\bfseries \+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}~\+\_\+\+\_\+attribute\+\_\+\+\_\+((always\+\_\+inline)) static \+\_\+\+\_\+inline
\item 
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_a153a4a31b276a9758959580538720a51}\label{_core___a_2_include_2cmsis__armclang_8h_a153a4a31b276a9758959580538720a51} 
\#define {\bfseries \+\_\+\+\_\+\+NO\+\_\+\+RETURN}~\+\_\+\+\_\+attribute\+\_\+\+\_\+((\+\_\+\+\_\+noreturn\+\_\+\+\_\+))
\item 
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_acdc36c1b3d3e16c17a73889b7d06d0d2}\label{_core___a_2_include_2cmsis__armclang_8h_acdc36c1b3d3e16c17a73889b7d06d0d2} 
\#define {\bfseries CMSIS\+\_\+\+DEPRECATED}~\+\_\+\+\_\+attribute\+\_\+\+\_\+((deprecated))
\item 
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_a3e40e4c553fc11588f7a4c2a19e789e0}\label{_core___a_2_include_2cmsis__armclang_8h_a3e40e4c553fc11588f7a4c2a19e789e0} 
\#define {\bfseries \+\_\+\+\_\+\+USED}~\+\_\+\+\_\+attribute\+\_\+\+\_\+((used))
\item 
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_ac607bf387b29162be6a9b77fc7999539}\label{_core___a_2_include_2cmsis__armclang_8h_ac607bf387b29162be6a9b77fc7999539} 
\#define {\bfseries \+\_\+\+\_\+\+WEAK}~\+\_\+\+\_\+attribute\+\_\+\+\_\+((weak))
\item 
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_abe8996d3d985ee1529475443cc635bf1}\label{_core___a_2_include_2cmsis__armclang_8h_abe8996d3d985ee1529475443cc635bf1} 
\#define {\bfseries \+\_\+\+\_\+\+PACKED}~\+\_\+\+\_\+attribute\+\_\+\+\_\+((packed, aligned(1)))
\item 
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_a4dbb70fab85207c27b581ecb6532b314}\label{_core___a_2_include_2cmsis__armclang_8h_a4dbb70fab85207c27b581ecb6532b314} 
\#define {\bfseries \+\_\+\+\_\+\+PACKED\+\_\+\+STRUCT}~struct \+\_\+\+\_\+attribute\+\_\+\+\_\+((packed, aligned(1)))
\item 
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_a5103fb373cae9837cc4a384be55dc87f}\label{_core___a_2_include_2cmsis__armclang_8h_a5103fb373cae9837cc4a384be55dc87f} 
\#define {\bfseries \+\_\+\+\_\+\+UNALIGNED\+\_\+\+UINT16\+\_\+\+WRITE}(addr,  val)~(void)((((struct T\+\_\+\+UINT16\+\_\+\+WRITE \texorpdfstring{$\ast$}{*})(void \texorpdfstring{$\ast$}{*})(addr))-\/$>$v) = (val))
\item 
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_ab71b66e5ce403158d3dee62a59f9175f}\label{_core___a_2_include_2cmsis__armclang_8h_ab71b66e5ce403158d3dee62a59f9175f} 
\#define {\bfseries \+\_\+\+\_\+\+UNALIGNED\+\_\+\+UINT16\+\_\+\+READ}(addr)~(((const struct T\+\_\+\+UINT16\+\_\+\+READ \texorpdfstring{$\ast$}{*})(const void \texorpdfstring{$\ast$}{*})(addr))-\/$>$v)
\item 
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_a203f593d140ed88b81bc189edc861110}\label{_core___a_2_include_2cmsis__armclang_8h_a203f593d140ed88b81bc189edc861110} 
\#define {\bfseries \+\_\+\+\_\+\+UNALIGNED\+\_\+\+UINT32\+\_\+\+WRITE}(addr,  val)~(void)((((struct T\+\_\+\+UINT32\+\_\+\+WRITE \texorpdfstring{$\ast$}{*})(void \texorpdfstring{$\ast$}{*})(addr))-\/$>$v) = (val))
\item 
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_a3b931f0b051b8c1a6377a3dcc7559b5e}\label{_core___a_2_include_2cmsis__armclang_8h_a3b931f0b051b8c1a6377a3dcc7559b5e} 
\#define {\bfseries \+\_\+\+\_\+\+UNALIGNED\+\_\+\+UINT32\+\_\+\+READ}(addr)~(((const struct T\+\_\+\+UINT32\+\_\+\+READ \texorpdfstring{$\ast$}{*})(const void \texorpdfstring{$\ast$}{*})(addr))-\/$>$v)
\item 
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_aa65ef8f7a5e8b7a6ea6c1d48b4c78e55}\label{_core___a_2_include_2cmsis__armclang_8h_aa65ef8f7a5e8b7a6ea6c1d48b4c78e55} 
\#define {\bfseries \+\_\+\+\_\+\+ALIGNED}(x)~\+\_\+\+\_\+attribute\+\_\+\+\_\+((aligned(x)))
\item 
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_a6516fb12ab0dd45c734f8cef7d921af6}\label{_core___a_2_include_2cmsis__armclang_8h_a6516fb12ab0dd45c734f8cef7d921af6} 
\#define {\bfseries \+\_\+\+\_\+\+COMPILER\+\_\+\+BARRIER}()~\+\_\+\+\_\+\+ASM volatile("{}"{}\+:::"{}memory"{})
\item 
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_abd585ddc865fb9b7f2493af1eee1a572}\label{_core___a_2_include_2cmsis__armclang_8h_abd585ddc865fb9b7f2493af1eee1a572} 
\#define {\bfseries \+\_\+\+\_\+\+NOP}~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+nop
\begin{DoxyCompactList}\small\item\em No Operation. \end{DoxyCompactList}\item 
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_ad23bf2b78a9a4524157c9de0d30b7448}\label{_core___a_2_include_2cmsis__armclang_8h_ad23bf2b78a9a4524157c9de0d30b7448} 
\#define {\bfseries \+\_\+\+\_\+\+WFI}~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+wfi
\begin{DoxyCompactList}\small\item\em Wait For Interrupt. \end{DoxyCompactList}\item 
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_aac6cc7dd4325d9cb40d3290fa5244b3d}\label{_core___a_2_include_2cmsis__armclang_8h_aac6cc7dd4325d9cb40d3290fa5244b3d} 
\#define {\bfseries \+\_\+\+\_\+\+WFE}~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+wfe
\begin{DoxyCompactList}\small\item\em Wait For Event. \end{DoxyCompactList}\item 
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_aab4f296d0022b4b10dc0976eb22052f9}\label{_core___a_2_include_2cmsis__armclang_8h_aab4f296d0022b4b10dc0976eb22052f9} 
\#define {\bfseries \+\_\+\+\_\+\+SEV}~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+sev
\begin{DoxyCompactList}\small\item\em Send Event. \end{DoxyCompactList}\item 
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_aad233022e850a009fc6f7602be1182f6}\label{_core___a_2_include_2cmsis__armclang_8h_aad233022e850a009fc6f7602be1182f6} 
\#define {\bfseries \+\_\+\+\_\+\+ISB}()~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+isb(0xF)
\begin{DoxyCompactList}\small\item\em Instruction Synchronization Barrier. \end{DoxyCompactList}\item 
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_a067d257a2b34565410acefb5afef2203}\label{_core___a_2_include_2cmsis__armclang_8h_a067d257a2b34565410acefb5afef2203} 
\#define {\bfseries \+\_\+\+\_\+\+DSB}()~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+dsb(0xF)
\begin{DoxyCompactList}\small\item\em Data Synchronization Barrier. \end{DoxyCompactList}\item 
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_a671101179b5943990785f36f8c1e2269}\label{_core___a_2_include_2cmsis__armclang_8h_a671101179b5943990785f36f8c1e2269} 
\#define {\bfseries \+\_\+\+\_\+\+DMB}()~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+dmb(0xF)
\begin{DoxyCompactList}\small\item\em Data Memory Barrier. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_aca25a02e09983da5558f5242f2f635bc}{\+\_\+\+\_\+\+REV}}(value)~\+\_\+\+\_\+builtin\+\_\+bswap32(value)
\begin{DoxyCompactList}\small\item\em Reverse byte order (32 bit) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_ad35497777af37e7809271b5e6f9510ba}{\+\_\+\+\_\+\+REV16}}(value)~\mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga95b9bd281ddeda378b85afdb8f2ced86}{\+\_\+\+\_\+\+ROR}}(\mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga14f54807872c0f5e05604c4924abfdae}{\+\_\+\+\_\+\+REV}}(value), 16)
\begin{DoxyCompactList}\small\item\em Reverse byte order (16 bit) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_ae580812686119c9c5cf3c11a7519a404}{\+\_\+\+\_\+\+REVSH}}(value)~(int16\+\_\+t)\+\_\+\+\_\+builtin\+\_\+bswap16(value)
\begin{DoxyCompactList}\small\item\em Reverse byte order (16 bit) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_a15ea6bd3c507d3e81c3b3a1258e46397}{\+\_\+\+\_\+\+BKPT}}(value)~\+\_\+\+\_\+\+ASM volatile ("{}bkpt "{}\#value)
\begin{DoxyCompactList}\small\item\em Breakpoint. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_ab83768933a612816fad669db5488366f}{\+\_\+\+\_\+\+RBIT}}~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+rbit
\begin{DoxyCompactList}\small\item\em Reverse bit order of value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_a7d50fe10ca4fb48c076c45e607361ada}{\+\_\+\+\_\+\+LDREXB}}~(uint8\+\_\+t)\+\_\+\+\_\+builtin\+\_\+arm\+\_\+ldrex
\begin{DoxyCompactList}\small\item\em LDR Exclusive (8 bit) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_a85552e9948b86c6530e1baa8f5dd2eda}{\+\_\+\+\_\+\+LDREXH}}~(uint16\+\_\+t)\+\_\+\+\_\+builtin\+\_\+arm\+\_\+ldrex
\begin{DoxyCompactList}\small\item\em LDR Exclusive (16 bit) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_ab9ddf318a40b0dbbd6c40c10f5e7fa54}{\+\_\+\+\_\+\+LDREXW}}~(uint32\+\_\+t)\+\_\+\+\_\+builtin\+\_\+arm\+\_\+ldrex
\begin{DoxyCompactList}\small\item\em LDR Exclusive (32 bit) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_ab27db62b79d57e8cbe47512adcc3cd7b}{\+\_\+\+\_\+\+STREXB}}~(uint32\+\_\+t)\+\_\+\+\_\+builtin\+\_\+arm\+\_\+strex
\begin{DoxyCompactList}\small\item\em STR Exclusive (8 bit) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_ac877950e5474daa1448b017cd1d8275b}{\+\_\+\+\_\+\+STREXH}}~(uint32\+\_\+t)\+\_\+\+\_\+builtin\+\_\+arm\+\_\+strex
\begin{DoxyCompactList}\small\item\em STR Exclusive (16 bit) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_a43a683772a3fcca5d36b97c4bd1943ff}{\+\_\+\+\_\+\+STREXW}}~(uint32\+\_\+t)\+\_\+\+\_\+builtin\+\_\+arm\+\_\+strex
\begin{DoxyCompactList}\small\item\em STR Exclusive (32 bit) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_a7f7b66103530fadcce226375af3c2c03}{\+\_\+\+\_\+\+CLREX}}~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+clrex
\begin{DoxyCompactList}\small\item\em Remove the exclusive lock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_a3c013c2ed76ebc48c283c8bae17b9ab8}{\+\_\+\+\_\+\+SSAT}}~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+ssat
\begin{DoxyCompactList}\small\item\em Signed Saturate. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_ad0e4fa951d563740462d837bb6ddd7bb}{\+\_\+\+\_\+\+USAT}}~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+usat
\begin{DoxyCompactList}\small\item\em Unsigned Saturate. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_gaf56e3c942846b8643cbf8f5208d6a63b}{\+\_\+\+\_\+get\+\_\+\+FPSCR}}~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+get\+\_\+fpscr
\begin{DoxyCompactList}\small\item\em Get FPSCR. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga63b3bbd6ccb6b92ed6c0bbc489529f0f}{\+\_\+\+\_\+set\+\_\+\+FPSCR}}~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+set\+\_\+fpscr
\begin{DoxyCompactList}\small\item\em Set FPSCR. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+get\+\_\+\+CP}(cp,  op1,  Rt,  CRn,  CRm,  op2)~\+\_\+\+\_\+\+ASM volatile("{}MRC p"{} \# cp "{}, "{} \# op1 "{}, \%0, c"{} \# CRn "{}, c"{} \# CRm "{}, "{} \# op2 \+: "{}=r"{} (Rt) \+: \+: "{}memory"{} )
\item 
\#define {\bfseries \+\_\+\+\_\+set\+\_\+\+CP}(cp,  op1,  Rt,  CRn,  CRm,  op2)~\+\_\+\+\_\+\+ASM volatile("{}MCR p"{} \# cp "{}, "{} \# op1 "{}, \%0, c"{} \# CRn "{}, c"{} \# CRm "{}, "{} \# op2 \+: \+: "{}r"{} (Rt) \+: "{}memory"{} )
\item 
\#define {\bfseries \+\_\+\+\_\+get\+\_\+\+CP64}(cp,  op1,  Rt,  CRm)~\+\_\+\+\_\+\+ASM volatile("{}MRRC p"{} \# cp "{}, "{} \# op1 "{}, \%Q0, \%R0, c"{} \# CRm  \+: "{}=r"{} (Rt) \+: \+: "{}memory"{} )
\item 
\#define {\bfseries \+\_\+\+\_\+set\+\_\+\+CP64}(cp,  op1,  Rt,  CRm)~\+\_\+\+\_\+\+ASM volatile("{}MCRR p"{} \# cp "{}, "{} \# op1 "{}, \%Q0, \%R0, c"{} \# CRm  \+: \+: "{}r"{} (Rt) \+: "{}memory"{} )
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE uint32\+\_\+t \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_ab16acb6456176f1e87a4f2724c2b6028}{\+\_\+\+\_\+\+ROR}} (uint32\+\_\+t op1, uint32\+\_\+t op2)
\begin{DoxyCompactList}\small\item\em Rotate Right in unsigned value (32 bit) \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE uint8\+\_\+t \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_af32ee2525f946bce31504904f3ef8243}{\+\_\+\+\_\+\+CLZ}} (uint32\+\_\+t value)
\begin{DoxyCompactList}\small\item\em Count leading zeros. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE void \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_gae84bf4e95944e61937f4ed2453e5ef23}{\+\_\+\+\_\+enable\+\_\+irq}} (void)
\begin{DoxyCompactList}\small\item\em Enable IRQ Interrupts. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE void \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga2299877e4ba3e162ca9dbabd6e0abef6}{\+\_\+\+\_\+disable\+\_\+irq}} (void)
\begin{DoxyCompactList}\small\item\em Disable IRQ Interrupts. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE void \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_gadccd32ddc2337a9a944c2da9c485a81d}{\+\_\+\+\_\+enable\+\_\+fault\+\_\+irq}} (void)
\begin{DoxyCompactList}\small\item\em Enable FIQ. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE void \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga6f1d7bf2b8b84502e8de12f0c288e117}{\+\_\+\+\_\+disable\+\_\+fault\+\_\+irq}} (void)
\begin{DoxyCompactList}\small\item\em Disable FIQ. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_gaa4bddbd2091b8fb234ae43d290e69e78}{\+\_\+\+\_\+get\+\_\+\+CPSR}} (void)
\begin{DoxyCompactList}\small\item\em Get CPSR Register. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE void \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga48f0cfea7413b74bd90986762383c1cd}{\+\_\+\+\_\+set\+\_\+\+CPSR}} (uint32\+\_\+t cpsr)
\begin{DoxyCompactList}\small\item\em Set CPSR Register. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga4cf62691d82a3f3a0d844ae94718a5a9}{\+\_\+\+\_\+get\+\_\+mode}} (void)
\begin{DoxyCompactList}\small\item\em Get Mode. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE void \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga7ad5710bc622794ffed1d31740f6be55}{\+\_\+\+\_\+set\+\_\+mode}} (uint32\+\_\+t mode)
\begin{DoxyCompactList}\small\item\em Set Mode. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_gaebea89632181454327b3dc0cf29ec358}{\+\_\+\+\_\+get\+\_\+\+SP}} (void)
\begin{DoxyCompactList}\small\item\em Get Stack Pointer. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE void \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga6d25d5770874bf1c824f892739bfdf41}{\+\_\+\+\_\+set\+\_\+\+SP}} (uint32\+\_\+t stack)
\begin{DoxyCompactList}\small\item\em Set Stack Pointer. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga7009688fca7a35b5e3ba6cf11cc74869}{\+\_\+\+\_\+get\+\_\+\+SP\+\_\+usr}} (void)
\begin{DoxyCompactList}\small\item\em Get USR/\+SYS Stack Pointer. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE void \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_gaabb67304694380b52a86cdc77efdfbf9}{\+\_\+\+\_\+set\+\_\+\+SP\+\_\+usr}} (uint32\+\_\+t top\+Of\+Proc\+Stack)
\begin{DoxyCompactList}\small\item\em Set USR/\+SYS Stack Pointer. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga45f4ac1d5ed0077abd44b37afb547d9b}{\+\_\+\+\_\+get\+\_\+\+FPEXC}} (void)
\begin{DoxyCompactList}\small\item\em Get FPEXC. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE void \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga89b4c06df7c7e993d3847870add8bb61}{\+\_\+\+\_\+set\+\_\+\+FPEXC}} (uint32\+\_\+t fpexc)
\begin{DoxyCompactList}\small\item\em Set FPEXC. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_gae4ed17a55cb58b09914a29d8fd36e77a}{\+\_\+\+\_\+\+FPU\+\_\+\+Enable}} (void)
\begin{DoxyCompactList}\small\item\em Enable Floating Point Unit. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_ac962a9aa89cef6e5cde0fe6b067f7de3}\label{_core___a_2_include_2cmsis__armclang_8h_ac962a9aa89cef6e5cde0fe6b067f7de3} 
\+\_\+\+\_\+\+PACKED\+\_\+\+STRUCT {\bfseries T\+\_\+\+UINT16\+\_\+\+WRITE} \{ uint16\+\_\+t v
\item 
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_a86899dc41c5b3b9ce6b8014ee0e852b9}\label{_core___a_2_include_2cmsis__armclang_8h_a86899dc41c5b3b9ce6b8014ee0e852b9} 
\+\_\+\+\_\+\+PACKED\+\_\+\+STRUCT {\bfseries T\+\_\+\+UINT16\+\_\+\+READ} \{ uint16\+\_\+t v
\item 
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_abbd193dec7cb45f1fbd05ff7e366ffe2}\label{_core___a_2_include_2cmsis__armclang_8h_abbd193dec7cb45f1fbd05ff7e366ffe2} 
\+\_\+\+\_\+\+PACKED\+\_\+\+STRUCT {\bfseries T\+\_\+\+UINT32\+\_\+\+WRITE} \{ uint32\+\_\+t v
\item 
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_a9653a1cbf01ec418e8e940ee3996b8ca}\label{_core___a_2_include_2cmsis__armclang_8h_a9653a1cbf01ec418e8e940ee3996b8ca} 
\+\_\+\+\_\+\+PACKED\+\_\+\+STRUCT {\bfseries T\+\_\+\+UINT32\+\_\+\+READ} \{ uint32\+\_\+t v
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
CMSIS compiler specific macros, functions, instructions. 

\begin{DoxyVersion}{Version}
V1.\+2.\+1 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
05. May 2021 
\end{DoxyDate}


\doxysubsection{Macro Definition Documentation}
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_a15ea6bd3c507d3e81c3b3a1258e46397}\label{_core___a_2_include_2cmsis__armclang_8h_a15ea6bd3c507d3e81c3b3a1258e46397} 
\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_BKPT@{\_\_BKPT}}
\index{\_\_BKPT@{\_\_BKPT}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_BKPT}{\_\_BKPT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+BKPT(\begin{DoxyParamCaption}\item[{}]{value }\end{DoxyParamCaption})~\+\_\+\+\_\+\+ASM volatile ("{}bkpt "{}\#value)}



Breakpoint. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em value} & is ignored by the processor. If required, a debugger can use it to store additional information about the breakpoint. \\
\hline
\end{DoxyParams}
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_a7f7b66103530fadcce226375af3c2c03}\label{_core___a_2_include_2cmsis__armclang_8h_a7f7b66103530fadcce226375af3c2c03} 
\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_CLREX@{\_\_CLREX}}
\index{\_\_CLREX@{\_\_CLREX}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_CLREX}{\_\_CLREX}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CLREX(\begin{DoxyParamCaption}\item[{}]{void }\end{DoxyParamCaption})~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+clrex}



Remove the exclusive lock. 

Removes the exclusive lock which is created by LDREX. \Hypertarget{_core___a_2_include_2cmsis__armclang_8h_a7d50fe10ca4fb48c076c45e607361ada}\label{_core___a_2_include_2cmsis__armclang_8h_a7d50fe10ca4fb48c076c45e607361ada} 
\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_LDREXB@{\_\_LDREXB}}
\index{\_\_LDREXB@{\_\_LDREXB}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_LDREXB}{\_\_LDREXB}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+LDREXB~(uint8\+\_\+t)\+\_\+\+\_\+builtin\+\_\+arm\+\_\+ldrex}



LDR Exclusive (8 bit) 

Executes a exclusive LDR instruction for 8 bit value. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em ptr} & Pointer to data \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
value of type uint8\+\_\+t at (\texorpdfstring{$\ast$}{*}ptr) 
\end{DoxyReturn}
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_a85552e9948b86c6530e1baa8f5dd2eda}\label{_core___a_2_include_2cmsis__armclang_8h_a85552e9948b86c6530e1baa8f5dd2eda} 
\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_LDREXH@{\_\_LDREXH}}
\index{\_\_LDREXH@{\_\_LDREXH}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_LDREXH}{\_\_LDREXH}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+LDREXH~(uint16\+\_\+t)\+\_\+\+\_\+builtin\+\_\+arm\+\_\+ldrex}



LDR Exclusive (16 bit) 

Executes a exclusive LDR instruction for 16 bit values. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em ptr} & Pointer to data \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
value of type uint16\+\_\+t at (\texorpdfstring{$\ast$}{*}ptr) 
\end{DoxyReturn}
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_ab9ddf318a40b0dbbd6c40c10f5e7fa54}\label{_core___a_2_include_2cmsis__armclang_8h_ab9ddf318a40b0dbbd6c40c10f5e7fa54} 
\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_LDREXW@{\_\_LDREXW}}
\index{\_\_LDREXW@{\_\_LDREXW}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_LDREXW}{\_\_LDREXW}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+LDREXW~(uint32\+\_\+t)\+\_\+\+\_\+builtin\+\_\+arm\+\_\+ldrex}



LDR Exclusive (32 bit) 

Executes a exclusive LDR instruction for 32 bit values. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em ptr} & Pointer to data \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
value of type uint32\+\_\+t at (\texorpdfstring{$\ast$}{*}ptr) 
\end{DoxyReturn}
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_ab83768933a612816fad669db5488366f}\label{_core___a_2_include_2cmsis__armclang_8h_ab83768933a612816fad669db5488366f} 
\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_RBIT@{\_\_RBIT}}
\index{\_\_RBIT@{\_\_RBIT}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_RBIT}{\_\_RBIT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+RBIT~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+rbit}



Reverse bit order of value. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em value} & Value to reverse \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Reversed value 
\end{DoxyReturn}
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_aca25a02e09983da5558f5242f2f635bc}\label{_core___a_2_include_2cmsis__armclang_8h_aca25a02e09983da5558f5242f2f635bc} 
\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_REV@{\_\_REV}}
\index{\_\_REV@{\_\_REV}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_REV}{\_\_REV}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+REV(\begin{DoxyParamCaption}\item[{}]{value }\end{DoxyParamCaption})~\+\_\+\+\_\+builtin\+\_\+bswap32(value)}



Reverse byte order (32 bit) 

Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em value} & Value to reverse \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Reversed value 
\end{DoxyReturn}
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_ad35497777af37e7809271b5e6f9510ba}\label{_core___a_2_include_2cmsis__armclang_8h_ad35497777af37e7809271b5e6f9510ba} 
\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_REV16@{\_\_REV16}}
\index{\_\_REV16@{\_\_REV16}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_REV16}{\_\_REV16}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+REV16(\begin{DoxyParamCaption}\item[{}]{value }\end{DoxyParamCaption})~\mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga95b9bd281ddeda378b85afdb8f2ced86}{\+\_\+\+\_\+\+ROR}}(\mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga14f54807872c0f5e05604c4924abfdae}{\+\_\+\+\_\+\+REV}}(value), 16)}



Reverse byte order (16 bit) 

Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em value} & Value to reverse \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Reversed value 
\end{DoxyReturn}
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_ae580812686119c9c5cf3c11a7519a404}\label{_core___a_2_include_2cmsis__armclang_8h_ae580812686119c9c5cf3c11a7519a404} 
\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_REVSH@{\_\_REVSH}}
\index{\_\_REVSH@{\_\_REVSH}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_REVSH}{\_\_REVSH}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+REVSH(\begin{DoxyParamCaption}\item[{}]{value }\end{DoxyParamCaption})~(int16\+\_\+t)\+\_\+\+\_\+builtin\+\_\+bswap16(value)}



Reverse byte order (16 bit) 

Reverses the byte order in a 16-\/bit value and returns the signed 16-\/bit result. For example, 0x0080 becomes 0x8000. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em value} & Value to reverse \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Reversed value 
\end{DoxyReturn}
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_a3c013c2ed76ebc48c283c8bae17b9ab8}\label{_core___a_2_include_2cmsis__armclang_8h_a3c013c2ed76ebc48c283c8bae17b9ab8} 
\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_SSAT@{\_\_SSAT}}
\index{\_\_SSAT@{\_\_SSAT}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_SSAT}{\_\_SSAT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SSAT~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+ssat}



Signed Saturate. 

Saturates a signed value. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em value} & Value to be saturated \\
\hline
\mbox{\texttt{ in}}  & {\em sat} & Bit position to saturate to (1..32) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Saturated value 
\end{DoxyReturn}
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_ab27db62b79d57e8cbe47512adcc3cd7b}\label{_core___a_2_include_2cmsis__armclang_8h_ab27db62b79d57e8cbe47512adcc3cd7b} 
\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_STREXB@{\_\_STREXB}}
\index{\_\_STREXB@{\_\_STREXB}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_STREXB}{\_\_STREXB}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+STREXB~(uint32\+\_\+t)\+\_\+\+\_\+builtin\+\_\+arm\+\_\+strex}



STR Exclusive (8 bit) 

Executes a exclusive STR instruction for 8 bit values. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em value} & Value to store \\
\hline
\mbox{\texttt{ in}}  & {\em ptr} & Pointer to location \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
0 Function succeeded 

1 Function failed 
\end{DoxyReturn}
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_ac877950e5474daa1448b017cd1d8275b}\label{_core___a_2_include_2cmsis__armclang_8h_ac877950e5474daa1448b017cd1d8275b} 
\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_STREXH@{\_\_STREXH}}
\index{\_\_STREXH@{\_\_STREXH}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_STREXH}{\_\_STREXH}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+STREXH~(uint32\+\_\+t)\+\_\+\+\_\+builtin\+\_\+arm\+\_\+strex}



STR Exclusive (16 bit) 

Executes a exclusive STR instruction for 16 bit values. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em value} & Value to store \\
\hline
\mbox{\texttt{ in}}  & {\em ptr} & Pointer to location \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
0 Function succeeded 

1 Function failed 
\end{DoxyReturn}
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_a43a683772a3fcca5d36b97c4bd1943ff}\label{_core___a_2_include_2cmsis__armclang_8h_a43a683772a3fcca5d36b97c4bd1943ff} 
\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_STREXW@{\_\_STREXW}}
\index{\_\_STREXW@{\_\_STREXW}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_STREXW}{\_\_STREXW}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+STREXW~(uint32\+\_\+t)\+\_\+\+\_\+builtin\+\_\+arm\+\_\+strex}



STR Exclusive (32 bit) 

Executes a exclusive STR instruction for 32 bit values. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em value} & Value to store \\
\hline
\mbox{\texttt{ in}}  & {\em ptr} & Pointer to location \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
0 Function succeeded 

1 Function failed 
\end{DoxyReturn}
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_ad0e4fa951d563740462d837bb6ddd7bb}\label{_core___a_2_include_2cmsis__armclang_8h_ad0e4fa951d563740462d837bb6ddd7bb} 
\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_USAT@{\_\_USAT}}
\index{\_\_USAT@{\_\_USAT}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_USAT}{\_\_USAT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USAT~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+usat}



Unsigned Saturate. 

Saturates an unsigned value. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em value} & Value to be saturated \\
\hline
\mbox{\texttt{ in}}  & {\em sat} & Bit position to saturate to (0..31) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Saturated value 
\end{DoxyReturn}


\doxysubsection{Function Documentation}
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_af32ee2525f946bce31504904f3ef8243}\label{_core___a_2_include_2cmsis__armclang_8h_af32ee2525f946bce31504904f3ef8243} 
\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_CLZ@{\_\_CLZ}}
\index{\_\_CLZ@{\_\_CLZ}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_CLZ()}{\_\_CLZ()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE uint8\+\_\+t \+\_\+\+\_\+\+CLZ (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{value }\end{DoxyParamCaption})}



Count leading zeros. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em value} & Value to count the leading zeros \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
number of leading zeros in value 
\end{DoxyReturn}
\Hypertarget{_core___a_2_include_2cmsis__armclang_8h_ab16acb6456176f1e87a4f2724c2b6028}\label{_core___a_2_include_2cmsis__armclang_8h_ab16acb6456176f1e87a4f2724c2b6028} 
\index{cmsis\_armclang.h@{cmsis\_armclang.h}!\_\_ROR@{\_\_ROR}}
\index{\_\_ROR@{\_\_ROR}!cmsis\_armclang.h@{cmsis\_armclang.h}}
\doxysubsubsection{\texorpdfstring{\_\_ROR()}{\_\_ROR()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE uint32\+\_\+t \+\_\+\+\_\+\+ROR (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}



Rotate Right in unsigned value (32 bit) 

Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em op1} & Value to rotate \\
\hline
\mbox{\texttt{ in}}  & {\em op2} & Number of Bits to rotate \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Rotated value 
\end{DoxyReturn}
