

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square'
================================================================
* Date:           Thu May  9 15:21:45 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D2
* Solution:       comb_2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       58|       58|  0.580 us|  0.580 us|   59|   59|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                             |                                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                          |                      Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203     |fiat_25519_carry_square_Pipeline_ARRAY_1_READ     |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
        |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1  |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
        |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247      |fiat_25519_carry_square_Pipeline_ARRAY_WRITE      |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    3728|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        4|   116|    2018|    2580|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     619|    -|
|Register         |        -|     -|    2074|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|   116|    4092|    6927|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     4|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |                           Instance                          |                      Module                      | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                                              |control_s_axi                                     |        0|   0|  176|  296|    0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203     |fiat_25519_carry_square_Pipeline_ARRAY_1_READ     |        0|   0|  331|   73|    0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247      |fiat_25519_carry_square_Pipeline_ARRAY_WRITE      |        0|   0|   34|  127|    0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1  |        0|  12|  647|  823|    0|
    |mem_m_axi_U                                                  |mem_m_axi                                         |        4|   0|  830|  694|    0|
    |mul_32ns_32ns_63_1_1_U63                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U64                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U65                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U66                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U67                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U68                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U69                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U70                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U71                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U72                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U73                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U74                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U75                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U76                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U77                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U78                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U79                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U80                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U81                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U82                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U83                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U84                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U85                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U86                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32s_6ns_32_1_1_U88                                       |mul_32s_6ns_32_1_1                                |        0|   2|    0|   20|    0|
    |mul_32s_7ns_32_1_1_U87                                       |mul_32s_7ns_32_1_1                                |        0|   2|    0|   20|    0|
    |mul_32s_7ns_32_1_1_U89                                       |mul_32s_7ns_32_1_1                                |        0|   2|    0|   20|    0|
    |mul_39ns_6ns_44_1_1_U90                                      |mul_39ns_6ns_44_1_1                               |        0|   2|    0|   27|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                        |                                                  |        4| 116| 2018| 2580|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln53_1_fu_1197_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln53_2_fu_1350_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln53_3_fu_1358_p2   |         +|   0|  0|  25|          25|          25|
    |add_ln53_fu_1191_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln54_1_fu_1167_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln54_2_fu_1312_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln54_3_fu_1320_p2   |         +|   0|  0|  26|          26|          26|
    |add_ln54_fu_1161_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln55_1_fu_1115_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln55_fu_1109_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln59_1_fu_1217_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln59_2_fu_1223_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln59_3_fu_1229_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln59_fu_1211_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln62_1_fu_732_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln62_fu_738_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln66_1_fu_712_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln66_fu_718_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln71_1_fu_678_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln71_fu_917_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln72_fu_922_p2      |         +|   0|  0|  25|          25|          25|
    |add_ln74_fu_590_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln77_1_fu_634_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln77_fu_628_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln81_1_fu_1037_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln81_2_fu_1043_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln81_fu_1057_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln82_fu_1067_p2     |         +|   0|  0|  26|          26|          26|
    |add_ln84_10_fu_658_p2   |         +|   0|  0|  26|          26|          26|
    |add_ln84_11_fu_652_p2   |         +|   0|  0|  33|          26|          26|
    |add_ln84_12_fu_706_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln84_13_fu_967_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln84_14_fu_972_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln84_15_fu_1012_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln84_16_fu_1083_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln84_17_fu_1139_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln84_18_fu_1324_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln84_19_fu_1372_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln84_1_fu_978_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln84_20_fu_1412_p2  |         +|   0|  0|  26|          26|          26|
    |add_ln84_2_fu_1018_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln84_3_fu_1089_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln84_4_fu_1145_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln84_5_fu_1330_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln84_6_fu_1378_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln84_7_fu_1416_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln84_8_fu_1450_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln84_9_fu_646_p2    |         +|   0|  0|  26|          26|          26|
    |add_ln84_fu_927_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln85_1_fu_748_p2    |         +|   0|  0|  32|          25|          25|
    |add_ln85_2_fu_1243_p2   |         +|   0|  0|  25|          25|          25|
    |add_ln85_fu_1528_p2     |         +|   0|  0|  51|          44|          44|
    |add_ln86_1_fu_1259_p2   |         +|   0|  0|  26|          26|          26|
    |add_ln86_2_fu_1248_p2   |         +|   0|  0|  26|          26|          26|
    |add_ln86_3_fu_1253_p2   |         +|   0|  0|  33|          26|          26|
    |add_ln86_fu_1561_p2     |         +|   0|  0|  33|          26|          26|
    |add_ln87_fu_1265_p2     |         +|   0|  0|  25|          25|          25|
    |add_ln88_fu_1276_p2     |         +|   0|  0|  33|          26|          26|
    |add_ln89_fu_1288_p2     |         +|   0|  0|  25|          25|          25|
    |add_ln90_fu_1466_p2     |         +|   0|  0|  33|          26|          26|
    |add_ln91_fu_1477_p2     |         +|   0|  0|  32|          25|          25|
    |arr_15_fu_640_p2        |         +|   0|  0|  64|          64|          64|
    |arr_fu_1398_p2          |         +|   0|  0|  64|          64|          64|
    |out1_w_1_fu_1552_p2     |         +|   0|  0|  32|          25|          25|
    |out1_w_2_fu_1582_p2     |         +|   0|  0|  34|          27|          27|
    |out1_w_3_fu_1271_p2     |         +|   0|  0|  25|          25|          25|
    |out1_w_4_fu_1282_p2     |         +|   0|  0|  26|          26|          26|
    |out1_w_5_fu_1294_p2     |         +|   0|  0|  25|          25|          25|
    |out1_w_6_fu_1471_p2     |         +|   0|  0|  26|          26|          26|
    |out1_w_7_fu_1483_p2     |         +|   0|  0|  25|          25|          25|
    |out1_w_8_fu_1489_p2     |         +|   0|  0|  26|          26|          26|
    |out1_w_9_fu_1495_p2     |         +|   0|  0|  32|          25|          25|
    |out1_w_fu_1519_p2       |         +|   0|  0|  33|          26|          26|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|3728|        3539|        3539|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  130|         26|    1|         26|
    |grp_fu_264_p0  |   14|          3|   32|         96|
    |grp_fu_264_p1  |   14|          3|   32|         96|
    |grp_fu_280_p0  |   20|          4|   32|        128|
    |grp_fu_280_p1  |   20|          4|   32|        128|
    |grp_fu_284_p0  |   20|          4|   32|        128|
    |grp_fu_284_p1  |   14|          3|   32|         96|
    |grp_fu_288_p0  |   14|          3|   32|         96|
    |grp_fu_288_p1  |   14|          3|   32|         96|
    |grp_fu_292_p0  |   14|          3|   32|         96|
    |grp_fu_292_p1  |   14|          3|   32|         96|
    |grp_fu_296_p0  |   14|          3|   32|         96|
    |grp_fu_300_p0  |   14|          3|   32|         96|
    |grp_fu_300_p1  |   14|          3|   32|         96|
    |grp_fu_304_p0  |   14|          3|   32|         96|
    |grp_fu_304_p1  |   14|          3|   32|         96|
    |grp_fu_308_p0  |   14|          3|   32|         96|
    |grp_fu_308_p1  |   14|          3|   32|         96|
    |grp_fu_312_p0  |   14|          3|   32|         96|
    |grp_fu_312_p1  |   14|          3|   32|         96|
    |grp_fu_316_p0  |   14|          3|   32|         96|
    |grp_fu_316_p1  |   14|          3|   32|         96|
    |grp_fu_360_p0  |   20|          4|   32|        128|
    |grp_fu_360_p1  |   14|          3|    7|         21|
    |mem_ARADDR     |   14|          3|   64|        192|
    |mem_ARLEN      |   14|          3|   32|         96|
    |mem_ARVALID    |   14|          3|    1|          3|
    |mem_AWADDR     |   14|          3|   64|        192|
    |mem_AWLEN      |   14|          3|   32|         96|
    |mem_AWVALID    |   14|          3|    1|          3|
    |mem_BREADY     |   14|          3|    1|          3|
    |mem_RREADY     |    9|          2|    1|          2|
    |mem_WVALID     |    9|          2|    1|          2|
    |mem_blk_n_AR   |    9|          2|    1|          2|
    |mem_blk_n_AW   |    9|          2|    1|          2|
    |mem_blk_n_B    |    9|          2|    1|          2|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  619|        130|  912|       2882|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln53_1_reg_1913                                                       |  64|   0|   64|          0|
    |add_ln53_reg_1908                                                         |  64|   0|   64|          0|
    |add_ln54_1_reg_1888                                                       |  64|   0|   64|          0|
    |add_ln54_reg_1883                                                         |  64|   0|   64|          0|
    |add_ln59_1_reg_1928                                                       |  64|   0|   64|          0|
    |add_ln59_3_reg_1933                                                       |  64|   0|   64|          0|
    |add_ln62_reg_1863                                                         |  64|   0|   64|          0|
    |add_ln66_reg_1848                                                         |  64|   0|   64|          0|
    |add_ln71_1_reg_1828                                                       |  64|   0|   64|          0|
    |add_ln84_10_reg_1822                                                      |  26|   0|   26|          0|
    |add_ln84_12_reg_1843                                                      |  64|   0|   64|          0|
    |add_ln85_1_reg_1873                                                       |  25|   0|   25|          0|
    |add_ln85_2_reg_1948                                                       |  25|   0|   25|          0|
    |add_ln86_1_reg_1954                                                       |  26|   0|   26|          0|
    |ap_CS_fsm                                                                 |  25|   0|   25|          0|
    |arr_13_reg_1745                                                           |  64|   0|   64|          0|
    |arr_14_reg_1750                                                           |  64|   0|   64|          0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_ap_start_reg     |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_ap_start_reg      |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_ap_start_reg  |   1|   0|    1|          0|
    |lshr_ln84_5_reg_1878                                                      |  39|   0|   39|          0|
    |mul_ln27_reg_1726                                                         |  32|   0|   32|          0|
    |mul_ln65_reg_1776                                                         |  32|   0|   32|          0|
    |mul_ln68_reg_1812                                                         |  63|   0|   63|          0|
    |mul_ln70_reg_1817                                                         |  63|   0|   63|          0|
    |mul_ln75_reg_1782                                                         |  32|   0|   32|          0|
    |out1_w_1_reg_2009                                                         |  25|   0|   25|          0|
    |out1_w_2_reg_2014                                                         |  27|   0|   27|          0|
    |out1_w_3_reg_1959                                                         |  25|   0|   25|          0|
    |out1_w_4_reg_1964                                                         |  26|   0|   26|          0|
    |out1_w_5_reg_1969                                                         |  25|   0|   25|          0|
    |out1_w_6_reg_1979                                                         |  26|   0|   26|          0|
    |out1_w_7_reg_1984                                                         |  25|   0|   25|          0|
    |out1_w_8_reg_1989                                                         |  26|   0|   26|          0|
    |out1_w_9_reg_1994                                                         |  25|   0|   25|          0|
    |out1_w_reg_2004                                                           |  26|   0|   26|          0|
    |reg_381                                                                   |  32|   0|   32|          0|
    |trunc_ln22_1_reg_1703                                                     |  62|   0|   62|          0|
    |trunc_ln53_1_reg_1923                                                     |  25|   0|   25|          0|
    |trunc_ln53_reg_1918                                                       |  25|   0|   25|          0|
    |trunc_ln54_1_reg_1898                                                     |  26|   0|   26|          0|
    |trunc_ln54_reg_1893                                                       |  26|   0|   26|          0|
    |trunc_ln59_1_reg_1943                                                     |  26|   0|   26|          0|
    |trunc_ln59_reg_1938                                                       |  26|   0|   26|          0|
    |trunc_ln63_1_reg_1868                                                     |  25|   0|   25|          0|
    |trunc_ln67_1_reg_1858                                                     |  26|   0|   26|          0|
    |trunc_ln67_reg_1853                                                       |  25|   0|   25|          0|
    |trunc_ln71_1_reg_1838                                                     |  25|   0|   25|          0|
    |trunc_ln71_reg_1833                                                       |  24|   0|   24|          0|
    |trunc_ln84_1_reg_1974                                                     |  39|   0|   39|          0|
    |trunc_ln84_6_reg_1903                                                     |  26|   0|   26|          0|
    |trunc_ln97_1_reg_1709                                                     |  62|   0|   62|          0|
    |zext_ln30_1_reg_1733                                                      |  32|   0|   64|         32|
    |zext_ln52_1_reg_1787                                                      |  32|   0|   64|         32|
    |zext_ln55_2_reg_1795                                                      |  31|   0|   64|         33|
    |zext_ln59_reg_1801                                                        |  32|   0|   64|         32|
    |zext_ln61_1_reg_1807                                                      |  32|   0|   64|         32|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     |2074|   0| 2235|        161|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------+-----+-----+------------+-------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|                  control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|                  control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                  control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|                  control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|                  control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|                  control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|                  control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|m_axi_mem_AWVALID      |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREADY      |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWADDR       |  out|   64|       m_axi|                      mem|       pointer|
|m_axi_mem_AWID         |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLEN        |  out|    8|       m_axi|                      mem|       pointer|
|m_axi_mem_AWSIZE       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWBURST      |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLOCK       |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWCACHE      |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWPROT       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWQOS        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREGION     |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWUSER       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WVALID       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WREADY       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WDATA        |  out|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_WSTRB        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_WLAST        |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WID          |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WUSER        |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARVALID      |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREADY      |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARADDR       |  out|   64|       m_axi|                      mem|       pointer|
|m_axi_mem_ARID         |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLEN        |  out|    8|       m_axi|                      mem|       pointer|
|m_axi_mem_ARSIZE       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARBURST      |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLOCK       |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARCACHE      |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARPROT       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARQOS        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREGION     |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARUSER       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RVALID       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RREADY       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RDATA        |   in|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_RLAST        |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RID          |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RUSER        |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RRESP        |   in|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_BVALID       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BREADY       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BRESP        |   in|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_BID          |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BUSER        |   in|    1|       m_axi|                      mem|       pointer|
+-----------------------+-----+-----+------------+-------------------------+--------------+

