<html><body>
<pre>
 
cpldfit:  version I.31                              Xilinx Inc.
                                  Fitter Report
Design Name: chuanbin1                           Date:  8-10-2015,  2:29AM
Device Used: XA2C64A-7-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
52 /64  ( 81%) 86  /224  ( 38%) 48  /160  ( 30%) 52 /64  ( 81%) 18 /33  ( 55%)

** Function Block Resources **

Function Mcells   FB Inps  Pterms   IO       CTC      CTR      CTS      CTE     
Block    Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot
FB1      16/16*     7/40    19/56     0/ 8    1/1*     0/1      0/1      0/1
FB2      16/16*    18/40    24/56     2/ 9    1/1*     0/1      0/1      0/1
FB3      15/16     16/40    32/56     9/ 9*   1/1*     0/1      0/1      0/1
FB4       5/16      7/40    11/56     5/ 7    1/1*     0/1      0/1      0/1
         -----    -------  -------   -----    ---      ---      ---      ---
Total    52/64     48/160   86/224   16/33    4/4      0/4      0/4      0/4 

CTC - Control Term Clock
CTR - Control Term Reset
CTS - Control Term Set
CTE - Control Term Output Enable

* - Resource is exhausted

** Global Control Resources **

GCK         GSR         GTS         
Used/Tot    Used/Tot    Used/Tot    
1/3         0/1         0/4

Signal 'F50M' mapped onto global clock net GCK0.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    1           1    |  I/O              :    17     25
Output        :   16          16    |  GCK/IO           :     1      3
Bidirectional :    0           0    |  GTS/IO           :     0      4
GCK           :    1           1    |  GSR/IO           :     0      1
GTS           :    0           0    |  
GSR           :    0           0    |  
                 ----        ----
        Total     18          18

End of Mapped Resource Summary
*************************  Summary of Mapped Logic  ************************

** 16 Outputs **

Signal              Total Total Loc     Pin   Pin       Pin     I/O      I/O       Slew Reg     Reg Init
Name                Pts   Inps          No.   Type      Use     STD      Style     Rate Use     State
pdate<0>            3     3     FB2_1   39    I/O       O       LVCMOS18           FAST DEFF    RESET
pdate<10>           3     3     FB2_2   40    I/O       O       LVCMOS18           FAST DEFF    RESET
pdate<11>           3     3     FB3_1   29    I/O       O       LVCMOS18           FAST DEFF    RESET
pdate<12>           3     3     FB3_2   28    I/O       O       LVCMOS18           FAST DEFF    RESET
pdate<13>           3     3     FB3_3   27    I/O       O       LVCMOS18           FAST DEFF    RESET
pdate<14>           3     3     FB3_6   23    I/O       O       LVCMOS18           FAST DEFF    RESET
pdate<15>           3     3     FB3_10  22    I/O       O       LVCMOS18           FAST DEFF    RESET
pdate<1>            3     3     FB3_11  21    I/O       O       LVCMOS18           FAST DEFF    RESET
pdate<2>            3     3     FB3_12  20    I/O       O       LVCMOS18           FAST DEFF    RESET
pdate<3>            3     3     FB3_14  19    I/O       O       LVCMOS18           FAST DEFF    RESET
pdate<4>            3     3     FB3_15  18    I/O       O       LVCMOS18           FAST DEFF    RESET
pdate<5>            3     3     FB4_1   5     I/O       O       LVCMOS18           FAST DEFF    RESET
pdate<6>            3     3     FB4_2   6     I/O       O       LVCMOS18           FAST DEFF    RESET
pdate<7>            3     3     FB4_7   8     I/O       O       LVCMOS18           FAST DEFF    RESET
pdate<8>            3     3     FB4_11  12    I/O       O       LVCMOS18           FAST DEFF    RESET
pdate<9>            3     3     FB4_13  13    I/O       O       LVCMOS18           FAST DEFF    RESET

** 36 Buried Nodes **

Signal              Total Total Loc     Reg     Reg Init
Name                Pts   Inps          Use     State
pdate_tmp<0>        2     6     FB1_1   DEFF    RESET
pdate_tmp<8>        3     7     FB1_2   DEFF    RESET
pdate_tmp<7>        3     7     FB1_3   DEFF    RESET
pdate_tmp<1>        3     7     FB1_4   DEFF    RESET
pdate_tmp<15>       3     7     FB1_5   DEFF    RESET
pdate_tmp<14>       3     7     FB1_6   DEFF    RESET
pdate_tmp<13>       3     7     FB1_7   DEFF    RESET
pdate_tmp<12>       3     7     FB1_8   DEFF    RESET
pdate_tmp<6>        3     7     FB1_9   DEFF    RESET
pdate_tmp<5>        3     7     FB1_10  DEFF    RESET
pdate_tmp<4>        3     7     FB1_11  DEFF    RESET
pdate_tmp<3>        3     7     FB1_12  DEFF    RESET
pdate_tmp<2>        3     7     FB1_13  DEFF    RESET
pdate_tmp<11>       3     7     FB1_14  DEFF    RESET
pdate_tmp<10>       3     7     FB1_15  DEFF    RESET
i<3>                3     6     FB1_16  TFF     RESET
u0/cnt500<0>        1     9     FB2_3   TFF     RESET
u0/cnt500<3>        1     3     FB2_4   TFF     RESET
u0/SCLK_TMP         3     8     FB2_5   DFF     RESET
u0/cnt500<8>        2     9     FB2_6   TFF     RESET
u0/cnt500<7>        2     9     FB2_7   TFF     RESET
u0/cnt500<6>        2     9     FB2_8   TFF     RESET
u0/cnt500<1>        1     1     FB2_9   TFF     RESET
u0/cnt500<5>        2     9     FB2_10  TFF     RESET
pdate_tmp<9>        3     7     FB2_11  DEFF    RESET
u0/cnt500<4>        2     9     FB2_12  TFF     RESET
u0/cnt500<2>        2     9     FB2_13  TFF     RESET
i<2>                3     5     FB2_14  TFF     RESET
i<1>                3     4     FB2_15  DFF     RESET
i<0>                2     3     FB2_16  DFF     RESET
CS                  2     5     FB3_5   DFF     RESET
u0/cnt18<1>         3     6     FB3_7   TFF     RESET
u0/cnt18<4>         3     6     FB3_8   TFF     RESET
u0/cnt18<0>         2     6     FB3_9   TFF     RESET
u0/cnt18<3>         2     4     FB3_13  TFF     RESET
u0/cnt18<2>         2     3     FB3_16  TFF     RESET

** 2 Inputs **

Signal              Loc     Pin   Pin       Pin     I/O      I/O
Name                        No.   Type      Use     STD      Style
din                 FB1_1   38    I/O       I       LVCMOS18 KPR
F50M                FB2_7   43    GCK/I/O   GCK     LVCMOS18 KPR

Legend:
Pin No.   - ~     - User Assigned
I/O Style - OD    - OpenDrain
          - PU    - Pullup
          - KPR   - Keeper
          - S     - SchmittTrigger
          - DG    - DataGate
Reg Use   - LATCH - Transparent latch
          - DFF   - D-flip-flop
          - DEFF  - D-flip-flop with clock enable
          - TFF   - T-flip-flop
          - TDFF  - Dual-edge-triggered T-flip-flop
          - DDFF  - Dual-edge-triggered flip-flop
          - DDEFF - Dual-edge-triggered flip-flop with clock enable
          /S (after any above flop/latch type) indicates initial state is Set
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
              VRF - Vref
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               7/33
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   19/37
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
pdate_tmp<0>                  2     FB1_1   38   I/O     I      +          
pdate_tmp<8>                  3     FB1_2   37   I/O     (b)    +          
pdate_tmp<7>                  3     FB1_3   36   I/O     (b)    +          
pdate_tmp<1>                  3     FB1_4        (b)     (b)    +          
pdate_tmp<15>                 3     FB1_5        (b)     (b)    +          
pdate_tmp<14>                 3     FB1_6        (b)     (b)    +          
pdate_tmp<13>                 3     FB1_7        (b)     (b)    +          
pdate_tmp<12>                 3     FB1_8        (b)     (b)    +          
pdate_tmp<6>                  3     FB1_9   34   GTS/I/O (b)    +          
pdate_tmp<5>                  3     FB1_10  33   GTS/I/O (b)    +          
pdate_tmp<4>                  3     FB1_11  32   GTS/I/O (b)    +          
pdate_tmp<3>                  3     FB1_12  31   GTS/I/O (b)    +          
pdate_tmp<2>                  3     FB1_13  30   GSR/I/O (b)    +          
pdate_tmp<11>                 3     FB1_14       (b)     (b)    +          
pdate_tmp<10>                 3     FB1_15       (b)     (b)    +          
i<3>                          3     FB1_16       (b)     (b)    +          

Signals Used by Logic in Function Block
  1: CS                 4: i<1>               6: i<3> 
  2: din                5: i<2>               7: u0/SCLK_TMP 
  3: i<0>             

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
pdate_tmp<8>      XXXXXXX................................. 7       
pdate_tmp<7>      XXXXXXX................................. 7       
pdate_tmp<1>      XXXXXXX................................. 7       
pdate_tmp<15>     XXXXXXX................................. 7       
pdate_tmp<14>     XXXXXXX................................. 7       
pdate_tmp<13>     XXXXXXX................................. 7       
pdate_tmp<12>     XXXXXXX................................. 7       
pdate_tmp<6>      XXXXXXX................................. 7       
pdate_tmp<5>      XXXXXXX................................. 7       
pdate_tmp<4>      XXXXXXX................................. 7       
pdate_tmp<3>      XXXXXXX................................. 7       
pdate_tmp<2>      XXXXXXX................................. 7       
pdate_tmp<11>     XXXXXXX................................. 7       
pdate_tmp<10>     XXXXXXX................................. 7       
i<3>              X.XXXXX................................. 6       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB2  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               18/22
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   24/32
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
pdate<0>                      3     FB2_1   39   I/O     O      +          
pdate<10>                     3     FB2_2   40   I/O     O      +          
u0/cnt500<0>                  1     FB2_3        (b)     (b)               
u0/cnt500<3>                  1     FB2_4        (b)     (b)               
u0/SCLK_TMP                   3     FB2_5   41   I/O     (b)               
u0/cnt500<8>                  2     FB2_6   42   I/O     (b)               
u0/cnt500<7>                  2     FB2_7   43   GCK/I/O GCK               
u0/cnt500<6>                  2     FB2_8   44   GCK/I/O (b)               
u0/cnt500<1>                  1     FB2_9        (b)     (b)               
u0/cnt500<5>                  2     FB2_10  1    GCK/I/O (b)               
pdate_tmp<9>                  3     FB2_11       (b)     (b)    +          
u0/cnt500<4>                  2     FB2_12  2    I/O     (b)               
u0/cnt500<2>                  2     FB2_13  3    I/O     (b)               
i<2>                          3     FB2_14       (b)     (b)    +          
i<1>                          3     FB2_15       (b)     (b)    +          
i<0>                          2     FB2_16       (b)     (b)    +          

Signals Used by Logic in Function Block
  1: CS                 7: pdate_tmp<0>      13: u0/cnt500<3> 
  2: din                8: pdate_tmp<10>     14: u0/cnt500<4> 
  3: i<0>               9: u0/SCLK_TMP       15: u0/cnt500<5> 
  4: i<1>              10: u0/cnt500<0>      16: u0/cnt500<6> 
  5: i<2>              11: u0/cnt500<1>      17: u0/cnt500<7> 
  6: i<3>              12: u0/cnt500<2>      18: u0/cnt500<8> 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
pdate<0>          X.....X.X............................... 3       
pdate<10>         X......XX............................... 3       
u0/cnt500<0>      .........XXXXXXXXX...................... 9       
u0/cnt500<3>      .........XXX............................ 3       
u0/SCLK_TMP       ..........XXXXXXXX...................... 8       
u0/cnt500<8>      .........XXXXXXXXX...................... 9       
u0/cnt500<7>      .........XXXXXXXXX...................... 9       
u0/cnt500<6>      .........XXXXXXXXX...................... 9       
u0/cnt500<1>      .........X.............................. 1       
u0/cnt500<5>      .........XXXXXXXXX...................... 9       
pdate_tmp<9>      XXXXXX..X............................... 7       
u0/cnt500<4>      .........XXXXXXXXX...................... 9       
u0/cnt500<2>      .........XXXXXXXXX...................... 9       
i<2>              X.XXX...X............................... 5       
i<1>              X.XX....X............................... 4       
i<0>              X.X.....X............................... 3       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB3  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               16/24
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   32/24
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
pdate<11>                     3     FB3_1   29   I/O     O      +          
pdate<12>                     3     FB3_2   28   I/O     O      +          
pdate<13>                     3     FB3_3   27   I/O     O      +          
(unused)                      0     FB3_4        (b)           
CS                            2     FB3_5        (b)     (b)               
pdate<14>                     3     FB3_6   23   I/O     O      +          
u0/cnt18<1>                   3     FB3_7        (b)     (b)               
u0/cnt18<4>                   3     FB3_8        (b)     (b)               
u0/cnt18<0>                   2     FB3_9        (b)     (b)               
pdate<15>                     3     FB3_10  22   I/O     O      +          
pdate<1>                      3     FB3_11  21   I/O     O      +          
pdate<2>                      3     FB3_12  20   I/O     O      +          
u0/cnt18<3>                   2     FB3_13       (b)     (b)               
pdate<3>                      3     FB3_14  19   I/O     O      +          
pdate<4>                      3     FB3_15  18   I/O     O      +          
u0/cnt18<2>                   2     FB3_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: CS                 7: pdate_tmp<1>      12: u0/cnt18<0> 
  2: pdate_tmp<11>      8: pdate_tmp<2>      13: u0/cnt18<1> 
  3: pdate_tmp<12>      9: pdate_tmp<3>      14: u0/cnt18<2> 
  4: pdate_tmp<13>     10: pdate_tmp<4>      15: u0/cnt18<3> 
  5: pdate_tmp<14>     11: u0/SCLK_TMP       16: u0/cnt18<4> 
  6: pdate_tmp<15>    

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
pdate<11>         XX........X............................. 3       
pdate<12>         X.X.......X............................. 3       
pdate<13>         X..X......X............................. 3       
CS                ..........X.XXXX........................ 5       
pdate<14>         X...X.....X............................. 3       
u0/cnt18<1>       ..........XXXXXX........................ 6       
u0/cnt18<4>       ..........XXXXXX........................ 6       
u0/cnt18<0>       ..........XXXXXX........................ 6       
pdate<15>         X....X....X............................. 3       
pdate<1>          X.....X...X............................. 3       
pdate<2>          X......X..X............................. 3       
u0/cnt18<3>       ..........XXXX.......................... 4       
pdate<3>          X.......X.X............................. 3       
pdate<4>          X........XX............................. 3       
u0/cnt18<2>       ..........XXX........................... 3       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB4  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               7/33
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   11/45
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
pdate<5>                      3     FB4_1   5    I/O     O      +          
pdate<6>                      3     FB4_2   6    I/O     O      +          
(unused)                      0     FB4_3        (b)           
(unused)                      0     FB4_4        (b)           
(unused)                      0     FB4_5        (b)           
(unused)                      0     FB4_6        (b)           
pdate<7>                      3     FB4_7   8    I/O     O      +          
(unused)                      0     FB4_8        (b)           
(unused)                      0     FB4_9        (b)           
(unused)                      0     FB4_10       (b)           
pdate<8>                      3     FB4_11  12   I/O     O      +          
(unused)                      0     FB4_12       (b)           
pdate<9>                      3     FB4_13  13   I/O     O      +          
(unused)                      0     FB4_14  14   I/O           
(unused)                      0     FB4_15  16   I/O           
(unused)                      0     FB4_16       (b)           

Signals Used by Logic in Function Block
  1: CS                 4: pdate_tmp<7>       6: pdate_tmp<9> 
  2: pdate_tmp<5>       5: pdate_tmp<8>       7: u0/SCLK_TMP 
  3: pdate_tmp<6>     

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
pdate<5>          XX....X................................. 3       
pdate<6>          X.X...X................................. 3       
pdate<7>          X..X..X................................. 3       
pdate<8>          X...X.X................................. 3       
pdate<9>          X....XX................................. 3       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

FDCPE_CS: FDCPE port map (CS,CS_D,u0/SCLK_TMP,'0','0','1');
CS_D <= (NOT u0/cnt18(1) AND NOT u0/cnt18(2) AND NOT u0/cnt18(3) AND 
	NOT u0/cnt18(4));

FDCPE_i0: FDCPE port map (i(0),i_D(0),i_C(0),'0','0','1');
i_D(0) <= (NOT CS AND NOT i(0));
i_C(0) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));

FDCPE_i1: FDCPE port map (i(1),i_D(1),i_C(1),'0','0','1');
i_D(1) <= ((NOT CS AND i(0) AND NOT i(1))
	OR (NOT CS AND NOT i(0) AND i(1)));
i_C(1) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));

FTCPE_i2: FTCPE port map (i(2),i_T(2),i_C(2),'0','0','1');
i_T(2) <= ((CS AND i(2))
	OR (NOT CS AND i(0) AND i(1)));
i_C(2) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));

FTCPE_i3: FTCPE port map (i(3),i_T(3),i_C(3),'0','0','1');
i_T(3) <= ((CS AND i(3))
	OR (NOT CS AND i(0) AND i(1) AND i(2)));
i_C(3) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));

FDCPE_pdate0: FDCPE port map (pdate(0),pdate_tmp(0),pdate_C(0),'0','0',CS);
pdate_C(0) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));

FDCPE_pdate1: FDCPE port map (pdate(1),pdate_tmp(1),pdate_C(1),'0','0',CS);
pdate_C(1) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));

FDCPE_pdate2: FDCPE port map (pdate(2),pdate_tmp(2),pdate_C(2),'0','0',CS);
pdate_C(2) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));

FDCPE_pdate3: FDCPE port map (pdate(3),pdate_tmp(3),pdate_C(3),'0','0',CS);
pdate_C(3) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));

FDCPE_pdate4: FDCPE port map (pdate(4),pdate_tmp(4),pdate_C(4),'0','0',CS);
pdate_C(4) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));

FDCPE_pdate5: FDCPE port map (pdate(5),pdate_tmp(5),pdate_C(5),'0','0',CS);
pdate_C(5) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));

FDCPE_pdate6: FDCPE port map (pdate(6),pdate_tmp(6),pdate_C(6),'0','0',CS);
pdate_C(6) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));

FDCPE_pdate7: FDCPE port map (pdate(7),pdate_tmp(7),pdate_C(7),'0','0',CS);
pdate_C(7) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));

FDCPE_pdate8: FDCPE port map (pdate(8),pdate_tmp(8),pdate_C(8),'0','0',CS);
pdate_C(8) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));

FDCPE_pdate9: FDCPE port map (pdate(9),pdate_tmp(9),pdate_C(9),'0','0',CS);
pdate_C(9) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));

FDCPE_pdate10: FDCPE port map (pdate(10),pdate_tmp(10),pdate_C(10),'0','0',CS);
pdate_C(10) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));

FDCPE_pdate11: FDCPE port map (pdate(11),pdate_tmp(11),pdate_C(11),'0','0',CS);
pdate_C(11) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));

FDCPE_pdate12: FDCPE port map (pdate(12),pdate_tmp(12),pdate_C(12),'0','0',CS);
pdate_C(12) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));

FDCPE_pdate13: FDCPE port map (pdate(13),pdate_tmp(13),pdate_C(13),'0','0',CS);
pdate_C(13) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));

FDCPE_pdate14: FDCPE port map (pdate(14),pdate_tmp(14),pdate_C(14),'0','0',CS);
pdate_C(14) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));

FDCPE_pdate15: FDCPE port map (pdate(15),pdate_tmp(15),pdate_C(15),'0','0',CS);
pdate_C(15) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));

FDCPE_pdate_tmp0: FDCPE port map (pdate_tmp(0),din,pdate_tmp_C(0),'0','0',pdate_tmp_CE(0));
pdate_tmp_C(0) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
pdate_tmp_CE(0) <= (NOT CS AND i(0) AND i(1) AND i(2) AND i(3));

FDCPE_pdate_tmp1: FDCPE port map (pdate_tmp(1),din,pdate_tmp_C(1),'0','0',pdate_tmp_CE(1));
pdate_tmp_C(1) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
pdate_tmp_CE(1) <= (NOT CS AND NOT i(0) AND i(1) AND i(2) AND i(3));

FDCPE_pdate_tmp2: FDCPE port map (pdate_tmp(2),din,pdate_tmp_C(2),'0','0',pdate_tmp_CE(2));
pdate_tmp_C(2) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
pdate_tmp_CE(2) <= (NOT CS AND i(0) AND NOT i(1) AND i(2) AND i(3));

FDCPE_pdate_tmp3: FDCPE port map (pdate_tmp(3),din,pdate_tmp_C(3),'0','0',pdate_tmp_CE(3));
pdate_tmp_C(3) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
pdate_tmp_CE(3) <= (NOT CS AND NOT i(0) AND NOT i(1) AND i(2) AND i(3));

FDCPE_pdate_tmp4: FDCPE port map (pdate_tmp(4),din,pdate_tmp_C(4),'0','0',pdate_tmp_CE(4));
pdate_tmp_C(4) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
pdate_tmp_CE(4) <= (NOT CS AND i(0) AND i(1) AND NOT i(2) AND i(3));

FDCPE_pdate_tmp5: FDCPE port map (pdate_tmp(5),din,pdate_tmp_C(5),'0','0',pdate_tmp_CE(5));
pdate_tmp_C(5) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
pdate_tmp_CE(5) <= (NOT CS AND NOT i(0) AND i(1) AND NOT i(2) AND i(3));

FDCPE_pdate_tmp6: FDCPE port map (pdate_tmp(6),din,pdate_tmp_C(6),'0','0',pdate_tmp_CE(6));
pdate_tmp_C(6) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
pdate_tmp_CE(6) <= (NOT CS AND i(0) AND NOT i(1) AND NOT i(2) AND i(3));

FDCPE_pdate_tmp7: FDCPE port map (pdate_tmp(7),din,pdate_tmp_C(7),'0','0',pdate_tmp_CE(7));
pdate_tmp_C(7) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
pdate_tmp_CE(7) <= (NOT CS AND NOT i(0) AND NOT i(1) AND NOT i(2) AND i(3));

FDCPE_pdate_tmp8: FDCPE port map (pdate_tmp(8),din,pdate_tmp_C(8),'0','0',pdate_tmp_CE(8));
pdate_tmp_C(8) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
pdate_tmp_CE(8) <= (NOT CS AND i(0) AND i(1) AND i(2) AND NOT i(3));

FDCPE_pdate_tmp9: FDCPE port map (pdate_tmp(9),din,pdate_tmp_C(9),'0','0',pdate_tmp_CE(9));
pdate_tmp_C(9) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
pdate_tmp_CE(9) <= (NOT CS AND NOT i(0) AND i(1) AND i(2) AND NOT i(3));

FDCPE_pdate_tmp10: FDCPE port map (pdate_tmp(10),din,pdate_tmp_C(10),'0','0',pdate_tmp_CE(10));
pdate_tmp_C(10) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
pdate_tmp_CE(10) <= (NOT CS AND i(0) AND NOT i(1) AND i(2) AND NOT i(3));

FDCPE_pdate_tmp11: FDCPE port map (pdate_tmp(11),din,pdate_tmp_C(11),'0','0',pdate_tmp_CE(11));
pdate_tmp_C(11) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
pdate_tmp_CE(11) <= (NOT CS AND NOT i(0) AND NOT i(1) AND i(2) AND NOT i(3));

FDCPE_pdate_tmp12: FDCPE port map (pdate_tmp(12),din,pdate_tmp_C(12),'0','0',pdate_tmp_CE(12));
pdate_tmp_C(12) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
pdate_tmp_CE(12) <= (NOT CS AND i(0) AND i(1) AND NOT i(2) AND NOT i(3));

FDCPE_pdate_tmp13: FDCPE port map (pdate_tmp(13),din,pdate_tmp_C(13),'0','0',pdate_tmp_CE(13));
pdate_tmp_C(13) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
pdate_tmp_CE(13) <= (NOT CS AND NOT i(0) AND i(1) AND NOT i(2) AND NOT i(3));

FDCPE_pdate_tmp14: FDCPE port map (pdate_tmp(14),din,pdate_tmp_C(14),'0','0',pdate_tmp_CE(14));
pdate_tmp_C(14) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
pdate_tmp_CE(14) <= (NOT CS AND i(0) AND NOT i(1) AND NOT i(2) AND NOT i(3));

FDCPE_pdate_tmp15: FDCPE port map (pdate_tmp(15),din,pdate_tmp_C(15),'0','0',pdate_tmp_CE(15));
pdate_tmp_C(15) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
pdate_tmp_CE(15) <= (NOT CS AND NOT i(0) AND NOT i(1) AND NOT i(2) AND NOT i(3));

FDCPE_u0/SCLK_TMP: FDCPE port map (u0/SCLK_TMP,u0/SCLK_TMP_D,F50M,'0','0','1');
u0/SCLK_TMP_D <= ((u0/cnt500(8))
	OR (u0/cnt500(1) AND u0/cnt500(3) AND u0/cnt500(4) AND 
	u0/cnt500(5) AND u0/cnt500(6) AND u0/cnt500(7))
	OR (u0/cnt500(2) AND u0/cnt500(3) AND u0/cnt500(4) AND 
	u0/cnt500(5) AND u0/cnt500(6) AND u0/cnt500(7)));

FTCPE_u0/cnt180: FTCPE port map (u0/cnt18(0),u0/cnt18_T(0),u0/SCLK_TMP,'0','0','1');
u0/cnt18_T(0) <= NOT ((u0/cnt18(1) AND NOT u0/cnt18(0) AND NOT u0/cnt18(2) AND 
	NOT u0/cnt18(3) AND u0/cnt18(4)));

FTCPE_u0/cnt181: FTCPE port map (u0/cnt18(1),u0/cnt18_T(1),u0/SCLK_TMP,'0','0','1');
u0/cnt18_T(1) <= ((u0/cnt18(0))
	OR (u0/cnt18(1) AND NOT u0/cnt18(2) AND NOT u0/cnt18(3) AND 
	u0/cnt18(4)));

FTCPE_u0/cnt182: FTCPE port map (u0/cnt18(2),u0/cnt18_T(2),u0/SCLK_TMP,'0','0','1');
u0/cnt18_T(2) <= (u0/cnt18(1) AND u0/cnt18(0));

FTCPE_u0/cnt183: FTCPE port map (u0/cnt18(3),u0/cnt18_T(3),u0/SCLK_TMP,'0','0','1');
u0/cnt18_T(3) <= (u0/cnt18(1) AND u0/cnt18(0) AND u0/cnt18(2));

FTCPE_u0/cnt184: FTCPE port map (u0/cnt18(4),u0/cnt18_T(4),u0/SCLK_TMP,'0','0','1');
u0/cnt18_T(4) <= ((u0/cnt18(1) AND u0/cnt18(0) AND u0/cnt18(2) AND 
	u0/cnt18(3))
	OR (u0/cnt18(1) AND NOT u0/cnt18(0) AND NOT u0/cnt18(2) AND 
	NOT u0/cnt18(3) AND u0/cnt18(4)));

FTCPE_u0/cnt5000: FTCPE port map (u0/cnt500(0),u0/cnt500_T(0),F50M,'0','0','1');
u0/cnt500_T(0) <= NOT ((NOT u0/cnt500(1) AND NOT u0/cnt500(0) AND u0/cnt500(2) AND 
	NOT u0/cnt500(3) AND u0/cnt500(4) AND u0/cnt500(5) AND u0/cnt500(6) AND 
	u0/cnt500(7) AND u0/cnt500(8)));

FTCPE_u0/cnt5001: FTCPE port map (u0/cnt500(1),u0/cnt500(0),F50M,'0','0','1');

FTCPE_u0/cnt5002: FTCPE port map (u0/cnt500(2),u0/cnt500_T(2),F50M,'0','0','1');
u0/cnt500_T(2) <= ((u0/cnt500(1) AND u0/cnt500(0))
	OR (NOT u0/cnt500(1) AND NOT u0/cnt500(0) AND u0/cnt500(2) AND 
	NOT u0/cnt500(3) AND u0/cnt500(4) AND u0/cnt500(5) AND u0/cnt500(6) AND 
	u0/cnt500(7) AND u0/cnt500(8)));

FTCPE_u0/cnt5003: FTCPE port map (u0/cnt500(3),u0/cnt500_T(3),F50M,'0','0','1');
u0/cnt500_T(3) <= (u0/cnt500(1) AND u0/cnt500(0) AND u0/cnt500(2));

FTCPE_u0/cnt5004: FTCPE port map (u0/cnt500(4),u0/cnt500_T(4),F50M,'0','0','1');
u0/cnt500_T(4) <= ((u0/cnt500(1) AND u0/cnt500(0) AND u0/cnt500(2) AND 
	u0/cnt500(3))
	OR (NOT u0/cnt500(1) AND NOT u0/cnt500(0) AND u0/cnt500(2) AND 
	NOT u0/cnt500(3) AND u0/cnt500(4) AND u0/cnt500(5) AND u0/cnt500(6) AND 
	u0/cnt500(7) AND u0/cnt500(8)));

FTCPE_u0/cnt5005: FTCPE port map (u0/cnt500(5),u0/cnt500_T(5),F50M,'0','0','1');
u0/cnt500_T(5) <= ((u0/cnt500(1) AND u0/cnt500(0) AND u0/cnt500(2) AND 
	u0/cnt500(3) AND u0/cnt500(4))
	OR (NOT u0/cnt500(1) AND NOT u0/cnt500(0) AND u0/cnt500(2) AND 
	NOT u0/cnt500(3) AND u0/cnt500(4) AND u0/cnt500(5) AND u0/cnt500(6) AND 
	u0/cnt500(7) AND u0/cnt500(8)));

FTCPE_u0/cnt5006: FTCPE port map (u0/cnt500(6),u0/cnt500_T(6),F50M,'0','0','1');
u0/cnt500_T(6) <= ((u0/cnt500(1) AND u0/cnt500(0) AND u0/cnt500(2) AND 
	u0/cnt500(3) AND u0/cnt500(4) AND u0/cnt500(5))
	OR (NOT u0/cnt500(1) AND NOT u0/cnt500(0) AND u0/cnt500(2) AND 
	NOT u0/cnt500(3) AND u0/cnt500(4) AND u0/cnt500(5) AND u0/cnt500(6) AND 
	u0/cnt500(7) AND u0/cnt500(8)));

FTCPE_u0/cnt5007: FTCPE port map (u0/cnt500(7),u0/cnt500_T(7),F50M,'0','0','1');
u0/cnt500_T(7) <= ((u0/cnt500(1) AND u0/cnt500(0) AND u0/cnt500(2) AND 
	u0/cnt500(3) AND u0/cnt500(4) AND u0/cnt500(5) AND u0/cnt500(6))
	OR (NOT u0/cnt500(1) AND NOT u0/cnt500(0) AND u0/cnt500(2) AND 
	NOT u0/cnt500(3) AND u0/cnt500(4) AND u0/cnt500(5) AND u0/cnt500(6) AND 
	u0/cnt500(7) AND u0/cnt500(8)));

FTCPE_u0/cnt5008: FTCPE port map (u0/cnt500(8),u0/cnt500_T(8),F50M,'0','0','1');
u0/cnt500_T(8) <= ((u0/cnt500(1) AND u0/cnt500(0) AND u0/cnt500(2) AND 
	u0/cnt500(3) AND u0/cnt500(4) AND u0/cnt500(5) AND u0/cnt500(6) AND 
	u0/cnt500(7))
	OR (NOT u0/cnt500(1) AND NOT u0/cnt500(0) AND u0/cnt500(2) AND 
	NOT u0/cnt500(3) AND u0/cnt500(4) AND u0/cnt500(5) AND u0/cnt500(6) AND 
	u0/cnt500(7) AND u0/cnt500(8)));


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FDDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 FTDCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XA2C64A-7-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5         XA2C64A-7-VQ44      29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              23 pdate<14>                     
  2 KPR                              24 TDO                           
  3 KPR                              25 GND                           
  4 GND                              26 VCCIO-1.8                     
  5 pdate<5>                         27 pdate<13>                     
  6 pdate<6>                         28 pdate<12>                     
  7 VCCIO-1.8                        29 pdate<11>                     
  8 pdate<7>                         30 KPR                           
  9 TDI                              31 KPR                           
 10 TMS                              32 KPR                           
 11 TCK                              33 KPR                           
 12 pdate<8>                         34 KPR                           
 13 pdate<9>                         35 VCCAUX                        
 14 KPR                              36 KPR                           
 15 VCC                              37 KPR                           
 16 KPR                              38 din                           
 17 GND                              39 pdate<0>                      
 18 pdate<4>                         40 pdate<10>                     
 19 pdate<3>                         41 KPR                           
 20 pdate<2>                         42 KPR                           
 21 pdate<1>                         43 F50M                          
 22 pdate<15>                        44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
        PGND  = Unused I/O configured as additional Ground pin
         KPR  = Unused I/O with weak keeper (leave unconnected)
         WPU  = Unused I/O with weak pull up (leave unconnected)
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
      VCCAUX  = Power supply for JTAG pins
   VCCIO-3.3  = I/O supply voltage for LVTTL, LVCMOS33, SSTL3_I
   VCCIO-2.5  = I/O supply voltage for LVCMOS25, SSTL2_I
   VCCIO-1.8  = I/O supply voltage for LVCMOS18
   VCCIO-1.5  = I/O supply voltage for LVCMOS15, HSTL_I
        VREF  = Reference voltage for indicated input standard
       *VREF  = Reference voltage pin selected by software
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xa2c*-*-*
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Use DATA_GATE Attribute                     : ON
Set Tristate Outputs to Termination Mode    : KEEPER
Default Voltage Standard for All Outputs    : LVCMOS18
Input Limit                                 : 32
Pterm Limit                                 : 28
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
