/*
** ###################################################################
**     Processors:          MIMX94398AVKE_ca55
**                          MIMX94398AVKE_cm33_core0
**                          MIMX94398AVKE_cm33_core1
**                          MIMX94398AVKE_cm7_core0
**                          MIMX94398AVKE_cm7_core1
**                          MIMX94398AVKJ_ca55
**                          MIMX94398AVKJ_cm33_core0
**                          MIMX94398AVKJ_cm33_core1
**                          MIMX94398AVKJ_cm7_core0
**                          MIMX94398AVKJ_cm7_core1
**                          MIMX94398AVKM_ca55
**                          MIMX94398AVKM_cm33_core0
**                          MIMX94398AVKM_cm33_core1
**                          MIMX94398AVKM_cm7_core0
**                          MIMX94398AVKM_cm7_core1
**                          MIMX94398AVME_ca55
**                          MIMX94398AVME_cm33_core0
**                          MIMX94398AVME_cm33_core1
**                          MIMX94398AVME_cm7_core0
**                          MIMX94398AVME_cm7_core1
**                          MIMX94398AVMJ_ca55
**                          MIMX94398AVMJ_cm33_core0
**                          MIMX94398AVMJ_cm33_core1
**                          MIMX94398AVMJ_cm7_core0
**                          MIMX94398AVMJ_cm7_core1
**                          MIMX94398AVMM_ca55
**                          MIMX94398AVMM_cm33_core0
**                          MIMX94398AVMM_cm33_core1
**                          MIMX94398AVMM_cm7_core0
**                          MIMX94398AVMM_cm7_core1
**                          MIMX94398CVKE_ca55
**                          MIMX94398CVKE_cm33_core0
**                          MIMX94398CVKE_cm33_core1
**                          MIMX94398CVKE_cm7_core0
**                          MIMX94398CVKE_cm7_core1
**                          MIMX94398CVKJ_ca55
**                          MIMX94398CVKJ_cm33_core0
**                          MIMX94398CVKJ_cm33_core1
**                          MIMX94398CVKJ_cm7_core0
**                          MIMX94398CVKJ_cm7_core1
**                          MIMX94398CVKM_ca55
**                          MIMX94398CVKM_cm33_core0
**                          MIMX94398CVKM_cm33_core1
**                          MIMX94398CVKM_cm7_core0
**                          MIMX94398CVKM_cm7_core1
**                          MIMX94398CVME_ca55
**                          MIMX94398CVME_cm33_core0
**                          MIMX94398CVME_cm33_core1
**                          MIMX94398CVME_cm7_core0
**                          MIMX94398CVME_cm7_core1
**                          MIMX94398CVMJ_ca55
**                          MIMX94398CVMJ_cm33_core0
**                          MIMX94398CVMJ_cm33_core1
**                          MIMX94398CVMJ_cm7_core0
**                          MIMX94398CVMJ_cm7_core1
**                          MIMX94398CVMM_ca55
**                          MIMX94398CVMM_cm33_core0
**                          MIMX94398CVMM_cm33_core1
**                          MIMX94398CVMM_cm7_core0
**                          MIMX94398CVMM_cm7_core1
**                          MIMX94398DVKE_ca55
**                          MIMX94398DVKE_cm33_core0
**                          MIMX94398DVKE_cm33_core1
**                          MIMX94398DVKE_cm7_core0
**                          MIMX94398DVKE_cm7_core1
**                          MIMX94398DVKJ_ca55
**                          MIMX94398DVKJ_cm33_core0
**                          MIMX94398DVKJ_cm33_core1
**                          MIMX94398DVKJ_cm7_core0
**                          MIMX94398DVKJ_cm7_core1
**                          MIMX94398DVKM_ca55
**                          MIMX94398DVKM_cm33_core0
**                          MIMX94398DVKM_cm33_core1
**                          MIMX94398DVKM_cm7_core0
**                          MIMX94398DVKM_cm7_core1
**                          MIMX94398DVME_ca55
**                          MIMX94398DVME_cm33_core0
**                          MIMX94398DVME_cm33_core1
**                          MIMX94398DVME_cm7_core0
**                          MIMX94398DVME_cm7_core1
**                          MIMX94398DVMJ_ca55
**                          MIMX94398DVMJ_cm33_core0
**                          MIMX94398DVMJ_cm33_core1
**                          MIMX94398DVMJ_cm7_core0
**                          MIMX94398DVMJ_cm7_core1
**                          MIMX94398DVMM_ca55
**                          MIMX94398DVMM_cm33_core0
**                          MIMX94398DVMM_cm33_core1
**                          MIMX94398DVMM_cm7_core0
**                          MIMX94398DVMM_cm7_core1
**                          MIMX94398XVKE_ca55
**                          MIMX94398XVKE_cm33_core0
**                          MIMX94398XVKE_cm33_core1
**                          MIMX94398XVKE_cm7_core0
**                          MIMX94398XVKE_cm7_core1
**                          MIMX94398XVKJ_ca55
**                          MIMX94398XVKJ_cm33_core0
**                          MIMX94398XVKJ_cm33_core1
**                          MIMX94398XVKJ_cm7_core0
**                          MIMX94398XVKJ_cm7_core1
**                          MIMX94398XVKM_ca55
**                          MIMX94398XVKM_cm33_core0
**                          MIMX94398XVKM_cm33_core1
**                          MIMX94398XVKM_cm7_core0
**                          MIMX94398XVKM_cm7_core1
**                          MIMX94398XVME_ca55
**                          MIMX94398XVME_cm33_core0
**                          MIMX94398XVME_cm33_core1
**                          MIMX94398XVME_cm7_core0
**                          MIMX94398XVME_cm7_core1
**                          MIMX94398XVMJ_ca55
**                          MIMX94398XVMJ_cm33_core0
**                          MIMX94398XVMJ_cm33_core1
**                          MIMX94398XVMJ_cm7_core0
**                          MIMX94398XVMJ_cm7_core1
**                          MIMX94398XVMM_ca55
**                          MIMX94398XVMM_cm33_core0
**                          MIMX94398XVMM_cm33_core1
**                          MIMX94398XVMM_cm7_core0
**                          MIMX94398XVMM_cm7_core1
**
**     Version:             rev. 1.0, 2023-11-01
**     Build:               b250109
**
**     Abstract:
**         CMSIS Peripheral Access Layer for ENDAT3
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-11-01)
**         Initial version.
**         core name and core alias name
**         +---------------------------------------------------------------------+
**         | core name  |                  core alias name                       |
**         +---------------------------------------------------------------------+
**         | cm33_core0 | m33, cm33                                              |
**         +---------------------------------------------------------------------+
**         | cm33_core1 | m33_2, cm33_2, cm33_sync, netcmix_cm33                 |
**         +---------------------------------------------------------------------+
**         | cm7_core0  | m7, cm7                                                |
**         +---------------------------------------------------------------------+
**         | cm7_core1  | m7_2, cm7_2                                            |
**         +---------------------------------------------------------------------+
**         | ca55_core0 | a55, ca55, a55_0, ca55_0                               |
**         +---------------------------------------------------------------------+
**         | ca55_core1 | a55, ca55, a55_1, ca55_1                               |
**         +---------------------------------------------------------------------+
**         | ca55_core2 | a55, ca55, a55_2, ca55_2                               |
**         +---------------------------------------------------------------------+
**         | ca55_core3 | a55, ca55, a55_3, ca55_3                               |
**         +---------------------------------------------------------------------+
**
** ###################################################################
*/

/*!
 * @file ENDAT3.h
 * @version 1.0
 * @date 2023-11-01
 * @brief CMSIS Peripheral Access Layer for ENDAT3
 *
 * CMSIS Peripheral Access Layer for ENDAT3
 */

#if !defined(ENDAT3_H_)
#define ENDAT3_H_                                /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX94398AVKE_ca55) || defined(CPU_MIMX94398AVKJ_ca55) || defined(CPU_MIMX94398AVKM_ca55) || defined(CPU_MIMX94398AVME_ca55) || defined(CPU_MIMX94398AVMJ_ca55) || defined(CPU_MIMX94398AVMM_ca55) || defined(CPU_MIMX94398CVKE_ca55) || defined(CPU_MIMX94398CVKJ_ca55) || defined(CPU_MIMX94398CVKM_ca55) || defined(CPU_MIMX94398CVME_ca55) || defined(CPU_MIMX94398CVMJ_ca55) || defined(CPU_MIMX94398CVMM_ca55) || defined(CPU_MIMX94398DVKE_ca55) || defined(CPU_MIMX94398DVKJ_ca55) || defined(CPU_MIMX94398DVKM_ca55) || defined(CPU_MIMX94398DVME_ca55) || defined(CPU_MIMX94398DVMJ_ca55) || defined(CPU_MIMX94398DVMM_ca55) || defined(CPU_MIMX94398XVKE_ca55) || defined(CPU_MIMX94398XVKJ_ca55) || defined(CPU_MIMX94398XVKM_ca55) || defined(CPU_MIMX94398XVME_ca55) || defined(CPU_MIMX94398XVMJ_ca55) || defined(CPU_MIMX94398XVMM_ca55))
#include "MIMX94398_ca55_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core0) || defined(CPU_MIMX94398AVKJ_cm33_core0) || defined(CPU_MIMX94398AVKM_cm33_core0) || defined(CPU_MIMX94398AVME_cm33_core0) || defined(CPU_MIMX94398AVMJ_cm33_core0) || defined(CPU_MIMX94398AVMM_cm33_core0) || defined(CPU_MIMX94398CVKE_cm33_core0) || defined(CPU_MIMX94398CVKJ_cm33_core0) || defined(CPU_MIMX94398CVKM_cm33_core0) || defined(CPU_MIMX94398CVME_cm33_core0) || defined(CPU_MIMX94398CVMJ_cm33_core0) || defined(CPU_MIMX94398CVMM_cm33_core0) || defined(CPU_MIMX94398DVKE_cm33_core0) || defined(CPU_MIMX94398DVKJ_cm33_core0) || defined(CPU_MIMX94398DVKM_cm33_core0) || defined(CPU_MIMX94398DVME_cm33_core0) || defined(CPU_MIMX94398DVMJ_cm33_core0) || defined(CPU_MIMX94398DVMM_cm33_core0) || defined(CPU_MIMX94398XVKE_cm33_core0) || defined(CPU_MIMX94398XVKJ_cm33_core0) || defined(CPU_MIMX94398XVKM_cm33_core0) || defined(CPU_MIMX94398XVME_cm33_core0) || defined(CPU_MIMX94398XVMJ_cm33_core0) || defined(CPU_MIMX94398XVMM_cm33_core0))
#include "MIMX94398_cm33_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core1) || defined(CPU_MIMX94398AVKJ_cm33_core1) || defined(CPU_MIMX94398AVKM_cm33_core1) || defined(CPU_MIMX94398AVME_cm33_core1) || defined(CPU_MIMX94398AVMJ_cm33_core1) || defined(CPU_MIMX94398AVMM_cm33_core1) || defined(CPU_MIMX94398CVKE_cm33_core1) || defined(CPU_MIMX94398CVKJ_cm33_core1) || defined(CPU_MIMX94398CVKM_cm33_core1) || defined(CPU_MIMX94398CVME_cm33_core1) || defined(CPU_MIMX94398CVMJ_cm33_core1) || defined(CPU_MIMX94398CVMM_cm33_core1) || defined(CPU_MIMX94398DVKE_cm33_core1) || defined(CPU_MIMX94398DVKJ_cm33_core1) || defined(CPU_MIMX94398DVKM_cm33_core1) || defined(CPU_MIMX94398DVME_cm33_core1) || defined(CPU_MIMX94398DVMJ_cm33_core1) || defined(CPU_MIMX94398DVMM_cm33_core1) || defined(CPU_MIMX94398XVKE_cm33_core1) || defined(CPU_MIMX94398XVKJ_cm33_core1) || defined(CPU_MIMX94398XVKM_cm33_core1) || defined(CPU_MIMX94398XVME_cm33_core1) || defined(CPU_MIMX94398XVMJ_cm33_core1) || defined(CPU_MIMX94398XVMM_cm33_core1))
#include "MIMX94398_cm33_core1_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core0) || defined(CPU_MIMX94398AVKJ_cm7_core0) || defined(CPU_MIMX94398AVKM_cm7_core0) || defined(CPU_MIMX94398AVME_cm7_core0) || defined(CPU_MIMX94398AVMJ_cm7_core0) || defined(CPU_MIMX94398AVMM_cm7_core0) || defined(CPU_MIMX94398CVKE_cm7_core0) || defined(CPU_MIMX94398CVKJ_cm7_core0) || defined(CPU_MIMX94398CVKM_cm7_core0) || defined(CPU_MIMX94398CVME_cm7_core0) || defined(CPU_MIMX94398CVMJ_cm7_core0) || defined(CPU_MIMX94398CVMM_cm7_core0) || defined(CPU_MIMX94398DVKE_cm7_core0) || defined(CPU_MIMX94398DVKJ_cm7_core0) || defined(CPU_MIMX94398DVKM_cm7_core0) || defined(CPU_MIMX94398DVME_cm7_core0) || defined(CPU_MIMX94398DVMJ_cm7_core0) || defined(CPU_MIMX94398DVMM_cm7_core0) || defined(CPU_MIMX94398XVKE_cm7_core0) || defined(CPU_MIMX94398XVKJ_cm7_core0) || defined(CPU_MIMX94398XVKM_cm7_core0) || defined(CPU_MIMX94398XVME_cm7_core0) || defined(CPU_MIMX94398XVMJ_cm7_core0) || defined(CPU_MIMX94398XVMM_cm7_core0))
#include "MIMX94398_cm7_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core1) || defined(CPU_MIMX94398AVKJ_cm7_core1) || defined(CPU_MIMX94398AVKM_cm7_core1) || defined(CPU_MIMX94398AVME_cm7_core1) || defined(CPU_MIMX94398AVMJ_cm7_core1) || defined(CPU_MIMX94398AVMM_cm7_core1) || defined(CPU_MIMX94398CVKE_cm7_core1) || defined(CPU_MIMX94398CVKJ_cm7_core1) || defined(CPU_MIMX94398CVKM_cm7_core1) || defined(CPU_MIMX94398CVME_cm7_core1) || defined(CPU_MIMX94398CVMJ_cm7_core1) || defined(CPU_MIMX94398CVMM_cm7_core1) || defined(CPU_MIMX94398DVKE_cm7_core1) || defined(CPU_MIMX94398DVKJ_cm7_core1) || defined(CPU_MIMX94398DVKM_cm7_core1) || defined(CPU_MIMX94398DVME_cm7_core1) || defined(CPU_MIMX94398DVMJ_cm7_core1) || defined(CPU_MIMX94398DVMM_cm7_core1) || defined(CPU_MIMX94398XVKE_cm7_core1) || defined(CPU_MIMX94398XVKJ_cm7_core1) || defined(CPU_MIMX94398XVKM_cm7_core1) || defined(CPU_MIMX94398XVME_cm7_core1) || defined(CPU_MIMX94398XVMJ_cm7_core1) || defined(CPU_MIMX94398XVMM_cm7_core1))
#include "MIMX94398_cm7_core1_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- ENDAT3 Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup ENDAT3_Peripheral_Access_Layer ENDAT3 Peripheral Access Layer
 * @{
 */

/** ENDAT3 - Size of Registers Arrays */
#define ENDAT3_FG_IRQN_MASK_COUNT                 3u
#define ENDAT3_SC_STATUSN_COUNT                   2u

/** ENDAT3 - Register Layout Typedef */
typedef struct {
       uint8_t RESERVED_0[4];
  __I  uint32_t INSTANTIATION_INFO;                /**< Instantiation Info, offset: 0x4 */
  __IO uint32_t CONFIG_0;                          /**< Config 0, offset: 0x8 */
  __IO uint32_t CONFIG_1;                          /**< Config 1, offset: 0xC */
  __IO uint32_t CONFIG_2;                          /**< Config 2, offset: 0x10 */
  __IO uint32_t CONFIG_3;                          /**< Config 3, offset: 0x14 */
  __IO uint32_t CONFIG_4;                          /**< Config 4, offset: 0x18 */
       uint8_t RESERVED_1[4];
  __IO uint32_t BG_IRQ_MASK;                       /**< Background Interrupt Mask, offset: 0x20 */
  __IO uint32_t FG_IRQ_MASK[ENDAT3_FG_IRQN_MASK_COUNT]; /**< Foreground Interrupt Mask, array offset: 0x24, array step: 0x4 */
  __IO uint32_t SAFETY_PACKET_0;                   /**< Safety Packet, offset: 0x30 */
  __IO uint32_t SAFETY_PACKET_1;                   /**< Safety Packet 1, offset: 0x34 */
  __IO uint32_t CONFIG_RECOVERY;                   /**< Config Recovery, offset: 0x38 */
       uint8_t RESERVED_2[3988];
  __O  uint32_t IRQ_CLEAR;                         /**< Interrupt Clear, offset: 0xFD0 */
  __IO uint32_t BG_REQ_0;                          /**< Background Request 0, offset: 0xFD4 */
  __IO uint32_t BG_REQ_1;                          /**< Background Request 1, offset: 0xFD8 */
  __IO uint32_t BG_REQ_2;                          /**< Background Request 2, offset: 0xFDC */
  __I  uint32_t BG_RSP_0;                          /**< Background Response 0, offset: 0xFE0 */
  __I  uint32_t BG_RSP_1;                          /**< Background Response 1, offset: 0xFE4 */
  __IO uint32_t FG_REQ_0;                          /**< Foreground Request 0, offset: 0xFE8 */
  __IO uint32_t FG_REQ_1;                          /**< Foreground Request 1, offset: 0xFEC */
  __I  uint32_t SC_STATUS[ENDAT3_SC_STATUSN_COUNT]; /**< Safety Collector Status, array offset: 0xFF0, array step: 0x4 */
  __I  uint32_t COUNTERS;                          /**< Counters, offset: 0xFF8 */
  __I  uint32_t FG_STATUS;                         /**< Foreground Status, offset: 0xFFC */
} ENDAT3_Type;

/* ----------------------------------------------------------------------------
   -- ENDAT3 Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup ENDAT3_Register_Masks ENDAT3 Register Masks
 * @{
 */

/*! @name INSTANTIATION_INFO - Instantiation Info */
/*! @{ */

#define ENDAT3_INSTANTIATION_INFO_NUM_BUS_NODES_SUPP_MASK (0xFFU)
#define ENDAT3_INSTANTIATION_INFO_NUM_BUS_NODES_SUPP_SHIFT (0U)
/*! NUM_BUS_NODES_SUPP - Number of Bus Nodes Supported */
#define ENDAT3_INSTANTIATION_INFO_NUM_BUS_NODES_SUPP(x) (((uint32_t)(((uint32_t)(x)) << ENDAT3_INSTANTIATION_INFO_NUM_BUS_NODES_SUPP_SHIFT)) & ENDAT3_INSTANTIATION_INFO_NUM_BUS_NODES_SUPP_MASK)

#define ENDAT3_INSTANTIATION_INFO_FID_BASED_MEMORY_ENABLE_MASK (0x100U)
#define ENDAT3_INSTANTIATION_INFO_FID_BASED_MEMORY_ENABLE_SHIFT (8U)
/*! FID_BASED_MEMORY_ENABLE - FID Based Memory Enable */
#define ENDAT3_INSTANTIATION_INFO_FID_BASED_MEMORY_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << ENDAT3_INSTANTIATION_INFO_FID_BASED_MEMORY_ENABLE_SHIFT)) & ENDAT3_INSTANTIATION_INFO_FID_BASED_MEMORY_ENABLE_MASK)

#define ENDAT3_INSTANTIATION_INFO_USE_12_5_MBIT_ONLY_MASK (0x200U)
#define ENDAT3_INSTANTIATION_INFO_USE_12_5_MBIT_ONLY_SHIFT (9U)
/*! USE_12_5_MBIT_ONLY - Use 12.5 Mbps */
#define ENDAT3_INSTANTIATION_INFO_USE_12_5_MBIT_ONLY(x) (((uint32_t)(((uint32_t)(x)) << ENDAT3_INSTANTIATION_INFO_USE_12_5_MBIT_ONLY_SHIFT)) & ENDAT3_INSTANTIATION_INFO_USE_12_5_MBIT_ONLY_MASK)

#define ENDAT3_INSTANTIATION_INFO_IRQ_AUTO_CLEAR_ENABLE_MASK (0x400U)
#define ENDAT3_INSTANTIATION_INFO_IRQ_AUTO_CLEAR_ENABLE_SHIFT (10U)
/*! IRQ_AUTO_CLEAR_ENABLE - Interrupt Auto Clear Enable
 *  0b0..Indicates that interrupts must be cleared via the bus interface.
 *  0b1..Indicates that automatic IRQ clearing is activated. This means that interrupts will be reset by the EnDat Master itself.
 */
#define ENDAT3_INSTANTIATION_INFO_IRQ_AUTO_CLEAR_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << ENDAT3_INSTANTIATION_INFO_IRQ_AUTO_CLEAR_ENABLE_SHIFT)) & ENDAT3_INSTANTIATION_INFO_IRQ_AUTO_CLEAR_ENABLE_MASK)

#define ENDAT3_INSTANTIATION_INFO_DEBUG_ENABLE_MASK (0x800U)
#define ENDAT3_INSTANTIATION_INFO_DEBUG_ENABLE_SHIFT (11U)
/*! DEBUG_ENABLE - Debug Enable
 *  0b0..Debug is disabled.
 *  0b1..Debug is enabled.
 */
#define ENDAT3_INSTANTIATION_INFO_DEBUG_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << ENDAT3_INSTANTIATION_INFO_DEBUG_ENABLE_SHIFT)) & ENDAT3_INSTANTIATION_INFO_DEBUG_ENABLE_MASK)

#define ENDAT3_INSTANTIATION_INFO_NUM_SAFETY_PACKETS_MASK (0xF000U)
#define ENDAT3_INSTANTIATION_INFO_NUM_SAFETY_PACKETS_SHIFT (12U)
/*! NUM_SAFETY_PACKETS - Number of Safety Packets */
#define ENDAT3_INSTANTIATION_INFO_NUM_SAFETY_PACKETS(x) (((uint32_t)(((uint32_t)(x)) << ENDAT3_INSTANTIATION_INFO_NUM_SAFETY_PACKETS_SHIFT)) & ENDAT3_INSTANTIATION_INFO_NUM_SAFETY_PACKETS_MASK)
/*! @} */

/*! @name CONFIG_0 - Config 0 */
/*! @{ */

#define ENDAT3_CONFIG_0_HW_STROBE_EN_MASK        (0x1U)
#define ENDAT3_CONFIG_0_HW_STROBE_EN_SHIFT       (0U)
/*! HW_STROBE_EN - Hardware Strobe Enable
 *  0b0..Disables hardware strobe. Input hw_strobe is ignored.
 *  0b1..Enables hardware strobe. Logical 1 at input hw_strobe starts the transmission of a request.
 */
#define ENDAT3_CONFIG_0_HW_STROBE_EN(x)          (((uint32_t)(((uint32_t)(x)) << ENDAT3_CONFIG_0_HW_STROBE_EN_SHIFT)) & ENDAT3_CONFIG_0_HW_STROBE_EN_MASK)

#define ENDAT3_CONFIG_0_BG_HANDLER_EN_MASK       (0x2U)
#define ENDAT3_CONFIG_0_BG_HANDLER_EN_SHIFT      (1U)
/*! BG_HANDLER_EN - Background Handler Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define ENDAT3_CONFIG_0_BG_HANDLER_EN(x)         (((uint32_t)(((uint32_t)(x)) << ENDAT3_CONFIG_0_BG_HANDLER_EN_SHIFT)) & ENDAT3_CONFIG_0_BG_HANDLER_EN_MASK)

#define ENDAT3_CONFIG_0_NUM_BUS_SLAVES_MASK      (0x1F00U)
#define ENDAT3_CONFIG_0_NUM_BUS_SLAVES_SHIFT     (8U)
/*! NUM_BUS_SLAVES - Number of Connected Bus Participants */
#define ENDAT3_CONFIG_0_NUM_BUS_SLAVES(x)        (((uint32_t)(((uint32_t)(x)) << ENDAT3_CONFIG_0_NUM_BUS_SLAVES_SHIFT)) & ENDAT3_CONFIG_0_NUM_BUS_SLAVES_MASK)

#define ENDAT3_CONFIG_0_SW_RESET_MASK            (0x1000000U)
#define ENDAT3_CONFIG_0_SW_RESET_SHIFT           (24U)
/*! SW_RESET - Software Reset
 *  0b0..Disable
 *  0b1..Enable
 */
#define ENDAT3_CONFIG_0_SW_RESET(x)              (((uint32_t)(((uint32_t)(x)) << ENDAT3_CONFIG_0_SW_RESET_SHIFT)) & ENDAT3_CONFIG_0_SW_RESET_MASK)
/*! @} */

/*! @name CONFIG_1 - Config 1 */
/*! @{ */

#define ENDAT3_CONFIG_1_CFG_CLKDIV_MASK          (0x1F0000U)
#define ENDAT3_CONFIG_1_CFG_CLKDIV_SHIFT         (16U)
/*! CFG_CLKDIV - Configure Clock Divider */
#define ENDAT3_CONFIG_1_CFG_CLKDIV(x)            (((uint32_t)(((uint32_t)(x)) << ENDAT3_CONFIG_1_CFG_CLKDIV_SHIFT)) & ENDAT3_CONFIG_1_CFG_CLKDIV_MASK)
/*! @} */

/*! @name CONFIG_2 - Config 2 */
/*! @{ */

#define ENDAT3_CONFIG_2_CFG_DEC_0_MASK           (0x1FU)
#define ENDAT3_CONFIG_2_CFG_DEC_0_SHIFT          (0U)
/*! CFG_DEC_0 - Configure Decoder 0 */
#define ENDAT3_CONFIG_2_CFG_DEC_0(x)             (((uint32_t)(((uint32_t)(x)) << ENDAT3_CONFIG_2_CFG_DEC_0_SHIFT)) & ENDAT3_CONFIG_2_CFG_DEC_0_MASK)

#define ENDAT3_CONFIG_2_CFG_DEC_1_MASK           (0x1F0000U)
#define ENDAT3_CONFIG_2_CFG_DEC_1_SHIFT          (16U)
/*! CFG_DEC_1 - Configure Decoder 1 */
#define ENDAT3_CONFIG_2_CFG_DEC_1(x)             (((uint32_t)(((uint32_t)(x)) << ENDAT3_CONFIG_2_CFG_DEC_1_SHIFT)) & ENDAT3_CONFIG_2_CFG_DEC_1_MASK)
/*! @} */

/*! @name CONFIG_3 - Config 3 */
/*! @{ */

#define ENDAT3_CONFIG_3_CFG_DEC_2_MASK           (0x1FU)
#define ENDAT3_CONFIG_3_CFG_DEC_2_SHIFT          (0U)
/*! CFG_DEC_2 - Configure Decoder 2 */
#define ENDAT3_CONFIG_3_CFG_DEC_2(x)             (((uint32_t)(((uint32_t)(x)) << ENDAT3_CONFIG_3_CFG_DEC_2_SHIFT)) & ENDAT3_CONFIG_3_CFG_DEC_2_MASK)

#define ENDAT3_CONFIG_3_CFG_DEC_3_MASK           (0x1F0000U)
#define ENDAT3_CONFIG_3_CFG_DEC_3_SHIFT          (16U)
/*! CFG_DEC_3 - Configure Decoder 3 */
#define ENDAT3_CONFIG_3_CFG_DEC_3(x)             (((uint32_t)(((uint32_t)(x)) << ENDAT3_CONFIG_3_CFG_DEC_3_SHIFT)) & ENDAT3_CONFIG_3_CFG_DEC_3_MASK)
/*! @} */

/*! @name CONFIG_4 - Config 4 */
/*! @{ */

#define ENDAT3_CONFIG_4_CFG_WATCHDOG_MASK        (0xFFFFU)
#define ENDAT3_CONFIG_4_CFG_WATCHDOG_SHIFT       (0U)
/*! CFG_WATCHDOG - Configure Watchdog */
#define ENDAT3_CONFIG_4_CFG_WATCHDOG(x)          (((uint32_t)(((uint32_t)(x)) << ENDAT3_CONFIG_4_CFG_WATCHDOG_SHIFT)) & ENDAT3_CONFIG_4_CFG_WATCHDOG_MASK)
/*! @} */

/*! @name BG_IRQ_MASK - Background Interrupt Mask */
/*! @{ */

#define ENDAT3_BG_IRQ_MASK_BIM_BG_ERR_EXEC_MASK  (0x1U)
#define ENDAT3_BG_IRQ_MASK_BIM_BG_ERR_EXEC_SHIFT (0U)
/*! BIM_BG_ERR_EXEC - BIM Background Error Execute
 *  0b0..Disable
 *  0b1..Enable
 */
#define ENDAT3_BG_IRQ_MASK_BIM_BG_ERR_EXEC(x)    (((uint32_t)(((uint32_t)(x)) << ENDAT3_BG_IRQ_MASK_BIM_BG_ERR_EXEC_SHIFT)) & ENDAT3_BG_IRQ_MASK_BIM_BG_ERR_EXEC_MASK)

#define ENDAT3_BG_IRQ_MASK_BIM_BG_RSP_DATA_UPDATED_MASK (0x2U)
#define ENDAT3_BG_IRQ_MASK_BIM_BG_RSP_DATA_UPDATED_SHIFT (1U)
/*! BIM_BG_RSP_DATA_UPDATED - BIM Background Response Data Updated
 *  0b0..Disable
 *  0b1..Enable
 */
#define ENDAT3_BG_IRQ_MASK_BIM_BG_RSP_DATA_UPDATED(x) (((uint32_t)(((uint32_t)(x)) << ENDAT3_BG_IRQ_MASK_BIM_BG_RSP_DATA_UPDATED_SHIFT)) & ENDAT3_BG_IRQ_MASK_BIM_BG_RSP_DATA_UPDATED_MASK)

#define ENDAT3_BG_IRQ_MASK_BIM_BG_REQ_EMPTY_MASK (0x8U)
#define ENDAT3_BG_IRQ_MASK_BIM_BG_REQ_EMPTY_SHIFT (3U)
/*! BIM_BG_REQ_EMPTY - BIM Background Request Empty
 *  0b0..Disable
 *  0b1..Enable
 */
#define ENDAT3_BG_IRQ_MASK_BIM_BG_REQ_EMPTY(x)   (((uint32_t)(((uint32_t)(x)) << ENDAT3_BG_IRQ_MASK_BIM_BG_REQ_EMPTY_SHIFT)) & ENDAT3_BG_IRQ_MASK_BIM_BG_REQ_EMPTY_MASK)

#define ENDAT3_BG_IRQ_MASK_BIM_BG_HANDLER_IDLE_MASK (0x10U)
#define ENDAT3_BG_IRQ_MASK_BIM_BG_HANDLER_IDLE_SHIFT (4U)
/*! BIM_BG_HANDLER_IDLE - BIM Background Handler Idle
 *  0b0..Disable
 *  0b1..Enable
 */
#define ENDAT3_BG_IRQ_MASK_BIM_BG_HANDLER_IDLE(x) (((uint32_t)(((uint32_t)(x)) << ENDAT3_BG_IRQ_MASK_BIM_BG_HANDLER_IDLE_SHIFT)) & ENDAT3_BG_IRQ_MASK_BIM_BG_HANDLER_IDLE_MASK)

#define ENDAT3_BG_IRQ_MASK_BIM_BG_HANDLER_REQ_MASK (0x20U)
#define ENDAT3_BG_IRQ_MASK_BIM_BG_HANDLER_REQ_SHIFT (5U)
/*! BIM_BG_HANDLER_REQ - BIM Background Handler Request
 *  0b0..Disable
 *  0b1..Enable
 */
#define ENDAT3_BG_IRQ_MASK_BIM_BG_HANDLER_REQ(x) (((uint32_t)(((uint32_t)(x)) << ENDAT3_BG_IRQ_MASK_BIM_BG_HANDLER_REQ_SHIFT)) & ENDAT3_BG_IRQ_MASK_BIM_BG_HANDLER_REQ_MASK)

#define ENDAT3_BG_IRQ_MASK_BIM_BG_HANDLER_RSP_MASK (0x40U)
#define ENDAT3_BG_IRQ_MASK_BIM_BG_HANDLER_RSP_SHIFT (6U)
/*! BIM_BG_HANDLER_RSP - BIM Background Handler Response
 *  0b0..Disable
 *  0b1..Enable
 */
#define ENDAT3_BG_IRQ_MASK_BIM_BG_HANDLER_RSP(x) (((uint32_t)(((uint32_t)(x)) << ENDAT3_BG_IRQ_MASK_BIM_BG_HANDLER_RSP_SHIFT)) & ENDAT3_BG_IRQ_MASK_BIM_BG_HANDLER_RSP_MASK)

#define ENDAT3_BG_IRQ_MASK_BIM_BG_HANDLER_ERROR_MASK (0x80U)
#define ENDAT3_BG_IRQ_MASK_BIM_BG_HANDLER_ERROR_SHIFT (7U)
/*! BIM_BG_HANDLER_ERROR - BIM Background Handler Error
 *  0b0..Disable
 *  0b1..Enable
 */
#define ENDAT3_BG_IRQ_MASK_BIM_BG_HANDLER_ERROR(x) (((uint32_t)(((uint32_t)(x)) << ENDAT3_BG_IRQ_MASK_BIM_BG_HANDLER_ERROR_SHIFT)) & ENDAT3_BG_IRQ_MASK_BIM_BG_HANDLER_ERROR_MASK)
/*! @} */

/*! @name FG_IRQ_MASK - Foreground Interrupt Mask */
/*! @{ */

#define ENDAT3_FG_IRQ_MASK_FIxM_MASTER_READY_MASK (0x1U)
#define ENDAT3_FG_IRQ_MASK_FIxM_MASTER_READY_SHIFT (0U)
/*! FIxM_MASTER_READY - FIxM Master Ready
 *  0b0..Disable
 *  0b1..Enable
 */
#define ENDAT3_FG_IRQ_MASK_FIxM_MASTER_READY(x)  (((uint32_t)(((uint32_t)(x)) << ENDAT3_FG_IRQ_MASK_FIxM_MASTER_READY_SHIFT)) & ENDAT3_FG_IRQ_MASK_FIxM_MASTER_READY_MASK)

#define ENDAT3_FG_IRQ_MASK_FIxM_HPFF_MASK        (0x4U)
#define ENDAT3_FG_IRQ_MASK_FIxM_HPFF_SHIFT       (2U)
/*! FIxM_HPFF - FIxM HRFF
 *  0b0..Disable
 *  0b1..Enable
 */
#define ENDAT3_FG_IRQ_MASK_FIxM_HPFF(x)          (((uint32_t)(((uint32_t)(x)) << ENDAT3_FG_IRQ_MASK_FIxM_HPFF_SHIFT)) & ENDAT3_FG_IRQ_MASK_FIxM_HPFF_MASK)

#define ENDAT3_FG_IRQ_MASK_FIxM_HPFW_MASK        (0x8U)
#define ENDAT3_FG_IRQ_MASK_FIxM_HPFW_SHIFT       (3U)
/*! FIxM_HPFW - FIxM HRFW
 *  0b0..Disable
 *  0b1..Enable
 */
#define ENDAT3_FG_IRQ_MASK_FIxM_HPFW(x)          (((uint32_t)(((uint32_t)(x)) << ENDAT3_FG_IRQ_MASK_FIxM_HPFW_SHIFT)) & ENDAT3_FG_IRQ_MASK_FIxM_HPFW_MASK)

#define ENDAT3_FG_IRQ_MASK_FIxM_CS_ERROR_MASK    (0x10U)
#define ENDAT3_FG_IRQ_MASK_FIxM_CS_ERROR_SHIFT   (4U)
/*! FIxM_CS_ERROR - FIxM CS Error
 *  0b0..Disable
 *  0b1..Enable
 */
#define ENDAT3_FG_IRQ_MASK_FIxM_CS_ERROR(x)      (((uint32_t)(((uint32_t)(x)) << ENDAT3_FG_IRQ_MASK_FIxM_CS_ERROR_SHIFT)) & ENDAT3_FG_IRQ_MASK_FIxM_CS_ERROR_MASK)

#define ENDAT3_FG_IRQ_MASK_FIxM_PHY_ERROR_MASK   (0x20U)
#define ENDAT3_FG_IRQ_MASK_FIxM_PHY_ERROR_SHIFT  (5U)
/*! FIxM_PHY_ERROR - FIxM Physical Layer Error
 *  0b0..Disable
 *  0b1..Enable
 */
#define ENDAT3_FG_IRQ_MASK_FIxM_PHY_ERROR(x)     (((uint32_t)(((uint32_t)(x)) << ENDAT3_FG_IRQ_MASK_FIxM_PHY_ERROR_SHIFT)) & ENDAT3_FG_IRQ_MASK_FIxM_PHY_ERROR_MASK)

#define ENDAT3_FG_IRQ_MASK_FIxM_WD_ERROR_MASK    (0x40U)
#define ENDAT3_FG_IRQ_MASK_FIxM_WD_ERROR_SHIFT   (6U)
/*! FIxM_WD_ERROR - FIxM Watchdog Error
 *  0b0..Disable
 *  0b1..Enable
 */
#define ENDAT3_FG_IRQ_MASK_FIxM_WD_ERROR(x)      (((uint32_t)(((uint32_t)(x)) << ENDAT3_FG_IRQ_MASK_FIxM_WD_ERROR_SHIFT)) & ENDAT3_FG_IRQ_MASK_FIxM_WD_ERROR_MASK)

#define ENDAT3_FG_IRQ_MASK_FIxM_STROBE_ERROR_MASK (0x80U)
#define ENDAT3_FG_IRQ_MASK_FIxM_STROBE_ERROR_SHIFT (7U)
/*! FIxM_STROBE_ERROR - FIxM Hardware Strobe Error
 *  0b0..Disable
 *  0b1..Enable
 */
#define ENDAT3_FG_IRQ_MASK_FIxM_STROBE_ERROR(x)  (((uint32_t)(((uint32_t)(x)) << ENDAT3_FG_IRQ_MASK_FIxM_STROBE_ERROR_SHIFT)) & ENDAT3_FG_IRQ_MASK_FIxM_STROBE_ERROR_MASK)

#define ENDAT3_FG_IRQ_MASK_FIxM_BUS_ADDR_CNT_MASK (0x1F00U)
#define ENDAT3_FG_IRQ_MASK_FIxM_BUS_ADDR_CNT_SHIFT (8U)
/*! FIxM_BUS_ADDR_CNT - FIxM Bus Address Count */
#define ENDAT3_FG_IRQ_MASK_FIxM_BUS_ADDR_CNT(x)  (((uint32_t)(((uint32_t)(x)) << ENDAT3_FG_IRQ_MASK_FIxM_BUS_ADDR_CNT_SHIFT)) & ENDAT3_FG_IRQ_MASK_FIxM_BUS_ADDR_CNT_MASK)

#define ENDAT3_FG_IRQ_MASK_FIxM_FRAME_CNT_MASK   (0x1F0000U)
#define ENDAT3_FG_IRQ_MASK_FIxM_FRAME_CNT_SHIFT  (16U)
/*! FIxM_FRAME_CNT - FIxM Frame Count */
#define ENDAT3_FG_IRQ_MASK_FIxM_FRAME_CNT(x)     (((uint32_t)(((uint32_t)(x)) << ENDAT3_FG_IRQ_MASK_FIxM_FRAME_CNT_SHIFT)) & ENDAT3_FG_IRQ_MASK_FIxM_FRAME_CNT_MASK)

#define ENDAT3_FG_IRQ_MASK_FIxM_NEW_SAFETY_PACKET_MASK (0x200000U)
#define ENDAT3_FG_IRQ_MASK_FIxM_NEW_SAFETY_PACKET_SHIFT (21U)
/*! FIxM_NEW_SAFETY_PACKET - FIxM New Safety Packet */
#define ENDAT3_FG_IRQ_MASK_FIxM_NEW_SAFETY_PACKET(x) (((uint32_t)(((uint32_t)(x)) << ENDAT3_FG_IRQ_MASK_FIxM_NEW_SAFETY_PACKET_SHIFT)) & ENDAT3_FG_IRQ_MASK_FIxM_NEW_SAFETY_PACKET_MASK)

#define ENDAT3_FG_IRQ_MASK_FIxM_ADDR_CNT_EN_MASK (0x40000000U)
#define ENDAT3_FG_IRQ_MASK_FIxM_ADDR_CNT_EN_SHIFT (30U)
/*! FIxM_ADDR_CNT_EN - FIxM Address Count Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define ENDAT3_FG_IRQ_MASK_FIxM_ADDR_CNT_EN(x)   (((uint32_t)(((uint32_t)(x)) << ENDAT3_FG_IRQ_MASK_FIxM_ADDR_CNT_EN_SHIFT)) & ENDAT3_FG_IRQ_MASK_FIxM_ADDR_CNT_EN_MASK)

#define ENDAT3_FG_IRQ_MASK_FIxM_FRAME_CNT_EN_MASK (0x80000000U)
#define ENDAT3_FG_IRQ_MASK_FIxM_FRAME_CNT_EN_SHIFT (31U)
/*! FIxM_FRAME_CNT_EN - FIxM Frame Count Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define ENDAT3_FG_IRQ_MASK_FIxM_FRAME_CNT_EN(x)  (((uint32_t)(((uint32_t)(x)) << ENDAT3_FG_IRQ_MASK_FIxM_FRAME_CNT_EN_SHIFT)) & ENDAT3_FG_IRQ_MASK_FIxM_FRAME_CNT_EN_MASK)
/*! @} */

/* The count of ENDAT3_FG_IRQ_MASK */
#define ENDAT3_FG_IRQ_MASK_COUNT                 (3U)

/*! @name SAFETY_PACKET_0 - Safety Packet */
/*! @{ */

#define ENDAT3_SAFETY_PACKET_0_FID_SD1_0_MASK    (0x7FU)
#define ENDAT3_SAFETY_PACKET_0_FID_SD1_0_SHIFT   (0U)
/*! FID_SD1_0 - Safe Data 1 FID */
#define ENDAT3_SAFETY_PACKET_0_FID_SD1_0(x)      (((uint32_t)(((uint32_t)(x)) << ENDAT3_SAFETY_PACKET_0_FID_SD1_0_SHIFT)) & ENDAT3_SAFETY_PACKET_0_FID_SD1_0_MASK)

#define ENDAT3_SAFETY_PACKET_0_FID_SD1_HPF_0_MASK (0x80U)
#define ENDAT3_SAFETY_PACKET_0_FID_SD1_HPF_0_SHIFT (7U)
/*! FID_SD1_HPF_0 - Safe Data 1 in HPF
 *  0b0..Sets safe data 1 for the safety collector 0 in LPF.
 *  0b1..Sets safe data 1 for the safety collector 0 in HPF.
 */
#define ENDAT3_SAFETY_PACKET_0_FID_SD1_HPF_0(x)  (((uint32_t)(((uint32_t)(x)) << ENDAT3_SAFETY_PACKET_0_FID_SD1_HPF_0_SHIFT)) & ENDAT3_SAFETY_PACKET_0_FID_SD1_HPF_0_MASK)

#define ENDAT3_SAFETY_PACKET_0_FID_SD2_0_MASK    (0x7F00U)
#define ENDAT3_SAFETY_PACKET_0_FID_SD2_0_SHIFT   (8U)
/*! FID_SD2_0 - Safe Data 2 FID */
#define ENDAT3_SAFETY_PACKET_0_FID_SD2_0(x)      (((uint32_t)(((uint32_t)(x)) << ENDAT3_SAFETY_PACKET_0_FID_SD2_0_SHIFT)) & ENDAT3_SAFETY_PACKET_0_FID_SD2_0_MASK)

#define ENDAT3_SAFETY_PACKET_0_FID_SF_0_MASK     (0x7F0000U)
#define ENDAT3_SAFETY_PACKET_0_FID_SF_0_SHIFT    (16U)
/*! FID_SF_0 - Safety Frame FID */
#define ENDAT3_SAFETY_PACKET_0_FID_SF_0(x)       (((uint32_t)(((uint32_t)(x)) << ENDAT3_SAFETY_PACKET_0_FID_SF_0_SHIFT)) & ENDAT3_SAFETY_PACKET_0_FID_SF_0_MASK)
/*! @} */

/*! @name SAFETY_PACKET_1 - Safety Packet 1 */
/*! @{ */

#define ENDAT3_SAFETY_PACKET_1_FID_SD1_1_MASK    (0x7FU)
#define ENDAT3_SAFETY_PACKET_1_FID_SD1_1_SHIFT   (0U)
/*! FID_SD1_1 - Safe Data 1 FID */
#define ENDAT3_SAFETY_PACKET_1_FID_SD1_1(x)      (((uint32_t)(((uint32_t)(x)) << ENDAT3_SAFETY_PACKET_1_FID_SD1_1_SHIFT)) & ENDAT3_SAFETY_PACKET_1_FID_SD1_1_MASK)

#define ENDAT3_SAFETY_PACKET_1_FID_SD1_HPF_1_MASK (0x80U)
#define ENDAT3_SAFETY_PACKET_1_FID_SD1_HPF_1_SHIFT (7U)
/*! FID_SD1_HPF_1 - Safe Data 1 in HPF
 *  0b0..Sets safe data 1 for the safety collector 1 in LPF.
 *  0b1..Sets safe data 1 for the safety collector 1 in HPF.
 */
#define ENDAT3_SAFETY_PACKET_1_FID_SD1_HPF_1(x)  (((uint32_t)(((uint32_t)(x)) << ENDAT3_SAFETY_PACKET_1_FID_SD1_HPF_1_SHIFT)) & ENDAT3_SAFETY_PACKET_1_FID_SD1_HPF_1_MASK)

#define ENDAT3_SAFETY_PACKET_1_FID_SD2_1_MASK    (0x7F00U)
#define ENDAT3_SAFETY_PACKET_1_FID_SD2_1_SHIFT   (8U)
/*! FID_SD2_1 - Safe Data 2 FID */
#define ENDAT3_SAFETY_PACKET_1_FID_SD2_1(x)      (((uint32_t)(((uint32_t)(x)) << ENDAT3_SAFETY_PACKET_1_FID_SD2_1_SHIFT)) & ENDAT3_SAFETY_PACKET_1_FID_SD2_1_MASK)

#define ENDAT3_SAFETY_PACKET_1_FID_SF_1_MASK     (0x7F0000U)
#define ENDAT3_SAFETY_PACKET_1_FID_SF_1_SHIFT    (16U)
/*! FID_SF_1 - Safety Frame FID */
#define ENDAT3_SAFETY_PACKET_1_FID_SF_1(x)       (((uint32_t)(((uint32_t)(x)) << ENDAT3_SAFETY_PACKET_1_FID_SF_1_SHIFT)) & ENDAT3_SAFETY_PACKET_1_FID_SF_1_MASK)
/*! @} */

/*! @name CONFIG_RECOVERY - Config Recovery */
/*! @{ */

#define ENDAT3_CONFIG_RECOVERY_TRECM_DIS_MASK    (0x1U)
#define ENDAT3_CONFIG_RECOVERY_TRECM_DIS_SHIFT   (0U)
/*! TRECM_DIS - Master Recovery Time Disable
 *  0b0..Enable
 *  0b1..Disable
 */
#define ENDAT3_CONFIG_RECOVERY_TRECM_DIS(x)      (((uint32_t)(((uint32_t)(x)) << ENDAT3_CONFIG_RECOVERY_TRECM_DIS_SHIFT)) & ENDAT3_CONFIG_RECOVERY_TRECM_DIS_MASK)

#define ENDAT3_CONFIG_RECOVERY_TRECS_DIS_MASK    (0x2U)
#define ENDAT3_CONFIG_RECOVERY_TRECS_DIS_SHIFT   (1U)
/*! TRECS_DIS - Slave Recovery Time Disable
 *  0b0..Enable
 *  0b1..Disable
 */
#define ENDAT3_CONFIG_RECOVERY_TRECS_DIS(x)      (((uint32_t)(((uint32_t)(x)) << ENDAT3_CONFIG_RECOVERY_TRECS_DIS_SHIFT)) & ENDAT3_CONFIG_RECOVERY_TRECS_DIS_MASK)

#define ENDAT3_CONFIG_RECOVERY_MANUAL_TREC_EN_MASK (0x10U)
#define ENDAT3_CONFIG_RECOVERY_MANUAL_TREC_EN_SHIFT (4U)
/*! MANUAL_TREC_EN - Manual Recovery Time
 *  0b0..Disable
 *  0b1..Enable
 */
#define ENDAT3_CONFIG_RECOVERY_MANUAL_TREC_EN(x) (((uint32_t)(((uint32_t)(x)) << ENDAT3_CONFIG_RECOVERY_MANUAL_TREC_EN_SHIFT)) & ENDAT3_CONFIG_RECOVERY_MANUAL_TREC_EN_MASK)

#define ENDAT3_CONFIG_RECOVERY_MANUAL_TREC_CNT_MASK (0xFF00U)
#define ENDAT3_CONFIG_RECOVERY_MANUAL_TREC_CNT_SHIFT (8U)
/*! MANUAL_TREC_CNT - Manual Time Recovery Count */
#define ENDAT3_CONFIG_RECOVERY_MANUAL_TREC_CNT(x) (((uint32_t)(((uint32_t)(x)) << ENDAT3_CONFIG_RECOVERY_MANUAL_TREC_CNT_SHIFT)) & ENDAT3_CONFIG_RECOVERY_MANUAL_TREC_CNT_MASK)

#define ENDAT3_CONFIG_RECOVERY_TRECM_STATUS_NONBUS_MASK (0x10000000U)
#define ENDAT3_CONFIG_RECOVERY_TRECM_STATUS_NONBUS_SHIFT (28U)
/*! TRECM_STATUS_NONBUS - Master Recovery Time Status without Bus
 *  0b0..No master recovery time will be used.
 *  0b1..Master recovery time will be used.
 */
#define ENDAT3_CONFIG_RECOVERY_TRECM_STATUS_NONBUS(x) (((uint32_t)(((uint32_t)(x)) << ENDAT3_CONFIG_RECOVERY_TRECM_STATUS_NONBUS_SHIFT)) & ENDAT3_CONFIG_RECOVERY_TRECM_STATUS_NONBUS_MASK)

#define ENDAT3_CONFIG_RECOVERY_TRECM_STATUS_NBUS_MASK (0x20000000U)
#define ENDAT3_CONFIG_RECOVERY_TRECM_STATUS_NBUS_SHIFT (29U)
/*! TRECM_STATUS_NBUS - Master Recovery Time Status with Bus
 *  0b0..No master recovery time will be used.
 *  0b1..Master recovery time will be used.
 */
#define ENDAT3_CONFIG_RECOVERY_TRECM_STATUS_NBUS(x) (((uint32_t)(((uint32_t)(x)) << ENDAT3_CONFIG_RECOVERY_TRECM_STATUS_NBUS_SHIFT)) & ENDAT3_CONFIG_RECOVERY_TRECM_STATUS_NBUS_MASK)

#define ENDAT3_CONFIG_RECOVERY_TRECS_STATUS_MASK (0x40000000U)
#define ENDAT3_CONFIG_RECOVERY_TRECS_STATUS_SHIFT (30U)
/*! TRECS_STATUS - Slave Recovery Time Status
 *  0b0..No slave recovery time was used.
 *  0b1..slave recovery time was used.
 */
#define ENDAT3_CONFIG_RECOVERY_TRECS_STATUS(x)   (((uint32_t)(((uint32_t)(x)) << ENDAT3_CONFIG_RECOVERY_TRECS_STATUS_SHIFT)) & ENDAT3_CONFIG_RECOVERY_TRECS_STATUS_MASK)
/*! @} */

/*! @name IRQ_CLEAR - Interrupt Clear */
/*! @{ */

#define ENDAT3_IRQ_CLEAR_BG_IRQ_CLEAR_MASK       (0x1U)
#define ENDAT3_IRQ_CLEAR_BG_IRQ_CLEAR_SHIFT      (0U)
/*! BG_IRQ_CLEAR - Background Interrupt Clear
 *  0b0..Disable
 *  0b1..Enable
 */
#define ENDAT3_IRQ_CLEAR_BG_IRQ_CLEAR(x)         (((uint32_t)(((uint32_t)(x)) << ENDAT3_IRQ_CLEAR_BG_IRQ_CLEAR_SHIFT)) & ENDAT3_IRQ_CLEAR_BG_IRQ_CLEAR_MASK)

#define ENDAT3_IRQ_CLEAR_FG_IRQ0_CLEAR_MASK      (0x2U)
#define ENDAT3_IRQ_CLEAR_FG_IRQ0_CLEAR_SHIFT     (1U)
/*! FG_IRQ0_CLEAR - Foreground Interrupt 0 Clear
 *  0b0..Disable
 *  0b1..Enable
 */
#define ENDAT3_IRQ_CLEAR_FG_IRQ0_CLEAR(x)        (((uint32_t)(((uint32_t)(x)) << ENDAT3_IRQ_CLEAR_FG_IRQ0_CLEAR_SHIFT)) & ENDAT3_IRQ_CLEAR_FG_IRQ0_CLEAR_MASK)

#define ENDAT3_IRQ_CLEAR_FG_IRQ1_CLEAR_MASK      (0x4U)
#define ENDAT3_IRQ_CLEAR_FG_IRQ1_CLEAR_SHIFT     (2U)
/*! FG_IRQ1_CLEAR - Foreground Interrupt 1 Clear
 *  0b0..Disable
 *  0b1..Enable
 */
#define ENDAT3_IRQ_CLEAR_FG_IRQ1_CLEAR(x)        (((uint32_t)(((uint32_t)(x)) << ENDAT3_IRQ_CLEAR_FG_IRQ1_CLEAR_SHIFT)) & ENDAT3_IRQ_CLEAR_FG_IRQ1_CLEAR_MASK)

#define ENDAT3_IRQ_CLEAR_FG_IRQ2_CLEAR_MASK      (0x8U)
#define ENDAT3_IRQ_CLEAR_FG_IRQ2_CLEAR_SHIFT     (3U)
/*! FG_IRQ2_CLEAR - Foreground Interrupt 2 Clear
 *  0b0..Disable
 *  0b1..Enable
 */
#define ENDAT3_IRQ_CLEAR_FG_IRQ2_CLEAR(x)        (((uint32_t)(((uint32_t)(x)) << ENDAT3_IRQ_CLEAR_FG_IRQ2_CLEAR_SHIFT)) & ENDAT3_IRQ_CLEAR_FG_IRQ2_CLEAR_MASK)
/*! @} */

/*! @name BG_REQ_0 - Background Request 0 */
/*! @{ */

#define ENDAT3_BG_REQ_0_BG_ADDR_MASK             (0xFF000000U)
#define ENDAT3_BG_REQ_0_BG_ADDR_SHIFT            (24U)
/*! BG_ADDR - Background Address */
#define ENDAT3_BG_REQ_0_BG_ADDR(x)               (((uint32_t)(((uint32_t)(x)) << ENDAT3_BG_REQ_0_BG_ADDR_SHIFT)) & ENDAT3_BG_REQ_0_BG_ADDR_MASK)
/*! @} */

/*! @name BG_REQ_1 - Background Request 1 */
/*! @{ */

#define ENDAT3_BG_REQ_1_BG_REQ_LO_MASK           (0xFFFFFFFFU)
#define ENDAT3_BG_REQ_1_BG_REQ_LO_SHIFT          (0U)
/*! BG_REQ_LO - Background Request Low Bits */
#define ENDAT3_BG_REQ_1_BG_REQ_LO(x)             (((uint32_t)(((uint32_t)(x)) << ENDAT3_BG_REQ_1_BG_REQ_LO_SHIFT)) & ENDAT3_BG_REQ_1_BG_REQ_LO_MASK)
/*! @} */

/*! @name BG_REQ_2 - Background Request 2 */
/*! @{ */

#define ENDAT3_BG_REQ_2_BG_REQ_HI_MASK           (0xFFFFU)
#define ENDAT3_BG_REQ_2_BG_REQ_HI_SHIFT          (0U)
/*! BG_REQ_HI - Background Request High Bits */
#define ENDAT3_BG_REQ_2_BG_REQ_HI(x)             (((uint32_t)(((uint32_t)(x)) << ENDAT3_BG_REQ_2_BG_REQ_HI_SHIFT)) & ENDAT3_BG_REQ_2_BG_REQ_HI_MASK)

#define ENDAT3_BG_REQ_2_WAIT_RSP_MASK            (0x10000U)
#define ENDAT3_BG_REQ_2_WAIT_RSP_SHIFT           (16U)
/*! WAIT_RSP - Wait Response
 *  0b0..Master does not wait for the transmission of a BGRSP frame. The background access is ended when the slave leaves the BUSY state.
 *  0b1..Master waits for the transmission of a BGRSP frame after leaving the BUSY state. The background access is
 *       ended when the BGRSP frame is received.
 */
#define ENDAT3_BG_REQ_2_WAIT_RSP(x)              (((uint32_t)(((uint32_t)(x)) << ENDAT3_BG_REQ_2_WAIT_RSP_SHIFT)) & ENDAT3_BG_REQ_2_WAIT_RSP_MASK)

#define ENDAT3_BG_REQ_2_BG_STROBE_MASK           (0x20000U)
#define ENDAT3_BG_REQ_2_BG_STROBE_SHIFT          (17U)
/*! BG_STROBE - Background Strobe
 *  0b0..Disable
 *  0b1..Enable
 */
#define ENDAT3_BG_REQ_2_BG_STROBE(x)             (((uint32_t)(((uint32_t)(x)) << ENDAT3_BG_REQ_2_BG_STROBE_SHIFT)) & ENDAT3_BG_REQ_2_BG_STROBE_MASK)

#define ENDAT3_BG_REQ_2_BG_ABORT_MASK            (0x40000U)
#define ENDAT3_BG_REQ_2_BG_ABORT_SHIFT           (18U)
/*! BG_ABORT - Background Request Abort
 *  0b0..Disable
 *  0b1..Enable
 */
#define ENDAT3_BG_REQ_2_BG_ABORT(x)              (((uint32_t)(((uint32_t)(x)) << ENDAT3_BG_REQ_2_BG_ABORT_SHIFT)) & ENDAT3_BG_REQ_2_BG_ABORT_MASK)
/*! @} */

/*! @name BG_RSP_0 - Background Response 0 */
/*! @{ */

#define ENDAT3_BG_RSP_0_BG_RSP_LO_MASK           (0xFFFFFFFFU)
#define ENDAT3_BG_RSP_0_BG_RSP_LO_SHIFT          (0U)
/*! BG_RSP_LO - Background Response Low Bits */
#define ENDAT3_BG_RSP_0_BG_RSP_LO(x)             (((uint32_t)(((uint32_t)(x)) << ENDAT3_BG_RSP_0_BG_RSP_LO_SHIFT)) & ENDAT3_BG_RSP_0_BG_RSP_LO_MASK)
/*! @} */

/*! @name BG_RSP_1 - Background Response 1 */
/*! @{ */

#define ENDAT3_BG_RSP_1_BG_RSP_HI_MASK           (0xFFFFU)
#define ENDAT3_BG_RSP_1_BG_RSP_HI_SHIFT          (0U)
/*! BG_RSP_HI - Background Response High Bits */
#define ENDAT3_BG_RSP_1_BG_RSP_HI(x)             (((uint32_t)(((uint32_t)(x)) << ENDAT3_BG_RSP_1_BG_RSP_HI_SHIFT)) & ENDAT3_BG_RSP_1_BG_RSP_HI_MASK)

#define ENDAT3_BG_RSP_1_BG_ERR_EXEC_MASK         (0x10000U)
#define ENDAT3_BG_RSP_1_BG_ERR_EXEC_SHIFT        (16U)
/*! BG_ERR_EXEC - Background Error Execute */
#define ENDAT3_BG_RSP_1_BG_ERR_EXEC(x)           (((uint32_t)(((uint32_t)(x)) << ENDAT3_BG_RSP_1_BG_ERR_EXEC_SHIFT)) & ENDAT3_BG_RSP_1_BG_ERR_EXEC_MASK)

#define ENDAT3_BG_RSP_1_BG_RSP_DATA_UPDATED_MASK (0x20000U)
#define ENDAT3_BG_RSP_1_BG_RSP_DATA_UPDATED_SHIFT (17U)
/*! BG_RSP_DATA_UPDATED - Background Response Data Updated
 *  0b0..A BGRSP LPF corresponding to the last request has been not received if BG_REQ_2[WAIT_RSP] has been
 *       configured to 1. This bit is reset to 0 when a new background request is started and the BG handler leaves the
 *       IDLE state.
 *  0b1..A BGRSP LPF corresponding to the last request has been received. This requires that the bit WAIT_RSP has
 *       been configured to 1 in the register BG_REQ_2.
 */
#define ENDAT3_BG_RSP_1_BG_RSP_DATA_UPDATED(x)   (((uint32_t)(((uint32_t)(x)) << ENDAT3_BG_RSP_1_BG_RSP_DATA_UPDATED_SHIFT)) & ENDAT3_BG_RSP_1_BG_RSP_DATA_UPDATED_MASK)

#define ENDAT3_BG_RSP_1_BG_REQ_EMPTY_MASK        (0x80000U)
#define ENDAT3_BG_RSP_1_BG_REQ_EMPTY_SHIFT       (19U)
/*! BG_REQ_EMPTY - Background Request Empty
 *  0b0..The background request register (BG_REQ_x) is not ready to accept a new background request.
 *  0b1..The background request register (BG_REQ_x) is ready to accept a new background request.
 */
#define ENDAT3_BG_RSP_1_BG_REQ_EMPTY(x)          (((uint32_t)(((uint32_t)(x)) << ENDAT3_BG_RSP_1_BG_REQ_EMPTY_SHIFT)) & ENDAT3_BG_RSP_1_BG_REQ_EMPTY_MASK)

#define ENDAT3_BG_RSP_1_BG_HANDLER_IDLE_MASK     (0x100000U)
#define ENDAT3_BG_RSP_1_BG_HANDLER_IDLE_SHIFT    (20U)
/*! BG_HANDLER_IDLE - Background Handler Idle
 *  0b0..The background handler is not in idle state.
 *  0b1..The background handler is in idle state and that no error occurred in the last background request.
 */
#define ENDAT3_BG_RSP_1_BG_HANDLER_IDLE(x)       (((uint32_t)(((uint32_t)(x)) << ENDAT3_BG_RSP_1_BG_HANDLER_IDLE_SHIFT)) & ENDAT3_BG_RSP_1_BG_HANDLER_IDLE_MASK)

#define ENDAT3_BG_RSP_1_BG_HANDLER_REQ_MASK      (0x200000U)
#define ENDAT3_BG_RSP_1_BG_HANDLER_REQ_SHIFT     (21U)
/*! BG_HANDLER_REQ - Background Handler Request
 *  0b0..The background handler is not in request state.
 *  0b1..The background handler is in request state. The slave processes the most recently received background request.
 */
#define ENDAT3_BG_RSP_1_BG_HANDLER_REQ(x)        (((uint32_t)(((uint32_t)(x)) << ENDAT3_BG_RSP_1_BG_HANDLER_REQ_SHIFT)) & ENDAT3_BG_RSP_1_BG_HANDLER_REQ_MASK)

#define ENDAT3_BG_RSP_1_BG_HANDLER_RSP_MASK      (0x400000U)
#define ENDAT3_BG_RSP_1_BG_HANDLER_RSP_SHIFT     (22U)
/*! BG_HANDLER_RSP - Background Handler Response
 *  0b0..The background handler is not in response state.
 *  0b1..The background handler is in the response state. The slave processes the most recently received background request.
 */
#define ENDAT3_BG_RSP_1_BG_HANDLER_RSP(x)        (((uint32_t)(((uint32_t)(x)) << ENDAT3_BG_RSP_1_BG_HANDLER_RSP_SHIFT)) & ENDAT3_BG_RSP_1_BG_HANDLER_RSP_MASK)

#define ENDAT3_BG_RSP_1_BG_HANDLER_ERROR_MASK    (0x800000U)
#define ENDAT3_BG_RSP_1_BG_HANDLER_ERROR_SHIFT   (23U)
/*! BG_HANDLER_ERROR - Background Handler Error
 *  0b0..The background handler is in idle state but no error in the last background request has occurred.
 *  0b1..The background handler is in idle state but that an error in the last background request has occurred. An
 *       illegal state transition on the slave side has occurred.
 */
#define ENDAT3_BG_RSP_1_BG_HANDLER_ERROR(x)      (((uint32_t)(((uint32_t)(x)) << ENDAT3_BG_RSP_1_BG_HANDLER_ERROR_SHIFT)) & ENDAT3_BG_RSP_1_BG_HANDLER_ERROR_MASK)
/*! @} */

/*! @name FG_REQ_0 - Foreground Request 0 */
/*! @{ */

#define ENDAT3_FG_REQ_0_BUS_REQ_DATA_MASK        (0xFFFFU)
#define ENDAT3_FG_REQ_0_BUS_REQ_DATA_SHIFT       (0U)
/*! BUS_REQ_DATA - Bus Request Data */
#define ENDAT3_FG_REQ_0_BUS_REQ_DATA(x)          (((uint32_t)(((uint32_t)(x)) << ENDAT3_FG_REQ_0_BUS_REQ_DATA_SHIFT)) & ENDAT3_FG_REQ_0_BUS_REQ_DATA_MASK)

#define ENDAT3_FG_REQ_0_BUS_REQ_CODE_MASK        (0xFF0000U)
#define ENDAT3_FG_REQ_0_BUS_REQ_CODE_SHIFT       (16U)
/*! BUS_REQ_CODE - Bus Request Code */
#define ENDAT3_FG_REQ_0_BUS_REQ_CODE(x)          (((uint32_t)(((uint32_t)(x)) << ENDAT3_FG_REQ_0_BUS_REQ_CODE_SHIFT)) & ENDAT3_FG_REQ_0_BUS_REQ_CODE_MASK)

#define ENDAT3_FG_REQ_0_EN_BUS_REQ_MASK          (0x1000000U)
#define ENDAT3_FG_REQ_0_EN_BUS_REQ_SHIFT         (24U)
/*! EN_BUS_REQ - Enable Bus Request
 *  0b0..EnDat 3 requests are not executed as bus requests (4-byte request).
 *  0b1..EnDat 3 requests are executed as bus requests (8-byte request).
 */
#define ENDAT3_FG_REQ_0_EN_BUS_REQ(x)            (((uint32_t)(((uint32_t)(x)) << ENDAT3_FG_REQ_0_EN_BUS_REQ_SHIFT)) & ENDAT3_FG_REQ_0_EN_BUS_REQ_MASK)
/*! @} */

/*! @name FG_REQ_1 - Foreground Request 1 */
/*! @{ */

#define ENDAT3_FG_REQ_1_REQ_DATA_MASK            (0xFFFFU)
#define ENDAT3_FG_REQ_1_REQ_DATA_SHIFT           (0U)
/*! REQ_DATA - Request Data */
#define ENDAT3_FG_REQ_1_REQ_DATA(x)              (((uint32_t)(((uint32_t)(x)) << ENDAT3_FG_REQ_1_REQ_DATA_SHIFT)) & ENDAT3_FG_REQ_1_REQ_DATA_MASK)

#define ENDAT3_FG_REQ_1_REQ_CODE_MASK            (0xFF0000U)
#define ENDAT3_FG_REQ_1_REQ_CODE_SHIFT           (16U)
/*! REQ_CODE - Request Code */
#define ENDAT3_FG_REQ_1_REQ_CODE(x)              (((uint32_t)(((uint32_t)(x)) << ENDAT3_FG_REQ_1_REQ_CODE_SHIFT)) & ENDAT3_FG_REQ_1_REQ_CODE_MASK)

#define ENDAT3_FG_REQ_1_FG_STROBE_MASK           (0x1000000U)
#define ENDAT3_FG_REQ_1_FG_STROBE_SHIFT          (24U)
/*! FG_STROBE - Foreground Strobe
 *  0b0..Disable
 *  0b1..Enable
 */
#define ENDAT3_FG_REQ_1_FG_STROBE(x)             (((uint32_t)(((uint32_t)(x)) << ENDAT3_FG_REQ_1_FG_STROBE_SHIFT)) & ENDAT3_FG_REQ_1_FG_STROBE_MASK)
/*! @} */

/*! @name SC_STATUS - Safety Collector Status */
/*! @{ */

#define ENDAT3_SC_STATUS_SC_UPDATED_x_y_MASK     (0xFFFFFFFFU)
#define ENDAT3_SC_STATUS_SC_UPDATED_x_y_SHIFT    (0U)
/*! SC_UPDATED_x_y - Safety Collector Updated */
#define ENDAT3_SC_STATUS_SC_UPDATED_x_y(x)       (((uint32_t)(((uint32_t)(x)) << ENDAT3_SC_STATUS_SC_UPDATED_x_y_SHIFT)) & ENDAT3_SC_STATUS_SC_UPDATED_x_y_MASK)
/*! @} */

/* The count of ENDAT3_SC_STATUS */
#define ENDAT3_SC_STATUS_COUNT                   (2U)

/*! @name COUNTERS - Counters */
/*! @{ */

#define ENDAT3_COUNTERS_TIMESTAMP_MASK           (0xFFU)
#define ENDAT3_COUNTERS_TIMESTAMP_SHIFT          (0U)
/*! TIMESTAMP - Timestamp */
#define ENDAT3_COUNTERS_TIMESTAMP(x)             (((uint32_t)(((uint32_t)(x)) << ENDAT3_COUNTERS_TIMESTAMP_SHIFT)) & ENDAT3_COUNTERS_TIMESTAMP_MASK)

#define ENDAT3_COUNTERS_RUNTIME_MASK             (0xFFFF0000U)
#define ENDAT3_COUNTERS_RUNTIME_SHIFT            (16U)
/*! RUNTIME - Runtime */
#define ENDAT3_COUNTERS_RUNTIME(x)               (((uint32_t)(((uint32_t)(x)) << ENDAT3_COUNTERS_RUNTIME_SHIFT)) & ENDAT3_COUNTERS_RUNTIME_MASK)
/*! @} */

/*! @name FG_STATUS - Foreground Status */
/*! @{ */

#define ENDAT3_FG_STATUS_MASTER_READY_MASK       (0x1U)
#define ENDAT3_FG_STATUS_MASTER_READY_SHIFT      (0U)
/*! MASTER_READY - Master Ready
 *  0b0..Master is currently processing an EnDat 3 transmission.
 *  0b1..Master is ready for new EnDat 3 transmissions.
 */
#define ENDAT3_FG_STATUS_MASTER_READY(x)         (((uint32_t)(((uint32_t)(x)) << ENDAT3_FG_STATUS_MASTER_READY_SHIFT)) & ENDAT3_FG_STATUS_MASTER_READY_MASK)

#define ENDAT3_FG_STATUS_HPFF_MASK               (0x4U)
#define ENDAT3_FG_STATUS_HPFF_SHIFT              (2U)
/*! HPFF - HPF Status F
 *  0b0..No HPF.STATUS.F bits of bus participant. This bit is reset to 0 at the start of a new transmission.
 *  0b1..At least one of the HPF.STATUS.F bits of the bus participants is at 1.
 */
#define ENDAT3_FG_STATUS_HPFF(x)                 (((uint32_t)(((uint32_t)(x)) << ENDAT3_FG_STATUS_HPFF_SHIFT)) & ENDAT3_FG_STATUS_HPFF_MASK)

#define ENDAT3_FG_STATUS_HPFW_MASK               (0x8U)
#define ENDAT3_FG_STATUS_HPFW_SHIFT              (3U)
/*! HPFW - HPF Status W
 *  0b0..No HPF.STATUS.W bits of bus participant. This bit is reset to 0 at the start of a new transmission.
 *  0b1..At least one of the HPF.STATUS.W bits of the bus participants is at 1.
 */
#define ENDAT3_FG_STATUS_HPFW(x)                 (((uint32_t)(((uint32_t)(x)) << ENDAT3_FG_STATUS_HPFW_SHIFT)) & ENDAT3_FG_STATUS_HPFW_MASK)

#define ENDAT3_FG_STATUS_CS_ERROR_MASK           (0x10U)
#define ENDAT3_FG_STATUS_CS_ERROR_SHIFT          (4U)
/*! CS_ERROR - CRC Error
 *  0b0..No error in the checksum. This bit is reset to 0 at the start of a new transmission.
 *  0b1..Errors in the checksum of at least one response frame were detected.
 */
#define ENDAT3_FG_STATUS_CS_ERROR(x)             (((uint32_t)(((uint32_t)(x)) << ENDAT3_FG_STATUS_CS_ERROR_SHIFT)) & ENDAT3_FG_STATUS_CS_ERROR_MASK)

#define ENDAT3_FG_STATUS_PHY_ERROR_MASK          (0x20U)
#define ENDAT3_FG_STATUS_PHY_ERROR_SHIFT         (5U)
/*! PHY_ERROR - PHY Error
 *  0b0..No error in the bit coding. This bit is reset to 0 at the start of a new transmission.
 *  0b1..Errors in the bit coding were detected.
 */
#define ENDAT3_FG_STATUS_PHY_ERROR(x)            (((uint32_t)(((uint32_t)(x)) << ENDAT3_FG_STATUS_PHY_ERROR_SHIFT)) & ENDAT3_FG_STATUS_PHY_ERROR_MASK)

#define ENDAT3_FG_STATUS_WD_ERROR_MASK           (0x40U)
#define ENDAT3_FG_STATUS_WD_ERROR_SHIFT          (6U)
/*! WD_ERROR - Watchdog Error
 *  0b0..Watchdog doesn't timeout. This bit is reset to 0 at the start of a new transmission.
 *  0b1..Watchdog was triggered.
 */
#define ENDAT3_FG_STATUS_WD_ERROR(x)             (((uint32_t)(((uint32_t)(x)) << ENDAT3_FG_STATUS_WD_ERROR_SHIFT)) & ENDAT3_FG_STATUS_WD_ERROR_MASK)

#define ENDAT3_FG_STATUS_STROBE_ERROR_MASK       (0x80U)
#define ENDAT3_FG_STATUS_STROBE_ERROR_SHIFT      (7U)
/*! STROBE_ERROR - Strobe Error
 *  0b0..No FG_STROBE is detected during an ongoing transmission. This bit is reset to 0 at the start of a new transmission.
 *  0b1..A FG_STROBE is detected during an ongoing transmission.
 */
#define ENDAT3_FG_STATUS_STROBE_ERROR(x)         (((uint32_t)(((uint32_t)(x)) << ENDAT3_FG_STATUS_STROBE_ERROR_SHIFT)) & ENDAT3_FG_STATUS_STROBE_ERROR_MASK)

#define ENDAT3_FG_STATUS_BUS_ADDR_CNT_MASK       (0x1F00U)
#define ENDAT3_FG_STATUS_BUS_ADDR_CNT_SHIFT      (8U)
/*! BUS_ADDR_CNT - Bus Address Count */
#define ENDAT3_FG_STATUS_BUS_ADDR_CNT(x)         (((uint32_t)(((uint32_t)(x)) << ENDAT3_FG_STATUS_BUS_ADDR_CNT_SHIFT)) & ENDAT3_FG_STATUS_BUS_ADDR_CNT_MASK)

#define ENDAT3_FG_STATUS_FRAME_CNT_MASK          (0x1F0000U)
#define ENDAT3_FG_STATUS_FRAME_CNT_SHIFT         (16U)
/*! FRAME_CNT - Frame Count */
#define ENDAT3_FG_STATUS_FRAME_CNT(x)            (((uint32_t)(((uint32_t)(x)) << ENDAT3_FG_STATUS_FRAME_CNT_SHIFT)) & ENDAT3_FG_STATUS_FRAME_CNT_MASK)

#define ENDAT3_FG_STATUS_NEW_SAFETY_PACKET_MASK  (0x200000U)
#define ENDAT3_FG_STATUS_NEW_SAFETY_PACKET_SHIFT (21U)
/*! NEW_SAFETY_PACKET - New Safety Packet */
#define ENDAT3_FG_STATUS_NEW_SAFETY_PACKET(x)    (((uint32_t)(((uint32_t)(x)) << ENDAT3_FG_STATUS_NEW_SAFETY_PACKET_SHIFT)) & ENDAT3_FG_STATUS_NEW_SAFETY_PACKET_MASK)

#define ENDAT3_FG_STATUS_BG_IRQ_STATE_MASK       (0x10000000U)
#define ENDAT3_FG_STATUS_BG_IRQ_STATE_SHIFT      (28U)
/*! BG_IRQ_STATE - Background Interrupt Status */
#define ENDAT3_FG_STATUS_BG_IRQ_STATE(x)         (((uint32_t)(((uint32_t)(x)) << ENDAT3_FG_STATUS_BG_IRQ_STATE_SHIFT)) & ENDAT3_FG_STATUS_BG_IRQ_STATE_MASK)

#define ENDAT3_FG_STATUS_FG_IRQ0_STATE_MASK      (0x20000000U)
#define ENDAT3_FG_STATUS_FG_IRQ0_STATE_SHIFT     (29U)
/*! FG_IRQ0_STATE - Foreground Interrupt 0 Status */
#define ENDAT3_FG_STATUS_FG_IRQ0_STATE(x)        (((uint32_t)(((uint32_t)(x)) << ENDAT3_FG_STATUS_FG_IRQ0_STATE_SHIFT)) & ENDAT3_FG_STATUS_FG_IRQ0_STATE_MASK)

#define ENDAT3_FG_STATUS_FG_IRQ1_STATE_MASK      (0x40000000U)
#define ENDAT3_FG_STATUS_FG_IRQ1_STATE_SHIFT     (30U)
/*! FG_IRQ1_STATE - Foreground Interrupt 1 Status */
#define ENDAT3_FG_STATUS_FG_IRQ1_STATE(x)        (((uint32_t)(((uint32_t)(x)) << ENDAT3_FG_STATUS_FG_IRQ1_STATE_SHIFT)) & ENDAT3_FG_STATUS_FG_IRQ1_STATE_MASK)

#define ENDAT3_FG_STATUS_FG_IRQ2_STATE_MASK      (0x80000000U)
#define ENDAT3_FG_STATUS_FG_IRQ2_STATE_SHIFT     (31U)
/*! FG_IRQ2_STATE - Foreground Interrupt 2 Status */
#define ENDAT3_FG_STATUS_FG_IRQ2_STATE(x)        (((uint32_t)(((uint32_t)(x)) << ENDAT3_FG_STATUS_FG_IRQ2_STATE_SHIFT)) & ENDAT3_FG_STATUS_FG_IRQ2_STATE_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group ENDAT3_Register_Masks */


/*!
 * @}
 */ /* end of group ENDAT3_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* ENDAT3_H_ */

