{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "13239@140.124.182.47 " "Can't contact license server \"13239@140.124.182.47\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1673586643326 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673586643328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673586643329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 13 13:10:43 2023 " "Processing started: Fri Jan 13 13:10:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673586643329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673586643329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab9_01 -c lab9_01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab9_01 -c lab9_01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673586643329 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1673586643624 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1673586643624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab9_01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab9_01-func " "Found design unit 1: lab9_01-func" {  } { { "lab9_01.vhd" "" { Text "D:/vhdl/lab9/lab9_01.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673586650343 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab9_01 " "Found entity 1: lab9_01" {  } { { "lab9_01.vhd" "" { Text "D:/vhdl/lab9/lab9_01.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673586650343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673586650343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_01_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file lab9_01_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab9_01_package " "Found design unit 1: lab9_01_package" {  } { { "lab9_01_package.vhd" "" { Text "D:/vhdl/lab9/lab9_01_package.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673586650345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673586650345 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "D:/vhdl/lab9/mux.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1673586650347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-func " "Found design unit 1: mux-func" {  } { { "mux.vhd" "" { Text "D:/vhdl/lab9/mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673586650347 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "D:/vhdl/lab9/mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673586650347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673586650347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring_oscillator_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ring_oscillator_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ring_oscillator_7-func " "Found design unit 1: ring_oscillator_7-func" {  } { { "ring_oscillator_7.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_7.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673586650348 ""} { "Info" "ISGN_ENTITY_NAME" "1 ring_oscillator_7 " "Found entity 1: ring_oscillator_7" {  } { { "ring_oscillator_7.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673586650348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673586650348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring_oscillator_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ring_oscillator_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ring_oscillator_9-func " "Found design unit 1: ring_oscillator_9-func" {  } { { "ring_oscillator_9.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_9.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673586650350 ""} { "Info" "ISGN_ENTITY_NAME" "1 ring_oscillator_9 " "Found entity 1: ring_oscillator_9" {  } { { "ring_oscillator_9.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_9.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673586650350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673586650350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring_oscillator_13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ring_oscillator_13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ring_oscillator_13-func " "Found design unit 1: ring_oscillator_13-func" {  } { { "ring_oscillator_13.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_13.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673586650351 ""} { "Info" "ISGN_ENTITY_NAME" "1 ring_oscillator_13 " "Found entity 1: ring_oscillator_13" {  } { { "ring_oscillator_13.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_13.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673586650351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673586650351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring_oscillator_15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ring_oscillator_15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ring_oscillator_15-func " "Found design unit 1: ring_oscillator_15-func" {  } { { "ring_oscillator_15.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_15.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673586650353 ""} { "Info" "ISGN_ENTITY_NAME" "1 ring_oscillator_15 " "Found entity 1: ring_oscillator_15" {  } { { "ring_oscillator_15.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_15.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673586650353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673586650353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring_oscillator_17.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ring_oscillator_17.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ring_oscillator_17-func " "Found design unit 1: ring_oscillator_17-func" {  } { { "ring_oscillator_17.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_17.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673586650354 ""} { "Info" "ISGN_ENTITY_NAME" "1 ring_oscillator_17 " "Found entity 1: ring_oscillator_17" {  } { { "ring_oscillator_17.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_17.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673586650354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673586650354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring_oscillator_21 .vhd 2 1 " "Found 2 design units, including 1 entities, in source file ring_oscillator_21 .vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ring_oscillator_21-func " "Found design unit 1: ring_oscillator_21-func" {  } { { "ring_oscillator_21 .vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_21 .vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673586650356 ""} { "Info" "ISGN_ENTITY_NAME" "1 ring_oscillator_21 " "Found entity 1: ring_oscillator_21" {  } { { "ring_oscillator_21 .vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_21 .vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673586650356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673586650356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-func " "Found design unit 1: comparator-func" {  } { { "comparator.vhd" "" { Text "D:/vhdl/lab9/comparator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673586650358 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "D:/vhdl/lab9/comparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673586650358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673586650358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-func " "Found design unit 1: counter-func" {  } { { "counter.vhd" "" { Text "D:/vhdl/lab9/counter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673586650359 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "D:/vhdl/lab9/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673586650359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673586650359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-func " "Found design unit 1: divider-func" {  } { { "divider.vhd" "" { Text "D:/vhdl/lab9/divider.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673586650361 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "D:/vhdl/lab9/divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673586650361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673586650361 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab9_01 " "Elaborating entity \"lab9_01\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673586650382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring_oscillator_13 ring_oscillator_13:f1 " "Elaborating entity \"ring_oscillator_13\" for hierarchy \"ring_oscillator_13:f1\"" {  } { { "lab9_01.vhd" "f1" { Text "D:/vhdl/lab9/lab9_01.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673586650388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring_oscillator_7 ring_oscillator_7:f2 " "Elaborating entity \"ring_oscillator_7\" for hierarchy \"ring_oscillator_7:f2\"" {  } { { "lab9_01.vhd" "f2" { Text "D:/vhdl/lab9/lab9_01.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673586650389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring_oscillator_21 ring_oscillator_21:f4 " "Elaborating entity \"ring_oscillator_21\" for hierarchy \"ring_oscillator_21:f4\"" {  } { { "lab9_01.vhd" "f4" { Text "D:/vhdl/lab9/lab9_01.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673586650390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring_oscillator_17 ring_oscillator_17:f5 " "Elaborating entity \"ring_oscillator_17\" for hierarchy \"ring_oscillator_17:f5\"" {  } { { "lab9_01.vhd" "f5" { Text "D:/vhdl/lab9/lab9_01.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673586650391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring_oscillator_9 ring_oscillator_9:f7 " "Elaborating entity \"ring_oscillator_9\" for hierarchy \"ring_oscillator_9:f7\"" {  } { { "lab9_01.vhd" "f7" { Text "D:/vhdl/lab9/lab9_01.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673586650392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring_oscillator_15 ring_oscillator_15:e7 " "Elaborating entity \"ring_oscillator_15\" for hierarchy \"ring_oscillator_15:e7\"" {  } { { "lab9_01.vhd" "e7" { Text "D:/vhdl/lab9/lab9_01.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673586650394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:k1 " "Elaborating entity \"mux\" for hierarchy \"mux:k1\"" {  } { { "lab9_01.vhd" "k1" { Text "D:/vhdl/lab9/lab9_01.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673586650397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:g1 " "Elaborating entity \"divider\" for hierarchy \"divider:g1\"" {  } { { "lab9_01.vhd" "g1" { Text "D:/vhdl/lab9/lab9_01.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673586650398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:s1 " "Elaborating entity \"counter\" for hierarchy \"counter:s1\"" {  } { { "lab9_01.vhd" "s1" { Text "D:/vhdl/lab9/lab9_01.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673586650399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:p1 " "Elaborating entity \"comparator\" for hierarchy \"comparator:p1\"" {  } { { "lab9_01.vhd" "p1" { Text "D:/vhdl/lab9/lab9_01.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673586650400 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw comparator.vhd(17) " "VHDL Process Statement warning at comparator.vhd(17): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparator.vhd" "" { Text "D:/vhdl/lab9/comparator.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673586650401 "|lab9_01|comparator:p1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw comparator.vhd(19) " "VHDL Process Statement warning at comparator.vhd(19): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparator.vhd" "" { Text "D:/vhdl/lab9/comparator.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673586650401 "|lab9_01|comparator:p1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ouput comparator.vhd(14) " "VHDL Process Statement warning at comparator.vhd(14): inferring latch(es) for signal or variable \"ouput\", which holds its previous value in one or more paths through the process" {  } { { "comparator.vhd" "" { Text "D:/vhdl/lab9/comparator.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1673586650401 "|lab9_01|comparator:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ouput\[0\] comparator.vhd(14) " "Inferred latch for \"ouput\[0\]\" at comparator.vhd(14)" {  } { { "comparator.vhd" "" { Text "D:/vhdl/lab9/comparator.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673586650401 "|lab9_01|comparator:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ouput\[1\] comparator.vhd(14) " "Inferred latch for \"ouput\[1\]\" at comparator.vhd(14)" {  } { { "comparator.vhd" "" { Text "D:/vhdl/lab9/comparator.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673586650401 "|lab9_01|comparator:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ouput\[2\] comparator.vhd(14) " "Inferred latch for \"ouput\[2\]\" at comparator.vhd(14)" {  } { { "comparator.vhd" "" { Text "D:/vhdl/lab9/comparator.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673586650401 "|lab9_01|comparator:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ouput\[3\] comparator.vhd(14) " "Inferred latch for \"ouput\[3\]\" at comparator.vhd(14)" {  } { { "comparator.vhd" "" { Text "D:/vhdl/lab9/comparator.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673586650401 "|lab9_01|comparator:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ouput\[4\] comparator.vhd(14) " "Inferred latch for \"ouput\[4\]\" at comparator.vhd(14)" {  } { { "comparator.vhd" "" { Text "D:/vhdl/lab9/comparator.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673586650401 "|lab9_01|comparator:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ouput\[5\] comparator.vhd(14) " "Inferred latch for \"ouput\[5\]\" at comparator.vhd(14)" {  } { { "comparator.vhd" "" { Text "D:/vhdl/lab9/comparator.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673586650401 "|lab9_01|comparator:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ouput\[6\] comparator.vhd(14) " "Inferred latch for \"ouput\[6\]\" at comparator.vhd(14)" {  } { { "comparator.vhd" "" { Text "D:/vhdl/lab9/comparator.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673586650401 "|lab9_01|comparator:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ouput\[7\] comparator.vhd(14) " "Inferred latch for \"ouput\[7\]\" at comparator.vhd(14)" {  } { { "comparator.vhd" "" { Text "D:/vhdl/lab9/comparator.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673586650401 "|lab9_01|comparator:p1"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux:k2\|Mux0 " "Found clock multiplexer mux:k2\|Mux0" {  } { { "mux.vhd" "" { Text "D:/vhdl/lab9/mux.vhd" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1673586650502 "|lab9_01|mux:k2|Mux0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux:k1\|Mux0 " "Found clock multiplexer mux:k1\|Mux0" {  } { { "mux.vhd" "" { Text "D:/vhdl/lab9/mux.vhd" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1673586650502 "|lab9_01|mux:k1|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1673586650502 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1673586650730 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "reset~buf0 " "Logic cell \"reset~buf0\"" {  } { { "lab9_01.vhd" "reset~buf0" { Text "D:/vhdl/lab9/lab9_01.vhd" 7 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "resetn " "Logic cell \"resetn\"" {  } { { "lab9_01.vhd" "resetn" { Text "D:/vhdl/lab9/lab9_01.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_9:e1\|chain\[8\] " "Logic cell \"ring_oscillator_9:e1\|chain\[8\]\"" {  } { { "ring_oscillator_9.vhd" "chain\[8\]" { Text "D:/vhdl/lab9/ring_oscillator_9.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_9:e2\|chain\[8\] " "Logic cell \"ring_oscillator_9:e2\|chain\[8\]\"" {  } { { "ring_oscillator_9.vhd" "chain\[8\]" { Text "D:/vhdl/lab9/ring_oscillator_9.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_17:e3\|chain\[16\] " "Logic cell \"ring_oscillator_17:e3\|chain\[16\]\"" {  } { { "ring_oscillator_17.vhd" "chain\[16\]" { Text "D:/vhdl/lab9/ring_oscillator_17.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_13:f1\|chain\[12\] " "Logic cell \"ring_oscillator_13:f1\|chain\[12\]\"" {  } { { "ring_oscillator_13.vhd" "chain\[12\]" { Text "D:/vhdl/lab9/ring_oscillator_13.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_7:f2\|chain\[6\] " "Logic cell \"ring_oscillator_7:f2\|chain\[6\]\"" {  } { { "ring_oscillator_7.vhd" "chain\[6\]" { Text "D:/vhdl/lab9/ring_oscillator_7.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_7:f3\|chain\[6\] " "Logic cell \"ring_oscillator_7:f3\|chain\[6\]\"" {  } { { "ring_oscillator_7.vhd" "chain\[6\]" { Text "D:/vhdl/lab9/ring_oscillator_7.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_9:e1\|chain\[7\] " "Logic cell \"ring_oscillator_9:e1\|chain\[7\]\"" {  } { { "ring_oscillator_9.vhd" "chain\[7\]" { Text "D:/vhdl/lab9/ring_oscillator_9.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_9:e2\|chain\[7\] " "Logic cell \"ring_oscillator_9:e2\|chain\[7\]\"" {  } { { "ring_oscillator_9.vhd" "chain\[7\]" { Text "D:/vhdl/lab9/ring_oscillator_9.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_17:e3\|chain\[15\] " "Logic cell \"ring_oscillator_17:e3\|chain\[15\]\"" {  } { { "ring_oscillator_17.vhd" "chain\[15\]" { Text "D:/vhdl/lab9/ring_oscillator_17.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_13:f1\|chain\[11\] " "Logic cell \"ring_oscillator_13:f1\|chain\[11\]\"" {  } { { "ring_oscillator_13.vhd" "chain\[11\]" { Text "D:/vhdl/lab9/ring_oscillator_13.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_7:f2\|chain\[5\] " "Logic cell \"ring_oscillator_7:f2\|chain\[5\]\"" {  } { { "ring_oscillator_7.vhd" "chain\[5\]" { Text "D:/vhdl/lab9/ring_oscillator_7.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_7:f3\|chain\[5\] " "Logic cell \"ring_oscillator_7:f3\|chain\[5\]\"" {  } { { "ring_oscillator_7.vhd" "chain\[5\]" { Text "D:/vhdl/lab9/ring_oscillator_7.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_9:e1\|chain\[6\] " "Logic cell \"ring_oscillator_9:e1\|chain\[6\]\"" {  } { { "ring_oscillator_9.vhd" "chain\[6\]" { Text "D:/vhdl/lab9/ring_oscillator_9.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_9:e2\|chain\[6\] " "Logic cell \"ring_oscillator_9:e2\|chain\[6\]\"" {  } { { "ring_oscillator_9.vhd" "chain\[6\]" { Text "D:/vhdl/lab9/ring_oscillator_9.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_17:e3\|chain\[14\] " "Logic cell \"ring_oscillator_17:e3\|chain\[14\]\"" {  } { { "ring_oscillator_17.vhd" "chain\[14\]" { Text "D:/vhdl/lab9/ring_oscillator_17.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_13:f1\|chain\[10\] " "Logic cell \"ring_oscillator_13:f1\|chain\[10\]\"" {  } { { "ring_oscillator_13.vhd" "chain\[10\]" { Text "D:/vhdl/lab9/ring_oscillator_13.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_7:f2\|chain\[4\] " "Logic cell \"ring_oscillator_7:f2\|chain\[4\]\"" {  } { { "ring_oscillator_7.vhd" "chain\[4\]" { Text "D:/vhdl/lab9/ring_oscillator_7.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_7:f3\|chain\[4\] " "Logic cell \"ring_oscillator_7:f3\|chain\[4\]\"" {  } { { "ring_oscillator_7.vhd" "chain\[4\]" { Text "D:/vhdl/lab9/ring_oscillator_7.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_9:e1\|chain\[5\] " "Logic cell \"ring_oscillator_9:e1\|chain\[5\]\"" {  } { { "ring_oscillator_9.vhd" "chain\[5\]" { Text "D:/vhdl/lab9/ring_oscillator_9.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_9:e2\|chain\[5\] " "Logic cell \"ring_oscillator_9:e2\|chain\[5\]\"" {  } { { "ring_oscillator_9.vhd" "chain\[5\]" { Text "D:/vhdl/lab9/ring_oscillator_9.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_17:e3\|chain\[13\] " "Logic cell \"ring_oscillator_17:e3\|chain\[13\]\"" {  } { { "ring_oscillator_17.vhd" "chain\[13\]" { Text "D:/vhdl/lab9/ring_oscillator_17.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_13:f1\|chain\[9\] " "Logic cell \"ring_oscillator_13:f1\|chain\[9\]\"" {  } { { "ring_oscillator_13.vhd" "chain\[9\]" { Text "D:/vhdl/lab9/ring_oscillator_13.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_7:f2\|chain\[3\] " "Logic cell \"ring_oscillator_7:f2\|chain\[3\]\"" {  } { { "ring_oscillator_7.vhd" "chain\[3\]" { Text "D:/vhdl/lab9/ring_oscillator_7.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_7:f3\|chain\[3\] " "Logic cell \"ring_oscillator_7:f3\|chain\[3\]\"" {  } { { "ring_oscillator_7.vhd" "chain\[3\]" { Text "D:/vhdl/lab9/ring_oscillator_7.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_9:e1\|chain\[4\] " "Logic cell \"ring_oscillator_9:e1\|chain\[4\]\"" {  } { { "ring_oscillator_9.vhd" "chain\[4\]" { Text "D:/vhdl/lab9/ring_oscillator_9.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_9:e2\|chain\[4\] " "Logic cell \"ring_oscillator_9:e2\|chain\[4\]\"" {  } { { "ring_oscillator_9.vhd" "chain\[4\]" { Text "D:/vhdl/lab9/ring_oscillator_9.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_17:e3\|chain\[12\] " "Logic cell \"ring_oscillator_17:e3\|chain\[12\]\"" {  } { { "ring_oscillator_17.vhd" "chain\[12\]" { Text "D:/vhdl/lab9/ring_oscillator_17.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_13:f1\|chain\[8\] " "Logic cell \"ring_oscillator_13:f1\|chain\[8\]\"" {  } { { "ring_oscillator_13.vhd" "chain\[8\]" { Text "D:/vhdl/lab9/ring_oscillator_13.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_7:f2\|chain\[2\] " "Logic cell \"ring_oscillator_7:f2\|chain\[2\]\"" {  } { { "ring_oscillator_7.vhd" "chain\[2\]" { Text "D:/vhdl/lab9/ring_oscillator_7.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_7:f3\|chain\[2\] " "Logic cell \"ring_oscillator_7:f3\|chain\[2\]\"" {  } { { "ring_oscillator_7.vhd" "chain\[2\]" { Text "D:/vhdl/lab9/ring_oscillator_7.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_9:e1\|chain\[3\] " "Logic cell \"ring_oscillator_9:e1\|chain\[3\]\"" {  } { { "ring_oscillator_9.vhd" "chain\[3\]" { Text "D:/vhdl/lab9/ring_oscillator_9.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_9:e2\|chain\[3\] " "Logic cell \"ring_oscillator_9:e2\|chain\[3\]\"" {  } { { "ring_oscillator_9.vhd" "chain\[3\]" { Text "D:/vhdl/lab9/ring_oscillator_9.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_17:e3\|chain\[11\] " "Logic cell \"ring_oscillator_17:e3\|chain\[11\]\"" {  } { { "ring_oscillator_17.vhd" "chain\[11\]" { Text "D:/vhdl/lab9/ring_oscillator_17.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_13:f1\|chain\[7\] " "Logic cell \"ring_oscillator_13:f1\|chain\[7\]\"" {  } { { "ring_oscillator_13.vhd" "chain\[7\]" { Text "D:/vhdl/lab9/ring_oscillator_13.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_7:f2\|chain\[1\] " "Logic cell \"ring_oscillator_7:f2\|chain\[1\]\"" {  } { { "ring_oscillator_7.vhd" "chain\[1\]" { Text "D:/vhdl/lab9/ring_oscillator_7.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_7:f3\|chain\[1\] " "Logic cell \"ring_oscillator_7:f3\|chain\[1\]\"" {  } { { "ring_oscillator_7.vhd" "chain\[1\]" { Text "D:/vhdl/lab9/ring_oscillator_7.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_9:e1\|chain\[2\] " "Logic cell \"ring_oscillator_9:e1\|chain\[2\]\"" {  } { { "ring_oscillator_9.vhd" "chain\[2\]" { Text "D:/vhdl/lab9/ring_oscillator_9.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_9:e2\|chain\[2\] " "Logic cell \"ring_oscillator_9:e2\|chain\[2\]\"" {  } { { "ring_oscillator_9.vhd" "chain\[2\]" { Text "D:/vhdl/lab9/ring_oscillator_9.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_17:e3\|chain\[10\] " "Logic cell \"ring_oscillator_17:e3\|chain\[10\]\"" {  } { { "ring_oscillator_17.vhd" "chain\[10\]" { Text "D:/vhdl/lab9/ring_oscillator_17.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_13:f1\|chain\[6\] " "Logic cell \"ring_oscillator_13:f1\|chain\[6\]\"" {  } { { "ring_oscillator_13.vhd" "chain\[6\]" { Text "D:/vhdl/lab9/ring_oscillator_13.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_9:e1\|chain\[1\] " "Logic cell \"ring_oscillator_9:e1\|chain\[1\]\"" {  } { { "ring_oscillator_9.vhd" "chain\[1\]" { Text "D:/vhdl/lab9/ring_oscillator_9.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_9:e2\|chain\[1\] " "Logic cell \"ring_oscillator_9:e2\|chain\[1\]\"" {  } { { "ring_oscillator_9.vhd" "chain\[1\]" { Text "D:/vhdl/lab9/ring_oscillator_9.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_17:e3\|chain\[9\] " "Logic cell \"ring_oscillator_17:e3\|chain\[9\]\"" {  } { { "ring_oscillator_17.vhd" "chain\[9\]" { Text "D:/vhdl/lab9/ring_oscillator_17.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_13:f1\|chain\[5\] " "Logic cell \"ring_oscillator_13:f1\|chain\[5\]\"" {  } { { "ring_oscillator_13.vhd" "chain\[5\]" { Text "D:/vhdl/lab9/ring_oscillator_13.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_7:f2\|enable~buf0 " "Logic cell \"ring_oscillator_7:f2\|enable~buf0\"" {  } { { "ring_oscillator_7.vhd" "enable~buf0" { Text "D:/vhdl/lab9/ring_oscillator_7.vhd" 5 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_7:f3\|enable~buf0 " "Logic cell \"ring_oscillator_7:f3\|enable~buf0\"" {  } { { "ring_oscillator_7.vhd" "enable~buf0" { Text "D:/vhdl/lab9/ring_oscillator_7.vhd" 5 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_17:e3\|chain\[8\] " "Logic cell \"ring_oscillator_17:e3\|chain\[8\]\"" {  } { { "ring_oscillator_17.vhd" "chain\[8\]" { Text "D:/vhdl/lab9/ring_oscillator_17.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_13:f1\|chain\[4\] " "Logic cell \"ring_oscillator_13:f1\|chain\[4\]\"" {  } { { "ring_oscillator_13.vhd" "chain\[4\]" { Text "D:/vhdl/lab9/ring_oscillator_13.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_9:e1\|enable~buf0 " "Logic cell \"ring_oscillator_9:e1\|enable~buf0\"" {  } { { "ring_oscillator_9.vhd" "enable~buf0" { Text "D:/vhdl/lab9/ring_oscillator_9.vhd" 5 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_9:e2\|enable~buf0 " "Logic cell \"ring_oscillator_9:e2\|enable~buf0\"" {  } { { "ring_oscillator_9.vhd" "enable~buf0" { Text "D:/vhdl/lab9/ring_oscillator_9.vhd" 5 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_17:e3\|chain\[7\] " "Logic cell \"ring_oscillator_17:e3\|chain\[7\]\"" {  } { { "ring_oscillator_17.vhd" "chain\[7\]" { Text "D:/vhdl/lab9/ring_oscillator_17.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_13:f1\|chain\[3\] " "Logic cell \"ring_oscillator_13:f1\|chain\[3\]\"" {  } { { "ring_oscillator_13.vhd" "chain\[3\]" { Text "D:/vhdl/lab9/ring_oscillator_13.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_17:e3\|chain\[6\] " "Logic cell \"ring_oscillator_17:e3\|chain\[6\]\"" {  } { { "ring_oscillator_17.vhd" "chain\[6\]" { Text "D:/vhdl/lab9/ring_oscillator_17.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_13:f1\|chain\[2\] " "Logic cell \"ring_oscillator_13:f1\|chain\[2\]\"" {  } { { "ring_oscillator_13.vhd" "chain\[2\]" { Text "D:/vhdl/lab9/ring_oscillator_13.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_17:e3\|chain\[5\] " "Logic cell \"ring_oscillator_17:e3\|chain\[5\]\"" {  } { { "ring_oscillator_17.vhd" "chain\[5\]" { Text "D:/vhdl/lab9/ring_oscillator_17.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_13:f1\|chain\[1\] " "Logic cell \"ring_oscillator_13:f1\|chain\[1\]\"" {  } { { "ring_oscillator_13.vhd" "chain\[1\]" { Text "D:/vhdl/lab9/ring_oscillator_13.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_17:e3\|chain\[4\] " "Logic cell \"ring_oscillator_17:e3\|chain\[4\]\"" {  } { { "ring_oscillator_17.vhd" "chain\[4\]" { Text "D:/vhdl/lab9/ring_oscillator_17.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_17:e3\|chain\[3\] " "Logic cell \"ring_oscillator_17:e3\|chain\[3\]\"" {  } { { "ring_oscillator_17.vhd" "chain\[3\]" { Text "D:/vhdl/lab9/ring_oscillator_17.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_13:f1\|enable~buf0 " "Logic cell \"ring_oscillator_13:f1\|enable~buf0\"" {  } { { "ring_oscillator_13.vhd" "enable~buf0" { Text "D:/vhdl/lab9/ring_oscillator_13.vhd" 5 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_17:e3\|chain\[2\] " "Logic cell \"ring_oscillator_17:e3\|chain\[2\]\"" {  } { { "ring_oscillator_17.vhd" "chain\[2\]" { Text "D:/vhdl/lab9/ring_oscillator_17.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_17:e3\|chain\[1\] " "Logic cell \"ring_oscillator_17:e3\|chain\[1\]\"" {  } { { "ring_oscillator_17.vhd" "chain\[1\]" { Text "D:/vhdl/lab9/ring_oscillator_17.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""} { "Info" "ISCL_SCL_CELL_NAME" "ring_oscillator_17:e3\|enable~buf0 " "Logic cell \"ring_oscillator_17:e3\|enable~buf0\"" {  } { { "ring_oscillator_17.vhd" "enable~buf0" { Text "D:/vhdl/lab9/ring_oscillator_17.vhd" 5 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586650950 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1673586650950 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1673586651021 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673586651021 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "142 " "Implemented 142 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1673586651040 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1673586651040 ""} { "Info" "ICUT_CUT_TM_LCELLS" "129 " "Implemented 129 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1673586651040 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1673586651040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673586651054 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 13 13:10:51 2023 " "Processing ended: Fri Jan 13 13:10:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673586651054 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673586651054 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673586651054 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673586651054 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "13239@140.124.182.47 " "Can't contact license server \"13239@140.124.182.47\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1673586651967 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1673586652116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673586652117 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 13 13:10:51 2023 " "Processing started: Fri Jan 13 13:10:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673586652117 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1673586652117 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab9_01 -c lab9_01 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab9_01 -c lab9_01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1673586652118 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1673586652203 ""}
{ "Info" "0" "" "Project  = lab9_01" {  } {  } 0 0 "Project  = lab9_01" 0 0 "Fitter" 0 0 1673586652204 ""}
{ "Info" "0" "" "Revision = lab9_01" {  } {  } 0 0 "Revision = lab9_01" 0 0 "Fitter" 0 0 1673586652204 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1673586652246 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1673586652247 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab9_01 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"lab9_01\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1673586652251 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1673586652287 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1673586652287 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1673586652511 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1673586652516 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673586652669 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673586652669 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673586652669 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673586652669 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673586652669 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673586652669 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673586652669 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673586652669 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673586652669 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1673586652669 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/vhdl/lab9/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673586652671 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/vhdl/lab9/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673586652671 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/vhdl/lab9/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673586652671 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/vhdl/lab9/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673586652671 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/vhdl/lab9/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673586652671 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1673586652671 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1673586652672 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "13 13 " "No exact pin location assignment(s) for 13 pins of 13 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1673586653131 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1673586653258 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab9_01.sdc " "Synopsys Design Constraints File file not found: 'lab9_01.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1673586653258 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1673586653258 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "f3\|chain\[6\]\|combout " "Node \"f3\|chain\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653259 ""} { "Warning" "WSTA_SCC_NODE" "f3\|chain\[0\]\|datad " "Node \"f3\|chain\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653259 ""} { "Warning" "WSTA_SCC_NODE" "f3\|chain\[0\]\|combout " "Node \"f3\|chain\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653259 ""} { "Warning" "WSTA_SCC_NODE" "f3\|chain\[1\]\|dataa " "Node \"f3\|chain\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653259 ""} { "Warning" "WSTA_SCC_NODE" "f3\|chain\[1\]\|combout " "Node \"f3\|chain\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653259 ""} { "Warning" "WSTA_SCC_NODE" "f3\|chain\[2\]\|dataa " "Node \"f3\|chain\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653259 ""} { "Warning" "WSTA_SCC_NODE" "f3\|chain\[2\]\|combout " "Node \"f3\|chain\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653259 ""} { "Warning" "WSTA_SCC_NODE" "f3\|chain\[3\]\|dataa " "Node \"f3\|chain\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653259 ""} { "Warning" "WSTA_SCC_NODE" "f3\|chain\[3\]\|combout " "Node \"f3\|chain\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653259 ""} { "Warning" "WSTA_SCC_NODE" "f3\|chain\[4\]\|dataa " "Node \"f3\|chain\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653259 ""} { "Warning" "WSTA_SCC_NODE" "f3\|chain\[4\]\|combout " "Node \"f3\|chain\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653259 ""} { "Warning" "WSTA_SCC_NODE" "f3\|chain\[5\]\|dataa " "Node \"f3\|chain\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653259 ""} { "Warning" "WSTA_SCC_NODE" "f3\|chain\[5\]\|combout " "Node \"f3\|chain\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653259 ""} { "Warning" "WSTA_SCC_NODE" "f3\|chain\[6\]\|dataa " "Node \"f3\|chain\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653259 ""}  } { { "ring_oscillator_7.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_7.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1673586653259 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "f2\|chain\[6\]\|combout " "Node \"f2\|chain\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653259 ""} { "Warning" "WSTA_SCC_NODE" "f2\|chain\[0\]\|datad " "Node \"f2\|chain\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653259 ""} { "Warning" "WSTA_SCC_NODE" "f2\|chain\[0\]\|combout " "Node \"f2\|chain\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653259 ""} { "Warning" "WSTA_SCC_NODE" "f2\|chain\[1\]\|dataa " "Node \"f2\|chain\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653259 ""} { "Warning" "WSTA_SCC_NODE" "f2\|chain\[1\]\|combout " "Node \"f2\|chain\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653259 ""} { "Warning" "WSTA_SCC_NODE" "f2\|chain\[2\]\|dataa " "Node \"f2\|chain\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653259 ""} { "Warning" "WSTA_SCC_NODE" "f2\|chain\[2\]\|combout " "Node \"f2\|chain\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653259 ""} { "Warning" "WSTA_SCC_NODE" "f2\|chain\[3\]\|dataa " "Node \"f2\|chain\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653259 ""} { "Warning" "WSTA_SCC_NODE" "f2\|chain\[3\]\|combout " "Node \"f2\|chain\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653259 ""} { "Warning" "WSTA_SCC_NODE" "f2\|chain\[4\]\|dataa " "Node \"f2\|chain\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653259 ""} { "Warning" "WSTA_SCC_NODE" "f2\|chain\[4\]\|combout " "Node \"f2\|chain\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653259 ""} { "Warning" "WSTA_SCC_NODE" "f2\|chain\[5\]\|dataa " "Node \"f2\|chain\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653259 ""} { "Warning" "WSTA_SCC_NODE" "f2\|chain\[5\]\|combout " "Node \"f2\|chain\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653259 ""} { "Warning" "WSTA_SCC_NODE" "f2\|chain\[6\]\|dataa " "Node \"f2\|chain\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653259 ""}  } { { "ring_oscillator_7.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_7.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1673586653259 ""}
{ "Warning" "WSTA_SCC_LOOP" "26 " "Found combinational loop of 26 nodes" { { "Warning" "WSTA_SCC_NODE" "f1\|chain\[12\]\|combout " "Node \"f1\|chain\[12\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[0\]\|datad " "Node \"f1\|chain\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[0\]\|combout " "Node \"f1\|chain\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[1\]\|dataa " "Node \"f1\|chain\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[1\]\|combout " "Node \"f1\|chain\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[2\]\|dataa " "Node \"f1\|chain\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[2\]\|combout " "Node \"f1\|chain\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[3\]\|dataa " "Node \"f1\|chain\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[3\]\|combout " "Node \"f1\|chain\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[4\]\|dataa " "Node \"f1\|chain\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[4\]\|combout " "Node \"f1\|chain\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[5\]\|dataa " "Node \"f1\|chain\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[5\]\|combout " "Node \"f1\|chain\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[6\]\|dataa " "Node \"f1\|chain\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[6\]\|combout " "Node \"f1\|chain\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[7\]\|dataa " "Node \"f1\|chain\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[7\]\|combout " "Node \"f1\|chain\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[8\]\|dataa " "Node \"f1\|chain\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[8\]\|combout " "Node \"f1\|chain\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[9\]\|dataa " "Node \"f1\|chain\[9\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[9\]\|combout " "Node \"f1\|chain\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[10\]\|dataa " "Node \"f1\|chain\[10\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[10\]\|combout " "Node \"f1\|chain\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[11\]\|dataa " "Node \"f1\|chain\[11\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[11\]\|combout " "Node \"f1\|chain\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[12\]\|dataa " "Node \"f1\|chain\[12\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""}  } { { "ring_oscillator_13.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_13.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1673586653260 ""}
{ "Warning" "WSTA_SCC_LOOP" "34 " "Found combinational loop of 34 nodes" { { "Warning" "WSTA_SCC_NODE" "e3\|chain\[16\]\|combout " "Node \"e3\|chain\[16\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[0\]\|datad " "Node \"e3\|chain\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[0\]\|combout " "Node \"e3\|chain\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[1\]\|dataa " "Node \"e3\|chain\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[1\]\|combout " "Node \"e3\|chain\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[2\]\|dataa " "Node \"e3\|chain\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[2\]\|combout " "Node \"e3\|chain\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[3\]\|dataa " "Node \"e3\|chain\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[3\]\|combout " "Node \"e3\|chain\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[4\]\|dataa " "Node \"e3\|chain\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[4\]\|combout " "Node \"e3\|chain\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[5\]\|dataa " "Node \"e3\|chain\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[5\]\|combout " "Node \"e3\|chain\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[6\]\|dataa " "Node \"e3\|chain\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[6\]\|combout " "Node \"e3\|chain\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[7\]\|dataa " "Node \"e3\|chain\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[7\]\|combout " "Node \"e3\|chain\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[8\]\|dataa " "Node \"e3\|chain\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[8\]\|combout " "Node \"e3\|chain\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[9\]\|dataa " "Node \"e3\|chain\[9\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[9\]\|combout " "Node \"e3\|chain\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[10\]\|dataa " "Node \"e3\|chain\[10\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[10\]\|combout " "Node \"e3\|chain\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[11\]\|dataa " "Node \"e3\|chain\[11\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[11\]\|combout " "Node \"e3\|chain\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[12\]\|dataa " "Node \"e3\|chain\[12\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[12\]\|combout " "Node \"e3\|chain\[12\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[13\]\|dataa " "Node \"e3\|chain\[13\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[13\]\|combout " "Node \"e3\|chain\[13\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[14\]\|dataa " "Node \"e3\|chain\[14\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[14\]\|combout " "Node \"e3\|chain\[14\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[15\]\|dataa " "Node \"e3\|chain\[15\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[15\]\|combout " "Node \"e3\|chain\[15\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[16\]\|dataa " "Node \"e3\|chain\[16\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653260 ""}  } { { "ring_oscillator_17.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_17.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1673586653260 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "e2\|chain\[8\]\|combout " "Node \"e2\|chain\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653261 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[0\]\|datad " "Node \"e2\|chain\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653261 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[0\]\|combout " "Node \"e2\|chain\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653261 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[1\]\|dataa " "Node \"e2\|chain\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653261 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[1\]\|combout " "Node \"e2\|chain\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653261 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[2\]\|dataa " "Node \"e2\|chain\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653261 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[2\]\|combout " "Node \"e2\|chain\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653261 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[3\]\|dataa " "Node \"e2\|chain\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653261 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[3\]\|combout " "Node \"e2\|chain\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653261 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[4\]\|dataa " "Node \"e2\|chain\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653261 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[4\]\|combout " "Node \"e2\|chain\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653261 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[5\]\|dataa " "Node \"e2\|chain\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653261 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[5\]\|combout " "Node \"e2\|chain\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653261 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[6\]\|dataa " "Node \"e2\|chain\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653261 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[6\]\|combout " "Node \"e2\|chain\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653261 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[7\]\|dataa " "Node \"e2\|chain\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653261 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[7\]\|combout " "Node \"e2\|chain\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653261 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[8\]\|dataa " "Node \"e2\|chain\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653261 ""}  } { { "ring_oscillator_9.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_9.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1673586653261 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "e1\|chain\[8\]\|combout " "Node \"e1\|chain\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653261 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[0\]\|datad " "Node \"e1\|chain\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653261 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[0\]\|combout " "Node \"e1\|chain\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653261 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[1\]\|dataa " "Node \"e1\|chain\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653261 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[1\]\|combout " "Node \"e1\|chain\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653261 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[2\]\|dataa " "Node \"e1\|chain\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653261 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[2\]\|combout " "Node \"e1\|chain\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653261 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[3\]\|dataa " "Node \"e1\|chain\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653261 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[3\]\|combout " "Node \"e1\|chain\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653261 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[4\]\|dataa " "Node \"e1\|chain\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653261 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[4\]\|combout " "Node \"e1\|chain\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653261 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[5\]\|dataa " "Node \"e1\|chain\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653261 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[5\]\|combout " "Node \"e1\|chain\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653261 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[6\]\|dataa " "Node \"e1\|chain\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653261 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[6\]\|combout " "Node \"e1\|chain\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653261 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[7\]\|dataa " "Node \"e1\|chain\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653261 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[7\]\|combout " "Node \"e1\|chain\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653261 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[8\]\|dataa " "Node \"e1\|chain\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586653261 ""}  } { { "ring_oscillator_9.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_9.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1673586653261 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: k1\|Mux0~0  from: datac  to: combout " "Cell: k1\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673586653262 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: k2\|Mux0~0  from: datac  to: combout " "Cell: k2\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673586653262 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1673586653262 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1673586653262 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1673586653263 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1673586653263 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divider:g1\|clk_out  " "Automatically promoted node divider:g1\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673586653271 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divider:g1\|clk_out~0 " "Destination node divider:g1\|clk_out~0" {  } { { "divider.vhd" "" { Text "D:/vhdl/lab9/divider.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdl/lab9/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673586653271 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1673586653271 ""}  } { { "divider.vhd" "" { Text "D:/vhdl/lab9/divider.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdl/lab9/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673586653271 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divider:g2\|clk_out  " "Automatically promoted node divider:g2\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673586653271 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divider:g2\|clk_out~0 " "Destination node divider:g2\|clk_out~0" {  } { { "divider.vhd" "" { Text "D:/vhdl/lab9/divider.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdl/lab9/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673586653271 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1673586653271 ""}  } { { "divider.vhd" "" { Text "D:/vhdl/lab9/divider.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdl/lab9/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673586653271 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux:k1\|Mux0  " "Automatically promoted node mux:k1\|Mux0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673586653271 ""}  } { { "mux.vhd" "" { Text "D:/vhdl/lab9/mux.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdl/lab9/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673586653271 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux:k2\|Mux0  " "Automatically promoted node mux:k2\|Mux0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673586653271 ""}  } { { "mux.vhd" "" { Text "D:/vhdl/lab9/mux.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "D:/vhdl/lab9/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673586653271 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_ris  " "Automatically promoted node reset_ris " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673586653271 ""}  } { { "lab9_01.vhd" "" { Text "D:/vhdl/lab9/lab9_01.vhd" 15 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_ris" } } } } { "temporary_test_loc" "" { Generic "D:/vhdl/lab9/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673586653271 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1673586653414 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1673586653414 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1673586653414 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1673586653415 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1673586653415 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1673586653415 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1673586653415 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1673586653415 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1673586653415 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1673586653415 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1673586653415 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "13 unused 2.5V 5 8 0 " "Number of I/O pins in group: 13 (unused VREF, 2.5V VCCIO, 5 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1673586653416 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1673586653416 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1673586653416 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1673586653417 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1673586653417 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1673586653417 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1673586653417 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1673586653417 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1673586653417 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1673586653417 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1673586653417 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1673586653417 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1673586653417 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673586653438 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1673586653440 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1673586654716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673586654790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1673586654814 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1673586658771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673586658771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1673586658908 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X46_Y61 X57_Y73 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y61 to location X57_Y73" {  } { { "loc" "" { Generic "D:/vhdl/lab9/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y61 to location X57_Y73"} { { 12 { 0 ""} 46 61 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1673586660716 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1673586660716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1673586661185 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1673586661185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673586661186 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1673586661266 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1673586661271 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1673586661409 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1673586661409 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1673586661528 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673586661758 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/vhdl/lab9/output_files/lab9_01.fit.smsg " "Generated suppressed messages file D:/vhdl/lab9/output_files/lab9_01.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1673586661981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 137 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 137 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5853 " "Peak virtual memory: 5853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673586662132 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 13 13:11:02 2023 " "Processing ended: Fri Jan 13 13:11:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673586662132 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673586662132 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673586662132 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1673586662132 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "13239@140.124.182.47 " "Can't contact license server \"13239@140.124.182.47\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Fitter" 0 -1 1673586663091 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1673586663093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673586663094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 13 13:11:02 2023 " "Processing started: Fri Jan 13 13:11:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673586663094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1673586663094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab9_01 -c lab9_01 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab9_01 -c lab9_01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1673586663094 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1673586663283 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1673586664952 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1673586665015 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673586665215 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 13 13:11:05 2023 " "Processing ended: Fri Jan 13 13:11:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673586665215 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673586665215 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673586665215 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1673586665215 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1673586665771 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "13239@140.124.182.47 " "Can't contact license server \"13239@140.124.182.47\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Assembler" 0 -1 1673586666114 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1673586666251 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673586666253 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 13 13:11:05 2023 " "Processing started: Fri Jan 13 13:11:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673586666253 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1673586666253 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab9_01 -c lab9_01 " "Command: quartus_sta lab9_01 -c lab9_01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1673586666253 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1673586666341 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1673586666516 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1673586666516 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673586666553 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673586666553 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1673586666838 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab9_01.sdc " "Synopsys Design Constraints File file not found: 'lab9_01.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1673586666845 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1673586666845 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divider:g2\|clk_out divider:g2\|clk_out " "create_clock -period 1.000 -name divider:g2\|clk_out divider:g2\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1673586666846 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50Mhz clk_50Mhz " "create_clock -period 1.000 -name clk_50Mhz clk_50Mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1673586666846 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divider:g1\|clk_out divider:g1\|clk_out " "create_clock -period 1.000 -name divider:g1\|clk_out divider:g1\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1673586666846 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sw\[0\] sw\[0\] " "create_clock -period 1.000 -name sw\[0\] sw\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1673586666846 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1673586666846 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "f3\|chain\[6\]\|combout " "Node \"f3\|chain\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""} { "Warning" "WSTA_SCC_NODE" "f3\|chain\[0\]\|datab " "Node \"f3\|chain\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""} { "Warning" "WSTA_SCC_NODE" "f3\|chain\[0\]\|combout " "Node \"f3\|chain\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""} { "Warning" "WSTA_SCC_NODE" "f3\|chain\[1\]\|datad " "Node \"f3\|chain\[1\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""} { "Warning" "WSTA_SCC_NODE" "f3\|chain\[1\]\|combout " "Node \"f3\|chain\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""} { "Warning" "WSTA_SCC_NODE" "f3\|chain\[2\]\|datad " "Node \"f3\|chain\[2\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""} { "Warning" "WSTA_SCC_NODE" "f3\|chain\[2\]\|combout " "Node \"f3\|chain\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""} { "Warning" "WSTA_SCC_NODE" "f3\|chain\[3\]\|datad " "Node \"f3\|chain\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""} { "Warning" "WSTA_SCC_NODE" "f3\|chain\[3\]\|combout " "Node \"f3\|chain\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""} { "Warning" "WSTA_SCC_NODE" "f3\|chain\[4\]\|datad " "Node \"f3\|chain\[4\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""} { "Warning" "WSTA_SCC_NODE" "f3\|chain\[4\]\|combout " "Node \"f3\|chain\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""} { "Warning" "WSTA_SCC_NODE" "f3\|chain\[5\]\|datad " "Node \"f3\|chain\[5\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""} { "Warning" "WSTA_SCC_NODE" "f3\|chain\[5\]\|combout " "Node \"f3\|chain\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""} { "Warning" "WSTA_SCC_NODE" "f3\|chain\[6\]\|datad " "Node \"f3\|chain\[6\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""}  } { { "ring_oscillator_7.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_7.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1673586666847 ""}
{ "Warning" "WSTA_SCC_LOOP" "26 " "Found combinational loop of 26 nodes" { { "Warning" "WSTA_SCC_NODE" "f1\|chain\[12\]\|combout " "Node \"f1\|chain\[12\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[0\]\|datab " "Node \"f1\|chain\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[0\]\|combout " "Node \"f1\|chain\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[1\]\|datad " "Node \"f1\|chain\[1\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[1\]\|combout " "Node \"f1\|chain\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[2\]\|datad " "Node \"f1\|chain\[2\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[2\]\|combout " "Node \"f1\|chain\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[3\]\|datad " "Node \"f1\|chain\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[3\]\|combout " "Node \"f1\|chain\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[4\]\|datad " "Node \"f1\|chain\[4\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[4\]\|combout " "Node \"f1\|chain\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[5\]\|datad " "Node \"f1\|chain\[5\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[5\]\|combout " "Node \"f1\|chain\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[6\]\|datad " "Node \"f1\|chain\[6\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[6\]\|combout " "Node \"f1\|chain\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[7\]\|datad " "Node \"f1\|chain\[7\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[7\]\|combout " "Node \"f1\|chain\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[8\]\|datad " "Node \"f1\|chain\[8\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[8\]\|combout " "Node \"f1\|chain\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[9\]\|datac " "Node \"f1\|chain\[9\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[9\]\|combout " "Node \"f1\|chain\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[10\]\|datad " "Node \"f1\|chain\[10\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[10\]\|combout " "Node \"f1\|chain\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[11\]\|datad " "Node \"f1\|chain\[11\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[11\]\|combout " "Node \"f1\|chain\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""} { "Warning" "WSTA_SCC_NODE" "f1\|chain\[12\]\|datad " "Node \"f1\|chain\[12\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666847 ""}  } { { "ring_oscillator_13.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_13.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1673586666847 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "f2\|chain\[6\]\|combout " "Node \"f2\|chain\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "f2\|chain\[0\]\|datac " "Node \"f2\|chain\[0\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "f2\|chain\[0\]\|combout " "Node \"f2\|chain\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "f2\|chain\[1\]\|datac " "Node \"f2\|chain\[1\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "f2\|chain\[1\]\|combout " "Node \"f2\|chain\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "f2\|chain\[2\]\|datad " "Node \"f2\|chain\[2\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "f2\|chain\[2\]\|combout " "Node \"f2\|chain\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "f2\|chain\[3\]\|datad " "Node \"f2\|chain\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "f2\|chain\[3\]\|combout " "Node \"f2\|chain\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "f2\|chain\[4\]\|datad " "Node \"f2\|chain\[4\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "f2\|chain\[4\]\|combout " "Node \"f2\|chain\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "f2\|chain\[5\]\|datad " "Node \"f2\|chain\[5\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "f2\|chain\[5\]\|combout " "Node \"f2\|chain\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "f2\|chain\[6\]\|datad " "Node \"f2\|chain\[6\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""}  } { { "ring_oscillator_7.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_7.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1673586666848 ""}
{ "Warning" "WSTA_SCC_LOOP" "34 " "Found combinational loop of 34 nodes" { { "Warning" "WSTA_SCC_NODE" "e3\|chain\[16\]\|combout " "Node \"e3\|chain\[16\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[0\]\|datab " "Node \"e3\|chain\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[0\]\|combout " "Node \"e3\|chain\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[1\]\|datad " "Node \"e3\|chain\[1\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[1\]\|combout " "Node \"e3\|chain\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[2\]\|datad " "Node \"e3\|chain\[2\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[2\]\|combout " "Node \"e3\|chain\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[3\]\|datad " "Node \"e3\|chain\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[3\]\|combout " "Node \"e3\|chain\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[4\]\|datad " "Node \"e3\|chain\[4\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[4\]\|combout " "Node \"e3\|chain\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[5\]\|datad " "Node \"e3\|chain\[5\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[5\]\|combout " "Node \"e3\|chain\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[6\]\|datad " "Node \"e3\|chain\[6\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[6\]\|combout " "Node \"e3\|chain\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[7\]\|datad " "Node \"e3\|chain\[7\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[7\]\|combout " "Node \"e3\|chain\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[8\]\|datad " "Node \"e3\|chain\[8\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[8\]\|combout " "Node \"e3\|chain\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[9\]\|datad " "Node \"e3\|chain\[9\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[9\]\|combout " "Node \"e3\|chain\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[10\]\|datad " "Node \"e3\|chain\[10\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[10\]\|combout " "Node \"e3\|chain\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[11\]\|datac " "Node \"e3\|chain\[11\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[11\]\|combout " "Node \"e3\|chain\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[12\]\|datac " "Node \"e3\|chain\[12\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[12\]\|combout " "Node \"e3\|chain\[12\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[13\]\|datac " "Node \"e3\|chain\[13\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[13\]\|combout " "Node \"e3\|chain\[13\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[14\]\|datad " "Node \"e3\|chain\[14\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[14\]\|combout " "Node \"e3\|chain\[14\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[15\]\|datac " "Node \"e3\|chain\[15\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[15\]\|combout " "Node \"e3\|chain\[15\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e3\|chain\[16\]\|datad " "Node \"e3\|chain\[16\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""}  } { { "ring_oscillator_17.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_17.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1673586666848 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "e2\|chain\[8\]\|combout " "Node \"e2\|chain\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[0\]\|datab " "Node \"e2\|chain\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[0\]\|combout " "Node \"e2\|chain\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[1\]\|datad " "Node \"e2\|chain\[1\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[1\]\|combout " "Node \"e2\|chain\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[2\]\|datad " "Node \"e2\|chain\[2\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[2\]\|combout " "Node \"e2\|chain\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[3\]\|datad " "Node \"e2\|chain\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[3\]\|combout " "Node \"e2\|chain\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[4\]\|datad " "Node \"e2\|chain\[4\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[4\]\|combout " "Node \"e2\|chain\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[5\]\|datad " "Node \"e2\|chain\[5\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[5\]\|combout " "Node \"e2\|chain\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[6\]\|datad " "Node \"e2\|chain\[6\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[6\]\|combout " "Node \"e2\|chain\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[7\]\|datad " "Node \"e2\|chain\[7\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[7\]\|combout " "Node \"e2\|chain\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""} { "Warning" "WSTA_SCC_NODE" "e2\|chain\[8\]\|datad " "Node \"e2\|chain\[8\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666848 ""}  } { { "ring_oscillator_9.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_9.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1673586666848 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "e1\|chain\[8\]\|combout " "Node \"e1\|chain\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666849 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[0\]\|datab " "Node \"e1\|chain\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666849 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[0\]\|combout " "Node \"e1\|chain\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666849 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[1\]\|datad " "Node \"e1\|chain\[1\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666849 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[1\]\|combout " "Node \"e1\|chain\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666849 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[2\]\|datad " "Node \"e1\|chain\[2\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666849 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[2\]\|combout " "Node \"e1\|chain\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666849 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[3\]\|datad " "Node \"e1\|chain\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666849 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[3\]\|combout " "Node \"e1\|chain\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666849 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[4\]\|datad " "Node \"e1\|chain\[4\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666849 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[4\]\|combout " "Node \"e1\|chain\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666849 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[5\]\|datad " "Node \"e1\|chain\[5\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666849 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[5\]\|combout " "Node \"e1\|chain\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666849 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[6\]\|datad " "Node \"e1\|chain\[6\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666849 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[6\]\|combout " "Node \"e1\|chain\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666849 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[7\]\|datad " "Node \"e1\|chain\[7\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666849 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[7\]\|combout " "Node \"e1\|chain\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666849 ""} { "Warning" "WSTA_SCC_NODE" "e1\|chain\[8\]\|datad " "Node \"e1\|chain\[8\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673586666849 ""}  } { { "ring_oscillator_9.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_9.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1673586666849 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: k1\|Mux0~0  from: dataa  to: combout " "Cell: k1\|Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673586666849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: k2\|Mux0~0  from: datac  to: combout " "Cell: k2\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673586666849 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1673586666849 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1673586666850 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1673586666850 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1673586666851 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1673586666857 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1673586666867 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1673586666867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.629 " "Worst-case setup slack is -11.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586666869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586666869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.629            -119.014 sw\[0\]  " "  -11.629            -119.014 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586666869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.639             -65.392 clk_50Mhz  " "   -7.639             -65.392 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586666869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.101              -5.688 divider:g2\|clk_out  " "   -1.101              -5.688 divider:g2\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586666869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.982              -5.292 divider:g1\|clk_out  " "   -0.982              -5.292 divider:g1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586666869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673586666869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.367 " "Worst-case hold slack is -6.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586666871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586666871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.367             -50.883 clk_50Mhz  " "   -6.367             -50.883 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586666871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 sw\[0\]  " "    0.402               0.000 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586666871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 divider:g1\|clk_out  " "    0.408               0.000 divider:g1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586666871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 divider:g2\|clk_out  " "    0.408               0.000 divider:g2\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586666871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673586666871 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1673586666873 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1673586666875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.778 " "Worst-case minimum pulse width slack is -3.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586666876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586666876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.778            -217.340 clk_50Mhz  " "   -3.778            -217.340 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586666876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.850 sw\[0\]  " "   -3.000             -15.850 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586666876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -10.280 divider:g1\|clk_out  " "   -1.285             -10.280 divider:g1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586666876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -10.280 divider:g2\|clk_out  " "   -1.285             -10.280 divider:g2\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586666876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673586666876 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1673586666913 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1673586666927 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1673586667096 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: k1\|Mux0~0  from: dataa  to: combout " "Cell: k1\|Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673586667115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: k2\|Mux0~0  from: datac  to: combout " "Cell: k2\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673586667115 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1673586667115 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1673586667116 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1673586667120 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1673586667120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.668 " "Worst-case setup slack is -10.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586667122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586667122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.668            -108.200 sw\[0\]  " "  -10.668            -108.200 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586667122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.867             -59.057 clk_50Mhz  " "   -6.867             -59.057 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586667122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.879              -4.397 divider:g2\|clk_out  " "   -0.879              -4.397 divider:g2\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586667122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.784              -4.034 divider:g1\|clk_out  " "   -0.784              -4.034 divider:g1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586667122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673586667122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.829 " "Worst-case hold slack is -5.829" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586667126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586667126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.829             -46.661 clk_50Mhz  " "   -5.829             -46.661 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586667126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 sw\[0\]  " "    0.353               0.000 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586667126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 divider:g1\|clk_out  " "    0.365               0.000 divider:g1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586667126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 divider:g2\|clk_out  " "    0.365               0.000 divider:g2\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586667126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673586667126 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1673586667128 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1673586667130 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.499 " "Worst-case minimum pulse width slack is -3.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586667132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586667132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.499            -196.559 clk_50Mhz  " "   -3.499            -196.559 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586667132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.850 sw\[0\]  " "   -3.000             -15.850 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586667132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -10.280 divider:g1\|clk_out  " "   -1.285             -10.280 divider:g1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586667132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -10.280 divider:g2\|clk_out  " "   -1.285             -10.280 divider:g2\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586667132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673586667132 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1673586667172 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: k1\|Mux0~0  from: dataa  to: combout " "Cell: k1\|Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673586667220 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: k2\|Mux0~0  from: datac  to: combout " "Cell: k2\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673586667220 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1673586667220 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1673586667221 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1673586667222 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1673586667222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.058 " "Worst-case setup slack is -5.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586667224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586667224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.058             -47.726 sw\[0\]  " "   -5.058             -47.726 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586667224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.333             -28.060 clk_50Mhz  " "   -3.333             -28.060 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586667224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.027              -0.027 divider:g2\|clk_out  " "   -0.027              -0.027 divider:g2\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586667224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.038               0.000 divider:g1\|clk_out  " "    0.038               0.000 divider:g1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586667224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673586667224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.344 " "Worst-case hold slack is -2.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586667228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586667228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.344             -18.346 clk_50Mhz  " "   -2.344             -18.346 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586667228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 sw\[0\]  " "    0.180               0.000 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586667228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 divider:g2\|clk_out  " "    0.188               0.000 divider:g2\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586667228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 divider:g1\|clk_out  " "    0.189               0.000 divider:g1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586667228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673586667228 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1673586667232 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1673586667235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586667237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586667237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -93.082 clk_50Mhz  " "   -3.000             -93.082 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586667237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.845 sw\[0\]  " "   -3.000             -15.845 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586667237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 divider:g1\|clk_out  " "   -1.000              -8.000 divider:g1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586667237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 divider:g2\|clk_out  " "   -1.000              -8.000 divider:g2\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673586667237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673586667237 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1673586667528 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1673586667529 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 137 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 137 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673586667574 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 13 13:11:07 2023 " "Processing ended: Fri Jan 13 13:11:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673586667574 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673586667574 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673586667574 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1673586667574 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 285 s " "Quartus Prime Full Compilation was successful. 0 errors, 285 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1673586668189 ""}
