### My Design Filelist
# Macros
# Parameters
-pvalue+width_p=64
# Search paths
+incdir+$TOP_DIR/../bsg_offchip/verilog/include
# Files
# Upstream
$TOP_DIR/../bsg_offchip/verilog/upstream/bsg_link_ddr_upstream.v
$TOP_DIR/../bsg_offchip/verilog/upstream/bsg_link_source_sync_upstream.v
$TOP_DIR/../bsg_offchip/verilog/upstream/bsg_link_oddr_phy.v

# BSG_misc
$TOP_DIR/../bsg_offchip/verilog/upstream/bsg_array_reverse.v		
$TOP_DIR/../bsg_offchip/verilog/upstream/bsg_dff_reset_set_clear.v
$TOP_DIR/../bsg_offchip/verilog/upstream/bsg_mux.v
$TOP_DIR/../bsg_offchip/verilog/upstream/bsg_dff_en.v			
$TOP_DIR/../bsg_offchip/verilog/upstream/bsg_dff_reset.v
$TOP_DIR/../bsg_offchip/verilog/upstream/bsg_counter_clear_up.v

# BSG_mem	
$TOP_DIR/../bsg_offchip/verilog/upstream/bsg_mem_1r1w_synth.v
$TOP_DIR/../bsg_offchip/verilog/upstream/bsg_mem_1r1w.v

# BSG_async
$TOP_DIR/../bsg_offchip/verilog/upstream/bsg_async_fifo.v
$TOP_DIR/../bsg_offchip/verilog/upstream/bsg_async_credit_counter.v
$TOP_DIR/../bsg_offchip/verilog/upstream/bsg_async_ptr_gray.v
$TOP_DIR/../bsg_offchip/verilog/upstream/bsg_launch_sync_sync.v

#BSG_dataflow
$TOP_DIR/../bsg_offchip/verilog/upstream/bsg_gray_to_binary.v		
$TOP_DIR/../bsg_offchip/verilog/upstream/bsg_one_fifo.v
$TOP_DIR/../bsg_offchip/verilog/upstream/bsg_two_fifo.v
$TOP_DIR/../bsg_offchip/verilog/upstream/bsg_parallel_in_serial_out.v
		
		

			
