C:\Synopsys\fpga_O-2018.09-SP1\bin64\m_cpld.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  "F:\Spring 2020\ESE382\Lab 4\New Lab 4\Synplify\rev_1"   -part ispGAL22LV10  -package LJ  -grade -10    -areadelay 0 -minc -RWCheckOnRam 1 -ovhdl "proj_1.vhm" -summaryfile "F:\Spring 2020\ESE382\Lab 4\New Lab 4\Synplify\rev_1\synlog\report\proj_1_fpga_mapper.xml" -merge_inferred_clocks 0  -multisrs  -oedif  "F:\Spring 2020\ESE382\Lab 4\New Lab 4\Synplify\rev_1\proj_1.edf"  "F:\Spring 2020\ESE382\Lab 4\New Lab 4\Synplify\rev_1\synwork\proj_1_mult.srs"  -devicelib  C:\Synopsys\fpga_O-2018.09-SP1\lib\cpld\lattice.v  -ologparam  "F:\Spring 2020\ESE382\Lab 4\New Lab 4\Synplify\rev_1\syntmp\proj_1.plg"  -osyn  "F:\Spring 2020\ESE382\Lab 4\New Lab 4\Synplify\rev_1\proj_1.srm"  -prjdir  "F:\Spring 2020\ESE382\Lab 4\New Lab 4\Synplify\"  -prjname  proj_1  -log  "F:\Spring 2020\ESE382\Lab 4\New Lab 4\Synplify\rev_1\synlog\proj_1_fpga_mapper.srr"  -sn  2018.09  -jobname  "fpga_mapper" 
relcom:C:\Synopsys\fpga_O-2018.09-SP1\bin64\m_cpld.exe -prodtype synplify_pro -encrypt -pro -rundir "F:\Spring 2020\ESE382\Lab 4\New Lab 4\Synplify\rev_1" -part ispGAL22LV10 -package LJ -grade -10 -areadelay 0 -minc -RWCheckOnRam 1 -ovhdl "proj_1.vhm" -summaryfile "F:\Spring 2020\ESE382\Lab 4\New Lab 4\Synplify\rev_1\synlog\report\proj_1_fpga_mapper.xml" -merge_inferred_clocks 0 -multisrs -oedif "F:\Spring 2020\ESE382\Lab 4\New Lab 4\Synplify\rev_1\proj_1.edf" "F:\Spring 2020\ESE382\Lab 4\New Lab 4\Synplify\rev_1\synwork\proj_1_mult.srs" -devicelib C:\Synopsys\fpga_O-2018.09-SP1\lib\cpld\lattice.v -ologparam "F:\Spring 2020\ESE382\Lab 4\New Lab 4\Synplify\rev_1\syntmp\proj_1.plg" -osyn "F:\Spring 2020\ESE382\Lab 4\New Lab 4\Synplify\rev_1\proj_1.srm" -prjdir "F:\Spring 2020\ESE382\Lab 4\New Lab 4\Synplify\" -prjname proj_1 -log "F:\Spring 2020\ESE382\Lab 4\New Lab 4\Synplify\rev_1\synlog\proj_1_fpga_mapper.srr" -sn 2018.09 -jobname "fpga_mapper"
rc:0 success:1 runtime:0
file:..\proj_1.edf|io:o|time:1582752890|size:6164|exec:0|csum:
file:..\synwork\proj_1_mult.srs|io:i|time:1582752888|size:1345|exec:0|csum:6D1673BBF3C69BCF8E123EBAFCADFA46
file:C:\Synopsys\fpga_O-2018.09-SP1\lib\cpld\lattice.v|io:i|time:1543381616|size:210986|exec:0|csum:5A6E236E09BDE113BE12A03DD223912C
file:"F:\Spring 2020\ESE382\Lab 4\New Lab 4\Synplify\rev_1\syntmp\proj_1.plg"|io:o|time:0|size:-1|exec:0|csum:
file:..\proj_1.srm|io:o|time:1582752890|size:4897|exec:0|csum:
file:..\synlog\proj_1_fpga_mapper.srr|io:o|time:1582752890|size:1564|exec:0|csum:
file:C:\Synopsys\fpga_O-2018.09-SP1\bin64\m_cpld.exe|io:i|time:1543383008|size:20488704|exec:1|csum:E58C77F60C423368A060EE1B7DE3991D
