/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] _00_;
  reg [2:0] _01_;
  wire [3:0] _02_;
  reg [13:0] _03_;
  reg [12:0] _04_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [15:0] celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire [25:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [9:0] celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [20:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire [18:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [29:0] celloutsig_0_35z;
  wire [12:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [2:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire [7:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [6:0] celloutsig_0_49z;
  wire [2:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_51z;
  wire [2:0] celloutsig_0_54z;
  wire [14:0] celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire [5:0] celloutsig_0_5z;
  wire [12:0] celloutsig_0_60z;
  wire [10:0] celloutsig_0_61z;
  wire celloutsig_0_65z;
  wire [5:0] celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_93z;
  wire celloutsig_0_94z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire [18:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = ~((celloutsig_0_5z[1] | celloutsig_0_5z[3]) & (celloutsig_0_27z | celloutsig_0_2z[13]));
  assign celloutsig_0_41z = ~((celloutsig_0_28z | celloutsig_0_2z[7]) & (celloutsig_0_39z | celloutsig_0_15z[9]));
  assign celloutsig_0_34z = ~((celloutsig_0_11z | celloutsig_0_26z) & (celloutsig_0_6z | celloutsig_0_7z[0]));
  assign celloutsig_0_10z = ~(celloutsig_0_7z[3] ^ celloutsig_0_2z[5]);
  assign celloutsig_0_18z = ~(celloutsig_0_9z ^ celloutsig_0_4z[2]);
  assign celloutsig_0_22z = ~(celloutsig_0_2z[9] ^ celloutsig_0_13z[4]);
  assign celloutsig_0_33z = ~(celloutsig_0_12z[1] ^ celloutsig_0_31z[17]);
  assign celloutsig_1_8z = in_data[124:120] + { _00_[4:3], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_12z = { celloutsig_0_2z[5:2], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_11z } + { celloutsig_0_2z[11:3], celloutsig_0_5z, celloutsig_0_3z };
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _04_ <= 13'h0000;
    else _04_ <= in_data[87:75];
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 3'h0;
    else _01_ <= celloutsig_0_5z[2:0];
  reg [3:0] _16_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _16_ <= 4'h0;
    else _16_ <= in_data[126:123];
  assign { _00_[4:3], _02_[1:0] } = _16_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _03_ <= 14'h0000;
    else _03_ <= { celloutsig_1_0z[11:3], celloutsig_1_8z };
  assign celloutsig_0_61z = { celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_54z } / { 1'h1, celloutsig_0_36z[10:9], celloutsig_0_36z[9], celloutsig_0_36z[7], celloutsig_0_5z };
  assign celloutsig_0_7z = celloutsig_0_1z / { 1'h1, celloutsig_0_5z[4:1] };
  assign celloutsig_0_13z = celloutsig_0_12z[11:3] / { 1'h1, celloutsig_0_12z[9:5], celloutsig_0_8z };
  assign celloutsig_0_25z = { celloutsig_0_24z[9], celloutsig_0_17z } / { 1'h1, celloutsig_0_2z[12:10] };
  assign celloutsig_0_11z = celloutsig_0_5z[5:1] == { celloutsig_0_8z[2:1], celloutsig_0_4z };
  assign celloutsig_0_26z = { celloutsig_0_19z[8:0], celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_25z } <= { celloutsig_0_15z[22:18], celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_8z };
  assign celloutsig_0_37z = { celloutsig_0_13z[7:1], celloutsig_0_26z } < celloutsig_0_35z[22:15];
  assign celloutsig_0_3z = in_data[66:57] < celloutsig_0_2z[16:7];
  assign celloutsig_0_46z = { celloutsig_0_16z[2:0], celloutsig_0_8z, celloutsig_0_26z, celloutsig_0_37z, celloutsig_0_11z } < { celloutsig_0_40z[2], celloutsig_0_23z, celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_27z };
  assign celloutsig_0_32z = { celloutsig_0_2z[4:1], celloutsig_0_22z } < celloutsig_0_2z[19:15];
  assign celloutsig_0_54z = { celloutsig_0_35z[27], celloutsig_0_29z, celloutsig_0_3z } % { 1'h1, celloutsig_0_49z[3:2] };
  assign celloutsig_0_14z = { celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, celloutsig_0_10z, celloutsig_0_13z };
  assign celloutsig_0_60z = { celloutsig_0_35z[23:20], celloutsig_0_23z, celloutsig_0_26z, celloutsig_0_58z, celloutsig_0_46z, celloutsig_0_30z } % { 1'h1, celloutsig_0_56z[7:0], _01_, celloutsig_0_34z };
  assign celloutsig_0_8z = celloutsig_0_7z[2:0] % { 1'h1, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_7z = { in_data[188:187], celloutsig_1_6z, celloutsig_1_1z } % { 1'h1, celloutsig_1_2z[4:2] };
  assign celloutsig_0_1z = in_data[52:48] % { 1'h1, _04_[8:5] };
  assign celloutsig_0_2z = in_data[89:69] * { _04_[11:9], _04_, celloutsig_0_1z };
  assign celloutsig_1_5z = celloutsig_1_0z[11] ? { celloutsig_1_0z[7:3], celloutsig_1_2z } : { _00_[4], 1'h0, celloutsig_1_0z[10:0] };
  assign celloutsig_0_49z = - { celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_41z, celloutsig_0_39z, celloutsig_0_48z };
  assign celloutsig_0_4z = - celloutsig_0_2z[20:18];
  assign celloutsig_1_2z = - celloutsig_1_0z[9:2];
  assign celloutsig_0_15z = - { in_data[79:66], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_48z = { celloutsig_0_1z[2:0], celloutsig_0_10z, celloutsig_0_46z, celloutsig_0_1z, celloutsig_0_25z } !== { celloutsig_0_21z, celloutsig_0_38z, celloutsig_0_32z, celloutsig_0_47z, celloutsig_0_23z };
  assign celloutsig_0_94z = { celloutsig_0_61z[9:4], celloutsig_0_49z, celloutsig_0_65z } !== { celloutsig_0_66z[5:2], celloutsig_0_16z, celloutsig_0_5z };
  assign celloutsig_0_47z = ~ { celloutsig_0_36z[5:1], celloutsig_0_44z, celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_56z = ~ { _04_[11:7], celloutsig_0_19z };
  assign celloutsig_0_5z = ~ in_data[13:8];
  assign celloutsig_0_66z = ~ { celloutsig_0_60z[12:8], celloutsig_0_23z };
  assign celloutsig_0_93z = ~ { celloutsig_0_16z[2:0], celloutsig_0_10z };
  assign celloutsig_0_19z = ~ { _04_[6:2], celloutsig_0_7z };
  assign celloutsig_0_30z = ~ celloutsig_0_20z;
  assign celloutsig_0_58z = & { celloutsig_0_51z, celloutsig_0_23z };
  assign celloutsig_0_65z = & { celloutsig_0_47z[1:0], celloutsig_0_29z, celloutsig_0_8z };
  assign celloutsig_1_1z = & celloutsig_1_0z[6:4];
  assign celloutsig_0_6z = ~^ celloutsig_0_2z[10:8];
  assign celloutsig_1_4z = ~^ celloutsig_1_0z[8:1];
  assign celloutsig_1_6z = ~^ celloutsig_1_0z[11:9];
  assign celloutsig_0_28z = ~^ in_data[16:13];
  assign celloutsig_0_29z = ~^ celloutsig_0_19z[8:6];
  assign celloutsig_0_44z = ^ { celloutsig_0_15z[23:2], celloutsig_0_25z };
  assign celloutsig_0_9z = ^ { celloutsig_0_5z[2], celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_27z = ^ { in_data[76:63], celloutsig_0_16z };
  assign celloutsig_0_35z = { celloutsig_0_19z[0], celloutsig_0_32z, celloutsig_0_17z, celloutsig_0_22z, celloutsig_0_34z, celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_11z } ^ { celloutsig_0_15z[24:4], celloutsig_0_32z, celloutsig_0_16z, celloutsig_0_33z, celloutsig_0_29z, celloutsig_0_26z, celloutsig_0_21z };
  assign celloutsig_0_38z = celloutsig_0_1z[2:0] ^ celloutsig_0_30z[4:2];
  assign celloutsig_0_40z = celloutsig_0_15z[12:10] ^ celloutsig_0_4z;
  assign celloutsig_0_51z = celloutsig_0_49z ^ { celloutsig_0_36z[9], celloutsig_0_36z[7:3], celloutsig_0_39z };
  assign celloutsig_1_0z = in_data[145:134] ^ in_data[108:97];
  assign celloutsig_1_10z = { celloutsig_1_5z[8:3], celloutsig_1_1z, _00_[4:3], _02_[1:0], celloutsig_1_2z } ^ { celloutsig_1_5z[6:5], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_14z = celloutsig_1_10z[12:6] ^ { in_data[159:154], celloutsig_1_6z };
  assign celloutsig_1_19z = { celloutsig_1_0z[9:4], celloutsig_1_8z } ^ { _03_[6:3], celloutsig_1_14z };
  assign celloutsig_0_16z = in_data[39:36] ^ { celloutsig_0_5z[0], celloutsig_0_4z };
  assign celloutsig_0_17z = _04_[7:5] ^ { celloutsig_0_15z[22:21], celloutsig_0_9z };
  assign celloutsig_0_20z = { celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_6z } ^ { in_data[40:37], celloutsig_0_3z };
  assign celloutsig_0_24z = { celloutsig_0_5z[4:0], celloutsig_0_20z } ^ in_data[79:70];
  assign celloutsig_0_31z = { celloutsig_0_24z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_10z } ^ { celloutsig_0_12z[12:9], celloutsig_0_30z, celloutsig_0_24z };
  assign celloutsig_1_18z = ~((in_data[178] & in_data[136]) | (celloutsig_1_4z & celloutsig_1_1z));
  assign celloutsig_0_21z = ~((_04_[8] & celloutsig_0_5z[3]) | (celloutsig_0_17z[0] & celloutsig_0_16z[3]));
  assign celloutsig_0_23z = ~((celloutsig_0_15z[17] & celloutsig_0_6z) | (celloutsig_0_14z[1] & _04_[3]));
  assign { celloutsig_0_36z[11:9], celloutsig_0_36z[7:5], celloutsig_0_36z[12], celloutsig_0_36z[4:0] } = ~ { celloutsig_0_29z, celloutsig_0_28z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_1z };
  assign _00_[2:0] = { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z };
  assign _02_[3:2] = _00_[4:3];
  assign celloutsig_0_36z[8] = celloutsig_0_36z[9];
  assign { out_data[128], out_data[106:96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_93z, celloutsig_0_94z };
endmodule
