;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN 0, 202
	SLT #0, -33
	SPL 0, <332
	SUB 1, @0
	SUB @-127, 100
	ADD <-30, 9
	JMN 0, <332
	ADD 3, 323
	CMP -207, <-120
	SPL 0, <332
	SPL 0, <332
	SUB 0, 8
	CMP @121, 106
	ADD <-30, 9
	SLT <-30, 9
	SUB 1, @0
	DJN 300, 91
	DJN 300, 91
	JMN 0, 202
	DAT #0, #202
	SLT <-30, 9
	SLT <-30, 9
	SLT <-30, 9
	DJN -1, @-20
	SPL 0, <332
	SUB @121, 106
	SUB @121, 106
	SUB 11, 0
	CMP <-30, 9
	CMP <-30, 9
	MOV -1, <-20
	SPL 1, #0
	MOV -1, <-20
	SUB 11, 0
	SPL 1, #0
	MOV -1, <-20
	SPL 0, <330
	SPL 0, <-2
	ADD <-30, 9
	JMN 0, <332
	SPL 0, <-2
	ADD <-30, 9
	ADD <-30, 9
	JMN 0, <332
	JMN 0, <332
	JMN 0, <332
	DJN -1, @-20
	JMN 0, <332
	SLT #0, -33
