

================================================================
== Vitis HLS Report for 'store_block_C_proc479'
================================================================
* Date:           Tue Sep  5 22:43:07 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 3.547 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      290|      290| 1.029 us | 1.029 us |  290|  290|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- store_block_C_L  |      288|      288|         3|          2|          1|   144|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.74>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_0_V_V25, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_1_V_V26, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_2_V_V27, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_3_V_V28, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_4_V_V29, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_5_V_V30, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_6_V_V31, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_7_V_V32, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_8_V_V33, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_9_V_V34, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_10_V_V35, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_11_V_V36, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %indvars_iv47_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.21ns)   --->   "%indvars_iv47_0_read = read i8 @_ssdm_op_Read.ap_fifo.i8P, i8 %indvars_iv47_0" [gemm_systolic_array.cpp:205]   --->   Operation 19 'read' 'indvars_iv47_0_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_11_V_V36, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_10_V_V35, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_9_V_V34, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_8_V_V33, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_7_V_V32, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_6_V_V31, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_5_V_V30, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_4_V_V29, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_3_V_V28, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_2_V_V27, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_1_V_V26, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_0_V_V25, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_shl_i = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %indvars_iv47_0_read, i4" [gemm_systolic_array.cpp:205]   --->   Operation 32 'bitconcatenate' 'p_shl_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl11_i = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %indvars_iv47_0_read, i2" [gemm_systolic_array.cpp:205]   --->   Operation 33 'bitconcatenate' 'p_shl11_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_shl11_i_cast = zext i10 %p_shl11_i" [gemm_systolic_array.cpp:205]   --->   Operation 34 'zext' 'p_shl11_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.52ns)   --->   "%empty = sub i12 %p_shl_i, i12 %p_shl11_i_cast" [gemm_systolic_array.cpp:205]   --->   Operation 35 'sub' 'empty' <Predicate = true> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.60ns)   --->   "%br_ln0 = br void %.preheader543.i.i"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8, void %entry, i8 %add_ln223_1, void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.038.i.i" [gemm_systolic_array.cpp:223]   --->   Operation 37 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%indvars_iv43_0_t367_i_i = phi i4, void %entry, i4 %select_ln223, void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.038.i.i" [gemm_systolic_array.cpp:223]   --->   Operation 38 'phi' 'indvars_iv43_0_t367_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%indvars_iv39_0_i_i = phi i4, void %entry, i4 %add_ln225, void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.038.i.i" [gemm_systolic_array.cpp:225]   --->   Operation 39 'phi' 'indvars_iv39_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln225 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [gemm_systolic_array.cpp:225]   --->   Operation 40 'specpipeline' 'specpipeline_ln225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.58ns)   --->   "%icmp_ln223 = icmp_eq  i8 %indvar_flatten, i8" [gemm_systolic_array.cpp:223]   --->   Operation 41 'icmp' 'icmp_ln223' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.48ns)   --->   "%add_ln223_1 = add i8 %indvar_flatten, i8" [gemm_systolic_array.cpp:223]   --->   Operation 42 'add' 'add_ln223_1' <Predicate = true> <Delay = 0.48> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln223 = br i1 %icmp_ln223, void %.preheader543.i.i.preheader, void %.exit" [gemm_systolic_array.cpp:223]   --->   Operation 43 'br' 'br_ln223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.33ns)   --->   "%add_ln223 = add i4 %indvars_iv43_0_t367_i_i, i4" [gemm_systolic_array.cpp:223]   --->   Operation 44 'add' 'add_ln223' <Predicate = (!icmp_ln223)> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.65ns)   --->   "%icmp_ln225 = icmp_eq  i4 %indvars_iv39_0_i_i, i4" [gemm_systolic_array.cpp:225]   --->   Operation 45 'icmp' 'icmp_ln225' <Predicate = (!icmp_ln223)> <Delay = 0.65> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.35ns)   --->   "%select_ln225 = select i1 %icmp_ln225, i4, i4 %indvars_iv39_0_i_i" [gemm_systolic_array.cpp:225]   --->   Operation 46 'select' 'select_ln225' <Predicate = (!icmp_ln223)> <Delay = 0.35> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.35ns)   --->   "%select_ln223 = select i1 %icmp_ln225, i4 %add_ln223, i4 %indvars_iv43_0_t367_i_i" [gemm_systolic_array.cpp:223]   --->   Operation 47 'select' 'select_ln223' <Predicate = (!icmp_ln223)> <Delay = 0.35> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln657 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.038.i.i"   --->   Operation 48 'br' 'br_ln657' <Predicate = (!icmp_ln223 & select_ln223 == 10)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln657 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.038.i.i"   --->   Operation 49 'br' 'br_ln657' <Predicate = (!icmp_ln223 & select_ln223 == 9)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln657 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.038.i.i"   --->   Operation 50 'br' 'br_ln657' <Predicate = (!icmp_ln223 & select_ln223 == 8)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln657 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.038.i.i"   --->   Operation 51 'br' 'br_ln657' <Predicate = (!icmp_ln223 & select_ln223 == 7)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln657 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.038.i.i"   --->   Operation 52 'br' 'br_ln657' <Predicate = (!icmp_ln223 & select_ln223 == 6)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln657 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.038.i.i"   --->   Operation 53 'br' 'br_ln657' <Predicate = (!icmp_ln223 & select_ln223 == 5)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln657 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.038.i.i"   --->   Operation 54 'br' 'br_ln657' <Predicate = (!icmp_ln223 & select_ln223 == 4)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln657 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.038.i.i"   --->   Operation 55 'br' 'br_ln657' <Predicate = (!icmp_ln223 & select_ln223 == 3)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln657 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.038.i.i"   --->   Operation 56 'br' 'br_ln657' <Predicate = (!icmp_ln223 & select_ln223 == 2)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln657 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.038.i.i"   --->   Operation 57 'br' 'br_ln657' <Predicate = (!icmp_ln223 & select_ln223 == 1)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln657 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.038.i.i"   --->   Operation 58 'br' 'br_ln657' <Predicate = (!icmp_ln223 & select_ln223 == 0)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln657 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.038.i.i"   --->   Operation 59 'br' 'br_ln657' <Predicate = (!icmp_ln223 & select_ln223 == 15) | (!icmp_ln223 & select_ln223 == 14) | (!icmp_ln223 & select_ln223 == 13) | (!icmp_ln223 & select_ln223 == 12) | (!icmp_ln223 & select_ln223 == 11)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.68>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i4 %select_ln225" [gemm_systolic_array.cpp:225]   --->   Operation 60 'zext' 'zext_ln225' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.21ns)   --->   "%block_C_drainer_10_V_V35_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %block_C_drainer_10_V_V35" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 61 'read' 'block_C_drainer_10_V_V35_read' <Predicate = (!icmp_ln223 & select_ln223 == 10)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_3 : Operation 62 [1/1] (0.80ns)   --->   "%br_ln92 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0380.i.i" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 62 'br' 'br_ln92' <Predicate = (!icmp_ln223 & select_ln223 == 10)> <Delay = 0.80>
ST_3 : Operation 63 [1/1] (1.21ns)   --->   "%block_C_drainer_9_V_V34_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %block_C_drainer_9_V_V34" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 63 'read' 'block_C_drainer_9_V_V34_read' <Predicate = (!icmp_ln223 & select_ln223 == 9)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_3 : Operation 64 [1/1] (0.80ns)   --->   "%br_ln92 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0380.i.i" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 64 'br' 'br_ln92' <Predicate = (!icmp_ln223 & select_ln223 == 9)> <Delay = 0.80>
ST_3 : Operation 65 [1/1] (1.21ns)   --->   "%block_C_drainer_8_V_V33_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %block_C_drainer_8_V_V33" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 65 'read' 'block_C_drainer_8_V_V33_read' <Predicate = (!icmp_ln223 & select_ln223 == 8)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_3 : Operation 66 [1/1] (0.80ns)   --->   "%br_ln92 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0380.i.i" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 66 'br' 'br_ln92' <Predicate = (!icmp_ln223 & select_ln223 == 8)> <Delay = 0.80>
ST_3 : Operation 67 [1/1] (1.21ns)   --->   "%block_C_drainer_7_V_V32_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %block_C_drainer_7_V_V32" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 67 'read' 'block_C_drainer_7_V_V32_read' <Predicate = (!icmp_ln223 & select_ln223 == 7)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_3 : Operation 68 [1/1] (0.80ns)   --->   "%br_ln92 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0380.i.i" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 68 'br' 'br_ln92' <Predicate = (!icmp_ln223 & select_ln223 == 7)> <Delay = 0.80>
ST_3 : Operation 69 [1/1] (1.21ns)   --->   "%block_C_drainer_6_V_V31_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %block_C_drainer_6_V_V31" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 69 'read' 'block_C_drainer_6_V_V31_read' <Predicate = (!icmp_ln223 & select_ln223 == 6)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_3 : Operation 70 [1/1] (0.80ns)   --->   "%br_ln92 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0380.i.i" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 70 'br' 'br_ln92' <Predicate = (!icmp_ln223 & select_ln223 == 6)> <Delay = 0.80>
ST_3 : Operation 71 [1/1] (1.21ns)   --->   "%block_C_drainer_5_V_V30_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %block_C_drainer_5_V_V30" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 71 'read' 'block_C_drainer_5_V_V30_read' <Predicate = (!icmp_ln223 & select_ln223 == 5)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_3 : Operation 72 [1/1] (0.80ns)   --->   "%br_ln92 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0380.i.i" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 72 'br' 'br_ln92' <Predicate = (!icmp_ln223 & select_ln223 == 5)> <Delay = 0.80>
ST_3 : Operation 73 [1/1] (1.21ns)   --->   "%block_C_drainer_4_V_V29_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %block_C_drainer_4_V_V29" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 73 'read' 'block_C_drainer_4_V_V29_read' <Predicate = (!icmp_ln223 & select_ln223 == 4)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_3 : Operation 74 [1/1] (0.80ns)   --->   "%br_ln92 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0380.i.i" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 74 'br' 'br_ln92' <Predicate = (!icmp_ln223 & select_ln223 == 4)> <Delay = 0.80>
ST_3 : Operation 75 [1/1] (1.21ns)   --->   "%block_C_drainer_3_V_V28_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %block_C_drainer_3_V_V28" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 75 'read' 'block_C_drainer_3_V_V28_read' <Predicate = (!icmp_ln223 & select_ln223 == 3)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_3 : Operation 76 [1/1] (0.80ns)   --->   "%br_ln92 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0380.i.i" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 76 'br' 'br_ln92' <Predicate = (!icmp_ln223 & select_ln223 == 3)> <Delay = 0.80>
ST_3 : Operation 77 [1/1] (1.21ns)   --->   "%block_C_drainer_2_V_V27_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %block_C_drainer_2_V_V27" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 77 'read' 'block_C_drainer_2_V_V27_read' <Predicate = (!icmp_ln223 & select_ln223 == 2)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_3 : Operation 78 [1/1] (0.80ns)   --->   "%br_ln92 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0380.i.i" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 78 'br' 'br_ln92' <Predicate = (!icmp_ln223 & select_ln223 == 2)> <Delay = 0.80>
ST_3 : Operation 79 [1/1] (1.21ns)   --->   "%block_C_drainer_1_V_V26_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %block_C_drainer_1_V_V26" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 79 'read' 'block_C_drainer_1_V_V26_read' <Predicate = (!icmp_ln223 & select_ln223 == 1)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_3 : Operation 80 [1/1] (0.80ns)   --->   "%br_ln92 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0380.i.i" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 80 'br' 'br_ln92' <Predicate = (!icmp_ln223 & select_ln223 == 1)> <Delay = 0.80>
ST_3 : Operation 81 [1/1] (1.21ns)   --->   "%block_C_drainer_0_V_V25_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %block_C_drainer_0_V_V25" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 81 'read' 'block_C_drainer_0_V_V25_read' <Predicate = (!icmp_ln223 & select_ln223 == 0)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_3 : Operation 82 [1/1] (0.80ns)   --->   "%br_ln92 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0380.i.i" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 82 'br' 'br_ln92' <Predicate = (!icmp_ln223 & select_ln223 == 0)> <Delay = 0.80>
ST_3 : Operation 83 [1/1] (1.21ns)   --->   "%block_C_drainer_11_V_V36_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %block_C_drainer_11_V_V36" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 83 'read' 'block_C_drainer_11_V_V36_read' <Predicate = (!icmp_ln223 & select_ln223 == 15) | (!icmp_ln223 & select_ln223 == 14) | (!icmp_ln223 & select_ln223 == 13) | (!icmp_ln223 & select_ln223 == 12) | (!icmp_ln223 & select_ln223 == 11)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_3 : Operation 84 [1/1] (0.80ns)   --->   "%br_ln92 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0380.i.i" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 84 'br' 'br_ln92' <Predicate = (!icmp_ln223 & select_ln223 == 15) | (!icmp_ln223 & select_ln223 == 14) | (!icmp_ln223 & select_ln223 == 13) | (!icmp_ln223 & select_ln223 == 12) | (!icmp_ln223 & select_ln223 == 11)> <Delay = 0.80>
ST_3 : Operation 85 [1/1] (0.52ns)   --->   "%add_ln227 = add i12 %empty, i12 %zext_ln225" [gemm_systolic_array.cpp:227]   --->   Operation 85 'add' 'add_ln227' <Predicate = (!icmp_ln223)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln657 = zext i12 %add_ln227"   --->   Operation 86 'zext' 'zext_ln657' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%outp1_0_V_addr = getelementptr i24 %outp1_0_V, i64, i64 %zext_ln657"   --->   Operation 87 'getelementptr' 'outp1_0_V_addr' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%outp1_1_V_addr = getelementptr i24 %outp1_1_V, i64, i64 %zext_ln657"   --->   Operation 88 'getelementptr' 'outp1_1_V_addr' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%outp1_2_V_addr = getelementptr i24 %outp1_2_V, i64, i64 %zext_ln657"   --->   Operation 89 'getelementptr' 'outp1_2_V_addr' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%outp1_3_V_addr = getelementptr i24 %outp1_3_V, i64, i64 %zext_ln657"   --->   Operation 90 'getelementptr' 'outp1_3_V_addr' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%outp1_4_V_addr = getelementptr i24 %outp1_4_V, i64, i64 %zext_ln657"   --->   Operation 91 'getelementptr' 'outp1_4_V_addr' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%outp1_5_V_addr = getelementptr i24 %outp1_5_V, i64, i64 %zext_ln657"   --->   Operation 92 'getelementptr' 'outp1_5_V_addr' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%outp1_6_V_addr = getelementptr i24 %outp1_6_V, i64, i64 %zext_ln657"   --->   Operation 93 'getelementptr' 'outp1_6_V_addr' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%outp1_7_V_addr = getelementptr i24 %outp1_7_V, i64, i64 %zext_ln657"   --->   Operation 94 'getelementptr' 'outp1_7_V_addr' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%outp1_8_V_addr = getelementptr i24 %outp1_8_V, i64, i64 %zext_ln657"   --->   Operation 95 'getelementptr' 'outp1_8_V_addr' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%outp1_9_V_addr = getelementptr i24 %outp1_9_V, i64, i64 %zext_ln657"   --->   Operation 96 'getelementptr' 'outp1_9_V_addr' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%outp1_10_V_addr = getelementptr i24 %outp1_10_V, i64, i64 %zext_ln657"   --->   Operation 97 'getelementptr' 'outp1_10_V_addr' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%outp1_11_V_addr = getelementptr i24 %outp1_11_V, i64, i64 %zext_ln657"   --->   Operation 98 'getelementptr' 'outp1_11_V_addr' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_3 : Operation 99 [2/2] (1.15ns)   --->   "%outp1_0_V_load = load i12 %outp1_0_V_addr"   --->   Operation 99 'load' 'outp1_0_V_load' <Predicate = (!icmp_ln223)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_3 : Operation 100 [2/2] (1.15ns)   --->   "%outp1_1_V_load = load i12 %outp1_1_V_addr"   --->   Operation 100 'load' 'outp1_1_V_load' <Predicate = (!icmp_ln223)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_3 : Operation 101 [2/2] (1.15ns)   --->   "%outp1_2_V_load = load i12 %outp1_2_V_addr"   --->   Operation 101 'load' 'outp1_2_V_load' <Predicate = (!icmp_ln223)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_3 : Operation 102 [2/2] (1.15ns)   --->   "%outp1_3_V_load = load i12 %outp1_3_V_addr"   --->   Operation 102 'load' 'outp1_3_V_load' <Predicate = (!icmp_ln223)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_3 : Operation 103 [2/2] (1.15ns)   --->   "%outp1_4_V_load = load i12 %outp1_4_V_addr"   --->   Operation 103 'load' 'outp1_4_V_load' <Predicate = (!icmp_ln223)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_3 : Operation 104 [2/2] (1.15ns)   --->   "%outp1_5_V_load = load i12 %outp1_5_V_addr"   --->   Operation 104 'load' 'outp1_5_V_load' <Predicate = (!icmp_ln223)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_3 : Operation 105 [2/2] (1.15ns)   --->   "%outp1_6_V_load = load i12 %outp1_6_V_addr"   --->   Operation 105 'load' 'outp1_6_V_load' <Predicate = (!icmp_ln223)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_3 : Operation 106 [2/2] (1.15ns)   --->   "%outp1_7_V_load = load i12 %outp1_7_V_addr"   --->   Operation 106 'load' 'outp1_7_V_load' <Predicate = (!icmp_ln223)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_3 : Operation 107 [2/2] (1.15ns)   --->   "%outp1_8_V_load = load i12 %outp1_8_V_addr"   --->   Operation 107 'load' 'outp1_8_V_load' <Predicate = (!icmp_ln223)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_3 : Operation 108 [2/2] (1.15ns)   --->   "%outp1_9_V_load = load i12 %outp1_9_V_addr"   --->   Operation 108 'load' 'outp1_9_V_load' <Predicate = (!icmp_ln223)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_3 : Operation 109 [2/2] (1.15ns)   --->   "%outp1_10_V_load = load i12 %outp1_10_V_addr"   --->   Operation 109 'load' 'outp1_10_V_load' <Predicate = (!icmp_ln223)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_3 : Operation 110 [2/2] (1.15ns)   --->   "%outp1_11_V_load = load i12 %outp1_11_V_addr"   --->   Operation 110 'load' 'outp1_11_V_load' <Predicate = (!icmp_ln223)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_3 : Operation 111 [1/1] (0.33ns)   --->   "%add_ln225 = add i4 %select_ln225, i4" [gemm_systolic_array.cpp:225]   --->   Operation 111 'add' 'add_ln225' <Predicate = (!icmp_ln223)> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln225 = br void %.preheader543.i.i" [gemm_systolic_array.cpp:225]   --->   Operation 112 'br' 'br_ln225' <Predicate = (!icmp_ln223)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.54>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln223 = specloopname void @_ssdm_op_SpecLoopName, void @store_block_C_L_str" [gemm_systolic_array.cpp:223]   --->   Operation 113 'specloopname' 'specloopname_ln223' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%empty_1183 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 114 'speclooptripcount' 'empty_1183' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%specpipeline_ln225 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [gemm_systolic_array.cpp:225]   --->   Operation 115 'specpipeline' 'specpipeline_ln225' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.63ns)   --->   "%switch_ln92 = switch i4 %select_ln223, void %branch35.i.i, i4, void %branch24.i.i, i4, void %branch25.i.i, i4, void %branch26.i.i, i4, void %branch27.i.i, i4, void %branch28.i.i, i4, void %branch29.i.i, i4, void %branch30.i.i, i4, void %branch31.i.i, i4, void %branch32.i.i, i4, void %branch33.i.i, i4, void %branch34.i.i" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 116 'switch' 'switch_ln92' <Predicate = (!icmp_ln223)> <Delay = 0.63>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%p_0 = phi i24 %block_C_drainer_11_V_V36_read, void %branch35.i.i, i24 %block_C_drainer_10_V_V35_read, void %branch34.i.i, i24 %block_C_drainer_9_V_V34_read, void %branch33.i.i, i24 %block_C_drainer_8_V_V33_read, void %branch32.i.i, i24 %block_C_drainer_7_V_V32_read, void %branch31.i.i, i24 %block_C_drainer_6_V_V31_read, void %branch30.i.i, i24 %block_C_drainer_5_V_V30_read, void %branch29.i.i, i24 %block_C_drainer_4_V_V29_read, void %branch28.i.i, i24 %block_C_drainer_3_V_V28_read, void %branch27.i.i, i24 %block_C_drainer_2_V_V27_read, void %branch26.i.i, i24 %block_C_drainer_1_V_V26_read, void %branch25.i.i, i24 %block_C_drainer_0_V_V25_read, void %branch24.i.i" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 117 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/2] (1.15ns)   --->   "%outp1_0_V_load = load i12 %outp1_0_V_addr"   --->   Operation 118 'load' 'outp1_0_V_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_4 : Operation 119 [1/2] (1.15ns)   --->   "%outp1_1_V_load = load i12 %outp1_1_V_addr"   --->   Operation 119 'load' 'outp1_1_V_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_4 : Operation 120 [1/2] (1.15ns)   --->   "%outp1_2_V_load = load i12 %outp1_2_V_addr"   --->   Operation 120 'load' 'outp1_2_V_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_4 : Operation 121 [1/2] (1.15ns)   --->   "%outp1_3_V_load = load i12 %outp1_3_V_addr"   --->   Operation 121 'load' 'outp1_3_V_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_4 : Operation 122 [1/2] (1.15ns)   --->   "%outp1_4_V_load = load i12 %outp1_4_V_addr"   --->   Operation 122 'load' 'outp1_4_V_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_4 : Operation 123 [1/2] (1.15ns)   --->   "%outp1_5_V_load = load i12 %outp1_5_V_addr"   --->   Operation 123 'load' 'outp1_5_V_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_4 : Operation 124 [1/2] (1.15ns)   --->   "%outp1_6_V_load = load i12 %outp1_6_V_addr"   --->   Operation 124 'load' 'outp1_6_V_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_4 : Operation 125 [1/2] (1.15ns)   --->   "%outp1_7_V_load = load i12 %outp1_7_V_addr"   --->   Operation 125 'load' 'outp1_7_V_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_4 : Operation 126 [1/2] (1.15ns)   --->   "%outp1_8_V_load = load i12 %outp1_8_V_addr"   --->   Operation 126 'load' 'outp1_8_V_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_4 : Operation 127 [1/2] (1.15ns)   --->   "%outp1_9_V_load = load i12 %outp1_9_V_addr"   --->   Operation 127 'load' 'outp1_9_V_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_4 : Operation 128 [1/2] (1.15ns)   --->   "%outp1_10_V_load = load i12 %outp1_10_V_addr"   --->   Operation 128 'load' 'outp1_10_V_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_4 : Operation 129 [1/2] (1.15ns)   --->   "%outp1_11_V_load = load i12 %outp1_11_V_addr"   --->   Operation 129 'load' 'outp1_11_V_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_4 : Operation 130 [1/1] (0.61ns)   --->   "%tmp = mux i24 @_ssdm_op_Mux.ap_auto.12i24.i4, i24 %outp1_0_V_load, i24 %outp1_1_V_load, i24 %outp1_2_V_load, i24 %outp1_3_V_load, i24 %outp1_4_V_load, i24 %outp1_5_V_load, i24 %outp1_6_V_load, i24 %outp1_7_V_load, i24 %outp1_8_V_load, i24 %outp1_9_V_load, i24 %outp1_10_V_load, i24 %outp1_11_V_load, i4 %select_ln223"   --->   Operation 130 'mux' 'tmp' <Predicate = true> <Delay = 0.61> <Core = "MuxnS">   --->   Core 17 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.61ns)   --->   "%add_ln657 = add i24 %p_0, i24 %tmp"   --->   Operation 131 'add' 'add_ln657' <Predicate = true> <Delay = 0.61> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.63ns)   --->   "%switch_ln657 = switch i4 %select_ln223, void %branch11.i.i, i4, void %branch0.i.i, i4, void %branch1.i.i, i4, void %branch2.i.i, i4, void %branch3.i.i, i4, void %branch4.i.i, i4, void %branch5.i.i, i4, void %branch6.i.i, i4, void %branch7.i.i, i4, void %branch8.i.i, i4, void %branch9.i.i, i4, void %branch10.i.i"   --->   Operation 132 'switch' 'switch_ln657' <Predicate = true> <Delay = 0.63>
ST_4 : Operation 133 [1/1] (1.15ns)   --->   "%store_ln657 = store i24 %add_ln657, i12 %outp1_10_V_addr, i24 %outp1_10_V_load"   --->   Operation 133 'store' 'store_ln657' <Predicate = (select_ln223 == 10)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_4 : Operation 134 [1/1] (1.15ns)   --->   "%store_ln657 = store i24 %add_ln657, i12 %outp1_9_V_addr, i24 %outp1_9_V_load"   --->   Operation 134 'store' 'store_ln657' <Predicate = (select_ln223 == 9)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_4 : Operation 135 [1/1] (1.15ns)   --->   "%store_ln657 = store i24 %add_ln657, i12 %outp1_8_V_addr, i24 %outp1_8_V_load"   --->   Operation 135 'store' 'store_ln657' <Predicate = (select_ln223 == 8)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_4 : Operation 136 [1/1] (1.15ns)   --->   "%store_ln657 = store i24 %add_ln657, i12 %outp1_7_V_addr, i24 %outp1_7_V_load"   --->   Operation 136 'store' 'store_ln657' <Predicate = (select_ln223 == 7)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_4 : Operation 137 [1/1] (1.15ns)   --->   "%store_ln657 = store i24 %add_ln657, i12 %outp1_6_V_addr, i24 %outp1_6_V_load"   --->   Operation 137 'store' 'store_ln657' <Predicate = (select_ln223 == 6)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_4 : Operation 138 [1/1] (1.15ns)   --->   "%store_ln657 = store i24 %add_ln657, i12 %outp1_5_V_addr, i24 %outp1_5_V_load"   --->   Operation 138 'store' 'store_ln657' <Predicate = (select_ln223 == 5)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_4 : Operation 139 [1/1] (1.15ns)   --->   "%store_ln657 = store i24 %add_ln657, i12 %outp1_4_V_addr, i24 %outp1_4_V_load"   --->   Operation 139 'store' 'store_ln657' <Predicate = (select_ln223 == 4)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_4 : Operation 140 [1/1] (1.15ns)   --->   "%store_ln657 = store i24 %add_ln657, i12 %outp1_3_V_addr, i24 %outp1_3_V_load"   --->   Operation 140 'store' 'store_ln657' <Predicate = (select_ln223 == 3)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_4 : Operation 141 [1/1] (1.15ns)   --->   "%store_ln657 = store i24 %add_ln657, i12 %outp1_2_V_addr, i24 %outp1_2_V_load"   --->   Operation 141 'store' 'store_ln657' <Predicate = (select_ln223 == 2)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_4 : Operation 142 [1/1] (1.15ns)   --->   "%store_ln657 = store i24 %add_ln657, i12 %outp1_1_V_addr, i24 %outp1_1_V_load"   --->   Operation 142 'store' 'store_ln657' <Predicate = (select_ln223 == 1)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_4 : Operation 143 [1/1] (1.15ns)   --->   "%store_ln657 = store i24 %add_ln657, i12 %outp1_0_V_addr, i24 %outp1_0_V_load"   --->   Operation 143 'store' 'store_ln657' <Predicate = (select_ln223 == 0)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_4 : Operation 144 [1/1] (1.15ns)   --->   "%store_ln657 = store i24 %add_ln657, i12 %outp1_11_V_addr, i24 %outp1_11_V_load"   --->   Operation 144 'store' 'store_ln657' <Predicate = (select_ln223 == 15) | (select_ln223 == 14) | (select_ln223 == 13) | (select_ln223 == 12) | (select_ln223 == 11)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 145 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indvars_iv47_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outp1_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ outp1_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ outp1_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ outp1_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ outp1_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ outp1_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ outp1_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ outp1_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ outp1_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ outp1_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ outp1_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ outp1_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ block_C_drainer_0_V_V25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_C_drainer_1_V_V26]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_C_drainer_2_V_V27]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_C_drainer_3_V_V28]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_C_drainer_4_V_V29]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_C_drainer_5_V_V30]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_C_drainer_6_V_V31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_C_drainer_7_V_V32]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_C_drainer_8_V_V33]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_C_drainer_9_V_V34]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_C_drainer_10_V_V35]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_C_drainer_11_V_V36]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
indvars_iv47_0_read           (read             ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
p_shl_i                       (bitconcatenate   ) [ 000000]
p_shl11_i                     (bitconcatenate   ) [ 000000]
p_shl11_i_cast                (zext             ) [ 000000]
empty                         (sub              ) [ 001110]
br_ln0                        (br               ) [ 011110]
indvar_flatten                (phi              ) [ 001010]
indvars_iv43_0_t367_i_i       (phi              ) [ 001010]
indvars_iv39_0_i_i            (phi              ) [ 001010]
specpipeline_ln225            (specpipeline     ) [ 000000]
icmp_ln223                    (icmp             ) [ 001110]
add_ln223_1                   (add              ) [ 011110]
br_ln223                      (br               ) [ 000000]
add_ln223                     (add              ) [ 000000]
icmp_ln225                    (icmp             ) [ 000000]
select_ln225                  (select           ) [ 000100]
select_ln223                  (select           ) [ 011110]
br_ln657                      (br               ) [ 000000]
br_ln657                      (br               ) [ 000000]
br_ln657                      (br               ) [ 000000]
br_ln657                      (br               ) [ 000000]
br_ln657                      (br               ) [ 000000]
br_ln657                      (br               ) [ 000000]
br_ln657                      (br               ) [ 000000]
br_ln657                      (br               ) [ 000000]
br_ln657                      (br               ) [ 000000]
br_ln657                      (br               ) [ 000000]
br_ln657                      (br               ) [ 000000]
br_ln657                      (br               ) [ 000000]
zext_ln225                    (zext             ) [ 000000]
block_C_drainer_10_V_V35_read (read             ) [ 001110]
br_ln92                       (br               ) [ 001110]
block_C_drainer_9_V_V34_read  (read             ) [ 001110]
br_ln92                       (br               ) [ 001110]
block_C_drainer_8_V_V33_read  (read             ) [ 001110]
br_ln92                       (br               ) [ 001110]
block_C_drainer_7_V_V32_read  (read             ) [ 001110]
br_ln92                       (br               ) [ 001110]
block_C_drainer_6_V_V31_read  (read             ) [ 001110]
br_ln92                       (br               ) [ 001110]
block_C_drainer_5_V_V30_read  (read             ) [ 001110]
br_ln92                       (br               ) [ 001110]
block_C_drainer_4_V_V29_read  (read             ) [ 001110]
br_ln92                       (br               ) [ 001110]
block_C_drainer_3_V_V28_read  (read             ) [ 001110]
br_ln92                       (br               ) [ 001110]
block_C_drainer_2_V_V27_read  (read             ) [ 001110]
br_ln92                       (br               ) [ 001110]
block_C_drainer_1_V_V26_read  (read             ) [ 001110]
br_ln92                       (br               ) [ 001110]
block_C_drainer_0_V_V25_read  (read             ) [ 001110]
br_ln92                       (br               ) [ 001110]
block_C_drainer_11_V_V36_read (read             ) [ 001110]
br_ln92                       (br               ) [ 001110]
add_ln227                     (add              ) [ 000000]
zext_ln657                    (zext             ) [ 000000]
outp1_0_V_addr                (getelementptr    ) [ 001010]
outp1_1_V_addr                (getelementptr    ) [ 001010]
outp1_2_V_addr                (getelementptr    ) [ 001010]
outp1_3_V_addr                (getelementptr    ) [ 001010]
outp1_4_V_addr                (getelementptr    ) [ 001010]
outp1_5_V_addr                (getelementptr    ) [ 001010]
outp1_6_V_addr                (getelementptr    ) [ 001010]
outp1_7_V_addr                (getelementptr    ) [ 001010]
outp1_8_V_addr                (getelementptr    ) [ 001010]
outp1_9_V_addr                (getelementptr    ) [ 001010]
outp1_10_V_addr               (getelementptr    ) [ 001010]
outp1_11_V_addr               (getelementptr    ) [ 001010]
add_ln225                     (add              ) [ 011110]
br_ln225                      (br               ) [ 011110]
specloopname_ln223            (specloopname     ) [ 000000]
empty_1183                    (speclooptripcount) [ 000000]
specpipeline_ln225            (specpipeline     ) [ 000000]
switch_ln92                   (switch           ) [ 000000]
p_0                           (phi              ) [ 001010]
outp1_0_V_load                (load             ) [ 000000]
outp1_1_V_load                (load             ) [ 000000]
outp1_2_V_load                (load             ) [ 000000]
outp1_3_V_load                (load             ) [ 000000]
outp1_4_V_load                (load             ) [ 000000]
outp1_5_V_load                (load             ) [ 000000]
outp1_6_V_load                (load             ) [ 000000]
outp1_7_V_load                (load             ) [ 000000]
outp1_8_V_load                (load             ) [ 000000]
outp1_9_V_load                (load             ) [ 000000]
outp1_10_V_load               (load             ) [ 000000]
outp1_11_V_load               (load             ) [ 000000]
tmp                           (mux              ) [ 000000]
add_ln657                     (add              ) [ 000000]
switch_ln657                  (switch           ) [ 000000]
store_ln657                   (store            ) [ 000000]
store_ln657                   (store            ) [ 000000]
store_ln657                   (store            ) [ 000000]
store_ln657                   (store            ) [ 000000]
store_ln657                   (store            ) [ 000000]
store_ln657                   (store            ) [ 000000]
store_ln657                   (store            ) [ 000000]
store_ln657                   (store            ) [ 000000]
store_ln657                   (store            ) [ 000000]
store_ln657                   (store            ) [ 000000]
store_ln657                   (store            ) [ 000000]
store_ln657                   (store            ) [ 000000]
ret_ln0                       (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indvars_iv47_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv47_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outp1_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outp1_0_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outp1_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outp1_1_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outp1_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outp1_2_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outp1_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outp1_3_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="outp1_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outp1_4_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="outp1_5_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outp1_5_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outp1_6_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outp1_6_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outp1_7_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outp1_7_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outp1_8_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outp1_8_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outp1_9_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outp1_9_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outp1_10_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outp1_10_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="outp1_11_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outp1_11_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="block_C_drainer_0_V_V25">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_0_V_V25"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="block_C_drainer_1_V_V26">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_1_V_V26"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="block_C_drainer_2_V_V27">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_2_V_V27"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="block_C_drainer_3_V_V28">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_3_V_V28"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="block_C_drainer_4_V_V29">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_4_V_V29"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="block_C_drainer_5_V_V30">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_5_V_V30"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="block_C_drainer_6_V_V31">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_6_V_V31"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="block_C_drainer_7_V_V32">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_7_V_V32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="block_C_drainer_8_V_V33">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_8_V_V33"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="block_C_drainer_9_V_V34">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_9_V_V34"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="block_C_drainer_10_V_V35">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_10_V_V35"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="block_C_drainer_11_V_V36">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_11_V_V36"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i8P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_block_C_L_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.12i24.i4"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="indvars_iv47_0_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv47_0_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="block_C_drainer_10_V_V35_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="24" slack="0"/>
<pin id="130" dir="0" index="1" bw="24" slack="0"/>
<pin id="131" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_C_drainer_10_V_V35_read/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="block_C_drainer_9_V_V34_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="24" slack="0"/>
<pin id="136" dir="0" index="1" bw="24" slack="0"/>
<pin id="137" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_C_drainer_9_V_V34_read/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="block_C_drainer_8_V_V33_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="24" slack="0"/>
<pin id="142" dir="0" index="1" bw="24" slack="0"/>
<pin id="143" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_C_drainer_8_V_V33_read/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="block_C_drainer_7_V_V32_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="24" slack="0"/>
<pin id="148" dir="0" index="1" bw="24" slack="0"/>
<pin id="149" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_C_drainer_7_V_V32_read/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="block_C_drainer_6_V_V31_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="24" slack="0"/>
<pin id="154" dir="0" index="1" bw="24" slack="0"/>
<pin id="155" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_C_drainer_6_V_V31_read/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="block_C_drainer_5_V_V30_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="24" slack="0"/>
<pin id="160" dir="0" index="1" bw="24" slack="0"/>
<pin id="161" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_C_drainer_5_V_V30_read/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="block_C_drainer_4_V_V29_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="24" slack="0"/>
<pin id="166" dir="0" index="1" bw="24" slack="0"/>
<pin id="167" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_C_drainer_4_V_V29_read/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="block_C_drainer_3_V_V28_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="24" slack="0"/>
<pin id="172" dir="0" index="1" bw="24" slack="0"/>
<pin id="173" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_C_drainer_3_V_V28_read/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="block_C_drainer_2_V_V27_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="24" slack="0"/>
<pin id="178" dir="0" index="1" bw="24" slack="0"/>
<pin id="179" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_C_drainer_2_V_V27_read/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="block_C_drainer_1_V_V26_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="24" slack="0"/>
<pin id="184" dir="0" index="1" bw="24" slack="0"/>
<pin id="185" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_C_drainer_1_V_V26_read/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="block_C_drainer_0_V_V25_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="24" slack="0"/>
<pin id="190" dir="0" index="1" bw="24" slack="0"/>
<pin id="191" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_C_drainer_0_V_V25_read/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="block_C_drainer_11_V_V36_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="24" slack="0"/>
<pin id="196" dir="0" index="1" bw="24" slack="0"/>
<pin id="197" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_C_drainer_11_V_V36_read/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="outp1_0_V_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="24" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="12" slack="0"/>
<pin id="204" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outp1_0_V_addr/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="outp1_1_V_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="24" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="12" slack="0"/>
<pin id="211" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outp1_1_V_addr/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="outp1_2_V_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="24" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="12" slack="0"/>
<pin id="218" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outp1_2_V_addr/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="outp1_3_V_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="24" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="12" slack="0"/>
<pin id="225" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outp1_3_V_addr/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="outp1_4_V_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="24" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="12" slack="0"/>
<pin id="232" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outp1_4_V_addr/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="outp1_5_V_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="24" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="12" slack="0"/>
<pin id="239" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outp1_5_V_addr/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="outp1_6_V_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="24" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="12" slack="0"/>
<pin id="246" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outp1_6_V_addr/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="outp1_7_V_addr_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="24" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="12" slack="0"/>
<pin id="253" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outp1_7_V_addr/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="outp1_8_V_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="24" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="12" slack="0"/>
<pin id="260" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outp1_8_V_addr/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="outp1_9_V_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="24" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="12" slack="0"/>
<pin id="267" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outp1_9_V_addr/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="outp1_10_V_addr_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="24" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="12" slack="0"/>
<pin id="274" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outp1_10_V_addr/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="outp1_11_V_addr_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="24" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="12" slack="0"/>
<pin id="281" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outp1_11_V_addr/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="12" slack="0"/>
<pin id="286" dir="0" index="1" bw="24" slack="0"/>
<pin id="287" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="outp1_0_V_load/3 store_ln657/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="12" slack="0"/>
<pin id="292" dir="0" index="1" bw="24" slack="0"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="outp1_1_V_load/3 store_ln657/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="12" slack="0"/>
<pin id="298" dir="0" index="1" bw="24" slack="0"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="outp1_2_V_load/3 store_ln657/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="12" slack="0"/>
<pin id="304" dir="0" index="1" bw="24" slack="0"/>
<pin id="305" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="outp1_3_V_load/3 store_ln657/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="12" slack="0"/>
<pin id="310" dir="0" index="1" bw="24" slack="0"/>
<pin id="311" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="outp1_4_V_load/3 store_ln657/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="12" slack="0"/>
<pin id="316" dir="0" index="1" bw="24" slack="0"/>
<pin id="317" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="outp1_5_V_load/3 store_ln657/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_access_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="12" slack="0"/>
<pin id="322" dir="0" index="1" bw="24" slack="0"/>
<pin id="323" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="outp1_6_V_load/3 store_ln657/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_access_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="12" slack="0"/>
<pin id="328" dir="0" index="1" bw="24" slack="0"/>
<pin id="329" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="outp1_7_V_load/3 store_ln657/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_access_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="12" slack="0"/>
<pin id="334" dir="0" index="1" bw="24" slack="0"/>
<pin id="335" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="outp1_8_V_load/3 store_ln657/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_access_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="12" slack="0"/>
<pin id="340" dir="0" index="1" bw="24" slack="0"/>
<pin id="341" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="outp1_9_V_load/3 store_ln657/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_access_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="12" slack="0"/>
<pin id="346" dir="0" index="1" bw="24" slack="0"/>
<pin id="347" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="outp1_10_V_load/3 store_ln657/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_access_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="12" slack="0"/>
<pin id="352" dir="0" index="1" bw="24" slack="0"/>
<pin id="353" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="outp1_11_V_load/3 store_ln657/4 "/>
</bind>
</comp>

<comp id="356" class="1005" name="indvar_flatten_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="1"/>
<pin id="358" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="360" class="1004" name="indvar_flatten_phi_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="1"/>
<pin id="362" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="363" dir="0" index="2" bw="8" slack="0"/>
<pin id="364" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="367" class="1005" name="indvars_iv43_0_t367_i_i_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="1"/>
<pin id="369" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv43_0_t367_i_i (phireg) "/>
</bind>
</comp>

<comp id="371" class="1004" name="indvars_iv43_0_t367_i_i_phi_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="1"/>
<pin id="373" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="374" dir="0" index="2" bw="4" slack="0"/>
<pin id="375" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv43_0_t367_i_i/2 "/>
</bind>
</comp>

<comp id="378" class="1005" name="indvars_iv39_0_i_i_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="4" slack="1"/>
<pin id="380" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv39_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="382" class="1004" name="indvars_iv39_0_i_i_phi_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="1"/>
<pin id="384" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="2" bw="4" slack="1"/>
<pin id="386" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv39_0_i_i/2 "/>
</bind>
</comp>

<comp id="389" class="1005" name="p_0_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="391" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="392" class="1004" name="p_0_phi_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="24" slack="1"/>
<pin id="394" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="2" bw="24" slack="1"/>
<pin id="396" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="397" dir="0" index="4" bw="24" slack="1"/>
<pin id="398" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="6" bw="24" slack="1"/>
<pin id="400" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="401" dir="0" index="8" bw="24" slack="1"/>
<pin id="402" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="10" bw="24" slack="1"/>
<pin id="404" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="12" bw="24" slack="1"/>
<pin id="406" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="407" dir="0" index="14" bw="24" slack="1"/>
<pin id="408" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="16" bw="24" slack="1"/>
<pin id="410" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="18" bw="24" slack="1"/>
<pin id="412" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="20" bw="24" slack="1"/>
<pin id="414" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="415" dir="0" index="22" bw="24" slack="1"/>
<pin id="416" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="417" dir="1" index="24" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="p_shl_i_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="12" slack="0"/>
<pin id="420" dir="0" index="1" bw="8" slack="0"/>
<pin id="421" dir="0" index="2" bw="1" slack="0"/>
<pin id="422" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="p_shl11_i_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="10" slack="0"/>
<pin id="428" dir="0" index="1" bw="8" slack="0"/>
<pin id="429" dir="0" index="2" bw="1" slack="0"/>
<pin id="430" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl11_i/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="p_shl11_i_cast_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="10" slack="0"/>
<pin id="436" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl11_i_cast/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="empty_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="12" slack="0"/>
<pin id="440" dir="0" index="1" bw="10" slack="0"/>
<pin id="441" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="icmp_ln223_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="0"/>
<pin id="446" dir="0" index="1" bw="8" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln223/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="add_ln223_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln223_1/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="add_ln223_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln223/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="icmp_ln225_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="4" slack="0"/>
<pin id="464" dir="0" index="1" bw="3" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln225/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="select_ln225_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="0" index="2" bw="4" slack="0"/>
<pin id="472" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln225/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="select_ln223_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="4" slack="0"/>
<pin id="479" dir="0" index="2" bw="4" slack="0"/>
<pin id="480" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln223/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln225_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="4" slack="1"/>
<pin id="486" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="add_ln227_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="12" slack="2"/>
<pin id="489" dir="0" index="1" bw="4" slack="0"/>
<pin id="490" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln227/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln657_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="12" slack="0"/>
<pin id="494" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="add_ln225_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="4" slack="1"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln225/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="24" slack="0"/>
<pin id="515" dir="0" index="1" bw="24" slack="0"/>
<pin id="516" dir="0" index="2" bw="24" slack="0"/>
<pin id="517" dir="0" index="3" bw="24" slack="0"/>
<pin id="518" dir="0" index="4" bw="24" slack="0"/>
<pin id="519" dir="0" index="5" bw="24" slack="0"/>
<pin id="520" dir="0" index="6" bw="24" slack="0"/>
<pin id="521" dir="0" index="7" bw="24" slack="0"/>
<pin id="522" dir="0" index="8" bw="24" slack="0"/>
<pin id="523" dir="0" index="9" bw="24" slack="0"/>
<pin id="524" dir="0" index="10" bw="24" slack="0"/>
<pin id="525" dir="0" index="11" bw="24" slack="0"/>
<pin id="526" dir="0" index="12" bw="24" slack="0"/>
<pin id="527" dir="0" index="13" bw="4" slack="2"/>
<pin id="528" dir="1" index="14" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln657_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="24" slack="0"/>
<pin id="544" dir="0" index="1" bw="24" slack="0"/>
<pin id="545" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657/4 "/>
</bind>
</comp>

<comp id="560" class="1005" name="empty_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="12" slack="2"/>
<pin id="562" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="565" class="1005" name="icmp_ln223_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="1"/>
<pin id="567" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln223 "/>
</bind>
</comp>

<comp id="569" class="1005" name="add_ln223_1_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="0"/>
<pin id="571" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln223_1 "/>
</bind>
</comp>

<comp id="574" class="1005" name="select_ln225_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="4" slack="1"/>
<pin id="576" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln225 "/>
</bind>
</comp>

<comp id="580" class="1005" name="select_ln223_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="4" slack="0"/>
<pin id="582" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln223 "/>
</bind>
</comp>

<comp id="586" class="1005" name="block_C_drainer_10_V_V35_read_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="24" slack="1"/>
<pin id="588" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="block_C_drainer_10_V_V35_read "/>
</bind>
</comp>

<comp id="591" class="1005" name="block_C_drainer_9_V_V34_read_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="24" slack="1"/>
<pin id="593" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="block_C_drainer_9_V_V34_read "/>
</bind>
</comp>

<comp id="596" class="1005" name="block_C_drainer_8_V_V33_read_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="24" slack="1"/>
<pin id="598" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="block_C_drainer_8_V_V33_read "/>
</bind>
</comp>

<comp id="601" class="1005" name="block_C_drainer_7_V_V32_read_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="24" slack="1"/>
<pin id="603" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="block_C_drainer_7_V_V32_read "/>
</bind>
</comp>

<comp id="606" class="1005" name="block_C_drainer_6_V_V31_read_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="24" slack="1"/>
<pin id="608" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="block_C_drainer_6_V_V31_read "/>
</bind>
</comp>

<comp id="611" class="1005" name="block_C_drainer_5_V_V30_read_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="24" slack="1"/>
<pin id="613" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="block_C_drainer_5_V_V30_read "/>
</bind>
</comp>

<comp id="616" class="1005" name="block_C_drainer_4_V_V29_read_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="24" slack="1"/>
<pin id="618" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="block_C_drainer_4_V_V29_read "/>
</bind>
</comp>

<comp id="621" class="1005" name="block_C_drainer_3_V_V28_read_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="24" slack="1"/>
<pin id="623" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="block_C_drainer_3_V_V28_read "/>
</bind>
</comp>

<comp id="626" class="1005" name="block_C_drainer_2_V_V27_read_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="24" slack="1"/>
<pin id="628" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="block_C_drainer_2_V_V27_read "/>
</bind>
</comp>

<comp id="631" class="1005" name="block_C_drainer_1_V_V26_read_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="24" slack="1"/>
<pin id="633" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="block_C_drainer_1_V_V26_read "/>
</bind>
</comp>

<comp id="636" class="1005" name="block_C_drainer_0_V_V25_read_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="24" slack="1"/>
<pin id="638" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="block_C_drainer_0_V_V25_read "/>
</bind>
</comp>

<comp id="641" class="1005" name="block_C_drainer_11_V_V36_read_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="24" slack="1"/>
<pin id="643" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="block_C_drainer_11_V_V36_read "/>
</bind>
</comp>

<comp id="646" class="1005" name="outp1_0_V_addr_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="12" slack="1"/>
<pin id="648" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="outp1_0_V_addr "/>
</bind>
</comp>

<comp id="651" class="1005" name="outp1_1_V_addr_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="12" slack="1"/>
<pin id="653" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="outp1_1_V_addr "/>
</bind>
</comp>

<comp id="656" class="1005" name="outp1_2_V_addr_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="12" slack="1"/>
<pin id="658" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="outp1_2_V_addr "/>
</bind>
</comp>

<comp id="661" class="1005" name="outp1_3_V_addr_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="12" slack="1"/>
<pin id="663" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="outp1_3_V_addr "/>
</bind>
</comp>

<comp id="666" class="1005" name="outp1_4_V_addr_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="12" slack="1"/>
<pin id="668" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="outp1_4_V_addr "/>
</bind>
</comp>

<comp id="671" class="1005" name="outp1_5_V_addr_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="12" slack="1"/>
<pin id="673" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="outp1_5_V_addr "/>
</bind>
</comp>

<comp id="676" class="1005" name="outp1_6_V_addr_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="12" slack="1"/>
<pin id="678" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="outp1_6_V_addr "/>
</bind>
</comp>

<comp id="681" class="1005" name="outp1_7_V_addr_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="12" slack="1"/>
<pin id="683" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="outp1_7_V_addr "/>
</bind>
</comp>

<comp id="686" class="1005" name="outp1_8_V_addr_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="12" slack="1"/>
<pin id="688" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="outp1_8_V_addr "/>
</bind>
</comp>

<comp id="691" class="1005" name="outp1_9_V_addr_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="12" slack="1"/>
<pin id="693" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="outp1_9_V_addr "/>
</bind>
</comp>

<comp id="696" class="1005" name="outp1_10_V_addr_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="12" slack="1"/>
<pin id="698" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="outp1_10_V_addr "/>
</bind>
</comp>

<comp id="701" class="1005" name="outp1_11_V_addr_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="12" slack="1"/>
<pin id="703" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="outp1_11_V_addr "/>
</bind>
</comp>

<comp id="706" class="1005" name="add_ln225_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="4" slack="1"/>
<pin id="708" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln225 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="126"><net_src comp="64" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="90" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="46" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="90" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="44" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="90" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="42" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="90" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="40" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="90" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="38" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="90" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="90" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="34" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="90" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="32" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="90" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="30" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="90" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="28" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="90" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="26" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="90" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="48" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="2" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="92" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="4" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="92" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="6" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="92" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="8" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="92" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="10" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="92" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="12" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="92" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="14" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="92" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="16" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="92" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="18" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="92" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="20" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="92" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="22" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="92" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="24" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="92" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="200" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="207" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="301"><net_src comp="214" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="221" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="228" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="319"><net_src comp="235" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="325"><net_src comp="242" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="331"><net_src comp="249" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="337"><net_src comp="256" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="343"><net_src comp="263" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="349"><net_src comp="270" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="355"><net_src comp="277" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="359"><net_src comp="74" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="366"><net_src comp="356" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="68" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="377"><net_src comp="367" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="68" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="388"><net_src comp="378" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="423"><net_src comp="66" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="122" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="68" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="431"><net_src comp="70" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="122" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="72" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="437"><net_src comp="426" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="418" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="434" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="360" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="82" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="360" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="84" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="371" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="86" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="382" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="88" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="473"><net_src comp="462" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="68" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="382" pin="4"/><net_sink comp="468" pin=2"/></net>

<net id="481"><net_src comp="462" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="456" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="371" pin="4"/><net_sink comp="476" pin=2"/></net>

<net id="491"><net_src comp="484" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="495"><net_src comp="487" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="498"><net_src comp="492" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="499"><net_src comp="492" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="500"><net_src comp="492" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="501"><net_src comp="492" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="502"><net_src comp="492" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="503"><net_src comp="492" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="504"><net_src comp="492" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="505"><net_src comp="492" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="506"><net_src comp="492" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="507"><net_src comp="492" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="512"><net_src comp="86" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="529"><net_src comp="120" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="530"><net_src comp="284" pin="3"/><net_sink comp="513" pin=1"/></net>

<net id="531"><net_src comp="290" pin="3"/><net_sink comp="513" pin=2"/></net>

<net id="532"><net_src comp="296" pin="3"/><net_sink comp="513" pin=3"/></net>

<net id="533"><net_src comp="302" pin="3"/><net_sink comp="513" pin=4"/></net>

<net id="534"><net_src comp="308" pin="3"/><net_sink comp="513" pin=5"/></net>

<net id="535"><net_src comp="314" pin="3"/><net_sink comp="513" pin=6"/></net>

<net id="536"><net_src comp="320" pin="3"/><net_sink comp="513" pin=7"/></net>

<net id="537"><net_src comp="326" pin="3"/><net_sink comp="513" pin=8"/></net>

<net id="538"><net_src comp="332" pin="3"/><net_sink comp="513" pin=9"/></net>

<net id="539"><net_src comp="338" pin="3"/><net_sink comp="513" pin=10"/></net>

<net id="540"><net_src comp="344" pin="3"/><net_sink comp="513" pin=11"/></net>

<net id="541"><net_src comp="350" pin="3"/><net_sink comp="513" pin=12"/></net>

<net id="546"><net_src comp="392" pin="24"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="513" pin="14"/><net_sink comp="542" pin=1"/></net>

<net id="548"><net_src comp="542" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="549"><net_src comp="542" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="550"><net_src comp="542" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="551"><net_src comp="542" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="552"><net_src comp="542" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="553"><net_src comp="542" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="554"><net_src comp="542" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="555"><net_src comp="542" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="556"><net_src comp="542" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="557"><net_src comp="542" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="558"><net_src comp="542" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="559"><net_src comp="542" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="563"><net_src comp="438" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="568"><net_src comp="444" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="450" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="577"><net_src comp="468" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="583"><net_src comp="476" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="513" pin=13"/></net>

<net id="589"><net_src comp="128" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="594"><net_src comp="134" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="392" pin=4"/></net>

<net id="599"><net_src comp="140" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="392" pin=6"/></net>

<net id="604"><net_src comp="146" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="392" pin=8"/></net>

<net id="609"><net_src comp="152" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="392" pin=10"/></net>

<net id="614"><net_src comp="158" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="392" pin=12"/></net>

<net id="619"><net_src comp="164" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="392" pin=14"/></net>

<net id="624"><net_src comp="170" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="392" pin=16"/></net>

<net id="629"><net_src comp="176" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="392" pin=18"/></net>

<net id="634"><net_src comp="182" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="392" pin=20"/></net>

<net id="639"><net_src comp="188" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="392" pin=22"/></net>

<net id="644"><net_src comp="194" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="649"><net_src comp="200" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="654"><net_src comp="207" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="659"><net_src comp="214" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="664"><net_src comp="221" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="669"><net_src comp="228" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="674"><net_src comp="235" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="679"><net_src comp="242" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="684"><net_src comp="249" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="689"><net_src comp="256" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="694"><net_src comp="263" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="699"><net_src comp="270" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="704"><net_src comp="277" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="709"><net_src comp="508" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="382" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outp1_0_V | {4 }
	Port: outp1_1_V | {4 }
	Port: outp1_2_V | {4 }
	Port: outp1_3_V | {4 }
	Port: outp1_4_V | {4 }
	Port: outp1_5_V | {4 }
	Port: outp1_6_V | {4 }
	Port: outp1_7_V | {4 }
	Port: outp1_8_V | {4 }
	Port: outp1_9_V | {4 }
	Port: outp1_10_V | {4 }
	Port: outp1_11_V | {4 }
 - Input state : 
	Port: store_block_C_proc479 : indvars_iv47_0 | {1 }
	Port: store_block_C_proc479 : outp1_0_V | {3 4 }
	Port: store_block_C_proc479 : outp1_1_V | {3 4 }
	Port: store_block_C_proc479 : outp1_2_V | {3 4 }
	Port: store_block_C_proc479 : outp1_3_V | {3 4 }
	Port: store_block_C_proc479 : outp1_4_V | {3 4 }
	Port: store_block_C_proc479 : outp1_5_V | {3 4 }
	Port: store_block_C_proc479 : outp1_6_V | {3 4 }
	Port: store_block_C_proc479 : outp1_7_V | {3 4 }
	Port: store_block_C_proc479 : outp1_8_V | {3 4 }
	Port: store_block_C_proc479 : outp1_9_V | {3 4 }
	Port: store_block_C_proc479 : outp1_10_V | {3 4 }
	Port: store_block_C_proc479 : outp1_11_V | {3 4 }
	Port: store_block_C_proc479 : block_C_drainer_0_V_V25 | {3 }
	Port: store_block_C_proc479 : block_C_drainer_1_V_V26 | {3 }
	Port: store_block_C_proc479 : block_C_drainer_2_V_V27 | {3 }
	Port: store_block_C_proc479 : block_C_drainer_3_V_V28 | {3 }
	Port: store_block_C_proc479 : block_C_drainer_4_V_V29 | {3 }
	Port: store_block_C_proc479 : block_C_drainer_5_V_V30 | {3 }
	Port: store_block_C_proc479 : block_C_drainer_6_V_V31 | {3 }
	Port: store_block_C_proc479 : block_C_drainer_7_V_V32 | {3 }
	Port: store_block_C_proc479 : block_C_drainer_8_V_V33 | {3 }
	Port: store_block_C_proc479 : block_C_drainer_9_V_V34 | {3 }
	Port: store_block_C_proc479 : block_C_drainer_10_V_V35 | {3 }
	Port: store_block_C_proc479 : block_C_drainer_11_V_V36 | {3 }
  - Chain level:
	State 1
		p_shl11_i_cast : 1
		empty : 2
	State 2
		icmp_ln223 : 1
		add_ln223_1 : 1
		br_ln223 : 2
		add_ln223 : 1
		icmp_ln225 : 1
		select_ln225 : 2
		select_ln223 : 2
	State 3
		add_ln227 : 1
		zext_ln657 : 2
		outp1_0_V_addr : 3
		outp1_1_V_addr : 3
		outp1_2_V_addr : 3
		outp1_3_V_addr : 3
		outp1_4_V_addr : 3
		outp1_5_V_addr : 3
		outp1_6_V_addr : 3
		outp1_7_V_addr : 3
		outp1_8_V_addr : 3
		outp1_9_V_addr : 3
		outp1_10_V_addr : 3
		outp1_11_V_addr : 3
		outp1_0_V_load : 4
		outp1_1_V_load : 4
		outp1_2_V_load : 4
		outp1_3_V_load : 4
		outp1_4_V_load : 4
		outp1_5_V_load : 4
		outp1_6_V_load : 4
		outp1_7_V_load : 4
		outp1_8_V_load : 4
		outp1_9_V_load : 4
		outp1_10_V_load : 4
		outp1_11_V_load : 4
	State 4
		tmp : 1
		add_ln657 : 2
		store_ln657 : 3
		store_ln657 : 3
		store_ln657 : 3
		store_ln657 : 3
		store_ln657 : 3
		store_ln657 : 3
		store_ln657 : 3
		store_ln657 : 3
		store_ln657 : 3
		store_ln657 : 3
		store_ln657 : 3
		store_ln657 : 3
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|
| Operation|              Functional Unit              |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|
|    mux   |                 tmp_fu_513                |    0    |    65   |
|----------|-------------------------------------------|---------|---------|
|          |             add_ln223_1_fu_450            |    0    |    8    |
|          |              add_ln223_fu_456             |    0    |    6    |
|    add   |              add_ln227_fu_487             |    0    |    12   |
|          |              add_ln225_fu_508             |    0    |    6    |
|          |              add_ln657_fu_542             |    0    |    24   |
|----------|-------------------------------------------|---------|---------|
|   icmp   |             icmp_ln223_fu_444             |    0    |    11   |
|          |             icmp_ln225_fu_462             |    0    |    9    |
|----------|-------------------------------------------|---------|---------|
|    sub   |                empty_fu_438               |    0    |    12   |
|----------|-------------------------------------------|---------|---------|
|  select  |            select_ln225_fu_468            |    0    |    4    |
|          |            select_ln223_fu_476            |    0    |    4    |
|----------|-------------------------------------------|---------|---------|
|          |      indvars_iv47_0_read_read_fu_122      |    0    |    0    |
|          | block_C_drainer_10_V_V35_read_read_fu_128 |    0    |    0    |
|          |  block_C_drainer_9_V_V34_read_read_fu_134 |    0    |    0    |
|          |  block_C_drainer_8_V_V33_read_read_fu_140 |    0    |    0    |
|          |  block_C_drainer_7_V_V32_read_read_fu_146 |    0    |    0    |
|          |  block_C_drainer_6_V_V31_read_read_fu_152 |    0    |    0    |
|   read   |  block_C_drainer_5_V_V30_read_read_fu_158 |    0    |    0    |
|          |  block_C_drainer_4_V_V29_read_read_fu_164 |    0    |    0    |
|          |  block_C_drainer_3_V_V28_read_read_fu_170 |    0    |    0    |
|          |  block_C_drainer_2_V_V27_read_read_fu_176 |    0    |    0    |
|          |  block_C_drainer_1_V_V26_read_read_fu_182 |    0    |    0    |
|          |  block_C_drainer_0_V_V25_read_read_fu_188 |    0    |    0    |
|          | block_C_drainer_11_V_V36_read_read_fu_194 |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|bitconcatenate|               p_shl_i_fu_418              |    0    |    0    |
|          |              p_shl11_i_fu_426             |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|          |           p_shl11_i_cast_fu_434           |    0    |    0    |
|   zext   |             zext_ln225_fu_484             |    0    |    0    |
|          |             zext_ln657_fu_492             |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   Total  |                                           |    0    |   161   |
|----------|-------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|         add_ln223_1_reg_569         |    8   |
|          add_ln225_reg_706          |    4   |
| block_C_drainer_0_V_V25_read_reg_636|   24   |
|block_C_drainer_10_V_V35_read_reg_586|   24   |
|block_C_drainer_11_V_V36_read_reg_641|   24   |
| block_C_drainer_1_V_V26_read_reg_631|   24   |
| block_C_drainer_2_V_V27_read_reg_626|   24   |
| block_C_drainer_3_V_V28_read_reg_621|   24   |
| block_C_drainer_4_V_V29_read_reg_616|   24   |
| block_C_drainer_5_V_V30_read_reg_611|   24   |
| block_C_drainer_6_V_V31_read_reg_606|   24   |
| block_C_drainer_7_V_V32_read_reg_601|   24   |
| block_C_drainer_8_V_V33_read_reg_596|   24   |
| block_C_drainer_9_V_V34_read_reg_591|   24   |
|            empty_reg_560            |   12   |
|          icmp_ln223_reg_565         |    1   |
|        indvar_flatten_reg_356       |    8   |
|      indvars_iv39_0_i_i_reg_378     |    4   |
|   indvars_iv43_0_t367_i_i_reg_367   |    4   |
|        outp1_0_V_addr_reg_646       |   12   |
|       outp1_10_V_addr_reg_696       |   12   |
|       outp1_11_V_addr_reg_701       |   12   |
|        outp1_1_V_addr_reg_651       |   12   |
|        outp1_2_V_addr_reg_656       |   12   |
|        outp1_3_V_addr_reg_661       |   12   |
|        outp1_4_V_addr_reg_666       |   12   |
|        outp1_5_V_addr_reg_671       |   12   |
|        outp1_6_V_addr_reg_676       |   12   |
|        outp1_7_V_addr_reg_681       |   12   |
|        outp1_8_V_addr_reg_686       |   12   |
|        outp1_9_V_addr_reg_691       |   12   |
|             p_0_reg_389             |   24   |
|         select_ln223_reg_580        |    4   |
|         select_ln225_reg_574        |    4   |
+-------------------------------------+--------+
|                Total                |   505  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_284 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_290 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_296 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_302 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_308 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_314 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_320 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_326 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_332 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_338 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_344 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_350 |  p0  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   288  ||  7.236  ||   108   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   161  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   108  |
|  Register |    -   |   505  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   505  |   269  |
+-----------+--------+--------+--------+
