# PipelineCPU
Desgin a typical 5 stages pipeline MIPS CPU
