# ECE128-Lab6

* The purpose of this lab is to write a Verilog code and testbench for a 4-bit carry-look ahead adder and compare the utilization report and the simulation waveform for both adders, then we want to implement a Ripple Carry adder which can add maximum number 
* Link to Lab and Assignment: <https://docs.google.com/document/d/1DC69tLb06NtaGbZ_fOwtX7hoOEO7ZLxw/edit?usp=sharing&ouid=104116371391550411854&rtpof=true&sd=true>
