<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: bsps/powerpc/virtex5/include/bsp/mmu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_49b8d5997469a34e9a523535602b7e1a.html">bsps</a></li><li class="navelem"><a class="el" href="dir_46af6cd0840f3f74e172e4a405a32223.html">powerpc</a></li><li class="navelem"><a class="el" href="dir_7b03adcc4e87468ff43a3eab569c7f07.html">virtex5</a></li><li class="navelem"><a class="el" href="dir_c1a482423708966d27bbcf3b60e4ba22.html">include</a></li><li class="navelem"><a class="el" href="dir_33d4442c3925a1e8fc4ad9fc0bcee4ec.html">bsp</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">mmu.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="powerpc_2virtex5_2include_2bsp_2mmu_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#ifndef RTEMS_VIRTEX5_MMU_H</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#define RTEMS_VIRTEX5_MMU_H</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;</div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * Authorship</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * ----------</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * This software was created by</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *     Till Straumann &lt;strauman@slac.stanford.edu&gt;, 2005-2007,</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *       Stanford Linear Accelerator Center, Stanford University.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * and was transcribed for the PPC 440 by</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *     R. Claus &lt;claus@slac.stanford.edu&gt;, 2012,</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *       Stanford Linear Accelerator Center, Stanford University,</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * Acknowledgement of sponsorship</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * ------------------------------</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * This software was produced by</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *     the Stanford Linear Accelerator Center, Stanford University,</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *     under Contract DE-AC03-76SFO0515 with the Department of Energy.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * Government disclaimer of liability</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * ----------------------------------</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Neither the United States nor the United States Department of Energy,</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * nor any of their employees, makes any warranty, express or implied, or</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * assumes any legal liability or responsibility for the accuracy,</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * completeness, or usefulness of any data, apparatus, product, or process</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * disclosed, or represents that its use would not infringe privately owned</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * rights.</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * Stanford disclaimer of liability</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * --------------------------------</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * Stanford University makes no representations or warranties, express or</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * implied, nor assumes any liability for the use of this software.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Stanford disclaimer of copyright</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * --------------------------------</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> * Stanford University, owner of the copyright, hereby disclaims its</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> * copyright and all other rights in this software.  Hence, anyone may</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> * freely use it for any purpose without restriction.</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> * Maintenance of notices</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> * ----------------------</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> * In the interest of clarity regarding the origin and status of this</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> * SLAC software, this and all the preceding Stanford University notices</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> * are to remain affixed to any copy or derivative of this software made</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> * or distributed by the recipient and are to be affixed to any copy of</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> * software made or distributed by the recipient that contains a copy or</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> * derivative of this software.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"> * ------------------ SLAC Software Notices, Set 4 OTT.002a, 2004 FEB 03</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="rtems_8h.html">rtems.h</a>&gt;</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="inttypes_8h.html">inttypes.h</a>&gt;</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#include &lt;stdio.h&gt;</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">/* Some routines require or return an index &#39;key&#39;.</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="keyword">typedef</span> <span class="keywordtype">int</span> bsp_tlb_idx_t;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/* Cache the relevant TLB entries so that we can make sure the user cannot</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"> * create conflicting (overlapping) entries. Keep them public for informational</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"> * purposes.</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    uint32_t pad:24;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    uint32_t tid:8;             </div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  }        id;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    uint32_t epn:22;            </div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    uint32_t <a class="code" href="sun4u_2tte_8h.html#a0b943bd7a9fc74d6635879a38dc16894">v</a>:1;               </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="structbsp__tlb__entry__t.html#a8efb1354b1b4467886f2dc785f2d1e9d">   92</a></span>&#160;    uint32_t <a class="code" href="structbsp__tlb__entry__t.html#a8efb1354b1b4467886f2dc785f2d1e9d">ts</a>:1;              </div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    uint32_t <a class="code" href="sun4u_2tte_8h.html#a245260f6f74972558f61b85227df5aae">size</a>:4;            </div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="structbsp__tlb__entry__t.html#a008bfee2c5b2cce0aa23484b7e539a04">   94</a></span>&#160;    uint32_t <a class="code" href="structbsp__tlb__entry__t.html#a008bfee2c5b2cce0aa23484b7e539a04">tpar</a>:4;            </div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  }        w0;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    uint32_t rpn:22;            </div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="structbsp__tlb__entry__t.html#a7b294c6e7cc96cb1f37e78c64524a6a1">   98</a></span>&#160;    uint32_t <a class="code" href="structbsp__tlb__entry__t.html#a7b294c6e7cc96cb1f37e78c64524a6a1">par1</a>:2;            </div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    uint32_t pad:4;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    uint32_t erpn:4;            </div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  }        w1;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    uint32_t par2:2;            </div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="structbsp__tlb__entry__t.html#a0a704f899a80ae6919d0ea9ddca357b1">  104</a></span>&#160;    uint32_t <a class="code" href="structbsp__tlb__entry__t.html#a0a704f899a80ae6919d0ea9ddca357b1">pad1</a>:14;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    uint32_t att:4;             </div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="structbsp__tlb__entry__t.html#aa5f05607c9c1e2e1c761f719e30db36c">  106</a></span>&#160;    uint32_t <a class="code" href="structbsp__tlb__entry__t.html#aa5f05607c9c1e2e1c761f719e30db36c">wimge</a>:5;           </div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="structbsp__tlb__entry__t.html#a71270c885399c4fa5969c68b4ff5b3e1">  107</a></span>&#160;    uint32_t <a class="code" href="structbsp__tlb__entry__t.html#a71270c885399c4fa5969c68b4ff5b3e1">pad2</a>:1;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    uint32_t perm:6;            </div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  }        w2;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;} <a class="code" href="structbsp__tlb__entry__t.html">bsp_tlb_entry_t</a>;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define NTLBS  64</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="keyword">extern</span> <a class="code" href="structbsp__tlb__entry__t.html">bsp_tlb_entry_t</a>* bsp_mmu_cache;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">// These constants will have to be shifted right by 20 bits before</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">// being inserted the high word of the TLB.</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define MMU_M_SIZE_1K               (0x00000000U)</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define MMU_M_SIZE_4K               (0x08000000U)</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define MMU_M_SIZE_16K              (0x10000000U)</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define MMU_M_SIZE_64K              (0x18000000U)</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define MMU_M_SIZE_256K             (0x20000000U)</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define MMU_M_SIZE_1M               (0x28000000U)</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define MMU_M_SIZE_16M              (0x38000000U)</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define MMU_M_SIZE_256M             (0x48000000U)</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define MMU_M_SIZE_MIN              (MMU_M_SIZE_1K)</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define MMU_M_SIZE_MAX              (MMU_M_SIZE_256M)</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define MMU_M_SIZE                  (0x78000000U)</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define MMU_V_SIZE                  (27)</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">// These constants have the same bit positions they&#39;ll occupy</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">// in low word of the TLB.</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define MMU_M_ATTR_USER0            (0x00010000U)</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define MMU_M_ATTR_USER1            (0x00008000U)</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define MMU_M_ATTR_USER2            (0x00004000U)</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define MMU_M_ATTR_USER3            (0x00002000U)</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define MMU_M_ATTR                  (0x0001e000U)</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define MMU_V_ATTR                  (13)</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define MMU_M_PROP_WRITE_THROUGH    (0x00001000U)</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define MMU_M_PROP_UNCACHED         (0x00000800U)</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define MMU_M_PROP_MEM_COHERENT     (0x00000400U)</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define MMU_M_PROP_GUARDED          (0x00000200U)</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define MMU_M_PROP_LITTLE_ENDIAN    (0x00000100U)</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define MMU_M_PROP                  (0x00000f00U)</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define MMU_V_PROP                  (8)</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define MMU_M_PERM_USER_EXEC        (0x00000020U)</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define MMU_M_PERM_USER_WRITE       (0x00000010U)</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define MMU_M_PERM_USER_READ        (0x00000008U)</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define MMU_M_PERM_SUPER_EXEC       (0x00000004U)</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define MMU_M_PERM_SUPER_WRITE      (0x00000002U)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define MMU_M_PERM_SUPER_READ       (0x00000001U)</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define MMU_M_PERM                  (0x0000003fU)</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define MMU_V_PERM                  (0)</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"> * Dump (cleartext) content info from cached TLB entries</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"> * to a file (stdout if f==NULL).</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;bsp_mmu_dump_cache(FILE *f);</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">/* Read a TLB entry from the hardware and store the settings in the</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment"> * bsp_mmu_cache[] structure.</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"> * The routine can perform this operation quietly or</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"> * print information to a file.</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"> *   &#39;key&#39;: TLB entry index.</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment"> * &#39;quiet&#39;: perform operation silently (no info printed) if nonzero.</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"> *     &#39;f&#39;: open FILE where to print information. May be NULL, in</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment"> *          which case &#39;stdout&#39; is used.</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"> * RETURNS:</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment"> *       0: success; TLB entry is VALID</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"> *      +1: success but TLB entry is INVALID</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment"> *     &lt; 0: error (-1: invalid argument)</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"> *                (-2: driver not initialized)</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="keywordtype">int</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;bsp_mmu_update(bsp_tlb_idx_t key, <span class="keywordtype">bool</span> quiet, FILE *f);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">/* Initialize cache.  Should be done only once although this is not enforced.</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment"> * RETURNS: zero on success, nonzero on error; in this case the driver will</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment"> *          refuse to change TLB entries (other than disabling them).</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="keywordtype">int</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;bsp_mmu_initialize(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">/* Find first free TLB entry by examining all entries&#39; valid bit.  The first</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment"> * entry without the valid bit set is returned.</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment"> * RETURNS: A free TLB entry number.  -1 if no entry can be found.</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;bsp_tlb_idx_t</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;bsp_mmu_find_first_free(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">/* Write a TLB entry (can also be used to disable an entry).</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment"> * The routine checks against the cached data in bsp_mmu_cache[]</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment"> * to prevent the user from generating overlapping entries.</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment"> *   &#39;idx&#39;: TLB entry # to manipulate</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment"> *    &#39;ea&#39;: Effective address (must be page aligned)</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment"> *    &#39;pa&#39;: Physical  address (must be page aligned)</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"> *    &#39;sz&#39;: Page size selector; page size is 1024 * 2^(2*sz) bytes.</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment"> *          &#39;sz&#39; may also be one of the following:</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment"> *          - page size in bytes ( &gt;= 1024 ); the selector</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment"> *            value is then computed by this routine.</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment"> *            However, &#39;sz&#39; must be a valid page size</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment"> *            or -1 will be returned.</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment"> *          - a value &lt; 0 to invalidate/disable the</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment"> *            TLB entry.</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment"> *  &#39;flgs&#39;: Page&#39;s User-defined flags, permissions and WIMGE page attributes</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment"> *   &#39;tid&#39;: Translation ID</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment"> *    &#39;ts&#39;: Translation Space</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment"> *  &#39;erpn&#39;: Extended Real Page Number</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment"> * RETURNS: 0 on success, nonzero on error:</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment"> *         &gt;0: requested mapping would overlap with</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment"> *             existing mapping in another entry. Return</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"> *             value gives conflicting entry + 1; i.e.,</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment"> *             if a value of 4 is returned then the request</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment"> *             conflicts with existing mapping in entry 3.</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment"> *         -1: invalid argument</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment"> *         -3: driver not initialized (or initialization failed).</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment"> *         &lt;0: other error</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;bsp_tlb_idx_t</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;bsp_mmu_write(bsp_tlb_idx_t idx, uint32_t ea, uint32_t pa, <span class="keywordtype">int</span> sz,</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;              uint32_t flgs, uint32_t tid, uint32_t ts, uint32_t erpn);</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">/* Check if a ea/tid/ts/sz mapping overlaps with an existing entry.</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment"> *    &#39;ea&#39;: The Effective Address to match against</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment"> *    &#39;sz&#39;: The &#39;logarithmic&#39; size selector; the page size</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment"> *          is 1024*2^(2*sz).</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment"> *   &#39;tid&#39;: Translation ID</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment"> *    &#39;ts&#39;: Translation Space</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment"> * RETURNS:</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment"> *     &gt;= 0: index of TLB entry that already provides a mapping</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment"> *           which overlaps within the ea range.</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment"> *       -1: SUCCESS (no conflicting entry found)</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment"> *     &lt;=-2: ERROR (invalid input)</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;bsp_tlb_idx_t</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;bsp_mmu_match(uint32_t ea, <span class="keywordtype">int</span> sz, uint32_t tid, uint32_t ts);</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">/* Find TLB index that maps &#39;ea/tid/ts&#39; combination</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment"> *    &#39;ea&#39;: Effective address to match against</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment"> *   &#39;tid&#39;: Translation ID</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment"> *    &#39;ts&#39;: Translation Space</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment"> * RETURNS: index &#39;key&#39;; i.e., the index number.</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment"> *          On error (no mapping) -1 is returned.</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;bsp_tlb_idx_t</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;bsp_mmu_find(uint32_t ea, uint32_t tid, uint32_t ts);</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">/* Mark TLB entry as invalid (&#39;disabled&#39;).</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment"> * &#39;key&#39;: TLB entry index.</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment"> * RETURNS: zero on success, nonzero on error (TLB unchanged).</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment"> * NOTE:  If a TLB entry is disabled the associated</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment"> *        entry in bsp_tlb_cache[] is also marked as disabled.</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="keywordtype">int</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;bsp_mmu_invalidate(bsp_tlb_idx_t key);</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;};</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="structbsp__tlb__entry__t_html_a8efb1354b1b4467886f2dc785f2d1e9d"><div class="ttname"><a href="structbsp__tlb__entry__t.html#a8efb1354b1b4467886f2dc785f2d1e9d">bsp_tlb_entry_t::ts</a></div><div class="ttdeci">uint32_t ts</div><div class="ttdef"><b>Definition:</b> mmu.h:92</div></div>
<div class="ttc" id="structbsp__tlb__entry__t_html_a0a704f899a80ae6919d0ea9ddca357b1"><div class="ttname"><a href="structbsp__tlb__entry__t.html#a0a704f899a80ae6919d0ea9ddca357b1">bsp_tlb_entry_t::pad1</a></div><div class="ttdeci">uint32_t pad1</div><div class="ttdef"><b>Definition:</b> mmu.h:104</div></div>
<div class="ttc" id="structbsp__tlb__entry__t_html_a008bfee2c5b2cce0aa23484b7e539a04"><div class="ttname"><a href="structbsp__tlb__entry__t.html#a008bfee2c5b2cce0aa23484b7e539a04">bsp_tlb_entry_t::tpar</a></div><div class="ttdeci">uint32_t tpar</div><div class="ttdef"><b>Definition:</b> mmu.h:94</div></div>
<div class="ttc" id="structbsp__tlb__entry__t_html_a71270c885399c4fa5969c68b4ff5b3e1"><div class="ttname"><a href="structbsp__tlb__entry__t.html#a71270c885399c4fa5969c68b4ff5b3e1">bsp_tlb_entry_t::pad2</a></div><div class="ttdeci">uint32_t pad2</div><div class="ttdef"><b>Definition:</b> mmu.h:107</div></div>
<div class="ttc" id="structbsp__tlb__entry__t_html"><div class="ttname"><a href="structbsp__tlb__entry__t.html">bsp_tlb_entry_t</a></div><div class="ttdef"><b>Definition:</b> mmu.h:84</div></div>
<div class="ttc" id="structbsp__tlb__entry__t_html_aa5f05607c9c1e2e1c761f719e30db36c"><div class="ttname"><a href="structbsp__tlb__entry__t.html#aa5f05607c9c1e2e1c761f719e30db36c">bsp_tlb_entry_t::wimge</a></div><div class="ttdeci">uint32_t wimge</div><div class="ttdef"><b>Definition:</b> mmu.h:106</div></div>
<div class="ttc" id="inttypes_8h_html"><div class="ttname"><a href="inttypes_8h.html">inttypes.h</a></div><div class="ttdoc">Provide printf() PRIxxx Constante Beyond Standards.</div></div>
<div class="ttc" id="rtems_8h_html"><div class="ttname"><a href="rtems_8h.html">rtems.h</a></div></div>
<div class="ttc" id="sun4u_2tte_8h_html_a245260f6f74972558f61b85227df5aae"><div class="ttname"><a href="sun4u_2tte_8h.html#a245260f6f74972558f61b85227df5aae">size</a></div><div class="ttdeci">unsigned size</div><div class="ttdef"><b>Definition:</b> tte.h:74</div></div>
<div class="ttc" id="sun4u_2tte_8h_html_a0b943bd7a9fc74d6635879a38dc16894"><div class="ttname"><a href="sun4u_2tte_8h.html#a0b943bd7a9fc74d6635879a38dc16894">v</a></div><div class="ttdeci">unsigned v</div><div class="ttdef"><b>Definition:</b> tte.h:73</div></div>
<div class="ttc" id="structbsp__tlb__entry__t_html_a7b294c6e7cc96cb1f37e78c64524a6a1"><div class="ttname"><a href="structbsp__tlb__entry__t.html#a7b294c6e7cc96cb1f37e78c64524a6a1">bsp_tlb_entry_t::par1</a></div><div class="ttdeci">uint32_t par1</div><div class="ttdef"><b>Definition:</b> mmu.h:98</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
