#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000ff8990 .scope module, "testBench" "testBench" 2 122;
 .timescale 0 0;
v0000000001073460_0 .net "CS", 0 0, v0000000001013ea0_0;  1 drivers
v0000000001071fc0_0 .net "MemAddress1", 10 0, v00000000010137c0_0;  1 drivers
v0000000001072a60_0 .net "MemAddress2", 10 0, v0000000001013900_0;  1 drivers
RS_000000000101a168 .resolv tri, L_0000000001072380, L_0000000001071c00;
v0000000001072920_0 .net8 "MemData1", 15 0, RS_000000000101a168;  2 drivers
RS_000000000101a198 .resolv tri, L_0000000001073500, L_0000000001071a20;
v0000000001072b00_0 .net8 "MemData2", 15 0, RS_000000000101a198;  2 drivers
v0000000001072560_0 .net "OE", 0 0, v0000000001013a40_0;  1 drivers
v00000000010730a0_0 .net "RW", 0 0, v0000000001013b80_0;  1 drivers
v00000000010735a0_0 .net "clk", 0 0, v0000000001014120_0;  1 drivers
S_0000000000ff8b10 .scope module, "aTester" "Tester" 2 133, 2 142 0, S_0000000000ff8990;
 .timescale 0 0;
    .port_info 0 /INOUT 16 "MemData1"
    .port_info 1 /INOUT 16 "MemData2"
    .port_info 2 /OUTPUT 1 "clk"
    .port_info 3 /OUTPUT 11 "MemAddress1"
    .port_info 4 /OUTPUT 11 "MemAddress2"
    .port_info 5 /OUTPUT 1 "CS"
    .port_info 6 /OUTPUT 1 "OE"
    .port_info 7 /OUTPUT 1 "RW"
P_0000000001016ed0 .param/l "stimDelay" 0 2 154, +C4<00000000000000000000000000000001>;
v0000000001013ea0_0 .var "CS", 0 0;
v00000000010137c0_0 .var "MemAddress1", 10 0;
v0000000001013900_0 .var "MemAddress2", 10 0;
v0000000001013f40_0 .net8 "MemData1", 15 0, RS_000000000101a168;  alias, 2 drivers
v0000000001013fe0_0 .net8 "MemData2", 15 0, RS_000000000101a198;  alias, 2 drivers
v0000000001013a40_0 .var "OE", 0 0;
v0000000001013b80_0 .var "RW", 0 0;
o000000000101a228 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000000001014080_0 name=_s0
o000000000101a258 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000000001013680_0 name=_s4
v0000000001014120_0 .var "clk", 0 0;
v00000000010144e0_0 .var "data12", 15 0;
v0000000001013ae0_0 .var "data22", 15 0;
v00000000010141c0_0 .var/i "i", 31 0;
L_0000000001071c00 .functor MUXZ 16, o000000000101a228, v0000000001013ae0_0, v0000000001013a40_0, C4<>;
L_0000000001071a20 .functor MUXZ 16, o000000000101a258, v00000000010144e0_0, v0000000001013a40_0, C4<>;
S_0000000000ffc890 .scope module, "my_SRAM" "SRAMmemory" 2 131, 2 1 0, S_0000000000ff8990;
 .timescale 0 0;
    .port_info 0 /INOUT 16 "MemData1"
    .port_info 1 /INOUT 16 "MemData2"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 11 "MemAddress1"
    .port_info 4 /INPUT 11 "MemAddress2"
    .port_info 5 /INPUT 1 "CS"
    .port_info 6 /INPUT 1 "OE"
    .port_info 7 /INPUT 1 "RW"
L_0000000000ffe6d0 .functor BUFZ 16, RS_000000000101a168, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000000001013590 .functor BUFZ 16, RS_000000000101a198, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000000001014440_0 .net "CS", 0 0, v0000000001013ea0_0;  alias, 1 drivers
v0000000001013720_0 .net "MemAddress1", 10 0, v00000000010137c0_0;  alias, 1 drivers
v0000000001013860_0 .net "MemAddress2", 10 0, v0000000001013900_0;  alias, 1 drivers
v00000000010143a0_0 .net8 "MemData1", 15 0, RS_000000000101a168;  alias, 2 drivers
v0000000001014260_0 .net8 "MemData2", 15 0, RS_000000000101a198;  alias, 2 drivers
v0000000001013c20_0 .net "OE", 0 0, v0000000001013a40_0;  alias, 1 drivers
v0000000001013d60_0 .net "RW", 0 0, v0000000001013b80_0;  alias, 1 drivers
L_0000000002800088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000010139a0_0 .net *"_s11", 1 0, L_0000000002800088;  1 drivers
o000000000101a4f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000000001013cc0_0 name=_s12
v0000000001013e00_0 .net *"_s17", 0 0, L_00000000010724c0;  1 drivers
v00000000010738c0_0 .net *"_s18", 15 0, L_0000000001072c40;  1 drivers
v0000000001072f60_0 .net *"_s20", 12 0, L_0000000001072ce0;  1 drivers
L_00000000028000d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001072240_0 .net *"_s23", 1 0, L_00000000028000d0;  1 drivers
o000000000101a5e8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000000010733c0_0 name=_s24
v0000000001072ec0_0 .net *"_s5", 0 0, L_0000000001071f20;  1 drivers
v00000000010722e0_0 .net *"_s6", 15 0, L_0000000001072060;  1 drivers
v0000000001072100_0 .net *"_s8", 12 0, L_0000000001072600;  1 drivers
v00000000010729c0_0 .net "clk", 0 0, v0000000001014120_0;  alias, 1 drivers
v00000000010736e0_0 .var "counter", 1 0;
v00000000010721a0_0 .net "data_in", 15 0, L_0000000000ffe6d0;  1 drivers
v0000000001072ba0_0 .net "data_in2", 15 0, L_0000000001013590;  1 drivers
v0000000001072740 .array "internal", 2047 0, 15 0;
v00000000010726a0_0 .var/i "j", 31 0;
v0000000001073280_0 .var "outData", 15 0;
v0000000001072420_0 .var "outData2", 15 0;
E_0000000001017150 .event posedge, v0000000001014120_0;
L_0000000001071f20 .reduce/nor v0000000001013a40_0;
L_0000000001072060 .array/port v0000000001072740, L_0000000001072600;
L_0000000001072600 .concat [ 11 2 0 0], v00000000010137c0_0, L_0000000002800088;
L_0000000001072380 .functor MUXZ 16, o000000000101a4f8, L_0000000001072060, L_0000000001071f20, C4<>;
L_00000000010724c0 .reduce/nor v0000000001013a40_0;
L_0000000001072c40 .array/port v0000000001072740, L_0000000001072ce0;
L_0000000001072ce0 .concat [ 11 2 0 0], v0000000001013900_0, L_00000000028000d0;
L_0000000001073500 .functor MUXZ 16, o000000000101a5e8, L_0000000001072c40, L_00000000010724c0, C4<>;
    .scope S_0000000000ffc890;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010726a0_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000000010726a0_0;
    %cmpi/s 2048, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v00000000010726a0_0;
    %store/vec4a v0000000001072740, 4, 0;
    %load/vec4 v00000000010726a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000010726a0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000001073280_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000001072420_0, 0, 16;
    %end;
    .thread T_0;
    .scope S_0000000000ffc890;
T_1 ;
    %wait E_0000000001017150;
    %load/vec4 v0000000001014440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000000001013c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000000010736e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000010736e0_0, 0;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v0000000001013d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000010736e0_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000010736e0_0, 0;
T_1.11 ;
    %jmp T_1.9;
T_1.5 ;
    %load/vec4 v0000000001013d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000000010736e0_0, 0;
    %load/vec4 v00000000010721a0_0;
    %load/vec4 v0000000001013720_0;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001072740, 0, 4;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000010736e0_0, 0;
T_1.13 ;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v00000000010721a0_0;
    %load/vec4 v0000000001013860_0;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001072740, 0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000010736e0_0, 0;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000010736e0_0, 0;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
T_1.2 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000ff8b10;
T_2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000001013ae0_0, 0, 16;
    %end;
    .thread T_2;
    .scope S_0000000000ff8b10;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000010144e0_0, 0, 16;
    %end;
    .thread T_3;
    .scope S_0000000000ff8b10;
T_4 ;
    %vpi_call 2 161 "$monitor", "\011 clk:%b \011 address:%d \011\011 data:%d \011 RW:%b \011 OE:%b", v0000000001014120_0, v00000000010137c0_0, v0000000001013f40_0, v0000000001013b80_0, v0000000001013a40_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000000000ff8b10;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001013ea0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010141c0_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001014120_0, 0, 1;
    %load/vec4 v00000000010141c0_0;
    %pad/s 11;
    %store/vec4 v00000000010137c0_0, 0, 11;
    %load/vec4 v00000000010137c0_0;
    %inv;
    %store/vec4 v0000000001013900_0, 0, 11;
    %pushi/vec4 127, 0, 32;
    %load/vec4 v00000000010141c0_0;
    %sub;
    %pad/s 16;
    %store/vec4 v0000000001013ae0_0, 0, 16;
    %pushi/vec4 127, 0, 32;
    %load/vec4 v00000000010141c0_0;
    %sub;
    %pad/s 16;
    %store/vec4 v00000000010144e0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001013b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001013a40_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001014120_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001014120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001013b80_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001014120_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010141c0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000000010141c0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.1, 5;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001014120_0, 0, 1;
    %load/vec4 v00000000010141c0_0;
    %pad/s 11;
    %store/vec4 v00000000010137c0_0, 0, 11;
    %load/vec4 v00000000010137c0_0;
    %inv;
    %store/vec4 v0000000001013900_0, 0, 11;
    %pushi/vec4 127, 0, 32;
    %load/vec4 v00000000010141c0_0;
    %sub;
    %pad/s 16;
    %store/vec4 v0000000001013ae0_0, 0, 16;
    %pushi/vec4 127, 0, 32;
    %load/vec4 v00000000010141c0_0;
    %sub;
    %pad/s 16;
    %store/vec4 v00000000010144e0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001013b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001013a40_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001014120_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001014120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001013b80_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001014120_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001014120_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001014120_0, 0, 1;
    %load/vec4 v00000000010141c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000010141c0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001013ea0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010141c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010141c0_0, 0, 32;
T_5.2 ;
    %load/vec4 v00000000010141c0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001014120_0, 0, 1;
    %load/vec4 v00000000010141c0_0;
    %pad/s 11;
    %store/vec4 v00000000010137c0_0, 0, 11;
    %load/vec4 v00000000010137c0_0;
    %inv;
    %store/vec4 v0000000001013900_0, 0, 11;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001013b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001013a40_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001014120_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001014120_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001014120_0, 0, 1;
    %load/vec4 v00000000010141c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000010141c0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .thread T_5;
    .scope S_0000000000ff8990;
T_6 ;
    %vpi_call 2 137 "$dumpfile", "SRAMmemory.vcd" {0 0 0};
    %vpi_call 2 138 "$dumpvars", 32'sb00000000000000000000000000000001, S_0000000000ffc890 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "SRAMmemory.v";
