// megafunction wizard: %FIR Compiler v13.0%
// GENERATION: XML

// ============================================================
// Megafunction Name(s):
// 			fir_filter_ast
// ============================================================
// Generated by FIR Compiler 13.0 [Altera, IP Toolbench 1.3.0 Build 232]
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
// ************************************************************
// Copyright (C) 1991-2015 Altera Corporation
// Any megafunction design, and related net list (encrypted or decrypted),
// support information, device programming or simulation file, and any other
// associated documentation or information provided by Altera or a partner
// under Altera's Megafunction Partnership Program may be used only to
// program PLD devices (but not masked PLD devices) from Altera.  Any other
// use of such megafunction design, net list, support information, device
// programming or simulation file, or any other related documentation or
// information is prohibited for any other purpose, including, but not
// limited to modification, reverse engineering, de-compiling, or use with
// any other silicon devices, unless such use is explicitly licensed under
// a separate agreement with Altera or a megafunction partner.  Title to
// the intellectual property, including patents, copyrights, trademarks,
// trade secrets, or maskworks, embodied in any such megafunction design,
// net list, support information, device programming or simulation file, or
// any other related documentation or information provided by Altera or a
// megafunction partner, remains with Altera, the megafunction partner, or
// their respective licensors.  No other licenses, including any licenses
// needed under any third party's intellectual property, are provided herein.


module fir_filter (
	clk,
	reset_n,
	ast_sink_data,
	ast_sink_valid,
	ast_source_ready,
	ast_sink_error,
	ast_source_data,
	ast_sink_ready,
	ast_source_valid,
	ast_source_error);


	input		clk;
	input		reset_n;
	input	[11:0]	ast_sink_data;
	input		ast_sink_valid;
	input		ast_source_ready;
	input	[1:0]	ast_sink_error;
	output	[27:0]	ast_source_data;
	output		ast_sink_ready;
	output		ast_source_valid;
	output	[1:0]	ast_source_error;


	fir_filter_ast	fir_filter_ast_inst(
		.clk(clk),
		.reset_n(reset_n),
		.ast_sink_data(ast_sink_data),
		.ast_sink_valid(ast_sink_valid),
		.ast_source_ready(ast_source_ready),
		.ast_sink_error(ast_sink_error),
		.ast_source_data(ast_source_data),
		.ast_sink_ready(ast_sink_ready),
		.ast_source_valid(ast_source_valid),
		.ast_source_error(ast_source_error));
endmodule

// =========================================================
// FIR Compiler Wizard Data
// ===============================
// DO NOT EDIT FOLLOWING DATA
// @Altera, IP Toolbench@
// Warning: If you modify this section, FIR Compiler Wizard may not be able to reproduce your chosen configuration.
// 
// Retrieval info: <?xml version="1.0"?>
// Retrieval info: <MEGACORE title="FIR Compiler"  version="13.0"  build="232"  iptb_version="1.3.0 Build 232"  format_version="120" >
// Retrieval info:  <NETLIST_SECTION class="altera.ipbu.flowbase.netlist.model.FIRModelClass"  active_core="fir_filter_ast" >
// Retrieval info:   <STATIC_SECTION>
// Retrieval info:    <PRIVATES>
// Retrieval info:     <NAMESPACE name = "parameterization">
// Retrieval info:      <PRIVATE name = "use_mem" value="1"  type="BOOLEAN"  enable="1" />
// Retrieval info:      <PRIVATE name = "mem_type" value="M512"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "filter_rate" value="Single Rate"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "filter_factor" value="2"  type="INTEGER"  enable="0" />
// Retrieval info:      <PRIVATE name = "coefficient_scaling_type" value="Auto"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "coefficient_scaling_factor" value="4497.170501820303"  type="STRING"  enable="0" />
// Retrieval info:      <PRIVATE name = "coefficient_bit_width" value="10"  type="INTEGER"  enable="1" />
// Retrieval info:      <PRIVATE name = "coefficient_binary_point_position" value="0"  type="INTEGER"  enable="0" />
// Retrieval info:      <PRIVATE name = "number_of_input_channels" value="1"  type="INTEGER"  enable="1" />
// Retrieval info:      <PRIVATE name = "input_number_system" value="Signed Binary"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "input_bit_width" value="12"  type="INTEGER"  enable="1" />
// Retrieval info:      <PRIVATE name = "input_binary_point_position" value="0"  type="INTEGER"  enable="0" />
// Retrieval info:      <PRIVATE name = "output_bit_width_method" value="Actual Coefficients"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "output_number_system" value="Full Resolution"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "output_bit_width" value="28"  type="INTEGER"  enable="1" />
// Retrieval info:      <PRIVATE name = "output_bits_right_of_binary_point" value="20"  type="INTEGER"  enable="0" />
// Retrieval info:      <PRIVATE name = "output_bits_removed_from_lsb" value="0"  type="INTEGER"  enable="0" />
// Retrieval info:      <PRIVATE name = "output_lsb_remove_type" value="Truncate"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "output_msb_remove_type" value="Truncate"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "flow_control" value="0"  type="INTEGER"  enable="1" />
// Retrieval info:      <PRIVATE name = "flow_control_input" value="Slave Sink"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "flow_control_output" value="Master Source"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "device_family" value="Cyclone II"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "structure" value="Variable/Fixed Coefficient : Multi-Cycle"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "pipeline_level" value="1"  type="INTEGER"  enable="1" />
// Retrieval info:      <PRIVATE name = "clocks_to_compute" value="1"  type="INTEGER"  enable="1" />
// Retrieval info:      <PRIVATE name = "number_of_serial_units" value="2"  type="INTEGER"  enable="0" />
// Retrieval info:      <PRIVATE name = "data_storage" value="Logic Cells"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "coefficient_storage" value="Logic Cells"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "multiplier_storage" value="DSP Blocks"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "force_non_symmetric_structure" value="0"  type="BOOLEAN"  enable="1" />
// Retrieval info:      <PRIVATE name = "coefficients_reload" value="0"  type="BOOLEAN"  enable="1" />
// Retrieval info:      <PRIVATE name = "coefficients_reload_sgl_clock" value="0"  type="BOOLEAN"  enable="1" />
// Retrieval info:      <PRIVATE name = "max_clocks_to_compute" value="1"  type="INTEGER"  enable="1" />
// Retrieval info:      <PRIVATE name = "set_1" value="Matched Filter, Imported, E:\Users\MrBigBear\My Documents\GitHub\FPGA\Code\Ian\SYSTEM\Source\IP\imp_response_FPGA.txt, -0.0884994, -0.0544603, 0.0231496, 0.0831968, 0.0799327, 0.0145486, -0.0657034, -0.0935767, -0.0488652, 0.034963, 0.0914862, 0.0773416, 0.00330646, -0.0764172, -0.0968407, -0.0410881, 0.0486919, 0.0985322, 0.0750624, -0.00809111, -0.0883961, -0.0986541, -0.0310424, 0.0601414, 0.104905, 0.069001, -0.0221843, -0.0975142, -0.0968403, -0.0184532, 0.0726282, 0.107236, 0.059519, -0.037312, -0.105737, -0.0921259, -0.00529319, 0.0844403, 0.108013, 0.0476032, -0.0521289, -0.11171, -0.0852356, 0.0106123, 0.0951131, 0.104231, 0.0338714, -0.0663206, -0.113575, -0.0718169, 0.0271389, 0.102781, 0.0986876, 0.0185903, -0.0776713, -0.113627, -0.0583981, 0.0432, 0.107184, 0.0891027, 0.00195933, -0.0896913, -0.109897, -0.0435285, 0.0564634, 0.109568, 0.0788443, -0.0142054, -0.0981808, -0.103257, -0.0275718, 0.0699284, 0.1105, 0.0667731, -0.0305248, -0.10456, -0.0958045, -0.010889, 0.0807617, 0.108169, 0.0534579, -0.0461197, -0.108809, -0.0861678, 0.00434319, 0.0895175, 0.103143, 0.0388474, -0.0594348, -0.111037, -0.074298, 0.0203007, 0.0955203, 0.0972817, 0.023616, -0.0711433, -0.108653, -0.0610923, 0.0355321, 0.100553, 0.0893101, 0.00828022, -0.0811944, -0.105441, -0.0473108, 0.0478629, 0.102884, 0.080036, -0.00684833, -0.0880301, -0.100519, -0.032908, 0.0605561, 0.102677, 0.0675501, -0.0209921, -0.0938877, -0.0927477, -0.0184523, 0.0692602, 0.101015, 0.0568235, -0.0333744, -0.097048, -0.0838365, -0.00430914, 0.0761507, 0.0968224, 0.043355, -0.0459642, -0.0982878, -0.073731, 0.00942019, 0.0830382, 0.0922632, 0.0298848, -0.0562741, -0.097307, -0.0622838, 0.021492, 0.0855799, 0.0834037, 0.0172427, -0.0636829, -0.0931087, -0.049745, 0.0325272, 0.087029, 0.0750625, 0.00584518, -0.0689661, -0.0880833, -0.0376744, 0.0418529, 0.0863052, 0.064597, -0.00617438, -0.0721783, -0.0805208, -0.025499, 0.0483286, 0.0837658, 0.0539238, -0.016329, -0.0735777, -0.0726969, -0.0149818, 0.0535095, 0.0794142, 0.0437695, -0.024774, -0.0731114, -0.0626979, -0.00410193, 0.0570325, 0.0725234, 0.0336148, -0.0321307, -0.0701585, -0.0539422, 0.00460194, 0.0571361, 0.0638196, 0.0234603, -0.0356537, -0.0657545, -0.0426477, 0.0123732, 0.0574469, 0.0569288, 0.0136683, -0.0387622, -0.0595375, -0.0332707, 0.0186419, 0.0539234, 0.0489498, 0.00563797, -0.0391252, -0.0524401, -0.0234783, 0.0218023, 0.0491061, 0.039158, -2.68201E-4, -0.0379854, -0.0437354, -0.0155516, 0.0242377, 0.0443389, 0.0297294, -0.00524167, -0.0336334, -0.0354985, -0.00845402, 0.0242895, 0.0358947, 0.0217507, -0.00949027, -0.0295922, -0.0259646, -0.00306573, 0.02087, 0.0296258, 0.0141348, -0.00949023, -0.0243077, -0.0187641, 0.00107891, 0.0187459, 0.0219572, 0.0086948, -0.00964529, -0.0178827, -0.0109409, 0.00284039, 0.0155855, 0.0143939, 0.00361753, -0.00679616, -0.0111481, -0.00575992, 0.00423909, 0.0107672, 0.00874665, 0.00144156, -0.00410208, -0.00581176, -0.00151149, 0.00382449, 0.00589715, 0.00455014, 7.16257E-4, -0.00239236, -0.00171883, -9.93505E-4, 0.00164878, 0.00325487, 0.00237411, -0.00145977"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "number_of_sets" value="1"  type="INTEGER"  enable="1" />
// Retrieval info:      <PRIVATE name = "output_full_bit_width" value="28"  type="INTEGER"  enable="1" />
// Retrieval info:      <PRIVATE name = "output_full_bits_right_of_binary_point" value="20"  type="INTEGER"  enable="1" />
// Retrieval info:      <PRIVATE name = "coefficient_reload_bit_width" value="10"  type="INTEGER"  enable="1" />
// Retrieval info:      <PRIVATE name = "logic_cell" value="12411"  type="INTEGER"  enable="1" />
// Retrieval info:      <PRIVATE name = "m512" value="0"  type="INTEGER"  enable="1" />
// Retrieval info:      <PRIVATE name = "m4k" value="0"  type="INTEGER"  enable="1" />
// Retrieval info:      <PRIVATE name = "m144k" value="0"  type="INTEGER"  enable="1" />
// Retrieval info:      <PRIVATE name = "m9k" value="0"  type="INTEGER"  enable="1" />
// Retrieval info:      <PRIVATE name = "m20k" value="0"  type="INTEGER"  enable="1" />
// Retrieval info:      <PRIVATE name = "mlab" value="0"  type="INTEGER"  enable="1" />
// Retrieval info:      <PRIVATE name = "megaram" value="0"  type="INTEGER"  enable="1" />
// Retrieval info:      <PRIVATE name = "dsp_block" value="260"  type="INTEGER"  enable="1" />
// Retrieval info:      <PRIVATE name = "input_clock_period" value="1"  type="INTEGER"  enable="1" />
// Retrieval info:      <PRIVATE name = "output_clock_period" value="1"  type="INTEGER"  enable="1" />
// Retrieval info:      <PRIVATE name = "throughput" value="1"  type="INTEGER"  enable="1" />
// Retrieval info:      <PRIVATE name = "memory_units" value="0"  type="INTEGER"  enable="1" />
// Retrieval info:     </NAMESPACE>
// Retrieval info:     <NAMESPACE name = "simgen_enable">
// Retrieval info:      <PRIVATE name = "matlab_enable" value="1"  type="BOOLEAN"  enable="1" />
// Retrieval info:      <PRIVATE name = "testbench_enable" value="1"  type="BOOLEAN"  enable="1" />
// Retrieval info:      <PRIVATE name = "testbench_simulation_clock_period" value="14.2857142587"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "language" value="Verilog HDL"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "enabled" value="1"  type="BOOLEAN"  enable="1" />
// Retrieval info:     </NAMESPACE>
// Retrieval info:     <NAMESPACE name = "simgen">
// Retrieval info:      <PRIVATE name = "filename" value="fir_filter.vo"  type="STRING"  enable="1" />
// Retrieval info:     </NAMESPACE>
// Retrieval info:     <NAMESPACE name = "quartus_settings">
// Retrieval info:      <PRIVATE name = "DEVICE" value="EP2C70F896C6"  type="STRING"  enable="1" />
// Retrieval info:      <PRIVATE name = "FAMILY" value="Cyclone II"  type="STRING"  enable="1" />
// Retrieval info:     </NAMESPACE>
// Retrieval info:     <NAMESPACE name = "serializer"/>
// Retrieval info:    </PRIVATES>
// Retrieval info:    <FILES/>
// Retrieval info:    <PORTS/>
// Retrieval info:    <LIBRARIES/>
// Retrieval info:   </STATIC_SECTION>
// Retrieval info:  </NETLIST_SECTION>
// Retrieval info: </MEGACORE>
// =========================================================
// RELATED_FILES: fir_filter_st.v, fir_filter_constraints.tcl, fir_filter_ast.vhd, fir_filter.v, fir_filter_ast.vhd, fir_filter.v;
// IPFS_FILES: fir_filter.vo;
// =========================================================
