<!DOCTYPE html>
<html lang="en"><head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1"><!-- Begin Jekyll SEO tag v2.7.1 -->
<title>Lab06 | CS 315 - Computer Architecture - Spring 2023</title>
<meta name="generator" content="Jekyll v4.2.1" />
<meta property="og:title" content="Lab06" />
<meta name="author" content="Phil Peterson" />
<meta property="og:locale" content="en_US" />
<meta name="description" content="Requirements For this lab you should implement all the components and the top-level partial processor circuit described in the Project 06 Guide Part 1 with the following exceptions: the Extender and Data Memory for this lab. In summary you need to implement: A Program Counter using a 64-bit Register with CLR. You may use your own register, or the Digital Register component A Register File that has 32 registers. Two registers can be read, and one can be written, in a single clock cycle. An ALU that supports addi, sub, mul, sll, and srl. Your top-level processor should have a variation of the dashboard view using splitters, tunnels, and probes as shown in the guide. You do not have the replicate this view identically, but it should show the same information. You are free to come up with new and better ways to display the same information. Your top-level circuit should be able to increment through a program in instruction memory showing each instruction word for the specified program, although this is not tested by the autograder in this lab. By manipulating the inputs to the Register File, ALU, CLK, and CLR, your circuit should be able to execute four small programs: addi t0, t0, 1 resulting in T0 = 1 li t1, 2 resulting in T1 = 2 addi t0, t0, -1 resulting in T0 = -1 (0xFFFFFFFF) this multi-instruction program" />
<meta property="og:description" content="Requirements For this lab you should implement all the components and the top-level partial processor circuit described in the Project 06 Guide Part 1 with the following exceptions: the Extender and Data Memory for this lab. In summary you need to implement: A Program Counter using a 64-bit Register with CLR. You may use your own register, or the Digital Register component A Register File that has 32 registers. Two registers can be read, and one can be written, in a single clock cycle. An ALU that supports addi, sub, mul, sll, and srl. Your top-level processor should have a variation of the dashboard view using splitters, tunnels, and probes as shown in the guide. You do not have the replicate this view identically, but it should show the same information. You are free to come up with new and better ways to display the same information. Your top-level circuit should be able to increment through a program in instruction memory showing each instruction word for the specified program, although this is not tested by the autograder in this lab. By manipulating the inputs to the Register File, ALU, CLK, and CLR, your circuit should be able to execute four small programs: addi t0, t0, 1 resulting in T0 = 1 li t1, 2 resulting in T1 = 2 addi t0, t0, -1 resulting in T0 = -1 (0xFFFFFFFF) this multi-instruction program" />
<meta property="og:site_name" content="CS 315 - Computer Architecture - Spring 2023" />
<meta property="og:type" content="article" />
<meta property="article:published_time" content="2023-05-12T04:57:54+00:00" />
<meta name="twitter:card" content="summary" />
<meta property="twitter:title" content="Lab06" />
<script type="application/ld+json">
{"author":{"@type":"Person","name":"Phil Peterson"},"headline":"Lab06","dateModified":"2023-05-12T04:57:54+00:00","datePublished":"2023-05-12T04:57:54+00:00","url":"/assignments/lab06","description":"Requirements For this lab you should implement all the components and the top-level partial processor circuit described in the Project 06 Guide Part 1 with the following exceptions: the Extender and Data Memory for this lab. In summary you need to implement: A Program Counter using a 64-bit Register with CLR. You may use your own register, or the Digital Register component A Register File that has 32 registers. Two registers can be read, and one can be written, in a single clock cycle. An ALU that supports addi, sub, mul, sll, and srl. Your top-level processor should have a variation of the dashboard view using splitters, tunnels, and probes as shown in the guide. You do not have the replicate this view identically, but it should show the same information. You are free to come up with new and better ways to display the same information. Your top-level circuit should be able to increment through a program in instruction memory showing each instruction word for the specified program, although this is not tested by the autograder in this lab. By manipulating the inputs to the Register File, ALU, CLK, and CLR, your circuit should be able to execute four small programs: addi t0, t0, 1 resulting in T0 = 1 li t1, 2 resulting in T1 = 2 addi t0, t0, -1 resulting in T0 = -1 (0xFFFFFFFF) this multi-instruction program","@type":"BlogPosting","mainEntityOfPage":{"@type":"WebPage","@id":"/assignments/lab06"},"@context":"https://schema.org"}</script>
<!-- End Jekyll SEO tag -->
<link rel="stylesheet" href="/assets/css/style.css"><link type="application/atom+xml" rel="alternate" href="/feed.xml" title="CS 315 - Computer Architecture - Spring 2023" /><head>
  <link rel="shortcut icon" href="/favicon.ico" type="image/x-icon">  
</head>
</head>
<body><header class="site-header">

  <div class="wrapper"><a class="site-title" rel="author" href="/">CS 315 - Computer Architecture - Spring 2023</a><nav class="site-nav">
        <input type="checkbox" id="nav-trigger" class="nav-trigger" />
        <label for="nav-trigger">
          <span class="menu-icon">
            <svg viewBox="0 0 18 15" width="18px" height="15px">
              <path d="M18,1.484c0,0.82-0.665,1.484-1.484,1.484H1.484C0.665,2.969,0,2.304,0,1.484l0,0C0,0.665,0.665,0,1.484,0 h15.032C17.335,0,18,0.665,18,1.484L18,1.484z M18,7.516C18,8.335,17.335,9,16.516,9H1.484C0.665,9,0,8.335,0,7.516l0,0 c0-0.82,0.665-1.484,1.484-1.484h15.032C17.335,6.031,18,6.696,18,7.516L18,7.516z M18,13.516C18,14.335,17.335,15,16.516,15H1.484 C0.665,15,0,14.335,0,13.516l0,0c0-0.82,0.665-1.483,1.484-1.483h15.032C17.335,12.031,18,12.695,18,13.516L18,13.516z"/>
            </svg>
          </span>
        </label>

        <div class="trigger"><a class="page-link" href="/syllabus/">Syllabus</a></div>
      </nav></div>
</header>
<main class="page-content" aria-label="Content">
      <div class="wrapper"><h1 class="page-heading">Lab06</h1><div class="container">
  Due: 
  <span class="due-date">
    Mon, Apr 10, 2023 at 11:59 PM 
  </span>
  to <a href="https://classroom.github.com/a/qhbNBTWq">Github Classroom Assignment</a>
  <hr>
  <section id="main_content">
    <h2 id="requirements">Requirements</h2>
<p>For this lab you should implement all the components and the top-level partial processor circuit described in the <a href="/guides/project06-part-1.html">Project 06 Guide Part 1</a> with the following exceptions: the Extender and Data Memory for this lab.
In summary you need to implement:</p>
<ol>
  <li>A Program Counter using  a 64-bit Register with CLR. You may use your own register, or the Digital Register component</li>
  <li>A Register File that has 32 registers. Two registers can be read, and one can be written, in a single clock cycle.</li>
  <li>An ALU that supports <code class="language-plaintext highlighter-rouge">addi</code>, <code class="language-plaintext highlighter-rouge">sub</code>, <code class="language-plaintext highlighter-rouge">mul</code>, <code class="language-plaintext highlighter-rouge">sll</code>, and <code class="language-plaintext highlighter-rouge">srl</code>.</li>
  <li>Your top-level processor should have a variation of the dashboard view using splitters, tunnels, and probes as shown in the guide. You do not have the replicate this view identically, but it should show the same information. You are free to come up with new and better ways to display the same information.</li>
  <li>Your top-level circuit should be able to increment through a program in instruction memory showing each instruction word for the specified program, although this is not tested by the autograder in this lab.</li>
  <li>By manipulating the inputs to the Register File, ALU, <code class="language-plaintext highlighter-rouge">CLK</code>, and <code class="language-plaintext highlighter-rouge">CLR</code>, your circuit should be able to execute four small programs:
    <ol>
      <li><code class="language-plaintext highlighter-rouge">addi t0, t0, 1</code> resulting in <code class="language-plaintext highlighter-rouge">T0</code> = 1</li>
      <li><code class="language-plaintext highlighter-rouge">li t1, 2 </code>resulting in <code class="language-plaintext highlighter-rouge">T1</code> = 2</li>
      <li><code class="language-plaintext highlighter-rouge">addi t0, t0, -1</code> resulting in <code class="language-plaintext highlighter-rouge">T0</code> = -1 (0xFFFFFFFF)</li>
      <li>
        <p>this multi-instruction program</p>

        <p><code class="language-plaintext highlighter-rouge">li t0, 1</code> resulting in <code class="language-plaintext highlighter-rouge">T0</code> = 1</p>

        <p><code class="language-plaintext highlighter-rouge">li t1, 1</code> resulting in <code class="language-plaintext highlighter-rouge">T1</code> = 1</p>

        <p><code class="language-plaintext highlighter-rouge">sub t0, t0, t1</code> resulting in <code class="language-plaintext highlighter-rouge">T0</code> = 0</p>
      </li>
    </ol>
  </li>
  <li>Your ALU should be able to subtract A - B and calculate the correct result</li>
  <li>For the autograder to test the four cases above:
    <ol>
      <li>Your main circuit must be named <code class="language-plaintext highlighter-rouge">lab06.dig</code>, have inputs named <code class="language-plaintext highlighter-rouge">CLK</code>, <code class="language-plaintext highlighter-rouge">CLR</code>, <code class="language-plaintext highlighter-rouge">RR0</code>, <code class="language-plaintext highlighter-rouge">RR1</code>, <code class="language-plaintext highlighter-rouge">WR</code>, <code class="language-plaintext highlighter-rouge">WE</code>, <code class="language-plaintext highlighter-rouge">ALUSrcB</code>, <code class="language-plaintext highlighter-rouge">ALUOp</code>, and <code class="language-plaintext highlighter-rouge">Imm</code>, and outputs named <code class="language-plaintext highlighter-rouge">T0</code> and <code class="language-plaintext highlighter-rouge">T1</code></li>
      <li>Your <code class="language-plaintext highlighter-rouge">ALU</code> must be named <code class="language-plaintext highlighter-rouge">alu.dig</code>, have inputs named <code class="language-plaintext highlighter-rouge">A</code>, <code class="language-plaintext highlighter-rouge">B</code>, and <code class="language-plaintext highlighter-rouge">ALUOp</code>, and an output named <code class="language-plaintext highlighter-rouge">R</code></li>
    </ol>
  </li>
</ol>

<h2 id="given">Given</h2>
<p>You may use any of Digitalâ€™s built-in components, or your own if you prefer.</p>

<h2 id="rubric">Rubric</h2>
<p>100 points as shown by the autograder</p>

  </section>
</div>

      </div>
    </main>

  </body>

</html>
