<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="why.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IO_Handler_Test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IO_Handler_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="IO_Handler_Test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IO_Handler_Test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="IO_Handler_Top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="IO_Handler_Top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="IO_Handler_Top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="IO_Handler_Top.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IO_Handler_Top.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="IO_Handler_Top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="IO_Handler_Top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="IO_Handler_Top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="IO_Handler_Top_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IO_Handler_Top_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="IO_Handler_Top_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="IO_Handler_Top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="data_deserialize_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="io_port_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/IO_Handler_Top_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/IO_Handler_Top_synthesis.v"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1525888869" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1525888869">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525902439" xil_pn:in_ck="6995223740136091029" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1525902439">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FSM_Test.vhd"/>
      <outfile xil_pn:name="IO_Handler.vhd"/>
      <outfile xil_pn:name="IO_Handler_Test.vhd"/>
      <outfile xil_pn:name="IO_Handler_Top.vhd"/>
      <outfile xil_pn:name="and2.vhd"/>
      <outfile xil_pn:name="and3.vhd"/>
      <outfile xil_pn:name="and4.vhd"/>
      <outfile xil_pn:name="clk_counter.vhd"/>
      <outfile xil_pn:name="count_decoder.vhd"/>
      <outfile xil_pn:name="count_decoder_tb.vhd"/>
      <outfile xil_pn:name="data_deserialize.vhd"/>
      <outfile xil_pn:name="deserial_test.vhd"/>
      <outfile xil_pn:name="dff.vhd"/>
      <outfile xil_pn:name="dff_reset.vhd"/>
      <outfile xil_pn:name="gt12.vhd"/>
      <outfile xil_pn:name="gt4.vhd"/>
      <outfile xil_pn:name="gt8.vhd"/>
      <outfile xil_pn:name="io_port.vhd"/>
      <outfile xil_pn:name="nand2.vhd"/>
      <outfile xil_pn:name="op_reg.vhd"/>
      <outfile xil_pn:name="serialize.vhd"/>
      <outfile xil_pn:name="serialize_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1525900489" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7191637323897695244" xil_pn:start_ts="1525900489">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525900489" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1381255615471512654" xil_pn:start_ts="1525900489">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525888873" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5196699235353114430" xil_pn:start_ts="1525888873">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525902439" xil_pn:in_ck="6995223740136091029" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1525902439">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FSM_Test.vhd"/>
      <outfile xil_pn:name="IO_Handler.vhd"/>
      <outfile xil_pn:name="IO_Handler_Test.vhd"/>
      <outfile xil_pn:name="IO_Handler_Top.vhd"/>
      <outfile xil_pn:name="and2.vhd"/>
      <outfile xil_pn:name="and3.vhd"/>
      <outfile xil_pn:name="and4.vhd"/>
      <outfile xil_pn:name="clk_counter.vhd"/>
      <outfile xil_pn:name="count_decoder.vhd"/>
      <outfile xil_pn:name="count_decoder_tb.vhd"/>
      <outfile xil_pn:name="data_deserialize.vhd"/>
      <outfile xil_pn:name="deserial_test.vhd"/>
      <outfile xil_pn:name="dff.vhd"/>
      <outfile xil_pn:name="dff_reset.vhd"/>
      <outfile xil_pn:name="gt12.vhd"/>
      <outfile xil_pn:name="gt4.vhd"/>
      <outfile xil_pn:name="gt8.vhd"/>
      <outfile xil_pn:name="io_port.vhd"/>
      <outfile xil_pn:name="nand2.vhd"/>
      <outfile xil_pn:name="op_reg.vhd"/>
      <outfile xil_pn:name="serialize.vhd"/>
      <outfile xil_pn:name="serialize_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1525902442" xil_pn:in_ck="6995223740136091029" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4899589390034157374" xil_pn:start_ts="1525902439">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="IO_Handler_Test_beh.prj"/>
      <outfile xil_pn:name="IO_Handler_Test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1525902534" xil_pn:in_ck="-2790461071154395139" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2062242200582525215" xil_pn:start_ts="1525902534">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="IO_Handler_Test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1525905348" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1525905348">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525905348" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4202820369271598034" xil_pn:start_ts="1525905348">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525905348" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5196699235353114430" xil_pn:start_ts="1525905348">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525905348" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1525905348">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525905348" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2946666173306815596" xil_pn:start_ts="1525905348">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525905348" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1525905348">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525905348" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4752352639706061132" xil_pn:start_ts="1525905348">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526060127" xil_pn:in_ck="3180677174068811404" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-6765061000651754095" xil_pn:start_ts="1526060119">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="IO_Handler_Top.lso"/>
      <outfile xil_pn:name="IO_Handler_Top.ngc"/>
      <outfile xil_pn:name="IO_Handler_Top.ngr"/>
      <outfile xil_pn:name="IO_Handler_Top.prj"/>
      <outfile xil_pn:name="IO_Handler_Top.stx"/>
      <outfile xil_pn:name="IO_Handler_Top.syr"/>
      <outfile xil_pn:name="IO_Handler_Top.xst"/>
      <outfile xil_pn:name="IO_Handler_Top_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1525906311" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3760240066290223553" xil_pn:start_ts="1525906311">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525906313" xil_pn:in_ck="5118425510233716685" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="271466620156101051" xil_pn:start_ts="1525906311">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/IO_Handler_Top_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/IO_Handler_Top_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
