{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674132014047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674132014057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 19 18:10:13 2023 " "Processing started: Thu Jan 19 18:10:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674132014057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674132014057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off line_follower -c line_follower " "Command: quartus_map --read_settings_files=on --write_settings_files=off line_follower -c line_follower" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674132014058 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1674132014493 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1674132014493 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data_1 data_1 line_follower.v(74) " "Verilog HDL Declaration information at line_follower.v(74): object \"Data_1\" differs only in case from object \"data_1\" in the same scope" {  } { { "line_follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_follower/line_follower.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674132024884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data_2 data_2 line_follower.v(75) " "Verilog HDL Declaration information at line_follower.v(75): object \"Data_2\" differs only in case from object \"data_2\" in the same scope" {  } { { "line_follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_follower/line_follower.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674132024885 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data_3 data_3 line_follower.v(76) " "Verilog HDL Declaration information at line_follower.v(76): object \"Data_3\" differs only in case from object \"data_3\" in the same scope" {  } { { "line_follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_follower/line_follower.v" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674132024885 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RW_F rw_f line_follower.v(15) " "Verilog HDL Declaration information at line_follower.v(15): object \"RW_F\" differs only in case from object \"rw_f\" in the same scope" {  } { { "line_follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_follower/line_follower.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674132024885 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RW_B rw_b line_follower.v(16) " "Verilog HDL Declaration information at line_follower.v(16): object \"RW_B\" differs only in case from object \"rw_b\" in the same scope" {  } { { "line_follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_follower/line_follower.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674132024885 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LW_F lw_f line_follower.v(17) " "Verilog HDL Declaration information at line_follower.v(17): object \"LW_F\" differs only in case from object \"lw_f\" in the same scope" {  } { { "line_follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_follower/line_follower.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674132024885 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LW_B lw_b line_follower.v(22) " "Verilog HDL Declaration information at line_follower.v(22): object \"LW_B\" differs only in case from object \"lw_b\" in the same scope" {  } { { "line_follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_follower/line_follower.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674132024885 ""}
{ "Warning" "WSGN_SEARCH_FILE" "line_follower.v 1 1 " "Using design file line_follower.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 line_follower " "Found entity 1: line_follower" {  } { { "line_follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_follower/line_follower.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674132024886 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1674132024886 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "line_follower " "Elaborating entity \"line_follower\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1674132024888 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Data_ch5 line_follower.v(70) " "Verilog HDL or VHDL warning at line_follower.v(70): object \"Data_ch5\" assigned a value but never read" {  } { { "line_follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_follower/line_follower.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674132024889 "|line_follower"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Data_ch6 line_follower.v(71) " "Verilog HDL or VHDL warning at line_follower.v(71): object \"Data_ch6\" assigned a value but never read" {  } { { "line_follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_follower/line_follower.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674132024889 "|line_follower"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Data_ch7 line_follower.v(72) " "Verilog HDL or VHDL warning at line_follower.v(72): object \"Data_ch7\" assigned a value but never read" {  } { { "line_follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_follower/line_follower.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674132024889 "|line_follower"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_normal_movement line_follower.v(110) " "Verilog HDL or VHDL warning at line_follower.v(110): object \"flag_normal_movement\" assigned a value but never read" {  } { { "line_follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_follower/line_follower.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674132024889 "|line_follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 line_follower.v(38) " "Verilog HDL assignment warning at line_follower.v(38): truncated value with size 2 to match size of target (1)" {  } { { "line_follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_follower/line_follower.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674132024890 "|line_follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 line_follower.v(89) " "Verilog HDL assignment warning at line_follower.v(89): truncated value with size 12 to match size of target (1)" {  } { { "line_follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_follower/line_follower.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674132024890 "|line_follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 line_follower.v(470) " "Verilog HDL assignment warning at line_follower.v(470): truncated value with size 32 to match size of target (5)" {  } { { "line_follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_follower/line_follower.v" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674132024895 "|line_follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 line_follower.v(549) " "Verilog HDL assignment warning at line_follower.v(549): truncated value with size 32 to match size of target (5)" {  } { { "line_follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_follower/line_follower.v" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674132024896 "|line_follower"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "adc_chip_select GND " "Pin \"adc_chip_select\" is stuck at GND" {  } { { "line_follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_follower/line_follower.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674132025521 "|line_follower|adc_chip_select"} { "Warning" "WMLS_MLS_STUCK_PIN" "RW_B GND " "Pin \"RW_B\" is stuck at GND" {  } { { "line_follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_follower/line_follower.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674132025521 "|line_follower|RW_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "LW_B GND " "Pin \"LW_B\" is stuck at GND" {  } { { "line_follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_follower/line_follower.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674132025521 "|line_follower|LW_B"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1674132025521 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1674132025605 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1674132026009 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_follower/output_files/line_follower.map.smsg " "Generated suppressed messages file C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_follower/output_files/line_follower.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674132026039 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1674132026135 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674132026135 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "251 " "Implemented 251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1674132026178 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1674132026178 ""} { "Info" "ICUT_CUT_TM_LCELLS" "242 " "Implemented 242 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1674132026178 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1674132026178 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674132026197 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 19 18:10:26 2023 " "Processing ended: Thu Jan 19 18:10:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674132026197 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674132026197 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674132026197 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1674132026197 ""}
