{
    "versionMajor": "202210",
    "versionMinor": "1",
    "usesPR": "false",
    "platformState": "pre_synth",
    "topModuleName": "pfm_top_wrapper",
    "acceleratorBinaryFormat": "xclbin2",
    "acceleratorBinaryContent": "bitstream",
    "validAcceleratorBinaryContentValues": "dcp,bitstream",
    "dcpFunctionStripped": "false",
    "dcpEncrypted": "false",
    "defaultOutputType": "xclbin",
    "designIntent": {
        "dataCenter": {
            "value": "true",
            "explicit": "true"
        },
        "embedded": {
            "value": "false",
            "explicit": "true"
        },
        "externalHost": {
            "value": "false",
            "explicit": "true"
        },
        "serverManaged": {
            "value": "false",
            "explicit": "true"
        }
    },
    "board": {
        "name": "xilinx.com:au250:1.4",
        "vendor": "xilinx.com",
        "part": "xcu250-figd2104-2L-e",
        "boardPart": "xilinx.com:au250:part0:1.4"
    },
    "devices": [
        {
            "name": "fpga0",
            "type": "8",
            "fpgaPart": "virtexuplus:xcu250:figd2104:-2L:e",
            "part": {
                "name": "xcu250-figd2104-2L-e",
                "architecture": "virtexuplus",
                "device": "xcu250",
                "package": "figd2104",
                "speedGrade": "-2L",
                "tempGrade": "e"
            },
            "core": {
                "name": "OCL_REGION_0",
                "type": "clc_region",
                "instPath": "pfm_top_wrapper\/pfm_top_i\/pfm_dynamic_inst",
                "drBDName": "pfm_dynamic.bd",
                "numComputeUnits": "60"
            }
        }
    ],
    "memories": [
        {
            "name": "static_region_sim_ddr_0",
            "type": "ddr4",
            "size": "16GB",
            "lowAddress": "343597383680",
            "highAddress": "360777252863",
            "configParams": [
                {
                    "name": "AXI_ARBITRATION_SCHEME",
                    "value": "RD_PRI_REG"
                },
                {
                    "name": "BURST_LENGTH",
                    "value": "8"
                },
                {
                    "name": "C0.APP_ADDR_WIDTH",
                    "value": "31"
                },
                {
                    "name": "C0.APP_DATA_WIDTH",
                    "value": "512"
                },
                {
                    "name": "C0.ControllerType",
                    "value": "DDR4_SDRAM"
                },
                {
                    "name": "C0.DDR4_ADDR_WIDTH",
                    "value": "17"
                },
                {
                    "name": "C0.DDR4_AXI_ADDR_WIDTH",
                    "value": "34"
                },
                {
                    "name": "C0.DDR4_AXI_DATA_WIDTH",
                    "value": "512"
                },
                {
                    "name": "C0.DDR4_AXI_ID_WIDTH",
                    "value": "1"
                },
                {
                    "name": "C0.DDR4_AutoPrecharge",
                    "value": "false"
                },
                {
                    "name": "C0.DDR4_AxiNarrowBurst",
                    "value": "false"
                },
                {
                    "name": "C0.DDR4_BANK_GROUP_WIDTH",
                    "value": "2"
                },
                {
                    "name": "C0.DDR4_BANK_WIDTH",
                    "value": "2"
                },
                {
                    "name": "C0.DDR4_CL",
                    "value": "0"
                },
                {
                    "name": "C0.DDR4_COLUMN_WIDTH",
                    "value": "10"
                },
                {
                    "name": "C0.DDR4_CWL",
                    "value": "0"
                },
                {
                    "name": "C0.DDR4_Mem_Add_Map",
                    "value": "ROW_COLUMN_BANK_INTLV"
                },
                {
                    "name": "C0.DDR4_Ordering",
                    "value": "Normal"
                },
                {
                    "name": "C0.DDR4_RANK_WIDTH",
                    "value": "1"
                },
                {
                    "name": "C0.DDR4_ROW_WIDTH",
                    "value": "17"
                },
                {
                    "name": "C0.DDR4_tCK",
                    "value": "833"
                },
                {
                    "name": "C0.DDR4_tCKE",
                    "value": "0"
                },
                {
                    "name": "C0.DDR4_tFAW",
                    "value": "16"
                },
                {
                    "name": "C0.DDR4_tMRD",
                    "value": "2"
                },
                {
                    "name": "C0.DDR4_tRAS",
                    "value": "39"
                },
                {
                    "name": "C0.DDR4_tRCD",
                    "value": "17"
                },
                {
                    "name": "C0.DDR4_tREFI",
                    "value": "9363"
                },
                {
                    "name": "C0.DDR4_tRFC",
                    "value": "421"
                },
                {
                    "name": "C0.DDR4_tRP",
                    "value": "17"
                },
                {
                    "name": "C0.DDR4_tRRD"
                },
                {
                    "name": "C0.DDR4_tRRD_L",
                    "value": "6"
                },
                {
                    "name": "C0.DDR4_tRRD_S",
                    "value": "4"
                },
                {
                    "name": "C0.DDR4_tRTP",
                    "value": "10"
                },
                {
                    "name": "C0.DDR4_tWR",
                    "value": "19"
                },
                {
                    "name": "C0.DDR4_tWTR"
                },
                {
                    "name": "C0.DDR4_tWTR_L",
                    "value": "10"
                },
                {
                    "name": "C0.DDR4_tWTR_S",
                    "value": "4"
                },
                {
                    "name": "C0.DDR4_tXPR",
                    "value": "109"
                },
                {
                    "name": "C0.DDR4_tZQCS",
                    "value": "128"
                },
                {
                    "name": "C0.DDR4_tZQI",
                    "value": "0"
                },
                {
                    "name": "C0.DDR4_tZQINIT",
                    "value": "256"
                },
                {
                    "name": "CAS_LATENCY",
                    "value": "17"
                },
                {
                    "name": "CAS_WRITE_LATENCY",
                    "value": "12"
                },
                {
                    "name": "DATA_WIDTH",
                    "value": "72"
                },
                {
                    "name": "MEMORY_PART",
                    "value": "MTA18ASF2G72PZ-2G3"
                },
                {
                    "name": "MEM_ADDR_MAP",
                    "value": "ROW_COLUMN_BANK_INTLV"
                },
                {
                    "name": "TIMEPERIOD_PS",
                    "value": "833"
                }
            ]
        },
        {
            "name": "static_region_sim_ddr_0",
            "type": "ddr4",
            "size": "16GB",
            "lowAddress": "343597383680",
            "highAddress": "360777252863",
            "configParams": [
                {
                    "name": "AXI_ARBITRATION_SCHEME",
                    "value": "RD_PRI_REG"
                },
                {
                    "name": "BURST_LENGTH",
                    "value": "8"
                },
                {
                    "name": "C0.APP_ADDR_WIDTH",
                    "value": "31"
                },
                {
                    "name": "C0.APP_DATA_WIDTH",
                    "value": "512"
                },
                {
                    "name": "C0.ControllerType",
                    "value": "DDR4_SDRAM"
                },
                {
                    "name": "C0.DDR4_ADDR_WIDTH",
                    "value": "17"
                },
                {
                    "name": "C0.DDR4_AXI_ADDR_WIDTH",
                    "value": "34"
                },
                {
                    "name": "C0.DDR4_AXI_DATA_WIDTH",
                    "value": "512"
                },
                {
                    "name": "C0.DDR4_AXI_ID_WIDTH",
                    "value": "1"
                },
                {
                    "name": "C0.DDR4_AutoPrecharge",
                    "value": "false"
                },
                {
                    "name": "C0.DDR4_AxiNarrowBurst",
                    "value": "false"
                },
                {
                    "name": "C0.DDR4_BANK_GROUP_WIDTH",
                    "value": "2"
                },
                {
                    "name": "C0.DDR4_BANK_WIDTH",
                    "value": "2"
                },
                {
                    "name": "C0.DDR4_CL",
                    "value": "0"
                },
                {
                    "name": "C0.DDR4_COLUMN_WIDTH",
                    "value": "10"
                },
                {
                    "name": "C0.DDR4_CWL",
                    "value": "0"
                },
                {
                    "name": "C0.DDR4_Mem_Add_Map",
                    "value": "ROW_COLUMN_BANK_INTLV"
                },
                {
                    "name": "C0.DDR4_Ordering",
                    "value": "Normal"
                },
                {
                    "name": "C0.DDR4_RANK_WIDTH",
                    "value": "1"
                },
                {
                    "name": "C0.DDR4_ROW_WIDTH",
                    "value": "17"
                },
                {
                    "name": "C0.DDR4_tCK",
                    "value": "833"
                },
                {
                    "name": "C0.DDR4_tCKE",
                    "value": "0"
                },
                {
                    "name": "C0.DDR4_tFAW",
                    "value": "16"
                },
                {
                    "name": "C0.DDR4_tMRD",
                    "value": "2"
                },
                {
                    "name": "C0.DDR4_tRAS",
                    "value": "39"
                },
                {
                    "name": "C0.DDR4_tRCD",
                    "value": "17"
                },
                {
                    "name": "C0.DDR4_tREFI",
                    "value": "9363"
                },
                {
                    "name": "C0.DDR4_tRFC",
                    "value": "421"
                },
                {
                    "name": "C0.DDR4_tRP",
                    "value": "17"
                },
                {
                    "name": "C0.DDR4_tRRD"
                },
                {
                    "name": "C0.DDR4_tRRD_L",
                    "value": "6"
                },
                {
                    "name": "C0.DDR4_tRRD_S",
                    "value": "4"
                },
                {
                    "name": "C0.DDR4_tRTP",
                    "value": "10"
                },
                {
                    "name": "C0.DDR4_tWR",
                    "value": "19"
                },
                {
                    "name": "C0.DDR4_tWTR"
                },
                {
                    "name": "C0.DDR4_tWTR_L",
                    "value": "10"
                },
                {
                    "name": "C0.DDR4_tWTR_S",
                    "value": "4"
                },
                {
                    "name": "C0.DDR4_tXPR",
                    "value": "109"
                },
                {
                    "name": "C0.DDR4_tZQCS",
                    "value": "128"
                },
                {
                    "name": "C0.DDR4_tZQI",
                    "value": "0"
                },
                {
                    "name": "C0.DDR4_tZQINIT",
                    "value": "256"
                },
                {
                    "name": "CAS_LATENCY",
                    "value": "17"
                },
                {
                    "name": "CAS_WRITE_LATENCY",
                    "value": "12"
                },
                {
                    "name": "DATA_WIDTH",
                    "value": "72"
                },
                {
                    "name": "MEMORY_PART",
                    "value": "MTA18ASF2G72PZ-2G3"
                },
                {
                    "name": "MEM_ADDR_MAP",
                    "value": "ROW_COLUMN_BANK_INTLV"
                },
                {
                    "name": "TIMEPERIOD_PS",
                    "value": "833"
                }
            ]
        }
    ],
    "files": [
        {
            "name": "tcl_hooks\/dynamic_prelink.tcl",
            "type": "PRE_SYS_LINK_OVERLAY_TCL"
        },
        {
            "name": "tcl_hooks\/dynamic_postlink.tcl",
            "type": "POST_SYS_LINK_OVERLAY_TCL"
        },
        {
            "name": "hw_emu.hpfm",
            "type": "HPFM"
        },
        {
            "name": "prj\/rebuild.tcl",
            "type": "REBUILD_TCL"
        },
        {
            "name": "prj\/202210_1_dev.srcs\/sources_1\/bd\/pfm_top\/pfm_top.bd",
            "type": "TOP_BD"
        },
        {
            "name": "iprepo",
            "type": "IP_REPO_PATH"
        },
        {
            "name": "board",
            "type": "BOARD_REPO_PATH"
        },
        {
            "name": "ext_metadata.json",
            "type": "EXT_META_JSON"
        }
    ],
    "extensions": {
        "platformData": {
            "plp": {
                "ert": "enabled",
                "ertVersion": "30",
                "peerToPeer": "enabled",
                "dma": "xdma",
                "m2m": "enabled",
                "m2m_address": "0x00020000",
                "slaveBridge": "enabled",
                "numCdma": "0",
                "ertCmdqBaseAddr": "0x008000000000",
                "ertBaseAddr": "0x0",
                "cdmaBaseAddress0": "0x0",
                "cdmaBaseAddress1": "0x0",
                "cdmaBaseAddress2": "0x0",
                "cdmaBaseAddress3": "0x0"
            },
            "ulp": ""
        }
    },
    "vendor": "xilinx",
    "boardId": "u250",
    "name": "gen3x16_xdma_4_1",
    "uniqueName": "xilinx:u250:gen3x16_xdma_4_1:202210.1",
    "fpgaPart": "virtexuplus",
    "fpgaDevice": "xcu250",
    "unifiedPlatform": "true",
    "expandablePlatform": "true",
    "hardware": "false",
    "softwareEmulation": "true",
    "hardwareEmulation": "true",
    "hardwareEmuPlatform": "true",
    "maxAXIMMManagers": "152",
    "maxAXIMMSubordinates": "3",
    "maxInterrupts": "128",
    "usesNIFD": "false",
    "generatedName": "Vivado",
    "generatedVersion": "2022.1",
    "generatedChangeList": "3510589",
    "generatedIpChangeList": "3510413",
    "generatedTimestamp": "Thu Mar 31 07:42:58 2022",
    "idCode": "04b57093",
    "flash": {
        "interfaceType": "bpix16",
        "offsetAddress": "0",
        "size": "1024"
    },
    "resources": [
        {
            "type": "BRAM",
            "count": "2688"
        },
        {
            "type": "DSP",
            "count": "12288"
        },
        {
            "type": "LUT",
            "count": "1728000"
        },
        {
            "type": "FF",
            "count": "3456000"
        }
    ],
    "systemClocks": [
        {
            "default": "false",
            "name": "CPU",
            "origName": "CPU",
            "id": "-1",
            "frequency": "1",
            "instRef": "\/",
            "period": "1000.000000",
            "status": "reserved"
        },
        {
            "default": "false",
            "name": "PL 1",
            "origName": "kernel2_clk_clk",
            "id": "1",
            "frequency": "500.000000",
            "instRef": "kernel2_clk",
            "compRef": "sim_clk_gen",
            "period": "2.000000",
            "normalizedPeriod": ".002000",
            "status": "scalable"
        },
        {
            "default": "true",
            "name": "PL 0",
            "origName": "kernel_clk_clk",
            "id": "0",
            "frequency": "300.000000",
            "instRef": "kernel_clk",
            "compRef": "sim_clk_gen",
            "period": "3.333333",
            "normalizedPeriod": ".003333",
            "status": "scalable"
        },
        {
            "default": "false",
            "name": "PL 2",
            "origName": "pfm_clk_2_clk",
            "id": "2",
            "frequency": "50.000000",
            "instRef": "pfm_clk_2",
            "compRef": "sim_clk_gen",
            "period": "20.000000",
            "normalizedPeriod": ".020000",
            "status": "fixed"
        },
        {
            "default": "false",
            "name": "PL 3",
            "origName": "pfm_clk_3_clk",
            "id": "3",
            "frequency": "250.000000",
            "instRef": "pfm_clk_3",
            "compRef": "sim_clk_gen",
            "period": "4.000000",
            "normalizedPeriod": ".004000",
            "status": "fixed"
        }
    ],
    "ipParameters": [
        {
            "name": "NUM_SI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'slr0\/interconnect_axilite_user_0_S') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "valid": "'true'"
        },
        {
            "name": "NUM_MI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'slr0\/interconnect_axilite_user_0_M') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+2)",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "valid": "'true'"
        },
        {
            "name": "M02_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr0\/interconnect_axilite_user_0_M02_AXI'])>0"
        },
        {
            "name": "M03_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr0\/interconnect_axilite_user_0_M03_AXI'])>0"
        },
        {
            "name": "M04_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr0\/interconnect_axilite_user_0_M04_AXI'])>0"
        },
        {
            "name": "M05_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr0\/interconnect_axilite_user_0_M05_AXI'])>0"
        },
        {
            "name": "M06_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr0\/interconnect_axilite_user_0_M06_AXI'])>0"
        },
        {
            "name": "M07_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr0\/interconnect_axilite_user_0_M07_AXI'])>0"
        },
        {
            "name": "M08_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr0\/interconnect_axilite_user_0_M08_AXI'])>0"
        },
        {
            "name": "M09_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr0\/interconnect_axilite_user_0_M09_AXI'])>0"
        },
        {
            "name": "M10_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr0\/interconnect_axilite_user_0_M10_AXI'])>0"
        },
        {
            "name": "M11_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr0\/interconnect_axilite_user_0_M11_AXI'])>0"
        },
        {
            "name": "M12_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr0\/interconnect_axilite_user_0_M12_AXI'])>0"
        },
        {
            "name": "M13_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr0\/interconnect_axilite_user_0_M13_AXI'])>0"
        },
        {
            "name": "M14_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr0\/interconnect_axilite_user_0_M14_AXI'])>0"
        },
        {
            "name": "M15_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr0\/interconnect_axilite_user_0_M15_AXI'])>0"
        },
        {
            "name": "M16_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr0\/interconnect_axilite_user_0_M16_AXI'])>0"
        },
        {
            "name": "M17_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr0\/interconnect_axilite_user_0_M17_AXI'])>0"
        },
        {
            "name": "M18_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr0\/interconnect_axilite_user_0_M18_AXI'])>0"
        },
        {
            "name": "M19_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr0\/interconnect_axilite_user_0_M19_AXI'])>0"
        },
        {
            "name": "M20_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr0\/interconnect_axilite_user_0_M20_AXI'])>0"
        },
        {
            "name": "M21_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr0\/interconnect_axilite_user_0_M21_AXI'])>0"
        },
        {
            "name": "M22_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr0\/interconnect_axilite_user_0_M22_AXI'])>0"
        },
        {
            "name": "M23_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr0\/interconnect_axilite_user_0_M23_AXI'])>0"
        },
        {
            "name": "M24_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr0\/interconnect_axilite_user_0_M24_AXI'])>0"
        },
        {
            "name": "M25_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr0\/interconnect_axilite_user_0_M25_AXI'])>0"
        },
        {
            "name": "M26_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr0\/interconnect_axilite_user_0_M26_AXI'])>0"
        },
        {
            "name": "M27_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr0\/interconnect_axilite_user_0_M27_AXI'])>0"
        },
        {
            "name": "M28_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr0\/interconnect_axilite_user_0_M28_AXI'])>0"
        },
        {
            "name": "M29_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr0\/interconnect_axilite_user_0_M29_AXI'])>0"
        },
        {
            "name": "M30_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr0\/interconnect_axilite_user_0_M30_AXI'])>0"
        },
        {
            "name": "M31_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr0\/interconnect_axilite_user_0_M31_AXI'])>0"
        },
        {
            "name": "NUM_SI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'slr1\/interconnect_axilite_user_1_S') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "'true'"
        },
        {
            "name": "NUM_MI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'slr1\/interconnect_axilite_user_1_M') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "'true'"
        },
        {
            "name": "M01_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M01_AXI'])>0"
        },
        {
            "name": "M02_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M02_AXI'])>0"
        },
        {
            "name": "M03_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M03_AXI'])>0"
        },
        {
            "name": "M04_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M04_AXI'])>0"
        },
        {
            "name": "M05_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M05_AXI'])>0"
        },
        {
            "name": "M06_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M06_AXI'])>0"
        },
        {
            "name": "M07_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M07_AXI'])>0"
        },
        {
            "name": "M08_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M08_AXI'])>0"
        },
        {
            "name": "M09_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M09_AXI'])>0"
        },
        {
            "name": "M10_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M10_AXI'])>0"
        },
        {
            "name": "M11_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M11_AXI'])>0"
        },
        {
            "name": "M12_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M12_AXI'])>0"
        },
        {
            "name": "M13_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M13_AXI'])>0"
        },
        {
            "name": "M14_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M14_AXI'])>0"
        },
        {
            "name": "M15_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M15_AXI'])>0"
        },
        {
            "name": "M16_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M16_AXI'])>0"
        },
        {
            "name": "M17_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M17_AXI'])>0"
        },
        {
            "name": "M18_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M18_AXI'])>0"
        },
        {
            "name": "M19_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M19_AXI'])>0"
        },
        {
            "name": "M20_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M20_AXI'])>0"
        },
        {
            "name": "M21_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M21_AXI'])>0"
        },
        {
            "name": "M22_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M22_AXI'])>0"
        },
        {
            "name": "M23_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M23_AXI'])>0"
        },
        {
            "name": "M24_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M24_AXI'])>0"
        },
        {
            "name": "M25_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M25_AXI'])>0"
        },
        {
            "name": "M26_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M26_AXI'])>0"
        },
        {
            "name": "M27_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M27_AXI'])>0"
        },
        {
            "name": "M28_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M28_AXI'])>0"
        },
        {
            "name": "M29_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M29_AXI'])>0"
        },
        {
            "name": "M30_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M30_AXI'])>0"
        },
        {
            "name": "M31_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M31_AXI'])>0"
        },
        {
            "name": "M32_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M32_AXI'])>0"
        },
        {
            "name": "M33_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M33_AXI'])>0"
        },
        {
            "name": "M34_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M34_AXI'])>0"
        },
        {
            "name": "M35_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M35_AXI'])>0"
        },
        {
            "name": "M36_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M36_AXI'])>0"
        },
        {
            "name": "M37_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M37_AXI'])>0"
        },
        {
            "name": "M38_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M38_AXI'])>0"
        },
        {
            "name": "M39_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M39_AXI'])>0"
        },
        {
            "name": "M40_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M40_AXI'])>0"
        },
        {
            "name": "M41_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M41_AXI'])>0"
        },
        {
            "name": "M42_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M42_AXI'])>0"
        },
        {
            "name": "M43_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M43_AXI'])>0"
        },
        {
            "name": "M44_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M44_AXI'])>0"
        },
        {
            "name": "M45_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M45_AXI'])>0"
        },
        {
            "name": "M46_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M46_AXI'])>0"
        },
        {
            "name": "M47_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M47_AXI'])>0"
        },
        {
            "name": "M48_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M48_AXI'])>0"
        },
        {
            "name": "M49_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M49_AXI'])>0"
        },
        {
            "name": "M50_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M50_AXI'])>0"
        },
        {
            "name": "M51_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M51_AXI'])>0"
        },
        {
            "name": "M52_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M52_AXI'])>0"
        },
        {
            "name": "M53_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M53_AXI'])>0"
        },
        {
            "name": "M54_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M54_AXI'])>0"
        },
        {
            "name": "M55_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M55_AXI'])>0"
        },
        {
            "name": "M56_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M56_AXI'])>0"
        },
        {
            "name": "M57_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M57_AXI'])>0"
        },
        {
            "name": "M58_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M58_AXI'])>0"
        },
        {
            "name": "M59_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M59_AXI'])>0"
        },
        {
            "name": "M60_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M60_AXI'])>0"
        },
        {
            "name": "M61_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M61_AXI'])>0"
        },
        {
            "name": "M62_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_1_M62_AXI'])>0"
        },
        {
            "name": "NUM_SI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'slr2\/interconnect_axilite_user_2_S') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "valid": "'true'"
        },
        {
            "name": "NUM_MI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'slr2\/interconnect_axilite_user_2_M') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "valid": "'true'"
        },
        {
            "name": "M01_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr2\/interconnect_axilite_user_2_M01_AXI'])>0"
        },
        {
            "name": "M02_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr2\/interconnect_axilite_user_2_M02_AXI'])>0"
        },
        {
            "name": "M03_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr2\/interconnect_axilite_user_2_M03_AXI'])>0"
        },
        {
            "name": "M04_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr2\/interconnect_axilite_user_2_M04_AXI'])>0"
        },
        {
            "name": "M05_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr2\/interconnect_axilite_user_2_M05_AXI'])>0"
        },
        {
            "name": "M06_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr2\/interconnect_axilite_user_2_M06_AXI'])>0"
        },
        {
            "name": "M07_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr2\/interconnect_axilite_user_2_M07_AXI'])>0"
        },
        {
            "name": "M08_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr2\/interconnect_axilite_user_2_M08_AXI'])>0"
        },
        {
            "name": "M09_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr2\/interconnect_axilite_user_2_M09_AXI'])>0"
        },
        {
            "name": "M10_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr2\/interconnect_axilite_user_2_M10_AXI'])>0"
        },
        {
            "name": "M11_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr2\/interconnect_axilite_user_2_M11_AXI'])>0"
        },
        {
            "name": "M12_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr2\/interconnect_axilite_user_2_M12_AXI'])>0"
        },
        {
            "name": "M13_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr2\/interconnect_axilite_user_2_M13_AXI'])>0"
        },
        {
            "name": "M14_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr2\/interconnect_axilite_user_2_M14_AXI'])>0"
        },
        {
            "name": "M15_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr2\/interconnect_axilite_user_2_M15_AXI'])>0"
        },
        {
            "name": "M16_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr2\/interconnect_axilite_user_2_M16_AXI'])>0"
        },
        {
            "name": "M17_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr2\/interconnect_axilite_user_2_M17_AXI'])>0"
        },
        {
            "name": "M18_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr2\/interconnect_axilite_user_2_M18_AXI'])>0"
        },
        {
            "name": "M19_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr2\/interconnect_axilite_user_2_M19_AXI'])>0"
        },
        {
            "name": "M20_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr2\/interconnect_axilite_user_2_M20_AXI'])>0"
        },
        {
            "name": "M21_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr2\/interconnect_axilite_user_2_M21_AXI'])>0"
        },
        {
            "name": "M22_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr2\/interconnect_axilite_user_2_M22_AXI'])>0"
        },
        {
            "name": "M23_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr2\/interconnect_axilite_user_2_M23_AXI'])>0"
        },
        {
            "name": "M24_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr2\/interconnect_axilite_user_2_M24_AXI'])>0"
        },
        {
            "name": "M25_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr2\/interconnect_axilite_user_2_M25_AXI'])>0"
        },
        {
            "name": "M26_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr2\/interconnect_axilite_user_2_M26_AXI'])>0"
        },
        {
            "name": "M27_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr2\/interconnect_axilite_user_2_M27_AXI'])>0"
        },
        {
            "name": "M28_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr2\/interconnect_axilite_user_2_M28_AXI'])>0"
        },
        {
            "name": "M29_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr2\/interconnect_axilite_user_2_M29_AXI'])>0"
        },
        {
            "name": "M30_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr2\/interconnect_axilite_user_2_M30_AXI'])>0"
        },
        {
            "name": "NUM_SI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'slr3\/interconnect_axilite_user_3_S') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "valid": "'true'"
        },
        {
            "name": "NUM_MI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'slr3\/interconnect_axilite_user_3_M') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "valid": "'true'"
        },
        {
            "name": "M01_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr3\/interconnect_axilite_user_3_M01_AXI'])>0"
        },
        {
            "name": "M02_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr3\/interconnect_axilite_user_3_M02_AXI'])>0"
        },
        {
            "name": "M03_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr3\/interconnect_axilite_user_3_M03_AXI'])>0"
        },
        {
            "name": "M04_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr3\/interconnect_axilite_user_3_M04_AXI'])>0"
        },
        {
            "name": "M05_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr3\/interconnect_axilite_user_3_M05_AXI'])>0"
        },
        {
            "name": "M06_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr3\/interconnect_axilite_user_3_M06_AXI'])>0"
        },
        {
            "name": "M07_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr3\/interconnect_axilite_user_3_M07_AXI'])>0"
        },
        {
            "name": "M08_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr3\/interconnect_axilite_user_3_M08_AXI'])>0"
        },
        {
            "name": "M09_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr3\/interconnect_axilite_user_3_M09_AXI'])>0"
        },
        {
            "name": "M10_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr3\/interconnect_axilite_user_3_M10_AXI'])>0"
        },
        {
            "name": "M11_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr3\/interconnect_axilite_user_3_M11_AXI'])>0"
        },
        {
            "name": "M12_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr3\/interconnect_axilite_user_3_M12_AXI'])>0"
        },
        {
            "name": "M13_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr3\/interconnect_axilite_user_3_M13_AXI'])>0"
        },
        {
            "name": "M14_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr3\/interconnect_axilite_user_3_M14_AXI'])>0"
        },
        {
            "name": "M15_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr3\/interconnect_axilite_user_3_M15_AXI'])>0"
        },
        {
            "name": "M16_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr3\/interconnect_axilite_user_3_M16_AXI'])>0"
        },
        {
            "name": "M17_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr3\/interconnect_axilite_user_3_M17_AXI'])>0"
        },
        {
            "name": "M18_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr3\/interconnect_axilite_user_3_M18_AXI'])>0"
        },
        {
            "name": "M19_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr3\/interconnect_axilite_user_3_M19_AXI'])>0"
        },
        {
            "name": "M20_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr3\/interconnect_axilite_user_3_M20_AXI'])>0"
        },
        {
            "name": "M21_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr3\/interconnect_axilite_user_3_M21_AXI'])>0"
        },
        {
            "name": "M22_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr3\/interconnect_axilite_user_3_M22_AXI'])>0"
        },
        {
            "name": "M23_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr3\/interconnect_axilite_user_3_M23_AXI'])>0"
        },
        {
            "name": "M24_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr3\/interconnect_axilite_user_3_M24_AXI'])>0"
        },
        {
            "name": "M25_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr3\/interconnect_axilite_user_3_M25_AXI'])>0"
        },
        {
            "name": "M26_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr3\/interconnect_axilite_user_3_M26_AXI'])>0"
        },
        {
            "name": "M27_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr3\/interconnect_axilite_user_3_M27_AXI'])>0"
        },
        {
            "name": "M28_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr3\/interconnect_axilite_user_3_M28_AXI'])>0"
        },
        {
            "name": "M29_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr3\/interconnect_axilite_user_3_M29_AXI'])>0"
        },
        {
            "name": "M30_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr3\/interconnect_axilite_user_3_M30_AXI'])>0"
        }
    ],
    "busInterfaces": [
        {
            "name": "slr0\/interconnect_axilite_user_0_M02_AXI",
            "mode": "master",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M02_AXI",
            "clockRef": "slr0\/interconnect_axilite_user_0_M02_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M03_AXI",
            "mode": "master",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M03_AXI",
            "clockRef": "slr0\/interconnect_axilite_user_0_M03_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M04_AXI",
            "mode": "master",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M04_AXI",
            "clockRef": "slr0\/interconnect_axilite_user_0_M04_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M05_AXI",
            "mode": "master",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M05_AXI",
            "clockRef": "slr0\/interconnect_axilite_user_0_M05_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M06_AXI",
            "mode": "master",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M06_AXI",
            "clockRef": "slr0\/interconnect_axilite_user_0_M06_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M07_AXI",
            "mode": "master",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M07_AXI",
            "clockRef": "slr0\/interconnect_axilite_user_0_M07_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M08_AXI",
            "mode": "master",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M08_AXI",
            "clockRef": "slr0\/interconnect_axilite_user_0_M08_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M09_AXI",
            "mode": "master",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M09_AXI",
            "clockRef": "slr0\/interconnect_axilite_user_0_M09_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M10_AXI",
            "mode": "master",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M10_AXI",
            "clockRef": "slr0\/interconnect_axilite_user_0_M10_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M11_AXI",
            "mode": "master",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M11_AXI",
            "clockRef": "slr0\/interconnect_axilite_user_0_M11_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M12_AXI",
            "mode": "master",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M12_AXI",
            "clockRef": "slr0\/interconnect_axilite_user_0_M12_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M13_AXI",
            "mode": "master",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M13_AXI",
            "clockRef": "slr0\/interconnect_axilite_user_0_M13_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M14_AXI",
            "mode": "master",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M14_AXI",
            "clockRef": "slr0\/interconnect_axilite_user_0_M14_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M15_AXI",
            "mode": "master",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M15_AXI",
            "clockRef": "slr0\/interconnect_axilite_user_0_M15_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M16_AXI",
            "mode": "master",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M16_AXI",
            "clockRef": "slr0\/interconnect_axilite_user_0_M16_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M17_AXI",
            "mode": "master",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M17_AXI",
            "clockRef": "slr0\/interconnect_axilite_user_0_M17_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M18_AXI",
            "mode": "master",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M18_AXI",
            "clockRef": "slr0\/interconnect_axilite_user_0_M18_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M19_AXI",
            "mode": "master",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M19_AXI",
            "clockRef": "slr0\/interconnect_axilite_user_0_M19_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M20_AXI",
            "mode": "master",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M20_AXI",
            "clockRef": "slr0\/interconnect_axilite_user_0_M20_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M21_AXI",
            "mode": "master",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M21_AXI",
            "clockRef": "slr0\/interconnect_axilite_user_0_M21_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M22_AXI",
            "mode": "master",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M22_AXI",
            "clockRef": "slr0\/interconnect_axilite_user_0_M22_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M23_AXI",
            "mode": "master",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M23_AXI",
            "clockRef": "slr0\/interconnect_axilite_user_0_M23_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M24_AXI",
            "mode": "master",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M24_AXI",
            "clockRef": "slr0\/interconnect_axilite_user_0_M24_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M25_AXI",
            "mode": "master",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M25_AXI",
            "clockRef": "slr0\/interconnect_axilite_user_0_M25_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M26_AXI",
            "mode": "master",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M26_AXI",
            "clockRef": "slr0\/interconnect_axilite_user_0_M26_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M27_AXI",
            "mode": "master",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M27_AXI",
            "clockRef": "slr0\/interconnect_axilite_user_0_M27_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M28_AXI",
            "mode": "master",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M28_AXI",
            "clockRef": "slr0\/interconnect_axilite_user_0_M28_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M29_AXI",
            "mode": "master",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M29_AXI",
            "clockRef": "slr0\/interconnect_axilite_user_0_M29_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M30_AXI",
            "mode": "master",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M30_AXI",
            "clockRef": "slr0\/interconnect_axilite_user_0_M30_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M31_AXI",
            "mode": "master",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M31_AXI",
            "clockRef": "slr0\/interconnect_axilite_user_0_M31_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M01_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M01_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M01_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M02_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M02_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M02_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M03_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M03_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M03_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M04_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M04_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M04_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M05_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M05_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M05_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M06_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M06_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M06_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M07_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M07_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M07_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M08_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M08_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M08_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M09_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M09_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M09_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M10_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M10_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M10_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M11_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M11_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M11_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M12_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M12_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M12_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M13_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M13_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M13_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M14_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M14_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M14_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M15_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M15_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M15_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M16_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M16_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M16_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M17_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M17_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M17_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M18_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M18_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M18_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M19_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M19_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M19_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M20_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M20_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M20_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M21_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M21_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M21_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M22_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M22_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M22_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M23_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M23_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M23_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M24_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M24_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M24_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M25_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M25_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M25_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M26_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M26_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M26_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M27_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M27_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M27_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M28_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M28_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M28_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M29_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M29_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M29_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M30_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M30_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M30_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M31_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M31_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M31_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M32_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M32_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M32_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M33_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M33_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M33_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M34_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M34_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M34_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M35_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M35_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M35_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M36_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M36_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M36_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M37_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M37_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M37_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M38_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M38_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M38_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M39_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M39_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M39_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M40_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M40_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M40_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M41_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M41_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M41_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M42_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M42_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M42_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M43_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M43_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M43_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M44_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M44_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M44_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M45_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M45_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M45_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M46_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M46_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M46_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M47_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M47_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M47_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M48_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M48_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M48_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M49_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M49_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M49_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M50_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M50_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M50_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M51_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M51_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M51_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M52_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M52_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M52_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M53_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M53_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M53_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M54_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M54_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M54_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M55_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M55_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M55_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M56_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M56_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M56_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M57_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M57_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M57_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M58_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M58_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M58_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M59_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M59_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M59_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M60_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M60_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M60_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M61_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M61_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M61_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M62_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M62_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_1_M62_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M01_AXI",
            "mode": "master",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M01_AXI",
            "clockRef": "slr2\/interconnect_axilite_user_2_M01_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M02_AXI",
            "mode": "master",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M02_AXI",
            "clockRef": "slr2\/interconnect_axilite_user_2_M02_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M03_AXI",
            "mode": "master",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M03_AXI",
            "clockRef": "slr2\/interconnect_axilite_user_2_M03_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M04_AXI",
            "mode": "master",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M04_AXI",
            "clockRef": "slr2\/interconnect_axilite_user_2_M04_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M05_AXI",
            "mode": "master",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M05_AXI",
            "clockRef": "slr2\/interconnect_axilite_user_2_M05_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M06_AXI",
            "mode": "master",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M06_AXI",
            "clockRef": "slr2\/interconnect_axilite_user_2_M06_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M07_AXI",
            "mode": "master",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M07_AXI",
            "clockRef": "slr2\/interconnect_axilite_user_2_M07_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M08_AXI",
            "mode": "master",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M08_AXI",
            "clockRef": "slr2\/interconnect_axilite_user_2_M08_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M09_AXI",
            "mode": "master",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M09_AXI",
            "clockRef": "slr2\/interconnect_axilite_user_2_M09_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M10_AXI",
            "mode": "master",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M10_AXI",
            "clockRef": "slr2\/interconnect_axilite_user_2_M10_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M11_AXI",
            "mode": "master",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M11_AXI",
            "clockRef": "slr2\/interconnect_axilite_user_2_M11_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M12_AXI",
            "mode": "master",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M12_AXI",
            "clockRef": "slr2\/interconnect_axilite_user_2_M12_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M13_AXI",
            "mode": "master",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M13_AXI",
            "clockRef": "slr2\/interconnect_axilite_user_2_M13_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M14_AXI",
            "mode": "master",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M14_AXI",
            "clockRef": "slr2\/interconnect_axilite_user_2_M14_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M15_AXI",
            "mode": "master",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M15_AXI",
            "clockRef": "slr2\/interconnect_axilite_user_2_M15_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M16_AXI",
            "mode": "master",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M16_AXI",
            "clockRef": "slr2\/interconnect_axilite_user_2_M16_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M17_AXI",
            "mode": "master",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M17_AXI",
            "clockRef": "slr2\/interconnect_axilite_user_2_M17_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M18_AXI",
            "mode": "master",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M18_AXI",
            "clockRef": "slr2\/interconnect_axilite_user_2_M18_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M19_AXI",
            "mode": "master",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M19_AXI",
            "clockRef": "slr2\/interconnect_axilite_user_2_M19_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M20_AXI",
            "mode": "master",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M20_AXI",
            "clockRef": "slr2\/interconnect_axilite_user_2_M20_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M21_AXI",
            "mode": "master",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M21_AXI",
            "clockRef": "slr2\/interconnect_axilite_user_2_M21_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M22_AXI",
            "mode": "master",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M22_AXI",
            "clockRef": "slr2\/interconnect_axilite_user_2_M22_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M23_AXI",
            "mode": "master",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M23_AXI",
            "clockRef": "slr2\/interconnect_axilite_user_2_M23_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M24_AXI",
            "mode": "master",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M24_AXI",
            "clockRef": "slr2\/interconnect_axilite_user_2_M24_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M25_AXI",
            "mode": "master",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M25_AXI",
            "clockRef": "slr2\/interconnect_axilite_user_2_M25_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M26_AXI",
            "mode": "master",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M26_AXI",
            "clockRef": "slr2\/interconnect_axilite_user_2_M26_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M27_AXI",
            "mode": "master",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M27_AXI",
            "clockRef": "slr2\/interconnect_axilite_user_2_M27_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M28_AXI",
            "mode": "master",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M28_AXI",
            "clockRef": "slr2\/interconnect_axilite_user_2_M28_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M29_AXI",
            "mode": "master",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M29_AXI",
            "clockRef": "slr2\/interconnect_axilite_user_2_M29_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M30_AXI",
            "mode": "master",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M30_AXI",
            "clockRef": "slr2\/interconnect_axilite_user_2_M30_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M01_AXI",
            "mode": "master",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M01_AXI",
            "clockRef": "slr3\/interconnect_axilite_user_3_M01_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M02_AXI",
            "mode": "master",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M02_AXI",
            "clockRef": "slr3\/interconnect_axilite_user_3_M02_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M03_AXI",
            "mode": "master",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M03_AXI",
            "clockRef": "slr3\/interconnect_axilite_user_3_M03_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M04_AXI",
            "mode": "master",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M04_AXI",
            "clockRef": "slr3\/interconnect_axilite_user_3_M04_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M05_AXI",
            "mode": "master",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M05_AXI",
            "clockRef": "slr3\/interconnect_axilite_user_3_M05_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M06_AXI",
            "mode": "master",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M06_AXI",
            "clockRef": "slr3\/interconnect_axilite_user_3_M06_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M07_AXI",
            "mode": "master",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M07_AXI",
            "clockRef": "slr3\/interconnect_axilite_user_3_M07_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M08_AXI",
            "mode": "master",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M08_AXI",
            "clockRef": "slr3\/interconnect_axilite_user_3_M08_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M09_AXI",
            "mode": "master",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M09_AXI",
            "clockRef": "slr3\/interconnect_axilite_user_3_M09_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M10_AXI",
            "mode": "master",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M10_AXI",
            "clockRef": "slr3\/interconnect_axilite_user_3_M10_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M11_AXI",
            "mode": "master",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M11_AXI",
            "clockRef": "slr3\/interconnect_axilite_user_3_M11_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M12_AXI",
            "mode": "master",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M12_AXI",
            "clockRef": "slr3\/interconnect_axilite_user_3_M12_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M13_AXI",
            "mode": "master",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M13_AXI",
            "clockRef": "slr3\/interconnect_axilite_user_3_M13_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M14_AXI",
            "mode": "master",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M14_AXI",
            "clockRef": "slr3\/interconnect_axilite_user_3_M14_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M15_AXI",
            "mode": "master",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M15_AXI",
            "clockRef": "slr3\/interconnect_axilite_user_3_M15_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M16_AXI",
            "mode": "master",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M16_AXI",
            "clockRef": "slr3\/interconnect_axilite_user_3_M16_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M17_AXI",
            "mode": "master",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M17_AXI",
            "clockRef": "slr3\/interconnect_axilite_user_3_M17_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M18_AXI",
            "mode": "master",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M18_AXI",
            "clockRef": "slr3\/interconnect_axilite_user_3_M18_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M19_AXI",
            "mode": "master",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M19_AXI",
            "clockRef": "slr3\/interconnect_axilite_user_3_M19_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M20_AXI",
            "mode": "master",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M20_AXI",
            "clockRef": "slr3\/interconnect_axilite_user_3_M20_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M21_AXI",
            "mode": "master",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M21_AXI",
            "clockRef": "slr3\/interconnect_axilite_user_3_M21_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M22_AXI",
            "mode": "master",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M22_AXI",
            "clockRef": "slr3\/interconnect_axilite_user_3_M22_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M23_AXI",
            "mode": "master",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M23_AXI",
            "clockRef": "slr3\/interconnect_axilite_user_3_M23_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M24_AXI",
            "mode": "master",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M24_AXI",
            "clockRef": "slr3\/interconnect_axilite_user_3_M24_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M25_AXI",
            "mode": "master",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M25_AXI",
            "clockRef": "slr3\/interconnect_axilite_user_3_M25_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M26_AXI",
            "mode": "master",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M26_AXI",
            "clockRef": "slr3\/interconnect_axilite_user_3_M26_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M27_AXI",
            "mode": "master",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M27_AXI",
            "clockRef": "slr3\/interconnect_axilite_user_3_M27_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M28_AXI",
            "mode": "master",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M28_AXI",
            "clockRef": "slr3\/interconnect_axilite_user_3_M28_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M29_AXI",
            "mode": "master",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M29_AXI",
            "clockRef": "slr3\/interconnect_axilite_user_3_M29_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M30_AXI",
            "mode": "master",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M30_AXI",
            "clockRef": "slr3\/interconnect_axilite_user_3_M30_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "memory_subsystem",
            "mode": "slave",
            "instRef": "memory_subsystem",
            "compRef": "sdx_memory_subsystem",
            "typeRef": "aximm",
            "clockRef": "__UNKNOWN__",
            "memPort": "memss",
            "spTag": "DDR",
            "dataWidth": "512",
            "numIdBits": "0",
            "addressSegments": [
                {
                    "baseName": "DDR4_MEM00",
                    "index": "0",
                    "memoryInstance": "memory_subsystem",
                    "auto": "true",
                    "spTag": "bank0",
                    "slr": "SLR0",
                    "maxMasters": "15"
                },
                {
                    "baseName": "M00_AXI_MEM00",
                    "index": "1",
                    "memoryInstance": "memory_subsystem",
                    "auto": "preferred",
                    "spTag": "bank1",
                    "slr": "SLR1",
                    "maxMasters": "15"
                },
                {
                    "baseName": "DDR4_MEM01",
                    "index": "2",
                    "memoryInstance": "memory_subsystem",
                    "auto": "true",
                    "spTag": "bank2",
                    "slr": "SLR2",
                    "maxMasters": "15"
                },
                {
                    "baseName": "DDR4_MEM02",
                    "index": "3",
                    "memoryInstance": "memory_subsystem",
                    "auto": "true",
                    "spTag": "bank3",
                    "slr": "SLR3",
                    "maxMasters": "15"
                }
            ]
        },
        {
            "name": "memory_subsystem",
            "mode": "slave",
            "instRef": "memory_subsystem",
            "compRef": "sdx_memory_subsystem",
            "typeRef": "aximm",
            "clockRef": "__UNKNOWN__",
            "memPort": "memss",
            "spTag": "PLRAM",
            "dataWidth": "512",
            "numIdBits": "0",
            "addressSegments": [
                {
                    "baseName": "PLRAM_MEM00",
                    "index": "0",
                    "memoryInstance": "memory_subsystem",
                    "auto": "false",
                    "slr": "SLR0",
                    "maxMasters": "15"
                },
                {
                    "baseName": "PLRAM_MEM01",
                    "index": "1",
                    "memoryInstance": "memory_subsystem",
                    "auto": "false",
                    "slr": "SLR1",
                    "maxMasters": "15"
                },
                {
                    "baseName": "PLRAM_MEM02",
                    "index": "2",
                    "memoryInstance": "memory_subsystem",
                    "auto": "false",
                    "slr": "SLR2",
                    "maxMasters": "15"
                },
                {
                    "baseName": "PLRAM_MEM03",
                    "index": "3",
                    "memoryInstance": "memory_subsystem",
                    "auto": "false",
                    "slr": "SLR3",
                    "maxMasters": "15"
                }
            ]
        },
        {
            "name": "memory_subsystem",
            "mode": "slave",
            "instRef": "memory_subsystem",
            "compRef": "sdx_memory_subsystem",
            "typeRef": "aximm",
            "clockRef": "__UNKNOWN__",
            "memPort": "memss",
            "spTag": "HOST",
            "dataWidth": "32",
            "numIdBits": "0",
            "addressSegments": [
                {
                    "baseName": "M01_AXI_MEM00",
                    "index": "0",
                    "memoryInstance": "memory_subsystem",
                    "auto": "false",
                    "slr": "SLR2",
                    "maxMasters": "15"
                }
            ]
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_0_In1_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In1",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_0_In0_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In0",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_0_In2_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In2",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_0_In3_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In3",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_0_In4_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In4",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_0_In5_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In5",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_0_In6_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In6",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_0_In7_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In7",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_0_In8_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In8",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_0_In9_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In9",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_0_In10_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In10",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_0_In11_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In11",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_0_In12_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In12",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_0_In13_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In13",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_0_In14_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In14",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_0_In15_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In15",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_0_In16_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In16",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_0_In17_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In17",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_0_In18_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In18",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_0_In19_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In19",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_0_In20_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In20",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_0_In21_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In21",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_0_In22_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In22",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_0_In23_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In23",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_0_In24_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In24",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_0_In25_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In25",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_0_In26_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In26",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_0_In27_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In27",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_0_In28_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In28",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_0_In29_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In29",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_0_In30_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In30",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_0_In31_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In31",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_1_In0_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_1",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In0",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_1_In1_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_1",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In1",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_1_In2_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_1",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In2",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_1_In3_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_1",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In3",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_1_In4_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_1",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In4",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_1_In5_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_1",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In5",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_1_In6_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_1",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In6",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_1_In7_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_1",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In7",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_1_In8_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_1",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In8",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_1_In9_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_1",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In9",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_1_In10_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_1",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In10",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_1_In11_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_1",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In11",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_1_In12_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_1",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In12",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_1_In13_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_1",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In13",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_1_In14_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_1",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In14",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_1_In15_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_1",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In15",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_1_In16_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_1",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In16",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_1_In17_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_1",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In17",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_1_In18_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_1",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In18",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_1_In19_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_1",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In19",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_1_In20_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_1",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In20",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_1_In21_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_1",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In21",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_1_In22_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_1",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In22",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_1_In23_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_1",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In23",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_1_In24_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_1",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In24",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_1_In25_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_1",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In25",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_1_In26_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_1",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In26",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_1_In27_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_1",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In27",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_1_In28_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_1",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In28",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_1_In29_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_1",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In29",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_1_In30_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_1",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In30",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_1_In31_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_1",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In31",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_2_In0_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_2",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In0",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_2_In1_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_2",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In1",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_2_In2_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_2",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In2",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_2_In3_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_2",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In3",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_2_In4_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_2",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In4",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_2_In5_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_2",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In5",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_2_In6_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_2",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In6",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_2_In7_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_2",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In7",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_2_In8_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_2",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In8",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_2_In9_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_2",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In9",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_2_In10_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_2",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In10",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_2_In11_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_2",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In11",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_2_In12_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_2",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In12",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_2_In13_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_2",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In13",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_2_In14_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_2",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In14",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_2_In15_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_2",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In15",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_2_In16_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_2",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In16",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_2_In17_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_2",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In17",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_2_In18_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_2",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In18",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_2_In19_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_2",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In19",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_2_In20_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_2",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In20",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_2_In21_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_2",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In21",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_2_In22_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_2",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In22",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_2_In23_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_2",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In23",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_2_In24_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_2",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In24",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_2_In25_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_2",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In25",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_2_In26_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_2",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In26",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_2_In27_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_2",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In27",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_2_In28_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_2",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In28",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_2_In29_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_2",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In29",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_2_In30_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_2",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In30",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_2_In31_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_2",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In31",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_3_In0_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_3",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In0",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_3_In1_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_3",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In1",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_3_In2_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_3",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In2",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_3_In3_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_3",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In3",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_3_In4_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_3",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In4",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_3_In5_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_3",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In5",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_3_In6_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_3",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In6",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_3_In7_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_3",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In7",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_3_In8_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_3",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In8",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_3_In9_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_3",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In9",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_3_In10_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_3",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In10",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_3_In11_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_3",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In11",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_3_In12_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_3",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In12",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_3_In13_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_3",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In13",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_3_In14_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_3",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In14",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_3_In15_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_3",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In15",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_3_In16_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_3",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In16",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_3_In17_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_3",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In17",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_3_In18_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_3",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In18",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_3_In19_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_3",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In19",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_3_In20_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_3",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In20",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_3_In21_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_3",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In21",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_3_In22_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_3",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In22",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_3_In23_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_3",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In23",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_3_In24_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_3",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In24",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_3_In25_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_3",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In25",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_3_In26_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_3",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In26",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_3_In27_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_3",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In27",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_3_In28_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_3",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In28",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_3_In29_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_3",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In29",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_3_In30_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_3",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In30",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interrupt_concat\/xlconcat_interrupt_3_In31_0",
            "instRef": "interrupt_concat\/xlconcat_interrupt_3",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In31",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "kernel2_clk_clk",
            "mode": "master",
            "instRef": "kernel2_clk",
            "compRef": "sim_clk_gen",
            "typeRef": "clock",
            "interfaceRef": "clk",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "kernel_clk_clk",
            "mode": "master",
            "instRef": "kernel_clk",
            "compRef": "sim_clk_gen",
            "typeRef": "clock",
            "interfaceRef": "clk",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "pfm_clk_2_clk",
            "mode": "master",
            "instRef": "pfm_clk_2",
            "compRef": "sim_clk_gen",
            "typeRef": "clock",
            "interfaceRef": "clk",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "pfm_clk_3_clk",
            "mode": "master",
            "instRef": "pfm_clk_3",
            "compRef": "sim_clk_gen",
            "typeRef": "clock",
            "interfaceRef": "clk",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M02_ACLK",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M02_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M03_ACLK",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M03_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M04_ACLK",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M04_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M05_ACLK",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M05_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M06_ACLK",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M06_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M07_ACLK",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M07_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M08_ACLK",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M08_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M09_ACLK",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M09_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M10_ACLK",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M10_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M11_ACLK",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M11_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M12_ACLK",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M12_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M13_ACLK",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M13_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M14_ACLK",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M14_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M15_ACLK",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M15_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M16_ACLK",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M16_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M17_ACLK",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M17_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M18_ACLK",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M18_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M19_ACLK",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M19_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M20_ACLK",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M20_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M21_ACLK",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M21_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M22_ACLK",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M22_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M23_ACLK",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M23_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M24_ACLK",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M24_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M25_ACLK",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M25_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M26_ACLK",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M26_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M27_ACLK",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M27_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M28_ACLK",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M28_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M29_ACLK",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M29_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M30_ACLK",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M30_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M31_ACLK",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M31_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M01_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M01_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M02_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M02_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M03_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M03_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M04_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M04_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M05_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M05_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M06_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M06_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M07_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M07_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M08_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M08_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M09_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M09_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M10_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M10_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M11_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M11_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M12_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M12_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M13_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M13_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M14_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M14_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M15_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M15_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M16_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M16_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M17_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M17_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M18_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M18_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M19_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M19_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M20_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M20_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M21_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M21_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M22_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M22_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M23_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M23_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M24_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M24_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M25_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M25_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M26_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M26_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M27_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M27_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M28_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M28_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M29_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M29_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M30_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M30_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M31_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M31_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M32_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M32_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M33_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M33_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M34_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M34_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M35_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M35_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M36_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M36_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M37_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M37_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M38_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M38_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M39_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M39_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M40_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M40_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M41_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M41_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M42_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M42_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M43_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M43_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M44_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M44_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M45_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M45_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M46_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M46_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M47_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M47_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M48_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M48_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M49_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M49_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M50_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M50_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M51_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M51_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M52_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M52_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M53_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M53_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M54_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M54_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M55_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M55_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M56_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M56_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M57_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M57_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M58_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M58_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M59_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M59_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M60_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M60_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M61_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M61_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M62_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M62_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M01_ACLK",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M01_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M02_ACLK",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M02_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M03_ACLK",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M03_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M04_ACLK",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M04_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M05_ACLK",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M05_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M06_ACLK",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M06_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M07_ACLK",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M07_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M08_ACLK",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M08_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M09_ACLK",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M09_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M10_ACLK",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M10_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M11_ACLK",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M11_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M12_ACLK",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M12_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M13_ACLK",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M13_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M14_ACLK",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M14_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M15_ACLK",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M15_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M16_ACLK",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M16_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M17_ACLK",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M17_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M18_ACLK",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M18_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M19_ACLK",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M19_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M20_ACLK",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M20_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M21_ACLK",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M21_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M22_ACLK",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M22_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M23_ACLK",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M23_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M24_ACLK",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M24_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M25_ACLK",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M25_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M26_ACLK",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M26_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M27_ACLK",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M27_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M28_ACLK",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M28_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M29_ACLK",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M29_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M30_ACLK",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M30_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M01_ACLK",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M01_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M02_ACLK",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M02_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M03_ACLK",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M03_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M04_ACLK",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M04_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M05_ACLK",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M05_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M06_ACLK",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M06_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M07_ACLK",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M07_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M08_ACLK",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M08_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M09_ACLK",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M09_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M10_ACLK",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M10_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M11_ACLK",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M11_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M12_ACLK",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M12_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M13_ACLK",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M13_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M14_ACLK",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M14_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M15_ACLK",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M15_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M16_ACLK",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M16_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M17_ACLK",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M17_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M18_ACLK",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M18_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M19_ACLK",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M19_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M20_ACLK",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M20_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M21_ACLK",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M21_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M22_ACLK",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M22_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M23_ACLK",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M23_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M24_ACLK",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M24_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M25_ACLK",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M25_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M26_ACLK",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M26_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M27_ACLK",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M27_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M28_ACLK",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M28_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M29_ACLK",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M29_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M30_ACLK",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M30_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "psr_kernel2_clk_0_peripheral_reset",
            "mode": "master",
            "instRef": "psr_kernel2_clk_0",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "kernel2_clk_clk",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "psr_kernel2_clk_0_interconnect_aresetn",
            "mode": "master",
            "instRef": "psr_kernel2_clk_0",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "kernel2_clk_clk",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "psr_kernel2_clk_0_peripheral_aresetn",
            "mode": "master",
            "instRef": "psr_kernel2_clk_0",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "kernel2_clk_clk",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "psr_kernel_clk_0_peripheral_reset",
            "mode": "master",
            "instRef": "psr_kernel_clk_0",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "kernel_clk_clk",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "psr_kernel_clk_0_interconnect_aresetn",
            "mode": "master",
            "instRef": "psr_kernel_clk_0",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "kernel_clk_clk",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "psr_kernel_clk_0_peripheral_aresetn",
            "mode": "master",
            "instRef": "psr_kernel_clk_0",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "kernel_clk_clk",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "psr_pfm_clk_0_2_peripheral_reset",
            "mode": "master",
            "instRef": "psr_pfm_clk_0_2",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "pfm_clk_2_clk",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "psr_pfm_clk_0_2_interconnect_aresetn",
            "mode": "master",
            "instRef": "psr_pfm_clk_0_2",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "pfm_clk_2_clk",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "psr_pfm_clk_0_2_peripheral_aresetn",
            "mode": "master",
            "instRef": "psr_pfm_clk_0_2",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "pfm_clk_2_clk",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "psr_pfm_clk_0_3_peripheral_reset",
            "mode": "master",
            "instRef": "psr_pfm_clk_0_3",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "pfm_clk_3_clk",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "psr_pfm_clk_0_3_interconnect_aresetn",
            "mode": "master",
            "instRef": "psr_pfm_clk_0_3",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "pfm_clk_3_clk",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "psr_pfm_clk_0_3_peripheral_aresetn",
            "mode": "master",
            "instRef": "psr_pfm_clk_0_3",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "pfm_clk_3_clk",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M02_ARESETN",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M02_ARESETN",
            "clockRef": "slr0\/interconnect_axilite_user_0_M02_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M03_ARESETN",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M03_ARESETN",
            "clockRef": "slr0\/interconnect_axilite_user_0_M03_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M04_ARESETN",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M04_ARESETN",
            "clockRef": "slr0\/interconnect_axilite_user_0_M04_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M05_ARESETN",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M05_ARESETN",
            "clockRef": "slr0\/interconnect_axilite_user_0_M05_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M06_ARESETN",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M06_ARESETN",
            "clockRef": "slr0\/interconnect_axilite_user_0_M06_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M07_ARESETN",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M07_ARESETN",
            "clockRef": "slr0\/interconnect_axilite_user_0_M07_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M08_ARESETN",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M08_ARESETN",
            "clockRef": "slr0\/interconnect_axilite_user_0_M08_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M09_ARESETN",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M09_ARESETN",
            "clockRef": "slr0\/interconnect_axilite_user_0_M09_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M10_ARESETN",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M10_ARESETN",
            "clockRef": "slr0\/interconnect_axilite_user_0_M10_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M11_ARESETN",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M11_ARESETN",
            "clockRef": "slr0\/interconnect_axilite_user_0_M11_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M12_ARESETN",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M12_ARESETN",
            "clockRef": "slr0\/interconnect_axilite_user_0_M12_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M13_ARESETN",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M13_ARESETN",
            "clockRef": "slr0\/interconnect_axilite_user_0_M13_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M14_ARESETN",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M14_ARESETN",
            "clockRef": "slr0\/interconnect_axilite_user_0_M14_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M15_ARESETN",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M15_ARESETN",
            "clockRef": "slr0\/interconnect_axilite_user_0_M15_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M16_ARESETN",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M16_ARESETN",
            "clockRef": "slr0\/interconnect_axilite_user_0_M16_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M17_ARESETN",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M17_ARESETN",
            "clockRef": "slr0\/interconnect_axilite_user_0_M17_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M18_ARESETN",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M18_ARESETN",
            "clockRef": "slr0\/interconnect_axilite_user_0_M18_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M19_ARESETN",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M19_ARESETN",
            "clockRef": "slr0\/interconnect_axilite_user_0_M19_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M20_ARESETN",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M20_ARESETN",
            "clockRef": "slr0\/interconnect_axilite_user_0_M20_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M21_ARESETN",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M21_ARESETN",
            "clockRef": "slr0\/interconnect_axilite_user_0_M21_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M22_ARESETN",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M22_ARESETN",
            "clockRef": "slr0\/interconnect_axilite_user_0_M22_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M23_ARESETN",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M23_ARESETN",
            "clockRef": "slr0\/interconnect_axilite_user_0_M23_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M24_ARESETN",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M24_ARESETN",
            "clockRef": "slr0\/interconnect_axilite_user_0_M24_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M25_ARESETN",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M25_ARESETN",
            "clockRef": "slr0\/interconnect_axilite_user_0_M25_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M26_ARESETN",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M26_ARESETN",
            "clockRef": "slr0\/interconnect_axilite_user_0_M26_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M27_ARESETN",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M27_ARESETN",
            "clockRef": "slr0\/interconnect_axilite_user_0_M27_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M28_ARESETN",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M28_ARESETN",
            "clockRef": "slr0\/interconnect_axilite_user_0_M28_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M29_ARESETN",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M29_ARESETN",
            "clockRef": "slr0\/interconnect_axilite_user_0_M29_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M30_ARESETN",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M30_ARESETN",
            "clockRef": "slr0\/interconnect_axilite_user_0_M30_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr0\/interconnect_axilite_user_0_M31_ARESETN",
            "mode": "slave",
            "instRef": "slr0\/interconnect_axilite_user_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M31_ARESETN",
            "clockRef": "slr0\/interconnect_axilite_user_0_M31_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M01_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M01_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M01_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M02_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M02_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M02_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M03_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M03_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M03_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M04_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M04_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M04_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M05_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M05_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M05_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M06_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M06_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M06_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M07_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M07_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M07_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M08_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M08_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M08_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M09_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M09_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M09_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M10_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M10_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M10_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M11_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M11_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M11_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M12_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M12_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M12_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M13_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M13_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M13_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M14_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M14_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M14_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M15_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M15_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M15_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M16_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M16_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M16_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M17_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M17_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M17_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M18_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M18_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M18_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M19_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M19_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M19_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M20_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M20_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M20_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M21_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M21_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M21_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M22_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M22_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M22_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M23_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M23_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M23_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M24_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M24_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M24_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M25_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M25_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M25_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M26_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M26_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M26_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M27_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M27_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M27_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M28_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M28_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M28_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M29_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M29_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M29_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M30_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M30_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M30_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M31_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M31_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M31_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M32_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M32_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M32_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M33_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M33_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M33_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M34_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M34_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M34_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M35_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M35_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M35_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M36_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M36_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M36_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M37_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M37_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M37_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M38_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M38_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M38_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M39_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M39_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M39_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M40_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M40_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M40_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M41_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M41_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M41_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M42_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M42_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M42_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M43_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M43_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M43_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M44_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M44_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M44_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M45_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M45_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M45_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M46_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M46_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M46_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M47_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M47_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M47_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M48_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M48_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M48_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M49_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M49_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M49_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M50_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M50_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M50_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M51_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M51_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M51_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M52_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M52_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M52_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M53_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M53_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M53_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M54_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M54_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M54_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M55_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M55_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M55_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M56_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M56_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M56_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M57_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M57_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M57_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M58_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M58_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M58_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M59_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M59_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M59_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M60_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M60_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M60_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M61_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M61_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M61_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_1_M62_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user_1",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M62_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_1_M62_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M01_ARESETN",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M01_ARESETN",
            "clockRef": "slr2\/interconnect_axilite_user_2_M01_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M02_ARESETN",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M02_ARESETN",
            "clockRef": "slr2\/interconnect_axilite_user_2_M02_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M03_ARESETN",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M03_ARESETN",
            "clockRef": "slr2\/interconnect_axilite_user_2_M03_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M04_ARESETN",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M04_ARESETN",
            "clockRef": "slr2\/interconnect_axilite_user_2_M04_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M05_ARESETN",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M05_ARESETN",
            "clockRef": "slr2\/interconnect_axilite_user_2_M05_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M06_ARESETN",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M06_ARESETN",
            "clockRef": "slr2\/interconnect_axilite_user_2_M06_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M07_ARESETN",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M07_ARESETN",
            "clockRef": "slr2\/interconnect_axilite_user_2_M07_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M08_ARESETN",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M08_ARESETN",
            "clockRef": "slr2\/interconnect_axilite_user_2_M08_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M09_ARESETN",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M09_ARESETN",
            "clockRef": "slr2\/interconnect_axilite_user_2_M09_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M10_ARESETN",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M10_ARESETN",
            "clockRef": "slr2\/interconnect_axilite_user_2_M10_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M11_ARESETN",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M11_ARESETN",
            "clockRef": "slr2\/interconnect_axilite_user_2_M11_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M12_ARESETN",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M12_ARESETN",
            "clockRef": "slr2\/interconnect_axilite_user_2_M12_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M13_ARESETN",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M13_ARESETN",
            "clockRef": "slr2\/interconnect_axilite_user_2_M13_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M14_ARESETN",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M14_ARESETN",
            "clockRef": "slr2\/interconnect_axilite_user_2_M14_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M15_ARESETN",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M15_ARESETN",
            "clockRef": "slr2\/interconnect_axilite_user_2_M15_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M16_ARESETN",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M16_ARESETN",
            "clockRef": "slr2\/interconnect_axilite_user_2_M16_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M17_ARESETN",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M17_ARESETN",
            "clockRef": "slr2\/interconnect_axilite_user_2_M17_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M18_ARESETN",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M18_ARESETN",
            "clockRef": "slr2\/interconnect_axilite_user_2_M18_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M19_ARESETN",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M19_ARESETN",
            "clockRef": "slr2\/interconnect_axilite_user_2_M19_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M20_ARESETN",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M20_ARESETN",
            "clockRef": "slr2\/interconnect_axilite_user_2_M20_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M21_ARESETN",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M21_ARESETN",
            "clockRef": "slr2\/interconnect_axilite_user_2_M21_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M22_ARESETN",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M22_ARESETN",
            "clockRef": "slr2\/interconnect_axilite_user_2_M22_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M23_ARESETN",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M23_ARESETN",
            "clockRef": "slr2\/interconnect_axilite_user_2_M23_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M24_ARESETN",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M24_ARESETN",
            "clockRef": "slr2\/interconnect_axilite_user_2_M24_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M25_ARESETN",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M25_ARESETN",
            "clockRef": "slr2\/interconnect_axilite_user_2_M25_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M26_ARESETN",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M26_ARESETN",
            "clockRef": "slr2\/interconnect_axilite_user_2_M26_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M27_ARESETN",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M27_ARESETN",
            "clockRef": "slr2\/interconnect_axilite_user_2_M27_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M28_ARESETN",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M28_ARESETN",
            "clockRef": "slr2\/interconnect_axilite_user_2_M28_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M29_ARESETN",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M29_ARESETN",
            "clockRef": "slr2\/interconnect_axilite_user_2_M29_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr2\/interconnect_axilite_user_2_M30_ARESETN",
            "mode": "slave",
            "instRef": "slr2\/interconnect_axilite_user_2",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M30_ARESETN",
            "clockRef": "slr2\/interconnect_axilite_user_2_M30_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M01_ARESETN",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M01_ARESETN",
            "clockRef": "slr3\/interconnect_axilite_user_3_M01_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M02_ARESETN",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M02_ARESETN",
            "clockRef": "slr3\/interconnect_axilite_user_3_M02_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M03_ARESETN",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M03_ARESETN",
            "clockRef": "slr3\/interconnect_axilite_user_3_M03_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M04_ARESETN",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M04_ARESETN",
            "clockRef": "slr3\/interconnect_axilite_user_3_M04_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M05_ARESETN",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M05_ARESETN",
            "clockRef": "slr3\/interconnect_axilite_user_3_M05_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M06_ARESETN",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M06_ARESETN",
            "clockRef": "slr3\/interconnect_axilite_user_3_M06_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M07_ARESETN",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M07_ARESETN",
            "clockRef": "slr3\/interconnect_axilite_user_3_M07_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M08_ARESETN",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M08_ARESETN",
            "clockRef": "slr3\/interconnect_axilite_user_3_M08_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M09_ARESETN",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M09_ARESETN",
            "clockRef": "slr3\/interconnect_axilite_user_3_M09_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M10_ARESETN",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M10_ARESETN",
            "clockRef": "slr3\/interconnect_axilite_user_3_M10_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M11_ARESETN",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M11_ARESETN",
            "clockRef": "slr3\/interconnect_axilite_user_3_M11_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M12_ARESETN",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M12_ARESETN",
            "clockRef": "slr3\/interconnect_axilite_user_3_M12_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M13_ARESETN",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M13_ARESETN",
            "clockRef": "slr3\/interconnect_axilite_user_3_M13_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M14_ARESETN",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M14_ARESETN",
            "clockRef": "slr3\/interconnect_axilite_user_3_M14_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M15_ARESETN",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M15_ARESETN",
            "clockRef": "slr3\/interconnect_axilite_user_3_M15_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M16_ARESETN",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M16_ARESETN",
            "clockRef": "slr3\/interconnect_axilite_user_3_M16_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M17_ARESETN",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M17_ARESETN",
            "clockRef": "slr3\/interconnect_axilite_user_3_M17_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M18_ARESETN",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M18_ARESETN",
            "clockRef": "slr3\/interconnect_axilite_user_3_M18_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M19_ARESETN",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M19_ARESETN",
            "clockRef": "slr3\/interconnect_axilite_user_3_M19_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M20_ARESETN",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M20_ARESETN",
            "clockRef": "slr3\/interconnect_axilite_user_3_M20_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M21_ARESETN",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M21_ARESETN",
            "clockRef": "slr3\/interconnect_axilite_user_3_M21_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M22_ARESETN",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M22_ARESETN",
            "clockRef": "slr3\/interconnect_axilite_user_3_M22_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M23_ARESETN",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M23_ARESETN",
            "clockRef": "slr3\/interconnect_axilite_user_3_M23_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M24_ARESETN",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M24_ARESETN",
            "clockRef": "slr3\/interconnect_axilite_user_3_M24_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M25_ARESETN",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M25_ARESETN",
            "clockRef": "slr3\/interconnect_axilite_user_3_M25_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M26_ARESETN",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M26_ARESETN",
            "clockRef": "slr3\/interconnect_axilite_user_3_M26_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M27_ARESETN",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M27_ARESETN",
            "clockRef": "slr3\/interconnect_axilite_user_3_M27_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M28_ARESETN",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M28_ARESETN",
            "clockRef": "slr3\/interconnect_axilite_user_3_M28_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M29_ARESETN",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M29_ARESETN",
            "clockRef": "slr3\/interconnect_axilite_user_3_M29_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr3\/interconnect_axilite_user_3_M30_ARESETN",
            "mode": "slave",
            "instRef": "slr3\/interconnect_axilite_user_3",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M30_ARESETN",
            "clockRef": "slr3\/interconnect_axilite_user_3_M30_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        }
    ]
}

