$date
	Sun Aug 23 21:59:41 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module BancoPruebas $end
$var wire 1 ! selector $end
$var wire 1 " reset_L $end
$var wire 2 # data_out [1:0] $end
$var wire 2 $ data_in1 [1:0] $end
$var wire 2 % data_in0 [1:0] $end
$var wire 1 & clk $end
$scope module mux $end
$var wire 1 ! selector $end
$var wire 1 " reset_L $end
$var wire 2 ' data_in1 [1:0] $end
$var wire 2 ( data_in0 [1:0] $end
$var wire 1 & clk $end
$var reg 2 ) data_out [1:0] $end
$upscope $end
$scope module probador $end
$var wire 2 * data_out [1:0] $end
$var reg 1 & clk $end
$var reg 2 + data_in0 [1:0] $end
$var reg 2 , data_in1 [1:0] $end
$var reg 1 " reset_L $end
$var reg 1 ! selector $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
b0 +
bx *
bx )
b0 (
b0 '
0&
b0 %
b0 $
bx #
0"
0!
$end
#2
b0 #
b0 )
b0 *
1"
1&
#4
0&
#6
b10 $
b10 '
b10 ,
b11 %
b11 (
b11 +
1&
#8
0&
#10
b11 #
b11 )
b11 *
1!
b0 $
b0 '
b0 ,
b1 %
b1 (
b1 +
1&
#12
0&
#14
b10 $
b10 '
b10 ,
b0 %
b0 (
b0 +
b0 #
b0 )
b0 *
1&
#16
0&
#18
b10 #
b10 )
b10 *
0!
b11 $
b11 '
b11 ,
b11 %
b11 (
b11 +
1&
#20
0&
#22
1!
b1 $
b1 '
b1 ,
b0 %
b0 (
b0 +
b11 #
b11 )
b11 *
1&
#24
0&
#26
b1 #
b1 )
b1 *
0!
b0 $
b0 '
b0 ,
b10 %
b10 (
b10 +
1&
#28
0&
#30
1!
b10 #
b10 )
b10 *
1&
#32
0&
#34
b0 #
b0 )
b0 *
1&
