rc file Version 1.0

[Design]
COMPILE_PATH=/home/mobeen/sVerilog/UVM/verif/Conv12x12_env
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
TOP=uvm_custom_install_recording testbench 
OPTION=-ssz -ssv -ssy -ssz -ssv -ssy 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a
