HelpInfo,C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\bin\mbin\assistant
Implementation;Synthesis;RootName:top
Implementation;Synthesis|| CL169 ||@W:Pruning register cmd_4(readtemp)  ||top.srr(102);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/102||ADT7301CTRL.vhd(167);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\ADT7301\ADT7301CTRL.vhd'/linenumber/167
Implementation;Synthesis|| CL271 ||@W:Pruning bits 7 to 4 of dataIN_4(7 downto 0) -- not in use ... ||top.srr(103);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/103||ADT7301CTRL.vhd(167);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\ADT7301\ADT7301CTRL.vhd'/linenumber/167
Implementation;Synthesis|| CL169 ||@W:Pruning register cnt_5(2 downto 0)  ||top.srr(117);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/117||AD7782CTRL.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\AD7782IF\AD7782CTRL.vhd'/linenumber/208
Implementation;Synthesis|| CL271 ||@W:Pruning bits 7 to 4 of dataIN_4(7 downto 0) -- not in use ... ||top.srr(118);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/118||AD7782CTRL.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\AD7782IF\AD7782CTRL.vhd'/linenumber/208
Implementation;Synthesis|| CL271 ||@W:Pruning bits 7 to 4 of dataIN_4(7 downto 0) -- not in use ... ||top.srr(130);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/130||EEPROM93LC66CTRL.vhd(367);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\EEPROM93LC66\EEPROM93LC66CTRL.vhd'/linenumber/367
Implementation;Synthesis|| CD638 ||@W:Signal overflow is undriven ||top.srr(134);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/134||COMPCTRL.vhd(58);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\common\COMPCTRL.vhd'/linenumber/58
Implementation;Synthesis|| CL271 ||@W:Pruning bits 7 to 4 of dataIN_4(7 downto 0) -- not in use ... ||top.srr(138);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/138||COMPCTRL.vhd(81);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\common\COMPCTRL.vhd'/linenumber/81
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit uartout(6) to a constant 0||top.srr(140);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/140||COMPCTRL.vhd(81);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\common\COMPCTRL.vhd'/linenumber/81
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit uartout(2) to a constant 0||top.srr(141);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/141||COMPCTRL.vhd(81);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\common\COMPCTRL.vhd'/linenumber/81
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit uartout(0) to a constant 0||top.srr(142);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/142||COMPCTRL.vhd(81);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\common\COMPCTRL.vhd'/linenumber/81
Implementation;Synthesis|| CL169 ||@W:Pruning register uartout(0)  ||top.srr(143);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/143||COMPCTRL.vhd(81);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\common\COMPCTRL.vhd'/linenumber/81
Implementation;Synthesis|| CL169 ||@W:Pruning register uartout(2)  ||top.srr(144);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/144||COMPCTRL.vhd(81);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\common\COMPCTRL.vhd'/linenumber/81
Implementation;Synthesis|| CL169 ||@W:Pruning register uartout(6)  ||top.srr(145);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/145||COMPCTRL.vhd(81);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\common\COMPCTRL.vhd'/linenumber/81
Implementation;Synthesis|| CL169 ||@W:Pruning register tmp_5  ||top.srr(154);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/154||receiver.vhd(50);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\uart\receiver.vhd'/linenumber/50
Implementation;Synthesis|| MT530 ||@W:Found inferred clock sCLK|GLA_inferred_clock which controls 636 sequential elements including CONNECTOR_0.u1.sff.tmp. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(373);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/373||sync_flipflop.vhd(20);liberoaction://cross_probe/hdl/file/'c:\users\matze\documents\igloo\uart\sync_flipflop.vhd'/linenumber/20
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance CONNECTOR_0.m1.bsyCnt.state[0],  because it is equivalent to instance CONNECTOR_0.m1.bsyCnt.delayOut||top.srr(409);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/409||busycounter.vhd(32);liberoaction://cross_probe/hdl/file/'c:\users\matze\documents\igloo\common\busycounter.vhd'/linenumber/32
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance CONNECTOR_0.m1.uartout_1[7],  because it is equivalent to instance CONNECTOR_0.m1.uartout_1[5]||top.srr(410);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/410||compctrl.vhd(81);liberoaction://cross_probe/hdl/file/'c:\users\matze\documents\igloo\common\compctrl.vhd'/linenumber/81
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance CONNECTOR_0.m1.uartout_1[5],  because it is equivalent to instance CONNECTOR_0.m1.uartout_1[1]||top.srr(411);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/411||compctrl.vhd(81);liberoaction://cross_probe/hdl/file/'c:\users\matze\documents\igloo\common\compctrl.vhd'/linenumber/81
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance CONNECTOR_0.m1.uartout_cl_7[7],  because it is equivalent to instance CONNECTOR_0.m1.uartout_cl_3[7]||top.srr(412);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/412||compctrl.vhd(81);liberoaction://cross_probe/hdl/file/'c:\users\matze\documents\igloo\common\compctrl.vhd'/linenumber/81
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance CONNECTOR_0.m1.uartout_cl_6[7],  because it is equivalent to instance CONNECTOR_0.m1.uartout_cl_5[7]||top.srr(413);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/413||compctrl.vhd(81);liberoaction://cross_probe/hdl/file/'c:\users\matze\documents\igloo\common\compctrl.vhd'/linenumber/81
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance CONNECTOR_0.m1.uartout_cl_5[7],  because it is equivalent to instance CONNECTOR_0.m1.uartout_cl_2[7]||top.srr(414);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/414||compctrl.vhd(81);liberoaction://cross_probe/hdl/file/'c:\users\matze\documents\igloo\common\compctrl.vhd'/linenumber/81
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance CONNECTOR_0.m1.uartout_cl_4[7],  because it is equivalent to instance CONNECTOR_0.m1.uartout_cl_2[7]||top.srr(415);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/415||compctrl.vhd(81);liberoaction://cross_probe/hdl/file/'c:\users\matze\documents\igloo\common\compctrl.vhd'/linenumber/81
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance CONNECTOR_0.m1.uartout_cl_3[7],  because it is equivalent to instance CONNECTOR_0.m1.uartout_cl_1[7]||top.srr(416);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/416||compctrl.vhd(81);liberoaction://cross_probe/hdl/file/'c:\users\matze\documents\igloo\common\compctrl.vhd'/linenumber/81
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance CONNECTOR_0.m1.uartout_cl_2[7],  because it is equivalent to instance CONNECTOR_0.m1.uartout_cl[7]||top.srr(417);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/417||compctrl.vhd(81);liberoaction://cross_probe/hdl/file/'c:\users\matze\documents\igloo\common\compctrl.vhd'/linenumber/81
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance CONNECTOR_0.m1.uartout_1[3],  because it is equivalent to instance CONNECTOR_0.m1.uartout_1[1]||top.srr(418);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/418||compctrl.vhd(81);liberoaction://cross_probe/hdl/file/'c:\users\matze\documents\igloo\common\compctrl.vhd'/linenumber/81
Implementation;Synthesis|| MT420 ||@W:Found inferred clock sCLK|GLA_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:sCLK_0.GLA"||top.srr(667);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/667||null;null
Implementation;Synthesis|| MT320 ||@N: Timing report estimates place and route data. Please look at the place and route timing report for final timing.||top.srr(684);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/684||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints cover only FF-to-FF paths associated with the clock.||top.srr(686);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/686||null;null
Implementation;Synthesis||(null)||Please refer to the log file for details about 26 Warning(s)||top.srr;liberoaction://open_report/file/top.srr||(null);(null)
Implementation;Compile;RootName:top
Implementation;Compile||(null)||Please refer to the log file for details about 6 Warning(s) , 1 Info(s)||top_compile_log.rpt;liberoaction://open_report/file/top_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:top
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||top_placeroute_log.rpt;liberoaction://open_report/file/top_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||top_prgdata_log.rpt;liberoaction://open_report/file/top_prgdata_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:top
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Warning(s)||top_program.log;liberoaction://open_report/file/top_program.log||(null);(null)
