library ieee;
use ieee.std_logic_1164.all;

entity comparador is
port(
A	: in std_logic_vector (15 downto 0);
B	: in std_logic_vector (15 downto 0);
saida	: out std_logic);
end comparador;

architecture comportamento of comparador is
begin

saida <= (not(A(0) xor B(0)));
end architecture;
