<?xml version="1.0"?>
<regs:peripheral xmlns:regs="http://swtools.freescale.net/XSD/registers/4.0/regsPeripheral.xsd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://swtools.freescale.net/XSD/registers/4.0/regsPeripheral.xsd http://swtools.freescale.net/XSD/registers/4.0/regsPeripheral.xsd">
  <register offset="0" width="32" name="DIRECT0" description="Direct access register 0">
    <alias type="CMSIS" value="DIRECT[0]"/>
    <bit_field offset="0" width="32" name="CAU_DIRECT0" access="WO" reset_value="0" description="Direct register 0">
      <alias type="CMSIS" value="CAU_DIRECT_CAU_DIRECT0(x)"/>
    </bit_field>
  </register>
  <register offset="0x4" width="32" name="DIRECT1" description="Direct access register 1">
    <alias type="CMSIS" value="DIRECT[1]"/>
    <bit_field offset="0" width="32" name="CAU_DIRECT1" access="WO" reset_value="0" description="Direct register 1">
      <alias type="CMSIS" value="CAU_DIRECT_CAU_DIRECT1(x)"/>
    </bit_field>
  </register>
  <register offset="0x8" width="32" name="DIRECT2" description="Direct access register 2">
    <alias type="CMSIS" value="DIRECT[2]"/>
    <bit_field offset="0" width="32" name="CAU_DIRECT2" access="WO" reset_value="0" description="Direct register 2">
      <alias type="CMSIS" value="CAU_DIRECT_CAU_DIRECT2(x)"/>
    </bit_field>
  </register>
  <register offset="0xC" width="32" name="DIRECT3" description="Direct access register 3">
    <alias type="CMSIS" value="DIRECT[3]"/>
    <bit_field offset="0" width="32" name="CAU_DIRECT3" access="WO" reset_value="0" description="Direct register 3">
      <alias type="CMSIS" value="CAU_DIRECT_CAU_DIRECT3(x)"/>
    </bit_field>
  </register>
  <register offset="0x10" width="32" name="DIRECT4" description="Direct access register 4">
    <alias type="CMSIS" value="DIRECT[4]"/>
    <bit_field offset="0" width="32" name="CAU_DIRECT4" access="WO" reset_value="0" description="Direct register 4">
      <alias type="CMSIS" value="CAU_DIRECT_CAU_DIRECT4(x)"/>
    </bit_field>
  </register>
  <register offset="0x14" width="32" name="DIRECT5" description="Direct access register 5">
    <alias type="CMSIS" value="DIRECT[5]"/>
    <bit_field offset="0" width="32" name="CAU_DIRECT5" access="WO" reset_value="0" description="Direct register 5">
      <alias type="CMSIS" value="CAU_DIRECT_CAU_DIRECT5(x)"/>
    </bit_field>
  </register>
  <register offset="0x18" width="32" name="DIRECT6" description="Direct access register 6">
    <alias type="CMSIS" value="DIRECT[6]"/>
    <bit_field offset="0" width="32" name="CAU_DIRECT6" access="WO" reset_value="0" description="Direct register 6">
      <alias type="CMSIS" value="CAU_DIRECT_CAU_DIRECT6(x)"/>
    </bit_field>
  </register>
  <register offset="0x1C" width="32" name="DIRECT7" description="Direct access register 7">
    <alias type="CMSIS" value="DIRECT[7]"/>
    <bit_field offset="0" width="32" name="CAU_DIRECT7" access="WO" reset_value="0" description="Direct register 7">
      <alias type="CMSIS" value="CAU_DIRECT_CAU_DIRECT7(x)"/>
    </bit_field>
  </register>
  <register offset="0x20" width="32" name="DIRECT8" description="Direct access register 8">
    <alias type="CMSIS" value="DIRECT[8]"/>
    <bit_field offset="0" width="32" name="CAU_DIRECT8" access="WO" reset_value="0" description="Direct register 8">
      <alias type="CMSIS" value="CAU_DIRECT_CAU_DIRECT8(x)"/>
    </bit_field>
  </register>
  <register offset="0x24" width="32" name="DIRECT9" description="Direct access register 9">
    <alias type="CMSIS" value="DIRECT[9]"/>
    <bit_field offset="0" width="32" name="CAU_DIRECT9" access="WO" reset_value="0" description="Direct register 9">
      <alias type="CMSIS" value="CAU_DIRECT_CAU_DIRECT9(x)"/>
    </bit_field>
  </register>
  <register offset="0x28" width="32" name="DIRECT10" description="Direct access register 10">
    <alias type="CMSIS" value="DIRECT[10]"/>
    <bit_field offset="0" width="32" name="CAU_DIRECT10" access="WO" reset_value="0" description="Direct register 10">
      <alias type="CMSIS" value="CAU_DIRECT_CAU_DIRECT10(x)"/>
    </bit_field>
  </register>
  <register offset="0x2C" width="32" name="DIRECT11" description="Direct access register 11">
    <alias type="CMSIS" value="DIRECT[11]"/>
    <bit_field offset="0" width="32" name="CAU_DIRECT11" access="WO" reset_value="0" description="Direct register 11">
      <alias type="CMSIS" value="CAU_DIRECT_CAU_DIRECT11(x)"/>
    </bit_field>
  </register>
  <register offset="0x30" width="32" name="DIRECT12" description="Direct access register 12">
    <alias type="CMSIS" value="DIRECT[12]"/>
    <bit_field offset="0" width="32" name="CAU_DIRECT12" access="WO" reset_value="0" description="Direct register 12">
      <alias type="CMSIS" value="CAU_DIRECT_CAU_DIRECT12(x)"/>
    </bit_field>
  </register>
  <register offset="0x34" width="32" name="DIRECT13" description="Direct access register 13">
    <alias type="CMSIS" value="DIRECT[13]"/>
    <bit_field offset="0" width="32" name="CAU_DIRECT13" access="WO" reset_value="0" description="Direct register 13">
      <alias type="CMSIS" value="CAU_DIRECT_CAU_DIRECT13(x)"/>
    </bit_field>
  </register>
  <register offset="0x38" width="32" name="DIRECT14" description="Direct access register 14">
    <alias type="CMSIS" value="DIRECT[14]"/>
    <bit_field offset="0" width="32" name="CAU_DIRECT14" access="WO" reset_value="0" description="Direct register 14">
      <alias type="CMSIS" value="CAU_DIRECT_CAU_DIRECT14(x)"/>
    </bit_field>
  </register>
  <register offset="0x3C" width="32" name="DIRECT15" description="Direct access register 15">
    <alias type="CMSIS" value="DIRECT[15]"/>
    <bit_field offset="0" width="32" name="CAU_DIRECT15" access="WO" reset_value="0" description="Direct register 15">
      <alias type="CMSIS" value="CAU_DIRECT_CAU_DIRECT15(x)"/>
    </bit_field>
  </register>
  <register offset="0x840" width="32" name="LDR_CASR" description="Status register - Load Register command">
    <alias type="CMSIS" value="LDR_CASR"/>
    <bit_field offset="0" width="1" name="IC" access="WO" reset_value="0" description="">
      <alias type="CMSIS" value="CAU_LDR_CASR_IC(x)"/>
      <bit_field_value name="LDR_CASR_IC_0b0" value="0b0" description="No illegal commands issued"/>
      <bit_field_value name="LDR_CASR_IC_0b1" value="0b1" description="Illegal command issued"/>
    </bit_field>
    <bit_field offset="1" width="1" name="DPE" access="WO" reset_value="0" description="">
      <alias type="CMSIS" value="CAU_LDR_CASR_DPE(x)"/>
      <bit_field_value name="LDR_CASR_DPE_0b0" value="0b0" description="No error detected"/>
      <bit_field_value name="LDR_CASR_DPE_0b1" value="0b1" description="DES key parity error detected"/>
    </bit_field>
    <reserved_bit_field offset="2" width="26" reset_value="0"/>
    <bit_field offset="28" width="4" name="VER" access="WO" reset_value="0x2" description="CAU version">
      <alias type="CMSIS" value="CAU_LDR_CASR_VER(x)"/>
      <bit_field_value name="LDR_CASR_VER_0b0001" value="0b0001" description="Initial CAU version"/>
      <bit_field_value name="LDR_CASR_VER_0b0010" value="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)"/>
    </bit_field>
  </register>
  <register offset="0x844" width="32" name="LDR_CAA" description="Accumulator register - Load Register command">
    <alias type="CMSIS" value="LDR_CAA"/>
    <bit_field offset="0" width="32" name="ACC" access="WO" reset_value="0" description="ACC">
      <alias type="CMSIS" value="CAU_LDR_CAA_ACC(x)"/>
    </bit_field>
  </register>
  <register offset="0x848" width="32" name="LDR_CA0" description="General Purpose Register 0 - Load Register command">
    <alias type="CMSIS" value="LDR_CA[0]"/>
    <bit_field offset="0" width="32" name="CA0" access="WO" reset_value="0" description="CA0">
      <alias type="CMSIS" value="CAU_LDR_CA_CA0(x)"/>
    </bit_field>
  </register>
  <register offset="0x84C" width="32" name="LDR_CA1" description="General Purpose Register 1 - Load Register command">
    <alias type="CMSIS" value="LDR_CA[1]"/>
    <bit_field offset="0" width="32" name="CA1" access="WO" reset_value="0" description="CA1">
      <alias type="CMSIS" value="CAU_LDR_CA_CA1(x)"/>
    </bit_field>
  </register>
  <register offset="0x850" width="32" name="LDR_CA2" description="General Purpose Register 2 - Load Register command">
    <alias type="CMSIS" value="LDR_CA[2]"/>
    <bit_field offset="0" width="32" name="CA2" access="WO" reset_value="0" description="CA2">
      <alias type="CMSIS" value="CAU_LDR_CA_CA2(x)"/>
    </bit_field>
  </register>
  <register offset="0x854" width="32" name="LDR_CA3" description="General Purpose Register 3 - Load Register command">
    <alias type="CMSIS" value="LDR_CA[3]"/>
    <bit_field offset="0" width="32" name="CA3" access="WO" reset_value="0" description="CA3">
      <alias type="CMSIS" value="CAU_LDR_CA_CA3(x)"/>
    </bit_field>
  </register>
  <register offset="0x858" width="32" name="LDR_CA4" description="General Purpose Register 4 - Load Register command">
    <alias type="CMSIS" value="LDR_CA[4]"/>
    <bit_field offset="0" width="32" name="CA4" access="WO" reset_value="0" description="CA4">
      <alias type="CMSIS" value="CAU_LDR_CA_CA4(x)"/>
    </bit_field>
  </register>
  <register offset="0x85C" width="32" name="LDR_CA5" description="General Purpose Register 5 - Load Register command">
    <alias type="CMSIS" value="LDR_CA[5]"/>
    <bit_field offset="0" width="32" name="CA5" access="WO" reset_value="0" description="CA5">
      <alias type="CMSIS" value="CAU_LDR_CA_CA5(x)"/>
    </bit_field>
  </register>
  <register offset="0x860" width="32" name="LDR_CA6" description="General Purpose Register 6 - Load Register command">
    <alias type="CMSIS" value="LDR_CA[6]"/>
    <bit_field offset="0" width="32" name="CA6" access="WO" reset_value="0" description="CA6">
      <alias type="CMSIS" value="CAU_LDR_CA_CA6(x)"/>
    </bit_field>
  </register>
  <register offset="0x864" width="32" name="LDR_CA7" description="General Purpose Register 7 - Load Register command">
    <alias type="CMSIS" value="LDR_CA[7]"/>
    <bit_field offset="0" width="32" name="CA7" access="WO" reset_value="0" description="CA7">
      <alias type="CMSIS" value="CAU_LDR_CA_CA7(x)"/>
    </bit_field>
  </register>
  <register offset="0x868" width="32" name="LDR_CA8" description="General Purpose Register 8 - Load Register command">
    <alias type="CMSIS" value="LDR_CA[8]"/>
    <bit_field offset="0" width="32" name="CA8" access="WO" reset_value="0" description="CA8">
      <alias type="CMSIS" value="CAU_LDR_CA_CA8(x)"/>
    </bit_field>
  </register>
  <register offset="0x880" width="32" name="STR_CASR" description="Status register - Store Register command">
    <alias type="CMSIS" value="STR_CASR"/>
    <bit_field offset="0" width="1" name="IC" access="RO" reset_value="0" description="">
      <alias type="CMSIS" value="CAU_STR_CASR_IC(x)"/>
      <bit_field_value name="STR_CASR_IC_0b0" value="0b0" description="No illegal commands issued"/>
      <bit_field_value name="STR_CASR_IC_0b1" value="0b1" description="Illegal command issued"/>
    </bit_field>
    <bit_field offset="1" width="1" name="DPE" access="RO" reset_value="0" description="">
      <alias type="CMSIS" value="CAU_STR_CASR_DPE(x)"/>
      <bit_field_value name="STR_CASR_DPE_0b0" value="0b0" description="No error detected"/>
      <bit_field_value name="STR_CASR_DPE_0b1" value="0b1" description="DES key parity error detected"/>
    </bit_field>
    <reserved_bit_field offset="2" width="26" reset_value="0"/>
    <bit_field offset="28" width="4" name="VER" access="RO" reset_value="0x2" description="CAU version">
      <alias type="CMSIS" value="CAU_STR_CASR_VER(x)"/>
      <bit_field_value name="STR_CASR_VER_0b0001" value="0b0001" description="Initial CAU version"/>
      <bit_field_value name="STR_CASR_VER_0b0010" value="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)"/>
    </bit_field>
  </register>
  <register offset="0x884" width="32" name="STR_CAA" description="Accumulator register - Store Register command">
    <alias type="CMSIS" value="STR_CAA"/>
    <bit_field offset="0" width="32" name="ACC" access="RO" reset_value="0" description="ACC">
      <alias type="CMSIS" value="CAU_STR_CAA_ACC(x)"/>
    </bit_field>
  </register>
  <register offset="0x888" width="32" name="STR_CA0" description="General Purpose Register 0 - Store Register command">
    <alias type="CMSIS" value="STR_CA[0]"/>
    <bit_field offset="0" width="32" name="CA0" access="RO" reset_value="0" description="CA0">
      <alias type="CMSIS" value="CAU_STR_CA_CA0(x)"/>
    </bit_field>
  </register>
  <register offset="0x88C" width="32" name="STR_CA1" description="General Purpose Register 1 - Store Register command">
    <alias type="CMSIS" value="STR_CA[1]"/>
    <bit_field offset="0" width="32" name="CA1" access="RO" reset_value="0" description="CA1">
      <alias type="CMSIS" value="CAU_STR_CA_CA1(x)"/>
    </bit_field>
  </register>
  <register offset="0x890" width="32" name="STR_CA2" description="General Purpose Register 2 - Store Register command">
    <alias type="CMSIS" value="STR_CA[2]"/>
    <bit_field offset="0" width="32" name="CA2" access="RO" reset_value="0" description="CA2">
      <alias type="CMSIS" value="CAU_STR_CA_CA2(x)"/>
    </bit_field>
  </register>
  <register offset="0x894" width="32" name="STR_CA3" description="General Purpose Register 3 - Store Register command">
    <alias type="CMSIS" value="STR_CA[3]"/>
    <bit_field offset="0" width="32" name="CA3" access="RO" reset_value="0" description="CA3">
      <alias type="CMSIS" value="CAU_STR_CA_CA3(x)"/>
    </bit_field>
  </register>
  <register offset="0x898" width="32" name="STR_CA4" description="General Purpose Register 4 - Store Register command">
    <alias type="CMSIS" value="STR_CA[4]"/>
    <bit_field offset="0" width="32" name="CA4" access="RO" reset_value="0" description="CA4">
      <alias type="CMSIS" value="CAU_STR_CA_CA4(x)"/>
    </bit_field>
  </register>
  <register offset="0x89C" width="32" name="STR_CA5" description="General Purpose Register 5 - Store Register command">
    <alias type="CMSIS" value="STR_CA[5]"/>
    <bit_field offset="0" width="32" name="CA5" access="RO" reset_value="0" description="CA5">
      <alias type="CMSIS" value="CAU_STR_CA_CA5(x)"/>
    </bit_field>
  </register>
  <register offset="0x8A0" width="32" name="STR_CA6" description="General Purpose Register 6 - Store Register command">
    <alias type="CMSIS" value="STR_CA[6]"/>
    <bit_field offset="0" width="32" name="CA6" access="RO" reset_value="0" description="CA6">
      <alias type="CMSIS" value="CAU_STR_CA_CA6(x)"/>
    </bit_field>
  </register>
  <register offset="0x8A4" width="32" name="STR_CA7" description="General Purpose Register 7 - Store Register command">
    <alias type="CMSIS" value="STR_CA[7]"/>
    <bit_field offset="0" width="32" name="CA7" access="RO" reset_value="0" description="CA7">
      <alias type="CMSIS" value="CAU_STR_CA_CA7(x)"/>
    </bit_field>
  </register>
  <register offset="0x8A8" width="32" name="STR_CA8" description="General Purpose Register 8 - Store Register command">
    <alias type="CMSIS" value="STR_CA[8]"/>
    <bit_field offset="0" width="32" name="CA8" access="RO" reset_value="0" description="CA8">
      <alias type="CMSIS" value="CAU_STR_CA_CA8(x)"/>
    </bit_field>
  </register>
  <register offset="0x8C0" width="32" name="ADR_CASR" description="Status register - Add Register command">
    <alias type="CMSIS" value="ADR_CASR"/>
    <bit_field offset="0" width="1" name="IC" access="WO" reset_value="0" description="">
      <alias type="CMSIS" value="CAU_ADR_CASR_IC(x)"/>
      <bit_field_value name="ADR_CASR_IC_0b0" value="0b0" description="No illegal commands issued"/>
      <bit_field_value name="ADR_CASR_IC_0b1" value="0b1" description="Illegal command issued"/>
    </bit_field>
    <bit_field offset="1" width="1" name="DPE" access="WO" reset_value="0" description="">
      <alias type="CMSIS" value="CAU_ADR_CASR_DPE(x)"/>
      <bit_field_value name="ADR_CASR_DPE_0b0" value="0b0" description="No error detected"/>
      <bit_field_value name="ADR_CASR_DPE_0b1" value="0b1" description="DES key parity error detected"/>
    </bit_field>
    <reserved_bit_field offset="2" width="26" reset_value="0"/>
    <bit_field offset="28" width="4" name="VER" access="WO" reset_value="0x2" description="CAU version">
      <alias type="CMSIS" value="CAU_ADR_CASR_VER(x)"/>
      <bit_field_value name="ADR_CASR_VER_0b0001" value="0b0001" description="Initial CAU version"/>
      <bit_field_value name="ADR_CASR_VER_0b0010" value="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)"/>
    </bit_field>
  </register>
  <register offset="0x8C4" width="32" name="ADR_CAA" description="Accumulator register - Add to register command">
    <alias type="CMSIS" value="ADR_CAA"/>
    <bit_field offset="0" width="32" name="ACC" access="WO" reset_value="0" description="ACC">
      <alias type="CMSIS" value="CAU_ADR_CAA_ACC(x)"/>
    </bit_field>
  </register>
  <register offset="0x8C8" width="32" name="ADR_CA0" description="General Purpose Register 0 - Add to register command">
    <alias type="CMSIS" value="ADR_CA[0]"/>
    <bit_field offset="0" width="32" name="CA0" access="WO" reset_value="0" description="CA0">
      <alias type="CMSIS" value="CAU_ADR_CA_CA0(x)"/>
    </bit_field>
  </register>
  <register offset="0x8CC" width="32" name="ADR_CA1" description="General Purpose Register 1 - Add to register command">
    <alias type="CMSIS" value="ADR_CA[1]"/>
    <bit_field offset="0" width="32" name="CA1" access="WO" reset_value="0" description="CA1">
      <alias type="CMSIS" value="CAU_ADR_CA_CA1(x)"/>
    </bit_field>
  </register>
  <register offset="0x8D0" width="32" name="ADR_CA2" description="General Purpose Register 2 - Add to register command">
    <alias type="CMSIS" value="ADR_CA[2]"/>
    <bit_field offset="0" width="32" name="CA2" access="WO" reset_value="0" description="CA2">
      <alias type="CMSIS" value="CAU_ADR_CA_CA2(x)"/>
    </bit_field>
  </register>
  <register offset="0x8D4" width="32" name="ADR_CA3" description="General Purpose Register 3 - Add to register command">
    <alias type="CMSIS" value="ADR_CA[3]"/>
    <bit_field offset="0" width="32" name="CA3" access="WO" reset_value="0" description="CA3">
      <alias type="CMSIS" value="CAU_ADR_CA_CA3(x)"/>
    </bit_field>
  </register>
  <register offset="0x8D8" width="32" name="ADR_CA4" description="General Purpose Register 4 - Add to register command">
    <alias type="CMSIS" value="ADR_CA[4]"/>
    <bit_field offset="0" width="32" name="CA4" access="WO" reset_value="0" description="CA4">
      <alias type="CMSIS" value="CAU_ADR_CA_CA4(x)"/>
    </bit_field>
  </register>
  <register offset="0x8DC" width="32" name="ADR_CA5" description="General Purpose Register 5 - Add to register command">
    <alias type="CMSIS" value="ADR_CA[5]"/>
    <bit_field offset="0" width="32" name="CA5" access="WO" reset_value="0" description="CA5">
      <alias type="CMSIS" value="CAU_ADR_CA_CA5(x)"/>
    </bit_field>
  </register>
  <register offset="0x8E0" width="32" name="ADR_CA6" description="General Purpose Register 6 - Add to register command">
    <alias type="CMSIS" value="ADR_CA[6]"/>
    <bit_field offset="0" width="32" name="CA6" access="WO" reset_value="0" description="CA6">
      <alias type="CMSIS" value="CAU_ADR_CA_CA6(x)"/>
    </bit_field>
  </register>
  <register offset="0x8E4" width="32" name="ADR_CA7" description="General Purpose Register 7 - Add to register command">
    <alias type="CMSIS" value="ADR_CA[7]"/>
    <bit_field offset="0" width="32" name="CA7" access="WO" reset_value="0" description="CA7">
      <alias type="CMSIS" value="CAU_ADR_CA_CA7(x)"/>
    </bit_field>
  </register>
  <register offset="0x8E8" width="32" name="ADR_CA8" description="General Purpose Register 8 - Add to register command">
    <alias type="CMSIS" value="ADR_CA[8]"/>
    <bit_field offset="0" width="32" name="CA8" access="WO" reset_value="0" description="CA8">
      <alias type="CMSIS" value="CAU_ADR_CA_CA8(x)"/>
    </bit_field>
  </register>
  <register offset="0x900" width="32" name="RADR_CASR" description="Status register - Reverse and Add to Register command">
    <alias type="CMSIS" value="RADR_CASR"/>
    <bit_field offset="0" width="1" name="IC" access="WO" reset_value="0" description="">
      <alias type="CMSIS" value="CAU_RADR_CASR_IC(x)"/>
      <bit_field_value name="RADR_CASR_IC_0b0" value="0b0" description="No illegal commands issued"/>
      <bit_field_value name="RADR_CASR_IC_0b1" value="0b1" description="Illegal command issued"/>
    </bit_field>
    <bit_field offset="1" width="1" name="DPE" access="WO" reset_value="0" description="">
      <alias type="CMSIS" value="CAU_RADR_CASR_DPE(x)"/>
      <bit_field_value name="RADR_CASR_DPE_0b0" value="0b0" description="No error detected"/>
      <bit_field_value name="RADR_CASR_DPE_0b1" value="0b1" description="DES key parity error detected"/>
    </bit_field>
    <reserved_bit_field offset="2" width="26" reset_value="0"/>
    <bit_field offset="28" width="4" name="VER" access="WO" reset_value="0x2" description="CAU version">
      <alias type="CMSIS" value="CAU_RADR_CASR_VER(x)"/>
      <bit_field_value name="RADR_CASR_VER_0b0001" value="0b0001" description="Initial CAU version"/>
      <bit_field_value name="RADR_CASR_VER_0b0010" value="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)"/>
    </bit_field>
  </register>
  <register offset="0x904" width="32" name="RADR_CAA" description="Accumulator register - Reverse and Add to Register command">
    <alias type="CMSIS" value="RADR_CAA"/>
    <bit_field offset="0" width="32" name="ACC" access="WO" reset_value="0" description="ACC">
      <alias type="CMSIS" value="CAU_RADR_CAA_ACC(x)"/>
    </bit_field>
  </register>
  <register offset="0x908" width="32" name="RADR_CA0" description="General Purpose Register 0 - Reverse and Add to Register command">
    <alias type="CMSIS" value="RADR_CA[0]"/>
    <bit_field offset="0" width="32" name="CA0" access="WO" reset_value="0" description="CA0">
      <alias type="CMSIS" value="CAU_RADR_CA_CA0(x)"/>
    </bit_field>
  </register>
  <register offset="0x90C" width="32" name="RADR_CA1" description="General Purpose Register 1 - Reverse and Add to Register command">
    <alias type="CMSIS" value="RADR_CA[1]"/>
    <bit_field offset="0" width="32" name="CA1" access="WO" reset_value="0" description="CA1">
      <alias type="CMSIS" value="CAU_RADR_CA_CA1(x)"/>
    </bit_field>
  </register>
  <register offset="0x910" width="32" name="RADR_CA2" description="General Purpose Register 2 - Reverse and Add to Register command">
    <alias type="CMSIS" value="RADR_CA[2]"/>
    <bit_field offset="0" width="32" name="CA2" access="WO" reset_value="0" description="CA2">
      <alias type="CMSIS" value="CAU_RADR_CA_CA2(x)"/>
    </bit_field>
  </register>
  <register offset="0x914" width="32" name="RADR_CA3" description="General Purpose Register 3 - Reverse and Add to Register command">
    <alias type="CMSIS" value="RADR_CA[3]"/>
    <bit_field offset="0" width="32" name="CA3" access="WO" reset_value="0" description="CA3">
      <alias type="CMSIS" value="CAU_RADR_CA_CA3(x)"/>
    </bit_field>
  </register>
  <register offset="0x918" width="32" name="RADR_CA4" description="General Purpose Register 4 - Reverse and Add to Register command">
    <alias type="CMSIS" value="RADR_CA[4]"/>
    <bit_field offset="0" width="32" name="CA4" access="WO" reset_value="0" description="CA4">
      <alias type="CMSIS" value="CAU_RADR_CA_CA4(x)"/>
    </bit_field>
  </register>
  <register offset="0x91C" width="32" name="RADR_CA5" description="General Purpose Register 5 - Reverse and Add to Register command">
    <alias type="CMSIS" value="RADR_CA[5]"/>
    <bit_field offset="0" width="32" name="CA5" access="WO" reset_value="0" description="CA5">
      <alias type="CMSIS" value="CAU_RADR_CA_CA5(x)"/>
    </bit_field>
  </register>
  <register offset="0x920" width="32" name="RADR_CA6" description="General Purpose Register 6 - Reverse and Add to Register command">
    <alias type="CMSIS" value="RADR_CA[6]"/>
    <bit_field offset="0" width="32" name="CA6" access="WO" reset_value="0" description="CA6">
      <alias type="CMSIS" value="CAU_RADR_CA_CA6(x)"/>
    </bit_field>
  </register>
  <register offset="0x924" width="32" name="RADR_CA7" description="General Purpose Register 7 - Reverse and Add to Register command">
    <alias type="CMSIS" value="RADR_CA[7]"/>
    <bit_field offset="0" width="32" name="CA7" access="WO" reset_value="0" description="CA7">
      <alias type="CMSIS" value="CAU_RADR_CA_CA7(x)"/>
    </bit_field>
  </register>
  <register offset="0x928" width="32" name="RADR_CA8" description="General Purpose Register 8 - Reverse and Add to Register command">
    <alias type="CMSIS" value="RADR_CA[8]"/>
    <bit_field offset="0" width="32" name="CA8" access="WO" reset_value="0" description="CA8">
      <alias type="CMSIS" value="CAU_RADR_CA_CA8(x)"/>
    </bit_field>
  </register>
  <register offset="0x980" width="32" name="XOR_CASR" description="Status register - Exclusive Or command">
    <alias type="CMSIS" value="XOR_CASR"/>
    <bit_field offset="0" width="1" name="IC" access="WO" reset_value="0" description="">
      <alias type="CMSIS" value="CAU_XOR_CASR_IC(x)"/>
      <bit_field_value name="XOR_CASR_IC_0b0" value="0b0" description="No illegal commands issued"/>
      <bit_field_value name="XOR_CASR_IC_0b1" value="0b1" description="Illegal command issued"/>
    </bit_field>
    <bit_field offset="1" width="1" name="DPE" access="WO" reset_value="0" description="">
      <alias type="CMSIS" value="CAU_XOR_CASR_DPE(x)"/>
      <bit_field_value name="XOR_CASR_DPE_0b0" value="0b0" description="No error detected"/>
      <bit_field_value name="XOR_CASR_DPE_0b1" value="0b1" description="DES key parity error detected"/>
    </bit_field>
    <reserved_bit_field offset="2" width="26" reset_value="0"/>
    <bit_field offset="28" width="4" name="VER" access="WO" reset_value="0x2" description="CAU version">
      <alias type="CMSIS" value="CAU_XOR_CASR_VER(x)"/>
      <bit_field_value name="XOR_CASR_VER_0b0001" value="0b0001" description="Initial CAU version"/>
      <bit_field_value name="XOR_CASR_VER_0b0010" value="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)"/>
    </bit_field>
  </register>
  <register offset="0x984" width="32" name="XOR_CAA" description="Accumulator register - Exclusive Or command">
    <alias type="CMSIS" value="XOR_CAA"/>
    <bit_field offset="0" width="32" name="ACC" access="WO" reset_value="0" description="ACC">
      <alias type="CMSIS" value="CAU_XOR_CAA_ACC(x)"/>
    </bit_field>
  </register>
  <register offset="0x988" width="32" name="XOR_CA0" description="General Purpose Register 0 - Exclusive Or command">
    <alias type="CMSIS" value="XOR_CA[0]"/>
    <bit_field offset="0" width="32" name="CA0" access="WO" reset_value="0" description="CA0">
      <alias type="CMSIS" value="CAU_XOR_CA_CA0(x)"/>
    </bit_field>
  </register>
  <register offset="0x98C" width="32" name="XOR_CA1" description="General Purpose Register 1 - Exclusive Or command">
    <alias type="CMSIS" value="XOR_CA[1]"/>
    <bit_field offset="0" width="32" name="CA1" access="WO" reset_value="0" description="CA1">
      <alias type="CMSIS" value="CAU_XOR_CA_CA1(x)"/>
    </bit_field>
  </register>
  <register offset="0x990" width="32" name="XOR_CA2" description="General Purpose Register 2 - Exclusive Or command">
    <alias type="CMSIS" value="XOR_CA[2]"/>
    <bit_field offset="0" width="32" name="CA2" access="WO" reset_value="0" description="CA2">
      <alias type="CMSIS" value="CAU_XOR_CA_CA2(x)"/>
    </bit_field>
  </register>
  <register offset="0x994" width="32" name="XOR_CA3" description="General Purpose Register 3 - Exclusive Or command">
    <alias type="CMSIS" value="XOR_CA[3]"/>
    <bit_field offset="0" width="32" name="CA3" access="WO" reset_value="0" description="CA3">
      <alias type="CMSIS" value="CAU_XOR_CA_CA3(x)"/>
    </bit_field>
  </register>
  <register offset="0x998" width="32" name="XOR_CA4" description="General Purpose Register 4 - Exclusive Or command">
    <alias type="CMSIS" value="XOR_CA[4]"/>
    <bit_field offset="0" width="32" name="CA4" access="WO" reset_value="0" description="CA4">
      <alias type="CMSIS" value="CAU_XOR_CA_CA4(x)"/>
    </bit_field>
  </register>
  <register offset="0x99C" width="32" name="XOR_CA5" description="General Purpose Register 5 - Exclusive Or command">
    <alias type="CMSIS" value="XOR_CA[5]"/>
    <bit_field offset="0" width="32" name="CA5" access="WO" reset_value="0" description="CA5">
      <alias type="CMSIS" value="CAU_XOR_CA_CA5(x)"/>
    </bit_field>
  </register>
  <register offset="0x9A0" width="32" name="XOR_CA6" description="General Purpose Register 6 - Exclusive Or command">
    <alias type="CMSIS" value="XOR_CA[6]"/>
    <bit_field offset="0" width="32" name="CA6" access="WO" reset_value="0" description="CA6">
      <alias type="CMSIS" value="CAU_XOR_CA_CA6(x)"/>
    </bit_field>
  </register>
  <register offset="0x9A4" width="32" name="XOR_CA7" description="General Purpose Register 7 - Exclusive Or command">
    <alias type="CMSIS" value="XOR_CA[7]"/>
    <bit_field offset="0" width="32" name="CA7" access="WO" reset_value="0" description="CA7">
      <alias type="CMSIS" value="CAU_XOR_CA_CA7(x)"/>
    </bit_field>
  </register>
  <register offset="0x9A8" width="32" name="XOR_CA8" description="General Purpose Register 8 - Exclusive Or command">
    <alias type="CMSIS" value="XOR_CA[8]"/>
    <bit_field offset="0" width="32" name="CA8" access="WO" reset_value="0" description="CA8">
      <alias type="CMSIS" value="CAU_XOR_CA_CA8(x)"/>
    </bit_field>
  </register>
  <register offset="0x9C0" width="32" name="ROTL_CASR" description="Status register - Rotate Left command">
    <alias type="CMSIS" value="ROTL_CASR"/>
    <bit_field offset="0" width="1" name="IC" access="WO" reset_value="0" description="">
      <alias type="CMSIS" value="CAU_ROTL_CASR_IC(x)"/>
      <bit_field_value name="ROTL_CASR_IC_0b0" value="0b0" description="No illegal commands issued"/>
      <bit_field_value name="ROTL_CASR_IC_0b1" value="0b1" description="Illegal command issued"/>
    </bit_field>
    <bit_field offset="1" width="1" name="DPE" access="WO" reset_value="0" description="">
      <alias type="CMSIS" value="CAU_ROTL_CASR_DPE(x)"/>
      <bit_field_value name="ROTL_CASR_DPE_0b0" value="0b0" description="No error detected"/>
      <bit_field_value name="ROTL_CASR_DPE_0b1" value="0b1" description="DES key parity error detected"/>
    </bit_field>
    <reserved_bit_field offset="2" width="26" reset_value="0"/>
    <bit_field offset="28" width="4" name="VER" access="WO" reset_value="0x2" description="CAU version">
      <alias type="CMSIS" value="CAU_ROTL_CASR_VER(x)"/>
      <bit_field_value name="ROTL_CASR_VER_0b0001" value="0b0001" description="Initial CAU version"/>
      <bit_field_value name="ROTL_CASR_VER_0b0010" value="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)"/>
    </bit_field>
  </register>
  <register offset="0x9C4" width="32" name="ROTL_CAA" description="Accumulator register - Rotate Left command">
    <alias type="CMSIS" value="ROTL_CAA"/>
    <bit_field offset="0" width="32" name="ACC" access="WO" reset_value="0" description="ACC">
      <alias type="CMSIS" value="CAU_ROTL_CAA_ACC(x)"/>
    </bit_field>
  </register>
  <register offset="0x9C8" width="32" name="ROTL_CA0" description="General Purpose Register 0 - Rotate Left command">
    <alias type="CMSIS" value="ROTL_CA[0]"/>
    <bit_field offset="0" width="32" name="CA0" access="WO" reset_value="0" description="CA0">
      <alias type="CMSIS" value="CAU_ROTL_CA_CA0(x)"/>
    </bit_field>
  </register>
  <register offset="0x9CC" width="32" name="ROTL_CA1" description="General Purpose Register 1 - Rotate Left command">
    <alias type="CMSIS" value="ROTL_CA[1]"/>
    <bit_field offset="0" width="32" name="CA1" access="WO" reset_value="0" description="CA1">
      <alias type="CMSIS" value="CAU_ROTL_CA_CA1(x)"/>
    </bit_field>
  </register>
  <register offset="0x9D0" width="32" name="ROTL_CA2" description="General Purpose Register 2 - Rotate Left command">
    <alias type="CMSIS" value="ROTL_CA[2]"/>
    <bit_field offset="0" width="32" name="CA2" access="WO" reset_value="0" description="CA2">
      <alias type="CMSIS" value="CAU_ROTL_CA_CA2(x)"/>
    </bit_field>
  </register>
  <register offset="0x9D4" width="32" name="ROTL_CA3" description="General Purpose Register 3 - Rotate Left command">
    <alias type="CMSIS" value="ROTL_CA[3]"/>
    <bit_field offset="0" width="32" name="CA3" access="WO" reset_value="0" description="CA3">
      <alias type="CMSIS" value="CAU_ROTL_CA_CA3(x)"/>
    </bit_field>
  </register>
  <register offset="0x9D8" width="32" name="ROTL_CA4" description="General Purpose Register 4 - Rotate Left command">
    <alias type="CMSIS" value="ROTL_CA[4]"/>
    <bit_field offset="0" width="32" name="CA4" access="WO" reset_value="0" description="CA4">
      <alias type="CMSIS" value="CAU_ROTL_CA_CA4(x)"/>
    </bit_field>
  </register>
  <register offset="0x9DC" width="32" name="ROTL_CA5" description="General Purpose Register 5 - Rotate Left command">
    <alias type="CMSIS" value="ROTL_CA[5]"/>
    <bit_field offset="0" width="32" name="CA5" access="WO" reset_value="0" description="CA5">
      <alias type="CMSIS" value="CAU_ROTL_CA_CA5(x)"/>
    </bit_field>
  </register>
  <register offset="0x9E0" width="32" name="ROTL_CA6" description="General Purpose Register 6 - Rotate Left command">
    <alias type="CMSIS" value="ROTL_CA[6]"/>
    <bit_field offset="0" width="32" name="CA6" access="WO" reset_value="0" description="CA6">
      <alias type="CMSIS" value="CAU_ROTL_CA_CA6(x)"/>
    </bit_field>
  </register>
  <register offset="0x9E4" width="32" name="ROTL_CA7" description="General Purpose Register 7 - Rotate Left command">
    <alias type="CMSIS" value="ROTL_CA[7]"/>
    <bit_field offset="0" width="32" name="CA7" access="WO" reset_value="0" description="CA7">
      <alias type="CMSIS" value="CAU_ROTL_CA_CA7(x)"/>
    </bit_field>
  </register>
  <register offset="0x9E8" width="32" name="ROTL_CA8" description="General Purpose Register 8 - Rotate Left command">
    <alias type="CMSIS" value="ROTL_CA[8]"/>
    <bit_field offset="0" width="32" name="CA8" access="WO" reset_value="0" description="CA8">
      <alias type="CMSIS" value="CAU_ROTL_CA_CA8(x)"/>
    </bit_field>
  </register>
  <register offset="0xB00" width="32" name="AESC_CASR" description="Status register - AES Column Operation command">
    <alias type="CMSIS" value="AESC_CASR"/>
    <bit_field offset="0" width="1" name="IC" access="WO" reset_value="0" description="">
      <alias type="CMSIS" value="CAU_AESC_CASR_IC(x)"/>
      <bit_field_value name="AESC_CASR_IC_0b0" value="0b0" description="No illegal commands issued"/>
      <bit_field_value name="AESC_CASR_IC_0b1" value="0b1" description="Illegal command issued"/>
    </bit_field>
    <bit_field offset="1" width="1" name="DPE" access="WO" reset_value="0" description="">
      <alias type="CMSIS" value="CAU_AESC_CASR_DPE(x)"/>
      <bit_field_value name="AESC_CASR_DPE_0b0" value="0b0" description="No error detected"/>
      <bit_field_value name="AESC_CASR_DPE_0b1" value="0b1" description="DES key parity error detected"/>
    </bit_field>
    <reserved_bit_field offset="2" width="26" reset_value="0"/>
    <bit_field offset="28" width="4" name="VER" access="WO" reset_value="0x2" description="CAU version">
      <alias type="CMSIS" value="CAU_AESC_CASR_VER(x)"/>
      <bit_field_value name="AESC_CASR_VER_0b0001" value="0b0001" description="Initial CAU version"/>
      <bit_field_value name="AESC_CASR_VER_0b0010" value="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)"/>
    </bit_field>
  </register>
  <register offset="0xB04" width="32" name="AESC_CAA" description="Accumulator register - AES Column Operation command">
    <alias type="CMSIS" value="AESC_CAA"/>
    <bit_field offset="0" width="32" name="ACC" access="WO" reset_value="0" description="ACC">
      <alias type="CMSIS" value="CAU_AESC_CAA_ACC(x)"/>
    </bit_field>
  </register>
  <register offset="0xB08" width="32" name="AESC_CA0" description="General Purpose Register 0 - AES Column Operation command">
    <alias type="CMSIS" value="AESC_CA[0]"/>
    <bit_field offset="0" width="32" name="CA0" access="WO" reset_value="0" description="CA0">
      <alias type="CMSIS" value="CAU_AESC_CA_CA0(x)"/>
    </bit_field>
  </register>
  <register offset="0xB0C" width="32" name="AESC_CA1" description="General Purpose Register 1 - AES Column Operation command">
    <alias type="CMSIS" value="AESC_CA[1]"/>
    <bit_field offset="0" width="32" name="CA1" access="WO" reset_value="0" description="CA1">
      <alias type="CMSIS" value="CAU_AESC_CA_CA1(x)"/>
    </bit_field>
  </register>
  <register offset="0xB10" width="32" name="AESC_CA2" description="General Purpose Register 2 - AES Column Operation command">
    <alias type="CMSIS" value="AESC_CA[2]"/>
    <bit_field offset="0" width="32" name="CA2" access="WO" reset_value="0" description="CA2">
      <alias type="CMSIS" value="CAU_AESC_CA_CA2(x)"/>
    </bit_field>
  </register>
  <register offset="0xB14" width="32" name="AESC_CA3" description="General Purpose Register 3 - AES Column Operation command">
    <alias type="CMSIS" value="AESC_CA[3]"/>
    <bit_field offset="0" width="32" name="CA3" access="WO" reset_value="0" description="CA3">
      <alias type="CMSIS" value="CAU_AESC_CA_CA3(x)"/>
    </bit_field>
  </register>
  <register offset="0xB18" width="32" name="AESC_CA4" description="General Purpose Register 4 - AES Column Operation command">
    <alias type="CMSIS" value="AESC_CA[4]"/>
    <bit_field offset="0" width="32" name="CA4" access="WO" reset_value="0" description="CA4">
      <alias type="CMSIS" value="CAU_AESC_CA_CA4(x)"/>
    </bit_field>
  </register>
  <register offset="0xB1C" width="32" name="AESC_CA5" description="General Purpose Register 5 - AES Column Operation command">
    <alias type="CMSIS" value="AESC_CA[5]"/>
    <bit_field offset="0" width="32" name="CA5" access="WO" reset_value="0" description="CA5">
      <alias type="CMSIS" value="CAU_AESC_CA_CA5(x)"/>
    </bit_field>
  </register>
  <register offset="0xB20" width="32" name="AESC_CA6" description="General Purpose Register 6 - AES Column Operation command">
    <alias type="CMSIS" value="AESC_CA[6]"/>
    <bit_field offset="0" width="32" name="CA6" access="WO" reset_value="0" description="CA6">
      <alias type="CMSIS" value="CAU_AESC_CA_CA6(x)"/>
    </bit_field>
  </register>
  <register offset="0xB24" width="32" name="AESC_CA7" description="General Purpose Register 7 - AES Column Operation command">
    <alias type="CMSIS" value="AESC_CA[7]"/>
    <bit_field offset="0" width="32" name="CA7" access="WO" reset_value="0" description="CA7">
      <alias type="CMSIS" value="CAU_AESC_CA_CA7(x)"/>
    </bit_field>
  </register>
  <register offset="0xB28" width="32" name="AESC_CA8" description="General Purpose Register 8 - AES Column Operation command">
    <alias type="CMSIS" value="AESC_CA[8]"/>
    <bit_field offset="0" width="32" name="CA8" access="WO" reset_value="0" description="CA8">
      <alias type="CMSIS" value="CAU_AESC_CA_CA8(x)"/>
    </bit_field>
  </register>
  <register offset="0xB40" width="32" name="AESIC_CASR" description="Status register - AES Inverse Column Operation command">
    <alias type="CMSIS" value="AESIC_CASR"/>
    <bit_field offset="0" width="1" name="IC" access="WO" reset_value="0" description="">
      <alias type="CMSIS" value="CAU_AESIC_CASR_IC(x)"/>
      <bit_field_value name="AESIC_CASR_IC_0b0" value="0b0" description="No illegal commands issued"/>
      <bit_field_value name="AESIC_CASR_IC_0b1" value="0b1" description="Illegal command issued"/>
    </bit_field>
    <bit_field offset="1" width="1" name="DPE" access="WO" reset_value="0" description="">
      <alias type="CMSIS" value="CAU_AESIC_CASR_DPE(x)"/>
      <bit_field_value name="AESIC_CASR_DPE_0b0" value="0b0" description="No error detected"/>
      <bit_field_value name="AESIC_CASR_DPE_0b1" value="0b1" description="DES key parity error detected"/>
    </bit_field>
    <reserved_bit_field offset="2" width="26" reset_value="0"/>
    <bit_field offset="28" width="4" name="VER" access="WO" reset_value="0x2" description="CAU version">
      <alias type="CMSIS" value="CAU_AESIC_CASR_VER(x)"/>
      <bit_field_value name="AESIC_CASR_VER_0b0001" value="0b0001" description="Initial CAU version"/>
      <bit_field_value name="AESIC_CASR_VER_0b0010" value="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)"/>
    </bit_field>
  </register>
  <register offset="0xB44" width="32" name="AESIC_CAA" description="Accumulator register - AES Inverse Column Operation command">
    <alias type="CMSIS" value="AESIC_CAA"/>
    <bit_field offset="0" width="32" name="ACC" access="WO" reset_value="0" description="ACC">
      <alias type="CMSIS" value="CAU_AESIC_CAA_ACC(x)"/>
    </bit_field>
  </register>
  <register offset="0xB48" width="32" name="AESIC_CA0" description="General Purpose Register 0 - AES Inverse Column Operation command">
    <alias type="CMSIS" value="AESIC_CA[0]"/>
    <bit_field offset="0" width="32" name="CA0" access="WO" reset_value="0" description="CA0">
      <alias type="CMSIS" value="CAU_AESIC_CA_CA0(x)"/>
    </bit_field>
  </register>
  <register offset="0xB4C" width="32" name="AESIC_CA1" description="General Purpose Register 1 - AES Inverse Column Operation command">
    <alias type="CMSIS" value="AESIC_CA[1]"/>
    <bit_field offset="0" width="32" name="CA1" access="WO" reset_value="0" description="CA1">
      <alias type="CMSIS" value="CAU_AESIC_CA_CA1(x)"/>
    </bit_field>
  </register>
  <register offset="0xB50" width="32" name="AESIC_CA2" description="General Purpose Register 2 - AES Inverse Column Operation command">
    <alias type="CMSIS" value="AESIC_CA[2]"/>
    <bit_field offset="0" width="32" name="CA2" access="WO" reset_value="0" description="CA2">
      <alias type="CMSIS" value="CAU_AESIC_CA_CA2(x)"/>
    </bit_field>
  </register>
  <register offset="0xB54" width="32" name="AESIC_CA3" description="General Purpose Register 3 - AES Inverse Column Operation command">
    <alias type="CMSIS" value="AESIC_CA[3]"/>
    <bit_field offset="0" width="32" name="CA3" access="WO" reset_value="0" description="CA3">
      <alias type="CMSIS" value="CAU_AESIC_CA_CA3(x)"/>
    </bit_field>
  </register>
  <register offset="0xB58" width="32" name="AESIC_CA4" description="General Purpose Register 4 - AES Inverse Column Operation command">
    <alias type="CMSIS" value="AESIC_CA[4]"/>
    <bit_field offset="0" width="32" name="CA4" access="WO" reset_value="0" description="CA4">
      <alias type="CMSIS" value="CAU_AESIC_CA_CA4(x)"/>
    </bit_field>
  </register>
  <register offset="0xB5C" width="32" name="AESIC_CA5" description="General Purpose Register 5 - AES Inverse Column Operation command">
    <alias type="CMSIS" value="AESIC_CA[5]"/>
    <bit_field offset="0" width="32" name="CA5" access="WO" reset_value="0" description="CA5">
      <alias type="CMSIS" value="CAU_AESIC_CA_CA5(x)"/>
    </bit_field>
  </register>
  <register offset="0xB60" width="32" name="AESIC_CA6" description="General Purpose Register 6 - AES Inverse Column Operation command">
    <alias type="CMSIS" value="AESIC_CA[6]"/>
    <bit_field offset="0" width="32" name="CA6" access="WO" reset_value="0" description="CA6">
      <alias type="CMSIS" value="CAU_AESIC_CA_CA6(x)"/>
    </bit_field>
  </register>
  <register offset="0xB64" width="32" name="AESIC_CA7" description="General Purpose Register 7 - AES Inverse Column Operation command">
    <alias type="CMSIS" value="AESIC_CA[7]"/>
    <bit_field offset="0" width="32" name="CA7" access="WO" reset_value="0" description="CA7">
      <alias type="CMSIS" value="CAU_AESIC_CA_CA7(x)"/>
    </bit_field>
  </register>
  <register offset="0xB68" width="32" name="AESIC_CA8" description="General Purpose Register 8 - AES Inverse Column Operation command">
    <alias type="CMSIS" value="AESIC_CA[8]"/>
    <bit_field offset="0" width="32" name="CA8" access="WO" reset_value="0" description="CA8">
      <alias type="CMSIS" value="CAU_AESIC_CA_CA8(x)"/>
    </bit_field>
  </register>
</regs:peripheral>