Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: counter_8.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "counter_8.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "counter_8"
Output Format                      : NGC
Target Device                      : xc3s100e-4-tq144

---- Source Options
Top Module Name                    : counter_8
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ipcore_dir/fifo128x16.v" in library work
Compiling verilog file "counter_8.v" in library work
Module <fifo128x16> compiled
Module <counter_8> compiled
No errors in compilation
Analysis of file <"counter_8.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <counter_8> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <counter_8>.
WARNING:Xst:2211 - "ipcore_dir/fifo128x16.v" line 55: Instantiating black box module <fifo128x16>.
Module <counter_8> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <counter_8>.
    Related source file is "counter_8.v".
WARNING:Xst:646 - Signal <WR_DATA_COUNT> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WR_ACK> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <VALID> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RD_DATA_COUNT> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FULL> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <EMPTY> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DOUT<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit up counter for signal <clkDiv>.
    Found 8-bit register for signal <Cntr>.
    Found 16-bit register for signal <din1>.
    Found 8-bit adder carry out for signal <din1$addsub0000> created at line 90.
    Found 1-bit register for signal <slowclk>.
    Found 1-bit register for signal <sysclk>.
    Found 32-bit up counter for signal <sysclkDiv>.
    Summary:
	inferred   2 Counter(s).
	inferred  26 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <counter_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 8-bit adder carry out                                 : 1
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 4
 1-bit register                                        : 2
 16-bit register                                       : 1
 8-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/fifo128x16.ngc>.
Loading core <fifo128x16> for timing and area information for instance <fifo>.
WARNING:Xst:1293 - FF/Latch <din1_9> has a constant value of 0 in block <counter_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <din1_10> has a constant value of 0 in block <counter_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <din1_11> has a constant value of 0 in block <counter_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <din1_12> has a constant value of 0 in block <counter_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <din1_13> has a constant value of 0 in block <counter_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <din1_14> has a constant value of 0 in block <counter_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <din1_15> has a constant value of 0 in block <counter_8>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 8-bit adder carry out                                 : 1
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 26
 Flip-Flops                                            : 26

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <din1_9> has a constant value of 0 in block <counter_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <din1_10> has a constant value of 0 in block <counter_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <din1_11> has a constant value of 0 in block <counter_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <din1_12> has a constant value of 0 in block <counter_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <din1_13> has a constant value of 0 in block <counter_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <din1_14> has a constant value of 0 in block <counter_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <din1_15> has a constant value of 0 in block <counter_8>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <counter_8> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block counter_8, actual ratio is 18.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
FlipFlop Cntr_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Cntr_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Cntr_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Cntr_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Cntr_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Cntr_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Cntr_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Cntr_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 91
 Flip-Flops                                            : 91

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : counter_8.ngr
Top Level Output File Name         : counter_8
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 10

Cell Usage :
# BELS                             : 539
#      GND                         : 2
#      INV                         : 8
#      LUT1                        : 124
#      LUT2                        : 41
#      LUT2_L                      : 4
#      LUT3                        : 11
#      LUT3_D                      : 2
#      LUT4                        : 46
#      LUT4_D                      : 1
#      LUT4_L                      : 4
#      MUXCY                       : 152
#      VCC                         : 2
#      XORCY                       : 142
# FlipFlops/Latches                : 217
#      FD                          : 20
#      FD_1                        : 8
#      FDC                         : 73
#      FDCE                        : 32
#      FDE                         : 2
#      FDP                         : 12
#      FDPE                        : 5
#      FDR                         : 64
#      FDR_1                       : 1
# RAMS                             : 1
#      RAMB16_S36_S36              : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 9
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100etq144-4 

 Number of Slices:                      175  out of    960    18%  
 Number of Slice Flip Flops:            209  out of   1920    10%  
 Number of 4 input LUTs:                241  out of   1920    12%  
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    108     9%  
    IOB Flip Flops:                       8
 Number of BRAMs:                         1  out of      4    25%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
slowclk1                           | BUFG                   | 127   |
clk100                             | BUFGP                  | 33    |
sysclk1                            | BUFG                   | 58    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                           | Buffer(FF name)                                                                                                   | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------+
fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0)    | 29    |
fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>(fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)| NONE(fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0)| 28    |
fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)| NONE(fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0)| 28    |
fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_0)            | 24    |
N0(XST_GND:G)                                                                                                                            | NONE(fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                          | 6     |
fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                          | 3     |
fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)             | NONE(fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)             | 2     |
fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                          | 2     |
-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.934ns (Maximum Frequency: 111.938MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.394ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'slowclk1'
  Clock period: 5.129ns (frequency: 194.970MHz)
  Total number of paths / destination ports: 524 / 173
-------------------------------------------------------------------------
Delay:               5.129ns (Levels of Logic = 3)
  Source:            fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FF)
  Source Clock:      slowclk1 rising
  Destination Clock: slowclk1 rising

  Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.591   0.526  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)
     LUT2:I1->O           22   0.704   1.168  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/wr_ack_i1_1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/wr_ack_i1)
     LUT4:I3->O            1   0.704   0.424  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_mux0000170 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_mux0000170)
     LUT4:I3->O            2   0.704   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_mux0000273 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_mux0000)
     FDP:D                     0.308          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    ----------------------------------------
    Total                      5.129ns (3.011ns logic, 2.118ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 8.934ns (frequency: 111.938MHz)
  Total number of paths / destination ports: 17953 / 66
-------------------------------------------------------------------------
Delay:               8.934ns (Levels of Logic = 34)
  Source:            sysclkDiv_1 (FF)
  Destination:       sysclkDiv_0 (FF)
  Source Clock:      clk100 rising
  Destination Clock: clk100 rising

  Data Path: sysclkDiv_1 to sysclkDiv_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  sysclkDiv_1 (sysclkDiv_1)
     LUT1:I0->O            1   0.704   0.000  Madd__old_sysclkDiv_1_cy<1>_rt (Madd__old_sysclkDiv_1_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Madd__old_sysclkDiv_1_cy<1> (Madd__old_sysclkDiv_1_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_sysclkDiv_1_cy<2> (Madd__old_sysclkDiv_1_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_sysclkDiv_1_cy<3> (Madd__old_sysclkDiv_1_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_sysclkDiv_1_cy<4> (Madd__old_sysclkDiv_1_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_sysclkDiv_1_cy<5> (Madd__old_sysclkDiv_1_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_sysclkDiv_1_cy<6> (Madd__old_sysclkDiv_1_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_sysclkDiv_1_cy<7> (Madd__old_sysclkDiv_1_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_sysclkDiv_1_cy<8> (Madd__old_sysclkDiv_1_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_sysclkDiv_1_cy<9> (Madd__old_sysclkDiv_1_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_sysclkDiv_1_cy<10> (Madd__old_sysclkDiv_1_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_sysclkDiv_1_cy<11> (Madd__old_sysclkDiv_1_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_sysclkDiv_1_cy<12> (Madd__old_sysclkDiv_1_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_sysclkDiv_1_cy<13> (Madd__old_sysclkDiv_1_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_sysclkDiv_1_cy<14> (Madd__old_sysclkDiv_1_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_sysclkDiv_1_cy<15> (Madd__old_sysclkDiv_1_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_sysclkDiv_1_cy<16> (Madd__old_sysclkDiv_1_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_sysclkDiv_1_cy<17> (Madd__old_sysclkDiv_1_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_sysclkDiv_1_cy<18> (Madd__old_sysclkDiv_1_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_sysclkDiv_1_cy<19> (Madd__old_sysclkDiv_1_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_sysclkDiv_1_cy<20> (Madd__old_sysclkDiv_1_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_sysclkDiv_1_cy<21> (Madd__old_sysclkDiv_1_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_sysclkDiv_1_cy<22> (Madd__old_sysclkDiv_1_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_sysclkDiv_1_cy<23> (Madd__old_sysclkDiv_1_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_sysclkDiv_1_cy<24> (Madd__old_sysclkDiv_1_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_sysclkDiv_1_cy<25> (Madd__old_sysclkDiv_1_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_sysclkDiv_1_cy<26> (Madd__old_sysclkDiv_1_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_sysclkDiv_1_cy<27> (Madd__old_sysclkDiv_1_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_sysclkDiv_1_cy<28> (Madd__old_sysclkDiv_1_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_sysclkDiv_1_cy<29> (Madd__old_sysclkDiv_1_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Madd__old_sysclkDiv_1_cy<30> (Madd__old_sysclkDiv_1_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Madd__old_sysclkDiv_1_xor<31> (_old_sysclkDiv_1<31>)
     LUT4:I3->O            1   0.704   0.000  sysclkDiv_cmp_eq0000_wg_lut<7> (sysclkDiv_cmp_eq0000_wg_lut<7>)
     MUXCY:S->O           33   0.736   1.263  sysclkDiv_cmp_eq0000_wg_cy<7> (sysclkDiv_cmp_eq0000)
     FDR:R                     0.911          sysclkDiv_0
    ----------------------------------------
    Total                      8.934ns (6.625ns logic, 2.309ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sysclk1'
  Clock period: 8.934ns (frequency: 111.938MHz)
  Total number of paths / destination ports: 17997 / 75
-------------------------------------------------------------------------
Delay:               8.934ns (Levels of Logic = 34)
  Source:            clkDiv_1 (FF)
  Destination:       clkDiv_0 (FF)
  Source Clock:      sysclk1 rising
  Destination Clock: sysclk1 rising

  Data Path: clkDiv_1 to clkDiv_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  clkDiv_1 (clkDiv_1)
     LUT1:I0->O            1   0.704   0.000  Madd__old_clkDiv_2_cy<1>_rt (Madd__old_clkDiv_2_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Madd__old_clkDiv_2_cy<1> (Madd__old_clkDiv_2_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_clkDiv_2_cy<2> (Madd__old_clkDiv_2_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_clkDiv_2_cy<3> (Madd__old_clkDiv_2_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_clkDiv_2_cy<4> (Madd__old_clkDiv_2_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_clkDiv_2_cy<5> (Madd__old_clkDiv_2_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_clkDiv_2_cy<6> (Madd__old_clkDiv_2_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_clkDiv_2_cy<7> (Madd__old_clkDiv_2_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_clkDiv_2_cy<8> (Madd__old_clkDiv_2_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_clkDiv_2_cy<9> (Madd__old_clkDiv_2_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_clkDiv_2_cy<10> (Madd__old_clkDiv_2_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_clkDiv_2_cy<11> (Madd__old_clkDiv_2_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_clkDiv_2_cy<12> (Madd__old_clkDiv_2_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_clkDiv_2_cy<13> (Madd__old_clkDiv_2_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_clkDiv_2_cy<14> (Madd__old_clkDiv_2_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_clkDiv_2_cy<15> (Madd__old_clkDiv_2_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_clkDiv_2_cy<16> (Madd__old_clkDiv_2_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_clkDiv_2_cy<17> (Madd__old_clkDiv_2_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_clkDiv_2_cy<18> (Madd__old_clkDiv_2_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_clkDiv_2_cy<19> (Madd__old_clkDiv_2_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_clkDiv_2_cy<20> (Madd__old_clkDiv_2_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_clkDiv_2_cy<21> (Madd__old_clkDiv_2_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_clkDiv_2_cy<22> (Madd__old_clkDiv_2_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_clkDiv_2_cy<23> (Madd__old_clkDiv_2_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_clkDiv_2_cy<24> (Madd__old_clkDiv_2_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_clkDiv_2_cy<25> (Madd__old_clkDiv_2_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_clkDiv_2_cy<26> (Madd__old_clkDiv_2_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_clkDiv_2_cy<27> (Madd__old_clkDiv_2_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_clkDiv_2_cy<28> (Madd__old_clkDiv_2_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_clkDiv_2_cy<29> (Madd__old_clkDiv_2_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Madd__old_clkDiv_2_cy<30> (Madd__old_clkDiv_2_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Madd__old_clkDiv_2_xor<31> (_old_clkDiv_2<31>)
     LUT4:I3->O            1   0.704   0.000  clkDiv_cmp_eq0000_wg_lut<7> (clkDiv_cmp_eq0000_wg_lut<7>)
     MUXCY:S->O           33   0.736   1.263  clkDiv_cmp_eq0000_wg_cy<7> (clkDiv_cmp_eq0000)
     FDR:R                     0.911          clkDiv_0
    ----------------------------------------
    Total                      8.934ns (6.625ns logic, 2.309ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sysclk1'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.394ns (Levels of Logic = 1)
  Source:            slowclk (FF)
  Destination:       DATAREADY (PAD)
  Source Clock:      sysclk1 rising

  Data Path: slowclk to DATAREADY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.531  slowclk (slowclk1)
     OBUF:I->O                 3.272          DATAREADY_OBUF (DATAREADY)
    ----------------------------------------
    Total                      4.394ns (3.863ns logic, 0.531ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.31 secs
 
--> 

Total memory usage is 277160 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   22 (   0 filtered)
Number of infos    :    8 (   0 filtered)

