INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 14:32:24 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.111ns  (required time - arrival time)
  Source:                 control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            buffer12/dataReg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.700ns  (clk rise@6.700ns - clk rise@0.000ns)
  Data Path Delay:        7.581ns  (logic 1.740ns (22.952%)  route 5.841ns (77.048%))
  Logic Levels:           22  (CARRY4=6 LUT3=2 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.183 - 6.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1851, unset)         0.508     0.508    control_merge0/fork_valid/generateBlocks[1].regblock/clk
    SLICE_X23Y155        FDSE                                         r  control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y155        FDSE (Prop_fdse_C_Q)         0.216     0.724 r  control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg/Q
                         net (fo=4, routed)           0.422     1.146    control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_1
    SLICE_X22Y154        LUT6 (Prop_lut6_I1_O)        0.043     1.189 r  control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_i_2__64/O
                         net (fo=7, routed)           0.185     1.374    control_merge0/tehb/control/outputValid_reg_2
    SLICE_X23Y155        LUT3 (Prop_lut3_I1_O)        0.043     1.417 r  control_merge0/tehb/control/feature_loadAddr[9]_INST_0_i_2/O
                         net (fo=140, routed)         0.547     1.964    control_merge0/tehb/control/outputValid_reg_0
    SLICE_X16Y154        LUT5 (Prop_lut5_I1_O)        0.043     2.007 r  control_merge0/tehb/control/feature_loadAddr[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.378     2.385    cmpi0/buffer11_outs[8]
    SLICE_X17Y155        LUT4 (Prop_lut4_I1_O)        0.043     2.428 r  cmpi0/memEnd_valid_i_39/O
                         net (fo=1, routed)           0.000     2.428    cmpi0/memEnd_valid_i_39_n_0
    SLICE_X17Y155        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.679 r  cmpi0/memEnd_valid_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.679    cmpi0/memEnd_valid_reg_i_14_n_0
    SLICE_X17Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.728 r  cmpi0/memEnd_valid_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.728    cmpi0/memEnd_valid_reg_i_5_n_0
    SLICE_X17Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.777 r  cmpi0/memEnd_valid_reg_i_3/CO[3]
                         net (fo=96, routed)          0.419     3.196    init0/control/result[0]
    SLICE_X15Y157        LUT5 (Prop_lut5_I2_O)        0.043     3.239 r  init0/control/start_ready_INST_0_i_12/O
                         net (fo=99, routed)          0.453     3.692    init0/control/dataReg_reg[0]
    SLICE_X8Y156         LUT5 (Prop_lut5_I0_O)        0.043     3.735 r  init0/control/transmitValue_i_5__0/O
                         net (fo=23, routed)          0.461     4.195    cmpi5/p_2_in
    SLICE_X5Y154         LUT6 (Prop_lut6_I4_O)        0.043     4.238 r  cmpi5/Memory[3][0]_i_26/O
                         net (fo=1, routed)           0.304     4.542    cmpi5/Memory[3][0]_i_26_n_0
    SLICE_X5Y156         LUT5 (Prop_lut5_I4_O)        0.043     4.585 r  cmpi5/Memory[3][0]_i_18/O
                         net (fo=1, routed)           0.000     4.585    cmpi5/Memory[3][0]_i_18_n_0
    SLICE_X5Y156         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.836 r  cmpi5/Memory_reg[3][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.836    cmpi5/Memory_reg[3][0]_i_8_n_0
    SLICE_X5Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.885 r  cmpi5/Memory_reg[3][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.885    cmpi5/Memory_reg[3][0]_i_4_n_0
    SLICE_X5Y158         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.992 f  cmpi5/Memory_reg[3][0]_i_2/CO[2]
                         net (fo=12, routed)          0.391     5.384    buffer77/fifo/result[0]
    SLICE_X6Y163         LUT6 (Prop_lut6_I4_O)        0.123     5.507 r  buffer77/fifo/transmitValue_i_4__18/O
                         net (fo=4, routed)           0.320     5.826    buffer85/fifo/fullReg_reg_1
    SLICE_X8Y164         LUT6 (Prop_lut6_I0_O)        0.043     5.869 r  buffer85/fifo/transmitValue_i_3__28/O
                         net (fo=2, routed)           0.173     6.042    buffer8/transmitValue_reg_1
    SLICE_X9Y165         LUT6 (Prop_lut6_I4_O)        0.043     6.085 f  buffer8/transmitValue_i_2__69/O
                         net (fo=8, routed)           0.273     6.359    fork6/control/generateBlocks[4].regblock/buffer56_outs_ready
    SLICE_X12Y165        LUT3 (Prop_lut3_I1_O)        0.043     6.402 r  fork6/control/generateBlocks[4].regblock/fullReg_i_24/O
                         net (fo=1, routed)           0.433     6.835    fork6/control/generateBlocks[11].regblock/fullReg_i_9
    SLICE_X14Y161        LUT5 (Prop_lut5_I1_O)        0.043     6.878 r  fork6/control/generateBlocks[11].regblock/fullReg_i_16/O
                         net (fo=1, routed)           0.335     7.213    fork6/control/generateBlocks[12].regblock/fullReg_i_3__1_3
    SLICE_X15Y161        LUT6 (Prop_lut6_I5_O)        0.043     7.256 r  fork6/control/generateBlocks[12].regblock/fullReg_i_9/O
                         net (fo=1, routed)           0.165     7.421    fork6/control/generateBlocks[13].regblock/transmitValue_reg_5
    SLICE_X12Y161        LUT6 (Prop_lut6_I5_O)        0.043     7.464 f  fork6/control/generateBlocks[13].regblock/fullReg_i_3__1/O
                         net (fo=29, routed)          0.227     7.690    control_merge0/fork_valid/generateBlocks[1].regblock/cmpi0_result_ready
    SLICE_X17Y161        LUT6 (Prop_lut6_I1_O)        0.043     7.733 r  control_merge0/fork_valid/generateBlocks[1].regblock/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.356     8.089    buffer12/E[0]
    SLICE_X14Y158        FDRE                                         r  buffer12/dataReg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.700     6.700 r  
                                                      0.000     6.700 r  clk (IN)
                         net (fo=1851, unset)         0.483     7.183    buffer12/clk
    SLICE_X14Y158        FDRE                                         r  buffer12/dataReg_reg[11]/C
                         clock pessimism              0.000     7.183    
                         clock uncertainty           -0.035     7.147    
    SLICE_X14Y158        FDRE (Setup_fdre_C_CE)      -0.169     6.978    buffer12/dataReg_reg[11]
  -------------------------------------------------------------------
                         required time                          6.978    
                         arrival time                          -8.089    
  -------------------------------------------------------------------
                         slack                                 -1.111    




