============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon May  6 10:16:26 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(92)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(90)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(111)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.352147s wall, 1.140625s user + 0.062500s system = 1.203125s CPU (89.0%)

RUN-1004 : used memory is 296 MB, reserved memory is 274 MB, peak memory is 302 MB
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75694503624704"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4239132721152"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4226247819264"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75694503624704"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 34 trigger nets, 34 data nets.
KIT-1004 : Chipwatcher code = 1011101000011111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=106) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=106) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=106)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=106)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 25890/18 useful/useless nets, 14932/10 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-1032 : 25619/4 useful/useless nets, 15327/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 25603/16 useful/useless nets, 15315/12 useful/useless insts
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 375 better
SYN-1014 : Optimize round 2
SYN-1032 : 25340/30 useful/useless nets, 15052/32 useful/useless insts
SYN-1015 : Optimize round 2, 64 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.371408s wall, 0.906250s user + 0.015625s system = 0.921875s CPU (67.2%)

RUN-1004 : used memory is 307 MB, reserved memory is 283 MB, peak memory is 309 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 66 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1019 : Optimized 9 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 25787/2 useful/useless nets, 15502/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 83068, tnet num: 17339, tinst num: 15501, tnode num: 96568, tedge num: 135242.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 17339 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 207 (3.48), #lev = 7 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 204 (3.53), #lev = 7 (1.84)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 477 instances into 204 LUTs, name keeping = 75%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 342 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.349860s wall, 1.875000s user + 0.062500s system = 1.937500s CPU (82.5%)

RUN-1004 : used memory is 324 MB, reserved memory is 316 MB, peak memory is 438 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.868572s wall, 2.890625s user + 0.078125s system = 2.968750s CPU (76.7%)

RUN-1004 : used memory is 324 MB, reserved memory is 316 MB, peak memory is 438 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[5] will be merged to another kept net isp_out_data[15]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[15] will be merged to another kept net isp_out_data[15]
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[4] will be merged to another kept net isp_out_data[14]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[14] will be merged to another kept net isp_out_data[14]
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[3] will be merged to another kept net isp_out_data[13]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[13] will be merged to another kept net isp_out_data[13]
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[2] will be merged to another kept net isp_out_data[12]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[12] will be merged to another kept net isp_out_data[12]
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[1] will be merged to another kept net isp_out_data[11]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[11] will be merged to another kept net isp_out_data[11]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 25094/1 useful/useless nets, 14802/0 useful/useless insts
SYN-4016 : Net clk_gen_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (231 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc2 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_7 is refclk of pll clk_gen_inst/pll_inst.
SYN-4020 : Net clk_dup_7 is fbclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_7 as clock net
SYN-4025 : Tag rtl::Net clk_gen_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 14802 instances
RUN-0007 : 8816 luts, 2913 seqs, 1949 mslices, 994 lslices, 101 pads, 20 brams, 3 dsps
RUN-1001 : There are total 25094 nets
RUN-1001 : 14618 nets have 2 pins
RUN-1001 : 9073 nets have [3 - 5] pins
RUN-1001 : 790 nets have [6 - 10] pins
RUN-1001 : 328 nets have [11 - 20] pins
RUN-1001 : 214 nets have [21 - 99] pins
RUN-1001 : 71 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1368     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     546     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  51   |     12     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 67
PHY-3001 : Initial placement ...
PHY-3001 : design contains 14800 instances, 8816 luts, 2913 seqs, 2943 slices, 886 macros(2943 instances: 1949 mslices 994 lslices)
PHY-0007 : Cell area utilization is 75%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 81561, tnet num: 16644, tinst num: 14800, tnode num: 94836, tedge num: 133662.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 16644 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.244788s wall, 0.984375s user + 0.031250s system = 1.015625s CPU (81.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.43821e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 14800.
PHY-3001 : Level 1 #clusters 1963.
PHY-3001 : End clustering;  0.123285s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (76.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 75%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.16154e+06, overlap = 796.344
PHY-3002 : Step(2): len = 1.0384e+06, overlap = 872.938
PHY-3002 : Step(3): len = 683060, overlap = 1209.06
PHY-3002 : Step(4): len = 601064, overlap = 1306.28
PHY-3002 : Step(5): len = 471923, overlap = 1485.25
PHY-3002 : Step(6): len = 414262, overlap = 1563
PHY-3002 : Step(7): len = 325998, overlap = 1688.19
PHY-3002 : Step(8): len = 291519, overlap = 1753.53
PHY-3002 : Step(9): len = 239552, overlap = 1821.72
PHY-3002 : Step(10): len = 217628, overlap = 1846.47
PHY-3002 : Step(11): len = 188639, overlap = 1869.75
PHY-3002 : Step(12): len = 174524, overlap = 1887.38
PHY-3002 : Step(13): len = 157735, overlap = 1893.44
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.14664e-07
PHY-3002 : Step(14): len = 163865, overlap = 1889.69
PHY-3002 : Step(15): len = 187768, overlap = 1886.28
PHY-3002 : Step(16): len = 176306, overlap = 1818.22
PHY-3002 : Step(17): len = 178993, overlap = 1777.97
PHY-3002 : Step(18): len = 157977, overlap = 1807.16
PHY-3002 : Step(19): len = 155091, overlap = 1781.91
PHY-3002 : Step(20): len = 142996, overlap = 1776.78
PHY-3002 : Step(21): len = 141299, overlap = 1764.69
PHY-3002 : Step(22): len = 131534, overlap = 1796.81
PHY-3002 : Step(23): len = 131750, overlap = 1806.56
PHY-3002 : Step(24): len = 126620, overlap = 1810.84
PHY-3002 : Step(25): len = 127087, overlap = 1806.44
PHY-3002 : Step(26): len = 123029, overlap = 1825.16
PHY-3002 : Step(27): len = 124483, overlap = 1794.16
PHY-3002 : Step(28): len = 122065, overlap = 1778.12
PHY-3002 : Step(29): len = 124655, overlap = 1782.91
PHY-3002 : Step(30): len = 121162, overlap = 1781.25
PHY-3002 : Step(31): len = 122819, overlap = 1780.38
PHY-3002 : Step(32): len = 121658, overlap = 1787.75
PHY-3002 : Step(33): len = 122301, overlap = 1793.19
PHY-3002 : Step(34): len = 119537, overlap = 1805.88
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.29328e-07
PHY-3002 : Step(35): len = 131014, overlap = 1782.84
PHY-3002 : Step(36): len = 144925, overlap = 1750.66
PHY-3002 : Step(37): len = 146025, overlap = 1704.5
PHY-3002 : Step(38): len = 148499, overlap = 1696.56
PHY-3002 : Step(39): len = 147826, overlap = 1693.19
PHY-3002 : Step(40): len = 149154, overlap = 1669.47
PHY-3002 : Step(41): len = 145949, overlap = 1657.06
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.25866e-06
PHY-3002 : Step(42): len = 163572, overlap = 1581
PHY-3002 : Step(43): len = 179212, overlap = 1483.22
PHY-3002 : Step(44): len = 184586, overlap = 1467.31
PHY-3002 : Step(45): len = 188873, overlap = 1450.97
PHY-3002 : Step(46): len = 187288, overlap = 1457.25
PHY-3002 : Step(47): len = 189176, overlap = 1408.78
PHY-3002 : Step(48): len = 183284, overlap = 1403.22
PHY-3002 : Step(49): len = 182464, overlap = 1406.94
PHY-3002 : Step(50): len = 180493, overlap = 1443.97
PHY-3002 : Step(51): len = 181091, overlap = 1460.56
PHY-3002 : Step(52): len = 178813, overlap = 1424.91
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.51731e-06
PHY-3002 : Step(53): len = 196176, overlap = 1371.19
PHY-3002 : Step(54): len = 203510, overlap = 1375.84
PHY-3002 : Step(55): len = 203868, overlap = 1329.09
PHY-3002 : Step(56): len = 205468, overlap = 1306.75
PHY-3002 : Step(57): len = 205710, overlap = 1335.69
PHY-3002 : Step(58): len = 205847, overlap = 1347.62
PHY-3002 : Step(59): len = 203278, overlap = 1361.28
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.03462e-06
PHY-3002 : Step(60): len = 218564, overlap = 1343.53
PHY-3002 : Step(61): len = 229367, overlap = 1354.62
PHY-3002 : Step(62): len = 232712, overlap = 1353
PHY-3002 : Step(63): len = 236252, overlap = 1365.53
PHY-3002 : Step(64): len = 236478, overlap = 1333.62
PHY-3002 : Step(65): len = 237572, overlap = 1334.62
PHY-3002 : Step(66): len = 233465, overlap = 1340.84
PHY-3002 : Step(67): len = 233544, overlap = 1340
PHY-3002 : Step(68): len = 232916, overlap = 1384.22
PHY-3002 : Step(69): len = 232941, overlap = 1386.41
PHY-3002 : Step(70): len = 229729, overlap = 1376.22
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.00692e-05
PHY-3002 : Step(71): len = 241652, overlap = 1335.84
PHY-3002 : Step(72): len = 254342, overlap = 1296.75
PHY-3002 : Step(73): len = 261461, overlap = 1296.25
PHY-3002 : Step(74): len = 264967, overlap = 1275.75
PHY-3002 : Step(75): len = 268121, overlap = 1211.09
PHY-3002 : Step(76): len = 271404, overlap = 1135.91
PHY-3002 : Step(77): len = 269332, overlap = 1152.59
PHY-3002 : Step(78): len = 270091, overlap = 1136.72
PHY-3002 : Step(79): len = 269912, overlap = 1142.62
PHY-3002 : Step(80): len = 271859, overlap = 1095.25
PHY-3002 : Step(81): len = 270891, overlap = 1059.06
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.01385e-05
PHY-3002 : Step(82): len = 285769, overlap = 1009.16
PHY-3002 : Step(83): len = 299204, overlap = 983.125
PHY-3002 : Step(84): len = 305408, overlap = 933.344
PHY-3002 : Step(85): len = 307590, overlap = 939.062
PHY-3002 : Step(86): len = 309187, overlap = 926.531
PHY-3002 : Step(87): len = 310161, overlap = 914.406
PHY-3002 : Step(88): len = 308608, overlap = 879.219
PHY-3002 : Step(89): len = 309347, overlap = 867.125
PHY-3002 : Step(90): len = 310497, overlap = 896.562
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 4.0277e-05
PHY-3002 : Step(91): len = 327166, overlap = 855.156
PHY-3002 : Step(92): len = 339290, overlap = 804.125
PHY-3002 : Step(93): len = 342675, overlap = 762.438
PHY-3002 : Step(94): len = 344118, overlap = 754.594
PHY-3002 : Step(95): len = 345572, overlap = 726.719
PHY-3002 : Step(96): len = 346798, overlap = 708.156
PHY-3002 : Step(97): len = 344981, overlap = 702.906
PHY-3002 : Step(98): len = 344609, overlap = 697.344
PHY-3002 : Step(99): len = 344610, overlap = 707
PHY-3002 : Step(100): len = 345319, overlap = 692.594
PHY-3002 : Step(101): len = 344359, overlap = 710.969
PHY-3002 : Step(102): len = 345247, overlap = 714.125
PHY-3002 : Step(103): len = 345821, overlap = 717.312
PHY-3002 : Step(104): len = 345199, overlap = 707.719
PHY-3002 : Step(105): len = 343375, overlap = 701.625
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 7.86329e-05
PHY-3002 : Step(106): len = 354176, overlap = 724.375
PHY-3002 : Step(107): len = 361824, overlap = 702.531
PHY-3002 : Step(108): len = 364021, overlap = 677.875
PHY-3002 : Step(109): len = 365065, overlap = 678.094
PHY-3002 : Step(110): len = 366379, overlap = 691.938
PHY-3002 : Step(111): len = 367615, overlap = 683.688
PHY-3002 : Step(112): len = 367480, overlap = 675.031
PHY-3002 : Step(113): len = 368077, overlap = 655.969
PHY-3002 : Step(114): len = 369007, overlap = 664.125
PHY-3002 : Step(115): len = 369919, overlap = 654.406
PHY-3002 : Step(116): len = 369516, overlap = 650.375
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000151099
PHY-3002 : Step(117): len = 375527, overlap = 647.281
PHY-3002 : Step(118): len = 381019, overlap = 635.469
PHY-3002 : Step(119): len = 383651, overlap = 614.75
PHY-3002 : Step(120): len = 384673, overlap = 618.469
PHY-3002 : Step(121): len = 386234, overlap = 611.125
PHY-3002 : Step(122): len = 387966, overlap = 615.219
PHY-3002 : Step(123): len = 388853, overlap = 611.969
PHY-3002 : Step(124): len = 390042, overlap = 593.438
PHY-3002 : Step(125): len = 391031, overlap = 588
PHY-3002 : Step(126): len = 391184, overlap = 594.281
PHY-3002 : Step(127): len = 389994, overlap = 586.094
PHY-3002 : Step(128): len = 389359, overlap = 583.5
PHY-3002 : Step(129): len = 389771, overlap = 586.438
PHY-3002 : Step(130): len = 389868, overlap = 585.344
PHY-3002 : Step(131): len = 389290, overlap = 581.438
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000274194
PHY-3002 : Step(132): len = 393058, overlap = 572.188
PHY-3002 : Step(133): len = 395896, overlap = 577.125
PHY-3002 : Step(134): len = 397101, overlap = 577.281
PHY-3002 : Step(135): len = 397974, overlap = 581.875
PHY-3002 : Step(136): len = 399422, overlap = 583.812
PHY-3002 : Step(137): len = 400452, overlap = 586.312
PHY-3002 : Step(138): len = 400900, overlap = 579.375
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000513105
PHY-3002 : Step(139): len = 402841, overlap = 581.594
PHY-3002 : Step(140): len = 404904, overlap = 577.438
PHY-3002 : Step(141): len = 406164, overlap = 574.188
PHY-3002 : Step(142): len = 407485, overlap = 572.375
PHY-3002 : Step(143): len = 408971, overlap = 567.375
PHY-3002 : Step(144): len = 410189, overlap = 561.906
PHY-3002 : Step(145): len = 410306, overlap = 561.094
PHY-3002 : Step(146): len = 410024, overlap = 565.406
PHY-3002 : Step(147): len = 409813, overlap = 555.812
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.000830665
PHY-3002 : Step(148): len = 410779, overlap = 554.406
PHY-3002 : Step(149): len = 411941, overlap = 554.625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017904s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 80%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/25094.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 571264, over cnt = 1742(4%), over = 14697, worst = 173
PHY-1001 : End global iterations;  0.375251s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (45.8%)

PHY-1001 : Congestion index: top1 = 133.36, top5 = 92.22, top10 = 74.22, top15 = 63.77.
PHY-3001 : End congestion estimation;  0.573149s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (57.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16644 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.523819s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (77.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.33491e-05
PHY-3002 : Step(150): len = 448879, overlap = 474.531
PHY-3002 : Step(151): len = 445577, overlap = 472.469
PHY-3002 : Step(152): len = 434968, overlap = 475.281
PHY-3002 : Step(153): len = 420270, overlap = 464.562
PHY-3002 : Step(154): len = 419277, overlap = 464.688
PHY-3002 : Step(155): len = 407274, overlap = 440.594
PHY-3002 : Step(156): len = 408051, overlap = 435
PHY-3002 : Step(157): len = 400354, overlap = 426.844
PHY-3002 : Step(158): len = 400400, overlap = 424.125
PHY-3002 : Step(159): len = 395172, overlap = 432.625
PHY-3002 : Step(160): len = 394829, overlap = 433
PHY-3002 : Step(161): len = 394450, overlap = 443.781
PHY-3002 : Step(162): len = 395665, overlap = 443.406
PHY-3002 : Step(163): len = 394524, overlap = 442.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000106698
PHY-3002 : Step(164): len = 397580, overlap = 439.594
PHY-3002 : Step(165): len = 399708, overlap = 438.188
PHY-3002 : Step(166): len = 407691, overlap = 427.375
PHY-3002 : Step(167): len = 411258, overlap = 421.125
PHY-3002 : Step(168): len = 413533, overlap = 406.844
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000213396
PHY-3002 : Step(169): len = 414402, overlap = 412.188
PHY-3002 : Step(170): len = 415592, overlap = 409.625
PHY-3002 : Step(171): len = 421416, overlap = 402.312
PHY-3002 : Step(172): len = 428962, overlap = 377.156
PHY-3002 : Step(173): len = 434552, overlap = 385.156
PHY-3002 : Step(174): len = 436254, overlap = 385.062
PHY-3002 : Step(175): len = 436721, overlap = 391.312
PHY-3002 : Step(176): len = 433507, overlap = 403.781
PHY-3002 : Step(177): len = 431635, overlap = 414.719
PHY-3002 : Step(178): len = 428553, overlap = 403.844
PHY-3002 : Step(179): len = 425326, overlap = 422.938
PHY-3002 : Step(180): len = 423365, overlap = 412.125
PHY-3002 : Step(181): len = 422451, overlap = 408.281
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000378195
PHY-3002 : Step(182): len = 423887, overlap = 418.656
PHY-3002 : Step(183): len = 426414, overlap = 420.719
PHY-3002 : Step(184): len = 429028, overlap = 405.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000742401
PHY-3002 : Step(185): len = 430903, overlap = 400.344
PHY-3002 : Step(186): len = 433232, overlap = 394.875
PHY-3002 : Step(187): len = 437005, overlap = 399.438
PHY-3002 : Step(188): len = 442028, overlap = 391.938
PHY-3002 : Step(189): len = 444727, overlap = 382.656
PHY-3002 : Step(190): len = 446197, overlap = 376.5
PHY-3002 : Step(191): len = 447244, overlap = 377.031
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00129127
PHY-3002 : Step(192): len = 447358, overlap = 374.438
PHY-3002 : Step(193): len = 448260, overlap = 367.531
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 80%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 185/25094.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 581200, over cnt = 2268(6%), over = 17933, worst = 236
PHY-1001 : End global iterations;  0.516873s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (54.4%)

PHY-1001 : Congestion index: top1 = 137.74, top5 = 92.45, top10 = 76.15, top15 = 66.63.
PHY-3001 : End congestion estimation;  0.736966s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (63.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16644 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.545758s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (63.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.06454e-05
PHY-3002 : Step(194): len = 453668, overlap = 760.531
PHY-3002 : Step(195): len = 462692, overlap = 644.656
PHY-3002 : Step(196): len = 452623, overlap = 558.156
PHY-3002 : Step(197): len = 440946, overlap = 458.656
PHY-3002 : Step(198): len = 430698, overlap = 454.938
PHY-3002 : Step(199): len = 420357, overlap = 471.625
PHY-3002 : Step(200): len = 410892, overlap = 457.969
PHY-3002 : Step(201): len = 402902, overlap = 460.062
PHY-3002 : Step(202): len = 391567, overlap = 464.719
PHY-3002 : Step(203): len = 390269, overlap = 465.156
PHY-3002 : Step(204): len = 385625, overlap = 469.938
PHY-3002 : Step(205): len = 384493, overlap = 490.219
PHY-3002 : Step(206): len = 381270, overlap = 506.156
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.12908e-05
PHY-3002 : Step(207): len = 388134, overlap = 488
PHY-3002 : Step(208): len = 392230, overlap = 470.156
PHY-3002 : Step(209): len = 398160, overlap = 448.438
PHY-3002 : Step(210): len = 399758, overlap = 448.156
PHY-3002 : Step(211): len = 398064, overlap = 444.344
PHY-3002 : Step(212): len = 397823, overlap = 443.531
PHY-3002 : Step(213): len = 396912, overlap = 441.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000122582
PHY-3002 : Step(214): len = 400742, overlap = 433
PHY-3002 : Step(215): len = 403679, overlap = 435.656
PHY-3002 : Step(216): len = 405073, overlap = 428
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000214408
PHY-3002 : Step(217): len = 407406, overlap = 410.312
PHY-3002 : Step(218): len = 410305, overlap = 409.125
PHY-3002 : Step(219): len = 421405, overlap = 398
PHY-3002 : Step(220): len = 428802, overlap = 390.375
PHY-3002 : Step(221): len = 426747, overlap = 386.125
PHY-3002 : Step(222): len = 426007, overlap = 383.594
PHY-3002 : Step(223): len = 424503, overlap = 377.312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000400634
PHY-3002 : Step(224): len = 426105, overlap = 380.125
PHY-3002 : Step(225): len = 426953, overlap = 384.531
PHY-3002 : Step(226): len = 429762, overlap = 381.438
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 81561, tnet num: 16644, tinst num: 14800, tnode num: 94836, tedge num: 133662.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.023567s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (65.6%)

RUN-1004 : used memory is 542 MB, reserved memory is 524 MB, peak memory is 579 MB
OPT-1001 : Total overflow 923.81 peak overflow 8.91
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 329/25094.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 607232, over cnt = 2939(8%), over = 15953, worst = 48
PHY-1001 : End global iterations;  0.722884s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (73.5%)

PHY-1001 : Congestion index: top1 = 79.76, top5 = 65.45, top10 = 58.41, top15 = 54.03.
PHY-1001 : End incremental global routing;  0.930786s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (73.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16644 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.429956s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (47.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.649784s wall, 1.078125s user + 0.015625s system = 1.093750s CPU (66.3%)

OPT-1001 : Current memory(MB): used = 559, reserve = 542, peak = 579.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 16368/25094.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 607232, over cnt = 2939(8%), over = 15953, worst = 48
PHY-1002 : len = 704224, over cnt = 2786(7%), over = 9910, worst = 48
PHY-1002 : len = 829360, over cnt = 1600(4%), over = 3933, worst = 36
PHY-1002 : len = 879136, over cnt = 688(1%), over = 1511, worst = 36
PHY-1002 : len = 918208, over cnt = 13(0%), over = 38, worst = 9
PHY-1001 : End global iterations;  1.780937s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (86.0%)

PHY-1001 : Congestion index: top1 = 64.59, top5 = 58.49, top10 = 54.68, top15 = 52.00.
OPT-1001 : End congestion update;  2.008534s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (80.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16644 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.305843s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (86.9%)

OPT-0007 : Start: WNS 999120 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.316384s wall, 1.890625s user + 0.000000s system = 1.890625s CPU (81.6%)

OPT-1001 : Current memory(MB): used = 568, reserve = 552, peak = 579.
OPT-1001 : End physical optimization;  5.131579s wall, 3.859375s user + 0.062500s system = 3.921875s CPU (76.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8816 LUT to BLE ...
SYN-4008 : Packed 8816 LUT and 1288 SEQ to BLE.
SYN-4003 : Packing 1625 remaining SEQ's ...
SYN-4005 : Packed 1317 SEQ with LUT/SLICE
SYN-4006 : 6314 single LUT's are left
SYN-4006 : 308 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 9124/12471 primitive instances ...
PHY-3001 : End packing;  0.629067s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (54.6%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7918 instances
RUN-1001 : 3894 mslices, 3894 lslices, 101 pads, 20 brams, 3 dsps
RUN-1001 : There are total 24032 nets
RUN-1001 : 13275 nets have 2 pins
RUN-1001 : 9262 nets have [3 - 5] pins
RUN-1001 : 862 nets have [6 - 10] pins
RUN-1001 : 345 nets have [11 - 20] pins
RUN-1001 : 222 nets have [21 - 99] pins
RUN-1001 : 66 nets have 100+ pins
PHY-3001 : design contains 7916 instances, 7788 slices, 886 macros(2943 instances: 1949 mslices 994 lslices)
PHY-3001 : Cell area utilization is 83%
PHY-3001 : After packing: Len = 446176, Over = 486.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 83%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11819/24032.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 860080, over cnt = 2024(5%), over = 3445, worst = 9
PHY-1002 : len = 860360, over cnt = 1450(4%), over = 2068, worst = 7
PHY-1002 : len = 873096, over cnt = 740(2%), over = 975, worst = 7
PHY-1002 : len = 884680, over cnt = 354(1%), over = 420, worst = 4
PHY-1002 : len = 899272, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End global iterations;  1.363521s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (61.9%)

PHY-1001 : Congestion index: top1 = 65.80, top5 = 58.01, top10 = 54.02, top15 = 51.23.
PHY-3001 : End congestion estimation;  1.665209s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (65.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78444, tnet num: 15582, tinst num: 7916, tnode num: 89512, tedge num: 131274.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.218749s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (44.9%)

RUN-1004 : used memory is 595 MB, reserved memory is 581 MB, peak memory is 595 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15582 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.697167s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (42.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.30252e-05
PHY-3002 : Step(227): len = 432786, overlap = 504
PHY-3002 : Step(228): len = 431209, overlap = 504.75
PHY-3002 : Step(229): len = 424787, overlap = 512
PHY-3002 : Step(230): len = 422409, overlap = 514.75
PHY-3002 : Step(231): len = 415855, overlap = 537
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.60505e-05
PHY-3002 : Step(232): len = 419814, overlap = 522.5
PHY-3002 : Step(233): len = 421717, overlap = 519.5
PHY-3002 : Step(234): len = 428201, overlap = 496
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.21009e-05
PHY-3002 : Step(235): len = 440090, overlap = 473
PHY-3002 : Step(236): len = 446882, overlap = 463.5
PHY-3002 : Step(237): len = 456220, overlap = 437.25
PHY-3002 : Step(238): len = 456948, overlap = 432.25
PHY-3002 : Step(239): len = 456970, overlap = 432
PHY-3002 : Step(240): len = 454536, overlap = 432.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000101939
PHY-3002 : Step(241): len = 466469, overlap = 418.75
PHY-3002 : Step(242): len = 475748, overlap = 404.5
PHY-3002 : Step(243): len = 484331, overlap = 394.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.518652s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (6.0%)

PHY-3001 : Trial Legalized: Len = 655872
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 82%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 574/24032.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 879944, over cnt = 3545(10%), over = 6415, worst = 7
PHY-1002 : len = 910032, over cnt = 2112(6%), over = 2989, worst = 7
PHY-1002 : len = 936672, over cnt = 794(2%), over = 1097, worst = 6
PHY-1002 : len = 946768, over cnt = 305(0%), over = 407, worst = 6
PHY-1002 : len = 952512, over cnt = 59(0%), over = 88, worst = 4
PHY-1001 : End global iterations;  2.525024s wall, 2.015625s user + 0.031250s system = 2.046875s CPU (81.1%)

PHY-1001 : Congestion index: top1 = 61.03, top5 = 56.28, top10 = 52.96, top15 = 50.53.
PHY-3001 : End congestion estimation;  2.857154s wall, 2.218750s user + 0.031250s system = 2.250000s CPU (78.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15582 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.453988s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (79.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.88199e-05
PHY-3002 : Step(244): len = 564527, overlap = 156
PHY-3002 : Step(245): len = 539175, overlap = 207
PHY-3002 : Step(246): len = 526696, overlap = 210.75
PHY-3002 : Step(247): len = 523825, overlap = 218
PHY-3002 : Step(248): len = 516818, overlap = 214.5
PHY-3002 : Step(249): len = 511944, overlap = 216.5
PHY-3002 : Step(250): len = 508303, overlap = 210.75
PHY-3002 : Step(251): len = 507346, overlap = 211.5
PHY-3002 : Step(252): len = 506982, overlap = 210.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00017764
PHY-3002 : Step(253): len = 518761, overlap = 211
PHY-3002 : Step(254): len = 525612, overlap = 203
PHY-3002 : Step(255): len = 527915, overlap = 197.25
PHY-3002 : Step(256): len = 528658, overlap = 199.25
PHY-3002 : Step(257): len = 529690, overlap = 198.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00032835
PHY-3002 : Step(258): len = 537356, overlap = 190.25
PHY-3002 : Step(259): len = 547323, overlap = 187
PHY-3002 : Step(260): len = 556543, overlap = 183.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022854s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 605842, Over = 0
PHY-3001 : Spreading special nets. 73 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.044793s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (104.6%)

PHY-3001 : 113 instances has been re-located, deltaX = 44, deltaY = 63, maxDist = 3.
PHY-3001 : Final: Len = 607506, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78444, tnet num: 15582, tinst num: 7916, tnode num: 89512, tedge num: 131274.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.349658s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (60.2%)

RUN-1004 : used memory is 605 MB, reserved memory is 595 MB, peak memory is 628 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2261/24032.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 842480, over cnt = 3374(9%), over = 5984, worst = 7
PHY-1002 : len = 868528, over cnt = 1976(5%), over = 2861, worst = 7
PHY-1002 : len = 889224, over cnt = 890(2%), over = 1182, worst = 6
PHY-1002 : len = 907304, over cnt = 134(0%), over = 159, worst = 3
PHY-1002 : len = 910192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.468046s wall, 1.750000s user + 0.000000s system = 1.750000s CPU (70.9%)

PHY-1001 : Congestion index: top1 = 60.60, top5 = 55.19, top10 = 51.89, top15 = 49.52.
PHY-1001 : End incremental global routing;  2.779137s wall, 1.921875s user + 0.000000s system = 1.921875s CPU (69.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15582 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.459456s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (51.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.588950s wall, 2.359375s user + 0.000000s system = 2.359375s CPU (65.7%)

OPT-1001 : Current memory(MB): used = 614, reserve = 603, peak = 628.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14577/24032.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 910192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.131697s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (23.7%)

PHY-1001 : Congestion index: top1 = 60.60, top5 = 55.19, top10 = 51.89, top15 = 49.52.
OPT-1001 : End congestion update;  0.464592s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (33.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15582 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.395902s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (63.1%)

OPT-0007 : Start: WNS 998945 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.860622s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (47.2%)

OPT-1001 : Current memory(MB): used = 616, reserve = 603, peak = 628.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15582 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.389201s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (64.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14577/24032.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 910192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.121214s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (77.3%)

PHY-1001 : Congestion index: top1 = 60.60, top5 = 55.19, top10 = 51.89, top15 = 49.52.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15582 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.399840s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (43.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998945 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 60.206897
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  7.159429s wall, 4.453125s user + 0.000000s system = 4.453125s CPU (62.2%)

RUN-1003 : finish command "place" in  33.132504s wall, 20.406250s user + 0.875000s system = 21.281250s CPU (64.2%)

RUN-1004 : used memory is 577 MB, reserved memory is 561 MB, peak memory is 628 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.413315s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (90.7%)

RUN-1004 : used memory is 577 MB, reserved memory is 562 MB, peak memory is 633 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 7918 instances
RUN-1001 : 3894 mslices, 3894 lslices, 101 pads, 20 brams, 3 dsps
RUN-1001 : There are total 24032 nets
RUN-1001 : 13275 nets have 2 pins
RUN-1001 : 9262 nets have [3 - 5] pins
RUN-1001 : 862 nets have [6 - 10] pins
RUN-1001 : 345 nets have [11 - 20] pins
RUN-1001 : 222 nets have [21 - 99] pins
RUN-1001 : 66 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78444, tnet num: 15582, tinst num: 7916, tnode num: 89512, tedge num: 131274.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.224771s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (54.9%)

RUN-1004 : used memory is 576 MB, reserved memory is 572 MB, peak memory is 633 MB
PHY-1001 : 3894 mslices, 3894 lslices, 101 pads, 20 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15582 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 827664, over cnt = 3441(9%), over = 6278, worst = 7
PHY-1002 : len = 856504, over cnt = 2173(6%), over = 3265, worst = 7
PHY-1002 : len = 879632, over cnt = 1009(2%), over = 1413, worst = 6
PHY-1002 : len = 900424, over cnt = 53(0%), over = 70, worst = 5
PHY-1002 : len = 901552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.297388s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (63.9%)

PHY-1001 : Congestion index: top1 = 60.43, top5 = 54.28, top10 = 51.23, top15 = 48.88.
PHY-1001 : End global routing;  2.621342s wall, 1.562500s user + 0.046875s system = 1.609375s CPU (61.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 627, reserve = 616, peak = 633.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : clock net clk_gen_inst/clk0_out will be merged with clock clk_gen_inst/clk0_buf
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 902, reserve = 894, peak = 902.
PHY-1001 : End build detailed router design. 3.029578s wall, 2.000000s user + 0.062500s system = 2.062500s CPU (68.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 160416, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.547513s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (69.7%)

PHY-1001 : Current memory(MB): used = 935, reserve = 928, peak = 935.
PHY-1001 : End phase 1; 1.553147s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (69.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 62% nets.
PHY-1022 : len = 2.90505e+06, over cnt = 3180(0%), over = 3202, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 947, reserve = 939, peak = 948.
PHY-1001 : End initial routed; 19.050466s wall, 11.062500s user + 0.109375s system = 11.171875s CPU (58.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15015(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.045761s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (54.2%)

PHY-1001 : Current memory(MB): used = 963, reserve = 955, peak = 963.
PHY-1001 : End phase 2; 21.096292s wall, 12.171875s user + 0.109375s system = 12.281250s CPU (58.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 2.90505e+06, over cnt = 3180(0%), over = 3202, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.079214s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (19.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.79761e+06, over cnt = 1548(0%), over = 1554, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 3.301612s wall, 3.109375s user + 0.015625s system = 3.125000s CPU (94.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.78484e+06, over cnt = 651(0%), over = 651, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.185515s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (92.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.78353e+06, over cnt = 243(0%), over = 243, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.816674s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (72.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.78604e+06, over cnt = 46(0%), over = 46, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.576442s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (65.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.7875e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.361558s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (38.9%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.78792e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 6; 0.276587s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (33.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15015(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.082963s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (60.8%)

PHY-1001 : Commit to database.....
PHY-1001 : 784 feed throughs used by 441 nets
PHY-1001 : End commit to database; 1.821986s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (62.6%)

PHY-1001 : Current memory(MB): used = 1060, reserve = 1056, peak = 1060.
PHY-1001 : End phase 3; 10.731672s wall, 8.000000s user + 0.046875s system = 8.046875s CPU (75.0%)

PHY-1003 : Routed, final wirelength = 2.78792e+06
PHY-1001 : Current memory(MB): used = 1065, reserve = 1061, peak = 1065.
PHY-1001 : End export database. 0.122886s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (12.7%)

PHY-1001 : End detail routing;  36.850021s wall, 23.515625s user + 0.218750s system = 23.734375s CPU (64.4%)

RUN-1003 : finish command "route" in  41.298902s wall, 26.031250s user + 0.281250s system = 26.312500s CPU (63.7%)

RUN-1004 : used memory is 999 MB, reserved memory is 995 MB, peak memory is 1065 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                    15061   out of  19600   76.84%
#reg                     3005   out of  19600   15.33%
#le                     15365
  #lut only             12360   out of  15365   80.44%
  #reg only               304   out of  15365    1.98%
  #lut&reg               2701   out of  15365   17.58%
#dsp                        3   out of     29   10.34%
#bram                      12   out of     64   18.75%
  #bram9k                  12
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_7                                GCLK               io                 clk_syn_8.di                   2134
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc2    250
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    177
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck               132
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 71
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    53
#7        clk_gen_inst/clk0_buf                    GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                      |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                |15365  |14422   |639     |3021    |20      |3       |
|  ISP                               |AHBISP                                      |8219   |7912    |220     |618     |2       |0       |
|    u_5X5Window                     |slidingWindow_5X5                           |7644   |7545    |76      |273     |2       |0       |
|      u_fifo_1                      |fifo_buf                                    |1792   |1786    |6       |28      |0       |0       |
|      u_fifo_2                      |fifo_buf                                    |1782   |1776    |6       |27      |0       |0       |
|      u_fifo_3                      |fifo_buf                                    |1774   |1768    |6       |23      |0       |0       |
|      u_fifo_4                      |fifo_buf                                    |53     |47      |6       |24      |2       |0       |
|    u_demosaic                      |demosaic                                    |452    |256     |132     |264     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                  |125    |68      |29      |75      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                  |76     |35      |27      |48      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                  |94     |55      |33      |63      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                  |133    |90      |35      |66      |0       |0       |
|    u_gamma                         |gamma                                       |26     |26      |0       |16      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                   |10     |10      |0       |6       |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                   |6      |6       |0       |6       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                   |10     |10      |0       |4       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                        |8      |8       |0       |4       |0       |0       |
|    Decoder                         |AHBlite_Decoder                             |4      |4       |0       |0       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                            |4      |4       |0       |4       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                           |12     |12      |0       |9       |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                           |28     |28      |0       |14      |0       |0       |
|  RAM_CODE                          |Block_RAM                                   |8      |8       |0       |0       |4       |0       |
|  RAM_DATA                          |Block_RAM                                   |8      |8       |0       |2       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                    |8      |8       |0       |5       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                          |2      |2       |0       |2       |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                             |2      |2       |0       |2       |0       |0       |
|  U_sdram                           |SDRAM                                       |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                            |8      |8       |0       |3       |0       |0       |
|  clk_gen_inst                      |clk_gen                                     |0      |0       |0       |0       |0       |0       |
|  sd_reader                         |sd_reader                                   |598    |479     |102     |268     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                  |260    |223     |34      |132     |0       |0       |
|  sdram_top_inst                    |sdram_top                                   |712    |516     |103     |387     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                   |379    |226     |60      |261     |6       |0       |
|      rd_fifo_data                  |fifo_data                                   |142    |61      |18      |116     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |16     |0       |0       |16      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |37     |18      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |31     |23      |0       |31      |0       |0       |
|      wr_fifo_data                  |fifo_data                                   |143    |95      |18      |113     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |22     |22      |0       |22      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |39     |27      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |32     |26      |0       |32      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                  |333    |290     |43      |126     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                 |48     |39      |9       |23      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                 |76     |76      |0       |13      |0       |0       |
|      sdram_init_inst               |sdram_init                                  |45     |41      |4       |24      |0       |0       |
|      sdram_read_inst               |sdram_read                                  |97     |79      |18      |38      |0       |0       |
|      sdram_write_inst              |sdram_write                                 |67     |55      |12      |28      |0       |0       |
|  u_logic                           |cortexm0ds_logic                            |5072   |5004    |56      |1333    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                    |149    |84      |65      |26      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                              |507    |319     |93      |327     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                     |507    |319     |93      |327     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                 |224    |130     |0       |212     |0       |0       |
|        reg_inst                    |register                                    |224    |130     |0       |212     |0       |0       |
|      trigger_inst                  |trigger                                     |283    |189     |93      |115     |0       |0       |
|        bus_inst                    |bus_top                                     |106    |69      |36      |41      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                     |3      |2       |0       |3       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                     |50     |32      |18      |17      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                     |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                     |51     |33      |18      |19      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                    |110    |81      |29      |54      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       13228  
    #2          2       7937   
    #3          3        751   
    #4          4        574   
    #5        5-10       918   
    #6        11-50      481   
    #7       51-100      28    
    #8       101-500     44    
    #9        >500       16    
  Average     3.08             

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.756593s wall, 1.859375s user + 0.000000s system = 1.859375s CPU (105.9%)

RUN-1004 : used memory is 1000 MB, reserved memory is 996 MB, peak memory is 1065 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78444, tnet num: 15582, tinst num: 7916, tnode num: 89512, tedge num: 131274.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.198812s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (61.3%)

RUN-1004 : used memory is 1005 MB, reserved memory is 1000 MB, peak memory is 1065 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 15582 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 7 (7 unconstrainted).
TMR-5009 WARNING: No clock constraint on 7 clock net(s): 
		SWCLK_dup_1
		clk_148m_vga_dup_1
		clk_dup_7
		clk_gen_inst/clk0_out
		config_inst_syn_10
		sd_reader/clk
		sdram_top_inst/fifo_ctrl_inst/sys_clk
USR-6122 CRITICAL-WARNING: No clock constraint on PLL clk_gen_inst/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 2f07ad9db636683043c93dd49081cb305af47d90622fbf6b7e8df63a62d0ebd8 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 7916
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 24032, pip num: 184995
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 784
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3160 valid insts, and 489367 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100110101011101000011111
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  26.453881s wall, 101.234375s user + 1.171875s system = 102.406250s CPU (387.1%)

RUN-1004 : used memory is 1106 MB, reserved memory is 1105 MB, peak memory is 1278 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240506_101626.log"
