{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627232900160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627232900168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 25 22:38:19 2021 " "Processing started: Sun Jul 25 22:38:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627232900168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627232900168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IO_driver -c IO_driver " "Command: quartus_map --read_settings_files=on --write_settings_files=off IO_driver -c IO_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627232900168 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1627232901050 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627232901050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file io_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO_driver " "Found entity 1: IO_driver" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627232916448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627232916448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_2clk.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_2clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_2clk " "Found entity 1: fifo_2clk" {  } { { "fifo_2clk.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/fifo_2clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627232916453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627232916453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_1clk.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_1clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_1clk " "Found entity 1: fifo_1clk" {  } { { "fifo_1clk.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/fifo_1clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627232916462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627232916462 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IO_driver " "Elaborating entity \"IO_driver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627232916669 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(37) " "Verilog HDL assignment warning at IO_driver.v(37): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627232916671 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(46) " "Verilog HDL assignment warning at IO_driver.v(46): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627232916671 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(56) " "Verilog HDL assignment warning at IO_driver.v(56): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627232916672 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(57) " "Verilog HDL assignment warning at IO_driver.v(57): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627232916672 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(115) " "Verilog HDL assignment warning at IO_driver.v(115): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627232916672 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 IO_driver.v(119) " "Verilog HDL assignment warning at IO_driver.v(119): truncated value with size 3 to match size of target (2)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627232916672 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(164) " "Verilog HDL assignment warning at IO_driver.v(164): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627232916672 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(165) " "Verilog HDL assignment warning at IO_driver.v(165): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627232916672 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(166) " "Verilog HDL assignment warning at IO_driver.v(166): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627232916673 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(167) " "Verilog HDL assignment warning at IO_driver.v(167): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627232916673 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(168) " "Verilog HDL assignment warning at IO_driver.v(168): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627232916673 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(169) " "Verilog HDL assignment warning at IO_driver.v(169): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627232916673 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(170) " "Verilog HDL assignment warning at IO_driver.v(170): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627232916673 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(171) " "Verilog HDL assignment warning at IO_driver.v(171): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627232916674 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(172) " "Verilog HDL assignment warning at IO_driver.v(172): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627232916674 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(173) " "Verilog HDL assignment warning at IO_driver.v(173): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627232916674 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(174) " "Verilog HDL assignment warning at IO_driver.v(174): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627232916674 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(175) " "Verilog HDL assignment warning at IO_driver.v(175): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627232916675 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(176) " "Verilog HDL assignment warning at IO_driver.v(176): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627232916675 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(177) " "Verilog HDL assignment warning at IO_driver.v(177): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627232916675 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(178) " "Verilog HDL assignment warning at IO_driver.v(178): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627232916675 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(179) " "Verilog HDL assignment warning at IO_driver.v(179): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627232916675 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 IO_driver.v(226) " "Verilog HDL assignment warning at IO_driver.v(226): truncated value with size 32 to match size of target (16)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627232916677 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(228) " "Verilog HDL assignment warning at IO_driver.v(228): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627232916678 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(232) " "Verilog HDL assignment warning at IO_driver.v(232): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627232916678 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(233) " "Verilog HDL assignment warning at IO_driver.v(233): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627232916679 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(234) " "Verilog HDL assignment warning at IO_driver.v(234): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627232916679 "|IO_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO_driver.v(235) " "Verilog HDL assignment warning at IO_driver.v(235): truncated value with size 32 to match size of target (1)" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627232916679 "|IO_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_2clk fifo_2clk:spi_mosi_fifo " "Elaborating entity \"fifo_2clk\" for hierarchy \"fifo_2clk:spi_mosi_fifo\"" {  } { { "IO_driver.v" "spi_mosi_fifo" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627232916750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\"" {  } { { "fifo_2clk.v" "dcfifo_component" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/fifo_2clk.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627232917153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\"" {  } { { "fifo_2clk.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/fifo_2clk.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627232917155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627232917155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8192 " "Parameter \"lpm_numwords\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627232917155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627232917155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627232917155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627232917155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 13 " "Parameter \"lpm_widthu\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627232917155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627232917155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627232917155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627232917155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627232917155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627232917155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627232917155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627232917155 ""}  } { { "fifo_2clk.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/fifo_2clk.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627232917155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_2jj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_2jj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_2jj1 " "Found entity 1: dcfifo_2jj1" {  } { { "db/dcfifo_2jj1.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/dcfifo_2jj1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627232917227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627232917227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_2jj1 fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\|dcfifo_2jj1:auto_generated " "Elaborating entity \"dcfifo_2jj1\" for hierarchy \"fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\|dcfifo_2jj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627232917229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_977.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_977.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_977 " "Found entity 1: a_graycounter_977" {  } { { "db/a_graycounter_977.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/a_graycounter_977.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627232917295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627232917295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_977 fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\|dcfifo_2jj1:auto_generated\|a_graycounter_977:rdptr_g1p " "Elaborating entity \"a_graycounter_977\" for hierarchy \"fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\|dcfifo_2jj1:auto_generated\|a_graycounter_977:rdptr_g1p\"" {  } { { "db/dcfifo_2jj1.tdf" "rdptr_g1p" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/dcfifo_2jj1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627232917297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_5lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_5lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_5lc " "Found entity 1: a_graycounter_5lc" {  } { { "db/a_graycounter_5lc.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/a_graycounter_5lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627232917366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627232917366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_5lc fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\|dcfifo_2jj1:auto_generated\|a_graycounter_5lc:wrptr_g1p " "Elaborating entity \"a_graycounter_5lc\" for hierarchy \"fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\|dcfifo_2jj1:auto_generated\|a_graycounter_5lc:wrptr_g1p\"" {  } { { "db/dcfifo_2jj1.tdf" "wrptr_g1p" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/dcfifo_2jj1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627232917368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2v61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2v61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2v61 " "Found entity 1: altsyncram_2v61" {  } { { "db/altsyncram_2v61.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/altsyncram_2v61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627232917434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627232917434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2v61 fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\|dcfifo_2jj1:auto_generated\|altsyncram_2v61:fifo_ram " "Elaborating entity \"altsyncram_2v61\" for hierarchy \"fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\|dcfifo_2jj1:auto_generated\|altsyncram_2v61:fifo_ram\"" {  } { { "db/dcfifo_2jj1.tdf" "fifo_ram" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/dcfifo_2jj1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627232917436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/alt_synch_pipe_cpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627232917462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627232917462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\|dcfifo_2jj1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\|dcfifo_2jj1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\"" {  } { { "db/dcfifo_2jj1.tdf" "rs_dgwp" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/dcfifo_2jj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627232917464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2f9 " "Found entity 1: dffpipe_2f9" {  } { { "db/dffpipe_2f9.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/dffpipe_2f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627232917487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627232917487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2f9 fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\|dcfifo_2jj1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\|dffpipe_2f9:dffpipe12 " "Elaborating entity \"dffpipe_2f9\" for hierarchy \"fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\|dcfifo_2jj1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\|dffpipe_2f9:dffpipe12\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe12" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/alt_synch_pipe_cpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627232917490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_hpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_hpl " "Found entity 1: alt_synch_pipe_hpl" {  } { { "db/alt_synch_pipe_hpl.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/alt_synch_pipe_hpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627232917515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627232917515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_hpl fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\|dcfifo_2jj1:auto_generated\|alt_synch_pipe_hpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_hpl\" for hierarchy \"fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\|dcfifo_2jj1:auto_generated\|alt_synch_pipe_hpl:ws_dgrp\"" {  } { { "db/dcfifo_2jj1.tdf" "ws_dgrp" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/dcfifo_2jj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627232917516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3f9 " "Found entity 1: dffpipe_3f9" {  } { { "db/dffpipe_3f9.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/dffpipe_3f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627232917539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627232917539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3f9 fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\|dcfifo_2jj1:auto_generated\|alt_synch_pipe_hpl:ws_dgrp\|dffpipe_3f9:dffpipe15 " "Elaborating entity \"dffpipe_3f9\" for hierarchy \"fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\|dcfifo_2jj1:auto_generated\|alt_synch_pipe_hpl:ws_dgrp\|dffpipe_3f9:dffpipe15\"" {  } { { "db/alt_synch_pipe_hpl.tdf" "dffpipe15" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/alt_synch_pipe_hpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627232917542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_r76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_r76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_r76 " "Found entity 1: cmpr_r76" {  } { { "db/cmpr_r76.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/cmpr_r76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627232917617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627232917617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_r76 fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\|dcfifo_2jj1:auto_generated\|cmpr_r76:rdempty_eq_comp " "Elaborating entity \"cmpr_r76\" for hierarchy \"fifo_2clk:spi_mosi_fifo\|dcfifo:dcfifo_component\|dcfifo_2jj1:auto_generated\|cmpr_r76:rdempty_eq_comp\"" {  } { { "db/dcfifo_2jj1.tdf" "rdempty_eq_comp" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/dcfifo_2jj1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627232917619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_1clk fifo_1clk:generate_source_fifo_instances\[0\].source_fifo " "Elaborating entity \"fifo_1clk\" for hierarchy \"fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\"" {  } { { "IO_driver.v" "generate_source_fifo_instances\[0\].source_fifo" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627232918054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\"" {  } { { "fifo_1clk.v" "scfifo_component" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/fifo_1clk.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627232918326 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\"" {  } { { "fifo_1clk.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/fifo_1clk.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627232918327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627232918328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627232918328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16384 " "Parameter \"lpm_numwords\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627232918328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627232918328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627232918328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627232918328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 14 " "Parameter \"lpm_widthu\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627232918328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627232918328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627232918328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627232918328 ""}  } { { "fifo_1clk.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/fifo_1clk.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627232918328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5531.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_5531.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5531 " "Found entity 1: scfifo_5531" {  } { { "db/scfifo_5531.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/scfifo_5531.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627232918395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627232918395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5531 fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated " "Elaborating entity \"scfifo_5531\" for hierarchy \"fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627232918397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_cb31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_cb31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_cb31 " "Found entity 1: a_dpfifo_cb31" {  } { { "db/a_dpfifo_cb31.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/a_dpfifo_cb31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627232918425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627232918425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_cb31 fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated\|a_dpfifo_cb31:dpfifo " "Elaborating entity \"a_dpfifo_cb31\" for hierarchy \"fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated\|a_dpfifo_cb31:dpfifo\"" {  } { { "db/scfifo_5531.tdf" "dpfifo" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/scfifo_5531.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627232918428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5kh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5kh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5kh1 " "Found entity 1: altsyncram_5kh1" {  } { { "db/altsyncram_5kh1.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/altsyncram_5kh1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627232918499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627232918499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5kh1 fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated\|a_dpfifo_cb31:dpfifo\|altsyncram_5kh1:FIFOram " "Elaborating entity \"altsyncram_5kh1\" for hierarchy \"fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated\|a_dpfifo_cb31:dpfifo\|altsyncram_5kh1:FIFOram\"" {  } { { "db/a_dpfifo_cb31.tdf" "FIFOram" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/a_dpfifo_cb31.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627232918503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_a87.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_a87.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_a87 " "Found entity 1: decode_a87" {  } { { "db/decode_a87.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/decode_a87.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627232918578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627232918578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_a87 fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated\|a_dpfifo_cb31:dpfifo\|altsyncram_5kh1:FIFOram\|decode_a87:decode2 " "Elaborating entity \"decode_a87\" for hierarchy \"fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated\|a_dpfifo_cb31:dpfifo\|altsyncram_5kh1:FIFOram\|decode_a87:decode2\"" {  } { { "db/altsyncram_5kh1.tdf" "decode2" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/altsyncram_5kh1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627232918583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627232918656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627232918656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated\|a_dpfifo_cb31:dpfifo\|altsyncram_5kh1:FIFOram\|mux_j28:mux3 " "Elaborating entity \"mux_j28\" for hierarchy \"fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated\|a_dpfifo_cb31:dpfifo\|altsyncram_5kh1:FIFOram\|mux_j28:mux3\"" {  } { { "db/altsyncram_5kh1.tdf" "mux3" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/altsyncram_5kh1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627232918661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2u8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2u8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2u8 " "Found entity 1: cmpr_2u8" {  } { { "db/cmpr_2u8.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/cmpr_2u8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627232918728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627232918728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2u8 fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated\|a_dpfifo_cb31:dpfifo\|cmpr_2u8:almost_full_comparer " "Elaborating entity \"cmpr_2u8\" for hierarchy \"fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated\|a_dpfifo_cb31:dpfifo\|cmpr_2u8:almost_full_comparer\"" {  } { { "db/a_dpfifo_cb31.tdf" "almost_full_comparer" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/a_dpfifo_cb31.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627232918732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2u8 fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated\|a_dpfifo_cb31:dpfifo\|cmpr_2u8:two_comparison " "Elaborating entity \"cmpr_2u8\" for hierarchy \"fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated\|a_dpfifo_cb31:dpfifo\|cmpr_2u8:two_comparison\"" {  } { { "db/a_dpfifo_cb31.tdf" "two_comparison" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/a_dpfifo_cb31.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627232918738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fpb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fpb " "Found entity 1: cntr_fpb" {  } { { "db/cntr_fpb.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/cntr_fpb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627232918807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627232918807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fpb fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated\|a_dpfifo_cb31:dpfifo\|cntr_fpb:rd_ptr_msb " "Elaborating entity \"cntr_fpb\" for hierarchy \"fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated\|a_dpfifo_cb31:dpfifo\|cntr_fpb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_cb31.tdf" "rd_ptr_msb" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/a_dpfifo_cb31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627232918811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sp7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sp7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sp7 " "Found entity 1: cntr_sp7" {  } { { "db/cntr_sp7.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/cntr_sp7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627232918887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627232918887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sp7 fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated\|a_dpfifo_cb31:dpfifo\|cntr_sp7:usedw_counter " "Elaborating entity \"cntr_sp7\" for hierarchy \"fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated\|a_dpfifo_cb31:dpfifo\|cntr_sp7:usedw_counter\"" {  } { { "db/a_dpfifo_cb31.tdf" "usedw_counter" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/a_dpfifo_cb31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627232918892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gpb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gpb " "Found entity 1: cntr_gpb" {  } { { "db/cntr_gpb.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/cntr_gpb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627232918960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627232918960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gpb fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated\|a_dpfifo_cb31:dpfifo\|cntr_gpb:wr_ptr " "Elaborating entity \"cntr_gpb\" for hierarchy \"fifo_1clk:generate_source_fifo_instances\[0\].source_fifo\|scfifo:scfifo_component\|scfifo_5531:auto_generated\|a_dpfifo_cb31:dpfifo\|cntr_gpb:wr_ptr\"" {  } { { "db/a_dpfifo_cb31.tdf" "wr_ptr" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/a_dpfifo_cb31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627232918964 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1627232930637 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "IO_driver.v" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v" 39 -1 0 } } { "db/a_graycounter_977.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/a_graycounter_977.tdf" 32 2 0 } } { "db/a_graycounter_5lc.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/a_graycounter_5lc.tdf" 32 2 0 } } { "db/a_graycounter_977.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/a_graycounter_977.tdf" 49 2 0 } } { "db/a_graycounter_5lc.tdf" "" { Text "C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/a_graycounter_5lc.tdf" 49 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1627232930744 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1627232930744 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1627232932365 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1627232934206 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1627232935257 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627232935257 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3725 " "Implemented 3725 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Implemented 31 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1627232935766 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1627232935766 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3606 " "Implemented 3606 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1627232935766 ""} { "Info" "ICUT_CUT_TM_RAMS" "66 " "Implemented 66 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1627232935766 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1627232935766 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627232935820 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 25 22:38:55 2021 " "Processing ended: Sun Jul 25 22:38:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627232935820 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627232935820 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627232935820 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627232935820 ""}
