$date
	Thu Apr 27 16:23:01 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_test4 $end
$var wire 1 ! RegWrite $end
$var wire 1 " RegDst $end
$var wire 1 # MemtoReg $end
$var wire 1 $ MemWrite $end
$var wire 1 % Jump $end
$var wire 1 & ExtOp $end
$var wire 1 ' Branch $end
$var wire 3 ( ALUop [2:0] $end
$var wire 1 ) ALUSrc $end
$var reg 6 * op [5:0] $end
$scope module u_test4 $end
$var wire 1 ' Branch $end
$var wire 1 % Jump $end
$var wire 1 $ MemWrite $end
$var wire 1 # MemtoReg $end
$var wire 1 " RegDst $end
$var wire 6 + op [5:0] $end
$var wire 1 ! RegWrite $end
$var wire 1 & ExtOp $end
$var wire 3 , ALUop [2:0] $end
$var wire 1 ) ALUSrc $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 ,
b0 +
b0 *
0)
b1 (
0'
0&
0%
0$
0#
1"
1!
$end
#10000
1)
0"
1!
b10 (
b10 ,
b1101 *
b1101 +
#20000
1#
1&
1)
1!
b0 (
b0 ,
b100011 *
b100011 +
#30000
1)
0#
0!
1$
1&
b101011 *
b101011 +
#40000
1'
b100 (
b100 ,
0)
0$
0&
b100 *
b100 +
#50000
1%
0'
b0 (
b0 ,
b10 *
b10 +
#60000
