
*** Running vivado
    with args -log top_gen_control_reg_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_gen_control_reg_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_gen_control_reg_0_0.tcl -notrace
Command: synth_design -top top_gen_control_reg_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22922 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1299.531 ; gain = 87.000 ; free physical = 3908 ; free virtual = 9566
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_gen_control_reg_0_0' [/home/hernan/MyS_tf1/MyS_tf1.srcs/sources_1/bd/top_gen/ip/top_gen_control_reg_0_0/synth/top_gen_control_reg_0_0.vhd:85]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEFAULT_DIV bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'control_reg_v1_0' declared at '/home/hernan/MyS_tf1/MyS_tf1.srcs/sources_1/bd/top_gen/ipshared/1412/hdl/control_reg_v1_0.vhd:5' bound to instance 'U0' of component 'control_reg_v1_0' [/home/hernan/MyS_tf1/MyS_tf1.srcs/sources_1/bd/top_gen/ip/top_gen_control_reg_0_0/synth/top_gen_control_reg_0_0.vhd:153]
INFO: [Synth 8-638] synthesizing module 'control_reg_v1_0' [/home/hernan/MyS_tf1/MyS_tf1.srcs/sources_1/bd/top_gen/ipshared/1412/hdl/control_reg_v1_0.vhd:50]
	Parameter DEFAULT_DIV bound to: 2 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEFAULT_DIV bound to: 2 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'control_reg_v1_0_S00_AXI' declared at '/home/hernan/MyS_tf1/MyS_tf1.srcs/sources_1/bd/top_gen/ipshared/1412/hdl/control_reg_v1_0_S00_AXI.vhd:5' bound to instance 'control_reg_v1_0_S00_AXI_inst' of component 'control_reg_v1_0_S00_AXI' [/home/hernan/MyS_tf1/MyS_tf1.srcs/sources_1/bd/top_gen/ipshared/1412/hdl/control_reg_v1_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'control_reg_v1_0_S00_AXI' [/home/hernan/MyS_tf1/MyS_tf1.srcs/sources_1/bd/top_gen/ipshared/1412/hdl/control_reg_v1_0_S00_AXI.vhd:90]
	Parameter DEFAULT_DIV bound to: 2 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/hernan/MyS_tf1/MyS_tf1.srcs/sources_1/bd/top_gen/ipshared/1412/hdl/control_reg_v1_0_S00_AXI.vhd:227]
INFO: [Synth 8-226] default block is never used [/home/hernan/MyS_tf1/MyS_tf1.srcs/sources_1/bd/top_gen/ipshared/1412/hdl/control_reg_v1_0_S00_AXI.vhd:357]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/hernan/MyS_tf1/MyS_tf1.srcs/sources_1/bd/top_gen/ipshared/1412/hdl/control_reg_v1_0_S00_AXI.vhd:225]
INFO: [Synth 8-256] done synthesizing module 'control_reg_v1_0_S00_AXI' (1#1) [/home/hernan/MyS_tf1/MyS_tf1.srcs/sources_1/bd/top_gen/ipshared/1412/hdl/control_reg_v1_0_S00_AXI.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'control_reg_v1_0' (2#1) [/home/hernan/MyS_tf1/MyS_tf1.srcs/sources_1/bd/top_gen/ipshared/1412/hdl/control_reg_v1_0.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'top_gen_control_reg_0_0' (3#1) [/home/hernan/MyS_tf1/MyS_tf1.srcs/sources_1/bd/top_gen/ip/top_gen_control_reg_0_0/synth/top_gen_control_reg_0_0.vhd:85]
WARNING: [Synth 8-3331] design control_reg_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design control_reg_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design control_reg_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design control_reg_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design control_reg_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design control_reg_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1343.141 ; gain = 130.609 ; free physical = 3921 ; free virtual = 9580
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1343.141 ; gain = 130.609 ; free physical = 3921 ; free virtual = 9579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1343.141 ; gain = 130.609 ; free physical = 3921 ; free virtual = 9579
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1645.754 ; gain = 0.000 ; free physical = 3683 ; free virtual = 9341
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:58 . Memory (MB): peak = 1645.754 ; gain = 433.223 ; free physical = 3751 ; free virtual = 9409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:58 . Memory (MB): peak = 1645.754 ; gain = 433.223 ; free physical = 3751 ; free virtual = 9409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:58 . Memory (MB): peak = 1645.754 ; gain = 433.223 ; free physical = 3751 ; free virtual = 9409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:58 . Memory (MB): peak = 1645.754 ; gain = 433.223 ; free physical = 3744 ; free virtual = 9402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module control_reg_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design top_gen_control_reg_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design top_gen_control_reg_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design top_gen_control_reg_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design top_gen_control_reg_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design top_gen_control_reg_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design top_gen_control_reg_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/control_reg_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/control_reg_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/control_reg_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/control_reg_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/control_reg_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/control_reg_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/control_reg_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/control_reg_v1_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module top_gen_control_reg_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_reg_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module top_gen_control_reg_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_reg_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module top_gen_control_reg_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_reg_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module top_gen_control_reg_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_reg_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module top_gen_control_reg_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_reg_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module top_gen_control_reg_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_reg_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module top_gen_control_reg_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:59 . Memory (MB): peak = 1645.754 ; gain = 433.223 ; free physical = 3731 ; free virtual = 9393
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:01:12 . Memory (MB): peak = 1645.754 ; gain = 433.223 ; free physical = 3603 ; free virtual = 9266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:12 . Memory (MB): peak = 1645.754 ; gain = 433.223 ; free physical = 3603 ; free virtual = 9265
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:01:12 . Memory (MB): peak = 1645.754 ; gain = 433.223 ; free physical = 3601 ; free virtual = 9264
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:01:13 . Memory (MB): peak = 1645.754 ; gain = 433.223 ; free physical = 3602 ; free virtual = 9264
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:01:13 . Memory (MB): peak = 1645.754 ; gain = 433.223 ; free physical = 3602 ; free virtual = 9264
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:01:13 . Memory (MB): peak = 1645.754 ; gain = 433.223 ; free physical = 3602 ; free virtual = 9264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:01:13 . Memory (MB): peak = 1645.754 ; gain = 433.223 ; free physical = 3602 ; free virtual = 9264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:01:13 . Memory (MB): peak = 1645.754 ; gain = 433.223 ; free physical = 3602 ; free virtual = 9264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:01:13 . Memory (MB): peak = 1645.754 ; gain = 433.223 ; free physical = 3602 ; free virtual = 9264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     3|
|4     |LUT4 |    20|
|5     |LUT5 |     2|
|6     |LUT6 |    33|
|7     |FDRE |   166|
|8     |FDSE |     3|
+------+-----+------+

Report Instance Areas: 
+------+----------------------------------+-------------------------+------+
|      |Instance                          |Module                   |Cells |
+------+----------------------------------+-------------------------+------+
|1     |top                               |                         |   229|
|2     |  U0                              |control_reg_v1_0         |   229|
|3     |    control_reg_v1_0_S00_AXI_inst |control_reg_v1_0_S00_AXI |   229|
+------+----------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:01:13 . Memory (MB): peak = 1645.754 ; gain = 433.223 ; free physical = 3602 ; free virtual = 9264
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 1645.754 ; gain = 130.609 ; free physical = 3660 ; free virtual = 9322
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:01:14 . Memory (MB): peak = 1645.762 ; gain = 433.223 ; free physical = 3661 ; free virtual = 9323
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:15 . Memory (MB): peak = 1645.762 ; gain = 452.688 ; free physical = 3652 ; free virtual = 9315
INFO: [Common 17-1381] The checkpoint '/home/hernan/MyS_tf1/MyS_tf1.runs/top_gen_control_reg_0_0_synth_1/top_gen_control_reg_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/hernan/MyS_tf1/MyS_tf1.srcs/sources_1/bd/top_gen/ip/top_gen_control_reg_0_0/top_gen_control_reg_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/hernan/MyS_tf1/MyS_tf1.runs/top_gen_control_reg_0_0_synth_1/top_gen_control_reg_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_gen_control_reg_0_0_utilization_synth.rpt -pb top_gen_control_reg_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1669.766 ; gain = 0.000 ; free physical = 3653 ; free virtual = 9315
INFO: [Common 17-206] Exiting Vivado at Wed Oct  5 16:34:20 2022...
