Half Adder Design
=================

```
Inputs: in1, in2;
Outputs: out, carry;

Parts:
  xor XOR,
  and AND;

Wires:
  in1 -> xor.in1,
  in2 -> xor.in2,
  xor.out -> out,

  in1 -> and.in1,
  in2 -> and.in2,
  and.out -> carry;
```
