#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_28.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_28.QCK[0] (Q_FRAG)                                       2.004    16.563
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.956
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_28_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.255
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_28_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.164
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_28.QD[0] (Q_FRAG)                                        0.000    21.164
data arrival time                                                                                                                  21.164

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_28.QCK[0] (Q_FRAG)                                       2.004    16.563
clock uncertainty                                                                                                         0.000    16.563
cell hold time                                                                                                            0.571    17.134
data required time                                                                                                                 17.134
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.134
data arrival time                                                                                                                  21.164
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 2
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_18.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_18.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_18.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_18.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_18_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_18_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_18.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                  21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_18.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.151
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 3
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_19.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_19.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_19.QCK[0] (Q_FRAG)                                       2.004    16.563
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_19.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.956
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_19_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.255
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_19_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.164
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_19.QD[0] (Q_FRAG)                                        0.000    21.164
data arrival time                                                                                                                  21.164

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_19.QCK[0] (Q_FRAG)                                       2.004    16.563
clock uncertainty                                                                                                         0.000    16.563
cell hold time                                                                                                            0.571    17.134
data required time                                                                                                                 17.134
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.134
data arrival time                                                                                                                  21.164
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 4
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_20.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_20.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_20.QCK[0] (Q_FRAG)                                       2.004    16.563
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.956
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_20_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.255
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_20_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.164
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_20.QD[0] (Q_FRAG)                                        0.000    21.164
data arrival time                                                                                                                  21.164

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_20.QCK[0] (Q_FRAG)                                       2.004    16.563
clock uncertainty                                                                                                         0.000    16.563
cell hold time                                                                                                            0.571    17.134
data required time                                                                                                                 17.134
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.134
data arrival time                                                                                                                  21.164
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 5
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_21.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_21.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_21.QCK[0] (Q_FRAG)                                       2.004    16.563
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.956
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_21_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.255
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_21_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.164
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_21.QD[0] (Q_FRAG)                                        0.000    21.164
data arrival time                                                                                                                  21.164

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_21.QCK[0] (Q_FRAG)                                       2.004    16.563
clock uncertainty                                                                                                         0.000    16.563
cell hold time                                                                                                            0.571    17.134
data required time                                                                                                                 17.134
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.134
data arrival time                                                                                                                  21.164
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 6
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_22.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_22.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_22.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_22.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_22_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_22_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_22.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                  21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_22.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.151
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 7
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_24.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_24.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_24.QCK[0] (Q_FRAG)                                       2.004    16.563
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.956
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_24_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.255
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_24_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.164
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_24.QD[0] (Q_FRAG)                                        0.000    21.164
data arrival time                                                                                                                  21.164

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_24.QCK[0] (Q_FRAG)                                       2.004    16.563
clock uncertainty                                                                                                         0.000    16.563
cell hold time                                                                                                            0.571    17.134
data required time                                                                                                                 17.134
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.134
data arrival time                                                                                                                  21.164
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 8
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_25.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_25.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_25.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_25_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_25_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_25.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                  21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_25.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.151
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 9
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_27.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_27.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_27.QCK[0] (Q_FRAG)                                       1.990    16.549
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_27.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_27_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.241
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_27_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.150
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_27.QD[0] (Q_FRAG)                                        0.000    21.150
data arrival time                                                                                                                  21.150

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_27.QCK[0] (Q_FRAG)                                       1.990    16.549
clock uncertainty                                                                                                         0.000    16.549
cell hold time                                                                                                            0.571    17.120
data required time                                                                                                                 17.120
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.120
data arrival time                                                                                                                  21.150
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 10
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_17.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_17.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_17.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_17.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_17_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_17_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_17.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                  21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_17.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.151
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 11
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_29.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_29.QCK[0] (Q_FRAG)                                       2.004    16.563
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.956
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_29_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.255
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_29_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.164
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_29.QD[0] (Q_FRAG)                                        0.000    21.164
data arrival time                                                                                                                  21.164

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_29.QCK[0] (Q_FRAG)                                       2.004    16.563
clock uncertainty                                                                                                         0.000    16.563
cell hold time                                                                                                            0.571    17.134
data required time                                                                                                                 17.134
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.134
data arrival time                                                                                                                  21.164
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 12
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_1.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_1.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_1.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_1_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_1.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                 21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_1.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                        0.000    16.550
cell hold time                                                                                                           0.571    17.121
data required time                                                                                                                17.121
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -17.121
data arrival time                                                                                                                 21.151
----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                        4.030


#Path 13
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_2.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_2.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_2.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_2_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_2.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                 21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_2.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                        0.000    16.550
cell hold time                                                                                                           0.571    17.121
data required time                                                                                                                17.121
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -17.121
data arrival time                                                                                                                 21.151
----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                        4.030


#Path 14
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_3.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_3.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_3.QCK[0] (Q_FRAG)                                       2.004    16.563
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.956
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_3_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.255
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.164
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_3.QD[0] (Q_FRAG)                                        0.000    21.164
data arrival time                                                                                                                 21.164

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_3.QCK[0] (Q_FRAG)                                       2.004    16.563
clock uncertainty                                                                                                        0.000    16.563
cell hold time                                                                                                           0.571    17.134
data required time                                                                                                                17.134
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -17.134
data arrival time                                                                                                                 21.164
----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                        4.030


#Path 15
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_4.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_4.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_4.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_4_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_4.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                 21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_4.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                        0.000    16.550
cell hold time                                                                                                           0.571    17.121
data required time                                                                                                                17.121
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -17.121
data arrival time                                                                                                                 21.151
----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                        4.030


#Path 16
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_5.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_5.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_5.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_5_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_5.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                 21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_5.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                        0.000    16.550
cell hold time                                                                                                           0.571    17.121
data required time                                                                                                                17.121
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -17.121
data arrival time                                                                                                                 21.151
----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                        4.030


#Path 17
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_6.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_6.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_6_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_6.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                 21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_6.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                        0.000    16.550
cell hold time                                                                                                           0.571    17.121
data required time                                                                                                                17.121
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -17.121
data arrival time                                                                                                                 21.151
----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                        4.030


#Path 18
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q.QCK[0] (Q_FRAG)                                       2.004    16.563
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.956
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.255
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.164
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q.QD[0] (Q_FRAG)                                        0.000    21.164
data arrival time                                                                                                               21.164

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q.QCK[0] (Q_FRAG)                                       2.004    16.563
clock uncertainty                                                                                                      0.000    16.563
cell hold time                                                                                                         0.571    17.134
data required time                                                                                                              17.134
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -17.134
data arrival time                                                                                                               21.164
--------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                      4.030


#Path 19
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_16.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_16.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_16.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_16_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_16_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_16.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                  21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_16.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.151
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 20
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_10.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_10.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_10.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_10_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_10_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_10.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                  21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_10.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.151
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 21
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_11.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_11.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_11.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_11_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_11_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_11.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                  21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_11.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.151
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 22
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_12.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_12.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_12.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_12.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_12_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_12_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_12.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                  21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_12.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.151
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 23
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_13.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_13.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_13.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_13.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_13_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_13_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_13.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                  21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_13.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.151
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 24
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_14.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_14.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_14.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_14_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_14_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_14.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                  21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_14.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.151
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 25
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_7.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_7.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_7.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_7_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_7.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                 21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_7.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                        0.000    16.550
cell hold time                                                                                                           0.571    17.121
data required time                                                                                                                17.121
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -17.121
data arrival time                                                                                                                 21.151
----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                        4.030


#Path 26
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_8.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_8.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_8.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_8_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_8_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_8.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                 21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_8.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                        0.000    16.550
cell hold time                                                                                                           0.571    17.121
data required time                                                                                                                17.121
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -17.121
data arrival time                                                                                                                 21.151
----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                        4.030


#Path 27
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_9.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_9.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_9.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_9.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_9_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_9.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                 21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_9.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                        0.000    16.550
cell hold time                                                                                                           0.571    17.121
data required time                                                                                                                17.121
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -17.121
data arrival time                                                                                                                 21.151
----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                        4.030


#Path 28
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.g_ONION_PWM.reset_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.g_ONION_PWM.reset_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                           13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                            1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.g_ONION_PWM.reset_dffc_Q.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.g_ONION_PWM.reset_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.g_ONION_PWM.reset_dffc_Q_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.g_ONION_PWM.reset_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.g_ONION_PWM.reset_dffc_Q.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                    21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                           13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                            1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.g_ONION_PWM.reset_dffc_Q.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                           0.000    16.550
cell hold time                                                                                                              0.571    17.121
data required time                                                                                                                   17.121
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -17.121
data arrival time                                                                                                                    21.151
-------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                           4.030


#Path 29
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_20.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_20.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_20.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_20_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_20_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_20.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                  21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_20.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.151
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 30
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_21.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_21.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_21.QCK[0] (Q_FRAG)                                       2.004    16.563
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.956
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_21_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.255
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_21_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.164
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_21.QD[0] (Q_FRAG)                                        0.000    21.164
data arrival time                                                                                                                  21.164

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_21.QCK[0] (Q_FRAG)                                       2.004    16.563
clock uncertainty                                                                                                         0.000    16.563
cell hold time                                                                                                            0.571    17.134
data required time                                                                                                                 17.134
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.134
data arrival time                                                                                                                  21.164
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 31
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_22.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_22.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_22.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_22.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_22_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_22_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_22.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                  21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_22.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.151
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 32
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_24.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_24.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_24.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_24_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_24_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_24.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                  21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_24.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.151
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 33
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_25.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_25.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_25.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_25_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_25_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_25.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                  21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_25.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.151
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 34
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_30.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_30.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_30.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_30_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_30_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_30.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                  21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_30.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.151
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 35
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_15.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_15.QCK[0] (Q_FRAG)                                       2.004    16.563
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.956
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_15_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.255
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_15_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.164
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_15.QD[0] (Q_FRAG)                                        0.000    21.164
data arrival time                                                                                                                  21.164

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_15.QCK[0] (Q_FRAG)                                       2.004    16.563
clock uncertainty                                                                                                         0.000    16.563
cell hold time                                                                                                            0.571    17.134
data required time                                                                                                                 17.134
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.134
data arrival time                                                                                                                  21.164
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 36
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_6.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_6.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_6_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_6.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                 21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_6.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                        0.000    16.550
cell hold time                                                                                                           0.571    17.121
data required time                                                                                                                17.121
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -17.121
data arrival time                                                                                                                 21.151
----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                        4.030


#Path 37
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_25.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_25.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_25.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_25_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_25_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_25.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                  21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_25.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.151
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 38
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_26.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_26.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_26.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_26_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_26_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_26.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                  21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_26.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.151
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 39
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_27.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_27.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_27.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_27.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_27_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_27_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_27.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                  21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_27.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.151
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 40
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_1.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_1.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_1.QCK[0] (Q_FRAG)                                       2.004    16.563
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.956
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_1_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.255
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.164
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_1.QD[0] (Q_FRAG)                                        0.000    21.164
data arrival time                                                                                                                 21.164

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_1.QCK[0] (Q_FRAG)                                       2.004    16.563
clock uncertainty                                                                                                        0.000    16.563
cell hold time                                                                                                           0.571    17.134
data required time                                                                                                                17.134
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -17.134
data arrival time                                                                                                                 21.164
----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                        4.030


#Path 41
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_2.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_2.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_2.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_2_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_2.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                 21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_2.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                        0.000    16.550
cell hold time                                                                                                           0.571    17.121
data required time                                                                                                                17.121
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -17.121
data arrival time                                                                                                                 21.151
----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                        4.030


#Path 42
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_3.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_3.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_3.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_3_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_3.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                 21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_3.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                        0.000    16.550
cell hold time                                                                                                           0.571    17.121
data required time                                                                                                                17.121
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -17.121
data arrival time                                                                                                                 21.151
----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                        4.030


#Path 43
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_4.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_4.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_4.QCK[0] (Q_FRAG)                                       2.004    16.563
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.956
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_4_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.255
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.164
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_4.QD[0] (Q_FRAG)                                        0.000    21.164
data arrival time                                                                                                                 21.164

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_4.QCK[0] (Q_FRAG)                                       2.004    16.563
clock uncertainty                                                                                                        0.000    16.563
cell hold time                                                                                                           0.571    17.134
data required time                                                                                                                17.134
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -17.134
data arrival time                                                                                                                 21.164
----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                        4.030


#Path 44
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_5.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_5.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_5.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_5_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_5.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                 21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_5.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                        0.000    16.550
cell hold time                                                                                                           0.571    17.121
data required time                                                                                                                17.121
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -17.121
data arrival time                                                                                                                 21.151
----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                        4.030


#Path 45
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_23.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_23.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_23.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_23_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_23_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_23.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                  21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_23.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.151
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 46
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                               21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                      0.000    16.550
cell hold time                                                                                                         0.571    17.121
data required time                                                                                                              17.121
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -17.121
data arrival time                                                                                                               21.151
--------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                      4.030


#Path 47
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.reset_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.reset_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                           13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                            1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.reset_dffc_Q.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.reset_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.reset_dffc_Q_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.reset_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.reset_dffc_Q.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                    21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                           13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                            1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.reset_dffc_Q.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                           0.000    16.550
cell hold time                                                                                                              0.571    17.121
data required time                                                                                                                   17.121
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -17.121
data arrival time                                                                                                                    21.151
-------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                           4.030


#Path 48
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_10.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_10.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_10.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_10_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_10_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_10.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                  21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_10.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.151
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 49
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_12.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_12.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_12.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_12.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_12_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_12_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_12.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                  21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_12.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.151
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 50
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_13.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_13.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_13.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_13.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_13_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_13_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_13.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                  21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_13.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.151
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 51
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_14.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_14.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_14.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_14_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_14_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_14.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                  21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_14.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.151
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 52
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_7.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_7.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_7.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_7_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_7.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                 21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_7.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                        0.000    16.550
cell hold time                                                                                                           0.571    17.121
data required time                                                                                                                17.121
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -17.121
data arrival time                                                                                                                 21.151
----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                        4.030


#Path 53
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_9.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_9.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_9.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_9.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_9_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_9.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                 21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_9.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                        0.000    16.550
cell hold time                                                                                                           0.571    17.121
data required time                                                                                                                17.121
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -17.121
data arrival time                                                                                                                 21.151
----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                        4.030


#Path 54
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_15.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_15.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_15_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_15_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_15.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                  21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_15.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.151
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 55
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_10.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_10.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_10.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_10_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_10_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_10.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                  21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_10.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.151
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 56
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_11.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_11.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_11.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_11_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_11_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_11.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                  21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_11.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.151
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 57
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_12.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_12.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_12.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_12.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_12_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_12_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_12.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                  21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_12.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.151
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 58
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_13.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_13.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_13.QCK[0] (Q_FRAG)                                       2.004    16.563
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_13.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.956
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_13_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.255
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_13_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.164
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_13.QD[0] (Q_FRAG)                                        0.000    21.164
data arrival time                                                                                                                  21.164

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_13.QCK[0] (Q_FRAG)                                       2.004    16.563
clock uncertainty                                                                                                         0.000    16.563
cell hold time                                                                                                            0.571    17.134
data required time                                                                                                                 17.134
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.134
data arrival time                                                                                                                  21.164
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 59
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_14.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_14.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_14.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_14_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_14_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_14.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                  21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_14.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.151
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 60
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_7.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_7.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_7.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_7_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_7.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                 21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_7.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                        0.000    16.550
cell hold time                                                                                                           0.571    17.121
data required time                                                                                                                17.121
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -17.121
data arrival time                                                                                                                 21.151
----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                        4.030


#Path 61
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_8.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_8.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_8.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_8_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_8_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_8.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                 21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_8.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                        0.000    16.550
cell hold time                                                                                                           0.571    17.121
data required time                                                                                                                17.121
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -17.121
data arrival time                                                                                                                 21.151
----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                        4.030


#Path 62
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_9.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_9.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_9.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_9.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_9_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_9.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                 21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_9.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                        0.000    16.550
cell hold time                                                                                                           0.571    17.121
data required time                                                                                                                17.121
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -17.121
data arrival time                                                                                                                 21.151
----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                        4.030


#Path 63
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_15.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_15.QCK[0] (Q_FRAG)                                       2.004    16.563
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.956
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_15_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.255
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_15_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.164
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_15.QD[0] (Q_FRAG)                                        0.000    21.164
data arrival time                                                                                                                  21.164

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_15.QCK[0] (Q_FRAG)                                       2.004    16.563
clock uncertainty                                                                                                         0.000    16.563
cell hold time                                                                                                            0.571    17.134
data required time                                                                                                                 17.134
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.134
data arrival time                                                                                                                  21.164
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 64
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_16.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_16.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_16.QCK[0] (Q_FRAG)                                       2.004    16.563
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.956
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_16_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.255
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_16_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.164
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_16.QD[0] (Q_FRAG)                                        0.000    21.164
data arrival time                                                                                                                  21.164

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_16.QCK[0] (Q_FRAG)                                       2.004    16.563
clock uncertainty                                                                                                         0.000    16.563
cell hold time                                                                                                            0.571    17.134
data required time                                                                                                                 17.134
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.134
data arrival time                                                                                                                  21.164
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 65
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_17.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_17.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_17.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_17.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_17_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_17_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_17.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                  21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_17.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.151
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 66
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_18.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_18.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_18.QCK[0] (Q_FRAG)                                       2.004    16.563
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_18.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.956
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_18_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.255
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_18_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.164
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_18.QD[0] (Q_FRAG)                                        0.000    21.164
data arrival time                                                                                                                  21.164

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_18.QCK[0] (Q_FRAG)                                       2.004    16.563
clock uncertainty                                                                                                         0.000    16.563
cell hold time                                                                                                            0.571    17.134
data required time                                                                                                                 17.134
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.134
data arrival time                                                                                                                  21.164
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 67
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_19.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_19.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_19.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_19.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_19_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_19_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_19.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                  21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_19.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.151
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 68
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_20.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_20.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_20.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_20_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_20_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_20.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                  21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_20.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.151
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 69
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_21.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_21.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_21.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_21_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_21_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_21.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                  21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_21.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.151
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 70
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_22.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_22.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_22.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_22.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_22_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_22_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_22.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                  21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_22.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.151
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.030


#Path 71
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q.QCK[0] (Q_FRAG)                                       2.004    16.563
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.956
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.255
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.164
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q.QD[0] (Q_FRAG)                                        0.000    21.164
data arrival time                                                                                                               21.164

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q.QCK[0] (Q_FRAG)                                       2.004    16.563
clock uncertainty                                                                                                      0.000    16.563
cell hold time                                                                                                         0.571    17.134
data required time                                                                                                              17.134
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -17.134
data arrival time                                                                                                               21.164
--------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                      4.030


#Path 72
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.b_ONION_PWM.reset_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.b_ONION_PWM.reset_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                           13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                            1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.b_ONION_PWM.reset_dffc_Q.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.b_ONION_PWM.reset_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.b_ONION_PWM.reset_dffc_Q_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.b_ONION_PWM.reset_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.b_ONION_PWM.reset_dffc_Q.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                    21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                           13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                            1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.b_ONION_PWM.reset_dffc_Q.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                           0.000    16.550
cell hold time                                                                                                              0.571    17.121
data required time                                                                                                                   17.121
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -17.121
data arrival time                                                                                                                    21.151
-------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                           4.030


#Path 73
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_1.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_1.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_1.QCK[0] (Q_FRAG)                                       2.004    16.563
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.956
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_1_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.255
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.164
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_1.QD[0] (Q_FRAG)                                        0.000    21.164
data arrival time                                                                                                                 21.164

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_1.QCK[0] (Q_FRAG)                                       2.004    16.563
clock uncertainty                                                                                                        0.000    16.563
cell hold time                                                                                                           0.571    17.134
data required time                                                                                                                17.134
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -17.134
data arrival time                                                                                                                 21.164
----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                        4.030


#Path 74
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_2.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_2.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_2.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_2_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_2.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                 21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_2.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                        0.000    16.550
cell hold time                                                                                                           0.571    17.121
data required time                                                                                                                17.121
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -17.121
data arrival time                                                                                                                 21.151
----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                        4.030


#Path 75
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_3.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_3.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_3.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_3_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_3.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                 21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_3.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                        0.000    16.550
cell hold time                                                                                                           0.571    17.121
data required time                                                                                                                17.121
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -17.121
data arrival time                                                                                                                 21.151
----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                        4.030


#Path 76
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_5.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_5.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_5.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_5_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_5.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                 21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_5.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                        0.000    16.550
cell hold time                                                                                                           0.571    17.121
data required time                                                                                                                17.121
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -17.121
data arrival time                                                                                                                 21.151
----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                        4.030


#Path 77
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_6.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_6.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_6_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_6.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                 21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_6.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                        0.000    16.550
cell hold time                                                                                                           0.571    17.121
data required time                                                                                                                17.121
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -17.121
data arrival time                                                                                                                 21.151
----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                        4.030


#Path 78
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_4.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_4.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_4.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_4_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_4.QD[0] (Q_FRAG)                                        0.000    21.151
data arrival time                                                                                                                 21.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_4.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                        0.000    16.550
cell hold time                                                                                                           0.571    17.121
data required time                                                                                                                17.121
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -17.121
data arrival time                                                                                                                 21.151
----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                        4.030


#Path 79
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_29.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_29.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_29_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.430    20.373
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_29_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.282
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_29.QD[0] (Q_FRAG)                                        0.000    21.282
data arrival time                                                                                                                  21.282

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_29.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.282
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.161


#Path 80
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_26.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_26.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_26.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_26_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.430    20.373
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_26_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.282
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_26.QD[0] (Q_FRAG)                                        0.000    21.282
data arrival time                                                                                                                  21.282

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_26.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.282
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.161


#Path 81
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_28.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_28.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_28_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.430    20.373
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_28_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.282
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_28.QD[0] (Q_FRAG)                                        0.000    21.282
data arrival time                                                                                                                  21.282

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_28.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.282
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.161


#Path 82
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_23.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_23.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_23.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_23_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.430    20.373
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_23_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.282
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_23.QD[0] (Q_FRAG)                                        0.000    21.282
data arrival time                                                                                                                  21.282

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_23.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.282
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.161


#Path 83
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_18.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_18.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_18.QCK[0] (Q_FRAG)                                       2.004    16.563
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_18.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.956
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_18_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.430    20.386
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_18_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.295
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_18.QD[0] (Q_FRAG)                                        0.000    21.295
data arrival time                                                                                                                  21.295

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_18.QCK[0] (Q_FRAG)                                       2.004    16.563
clock uncertainty                                                                                                         0.000    16.563
cell hold time                                                                                                            0.571    17.134
data required time                                                                                                                 17.134
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.134
data arrival time                                                                                                                  21.295
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.161


#Path 84
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_17.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_17.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_17.QCK[0] (Q_FRAG)                                       2.004    16.563
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_17.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.956
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_17_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.430    20.386
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_17_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.295
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_17.QD[0] (Q_FRAG)                                        0.000    21.295
data arrival time                                                                                                                  21.295

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_17.QCK[0] (Q_FRAG)                                       2.004    16.563
clock uncertainty                                                                                                         0.000    16.563
cell hold time                                                                                                            0.571    17.134
data required time                                                                                                                 17.134
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.134
data arrival time                                                                                                                  21.295
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.161


#Path 85
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_30.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_30.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_30.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_30_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.430    20.373
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_30_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.282
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_30.QD[0] (Q_FRAG)                                        0.000    21.282
data arrival time                                                                                                                  21.282

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_30.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.282
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.161


#Path 86
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.g_ONION_PWM.clk_counter_dffc_Q_7.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.g_ONION_PWM.clk_counter_dffc_Q_6.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.g_ONION_PWM.clk_counter_dffc_Q_7.QCK[0] (Q_FRAG)                                      11.587    11.587
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.g_ONION_PWM.clk_counter_dffc_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    12.980
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.g_ONION_PWM.clk_counter_dffc_Q_D_LUT2_O_3.t_frag.XAB[0] (T_FRAG)                       2.956    15.936
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.g_ONION_PWM.clk_counter_dffc_Q_D_LUT2_O_3.t_frag.XZ[0] (T_FRAG)                        0.909    16.845
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.g_ONION_PWM.clk_counter_dffc_Q_6.QD[0] (Q_FRAG)                                        0.000    16.845
data arrival time                                                                                                                            16.845

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.g_ONION_PWM.clk_counter_dffc_Q_6.QCK[0] (Q_FRAG)                                      12.087    12.087
clock uncertainty                                                                                                                   0.000    12.087
cell hold time                                                                                                                      0.571    12.658
data required time                                                                                                                           12.658
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                          -12.658
data arrival time                                                                                                                            16.845
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                   4.187


#Path 87
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_26.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_26.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_26.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_26_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487    20.430
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_26_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_26.QD[0] (Q_FRAG)                                        0.000    21.339
data arrival time                                                                                                                  21.339

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_26.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.339
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.218


#Path 88
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                     0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                               13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1.QCK[0] (Q_FRAG)                                1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1.QZ[0] (Q_FRAG) [clock-to-output]               1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487    20.430
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1.QD[0] (Q_FRAG)                                 0.000    21.339
data arrival time                                                                                                        21.339

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                     0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                               13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1.QCK[0] (Q_FRAG)                                1.990    16.550
clock uncertainty                                                                                               0.000    16.550
cell hold time                                                                                                  0.571    17.121
data required time                                                                                                       17.121
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -17.121
data arrival time                                                                                                        21.339
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               4.218


#Path 89
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_23.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_23.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_23.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_23_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487    20.430
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_23_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_23.QD[0] (Q_FRAG)                                        0.000    21.339
data arrival time                                                                                                                  21.339

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_23.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.339
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.218


#Path 90
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_24.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_24.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_24.QCK[0] (Q_FRAG)                                       1.990    16.549
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_24_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487    20.429
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_24_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.338
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_24.QD[0] (Q_FRAG)                                        0.000    21.338
data arrival time                                                                                                                  21.338

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_24.QCK[0] (Q_FRAG)                                       1.990    16.549
clock uncertainty                                                                                                         0.000    16.549
cell hold time                                                                                                            0.571    17.120
data required time                                                                                                                 17.120
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.120
data arrival time                                                                                                                  21.338
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.218


#Path 91
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_16.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_16.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_16.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_16_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487    20.430
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_16_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_16.QD[0] (Q_FRAG)                                        0.000    21.339
data arrival time                                                                                                                  21.339

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_16.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.339
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.218


#Path 92
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_11.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_11.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_11.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_11_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487    20.430
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_11_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_11.QD[0] (Q_FRAG)                                        0.000    21.339
data arrival time                                                                                                                  21.339

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_11.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.339
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.218


#Path 93
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_29.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_29.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_29_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487    20.430
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_29_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_29.QD[0] (Q_FRAG)                                        0.000    21.339
data arrival time                                                                                                                  21.339

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_29.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.339
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.218


#Path 94
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_27.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_27.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_27.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_27.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_27_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487    20.430
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_27_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_27.QD[0] (Q_FRAG)                                        0.000    21.339
data arrival time                                                                                                                  21.339

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_27.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.339
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.218


#Path 95
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_8.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_8.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_8.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_8_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487    20.430
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_8_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_8.QD[0] (Q_FRAG)                                        0.000    21.339
data arrival time                                                                                                                 21.339

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_8.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                        0.000    16.550
cell hold time                                                                                                           0.571    17.121
data required time                                                                                                                17.121
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -17.121
data arrival time                                                                                                                 21.339
----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                        4.218


#Path 96
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_19.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_19.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_19.QCK[0] (Q_FRAG)                                       1.990    16.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_19.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_19_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487    20.430
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_19_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_19.QD[0] (Q_FRAG)                                        0.000    21.339
data arrival time                                                                                                                  21.339

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_19.QCK[0] (Q_FRAG)                                       1.990    16.550
clock uncertainty                                                                                                         0.000    16.550
cell hold time                                                                                                            0.571    17.121
data required time                                                                                                                 17.121
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.121
data arrival time                                                                                                                  21.339
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.218


#Path 97
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_30.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_30.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_30.QCK[0] (Q_FRAG)                                       2.004    16.563
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.956
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_30_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487    20.443
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_30_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.352
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_30.QD[0] (Q_FRAG)                                        0.000    21.352
data arrival time                                                                                                                  21.352

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_30.QCK[0] (Q_FRAG)                                       2.004    16.563
clock uncertainty                                                                                                         0.000    16.563
cell hold time                                                                                                            0.571    17.134
data required time                                                                                                                 17.134
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.134
data arrival time                                                                                                                  21.352
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.218


#Path 98
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_28.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_28.QCK[0] (Q_FRAG)                                       2.004    16.563
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.956
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_28_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487    20.443
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_28_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.352
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_28.QD[0] (Q_FRAG)                                        0.000    21.352
data arrival time                                                                                                                  21.352

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.296    14.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_28.QCK[0] (Q_FRAG)                                       2.004    16.563
clock uncertainty                                                                                                         0.000    16.563
cell hold time                                                                                                            0.571    17.134
data required time                                                                                                                 17.134
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -17.134
data arrival time                                                                                                                  21.352
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         4.218


#Path 99
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.clk_counter_dffc_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.clk_counter_dffc_Q_6.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.clk_counter_dffc_Q_6.QCK[0] (Q_FRAG)                                      11.149    11.149
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.clk_counter_dffc_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    12.541
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.clk_counter_dffc_Q_D_LUT2_O_3.t_frag.XSL[0] (T_FRAG)                       2.386    14.927
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.clk_counter_dffc_Q_D_LUT2_O_3.t_frag.XZ[0] (T_FRAG)                        1.041    15.968
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.clk_counter_dffc_Q_6.QD[0] (Q_FRAG)                                        0.000    15.968
data arrival time                                                                                                                            15.968

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.clk_counter_dffc_Q_6.QCK[0] (Q_FRAG)                                      11.149    11.149
clock uncertainty                                                                                                                   0.000    11.149
cell hold time                                                                                                                      0.571    11.720
data required time                                                                                                                           11.720
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                          -11.720
data arrival time                                                                                                                            15.968
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                   4.248


#Path 100
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.b_ONION_PWM.clk_counter_dffc_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.b_ONION_PWM.clk_counter_dffc_Q_6.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.b_ONION_PWM.clk_counter_dffc_Q_6.QCK[0] (Q_FRAG)                                      13.073    13.073
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.b_ONION_PWM.clk_counter_dffc_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    14.466
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.b_ONION_PWM.clk_counter_dffc_Q_D_LUT2_O_3.t_frag.XSL[0] (T_FRAG)                       2.386    16.852
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.b_ONION_PWM.clk_counter_dffc_Q_D_LUT2_O_3.t_frag.XZ[0] (T_FRAG)                        1.041    17.893
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.b_ONION_PWM.clk_counter_dffc_Q_6.QD[0] (Q_FRAG)                                        0.000    17.893
data arrival time                                                                                                                            17.893

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.b_ONION_PWM.clk_counter_dffc_Q_6.QCK[0] (Q_FRAG)                                      13.073    13.073
clock uncertainty                                                                                                                   0.000    13.073
cell hold time                                                                                                                      0.571    13.644
data required time                                                                                                                           13.644
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                          -13.644
data arrival time                                                                                                                            17.893
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                   4.248


#End of timing report
