{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1567685702649 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567685702655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 05 21:15:02 2019 " "Processing started: Thu Sep 05 21:15:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567685702655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685702655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TR4_freedom -c TR4_freedom " "Command: quartus_map --read_settings_files=on --write_settings_files=off TR4_freedom -c TR4_freedom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685702655 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1567685721726 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1567685721726 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "TR4_freedom.rom.v(39) " "Verilog HDL warning at TR4_freedom.rom.v(39): extended using \"x\" or \"z\"" {  } { { "vsrc_from_freedom/TR4_freedom.rom.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/vsrc_from_freedom/TR4_freedom.rom.v" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1567685761935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsrc_from_freedom/tr4_freedom.rom.v 1 1 " "Found 1 design units, including 1 entities, in source file vsrc_from_freedom/tr4_freedom.rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 BootROM " "Found entity 1: BootROM" {  } { { "vsrc_from_freedom/TR4_freedom.rom.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/vsrc_from_freedom/TR4_freedom.rom.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685761949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685761949 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" " TR4_freedom.v(116766) " "Verilog HDL syntax error at TR4_freedom.v(116766) near text: . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "TR4_freedom.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/TR4_freedom.v" 116766 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1567685762068 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\";  expecting \"=\" TR4_freedom.v(116766) " "Verilog HDL syntax error at TR4_freedom.v(116766) near text: \"\";  expecting \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "TR4_freedom.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/TR4_freedom.v" 116766 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1567685762070 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" " TR4_freedom.v(116767) " "Verilog HDL syntax error at TR4_freedom.v(116767) near text: . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "TR4_freedom.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/TR4_freedom.v" 116767 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1567685762070 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\";  expecting \"=\" TR4_freedom.v(116767) " "Verilog HDL syntax error at TR4_freedom.v(116767) near text: \"\";  expecting \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "TR4_freedom.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/TR4_freedom.v" 116767 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1567685762070 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "SystemBus TR4_freedom.v(114155) " "Ignored design unit \"SystemBus\" at TR4_freedom.v(114155) due to previous errors" {  } { { "TR4_freedom.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/TR4_freedom.v" 114155 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1567685762071 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "TLMonitor_36 TR4_freedom.v(117395) " "Ignored design unit \"TLMonitor_36\" at TR4_freedom.v(117395) due to previous errors" {  } { { "TR4_freedom.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/TR4_freedom.v" 117395 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1567685762074 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "TLXbar_3 TR4_freedom.v(120537) " "Ignored design unit \"TLXbar_3\" at TR4_freedom.v(120537) due to previous errors" {  } { { "TR4_freedom.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/TR4_freedom.v" 120537 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1567685762076 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "TLMonitor_37 TR4_freedom.v(120664) " "Ignored design unit \"TLMonitor_37\" at TR4_freedom.v(120664) due to previous errors" {  } { { "TR4_freedom.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/TR4_freedom.v" 120664 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1567685762077 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "TLXbar_4 TR4_freedom.v(123764) " "Ignored design unit \"TLXbar_4\" at TR4_freedom.v(123764) due to previous errors" {  } { { "TR4_freedom.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/TR4_freedom.v" 123764 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1567685762079 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "TLMonitor_38 TR4_freedom.v(124384) " "Ignored design unit \"TLMonitor_38\" at TR4_freedom.v(124384) due to previous errors" {  } { { "TR4_freedom.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/TR4_freedom.v" 124384 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1567685762081 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "TLBuffer_16 TR4_freedom.v(127518) " "Ignored design unit \"TLBuffer_16\" at TR4_freedom.v(127518) due to previous errors" {  } { { "TR4_freedom.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/TR4_freedom.v" 127518 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1567685762082 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "TLMonitor_39 TR4_freedom.v(127761) " "Ignored design unit \"TLMonitor_39\" at TR4_freedom.v(127761) due to previous errors" {  } { { "TR4_freedom.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/TR4_freedom.v" 127761 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1567685762084 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "TLAtomicAutomata_1 TR4_freedom.v(130903) " "Ignored design unit \"TLAtomicAutomata_1\" at TR4_freedom.v(130903) due to previous errors" {  } { { "TR4_freedom.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/TR4_freedom.v" 130903 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1567685762087 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "TLMonitor_40 TR4_freedom.v(132818) " "Ignored design unit \"TLMonitor_40\" at TR4_freedom.v(132818) due to previous errors" {  } { { "TR4_freedom.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/TR4_freedom.v" 132818 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1567685762088 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "TLBuffer_17 TR4_freedom.v(135960) " "Ignored design unit \"TLBuffer_17\" at TR4_freedom.v(135960) due to previous errors" {  } { { "TR4_freedom.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/TR4_freedom.v" 135960 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1567685762089 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "TLMonitor_41 TR4_freedom.v(136203) " "Ignored design unit \"TLMonitor_41\" at TR4_freedom.v(136203) due to previous errors" {  } { { "TR4_freedom.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/TR4_freedom.v" 136203 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1567685762091 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "TLFragmenter_4 TR4_freedom.v(139206) " "Ignored design unit \"TLFragmenter_4\" at TR4_freedom.v(139206) due to previous errors" {  } { { "TR4_freedom.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/TR4_freedom.v" 139206 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1567685762092 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "SimpleLazyModule_19 TR4_freedom.v(139700) " "Ignored design unit \"SimpleLazyModule_19\" at TR4_freedom.v(139700) due to previous errors" {  } { { "TR4_freedom.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/TR4_freedom.v" 139700 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1567685762093 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "TLMonitor_42 TR4_freedom.v(139841) " "Ignored design unit \"TLMonitor_42\" at TR4_freedom.v(139841) due to previous errors" {  } { { "TR4_freedom.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/TR4_freedom.v" 139841 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1567685762094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr4_freedom.v 0 0 " "Found 0 design units, including 0 entities, in source file tr4_freedom.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685762412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/ddr3axi4.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/ddr3axi4.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4 " "Found entity 1: DDR3AXI4" {  } { { "DDR3AXI4/synthesis/DDR3AXI4.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/DDR3AXI4.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685762431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DDR3AXI4/synthesis/submodules/altera_reset_controller.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685762450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DDR3AXI4/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685762462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mm_interconnect_0 " "Found entity 1: DDR3AXI4_mm_interconnect_0" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mm_interconnect_0.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685762482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DDR3AXI4_mm_interconnect_0_avalon_st_adapter" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mm_interconnect_0_avalon_st_adapter.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685762499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DDR3AXI4_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685762510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DDR3AXI4/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685762522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DDR3AXI4/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685762538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DDR3AXI4/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685762550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "DDR3AXI4/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685762566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DDR3AXI4/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685762586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DDR3AXI4/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685762602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DDR3AXI4/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685762619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mm_interconnect_0_rsp_mux " "Found entity 1: DDR3AXI4_mm_interconnect_0_rsp_mux" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mm_interconnect_0_rsp_mux.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685762634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file ddr3axi4/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DDR3AXI4/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762652 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DDR3AXI4/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685762652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mm_interconnect_0_rsp_demux " "Found entity 1: DDR3AXI4_mm_interconnect_0_rsp_demux" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mm_interconnect_0_rsp_demux.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685762667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mm_interconnect_0_cmd_mux " "Found entity 1: DDR3AXI4_mm_interconnect_0_cmd_mux" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mm_interconnect_0_cmd_mux.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685762685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mm_interconnect_0_cmd_demux " "Found entity 1: DDR3AXI4_mm_interconnect_0_cmd_demux" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mm_interconnect_0_cmd_demux.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685762698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "DDR3AXI4/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685762715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DDR3AXI4/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685762731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file ddr3axi4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DDR3AXI4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762759 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DDR3AXI4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762759 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DDR3AXI4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762759 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DDR3AXI4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762759 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "DDR3AXI4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685762759 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685762781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "DDR3AXI4/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685762785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "DDR3AXI4/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685762801 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685762816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "DDR3AXI4/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685762820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "DDR3AXI4/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685762836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "DDR3AXI4/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685762850 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DDR3AXI4_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at DDR3AXI4_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mm_interconnect_0_router_002.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685762866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DDR3AXI4_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at DDR3AXI4_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mm_interconnect_0_router_002.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685762867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mm_interconnect_0_router_002_default_decode " "Found entity 1: DDR3AXI4_mm_interconnect_0_router_002_default_decode" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mm_interconnect_0_router_002.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762873 ""} { "Info" "ISGN_ENTITY_NAME" "2 DDR3AXI4_mm_interconnect_0_router_002 " "Found entity 2: DDR3AXI4_mm_interconnect_0_router_002" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mm_interconnect_0_router_002.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685762873 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DDR3AXI4_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DDR3AXI4_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mm_interconnect_0_router.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685762887 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DDR3AXI4_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DDR3AXI4_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mm_interconnect_0_router.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685762888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mm_interconnect_0_router_default_decode " "Found entity 1: DDR3AXI4_mm_interconnect_0_router_default_decode" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mm_interconnect_0_router.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762894 ""} { "Info" "ISGN_ENTITY_NAME" "2 DDR3AXI4_mm_interconnect_0_router " "Found entity 2: DDR3AXI4_mm_interconnect_0_router" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mm_interconnect_0_router.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685762894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DDR3AXI4/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685762914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DDR3AXI4/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685762933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "DDR3AXI4/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685762952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DDR3AXI4/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685762970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/altera_merlin_axi_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/altera_merlin_axi_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_translator " "Found entity 1: altera_merlin_axi_translator" {  } { { "DDR3AXI4/synthesis/submodules/altera_merlin_axi_translator.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_merlin_axi_translator.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685762989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685762989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mem_if_ddr3_emif_0 " "Found entity 1: DDR3AXI4_mem_if_ddr3_emif_0" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/altera_mem_if_dll_stratixiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/altera_mem_if_dll_stratixiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_stratixiv " "Found entity 1: altera_mem_if_dll_stratixiv" {  } { { "DDR3AXI4/synthesis/submodules/altera_mem_if_dll_stratixiv.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_mem_if_dll_stratixiv.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/altera_mem_if_oct_stratixiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_stratixiv " "Found entity 1: altera_mem_if_oct_stratixiv" {  } { { "DDR3AXI4/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_c0.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_c0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mem_if_ddr3_emif_0_c0 " "Found entity 1: DDR3AXI4_mem_if_ddr3_emif_0_c0" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_c0.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_c0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_mm_st_converter " "Found entity 1: alt_mem_ddrx_mm_st_converter" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/alt_mem_ddrx_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd " "Found entity 1: alt_mem_ddrx_addr_cmd" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd_wrap " "Found entity 1: alt_mem_ddrx_addr_cmd_wrap" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr2_odt_gen " "Found entity 1: alt_mem_ddrx_ddr2_odt_gen" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr3_odt_gen " "Found entity 1: alt_mem_ddrx_ddr3_odt_gen" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_lpddr2_addr_cmd " "Found entity 1: alt_mem_ddrx_lpddr2_addr_cmd" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/alt_mem_ddrx_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/alt_mem_ddrx_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_odt_gen " "Found entity 1: alt_mem_ddrx_odt_gen" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763220 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I alt_mem_ddrx_rdwr_data_tmg.v(114) " "Verilog HDL Declaration information at alt_mem_ddrx_rdwr_data_tmg.v(114): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 114 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdwr_data_tmg " "Found entity 1: alt_mem_ddrx_rdwr_data_tmg" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/alt_mem_ddrx_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/alt_mem_ddrx_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_arbiter " "Found entity 1: alt_mem_ddrx_arbiter" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_arbiter.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_arbiter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/alt_mem_ddrx_burst_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/alt_mem_ddrx_burst_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_gen " "Found entity 1: alt_mem_ddrx_burst_gen" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_burst_gen.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_burst_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/alt_mem_ddrx_cmd_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_cmd_gen " "Found entity 1: alt_mem_ddrx_cmd_gen" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763343 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_csr.v(61) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(61): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_csr.v(62) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(62): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_csr.v(63) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(63): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_csr.v(64) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(64): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_csr.v(65) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(65): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_csr.v(66) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(66): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_csr.v(67) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(67): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_csr.v(68) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(68): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_csr.v(69) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(69): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_csr.v(70) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(70): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_csr.v(71) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(71): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_csr.v(72) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(72): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_csr.v(73) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(73): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_csr.v(74) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(74): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_csr.v(75) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(75): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_csr.v(76) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(76): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_csr.v(79) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(79): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_csr.v(80) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(80): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763364 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_csr.v(81) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(81): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" 81 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763364 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_csr.v(33) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(33): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763364 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_csr.v(32) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(32): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763364 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_csr.v(34) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(34): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763364 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_csr.v(31) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(31): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763364 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_csr.v(36) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(36): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763364 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_csr.v(37) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(37): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_csr.v(38) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(38): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/alt_mem_ddrx_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/alt_mem_ddrx_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_csr " "Found entity 1: alt_mem_ddrx_csr" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/alt_mem_ddrx_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/alt_mem_ddrx_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer " "Found entity 1: alt_mem_ddrx_buffer" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_buffer.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/alt_mem_ddrx_buffer_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer_manager " "Found entity 1: alt_mem_ddrx_buffer_manager" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/alt_mem_ddrx_burst_tracking.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_tracking " "Found entity 1: alt_mem_ddrx_burst_tracking" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/alt_mem_ddrx_dataid_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_dataid_manager " "Found entity 1: alt_mem_ddrx_dataid_manager" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/alt_mem_ddrx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/alt_mem_ddrx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_fifo " "Found entity 1: alt_mem_ddrx_fifo" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/alt_mem_ddrx_list.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/alt_mem_ddrx_list.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_list " "Found entity 1: alt_mem_ddrx_list" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_list.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_list.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/alt_mem_ddrx_rdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/alt_mem_ddrx_rdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdata_path " "Found entity 1: alt_mem_ddrx_rdata_path" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/alt_mem_ddrx_wdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/alt_mem_ddrx_wdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_wdata_path " "Found entity 1: alt_mem_ddrx_wdata_path" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder " "Found entity 1: alt_mem_ddrx_ecc_decoder" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file ddr3axi4/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_32_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_32_decode" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763579 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_32_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_32_altecc_decoder" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763579 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_32 " "Found entity 3: alt_mem_ddrx_ecc_decoder_32" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file ddr3axi4/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_64_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_64_decode" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763609 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_64_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_64_altecc_decoder" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763609 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_64 " "Found entity 3: alt_mem_ddrx_ecc_decoder_64" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 630 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file ddr3axi4/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_32_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_32_altecc_encoder" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763652 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_32 " "Found entity 2: alt_mem_ddrx_ecc_encoder_32" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file ddr3axi4/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_64_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_64_altecc_encoder" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763676 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_64 " "Found entity 2: alt_mem_ddrx_ecc_encoder_64" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DATA_WIDTH cfg_local_data_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20): object \"CFG_LOCAL_DATA_WIDTH\" differs only in case from object \"cfg_local_data_width\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763694 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DM_WIDTH cfg_local_dm_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158): object \"CFG_LOCAL_DM_WIDTH\" differs only in case from object \"cfg_local_dm_width\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 158 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_decoder_wrapper " "Found entity 1: alt_mem_ddrx_ecc_encoder_decoder_wrapper" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_axi_st_converter " "Found entity 1: alt_mem_ddrx_axi_st_converter" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/alt_mem_ddrx_input_if.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/alt_mem_ddrx_input_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_input_if " "Found entity 1: alt_mem_ddrx_input_if" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_input_if.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_input_if.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/alt_mem_ddrx_rank_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/alt_mem_ddrx_rank_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rank_timer " "Found entity 1: alt_mem_ddrx_rank_timer" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_rank_timer.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_rank_timer.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/alt_mem_ddrx_sideband.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/alt_mem_ddrx_sideband.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_sideband " "Found entity 1: alt_mem_ddrx_sideband" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_sideband.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_sideband.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/alt_mem_ddrx_tbp.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/alt_mem_ddrx_tbp.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_tbp " "Found entity 1: alt_mem_ddrx_tbp" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_tbp.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_tbp.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/alt_mem_ddrx_timing_param.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/alt_mem_ddrx_timing_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_timing_param " "Found entity 1: alt_mem_ddrx_timing_param" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_timing_param.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_timing_param.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller.v(43) " "Verilog HDL Declaration information at alt_mem_ddrx_controller.v(43): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/alt_mem_ddrx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/alt_mem_ddrx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller " "Found entity 1: alt_mem_ddrx_controller" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763908 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TYPE cfg_type alt_mem_ddrx_controller_st_top.v(150) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(150): object \"CFG_TYPE\" differs only in case from object \"cfg_type\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 150 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763933 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_controller_st_top.v(152) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(152): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_controller_st_top.v(157) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(157): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 157 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_controller_st_top.v(271) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(271): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 271 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_controller_st_top.v(272) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(272): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 272 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_SBE cfg_gen_sbe alt_mem_ddrx_controller_st_top.v(182) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(182): object \"CFG_GEN_SBE\" differs only in case from object \"cfg_gen_sbe\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 182 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_DBE cfg_gen_dbe alt_mem_ddrx_controller_st_top.v(183) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(183): object \"CFG_GEN_DBE\" differs only in case from object \"cfg_gen_dbe\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 183 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_controller_st_top.v(154) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(154): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 154 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_USER_RFSH cfg_user_rfsh alt_mem_ddrx_controller_st_top.v(305) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(305): object \"CFG_USER_RFSH\" differs only in case from object \"cfg_user_rfsh\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 305 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_controller_st_top.v(306) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(306): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 306 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_INTERRUPT cfg_enable_burst_interrupt alt_mem_ddrx_controller_st_top.v(307) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(307): object \"CFG_ENABLE_BURST_INTERRUPT\" differs only in case from object \"cfg_enable_burst_interrupt\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 307 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_TERMINATE cfg_enable_burst_terminate alt_mem_ddrx_controller_st_top.v(308) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(308): object \"CFG_ENABLE_BURST_TERMINATE\" differs only in case from object \"cfg_enable_burst_terminate\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 308 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_DQS_TRACKING cfg_enable_dqs_tracking alt_mem_ddrx_controller_st_top.v(203) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(203): object \"CFG_ENABLE_DQS_TRACKING\" differs only in case from object \"cfg_enable_dqs_tracking\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 203 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller_st_top.v(303) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(303): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 303 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_NO_DM cfg_enable_no_dm alt_mem_ddrx_controller_st_top.v(199) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(199): object \"CFG_ENABLE_NO_DM\" differs only in case from object \"cfg_enable_no_dm\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 199 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC_CODE_OVERWRITES cfg_enable_ecc_code_overwrites alt_mem_ddrx_controller_st_top.v(274) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(274): object \"CFG_ENABLE_ECC_CODE_OVERWRITES\" differs only in case from object \"cfg_enable_ecc_code_overwrites\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 274 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_controller_st_top.v(255) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(255): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 255 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_controller_st_top.v(256) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(256): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 256 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_controller_st_top.v(257) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(257): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 257 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_controller_st_top.v(258) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(258): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 258 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_controller_st_top.v(259) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(259): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 259 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_controller_st_top.v(260) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(260): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 260 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_controller_st_top.v(261) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(261): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 261 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_controller_st_top.v(262) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(262): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 262 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_controller_st_top.v(263) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(263): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 263 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_controller_st_top.v(264) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(264): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 264 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_controller_st_top.v(265) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(265): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_controller_st_top.v(266) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(266): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 266 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_controller_st_top.v(267) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(267): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 267 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_controller_st_top.v(268) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(268): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 268 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_controller_st_top.v(269) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(269): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 269 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_SELF_RFSH_EXIT_CYCLES cfg_self_rfsh_exit_cycles alt_mem_ddrx_controller_st_top.v(174) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(174): object \"CFG_SELF_RFSH_EXIT_CYCLES\" differs only in case from object \"cfg_self_rfsh_exit_cycles\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 174 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_PDN_EXIT_CYCLES cfg_pdn_exit_cycles alt_mem_ddrx_controller_st_top.v(175) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(175): object \"CFG_PDN_EXIT_CYCLES\" differs only in case from object \"cfg_pdn_exit_cycles\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 175 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763938 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_POWER_SAVING_EXIT_CYCLES cfg_power_saving_exit_cycles alt_mem_ddrx_controller_st_top.v(176) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(176): object \"CFG_POWER_SAVING_EXIT_CYCLES\" differs only in case from object \"cfg_power_saving_exit_cycles\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 176 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763938 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MEM_CLK_ENTRY_CYCLES cfg_mem_clk_entry_cycles alt_mem_ddrx_controller_st_top.v(177) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(177): object \"CFG_MEM_CLK_ENTRY_CYCLES\" differs only in case from object \"cfg_mem_clk_entry_cycles\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 177 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763938 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TMRD cfg_tmrd alt_mem_ddrx_controller_st_top.v(270) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(270): object \"CFG_TMRD\" differs only in case from object \"cfg_tmrd\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 270 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763938 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_controller_st_top.v(251) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(251): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 251 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763938 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_controller_st_top.v(252) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(252): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 252 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763938 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_controller_st_top.v(253) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(253): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 253 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763938 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_controller_st_top.v(254) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(254): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 254 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763938 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_INTR cfg_enable_intr alt_mem_ddrx_controller_st_top.v(184) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(184): object \"CFG_ENABLE_INTR\" differs only in case from object \"cfg_enable_intr\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 184 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763938 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_SBE_INTR cfg_mask_sbe_intr alt_mem_ddrx_controller_st_top.v(185) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(185): object \"CFG_MASK_SBE_INTR\" differs only in case from object \"cfg_mask_sbe_intr\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 185 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763938 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_DBE_INTR cfg_mask_dbe_intr alt_mem_ddrx_controller_st_top.v(186) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(186): object \"CFG_MASK_DBE_INTR\" differs only in case from object \"cfg_mask_dbe_intr\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 186 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763938 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CLR_INTR cfg_clr_intr alt_mem_ddrx_controller_st_top.v(188) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(188): object \"CFG_CLR_INTR\" differs only in case from object \"cfg_clr_intr\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 188 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763939 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAL_REQ cfg_cal_req alt_mem_ddrx_controller_st_top.v(275) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(275): object \"CFG_CAL_REQ\" differs only in case from object \"cfg_cal_req\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 275 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763939 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_RDWR cfg_extra_ctl_clk_act_to_rdwr alt_mem_ddrx_controller_st_top.v(276) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(276): object \"CFG_EXTRA_CTL_CLK_ACT_TO_RDWR\" differs only in case from object \"cfg_extra_ctl_clk_act_to_rdwr\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 276 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763939 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_PCH cfg_extra_ctl_clk_act_to_pch alt_mem_ddrx_controller_st_top.v(277) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(277): object \"CFG_EXTRA_CTL_CLK_ACT_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_act_to_pch\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 277 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763939 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT cfg_extra_ctl_clk_act_to_act alt_mem_ddrx_controller_st_top.v(278) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(278): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 278 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763939 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD cfg_extra_ctl_clk_rd_to_rd alt_mem_ddrx_controller_st_top.v(279) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(279): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763939 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_rd_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(280) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(280): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd_diff_chip\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 280 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR cfg_extra_ctl_clk_rd_to_wr alt_mem_ddrx_controller_st_top.v(281) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(281): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 281 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_BC cfg_extra_ctl_clk_rd_to_wr_bc alt_mem_ddrx_controller_st_top.v(282) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(282): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_BC\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_bc\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 282 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_rd_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(283) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(283): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_diff_chip\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 283 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_PCH cfg_extra_ctl_clk_rd_to_pch alt_mem_ddrx_controller_st_top.v(284) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(284): object \"CFG_EXTRA_CTL_CLK_RD_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_pch\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 284 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID cfg_extra_ctl_clk_rd_ap_to_valid alt_mem_ddrx_controller_st_top.v(285) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(285): object \"CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_rd_ap_to_valid\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 285 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR cfg_extra_ctl_clk_wr_to_wr alt_mem_ddrx_controller_st_top.v(286) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(286): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 286 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_wr_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(287) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(287): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr_diff_chip\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 287 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD cfg_extra_ctl_clk_wr_to_rd alt_mem_ddrx_controller_st_top.v(288) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(288): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 288 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_BC cfg_extra_ctl_clk_wr_to_rd_bc alt_mem_ddrx_controller_st_top.v(289) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(289): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_BC\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_bc\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 289 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_wr_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(290) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(290): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_diff_chip\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 290 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_PCH cfg_extra_ctl_clk_wr_to_pch alt_mem_ddrx_controller_st_top.v(291) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(291): object \"CFG_EXTRA_CTL_CLK_WR_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_pch\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 291 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763941 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID cfg_extra_ctl_clk_wr_ap_to_valid alt_mem_ddrx_controller_st_top.v(292) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(292): object \"CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_wr_ap_to_valid\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 292 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763941 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_TO_VALID cfg_extra_ctl_clk_pch_to_valid alt_mem_ddrx_controller_st_top.v(293) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(293): object \"CFG_EXTRA_CTL_CLK_PCH_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_to_valid\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 293 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763941 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID cfg_extra_ctl_clk_pch_all_to_valid alt_mem_ddrx_controller_st_top.v(294) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(294): object \"CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_all_to_valid\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 294 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763941 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK cfg_extra_ctl_clk_act_to_act_diff_bank alt_mem_ddrx_controller_st_top.v(295) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(295): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act_diff_bank\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 295 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763941 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT cfg_extra_ctl_clk_four_act_to_act alt_mem_ddrx_controller_st_top.v(296) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(296): object \"CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_four_act_to_act\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 296 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_TO_VALID cfg_extra_ctl_clk_arf_to_valid alt_mem_ddrx_controller_st_top.v(297) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(297): object \"CFG_EXTRA_CTL_CLK_ARF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_arf_to_valid\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 297 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_TO_VALID cfg_extra_ctl_clk_pdn_to_valid alt_mem_ddrx_controller_st_top.v(298) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(298): object \"CFG_EXTRA_CTL_CLK_PDN_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pdn_to_valid\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 298 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_VALID cfg_extra_ctl_clk_srf_to_valid alt_mem_ddrx_controller_st_top.v(299) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(299): object \"CFG_EXTRA_CTL_CLK_SRF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_valid\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 299 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL cfg_extra_ctl_clk_srf_to_zq_cal alt_mem_ddrx_controller_st_top.v(300) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(300): object \"CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_zq_cal\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 300 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_PERIOD cfg_extra_ctl_clk_arf_period alt_mem_ddrx_controller_st_top.v(301) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(301): object \"CFG_EXTRA_CTL_CLK_ARF_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_arf_period\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 301 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_PERIOD cfg_extra_ctl_clk_pdn_period alt_mem_ddrx_controller_st_top.v(302) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(302): object \"CFG_EXTRA_CTL_CLK_PDN_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_pdn_period\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 302 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_controller_st_top.v(156) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(156): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 156 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_WRITE_ODT_CHIP cfg_write_odt_chip alt_mem_ddrx_controller_st_top.v(193) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(193): object \"CFG_WRITE_ODT_CHIP\" differs only in case from object \"cfg_write_odt_chip\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 193 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_READ_ODT_CHIP cfg_read_odt_chip alt_mem_ddrx_controller_st_top.v(194) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(194): object \"CFG_READ_ODT_CHIP\" differs only in case from object \"cfg_read_odt_chip\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 194 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_INTERFACE_WIDTH cfg_interface_width alt_mem_ddrx_controller_st_top.v(151) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(151): object \"CFG_INTERFACE_WIDTH\" differs only in case from object \"cfg_interface_width\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 151 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_DEVICE_WIDTH cfg_device_width alt_mem_ddrx_controller_st_top.v(153) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(153): object \"CFG_DEVICE_WIDTH\" differs only in case from object \"cfg_device_width\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 153 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCCD cfg_tccd alt_mem_ddrx_controller_st_top.v(172) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(172): object \"CFG_TCCD\" differs only in case from object \"cfg_tccd\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_CORR_DROPPED_INTR cfg_mask_corr_dropped_intr alt_mem_ddrx_controller_st_top.v(304) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(304): object \"CFG_MASK_CORR_DROPPED_INTR\" differs only in case from object \"cfg_mask_corr_dropped_intr\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 304 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685763943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller_st_top " "Found entity 1: alt_mem_ddrx_controller_st_top" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_if_nextgen_ddr3_controller_core " "Found entity 1: alt_mem_if_nextgen_ddr3_controller_core" {  } { { "DDR3AXI4/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mem_if_ddr3_emif_0_s0 " "Found entity 1: DDR3AXI4_mem_if_ddr3_emif_0_s0" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685763993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685763993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file ddr3axi4/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module" {  } { { "DDR3AXI4/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764029 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module" {  } { { "DDR3AXI4/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764029 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst" {  } { { "DDR3AXI4/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench" {  } { { "DDR3AXI4/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "DDR3AXI4/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/altera_mem_if_sequencer_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/altera_mem_if_sequencer_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_rst " "Found entity 1: altera_mem_if_sequencer_rst" {  } { { "DDR3AXI4/synthesis/submodules/altera_mem_if_sequencer_rst.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_mem_if_sequencer_rst.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DDR3AXI4/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DDR3AXI4/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mem_if_ddr3_emif_0_s0_irq_mapper " "Found entity 1: DDR3AXI4_mem_if_ddr3_emif_0_s0_irq_mapper" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_irq_mapper.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0 " "Found entity 1: DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux " "Found entity 1: DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux " "Found entity 1: DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003 " "Found entity 1: DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764318 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685764332 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685764333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode " "Found entity 1: DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764347 ""} { "Info" "ISGN_ENTITY_NAME" "2 DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router " "Found entity 2: DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764347 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685764361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685764362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode " "Found entity 1: DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764376 ""} { "Info" "ISGN_ENTITY_NAME" "2 DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001 " "Found entity 2: DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764376 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685764389 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685764390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode " "Found entity 1: DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764404 ""} { "Info" "ISGN_ENTITY_NAME" "2 DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002 " "Found entity 2: DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764404 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685764418 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685764419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005_default_decode " "Found entity 1: DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005_default_decode" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764433 ""} { "Info" "ISGN_ENTITY_NAME" "2 DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005 " "Found entity 2: DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003 " "Found entity 1: DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux " "Found entity 1: DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/rw_manager_ac_rom_no_ifdef_params.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/rw_manager_ac_rom_no_ifdef_params.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_no_ifdef_params " "Found entity 1: rw_manager_ac_ROM_no_ifdef_params" {  } { { "DDR3AXI4/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/rw_manager_ac_rom_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/rw_manager_ac_rom_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_reg " "Found entity 1: rw_manager_ac_ROM_reg" {  } { { "DDR3AXI4/synthesis/submodules/rw_manager_ac_ROM_reg.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/rw_manager_ac_ROM_reg.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/rw_manager_bitcheck.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/rw_manager_bitcheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_bitcheck " "Found entity 1: rw_manager_bitcheck" {  } { { "DDR3AXI4/synthesis/submodules/rw_manager_bitcheck.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/rw_manager_bitcheck.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764557 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RATE rate rw_manager_core.sv(76) " "Verilog HDL Declaration information at rw_manager_core.sv(76): object \"RATE\" differs only in case from object \"rate\" in the same scope" {  } { { "DDR3AXI4/synthesis/submodules/rw_manager_core.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/rw_manager_core.sv" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567685764570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/rw_manager_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/rw_manager_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_core " "Found entity 1: rw_manager_core" {  } { { "DDR3AXI4/synthesis/submodules/rw_manager_core.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/rw_manager_core.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/rw_manager_datamux.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/rw_manager_datamux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_datamux " "Found entity 1: rw_manager_datamux" {  } { { "DDR3AXI4/synthesis/submodules/rw_manager_datamux.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/rw_manager_datamux.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/rw_manager_data_broadcast.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/rw_manager_data_broadcast.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_broadcast " "Found entity 1: rw_manager_data_broadcast" {  } { { "DDR3AXI4/synthesis/submodules/rw_manager_data_broadcast.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/rw_manager_data_broadcast.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/rw_manager_data_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/rw_manager_data_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_decoder " "Found entity 1: rw_manager_data_decoder" {  } { { "DDR3AXI4/synthesis/submodules/rw_manager_data_decoder.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/rw_manager_data_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/rw_manager_ddr3.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/rw_manager_ddr3.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ddr3 " "Found entity 1: rw_manager_ddr3" {  } { { "DDR3AXI4/synthesis/submodules/rw_manager_ddr3.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/rw_manager_ddr3.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/rw_manager_di_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/rw_manager_di_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer " "Found entity 1: rw_manager_di_buffer" {  } { { "DDR3AXI4/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/rw_manager_di_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/rw_manager_di_buffer_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/rw_manager_di_buffer_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer_wrap " "Found entity 1: rw_manager_di_buffer_wrap" {  } { { "DDR3AXI4/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/rw_manager_di_buffer_wrap.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/rw_manager_dm_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/rw_manager_dm_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_dm_decoder " "Found entity 1: rw_manager_dm_decoder" {  } { { "DDR3AXI4/synthesis/submodules/rw_manager_dm_decoder.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/rw_manager_dm_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/rw_manager_generic.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/rw_manager_generic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_generic " "Found entity 1: rw_manager_generic" {  } { { "DDR3AXI4/synthesis/submodules/rw_manager_generic.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/rw_manager_generic.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/rw_manager_inst_rom_no_ifdef_params.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/rw_manager_inst_rom_no_ifdef_params.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_no_ifdef_params " "Found entity 1: rw_manager_inst_ROM_no_ifdef_params" {  } { { "DDR3AXI4/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/rw_manager_inst_rom_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/rw_manager_inst_rom_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_reg " "Found entity 1: rw_manager_inst_ROM_reg" {  } { { "DDR3AXI4/synthesis/submodules/rw_manager_inst_ROM_reg.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/rw_manager_inst_ROM_reg.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/rw_manager_jumplogic.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/rw_manager_jumplogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_jumplogic " "Found entity 1: rw_manager_jumplogic" {  } { { "DDR3AXI4/synthesis/submodules/rw_manager_jumplogic.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/rw_manager_jumplogic.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/rw_manager_lfsr12.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/rw_manager_lfsr12.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr12 " "Found entity 1: rw_manager_lfsr12" {  } { { "DDR3AXI4/synthesis/submodules/rw_manager_lfsr12.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/rw_manager_lfsr12.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/rw_manager_lfsr36.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/rw_manager_lfsr36.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr36 " "Found entity 1: rw_manager_lfsr36" {  } { { "DDR3AXI4/synthesis/submodules/rw_manager_lfsr36.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/rw_manager_lfsr36.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/rw_manager_lfsr72.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/rw_manager_lfsr72.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr72 " "Found entity 1: rw_manager_lfsr72" {  } { { "DDR3AXI4/synthesis/submodules/rw_manager_lfsr72.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/rw_manager_lfsr72.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/rw_manager_pattern_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/rw_manager_pattern_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_pattern_fifo " "Found entity 1: rw_manager_pattern_fifo" {  } { { "DDR3AXI4/synthesis/submodules/rw_manager_pattern_fifo.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/rw_manager_pattern_fifo.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/rw_manager_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/rw_manager_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram " "Found entity 1: rw_manager_ram" {  } { { "DDR3AXI4/synthesis/submodules/rw_manager_ram.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/rw_manager_ram.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/rw_manager_ram_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/rw_manager_ram_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram_csr " "Found entity 1: rw_manager_ram_csr" {  } { { "DDR3AXI4/synthesis/submodules/rw_manager_ram_csr.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/rw_manager_ram_csr.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/rw_manager_read_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/rw_manager_read_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_read_datapath " "Found entity 1: rw_manager_read_datapath" {  } { { "DDR3AXI4/synthesis/submodules/rw_manager_read_datapath.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/rw_manager_read_datapath.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/rw_manager_write_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/rw_manager_write_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_write_decoder " "Found entity 1: rw_manager_write_decoder" {  } { { "DDR3AXI4/synthesis/submodules/rw_manager_write_decoder.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/rw_manager_write_decoder.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685764987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685764987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/sequencer_data_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/sequencer_data_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_data_mgr " "Found entity 1: sequencer_data_mgr" {  } { { "DDR3AXI4/synthesis/submodules/sequencer_data_mgr.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/sequencer_data_mgr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685765009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685765009 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sequencer_phy_mgr.sv(398) " "Verilog HDL information at sequencer_phy_mgr.sv(398): always construct contains both blocking and non-blocking assignments" {  } { { "DDR3AXI4/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/sequencer_phy_mgr.sv" 398 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1567685765024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/sequencer_phy_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/sequencer_phy_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_phy_mgr " "Found entity 1: sequencer_phy_mgr" {  } { { "DDR3AXI4/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/sequencer_phy_mgr.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685765034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685765034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "DDR3AXI4/synthesis/submodules/sequencer_reg_file.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685765055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685765055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "DDR3AXI4/synthesis/submodules/sequencer_scc_acv_phase_decode.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685765078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685765078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "DDR3AXI4/synthesis/submodules/sequencer_scc_acv_wrapper.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685765098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685765098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "DDR3AXI4/synthesis/submodules/sequencer_scc_mgr.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685765125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685765125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "DDR3AXI4/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685765145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685765145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "DDR3AXI4/synthesis/submodules/sequencer_scc_siii_phase_decode.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685765170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685765170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "DDR3AXI4/synthesis/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685765190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685765190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "DDR3AXI4/synthesis/submodules/sequencer_scc_sv_phase_decode.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685765211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685765211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "DDR3AXI4/synthesis/submodules/sequencer_scc_sv_wrapper.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685765235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685765235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/afi_mux_ddr3_ddrx.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/afi_mux_ddr3_ddrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 afi_mux_ddr3_ddrx " "Found entity 1: afi_mux_ddr3_ddrx" {  } { { "DDR3AXI4/synthesis/submodules/afi_mux_ddr3_ddrx.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/afi_mux_ddr3_ddrx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685765260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685765260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mem_if_ddr3_emif_0_p0_clock_pair_generator " "Found entity 1: DDR3AXI4_mem_if_ddr3_emif_0_p0_clock_pair_generator" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0_clock_pair_generator.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685765315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685765315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0_read_valid_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0_read_valid_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mem_if_ddr3_emif_0_p0_read_valid_selector " "Found entity 1: DDR3AXI4_mem_if_ddr3_emif_0_p0_read_valid_selector" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0_read_valid_selector.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0_read_valid_selector.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685765338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685765338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mem_if_ddr3_emif_0_p0_addr_cmd_datapath " "Found entity 1: DDR3AXI4_mem_if_ddr3_emif_0_p0_addr_cmd_datapath" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685765379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685765379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mem_if_ddr3_emif_0_p0_reset " "Found entity 1: DDR3AXI4_mem_if_ddr3_emif_0_p0_reset" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0_reset.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685765403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685765403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mem_if_ddr3_emif_0_p0_acv_ldc " "Found entity 1: DDR3AXI4_mem_if_ddr3_emif_0_p0_acv_ldc" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0_acv_ldc.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685765427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685765427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0_memphy.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0_memphy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mem_if_ddr3_emif_0_p0_memphy " "Found entity 1: DDR3AXI4_mem_if_ddr3_emif_0_p0_memphy" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0_memphy.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0_memphy.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685765456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685765456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mem_if_ddr3_emif_0_p0_reset_sync " "Found entity 1: DDR3AXI4_mem_if_ddr3_emif_0_p0_reset_sync" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0_reset_sync.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685765480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685765480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0_new_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0_new_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mem_if_ddr3_emif_0_p0_new_io_pads " "Found entity 1: DDR3AXI4_mem_if_ddr3_emif_0_p0_new_io_pads" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0_new_io_pads.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0_new_io_pads.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685765811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685765811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0_fr_cycle_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0_fr_cycle_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mem_if_ddr3_emif_0_p0_fr_cycle_shifter " "Found entity 1: DDR3AXI4_mem_if_ddr3_emif_0_p0_fr_cycle_shifter" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0_fr_cycle_shifter.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0_fr_cycle_shifter.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685765834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685765834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0_fr_cycle_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0_fr_cycle_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mem_if_ddr3_emif_0_p0_fr_cycle_extender " "Found entity 1: DDR3AXI4_mem_if_ddr3_emif_0_p0_fr_cycle_extender" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0_fr_cycle_extender.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0_fr_cycle_extender.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685765859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685765859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0_read_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0_read_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mem_if_ddr3_emif_0_p0_read_datapath " "Found entity 1: DDR3AXI4_mem_if_ddr3_emif_0_p0_read_datapath" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0_read_datapath.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0_read_datapath.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685765889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685765889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0_write_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0_write_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mem_if_ddr3_emif_0_p0_write_datapath " "Found entity 1: DDR3AXI4_mem_if_ddr3_emif_0_p0_write_datapath" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0_write_datapath.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0_write_datapath.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685765914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685765914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0_core_shadow_registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0_core_shadow_registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mem_if_ddr3_emif_0_p0_core_shadow_registers " "Found entity 1: DDR3AXI4_mem_if_ddr3_emif_0_p0_core_shadow_registers" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0_core_shadow_registers.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0_core_shadow_registers.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685765935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685765935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0_simple_ddio_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0_simple_ddio_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mem_if_ddr3_emif_0_p0_simple_ddio_out " "Found entity 1: DDR3AXI4_mem_if_ddr3_emif_0_p0_simple_ddio_out" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0_simple_ddio_out.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0_simple_ddio_out.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685765959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685765959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mem_if_ddr3_emif_0_p0_phy_csr " "Found entity 1: DDR3AXI4_mem_if_ddr3_emif_0_p0_phy_csr" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0_phy_csr.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685765985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685765985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mem_if_ddr3_emif_0_p0_iss_probe " "Found entity 1: DDR3AXI4_mem_if_ddr3_emif_0_p0_iss_probe" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0_iss_probe.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685766012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685766012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mem_if_ddr3_emif_0_p0_addr_cmd_pads " "Found entity 1: DDR3AXI4_mem_if_ddr3_emif_0_p0_addr_cmd_pads" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685766037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685766037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0_flop_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0_flop_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mem_if_ddr3_emif_0_p0_flop_mem " "Found entity 1: DDR3AXI4_mem_if_ddr3_emif_0_p0_flop_mem" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0_flop_mem.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0_flop_mem.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685766060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685766060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mem_if_ddr3_emif_0_p0 " "Found entity 1: DDR3AXI4_mem_if_ddr3_emif_0_p0" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685766086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685766086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mem_if_ddr3_emif_0_p0_altdqdqs " "Found entity 1: DDR3AXI4_mem_if_ddr3_emif_0_p0_altdqdqs" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0_altdqdqs.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685766113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685766113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_ddio_3reg_stratixiv " "Found entity 1: altdq_dqs2_ddio_3reg_stratixiv" {  } { { "DDR3AXI4/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685766141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685766141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3axi4/synthesis/submodules/ddr3axi4_mem_if_ddr3_emif_0_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3AXI4_mem_if_ddr3_emif_0_pll0 " "Found entity 1: DDR3AXI4_mem_if_ddr3_emif_0_pll0" {  } { { "DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_pll0.sv" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/DDR3AXI4/synthesis/submodules/DDR3AXI4_mem_if_ddr3_emif_0_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685766168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685766168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altiobuf_ibuf.v 2 2 " "Found 2 design units, including 2 entities, in source file altiobuf_ibuf.v" { { "Info" "ISGN_ENTITY_NAME" "1 altiobuf_ibuf_iobuf_in_a5i " "Found entity 1: altiobuf_ibuf_iobuf_in_a5i" {  } { { "altiobuf_ibuf.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/altiobuf_ibuf.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685766242 ""} { "Info" "ISGN_ENTITY_NAME" "2 altiobuf_ibuf " "Found entity 2: altiobuf_ibuf" {  } { { "altiobuf_ibuf.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/altiobuf_ibuf.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685766242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685766242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_corepll.v 1 1 " "Found 1 design units, including 1 entities, in source file altpll_corepll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_corePLL " "Found entity 1: altpll_corePLL" {  } { { "altpll_corePLL.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/altpll_corePLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685766273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685766273 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "keep_hierarchy vsrc_from_freedom/PowerOnResetFPGAOnly.v(2) " "Unrecognized synthesis attribute \"keep_hierarchy\" at vsrc_from_freedom/PowerOnResetFPGAOnly.v(2)" {  } { { "vsrc_from_freedom/PowerOnResetFPGAOnly.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/vsrc_from_freedom/PowerOnResetFPGAOnly.v" 2 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685766287 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "dont_touch vsrc_from_freedom/PowerOnResetFPGAOnly.v(4) " "Unrecognized synthesis attribute \"dont_touch\" at vsrc_from_freedom/PowerOnResetFPGAOnly.v(4)" {  } { { "vsrc_from_freedom/PowerOnResetFPGAOnly.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/vsrc_from_freedom/PowerOnResetFPGAOnly.v" 4 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685766289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsrc_from_freedom/poweronresetfpgaonly.v 1 1 " "Found 1 design units, including 1 entities, in source file vsrc_from_freedom/poweronresetfpgaonly.v" { { "Info" "ISGN_ENTITY_NAME" "1 PowerOnResetFPGAOnly " "Found entity 1: PowerOnResetFPGAOnly" {  } { { "vsrc_from_freedom/PowerOnResetFPGAOnly.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/vsrc_from_freedom/PowerOnResetFPGAOnly.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685766312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685766312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsrc_from_freedom/plusarg_reader.v 1 1 " "Found 1 design units, including 1 entities, in source file vsrc_from_freedom/plusarg_reader.v" { { "Info" "ISGN_ENTITY_NAME" "1 plusarg_reader " "Found entity 1: plusarg_reader" {  } { { "vsrc_from_freedom/plusarg_reader.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/vsrc_from_freedom/plusarg_reader.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685766345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685766345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsrc_from_freedom/asyncresetreg.v 1 1 " "Found 1 design units, including 1 entities, in source file vsrc_from_freedom/asyncresetreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 AsyncResetReg " "Found entity 1: AsyncResetReg" {  } { { "vsrc_from_freedom/AsyncResetReg.v" "" { Text "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/vsrc_from_freedom/AsyncResetReg.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567685766379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685766379 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/2019/U500Freedom_Altera_TR4/TR4_freedom/TR4_freedom.map.smsg " "Generated suppressed messages file U:/2019/U500Freedom_Altera_TR4/TR4_freedom/TR4_freedom.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685766760 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4986 " "Peak virtual memory: 4986 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567685768345 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 05 21:16:08 2019 " "Processing ended: Thu Sep 05 21:16:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567685768345 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567685768345 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567685768345 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685768345 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1567685769502 ""}
