hls
synthesis
datapath
scheduling
allocation
behavioral
testability
binding
ilp
register
multiport
interconnection
functional
units
automation
hardware
cdfg
asap
registers
rt
resource
vlsi
fds
alap
storage
controller
transformations
designs
scheduled
sequencer
phideo
mabal
insyn
flow
genetic
synthesizer
olympus
wiring
busses
constructive
synthesized
asics
asic
multiplexors
dsp
targeted
interconnect
floorplanning
circuit
transfer
clique
folding
bipartite
syntactic
schedule
power
estimation
partitioning
neural
verilog
hdl
callas
dhodhi
psga
rephasing
fpics
ansa
economakos
ripping
reliability
knight
pipelining
activity
height
subtasks
logic
oscar
kountouris
formulation
dfg
surveyed
constructs
vhdl
module
bus
programmable
regularity
kurdahi
multichip
cathedral
mimola
wolinski
delay
schedules
constrained
conditional
timing
rtl
exploration
tradeoff
digital
apostolos
clock
optimizations
papakonstantinou
layout
variances
dissipation
chips
buses
matching
consumption
transfers
compiler
switches
carriers
architect
submicron
pacific
tasks
exploiting
ic
trade
rescheduling
segment
pipelined
interdependent
self
silicon
minimization
ly
retiming
asia
scan
routing
raghunathan
ramanujam
era
enhancing
hyper
profiler
workbench
chip
refinement
controllability
fpgas
hot
recovering
yokohama
algorithmic
switching
modules
checkpoints
chaudhuri
compilation
area
simultaneous
christophe
fpga
hierarchical
rapid
architectural
incorporating
operands
gate
electronic
capacitance
unit
checkpoint
carrier
codesign
minimizing
iterative
cliques
capable
transforming
emulation
competitive
south
todaes
loop
objective
simulated
advance
annealing
ewering
mechantronic
testabil
aloqeely
oikonomakos
munch
bruni
yuyama
fpic
plicate
mav
panagopoulos
najaf
coactive
rudnick
level synthesis
high level
control steps
behavioral description
control step
low power
functional units
datapath synthesis
flow graph
unit binding
multiport memory
data path
register transfer
transfer level
functional unit
hls systems
constrained scheduling
storage units
design space
design automation
scheduling problem
clique partitioning
allocation problem
datapath allocation
behavioral synthesis
path synthesis
ilp formulation
unit allocation
scheduling allocation
partial scan
functional storage
ilp approach
synthesis system
tree height
register allocation
interconnection units
resource binding
power vlsi
data flow
synthesis scheduling
height reduction
data routing
edge algorithm
targeted towards
basic techniques
space genetic
affects controller
self recovering
regular iterative
controller delay
sequencer based
allocation affects
assigns operations
resource constrained
synthesis using
scheduling algorithm
automatic data
left edge
et al
hardware description
hardware specific
syntactic variances
simulated evolution
wiring delay
synthesis high
binding maps
alap scheduling
loop folding
switching activity
system design
based synthesis
space exploration
structural description
specific transformations
ic design
next operation
area overhead
genetic algorithm
logic synthesis
units e
storage elements
component library
description language
design flow
problem space
self testing
matching algorithm
power design
rt level
digital system
computing lower
memory modules
design constraints
power consumption
hardware synthesis
one subset
constructive approach
design process
system level
control flow
design techniques
scheduling algorithms
interconnection binding
problems chaudhuri
incremental tree
compiler like
macro models
using mabal
easy testability
hls tool
testability considerations
behavioral templates
partitioned busses
fds algorithm
incorporating testability
description onto
simultaneous functional
using bottom
dhodhi et
enhancing high
video algorithms
industrial extensions
various subtasks
folding 23
fast turn
based datapath
high level synthesis
register transfer level
scheduling and allocation
allocation and binding
functional unit binding
number of control
data flow graph
data path synthesis
resource constrained scheduling
automatic data path
left edge algorithm
tree height reduction
low power vlsi
scheduling and resource
synthesis for low
hardware description language
problem space genetic
space genetic algorithm
allocation affects controller
affects controller delay
storage and interconnection
regular iterative algorithms
hardware specific transformations
datapath allocation affects
partitioning for system
bottom up design
synthesis high level
design space exploration
activity and power
synthesis for testability
flow graph representation
asap and alap
time constrained scheduling
level synthesis scheduling
problem in high
units e g
computing lower bounds
level synthesis system
low power design
number of functional
binding and floorplanning
binding in datapath
extensions to university
algorithm for multiport
multiport memory minimization
survey some new
abstract behavioral descriptions
net based scheduling
enhancing high level
sequencer based datapath
system design high
design of register
testability using transformations
hot carrier reliability
array access based
incorporating testability considerations
fast and near
multiport memory allocation
synthesis specification partitioning
evolution to high
design high level
memory allocation problem
step of hls
rt level synthesis
method of automatic
minimization in datapath
hls design flow
datapath trade offs
blocks of straight
architect s workbench
fast turn around
traditional hls systems
allocation data path
constrained scheduling minimizes
reduction for high
steps for different
near optimal scheduling
flow for improved
dhodhi et al
loop folding 23
scheduling using behavioral
proposed a problem
university high level
deep submicron era
simultaneous functional unit
synthesis for easy
scheduling assigns operations
incremental tree height
systems high level
transfer level circuits
genetic algorithm psga
testing in high
hls for low
account as early
optimizations in high
