ARM GAS  /tmp/ccumZgil.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB239:
   1:Core/Src/stm32f4xx_hal_msp.c **** 
   2:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   3:Core/Src/stm32f4xx_hal_msp.c **** /**
   4:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   6:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   7:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   8:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   9:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
  10:Core/Src/stm32f4xx_hal_msp.c ****   *
  11:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  12:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  13:Core/Src/stm32f4xx_hal_msp.c ****   *
  14:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  15:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  16:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  17:Core/Src/stm32f4xx_hal_msp.c ****   *
  18:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f4xx_hal_msp.c ****   */
  20:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f4xx_hal_msp.c **** 
  22:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  28:Core/Src/stm32f4xx_hal_msp.c **** 
  29:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
ARM GAS  /tmp/ccumZgil.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  33:Core/Src/stm32f4xx_hal_msp.c **** 
  34:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  38:Core/Src/stm32f4xx_hal_msp.c **** 
  39:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  43:Core/Src/stm32f4xx_hal_msp.c **** 
  44:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  48:Core/Src/stm32f4xx_hal_msp.c **** 
  49:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  53:Core/Src/stm32f4xx_hal_msp.c **** 
  54:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** 
  61:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  62:Core/Src/stm32f4xx_hal_msp.c **** /**
  63:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32f4xx_hal_msp.c ****   */
  65:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 66 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              		.cfi_def_cfa_offset 16
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32f4xx_hal_msp.c **** 
  72:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  38              		.loc 1 72 3 view .LVU1
  39              	.LBB2:
  40              		.loc 1 72 3 view .LVU2
  41 0004 0021     		movs	r1, #0
  42 0006 0091     		str	r1, [sp]
  43              		.loc 1 72 3 view .LVU3
ARM GAS  /tmp/ccumZgil.s 			page 3


  44 0008 0C4B     		ldr	r3, .L3
  45 000a 5A6C     		ldr	r2, [r3, #68]
  46 000c 42F48042 		orr	r2, r2, #16384
  47 0010 5A64     		str	r2, [r3, #68]
  48              		.loc 1 72 3 view .LVU4
  49 0012 5A6C     		ldr	r2, [r3, #68]
  50 0014 02F48042 		and	r2, r2, #16384
  51 0018 0092     		str	r2, [sp]
  52              		.loc 1 72 3 view .LVU5
  53 001a 009A     		ldr	r2, [sp]
  54              	.LBE2:
  55              		.loc 1 72 3 view .LVU6
  73:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  56              		.loc 1 73 3 view .LVU7
  57              	.LBB3:
  58              		.loc 1 73 3 view .LVU8
  59 001c 0191     		str	r1, [sp, #4]
  60              		.loc 1 73 3 view .LVU9
  61 001e 1A6C     		ldr	r2, [r3, #64]
  62 0020 42F08052 		orr	r2, r2, #268435456
  63 0024 1A64     		str	r2, [r3, #64]
  64              		.loc 1 73 3 view .LVU10
  65 0026 1B6C     		ldr	r3, [r3, #64]
  66 0028 03F08053 		and	r3, r3, #268435456
  67 002c 0193     		str	r3, [sp, #4]
  68              		.loc 1 73 3 view .LVU11
  69 002e 019B     		ldr	r3, [sp, #4]
  70              	.LBE3:
  71              		.loc 1 73 3 view .LVU12
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
  72              		.loc 1 75 3 view .LVU13
  73 0030 0720     		movs	r0, #7
  74 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  75              	.LVL0:
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  78:Core/Src/stm32f4xx_hal_msp.c **** 
  79:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32f4xx_hal_msp.c **** 
  81:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32f4xx_hal_msp.c **** }
  76              		.loc 1 82 1 is_stmt 0 view .LVU14
  77 0036 03B0     		add	sp, sp, #12
  78              		.cfi_def_cfa_offset 4
  79              		@ sp needed
  80 0038 5DF804FB 		ldr	pc, [sp], #4
  81              	.L4:
  82              		.align	2
  83              	.L3:
  84 003c 00380240 		.word	1073887232
  85              		.cfi_endproc
  86              	.LFE239:
  88              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  89              		.align	1
  90              		.global	HAL_ADC_MspInit
  91              		.syntax unified
ARM GAS  /tmp/ccumZgil.s 			page 4


  92              		.thumb
  93              		.thumb_func
  95              	HAL_ADC_MspInit:
  96              	.LVL1:
  97              	.LFB240:
  83:Core/Src/stm32f4xx_hal_msp.c **** 
  84:Core/Src/stm32f4xx_hal_msp.c **** /**
  85:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP Initialization
  86:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  87:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  88:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  89:Core/Src/stm32f4xx_hal_msp.c **** */
  90:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  91:Core/Src/stm32f4xx_hal_msp.c **** {
  98              		.loc 1 91 1 is_stmt 1 view -0
  99              		.cfi_startproc
 100              		@ args = 0, pretend = 0, frame = 8
 101              		@ frame_needed = 0, uses_anonymous_args = 0
  92:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 102              		.loc 1 92 3 view .LVU16
 103              		.loc 1 92 10 is_stmt 0 view .LVU17
 104 0000 0268     		ldr	r2, [r0]
 105              		.loc 1 92 5 view .LVU18
 106 0002 1A4B     		ldr	r3, .L14
 107 0004 9A42     		cmp	r2, r3
 108 0006 00D0     		beq	.L12
 109 0008 7047     		bx	lr
 110              	.L12:
  91:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 111              		.loc 1 91 1 view .LVU19
 112 000a 10B5     		push	{r4, lr}
 113              		.cfi_def_cfa_offset 8
 114              		.cfi_offset 4, -8
 115              		.cfi_offset 14, -4
 116 000c 82B0     		sub	sp, sp, #8
 117              		.cfi_def_cfa_offset 16
 118 000e 0446     		mov	r4, r0
  93:Core/Src/stm32f4xx_hal_msp.c ****   {
  94:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  95:Core/Src/stm32f4xx_hal_msp.c **** 
  96:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  97:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 119              		.loc 1 98 5 is_stmt 1 view .LVU20
 120              	.LBB4:
 121              		.loc 1 98 5 view .LVU21
 122 0010 0023     		movs	r3, #0
 123 0012 0193     		str	r3, [sp, #4]
 124              		.loc 1 98 5 view .LVU22
 125 0014 164A     		ldr	r2, .L14+4
 126 0016 516C     		ldr	r1, [r2, #68]
 127 0018 41F48071 		orr	r1, r1, #256
 128 001c 5164     		str	r1, [r2, #68]
 129              		.loc 1 98 5 view .LVU23
 130 001e 526C     		ldr	r2, [r2, #68]
 131 0020 02F48072 		and	r2, r2, #256
 132 0024 0192     		str	r2, [sp, #4]
ARM GAS  /tmp/ccumZgil.s 			page 5


 133              		.loc 1 98 5 view .LVU24
 134 0026 019A     		ldr	r2, [sp, #4]
 135              	.LBE4:
 136              		.loc 1 98 5 view .LVU25
  99:Core/Src/stm32f4xx_hal_msp.c **** 
 100:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 DMA Init */
 101:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 Init */
 102:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Instance = DMA2_Stream4;
 137              		.loc 1 102 5 view .LVU26
 138              		.loc 1 102 24 is_stmt 0 view .LVU27
 139 0028 1248     		ldr	r0, .L14+8
 140              	.LVL2:
 141              		.loc 1 102 24 view .LVU28
 142 002a 134A     		ldr	r2, .L14+12
 143 002c 0260     		str	r2, [r0]
 103:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 144              		.loc 1 103 5 is_stmt 1 view .LVU29
 145              		.loc 1 103 28 is_stmt 0 view .LVU30
 146 002e 4360     		str	r3, [r0, #4]
 104:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 147              		.loc 1 104 5 is_stmt 1 view .LVU31
 148              		.loc 1 104 30 is_stmt 0 view .LVU32
 149 0030 8360     		str	r3, [r0, #8]
 105:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 150              		.loc 1 105 5 is_stmt 1 view .LVU33
 151              		.loc 1 105 30 is_stmt 0 view .LVU34
 152 0032 C360     		str	r3, [r0, #12]
 106:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 153              		.loc 1 106 5 is_stmt 1 view .LVU35
 154              		.loc 1 106 27 is_stmt 0 view .LVU36
 155 0034 4FF48062 		mov	r2, #1024
 156 0038 0261     		str	r2, [r0, #16]
 107:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 157              		.loc 1 107 5 is_stmt 1 view .LVU37
 158              		.loc 1 107 40 is_stmt 0 view .LVU38
 159 003a 4FF40062 		mov	r2, #2048
 160 003e 4261     		str	r2, [r0, #20]
 108:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 161              		.loc 1 108 5 is_stmt 1 view .LVU39
 162              		.loc 1 108 37 is_stmt 0 view .LVU40
 163 0040 4FF40052 		mov	r2, #8192
 164 0044 8261     		str	r2, [r0, #24]
 109:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 165              		.loc 1 109 5 is_stmt 1 view .LVU41
 166              		.loc 1 109 25 is_stmt 0 view .LVU42
 167 0046 4FF48072 		mov	r2, #256
 168 004a C261     		str	r2, [r0, #28]
 110:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 169              		.loc 1 110 5 is_stmt 1 view .LVU43
 170              		.loc 1 110 29 is_stmt 0 view .LVU44
 171 004c 4FF40032 		mov	r2, #131072
 172 0050 0262     		str	r2, [r0, #32]
 111:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 173              		.loc 1 111 5 is_stmt 1 view .LVU45
 174              		.loc 1 111 29 is_stmt 0 view .LVU46
 175 0052 4362     		str	r3, [r0, #36]
 112:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
ARM GAS  /tmp/ccumZgil.s 			page 6


 176              		.loc 1 112 5 is_stmt 1 view .LVU47
 177              		.loc 1 112 9 is_stmt 0 view .LVU48
 178 0054 FFF7FEFF 		bl	HAL_DMA_Init
 179              	.LVL3:
 180              		.loc 1 112 8 discriminator 1 view .LVU49
 181 0058 20B9     		cbnz	r0, .L13
 182              	.L7:
 113:Core/Src/stm32f4xx_hal_msp.c ****     {
 114:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 115:Core/Src/stm32f4xx_hal_msp.c ****     }
 116:Core/Src/stm32f4xx_hal_msp.c **** 
 117:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 183              		.loc 1 117 5 is_stmt 1 view .LVU50
 184              		.loc 1 117 5 view .LVU51
 185 005a 064B     		ldr	r3, .L14+8
 186 005c A363     		str	r3, [r4, #56]
 187              		.loc 1 117 5 view .LVU52
 188 005e 9C63     		str	r4, [r3, #56]
 189              		.loc 1 117 5 discriminator 1 view .LVU53
 118:Core/Src/stm32f4xx_hal_msp.c **** 
 119:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 120:Core/Src/stm32f4xx_hal_msp.c **** 
 121:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 122:Core/Src/stm32f4xx_hal_msp.c **** 
 123:Core/Src/stm32f4xx_hal_msp.c ****   }
 124:Core/Src/stm32f4xx_hal_msp.c **** 
 125:Core/Src/stm32f4xx_hal_msp.c **** }
 190              		.loc 1 125 1 is_stmt 0 view .LVU54
 191 0060 02B0     		add	sp, sp, #8
 192              		.cfi_remember_state
 193              		.cfi_def_cfa_offset 8
 194              		@ sp needed
 195 0062 10BD     		pop	{r4, pc}
 196              	.LVL4:
 197              	.L13:
 198              		.cfi_restore_state
 114:Core/Src/stm32f4xx_hal_msp.c ****     }
 199              		.loc 1 114 7 is_stmt 1 view .LVU55
 200 0064 FFF7FEFF 		bl	Error_Handler
 201              	.LVL5:
 202 0068 F7E7     		b	.L7
 203              	.L15:
 204 006a 00BF     		.align	2
 205              	.L14:
 206 006c 00200140 		.word	1073815552
 207 0070 00380240 		.word	1073887232
 208 0074 00000000 		.word	hdma_adc1
 209 0078 70640240 		.word	1073898608
 210              		.cfi_endproc
 211              	.LFE240:
 213              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 214              		.align	1
 215              		.global	HAL_ADC_MspDeInit
 216              		.syntax unified
 217              		.thumb
 218              		.thumb_func
 220              	HAL_ADC_MspDeInit:
ARM GAS  /tmp/ccumZgil.s 			page 7


 221              	.LVL6:
 222              	.LFB241:
 126:Core/Src/stm32f4xx_hal_msp.c **** 
 127:Core/Src/stm32f4xx_hal_msp.c **** /**
 128:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 129:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 130:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 131:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 132:Core/Src/stm32f4xx_hal_msp.c **** */
 133:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 134:Core/Src/stm32f4xx_hal_msp.c **** {
 223              		.loc 1 134 1 view -0
 224              		.cfi_startproc
 225              		@ args = 0, pretend = 0, frame = 0
 226              		@ frame_needed = 0, uses_anonymous_args = 0
 227              		.loc 1 134 1 is_stmt 0 view .LVU57
 228 0000 08B5     		push	{r3, lr}
 229              		.cfi_def_cfa_offset 8
 230              		.cfi_offset 3, -8
 231              		.cfi_offset 14, -4
 135:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 232              		.loc 1 135 3 is_stmt 1 view .LVU58
 233              		.loc 1 135 10 is_stmt 0 view .LVU59
 234 0002 0268     		ldr	r2, [r0]
 235              		.loc 1 135 5 view .LVU60
 236 0004 064B     		ldr	r3, .L20
 237 0006 9A42     		cmp	r2, r3
 238 0008 00D0     		beq	.L19
 239              	.LVL7:
 240              	.L16:
 136:Core/Src/stm32f4xx_hal_msp.c ****   {
 137:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 139:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 140:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 141:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 142:Core/Src/stm32f4xx_hal_msp.c **** 
 143:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 144:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 145:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 146:Core/Src/stm32f4xx_hal_msp.c **** 
 147:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 148:Core/Src/stm32f4xx_hal_msp.c ****   }
 149:Core/Src/stm32f4xx_hal_msp.c **** 
 150:Core/Src/stm32f4xx_hal_msp.c **** }
 241              		.loc 1 150 1 view .LVU61
 242 000a 08BD     		pop	{r3, pc}
 243              	.LVL8:
 244              	.L19:
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 245              		.loc 1 141 5 is_stmt 1 view .LVU62
 246 000c 054A     		ldr	r2, .L20+4
 247 000e 536C     		ldr	r3, [r2, #68]
 248 0010 23F48073 		bic	r3, r3, #256
 249 0014 5364     		str	r3, [r2, #68]
 144:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 250              		.loc 1 144 5 view .LVU63
ARM GAS  /tmp/ccumZgil.s 			page 8


 251 0016 806B     		ldr	r0, [r0, #56]
 252              	.LVL9:
 144:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 253              		.loc 1 144 5 is_stmt 0 view .LVU64
 254 0018 FFF7FEFF 		bl	HAL_DMA_DeInit
 255              	.LVL10:
 256              		.loc 1 150 1 view .LVU65
 257 001c F5E7     		b	.L16
 258              	.L21:
 259 001e 00BF     		.align	2
 260              	.L20:
 261 0020 00200140 		.word	1073815552
 262 0024 00380240 		.word	1073887232
 263              		.cfi_endproc
 264              	.LFE241:
 266              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 267              		.align	1
 268              		.global	HAL_I2C_MspInit
 269              		.syntax unified
 270              		.thumb
 271              		.thumb_func
 273              	HAL_I2C_MspInit:
 274              	.LVL11:
 275              	.LFB242:
 151:Core/Src/stm32f4xx_hal_msp.c **** 
 152:Core/Src/stm32f4xx_hal_msp.c **** /**
 153:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP Initialization
 154:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 155:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 156:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 157:Core/Src/stm32f4xx_hal_msp.c **** */
 158:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 159:Core/Src/stm32f4xx_hal_msp.c **** {
 276              		.loc 1 159 1 is_stmt 1 view -0
 277              		.cfi_startproc
 278              		@ args = 0, pretend = 0, frame = 32
 279              		@ frame_needed = 0, uses_anonymous_args = 0
 280              		.loc 1 159 1 is_stmt 0 view .LVU67
 281 0000 30B5     		push	{r4, r5, lr}
 282              		.cfi_def_cfa_offset 12
 283              		.cfi_offset 4, -12
 284              		.cfi_offset 5, -8
 285              		.cfi_offset 14, -4
 286 0002 89B0     		sub	sp, sp, #36
 287              		.cfi_def_cfa_offset 48
 160:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 288              		.loc 1 160 3 is_stmt 1 view .LVU68
 289              		.loc 1 160 20 is_stmt 0 view .LVU69
 290 0004 0023     		movs	r3, #0
 291 0006 0393     		str	r3, [sp, #12]
 292 0008 0493     		str	r3, [sp, #16]
 293 000a 0593     		str	r3, [sp, #20]
 294 000c 0693     		str	r3, [sp, #24]
 295 000e 0793     		str	r3, [sp, #28]
 161:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 296              		.loc 1 161 3 is_stmt 1 view .LVU70
 297              		.loc 1 161 10 is_stmt 0 view .LVU71
ARM GAS  /tmp/ccumZgil.s 			page 9


 298 0010 0268     		ldr	r2, [r0]
 299              		.loc 1 161 5 view .LVU72
 300 0012 144B     		ldr	r3, .L26
 301 0014 9A42     		cmp	r2, r3
 302 0016 01D0     		beq	.L25
 303              	.LVL12:
 304              	.L22:
 162:Core/Src/stm32f4xx_hal_msp.c ****   {
 163:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 164:Core/Src/stm32f4xx_hal_msp.c **** 
 165:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 166:Core/Src/stm32f4xx_hal_msp.c **** 
 167:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 168:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 169:Core/Src/stm32f4xx_hal_msp.c ****     PB8     ------> I2C1_SCL
 170:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 171:Core/Src/stm32f4xx_hal_msp.c ****     */
 172:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 173:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 174:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 175:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 176:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 177:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 178:Core/Src/stm32f4xx_hal_msp.c **** 
 179:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 180:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 181:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 182:Core/Src/stm32f4xx_hal_msp.c **** 
 183:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 184:Core/Src/stm32f4xx_hal_msp.c **** 
 185:Core/Src/stm32f4xx_hal_msp.c ****   }
 186:Core/Src/stm32f4xx_hal_msp.c **** 
 187:Core/Src/stm32f4xx_hal_msp.c **** }
 305              		.loc 1 187 1 view .LVU73
 306 0018 09B0     		add	sp, sp, #36
 307              		.cfi_remember_state
 308              		.cfi_def_cfa_offset 12
 309              		@ sp needed
 310 001a 30BD     		pop	{r4, r5, pc}
 311              	.LVL13:
 312              	.L25:
 313              		.cfi_restore_state
 167:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 314              		.loc 1 167 5 is_stmt 1 view .LVU74
 315              	.LBB5:
 167:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 316              		.loc 1 167 5 view .LVU75
 317 001c 0025     		movs	r5, #0
 318 001e 0195     		str	r5, [sp, #4]
 167:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 319              		.loc 1 167 5 view .LVU76
 320 0020 114C     		ldr	r4, .L26+4
 321 0022 236B     		ldr	r3, [r4, #48]
 322 0024 43F00203 		orr	r3, r3, #2
 323 0028 2363     		str	r3, [r4, #48]
 167:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 324              		.loc 1 167 5 view .LVU77
ARM GAS  /tmp/ccumZgil.s 			page 10


 325 002a 236B     		ldr	r3, [r4, #48]
 326 002c 03F00203 		and	r3, r3, #2
 327 0030 0193     		str	r3, [sp, #4]
 167:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 328              		.loc 1 167 5 view .LVU78
 329 0032 019B     		ldr	r3, [sp, #4]
 330              	.LBE5:
 167:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 331              		.loc 1 167 5 view .LVU79
 172:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 332              		.loc 1 172 5 view .LVU80
 172:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 333              		.loc 1 172 25 is_stmt 0 view .LVU81
 334 0034 4FF44073 		mov	r3, #768
 335 0038 0393     		str	r3, [sp, #12]
 173:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 336              		.loc 1 173 5 is_stmt 1 view .LVU82
 173:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 337              		.loc 1 173 26 is_stmt 0 view .LVU83
 338 003a 1223     		movs	r3, #18
 339 003c 0493     		str	r3, [sp, #16]
 174:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 340              		.loc 1 174 5 is_stmt 1 view .LVU84
 174:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 341              		.loc 1 174 26 is_stmt 0 view .LVU85
 342 003e 0123     		movs	r3, #1
 343 0040 0593     		str	r3, [sp, #20]
 175:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 344              		.loc 1 175 5 is_stmt 1 view .LVU86
 176:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 345              		.loc 1 176 5 view .LVU87
 176:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 346              		.loc 1 176 31 is_stmt 0 view .LVU88
 347 0042 0423     		movs	r3, #4
 348 0044 0793     		str	r3, [sp, #28]
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 349              		.loc 1 177 5 is_stmt 1 view .LVU89
 350 0046 03A9     		add	r1, sp, #12
 351 0048 0848     		ldr	r0, .L26+8
 352              	.LVL14:
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 353              		.loc 1 177 5 is_stmt 0 view .LVU90
 354 004a FFF7FEFF 		bl	HAL_GPIO_Init
 355              	.LVL15:
 180:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 356              		.loc 1 180 5 is_stmt 1 view .LVU91
 357              	.LBB6:
 180:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 358              		.loc 1 180 5 view .LVU92
 359 004e 0295     		str	r5, [sp, #8]
 180:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 360              		.loc 1 180 5 view .LVU93
 361 0050 236C     		ldr	r3, [r4, #64]
 362 0052 43F40013 		orr	r3, r3, #2097152
 363 0056 2364     		str	r3, [r4, #64]
 180:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 364              		.loc 1 180 5 view .LVU94
ARM GAS  /tmp/ccumZgil.s 			page 11


 365 0058 236C     		ldr	r3, [r4, #64]
 366 005a 03F40013 		and	r3, r3, #2097152
 367 005e 0293     		str	r3, [sp, #8]
 180:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 368              		.loc 1 180 5 view .LVU95
 369 0060 029B     		ldr	r3, [sp, #8]
 370              	.LBE6:
 180:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 371              		.loc 1 180 5 discriminator 1 view .LVU96
 372              		.loc 1 187 1 is_stmt 0 view .LVU97
 373 0062 D9E7     		b	.L22
 374              	.L27:
 375              		.align	2
 376              	.L26:
 377 0064 00540040 		.word	1073763328
 378 0068 00380240 		.word	1073887232
 379 006c 00040240 		.word	1073873920
 380              		.cfi_endproc
 381              	.LFE242:
 383              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 384              		.align	1
 385              		.global	HAL_I2C_MspDeInit
 386              		.syntax unified
 387              		.thumb
 388              		.thumb_func
 390              	HAL_I2C_MspDeInit:
 391              	.LVL16:
 392              	.LFB243:
 188:Core/Src/stm32f4xx_hal_msp.c **** 
 189:Core/Src/stm32f4xx_hal_msp.c **** /**
 190:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 191:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 192:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 193:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 194:Core/Src/stm32f4xx_hal_msp.c **** */
 195:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 196:Core/Src/stm32f4xx_hal_msp.c **** {
 393              		.loc 1 196 1 is_stmt 1 view -0
 394              		.cfi_startproc
 395              		@ args = 0, pretend = 0, frame = 0
 396              		@ frame_needed = 0, uses_anonymous_args = 0
 197:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 397              		.loc 1 197 3 view .LVU99
 398              		.loc 1 197 10 is_stmt 0 view .LVU100
 399 0000 0268     		ldr	r2, [r0]
 400              		.loc 1 197 5 view .LVU101
 401 0002 0B4B     		ldr	r3, .L35
 402 0004 9A42     		cmp	r2, r3
 403 0006 00D0     		beq	.L34
 404 0008 7047     		bx	lr
 405              	.L34:
 196:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 406              		.loc 1 196 1 view .LVU102
 407 000a 10B5     		push	{r4, lr}
 408              		.cfi_def_cfa_offset 8
 409              		.cfi_offset 4, -8
 410              		.cfi_offset 14, -4
ARM GAS  /tmp/ccumZgil.s 			page 12


 198:Core/Src/stm32f4xx_hal_msp.c ****   {
 199:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 200:Core/Src/stm32f4xx_hal_msp.c **** 
 201:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 202:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 203:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 411              		.loc 1 203 5 is_stmt 1 view .LVU103
 412 000c 094A     		ldr	r2, .L35+4
 413 000e 136C     		ldr	r3, [r2, #64]
 414 0010 23F40013 		bic	r3, r3, #2097152
 415 0014 1364     		str	r3, [r2, #64]
 204:Core/Src/stm32f4xx_hal_msp.c **** 
 205:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 206:Core/Src/stm32f4xx_hal_msp.c ****     PB8     ------> I2C1_SCL
 207:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 208:Core/Src/stm32f4xx_hal_msp.c ****     */
 209:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 416              		.loc 1 209 5 view .LVU104
 417 0016 084C     		ldr	r4, .L35+8
 418 0018 4FF48071 		mov	r1, #256
 419 001c 2046     		mov	r0, r4
 420              	.LVL17:
 421              		.loc 1 209 5 is_stmt 0 view .LVU105
 422 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 423              	.LVL18:
 210:Core/Src/stm32f4xx_hal_msp.c **** 
 211:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 424              		.loc 1 211 5 is_stmt 1 view .LVU106
 425 0022 4FF40071 		mov	r1, #512
 426 0026 2046     		mov	r0, r4
 427 0028 FFF7FEFF 		bl	HAL_GPIO_DeInit
 428              	.LVL19:
 212:Core/Src/stm32f4xx_hal_msp.c **** 
 213:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 214:Core/Src/stm32f4xx_hal_msp.c **** 
 215:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 216:Core/Src/stm32f4xx_hal_msp.c ****   }
 217:Core/Src/stm32f4xx_hal_msp.c **** 
 218:Core/Src/stm32f4xx_hal_msp.c **** }
 429              		.loc 1 218 1 is_stmt 0 view .LVU107
 430 002c 10BD     		pop	{r4, pc}
 431              	.L36:
 432 002e 00BF     		.align	2
 433              	.L35:
 434 0030 00540040 		.word	1073763328
 435 0034 00380240 		.word	1073887232
 436 0038 00040240 		.word	1073873920
 437              		.cfi_endproc
 438              	.LFE243:
 440              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 441              		.align	1
 442              		.global	HAL_TIM_Base_MspInit
 443              		.syntax unified
 444              		.thumb
 445              		.thumb_func
 447              	HAL_TIM_Base_MspInit:
 448              	.LVL20:
ARM GAS  /tmp/ccumZgil.s 			page 13


 449              	.LFB244:
 219:Core/Src/stm32f4xx_hal_msp.c **** 
 220:Core/Src/stm32f4xx_hal_msp.c **** /**
 221:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 222:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 223:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 224:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 225:Core/Src/stm32f4xx_hal_msp.c **** */
 226:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 227:Core/Src/stm32f4xx_hal_msp.c **** {
 450              		.loc 1 227 1 is_stmt 1 view -0
 451              		.cfi_startproc
 452              		@ args = 0, pretend = 0, frame = 8
 453              		@ frame_needed = 0, uses_anonymous_args = 0
 454              		@ link register save eliminated.
 228:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 455              		.loc 1 228 3 view .LVU109
 456              		.loc 1 228 15 is_stmt 0 view .LVU110
 457 0000 0268     		ldr	r2, [r0]
 458              		.loc 1 228 5 view .LVU111
 459 0002 094B     		ldr	r3, .L44
 460 0004 9A42     		cmp	r2, r3
 461 0006 00D0     		beq	.L43
 462 0008 7047     		bx	lr
 463              	.L43:
 227:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 464              		.loc 1 227 1 view .LVU112
 465 000a 82B0     		sub	sp, sp, #8
 466              		.cfi_def_cfa_offset 8
 229:Core/Src/stm32f4xx_hal_msp.c ****   {
 230:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 231:Core/Src/stm32f4xx_hal_msp.c **** 
 232:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 233:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 234:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 467              		.loc 1 234 5 is_stmt 1 view .LVU113
 468              	.LBB7:
 469              		.loc 1 234 5 view .LVU114
 470 000c 0023     		movs	r3, #0
 471 000e 0193     		str	r3, [sp, #4]
 472              		.loc 1 234 5 view .LVU115
 473 0010 064B     		ldr	r3, .L44+4
 474 0012 1A6C     		ldr	r2, [r3, #64]
 475 0014 42F00202 		orr	r2, r2, #2
 476 0018 1A64     		str	r2, [r3, #64]
 477              		.loc 1 234 5 view .LVU116
 478 001a 1B6C     		ldr	r3, [r3, #64]
 479 001c 03F00203 		and	r3, r3, #2
 480 0020 0193     		str	r3, [sp, #4]
 481              		.loc 1 234 5 view .LVU117
 482 0022 019B     		ldr	r3, [sp, #4]
 483              	.LBE7:
 484              		.loc 1 234 5 discriminator 1 view .LVU118
 235:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 236:Core/Src/stm32f4xx_hal_msp.c **** 
 237:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 238:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccumZgil.s 			page 14


 239:Core/Src/stm32f4xx_hal_msp.c ****   }
 240:Core/Src/stm32f4xx_hal_msp.c **** 
 241:Core/Src/stm32f4xx_hal_msp.c **** }
 485              		.loc 1 241 1 is_stmt 0 view .LVU119
 486 0024 02B0     		add	sp, sp, #8
 487              		.cfi_def_cfa_offset 0
 488              		@ sp needed
 489 0026 7047     		bx	lr
 490              	.L45:
 491              		.align	2
 492              	.L44:
 493 0028 00040040 		.word	1073742848
 494 002c 00380240 		.word	1073887232
 495              		.cfi_endproc
 496              	.LFE244:
 498              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 499              		.align	1
 500              		.global	HAL_TIM_Base_MspDeInit
 501              		.syntax unified
 502              		.thumb
 503              		.thumb_func
 505              	HAL_TIM_Base_MspDeInit:
 506              	.LVL21:
 507              	.LFB245:
 242:Core/Src/stm32f4xx_hal_msp.c **** 
 243:Core/Src/stm32f4xx_hal_msp.c **** /**
 244:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 245:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 246:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 247:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 248:Core/Src/stm32f4xx_hal_msp.c **** */
 249:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 250:Core/Src/stm32f4xx_hal_msp.c **** {
 508              		.loc 1 250 1 is_stmt 1 view -0
 509              		.cfi_startproc
 510              		@ args = 0, pretend = 0, frame = 0
 511              		@ frame_needed = 0, uses_anonymous_args = 0
 512              		@ link register save eliminated.
 251:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 513              		.loc 1 251 3 view .LVU121
 514              		.loc 1 251 15 is_stmt 0 view .LVU122
 515 0000 0268     		ldr	r2, [r0]
 516              		.loc 1 251 5 view .LVU123
 517 0002 054B     		ldr	r3, .L49
 518 0004 9A42     		cmp	r2, r3
 519 0006 00D0     		beq	.L48
 520              	.L46:
 252:Core/Src/stm32f4xx_hal_msp.c ****   {
 253:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 254:Core/Src/stm32f4xx_hal_msp.c **** 
 255:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 256:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 257:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 258:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 259:Core/Src/stm32f4xx_hal_msp.c **** 
 260:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 261:Core/Src/stm32f4xx_hal_msp.c ****   }
ARM GAS  /tmp/ccumZgil.s 			page 15


 262:Core/Src/stm32f4xx_hal_msp.c **** 
 263:Core/Src/stm32f4xx_hal_msp.c **** }
 521              		.loc 1 263 1 view .LVU124
 522 0008 7047     		bx	lr
 523              	.L48:
 257:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 524              		.loc 1 257 5 is_stmt 1 view .LVU125
 525 000a 044A     		ldr	r2, .L49+4
 526 000c 136C     		ldr	r3, [r2, #64]
 527 000e 23F00203 		bic	r3, r3, #2
 528 0012 1364     		str	r3, [r2, #64]
 529              		.loc 1 263 1 is_stmt 0 view .LVU126
 530 0014 F8E7     		b	.L46
 531              	.L50:
 532 0016 00BF     		.align	2
 533              	.L49:
 534 0018 00040040 		.word	1073742848
 535 001c 00380240 		.word	1073887232
 536              		.cfi_endproc
 537              	.LFE245:
 539              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 540              		.align	1
 541              		.global	HAL_UART_MspInit
 542              		.syntax unified
 543              		.thumb
 544              		.thumb_func
 546              	HAL_UART_MspInit:
 547              	.LVL22:
 548              	.LFB246:
 264:Core/Src/stm32f4xx_hal_msp.c **** 
 265:Core/Src/stm32f4xx_hal_msp.c **** /**
 266:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 267:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 268:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 269:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 270:Core/Src/stm32f4xx_hal_msp.c **** */
 271:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 272:Core/Src/stm32f4xx_hal_msp.c **** {
 549              		.loc 1 272 1 is_stmt 1 view -0
 550              		.cfi_startproc
 551              		@ args = 0, pretend = 0, frame = 32
 552              		@ frame_needed = 0, uses_anonymous_args = 0
 553              		.loc 1 272 1 is_stmt 0 view .LVU128
 554 0000 00B5     		push	{lr}
 555              		.cfi_def_cfa_offset 4
 556              		.cfi_offset 14, -4
 557 0002 89B0     		sub	sp, sp, #36
 558              		.cfi_def_cfa_offset 40
 273:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 559              		.loc 1 273 3 is_stmt 1 view .LVU129
 560              		.loc 1 273 20 is_stmt 0 view .LVU130
 561 0004 0023     		movs	r3, #0
 562 0006 0393     		str	r3, [sp, #12]
 563 0008 0493     		str	r3, [sp, #16]
 564 000a 0593     		str	r3, [sp, #20]
 565 000c 0693     		str	r3, [sp, #24]
 566 000e 0793     		str	r3, [sp, #28]
ARM GAS  /tmp/ccumZgil.s 			page 16


 274:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 567              		.loc 1 274 3 is_stmt 1 view .LVU131
 568              		.loc 1 274 11 is_stmt 0 view .LVU132
 569 0010 0268     		ldr	r2, [r0]
 570              		.loc 1 274 5 view .LVU133
 571 0012 154B     		ldr	r3, .L55
 572 0014 9A42     		cmp	r2, r3
 573 0016 02D0     		beq	.L54
 574              	.LVL23:
 575              	.L51:
 275:Core/Src/stm32f4xx_hal_msp.c ****   {
 276:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 277:Core/Src/stm32f4xx_hal_msp.c **** 
 278:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 279:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 280:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 281:Core/Src/stm32f4xx_hal_msp.c **** 
 282:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 283:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 284:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 285:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 286:Core/Src/stm32f4xx_hal_msp.c ****     */
 287:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 288:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 289:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 290:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 291:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 292:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 293:Core/Src/stm32f4xx_hal_msp.c **** 
 294:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 295:Core/Src/stm32f4xx_hal_msp.c **** 
 296:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 297:Core/Src/stm32f4xx_hal_msp.c **** 
 298:Core/Src/stm32f4xx_hal_msp.c ****   }
 299:Core/Src/stm32f4xx_hal_msp.c **** 
 300:Core/Src/stm32f4xx_hal_msp.c **** }
 576              		.loc 1 300 1 view .LVU134
 577 0018 09B0     		add	sp, sp, #36
 578              		.cfi_remember_state
 579              		.cfi_def_cfa_offset 4
 580              		@ sp needed
 581 001a 5DF804FB 		ldr	pc, [sp], #4
 582              	.LVL24:
 583              	.L54:
 584              		.cfi_restore_state
 280:Core/Src/stm32f4xx_hal_msp.c **** 
 585              		.loc 1 280 5 is_stmt 1 view .LVU135
 586              	.LBB8:
 280:Core/Src/stm32f4xx_hal_msp.c **** 
 587              		.loc 1 280 5 view .LVU136
 588 001e 0021     		movs	r1, #0
 589 0020 0191     		str	r1, [sp, #4]
 280:Core/Src/stm32f4xx_hal_msp.c **** 
 590              		.loc 1 280 5 view .LVU137
 591 0022 03F5FA33 		add	r3, r3, #128000
 592 0026 1A6C     		ldr	r2, [r3, #64]
 593 0028 42F40032 		orr	r2, r2, #131072
ARM GAS  /tmp/ccumZgil.s 			page 17


 594 002c 1A64     		str	r2, [r3, #64]
 280:Core/Src/stm32f4xx_hal_msp.c **** 
 595              		.loc 1 280 5 view .LVU138
 596 002e 1A6C     		ldr	r2, [r3, #64]
 597 0030 02F40032 		and	r2, r2, #131072
 598 0034 0192     		str	r2, [sp, #4]
 280:Core/Src/stm32f4xx_hal_msp.c **** 
 599              		.loc 1 280 5 view .LVU139
 600 0036 019A     		ldr	r2, [sp, #4]
 601              	.LBE8:
 280:Core/Src/stm32f4xx_hal_msp.c **** 
 602              		.loc 1 280 5 view .LVU140
 282:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 603              		.loc 1 282 5 view .LVU141
 604              	.LBB9:
 282:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 605              		.loc 1 282 5 view .LVU142
 606 0038 0291     		str	r1, [sp, #8]
 282:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 607              		.loc 1 282 5 view .LVU143
 608 003a 1A6B     		ldr	r2, [r3, #48]
 609 003c 42F00102 		orr	r2, r2, #1
 610 0040 1A63     		str	r2, [r3, #48]
 282:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 611              		.loc 1 282 5 view .LVU144
 612 0042 1B6B     		ldr	r3, [r3, #48]
 613 0044 03F00103 		and	r3, r3, #1
 614 0048 0293     		str	r3, [sp, #8]
 282:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 615              		.loc 1 282 5 view .LVU145
 616 004a 029B     		ldr	r3, [sp, #8]
 617              	.LBE9:
 282:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 618              		.loc 1 282 5 view .LVU146
 287:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 619              		.loc 1 287 5 view .LVU147
 287:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 620              		.loc 1 287 25 is_stmt 0 view .LVU148
 621 004c 0C23     		movs	r3, #12
 622 004e 0393     		str	r3, [sp, #12]
 288:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 623              		.loc 1 288 5 is_stmt 1 view .LVU149
 288:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 624              		.loc 1 288 26 is_stmt 0 view .LVU150
 625 0050 0223     		movs	r3, #2
 626 0052 0493     		str	r3, [sp, #16]
 289:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 627              		.loc 1 289 5 is_stmt 1 view .LVU151
 290:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 628              		.loc 1 290 5 view .LVU152
 290:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 629              		.loc 1 290 27 is_stmt 0 view .LVU153
 630 0054 0323     		movs	r3, #3
 631 0056 0693     		str	r3, [sp, #24]
 291:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 632              		.loc 1 291 5 is_stmt 1 view .LVU154
 291:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  /tmp/ccumZgil.s 			page 18


 633              		.loc 1 291 31 is_stmt 0 view .LVU155
 634 0058 0723     		movs	r3, #7
 635 005a 0793     		str	r3, [sp, #28]
 292:Core/Src/stm32f4xx_hal_msp.c **** 
 636              		.loc 1 292 5 is_stmt 1 view .LVU156
 637 005c 03A9     		add	r1, sp, #12
 638 005e 0348     		ldr	r0, .L55+4
 639              	.LVL25:
 292:Core/Src/stm32f4xx_hal_msp.c **** 
 640              		.loc 1 292 5 is_stmt 0 view .LVU157
 641 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 642              	.LVL26:
 643              		.loc 1 300 1 view .LVU158
 644 0064 D8E7     		b	.L51
 645              	.L56:
 646 0066 00BF     		.align	2
 647              	.L55:
 648 0068 00440040 		.word	1073759232
 649 006c 00000240 		.word	1073872896
 650              		.cfi_endproc
 651              	.LFE246:
 653              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 654              		.align	1
 655              		.global	HAL_UART_MspDeInit
 656              		.syntax unified
 657              		.thumb
 658              		.thumb_func
 660              	HAL_UART_MspDeInit:
 661              	.LVL27:
 662              	.LFB247:
 301:Core/Src/stm32f4xx_hal_msp.c **** 
 302:Core/Src/stm32f4xx_hal_msp.c **** /**
 303:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 304:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 305:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 306:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 307:Core/Src/stm32f4xx_hal_msp.c **** */
 308:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 309:Core/Src/stm32f4xx_hal_msp.c **** {
 663              		.loc 1 309 1 is_stmt 1 view -0
 664              		.cfi_startproc
 665              		@ args = 0, pretend = 0, frame = 0
 666              		@ frame_needed = 0, uses_anonymous_args = 0
 667              		.loc 1 309 1 is_stmt 0 view .LVU160
 668 0000 08B5     		push	{r3, lr}
 669              		.cfi_def_cfa_offset 8
 670              		.cfi_offset 3, -8
 671              		.cfi_offset 14, -4
 310:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 672              		.loc 1 310 3 is_stmt 1 view .LVU161
 673              		.loc 1 310 11 is_stmt 0 view .LVU162
 674 0002 0268     		ldr	r2, [r0]
 675              		.loc 1 310 5 view .LVU163
 676 0004 064B     		ldr	r3, .L61
 677 0006 9A42     		cmp	r2, r3
 678 0008 00D0     		beq	.L60
 679              	.LVL28:
ARM GAS  /tmp/ccumZgil.s 			page 19


 680              	.L57:
 311:Core/Src/stm32f4xx_hal_msp.c ****   {
 312:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 313:Core/Src/stm32f4xx_hal_msp.c **** 
 314:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 315:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 316:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 317:Core/Src/stm32f4xx_hal_msp.c **** 
 318:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 319:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 320:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 321:Core/Src/stm32f4xx_hal_msp.c ****     */
 322:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 323:Core/Src/stm32f4xx_hal_msp.c **** 
 324:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 325:Core/Src/stm32f4xx_hal_msp.c **** 
 326:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 327:Core/Src/stm32f4xx_hal_msp.c ****   }
 328:Core/Src/stm32f4xx_hal_msp.c **** 
 329:Core/Src/stm32f4xx_hal_msp.c **** }
 681              		.loc 1 329 1 view .LVU164
 682 000a 08BD     		pop	{r3, pc}
 683              	.LVL29:
 684              	.L60:
 316:Core/Src/stm32f4xx_hal_msp.c **** 
 685              		.loc 1 316 5 is_stmt 1 view .LVU165
 686 000c 054A     		ldr	r2, .L61+4
 687 000e 136C     		ldr	r3, [r2, #64]
 688 0010 23F40033 		bic	r3, r3, #131072
 689 0014 1364     		str	r3, [r2, #64]
 322:Core/Src/stm32f4xx_hal_msp.c **** 
 690              		.loc 1 322 5 view .LVU166
 691 0016 0C21     		movs	r1, #12
 692 0018 0348     		ldr	r0, .L61+8
 693              	.LVL30:
 322:Core/Src/stm32f4xx_hal_msp.c **** 
 694              		.loc 1 322 5 is_stmt 0 view .LVU167
 695 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 696              	.LVL31:
 697              		.loc 1 329 1 view .LVU168
 698 001e F4E7     		b	.L57
 699              	.L62:
 700              		.align	2
 701              	.L61:
 702 0020 00440040 		.word	1073759232
 703 0024 00380240 		.word	1073887232
 704 0028 00000240 		.word	1073872896
 705              		.cfi_endproc
 706              	.LFE247:
 708              		.text
 709              	.Letext0:
 710              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 711              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 712              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 713              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 714              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 715              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
ARM GAS  /tmp/ccumZgil.s 			page 20


 716              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 717              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 718              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 719              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 720              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 721              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 722              		.file 14 "Core/Inc/main.h"
ARM GAS  /tmp/ccumZgil.s 			page 21


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
     /tmp/ccumZgil.s:21     .text.HAL_MspInit:00000000 $t
     /tmp/ccumZgil.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/ccumZgil.s:84     .text.HAL_MspInit:0000003c $d
     /tmp/ccumZgil.s:89     .text.HAL_ADC_MspInit:00000000 $t
     /tmp/ccumZgil.s:95     .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
     /tmp/ccumZgil.s:206    .text.HAL_ADC_MspInit:0000006c $d
     /tmp/ccumZgil.s:214    .text.HAL_ADC_MspDeInit:00000000 $t
     /tmp/ccumZgil.s:220    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
     /tmp/ccumZgil.s:261    .text.HAL_ADC_MspDeInit:00000020 $d
     /tmp/ccumZgil.s:267    .text.HAL_I2C_MspInit:00000000 $t
     /tmp/ccumZgil.s:273    .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
     /tmp/ccumZgil.s:377    .text.HAL_I2C_MspInit:00000064 $d
     /tmp/ccumZgil.s:384    .text.HAL_I2C_MspDeInit:00000000 $t
     /tmp/ccumZgil.s:390    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
     /tmp/ccumZgil.s:434    .text.HAL_I2C_MspDeInit:00000030 $d
     /tmp/ccumZgil.s:441    .text.HAL_TIM_Base_MspInit:00000000 $t
     /tmp/ccumZgil.s:447    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
     /tmp/ccumZgil.s:493    .text.HAL_TIM_Base_MspInit:00000028 $d
     /tmp/ccumZgil.s:499    .text.HAL_TIM_Base_MspDeInit:00000000 $t
     /tmp/ccumZgil.s:505    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
     /tmp/ccumZgil.s:534    .text.HAL_TIM_Base_MspDeInit:00000018 $d
     /tmp/ccumZgil.s:540    .text.HAL_UART_MspInit:00000000 $t
     /tmp/ccumZgil.s:546    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
     /tmp/ccumZgil.s:648    .text.HAL_UART_MspInit:00000068 $d
     /tmp/ccumZgil.s:654    .text.HAL_UART_MspDeInit:00000000 $t
     /tmp/ccumZgil.s:660    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
     /tmp/ccumZgil.s:702    .text.HAL_UART_MspDeInit:00000020 $d
                           .group:00000000 wm4.0.7dce94b23b952799e659b6f001d406e2
                           .group:00000000 wm4.stm32f4xx_hal_conf.h.25.83c9712fa333884c379ccc2d282f16d5
                           .group:00000000 wm4.stm32f4xx.h.38.d053a70ce905afacf9f39dda4c23396b
                           .group:00000000 wm4.stm32f446xx.h.34.dd43cebd7192f96bce7a5ff975201274
                           .group:00000000 wm4._newlib_version.h.4.411db44ea2338a62eca2f0777f81481b
                           .group:00000000 wm4.features.h.33.2eefb68b261e70563a8ac654e712169f
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.cmsis_version.h.32.0ac195c83bb4537824e6ad1c47474b79
                           .group:00000000 wm4.core_cm4.h.66.e4ff136c4a17abc46741866f64f8e729
                           .group:00000000 wm4.cmsis_gcc.h.26.498d0ad17a45fc9ef20fdc01caf02259
                           .group:00000000 wm4.core_cm4.h.174.62be9b4588d49bed18171771001331df
                           .group:00000000 wm4.mpu_armv7.h.32.83326921a797fa9d6f70449916b4b839
                           .group:00000000 wm4.stm32f446xx.h.917.0fdd8713166bfa6b9d21cdb14776606b
                           .group:00000000 wm4.stm32f4xx.h.195.a4b8bf80f37cc96981498656ffe5f588
                           .group:00000000 wm4.stm32_hal_legacy.h.22.eb8efbbc8c257479a785208a25e32ff6
                           .group:00000000 wm4.stddef.h.39.0dc9006b34572d4d9cae4c8b422c4971
                           .group:00000000 wm4.stm32f4xx_hal_def.h.58.3cb484e92e5ccf2e55312a4714e27917
                           .group:00000000 wm4.stm32f4xx_hal_rcc_ex.h.20.41619f9808c16372c6163b386a6c33f3
                           .group:00000000 wm4.stm32f4xx_hal_rcc.h.106.7a3b8fae3878f325ccf2eab43ac149ad
                           .group:00000000 wm4.stm32f4xx_hal_gpio.h.21.22da6a14b6049d6ac156577be74df1d7
                           .group:00000000 wm4.stm32f4xx_hal_gpio_ex.h.21.33ea7ea24fd170b1d3dce3d23330c9d3
                           .group:00000000 wm4.stm32f4xx_hal_gpio.h.254.d7e07832f748fe8bcb575db0b8373592
                           .group:00000000 wm4.stm32f4xx_hal_exti.h.21.4fc7f37c3cc97fb821b368ede79414b6
                           .group:00000000 wm4.stm32f4xx_hal_dma.h.21.8e4b1421c914345c23be719e5e528779
                           .group:00000000 wm4.stm32f4xx_hal_dma.h.720.ac2d7eef74792e4026acc4d2923c5da4
ARM GAS  /tmp/ccumZgil.s 			page 22


                           .group:00000000 wm4.stm32f4xx_hal_cortex.h.20.a1e25f69ec9adea00da0353b137e869f
                           .group:00000000 wm4.stm32f4xx_ll_adc.h.21.8ab9bf4d55f678506dbbe8102cb12bbc
                           .group:00000000 wm4.stm32f4xx_hal_adc.h.159.62530d9b3382796f19493a9679ef426c
                           .group:00000000 wm4.stm32f4xx_hal_adc_ex.h.21.94e87945640619cdd4cff40627e1380a
                           .group:00000000 wm4.stm32f4xx_hal_adc.h.639.c30c49256117cbda0ada83149c65b3d8
                           .group:00000000 wm4.stm32f4xx_hal_flash.h.20.2f1e0d1b7010b3a81a7980aaf712e7e5
                           .group:00000000 wm4.stm32f4xx_hal_flash_ex.h.20.77cb3e5c0f1e426426a4cbc884a1eed8
                           .group:00000000 wm4.stm32f4xx_hal_flash.h.361.23bc19b9eac79b0956d913651841ede8
                           .group:00000000 wm4.stm32f4xx_hal_i2c.h.21.147e96a27b1f7b1f2f8ee22132703ee3
                           .group:00000000 wm4.stm32f4xx_hal_i2c_ex.h.21.951ef5bfa13cf131d2015c338e82e461
                           .group:00000000 wm4.stm32f4xx_hal_i2c.h.647.ade9c3447780b1cc0ece02f0ce83aedc
                           .group:00000000 wm4.stm32f4xx_hal_pwr.h.20.1905a0783a9c83adefd7df0c4b501e40
                           .group:00000000 wm4.stm32f4xx_hal_pwr_ex.h.20.9786dbd699c850465fa7b77273740267
                           .group:00000000 wm4.stm32f4xx_hal_pwr.h.338.debc0a4a62ba54688e63ab53dd99c4ea
                           .group:00000000 wm4.stm32f4xx_hal_tim.h.21.6320ed03fec05f5a81ebdcc8da91e41b
                           .group:00000000 wm4.stm32f4xx_hal_tim_ex.h.21.3ff8ebb44e16ac9d5b95e2b3533221b9
                           .group:00000000 wm4.stm32f4xx_hal_uart.h.21.ba8e24dd05c77faac3f3d48472e636ba
                           .group:00000000 wm4.stm32f4xx_hal.h.71.02372bc31d47d29d3f67fbfe1429649e
                           .group:00000000 wm4.main.h.60.a6283898ee25cd23d2a979a4abcc715c

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_DMA_Init
Error_Handler
hdma_adc1
HAL_DMA_DeInit
HAL_GPIO_Init
HAL_GPIO_DeInit
