#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:44:18 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Thu Sep 19 12:52:47 2019
# Process ID: 5703
# Current directory: /media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.runs/ControllerBD_PWM_Reader_8CH_0_0_synth_1
# Command line: vivado -log ControllerBD_PWM_Reader_8CH_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ControllerBD_PWM_Reader_8CH_0_0.tcl
# Log file: /media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.runs/ControllerBD_PWM_Reader_8CH_0_0_synth_1/ControllerBD_PWM_Reader_8CH_0_0.vds
# Journal file: /media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.runs/ControllerBD_PWM_Reader_8CH_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source ControllerBD_PWM_Reader_8CH_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1409.043 ; gain = 11.016 ; free physical = 9718 ; free virtual = 14162
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/sf_Projects-shared/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/sf_Projects-shared/ZynqRobotController/FPGA/ip_repo/PWM_Writer_8CH_50HZ_2.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/media/sf_Projects-shared/ZynqRobotController/FPGA/ip_repo/AXI_PWM_Writer_8CH_50HZ_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/media/sf_Projects-shared/ZynqRobotController/FPGA/ip_repo/AXI_PWM_Reader_8CH_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/tjlw/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/tjlw/ip_repo/ParallaxPingSensor/ParallaxPingSensor_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:05 . Memory (MB): peak = 1432.855 ; gain = 23.812 ; free physical = 9682 ; free virtual = 14127
Command: synth_design -top ControllerBD_PWM_Reader_8CH_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5860 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1795.785 ; gain = 152.715 ; free physical = 8147 ; free virtual = 12597
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ControllerBD_PWM_Reader_8CH_0_0' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ip/ControllerBD_PWM_Reader_8CH_0_0/synth/ControllerBD_PWM_Reader_8CH_0_0.vhd:91]
	Parameter C_PWM_Reader_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_PWM_Reader_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter freq bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'PWM_Reader_8CH_v2_0' declared at '/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/e109/hdl/PWM_Reader_8CH_v2_0.vhd:5' bound to instance 'U0' of component 'PWM_Reader_8CH_v2_0' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ip/ControllerBD_PWM_Reader_8CH_0_0/synth/ControllerBD_PWM_Reader_8CH_0_0.vhd:167]
INFO: [Synth 8-638] synthesizing module 'PWM_Reader_8CH_v2_0' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/e109/hdl/PWM_Reader_8CH_v2_0.vhd:61]
	Parameter freq bound to: 100000000 - type: integer 
	Parameter C_PWM_Reader_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_PWM_Reader_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'PWM_Reader_8CH_v2_0_PWM_Reader_AXI' declared at '/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/e109/hdl/PWM_Reader_8CH_v2_0_PWM_Reader_AXI.vhd:5' bound to instance 'PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst' of component 'PWM_Reader_8CH_v2_0_PWM_Reader_AXI' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/e109/hdl/PWM_Reader_8CH_v2_0.vhd:142]
INFO: [Synth 8-638] synthesizing module 'PWM_Reader_8CH_v2_0_PWM_Reader_AXI' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/e109/hdl/PWM_Reader_8CH_v2_0_PWM_Reader_AXI.vhd:95]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/e109/hdl/PWM_Reader_8CH_v2_0_PWM_Reader_AXI.vhd:233]
INFO: [Synth 8-226] default block is never used [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/e109/hdl/PWM_Reader_8CH_v2_0_PWM_Reader_AXI.vhd:363]
WARNING: [Synth 8-614] signal 'channel_2_dutycycle' is read in the process but is not in the sensitivity list [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/e109/hdl/PWM_Reader_8CH_v2_0_PWM_Reader_AXI.vhd:358]
WARNING: [Synth 8-614] signal 'channel_1_dutycycle' is read in the process but is not in the sensitivity list [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/e109/hdl/PWM_Reader_8CH_v2_0_PWM_Reader_AXI.vhd:358]
WARNING: [Synth 8-614] signal 'channel_4_dutycycle' is read in the process but is not in the sensitivity list [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/e109/hdl/PWM_Reader_8CH_v2_0_PWM_Reader_AXI.vhd:358]
WARNING: [Synth 8-614] signal 'channel_3_dutycycle' is read in the process but is not in the sensitivity list [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/e109/hdl/PWM_Reader_8CH_v2_0_PWM_Reader_AXI.vhd:358]
WARNING: [Synth 8-614] signal 'channel_6_dutycycle' is read in the process but is not in the sensitivity list [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/e109/hdl/PWM_Reader_8CH_v2_0_PWM_Reader_AXI.vhd:358]
WARNING: [Synth 8-614] signal 'channel_5_dutycycle' is read in the process but is not in the sensitivity list [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/e109/hdl/PWM_Reader_8CH_v2_0_PWM_Reader_AXI.vhd:358]
WARNING: [Synth 8-614] signal 'channel_8_dutycycle' is read in the process but is not in the sensitivity list [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/e109/hdl/PWM_Reader_8CH_v2_0_PWM_Reader_AXI.vhd:358]
WARNING: [Synth 8-614] signal 'channel_7_dutycycle' is read in the process but is not in the sensitivity list [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/e109/hdl/PWM_Reader_8CH_v2_0_PWM_Reader_AXI.vhd:358]
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/e109/hdl/PWM_Reader_8CH_v2_0_PWM_Reader_AXI.vhd:178]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/e109/hdl/PWM_Reader_8CH_v2_0_PWM_Reader_AXI.vhd:226]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/e109/hdl/PWM_Reader_8CH_v2_0_PWM_Reader_AXI.vhd:227]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/e109/hdl/PWM_Reader_8CH_v2_0_PWM_Reader_AXI.vhd:228]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/e109/hdl/PWM_Reader_8CH_v2_0_PWM_Reader_AXI.vhd:229]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/e109/hdl/PWM_Reader_8CH_v2_0_PWM_Reader_AXI.vhd:231]
INFO: [Synth 8-256] done synthesizing module 'PWM_Reader_8CH_v2_0_PWM_Reader_AXI' (1#1) [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/e109/hdl/PWM_Reader_8CH_v2_0_PWM_Reader_AXI.vhd:95]
	Parameter freq bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'PWM_Reader_8CH' declared at '/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/e109/src/PWM_Reader_8CH.vhd:5' bound to instance 'Reader' of component 'PWM_Reader_8CH' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/e109/hdl/PWM_Reader_8CH_v2_0.vhd:182]
INFO: [Synth 8-638] synthesizing module 'PWM_Reader_8CH' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/e109/src/PWM_Reader_8CH.vhd:31]
	Parameter freq bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PWM_Reader_8CH' (2#1) [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/e109/src/PWM_Reader_8CH.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'PWM_Reader_8CH_v2_0' (3#1) [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/e109/hdl/PWM_Reader_8CH_v2_0.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'ControllerBD_PWM_Reader_8CH_0_0' (4#1) [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ip/ControllerBD_PWM_Reader_8CH_0_0/synth/ControllerBD_PWM_Reader_8CH_0_0.vhd:91]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_AWADDR[3]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_AWADDR[2]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_AWADDR[1]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_AWADDR[0]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_WDATA[7]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_WDATA[6]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_WDATA[5]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_WDATA[4]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_WDATA[3]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_WDATA[2]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_WDATA[1]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_WDATA[0]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design PWM_Reader_8CH_v2_0_PWM_Reader_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1853.504 ; gain = 210.434 ; free physical = 8104 ; free virtual = 12556
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1856.473 ; gain = 213.402 ; free physical = 8241 ; free virtual = 12693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1856.473 ; gain = 213.402 ; free physical = 8241 ; free virtual = 12693
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1995.238 ; gain = 0.000 ; free physical = 7985 ; free virtual = 12450
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1995.238 ; gain = 0.000 ; free physical = 7927 ; free virtual = 12393
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 1995.238 ; gain = 352.168 ; free physical = 8099 ; free virtual = 12567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 1995.238 ; gain = 352.168 ; free physical = 8099 ; free virtual = 12566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 1995.238 ; gain = 352.168 ; free physical = 8101 ; free virtual = 12569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 1995.238 ; gain = 352.168 ; free physical = 8104 ; free virtual = 12572
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 22    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PWM_Reader_8CH_v2_0_PWM_Reader_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module PWM_Reader_8CH 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 8     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_awaddr[3]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_awaddr[2]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_awaddr[1]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_awaddr[0]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_awprot[2]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_awprot[1]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_awprot[0]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_wdata[31]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_wdata[30]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_wdata[29]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_wdata[28]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_wdata[27]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_wdata[26]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_wdata[25]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_wdata[24]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_wdata[23]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_wdata[22]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_wdata[21]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_wdata[20]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_wdata[19]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_wdata[18]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_wdata[17]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_wdata[16]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_wdata[15]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_wdata[14]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_wdata[13]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_wdata[12]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_wdata[11]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_wdata[10]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_wdata[9]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_wdata[8]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_wdata[7]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_wdata[6]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_wdata[5]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_wdata[4]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_wdata[3]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_wdata[2]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_wdata[1]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_wdata[0]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_wstrb[3]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_wstrb[2]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_wstrb[1]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_wstrb[0]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_arprot[2]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_arprot[1]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Reader_8CH_0_0 has unconnected port pwm_reader_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Reader /\channel_1_dutycycle_o_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Reader /\channel_3_dutycycle_o_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Reader /\channel_5_dutycycle_o_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Reader /\channel_7_dutycycle_o_reg[12] )
INFO: [Synth 8-3886] merging instance 'U0/Reader/channel_1_dutycycle_o_reg[13]' (FDRE) to 'U0/Reader/channel_1_dutycycle_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/Reader/channel_3_dutycycle_o_reg[13]' (FDRE) to 'U0/Reader/channel_3_dutycycle_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/Reader/channel_5_dutycycle_o_reg[13]' (FDRE) to 'U0/Reader/channel_5_dutycycle_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/Reader/channel_7_dutycycle_o_reg[13]' (FDRE) to 'U0/Reader/channel_7_dutycycle_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/Reader/channel_1_dutycycle_o_reg[14]' (FDRE) to 'U0/Reader/channel_1_dutycycle_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/Reader/channel_3_dutycycle_o_reg[14]' (FDRE) to 'U0/Reader/channel_3_dutycycle_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/Reader/channel_5_dutycycle_o_reg[14]' (FDRE) to 'U0/Reader/channel_5_dutycycle_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/Reader/channel_7_dutycycle_o_reg[14]' (FDRE) to 'U0/Reader/channel_7_dutycycle_o_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Reader /\channel_1_dutycycle_o_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Reader /\channel_3_dutycycle_o_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Reader /\channel_5_dutycycle_o_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Reader /\channel_7_dutycycle_o_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Reader /\channel_2_dutycycle_o_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Reader /\channel_4_dutycycle_o_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Reader /\channel_6_dutycycle_o_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Reader /\channel_8_dutycycle_o_reg[12] )
INFO: [Synth 8-3886] merging instance 'U0/Reader/channel_2_dutycycle_o_reg[13]' (FDRE) to 'U0/Reader/channel_2_dutycycle_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/Reader/channel_4_dutycycle_o_reg[13]' (FDRE) to 'U0/Reader/channel_4_dutycycle_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/Reader/channel_6_dutycycle_o_reg[13]' (FDRE) to 'U0/Reader/channel_6_dutycycle_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/Reader/channel_8_dutycycle_o_reg[13]' (FDRE) to 'U0/Reader/channel_8_dutycycle_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/Reader/channel_2_dutycycle_o_reg[14]' (FDRE) to 'U0/Reader/channel_2_dutycycle_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/Reader/channel_4_dutycycle_o_reg[14]' (FDRE) to 'U0/Reader/channel_4_dutycycle_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/Reader/channel_6_dutycycle_o_reg[14]' (FDRE) to 'U0/Reader/channel_6_dutycycle_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/Reader/channel_8_dutycycle_o_reg[14]' (FDRE) to 'U0/Reader/channel_8_dutycycle_o_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Reader /\channel_2_dutycycle_o_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Reader /\channel_4_dutycycle_o_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Reader /\channel_6_dutycycle_o_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Reader /\channel_8_dutycycle_o_reg[15] )
INFO: [Synth 8-3886] merging instance 'U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:43 . Memory (MB): peak = 1995.238 ; gain = 352.168 ; free physical = 8027 ; free virtual = 12504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:57 . Memory (MB): peak = 1995.238 ; gain = 352.168 ; free physical = 7664 ; free virtual = 12141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:58 . Memory (MB): peak = 1995.238 ; gain = 352.168 ; free physical = 7640 ; free virtual = 12117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:01:00 . Memory (MB): peak = 1995.238 ; gain = 352.168 ; free physical = 7569 ; free virtual = 12047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:01:02 . Memory (MB): peak = 1995.238 ; gain = 352.168 ; free physical = 7556 ; free virtual = 12034
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:01:02 . Memory (MB): peak = 1995.238 ; gain = 352.168 ; free physical = 7551 ; free virtual = 12029
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:01:03 . Memory (MB): peak = 1995.238 ; gain = 352.168 ; free physical = 7547 ; free virtual = 12024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:01:03 . Memory (MB): peak = 1995.238 ; gain = 352.168 ; free physical = 7543 ; free virtual = 12020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:01:03 . Memory (MB): peak = 1995.238 ; gain = 352.168 ; free physical = 7541 ; free virtual = 12019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:01:03 . Memory (MB): peak = 1995.238 ; gain = 352.168 ; free physical = 7540 ; free virtual = 12018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   384|
|2     |LUT1   |    49|
|3     |LUT2   |   521|
|4     |LUT3   |   481|
|5     |LUT4   |   317|
|6     |LUT5   |   152|
|7     |LUT6   |   266|
|8     |FDRE   |   533|
|9     |FDSE   |    11|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------------+-----------------------------------+------+
|      |Instance                                    |Module                             |Cells |
+------+--------------------------------------------+-----------------------------------+------+
|1     |top                                         |                                   |  2714|
|2     |  U0                                        |PWM_Reader_8CH_v2_0                |  2426|
|3     |    PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst |PWM_Reader_8CH_v2_0_PWM_Reader_AXI |    66|
|4     |    Reader                                  |PWM_Reader_8CH                     |  2360|
+------+--------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:01:03 . Memory (MB): peak = 1995.238 ; gain = 352.168 ; free physical = 7539 ; free virtual = 12016
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 46 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:58 . Memory (MB): peak = 1995.238 ; gain = 213.402 ; free physical = 7584 ; free virtual = 12061
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:01:03 . Memory (MB): peak = 1995.246 ; gain = 352.168 ; free physical = 7598 ; free virtual = 12075
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 384 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'ControllerBD_PWM_Reader_8CH_0_0' is not ideal for floorplanning, since the cellview 'PWM_Reader_8CH' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1995.246 ; gain = 0.000 ; free physical = 7619 ; free virtual = 12096
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 112 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:01:17 . Memory (MB): peak = 1995.246 ; gain = 552.484 ; free physical = 7752 ; free virtual = 12230
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1995.246 ; gain = 0.000 ; free physical = 7774 ; free virtual = 12252
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.runs/ControllerBD_PWM_Reader_8CH_0_0_synth_1/ControllerBD_PWM_Reader_8CH_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ControllerBD_PWM_Reader_8CH_0_0, cache-ID = 8b57b974b85d63d7
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2019.250 ; gain = 0.000 ; free physical = 9302 ; free virtual = 13779
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.runs/ControllerBD_PWM_Reader_8CH_0_0_synth_1/ControllerBD_PWM_Reader_8CH_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ControllerBD_PWM_Reader_8CH_0_0_utilization_synth.rpt -pb ControllerBD_PWM_Reader_8CH_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 19 12:55:02 2019...
