// Seed: 3960500608
module module_0 (
    output supply0 id_0,
    input supply0 id_1,
    output wor id_2,
    input supply0 id_3
);
  assign id_2 = id_3;
  tri0 id_5 = id_3;
  id_6 :
  assert property (@(posedge 1 == id_5) 1)
  else $display;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input  wor   id_0,
    input  tri1  id_1,
    input  logic id_2,
    output logic id_3,
    output tri   id_4,
    output tri1  id_5
);
  tri0 id_7;
  assign id_7 = 1 == id_1 ? id_5++ == 1 : id_0;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_7,
      id_0
  );
  initial begin : LABEL_0
    id_3 <= 1;
    {id_2, 1 !== id_7} <= id_7 ==? (id_2);
  end
  wire id_8;
endmodule
