(S (PP (IN At) (NP (NML (NN submicron) (VBG manufacturing)) (NN technology) (NNS nodes))) (, ,) (NP (VB pro-) (NN cess) (NNS variations)) (VP (VBP affect) (NP (NN circuit) (NN performance)) (ADVP (RB significantly))) (. .))
(S (S (VP (TO To) (VP (VB counter) (NP (DT these) (NNS variations))))) (, ,) (NP (NNS engineers)) (VP (VBP are) (VP (VP (VBG reserving) (NP (JJR more) (NN timing) (NN margin)) (S (VP (TO to) (VP (VB maintain) (NP (NN yield)))))) (, ,) (VP (VBG leading) (PP (IN to) (NP (DT an) (ADJP (JJ unaffordable)) (NN overdesign)))))) (. .))
(S (NP (NP (JJS Most)) (PP (IN of) (NP (DT these) (NNS margins)))) (, ,) (ADVP (RB however)) (, ,) (VP (VBP are) (VP (VBN wasted) (PP (IN after) (NP (VBG manufacturing))) (, ,) (SBAR (IN because) (S (NP (NN process) (NNS variations)) (VP (VBP cause) (NP (QP (RB only) (DT some)) (NNS chips)) (S (VP (TO to) (VP (VB be) (ADJP (RB really) (JJ slow))))) (, ,) (SBAR (IN while) (S (NP (JJ other) (NNS chips)) (VP (MD can) (ADVP (RB easily)) (VP (VB meet) (NP (JJ given) (NN timing) (NNS specifications))))))))))) (. .))
(S (S (VP (TO To) (VP (VB reduce) (NP (DT this) (NN pessimism))))) (, ,) (NP (PRP we)) (VP (MD can) (VP (VB reserve) (NP (NP (JJR less) (NN timing)) (SBAR (S (NP (NN margin) (CC and) (NN tune)) (VP (VBD failed) (NP (NNS chips)) (PP (IN after) (S (VP (VBG manufacturing) (PP (IN with) (NP (NN clock) (NNS buffers))) (S (VP (TO to) (VP (VB make) (S (NP (PRP them)) (VP (VB meet) (NP (NN timing) (NNS specifications)))))))))))))))) (. .))
(S (PP (IN With) (NP (DT this) (JJ post-silicon) (NN clock) (NN tuning))) (, ,) (NP (JJ critical) (NNS paths)) (VP (MD can) (VP (VB be) (VP (VBN balanced) (PP (IN with) (NP (NN neighboring) (NNS paths))) (PP (IN in) (NP (DT each) (NN chip))) (ADVP (RB specifically)) (S (VP (TO to) (VP (VB counter) (NP (NP (DT the) (NN effect)) (PP (IN of) (NP (NN process) (NNS variations)))))))))) (. .))
(S (S (ADVP (RB Consequently)) (, ,) (NP (NP (NNS chips)) (PP (IN with) (NP (NN timing) (NNS failures)))) (VP (MD can) (VP (VB be) (VP (VBN rescued))))) (CC and) (S (NP (DT the) (NN yield)) (VP (MD can) (ADVP (RB thus)) (VP (VB be) (VP (VBN improved))))) (. .))
(S (NP (DT This)) (VP (VBZ is) (ADJP (RB specially) (JJ useful)) (PP (IN in) (NP (NP (NML (JJ high) (HYPH -) (NN performance)) (NNS designs)) (, ,) (ADVP (FW e.g.)))) (, ,) (NP (NP (NML (JJ high) (HYPH -) (NN end)) (NNS CPUs)) (, ,) (SBAR (WHADVP (WRB where)) (S (NP (NN clock) (NN binning)) (VP (VBZ makes) (NP (NNS chips)) (PP (IN with) (NP (NP (JJR higher) (NN performance)) (ADJP (RB much) (RBR more) (JJ profitable))))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (PRP we)) (VP (VBP propose) (NP (DT a) (NN method)) (S (VP (TO to) (VP (VB determine) (SBAR (WHADVP (WRB where)) (S (VP (TO to) (VP (VB insert) (NP (JJ post-silicon) (NN tuning) (NNS buffers)) (PP (IN during) (NP (DT the) (NN design) (NN phase))) (S (VP (TO to) (VP (VB improve) (NP (DT the) (JJ overall) (NN profit)) (PP (IN with) (NP (NN clock) (NN binning)))))))))))))) (. .))
(S (NP (DT This) (NN method)) (VP (VP (VBZ learns) (NP (DT the) (NN buffer) (NNS locations)) (PP (IN with) (NP (DT a) (NNP Sobol) (NN sequence))) (ADVP (RB iteratively))) (CC and) (VP (VBZ reduces) (SBAR (S (NP (DT the) (NN buffer)) (VP (VBZ ranges) (ADVP (RB afterwards)) (PP (IN with) (NP (NP (NN tuning) (NN concentration)) (CC and) (NP (NN buffer) (NN grouping))))))))) (. .))
(S (NP (JJ Experimental) (NNS results)) (VP (VBP demonstrate) (SBAR (IN that) (S (NP (DT the) (JJ proposed) (NN method)) (VP (MD can) (VP (VB achieve) (NP (NP (DT a) (NN profit) (NN improvement)) (PP (IN of) (NP (QP (RB about) (CD 14)) (NN %)))) (PP (PP (IN on) (ADJP (JJ average))) (CC and) (RB up) (PP (IN to) (NP (CD 26) (NN %)))) (, ,) (PP (IN with) (NP (NP (RB only) (DT a) (JJ small) (NN number)) (PP (IN of) (NP (NP (NN tuning) (NNS buffers)) (VP (VBN inserted) (PP (IN into) (NP (DT the) (NN circuit))))))))))))) (. .))
