;redcode
;assert 1
	SPL 0, <-29
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 0, 94
	SLT -21, @10
	SUB @127, 106
	SLT -21, @10
	SUB @-127, 105
	SUB #71, <101
	SUB @127, 100
	SUB #12, @240
	SUB @-127, 105
	ADD 270, 0
	JMZ 270, 0
	JMZ 0, 9
	JMZ @71, @101
	SPL <130, 9
	ADD 270, 0
	ADD 210, 30
	ADD 210, 30
	ADD 210, 30
	JMZ 210, 31
	ADD 300, 90
	ADD 300, 90
	MOV -1, <-20
	DJN -7, @-20
	SUB @-127, 105
	JMZ 12, <10
	SLT -401, <-24
	SUB 0, @2
	SPL <130, 9
	SPL <130, 9
	MOV @130, 9
	SPL <130, 9
	SUB 12, @10
	JMP -7, @-520
	SUB 12, @10
	SPL <130, 9
	ADD -7, <-520
	SPL <130, 9
	SPL 0, <-29
	JMP -7, @-520
	SPL 0, <-29
	SPL <130, 9
	SUB 0, -29
	JMP -7, @-520
	MOV 0, -29
	SLT 712, 10
	SPL 0, <-29
