{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665140239409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665140239409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 07 07:57:19 2022 " "Processing started: Fri Oct 07 07:57:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665140239409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665140239409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off variaveis -c variaveis " "Command: quartus_map --read_settings_files=on --write_settings_files=off variaveis -c variaveis" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665140239409 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665140239678 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665140239678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "variaveis.vhd 2 1 " "Found 2 design units, including 1 entities, in source file variaveis.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 variaveis-build " "Found design unit 1: variaveis-build" {  } { { "variaveis.vhd" "" { Text "C:/Users/JULIUS/OneDrive/Faculdade/Programacao/Quarto_Periodo/Laboratorio_Sistemas_Digitais/Estudo-LSD/Estudo/uso_de_variaveis/variaveis.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665140247337 ""} { "Info" "ISGN_ENTITY_NAME" "1 variaveis " "Found entity 1: variaveis" {  } { { "variaveis.vhd" "" { Text "C:/Users/JULIUS/OneDrive/Faculdade/Programacao/Quarto_Periodo/Laboratorio_Sistemas_Digitais/Estudo-LSD/Estudo/uso_de_variaveis/variaveis.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665140247337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665140247337 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "variaveis " "Elaborating entity \"variaveis\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665140247360 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "x variaveis.vhd(11) " "VHDL Signal Declaration warning at variaveis.vhd(11): used explicit default value for signal \"x\" because signal was never assigned a value" {  } { { "variaveis.vhd" "" { Text "C:/Users/JULIUS/OneDrive/Faculdade/Programacao/Quarto_Periodo/Laboratorio_Sistemas_Digitais/Estudo-LSD/Estudo/uso_de_variaveis/variaveis.vhd" 11 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1665140247361 "|variaveis"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"Valor de X: 1\" variaveis.vhd(20) " "VHDL Report Statement at variaveis.vhd(20): \"Valor de X: 1\" (NOTE)" {  } { { "variaveis.vhd" "" { Text "C:/Users/JULIUS/OneDrive/Faculdade/Programacao/Quarto_Periodo/Laboratorio_Sistemas_Digitais/Estudo-LSD/Estudo/uso_de_variaveis/variaveis.vhd" 20 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1665140247361 "|variaveis"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "variaveis.vhd(23) " "VHDL Wait Statement error at variaveis.vhd(23): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "variaveis.vhd" "" { Text "C:/Users/JULIUS/OneDrive/Faculdade/Programacao/Quarto_Periodo/Laboratorio_Sistemas_Digitais/Estudo-LSD/Estudo/uso_de_variaveis/variaveis.vhd" 23 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Analysis & Synthesis" 0 -1 1665140247361 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665140247361 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665140247450 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 07 07:57:27 2022 " "Processing ended: Fri Oct 07 07:57:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665140247450 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665140247450 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665140247450 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665140247450 ""}
