

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Fri Aug 20 01:36:46 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	16F887
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,merge=1,delta=2
     5                           	psect	bssCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	bssBANK0,global,class=BANK0,space=1,delta=1,noexec
     7                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     8                           	psect	cstackBANK0,global,class=BANK0,space=1,delta=1,noexec
     9                           	psect	maintext,global,class=CODE,split=1,delta=2
    10                           	psect	text1,local,class=CODE,merge=1,delta=2
    11                           	psect	text2,local,class=CODE,merge=1,delta=2
    12                           	psect	text3,local,class=CODE,merge=1,delta=2
    13                           	psect	text4,local,class=CODE,merge=1,delta=2
    14                           	psect	intentry,global,class=CODE,delta=2
    15                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
    16                           	dabs	1,0x7E,2
    17  0000                     
    18                           ; Version 2.20
    19                           ; Generated 12/02/2020 GMT
    20                           ; 
    21                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    22                           ; All rights reserved.
    23                           ; 
    24                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    25                           ; 
    26                           ; Redistribution and use in source and binary forms, with or without modification, are
    27                           ; permitted provided that the following conditions are met:
    28                           ; 
    29                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    30                           ;        conditions and the following disclaimer.
    31                           ; 
    32                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    33                           ;        of conditions and the following disclaimer in the documentation and/or other
    34                           ;        materials provided with the distribution.
    35                           ; 
    36                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    37                           ;        software without specific prior written permission.
    38                           ; 
    39                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    40                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    41                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    42                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    43                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    44                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    45                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    46                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    47                           ; 
    48                           ; 
    49                           ; Code-generator required, PIC16F887 Definitions
    50                           ; 
    51                           ; SFR Addresses
    52  0000                     	;# 
    53  0001                     	;# 
    54  0002                     	;# 
    55  0003                     	;# 
    56  0004                     	;# 
    57  0005                     	;# 
    58  0006                     	;# 
    59  0007                     	;# 
    60  0008                     	;# 
    61  0009                     	;# 
    62  000A                     	;# 
    63  000B                     	;# 
    64  000C                     	;# 
    65  000D                     	;# 
    66  000E                     	;# 
    67  000E                     	;# 
    68  000F                     	;# 
    69  0010                     	;# 
    70  0011                     	;# 
    71  0012                     	;# 
    72  0013                     	;# 
    73  0014                     	;# 
    74  0015                     	;# 
    75  0015                     	;# 
    76  0016                     	;# 
    77  0017                     	;# 
    78  0018                     	;# 
    79  0019                     	;# 
    80  001A                     	;# 
    81  001B                     	;# 
    82  001B                     	;# 
    83  001C                     	;# 
    84  001D                     	;# 
    85  001E                     	;# 
    86  001F                     	;# 
    87  0081                     	;# 
    88  0085                     	;# 
    89  0086                     	;# 
    90  0087                     	;# 
    91  0088                     	;# 
    92  0089                     	;# 
    93  008C                     	;# 
    94  008D                     	;# 
    95  008E                     	;# 
    96  008F                     	;# 
    97  0090                     	;# 
    98  0091                     	;# 
    99  0092                     	;# 
   100  0093                     	;# 
   101  0093                     	;# 
   102  0093                     	;# 
   103  0094                     	;# 
   104  0095                     	;# 
   105  0096                     	;# 
   106  0097                     	;# 
   107  0098                     	;# 
   108  0099                     	;# 
   109  009A                     	;# 
   110  009B                     	;# 
   111  009C                     	;# 
   112  009D                     	;# 
   113  009E                     	;# 
   114  009F                     	;# 
   115  0105                     	;# 
   116  0107                     	;# 
   117  0108                     	;# 
   118  0109                     	;# 
   119  010C                     	;# 
   120  010C                     	;# 
   121  010D                     	;# 
   122  010E                     	;# 
   123  010F                     	;# 
   124  0185                     	;# 
   125  0187                     	;# 
   126  0188                     	;# 
   127  0189                     	;# 
   128  018C                     	;# 
   129  018D                     	;# 
   130  0000                     	;# 
   131  0001                     	;# 
   132  0002                     	;# 
   133  0003                     	;# 
   134  0004                     	;# 
   135  0005                     	;# 
   136  0006                     	;# 
   137  0007                     	;# 
   138  0008                     	;# 
   139  0009                     	;# 
   140  000A                     	;# 
   141  000B                     	;# 
   142  000C                     	;# 
   143  000D                     	;# 
   144  000E                     	;# 
   145  000E                     	;# 
   146  000F                     	;# 
   147  0010                     	;# 
   148  0011                     	;# 
   149  0012                     	;# 
   150  0013                     	;# 
   151  0014                     	;# 
   152  0015                     	;# 
   153  0015                     	;# 
   154  0016                     	;# 
   155  0017                     	;# 
   156  0018                     	;# 
   157  0019                     	;# 
   158  001A                     	;# 
   159  001B                     	;# 
   160  001B                     	;# 
   161  001C                     	;# 
   162  001D                     	;# 
   163  001E                     	;# 
   164  001F                     	;# 
   165  0081                     	;# 
   166  0085                     	;# 
   167  0086                     	;# 
   168  0087                     	;# 
   169  0088                     	;# 
   170  0089                     	;# 
   171  008C                     	;# 
   172  008D                     	;# 
   173  008E                     	;# 
   174  008F                     	;# 
   175  0090                     	;# 
   176  0091                     	;# 
   177  0092                     	;# 
   178  0093                     	;# 
   179  0093                     	;# 
   180  0093                     	;# 
   181  0094                     	;# 
   182  0095                     	;# 
   183  0096                     	;# 
   184  0097                     	;# 
   185  0098                     	;# 
   186  0099                     	;# 
   187  009A                     	;# 
   188  009B                     	;# 
   189  009C                     	;# 
   190  009D                     	;# 
   191  009E                     	;# 
   192  009F                     	;# 
   193  0105                     	;# 
   194  0107                     	;# 
   195  0108                     	;# 
   196  0109                     	;# 
   197  010C                     	;# 
   198  010C                     	;# 
   199  010D                     	;# 
   200  010E                     	;# 
   201  010F                     	;# 
   202  0185                     	;# 
   203  0187                     	;# 
   204  0188                     	;# 
   205  0189                     	;# 
   206  018C                     	;# 
   207  018D                     	;# 
   208  0000                     	;# 
   209  0001                     	;# 
   210  0002                     	;# 
   211  0003                     	;# 
   212  0004                     	;# 
   213  0005                     	;# 
   214  0006                     	;# 
   215  0007                     	;# 
   216  0008                     	;# 
   217  0009                     	;# 
   218  000A                     	;# 
   219  000B                     	;# 
   220  000C                     	;# 
   221  000D                     	;# 
   222  000E                     	;# 
   223  000E                     	;# 
   224  000F                     	;# 
   225  0010                     	;# 
   226  0011                     	;# 
   227  0012                     	;# 
   228  0013                     	;# 
   229  0014                     	;# 
   230  0015                     	;# 
   231  0015                     	;# 
   232  0016                     	;# 
   233  0017                     	;# 
   234  0018                     	;# 
   235  0019                     	;# 
   236  001A                     	;# 
   237  001B                     	;# 
   238  001B                     	;# 
   239  001C                     	;# 
   240  001D                     	;# 
   241  001E                     	;# 
   242  001F                     	;# 
   243  0081                     	;# 
   244  0085                     	;# 
   245  0086                     	;# 
   246  0087                     	;# 
   247  0088                     	;# 
   248  0089                     	;# 
   249  008C                     	;# 
   250  008D                     	;# 
   251  008E                     	;# 
   252  008F                     	;# 
   253  0090                     	;# 
   254  0091                     	;# 
   255  0092                     	;# 
   256  0093                     	;# 
   257  0093                     	;# 
   258  0093                     	;# 
   259  0094                     	;# 
   260  0095                     	;# 
   261  0096                     	;# 
   262  0097                     	;# 
   263  0098                     	;# 
   264  0099                     	;# 
   265  009A                     	;# 
   266  009B                     	;# 
   267  009C                     	;# 
   268  009D                     	;# 
   269  009E                     	;# 
   270  009F                     	;# 
   271  0105                     	;# 
   272  0107                     	;# 
   273  0108                     	;# 
   274  0109                     	;# 
   275  010C                     	;# 
   276  010C                     	;# 
   277  010D                     	;# 
   278  010E                     	;# 
   279  010F                     	;# 
   280  0185                     	;# 
   281  0187                     	;# 
   282  0188                     	;# 
   283  0189                     	;# 
   284  018C                     	;# 
   285  018D                     	;# 
   286  0000                     	;# 
   287  0001                     	;# 
   288  0002                     	;# 
   289  0003                     	;# 
   290  0004                     	;# 
   291  0005                     	;# 
   292  0006                     	;# 
   293  0007                     	;# 
   294  0008                     	;# 
   295  0009                     	;# 
   296  000A                     	;# 
   297  000B                     	;# 
   298  000C                     	;# 
   299  000D                     	;# 
   300  000E                     	;# 
   301  000E                     	;# 
   302  000F                     	;# 
   303  0010                     	;# 
   304  0011                     	;# 
   305  0012                     	;# 
   306  0013                     	;# 
   307  0014                     	;# 
   308  0015                     	;# 
   309  0015                     	;# 
   310  0016                     	;# 
   311  0017                     	;# 
   312  0018                     	;# 
   313  0019                     	;# 
   314  001A                     	;# 
   315  001B                     	;# 
   316  001B                     	;# 
   317  001C                     	;# 
   318  001D                     	;# 
   319  001E                     	;# 
   320  001F                     	;# 
   321  0081                     	;# 
   322  0085                     	;# 
   323  0086                     	;# 
   324  0087                     	;# 
   325  0088                     	;# 
   326  0089                     	;# 
   327  008C                     	;# 
   328  008D                     	;# 
   329  008E                     	;# 
   330  008F                     	;# 
   331  0090                     	;# 
   332  0091                     	;# 
   333  0092                     	;# 
   334  0093                     	;# 
   335  0093                     	;# 
   336  0093                     	;# 
   337  0094                     	;# 
   338  0095                     	;# 
   339  0096                     	;# 
   340  0097                     	;# 
   341  0098                     	;# 
   342  0099                     	;# 
   343  009A                     	;# 
   344  009B                     	;# 
   345  009C                     	;# 
   346  009D                     	;# 
   347  009E                     	;# 
   348  009F                     	;# 
   349  0105                     	;# 
   350  0107                     	;# 
   351  0108                     	;# 
   352  0109                     	;# 
   353  010C                     	;# 
   354  010C                     	;# 
   355  010D                     	;# 
   356  010E                     	;# 
   357  010F                     	;# 
   358  0185                     	;# 
   359  0187                     	;# 
   360  0188                     	;# 
   361  0189                     	;# 
   362  018C                     	;# 
   363  018D                     	;# 
   364  0000                     	;# 
   365  0001                     	;# 
   366  0002                     	;# 
   367  0003                     	;# 
   368  0004                     	;# 
   369  0005                     	;# 
   370  0006                     	;# 
   371  0007                     	;# 
   372  0008                     	;# 
   373  0009                     	;# 
   374  000A                     	;# 
   375  000B                     	;# 
   376  000C                     	;# 
   377  000D                     	;# 
   378  000E                     	;# 
   379  000E                     	;# 
   380  000F                     	;# 
   381  0010                     	;# 
   382  0011                     	;# 
   383  0012                     	;# 
   384  0013                     	;# 
   385  0014                     	;# 
   386  0015                     	;# 
   387  0015                     	;# 
   388  0016                     	;# 
   389  0017                     	;# 
   390  0018                     	;# 
   391  0019                     	;# 
   392  001A                     	;# 
   393  001B                     	;# 
   394  001B                     	;# 
   395  001C                     	;# 
   396  001D                     	;# 
   397  001E                     	;# 
   398  001F                     	;# 
   399  0081                     	;# 
   400  0085                     	;# 
   401  0086                     	;# 
   402  0087                     	;# 
   403  0088                     	;# 
   404  0089                     	;# 
   405  008C                     	;# 
   406  008D                     	;# 
   407  008E                     	;# 
   408  008F                     	;# 
   409  0090                     	;# 
   410  0091                     	;# 
   411  0092                     	;# 
   412  0093                     	;# 
   413  0093                     	;# 
   414  0093                     	;# 
   415  0094                     	;# 
   416  0095                     	;# 
   417  0096                     	;# 
   418  0097                     	;# 
   419  0098                     	;# 
   420  0099                     	;# 
   421  009A                     	;# 
   422  009B                     	;# 
   423  009C                     	;# 
   424  009D                     	;# 
   425  009E                     	;# 
   426  009F                     	;# 
   427  0105                     	;# 
   428  0107                     	;# 
   429  0108                     	;# 
   430  0109                     	;# 
   431  010C                     	;# 
   432  010C                     	;# 
   433  010D                     	;# 
   434  010E                     	;# 
   435  010F                     	;# 
   436  0185                     	;# 
   437  0187                     	;# 
   438  0188                     	;# 
   439  0189                     	;# 
   440  018C                     	;# 
   441  018D                     	;# 
   442  0018                     _RCSTAbits	set	24
   443  0013                     _SSPBUF	set	19
   444  0014                     _SSPCON	set	20
   445  000F                     _TMR1H	set	15
   446  000E                     _TMR1L	set	14
   447  0005                     _PORTAbits	set	5
   448  0010                     _T1CONbits	set	16
   449  0001                     _TMR0	set	1
   450  0009                     _PORTE	set	9
   451  0008                     _PORTD	set	8
   452  0007                     _PORTC	set	7
   453  0008                     _PORTDbits	set	8
   454  0006                     _PORTBbits	set	6
   455  0006                     _PORTB	set	6
   456  000B                     _INTCONbits	set	11
   457  0063                     _SSPIF	set	99
   458  005E                     _PEIE	set	94
   459  005F                     _GIE	set	95
   460  0099                     _SPBRG	set	153
   461  009A                     _SPBRGH	set	154
   462  0098                     _TXSTAbits	set	152
   463  008F                     _OSCCONbits	set	143
   464  0091                     _SSPCON2bits	set	145
   465  0087                     _TRISCbits	set	135
   466  0094                     _SSPSTAT	set	148
   467  0093                     _SSPADD	set	147
   468  0091                     _SSPCON2	set	145
   469  0096                     _IOCBbits	set	150
   470  0095                     _WPUBbits	set	149
   471  0081                     _OPTION_REGbits	set	129
   472  0089                     _TRISEbits	set	137
   473  0086                     _TRISBbits	set	134
   474  0087                     _TRISC	set	135
   475  0088                     _TRISDbits	set	136
   476  0463                     _SSPIE	set	1123
   477  043C                     _TRISC4	set	1084
   478  043B                     _TRISC3	set	1083
   479  0187                     _BAUDCTLbits	set	391
   480  0189                     _ANSELH	set	393
   481  0188                     _ANSEL	set	392
   482                           
   483                           	psect	cinit
   484  000F                     start_initialization:	
   485                           ; #config settings
   486                           
   487  000F                     __initialization:
   488                           
   489                           ; Clear objects allocated to COMMON
   490  000F  01F0               	clrf	__pbssCOMMON& (0+127)
   491  0010  01F1               	clrf	(__pbssCOMMON+1)& (0+127)
   492  0011  01F2               	clrf	(__pbssCOMMON+2)& (0+127)
   493  0012  01F3               	clrf	(__pbssCOMMON+3)& (0+127)
   494  0013  01F4               	clrf	(__pbssCOMMON+4)& (0+127)
   495  0014  01F5               	clrf	(__pbssCOMMON+5)& (0+127)
   496  0015  01F6               	clrf	(__pbssCOMMON+6)& (0+127)
   497                           
   498                           ; Clear objects allocated to BANK0
   499  0016  1283               	bcf	3,5	;RP0=0, select bank0
   500  0017  1303               	bcf	3,6	;RP1=0, select bank0
   501  0018  01A0               	clrf	__pbssBANK0& (0+127)
   502  0019  01A1               	clrf	(__pbssBANK0+1)& (0+127)
   503  001A  01A2               	clrf	(__pbssBANK0+2)& (0+127)
   504  001B  01A3               	clrf	(__pbssBANK0+3)& (0+127)
   505  001C  01A4               	clrf	(__pbssBANK0+4)& (0+127)
   506  001D  01A5               	clrf	(__pbssBANK0+5)& (0+127)
   507  001E  01A6               	clrf	(__pbssBANK0+6)& (0+127)
   508  001F  01A7               	clrf	(__pbssBANK0+7)& (0+127)
   509  0020  01A8               	clrf	(__pbssBANK0+8)& (0+127)
   510  0021  01A9               	clrf	(__pbssBANK0+9)& (0+127)
   511  0022  01AA               	clrf	(__pbssBANK0+10)& (0+127)
   512  0023  01AB               	clrf	(__pbssBANK0+11)& (0+127)
   513  0024  01AC               	clrf	(__pbssBANK0+12)& (0+127)
   514  0025  01AD               	clrf	(__pbssBANK0+13)& (0+127)
   515  0026                     end_of_initialization:	
   516                           ;End of C runtime variable initialization code
   517                           
   518  0026                     __end_of__initialization:
   519  0026  0183               	clrf	3
   520  0027  120A  118A  282A   	ljmp	_main	;jump to C main() function
   521                           
   522                           	psect	bssCOMMON
   523  0070                     __pbssCOMMON:
   524  0070                     _T1H:
   525  0070                     	ds	2
   526  0072                     _duracion:
   527  0072                     	ds	2
   528  0074                     _sensorOn:
   529  0074                     	ds	1
   530  0075                     _botonazo:
   531  0075                     	ds	1
   532  0076                     _antirrebote:
   533  0076                     	ds	1
   534                           
   535                           	psect	bssBANK0
   536  0020                     __pbssBANK0:
   537  0020                     _talanquera:
   538  0020                     	ds	2
   539  0022                     _dismin:
   540  0022                     	ds	2
   541  0024                     _dismax:
   542  0024                     	ds	2
   543  0026                     _anterior:
   544  0026                     	ds	2
   545  0028                     _T1L:
   546  0028                     	ds	2
   547  002A                     _distancia:
   548  002A                     	ds	2
   549  002C                     _hc04:
   550  002C                     	ds	2
   551                           
   552                           	psect	cstackCOMMON
   553  0077                     __pcstackCOMMON:
   554  0077                     ?_setup:
   555  0077                     ?_osc_config:	
   556                           ; 1 bytes @ 0x0
   557                           
   558  0077                     ?_uart_config:	
   559                           ; 1 bytes @ 0x0
   560                           
   561  0077                     ?_isr:	
   562                           ; 1 bytes @ 0x0
   563                           
   564  0077                     ??_isr:	
   565                           ; 1 bytes @ 0x0
   566                           
   567  0077                     ?_main:	
   568                           ; 1 bytes @ 0x0
   569                           
   570                           
   571                           ; 1 bytes @ 0x0
   572  0077                     	ds	2
   573  0079                     ??_osc_config:
   574  0079                     ??_uart_config:	
   575                           ; 1 bytes @ 0x2
   576                           
   577                           
   578                           ; 1 bytes @ 0x2
   579  0079                     	ds	2
   580  007B                     osc_config@freq:
   581                           
   582                           ; 1 bytes @ 0x4
   583  007B                     	ds	1
   584  007C                     ??_setup:
   585                           
   586                           	psect	cstackBANK0
   587  002E                     __pcstackBANK0:	
   588                           ; 1 bytes @ 0x5
   589                           
   590  002E                     ??_main:
   591                           
   592                           ; 1 bytes @ 0x0
   593  002E                     	ds	2
   594                           
   595                           	psect	maintext
   596  002A                     __pmaintext:	
   597 ;;
   598 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   599 ;;
   600 ;; *************** function _main *****************
   601 ;; Defined at:
   602 ;;		line 91 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c"
   603 ;; Parameters:    Size  Location     Type
   604 ;;		None
   605 ;; Auto vars:     Size  Location     Type
   606 ;;		None
   607 ;; Return value:  Size  Location     Type
   608 ;;                  1    wreg      void 
   609 ;; Registers used:
   610 ;;		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
   611 ;; Tracked objects:
   612 ;;		On entry : B00/0
   613 ;;		On exit  : 0/0
   614 ;;		Unchanged: 0/0
   615 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   616 ;;      Params:         0       0       0       0       0
   617 ;;      Locals:         0       0       0       0       0
   618 ;;      Temps:          0       2       0       0       0
   619 ;;      Totals:         0       2       0       0       0
   620 ;;Total ram usage:        2 bytes
   621 ;; Hardware stack levels required when called: 3
   622 ;; This function calls:
   623 ;;		_setup
   624 ;; This function is called by:
   625 ;;		Startup code after reset
   626 ;; This function uses a non-reentrant model
   627 ;;
   628                           
   629                           
   630                           ;psect for function _main
   631  002A                     _main:
   632  002A                     l1073:	
   633                           ;incstack = 0
   634                           ; Regs used in _main: [wreg-fsr0h+status,2+status,0+pclath+cstack]
   635                           
   636                           
   637                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          93:     setup();
   638  002A  120A  118A  2076  120A  118A  	fcall	_setup
   639  002F                     l1075:
   640                           
   641                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          96:     {;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_mo
      +                          tores.c: 98:         if (antirrebote==1 && PORTBbits.RB1==0 )
   642  002F  0376               	decf	_antirrebote,w
   643  0030  1D03               	btfss	3,2
   644  0031  2833               	goto	u171
   645  0032  2834               	goto	u170
   646  0033                     u171:
   647  0033  285E               	goto	l1095
   648  0034                     u170:
   649  0034                     l1077:
   650  0034  1283               	bcf	3,5	;RP0=0, select bank0
   651  0035  1303               	bcf	3,6	;RP1=0, select bank0
   652  0036  1886               	btfsc	6,1	;volatile
   653  0037  2839               	goto	u181
   654  0038  283A               	goto	u180
   655  0039                     u181:
   656  0039  285E               	goto	l1095
   657  003A                     u180:
   658  003A                     l1079:
   659                           
   660                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          99:         {;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Mai
      +                          n_motores.c: 100:             botonazo++;
   661  003A  3001               	movlw	1
   662  003B  00AE               	movwf	??_main
   663  003C  082E               	movf	??_main,w
   664  003D  07F5               	addwf	_botonazo,f
   665  003E                     l1081:
   666                           
   667                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          102:             antirrebote=0;
   668  003E  01F6               	clrf	_antirrebote
   669  003F  285E               	goto	l1095
   670  0040                     l92:	
   671                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          106:         {;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Ma
      +                          in_motores.c: 107:             case(0):
   672                           
   673                           
   674                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          108:                 PORTDbits.RD0=1;
   675  0040  1408               	bsf	8,0	;volatile
   676  0041                     l1083:
   677                           
   678                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          109:                 _delay((unsigned long)((1)*(4000000/4000.0)));
   679  0041  30C7               	movlw	199
   680  0042  1283               	bcf	3,5	;RP0=0, select bank0
   681  0043  1303               	bcf	3,6	;RP1=0, select bank0
   682  0044  00AE               	movwf	??_main
   683  0045                     u197:
   684  0045  2846               	nop2
   685  0046  0BAE               	decfsz	??_main,f
   686  0047  2845               	goto	u197
   687  0048  2849               	nop2
   688  0049                     l1085:
   689                           
   690                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          110:                 PORTDbits.RD0=0;
   691  0049  1283               	bcf	3,5	;RP0=0, select bank0
   692  004A  1303               	bcf	3,6	;RP1=0, select bank0
   693  004B  1008               	bcf	8,0	;volatile
   694                           
   695                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          111:                 break;
   696  004C  282F               	goto	l1075
   697  004D                     l94:	
   698                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          112:             case(1):
   699                           
   700                           
   701                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          113:                 PORTDbits.RD0=1;
   702  004D  1408               	bsf	8,0	;volatile
   703  004E                     l1087:
   704                           
   705                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          114:                 _delay((unsigned long)((2)*(4000000/4000.0)));
   706  004E  3003               	movlw	3
   707  004F  1283               	bcf	3,5	;RP0=0, select bank0
   708  0050  1303               	bcf	3,6	;RP1=0, select bank0
   709  0051  00AF               	movwf	??_main+1
   710  0052  3097               	movlw	151
   711  0053  00AE               	movwf	??_main
   712  0054                     u207:
   713  0054  0BAE               	decfsz	??_main,f
   714  0055  2854               	goto	u207
   715  0056  0BAF               	decfsz	??_main+1,f
   716  0057  2854               	goto	u207
   717  0058                     l1089:
   718                           
   719                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          115:                 PORTDbits.RD0=0;
   720  0058  1283               	bcf	3,5	;RP0=0, select bank0
   721  0059  1303               	bcf	3,6	;RP1=0, select bank0
   722  005A  1008               	bcf	8,0	;volatile
   723                           
   724                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          116:                 break;
   725  005B  282F               	goto	l1075
   726  005C                     l1091:
   727                           
   728                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          118:                 botonazo=0;
   729  005C  01F5               	clrf	_botonazo
   730                           
   731                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          119:                 break;
   732  005D  282F               	goto	l1075
   733  005E                     l1095:
   734  005E  0875               	movf	_botonazo,w
   735  005F  1283               	bcf	3,5	;RP0=0, select bank0
   736  0060  1303               	bcf	3,6	;RP1=0, select bank0
   737  0061  00AE               	movwf	??_main
   738  0062  01AF               	clrf	??_main+1
   739                           
   740                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   741                           ; Switch size 1, requested type "simple"
   742                           ; Number of cases is 1, Range of values is 0 to 0
   743                           ; switch strategies available:
   744                           ; Name         Instructions Cycles
   745                           ; simple_byte            4     3 (average)
   746                           ; direct_byte           11     8 (fixed)
   747                           ; jumptable            260     6 (fixed)
   748                           ;	Chosen strategy is simple_byte
   749  0063  082F               	movf	??_main+1,w
   750  0064  3A00               	xorlw	0	; case 0
   751  0065  1903               	skipnz
   752  0066  2868               	goto	l1153
   753  0067  282F               	goto	l1075
   754  0068                     l1153:
   755                           
   756                           ; Switch size 1, requested type "simple"
   757                           ; Number of cases is 3, Range of values is 0 to 2
   758                           ; switch strategies available:
   759                           ; Name         Instructions Cycles
   760                           ; simple_byte           10     6 (average)
   761                           ; direct_byte           17     8 (fixed)
   762                           ; jumptable            260     6 (fixed)
   763                           ;	Chosen strategy is simple_byte
   764  0068  082E               	movf	??_main,w
   765  0069  3A00               	xorlw	0	; case 0
   766  006A  1903               	skipnz
   767  006B  2840               	goto	l92
   768  006C  3A01               	xorlw	1	; case 1
   769  006D  1903               	skipnz
   770  006E  284D               	goto	l94
   771  006F  3A03               	xorlw	3	; case 2
   772  0070  1903               	skipnz
   773  0071  285C               	goto	l1091
   774  0072  282F               	goto	l1075
   775  0073  120A  118A  280C   	ljmp	start
   776  0076                     __end_of_main:
   777                           
   778                           	psect	text1
   779  0076                     __ptext1:	
   780 ;; *************** function _setup *****************
   781 ;; Defined at:
   782 ;;		line 138 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c"
   783 ;; Parameters:    Size  Location     Type
   784 ;;		None
   785 ;; Auto vars:     Size  Location     Type
   786 ;;		None
   787 ;; Return value:  Size  Location     Type
   788 ;;                  1    wreg      void 
   789 ;; Registers used:
   790 ;;		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
   791 ;; Tracked objects:
   792 ;;		On entry : 0/0
   793 ;;		On exit  : 0/0
   794 ;;		Unchanged: 0/0
   795 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   796 ;;      Params:         0       0       0       0       0
   797 ;;      Locals:         0       0       0       0       0
   798 ;;      Temps:          0       0       0       0       0
   799 ;;      Totals:         0       0       0       0       0
   800 ;;Total ram usage:        0 bytes
   801 ;; Hardware stack levels used: 1
   802 ;; Hardware stack levels required when called: 2
   803 ;; This function calls:
   804 ;;		_osc_config
   805 ;;		_uart_config
   806 ;; This function is called by:
   807 ;;		_main
   808 ;; This function uses a non-reentrant model
   809 ;;
   810                           
   811                           
   812                           ;psect for function _setup
   813  0076                     _setup:
   814  0076                     l823:	
   815                           ;incstack = 0
   816                           ; Regs used in _setup: [wreg-fsr0h+status,2+status,0+pclath+cstack]
   817                           
   818                           
   819                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          141:     ANSEL=0;
   820  0076  1683               	bsf	3,5	;RP0=1, select bank3
   821  0077  1703               	bsf	3,6	;RP1=1, select bank3
   822  0078  0188               	clrf	8	;volatile
   823                           
   824                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          142:     ANSELH=0;
   825  0079  0189               	clrf	9	;volatile
   826  007A                     l825:
   827                           
   828                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          144:     TRISDbits.TRISD0=0;
   829  007A  1683               	bsf	3,5	;RP0=1, select bank1
   830  007B  1303               	bcf	3,6	;RP1=0, select bank1
   831  007C  1008               	bcf	8,0	;volatile
   832                           
   833                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          145:     TRISC=0;
   834  007D  0187               	clrf	7	;volatile
   835  007E                     l827:
   836                           
   837                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          146:     TRISBbits.TRISB0=1;
   838  007E  1406               	bsf	6,0	;volatile
   839  007F                     l829:
   840                           
   841                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          147:     TRISBbits.TRISB1=1;
   842  007F  1486               	bsf	6,1	;volatile
   843  0080                     l831:
   844                           
   845                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          148:     TRISEbits.TRISE0=0;
   846  0080  1009               	bcf	9,0	;volatile
   847  0081                     l833:
   848                           
   849                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          149:     TRISEbits.TRISE1=0;
   850  0081  1089               	bcf	9,1	;volatile
   851                           
   852                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          152:     PORTB=0;
   853  0082  1283               	bcf	3,5	;RP0=0, select bank0
   854  0083  1303               	bcf	3,6	;RP1=0, select bank0
   855  0084  0186               	clrf	6	;volatile
   856                           
   857                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          153:     PORTC=0;
   858  0085  0187               	clrf	7	;volatile
   859                           
   860                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          154:     PORTD=0;
   861  0086  0188               	clrf	8	;volatile
   862                           
   863                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          155:     PORTE=0;
   864  0087  0189               	clrf	9	;volatile
   865  0088                     l835:
   866                           
   867                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          157:     osc_config(4);
   868  0088  3004               	movlw	4
   869  0089  120A  118A  20B0  120A  118A  	fcall	_osc_config
   870  008E                     l837:
   871                           
   872                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          159:     OPTION_REGbits.T0CS = 0;
   873  008E  1683               	bsf	3,5	;RP0=1, select bank1
   874  008F  1303               	bcf	3,6	;RP1=0, select bank1
   875  0090  1281               	bcf	1,5	;volatile
   876  0091                     l839:
   877                           
   878                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          160:     OPTION_REGbits.PSA = 0;
   879  0091  1181               	bcf	1,3	;volatile
   880  0092                     l841:
   881                           
   882                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          161:     OPTION_REGbits.PS = 0b111;
   883  0092  3007               	movlw	7
   884  0093  0481               	iorwf	1,f	;volatile
   885  0094                     l843:
   886                           
   887                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          162:     TMR0 = 78;
   888  0094  304E               	movlw	78
   889  0095  1283               	bcf	3,5	;RP0=0, select bank0
   890  0096  1303               	bcf	3,6	;RP1=0, select bank0
   891  0097  0081               	movwf	1	;volatile
   892  0098                     l845:
   893                           
   894                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          164:     OPTION_REGbits.nRBPU=0;
   895  0098  1683               	bsf	3,5	;RP0=1, select bank1
   896  0099  1303               	bcf	3,6	;RP1=0, select bank1
   897  009A  1381               	bcf	1,7	;volatile
   898  009B                     l847:
   899                           
   900                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          165:     WPUBbits.WPUB1=1;
   901  009B  1495               	bsf	21,1	;volatile
   902  009C                     l849:
   903                           
   904                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          167:     uart_config();
   905  009C  120A  118A  20FF  120A  118A  	fcall	_uart_config
   906  00A1                     l851:
   907                           
   908                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          169:     T1CONbits.T1CKPS=0x00;
   909  00A1  30CF               	movlw	-49
   910  00A2  1283               	bcf	3,5	;RP0=0, select bank0
   911  00A3  1303               	bcf	3,6	;RP1=0, select bank0
   912  00A4  0590               	andwf	16,f	;volatile
   913  00A5                     l853:
   914                           
   915                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          170:     T1CONbits.nT1SYNC=1;
   916  00A5  1510               	bsf	16,2	;volatile
   917  00A6                     l855:
   918                           
   919                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          171:     T1CONbits.TMR1CS=0;
   920  00A6  1090               	bcf	16,1	;volatile
   921  00A7                     l857:
   922                           
   923                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          172:     T1CONbits.TMR1ON=0;
   924  00A7  1010               	bcf	16,0	;volatile
   925  00A8                     l859:
   926                           
   927                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          175:     INTCONbits.GIE=1;
   928  00A8  178B               	bsf	11,7	;volatile
   929  00A9                     l861:
   930                           
   931                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          176:     INTCONbits.PEIE = 1;
   932  00A9  170B               	bsf	11,6	;volatile
   933  00AA                     l863:
   934                           
   935                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          179:     INTCONbits.RBIE=1;
   936  00AA  158B               	bsf	11,3	;volatile
   937  00AB                     l865:
   938                           
   939                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          180:     INTCONbits.RBIF=0;
   940  00AB  100B               	bcf	11,0	;volatile
   941  00AC                     l867:
   942                           
   943                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          181:     IOCBbits.IOCB1=1;
   944  00AC  1683               	bsf	3,5	;RP0=1, select bank1
   945  00AD  1303               	bcf	3,6	;RP1=0, select bank1
   946  00AE  1496               	bsf	22,1	;volatile
   947  00AF                     l101:
   948  00AF  0008               	return
   949  00B0                     __end_of_setup:
   950                           
   951                           	psect	text2
   952  00FF                     __ptext2:	
   953 ;; *************** function _uart_config *****************
   954 ;; Defined at:
   955 ;;		line 21 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/UART_CONFIG.c"
   956 ;; Parameters:    Size  Location     Type
   957 ;;		None
   958 ;; Auto vars:     Size  Location     Type
   959 ;;		None
   960 ;; Return value:  Size  Location     Type
   961 ;;                  1    wreg      void 
   962 ;; Registers used:
   963 ;;		wreg, status,2
   964 ;; Tracked objects:
   965 ;;		On entry : 0/0
   966 ;;		On exit  : 0/0
   967 ;;		Unchanged: 0/0
   968 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   969 ;;      Params:         0       0       0       0       0
   970 ;;      Locals:         0       0       0       0       0
   971 ;;      Temps:          0       0       0       0       0
   972 ;;      Totals:         0       0       0       0       0
   973 ;;Total ram usage:        0 bytes
   974 ;; Hardware stack levels used: 1
   975 ;; Hardware stack levels required when called: 1
   976 ;; This function calls:
   977 ;;		Nothing
   978 ;; This function is called by:
   979 ;;		_setup
   980 ;; This function uses a non-reentrant model
   981 ;;
   982                           
   983                           
   984                           ;psect for function _uart_config
   985  00FF                     _uart_config:
   986  00FF                     l809:	
   987                           ;incstack = 0
   988                           ; Regs used in _uart_config: [wreg+status,2]
   989                           
   990                           
   991                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/UART_CONFIG.c: 2
      +                          4:     TXSTAbits.SYNC = 0;
   992  00FF  1683               	bsf	3,5	;RP0=1, select bank1
   993  0100  1303               	bcf	3,6	;RP1=0, select bank1
   994  0101  1218               	bcf	24,4	;volatile
   995                           
   996                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/UART_CONFIG.c: 2
      +                          5:  TXSTAbits.BRGH = 1;
   997  0102  1518               	bsf	24,2	;volatile
   998                           
   999                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/UART_CONFIG.c: 2
      +                          6:  TXSTAbits.TX9 = 0;
  1000  0103  1318               	bcf	24,6	;volatile
  1001                           
  1002                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/UART_CONFIG.c: 2
      +                          7:  BAUDCTLbits.BRG16 = 0;
  1003  0104  1683               	bsf	3,5	;RP0=1, select bank3
  1004  0105  1703               	bsf	3,6	;RP1=1, select bank3
  1005  0106  1187               	bcf	7,3	;volatile
  1006  0107                     l811:
  1007                           
  1008                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/UART_CONFIG.c: 2
      +                          8:  SPBRGH = 0;
  1009  0107  1683               	bsf	3,5	;RP0=1, select bank1
  1010  0108  1303               	bcf	3,6	;RP1=0, select bank1
  1011  0109  019A               	clrf	26	;volatile
  1012  010A                     l813:
  1013                           
  1014                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/UART_CONFIG.c: 2
      +                          9:  SPBRG = 25;
  1015  010A  3019               	movlw	25
  1016  010B  0099               	movwf	25	;volatile
  1017  010C                     l815:
  1018                           
  1019                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/UART_CONFIG.c: 3
      +                          1:  RCSTAbits.SPEN = 1;
  1020  010C  1283               	bcf	3,5	;RP0=0, select bank0
  1021  010D  1303               	bcf	3,6	;RP1=0, select bank0
  1022  010E  1798               	bsf	24,7	;volatile
  1023  010F                     l817:
  1024                           
  1025                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/UART_CONFIG.c: 3
      +                          2:  RCSTAbits.RX9 = 0;
  1026  010F  1318               	bcf	24,6	;volatile
  1027  0110                     l819:
  1028                           
  1029                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/UART_CONFIG.c: 3
      +                          3:  RCSTAbits.CREN = 0;
  1030  0110  1218               	bcf	24,4	;volatile
  1031  0111                     l821:
  1032                           
  1033                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/UART_CONFIG.c: 3
      +                          4:  TXSTAbits.TXEN = 1;
  1034  0111  1683               	bsf	3,5	;RP0=1, select bank1
  1035  0112  1303               	bcf	3,6	;RP1=0, select bank1
  1036  0113  1698               	bsf	24,5	;volatile
  1037  0114                     l191:
  1038  0114  0008               	return
  1039  0115                     __end_of_uart_config:
  1040                           
  1041                           	psect	text3
  1042  00B0                     __ptext3:	
  1043 ;; *************** function _osc_config *****************
  1044 ;; Defined at:
  1045 ;;		line 16 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Osc_config.c"
  1046 ;; Parameters:    Size  Location     Type
  1047 ;;  freq            1    wreg     unsigned char 
  1048 ;; Auto vars:     Size  Location     Type
  1049 ;;  freq            1    4[COMMON] unsigned char 
  1050 ;; Return value:  Size  Location     Type
  1051 ;;                  1    wreg      void 
  1052 ;; Registers used:
  1053 ;;		wreg, fsr0l, fsr0h, status,2, status,0
  1054 ;; Tracked objects:
  1055 ;;		On entry : 0/0
  1056 ;;		On exit  : 0/0
  1057 ;;		Unchanged: 0/0
  1058 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1059 ;;      Params:         0       0       0       0       0
  1060 ;;      Locals:         1       0       0       0       0
  1061 ;;      Temps:          2       0       0       0       0
  1062 ;;      Totals:         3       0       0       0       0
  1063 ;;Total ram usage:        3 bytes
  1064 ;; Hardware stack levels used: 1
  1065 ;; Hardware stack levels required when called: 1
  1066 ;; This function calls:
  1067 ;;		Nothing
  1068 ;; This function is called by:
  1069 ;;		_setup
  1070 ;; This function uses a non-reentrant model
  1071 ;;
  1072                           
  1073                           
  1074                           ;psect for function _osc_config
  1075  00B0                     _osc_config:
  1076                           
  1077                           ;incstack = 0
  1078                           ; Regs used in _osc_config: [wreg-fsr0h+status,2+status,0]
  1079                           ;osc_config@freq stored from wreg
  1080  00B0  00FB               	movwf	osc_config@freq
  1081  00B1                     l783:
  1082                           
  1083                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Osc_config.c: 16
      +                          : void osc_config(uint8_t freq);C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2
      +                          /PIC_motores.X/Osc_config.c: 17: {;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_
      +                          ED2/PIC_motores.X/Osc_config.c: 18:     switch(freq)
  1084  00B1  28D0               	goto	l803
  1085  00B2                     l785:
  1086                           
  1087                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Osc_config.c: 21
      +                          :             OSCCONbits.IRCF=0b100;
  1088  00B2  1683               	bsf	3,5	;RP0=1, select bank1
  1089  00B3  1303               	bcf	3,6	;RP1=0, select bank1
  1090  00B4  080F               	movf	15,w	;volatile
  1091  00B5  398F               	andlw	-113
  1092  00B6  3840               	iorlw	64
  1093  00B7  008F               	movwf	15	;volatile
  1094  00B8                     l787:
  1095                           
  1096                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Osc_config.c: 22
      +                          :             OSCCONbits.SCS=1;
  1097  00B8  140F               	bsf	15,0	;volatile
  1098                           
  1099                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Osc_config.c: 23
      +                          :             break;
  1100  00B9  28E6               	goto	l178
  1101  00BA                     l789:
  1102                           
  1103                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Osc_config.c: 26
      +                          :             OSCCONbits.IRCF=0b101;
  1104  00BA  1683               	bsf	3,5	;RP0=1, select bank1
  1105  00BB  1303               	bcf	3,6	;RP1=0, select bank1
  1106  00BC  080F               	movf	15,w	;volatile
  1107  00BD  398F               	andlw	-113
  1108  00BE  3850               	iorlw	80
  1109  00BF  008F               	movwf	15	;volatile
  1110  00C0                     l791:
  1111                           
  1112                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Osc_config.c: 27
      +                          :             OSCCONbits.SCS=1;
  1113  00C0  140F               	bsf	15,0	;volatile
  1114                           
  1115                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Osc_config.c: 28
      +                          :             break;
  1116  00C1  28E6               	goto	l178
  1117  00C2                     l793:
  1118                           
  1119                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Osc_config.c: 31
      +                          :             OSCCONbits.IRCF=0b110;
  1120  00C2  1683               	bsf	3,5	;RP0=1, select bank1
  1121  00C3  1303               	bcf	3,6	;RP1=0, select bank1
  1122  00C4  080F               	movf	15,w	;volatile
  1123  00C5  398F               	andlw	-113
  1124  00C6  3860               	iorlw	96
  1125  00C7  008F               	movwf	15	;volatile
  1126  00C8                     l795:
  1127                           
  1128                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Osc_config.c: 32
      +                          :             OSCCONbits.SCS=1;
  1129  00C8  140F               	bsf	15,0	;volatile
  1130                           
  1131                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Osc_config.c: 33
      +                          :             break;
  1132  00C9  28E6               	goto	l178
  1133  00CA                     l797:
  1134                           
  1135                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Osc_config.c: 36
      +                          :             OSCCONbits.IRCF=0b111;
  1136  00CA  3070               	movlw	112
  1137  00CB  1683               	bsf	3,5	;RP0=1, select bank1
  1138  00CC  1303               	bcf	3,6	;RP1=0, select bank1
  1139  00CD  048F               	iorwf	15,f	;volatile
  1140  00CE                     l799:
  1141                           
  1142                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Osc_config.c: 37
      +                          :             OSCCONbits.SCS=1;
  1143  00CE  140F               	bsf	15,0	;volatile
  1144                           
  1145                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Osc_config.c: 38
      +                          :             break;
  1146  00CF  28E6               	goto	l178
  1147  00D0                     l803:
  1148  00D0  087B               	movf	osc_config@freq,w
  1149  00D1  00F9               	movwf	??_osc_config
  1150  00D2  01FA               	clrf	??_osc_config+1
  1151                           
  1152                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
  1153                           ; Switch size 1, requested type "simple"
  1154                           ; Number of cases is 1, Range of values is 0 to 0
  1155                           ; switch strategies available:
  1156                           ; Name         Instructions Cycles
  1157                           ; simple_byte            4     3 (average)
  1158                           ; direct_byte           11     8 (fixed)
  1159                           ; jumptable            260     6 (fixed)
  1160                           ;	Chosen strategy is simple_byte
  1161  00D3  087A               	movf	??_osc_config+1,w
  1162  00D4  3A00               	xorlw	0	; case 0
  1163  00D5  1903               	skipnz
  1164  00D6  28D8               	goto	l1155
  1165  00D7  28E6               	goto	l178
  1166  00D8                     l1155:
  1167                           
  1168                           ; Switch size 1, requested type "simple"
  1169                           ; Number of cases is 4, Range of values is 1 to 8
  1170                           ; switch strategies available:
  1171                           ; Name         Instructions Cycles
  1172                           ; simple_byte           13     7 (average)
  1173                           ; direct_byte           35    11 (fixed)
  1174                           ; jumptable            263     9 (fixed)
  1175                           ;	Chosen strategy is simple_byte
  1176  00D8  0879               	movf	??_osc_config,w
  1177  00D9  3A01               	xorlw	1	; case 1
  1178  00DA  1903               	skipnz
  1179  00DB  28B2               	goto	l785
  1180  00DC  3A03               	xorlw	3	; case 2
  1181  00DD  1903               	skipnz
  1182  00DE  28BA               	goto	l789
  1183  00DF  3A06               	xorlw	6	; case 4
  1184  00E0  1903               	skipnz
  1185  00E1  28C2               	goto	l793
  1186  00E2  3A0C               	xorlw	12	; case 8
  1187  00E3  1903               	skipnz
  1188  00E4  28CA               	goto	l797
  1189  00E5  28E6               	goto	l178
  1190  00E6                     l178:
  1191  00E6  0008               	return
  1192  00E7                     __end_of_osc_config:
  1193                           
  1194                           	psect	text4
  1195  00E7                     __ptext4:	
  1196 ;; *************** function _isr *****************
  1197 ;; Defined at:
  1198 ;;		line 73 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c"
  1199 ;; Parameters:    Size  Location     Type
  1200 ;;		None
  1201 ;; Auto vars:     Size  Location     Type
  1202 ;;		None
  1203 ;; Return value:  Size  Location     Type
  1204 ;;                  1    wreg      void 
  1205 ;; Registers used:
  1206 ;;		wreg, status,2, status,0
  1207 ;; Tracked objects:
  1208 ;;		On entry : 0/0
  1209 ;;		On exit  : 0/0
  1210 ;;		Unchanged: 0/0
  1211 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1212 ;;      Params:         0       0       0       0       0
  1213 ;;      Locals:         0       0       0       0       0
  1214 ;;      Temps:          2       0       0       0       0
  1215 ;;      Totals:         2       0       0       0       0
  1216 ;;Total ram usage:        2 bytes
  1217 ;; Hardware stack levels used: 1
  1218 ;; This function calls:
  1219 ;;		Nothing
  1220 ;; This function is called by:
  1221 ;;		Interrupt level 1
  1222 ;; This function uses a non-reentrant model
  1223 ;;
  1224                           
  1225                           
  1226                           ;psect for function _isr
  1227  00E7                     _isr:
  1228  00E7                     i1l873:
  1229                           
  1230                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          76:     if (INTCONbits.RBIF)
  1231  00E7  1C0B               	btfss	11,0	;volatile
  1232  00E8  28EA               	goto	u3_21
  1233  00E9  28EB               	goto	u3_20
  1234  00EA                     u3_21:
  1235  00EA  28F8               	goto	i1l84
  1236  00EB                     u3_20:
  1237  00EB                     i1l875:
  1238                           
  1239                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          77:     {;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_mo
      +                          tores.c: 78:         if (PORTB==0b11111101)
  1240  00EB  30FD               	movlw	253
  1241  00EC  1283               	bcf	3,5	;RP0=0, select bank0
  1242  00ED  1303               	bcf	3,6	;RP1=0, select bank0
  1243  00EE  0606               	xorwf	6,w	;volatile
  1244  00EF  1D03               	btfss	3,2
  1245  00F0  28F2               	goto	u4_21
  1246  00F1  28F3               	goto	u4_20
  1247  00F2                     u4_21:
  1248  00F2  28F6               	goto	i1l879
  1249  00F3                     u4_20:
  1250  00F3                     i1l877:
  1251                           
  1252                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          79:             antirrebote=1;
  1253  00F3  01F6               	clrf	_antirrebote
  1254  00F4  0AF6               	incf	_antirrebote,f
  1255  00F5  28F7               	goto	i1l881
  1256  00F6                     i1l879:
  1257                           
  1258                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          81:             antirrebote=0;
  1259  00F6  01F6               	clrf	_antirrebote
  1260  00F7                     i1l881:
  1261                           
  1262                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto1_ED2/PIC_motores.X/Main_motores.c: 
      +                          82:         INTCONbits.RBIF=0;
  1263  00F7  100B               	bcf	11,0	;volatile
  1264  00F8                     i1l84:
  1265  00F8  0878               	movf	??_isr+1,w
  1266  00F9  008A               	movwf	10
  1267  00FA  0E77               	swapf	??_isr,w
  1268  00FB  0083               	movwf	3
  1269  00FC  0EFE               	swapf	btemp,f
  1270  00FD  0E7E               	swapf	btemp,w
  1271  00FE  0009               	retfie
  1272  00FF                     __end_of_isr:
  1273  007E                     btemp	set	126	;btemp
  1274  007E                     wtemp0	set	126
  1275                           
  1276                           	psect	intentry
  1277  0004                     __pintentry:	
  1278                           ;incstack = 0
  1279                           ; Regs used in _isr: [wreg+status,2+status,0]
  1280                           
  1281  0004                     interrupt_function:
  1282  007E                     saved_w	set	btemp
  1283  0004  00FE               	movwf	btemp
  1284  0005  0E03               	swapf	3,w
  1285  0006  00F7               	movwf	??_isr
  1286  0007  080A               	movf	10,w
  1287  0008  00F8               	movwf	??_isr+1
  1288  0009  120A  118A  28E7   	ljmp	_isr
  1289                           
  1290                           	psect	config
  1291                           
  1292                           ;Config register CONFIG1 @ 0x2007
  1293                           ;	Oscillator Selection bits
  1294                           ;	FOSC = INTRC_NOCLKOUT, INTOSCIO oscillator: I/O function on RA6/OSC2/CLKOUT pin, I/O f
      +                          unction on RA7/OSC1/CLKIN
  1295                           ;	Watchdog Timer Enable bit
  1296                           ;	WDTE = OFF, WDT disabled and can be enabled by SWDTEN bit of the WDTCON register
  1297                           ;	Power-up Timer Enable bit
  1298                           ;	PWRTE = OFF, PWRT disabled
  1299                           ;	RE3/MCLR pin function select bit
  1300                           ;	MCLRE = OFF, RE3/MCLR pin function is digital input, MCLR internally tied to VDD
  1301                           ;	Code Protection bit
  1302                           ;	CP = OFF, Program memory code protection is disabled
  1303                           ;	Data Code Protection bit
  1304                           ;	CPD = OFF, Data memory code protection is disabled
  1305                           ;	Brown Out Reset Selection bits
  1306                           ;	BOREN = OFF, BOR disabled
  1307                           ;	Internal External Switchover bit
  1308                           ;	IESO = OFF, Internal/External Switchover mode is disabled
  1309                           ;	Fail-Safe Clock Monitor Enabled bit
  1310                           ;	FCMEN = OFF, Fail-Safe Clock Monitor is disabled
  1311                           ;	Low Voltage Programming Enable bit
  1312                           ;	LVP = OFF, RB3 pin has digital I/O, HV on MCLR must be used for programming
  1313                           ;	In-Circuit Debugger Mode bit
  1314                           ;	DEBUG = 0x1, unprogrammed default
  1315  2007                     	org	8199
  1316  2007  20D4               	dw	8404
  1317                           
  1318                           ;Config register CONFIG2 @ 0x2008
  1319                           ;	Brown-out Reset Selection bit
  1320                           ;	BOR4V = BOR40V, Brown-out Reset set to 4.0V
  1321                           ;	Flash Program Memory Self Write Enable bits
  1322                           ;	WRT = OFF, Write protection off
  1323  2008                     	org	8200
  1324  2008  3FFF               	dw	16383

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         21
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      5      12
    BANK0            80      2      16
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    _setup->_osc_config

Critical Paths under _isr in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _isr in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _isr in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _isr in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _isr in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0      15
                                              0 BANK0      2     2      0
                              _setup
 ---------------------------------------------------------------------------------
 (1) _setup                                                0     0      0      15
                         _osc_config
                        _uart_config
 ---------------------------------------------------------------------------------
 (2) _uart_config                                          0     0      0       0
 ---------------------------------------------------------------------------------
 (2) _osc_config                                           3     3      0      15
                                              2 COMMON     3     3      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (3) _isr                                                  2     2      0       0
                                              0 COMMON     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 3
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _setup
     _osc_config
     _uart_config

 _isr (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMMON            E      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMMON               E      5       C       1       85.7%
BITSFR0              0      0       0       1        0.0%
SFR0                 0      0       0       1        0.0%
BITSFR1              0      0       0       2        0.0%
SFR1                 0      0       0       2        0.0%
STACK                0      0       0       2        0.0%
ABS                  0      0      1C       3        0.0%
BITBANK0            50      0       0       4        0.0%
BITSFR3              0      0       0       4        0.0%
SFR3                 0      0       0       4        0.0%
BANK0               50      2      10       5       20.0%
BITSFR2              0      0       0       5        0.0%
SFR2                 0      0       0       5        0.0%
BITBANK1            50      0       0       6        0.0%
BANK1               50      0       0       7        0.0%
BITBANK3            60      0       0       8        0.0%
BANK3               60      0       0       9        0.0%
BITBANK2            60      0       0      10        0.0%
BANK2               60      0       0      11        0.0%
DATA                 0      0      1C      12        0.0%


Microchip Technology PIC Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Fri Aug 20 01:36:46 2021

                     l92 0040                       l94 004D                      l101 00AF  
                    l191 0114                      l178 00E6                      l803 00D0  
                    l811 0107                      l821 0111                      l813 010A  
                    l815 010C                      l831 0080                      l823 0076  
                    l817 010F                      l809 00FF                      l841 0092  
                    l833 0081                      l825 007A                      l819 0110  
                    l851 00A1                      l843 0094                      l835 0088  
                    l827 007E                      l861 00A9                      l853 00A5  
                    l845 0098                      l837 008E                      l829 007F  
                    l791 00C0                      l783 00B1                      l863 00AA  
                    l855 00A6                      l847 009B                      l839 0091  
                    l793 00C2                      l785 00B2                      l865 00AB  
                    l857 00A7                      l849 009C                      l795 00C8  
                    l787 00B8                      l867 00AC                      l859 00A8  
                    l797 00CA                      l789 00BA                      l799 00CE  
                    _GIE 005F                      _T1H 0070                      _T1L 0028  
                    u207 0054                      u170 0034                      u171 0033  
                    u180 003A                      u181 0039                      u197 0045  
                    _isr 00E7                     l1153 0068                     l1081 003E  
                   l1073 002A                     l1155 00D8                     l1091 005C  
                   l1083 0041                     l1075 002F                     l1085 0049  
                   l1077 0034                     l1087 004E                     l1079 003A  
                   l1095 005E                     l1089 0058                     ?_isr 0077  
                   _PEIE 005E                     i1l84 00F8                     _TMR0 0001  
                   u3_20 00EB                     u3_21 00EA                     u4_20 00F3  
                   u4_21 00F2                     _hc04 002C                     _main 002A  
                   btemp 007E                     start 000C           osc_config@freq 007B  
                  ??_isr 0077                    ?_main 0077                    _ANSEL 0188  
                  i1l881 00F7                    i1l873 00E7                    i1l875 00EB  
                  i1l877 00F3                    i1l879 00F6                    _TMR1H 000F  
                  _TMR1L 000E                    _SPBRG 0099                    _PORTB 0006  
                  _PORTC 0007                    _PORTD 0008                    _PORTE 0009  
                  _TRISC 0087                    _SSPIE 0463                    _SSPIF 0063  
                  _setup 0076                    pclath 000A                    status 0003  
                  wtemp0 007E          __initialization 000F             __end_of_main 0076  
                 ??_main 002E                   ?_setup 0077                   _ANSELH 0189  
                 _SPBRGH 009A                   _SSPADD 0093                   _TRISC3 043B  
                 _TRISC4 043C                   _SSPCON 0014                   _SSPBUF 0013  
                 _dismax 0024                   _dismin 0022             ?_uart_config 0077  
                 saved_w 007E  __end_of__initialization 0026           __pcstackCOMMON 0077  
          __end_of_setup 00B0           _OPTION_REGbits 0081                  ??_setup 007C  
             __pbssBANK0 0020               __pmaintext 002A               __pintentry 0004  
                _SSPCON2 0091                  _SSPSTAT 0094                  __ptext1 0076  
                __ptext2 00FF                  __ptext3 00B0                  __ptext4 00E7  
              _T1CONbits 0010             __size_of_isr 0018     __size_of_uart_config 0016  
   end_of_initialization 0026               _talanquera 0020               _osc_config 00B0  
              _RCSTAbits 0018                _PORTAbits 0005                _PORTBbits 0006  
              _PORTDbits 0008                _TRISBbits 0086                _TRISCbits 0087  
              _TRISDbits 0088                _TRISEbits 0089                _TXSTAbits 0098  
            _BAUDCTLbits 0187      start_initialization 000F              __end_of_isr 00FF  
            ?_osc_config 0077              __pbssCOMMON 0070                ___latbits 0002  
          __pcstackBANK0 002E                _distancia 002A      __size_of_osc_config 0037  
         __size_of_setup 003A        interrupt_function 0004                 _IOCBbits 0096  
            _antirrebote 0076            ??_uart_config 0079                 _WPUBbits 0095  
    __end_of_uart_config 0115                 _anterior 0026                 _botonazo 0075  
               _duracion 0072             ??_osc_config 0079            __size_of_main 004C  
               _sensorOn 0074               _INTCONbits 000B       __end_of_osc_config 00E7  
               intlevel1 0000               _OSCCONbits 008F              _uart_config 00FF  
            _SSPCON2bits 0091  
