5 18 1fda1 3 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (exclude9.8.vcd) 2 -o (exclude9.8.cdd) 2 -v (exclude9.8.v) 1 -ep 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 exclude9.8.v 11 35 1 
2 1 0 0 0 0 1 1 1004 0 0 2 1 a
2 2 0 0 0 0 1 29 1008 1 0 1 18 0 1 0 0 0 0
2 3 16 16 16 70008 3 45 100a 2 0 1 18 0 1 0 0 0 0
2 4 18 18 18 40008 1 0 21004 0 0 2 16 0 0
2 5 17 17 17 80008 1 1 1006 0 0 2 1 a
2 6 18 18 18 0 1 2d 100a 4 5 1 18 0 1 0 1 0 0
2 7 19 19 19 40008 0 0 21010 0 0 2 16 2 0
2 8 19 19 19 0 0 2d 1022 7 5 1 18 0 1 0 0 0 0
2 9 21 21 21 0 0 30 1002 0 0 1 18 0 1 0 0 0 0
2 10 21 21 21 130016 0 0 23010 0 0 1 16 0 1
2 11 21 21 21 f000f 0 1 3410 0 0 1 1 b
2 12 21 21 21 f0016 0 37 2032 10 11
2 13 19 19 19 130016 0 0 21010 0 0 1 16 1 0
2 14 19 19 19 f000f 0 1 1410 0 0 1 1 b
2 15 19 19 19 f0016 0 37 32 13 14
2 16 18 18 18 130016 1 0 21004 0 0 1 16 0 0
2 17 18 18 18 f000f 0 1 1410 0 0 1 1 b
2 18 18 18 18 f0016 1 37 16 16 17
1 a 1 13 7000a 1 0 1 0 2 17 0 3 0 0 0 0
1 b 2 14 107000a 1 0 0 0 1 17 0 1 0 0 0 0
4 3 1 6 0 3
4 6 0 18 8 3
4 18 6 3 3 3
4 8 0 15 9 3
4 15 6 3 3 3
4 9 4 12 3 3
4 12 26 3 3 3
3 1 main.u$0 "main.u$0" 0 exclude9.8.v 25 33 1 
