// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "11/18/2019 14:24:16"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cache (
	clk,
	data,
	rdoffset,
	wroffset,
	wren,
	q);
input 	clk;
input 	[7:0] data;
input 	[4:0] rdoffset;
input 	[4:0] wroffset;
input 	wren;
output 	[7:0] q;

// Design Ports Information
// q[0]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[1]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[2]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[3]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[4]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[5]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[6]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[7]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdoffset[2]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdoffset[3]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdoffset[1]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdoffset[0]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdoffset[4]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wren	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[0]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wroffset[0]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wroffset[4]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wroffset[3]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wroffset[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wroffset[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[1]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[2]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[3]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[4]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[5]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[6]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[7]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("cache_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \q[0]~output_o ;
wire \q[1]~output_o ;
wire \q[2]~output_o ;
wire \q[3]~output_o ;
wire \q[4]~output_o ;
wire \q[5]~output_o ;
wire \q[6]~output_o ;
wire \q[7]~output_o ;
wire \rdoffset[4]~input_o ;
wire \rdoffset[3]~input_o ;
wire \wren~input_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \data[0]~input_o ;
wire \~GND~combout ;
wire \wroffset[1]~input_o ;
wire \wroffset[0]~input_o ;
wire \wroffset[2]~input_o ;
wire \ShiftLeft0~22_combout ;
wire \wroffset[4]~input_o ;
wire \wroffset[3]~input_o ;
wire \ShiftLeft0~25_combout ;
wire \data[1]~input_o ;
wire \data[2]~input_o ;
wire \data[3]~input_o ;
wire \data[4]~input_o ;
wire \data[5]~input_o ;
wire \data[6]~input_o ;
wire \data[7]~input_o ;
wire \ShiftLeft0~8_combout ;
wire \ShiftLeft0~24_combout ;
wire \ShiftLeft0~23_combout ;
wire \ShiftLeft0~10_combout ;
wire \ShiftLeft0~26_combout ;
wire \rdoffset[2]~input_o ;
wire \Mux7~7_combout ;
wire \Mux7~8_combout ;
wire \ShiftLeft0~12_combout ;
wire \ShiftLeft0~9_combout ;
wire \ShiftLeft0~11_combout ;
wire \ShiftLeft0~13_combout ;
wire \Mux7~0_combout ;
wire \Mux7~1_combout ;
wire \ShiftLeft0~16_combout ;
wire \ShiftLeft0~15_combout ;
wire \ShiftLeft0~14_combout ;
wire \ShiftLeft0~17_combout ;
wire \Mux7~2_combout ;
wire \Mux7~3_combout ;
wire \ShiftLeft0~20_combout ;
wire \ShiftLeft0~18_combout ;
wire \ShiftLeft0~19_combout ;
wire \ShiftLeft0~21_combout ;
wire \Mux7~4_combout ;
wire \Mux7~5_combout ;
wire \rdoffset[0]~input_o ;
wire \rdoffset[1]~input_o ;
wire \Mux7~6_combout ;
wire \Mux7~9_combout ;
wire \ShiftLeft0~31_combout ;
wire \ShiftLeft0~34_combout ;
wire \ShiftLeft0~32_combout ;
wire \ShiftLeft0~33_combout ;
wire \ShiftLeft0~35_combout ;
wire \Mux7~12_combout ;
wire \Mux7~13_combout ;
wire \ShiftLeft0~38_combout ;
wire \ShiftLeft0~37_combout ;
wire \ShiftLeft0~36_combout ;
wire \ShiftLeft0~44_combout ;
wire \Mux7~14_combout ;
wire \Mux7~15_combout ;
wire \Mux7~16_combout ;
wire \ShiftLeft0~27_combout ;
wire \ShiftLeft0~30_combout ;
wire \ShiftLeft0~29_combout ;
wire \ShiftLeft0~28_combout ;
wire \ShiftLeft0~43_combout ;
wire \Mux7~10_combout ;
wire \Mux7~11_combout ;
wire \ShiftLeft0~41_combout ;
wire \ShiftLeft0~39_combout ;
wire \ShiftLeft0~40_combout ;
wire \ShiftLeft0~42_combout ;
wire \Mux7~17_combout ;
wire \Mux7~18_combout ;
wire \Mux7~19_combout ;
wire \Mux7~20_combout ;
wire \Mux6~0_combout ;
wire \Mux6~1_combout ;
wire \Mux6~7_combout ;
wire \Mux6~8_combout ;
wire \Mux6~2_combout ;
wire \Mux6~3_combout ;
wire \Mux6~4_combout ;
wire \Mux6~5_combout ;
wire \Mux6~6_combout ;
wire \Mux6~9_combout ;
wire \Mux6~10_combout ;
wire \Mux6~11_combout ;
wire \Mux6~12_combout ;
wire \Mux6~13_combout ;
wire \Mux6~14_combout ;
wire \Mux6~15_combout ;
wire \Mux6~16_combout ;
wire \Mux6~17_combout ;
wire \Mux6~18_combout ;
wire \Mux6~19_combout ;
wire \Mux6~20_combout ;
wire \Mux5~10_combout ;
wire \Mux5~11_combout ;
wire \Mux5~17_combout ;
wire \Mux5~18_combout ;
wire \Mux5~14_combout ;
wire \Mux5~15_combout ;
wire \Mux5~12_combout ;
wire \Mux5~13_combout ;
wire \Mux5~16_combout ;
wire \Mux5~19_combout ;
wire \Mux5~4_combout ;
wire \Mux5~5_combout ;
wire \Mux5~2_combout ;
wire \Mux5~3_combout ;
wire \Mux5~6_combout ;
wire \Mux5~7_combout ;
wire \Mux5~8_combout ;
wire \Mux5~0_combout ;
wire \Mux5~1_combout ;
wire \Mux5~9_combout ;
wire \Mux5~20_combout ;
wire \Mux4~0_combout ;
wire \Mux4~1_combout ;
wire \Mux4~4_combout ;
wire \Mux4~5_combout ;
wire \Mux4~2_combout ;
wire \Mux4~3_combout ;
wire \Mux4~6_combout ;
wire \Mux4~7_combout ;
wire \Mux4~8_combout ;
wire \Mux4~9_combout ;
wire \Mux4~10_combout ;
wire \Mux4~11_combout ;
wire \Mux4~14_combout ;
wire \Mux4~15_combout ;
wire \Mux4~12_combout ;
wire \Mux4~13_combout ;
wire \Mux4~16_combout ;
wire \Mux4~17_combout ;
wire \Mux4~18_combout ;
wire \Mux4~19_combout ;
wire \Mux4~20_combout ;
wire \Mux3~2_combout ;
wire \Mux3~3_combout ;
wire \Mux3~4_combout ;
wire \Mux3~5_combout ;
wire \Mux3~6_combout ;
wire \Mux3~7_combout ;
wire \Mux3~8_combout ;
wire \Mux3~0_combout ;
wire \Mux3~1_combout ;
wire \Mux3~9_combout ;
wire \Mux3~12_combout ;
wire \Mux3~13_combout ;
wire \Mux3~14_combout ;
wire \Mux3~15_combout ;
wire \Mux3~16_combout ;
wire \Mux3~17_combout ;
wire \Mux3~18_combout ;
wire \Mux3~10_combout ;
wire \Mux3~11_combout ;
wire \Mux3~19_combout ;
wire \Mux3~20_combout ;
wire \Mux2~4_combout ;
wire \Mux2~5_combout ;
wire \Mux2~2_combout ;
wire \Mux2~3_combout ;
wire \Mux2~6_combout ;
wire \Mux2~7_combout ;
wire \Mux2~8_combout ;
wire \Mux2~0_combout ;
wire \Mux2~1_combout ;
wire \Mux2~9_combout ;
wire \Mux2~10_combout ;
wire \Mux2~11_combout ;
wire \Mux2~17_combout ;
wire \Mux2~18_combout ;
wire \Mux2~12_combout ;
wire \Mux2~13_combout ;
wire \Mux2~14_combout ;
wire \Mux2~15_combout ;
wire \Mux2~16_combout ;
wire \Mux2~19_combout ;
wire \Mux2~20_combout ;
wire \Mux1~17_combout ;
wire \Mux1~18_combout ;
wire \Mux1~10_combout ;
wire \Mux1~11_combout ;
wire \Mux1~14_combout ;
wire \Mux1~15_combout ;
wire \Mux1~12_combout ;
wire \Mux1~13_combout ;
wire \Mux1~16_combout ;
wire \Mux1~19_combout ;
wire \Mux1~0_combout ;
wire \Mux1~1_combout ;
wire \Mux1~7_combout ;
wire \Mux1~8_combout ;
wire \Mux1~4_combout ;
wire \Mux1~5_combout ;
wire \Mux1~2_combout ;
wire \Mux1~3_combout ;
wire \Mux1~6_combout ;
wire \Mux1~9_combout ;
wire \Mux1~20_combout ;
wire \Mux0~10_combout ;
wire \Mux0~11_combout ;
wire \Mux0~17_combout ;
wire \Mux0~18_combout ;
wire \Mux0~12_combout ;
wire \Mux0~13_combout ;
wire \Mux0~14_combout ;
wire \Mux0~15_combout ;
wire \Mux0~16_combout ;
wire \Mux0~19_combout ;
wire \Mux0~0_combout ;
wire \Mux0~1_combout ;
wire \Mux0~7_combout ;
wire \Mux0~8_combout ;
wire \Mux0~4_combout ;
wire \Mux0~5_combout ;
wire \Mux0~2_combout ;
wire \Mux0~3_combout ;
wire \Mux0~6_combout ;
wire \Mux0~9_combout ;
wire \Mux0~20_combout ;
wire [255:0] \DPR|altsyncram_component|auto_generated|q_b ;

wire [35:0] \DPR|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus ;
wire [35:0] \DPR|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus ;
wire [35:0] \DPR|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus ;
wire [35:0] \DPR|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus ;
wire [35:0] \DPR|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [35:0] \DPR|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [35:0] \DPR|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \DPR|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;

assign \DPR|altsyncram_component|auto_generated|q_b [144] = \DPR|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [0];
assign \DPR|altsyncram_component|auto_generated|q_b [145] = \DPR|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [1];
assign \DPR|altsyncram_component|auto_generated|q_b [146] = \DPR|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [2];
assign \DPR|altsyncram_component|auto_generated|q_b [147] = \DPR|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [3];
assign \DPR|altsyncram_component|auto_generated|q_b [148] = \DPR|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [4];
assign \DPR|altsyncram_component|auto_generated|q_b [149] = \DPR|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [5];
assign \DPR|altsyncram_component|auto_generated|q_b [150] = \DPR|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [6];
assign \DPR|altsyncram_component|auto_generated|q_b [151] = \DPR|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [7];
assign \DPR|altsyncram_component|auto_generated|q_b [176] = \DPR|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [9];
assign \DPR|altsyncram_component|auto_generated|q_b [177] = \DPR|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [10];
assign \DPR|altsyncram_component|auto_generated|q_b [178] = \DPR|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [11];
assign \DPR|altsyncram_component|auto_generated|q_b [179] = \DPR|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [12];
assign \DPR|altsyncram_component|auto_generated|q_b [180] = \DPR|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [13];
assign \DPR|altsyncram_component|auto_generated|q_b [181] = \DPR|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [14];
assign \DPR|altsyncram_component|auto_generated|q_b [182] = \DPR|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [15];
assign \DPR|altsyncram_component|auto_generated|q_b [183] = \DPR|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [16];
assign \DPR|altsyncram_component|auto_generated|q_b [208] = \DPR|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [18];
assign \DPR|altsyncram_component|auto_generated|q_b [209] = \DPR|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [19];
assign \DPR|altsyncram_component|auto_generated|q_b [210] = \DPR|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [20];
assign \DPR|altsyncram_component|auto_generated|q_b [211] = \DPR|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [21];
assign \DPR|altsyncram_component|auto_generated|q_b [212] = \DPR|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [22];
assign \DPR|altsyncram_component|auto_generated|q_b [213] = \DPR|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [23];
assign \DPR|altsyncram_component|auto_generated|q_b [214] = \DPR|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [24];
assign \DPR|altsyncram_component|auto_generated|q_b [215] = \DPR|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [25];
assign \DPR|altsyncram_component|auto_generated|q_b [240] = \DPR|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [27];
assign \DPR|altsyncram_component|auto_generated|q_b [241] = \DPR|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [28];
assign \DPR|altsyncram_component|auto_generated|q_b [242] = \DPR|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [29];
assign \DPR|altsyncram_component|auto_generated|q_b [243] = \DPR|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [30];
assign \DPR|altsyncram_component|auto_generated|q_b [244] = \DPR|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [31];
assign \DPR|altsyncram_component|auto_generated|q_b [245] = \DPR|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [32];
assign \DPR|altsyncram_component|auto_generated|q_b [246] = \DPR|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [33];
assign \DPR|altsyncram_component|auto_generated|q_b [247] = \DPR|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [34];

assign \DPR|altsyncram_component|auto_generated|q_b [136] = \DPR|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [0];
assign \DPR|altsyncram_component|auto_generated|q_b [137] = \DPR|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [1];
assign \DPR|altsyncram_component|auto_generated|q_b [138] = \DPR|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [2];
assign \DPR|altsyncram_component|auto_generated|q_b [139] = \DPR|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [3];
assign \DPR|altsyncram_component|auto_generated|q_b [140] = \DPR|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [4];
assign \DPR|altsyncram_component|auto_generated|q_b [141] = \DPR|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [5];
assign \DPR|altsyncram_component|auto_generated|q_b [142] = \DPR|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [6];
assign \DPR|altsyncram_component|auto_generated|q_b [143] = \DPR|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [7];
assign \DPR|altsyncram_component|auto_generated|q_b [168] = \DPR|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [9];
assign \DPR|altsyncram_component|auto_generated|q_b [169] = \DPR|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [10];
assign \DPR|altsyncram_component|auto_generated|q_b [170] = \DPR|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [11];
assign \DPR|altsyncram_component|auto_generated|q_b [171] = \DPR|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [12];
assign \DPR|altsyncram_component|auto_generated|q_b [172] = \DPR|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [13];
assign \DPR|altsyncram_component|auto_generated|q_b [173] = \DPR|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [14];
assign \DPR|altsyncram_component|auto_generated|q_b [174] = \DPR|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [15];
assign \DPR|altsyncram_component|auto_generated|q_b [175] = \DPR|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [16];
assign \DPR|altsyncram_component|auto_generated|q_b [200] = \DPR|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [18];
assign \DPR|altsyncram_component|auto_generated|q_b [201] = \DPR|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [19];
assign \DPR|altsyncram_component|auto_generated|q_b [202] = \DPR|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [20];
assign \DPR|altsyncram_component|auto_generated|q_b [203] = \DPR|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [21];
assign \DPR|altsyncram_component|auto_generated|q_b [204] = \DPR|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [22];
assign \DPR|altsyncram_component|auto_generated|q_b [205] = \DPR|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [23];
assign \DPR|altsyncram_component|auto_generated|q_b [206] = \DPR|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [24];
assign \DPR|altsyncram_component|auto_generated|q_b [207] = \DPR|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [25];
assign \DPR|altsyncram_component|auto_generated|q_b [232] = \DPR|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [27];
assign \DPR|altsyncram_component|auto_generated|q_b [233] = \DPR|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [28];
assign \DPR|altsyncram_component|auto_generated|q_b [234] = \DPR|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [29];
assign \DPR|altsyncram_component|auto_generated|q_b [235] = \DPR|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [30];
assign \DPR|altsyncram_component|auto_generated|q_b [236] = \DPR|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [31];
assign \DPR|altsyncram_component|auto_generated|q_b [237] = \DPR|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [32];
assign \DPR|altsyncram_component|auto_generated|q_b [238] = \DPR|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [33];
assign \DPR|altsyncram_component|auto_generated|q_b [239] = \DPR|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [34];

assign \DPR|altsyncram_component|auto_generated|q_b [128] = \DPR|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [0];
assign \DPR|altsyncram_component|auto_generated|q_b [129] = \DPR|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [1];
assign \DPR|altsyncram_component|auto_generated|q_b [130] = \DPR|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [2];
assign \DPR|altsyncram_component|auto_generated|q_b [131] = \DPR|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [3];
assign \DPR|altsyncram_component|auto_generated|q_b [132] = \DPR|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [4];
assign \DPR|altsyncram_component|auto_generated|q_b [133] = \DPR|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [5];
assign \DPR|altsyncram_component|auto_generated|q_b [134] = \DPR|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [6];
assign \DPR|altsyncram_component|auto_generated|q_b [135] = \DPR|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [7];
assign \DPR|altsyncram_component|auto_generated|q_b [160] = \DPR|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [9];
assign \DPR|altsyncram_component|auto_generated|q_b [161] = \DPR|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [10];
assign \DPR|altsyncram_component|auto_generated|q_b [162] = \DPR|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [11];
assign \DPR|altsyncram_component|auto_generated|q_b [163] = \DPR|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [12];
assign \DPR|altsyncram_component|auto_generated|q_b [164] = \DPR|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [13];
assign \DPR|altsyncram_component|auto_generated|q_b [165] = \DPR|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [14];
assign \DPR|altsyncram_component|auto_generated|q_b [166] = \DPR|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [15];
assign \DPR|altsyncram_component|auto_generated|q_b [167] = \DPR|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [16];
assign \DPR|altsyncram_component|auto_generated|q_b [192] = \DPR|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [18];
assign \DPR|altsyncram_component|auto_generated|q_b [193] = \DPR|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [19];
assign \DPR|altsyncram_component|auto_generated|q_b [194] = \DPR|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [20];
assign \DPR|altsyncram_component|auto_generated|q_b [195] = \DPR|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [21];
assign \DPR|altsyncram_component|auto_generated|q_b [196] = \DPR|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [22];
assign \DPR|altsyncram_component|auto_generated|q_b [197] = \DPR|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [23];
assign \DPR|altsyncram_component|auto_generated|q_b [198] = \DPR|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [24];
assign \DPR|altsyncram_component|auto_generated|q_b [199] = \DPR|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [25];
assign \DPR|altsyncram_component|auto_generated|q_b [224] = \DPR|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [27];
assign \DPR|altsyncram_component|auto_generated|q_b [225] = \DPR|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [28];
assign \DPR|altsyncram_component|auto_generated|q_b [226] = \DPR|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [29];
assign \DPR|altsyncram_component|auto_generated|q_b [227] = \DPR|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [30];
assign \DPR|altsyncram_component|auto_generated|q_b [228] = \DPR|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [31];
assign \DPR|altsyncram_component|auto_generated|q_b [229] = \DPR|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [32];
assign \DPR|altsyncram_component|auto_generated|q_b [230] = \DPR|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [33];
assign \DPR|altsyncram_component|auto_generated|q_b [231] = \DPR|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [34];

assign \DPR|altsyncram_component|auto_generated|q_b [152] = \DPR|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [0];
assign \DPR|altsyncram_component|auto_generated|q_b [153] = \DPR|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [1];
assign \DPR|altsyncram_component|auto_generated|q_b [154] = \DPR|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [2];
assign \DPR|altsyncram_component|auto_generated|q_b [155] = \DPR|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [3];
assign \DPR|altsyncram_component|auto_generated|q_b [156] = \DPR|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [4];
assign \DPR|altsyncram_component|auto_generated|q_b [157] = \DPR|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [5];
assign \DPR|altsyncram_component|auto_generated|q_b [158] = \DPR|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [6];
assign \DPR|altsyncram_component|auto_generated|q_b [159] = \DPR|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [7];
assign \DPR|altsyncram_component|auto_generated|q_b [184] = \DPR|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [9];
assign \DPR|altsyncram_component|auto_generated|q_b [185] = \DPR|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [10];
assign \DPR|altsyncram_component|auto_generated|q_b [186] = \DPR|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [11];
assign \DPR|altsyncram_component|auto_generated|q_b [187] = \DPR|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [12];
assign \DPR|altsyncram_component|auto_generated|q_b [188] = \DPR|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [13];
assign \DPR|altsyncram_component|auto_generated|q_b [189] = \DPR|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [14];
assign \DPR|altsyncram_component|auto_generated|q_b [190] = \DPR|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [15];
assign \DPR|altsyncram_component|auto_generated|q_b [191] = \DPR|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [16];
assign \DPR|altsyncram_component|auto_generated|q_b [216] = \DPR|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [18];
assign \DPR|altsyncram_component|auto_generated|q_b [217] = \DPR|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [19];
assign \DPR|altsyncram_component|auto_generated|q_b [218] = \DPR|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [20];
assign \DPR|altsyncram_component|auto_generated|q_b [219] = \DPR|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [21];
assign \DPR|altsyncram_component|auto_generated|q_b [220] = \DPR|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [22];
assign \DPR|altsyncram_component|auto_generated|q_b [221] = \DPR|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [23];
assign \DPR|altsyncram_component|auto_generated|q_b [222] = \DPR|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [24];
assign \DPR|altsyncram_component|auto_generated|q_b [223] = \DPR|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [25];
assign \DPR|altsyncram_component|auto_generated|q_b [248] = \DPR|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [27];
assign \DPR|altsyncram_component|auto_generated|q_b [249] = \DPR|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [28];
assign \DPR|altsyncram_component|auto_generated|q_b [250] = \DPR|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [29];
assign \DPR|altsyncram_component|auto_generated|q_b [251] = \DPR|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [30];
assign \DPR|altsyncram_component|auto_generated|q_b [252] = \DPR|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [31];
assign \DPR|altsyncram_component|auto_generated|q_b [253] = \DPR|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [32];
assign \DPR|altsyncram_component|auto_generated|q_b [254] = \DPR|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [33];
assign \DPR|altsyncram_component|auto_generated|q_b [255] = \DPR|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [34];

assign \DPR|altsyncram_component|auto_generated|q_b [64] = \DPR|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];
assign \DPR|altsyncram_component|auto_generated|q_b [65] = \DPR|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [1];
assign \DPR|altsyncram_component|auto_generated|q_b [66] = \DPR|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [2];
assign \DPR|altsyncram_component|auto_generated|q_b [67] = \DPR|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [3];
assign \DPR|altsyncram_component|auto_generated|q_b [68] = \DPR|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [4];
assign \DPR|altsyncram_component|auto_generated|q_b [69] = \DPR|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [5];
assign \DPR|altsyncram_component|auto_generated|q_b [70] = \DPR|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [6];
assign \DPR|altsyncram_component|auto_generated|q_b [71] = \DPR|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [7];
assign \DPR|altsyncram_component|auto_generated|q_b [72] = \DPR|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [9];
assign \DPR|altsyncram_component|auto_generated|q_b [73] = \DPR|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [10];
assign \DPR|altsyncram_component|auto_generated|q_b [74] = \DPR|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [11];
assign \DPR|altsyncram_component|auto_generated|q_b [75] = \DPR|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [12];
assign \DPR|altsyncram_component|auto_generated|q_b [76] = \DPR|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [13];
assign \DPR|altsyncram_component|auto_generated|q_b [77] = \DPR|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [14];
assign \DPR|altsyncram_component|auto_generated|q_b [78] = \DPR|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [15];
assign \DPR|altsyncram_component|auto_generated|q_b [79] = \DPR|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [16];
assign \DPR|altsyncram_component|auto_generated|q_b [80] = \DPR|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [18];
assign \DPR|altsyncram_component|auto_generated|q_b [81] = \DPR|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [19];
assign \DPR|altsyncram_component|auto_generated|q_b [82] = \DPR|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [20];
assign \DPR|altsyncram_component|auto_generated|q_b [83] = \DPR|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [21];
assign \DPR|altsyncram_component|auto_generated|q_b [84] = \DPR|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [22];
assign \DPR|altsyncram_component|auto_generated|q_b [85] = \DPR|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [23];
assign \DPR|altsyncram_component|auto_generated|q_b [86] = \DPR|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [24];
assign \DPR|altsyncram_component|auto_generated|q_b [87] = \DPR|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [25];
assign \DPR|altsyncram_component|auto_generated|q_b [88] = \DPR|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [27];
assign \DPR|altsyncram_component|auto_generated|q_b [89] = \DPR|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [28];
assign \DPR|altsyncram_component|auto_generated|q_b [90] = \DPR|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [29];
assign \DPR|altsyncram_component|auto_generated|q_b [91] = \DPR|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [30];
assign \DPR|altsyncram_component|auto_generated|q_b [92] = \DPR|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [31];
assign \DPR|altsyncram_component|auto_generated|q_b [93] = \DPR|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [32];
assign \DPR|altsyncram_component|auto_generated|q_b [94] = \DPR|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [33];
assign \DPR|altsyncram_component|auto_generated|q_b [95] = \DPR|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [34];

assign \DPR|altsyncram_component|auto_generated|q_b [32] = \DPR|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];
assign \DPR|altsyncram_component|auto_generated|q_b [33] = \DPR|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [1];
assign \DPR|altsyncram_component|auto_generated|q_b [34] = \DPR|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [2];
assign \DPR|altsyncram_component|auto_generated|q_b [35] = \DPR|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [3];
assign \DPR|altsyncram_component|auto_generated|q_b [36] = \DPR|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [4];
assign \DPR|altsyncram_component|auto_generated|q_b [37] = \DPR|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [5];
assign \DPR|altsyncram_component|auto_generated|q_b [38] = \DPR|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [6];
assign \DPR|altsyncram_component|auto_generated|q_b [39] = \DPR|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [7];
assign \DPR|altsyncram_component|auto_generated|q_b [40] = \DPR|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [9];
assign \DPR|altsyncram_component|auto_generated|q_b [41] = \DPR|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [10];
assign \DPR|altsyncram_component|auto_generated|q_b [42] = \DPR|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [11];
assign \DPR|altsyncram_component|auto_generated|q_b [43] = \DPR|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [12];
assign \DPR|altsyncram_component|auto_generated|q_b [44] = \DPR|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [13];
assign \DPR|altsyncram_component|auto_generated|q_b [45] = \DPR|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [14];
assign \DPR|altsyncram_component|auto_generated|q_b [46] = \DPR|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [15];
assign \DPR|altsyncram_component|auto_generated|q_b [47] = \DPR|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [16];
assign \DPR|altsyncram_component|auto_generated|q_b [48] = \DPR|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [18];
assign \DPR|altsyncram_component|auto_generated|q_b [49] = \DPR|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [19];
assign \DPR|altsyncram_component|auto_generated|q_b [50] = \DPR|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [20];
assign \DPR|altsyncram_component|auto_generated|q_b [51] = \DPR|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [21];
assign \DPR|altsyncram_component|auto_generated|q_b [52] = \DPR|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [22];
assign \DPR|altsyncram_component|auto_generated|q_b [53] = \DPR|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [23];
assign \DPR|altsyncram_component|auto_generated|q_b [54] = \DPR|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [24];
assign \DPR|altsyncram_component|auto_generated|q_b [55] = \DPR|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [25];
assign \DPR|altsyncram_component|auto_generated|q_b [56] = \DPR|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [27];
assign \DPR|altsyncram_component|auto_generated|q_b [57] = \DPR|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [28];
assign \DPR|altsyncram_component|auto_generated|q_b [58] = \DPR|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [29];
assign \DPR|altsyncram_component|auto_generated|q_b [59] = \DPR|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [30];
assign \DPR|altsyncram_component|auto_generated|q_b [60] = \DPR|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [31];
assign \DPR|altsyncram_component|auto_generated|q_b [61] = \DPR|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [32];
assign \DPR|altsyncram_component|auto_generated|q_b [62] = \DPR|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [33];
assign \DPR|altsyncram_component|auto_generated|q_b [63] = \DPR|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [34];

assign \DPR|altsyncram_component|auto_generated|q_b [0] = \DPR|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \DPR|altsyncram_component|auto_generated|q_b [1] = \DPR|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \DPR|altsyncram_component|auto_generated|q_b [2] = \DPR|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \DPR|altsyncram_component|auto_generated|q_b [3] = \DPR|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \DPR|altsyncram_component|auto_generated|q_b [4] = \DPR|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \DPR|altsyncram_component|auto_generated|q_b [5] = \DPR|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \DPR|altsyncram_component|auto_generated|q_b [6] = \DPR|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \DPR|altsyncram_component|auto_generated|q_b [7] = \DPR|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \DPR|altsyncram_component|auto_generated|q_b [8] = \DPR|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \DPR|altsyncram_component|auto_generated|q_b [9] = \DPR|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \DPR|altsyncram_component|auto_generated|q_b [10] = \DPR|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \DPR|altsyncram_component|auto_generated|q_b [11] = \DPR|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \DPR|altsyncram_component|auto_generated|q_b [12] = \DPR|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \DPR|altsyncram_component|auto_generated|q_b [13] = \DPR|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \DPR|altsyncram_component|auto_generated|q_b [14] = \DPR|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \DPR|altsyncram_component|auto_generated|q_b [15] = \DPR|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \DPR|altsyncram_component|auto_generated|q_b [16] = \DPR|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \DPR|altsyncram_component|auto_generated|q_b [17] = \DPR|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \DPR|altsyncram_component|auto_generated|q_b [18] = \DPR|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \DPR|altsyncram_component|auto_generated|q_b [19] = \DPR|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \DPR|altsyncram_component|auto_generated|q_b [20] = \DPR|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \DPR|altsyncram_component|auto_generated|q_b [21] = \DPR|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \DPR|altsyncram_component|auto_generated|q_b [22] = \DPR|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \DPR|altsyncram_component|auto_generated|q_b [23] = \DPR|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \DPR|altsyncram_component|auto_generated|q_b [24] = \DPR|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \DPR|altsyncram_component|auto_generated|q_b [25] = \DPR|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \DPR|altsyncram_component|auto_generated|q_b [26] = \DPR|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \DPR|altsyncram_component|auto_generated|q_b [27] = \DPR|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \DPR|altsyncram_component|auto_generated|q_b [28] = \DPR|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];
assign \DPR|altsyncram_component|auto_generated|q_b [29] = \DPR|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32];
assign \DPR|altsyncram_component|auto_generated|q_b [30] = \DPR|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33];
assign \DPR|altsyncram_component|auto_generated|q_b [31] = \DPR|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34];

assign \DPR|altsyncram_component|auto_generated|q_b [96] = \DPR|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];
assign \DPR|altsyncram_component|auto_generated|q_b [97] = \DPR|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [1];
assign \DPR|altsyncram_component|auto_generated|q_b [98] = \DPR|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [2];
assign \DPR|altsyncram_component|auto_generated|q_b [99] = \DPR|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [3];
assign \DPR|altsyncram_component|auto_generated|q_b [100] = \DPR|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [4];
assign \DPR|altsyncram_component|auto_generated|q_b [101] = \DPR|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [5];
assign \DPR|altsyncram_component|auto_generated|q_b [102] = \DPR|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [6];
assign \DPR|altsyncram_component|auto_generated|q_b [103] = \DPR|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [7];
assign \DPR|altsyncram_component|auto_generated|q_b [104] = \DPR|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [9];
assign \DPR|altsyncram_component|auto_generated|q_b [105] = \DPR|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [10];
assign \DPR|altsyncram_component|auto_generated|q_b [106] = \DPR|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [11];
assign \DPR|altsyncram_component|auto_generated|q_b [107] = \DPR|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [12];
assign \DPR|altsyncram_component|auto_generated|q_b [108] = \DPR|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [13];
assign \DPR|altsyncram_component|auto_generated|q_b [109] = \DPR|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [14];
assign \DPR|altsyncram_component|auto_generated|q_b [110] = \DPR|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [15];
assign \DPR|altsyncram_component|auto_generated|q_b [111] = \DPR|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [16];
assign \DPR|altsyncram_component|auto_generated|q_b [112] = \DPR|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [18];
assign \DPR|altsyncram_component|auto_generated|q_b [113] = \DPR|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [19];
assign \DPR|altsyncram_component|auto_generated|q_b [114] = \DPR|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [20];
assign \DPR|altsyncram_component|auto_generated|q_b [115] = \DPR|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [21];
assign \DPR|altsyncram_component|auto_generated|q_b [116] = \DPR|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [22];
assign \DPR|altsyncram_component|auto_generated|q_b [117] = \DPR|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [23];
assign \DPR|altsyncram_component|auto_generated|q_b [118] = \DPR|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [24];
assign \DPR|altsyncram_component|auto_generated|q_b [119] = \DPR|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [25];
assign \DPR|altsyncram_component|auto_generated|q_b [120] = \DPR|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [27];
assign \DPR|altsyncram_component|auto_generated|q_b [121] = \DPR|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [28];
assign \DPR|altsyncram_component|auto_generated|q_b [122] = \DPR|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [29];
assign \DPR|altsyncram_component|auto_generated|q_b [123] = \DPR|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [30];
assign \DPR|altsyncram_component|auto_generated|q_b [124] = \DPR|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [31];
assign \DPR|altsyncram_component|auto_generated|q_b [125] = \DPR|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [32];
assign \DPR|altsyncram_component|auto_generated|q_b [126] = \DPR|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [33];
assign \DPR|altsyncram_component|auto_generated|q_b [127] = \DPR|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [34];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \q[0]~output (
	.i(\Mux7~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[0]~output .bus_hold = "false";
defparam \q[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \q[1]~output (
	.i(\Mux6~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[1]~output .bus_hold = "false";
defparam \q[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \q[2]~output (
	.i(\Mux5~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[2]~output .bus_hold = "false";
defparam \q[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \q[3]~output (
	.i(\Mux4~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[3]~output .bus_hold = "false";
defparam \q[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \q[4]~output (
	.i(\Mux3~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[4]~output .bus_hold = "false";
defparam \q[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \q[5]~output (
	.i(\Mux2~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[5]~output .bus_hold = "false";
defparam \q[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \q[6]~output (
	.i(\Mux1~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[6]~output .bus_hold = "false";
defparam \q[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \q[7]~output (
	.i(\Mux0~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[7]~output .bus_hold = "false";
defparam \q[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X74_Y73_N15
cycloneive_io_ibuf \rdoffset[4]~input (
	.i(rdoffset[4]),
	.ibar(gnd),
	.o(\rdoffset[4]~input_o ));
// synopsys translate_off
defparam \rdoffset[4]~input .bus_hold = "false";
defparam \rdoffset[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N22
cycloneive_io_ibuf \rdoffset[3]~input (
	.i(rdoffset[3]),
	.ibar(gnd),
	.o(\rdoffset[3]~input_o ));
// synopsys translate_off
defparam \rdoffset[3]~input .bus_hold = "false";
defparam \rdoffset[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N8
cycloneive_io_ibuf \wren~input (
	.i(wren),
	.ibar(gnd),
	.o(\wren~input_o ));
// synopsys translate_off
defparam \wren~input .bus_hold = "false";
defparam \wren~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N1
cycloneive_io_ibuf \data[0]~input (
	.i(data[0]),
	.ibar(gnd),
	.o(\data[0]~input_o ));
// synopsys translate_off
defparam \data[0]~input .bus_hold = "false";
defparam \data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y66_N0
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N1
cycloneive_io_ibuf \wroffset[1]~input (
	.i(wroffset[1]),
	.ibar(gnd),
	.o(\wroffset[1]~input_o ));
// synopsys translate_off
defparam \wroffset[1]~input .bus_hold = "false";
defparam \wroffset[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N1
cycloneive_io_ibuf \wroffset[0]~input (
	.i(wroffset[0]),
	.ibar(gnd),
	.o(\wroffset[0]~input_o ));
// synopsys translate_off
defparam \wroffset[0]~input .bus_hold = "false";
defparam \wroffset[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N15
cycloneive_io_ibuf \wroffset[2]~input (
	.i(wroffset[2]),
	.ibar(gnd),
	.o(\wroffset[2]~input_o ));
// synopsys translate_off
defparam \wroffset[2]~input .bus_hold = "false";
defparam \wroffset[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N12
cycloneive_lcell_comb \ShiftLeft0~22 (
// Equation(s):
// \ShiftLeft0~22_combout  = (\wroffset[1]~input_o  & (\wroffset[0]~input_o  & !\wroffset[2]~input_o ))

	.dataa(gnd),
	.datab(\wroffset[1]~input_o ),
	.datac(\wroffset[0]~input_o ),
	.datad(\wroffset[2]~input_o ),
	.cin(gnd),
	.combout(\ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~22 .lut_mask = 16'h00C0;
defparam \ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N22
cycloneive_io_ibuf \wroffset[4]~input (
	.i(wroffset[4]),
	.ibar(gnd),
	.o(\wroffset[4]~input_o ));
// synopsys translate_off
defparam \wroffset[4]~input .bus_hold = "false";
defparam \wroffset[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N8
cycloneive_io_ibuf \wroffset[3]~input (
	.i(wroffset[3]),
	.ibar(gnd),
	.o(\wroffset[3]~input_o ));
// synopsys translate_off
defparam \wroffset[3]~input .bus_hold = "false";
defparam \wroffset[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N6
cycloneive_lcell_comb \ShiftLeft0~25 (
// Equation(s):
// \ShiftLeft0~25_combout  = (\ShiftLeft0~22_combout  & (\wroffset[4]~input_o  & !\wroffset[3]~input_o ))

	.dataa(\ShiftLeft0~22_combout ),
	.datab(\wroffset[4]~input_o ),
	.datac(\wroffset[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~25 .lut_mask = 16'h0808;
defparam \ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N22
cycloneive_io_ibuf \data[1]~input (
	.i(data[1]),
	.ibar(gnd),
	.o(\data[1]~input_o ));
// synopsys translate_off
defparam \data[1]~input .bus_hold = "false";
defparam \data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N15
cycloneive_io_ibuf \data[2]~input (
	.i(data[2]),
	.ibar(gnd),
	.o(\data[2]~input_o ));
// synopsys translate_off
defparam \data[2]~input .bus_hold = "false";
defparam \data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N8
cycloneive_io_ibuf \data[3]~input (
	.i(data[3]),
	.ibar(gnd),
	.o(\data[3]~input_o ));
// synopsys translate_off
defparam \data[3]~input .bus_hold = "false";
defparam \data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N22
cycloneive_io_ibuf \data[4]~input (
	.i(data[4]),
	.ibar(gnd),
	.o(\data[4]~input_o ));
// synopsys translate_off
defparam \data[4]~input .bus_hold = "false";
defparam \data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N1
cycloneive_io_ibuf \data[5]~input (
	.i(data[5]),
	.ibar(gnd),
	.o(\data[5]~input_o ));
// synopsys translate_off
defparam \data[5]~input .bus_hold = "false";
defparam \data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N22
cycloneive_io_ibuf \data[6]~input (
	.i(data[6]),
	.ibar(gnd),
	.o(\data[6]~input_o ));
// synopsys translate_off
defparam \data[6]~input .bus_hold = "false";
defparam \data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N15
cycloneive_io_ibuf \data[7]~input (
	.i(data[7]),
	.ibar(gnd),
	.o(\data[7]~input_o ));
// synopsys translate_off
defparam \data[7]~input .bus_hold = "false";
defparam \data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N16
cycloneive_lcell_comb \ShiftLeft0~8 (
// Equation(s):
// \ShiftLeft0~8_combout  = (\wroffset[4]~input_o  & !\wroffset[3]~input_o )

	.dataa(gnd),
	.datab(\wroffset[4]~input_o ),
	.datac(\wroffset[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~8 .lut_mask = 16'h0C0C;
defparam \ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N6
cycloneive_lcell_comb \ShiftLeft0~24 (
// Equation(s):
// \ShiftLeft0~24_combout  = (\wroffset[2]~input_o  & (\wroffset[1]~input_o  & (\wroffset[0]~input_o  & \ShiftLeft0~8_combout )))

	.dataa(\wroffset[2]~input_o ),
	.datab(\wroffset[1]~input_o ),
	.datac(\wroffset[0]~input_o ),
	.datad(\ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~24 .lut_mask = 16'h8000;
defparam \ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N4
cycloneive_lcell_comb \ShiftLeft0~23 (
// Equation(s):
// \ShiftLeft0~23_combout  = (\ShiftLeft0~22_combout  & (\wroffset[4]~input_o  & \wroffset[3]~input_o ))

	.dataa(\ShiftLeft0~22_combout ),
	.datab(\wroffset[4]~input_o ),
	.datac(\wroffset[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~23 .lut_mask = 16'h8080;
defparam \ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N2
cycloneive_lcell_comb \ShiftLeft0~10 (
// Equation(s):
// \ShiftLeft0~10_combout  = (\wroffset[4]~input_o  & \wroffset[3]~input_o )

	.dataa(gnd),
	.datab(\wroffset[4]~input_o ),
	.datac(\wroffset[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~10 .lut_mask = 16'hC0C0;
defparam \ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N22
cycloneive_lcell_comb \ShiftLeft0~26 (
// Equation(s):
// \ShiftLeft0~26_combout  = (\wroffset[2]~input_o  & (\ShiftLeft0~10_combout  & (\wroffset[0]~input_o  & \wroffset[1]~input_o )))

	.dataa(\wroffset[2]~input_o ),
	.datab(\ShiftLeft0~10_combout ),
	.datac(\wroffset[0]~input_o ),
	.datad(\wroffset[1]~input_o ),
	.cin(gnd),
	.combout(\ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~26 .lut_mask = 16'h8000;
defparam \ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y67_N0
cycloneive_ram_block \DPR|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\data[7]~input_o ,\data[6]~input_o ,\data[5]~input_o ,\data[4]~input_o ,\data[3]~input_o ,\data[2]~input_o ,\data[1]~input_o ,\data[0]~input_o ,gnd,\data[7]~input_o ,\data[6]~input_o ,\data[5]~input_o ,\data[4]~input_o ,\data[3]~input_o ,\data[2]~input_o ,
\data[1]~input_o ,\data[0]~input_o ,gnd,\data[7]~input_o ,\data[6]~input_o ,\data[5]~input_o ,\data[4]~input_o ,\data[3]~input_o ,\data[2]~input_o ,\data[1]~input_o ,\data[0]~input_o ,gnd,\data[7]~input_o ,\data[6]~input_o ,\data[5]~input_o ,\data[4]~input_o ,
\data[3]~input_o ,\data[2]~input_o ,\data[1]~input_o ,\data[0]~input_o }),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks({\ShiftLeft0~26_combout ,\ShiftLeft0~23_combout ,\ShiftLeft0~24_combout ,\ShiftLeft0~25_combout }),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DPR|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DPR|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ALTSYNCRAM";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a152 .mixed_port_feed_through_mode = "dont_care";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "dual_port";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_mask_width = 4;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_size = 9;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 36;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 152;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 2;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 256;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_clear = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_clock = "clock0";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_out_clear = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_out_clock = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 36;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a152 .port_b_first_address = 0;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a152 .port_b_first_bit_number = 152;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a152 .port_b_last_address = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a152 .port_b_logical_ram_depth = 2;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a152 .port_b_logical_ram_width = 256;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a152 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a152 .port_b_read_enable_clock = "clock0";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N8
cycloneive_io_ibuf \rdoffset[2]~input (
	.i(rdoffset[2]),
	.ibar(gnd),
	.o(\rdoffset[2]~input_o ));
// synopsys translate_off
defparam \rdoffset[2]~input .bus_hold = "false";
defparam \rdoffset[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y67_N16
cycloneive_lcell_comb \Mux7~7 (
// Equation(s):
// \Mux7~7_combout  = (\rdoffset[3]~input_o  & (((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & ((\rdoffset[2]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b [184]))) # (!\rdoffset[2]~input_o  & 
// (\DPR|altsyncram_component|auto_generated|q_b [152]))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [152]),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [184]),
	.datad(\rdoffset[2]~input_o ),
	.cin(gnd),
	.combout(\Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~7 .lut_mask = 16'hFA44;
defparam \Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y67_N26
cycloneive_lcell_comb \Mux7~8 (
// Equation(s):
// \Mux7~8_combout  = (\rdoffset[3]~input_o  & ((\Mux7~7_combout  & (\DPR|altsyncram_component|auto_generated|q_b [248])) # (!\Mux7~7_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [216]))))) # (!\rdoffset[3]~input_o  & (\Mux7~7_combout ))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\Mux7~7_combout ),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [248]),
	.datad(\DPR|altsyncram_component|auto_generated|q_b [216]),
	.cin(gnd),
	.combout(\Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~8 .lut_mask = 16'hE6C4;
defparam \Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N26
cycloneive_lcell_comb \ShiftLeft0~12 (
// Equation(s):
// \ShiftLeft0~12_combout  = (!\wroffset[2]~input_o  & (\wroffset[1]~input_o  & (!\wroffset[0]~input_o  & \ShiftLeft0~8_combout )))

	.dataa(\wroffset[2]~input_o ),
	.datab(\wroffset[1]~input_o ),
	.datac(\wroffset[0]~input_o ),
	.datad(\ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~12 .lut_mask = 16'h0400;
defparam \ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N16
cycloneive_lcell_comb \ShiftLeft0~9 (
// Equation(s):
// \ShiftLeft0~9_combout  = (\wroffset[2]~input_o  & (\wroffset[1]~input_o  & (!\wroffset[0]~input_o  & \ShiftLeft0~8_combout )))

	.dataa(\wroffset[2]~input_o ),
	.datab(\wroffset[1]~input_o ),
	.datac(\wroffset[0]~input_o ),
	.datad(\ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~9 .lut_mask = 16'h0800;
defparam \ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N10
cycloneive_lcell_comb \ShiftLeft0~11 (
// Equation(s):
// \ShiftLeft0~11_combout  = (!\wroffset[2]~input_o  & (\ShiftLeft0~10_combout  & (!\wroffset[0]~input_o  & \wroffset[1]~input_o )))

	.dataa(\wroffset[2]~input_o ),
	.datab(\ShiftLeft0~10_combout ),
	.datac(\wroffset[0]~input_o ),
	.datad(\wroffset[1]~input_o ),
	.cin(gnd),
	.combout(\ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~11 .lut_mask = 16'h0400;
defparam \ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N20
cycloneive_lcell_comb \ShiftLeft0~13 (
// Equation(s):
// \ShiftLeft0~13_combout  = (\wroffset[2]~input_o  & (\ShiftLeft0~10_combout  & (!\wroffset[0]~input_o  & \wroffset[1]~input_o )))

	.dataa(\wroffset[2]~input_o ),
	.datab(\ShiftLeft0~10_combout ),
	.datac(\wroffset[0]~input_o ),
	.datad(\wroffset[1]~input_o ),
	.cin(gnd),
	.combout(\ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~13 .lut_mask = 16'h0800;
defparam \ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y66_N0
cycloneive_ram_block \DPR|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\data[7]~input_o ,\data[6]~input_o ,\data[5]~input_o ,\data[4]~input_o ,\data[3]~input_o ,\data[2]~input_o ,\data[1]~input_o ,\data[0]~input_o ,gnd,\data[7]~input_o ,\data[6]~input_o ,\data[5]~input_o ,\data[4]~input_o ,\data[3]~input_o ,\data[2]~input_o ,
\data[1]~input_o ,\data[0]~input_o ,gnd,\data[7]~input_o ,\data[6]~input_o ,\data[5]~input_o ,\data[4]~input_o ,\data[3]~input_o ,\data[2]~input_o ,\data[1]~input_o ,\data[0]~input_o ,gnd,\data[7]~input_o ,\data[6]~input_o ,\data[5]~input_o ,\data[4]~input_o ,
\data[3]~input_o ,\data[2]~input_o ,\data[1]~input_o ,\data[0]~input_o }),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks({\ShiftLeft0~13_combout ,\ShiftLeft0~11_combout ,\ShiftLeft0~9_combout ,\ShiftLeft0~12_combout }),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DPR|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DPR|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ALTSYNCRAM";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a144 .mixed_port_feed_through_mode = "dont_care";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "dual_port";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_mask_width = 4;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_size = 9;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 36;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 144;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 2;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 256;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_clear = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_clock = "clock0";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_out_clear = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_out_clock = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 36;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a144 .port_b_first_address = 0;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a144 .port_b_first_bit_number = 144;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a144 .port_b_last_address = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a144 .port_b_logical_ram_depth = 2;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a144 .port_b_logical_ram_width = 256;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a144 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a144 .port_b_read_enable_clock = "clock0";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y66_N24
cycloneive_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (\rdoffset[3]~input_o  & (((\DPR|altsyncram_component|auto_generated|q_b [208]) # (\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & (\DPR|altsyncram_component|auto_generated|q_b [144] & ((!\rdoffset[2]~input_o ))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [144]),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [208]),
	.datac(\rdoffset[3]~input_o ),
	.datad(\rdoffset[2]~input_o ),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'hF0CA;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y66_N2
cycloneive_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = (\Mux7~0_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [240]) # ((!\rdoffset[2]~input_o )))) # (!\Mux7~0_combout  & (((\DPR|altsyncram_component|auto_generated|q_b [176] & \rdoffset[2]~input_o ))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [240]),
	.datab(\Mux7~0_combout ),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [176]),
	.datad(\rdoffset[2]~input_o ),
	.cin(gnd),
	.combout(\Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~1 .lut_mask = 16'hB8CC;
defparam \Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N30
cycloneive_lcell_comb \ShiftLeft0~16 (
// Equation(s):
// \ShiftLeft0~16_combout  = (!\wroffset[2]~input_o  & (!\wroffset[1]~input_o  & (\wroffset[0]~input_o  & \ShiftLeft0~8_combout )))

	.dataa(\wroffset[2]~input_o ),
	.datab(\wroffset[1]~input_o ),
	.datac(\wroffset[0]~input_o ),
	.datad(\ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~16 .lut_mask = 16'h1000;
defparam \ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N20
cycloneive_lcell_comb \ShiftLeft0~15 (
// Equation(s):
// \ShiftLeft0~15_combout  = (\wroffset[2]~input_o  & (!\wroffset[1]~input_o  & (\wroffset[0]~input_o  & \ShiftLeft0~8_combout )))

	.dataa(\wroffset[2]~input_o ),
	.datab(\wroffset[1]~input_o ),
	.datac(\wroffset[0]~input_o ),
	.datad(\ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~15 .lut_mask = 16'h2000;
defparam \ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N30
cycloneive_lcell_comb \ShiftLeft0~14 (
// Equation(s):
// \ShiftLeft0~14_combout  = (!\wroffset[2]~input_o  & (\ShiftLeft0~10_combout  & (\wroffset[0]~input_o  & !\wroffset[1]~input_o )))

	.dataa(\wroffset[2]~input_o ),
	.datab(\ShiftLeft0~10_combout ),
	.datac(\wroffset[0]~input_o ),
	.datad(\wroffset[1]~input_o ),
	.cin(gnd),
	.combout(\ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~14 .lut_mask = 16'h0040;
defparam \ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N16
cycloneive_lcell_comb \ShiftLeft0~17 (
// Equation(s):
// \ShiftLeft0~17_combout  = (\wroffset[2]~input_o  & (\ShiftLeft0~10_combout  & (\wroffset[0]~input_o  & !\wroffset[1]~input_o )))

	.dataa(\wroffset[2]~input_o ),
	.datab(\ShiftLeft0~10_combout ),
	.datac(\wroffset[0]~input_o ),
	.datad(\wroffset[1]~input_o ),
	.cin(gnd),
	.combout(\ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~17 .lut_mask = 16'h0080;
defparam \ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y68_N0
cycloneive_ram_block \DPR|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\data[7]~input_o ,\data[6]~input_o ,\data[5]~input_o ,\data[4]~input_o ,\data[3]~input_o ,\data[2]~input_o ,\data[1]~input_o ,\data[0]~input_o ,gnd,\data[7]~input_o ,\data[6]~input_o ,\data[5]~input_o ,\data[4]~input_o ,\data[3]~input_o ,\data[2]~input_o ,
\data[1]~input_o ,\data[0]~input_o ,gnd,\data[7]~input_o ,\data[6]~input_o ,\data[5]~input_o ,\data[4]~input_o ,\data[3]~input_o ,\data[2]~input_o ,\data[1]~input_o ,\data[0]~input_o ,gnd,\data[7]~input_o ,\data[6]~input_o ,\data[5]~input_o ,\data[4]~input_o ,
\data[3]~input_o ,\data[2]~input_o ,\data[1]~input_o ,\data[0]~input_o }),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks({\ShiftLeft0~17_combout ,\ShiftLeft0~14_combout ,\ShiftLeft0~15_combout ,\ShiftLeft0~16_combout }),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DPR|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DPR|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ALTSYNCRAM";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a136 .mixed_port_feed_through_mode = "dont_care";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "dual_port";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_mask_width = 4;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_size = 9;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 36;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 136;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 2;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 256;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_clear = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_clock = "clock0";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_out_clear = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_out_clock = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 36;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a136 .port_b_first_address = 0;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a136 .port_b_first_bit_number = 136;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a136 .port_b_last_address = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a136 .port_b_logical_ram_depth = 2;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a136 .port_b_logical_ram_width = 256;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a136 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a136 .port_b_read_enable_clock = "clock0";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y67_N24
cycloneive_lcell_comb \Mux7~2 (
// Equation(s):
// \Mux7~2_combout  = (\rdoffset[3]~input_o  & (((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & ((\rdoffset[2]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b [168]))) # (!\rdoffset[2]~input_o  & 
// (\DPR|altsyncram_component|auto_generated|q_b [136]))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [136]),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [168]),
	.datad(\rdoffset[2]~input_o ),
	.cin(gnd),
	.combout(\Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~2 .lut_mask = 16'hFA44;
defparam \Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y67_N10
cycloneive_lcell_comb \Mux7~3 (
// Equation(s):
// \Mux7~3_combout  = (\rdoffset[3]~input_o  & ((\Mux7~2_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [232]))) # (!\Mux7~2_combout  & (\DPR|altsyncram_component|auto_generated|q_b [200])))) # (!\rdoffset[3]~input_o  & (\Mux7~2_combout ))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\Mux7~2_combout ),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [200]),
	.datad(\DPR|altsyncram_component|auto_generated|q_b [232]),
	.cin(gnd),
	.combout(\Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~3 .lut_mask = 16'hEC64;
defparam \Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N10
cycloneive_lcell_comb \ShiftLeft0~20 (
// Equation(s):
// \ShiftLeft0~20_combout  = (!\wroffset[2]~input_o  & (!\wroffset[1]~input_o  & (!\wroffset[0]~input_o  & \ShiftLeft0~8_combout )))

	.dataa(\wroffset[2]~input_o ),
	.datab(\wroffset[1]~input_o ),
	.datac(\wroffset[0]~input_o ),
	.datad(\ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~20 .lut_mask = 16'h0100;
defparam \ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N0
cycloneive_lcell_comb \ShiftLeft0~18 (
// Equation(s):
// \ShiftLeft0~18_combout  = (\wroffset[2]~input_o  & (!\wroffset[1]~input_o  & (!\wroffset[0]~input_o  & \ShiftLeft0~8_combout )))

	.dataa(\wroffset[2]~input_o ),
	.datab(\wroffset[1]~input_o ),
	.datac(\wroffset[0]~input_o ),
	.datad(\ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~18 .lut_mask = 16'h0200;
defparam \ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N18
cycloneive_lcell_comb \ShiftLeft0~19 (
// Equation(s):
// \ShiftLeft0~19_combout  = (!\wroffset[2]~input_o  & (\ShiftLeft0~10_combout  & (!\wroffset[0]~input_o  & !\wroffset[1]~input_o )))

	.dataa(\wroffset[2]~input_o ),
	.datab(\ShiftLeft0~10_combout ),
	.datac(\wroffset[0]~input_o ),
	.datad(\wroffset[1]~input_o ),
	.cin(gnd),
	.combout(\ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~19 .lut_mask = 16'h0004;
defparam \ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N12
cycloneive_lcell_comb \ShiftLeft0~21 (
// Equation(s):
// \ShiftLeft0~21_combout  = (\wroffset[2]~input_o  & (\ShiftLeft0~10_combout  & (!\wroffset[0]~input_o  & !\wroffset[1]~input_o )))

	.dataa(\wroffset[2]~input_o ),
	.datab(\ShiftLeft0~10_combout ),
	.datac(\wroffset[0]~input_o ),
	.datad(\wroffset[1]~input_o ),
	.cin(gnd),
	.combout(\ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~21 .lut_mask = 16'h0008;
defparam \ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y65_N0
cycloneive_ram_block \DPR|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\data[7]~input_o ,\data[6]~input_o ,\data[5]~input_o ,\data[4]~input_o ,\data[3]~input_o ,\data[2]~input_o ,\data[1]~input_o ,\data[0]~input_o ,gnd,\data[7]~input_o ,\data[6]~input_o ,\data[5]~input_o ,\data[4]~input_o ,\data[3]~input_o ,\data[2]~input_o ,
\data[1]~input_o ,\data[0]~input_o ,gnd,\data[7]~input_o ,\data[6]~input_o ,\data[5]~input_o ,\data[4]~input_o ,\data[3]~input_o ,\data[2]~input_o ,\data[1]~input_o ,\data[0]~input_o ,gnd,\data[7]~input_o ,\data[6]~input_o ,\data[5]~input_o ,\data[4]~input_o ,
\data[3]~input_o ,\data[2]~input_o ,\data[1]~input_o ,\data[0]~input_o }),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks({\ShiftLeft0~21_combout ,\ShiftLeft0~19_combout ,\ShiftLeft0~18_combout ,\ShiftLeft0~20_combout }),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DPR|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DPR|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ALTSYNCRAM";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a128 .mixed_port_feed_through_mode = "dont_care";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "dual_port";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_mask_width = 4;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_size = 9;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 36;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 128;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 2;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 256;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_clear = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_clock = "clock0";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_out_clear = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_out_clock = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 36;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a128 .port_b_first_address = 0;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a128 .port_b_first_bit_number = 128;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a128 .port_b_last_address = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a128 .port_b_logical_ram_depth = 2;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a128 .port_b_logical_ram_width = 256;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a128 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a128 .port_b_read_enable_clock = "clock0";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y65_N24
cycloneive_lcell_comb \Mux7~4 (
// Equation(s):
// \Mux7~4_combout  = (\rdoffset[3]~input_o  & ((\rdoffset[2]~input_o ) # ((\DPR|altsyncram_component|auto_generated|q_b [192])))) # (!\rdoffset[3]~input_o  & (!\rdoffset[2]~input_o  & (\DPR|altsyncram_component|auto_generated|q_b [128])))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\rdoffset[2]~input_o ),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [128]),
	.datad(\DPR|altsyncram_component|auto_generated|q_b [192]),
	.cin(gnd),
	.combout(\Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~4 .lut_mask = 16'hBA98;
defparam \Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y67_N28
cycloneive_lcell_comb \Mux7~5 (
// Equation(s):
// \Mux7~5_combout  = (\Mux7~4_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [224]) # ((!\rdoffset[2]~input_o )))) # (!\Mux7~4_combout  & (((\DPR|altsyncram_component|auto_generated|q_b [160] & \rdoffset[2]~input_o ))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [224]),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [160]),
	.datac(\Mux7~4_combout ),
	.datad(\rdoffset[2]~input_o ),
	.cin(gnd),
	.combout(\Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~5 .lut_mask = 16'hACF0;
defparam \Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N15
cycloneive_io_ibuf \rdoffset[0]~input (
	.i(rdoffset[0]),
	.ibar(gnd),
	.o(\rdoffset[0]~input_o ));
// synopsys translate_off
defparam \rdoffset[0]~input .bus_hold = "false";
defparam \rdoffset[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N22
cycloneive_io_ibuf \rdoffset[1]~input (
	.i(rdoffset[1]),
	.ibar(gnd),
	.o(\rdoffset[1]~input_o ));
// synopsys translate_off
defparam \rdoffset[1]~input .bus_hold = "false";
defparam \rdoffset[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y67_N30
cycloneive_lcell_comb \Mux7~6 (
// Equation(s):
// \Mux7~6_combout  = (\rdoffset[0]~input_o  & ((\Mux7~3_combout ) # ((\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & (((\Mux7~5_combout  & !\rdoffset[1]~input_o ))))

	.dataa(\Mux7~3_combout ),
	.datab(\Mux7~5_combout ),
	.datac(\rdoffset[0]~input_o ),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~6 .lut_mask = 16'hF0AC;
defparam \Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y67_N20
cycloneive_lcell_comb \Mux7~9 (
// Equation(s):
// \Mux7~9_combout  = (\Mux7~6_combout  & ((\Mux7~8_combout ) # ((!\rdoffset[1]~input_o )))) # (!\Mux7~6_combout  & (((\Mux7~1_combout  & \rdoffset[1]~input_o ))))

	.dataa(\Mux7~8_combout ),
	.datab(\Mux7~1_combout ),
	.datac(\Mux7~6_combout ),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~9 .lut_mask = 16'hACF0;
defparam \Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N18
cycloneive_lcell_comb \ShiftLeft0~31 (
// Equation(s):
// \ShiftLeft0~31_combout  = (!\wroffset[4]~input_o  & !\wroffset[3]~input_o )

	.dataa(gnd),
	.datab(\wroffset[4]~input_o ),
	.datac(\wroffset[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~31 .lut_mask = 16'h0303;
defparam \ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N4
cycloneive_lcell_comb \ShiftLeft0~34 (
// Equation(s):
// \ShiftLeft0~34_combout  = (\wroffset[2]~input_o  & (!\wroffset[1]~input_o  & (!\wroffset[0]~input_o  & \ShiftLeft0~31_combout )))

	.dataa(\wroffset[2]~input_o ),
	.datab(\wroffset[1]~input_o ),
	.datac(\wroffset[0]~input_o ),
	.datad(\ShiftLeft0~31_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~34 .lut_mask = 16'h0200;
defparam \ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N24
cycloneive_lcell_comb \ShiftLeft0~32 (
// Equation(s):
// \ShiftLeft0~32_combout  = (\wroffset[2]~input_o  & (!\wroffset[1]~input_o  & (\wroffset[0]~input_o  & \ShiftLeft0~31_combout )))

	.dataa(\wroffset[2]~input_o ),
	.datab(\wroffset[1]~input_o ),
	.datac(\wroffset[0]~input_o ),
	.datad(\ShiftLeft0~31_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~32 .lut_mask = 16'h2000;
defparam \ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N18
cycloneive_lcell_comb \ShiftLeft0~33 (
// Equation(s):
// \ShiftLeft0~33_combout  = (\wroffset[2]~input_o  & (\wroffset[1]~input_o  & (!\wroffset[0]~input_o  & \ShiftLeft0~31_combout )))

	.dataa(\wroffset[2]~input_o ),
	.datab(\wroffset[1]~input_o ),
	.datac(\wroffset[0]~input_o ),
	.datad(\ShiftLeft0~31_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~33 .lut_mask = 16'h0800;
defparam \ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N22
cycloneive_lcell_comb \ShiftLeft0~35 (
// Equation(s):
// \ShiftLeft0~35_combout  = (\wroffset[2]~input_o  & (\wroffset[1]~input_o  & (\wroffset[0]~input_o  & \ShiftLeft0~31_combout )))

	.dataa(\wroffset[2]~input_o ),
	.datab(\wroffset[1]~input_o ),
	.datac(\wroffset[0]~input_o ),
	.datad(\ShiftLeft0~31_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~35 .lut_mask = 16'h8000;
defparam \ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y70_N0
cycloneive_ram_block \DPR|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\data[7]~input_o ,\data[6]~input_o ,\data[5]~input_o ,\data[4]~input_o ,\data[3]~input_o ,\data[2]~input_o ,\data[1]~input_o ,\data[0]~input_o ,gnd,\data[7]~input_o ,\data[6]~input_o ,\data[5]~input_o ,\data[4]~input_o ,\data[3]~input_o ,\data[2]~input_o ,
\data[1]~input_o ,\data[0]~input_o ,gnd,\data[7]~input_o ,\data[6]~input_o ,\data[5]~input_o ,\data[4]~input_o ,\data[3]~input_o ,\data[2]~input_o ,\data[1]~input_o ,\data[0]~input_o ,gnd,\data[7]~input_o ,\data[6]~input_o ,\data[5]~input_o ,\data[4]~input_o ,
\data[3]~input_o ,\data[2]~input_o ,\data[1]~input_o ,\data[0]~input_o }),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks({\ShiftLeft0~35_combout ,\ShiftLeft0~33_combout ,\ShiftLeft0~32_combout ,\ShiftLeft0~34_combout }),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DPR|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DPR|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ALTSYNCRAM";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_mask_width = 4;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_size = 9;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 36;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 32;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 2;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 256;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 36;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 32;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 2;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 256;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y71_N24
cycloneive_lcell_comb \Mux7~12 (
// Equation(s):
// \Mux7~12_combout  = (\rdoffset[0]~input_o  & (((\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & ((\rdoffset[1]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b [48]))) # (!\rdoffset[1]~input_o  & 
// (\DPR|altsyncram_component|auto_generated|q_b [32]))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [32]),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [48]),
	.datac(\rdoffset[0]~input_o ),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~12 .lut_mask = 16'hFC0A;
defparam \Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y70_N16
cycloneive_lcell_comb \Mux7~13 (
// Equation(s):
// \Mux7~13_combout  = (\rdoffset[0]~input_o  & ((\Mux7~12_combout  & (\DPR|altsyncram_component|auto_generated|q_b [56])) # (!\Mux7~12_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [40]))))) # (!\rdoffset[0]~input_o  & (((\Mux7~12_combout ))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [56]),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [40]),
	.datac(\rdoffset[0]~input_o ),
	.datad(\Mux7~12_combout ),
	.cin(gnd),
	.combout(\Mux7~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~13 .lut_mask = 16'hAFC0;
defparam \Mux7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N28
cycloneive_lcell_comb \ShiftLeft0~38 (
// Equation(s):
// \ShiftLeft0~38_combout  = (!\wroffset[2]~input_o  & (!\wroffset[1]~input_o  & (!\wroffset[0]~input_o  & \ShiftLeft0~31_combout )))

	.dataa(\wroffset[2]~input_o ),
	.datab(\wroffset[1]~input_o ),
	.datac(\wroffset[0]~input_o ),
	.datad(\ShiftLeft0~31_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~38 .lut_mask = 16'h0100;
defparam \ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N2
cycloneive_lcell_comb \ShiftLeft0~37 (
// Equation(s):
// \ShiftLeft0~37_combout  = (!\wroffset[2]~input_o  & (!\wroffset[1]~input_o  & (\wroffset[0]~input_o  & \ShiftLeft0~31_combout )))

	.dataa(\wroffset[2]~input_o ),
	.datab(\wroffset[1]~input_o ),
	.datac(\wroffset[0]~input_o ),
	.datad(\ShiftLeft0~31_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~37 .lut_mask = 16'h1000;
defparam \ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N8
cycloneive_lcell_comb \ShiftLeft0~36 (
// Equation(s):
// \ShiftLeft0~36_combout  = (!\wroffset[2]~input_o  & (\wroffset[1]~input_o  & (!\wroffset[0]~input_o  & \ShiftLeft0~31_combout )))

	.dataa(\wroffset[2]~input_o ),
	.datab(\wroffset[1]~input_o ),
	.datac(\wroffset[0]~input_o ),
	.datad(\ShiftLeft0~31_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~36 .lut_mask = 16'h0400;
defparam \ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N14
cycloneive_lcell_comb \ShiftLeft0~44 (
// Equation(s):
// \ShiftLeft0~44_combout  = (!\wroffset[2]~input_o  & (\wroffset[1]~input_o  & (\wroffset[0]~input_o  & \ShiftLeft0~31_combout )))

	.dataa(\wroffset[2]~input_o ),
	.datab(\wroffset[1]~input_o ),
	.datac(\wroffset[0]~input_o ),
	.datad(\ShiftLeft0~31_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~44_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~44 .lut_mask = 16'h4000;
defparam \ShiftLeft0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y72_N0
cycloneive_ram_block \DPR|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\data[7]~input_o ,\data[6]~input_o ,\data[5]~input_o ,\data[4]~input_o ,\data[3]~input_o ,\data[2]~input_o ,\data[1]~input_o ,\data[0]~input_o ,gnd,\data[7]~input_o ,\data[6]~input_o ,\data[5]~input_o ,\data[4]~input_o ,\data[3]~input_o ,\data[2]~input_o ,
\data[1]~input_o ,\data[0]~input_o ,gnd,\data[7]~input_o ,\data[6]~input_o ,\data[5]~input_o ,\data[4]~input_o ,\data[3]~input_o ,\data[2]~input_o ,\data[1]~input_o ,\data[0]~input_o ,gnd,\data[7]~input_o ,\data[6]~input_o ,\data[5]~input_o ,\data[4]~input_o ,
\data[3]~input_o ,\data[2]~input_o ,\data[1]~input_o ,\data[0]~input_o }),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks({\ShiftLeft0~44_combout ,\ShiftLeft0~36_combout ,\ShiftLeft0~37_combout ,\ShiftLeft0~38_combout }),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DPR|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DPR|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ALTSYNCRAM";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 4;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_size = 9;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 256;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 2;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 256;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y72_N24
cycloneive_lcell_comb \Mux7~14 (
// Equation(s):
// \Mux7~14_combout  = (\rdoffset[1]~input_o  & (((\rdoffset[0]~input_o )))) # (!\rdoffset[1]~input_o  & ((\rdoffset[0]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b [8]))) # (!\rdoffset[0]~input_o  & (\DPR|altsyncram_component|auto_generated|q_b 
// [0]))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [0]),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [8]),
	.datac(\rdoffset[1]~input_o ),
	.datad(\rdoffset[0]~input_o ),
	.cin(gnd),
	.combout(\Mux7~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~14 .lut_mask = 16'hFC0A;
defparam \Mux7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y71_N2
cycloneive_lcell_comb \Mux7~15 (
// Equation(s):
// \Mux7~15_combout  = (\Mux7~14_combout  & (((\DPR|altsyncram_component|auto_generated|q_b [24])) # (!\rdoffset[1]~input_o ))) # (!\Mux7~14_combout  & (\rdoffset[1]~input_o  & (\DPR|altsyncram_component|auto_generated|q_b [16])))

	.dataa(\Mux7~14_combout ),
	.datab(\rdoffset[1]~input_o ),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [16]),
	.datad(\DPR|altsyncram_component|auto_generated|q_b [24]),
	.cin(gnd),
	.combout(\Mux7~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~15 .lut_mask = 16'hEA62;
defparam \Mux7~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y67_N6
cycloneive_lcell_comb \Mux7~16 (
// Equation(s):
// \Mux7~16_combout  = (\rdoffset[3]~input_o  & (((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & ((\rdoffset[2]~input_o  & (\Mux7~13_combout )) # (!\rdoffset[2]~input_o  & ((\Mux7~15_combout )))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\Mux7~13_combout ),
	.datac(\Mux7~15_combout ),
	.datad(\rdoffset[2]~input_o ),
	.cin(gnd),
	.combout(\Mux7~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~16 .lut_mask = 16'hEE50;
defparam \Mux7~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N24
cycloneive_lcell_comb \ShiftLeft0~27 (
// Equation(s):
// \ShiftLeft0~27_combout  = (!\wroffset[4]~input_o  & \wroffset[3]~input_o )

	.dataa(gnd),
	.datab(\wroffset[4]~input_o ),
	.datac(\wroffset[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~27 .lut_mask = 16'h3030;
defparam \ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N4
cycloneive_lcell_comb \ShiftLeft0~30 (
// Equation(s):
// \ShiftLeft0~30_combout  = (\ShiftLeft0~27_combout  & (!\wroffset[1]~input_o  & (!\wroffset[2]~input_o  & !\wroffset[0]~input_o )))

	.dataa(\ShiftLeft0~27_combout ),
	.datab(\wroffset[1]~input_o ),
	.datac(\wroffset[2]~input_o ),
	.datad(\wroffset[0]~input_o ),
	.cin(gnd),
	.combout(\ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~30 .lut_mask = 16'h0002;
defparam \ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N26
cycloneive_lcell_comb \ShiftLeft0~29 (
// Equation(s):
// \ShiftLeft0~29_combout  = (\ShiftLeft0~27_combout  & (!\wroffset[1]~input_o  & (!\wroffset[2]~input_o  & \wroffset[0]~input_o )))

	.dataa(\ShiftLeft0~27_combout ),
	.datab(\wroffset[1]~input_o ),
	.datac(\wroffset[2]~input_o ),
	.datad(\wroffset[0]~input_o ),
	.cin(gnd),
	.combout(\ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~29 .lut_mask = 16'h0200;
defparam \ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N24
cycloneive_lcell_comb \ShiftLeft0~28 (
// Equation(s):
// \ShiftLeft0~28_combout  = (\ShiftLeft0~27_combout  & (\wroffset[1]~input_o  & (!\wroffset[2]~input_o  & !\wroffset[0]~input_o )))

	.dataa(\ShiftLeft0~27_combout ),
	.datab(\wroffset[1]~input_o ),
	.datac(\wroffset[2]~input_o ),
	.datad(\wroffset[0]~input_o ),
	.cin(gnd),
	.combout(\ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~28 .lut_mask = 16'h0008;
defparam \ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N6
cycloneive_lcell_comb \ShiftLeft0~43 (
// Equation(s):
// \ShiftLeft0~43_combout  = (\ShiftLeft0~27_combout  & (\wroffset[1]~input_o  & (!\wroffset[2]~input_o  & \wroffset[0]~input_o )))

	.dataa(\ShiftLeft0~27_combout ),
	.datab(\wroffset[1]~input_o ),
	.datac(\wroffset[2]~input_o ),
	.datad(\wroffset[0]~input_o ),
	.cin(gnd),
	.combout(\ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~43 .lut_mask = 16'h0800;
defparam \ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y69_N0
cycloneive_ram_block \DPR|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\data[7]~input_o ,\data[6]~input_o ,\data[5]~input_o ,\data[4]~input_o ,\data[3]~input_o ,\data[2]~input_o ,\data[1]~input_o ,\data[0]~input_o ,gnd,\data[7]~input_o ,\data[6]~input_o ,\data[5]~input_o ,\data[4]~input_o ,\data[3]~input_o ,\data[2]~input_o ,
\data[1]~input_o ,\data[0]~input_o ,gnd,\data[7]~input_o ,\data[6]~input_o ,\data[5]~input_o ,\data[4]~input_o ,\data[3]~input_o ,\data[2]~input_o ,\data[1]~input_o ,\data[0]~input_o ,gnd,\data[7]~input_o ,\data[6]~input_o ,\data[5]~input_o ,\data[4]~input_o ,
\data[3]~input_o ,\data[2]~input_o ,\data[1]~input_o ,\data[0]~input_o }),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks({\ShiftLeft0~43_combout ,\ShiftLeft0~28_combout ,\ShiftLeft0~29_combout ,\ShiftLeft0~30_combout }),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DPR|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DPR|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ALTSYNCRAM";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_mask_width = 4;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_size = 9;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 36;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 64;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 2;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 256;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock0";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 36;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 64;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 2;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 256;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock0";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N0
cycloneive_lcell_comb \Mux7~10 (
// Equation(s):
// \Mux7~10_combout  = (\rdoffset[0]~input_o  & (((\DPR|altsyncram_component|auto_generated|q_b [72]) # (\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & (\DPR|altsyncram_component|auto_generated|q_b [64] & ((!\rdoffset[1]~input_o ))))

	.dataa(\rdoffset[0]~input_o ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [64]),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [72]),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~10 .lut_mask = 16'hAAE4;
defparam \Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y68_N24
cycloneive_lcell_comb \Mux7~11 (
// Equation(s):
// \Mux7~11_combout  = (\Mux7~10_combout  & (((\DPR|altsyncram_component|auto_generated|q_b [88]) # (!\rdoffset[1]~input_o )))) # (!\Mux7~10_combout  & (\DPR|altsyncram_component|auto_generated|q_b [80] & ((\rdoffset[1]~input_o ))))

	.dataa(\Mux7~10_combout ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [80]),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [88]),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~11 .lut_mask = 16'hE4AA;
defparam \Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N2
cycloneive_lcell_comb \ShiftLeft0~41 (
// Equation(s):
// \ShiftLeft0~41_combout  = (\ShiftLeft0~27_combout  & (!\wroffset[1]~input_o  & (\wroffset[2]~input_o  & !\wroffset[0]~input_o )))

	.dataa(\ShiftLeft0~27_combout ),
	.datab(\wroffset[1]~input_o ),
	.datac(\wroffset[2]~input_o ),
	.datad(\wroffset[0]~input_o ),
	.cin(gnd),
	.combout(\ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~41 .lut_mask = 16'h0020;
defparam \ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N14
cycloneive_lcell_comb \ShiftLeft0~39 (
// Equation(s):
// \ShiftLeft0~39_combout  = (\ShiftLeft0~27_combout  & (!\wroffset[1]~input_o  & (\wroffset[2]~input_o  & \wroffset[0]~input_o )))

	.dataa(\ShiftLeft0~27_combout ),
	.datab(\wroffset[1]~input_o ),
	.datac(\wroffset[2]~input_o ),
	.datad(\wroffset[0]~input_o ),
	.cin(gnd),
	.combout(\ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~39 .lut_mask = 16'h2000;
defparam \ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N8
cycloneive_lcell_comb \ShiftLeft0~40 (
// Equation(s):
// \ShiftLeft0~40_combout  = (\ShiftLeft0~27_combout  & (\wroffset[1]~input_o  & (\wroffset[2]~input_o  & !\wroffset[0]~input_o )))

	.dataa(\ShiftLeft0~27_combout ),
	.datab(\wroffset[1]~input_o ),
	.datac(\wroffset[2]~input_o ),
	.datad(\wroffset[0]~input_o ),
	.cin(gnd),
	.combout(\ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~40 .lut_mask = 16'h0080;
defparam \ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N28
cycloneive_lcell_comb \ShiftLeft0~42 (
// Equation(s):
// \ShiftLeft0~42_combout  = (\ShiftLeft0~27_combout  & (\wroffset[1]~input_o  & (\wroffset[2]~input_o  & \wroffset[0]~input_o )))

	.dataa(\ShiftLeft0~27_combout ),
	.datab(\wroffset[1]~input_o ),
	.datac(\wroffset[2]~input_o ),
	.datad(\wroffset[0]~input_o ),
	.cin(gnd),
	.combout(\ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~42 .lut_mask = 16'h8000;
defparam \ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y71_N0
cycloneive_ram_block \DPR|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\data[7]~input_o ,\data[6]~input_o ,\data[5]~input_o ,\data[4]~input_o ,\data[3]~input_o ,\data[2]~input_o ,\data[1]~input_o ,\data[0]~input_o ,gnd,\data[7]~input_o ,\data[6]~input_o ,\data[5]~input_o ,\data[4]~input_o ,\data[3]~input_o ,\data[2]~input_o ,
\data[1]~input_o ,\data[0]~input_o ,gnd,\data[7]~input_o ,\data[6]~input_o ,\data[5]~input_o ,\data[4]~input_o ,\data[3]~input_o ,\data[2]~input_o ,\data[1]~input_o ,\data[0]~input_o ,gnd,\data[7]~input_o ,\data[6]~input_o ,\data[5]~input_o ,\data[4]~input_o ,
\data[3]~input_o ,\data[2]~input_o ,\data[1]~input_o ,\data[0]~input_o }),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks({\ShiftLeft0~42_combout ,\ShiftLeft0~40_combout ,\ShiftLeft0~39_combout ,\ShiftLeft0~41_combout }),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DPR|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DPR|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ALTSYNCRAM";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "dont_care";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "dual_port";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_mask_width = 4;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_size = 9;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 36;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 96;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 2;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 256;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clock = "clock0";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 36;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_bit_number = 96;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a96 .port_b_last_address = 1;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 2;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_width = 256;
defparam \DPR|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock0";
defparam \DPR|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y71_N28
cycloneive_lcell_comb \Mux7~17 (
// Equation(s):
// \Mux7~17_combout  = (\rdoffset[0]~input_o  & (((\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & ((\rdoffset[1]~input_o  & (\DPR|altsyncram_component|auto_generated|q_b [112])) # (!\rdoffset[1]~input_o  & 
// ((\DPR|altsyncram_component|auto_generated|q_b [96])))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [112]),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [96]),
	.datac(\rdoffset[0]~input_o ),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux7~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~17 .lut_mask = 16'hFA0C;
defparam \Mux7~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y71_N22
cycloneive_lcell_comb \Mux7~18 (
// Equation(s):
// \Mux7~18_combout  = (\rdoffset[0]~input_o  & ((\Mux7~17_combout  & (\DPR|altsyncram_component|auto_generated|q_b [120])) # (!\Mux7~17_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [104]))))) # (!\rdoffset[0]~input_o  & (((\Mux7~17_combout ))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [120]),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [104]),
	.datac(\rdoffset[0]~input_o ),
	.datad(\Mux7~17_combout ),
	.cin(gnd),
	.combout(\Mux7~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~18 .lut_mask = 16'hAFC0;
defparam \Mux7~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y67_N8
cycloneive_lcell_comb \Mux7~19 (
// Equation(s):
// \Mux7~19_combout  = (\Mux7~16_combout  & (((\Mux7~18_combout ) # (!\rdoffset[3]~input_o )))) # (!\Mux7~16_combout  & (\Mux7~11_combout  & (\rdoffset[3]~input_o )))

	.dataa(\Mux7~16_combout ),
	.datab(\Mux7~11_combout ),
	.datac(\rdoffset[3]~input_o ),
	.datad(\Mux7~18_combout ),
	.cin(gnd),
	.combout(\Mux7~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~19 .lut_mask = 16'hEA4A;
defparam \Mux7~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y67_N18
cycloneive_lcell_comb \Mux7~20 (
// Equation(s):
// \Mux7~20_combout  = (\rdoffset[4]~input_o  & (\Mux7~9_combout )) # (!\rdoffset[4]~input_o  & ((\Mux7~19_combout )))

	.dataa(\rdoffset[4]~input_o ),
	.datab(\Mux7~9_combout ),
	.datac(\Mux7~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux7~20_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~20 .lut_mask = 16'hD8D8;
defparam \Mux7~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y66_N20
cycloneive_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (\rdoffset[2]~input_o  & (((\rdoffset[3]~input_o )))) # (!\rdoffset[2]~input_o  & ((\rdoffset[3]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b [201]))) # (!\rdoffset[3]~input_o  & 
// (\DPR|altsyncram_component|auto_generated|q_b [137]))))

	.dataa(\rdoffset[2]~input_o ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [137]),
	.datac(\rdoffset[3]~input_o ),
	.datad(\DPR|altsyncram_component|auto_generated|q_b [201]),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'hF4A4;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y66_N30
cycloneive_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = (\rdoffset[2]~input_o  & ((\Mux6~0_combout  & (\DPR|altsyncram_component|auto_generated|q_b [233])) # (!\Mux6~0_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [169]))))) # (!\rdoffset[2]~input_o  & (((\Mux6~0_combout ))))

	.dataa(\rdoffset[2]~input_o ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [233]),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [169]),
	.datad(\Mux6~0_combout ),
	.cin(gnd),
	.combout(\Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~1 .lut_mask = 16'hDDA0;
defparam \Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y67_N12
cycloneive_lcell_comb \Mux6~7 (
// Equation(s):
// \Mux6~7_combout  = (\rdoffset[3]~input_o  & (((\DPR|altsyncram_component|auto_generated|q_b [217]) # (\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & (\DPR|altsyncram_component|auto_generated|q_b [153] & ((!\rdoffset[2]~input_o ))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [153]),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [217]),
	.datac(\rdoffset[3]~input_o ),
	.datad(\rdoffset[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~7 .lut_mask = 16'hF0CA;
defparam \Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y67_N8
cycloneive_lcell_comb \Mux6~8 (
// Equation(s):
// \Mux6~8_combout  = (\Mux6~7_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [249]) # ((!\rdoffset[2]~input_o )))) # (!\Mux6~7_combout  & (((\rdoffset[2]~input_o  & \DPR|altsyncram_component|auto_generated|q_b [185]))))

	.dataa(\Mux6~7_combout ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [249]),
	.datac(\rdoffset[2]~input_o ),
	.datad(\DPR|altsyncram_component|auto_generated|q_b [185]),
	.cin(gnd),
	.combout(\Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~8 .lut_mask = 16'hDA8A;
defparam \Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y66_N8
cycloneive_lcell_comb \Mux6~2 (
// Equation(s):
// \Mux6~2_combout  = (\rdoffset[3]~input_o  & (((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & ((\rdoffset[2]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b [177]))) # (!\rdoffset[2]~input_o  & 
// (\DPR|altsyncram_component|auto_generated|q_b [145]))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [145]),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [177]),
	.datad(\rdoffset[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~2 .lut_mask = 16'hFA44;
defparam \Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y66_N26
cycloneive_lcell_comb \Mux6~3 (
// Equation(s):
// \Mux6~3_combout  = (\rdoffset[3]~input_o  & ((\Mux6~2_combout  & (\DPR|altsyncram_component|auto_generated|q_b [241])) # (!\Mux6~2_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [209]))))) # (!\rdoffset[3]~input_o  & (\Mux6~2_combout ))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\Mux6~2_combout ),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [241]),
	.datad(\DPR|altsyncram_component|auto_generated|q_b [209]),
	.cin(gnd),
	.combout(\Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~3 .lut_mask = 16'hE6C4;
defparam \Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y65_N26
cycloneive_lcell_comb \Mux6~4 (
// Equation(s):
// \Mux6~4_combout  = (\rdoffset[3]~input_o  & (((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & ((\rdoffset[2]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b [161]))) # (!\rdoffset[2]~input_o  & 
// (\DPR|altsyncram_component|auto_generated|q_b [129]))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [129]),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [161]),
	.datad(\rdoffset[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~4 .lut_mask = 16'hFA44;
defparam \Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y65_N4
cycloneive_lcell_comb \Mux6~5 (
// Equation(s):
// \Mux6~5_combout  = (\rdoffset[3]~input_o  & ((\Mux6~4_combout  & (\DPR|altsyncram_component|auto_generated|q_b [225])) # (!\Mux6~4_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [193]))))) # (!\rdoffset[3]~input_o  & (((\Mux6~4_combout ))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [225]),
	.datac(\Mux6~4_combout ),
	.datad(\DPR|altsyncram_component|auto_generated|q_b [193]),
	.cin(gnd),
	.combout(\Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~5 .lut_mask = 16'hDAD0;
defparam \Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y66_N4
cycloneive_lcell_comb \Mux6~6 (
// Equation(s):
// \Mux6~6_combout  = (\rdoffset[0]~input_o  & (\rdoffset[1]~input_o )) # (!\rdoffset[0]~input_o  & ((\rdoffset[1]~input_o  & (\Mux6~3_combout )) # (!\rdoffset[1]~input_o  & ((\Mux6~5_combout )))))

	.dataa(\rdoffset[0]~input_o ),
	.datab(\rdoffset[1]~input_o ),
	.datac(\Mux6~3_combout ),
	.datad(\Mux6~5_combout ),
	.cin(gnd),
	.combout(\Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~6 .lut_mask = 16'hD9C8;
defparam \Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y66_N6
cycloneive_lcell_comb \Mux6~9 (
// Equation(s):
// \Mux6~9_combout  = (\Mux6~6_combout  & (((\Mux6~8_combout ) # (!\rdoffset[0]~input_o )))) # (!\Mux6~6_combout  & (\Mux6~1_combout  & ((\rdoffset[0]~input_o ))))

	.dataa(\Mux6~1_combout ),
	.datab(\Mux6~8_combout ),
	.datac(\Mux6~6_combout ),
	.datad(\rdoffset[0]~input_o ),
	.cin(gnd),
	.combout(\Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~9 .lut_mask = 16'hCAF0;
defparam \Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y70_N10
cycloneive_lcell_comb \Mux6~10 (
// Equation(s):
// \Mux6~10_combout  = (\rdoffset[0]~input_o  & (((\DPR|altsyncram_component|auto_generated|q_b [41]) # (\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & (\DPR|altsyncram_component|auto_generated|q_b [33] & ((!\rdoffset[1]~input_o ))))

	.dataa(\rdoffset[0]~input_o ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [33]),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [41]),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~10 .lut_mask = 16'hAAE4;
defparam \Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y70_N4
cycloneive_lcell_comb \Mux6~11 (
// Equation(s):
// \Mux6~11_combout  = (\Mux6~10_combout  & (((\DPR|altsyncram_component|auto_generated|q_b [57]) # (!\rdoffset[1]~input_o )))) # (!\Mux6~10_combout  & (\DPR|altsyncram_component|auto_generated|q_b [49] & ((\rdoffset[1]~input_o ))))

	.dataa(\Mux6~10_combout ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [49]),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [57]),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~11 .lut_mask = 16'hE4AA;
defparam \Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N24
cycloneive_lcell_comb \Mux6~12 (
// Equation(s):
// \Mux6~12_combout  = (\rdoffset[1]~input_o  & (((\rdoffset[0]~input_o ) # (\DPR|altsyncram_component|auto_generated|q_b [81])))) # (!\rdoffset[1]~input_o  & (\DPR|altsyncram_component|auto_generated|q_b [65] & (!\rdoffset[0]~input_o )))

	.dataa(\rdoffset[1]~input_o ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [65]),
	.datac(\rdoffset[0]~input_o ),
	.datad(\DPR|altsyncram_component|auto_generated|q_b [81]),
	.cin(gnd),
	.combout(\Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~12 .lut_mask = 16'hAEA4;
defparam \Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N10
cycloneive_lcell_comb \Mux6~13 (
// Equation(s):
// \Mux6~13_combout  = (\rdoffset[0]~input_o  & ((\Mux6~12_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [89]))) # (!\Mux6~12_combout  & (\DPR|altsyncram_component|auto_generated|q_b [73])))) # (!\rdoffset[0]~input_o  & (((\Mux6~12_combout ))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [73]),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [89]),
	.datac(\rdoffset[0]~input_o ),
	.datad(\Mux6~12_combout ),
	.cin(gnd),
	.combout(\Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~13 .lut_mask = 16'hCFA0;
defparam \Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y72_N8
cycloneive_lcell_comb \Mux6~14 (
// Equation(s):
// \Mux6~14_combout  = (\rdoffset[0]~input_o  & (((\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & ((\rdoffset[1]~input_o  & (\DPR|altsyncram_component|auto_generated|q_b [17])) # (!\rdoffset[1]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b 
// [1])))))

	.dataa(\rdoffset[0]~input_o ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [17]),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [1]),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~14 .lut_mask = 16'hEE50;
defparam \Mux6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y72_N10
cycloneive_lcell_comb \Mux6~15 (
// Equation(s):
// \Mux6~15_combout  = (\Mux6~14_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [25]) # ((!\rdoffset[0]~input_o )))) # (!\Mux6~14_combout  & (((\DPR|altsyncram_component|auto_generated|q_b [9] & \rdoffset[0]~input_o ))))

	.dataa(\Mux6~14_combout ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [25]),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [9]),
	.datad(\rdoffset[0]~input_o ),
	.cin(gnd),
	.combout(\Mux6~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~15 .lut_mask = 16'hD8AA;
defparam \Mux6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y71_N0
cycloneive_lcell_comb \Mux6~16 (
// Equation(s):
// \Mux6~16_combout  = (\rdoffset[3]~input_o  & ((\Mux6~13_combout ) # ((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & (((\Mux6~15_combout  & !\rdoffset[2]~input_o ))))

	.dataa(\Mux6~13_combout ),
	.datab(\Mux6~15_combout ),
	.datac(\rdoffset[3]~input_o ),
	.datad(\rdoffset[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~16 .lut_mask = 16'hF0AC;
defparam \Mux6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y71_N26
cycloneive_lcell_comb \Mux6~17 (
// Equation(s):
// \Mux6~17_combout  = (\rdoffset[0]~input_o  & (((\DPR|altsyncram_component|auto_generated|q_b [105]) # (\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & (\DPR|altsyncram_component|auto_generated|q_b [97] & ((!\rdoffset[1]~input_o ))))

	.dataa(\rdoffset[0]~input_o ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [97]),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [105]),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~17 .lut_mask = 16'hAAE4;
defparam \Mux6~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y71_N4
cycloneive_lcell_comb \Mux6~18 (
// Equation(s):
// \Mux6~18_combout  = (\Mux6~17_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [121]) # ((!\rdoffset[1]~input_o )))) # (!\Mux6~17_combout  & (((\DPR|altsyncram_component|auto_generated|q_b [113] & \rdoffset[1]~input_o ))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [121]),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [113]),
	.datac(\Mux6~17_combout ),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~18 .lut_mask = 16'hACF0;
defparam \Mux6~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y71_N30
cycloneive_lcell_comb \Mux6~19 (
// Equation(s):
// \Mux6~19_combout  = (\Mux6~16_combout  & (((\Mux6~18_combout ) # (!\rdoffset[2]~input_o )))) # (!\Mux6~16_combout  & (\Mux6~11_combout  & ((\rdoffset[2]~input_o ))))

	.dataa(\Mux6~11_combout ),
	.datab(\Mux6~16_combout ),
	.datac(\Mux6~18_combout ),
	.datad(\rdoffset[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~19 .lut_mask = 16'hE2CC;
defparam \Mux6~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y66_N0
cycloneive_lcell_comb \Mux6~20 (
// Equation(s):
// \Mux6~20_combout  = (\rdoffset[4]~input_o  & (\Mux6~9_combout )) # (!\rdoffset[4]~input_o  & ((\Mux6~19_combout )))

	.dataa(\Mux6~9_combout ),
	.datab(gnd),
	.datac(\rdoffset[4]~input_o ),
	.datad(\Mux6~19_combout ),
	.cin(gnd),
	.combout(\Mux6~20_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~20 .lut_mask = 16'hAFA0;
defparam \Mux6~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y71_N8
cycloneive_lcell_comb \Mux5~10 (
// Equation(s):
// \Mux5~10_combout  = (\rdoffset[0]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b [74]) # ((\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & (((\DPR|altsyncram_component|auto_generated|q_b [66] & !\rdoffset[1]~input_o ))))

	.dataa(\rdoffset[0]~input_o ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [74]),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [66]),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~10 .lut_mask = 16'hAAD8;
defparam \Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y70_N26
cycloneive_lcell_comb \Mux5~11 (
// Equation(s):
// \Mux5~11_combout  = (\Mux5~10_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [90]) # ((!\rdoffset[1]~input_o )))) # (!\Mux5~10_combout  & (((\DPR|altsyncram_component|auto_generated|q_b [82] & \rdoffset[1]~input_o ))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [90]),
	.datab(\Mux5~10_combout ),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [82]),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~11 .lut_mask = 16'hB8CC;
defparam \Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y71_N16
cycloneive_lcell_comb \Mux5~17 (
// Equation(s):
// \Mux5~17_combout  = (\rdoffset[0]~input_o  & (((\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & ((\rdoffset[1]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b [114]))) # (!\rdoffset[1]~input_o  & 
// (\DPR|altsyncram_component|auto_generated|q_b [98]))))

	.dataa(\rdoffset[0]~input_o ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [98]),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [114]),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux5~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~17 .lut_mask = 16'hFA44;
defparam \Mux5~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y71_N10
cycloneive_lcell_comb \Mux5~18 (
// Equation(s):
// \Mux5~18_combout  = (\rdoffset[0]~input_o  & ((\Mux5~17_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [122]))) # (!\Mux5~17_combout  & (\DPR|altsyncram_component|auto_generated|q_b [106])))) # (!\rdoffset[0]~input_o  & (((\Mux5~17_combout ))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [106]),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [122]),
	.datac(\rdoffset[0]~input_o ),
	.datad(\Mux5~17_combout ),
	.cin(gnd),
	.combout(\Mux5~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~18 .lut_mask = 16'hCFA0;
defparam \Mux5~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y71_N10
cycloneive_lcell_comb \Mux5~14 (
// Equation(s):
// \Mux5~14_combout  = (\rdoffset[1]~input_o  & (((\rdoffset[0]~input_o )))) # (!\rdoffset[1]~input_o  & ((\rdoffset[0]~input_o  & (\DPR|altsyncram_component|auto_generated|q_b [10])) # (!\rdoffset[0]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b 
// [2])))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [10]),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [2]),
	.datac(\rdoffset[1]~input_o ),
	.datad(\rdoffset[0]~input_o ),
	.cin(gnd),
	.combout(\Mux5~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~14 .lut_mask = 16'hFA0C;
defparam \Mux5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y71_N4
cycloneive_lcell_comb \Mux5~15 (
// Equation(s):
// \Mux5~15_combout  = (\Mux5~14_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [26]) # ((!\rdoffset[1]~input_o )))) # (!\Mux5~14_combout  & (((\DPR|altsyncram_component|auto_generated|q_b [18] & \rdoffset[1]~input_o ))))

	.dataa(\Mux5~14_combout ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [26]),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [18]),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux5~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~15 .lut_mask = 16'hD8AA;
defparam \Mux5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y70_N4
cycloneive_lcell_comb \Mux5~12 (
// Equation(s):
// \Mux5~12_combout  = (\rdoffset[0]~input_o  & (((\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & ((\rdoffset[1]~input_o  & (\DPR|altsyncram_component|auto_generated|q_b [50])) # (!\rdoffset[1]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b 
// [34])))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [50]),
	.datab(\rdoffset[0]~input_o ),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [34]),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~12 .lut_mask = 16'hEE30;
defparam \Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y70_N6
cycloneive_lcell_comb \Mux5~13 (
// Equation(s):
// \Mux5~13_combout  = (\Mux5~12_combout  & (((\DPR|altsyncram_component|auto_generated|q_b [58]) # (!\rdoffset[0]~input_o )))) # (!\Mux5~12_combout  & (\DPR|altsyncram_component|auto_generated|q_b [42] & ((\rdoffset[0]~input_o ))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [42]),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [58]),
	.datac(\Mux5~12_combout ),
	.datad(\rdoffset[0]~input_o ),
	.cin(gnd),
	.combout(\Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~13 .lut_mask = 16'hCAF0;
defparam \Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y70_N0
cycloneive_lcell_comb \Mux5~16 (
// Equation(s):
// \Mux5~16_combout  = (\rdoffset[3]~input_o  & (((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & ((\rdoffset[2]~input_o  & ((\Mux5~13_combout ))) # (!\rdoffset[2]~input_o  & (\Mux5~15_combout ))))

	.dataa(\Mux5~15_combout ),
	.datab(\rdoffset[3]~input_o ),
	.datac(\rdoffset[2]~input_o ),
	.datad(\Mux5~13_combout ),
	.cin(gnd),
	.combout(\Mux5~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~16 .lut_mask = 16'hF2C2;
defparam \Mux5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y70_N10
cycloneive_lcell_comb \Mux5~19 (
// Equation(s):
// \Mux5~19_combout  = (\rdoffset[3]~input_o  & ((\Mux5~16_combout  & ((\Mux5~18_combout ))) # (!\Mux5~16_combout  & (\Mux5~11_combout )))) # (!\rdoffset[3]~input_o  & (((\Mux5~16_combout ))))

	.dataa(\Mux5~11_combout ),
	.datab(\rdoffset[3]~input_o ),
	.datac(\Mux5~18_combout ),
	.datad(\Mux5~16_combout ),
	.cin(gnd),
	.combout(\Mux5~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~19 .lut_mask = 16'hF388;
defparam \Mux5~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N8
cycloneive_lcell_comb \Mux5~4 (
// Equation(s):
// \Mux5~4_combout  = (\rdoffset[3]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b [194]) # ((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & (((!\rdoffset[2]~input_o  & \DPR|altsyncram_component|auto_generated|q_b [130]))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [194]),
	.datab(\rdoffset[3]~input_o ),
	.datac(\rdoffset[2]~input_o ),
	.datad(\DPR|altsyncram_component|auto_generated|q_b [130]),
	.cin(gnd),
	.combout(\Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~4 .lut_mask = 16'hCBC8;
defparam \Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N26
cycloneive_lcell_comb \Mux5~5 (
// Equation(s):
// \Mux5~5_combout  = (\Mux5~4_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [226]) # ((!\rdoffset[2]~input_o )))) # (!\Mux5~4_combout  & (((\rdoffset[2]~input_o  & \DPR|altsyncram_component|auto_generated|q_b [162]))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [226]),
	.datab(\Mux5~4_combout ),
	.datac(\rdoffset[2]~input_o ),
	.datad(\DPR|altsyncram_component|auto_generated|q_b [162]),
	.cin(gnd),
	.combout(\Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~5 .lut_mask = 16'hBC8C;
defparam \Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N28
cycloneive_lcell_comb \Mux5~2 (
// Equation(s):
// \Mux5~2_combout  = (\rdoffset[3]~input_o  & (((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & ((\rdoffset[2]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b [170]))) # (!\rdoffset[2]~input_o  & 
// (\DPR|altsyncram_component|auto_generated|q_b [138]))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [138]),
	.datab(\rdoffset[3]~input_o ),
	.datac(\rdoffset[2]~input_o ),
	.datad(\DPR|altsyncram_component|auto_generated|q_b [170]),
	.cin(gnd),
	.combout(\Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~2 .lut_mask = 16'hF2C2;
defparam \Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N14
cycloneive_lcell_comb \Mux5~3 (
// Equation(s):
// \Mux5~3_combout  = (\rdoffset[3]~input_o  & ((\Mux5~2_combout  & (\DPR|altsyncram_component|auto_generated|q_b [234])) # (!\Mux5~2_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [202]))))) # (!\rdoffset[3]~input_o  & (((\Mux5~2_combout ))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [234]),
	.datab(\rdoffset[3]~input_o ),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [202]),
	.datad(\Mux5~2_combout ),
	.cin(gnd),
	.combout(\Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~3 .lut_mask = 16'hBBC0;
defparam \Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N0
cycloneive_lcell_comb \Mux5~6 (
// Equation(s):
// \Mux5~6_combout  = (\rdoffset[0]~input_o  & (((\Mux5~3_combout ) # (\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & (\Mux5~5_combout  & ((!\rdoffset[1]~input_o ))))

	.dataa(\Mux5~5_combout ),
	.datab(\rdoffset[0]~input_o ),
	.datac(\Mux5~3_combout ),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~6 .lut_mask = 16'hCCE2;
defparam \Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y70_N12
cycloneive_lcell_comb \Mux5~7 (
// Equation(s):
// \Mux5~7_combout  = (\rdoffset[3]~input_o  & (((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & ((\rdoffset[2]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b [186]))) # (!\rdoffset[2]~input_o  & 
// (\DPR|altsyncram_component|auto_generated|q_b [154]))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [154]),
	.datab(\rdoffset[3]~input_o ),
	.datac(\rdoffset[2]~input_o ),
	.datad(\DPR|altsyncram_component|auto_generated|q_b [186]),
	.cin(gnd),
	.combout(\Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~7 .lut_mask = 16'hF2C2;
defparam \Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y70_N22
cycloneive_lcell_comb \Mux5~8 (
// Equation(s):
// \Mux5~8_combout  = (\rdoffset[3]~input_o  & ((\Mux5~7_combout  & (\DPR|altsyncram_component|auto_generated|q_b [250])) # (!\Mux5~7_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [218]))))) # (!\rdoffset[3]~input_o  & (((\Mux5~7_combout ))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [250]),
	.datab(\rdoffset[3]~input_o ),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [218]),
	.datad(\Mux5~7_combout ),
	.cin(gnd),
	.combout(\Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~8 .lut_mask = 16'hBBC0;
defparam \Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y70_N8
cycloneive_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (\rdoffset[2]~input_o  & (((\rdoffset[3]~input_o )))) # (!\rdoffset[2]~input_o  & ((\rdoffset[3]~input_o  & (\DPR|altsyncram_component|auto_generated|q_b [210])) # (!\rdoffset[3]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b 
// [146])))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [210]),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [146]),
	.datac(\rdoffset[2]~input_o ),
	.datad(\rdoffset[3]~input_o ),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'hFA0C;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y70_N18
cycloneive_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = (\rdoffset[2]~input_o  & ((\Mux5~0_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [242]))) # (!\Mux5~0_combout  & (\DPR|altsyncram_component|auto_generated|q_b [178])))) # (!\rdoffset[2]~input_o  & (((\Mux5~0_combout ))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [178]),
	.datab(\rdoffset[2]~input_o ),
	.datac(\Mux5~0_combout ),
	.datad(\DPR|altsyncram_component|auto_generated|q_b [242]),
	.cin(gnd),
	.combout(\Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~1 .lut_mask = 16'hF838;
defparam \Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y70_N24
cycloneive_lcell_comb \Mux5~9 (
// Equation(s):
// \Mux5~9_combout  = (\rdoffset[1]~input_o  & ((\Mux5~6_combout  & (\Mux5~8_combout )) # (!\Mux5~6_combout  & ((\Mux5~1_combout ))))) # (!\rdoffset[1]~input_o  & (\Mux5~6_combout ))

	.dataa(\rdoffset[1]~input_o ),
	.datab(\Mux5~6_combout ),
	.datac(\Mux5~8_combout ),
	.datad(\Mux5~1_combout ),
	.cin(gnd),
	.combout(\Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~9 .lut_mask = 16'hE6C4;
defparam \Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y70_N28
cycloneive_lcell_comb \Mux5~20 (
// Equation(s):
// \Mux5~20_combout  = (\rdoffset[4]~input_o  & ((\Mux5~9_combout ))) # (!\rdoffset[4]~input_o  & (\Mux5~19_combout ))

	.dataa(\Mux5~19_combout ),
	.datab(\Mux5~9_combout ),
	.datac(gnd),
	.datad(\rdoffset[4]~input_o ),
	.cin(gnd),
	.combout(\Mux5~20_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~20 .lut_mask = 16'hCCAA;
defparam \Mux5~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N10
cycloneive_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (\rdoffset[3]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b [203]) # ((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & (((!\rdoffset[2]~input_o  & \DPR|altsyncram_component|auto_generated|q_b [139]))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [203]),
	.datab(\rdoffset[3]~input_o ),
	.datac(\rdoffset[2]~input_o ),
	.datad(\DPR|altsyncram_component|auto_generated|q_b [139]),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'hCBC8;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y68_N18
cycloneive_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = (\Mux4~0_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [235]) # ((!\rdoffset[2]~input_o )))) # (!\Mux4~0_combout  & (((\DPR|altsyncram_component|auto_generated|q_b [171] & \rdoffset[2]~input_o ))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [235]),
	.datab(\Mux4~0_combout ),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [171]),
	.datad(\rdoffset[2]~input_o ),
	.cin(gnd),
	.combout(\Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~1 .lut_mask = 16'hB8CC;
defparam \Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y65_N22
cycloneive_lcell_comb \Mux4~4 (
// Equation(s):
// \Mux4~4_combout  = (\rdoffset[3]~input_o  & (((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & ((\rdoffset[2]~input_o  & (\DPR|altsyncram_component|auto_generated|q_b [163])) # (!\rdoffset[2]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b 
// [131])))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [163]),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [131]),
	.datad(\rdoffset[2]~input_o ),
	.cin(gnd),
	.combout(\Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~4 .lut_mask = 16'hEE50;
defparam \Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y65_N0
cycloneive_lcell_comb \Mux4~5 (
// Equation(s):
// \Mux4~5_combout  = (\rdoffset[3]~input_o  & ((\Mux4~4_combout  & (\DPR|altsyncram_component|auto_generated|q_b [227])) # (!\Mux4~4_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [195]))))) # (!\rdoffset[3]~input_o  & (((\Mux4~4_combout ))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [227]),
	.datac(\Mux4~4_combout ),
	.datad(\DPR|altsyncram_component|auto_generated|q_b [195]),
	.cin(gnd),
	.combout(\Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~5 .lut_mask = 16'hDAD0;
defparam \Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y66_N10
cycloneive_lcell_comb \Mux4~2 (
// Equation(s):
// \Mux4~2_combout  = (\rdoffset[3]~input_o  & (((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & ((\rdoffset[2]~input_o  & (\DPR|altsyncram_component|auto_generated|q_b [179])) # (!\rdoffset[2]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b 
// [147])))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [179]),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [147]),
	.datad(\rdoffset[2]~input_o ),
	.cin(gnd),
	.combout(\Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~2 .lut_mask = 16'hEE50;
defparam \Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y66_N28
cycloneive_lcell_comb \Mux4~3 (
// Equation(s):
// \Mux4~3_combout  = (\Mux4~2_combout  & (((\DPR|altsyncram_component|auto_generated|q_b [243]) # (!\rdoffset[3]~input_o )))) # (!\Mux4~2_combout  & (\DPR|altsyncram_component|auto_generated|q_b [211] & (\rdoffset[3]~input_o )))

	.dataa(\Mux4~2_combout ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [211]),
	.datac(\rdoffset[3]~input_o ),
	.datad(\DPR|altsyncram_component|auto_generated|q_b [243]),
	.cin(gnd),
	.combout(\Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~3 .lut_mask = 16'hEA4A;
defparam \Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y65_N18
cycloneive_lcell_comb \Mux4~6 (
// Equation(s):
// \Mux4~6_combout  = (\rdoffset[0]~input_o  & (((\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & ((\rdoffset[1]~input_o  & ((\Mux4~3_combout ))) # (!\rdoffset[1]~input_o  & (\Mux4~5_combout ))))

	.dataa(\rdoffset[0]~input_o ),
	.datab(\Mux4~5_combout ),
	.datac(\Mux4~3_combout ),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~6 .lut_mask = 16'hFA44;
defparam \Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y65_N12
cycloneive_lcell_comb \Mux4~7 (
// Equation(s):
// \Mux4~7_combout  = (\rdoffset[3]~input_o  & (((\DPR|altsyncram_component|auto_generated|q_b [219]) # (\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & (\DPR|altsyncram_component|auto_generated|q_b [155] & ((!\rdoffset[2]~input_o ))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [155]),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [219]),
	.datad(\rdoffset[2]~input_o ),
	.cin(gnd),
	.combout(\Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~7 .lut_mask = 16'hAAE4;
defparam \Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y67_N22
cycloneive_lcell_comb \Mux4~8 (
// Equation(s):
// \Mux4~8_combout  = (\Mux4~7_combout  & (((\DPR|altsyncram_component|auto_generated|q_b [251]) # (!\rdoffset[2]~input_o )))) # (!\Mux4~7_combout  & (\DPR|altsyncram_component|auto_generated|q_b [187] & ((\rdoffset[2]~input_o ))))

	.dataa(\Mux4~7_combout ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [187]),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [251]),
	.datad(\rdoffset[2]~input_o ),
	.cin(gnd),
	.combout(\Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~8 .lut_mask = 16'hE4AA;
defparam \Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y65_N14
cycloneive_lcell_comb \Mux4~9 (
// Equation(s):
// \Mux4~9_combout  = (\Mux4~6_combout  & (((\Mux4~8_combout ) # (!\rdoffset[0]~input_o )))) # (!\Mux4~6_combout  & (\Mux4~1_combout  & ((\rdoffset[0]~input_o ))))

	.dataa(\Mux4~1_combout ),
	.datab(\Mux4~6_combout ),
	.datac(\Mux4~8_combout ),
	.datad(\rdoffset[0]~input_o ),
	.cin(gnd),
	.combout(\Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~9 .lut_mask = 16'hE2CC;
defparam \Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y72_N28
cycloneive_lcell_comb \Mux4~10 (
// Equation(s):
// \Mux4~10_combout  = (\rdoffset[0]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b [43]) # ((\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & (((!\rdoffset[1]~input_o  & \DPR|altsyncram_component|auto_generated|q_b [35]))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [43]),
	.datab(\rdoffset[0]~input_o ),
	.datac(\rdoffset[1]~input_o ),
	.datad(\DPR|altsyncram_component|auto_generated|q_b [35]),
	.cin(gnd),
	.combout(\Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~10 .lut_mask = 16'hCBC8;
defparam \Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y72_N6
cycloneive_lcell_comb \Mux4~11 (
// Equation(s):
// \Mux4~11_combout  = (\rdoffset[1]~input_o  & ((\Mux4~10_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [59]))) # (!\Mux4~10_combout  & (\DPR|altsyncram_component|auto_generated|q_b [51])))) # (!\rdoffset[1]~input_o  & (((\Mux4~10_combout ))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [51]),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [59]),
	.datac(\rdoffset[1]~input_o ),
	.datad(\Mux4~10_combout ),
	.cin(gnd),
	.combout(\Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~11 .lut_mask = 16'hCFA0;
defparam \Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y72_N20
cycloneive_lcell_comb \Mux4~14 (
// Equation(s):
// \Mux4~14_combout  = (\rdoffset[1]~input_o  & (((\DPR|altsyncram_component|auto_generated|q_b [19]) # (\rdoffset[0]~input_o )))) # (!\rdoffset[1]~input_o  & (\DPR|altsyncram_component|auto_generated|q_b [3] & ((!\rdoffset[0]~input_o ))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [3]),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [19]),
	.datac(\rdoffset[1]~input_o ),
	.datad(\rdoffset[0]~input_o ),
	.cin(gnd),
	.combout(\Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~14 .lut_mask = 16'hF0CA;
defparam \Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y72_N30
cycloneive_lcell_comb \Mux4~15 (
// Equation(s):
// \Mux4~15_combout  = (\Mux4~14_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [27]) # ((!\rdoffset[0]~input_o )))) # (!\Mux4~14_combout  & (((\DPR|altsyncram_component|auto_generated|q_b [11] & \rdoffset[0]~input_o ))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [27]),
	.datab(\Mux4~14_combout ),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [11]),
	.datad(\rdoffset[0]~input_o ),
	.cin(gnd),
	.combout(\Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~15 .lut_mask = 16'hB8CC;
defparam \Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y72_N8
cycloneive_lcell_comb \Mux4~12 (
// Equation(s):
// \Mux4~12_combout  = (\rdoffset[0]~input_o  & (((\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & ((\rdoffset[1]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b [83]))) # (!\rdoffset[1]~input_o  & 
// (\DPR|altsyncram_component|auto_generated|q_b [67]))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [67]),
	.datab(\rdoffset[0]~input_o ),
	.datac(\rdoffset[1]~input_o ),
	.datad(\DPR|altsyncram_component|auto_generated|q_b [83]),
	.cin(gnd),
	.combout(\Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~12 .lut_mask = 16'hF2C2;
defparam \Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y72_N2
cycloneive_lcell_comb \Mux4~13 (
// Equation(s):
// \Mux4~13_combout  = (\Mux4~12_combout  & (((\DPR|altsyncram_component|auto_generated|q_b [91]) # (!\rdoffset[0]~input_o )))) # (!\Mux4~12_combout  & (\DPR|altsyncram_component|auto_generated|q_b [75] & ((\rdoffset[0]~input_o ))))

	.dataa(\Mux4~12_combout ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [75]),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [91]),
	.datad(\rdoffset[0]~input_o ),
	.cin(gnd),
	.combout(\Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~13 .lut_mask = 16'hE4AA;
defparam \Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y72_N16
cycloneive_lcell_comb \Mux4~16 (
// Equation(s):
// \Mux4~16_combout  = (\rdoffset[3]~input_o  & (((\Mux4~13_combout ) # (\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & (\Mux4~15_combout  & ((!\rdoffset[2]~input_o ))))

	.dataa(\Mux4~15_combout ),
	.datab(\Mux4~13_combout ),
	.datac(\rdoffset[3]~input_o ),
	.datad(\rdoffset[2]~input_o ),
	.cin(gnd),
	.combout(\Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~16 .lut_mask = 16'hF0CA;
defparam \Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y72_N18
cycloneive_lcell_comb \Mux4~17 (
// Equation(s):
// \Mux4~17_combout  = (\rdoffset[1]~input_o  & (((\rdoffset[0]~input_o )))) # (!\rdoffset[1]~input_o  & ((\rdoffset[0]~input_o  & (\DPR|altsyncram_component|auto_generated|q_b [107])) # (!\rdoffset[0]~input_o  & 
// ((\DPR|altsyncram_component|auto_generated|q_b [99])))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [107]),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [99]),
	.datac(\rdoffset[1]~input_o ),
	.datad(\rdoffset[0]~input_o ),
	.cin(gnd),
	.combout(\Mux4~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~17 .lut_mask = 16'hFA0C;
defparam \Mux4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y72_N4
cycloneive_lcell_comb \Mux4~18 (
// Equation(s):
// \Mux4~18_combout  = (\Mux4~17_combout  & (((\DPR|altsyncram_component|auto_generated|q_b [123]) # (!\rdoffset[1]~input_o )))) # (!\Mux4~17_combout  & (\DPR|altsyncram_component|auto_generated|q_b [115] & (\rdoffset[1]~input_o )))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [115]),
	.datab(\Mux4~17_combout ),
	.datac(\rdoffset[1]~input_o ),
	.datad(\DPR|altsyncram_component|auto_generated|q_b [123]),
	.cin(gnd),
	.combout(\Mux4~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~18 .lut_mask = 16'hEC2C;
defparam \Mux4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y72_N22
cycloneive_lcell_comb \Mux4~19 (
// Equation(s):
// \Mux4~19_combout  = (\Mux4~16_combout  & (((\Mux4~18_combout ) # (!\rdoffset[2]~input_o )))) # (!\Mux4~16_combout  & (\Mux4~11_combout  & ((\rdoffset[2]~input_o ))))

	.dataa(\Mux4~11_combout ),
	.datab(\Mux4~16_combout ),
	.datac(\Mux4~18_combout ),
	.datad(\rdoffset[2]~input_o ),
	.cin(gnd),
	.combout(\Mux4~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~19 .lut_mask = 16'hE2CC;
defparam \Mux4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y72_N0
cycloneive_lcell_comb \Mux4~20 (
// Equation(s):
// \Mux4~20_combout  = (\rdoffset[4]~input_o  & (\Mux4~9_combout )) # (!\rdoffset[4]~input_o  & ((\Mux4~19_combout )))

	.dataa(\Mux4~9_combout ),
	.datab(\rdoffset[4]~input_o ),
	.datac(\Mux4~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux4~20_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~20 .lut_mask = 16'hB8B8;
defparam \Mux4~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N20
cycloneive_lcell_comb \Mux3~2 (
// Equation(s):
// \Mux3~2_combout  = (\rdoffset[3]~input_o  & (((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & ((\rdoffset[2]~input_o  & (\DPR|altsyncram_component|auto_generated|q_b [172])) # (!\rdoffset[2]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b 
// [140])))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [172]),
	.datac(\rdoffset[2]~input_o ),
	.datad(\DPR|altsyncram_component|auto_generated|q_b [140]),
	.cin(gnd),
	.combout(\Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~2 .lut_mask = 16'hE5E0;
defparam \Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N6
cycloneive_lcell_comb \Mux3~3 (
// Equation(s):
// \Mux3~3_combout  = (\rdoffset[3]~input_o  & ((\Mux3~2_combout  & (\DPR|altsyncram_component|auto_generated|q_b [236])) # (!\Mux3~2_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [204]))))) # (!\rdoffset[3]~input_o  & (((\Mux3~2_combout ))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [236]),
	.datab(\rdoffset[3]~input_o ),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [204]),
	.datad(\Mux3~2_combout ),
	.cin(gnd),
	.combout(\Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~3 .lut_mask = 16'hBBC0;
defparam \Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N0
cycloneive_lcell_comb \Mux3~4 (
// Equation(s):
// \Mux3~4_combout  = (\rdoffset[2]~input_o  & (\rdoffset[3]~input_o )) # (!\rdoffset[2]~input_o  & ((\rdoffset[3]~input_o  & (\DPR|altsyncram_component|auto_generated|q_b [196])) # (!\rdoffset[3]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b 
// [132])))))

	.dataa(\rdoffset[2]~input_o ),
	.datab(\rdoffset[3]~input_o ),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [196]),
	.datad(\DPR|altsyncram_component|auto_generated|q_b [132]),
	.cin(gnd),
	.combout(\Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~4 .lut_mask = 16'hD9C8;
defparam \Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N18
cycloneive_lcell_comb \Mux3~5 (
// Equation(s):
// \Mux3~5_combout  = (\rdoffset[2]~input_o  & ((\Mux3~4_combout  & (\DPR|altsyncram_component|auto_generated|q_b [228])) # (!\Mux3~4_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [164]))))) # (!\rdoffset[2]~input_o  & (((\Mux3~4_combout ))))

	.dataa(\rdoffset[2]~input_o ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [228]),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [164]),
	.datad(\Mux3~4_combout ),
	.cin(gnd),
	.combout(\Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~5 .lut_mask = 16'hDDA0;
defparam \Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N8
cycloneive_lcell_comb \Mux3~6 (
// Equation(s):
// \Mux3~6_combout  = (\rdoffset[0]~input_o  & ((\Mux3~3_combout ) # ((\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & (((!\rdoffset[1]~input_o  & \Mux3~5_combout ))))

	.dataa(\Mux3~3_combout ),
	.datab(\rdoffset[0]~input_o ),
	.datac(\rdoffset[1]~input_o ),
	.datad(\Mux3~5_combout ),
	.cin(gnd),
	.combout(\Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~6 .lut_mask = 16'hCBC8;
defparam \Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N4
cycloneive_lcell_comb \Mux3~7 (
// Equation(s):
// \Mux3~7_combout  = (\rdoffset[3]~input_o  & (((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & ((\rdoffset[2]~input_o  & (\DPR|altsyncram_component|auto_generated|q_b [188])) # (!\rdoffset[2]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b 
// [156])))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [188]),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [156]),
	.datac(\rdoffset[3]~input_o ),
	.datad(\rdoffset[2]~input_o ),
	.cin(gnd),
	.combout(\Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~7 .lut_mask = 16'hFA0C;
defparam \Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y67_N18
cycloneive_lcell_comb \Mux3~8 (
// Equation(s):
// \Mux3~8_combout  = (\Mux3~7_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [252]) # ((!\rdoffset[3]~input_o )))) # (!\Mux3~7_combout  & (((\DPR|altsyncram_component|auto_generated|q_b [220] & \rdoffset[3]~input_o ))))

	.dataa(\Mux3~7_combout ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [252]),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [220]),
	.datad(\rdoffset[3]~input_o ),
	.cin(gnd),
	.combout(\Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~8 .lut_mask = 16'hD8AA;
defparam \Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y66_N22
cycloneive_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (\rdoffset[3]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b [212]) # ((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & (((\DPR|altsyncram_component|auto_generated|q_b [148] & !\rdoffset[2]~input_o ))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [212]),
	.datab(\rdoffset[3]~input_o ),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [148]),
	.datad(\rdoffset[2]~input_o ),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'hCCB8;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y66_N16
cycloneive_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = (\Mux3~0_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [244]) # ((!\rdoffset[2]~input_o )))) # (!\Mux3~0_combout  & (((\DPR|altsyncram_component|auto_generated|q_b [180] & \rdoffset[2]~input_o ))))

	.dataa(\Mux3~0_combout ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [244]),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [180]),
	.datad(\rdoffset[2]~input_o ),
	.cin(gnd),
	.combout(\Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~1 .lut_mask = 16'hD8AA;
defparam \Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y65_N16
cycloneive_lcell_comb \Mux3~9 (
// Equation(s):
// \Mux3~9_combout  = (\Mux3~6_combout  & ((\Mux3~8_combout ) # ((!\rdoffset[1]~input_o )))) # (!\Mux3~6_combout  & (((\Mux3~1_combout  & \rdoffset[1]~input_o ))))

	.dataa(\Mux3~6_combout ),
	.datab(\Mux3~8_combout ),
	.datac(\Mux3~1_combout ),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~9 .lut_mask = 16'hD8AA;
defparam \Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N2
cycloneive_lcell_comb \Mux3~12 (
// Equation(s):
// \Mux3~12_combout  = (\rdoffset[0]~input_o  & (((\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & ((\rdoffset[1]~input_o  & (\DPR|altsyncram_component|auto_generated|q_b [52])) # (!\rdoffset[1]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b 
// [36])))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [52]),
	.datab(\rdoffset[0]~input_o ),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [36]),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~12 .lut_mask = 16'hEE30;
defparam \Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N12
cycloneive_lcell_comb \Mux3~13 (
// Equation(s):
// \Mux3~13_combout  = (\Mux3~12_combout  & (((\DPR|altsyncram_component|auto_generated|q_b [60]) # (!\rdoffset[0]~input_o )))) # (!\Mux3~12_combout  & (\DPR|altsyncram_component|auto_generated|q_b [44] & (\rdoffset[0]~input_o )))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [44]),
	.datab(\Mux3~12_combout ),
	.datac(\rdoffset[0]~input_o ),
	.datad(\DPR|altsyncram_component|auto_generated|q_b [60]),
	.cin(gnd),
	.combout(\Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~13 .lut_mask = 16'hEC2C;
defparam \Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N22
cycloneive_lcell_comb \Mux3~14 (
// Equation(s):
// \Mux3~14_combout  = (\rdoffset[0]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b [12]) # ((\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & (((!\rdoffset[1]~input_o  & \DPR|altsyncram_component|auto_generated|q_b [4]))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [12]),
	.datab(\rdoffset[0]~input_o ),
	.datac(\rdoffset[1]~input_o ),
	.datad(\DPR|altsyncram_component|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~14 .lut_mask = 16'hCBC8;
defparam \Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N24
cycloneive_lcell_comb \Mux3~15 (
// Equation(s):
// \Mux3~15_combout  = (\Mux3~14_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [28]) # ((!\rdoffset[1]~input_o )))) # (!\Mux3~14_combout  & (((\DPR|altsyncram_component|auto_generated|q_b [20] & \rdoffset[1]~input_o ))))

	.dataa(\Mux3~14_combout ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [28]),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [20]),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~15 .lut_mask = 16'hD8AA;
defparam \Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N26
cycloneive_lcell_comb \Mux3~16 (
// Equation(s):
// \Mux3~16_combout  = (\rdoffset[3]~input_o  & (((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & ((\rdoffset[2]~input_o  & (\Mux3~13_combout )) # (!\rdoffset[2]~input_o  & ((\Mux3~15_combout )))))

	.dataa(\Mux3~13_combout ),
	.datab(\rdoffset[3]~input_o ),
	.datac(\rdoffset[2]~input_o ),
	.datad(\Mux3~15_combout ),
	.cin(gnd),
	.combout(\Mux3~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~16 .lut_mask = 16'hE3E0;
defparam \Mux3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N4
cycloneive_lcell_comb \Mux3~17 (
// Equation(s):
// \Mux3~17_combout  = (\rdoffset[0]~input_o  & (((\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & ((\rdoffset[1]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b [116]))) # (!\rdoffset[1]~input_o  & 
// (\DPR|altsyncram_component|auto_generated|q_b [100]))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [100]),
	.datab(\rdoffset[0]~input_o ),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [116]),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux3~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~17 .lut_mask = 16'hFC22;
defparam \Mux3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N30
cycloneive_lcell_comb \Mux3~18 (
// Equation(s):
// \Mux3~18_combout  = (\Mux3~17_combout  & (((\DPR|altsyncram_component|auto_generated|q_b [124]) # (!\rdoffset[0]~input_o )))) # (!\Mux3~17_combout  & (\DPR|altsyncram_component|auto_generated|q_b [108] & (\rdoffset[0]~input_o )))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [108]),
	.datab(\Mux3~17_combout ),
	.datac(\rdoffset[0]~input_o ),
	.datad(\DPR|altsyncram_component|auto_generated|q_b [124]),
	.cin(gnd),
	.combout(\Mux3~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~18 .lut_mask = 16'hEC2C;
defparam \Mux3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N20
cycloneive_lcell_comb \Mux3~10 (
// Equation(s):
// \Mux3~10_combout  = (\rdoffset[1]~input_o  & (((\rdoffset[0]~input_o )))) # (!\rdoffset[1]~input_o  & ((\rdoffset[0]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b [76]))) # (!\rdoffset[0]~input_o  & 
// (\DPR|altsyncram_component|auto_generated|q_b [68]))))

	.dataa(\rdoffset[1]~input_o ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [68]),
	.datac(\rdoffset[0]~input_o ),
	.datad(\DPR|altsyncram_component|auto_generated|q_b [76]),
	.cin(gnd),
	.combout(\Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~10 .lut_mask = 16'hF4A4;
defparam \Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N30
cycloneive_lcell_comb \Mux3~11 (
// Equation(s):
// \Mux3~11_combout  = (\rdoffset[1]~input_o  & ((\Mux3~10_combout  & (\DPR|altsyncram_component|auto_generated|q_b [92])) # (!\Mux3~10_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [84]))))) # (!\rdoffset[1]~input_o  & (((\Mux3~10_combout ))))

	.dataa(\rdoffset[1]~input_o ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [92]),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [84]),
	.datad(\Mux3~10_combout ),
	.cin(gnd),
	.combout(\Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~11 .lut_mask = 16'hDDA0;
defparam \Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N16
cycloneive_lcell_comb \Mux3~19 (
// Equation(s):
// \Mux3~19_combout  = (\Mux3~16_combout  & (((\Mux3~18_combout )) # (!\rdoffset[3]~input_o ))) # (!\Mux3~16_combout  & (\rdoffset[3]~input_o  & ((\Mux3~11_combout ))))

	.dataa(\Mux3~16_combout ),
	.datab(\rdoffset[3]~input_o ),
	.datac(\Mux3~18_combout ),
	.datad(\Mux3~11_combout ),
	.cin(gnd),
	.combout(\Mux3~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~19 .lut_mask = 16'hE6A2;
defparam \Mux3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y65_N2
cycloneive_lcell_comb \Mux3~20 (
// Equation(s):
// \Mux3~20_combout  = (\rdoffset[4]~input_o  & (\Mux3~9_combout )) # (!\rdoffset[4]~input_o  & ((\Mux3~19_combout )))

	.dataa(\rdoffset[4]~input_o ),
	.datab(\Mux3~9_combout ),
	.datac(\Mux3~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux3~20_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~20 .lut_mask = 16'hD8D8;
defparam \Mux3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N26
cycloneive_lcell_comb \Mux2~4 (
// Equation(s):
// \Mux2~4_combout  = (\rdoffset[3]~input_o  & (((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & ((\rdoffset[2]~input_o  & (\DPR|altsyncram_component|auto_generated|q_b [165])) # (!\rdoffset[2]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b 
// [133])))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [165]),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [133]),
	.datac(\rdoffset[3]~input_o ),
	.datad(\rdoffset[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~4 .lut_mask = 16'hFA0C;
defparam \Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N12
cycloneive_lcell_comb \Mux2~5 (
// Equation(s):
// \Mux2~5_combout  = (\rdoffset[3]~input_o  & ((\Mux2~4_combout  & (\DPR|altsyncram_component|auto_generated|q_b [229])) # (!\Mux2~4_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [197]))))) # (!\rdoffset[3]~input_o  & (((\Mux2~4_combout ))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [229]),
	.datab(\rdoffset[3]~input_o ),
	.datac(\Mux2~4_combout ),
	.datad(\DPR|altsyncram_component|auto_generated|q_b [197]),
	.cin(gnd),
	.combout(\Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~5 .lut_mask = 16'hBCB0;
defparam \Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N6
cycloneive_lcell_comb \Mux2~2 (
// Equation(s):
// \Mux2~2_combout  = (\rdoffset[3]~input_o  & (((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & ((\rdoffset[2]~input_o  & (\DPR|altsyncram_component|auto_generated|q_b [181])) # (!\rdoffset[2]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b 
// [149])))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [181]),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [149]),
	.datac(\rdoffset[3]~input_o ),
	.datad(\rdoffset[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~2 .lut_mask = 16'hFA0C;
defparam \Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N24
cycloneive_lcell_comb \Mux2~3 (
// Equation(s):
// \Mux2~3_combout  = (\Mux2~2_combout  & (((\DPR|altsyncram_component|auto_generated|q_b [245])) # (!\rdoffset[3]~input_o ))) # (!\Mux2~2_combout  & (\rdoffset[3]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b [213]))))

	.dataa(\Mux2~2_combout ),
	.datab(\rdoffset[3]~input_o ),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [245]),
	.datad(\DPR|altsyncram_component|auto_generated|q_b [213]),
	.cin(gnd),
	.combout(\Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~3 .lut_mask = 16'hE6A2;
defparam \Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N22
cycloneive_lcell_comb \Mux2~6 (
// Equation(s):
// \Mux2~6_combout  = (\rdoffset[0]~input_o  & (((\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & ((\rdoffset[1]~input_o  & ((\Mux2~3_combout ))) # (!\rdoffset[1]~input_o  & (\Mux2~5_combout ))))

	.dataa(\Mux2~5_combout ),
	.datab(\Mux2~3_combout ),
	.datac(\rdoffset[0]~input_o ),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~6 .lut_mask = 16'hFC0A;
defparam \Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y67_N12
cycloneive_lcell_comb \Mux2~7 (
// Equation(s):
// \Mux2~7_combout  = (\rdoffset[3]~input_o  & (((\rdoffset[2]~input_o ) # (\DPR|altsyncram_component|auto_generated|q_b [221])))) # (!\rdoffset[3]~input_o  & (\DPR|altsyncram_component|auto_generated|q_b [157] & (!\rdoffset[2]~input_o )))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [157]),
	.datab(\rdoffset[3]~input_o ),
	.datac(\rdoffset[2]~input_o ),
	.datad(\DPR|altsyncram_component|auto_generated|q_b [221]),
	.cin(gnd),
	.combout(\Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~7 .lut_mask = 16'hCEC2;
defparam \Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N8
cycloneive_lcell_comb \Mux2~8 (
// Equation(s):
// \Mux2~8_combout  = (\Mux2~7_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [253]) # ((!\rdoffset[2]~input_o )))) # (!\Mux2~7_combout  & (((\DPR|altsyncram_component|auto_generated|q_b [189] & \rdoffset[2]~input_o ))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [253]),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [189]),
	.datac(\Mux2~7_combout ),
	.datad(\rdoffset[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~8 .lut_mask = 16'hACF0;
defparam \Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N18
cycloneive_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (\rdoffset[3]~input_o  & (((\rdoffset[2]~input_o ) # (\DPR|altsyncram_component|auto_generated|q_b [205])))) # (!\rdoffset[3]~input_o  & (\DPR|altsyncram_component|auto_generated|q_b [141] & (!\rdoffset[2]~input_o )))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [141]),
	.datab(\rdoffset[3]~input_o ),
	.datac(\rdoffset[2]~input_o ),
	.datad(\DPR|altsyncram_component|auto_generated|q_b [205]),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'hCEC2;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N28
cycloneive_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = (\rdoffset[2]~input_o  & ((\Mux2~0_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [237]))) # (!\Mux2~0_combout  & (\DPR|altsyncram_component|auto_generated|q_b [173])))) # (!\rdoffset[2]~input_o  & (((\Mux2~0_combout ))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [173]),
	.datab(\rdoffset[2]~input_o ),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [237]),
	.datad(\Mux2~0_combout ),
	.cin(gnd),
	.combout(\Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~1 .lut_mask = 16'hF388;
defparam \Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N10
cycloneive_lcell_comb \Mux2~9 (
// Equation(s):
// \Mux2~9_combout  = (\Mux2~6_combout  & ((\Mux2~8_combout ) # ((!\rdoffset[0]~input_o )))) # (!\Mux2~6_combout  & (((\rdoffset[0]~input_o  & \Mux2~1_combout ))))

	.dataa(\Mux2~6_combout ),
	.datab(\Mux2~8_combout ),
	.datac(\rdoffset[0]~input_o ),
	.datad(\Mux2~1_combout ),
	.cin(gnd),
	.combout(\Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~9 .lut_mask = 16'hDA8A;
defparam \Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N0
cycloneive_lcell_comb \Mux2~10 (
// Equation(s):
// \Mux2~10_combout  = (\rdoffset[0]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b [45]) # ((\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & (((\DPR|altsyncram_component|auto_generated|q_b [37] & !\rdoffset[1]~input_o ))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [45]),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [37]),
	.datac(\rdoffset[0]~input_o ),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~10 .lut_mask = 16'hF0AC;
defparam \Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y70_N30
cycloneive_lcell_comb \Mux2~11 (
// Equation(s):
// \Mux2~11_combout  = (\Mux2~10_combout  & (((\DPR|altsyncram_component|auto_generated|q_b [61]) # (!\rdoffset[1]~input_o )))) # (!\Mux2~10_combout  & (\DPR|altsyncram_component|auto_generated|q_b [53] & ((\rdoffset[1]~input_o ))))

	.dataa(\Mux2~10_combout ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [53]),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [61]),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~11 .lut_mask = 16'hE4AA;
defparam \Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y71_N12
cycloneive_lcell_comb \Mux2~17 (
// Equation(s):
// \Mux2~17_combout  = (\rdoffset[0]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b [109]) # ((\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & (((\DPR|altsyncram_component|auto_generated|q_b [101] & !\rdoffset[1]~input_o ))))

	.dataa(\rdoffset[0]~input_o ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [109]),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [101]),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~17 .lut_mask = 16'hAAD8;
defparam \Mux2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y71_N14
cycloneive_lcell_comb \Mux2~18 (
// Equation(s):
// \Mux2~18_combout  = (\Mux2~17_combout  & (((\DPR|altsyncram_component|auto_generated|q_b [125]) # (!\rdoffset[1]~input_o )))) # (!\Mux2~17_combout  & (\DPR|altsyncram_component|auto_generated|q_b [117] & ((\rdoffset[1]~input_o ))))

	.dataa(\Mux2~17_combout ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [117]),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [125]),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~18 .lut_mask = 16'hE4AA;
defparam \Mux2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N18
cycloneive_lcell_comb \Mux2~12 (
// Equation(s):
// \Mux2~12_combout  = (\rdoffset[0]~input_o  & (((\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & ((\rdoffset[1]~input_o  & (\DPR|altsyncram_component|auto_generated|q_b [85])) # (!\rdoffset[1]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b 
// [69])))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [85]),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [69]),
	.datac(\rdoffset[0]~input_o ),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~12 .lut_mask = 16'hFA0C;
defparam \Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N12
cycloneive_lcell_comb \Mux2~13 (
// Equation(s):
// \Mux2~13_combout  = (\rdoffset[0]~input_o  & ((\Mux2~12_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [93]))) # (!\Mux2~12_combout  & (\DPR|altsyncram_component|auto_generated|q_b [77])))) # (!\rdoffset[0]~input_o  & (((\Mux2~12_combout ))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [77]),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [93]),
	.datac(\rdoffset[0]~input_o ),
	.datad(\Mux2~12_combout ),
	.cin(gnd),
	.combout(\Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~13 .lut_mask = 16'hCFA0;
defparam \Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N22
cycloneive_lcell_comb \Mux2~14 (
// Equation(s):
// \Mux2~14_combout  = (\rdoffset[0]~input_o  & (((\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & ((\rdoffset[1]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b [21]))) # (!\rdoffset[1]~input_o  & 
// (\DPR|altsyncram_component|auto_generated|q_b [5]))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [5]),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [21]),
	.datac(\rdoffset[0]~input_o ),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~14 .lut_mask = 16'hFC0A;
defparam \Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N16
cycloneive_lcell_comb \Mux2~15 (
// Equation(s):
// \Mux2~15_combout  = (\Mux2~14_combout  & (((\DPR|altsyncram_component|auto_generated|q_b [29]) # (!\rdoffset[0]~input_o )))) # (!\Mux2~14_combout  & (\DPR|altsyncram_component|auto_generated|q_b [13] & (\rdoffset[0]~input_o )))

	.dataa(\Mux2~14_combout ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [13]),
	.datac(\rdoffset[0]~input_o ),
	.datad(\DPR|altsyncram_component|auto_generated|q_b [29]),
	.cin(gnd),
	.combout(\Mux2~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~15 .lut_mask = 16'hEA4A;
defparam \Mux2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N2
cycloneive_lcell_comb \Mux2~16 (
// Equation(s):
// \Mux2~16_combout  = (\rdoffset[3]~input_o  & ((\Mux2~13_combout ) # ((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & (((!\rdoffset[2]~input_o  & \Mux2~15_combout ))))

	.dataa(\Mux2~13_combout ),
	.datab(\rdoffset[3]~input_o ),
	.datac(\rdoffset[2]~input_o ),
	.datad(\Mux2~15_combout ),
	.cin(gnd),
	.combout(\Mux2~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~16 .lut_mask = 16'hCBC8;
defparam \Mux2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N4
cycloneive_lcell_comb \Mux2~19 (
// Equation(s):
// \Mux2~19_combout  = (\rdoffset[2]~input_o  & ((\Mux2~16_combout  & ((\Mux2~18_combout ))) # (!\Mux2~16_combout  & (\Mux2~11_combout )))) # (!\rdoffset[2]~input_o  & (((\Mux2~16_combout ))))

	.dataa(\Mux2~11_combout ),
	.datab(\Mux2~18_combout ),
	.datac(\rdoffset[2]~input_o ),
	.datad(\Mux2~16_combout ),
	.cin(gnd),
	.combout(\Mux2~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~19 .lut_mask = 16'hCFA0;
defparam \Mux2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N20
cycloneive_lcell_comb \Mux2~20 (
// Equation(s):
// \Mux2~20_combout  = (\rdoffset[4]~input_o  & (\Mux2~9_combout )) # (!\rdoffset[4]~input_o  & ((\Mux2~19_combout )))

	.dataa(\Mux2~9_combout ),
	.datab(\Mux2~19_combout ),
	.datac(\rdoffset[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux2~20_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~20 .lut_mask = 16'hACAC;
defparam \Mux2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y71_N8
cycloneive_lcell_comb \Mux1~17 (
// Equation(s):
// \Mux1~17_combout  = (\rdoffset[0]~input_o  & (((\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & ((\rdoffset[1]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b [118]))) # (!\rdoffset[1]~input_o  & 
// (\DPR|altsyncram_component|auto_generated|q_b [102]))))

	.dataa(\rdoffset[0]~input_o ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [102]),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [118]),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux1~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~17 .lut_mask = 16'hFA44;
defparam \Mux1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y68_N16
cycloneive_lcell_comb \Mux1~18 (
// Equation(s):
// \Mux1~18_combout  = (\Mux1~17_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [126]) # ((!\rdoffset[0]~input_o )))) # (!\Mux1~17_combout  & (((\DPR|altsyncram_component|auto_generated|q_b [110] & \rdoffset[0]~input_o ))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [126]),
	.datab(\Mux1~17_combout ),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [110]),
	.datad(\rdoffset[0]~input_o ),
	.cin(gnd),
	.combout(\Mux1~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~18 .lut_mask = 16'hB8CC;
defparam \Mux1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y68_N20
cycloneive_lcell_comb \Mux1~10 (
// Equation(s):
// \Mux1~10_combout  = (\rdoffset[0]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b [78]) # ((\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & (((\DPR|altsyncram_component|auto_generated|q_b [70] & !\rdoffset[1]~input_o ))))

	.dataa(\rdoffset[0]~input_o ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [78]),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [70]),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~10 .lut_mask = 16'hAAD8;
defparam \Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y68_N14
cycloneive_lcell_comb \Mux1~11 (
// Equation(s):
// \Mux1~11_combout  = (\Mux1~10_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [94]) # ((!\rdoffset[1]~input_o )))) # (!\Mux1~10_combout  & (((\DPR|altsyncram_component|auto_generated|q_b [86] & \rdoffset[1]~input_o ))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [94]),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [86]),
	.datac(\Mux1~10_combout ),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~11 .lut_mask = 16'hACF0;
defparam \Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y72_N26
cycloneive_lcell_comb \Mux1~14 (
// Equation(s):
// \Mux1~14_combout  = (\rdoffset[1]~input_o  & (((\rdoffset[0]~input_o )))) # (!\rdoffset[1]~input_o  & ((\rdoffset[0]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b [14]))) # (!\rdoffset[0]~input_o  & 
// (\DPR|altsyncram_component|auto_generated|q_b [6]))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [6]),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [14]),
	.datac(\rdoffset[1]~input_o ),
	.datad(\rdoffset[0]~input_o ),
	.cin(gnd),
	.combout(\Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~14 .lut_mask = 16'hFC0A;
defparam \Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y72_N12
cycloneive_lcell_comb \Mux1~15 (
// Equation(s):
// \Mux1~15_combout  = (\Mux1~14_combout  & (((\DPR|altsyncram_component|auto_generated|q_b [30]) # (!\rdoffset[1]~input_o )))) # (!\Mux1~14_combout  & (\DPR|altsyncram_component|auto_generated|q_b [22] & (\rdoffset[1]~input_o )))

	.dataa(\Mux1~14_combout ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [22]),
	.datac(\rdoffset[1]~input_o ),
	.datad(\DPR|altsyncram_component|auto_generated|q_b [30]),
	.cin(gnd),
	.combout(\Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~15 .lut_mask = 16'hEA4A;
defparam \Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y70_N16
cycloneive_lcell_comb \Mux1~12 (
// Equation(s):
// \Mux1~12_combout  = (\rdoffset[0]~input_o  & (((\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & ((\rdoffset[1]~input_o  & (\DPR|altsyncram_component|auto_generated|q_b [54])) # (!\rdoffset[1]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b 
// [38])))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [54]),
	.datab(\rdoffset[0]~input_o ),
	.datac(\rdoffset[1]~input_o ),
	.datad(\DPR|altsyncram_component|auto_generated|q_b [38]),
	.cin(gnd),
	.combout(\Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~12 .lut_mask = 16'hE3E0;
defparam \Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y70_N6
cycloneive_lcell_comb \Mux1~13 (
// Equation(s):
// \Mux1~13_combout  = (\rdoffset[0]~input_o  & ((\Mux1~12_combout  & (\DPR|altsyncram_component|auto_generated|q_b [62])) # (!\Mux1~12_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [46]))))) # (!\rdoffset[0]~input_o  & (((\Mux1~12_combout ))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [62]),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [46]),
	.datac(\rdoffset[0]~input_o ),
	.datad(\Mux1~12_combout ),
	.cin(gnd),
	.combout(\Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~13 .lut_mask = 16'hAFC0;
defparam \Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y72_N14
cycloneive_lcell_comb \Mux1~16 (
// Equation(s):
// \Mux1~16_combout  = (\rdoffset[2]~input_o  & (((\rdoffset[3]~input_o ) # (\Mux1~13_combout )))) # (!\rdoffset[2]~input_o  & (\Mux1~15_combout  & (!\rdoffset[3]~input_o )))

	.dataa(\Mux1~15_combout ),
	.datab(\rdoffset[2]~input_o ),
	.datac(\rdoffset[3]~input_o ),
	.datad(\Mux1~13_combout ),
	.cin(gnd),
	.combout(\Mux1~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~16 .lut_mask = 16'hCEC2;
defparam \Mux1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y68_N26
cycloneive_lcell_comb \Mux1~19 (
// Equation(s):
// \Mux1~19_combout  = (\rdoffset[3]~input_o  & ((\Mux1~16_combout  & (\Mux1~18_combout )) # (!\Mux1~16_combout  & ((\Mux1~11_combout ))))) # (!\rdoffset[3]~input_o  & (((\Mux1~16_combout ))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\Mux1~18_combout ),
	.datac(\Mux1~11_combout ),
	.datad(\Mux1~16_combout ),
	.cin(gnd),
	.combout(\Mux1~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~19 .lut_mask = 16'hDDA0;
defparam \Mux1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y68_N4
cycloneive_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (\rdoffset[3]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b [214]) # ((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & (((\DPR|altsyncram_component|auto_generated|q_b [150] & !\rdoffset[2]~input_o ))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [214]),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [150]),
	.datad(\rdoffset[2]~input_o ),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'hAAD8;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y68_N6
cycloneive_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = (\Mux1~0_combout  & (((\DPR|altsyncram_component|auto_generated|q_b [246]) # (!\rdoffset[2]~input_o )))) # (!\Mux1~0_combout  & (\DPR|altsyncram_component|auto_generated|q_b [182] & ((\rdoffset[2]~input_o ))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [182]),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [246]),
	.datac(\Mux1~0_combout ),
	.datad(\rdoffset[2]~input_o ),
	.cin(gnd),
	.combout(\Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~1 .lut_mask = 16'hCAF0;
defparam \Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y67_N0
cycloneive_lcell_comb \Mux1~7 (
// Equation(s):
// \Mux1~7_combout  = (\rdoffset[3]~input_o  & (((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & ((\rdoffset[2]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b [190]))) # (!\rdoffset[2]~input_o  & 
// (\DPR|altsyncram_component|auto_generated|q_b [158]))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [158]),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [190]),
	.datad(\rdoffset[2]~input_o ),
	.cin(gnd),
	.combout(\Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~7 .lut_mask = 16'hFA44;
defparam \Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y68_N0
cycloneive_lcell_comb \Mux1~8 (
// Equation(s):
// \Mux1~8_combout  = (\Mux1~7_combout  & (((\DPR|altsyncram_component|auto_generated|q_b [254]) # (!\rdoffset[3]~input_o )))) # (!\Mux1~7_combout  & (\DPR|altsyncram_component|auto_generated|q_b [222] & ((\rdoffset[3]~input_o ))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [222]),
	.datab(\Mux1~7_combout ),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [254]),
	.datad(\rdoffset[3]~input_o ),
	.cin(gnd),
	.combout(\Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~8 .lut_mask = 16'hE2CC;
defparam \Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y65_N20
cycloneive_lcell_comb \Mux1~4 (
// Equation(s):
// \Mux1~4_combout  = (\rdoffset[3]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b [198]) # ((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & (((\DPR|altsyncram_component|auto_generated|q_b [134] & !\rdoffset[2]~input_o ))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [198]),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [134]),
	.datad(\rdoffset[2]~input_o ),
	.cin(gnd),
	.combout(\Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~4 .lut_mask = 16'hAAD8;
defparam \Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y68_N28
cycloneive_lcell_comb \Mux1~5 (
// Equation(s):
// \Mux1~5_combout  = (\Mux1~4_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [230]) # ((!\rdoffset[2]~input_o )))) # (!\Mux1~4_combout  & (((\DPR|altsyncram_component|auto_generated|q_b [166] & \rdoffset[2]~input_o ))))

	.dataa(\Mux1~4_combout ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [230]),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [166]),
	.datad(\rdoffset[2]~input_o ),
	.cin(gnd),
	.combout(\Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~5 .lut_mask = 16'hD8AA;
defparam \Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y68_N8
cycloneive_lcell_comb \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = (\rdoffset[3]~input_o  & (((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & ((\rdoffset[2]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b [174]))) # (!\rdoffset[2]~input_o  & 
// (\DPR|altsyncram_component|auto_generated|q_b [142]))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [142]),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [174]),
	.datad(\rdoffset[2]~input_o ),
	.cin(gnd),
	.combout(\Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~2 .lut_mask = 16'hFA44;
defparam \Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y68_N2
cycloneive_lcell_comb \Mux1~3 (
// Equation(s):
// \Mux1~3_combout  = (\rdoffset[3]~input_o  & ((\Mux1~2_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [238]))) # (!\Mux1~2_combout  & (\DPR|altsyncram_component|auto_generated|q_b [206])))) # (!\rdoffset[3]~input_o  & (\Mux1~2_combout ))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\Mux1~2_combout ),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [206]),
	.datad(\DPR|altsyncram_component|auto_generated|q_b [238]),
	.cin(gnd),
	.combout(\Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~3 .lut_mask = 16'hEC64;
defparam \Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y68_N22
cycloneive_lcell_comb \Mux1~6 (
// Equation(s):
// \Mux1~6_combout  = (\rdoffset[1]~input_o  & (((\rdoffset[0]~input_o )))) # (!\rdoffset[1]~input_o  & ((\rdoffset[0]~input_o  & ((\Mux1~3_combout ))) # (!\rdoffset[0]~input_o  & (\Mux1~5_combout ))))

	.dataa(\rdoffset[1]~input_o ),
	.datab(\Mux1~5_combout ),
	.datac(\Mux1~3_combout ),
	.datad(\rdoffset[0]~input_o ),
	.cin(gnd),
	.combout(\Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~6 .lut_mask = 16'hFA44;
defparam \Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y68_N10
cycloneive_lcell_comb \Mux1~9 (
// Equation(s):
// \Mux1~9_combout  = (\Mux1~6_combout  & (((\Mux1~8_combout ) # (!\rdoffset[1]~input_o )))) # (!\Mux1~6_combout  & (\Mux1~1_combout  & ((\rdoffset[1]~input_o ))))

	.dataa(\Mux1~1_combout ),
	.datab(\Mux1~8_combout ),
	.datac(\Mux1~6_combout ),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~9 .lut_mask = 16'hCAF0;
defparam \Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y68_N12
cycloneive_lcell_comb \Mux1~20 (
// Equation(s):
// \Mux1~20_combout  = (\rdoffset[4]~input_o  & ((\Mux1~9_combout ))) # (!\rdoffset[4]~input_o  & (\Mux1~19_combout ))

	.dataa(\Mux1~19_combout ),
	.datab(gnd),
	.datac(\rdoffset[4]~input_o ),
	.datad(\Mux1~9_combout ),
	.cin(gnd),
	.combout(\Mux1~20_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~20 .lut_mask = 16'hFA0A;
defparam \Mux1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y70_N20
cycloneive_lcell_comb \Mux0~10 (
// Equation(s):
// \Mux0~10_combout  = (\rdoffset[0]~input_o  & (((\DPR|altsyncram_component|auto_generated|q_b [47]) # (\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & (\DPR|altsyncram_component|auto_generated|q_b [39] & ((!\rdoffset[1]~input_o ))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [39]),
	.datab(\rdoffset[0]~input_o ),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [47]),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~10 .lut_mask = 16'hCCE2;
defparam \Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y70_N14
cycloneive_lcell_comb \Mux0~11 (
// Equation(s):
// \Mux0~11_combout  = (\rdoffset[1]~input_o  & ((\Mux0~10_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [63]))) # (!\Mux0~10_combout  & (\DPR|altsyncram_component|auto_generated|q_b [55])))) # (!\rdoffset[1]~input_o  & (((\Mux0~10_combout ))))

	.dataa(\rdoffset[1]~input_o ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [55]),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [63]),
	.datad(\Mux0~10_combout ),
	.cin(gnd),
	.combout(\Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~11 .lut_mask = 16'hF588;
defparam \Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y71_N26
cycloneive_lcell_comb \Mux0~17 (
// Equation(s):
// \Mux0~17_combout  = (\rdoffset[0]~input_o  & ((\rdoffset[1]~input_o ) # ((\DPR|altsyncram_component|auto_generated|q_b [111])))) # (!\rdoffset[0]~input_o  & (!\rdoffset[1]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b [103]))))

	.dataa(\rdoffset[0]~input_o ),
	.datab(\rdoffset[1]~input_o ),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [111]),
	.datad(\DPR|altsyncram_component|auto_generated|q_b [103]),
	.cin(gnd),
	.combout(\Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~17 .lut_mask = 16'hB9A8;
defparam \Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y71_N28
cycloneive_lcell_comb \Mux0~18 (
// Equation(s):
// \Mux0~18_combout  = (\Mux0~17_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [127]) # ((!\rdoffset[1]~input_o )))) # (!\Mux0~17_combout  & (((\DPR|altsyncram_component|auto_generated|q_b [119] & \rdoffset[1]~input_o ))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [127]),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [119]),
	.datac(\Mux0~17_combout ),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~18 .lut_mask = 16'hACF0;
defparam \Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N6
cycloneive_lcell_comb \Mux0~12 (
// Equation(s):
// \Mux0~12_combout  = (\rdoffset[0]~input_o  & (((\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & ((\rdoffset[1]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b [87]))) # (!\rdoffset[1]~input_o  & 
// (\DPR|altsyncram_component|auto_generated|q_b [71]))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [71]),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [87]),
	.datac(\rdoffset[0]~input_o ),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~12 .lut_mask = 16'hFC0A;
defparam \Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y71_N6
cycloneive_lcell_comb \Mux0~13 (
// Equation(s):
// \Mux0~13_combout  = (\rdoffset[0]~input_o  & ((\Mux0~12_combout  & (\DPR|altsyncram_component|auto_generated|q_b [95])) # (!\Mux0~12_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [79]))))) # (!\rdoffset[0]~input_o  & (\Mux0~12_combout ))

	.dataa(\rdoffset[0]~input_o ),
	.datab(\Mux0~12_combout ),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [95]),
	.datad(\DPR|altsyncram_component|auto_generated|q_b [79]),
	.cin(gnd),
	.combout(\Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~13 .lut_mask = 16'hE6C4;
defparam \Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y72_N10
cycloneive_lcell_comb \Mux0~14 (
// Equation(s):
// \Mux0~14_combout  = (\rdoffset[0]~input_o  & (((\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & ((\rdoffset[1]~input_o  & (\DPR|altsyncram_component|auto_generated|q_b [23])) # (!\rdoffset[1]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b 
// [7])))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [23]),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [7]),
	.datac(\rdoffset[0]~input_o ),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~14 .lut_mask = 16'hFA0C;
defparam \Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y72_N12
cycloneive_lcell_comb \Mux0~15 (
// Equation(s):
// \Mux0~15_combout  = (\rdoffset[0]~input_o  & ((\Mux0~14_combout  & (\DPR|altsyncram_component|auto_generated|q_b [31])) # (!\Mux0~14_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [15]))))) # (!\rdoffset[0]~input_o  & (((\Mux0~14_combout ))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [31]),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [15]),
	.datac(\rdoffset[0]~input_o ),
	.datad(\Mux0~14_combout ),
	.cin(gnd),
	.combout(\Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~15 .lut_mask = 16'hAFC0;
defparam \Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y71_N16
cycloneive_lcell_comb \Mux0~16 (
// Equation(s):
// \Mux0~16_combout  = (\rdoffset[3]~input_o  & ((\Mux0~13_combout ) # ((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & (((!\rdoffset[2]~input_o  & \Mux0~15_combout ))))

	.dataa(\Mux0~13_combout ),
	.datab(\rdoffset[3]~input_o ),
	.datac(\rdoffset[2]~input_o ),
	.datad(\Mux0~15_combout ),
	.cin(gnd),
	.combout(\Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~16 .lut_mask = 16'hCBC8;
defparam \Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y71_N22
cycloneive_lcell_comb \Mux0~19 (
// Equation(s):
// \Mux0~19_combout  = (\rdoffset[2]~input_o  & ((\Mux0~16_combout  & ((\Mux0~18_combout ))) # (!\Mux0~16_combout  & (\Mux0~11_combout )))) # (!\rdoffset[2]~input_o  & (((\Mux0~16_combout ))))

	.dataa(\Mux0~11_combout ),
	.datab(\Mux0~18_combout ),
	.datac(\rdoffset[2]~input_o ),
	.datad(\Mux0~16_combout ),
	.cin(gnd),
	.combout(\Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~19 .lut_mask = 16'hCFA0;
defparam \Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y68_N30
cycloneive_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\rdoffset[3]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b [207]) # ((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & (((\DPR|altsyncram_component|auto_generated|q_b [143] & !\rdoffset[2]~input_o ))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [207]),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [143]),
	.datad(\rdoffset[2]~input_o ),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hAAD8;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y71_N30
cycloneive_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\rdoffset[2]~input_o  & ((\Mux0~0_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [239]))) # (!\Mux0~0_combout  & (\DPR|altsyncram_component|auto_generated|q_b [175])))) # (!\rdoffset[2]~input_o  & (((\Mux0~0_combout ))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [175]),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [239]),
	.datac(\rdoffset[2]~input_o ),
	.datad(\Mux0~0_combout ),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'hCFA0;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y71_N0
cycloneive_lcell_comb \Mux0~7 (
// Equation(s):
// \Mux0~7_combout  = (\rdoffset[3]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b [223]) # ((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & (((!\rdoffset[2]~input_o  & \DPR|altsyncram_component|auto_generated|q_b [159]))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [223]),
	.datab(\rdoffset[3]~input_o ),
	.datac(\rdoffset[2]~input_o ),
	.datad(\DPR|altsyncram_component|auto_generated|q_b [159]),
	.cin(gnd),
	.combout(\Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~7 .lut_mask = 16'hCBC8;
defparam \Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y71_N18
cycloneive_lcell_comb \Mux0~8 (
// Equation(s):
// \Mux0~8_combout  = (\Mux0~7_combout  & (((\DPR|altsyncram_component|auto_generated|q_b [255]) # (!\rdoffset[2]~input_o )))) # (!\Mux0~7_combout  & (\DPR|altsyncram_component|auto_generated|q_b [191] & (\rdoffset[2]~input_o )))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [191]),
	.datab(\Mux0~7_combout ),
	.datac(\rdoffset[2]~input_o ),
	.datad(\DPR|altsyncram_component|auto_generated|q_b [255]),
	.cin(gnd),
	.combout(\Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~8 .lut_mask = 16'hEC2C;
defparam \Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N30
cycloneive_lcell_comb \Mux0~4 (
// Equation(s):
// \Mux0~4_combout  = (\rdoffset[3]~input_o  & (((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & ((\rdoffset[2]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b [167]))) # (!\rdoffset[2]~input_o  & 
// (\DPR|altsyncram_component|auto_generated|q_b [135]))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [135]),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [167]),
	.datac(\rdoffset[3]~input_o ),
	.datad(\rdoffset[2]~input_o ),
	.cin(gnd),
	.combout(\Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~4 .lut_mask = 16'hFC0A;
defparam \Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N16
cycloneive_lcell_comb \Mux0~5 (
// Equation(s):
// \Mux0~5_combout  = (\rdoffset[3]~input_o  & ((\Mux0~4_combout  & (\DPR|altsyncram_component|auto_generated|q_b [231])) # (!\Mux0~4_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [199]))))) # (!\rdoffset[3]~input_o  & (((\Mux0~4_combout ))))

	.dataa(\DPR|altsyncram_component|auto_generated|q_b [231]),
	.datab(\rdoffset[3]~input_o ),
	.datac(\Mux0~4_combout ),
	.datad(\DPR|altsyncram_component|auto_generated|q_b [199]),
	.cin(gnd),
	.combout(\Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~5 .lut_mask = 16'hBCB0;
defparam \Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y66_N18
cycloneive_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = (\rdoffset[3]~input_o  & (((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & ((\rdoffset[2]~input_o  & ((\DPR|altsyncram_component|auto_generated|q_b [183]))) # (!\rdoffset[2]~input_o  & 
// (\DPR|altsyncram_component|auto_generated|q_b [151]))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [151]),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [183]),
	.datad(\rdoffset[2]~input_o ),
	.cin(gnd),
	.combout(\Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~2 .lut_mask = 16'hFA44;
defparam \Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y66_N12
cycloneive_lcell_comb \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = (\rdoffset[3]~input_o  & ((\Mux0~2_combout  & (\DPR|altsyncram_component|auto_generated|q_b [247])) # (!\Mux0~2_combout  & ((\DPR|altsyncram_component|auto_generated|q_b [215]))))) # (!\rdoffset[3]~input_o  & (((\Mux0~2_combout ))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\DPR|altsyncram_component|auto_generated|q_b [247]),
	.datac(\DPR|altsyncram_component|auto_generated|q_b [215]),
	.datad(\Mux0~2_combout ),
	.cin(gnd),
	.combout(\Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~3 .lut_mask = 16'hDDA0;
defparam \Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y70_N2
cycloneive_lcell_comb \Mux0~6 (
// Equation(s):
// \Mux0~6_combout  = (\rdoffset[1]~input_o  & (((\Mux0~3_combout ) # (\rdoffset[0]~input_o )))) # (!\rdoffset[1]~input_o  & (\Mux0~5_combout  & ((!\rdoffset[0]~input_o ))))

	.dataa(\rdoffset[1]~input_o ),
	.datab(\Mux0~5_combout ),
	.datac(\Mux0~3_combout ),
	.datad(\rdoffset[0]~input_o ),
	.cin(gnd),
	.combout(\Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~6 .lut_mask = 16'hAAE4;
defparam \Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y71_N20
cycloneive_lcell_comb \Mux0~9 (
// Equation(s):
// \Mux0~9_combout  = (\Mux0~6_combout  & (((\Mux0~8_combout ) # (!\rdoffset[0]~input_o )))) # (!\Mux0~6_combout  & (\Mux0~1_combout  & ((\rdoffset[0]~input_o ))))

	.dataa(\Mux0~1_combout ),
	.datab(\Mux0~8_combout ),
	.datac(\Mux0~6_combout ),
	.datad(\rdoffset[0]~input_o ),
	.cin(gnd),
	.combout(\Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~9 .lut_mask = 16'hCAF0;
defparam \Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y71_N24
cycloneive_lcell_comb \Mux0~20 (
// Equation(s):
// \Mux0~20_combout  = (\rdoffset[4]~input_o  & ((\Mux0~9_combout ))) # (!\rdoffset[4]~input_o  & (\Mux0~19_combout ))

	.dataa(\Mux0~19_combout ),
	.datab(gnd),
	.datac(\rdoffset[4]~input_o ),
	.datad(\Mux0~9_combout ),
	.cin(gnd),
	.combout(\Mux0~20_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~20 .lut_mask = 16'hFA0A;
defparam \Mux0~20 .sum_lutc_input = "datac";
// synopsys translate_on

assign q[0] = \q[0]~output_o ;

assign q[1] = \q[1]~output_o ;

assign q[2] = \q[2]~output_o ;

assign q[3] = \q[3]~output_o ;

assign q[4] = \q[4]~output_o ;

assign q[5] = \q[5]~output_o ;

assign q[6] = \q[6]~output_o ;

assign q[7] = \q[7]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
