Info: Starting: Create testbench Qsys system
Info: /home/ge/Documents/insper/8/EAV_Embarcados_Avancados/repo_gustavo/Projects/StepMotor/stepmotor/testbench/stepmotor.ipx
Info: qsys-generate /home/ge/Documents/insper/8/EAV_Embarcados_Avancados/repo_gustavo/Projects/StepMotor/stepmotor.qsys --testbench=SIMPLE --output-directory=/home/ge/Documents/insper/8/EAV_Embarcados_Avancados/repo_gustavo/Projects/StepMotor --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading StepMotor/stepmotor.qsys
Progress: Reading input file
Progress: Adding SMController_0 [SMController 1.0]
Progress: Parameterizing module SMController_0
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding onchip_memory2_1 [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module onchip_memory2_1
Progress: Adding pio_0 [altera_avalon_pio 16.0]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: stepmotor.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching /home/ge/altera_lite/16.0/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index /home/ge/altera_lite/16.0/quartus/sopc_builder/bin/root_components.ipx
Info: /home/ge/altera_lite/16.0/quartus/sopc_builder/bin/root_components.ipx: Loading now from components.ipx
Info: Reading index /home/ge/altera_lite/16.0/quartus/sopc_builder/bin/ip_component_categories.ipx
Info: /home/ge/altera_lite/16.0/quartus/sopc_builder/bin/ip_component_categories.ipx described 0 plugins, 0 paths, in 0.01 seconds
Info: /home/ge/altera_lite/16.0/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.01 seconds
Info: /home/ge/Documents/insper/8/EAV_Embarcados_Avancados/repo_gustavo/Projects/StepMotor/stepmotor/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index /home/ge/Documents/insper/8/EAV_Embarcados_Avancados/repo_gustavo/Projects/StepMotor/stepmotor/testbench/stepmotor.ipx
Progress: Loading StepMotor/SMController_hw.tcl
Progress: Loading StepMotor/stepmotor.qsys
Info: /home/ge/Documents/insper/8/EAV_Embarcados_Avancados/repo_gustavo/Projects/StepMotor/* matched 18 files in 0.04 seconds
Info: /home/ge/Documents/insper/8/EAV_Embarcados_Avancados/repo_gustavo/Projects/StepMotor/ip/**/* matched 0 files in 0.00 seconds
Progress: Loading IP/StepMotorController_hw.tcl
Info: /home/ge/Documents/insper/8/EAV_Embarcados_Avancados/repo_gustavo/Projects/StepMotor/*/* matched 340 files in 0.07 seconds
Info: /home/ge/Documents/insper/8/EAV_Embarcados_Avancados/repo_gustavo/Projects/StepMotor/stepmotor/testbench/stepmotor.ipx described 0 plugins, 3 paths, in 0.11 seconds
Info: /home/ge/Documents/insper/8/EAV_Embarcados_Avancados/repo_gustavo/Projects/StepMotor/stepmotor/testbench/* matched 4 files in 0.11 seconds
Info: /home/ge/Documents/insper/8/EAV_Embarcados_Avancados/repo_gustavo/Projects/StepMotor/stepmotor/testbench/*/* matched 0 files in 0.00 seconds
Info: Reading index /home/ge/.altera.quartus/ip/16.0/ip_search_path/user_components.ipx
Progress: Loading IP/StepMotorController_hw.tcl
Info: /home/ge/Documents/insper/8/EAV_Embarcados_Avancados/repo_gustavo/Projects/StepMotor/IP/**/* matched 4 files in 0.04 seconds
Info: /home/ge/.altera.quartus/ip/16.0/ip_search_path/user_components.ipx described 0 plugins, 1 paths, in 0.04 seconds
Info: /home/ge/.altera.quartus/ip/16.0/**/* matched 2 files in 0.05 seconds
Info: Reading index /home/ge/altera_lite/16.0/ip/altera/altera_components.ipx
Info: /home/ge/altera_lite/16.0/ip/altera/altera_components.ipx described 1854 plugins, 0 paths, in 0.36 seconds
Info: /home/ge/altera_lite/16.0/ip/**/* matched 137 files in 0.38 seconds
Info: /home/ge/altera_lite/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index /home/ge/altera_lite/16.0/quartus/sopc_builder/builtin.ipx
Info: /home/ge/altera_lite/16.0/quartus/sopc_builder/builtin.ipx described 82 plugins, 0 paths, in 0.02 seconds
Info: /home/ge/altera_lite/16.0/quartus/sopc_builder/**/* matched 9 files in 0.02 seconds
Info: Reading index /home/ge/altera_lite/16.0/quartus/common/librarian/factories/index.ipx
Info: /home/ge/altera_lite/16.0/quartus/common/librarian/factories/index.ipx described 151 plugins, 0 paths, in 0.07 seconds
Info: /home/ge/altera_lite/16.0/quartus/common/librarian/factories/**/* matched 4 files in 0.07 seconds
Info: /home/ge/altera_lite/16.0/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: /home/ge/altera_lite/16.0/quartus/sopc_builder/bin/root_components.ipx described 0 plugins, 10 paths, in 0.64 seconds
Info: /home/ge/altera_lite/16.0/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.64 seconds
Progress: 
Progress: 
Progress: 
Info: Running script /home/ge/altera_lite/16.0/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: stepmotor
Info: TB_Gen: System design is: stepmotor
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: get_interface_property leds EXPORT_OF
Info: get_instance_property pio_0 CLASS_NAME
Info: get_instance_assignment pio_0 testbench.partner.map.external_connection
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in_reset
Info: get_interface_property stepmotor_1 EXPORT_OF
Info: get_instance_property SMController_0 CLASS_NAME
Info: get_instance_assignment SMController_0 testbench.partner.map.conduit_end
Info: send_message Info TB_Gen: Creating testbench system : stepmotor_tb with clock and reset BFMs
Info: TB_Gen: Creating testbench system : stepmotor_tb with clock and reset BFMs
Info: create_system stepmotor_tb
Info: add_instance stepmotor_inst stepmotor 
Info: set_use_testbench_naming_pattern true stepmotor
Info: get_instance_interfaces stepmotor_inst
Info: get_instance_interface_property stepmotor_inst clk CLASS_NAME
Info: get_instance_interface_property stepmotor_inst leds CLASS_NAME
Info: get_instance_interface_property stepmotor_inst reset CLASS_NAME
Info: get_instance_interface_property stepmotor_inst stepmotor_1 CLASS_NAME
Info: get_instance_interface_property stepmotor_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property stepmotor_inst clk CLASS_NAME
Info: add_instance stepmotor_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property stepmotor_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value stepmotor_inst clk clockRate
Info: set_instance_parameter_value stepmotor_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value stepmotor_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property stepmotor_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property stepmotor_inst clk CLASS_NAME
Info: get_instance_interfaces stepmotor_inst_clk_bfm
Info: get_instance_interface_property stepmotor_inst_clk_bfm clk CLASS_NAME
Info: add_connection stepmotor_inst_clk_bfm.clk stepmotor_inst.clk
Info: get_instance_interface_property stepmotor_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property stepmotor_inst reset CLASS_NAME
Info: add_instance stepmotor_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property stepmotor_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports stepmotor_inst reset
Info: get_instance_interface_port_property stepmotor_inst reset reset_reset_n ROLE
Info: get_instance_interface_port_property stepmotor_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value stepmotor_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value stepmotor_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property stepmotor_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces stepmotor_inst_reset_bfm
Info: get_instance_interface_property stepmotor_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property stepmotor_inst_reset_bfm clk CLASS_NAME
Info: get_instance_property stepmotor_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value stepmotor_inst reset associatedClock
Info: get_instance_interfaces stepmotor_inst_clk_bfm
Info: get_instance_interface_property stepmotor_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: stepmotor_inst_reset_bfm is not associated to any clock; connecting stepmotor_inst_reset_bfm to 'stepmotor_inst_clk_bfm.clk'
Warning: TB_Gen: stepmotor_inst_reset_bfm is not associated to any clock; connecting stepmotor_inst_reset_bfm to 'stepmotor_inst_clk_bfm.clk'
Info: add_connection stepmotor_inst_clk_bfm.clk stepmotor_inst_reset_bfm.clk
Info: get_instance_interface_property stepmotor_inst reset CLASS_NAME
Info: get_instance_interfaces stepmotor_inst_reset_bfm
Info: get_instance_interface_property stepmotor_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property stepmotor_inst_reset_bfm clk CLASS_NAME
Info: add_connection stepmotor_inst_reset_bfm.reset stepmotor_inst.reset
Info: send_message Info TB_Gen: Saving testbench system: stepmotor_tb.qsys
Info: TB_Gen: Saving testbench system: stepmotor_tb.qsys
Info: save_system stepmotor_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: /home/ge/Documents/insper/8/EAV_Embarcados_Avancados/repo_gustavo/Projects/StepMotor/stepmotor/testbench/stepmotor_tb.qsys
Info: Done
Info: qsys-generate /home/ge/Documents/insper/8/EAV_Embarcados_Avancados/repo_gustavo/Projects/StepMotor/stepmotor.qsys --simulation=VHDL --allow-mixed-language-simulation --testbench=SIMPLE --testbench-simulation=VHDL --allow-mixed-language-testbench-simulation --output-directory=/home/ge/Documents/insper/8/EAV_Embarcados_Avancados/repo_gustavo/Projects/StepMotor/stepmotor/testbench/stepmotor_tb/simulation --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading testbench/stepmotor_tb.qsys
Progress: Reading input file
Progress: Adding stepmotor_inst [stepmotor 1.0]
Progress: Parameterizing module stepmotor_inst
Progress: Adding stepmotor_inst_clk_bfm [altera_avalon_clock_source 16.0]
Progress: Parameterizing module stepmotor_inst_clk_bfm
Progress: Adding stepmotor_inst_reset_bfm [altera_avalon_reset_source 16.0]
Progress: Parameterizing module stepmotor_inst_reset_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: stepmotor_tb.stepmotor_inst.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: stepmotor_tb.stepmotor_inst_clk_bfm: Elaborate: altera_clock_source
Info: stepmotor_tb.stepmotor_inst_clk_bfm:            $Revision: #2 $
Info: stepmotor_tb.stepmotor_inst_clk_bfm:            $Date: 2016/02/19 $
Info: stepmotor_tb.stepmotor_inst_reset_bfm: Elaborate: altera_reset_source
Info: stepmotor_tb.stepmotor_inst_reset_bfm:            $Revision: #2 $
Info: stepmotor_tb.stepmotor_inst_reset_bfm:            $Date: 2016/02/19 $
Info: stepmotor_tb.stepmotor_inst_reset_bfm: Reset is negatively asserted.
Warning: stepmotor_tb.stepmotor_inst: stepmotor_inst.leds must be exported, or connected to a matching conduit.
Warning: stepmotor_tb.stepmotor_inst: stepmotor_inst.stepmotor_1 must be exported, or connected to a matching conduit.
Info: stepmotor_tb: Generating stepmotor_tb "stepmotor_tb" for SIM_VHDL
Info: stepmotor_inst: "stepmotor_tb" instantiated stepmotor "stepmotor_inst"
Info: stepmotor_inst_clk_bfm: "stepmotor_tb" instantiated altera_avalon_clock_source "stepmotor_inst_clk_bfm"
Info: stepmotor_inst_reset_bfm: "stepmotor_tb" instantiated altera_avalon_reset_source "stepmotor_inst_reset_bfm"
Info: SMController_0: "stepmotor_inst" instantiated SMController "SMController_0"
Info: jtag_uart_0: Starting RTL generation for module 'stepmotor_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/ge/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /home/ge/altera_lite/16.0/quartus/linux64/perl/lib -I /home/ge/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /home/ge/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /home/ge/altera_lite/16.0/quartus/sopc_builder/bin -I /home/ge/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/ge/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/ge/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=stepmotor_jtag_uart_0 --dir=/tmp/alt7813_21617295573940500.dir/0029_jtag_uart_0_gen/ --quartus_dir=/home/ge/altera_lite/16.0/quartus --verilog --config=/tmp/alt7813_21617295573940500.dir/0029_jtag_uart_0_gen//stepmotor_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7813_21617295573940500.dir/0029_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'stepmotor_jtag_uart_0'
Info: jtag_uart_0: "stepmotor_inst" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "stepmotor_inst" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'stepmotor_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/ge/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /home/ge/altera_lite/16.0/quartus/linux64/perl/lib -I /home/ge/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /home/ge/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /home/ge/altera_lite/16.0/quartus/sopc_builder/bin -I /home/ge/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/ge/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/ge/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=stepmotor_onchip_memory2_0 --dir=/tmp/alt7813_21617295573940500.dir/0030_onchip_memory2_0_gen/ --quartus_dir=/home/ge/altera_lite/16.0/quartus --verilog --config=/tmp/alt7813_21617295573940500.dir/0030_onchip_memory2_0_gen//stepmotor_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7813_21617295573940500.dir/0030_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'stepmotor_onchip_memory2_0'
Info: onchip_memory2_0: "stepmotor_inst" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: onchip_memory2_1: Starting RTL generation for module 'stepmotor_onchip_memory2_1'
Info: onchip_memory2_1:   Generation command is [exec /home/ge/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /home/ge/altera_lite/16.0/quartus/linux64/perl/lib -I /home/ge/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /home/ge/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /home/ge/altera_lite/16.0/quartus/sopc_builder/bin -I /home/ge/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/ge/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/ge/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=stepmotor_onchip_memory2_1 --dir=/tmp/alt7813_21617295573940500.dir/0031_onchip_memory2_1_gen/ --quartus_dir=/home/ge/altera_lite/16.0/quartus --verilog --config=/tmp/alt7813_21617295573940500.dir/0031_onchip_memory2_1_gen//stepmotor_onchip_memory2_1_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7813_21617295573940500.dir/0031_onchip_memory2_1_gen/  ]
Info: onchip_memory2_1: Done RTL generation for module 'stepmotor_onchip_memory2_1'
Info: onchip_memory2_1: "stepmotor_inst" instantiated altera_avalon_onchip_memory2 "onchip_memory2_1"
Info: pio_0: Starting RTL generation for module 'stepmotor_pio_0'
Info: pio_0:   Generation command is [exec /home/ge/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /home/ge/altera_lite/16.0/quartus/linux64/perl/lib -I /home/ge/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /home/ge/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /home/ge/altera_lite/16.0/quartus/sopc_builder/bin -I /home/ge/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/ge/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/ge/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=stepmotor_pio_0 --dir=/tmp/alt7813_21617295573940500.dir/0032_pio_0_gen/ --quartus_dir=/home/ge/altera_lite/16.0/quartus --verilog --config=/tmp/alt7813_21617295573940500.dir/0032_pio_0_gen//stepmotor_pio_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7813_21617295573940500.dir/0032_pio_0_gen/  ]
Info: pio_0: Done RTL generation for module 'stepmotor_pio_0'
Info: pio_0: "stepmotor_inst" instantiated altera_avalon_pio "pio_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "stepmotor_inst" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "stepmotor_inst" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "stepmotor_inst" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'stepmotor_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec /home/ge/altera_lite/16.0/quartus/linux64//eperlcmd -I /home/ge/altera_lite/16.0/quartus/linux64//perl/lib -I /home/ge/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /home/ge/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /home/ge/altera_lite/16.0/quartus/sopc_builder/bin -I /home/ge/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/ge/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/ge/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/ge/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/ge/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=stepmotor_nios2_gen2_0_cpu --dir=/tmp/alt7813_21617295573940500.dir/0035_cpu_gen/ --quartus_bindir=/home/ge/altera_lite/16.0/quartus/linux64/ --verilog --config=/tmp/alt7813_21617295573940500.dir/0035_cpu_gen//stepmotor_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7813_21617295573940500.dir/0035_cpu_gen/  ]
Info: cpu: # 2018.10.09 09:03:18 (*) Starting Nios II generation
Info: cpu: # 2018.10.09 09:03:18 (*)   Checking for plaintext license.
Info: cpu: # 2018.10.09 09:03:19 (*)   Couldn't query license setup in Quartus directory /home/ge/altera_lite/16.0/quartus/linux64/
Info: cpu: # 2018.10.09 09:03:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.10.09 09:03:19 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.10.09 09:03:19 (*)   Plaintext license not found.
Info: cpu: # 2018.10.09 09:03:19 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2018.10.09 09:03:19 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.10.09 09:03:19 (*)   Creating all objects for CPU
Info: cpu: # 2018.10.09 09:03:21 (*)   Creating '/tmp/alt7813_21617295573940500.dir/0035_cpu_gen//stepmotor_nios2_gen2_0_cpu_nios2_waves.do'
Info: cpu: # 2018.10.09 09:03:21 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.10.09 09:03:21 (*)   Creating plain-text RTL
Info: cpu: # 2018.10.09 09:03:22 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'stepmotor_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file /home/ge/Documents/insper/8/EAV_Embarcados_Avancados/repo_gustavo/Projects/StepMotor/stepmotor/testbench/stepmotor_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/ge/Documents/insper/8/EAV_Embarcados_Avancados/repo_gustavo/Projects/StepMotor/stepmotor/testbench/stepmotor_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/ge/Documents/insper/8/EAV_Embarcados_Avancados/repo_gustavo/Projects/StepMotor/stepmotor/testbench/stepmotor_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: stepmotor_tb: Done "stepmotor_tb" with 32 modules, 53 files
Info: qsys-generate succeeded.
Info: sim-script-gen --spd=/home/ge/Documents/insper/8/EAV_Embarcados_Avancados/repo_gustavo/Projects/StepMotor/stepmotor_tb.spd --output-directory=/home/ge/Documents/insper/8/EAV_Embarcados_Avancados/repo_gustavo/Projects/StepMotor/stepmotor/testbench/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/ge/Documents/insper/8/EAV_Embarcados_Avancados/repo_gustavo/Projects/StepMotor/stepmotor_tb.spd --output-directory=/home/ge/Documents/insper/8/EAV_Embarcados_Avancados/repo_gustavo/Projects/StepMotor/stepmotor/testbench/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/ge/Documents/insper/8/EAV_Embarcados_Avancados/repo_gustavo/Projects/StepMotor/stepmotor/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in /home/ge/Documents/insper/8/EAV_Embarcados_Avancados/repo_gustavo/Projects/StepMotor/stepmotor/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /home/ge/Documents/insper/8/EAV_Embarcados_Avancados/repo_gustavo/Projects/StepMotor/stepmotor/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	31 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /home/ge/Documents/insper/8/EAV_Embarcados_Avancados/repo_gustavo/Projects/StepMotor/stepmotor/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/ge/Documents/insper/8/EAV_Embarcados_Avancados/repo_gustavo/Projects/StepMotor/stepmotor/testbench/.
Info: Finished: Create testbench Qsys system
