INFO: [VRFC 10-163] Analyzing VHDL file "/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/Week3_VHDL/Week3_VHDL.srcs/sim_1/new/test_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_file'
