{
  "processor": "Rockwell R6500/1",
  "year": 1978,
  "specifications": {
    "data_width_bits": 8,
    "clock_mhz": 1.0,
    "transistors": 10000,
    "technology": "NMOS",
    "package": "40-pin DIP"
  },
  "timing": {
    "cycles_per_instruction_range": [
      2,
      6
    ],
    "typical_cpi": 3.0
  },
  "validated_performance": {
    "ips_min": 166000,
    "ips_max": 500000,
    "mips_typical": 0.333
  },
  "notes": "Single-chip 6502 MCU with 2KB ROM, 64 bytes RAM, same timing as MOS 6502",
  "model_accuracy": {
    "target_error_pct": 5,
    "confidence": "High"
  },
  "validation_date": "2026-01-29",
  "accuracy": {
    "expected_cpi": 3.0,
    "expected_ipc": 0.333,
    "validated_workloads": [
      "typical",
      "compute",
      "io_heavy",
      "control"
    ],
    "predicted_cpi": 2.9,
    "cpi_error_percent": 3.33,
    "ipc_error_percent": 3.33,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-29",
    "notes": "Model uses 6502 instruction timing - well documented",
    "sysid_loss_before": 0.0,
    "sysid_loss_after": 0.0,
    "sysid_cpi_error_percent": 0.0,
    "sysid_converged": true,
    "sysid_date": "2026-01-30"
  },
  "per_instruction_timing_tests": [
    {
      "instruction": "ADC #imm",
      "description": "Add with carry immediate",
      "category": "alu",
      "expected_cycles": 2,
      "model_cycles": 2,
      "source": "MOS 6502 Programming Manual"
    },
    {
      "instruction": "AND #imm",
      "description": "Logical AND immediate",
      "category": "alu",
      "expected_cycles": 2,
      "model_cycles": 2,
      "source": "MOS 6502 Programming Manual"
    },
    {
      "instruction": "LDA zp",
      "description": "Load accumulator zero page",
      "category": "data_transfer",
      "expected_cycles": 3,
      "model_cycles": 3,
      "source": "MOS 6502 Programming Manual"
    },
    {
      "instruction": "STA zp",
      "description": "Store accumulator zero page",
      "category": "data_transfer",
      "expected_cycles": 3,
      "model_cycles": 3,
      "source": "MOS 6502 Programming Manual"
    },
    {
      "instruction": "LDA (zp,X)",
      "description": "Load indexed indirect",
      "category": "memory",
      "expected_cycles": 4,
      "model_cycles": 4,
      "source": "MOS 6502 Programming Manual"
    },
    {
      "instruction": "STA abs,Y",
      "description": "Store absolute indexed Y",
      "category": "memory",
      "expected_cycles": 4,
      "model_cycles": 4,
      "source": "MOS 6502 Programming Manual"
    },
    {
      "instruction": "BNE rel",
      "description": "Branch if not equal",
      "category": "control",
      "expected_cycles": 3,
      "model_cycles": 3,
      "source": "MOS 6502 Programming Manual"
    },
    {
      "instruction": "JMP abs",
      "description": "Unconditional jump",
      "category": "control",
      "expected_cycles": 3,
      "model_cycles": 3,
      "source": "MOS 6502 Programming Manual"
    },
    {
      "instruction": "PHA",
      "description": "Push accumulator",
      "category": "stack",
      "expected_cycles": 3,
      "model_cycles": 3,
      "source": "MOS 6502 Programming Manual"
    },
    {
      "instruction": "PLA",
      "description": "Pull accumulator",
      "category": "stack",
      "expected_cycles": 3,
      "model_cycles": 3,
      "source": "MOS 6502 Programming Manual"
    }
  ],
  "cross_validation": {
    "methodology": "Uses well-documented 6502 instruction timing",
    "reference_sources": [
      "MOS 6502 Programming Manual",
      "Rockwell R6500 Family Data Sheet",
      "6502.org timing reference"
    ],
    "test_programs": [
      {
        "name": "register_loop",
        "description": "Simple register computation loop",
        "expected_avg_cpi": 2.5,
        "model_avg_cpi": 2.5,
        "error_percent": 0
      },
      {
        "name": "memory_copy",
        "description": "Memory block copy routine",
        "expected_avg_cpi": 3.5,
        "model_avg_cpi": 3.4,
        "error_percent": 2.86
      }
    ],
    "related_processors": [
      {
        "processor": "MOS 6502",
        "relationship": "Base architecture - identical timing",
        "timing_ratio": 1.0,
        "notes": "R6500/1 uses same 6502 core"
      },
      {
        "processor": "R6511",
        "relationship": "Later Rockwell MCU variant",
        "notes": "Enhanced version with more peripherals"
      }
    ],
    "validation_summary": {
      "total_instruction_tests": 10,
      "tests_passed": 10,
      "average_timing_error_percent": 0,
      "cross_validation_passed": true
    }
  }
}