;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-122
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -1, <0
	CMP -207, <-122
	CMP -207, <-122
	CMP -207, <-122
	SPL 100, #2
	SUB 410, -0
	ADD @-146, 100
	ADD @-146, 100
	ADD @-146, 100
	SUB 1, 20
	SUB @121, 103
	SUB @1, 0
	JMN @12, #200
	SUB @1, 0
	SUB #64, @221
	SUB @121, 103
	SUB 410, -0
	ADD @-146, 100
	ADD 30, 9
	ADD 30, 9
	SPL 100, #2
	SUB @1, 0
	SUB @1, 0
	SUB @1, 0
	SUB @1, 0
	JMZ -7, @-20
	SUB 1, 20
	ADD 410, -0
	SUB 1, 20
	SLT @14, 10
	SUB -206, @-122
	ADD 30, 9
	SPL @300, 90
	MOV -7, <-20
	SPL 0, <402
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <402
	ADD 210, 60
	CMP -207, <-122
	CMP -207, <-122
	SPL 0, <402
	CMP -207, <-122
	ADD 270, 60
	CMP -207, <-122
	MOV -1, <-20
	JMP @12, #200
	JMP @12, #200
