Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Dec 25 03:31:07 2020
| Host         : LAPTOP-UQ8C5SEE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    40 |
|    Minimum number of control sets                        |    40 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    40 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    32 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             125 |           35 |
| Yes          | No                    | No                     |             132 |           47 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             133 |           50 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+----------------------------------+------------------+----------------+--------------+
|  Clock Signal  |             Enable Signal            |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------+----------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | b0/E[0]                              |                                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | b4/FSM_sequential_state_reg[1]_2     | b4/FSM_sequential_state_reg[1]_0 |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | b4/FSM_sequential_state_reg[1]_38    | b1/FSM_sequential_state_reg[0]_3 |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG | b4/FSM_sequential_state_reg[1]_14[0] |                                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | b4/FSM_sequential_state_reg[1]_17[0] |                                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | b4/FSM_sequential_state_reg[1]_18[0] |                                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | b4/FSM_sequential_state_reg[1]_19[0] |                                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | b4/FSM_sequential_state_reg[1]_28[0] |                                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | b4/FSM_sequential_state_reg[1]_24    | b1/FSM_sequential_state_reg[0]_3 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | b4/FSM_sequential_state_reg[1]_25    | b1/FSM_sequential_state_reg[0]_3 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | b4/FSM_sequential_state_reg[1]_39    | b1/FSM_sequential_state_reg[0]_3 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | b4/FSM_sequential_state_reg[1]_21    | b1/FSM_sequential_state_reg[0]_3 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | b4/FSM_sequential_state_reg[1]_41    | b1/FSM_sequential_state_reg[0]_3 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | b4/FSM_sequential_state_reg[1]_22    | b1/FSM_sequential_state_reg[0]_3 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | b4/FSM_sequential_state_reg[1]_36    | b1/FSM_sequential_state_reg[0]_3 |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | b4/FSM_sequential_state_reg[1]_42    | b1/FSM_sequential_state_reg[0]_3 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | b4/FSM_sequential_state_reg[1]_20    | b1/FSM_sequential_state_reg[0]_3 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | b4/FSM_sequential_state_reg[1]_37    | b1/FSM_sequential_state_reg[0]_3 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | b4/FSM_sequential_state_reg[1]_40    | b1/FSM_sequential_state_reg[0]_3 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | b4/FSM_sequential_state_reg[1]_43    | b1/FSM_sequential_state_reg[0]_3 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | b4/FSM_sequential_state_reg[1]_13[0] |                                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | b4/FSM_sequential_state_reg[1]_26    | b1/FSM_sequential_state_reg[0]_3 |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | b4/FSM_sequential_state_reg[1]_27    | b1/FSM_sequential_state_reg[0]_3 |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | b4/FSM_sequential_state_reg[1]_23    | b1/FSM_sequential_state_reg[0]_3 |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | b4/FSM_sequential_state_reg[1]_30[0] |                                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | b4/FSM_sequential_state_reg[1]_31[0] |                                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | b4/FSM_sequential_state_reg[1]_32[0] |                                  |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | b4/FSM_sequential_state_reg[1]_33[0] |                                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | b4/E[0]                              |                                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | b4/FSM_sequential_state_reg[1]_15[0] |                                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | b4/FSM_sequential_state_reg[1]_16[0] |                                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | b4/FSM_sequential_state_reg[1]_29[0] |                                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | b4/FSM_sequential_state_reg[1]_34[0] |                                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | b4/FSM_sequential_state_reg[1]_35[0] |                                  |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG |                                      | b3/gotInput                      |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG |                                      | b0/gotInput                      |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG |                                      | b1/gotInput                      |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG |                                      | b2/gotInput                      |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG |                                      | b4/gotInput                      |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG |                                      |                                  |                9 |             28 |         3.11 |
+----------------+--------------------------------------+----------------------------------+------------------+----------------+--------------+


