
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: F:\FPGA\GAOYUN\Gowin\Gowin_V1.9.2Beta\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-1CPVADT

Implementation : rev_1

# Written on Sun Nov 24 14:48:57 2019

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                                    Requested      Requested     Clock                                                                              Clock                     Clock
Level     Clock                                                                    Frequency      Period        Type                                                                               Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                                   1955.8 MHz     0.511         system                                                                             system_clkgroup           0    
                                                                                                                                                                                                                                  
0 -       _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock          190.0 MHz      5.263         inferred                                                                           Autoconstr_clkgroup_2     656  
1 .         _~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[0]     190.0 MHz      5.263         derived (from _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock)     Autoconstr_clkgroup_2     8    
1 .         _~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[1]     190.0 MHz      5.263         derived (from _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock)     Autoconstr_clkgroup_2     8    
1 .         _~psram_wd_PSRAM_Memory_Interface_Top__|step_derived_clock[0]          190.0 MHz      5.263         derived (from _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock)     Autoconstr_clkgroup_2     2    
                                                                                                                                                                                                                                  
0 -       Gowin_PLL|clkout_inferred_clock                                          97.8 MHz       10.225        inferred                                                                           Autoconstr_clkgroup_1     459  
1 .         i2c_dri_Z1|dri_clk_derived_clock                                       97.8 MHz       10.225        derived (from Gowin_PLL|clkout_inferred_clock)                                     Autoconstr_clkgroup_1     93   
                                                                                                                                                                                                                                  
0 -       ov5640_rgb565_1024x768_vga_top|cam_pclk                                  197.1 MHz      5.075         inferred                                                                           Autoconstr_clkgroup_3     83   
                                                                                                                                                                                                                                  
0 -       _~psram_top_PSRAM_Memory_Interface_Top__|clk_x2p_inferred_clock          150.0 MHz      6.667         inferred                                                                           Autoconstr_clkgroup_4     38   
                                                                                                                                                                                                                                  
0 -       ov5640_rgb565_1024x768_vga_top|sys_clk                                   225.5 MHz      4.434         inferred                                                                           Autoconstr_clkgroup_0     29   
==================================================================================================================================================================================================================================


Clock Load Summary
******************

                                                                       Clock     Source                                                                                                         Clock Pin                                                                                                                    Non-clock Pin                                                                                                                        Non-clock Pin
Clock                                                                  Load      Pin                                                                                                            Seq Example                                                                                                                  Seq Example                                                                                                                          Comb Example 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                 0         -                                                                                                              -                                                                                                                            -                                                                                                                                    -            
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
_~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock        656       psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.clkdiv.CLKOUT(CLKDIV)                                        psram_fifo.temp_a.C                                                                                                          psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_wd.\\data_lane_gen\[0\]\.u_psram_lane.\\iserdes_gen\[7\]\.u_ides4.PCLK     -            
_~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[0]     8         psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_init.\\read_calibration\[0\]\.VALUE\[0\].Q(DFFC)     psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_wd.\\dq_iodelay_gen0\[0\]\.genblk1\[0\]\.iodelay.VALUE             -                                                                                                                                    -            
_~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[1]     8         psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_init.\\read_calibration\[1\]\.VALUE\[1\].Q(DFFC)     psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_wd.\\dq_iodelay_gen0\[1\]\.genblk1\[5\]\.iodelay.VALUE             -                                                                                                                                    -            
_~psram_wd_PSRAM_Memory_Interface_Top__|step_derived_clock[0]          2         psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_wd.\\step_Z\[0\].Q(DFFCE)                            psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_wd.\\ck_delay\[0\]\.iodelay.VALUE                                  -                                                                                                                                    -            
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
Gowin_PLL|clkout_inferred_clock                                        459       Gowin_PLL_65M.pll_inst.CLKOUT(PLL)                                                                             u_i2c_dri.dri_clk.C                                                                                                          -                                                                                                                                    -            
i2c_dri_Z1|dri_clk_derived_clock                                       93        u_i2c_dri.dri_clk.Q[0](dffse)                                                                                  u_i2c_dri.data_wr_t[7:0].C                                                                                                   -                                                                                                                                    -            
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
ov5640_rgb565_1024x768_vga_top|cam_pclk                                83        cam_pclk(port)                                                                                                 psram_fifo.u_wrfifo.fifo_inst.Full_Z.CLK                                                                                     -                                                                                                                                    -            
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
_~psram_top_PSRAM_Memory_Interface_Top__|clk_x2p_inferred_clock        38        psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_dqce_clk_x2p.CLKOUT(DHCEN)                                 psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_wd.\\data_lane_gen\[0\]\.u_psram_lane.\\genblk1\.u_ck_gen.FCLK     -                                                                                                                                    -            
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
ov5640_rgb565_1024x768_vga_top|sys_clk                                 29        sys_clk(port)                                                                                                  led2.C                                                                                                                       -                                                                                                                                    -            
===============================================================================================================================================================================================================================================================================================================================================================================================================================================================================
