Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: cronometro.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cronometro.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cronometro"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : cronometro
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Rafa/Desktop/probando/pfinal/pfinal/clkseg.vhd" in Library work.
Architecture behavioral of Entity clkseg is up to date.
Compiling vhdl file "C:/Users/Rafa/Desktop/probando/pfinal/pfinal/contador/contador.vhd" in Library work.
Entity <contador> compiled.
Entity <contador> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Rafa/Desktop/probando/pfinal/pfinal/multi.vhd" in Library work.
Architecture behavioral of Entity multi is up to date.
Compiling vhdl file "C:/Users/Rafa/Desktop/probando/pfinal/pfinal/refresco.vhd" in Library work.
Architecture behavioral of Entity refresco is up to date.
Compiling vhdl file "C:/Users/Rafa/Desktop/probando/pfinal/pfinal/decodificador.vhd" in Library work.
Architecture behavioral of Entity decod is up to date.
Compiling vhdl file "C:/Users/Rafa/Desktop/probando/pfinal/pfinal/demux.vhd" in Library work.
Architecture behavioral of Entity demux is up to date.
Compiling vhdl file "C:/Users/Rafa/Desktop/probando/pfinal/pfinal/cronometro.vhd" in Library work.
Architecture behavioral of Entity cronometro is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <cronometro> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clkseg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <contador> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <multi> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <refresco> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <decod> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <demux> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cronometro> in library <work> (Architecture <behavioral>).
Entity <cronometro> analyzed. Unit <cronometro> generated.

Analyzing Entity <clkseg> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/Rafa/Desktop/probando/pfinal/pfinal/clkseg.vhd" line 50: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <temp>, <temp_refr>
Entity <clkseg> analyzed. Unit <clkseg> generated.

Analyzing Entity <contador> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/Rafa/Desktop/probando/pfinal/pfinal/contador/contador.vhd" line 63: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <botons>, <botonds>, <botonm>, <botondm>
Entity <contador> analyzed. Unit <contador> generated.

Analyzing Entity <multi> in library <work> (Architecture <behavioral>).
Entity <multi> analyzed. Unit <multi> generated.

Analyzing Entity <refresco> in library <work> (Architecture <behavioral>).
Entity <refresco> analyzed. Unit <refresco> generated.

Analyzing Entity <decod> in library <work> (Architecture <behavioral>).
Entity <decod> analyzed. Unit <decod> generated.

Analyzing Entity <demux> in library <work> (Architecture <behavioral>).
Entity <demux> analyzed. Unit <demux> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clkseg>.
    Related source file is "C:/Users/Rafa/Desktop/probando/pfinal/pfinal/clkseg.vhd".
    Found 14-bit up counter for signal <cont_refr>.
    Found 25-bit up counter for signal <contador>.
    Found 1-bit register for signal <temp>.
    Found 1-bit register for signal <temp_refr>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <clkseg> synthesized.


Synthesizing Unit <contador>.
    Related source file is "C:/Users/Rafa/Desktop/probando/pfinal/pfinal/contador/contador.vhd".
INFO:Xst:1608 - Relative priorities of control signals on register <dm> differ from those commonly found in the selected device family. This will result in additional logic around the register.
INFO:Xst:1608 - Relative priorities of control signals on register <ds> differ from those commonly found in the selected device family. This will result in additional logic around the register.
INFO:Xst:1608 - Relative priorities of control signals on register <m> differ from those commonly found in the selected device family. This will result in additional logic around the register.
INFO:Xst:1608 - Relative priorities of control signals on register <s> differ from those commonly found in the selected device family. This will result in additional logic around the register.
    Found 4-bit up counter for signal <dm>.
    Found 4-bit adder for signal <dm$addsub0000> created at line 76.
    Found 4-bit up counter for signal <ds>.
    Found 4-bit adder for signal <ds$addsub0000> created at line 70.
    Found 4-bit up counter for signal <m>.
    Found 4-bit adder for signal <m$addsub0000> created at line 73.
    Found 4-bit up counter for signal <s>.
    Found 4-bit adder for signal <s$addsub0000> created at line 67.
    Summary:
	inferred   4 Counter(s).
	inferred   4 Adder/Subtractor(s).
Unit <contador> synthesized.


Synthesizing Unit <multi>.
    Related source file is "C:/Users/Rafa/Desktop/probando/pfinal/pfinal/multi.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <playa>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <multi> synthesized.


Synthesizing Unit <refresco>.
    Related source file is "C:/Users/Rafa/Desktop/probando/pfinal/pfinal/refresco.vhd".
WARNING:Xst:1780 - Signal <reinicio> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 2-bit up counter for signal <conteo>.
    Summary:
	inferred   1 Counter(s).
Unit <refresco> synthesized.


Synthesizing Unit <decod>.
    Related source file is "C:/Users/Rafa/Desktop/probando/pfinal/pfinal/decodificador.vhd".
    Found 16x7-bit ROM for signal <led>.
    Summary:
	inferred   1 ROM(s).
Unit <decod> synthesized.


Synthesizing Unit <demux>.
    Related source file is "C:/Users/Rafa/Desktop/probando/pfinal/pfinal/demux.vhd".
    Found 1-bit 4-to-1 multiplexer for signal <an3>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <demux> synthesized.


Synthesizing Unit <cronometro>.
    Related source file is "C:/Users/Rafa/Desktop/probando/pfinal/pfinal/cronometro.vhd".
WARNING:Xst:653 - Signal <cerocero> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <cronometro> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 4-bit adder                                           : 4
# Counters                                             : 7
 14-bit up counter                                     : 1
 2-bit up counter                                      : 1
 25-bit up counter                                     : 1
 4-bit up counter                                      : 4
# Registers                                            : 2
 1-bit register                                        : 2
# Multiplexers                                         : 2
 1-bit 4-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 4-bit adder                                           : 4
# Counters                                             : 7
 14-bit up counter                                     : 1
 2-bit up counter                                      : 1
 25-bit up counter                                     : 1
 4-bit up counter                                      : 4
# Registers                                            : 2
 Flip-Flops                                            : 2
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cronometro> ...

Optimizing unit <clkseg> ...

Optimizing unit <contador> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cronometro, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 59
 Flip-Flops                                            : 59

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : cronometro.ngr
Top Level Output File Name         : cronometro
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 234
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 38
#      LUT2                        : 12
#      LUT2_D                      : 3
#      LUT2_L                      : 1
#      LUT3                        : 19
#      LUT3_L                      : 1
#      LUT4                        : 57
#      LUT4_D                      : 5
#      LUT4_L                      : 1
#      MUXCY                       : 44
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 39
# FlipFlops/Latches                : 59
#      FD                          : 1
#      FDCPE                       : 16
#      FDE                         : 2
#      FDR                         : 40
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 6
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                       75  out of   1920     3%  
 Number of Slice Flip Flops:             59  out of   3840     1%  
 Number of 4 input LUTs:                145  out of   3840     3%  
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    173    10%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)       | Load  |
-----------------------------------+-----------------------------+-------+
reloj/temp_refr                    | NONE(Inst_refresco/conteo_1)| 2     |
clk                                | BUFGP                       | 41    |
reloj/temp                         | NONE(cont/dm_0)             | 16    |
-----------------------------------+-----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------+------------------------+-------+
Control Signal                           | Buffer(FF name)        | Load  |
-----------------------------------------+------------------------+-------+
cont/dm_0__and0000(cont/dm_0__and00001:O)| NONE(cont/dm_0)        | 1     |
cont/dm_0__or0000(cont/dm_0__or00001:O)  | NONE(cont/dm_0)        | 1     |
cont/dm_1__and0000(cont/dm_1__and00001:O)| NONE(cont/dm_1)        | 1     |
cont/dm_1__or0000(cont/dm_1__or00001:O)  | NONE(cont/dm_1)        | 1     |
cont/dm_2__and0000(cont/dm_2__and00001:O)| NONE(cont/dm_2)        | 1     |
cont/dm_2__or0000(cont/dm_2__or00001:O)  | NONE(cont/dm_2)        | 1     |
cont/dm_3__and0000(cont/dm_3__and00001:O)| NONE(cont/dm_3)        | 1     |
cont/dm_3__or0000(cont/dm_3__or00001:O)  | NONE(cont/dm_3)        | 1     |
cont/ds_0__and0000(cont/ds_0__and00001:O)| NONE(cont/ds_0)        | 1     |
cont/ds_0__or0000(cont/ds_0__or00001:O)  | NONE(cont/ds_0)        | 1     |
cont/ds_1__and0000(cont/ds_1__and00001:O)| NONE(cont/ds_1)        | 1     |
cont/ds_1__or0000(cont/ds_1__or00001:O)  | NONE(cont/ds_1)        | 1     |
cont/ds_2__and0000(cont/ds_2__and00001:O)| NONE(cont/ds_2)        | 1     |
cont/ds_2__or0000(cont/ds_2__or00001:O)  | NONE(cont/ds_2)        | 1     |
cont/ds_3__and0000(cont/ds_3__and00001:O)| NONE(cont/ds_3)        | 1     |
cont/ds_3__or0000(cont/ds_3__or0000:O)   | NONE(cont/ds_3)        | 1     |
cont/m_0__and0000(cont/m_0__and00001:O)  | NONE(cont/m_0)         | 1     |
cont/m_0__or0000(cont/m_0__or00001:O)    | NONE(cont/m_0)         | 1     |
cont/m_1__and0000(cont/m_1__and00001:O)  | NONE(cont/m_1)         | 1     |
cont/m_1__or0000(cont/m_1__or00001:O)    | NONE(cont/m_1)         | 1     |
cont/m_2__and0000(cont/m_2__and00001:O)  | NONE(cont/m_2)         | 1     |
cont/m_2__or0000(cont/m_2__or00001:O)    | NONE(cont/m_2)         | 1     |
cont/m_3__and0000(cont/m_3__and00001:O)  | NONE(cont/m_3)         | 1     |
cont/m_3__or0000(cont/m_3__or0000:O)     | NONE(cont/m_3)         | 1     |
cont/s_0__and0000(cont/s_0__and00001:O)  | NONE(cont/s_0)         | 1     |
cont/s_0__or0000(cont/s_0__or00001:O)    | NONE(cont/s_0)         | 1     |
cont/s_1__and0000(cont/s_1__and00001:O)  | NONE(cont/s_1)         | 1     |
cont/s_1__or0000(cont/s_1__or00001:O)    | NONE(cont/s_1)         | 1     |
cont/s_2__and0000(cont/s_2__and00001:O)  | NONE(cont/s_2)         | 1     |
cont/s_2__or0000(cont/s_2__or00001:O)    | NONE(cont/s_2)         | 1     |
cont/s_3__and0000(cont/s_3__and00001:O)  | NONE(cont/s_3)         | 1     |
cont/s_3__or0000(cont/s_3__or00001:O)    | NONE(cont/s_3)         | 1     |
-----------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.433ns (Maximum Frequency: 155.455MHz)
   Minimum input arrival time before clock: 6.990ns
   Maximum output required time after clock: 11.558ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'reloj/temp_refr'
  Clock period: 2.937ns (frequency: 340.483MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.937ns (Levels of Logic = 1)
  Source:            Inst_refresco/conteo_1 (FF)
  Destination:       Inst_refresco/conteo_1 (FF)
  Source Clock:      reloj/temp_refr rising
  Destination Clock: reloj/temp_refr rising

  Data Path: Inst_refresco/conteo_1 to Inst_refresco/conteo_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.720   1.463  Inst_refresco/conteo_1 (Inst_refresco/conteo_1)
     LUT2:I0->O            1   0.551   0.000  Inst_refresco/Mcount_conteo_xor<1>11 (Result<1>)
     FD:D                      0.203          Inst_refresco/conteo_1
    ----------------------------------------
    Total                      2.937ns (1.474ns logic, 1.463ns route)
                                       (50.2% logic, 49.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.433ns (frequency: 155.455MHz)
  Total number of paths / destination ports: 1292 / 82
-------------------------------------------------------------------------
Delay:               6.433ns (Levels of Logic = 8)
  Source:            reloj/contador_5 (FF)
  Destination:       reloj/contador_24 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: reloj/contador_5 to reloj/contador_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.720   1.216  reloj/contador_5 (reloj/contador_5)
     LUT1:I0->O            1   0.551   0.000  reloj/temp_cmp_eq0000_wg_cy<0>_rt (reloj/temp_cmp_eq0000_wg_cy<0>_rt)
     MUXCY:S->O            1   0.500   0.000  reloj/temp_cmp_eq0000_wg_cy<0> (reloj/temp_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  reloj/temp_cmp_eq0000_wg_cy<1> (reloj/temp_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  reloj/temp_cmp_eq0000_wg_cy<2> (reloj/temp_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  reloj/temp_cmp_eq0000_wg_cy<3> (reloj/temp_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  reloj/temp_cmp_eq0000_wg_cy<4> (reloj/temp_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  reloj/temp_cmp_eq0000_wg_cy<5> (reloj/temp_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O          26   0.281   1.819  reloj/temp_cmp_eq0000_wg_cy<6> (reloj/temp_cmp_eq0000)
     FDR:R                     1.026          reloj/contador_0
    ----------------------------------------
    Total                      6.433ns (3.398ns logic, 3.035ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reloj/temp'
  Clock period: 6.334ns (frequency: 157.878MHz)
  Total number of paths / destination ports: 234 / 28
-------------------------------------------------------------------------
Delay:               6.334ns (Levels of Logic = 3)
  Source:            cont/m_2 (FF)
  Destination:       cont/dm_0 (FF)
  Source Clock:      reloj/temp rising
  Destination Clock: reloj/temp rising

  Data Path: cont/m_2 to cont/dm_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            8   0.720   1.278  cont/m_2 (cont/m_2)
     LUT3:I1->O            1   0.551   0.996  cont/dm_and00021_SW0_SW0 (N19)
     LUT4_D:I1->LO         1   0.551   0.168  cont/dm_and00021 (N42)
     LUT3:I2->O            4   0.551   0.917  cont/dm_and00031 (cont/dm_and0003)
     FDCPE:CE                  0.602          cont/dm_3
    ----------------------------------------
    Total                      6.334ns (2.975ns logic, 3.359ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reloj/temp'
  Total number of paths / destination ports: 52 / 26
-------------------------------------------------------------------------
Offset:              6.990ns (Levels of Logic = 4)
  Source:            ce (PAD)
  Destination:       cont/dm_2 (FF)
  Destination Clock: reloj/temp rising

  Data Path: ce to cont/dm_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   0.821   2.198  ce_IBUF (ce_IBUF)
     LUT2:I0->O            3   0.551   1.246  cont/dm_and00011 (cont/dm_and0001)
     LUT4:I0->O            1   0.551   0.869  cont/dm_and0002_SW1 (N21)
     LUT4:I2->O            1   0.551   0.000  cont/dm_Q_mux0000<2>1 (cont/dm_Q_mux0000<2>)
     FDCPE:D                   0.203          cont/dm_2
    ----------------------------------------
    Total                      6.990ns (2.677ns logic, 4.313ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reloj/temp_refr'
  Total number of paths / destination ports: 92 / 11
-------------------------------------------------------------------------
Offset:              11.558ns (Levels of Logic = 4)
  Source:            Inst_refresco/conteo_0 (FF)
  Destination:       sd<6> (PAD)
  Source Clock:      reloj/temp_refr rising

  Data Path: Inst_refresco/conteo_0 to sd<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             14   0.720   1.526  Inst_refresco/conteo_0 (Inst_refresco/conteo_0)
     LUT3:I0->O            1   0.551   0.000  Inst_multi/Mmux_playa_3 (Inst_multi/Mmux_playa_3)
     MUXF5:I1->O           7   0.360   1.405  Inst_multi/Mmux_playa_2_f5 (vayavaya<0>)
     LUT4:I0->O            1   0.551   0.801  Inst_decodificador/Mrom_led11 (sd_0_OBUF)
     OBUF:I->O                 5.644          sd_0_OBUF (sd<0>)
    ----------------------------------------
    Total                     11.558ns (7.826ns logic, 3.732ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reloj/temp'
  Total number of paths / destination ports: 112 / 7
-------------------------------------------------------------------------
Offset:              11.371ns (Levels of Logic = 4)
  Source:            cont/s_0 (FF)
  Destination:       sd<0> (PAD)
  Source Clock:      reloj/temp rising

  Data Path: cont/s_0 to sd<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q           11   0.720   1.339  cont/s_0 (cont/s_0)
     LUT3:I1->O            1   0.551   0.000  Inst_multi/Mmux_playa_4 (Inst_multi/Mmux_playa_4)
     MUXF5:I0->O           7   0.360   1.405  Inst_multi/Mmux_playa_2_f5 (vayavaya<0>)
     LUT4:I0->O            1   0.551   0.801  Inst_decodificador/Mrom_led11 (sd_0_OBUF)
     OBUF:I->O                 5.644          sd_0_OBUF (sd<0>)
    ----------------------------------------
    Total                     11.371ns (7.826ns logic, 3.545ns route)
                                       (68.8% logic, 31.2% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.75 secs
 
--> 

Total memory usage is 249480 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    5 (   0 filtered)

