// Seed: 2910733550
module module_0 (
    output uwire id_0,
    output tri1  id_1
);
  assign id_1 = 1;
  always @(id_3) if (1) assert (1);
endmodule
module module_1 (
    input  wire  id_0,
    output uwire id_1,
    input  wor   id_2,
    output tri   id_3,
    input  wand  id_4,
    input  wire  id_5,
    output tri1  id_6,
    input  tri0  id_7,
    input  tri   id_8,
    input  wor   id_9,
    input  tri   id_10,
    input  uwire id_11
);
  wire id_13;
  module_0(
      id_6, id_3
  );
endmodule
