Analysis & Synthesis report for toolflow
Wed Mar 27 18:58:04 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Logic Cells Representing Combinational Loops
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor
 14. Parameter Settings for User Entity Instance: mem:IMem
 15. Parameter Settings for User Entity Instance: mem:DMem
 16. Parameter Settings for User Entity Instance: pcRegister:PC_REG
 17. Parameter Settings for User Entity Instance: pcRegister:PC_REG|Nbit_reg_PC:REG
 18. Parameter Settings for User Entity Instance: mux2t1_5bit:G_MUX_REGDST
 19. Parameter Settings for User Entity Instance: mux2t1_5bit:G_MUX_REGDST2
 20. Parameter Settings for User Entity Instance: MIPSregister:G_REG
 21. Parameter Settings for User Entity Instance: MIPSregister:G_REG|andg2N:and1
 22. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:reg0
 23. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:1:REG
 24. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:2:REG
 25. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:3:REG
 26. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:4:REG
 27. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:5:REG
 28. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:6:REG
 29. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:7:REG
 30. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:8:REG
 31. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:9:REG
 32. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:10:REG
 33. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:11:REG
 34. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:12:REG
 35. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:13:REG
 36. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:14:REG
 37. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:15:REG
 38. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:16:REG
 39. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:17:REG
 40. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:18:REG
 41. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:19:REG
 42. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:20:REG
 43. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:21:REG
 44. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:22:REG
 45. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:23:REG
 46. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:24:REG
 47. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:25:REG
 48. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:26:REG
 49. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:27:REG
 50. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:28:REG
 51. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:29:REG
 52. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:30:REG
 53. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:31:REG
 54. Parameter Settings for User Entity Instance: alu:G_ALU|mux2t1_N:G_MUX_IMM
 55. Parameter Settings for User Entity Instance: alu:G_ALU|mux2t1_5bit:G_MUX_LUI
 56. Parameter Settings for User Entity Instance: alu:G_ALU|nBitAddSub:G_ADDSUB
 57. Parameter Settings for User Entity Instance: alu:G_ALU|nBitAddSub:G_ADDSUB|onesComp:N_Bit_Inv
 58. Parameter Settings for User Entity Instance: alu:G_ALU|nBitAddSub:G_ADDSUB|mux2t1_N:N_Bit_Mux
 59. Parameter Settings for User Entity Instance: alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder
 60. Parameter Settings for User Entity Instance: alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1_N:G_INPUT_MUX
 61. Parameter Settings for User Entity Instance: alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1_N:G_OUTPUT_MUX
 62. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_LEFT_SHIFT|mux2t1_N:G_INPUT_MUX
 63. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_LEFT_SHIFT|mux2t1_N:G_OUTPUT_MUX
 64. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_RIGHT_SHIFT|mux2t1_N:G_INPUT_MUX
 65. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_RIGHT_SHIFT|mux2t1_N:G_OUTPUT_MUX
 66. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|nBitAdder:G_ADD
 67. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_RIGHT_SHIFT_PC|mux2t1_N:G_INPUT_MUX
 68. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_RIGHT_SHIFT_PC|mux2t1_N:G_OUTPUT_MUX
 69. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_LEFT_SHIFT_PC|mux2t1_N:G_INPUT_MUX
 70. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_LEFT_SHIFT_PC|mux2t1_N:G_OUTPUT_MUX
 71. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|nBitAdder:G_ADD2
 72. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|mux2t1_N:G_MUX
 73. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA
 74. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD
 75. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2
 76. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC
 77. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_BRANCH
 78. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JUMP
 79. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JAL1
 80. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR
 81. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JAL2
 82. Parameter Settings for User Entity Instance: mux2t1_N:G_MUX_ALU_MEM
 83. Parameter Settings for User Entity Instance: mux2t1_N:G_MUX_JAL
 84. Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JAL2"
 85. Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC"
 86. Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2"
 87. Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|Extender:G_EXTEND"
 88. Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD"
 89. Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA"
 90. Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|jump:JUMP1|nBitAdder:G_ADD2"
 91. Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_LEFT_SHIFT_PC"
 92. Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_RIGHT_SHIFT_PC"
 93. Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|jump:JUMP1|nBitAdder:G_ADD"
 94. Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_RIGHT_SHIFT"
 95. Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_LEFT_SHIFT"
 96. Port Connectivity Checks: "alu:G_ALU|nBitAddSub:G_ADDSUB"
 97. Port Connectivity Checks: "alu:G_ALU|mux2t1_5bit:G_MUX_LUI"
 98. Port Connectivity Checks: "alu:G_ALU"
 99. Port Connectivity Checks: "control:G_CTL"
100. Port Connectivity Checks: "MIPSregister:G_REG|Nbit_reg:reg0"
101. Port Connectivity Checks: "MIPSregister:G_REG|andg2N:and1"
102. Port Connectivity Checks: "mux2t1_5bit:G_MUX_REGDST2"
103. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:31:REG"
104. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:30:REG"
105. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:29:REG"
106. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:28:REG"
107. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:27:REG"
108. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:26:REG"
109. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:25:REG"
110. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:24:REG"
111. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:23:REG"
112. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:22:REG"
113. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:21:REG"
114. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:20:REG"
115. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:19:REG"
116. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:18:REG"
117. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:17:REG"
118. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:16:REG"
119. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:15:REG"
120. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:14:REG"
121. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:13:REG"
122. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:12:REG"
123. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:11:REG"
124. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:10:REG"
125. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:9:REG"
126. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:8:REG"
127. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:7:REG"
128. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:6:REG"
129. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:5:REG"
130. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:4:REG"
131. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:3:REG"
132. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:2:REG"
133. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:1:REG"
134. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:0:REG"
135. Port Connectivity Checks: "pcRegister:PC_REG"
136. Post-Synthesis Netlist Statistics for Top Partition
137. Elapsed Time Per Partition
138. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 27 18:58:02 2024           ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Revision Name                      ; toolflow                                        ;
; Top-level Entity Name              ; MIPS_Processor                                  ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 114,581                                         ;
;     Total combinational functions  ; 48,117                                          ;
;     Dedicated logic registers      ; 66,560                                          ;
; Total registers                    ; 66560                                           ;
; Total pins                         ; 99                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; MIPS_Processor     ; toolflow           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+---------------------------------------------+-----------------+-----------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path            ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                       ; Library ;
+---------------------------------------------+-----------------+-----------------+------------------------------------------------------------------------------------+---------+
; ../../proj/src/MIPS_types.vhd               ; yes             ; User VHDL File  ; /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/MIPS_types.vhd               ;         ;
; ../../proj/src/TopLevel/Barrel_Shifter.vhd  ; yes             ; User VHDL File  ; /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/Barrel_Shifter.vhd  ;         ;
; ../../proj/src/TopLevel/Control.vhd         ; yes             ; User VHDL File  ; /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/Control.vhd         ;         ;
; ../../proj/src/TopLevel/Extender.vhd        ; yes             ; User VHDL File  ; /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/Extender.vhd        ;         ;
; ../../proj/src/TopLevel/MIPS_Processor.vhd  ; yes             ; User VHDL File  ; /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd  ;         ;
; ../../proj/src/TopLevel/MIPSregister.vhd    ; yes             ; User VHDL File  ; /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPSregister.vhd    ;         ;
; ../../proj/src/TopLevel/Nbit_reg.vhd        ; yes             ; User VHDL File  ; /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/Nbit_reg.vhd        ;         ;
; ../../proj/src/TopLevel/Nbit_reg_PC.vhd     ; yes             ; User VHDL File  ; /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/Nbit_reg_PC.vhd     ;         ;
; ../../proj/src/TopLevel/alu.vhd             ; yes             ; User VHDL File  ; /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/alu.vhd             ;         ;
; ../../proj/src/TopLevel/andg2.vhd           ; yes             ; User VHDL File  ; /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/andg2.vhd           ;         ;
; ../../proj/src/TopLevel/andg2N.vhd          ; yes             ; User VHDL File  ; /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/andg2N.vhd          ;         ;
; ../../proj/src/TopLevel/branch.vhd          ; yes             ; User VHDL File  ; /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/branch.vhd          ;         ;
; ../../proj/src/TopLevel/branchALU.vhd       ; yes             ; User VHDL File  ; /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/branchALU.vhd       ;         ;
; ../../proj/src/TopLevel/decoder.vhd         ; yes             ; User VHDL File  ; /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/decoder.vhd         ;         ;
; ../../proj/src/TopLevel/dffg.vhd            ; yes             ; User VHDL File  ; /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/dffg.vhd            ;         ;
; ../../proj/src/TopLevel/dffg_PC.vhd         ; yes             ; User VHDL File  ; /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/dffg_PC.vhd         ;         ;
; ../../proj/src/TopLevel/fetchLogic.vhd      ; yes             ; User VHDL File  ; /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/fetchLogic.vhd      ;         ;
; ../../proj/src/TopLevel/fullAdder.vhd       ; yes             ; User VHDL File  ; /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/fullAdder.vhd       ;         ;
; ../../proj/src/TopLevel/invg.vhd            ; yes             ; User VHDL File  ; /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/invg.vhd            ;         ;
; ../../proj/src/TopLevel/jump.vhd            ; yes             ; User VHDL File  ; /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/jump.vhd            ;         ;
; ../../proj/src/TopLevel/mem.vhd             ; yes             ; User VHDL File  ; /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/mem.vhd             ;         ;
; ../../proj/src/TopLevel/mux2t1.vhd          ; yes             ; User VHDL File  ; /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/mux2t1.vhd          ;         ;
; ../../proj/src/TopLevel/mux2t1_5bit.vhd     ; yes             ; User VHDL File  ; /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/mux2t1_5bit.vhd     ;         ;
; ../../proj/src/TopLevel/mux2t1_N.vhd        ; yes             ; User VHDL File  ; /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/mux2t1_N.vhd        ;         ;
; ../../proj/src/TopLevel/mux2t1_dataflow.vhd ; yes             ; User VHDL File  ; /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/mux2t1_dataflow.vhd ;         ;
; ../../proj/src/TopLevel/my_32t1_mux.vhd     ; yes             ; User VHDL File  ; /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/my_32t1_mux.vhd     ;         ;
; ../../proj/src/TopLevel/nBitAddSub.vhd      ; yes             ; User VHDL File  ; /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/nBitAddSub.vhd      ;         ;
; ../../proj/src/TopLevel/nBitAdder.vhd       ; yes             ; User VHDL File  ; /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/nBitAdder.vhd       ;         ;
; ../../proj/src/TopLevel/nBitAnd.vhd         ; yes             ; User VHDL File  ; /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/nBitAnd.vhd         ;         ;
; ../../proj/src/TopLevel/nBitNor.vhd         ; yes             ; User VHDL File  ; /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/nBitNor.vhd         ;         ;
; ../../proj/src/TopLevel/nBitOr.vhd          ; yes             ; User VHDL File  ; /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/nBitOr.vhd          ;         ;
; ../../proj/src/TopLevel/nBitXor.vhd         ; yes             ; User VHDL File  ; /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/nBitXor.vhd         ;         ;
; ../../proj/src/TopLevel/onesComp.vhd        ; yes             ; User VHDL File  ; /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/onesComp.vhd        ;         ;
; ../../proj/src/TopLevel/org2.vhd            ; yes             ; User VHDL File  ; /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/org2.vhd            ;         ;
; ../../proj/src/TopLevel/pcRegister.vhd      ; yes             ; User VHDL File  ; /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/pcRegister.vhd      ;         ;
; ../../proj/src/TopLevel/selectOperation.vhd ; yes             ; User VHDL File  ; /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/selectOperation.vhd ;         ;
; ../../proj/src/TopLevel/setLessThan.vhd     ; yes             ; User VHDL File  ; /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/setLessThan.vhd     ;         ;
; ../../proj/src/TopLevel/shift.vhd           ; yes             ; User VHDL File  ; /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/shift.vhd           ;         ;
; ../../proj/src/TopLevel/xorg2.vhd           ; yes             ; User VHDL File  ; /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/xorg2.vhd           ;         ;
+---------------------------------------------+-----------------+-----------------+------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 114,581    ;
;                                             ;            ;
; Total combinational functions               ; 48117      ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 45822      ;
;     -- 3 input functions                    ; 1482       ;
;     -- <=2 input functions                  ; 813        ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 48086      ;
;     -- arithmetic mode                      ; 31         ;
;                                             ;            ;
; Total registers                             ; 66560      ;
;     -- Dedicated logic registers            ; 66560      ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 99         ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; iCLK~input ;
; Maximum fan-out                             ; 66560      ;
; Total fan-out                               ; 390167     ;
; Average fan-out                             ; 3.40       ;
+---------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                            ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                  ; Entity Name     ; Library Name ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |MIPS_Processor                                       ; 48117 (10)          ; 66560 (0)                 ; 0           ; 0            ; 0       ; 0         ; 99   ; 0            ; |MIPS_Processor                                                                                                      ; MIPS_Processor  ; work         ;
;    |MIPSregister:G_REG|                               ; 1335 (0)            ; 992 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG                                                                                   ; MIPSregister    ; work         ;
;       |Nbit_reg:\regi:10:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG                                                             ; Nbit_reg        ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg            ; work         ;
;       |Nbit_reg:\regi:11:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG                                                             ; Nbit_reg        ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg            ; work         ;
;       |Nbit_reg:\regi:12:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG                                                             ; Nbit_reg        ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg            ; work         ;
;       |Nbit_reg:\regi:13:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG                                                             ; Nbit_reg        ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg            ; work         ;
;       |Nbit_reg:\regi:14:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG                                                             ; Nbit_reg        ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg            ; work         ;
;       |Nbit_reg:\regi:15:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG                                                             ; Nbit_reg        ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg            ; work         ;
;       |Nbit_reg:\regi:16:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG                                                             ; Nbit_reg        ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg            ; work         ;
;       |Nbit_reg:\regi:17:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG                                                             ; Nbit_reg        ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg            ; work         ;
;       |Nbit_reg:\regi:18:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG                                                             ; Nbit_reg        ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg            ; work         ;
;       |Nbit_reg:\regi:19:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG                                                             ; Nbit_reg        ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg            ; work         ;
;       |Nbit_reg:\regi:1:REG|                          ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG                                                              ; Nbit_reg        ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:0:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:10:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:11:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:12:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:13:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:14:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:15:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:16:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:17:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:18:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:19:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:1:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:20:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:21:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:22:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:23:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:24:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:25:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:26:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:27:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:28:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:29:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:2:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:30:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:31:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:3:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:4:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:5:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:6:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:7:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:8:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:9:REG                                       ; dffg            ; work         ;
;       |Nbit_reg:\regi:20:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG                                                             ; Nbit_reg        ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg            ; work         ;
;       |Nbit_reg:\regi:21:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG                                                             ; Nbit_reg        ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg            ; work         ;
;       |Nbit_reg:\regi:22:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG                                                             ; Nbit_reg        ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg            ; work         ;
;       |Nbit_reg:\regi:23:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG                                                             ; Nbit_reg        ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg            ; work         ;
;       |Nbit_reg:\regi:24:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG                                                             ; Nbit_reg        ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg            ; work         ;
;       |Nbit_reg:\regi:25:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG                                                             ; Nbit_reg        ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg            ; work         ;
;       |Nbit_reg:\regi:26:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG                                                             ; Nbit_reg        ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg            ; work         ;
;       |Nbit_reg:\regi:27:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG                                                             ; Nbit_reg        ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg            ; work         ;
;       |Nbit_reg:\regi:28:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG                                                             ; Nbit_reg        ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg            ; work         ;
;       |Nbit_reg:\regi:29:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG                                                             ; Nbit_reg        ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg            ; work         ;
;       |Nbit_reg:\regi:2:REG|                          ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG                                                              ; Nbit_reg        ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:0:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:10:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:11:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:12:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:13:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:14:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:15:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:16:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:17:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:18:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:19:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:1:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:20:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:21:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:22:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:23:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:24:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:25:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:26:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:27:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:28:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:29:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:2:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:30:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:31:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:3:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:4:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:5:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:6:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:7:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:8:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:9:REG                                       ; dffg            ; work         ;
;       |Nbit_reg:\regi:30:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG                                                             ; Nbit_reg        ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg            ; work         ;
;       |Nbit_reg:\regi:31:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG                                                             ; Nbit_reg        ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg            ; work         ;
;       |Nbit_reg:\regi:3:REG|                          ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG                                                              ; Nbit_reg        ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:0:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:10:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:11:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:12:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:13:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:14:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:15:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:16:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:17:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:18:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:19:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:1:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:20:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:21:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:22:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:23:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:24:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:25:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:26:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:27:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:28:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:29:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:2:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:30:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:31:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:3:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:4:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:5:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:6:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:7:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:8:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:9:REG                                       ; dffg            ; work         ;
;       |Nbit_reg:\regi:4:REG|                          ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG                                                              ; Nbit_reg        ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:0:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:10:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:11:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:12:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:13:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:14:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:15:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:16:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:17:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:18:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:19:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:1:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:20:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:21:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:22:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:23:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:24:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:25:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:26:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:27:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:28:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:29:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:2:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:30:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:31:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:3:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:4:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:5:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:6:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:7:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:8:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:9:REG                                       ; dffg            ; work         ;
;       |Nbit_reg:\regi:5:REG|                          ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG                                                              ; Nbit_reg        ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:0:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:10:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:11:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:12:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:13:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:14:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:15:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:16:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:17:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:18:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:19:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:1:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:20:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:21:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:22:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:23:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:24:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:25:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:26:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:27:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:28:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:29:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:2:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:30:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:31:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:3:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:4:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:5:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:6:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:7:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:8:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:9:REG                                       ; dffg            ; work         ;
;       |Nbit_reg:\regi:6:REG|                          ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG                                                              ; Nbit_reg        ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:0:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:10:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:11:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:12:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:13:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:14:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:15:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:16:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:17:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:18:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:19:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:1:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:20:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:21:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:22:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:23:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:24:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:25:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:26:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:27:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:28:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:29:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:2:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:30:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:31:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:3:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:4:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:5:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:6:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:7:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:8:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:9:REG                                       ; dffg            ; work         ;
;       |Nbit_reg:\regi:7:REG|                          ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG                                                              ; Nbit_reg        ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:0:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:10:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:11:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:12:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:13:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:14:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:15:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:16:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:17:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:18:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:19:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:1:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:20:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:21:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:22:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:23:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:24:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:25:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:26:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:27:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:28:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:29:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:2:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:30:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:31:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:3:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:4:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:5:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:6:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:7:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:8:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:9:REG                                       ; dffg            ; work         ;
;       |Nbit_reg:\regi:8:REG|                          ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG                                                              ; Nbit_reg        ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:0:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:10:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:11:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:12:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:13:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:14:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:15:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:16:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:17:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:18:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:19:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:1:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:20:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:21:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:22:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:23:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:24:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:25:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:26:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:27:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:28:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:29:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:2:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:30:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:31:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:3:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:4:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:5:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:6:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:7:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:8:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:9:REG                                       ; dffg            ; work         ;
;       |Nbit_reg:\regi:9:REG|                          ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG                                                              ; Nbit_reg        ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:0:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:10:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:11:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:12:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:13:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:14:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:15:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:16:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:17:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:18:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:19:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:1:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:20:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:21:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:22:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:23:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:24:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:25:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:26:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:27:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:28:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:29:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:2:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:30:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:31:REG                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:3:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:4:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:5:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:6:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:7:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:8:REG                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:9:REG                                       ; dffg            ; work         ;
;       |decoder:dec1|                                  ; 39 (39)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|decoder:dec1                                                                      ; decoder         ; work         ;
;       |my_32t1_mux:mux1|                              ; 645 (645)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|my_32t1_mux:mux1                                                                  ; my_32t1_mux     ; work         ;
;       |my_32t1_mux:mux2|                              ; 651 (651)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|my_32t1_mux:mux2                                                                  ; my_32t1_mux     ; work         ;
;    |alu:G_ALU|                                        ; 586 (2)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU                                                                                            ; alu             ; work         ;
;       |Barrel_Shifter:G_SHIFT|                        ; 201 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT                                                                     ; Barrel_Shifter  ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_INPUTS:0:MUXI|       ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:0:MUXI                                ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:0:MUXI|org2:g_or                      ; org2            ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_INPUTS:10:MUXI|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:10:MUXI                               ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:10:MUXI|org2:g_or                     ; org2            ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_INPUTS:11:MUXI|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:11:MUXI                               ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:11:MUXI|org2:g_or                     ; org2            ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_INPUTS:12:MUXI|      ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:12:MUXI                               ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:12:MUXI|org2:g_or                     ; org2            ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_INPUTS:13:MUXI|      ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:13:MUXI                               ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:13:MUXI|org2:g_or                     ; org2            ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_INPUTS:14:MUXI|      ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:14:MUXI                               ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:14:MUXI|org2:g_or                     ; org2            ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_INPUTS:15:MUXI|      ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:15:MUXI                               ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:15:MUXI|org2:g_or                     ; org2            ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_INPUTS:1:MUXI|       ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:1:MUXI                                ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:1:MUXI|org2:g_or                      ; org2            ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_INPUTS:2:MUXI|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:2:MUXI                                ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:2:MUXI|org2:g_or                      ; org2            ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_INPUTS:3:MUXI|       ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:3:MUXI                                ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:3:MUXI|org2:g_or                      ; org2            ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_INPUTS:4:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:4:MUXI                                ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:4:MUXI|org2:g_or                      ; org2            ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_INPUTS:5:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:5:MUXI                                ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:5:MUXI|org2:g_or                      ; org2            ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_INPUTS:6:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:6:MUXI                                ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:6:MUXI|org2:g_or                      ; org2            ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_INPUTS:7:MUXI|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:7:MUXI                                ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:7:MUXI|org2:g_or                      ; org2            ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_INPUTS:8:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:8:MUXI                                ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:8:MUXI|org2:g_or                      ; org2            ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_INPUTS:9:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:9:MUXI                                ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:9:MUXI|org2:g_or                      ; org2            ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_MSB:16:MUX_16_SHIFT| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:16:MUX_16_SHIFT                          ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:16:MUX_16_SHIFT|org2:g_or                ; org2            ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_MSB:17:MUX_16_SHIFT| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:17:MUX_16_SHIFT                          ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:17:MUX_16_SHIFT|org2:g_or                ; org2            ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_MSB:18:MUX_16_SHIFT| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:18:MUX_16_SHIFT                          ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:18:MUX_16_SHIFT|org2:g_or                ; org2            ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_MSB:19:MUX_16_SHIFT| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:19:MUX_16_SHIFT                          ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:19:MUX_16_SHIFT|org2:g_or                ; org2            ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_MSB:20:MUX_16_SHIFT| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:20:MUX_16_SHIFT                          ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:20:MUX_16_SHIFT|org2:g_or                ; org2            ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_MSB:21:MUX_16_SHIFT| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:21:MUX_16_SHIFT                          ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:21:MUX_16_SHIFT|org2:g_or                ; org2            ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_MSB:22:MUX_16_SHIFT| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:22:MUX_16_SHIFT                          ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:22:MUX_16_SHIFT|org2:g_or                ; org2            ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_MSB:23:MUX_16_SHIFT| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:23:MUX_16_SHIFT                          ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:23:MUX_16_SHIFT|org2:g_or                ; org2            ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_MSB:24:MUX_16_SHIFT| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:24:MUX_16_SHIFT                          ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:24:MUX_16_SHIFT|org2:g_or                ; org2            ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_MSB:25:MUX_16_SHIFT| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:25:MUX_16_SHIFT                          ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:25:MUX_16_SHIFT|org2:g_or                ; org2            ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_MSB:26:MUX_16_SHIFT| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:26:MUX_16_SHIFT                          ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:26:MUX_16_SHIFT|org2:g_or                ; org2            ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_MSB:27:MUX_16_SHIFT| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:27:MUX_16_SHIFT                          ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:27:MUX_16_SHIFT|org2:g_or                ; org2            ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_MSB:28:MUX_16_SHIFT| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:28:MUX_16_SHIFT                          ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:28:MUX_16_SHIFT|org2:g_or                ; org2            ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_MSB:29:MUX_16_SHIFT| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:29:MUX_16_SHIFT                          ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:29:MUX_16_SHIFT|org2:g_or                ; org2            ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_MSB:30:MUX_16_SHIFT| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:30:MUX_16_SHIFT                          ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:30:MUX_16_SHIFT|org2:g_or                ; org2            ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_MSB:31:MUX_16_SHIFT| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:31:MUX_16_SHIFT                          ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:31:MUX_16_SHIFT|org2:g_or                ; org2            ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:10:MUXI|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:10:MUXI                                       ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:10:MUXI|org2:g_or                             ; org2            ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:11:MUXI|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:11:MUXI                                       ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:11:MUXI|org2:g_or                             ; org2            ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:12:MUXI|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:12:MUXI                                       ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:12:MUXI|org2:g_or                             ; org2            ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:13:MUXI|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:13:MUXI                                       ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:13:MUXI|org2:g_or                             ; org2            ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:14:MUXI|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:14:MUXI                                       ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:14:MUXI|org2:g_or                             ; org2            ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:16:MUXI|              ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:16:MUXI                                       ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:16:MUXI|org2:g_or                             ; org2            ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:17:MUXI|              ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:17:MUXI                                       ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:17:MUXI|org2:g_or                             ; org2            ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:18:MUXI|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:18:MUXI                                       ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:18:MUXI|org2:g_or                             ; org2            ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:19:MUXI|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:19:MUXI                                       ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:19:MUXI|org2:g_or                             ; org2            ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:20:MUXI|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:20:MUXI                                       ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:20:MUXI|org2:g_or                             ; org2            ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:21:MUXI|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:21:MUXI                                       ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:21:MUXI|org2:g_or                             ; org2            ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:22:MUXI|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:22:MUXI                                       ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:22:MUXI|org2:g_or                             ; org2            ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:23:MUXI|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:23:MUXI                                       ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:23:MUXI|org2:g_or                             ; org2            ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:24:MUXI|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:24:MUXI                                       ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:24:MUXI|org2:g_or                             ; org2            ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:25:MUXI|              ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:25:MUXI                                       ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:25:MUXI|org2:g_or                             ; org2            ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:26:MUXI|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:26:MUXI                                       ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:26:MUXI|org2:g_or                             ; org2            ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:27:MUXI|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:27:MUXI                                       ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:27:MUXI|org2:g_or                             ; org2            ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:28:MUXI|              ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:28:MUXI                                       ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:28:MUXI|org2:g_or                             ; org2            ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:29:MUXI|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:29:MUXI                                       ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:29:MUXI|org2:g_or                             ; org2            ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:2:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:2:MUXI                                        ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:2:MUXI|org2:g_or                              ; org2            ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:30:MUXI|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:30:MUXI                                       ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:30:MUXI|org2:g_or                             ; org2            ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:3:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:3:MUXI                                        ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:3:MUXI|org2:g_or                              ; org2            ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:4:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:4:MUXI                                        ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:4:MUXI|org2:g_or                              ; org2            ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:5:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:5:MUXI                                        ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:5:MUXI|org2:g_or                              ; org2            ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:6:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:6:MUXI                                        ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:6:MUXI|org2:g_or                              ; org2            ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:7:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:7:MUXI                                        ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:7:MUXI|org2:g_or                              ; org2            ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:8:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:8:MUXI                                        ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:8:MUXI|org2:g_or                              ; org2            ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:9:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:9:MUXI                                        ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:9:MUXI|org2:g_or                              ; org2            ; work         ;
;          |mux2t1:\G_MUX_2_SHIFT_INPUTS:10:MUXI|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:10:MUXI                                ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:10:MUXI|org2:g_or                      ; org2            ; work         ;
;          |mux2t1:\G_MUX_2_SHIFT_INPUTS:11:MUXI|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:11:MUXI                                ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:11:MUXI|org2:g_or                      ; org2            ; work         ;
;          |mux2t1:\G_MUX_2_SHIFT_INPUTS:13:MUXI|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:13:MUXI                                ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:13:MUXI|org2:g_or                      ; org2            ; work         ;
;          |mux2t1:\G_MUX_2_SHIFT_INPUTS:15:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:15:MUXI                                ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:15:MUXI|org2:g_or                      ; org2            ; work         ;
;          |mux2t1:\G_MUX_2_SHIFT_INPUTS:28:MUXI|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:28:MUXI                                ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:28:MUXI|org2:g_or                      ; org2            ; work         ;
;          |mux2t1:\G_MUX_2_SHIFT_INPUTS:29:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:29:MUXI                                ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:29:MUXI|org2:g_or                      ; org2            ; work         ;
;          |mux2t1:\G_MUX_2_SHIFT_INPUTS:4:MUXI|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:4:MUXI                                 ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:4:MUXI|org2:g_or                       ; org2            ; work         ;
;          |mux2t1:\G_MUX_2_SHIFT_INPUTS:5:MUXI|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:5:MUXI                                 ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:5:MUXI|org2:g_or                       ; org2            ; work         ;
;          |mux2t1:\G_MUX_2_SHIFT_INPUTS:6:MUXI|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:6:MUXI                                 ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:6:MUXI|org2:g_or                       ; org2            ; work         ;
;          |mux2t1:\G_MUX_2_SHIFT_INPUTS:7:MUXI|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:7:MUXI                                 ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:7:MUXI|org2:g_or                       ; org2            ; work         ;
;          |mux2t1:\G_MUX_2_SHIFT_INPUTS:8:MUXI|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:8:MUXI                                 ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:8:MUXI|org2:g_or                       ; org2            ; work         ;
;          |mux2t1:\G_MUX_2_SHIFT_INPUTS:9:MUXI|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:9:MUXI                                 ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:9:MUXI|org2:g_or                       ; org2            ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:10:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:10:MUXI                                ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:10:MUXI|org2:g_or                      ; org2            ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:11:MUXI|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:11:MUXI                                ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:11:MUXI|org2:g_or                      ; org2            ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:12:MUXI|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:12:MUXI                                ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:12:MUXI|org2:g_or                      ; org2            ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:13:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:13:MUXI                                ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:13:MUXI|org2:g_or                      ; org2            ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:14:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:14:MUXI                                ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:14:MUXI|org2:g_or                      ; org2            ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:15:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:15:MUXI                                ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:15:MUXI|org2:g_or                      ; org2            ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:16:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:16:MUXI                                ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:16:MUXI|org2:g_or                      ; org2            ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:17:MUXI|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:17:MUXI                                ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:17:MUXI|org2:g_or                      ; org2            ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:18:MUXI|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:18:MUXI                                ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:18:MUXI|org2:g_or                      ; org2            ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:19:MUXI|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:19:MUXI                                ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:19:MUXI|org2:g_or                      ; org2            ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:20:MUXI|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:20:MUXI                                ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:20:MUXI|org2:g_or                      ; org2            ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:21:MUXI|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:21:MUXI                                ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:21:MUXI|org2:g_or                      ; org2            ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:22:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:22:MUXI                                ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:22:MUXI|org2:g_or                      ; org2            ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:23:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:23:MUXI                                ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:23:MUXI|org2:g_or                      ; org2            ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:24:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:24:MUXI                                ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:24:MUXI|org2:g_or                      ; org2            ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:25:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:25:MUXI                                ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:25:MUXI|org2:g_or                      ; org2            ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:26:MUXI|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:26:MUXI                                ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:26:MUXI|org2:g_or                      ; org2            ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:27:MUXI|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:27:MUXI                                ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:27:MUXI|org2:g_or                      ; org2            ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:8:MUXI|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:8:MUXI                                 ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:8:MUXI|org2:g_or                       ; org2            ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:9:MUXI|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:9:MUXI                                 ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:9:MUXI|org2:g_or                       ; org2            ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_MSB:31:MUX_4_SHIFT|   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_MSB:31:MUX_4_SHIFT                            ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_MSB:31:MUX_4_SHIFT|org2:g_or                  ; org2            ; work         ;
;          |mux2t1:\G_MUX_8_SHIFT_INPUTS:20:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_8_SHIFT_INPUTS:20:MUXI                                ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_8_SHIFT_INPUTS:20:MUXI|org2:g_or                      ; org2            ; work         ;
;          |mux2t1:\G_MUX_8_SHIFT_INPUTS:21:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_8_SHIFT_INPUTS:21:MUXI                                ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_8_SHIFT_INPUTS:21:MUXI|org2:g_or                      ; org2            ; work         ;
;          |mux2t1:\G_MUX_8_SHIFT_INPUTS:22:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_8_SHIFT_INPUTS:22:MUXI                                ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_8_SHIFT_INPUTS:22:MUXI|org2:g_or                      ; org2            ; work         ;
;          |mux2t1:\G_MUX_8_SHIFT_INPUTS:23:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_8_SHIFT_INPUTS:23:MUXI                                ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_8_SHIFT_INPUTS:23:MUXI|org2:g_or                      ; org2            ; work         ;
;          |mux2t1:\G_MUX_8_SHIFT_MSB:29:MUX_8_SHIFT|   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_8_SHIFT_MSB:29:MUX_8_SHIFT                            ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_8_SHIFT_MSB:29:MUX_8_SHIFT|org2:g_or                  ; org2            ; work         ;
;          |mux2t1:\G_MUX_8_SHIFT_MSB:30:MUX_8_SHIFT|   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_8_SHIFT_MSB:30:MUX_8_SHIFT                            ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_8_SHIFT_MSB:30:MUX_8_SHIFT|org2:g_or                  ; org2            ; work         ;
;          |mux2t1:\G_MUX_8_SHIFT_MSB:31:MUX_8_SHIFT|   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_8_SHIFT_MSB:31:MUX_8_SHIFT                            ; mux2t1          ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_8_SHIFT_MSB:31:MUX_8_SHIFT|org2:g_or                  ; org2            ; work         ;
;          |mux2t1_N:G_INPUT_MUX|                       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1_N:G_INPUT_MUX                                                ; mux2t1_N        ; work         ;
;             |mux2t1_dataflow:\G_NBit_MUX:31:MUXI|     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1_N:G_INPUT_MUX|mux2t1_dataflow:\G_NBit_MUX:31:MUXI            ; mux2t1_dataflow ; work         ;
;       |branchALU:G_BRANCH|                            ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|branchALU:G_BRANCH                                                                         ; branchALU       ; work         ;
;       |mux2t1_5bit:G_MUX_LUI|                         ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_5bit:G_MUX_LUI                                                                      ; mux2t1_5bit     ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:0:MUXI|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_5bit:G_MUX_LUI|mux2t1_dataflow:\G_NBit_MUX:0:MUXI                                   ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:1:MUXI|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_5bit:G_MUX_LUI|mux2t1_dataflow:\G_NBit_MUX:1:MUXI                                   ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:2:MUXI|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_5bit:G_MUX_LUI|mux2t1_dataflow:\G_NBit_MUX:2:MUXI                                   ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:3:MUXI|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_5bit:G_MUX_LUI|mux2t1_dataflow:\G_NBit_MUX:3:MUXI                                   ; mux2t1_dataflow ; work         ;
;       |mux2t1_N:G_MUX_IMM|                            ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM                                                                         ; mux2t1_N        ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:0:MUXI|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:0:MUXI                                      ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:10:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:10:MUXI                                     ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:11:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:11:MUXI                                     ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:12:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:12:MUXI                                     ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:13:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:13:MUXI                                     ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:14:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:14:MUXI                                     ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:15:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:15:MUXI                                     ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:16:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:16:MUXI                                     ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:17:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:17:MUXI                                     ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:18:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:18:MUXI                                     ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:19:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:19:MUXI                                     ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:1:MUXI|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:1:MUXI                                      ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:20:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:20:MUXI                                     ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:21:MUXI|        ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:21:MUXI                                     ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:22:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:22:MUXI                                     ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:23:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:23:MUXI                                     ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:24:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:24:MUXI                                     ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:25:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:25:MUXI                                     ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:26:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:26:MUXI                                     ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:27:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:27:MUXI                                     ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:28:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:28:MUXI                                     ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:29:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:29:MUXI                                     ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:2:MUXI|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:2:MUXI                                      ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:30:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:30:MUXI                                     ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:31:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:31:MUXI                                     ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:3:MUXI|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:3:MUXI                                      ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:4:MUXI|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:4:MUXI                                      ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:5:MUXI|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:5:MUXI                                      ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:6:MUXI|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:6:MUXI                                      ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:7:MUXI|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:7:MUXI                                      ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:8:MUXI|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:8:MUXI                                      ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:9:MUXI|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:9:MUXI                                      ; mux2t1_dataflow ; work         ;
;       |nBitAddSub:G_ADDSUB|                           ; 58 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB                                                                        ; nBitAddSub      ; work         ;
;          |nBitAdder:N_Bit_Adder|                      ; 58 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder                                                  ; nBitAdder       ; work         ;
;             |fullAdder:ADDI|                          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:ADDI                                   ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:ADDI|org2:OR1                          ; org2            ; work         ;
;             |fullAdder:\G_NBit_Adder:10:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:10:ADDI1                 ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:10:ADDI1|org2:OR1        ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:10:ADDI1|xorg2:XOR2      ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:11:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:11:ADDI1                 ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:11:ADDI1|org2:OR1        ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:11:ADDI1|xorg2:XOR2      ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:12:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:12:ADDI1                 ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:12:ADDI1|org2:OR1        ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:12:ADDI1|xorg2:XOR2      ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:13:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:13:ADDI1                 ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:13:ADDI1|org2:OR1        ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:13:ADDI1|xorg2:XOR2      ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:14:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:14:ADDI1                 ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:14:ADDI1|org2:OR1        ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:14:ADDI1|xorg2:XOR2      ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:15:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:15:ADDI1                 ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:15:ADDI1|org2:OR1        ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:15:ADDI1|xorg2:XOR2      ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:16:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:16:ADDI1                 ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:16:ADDI1|org2:OR1        ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:16:ADDI1|xorg2:XOR2      ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:17:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:17:ADDI1                 ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:17:ADDI1|org2:OR1        ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:17:ADDI1|xorg2:XOR2      ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:18:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:18:ADDI1                 ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:18:ADDI1|org2:OR1        ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:18:ADDI1|xorg2:XOR2      ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:19:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:19:ADDI1                 ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:19:ADDI1|org2:OR1        ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:19:ADDI1|xorg2:XOR2      ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:1:ADDI1|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:1:ADDI1                  ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:1:ADDI1|org2:OR1         ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:1:ADDI1|xorg2:XOR2       ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:20:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:20:ADDI1                 ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:20:ADDI1|org2:OR1        ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:20:ADDI1|xorg2:XOR2      ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:21:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:21:ADDI1                 ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:21:ADDI1|org2:OR1        ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:21:ADDI1|xorg2:XOR2      ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:22:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:22:ADDI1                 ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:22:ADDI1|org2:OR1        ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:22:ADDI1|xorg2:XOR2      ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:23:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:23:ADDI1                 ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:23:ADDI1|org2:OR1        ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:23:ADDI1|xorg2:XOR2      ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:24:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:24:ADDI1                 ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:24:ADDI1|org2:OR1        ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:24:ADDI1|xorg2:XOR2      ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:25:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:25:ADDI1                 ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:25:ADDI1|org2:OR1        ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:25:ADDI1|xorg2:XOR2      ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:26:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:26:ADDI1                 ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:26:ADDI1|org2:OR1        ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:26:ADDI1|xorg2:XOR2      ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:27:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:27:ADDI1                 ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:27:ADDI1|org2:OR1        ; org2            ; work         ;
;             |fullAdder:\G_NBit_Adder:28:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:28:ADDI1                 ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:28:ADDI1|org2:OR1        ; org2            ; work         ;
;             |fullAdder:\G_NBit_Adder:29:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:29:ADDI1                 ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:29:ADDI1|org2:OR1        ; org2            ; work         ;
;             |fullAdder:\G_NBit_Adder:2:ADDI1|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:2:ADDI1                  ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:2:ADDI1|org2:OR1         ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:2:ADDI1|xorg2:XOR2       ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:3:ADDI1|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:3:ADDI1                  ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:3:ADDI1|org2:OR1         ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:3:ADDI1|xorg2:XOR2       ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:4:ADDI1|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:4:ADDI1                  ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:4:ADDI1|org2:OR1         ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:4:ADDI1|xorg2:XOR2       ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:5:ADDI1|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:5:ADDI1                  ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:5:ADDI1|org2:OR1         ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:5:ADDI1|xorg2:XOR2       ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:6:ADDI1|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:6:ADDI1                  ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:6:ADDI1|org2:OR1         ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:6:ADDI1|xorg2:XOR2       ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:7:ADDI1|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:7:ADDI1                  ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:7:ADDI1|org2:OR1         ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:7:ADDI1|xorg2:XOR2       ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:8:ADDI1|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:8:ADDI1                  ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:8:ADDI1|org2:OR1         ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:8:ADDI1|xorg2:XOR2       ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:9:ADDI1|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:9:ADDI1                  ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:9:ADDI1|org2:OR1         ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:9:ADDI1|xorg2:XOR2       ; xorg2           ; work         ;
;       |nBitAnd:G_AND|                                 ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAnd:G_AND                                                                              ; nBitAnd         ; work         ;
;          |andg2:\G_NBit_AND:11:NBitAnd|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAnd:G_AND|andg2:\G_NBit_AND:11:NBitAnd                                                 ; andg2           ; work         ;
;          |andg2:\G_NBit_AND:13:NBitAnd|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAnd:G_AND|andg2:\G_NBit_AND:13:NBitAnd                                                 ; andg2           ; work         ;
;          |andg2:\G_NBit_AND:15:NBitAnd|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAnd:G_AND|andg2:\G_NBit_AND:15:NBitAnd                                                 ; andg2           ; work         ;
;          |andg2:\G_NBit_AND:17:NBitAnd|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAnd:G_AND|andg2:\G_NBit_AND:17:NBitAnd                                                 ; andg2           ; work         ;
;          |andg2:\G_NBit_AND:19:NBitAnd|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAnd:G_AND|andg2:\G_NBit_AND:19:NBitAnd                                                 ; andg2           ; work         ;
;          |andg2:\G_NBit_AND:21:NBitAnd|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAnd:G_AND|andg2:\G_NBit_AND:21:NBitAnd                                                 ; andg2           ; work         ;
;          |andg2:\G_NBit_AND:23:NBitAnd|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAnd:G_AND|andg2:\G_NBit_AND:23:NBitAnd                                                 ; andg2           ; work         ;
;          |andg2:\G_NBit_AND:25:NBitAnd|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAnd:G_AND|andg2:\G_NBit_AND:25:NBitAnd                                                 ; andg2           ; work         ;
;          |andg2:\G_NBit_AND:3:NBitAnd|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAnd:G_AND|andg2:\G_NBit_AND:3:NBitAnd                                                  ; andg2           ; work         ;
;          |andg2:\G_NBit_AND:5:NBitAnd|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAnd:G_AND|andg2:\G_NBit_AND:5:NBitAnd                                                  ; andg2           ; work         ;
;          |andg2:\G_NBit_AND:7:NBitAnd|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAnd:G_AND|andg2:\G_NBit_AND:7:NBitAnd                                                  ; andg2           ; work         ;
;          |andg2:\G_NBit_AND:9:NBitAnd|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAnd:G_AND|andg2:\G_NBit_AND:9:NBitAnd                                                  ; andg2           ; work         ;
;       |nBitNor:G_NOR|                                 ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitNor:G_NOR                                                                              ; nBitNor         ; work         ;
;       |nBitXor:G_XOR|                                 ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitXor:G_XOR                                                                              ; nBitXor         ; work         ;
;          |xorg2:\G_NBit_XOR:10:NBitXor|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitXor:G_XOR|xorg2:\G_NBit_XOR:10:NBitXor                                                 ; xorg2           ; work         ;
;          |xorg2:\G_NBit_XOR:12:NBitXor|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitXor:G_XOR|xorg2:\G_NBit_XOR:12:NBitXor                                                 ; xorg2           ; work         ;
;          |xorg2:\G_NBit_XOR:14:NBitXor|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitXor:G_XOR|xorg2:\G_NBit_XOR:14:NBitXor                                                 ; xorg2           ; work         ;
;          |xorg2:\G_NBit_XOR:16:NBitXor|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitXor:G_XOR|xorg2:\G_NBit_XOR:16:NBitXor                                                 ; xorg2           ; work         ;
;          |xorg2:\G_NBit_XOR:18:NBitXor|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitXor:G_XOR|xorg2:\G_NBit_XOR:18:NBitXor                                                 ; xorg2           ; work         ;
;          |xorg2:\G_NBit_XOR:1:NBitXor|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitXor:G_XOR|xorg2:\G_NBit_XOR:1:NBitXor                                                  ; xorg2           ; work         ;
;          |xorg2:\G_NBit_XOR:20:NBitXor|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitXor:G_XOR|xorg2:\G_NBit_XOR:20:NBitXor                                                 ; xorg2           ; work         ;
;          |xorg2:\G_NBit_XOR:22:NBitXor|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitXor:G_XOR|xorg2:\G_NBit_XOR:22:NBitXor                                                 ; xorg2           ; work         ;
;          |xorg2:\G_NBit_XOR:24:NBitXor|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitXor:G_XOR|xorg2:\G_NBit_XOR:24:NBitXor                                                 ; xorg2           ; work         ;
;          |xorg2:\G_NBit_XOR:26:NBitXor|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitXor:G_XOR|xorg2:\G_NBit_XOR:26:NBitXor                                                 ; xorg2           ; work         ;
;          |xorg2:\G_NBit_XOR:2:NBitXor|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitXor:G_XOR|xorg2:\G_NBit_XOR:2:NBitXor                                                  ; xorg2           ; work         ;
;          |xorg2:\G_NBit_XOR:30:NBitXor|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitXor:G_XOR|xorg2:\G_NBit_XOR:30:NBitXor                                                 ; xorg2           ; work         ;
;          |xorg2:\G_NBit_XOR:4:NBitXor|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitXor:G_XOR|xorg2:\G_NBit_XOR:4:NBitXor                                                  ; xorg2           ; work         ;
;          |xorg2:\G_NBit_XOR:6:NBitXor|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitXor:G_XOR|xorg2:\G_NBit_XOR:6:NBitXor                                                  ; xorg2           ; work         ;
;          |xorg2:\G_NBit_XOR:8:NBitXor|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitXor:G_XOR|xorg2:\G_NBit_XOR:8:NBitXor                                                  ; xorg2           ; work         ;
;       |selectOperation:G_SELECT|                      ; 178 (178)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|selectOperation:G_SELECT                                                                   ; selectOperation ; work         ;
;       |setLessThan:G_SLT|                             ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|setLessThan:G_SLT                                                                          ; setLessThan     ; work         ;
;    |control:G_CTL|                                    ; 48 (48)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|control:G_CTL                                                                                        ; control         ; work         ;
;    |fetchLogic:G_FETCHLOGIC|                          ; 242 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC                                                                              ; fetchLogic      ; work         ;
;       |andg2:G_AND|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|andg2:G_AND                                                                  ; andg2           ; work         ;
;       |branch:G_BRANCH|                               ; 86 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH                                                              ; branch          ; work         ;
;          |nBitAdder:G_ADD2|                           ; 53 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2                                             ; nBitAdder       ; work         ;
;             |fullAdder:\G_NBit_Adder:10:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:10:ADDI1            ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:10:ADDI1|org2:OR1   ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:10:ADDI1|xorg2:XOR2 ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:11:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:11:ADDI1            ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:11:ADDI1|org2:OR1   ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:11:ADDI1|xorg2:XOR2 ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:12:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:12:ADDI1            ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:12:ADDI1|org2:OR1   ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:12:ADDI1|xorg2:XOR2 ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:13:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:13:ADDI1            ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:13:ADDI1|org2:OR1   ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:13:ADDI1|xorg2:XOR2 ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:14:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:14:ADDI1            ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:14:ADDI1|org2:OR1   ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:14:ADDI1|xorg2:XOR2 ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:15:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:15:ADDI1            ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:15:ADDI1|org2:OR1   ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:15:ADDI1|xorg2:XOR2 ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:16:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:16:ADDI1            ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:16:ADDI1|org2:OR1   ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:16:ADDI1|xorg2:XOR2 ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:17:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:17:ADDI1            ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:17:ADDI1|org2:OR1   ; org2            ; work         ;
;             |fullAdder:\G_NBit_Adder:18:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:18:ADDI1            ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:18:ADDI1|org2:OR1   ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:18:ADDI1|xorg2:XOR2 ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:19:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:19:ADDI1            ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:19:ADDI1|org2:OR1   ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:19:ADDI1|xorg2:XOR2 ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:20:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:20:ADDI1            ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:20:ADDI1|org2:OR1   ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:20:ADDI1|xorg2:XOR2 ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:21:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:21:ADDI1            ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:21:ADDI1|org2:OR1   ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:21:ADDI1|xorg2:XOR2 ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:22:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:22:ADDI1            ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:22:ADDI1|org2:OR1   ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:22:ADDI1|xorg2:XOR2 ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:23:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:23:ADDI1            ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:23:ADDI1|org2:OR1   ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:23:ADDI1|xorg2:XOR2 ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:24:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:24:ADDI1            ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:24:ADDI1|org2:OR1   ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:24:ADDI1|xorg2:XOR2 ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:25:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:25:ADDI1            ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:25:ADDI1|org2:OR1   ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:25:ADDI1|xorg2:XOR2 ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:26:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:26:ADDI1            ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:26:ADDI1|org2:OR1   ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:26:ADDI1|xorg2:XOR2 ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:27:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:27:ADDI1            ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:27:ADDI1|org2:OR1   ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:27:ADDI1|xorg2:XOR2 ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:28:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:28:ADDI1            ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:28:ADDI1|org2:OR1   ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:28:ADDI1|xorg2:XOR2 ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:29:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:29:ADDI1            ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:29:ADDI1|org2:OR1   ; org2            ; work         ;
;             |fullAdder:\G_NBit_Adder:30:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:30:ADDI1            ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:30:ADDI1|org2:OR1   ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:30:ADDI1|xorg2:XOR2 ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:3:ADDI1|         ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:3:ADDI1             ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:3:ADDI1|org2:OR1    ; org2            ; work         ;
;             |fullAdder:\G_NBit_Adder:4:ADDI1|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:4:ADDI1             ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:4:ADDI1|org2:OR1    ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:4:ADDI1|xorg2:XOR2  ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:5:ADDI1|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:5:ADDI1             ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:5:ADDI1|org2:OR1    ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:5:ADDI1|xorg2:XOR2  ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:6:ADDI1|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:6:ADDI1             ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:6:ADDI1|org2:OR1    ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:6:ADDI1|xorg2:XOR2  ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:7:ADDI1|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:7:ADDI1             ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:7:ADDI1|org2:OR1    ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:7:ADDI1|xorg2:XOR2  ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:8:ADDI1|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:8:ADDI1             ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:8:ADDI1|org2:OR1    ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:8:ADDI1|xorg2:XOR2  ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:9:ADDI1|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:9:ADDI1             ; fullAdder       ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:9:ADDI1|org2:OR1    ; org2            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:9:ADDI1|xorg2:XOR2  ; xorg2           ; work         ;
;          |nBitAdder:G_ADD|                            ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD                                              ; nBitAdder       ; work         ;
;             |fullAdder:\G_NBit_Adder:10:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:10:ADDI1             ; fullAdder       ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:10:ADDI1|andg2:AND2  ; andg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:11:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:11:ADDI1             ; fullAdder       ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:11:ADDI1|andg2:AND2  ; andg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:12:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:12:ADDI1             ; fullAdder       ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:12:ADDI1|andg2:AND2  ; andg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:13:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:13:ADDI1             ; fullAdder       ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:13:ADDI1|andg2:AND2  ; andg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:14:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:14:ADDI1             ; fullAdder       ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:14:ADDI1|andg2:AND2  ; andg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:15:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:15:ADDI1             ; fullAdder       ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:15:ADDI1|andg2:AND2  ; andg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:16:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:16:ADDI1             ; fullAdder       ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:16:ADDI1|andg2:AND2  ; andg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:17:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:17:ADDI1             ; fullAdder       ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:17:ADDI1|xorg2:XOR2  ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:18:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:18:ADDI1             ; fullAdder       ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:18:ADDI1|xorg2:XOR2  ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:19:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:19:ADDI1             ; fullAdder       ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:19:ADDI1|andg2:AND2  ; andg2           ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:19:ADDI1|xorg2:XOR2  ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:20:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:20:ADDI1             ; fullAdder       ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:20:ADDI1|xorg2:XOR2  ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:21:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:21:ADDI1             ; fullAdder       ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:21:ADDI1|xorg2:XOR2  ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:22:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:22:ADDI1             ; fullAdder       ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:22:ADDI1|andg2:AND2  ; andg2           ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:22:ADDI1|xorg2:XOR2  ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:23:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:23:ADDI1             ; fullAdder       ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:23:ADDI1|xorg2:XOR2  ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:24:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:24:ADDI1             ; fullAdder       ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:24:ADDI1|xorg2:XOR2  ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:25:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:25:ADDI1             ; fullAdder       ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:25:ADDI1|andg2:AND2  ; andg2           ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:25:ADDI1|xorg2:XOR2  ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:26:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:26:ADDI1             ; fullAdder       ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:26:ADDI1|xorg2:XOR2  ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:27:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:27:ADDI1             ; fullAdder       ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:27:ADDI1|xorg2:XOR2  ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:28:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:28:ADDI1             ; fullAdder       ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:28:ADDI1|andg2:AND2  ; andg2           ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:28:ADDI1|xorg2:XOR2  ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:29:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:29:ADDI1             ; fullAdder       ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:29:ADDI1|xorg2:XOR2  ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:30:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:30:ADDI1             ; fullAdder       ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:30:ADDI1|andg2:AND2  ; andg2           ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:30:ADDI1|xorg2:XOR2  ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:3:ADDI1|         ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:3:ADDI1              ; fullAdder       ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:3:ADDI1|andg2:AND2   ; andg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:4:ADDI1|         ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:4:ADDI1              ; fullAdder       ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:4:ADDI1|andg2:AND2   ; andg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:5:ADDI1|         ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:5:ADDI1              ; fullAdder       ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:5:ADDI1|andg2:AND2   ; andg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:6:ADDI1|         ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:6:ADDI1              ; fullAdder       ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:6:ADDI1|andg2:AND2   ; andg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:7:ADDI1|         ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:7:ADDI1              ; fullAdder       ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:7:ADDI1|andg2:AND2   ; andg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:8:ADDI1|         ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:8:ADDI1              ; fullAdder       ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:8:ADDI1|andg2:AND2   ; andg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:9:ADDI1|         ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:9:ADDI1              ; fullAdder       ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:9:ADDI1|andg2:AND2   ; andg2           ; work         ;
;       |jump:JUMP1|                                    ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|jump:JUMP1                                                                   ; jump            ; work         ;
;          |nBitAdder:G_ADD|                            ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|jump:JUMP1|nBitAdder:G_ADD                                                   ; nBitAdder       ; work         ;
;             |fullAdder:\G_NBit_Adder:1:ADDI1|         ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|jump:JUMP1|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:1:ADDI1                   ; fullAdder       ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|jump:JUMP1|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:1:ADDI1|andg2:AND2        ; andg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:27:ADDI1|        ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|jump:JUMP1|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:27:ADDI1                  ; fullAdder       ; work         ;
;                |andg2:AND2|                           ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|jump:JUMP1|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:27:ADDI1|andg2:AND2       ; andg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:28:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|jump:JUMP1|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:28:ADDI1                  ; fullAdder       ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|jump:JUMP1|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:28:ADDI1|andg2:AND2       ; andg2           ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|jump:JUMP1|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:28:ADDI1|xorg2:XOR2       ; xorg2           ; work         ;
;             |fullAdder:\G_NBit_Adder:30:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|jump:JUMP1|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:30:ADDI1                  ; fullAdder       ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|jump:JUMP1|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:30:ADDI1|andg2:AND2       ; andg2           ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|jump:JUMP1|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:30:ADDI1|xorg2:XOR2       ; xorg2           ; work         ;
;       |mux2t1_N:G_MUX_BRANCH|                         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_BRANCH                                                        ; mux2t1_N        ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:2:MUXI|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_BRANCH|mux2t1_dataflow:\G_NBit_MUX:2:MUXI                     ; mux2t1_dataflow ; work         ;
;       |mux2t1_N:G_MUX_JAL1|                           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JAL1                                                          ; mux2t1_N        ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:31:MUXI|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JAL1|mux2t1_dataflow:\G_NBit_MUX:31:MUXI                      ; mux2t1_dataflow ; work         ;
;       |mux2t1_N:G_MUX_JR|                             ; 68 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR                                                            ; mux2t1_N        ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:0:MUXI|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:0:MUXI                         ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:10:MUXI|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:10:MUXI                        ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:11:MUXI|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:11:MUXI                        ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:12:MUXI|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:12:MUXI                        ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:13:MUXI|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:13:MUXI                        ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:14:MUXI|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:14:MUXI                        ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:15:MUXI|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:15:MUXI                        ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:16:MUXI|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:16:MUXI                        ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:17:MUXI|        ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:17:MUXI                        ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:18:MUXI|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:18:MUXI                        ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:19:MUXI|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:19:MUXI                        ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:1:MUXI|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:1:MUXI                         ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:20:MUXI|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:20:MUXI                        ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:21:MUXI|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:21:MUXI                        ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:22:MUXI|        ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:22:MUXI                        ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:23:MUXI|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:23:MUXI                        ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:24:MUXI|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:24:MUXI                        ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:25:MUXI|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:25:MUXI                        ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:26:MUXI|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:26:MUXI                        ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:27:MUXI|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:27:MUXI                        ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:28:MUXI|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:28:MUXI                        ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:29:MUXI|        ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:29:MUXI                        ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:30:MUXI|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:30:MUXI                        ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:31:MUXI|        ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:31:MUXI                        ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:3:MUXI|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:3:MUXI                         ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:4:MUXI|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:4:MUXI                         ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:5:MUXI|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:5:MUXI                         ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:6:MUXI|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:6:MUXI                         ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:7:MUXI|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:7:MUXI                         ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:8:MUXI|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:8:MUXI                         ; mux2t1_dataflow ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:9:MUXI|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:9:MUXI                         ; mux2t1_dataflow ; work         ;
;       |nBitAdder:G_RA|                                ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA                                                               ; nBitAdder       ; work         ;
;          |fullAdder:ADDI2|                            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:ADDI2                                               ; fullAdder       ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:ADDI2|xorg2:XOR2                                    ; xorg2           ; work         ;
;          |fullAdder:ADDI|                             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:ADDI                                                ; fullAdder       ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:ADDI|xorg2:XOR2                                     ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:10:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:10:ADDI1                              ; fullAdder       ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:10:ADDI1|xorg2:XOR2                   ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:11:ADDI1|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:11:ADDI1                              ; fullAdder       ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:11:ADDI1|andg2:AND2                   ; andg2           ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:11:ADDI1|xorg2:XOR2                   ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:13:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:13:ADDI1                              ; fullAdder       ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:13:ADDI1|xorg2:XOR2                   ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:14:ADDI1|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:14:ADDI1                              ; fullAdder       ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:14:ADDI1|andg2:AND2                   ; andg2           ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:14:ADDI1|xorg2:XOR2                   ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:16:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:16:ADDI1                              ; fullAdder       ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:16:ADDI1|xorg2:XOR2                   ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:17:ADDI1|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:17:ADDI1                              ; fullAdder       ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:17:ADDI1|andg2:AND2                   ; andg2           ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:17:ADDI1|xorg2:XOR2                   ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:19:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:19:ADDI1                              ; fullAdder       ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:19:ADDI1|xorg2:XOR2                   ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:1:ADDI1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:1:ADDI1                               ; fullAdder       ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:1:ADDI1|andg2:AND2                    ; andg2           ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:1:ADDI1|xorg2:XOR2                    ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:20:ADDI1|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:20:ADDI1                              ; fullAdder       ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:20:ADDI1|andg2:AND2                   ; andg2           ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:20:ADDI1|xorg2:XOR2                   ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:22:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:22:ADDI1                              ; fullAdder       ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:22:ADDI1|xorg2:XOR2                   ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:23:ADDI1|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:23:ADDI1                              ; fullAdder       ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:23:ADDI1|andg2:AND2                   ; andg2           ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:23:ADDI1|xorg2:XOR2                   ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:25:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:25:ADDI1                              ; fullAdder       ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:25:ADDI1|xorg2:XOR2                   ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:26:ADDI1|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:26:ADDI1                              ; fullAdder       ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:26:ADDI1|andg2:AND2                   ; andg2           ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:26:ADDI1|xorg2:XOR2                   ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:28:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:28:ADDI1                              ; fullAdder       ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:28:ADDI1|xorg2:XOR2                   ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:29:ADDI1|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:29:ADDI1                              ; fullAdder       ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:29:ADDI1|andg2:AND2                   ; andg2           ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:29:ADDI1|xorg2:XOR2                   ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:2:ADDI1|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:2:ADDI1                               ; fullAdder       ; work         ;
;             |org2:OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:2:ADDI1|org2:OR1                      ; org2            ; work         ;
;          |fullAdder:\G_NBit_Adder:30:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:30:ADDI1                              ; fullAdder       ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:30:ADDI1|andg2:AND2                   ; andg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:4:ADDI1|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:4:ADDI1                               ; fullAdder       ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:4:ADDI1|xorg2:XOR2                    ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:5:ADDI1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:5:ADDI1                               ; fullAdder       ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:5:ADDI1|andg2:AND2                    ; andg2           ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:5:ADDI1|xorg2:XOR2                    ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:7:ADDI1|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:7:ADDI1                               ; fullAdder       ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:7:ADDI1|xorg2:XOR2                    ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:8:ADDI1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:8:ADDI1                               ; fullAdder       ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:8:ADDI1|andg2:AND2                    ; andg2           ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:8:ADDI1|xorg2:XOR2                    ; xorg2           ; work         ;
;       |nBitAdder:INCREMENT_PC|                        ; 37 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC                                                       ; nBitAdder       ; work         ;
;          |fullAdder:ADDI|                             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:ADDI                                        ; fullAdder       ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:ADDI|xorg2:XOR2                             ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:10:ADDI1|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:10:ADDI1                      ; fullAdder       ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:10:ADDI1|andg2:AND2           ; andg2           ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:10:ADDI1|xorg2:XOR2           ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:11:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:11:ADDI1                      ; fullAdder       ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:11:ADDI1|xorg2:XOR2           ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:12:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:12:ADDI1                      ; fullAdder       ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:12:ADDI1|xorg2:XOR2           ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:13:ADDI1|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:13:ADDI1                      ; fullAdder       ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:13:ADDI1|andg2:AND2           ; andg2           ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:13:ADDI1|xorg2:XOR2           ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:14:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:14:ADDI1                      ; fullAdder       ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:14:ADDI1|xorg2:XOR2           ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:15:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:15:ADDI1                      ; fullAdder       ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:15:ADDI1|xorg2:XOR2           ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:16:ADDI1|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:16:ADDI1                      ; fullAdder       ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:16:ADDI1|andg2:AND2           ; andg2           ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:16:ADDI1|xorg2:XOR2           ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:18:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:18:ADDI1                      ; fullAdder       ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:18:ADDI1|xorg2:XOR2           ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:19:ADDI1|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:19:ADDI1                      ; fullAdder       ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:19:ADDI1|andg2:AND2           ; andg2           ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:19:ADDI1|xorg2:XOR2           ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:1:ADDI1|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:1:ADDI1                       ; fullAdder       ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:1:ADDI1|xorg2:XOR2            ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:20:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:20:ADDI1                      ; fullAdder       ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:20:ADDI1|xorg2:XOR2           ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:21:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:21:ADDI1                      ; fullAdder       ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:21:ADDI1|xorg2:XOR2           ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:22:ADDI1|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:22:ADDI1                      ; fullAdder       ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:22:ADDI1|andg2:AND2           ; andg2           ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:22:ADDI1|xorg2:XOR2           ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:23:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:23:ADDI1                      ; fullAdder       ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:23:ADDI1|xorg2:XOR2           ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:24:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:24:ADDI1                      ; fullAdder       ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:24:ADDI1|xorg2:XOR2           ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:25:ADDI1|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:25:ADDI1                      ; fullAdder       ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:25:ADDI1|andg2:AND2           ; andg2           ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:25:ADDI1|xorg2:XOR2           ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:26:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:26:ADDI1                      ; fullAdder       ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:26:ADDI1|xorg2:XOR2           ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:27:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:27:ADDI1                      ; fullAdder       ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:27:ADDI1|xorg2:XOR2           ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:28:ADDI1|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:28:ADDI1                      ; fullAdder       ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:28:ADDI1|andg2:AND2           ; andg2           ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:28:ADDI1|xorg2:XOR2           ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:30:ADDI1|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:30:ADDI1                      ; fullAdder       ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:30:ADDI1|andg2:AND2           ; andg2           ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:30:ADDI1|xorg2:XOR2           ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:4:ADDI1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:4:ADDI1                       ; fullAdder       ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:4:ADDI1|andg2:AND2            ; andg2           ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:4:ADDI1|xorg2:XOR2            ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:5:ADDI1|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:5:ADDI1                       ; fullAdder       ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:5:ADDI1|xorg2:XOR2            ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:6:ADDI1|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:6:ADDI1                       ; fullAdder       ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:6:ADDI1|xorg2:XOR2            ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:7:ADDI1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:7:ADDI1                       ; fullAdder       ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:7:ADDI1|andg2:AND2            ; andg2           ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:7:ADDI1|xorg2:XOR2            ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:8:ADDI1|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:8:ADDI1                       ; fullAdder       ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:8:ADDI1|xorg2:XOR2            ; xorg2           ; work         ;
;          |fullAdder:\G_NBit_Adder:9:ADDI1|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:9:ADDI1                       ; fullAdder       ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:9:ADDI1|xorg2:XOR2            ; xorg2           ; work         ;
;    |mem:DMem|                                         ; 22876 (22876)       ; 32768 (32768)             ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:DMem                                                                                             ; mem             ; work         ;
;    |mem:IMem|                                         ; 22929 (22929)       ; 32768 (32768)             ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:IMem                                                                                             ; mem             ; work         ;
;    |mux2t1_5bit:G_MUX_REGDST2|                        ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5bit:G_MUX_REGDST2                                                                            ; mux2t1_5bit     ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:0:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5bit:G_MUX_REGDST2|mux2t1_dataflow:\G_NBit_MUX:0:MUXI                                         ; mux2t1_dataflow ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:1:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5bit:G_MUX_REGDST2|mux2t1_dataflow:\G_NBit_MUX:1:MUXI                                         ; mux2t1_dataflow ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:2:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5bit:G_MUX_REGDST2|mux2t1_dataflow:\G_NBit_MUX:2:MUXI                                         ; mux2t1_dataflow ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:3:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5bit:G_MUX_REGDST2|mux2t1_dataflow:\G_NBit_MUX:3:MUXI                                         ; mux2t1_dataflow ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:4:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5bit:G_MUX_REGDST2|mux2t1_dataflow:\G_NBit_MUX:4:MUXI                                         ; mux2t1_dataflow ; work         ;
;    |mux2t1_N:G_MUX_JAL|                               ; 83 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL                                                                                   ; mux2t1_N        ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:0:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:0:MUXI                                                ; mux2t1_dataflow ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:10:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:10:MUXI                                               ; mux2t1_dataflow ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:11:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:11:MUXI                                               ; mux2t1_dataflow ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:12:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:12:MUXI                                               ; mux2t1_dataflow ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:13:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:13:MUXI                                               ; mux2t1_dataflow ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:14:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:14:MUXI                                               ; mux2t1_dataflow ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:15:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:15:MUXI                                               ; mux2t1_dataflow ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:16:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:16:MUXI                                               ; mux2t1_dataflow ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:17:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:17:MUXI                                               ; mux2t1_dataflow ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:18:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:18:MUXI                                               ; mux2t1_dataflow ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:19:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:19:MUXI                                               ; mux2t1_dataflow ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:1:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:1:MUXI                                                ; mux2t1_dataflow ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:20:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:20:MUXI                                               ; mux2t1_dataflow ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:21:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:21:MUXI                                               ; mux2t1_dataflow ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:22:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:22:MUXI                                               ; mux2t1_dataflow ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:23:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:23:MUXI                                               ; mux2t1_dataflow ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:24:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:24:MUXI                                               ; mux2t1_dataflow ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:25:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:25:MUXI                                               ; mux2t1_dataflow ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:26:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:26:MUXI                                               ; mux2t1_dataflow ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:27:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:27:MUXI                                               ; mux2t1_dataflow ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:28:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:28:MUXI                                               ; mux2t1_dataflow ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:29:MUXI|           ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:29:MUXI                                               ; mux2t1_dataflow ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:2:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:2:MUXI                                                ; mux2t1_dataflow ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:30:MUXI|           ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:30:MUXI                                               ; mux2t1_dataflow ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:31:MUXI|           ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:31:MUXI                                               ; mux2t1_dataflow ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:3:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:3:MUXI                                                ; mux2t1_dataflow ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:4:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:4:MUXI                                                ; mux2t1_dataflow ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:5:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:5:MUXI                                                ; mux2t1_dataflow ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:6:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:6:MUXI                                                ; mux2t1_dataflow ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:7:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:7:MUXI                                                ; mux2t1_dataflow ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:8:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:8:MUXI                                                ; mux2t1_dataflow ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:9:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:9:MUXI                                                ; mux2t1_dataflow ; work         ;
;    |pcRegister:PC_REG|                                ; 3 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG                                                                                    ; pcRegister      ; work         ;
;       |Nbit_reg_PC:REG|                               ; 3 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG                                                                    ; Nbit_reg_PC     ; work         ;
;          |dffg_PC:\G_NBit_Reg:0:REG|                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:0:REG                                          ; dffg_PC         ; work         ;
;          |dffg_PC:\G_NBit_Reg:10:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:10:REG                                         ; dffg_PC         ; work         ;
;          |dffg_PC:\G_NBit_Reg:11:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:11:REG                                         ; dffg_PC         ; work         ;
;          |dffg_PC:\G_NBit_Reg:12:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:12:REG                                         ; dffg_PC         ; work         ;
;          |dffg_PC:\G_NBit_Reg:13:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:13:REG                                         ; dffg_PC         ; work         ;
;          |dffg_PC:\G_NBit_Reg:14:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:14:REG                                         ; dffg_PC         ; work         ;
;          |dffg_PC:\G_NBit_Reg:15:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:15:REG                                         ; dffg_PC         ; work         ;
;          |dffg_PC:\G_NBit_Reg:16:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:16:REG                                         ; dffg_PC         ; work         ;
;          |dffg_PC:\G_NBit_Reg:17:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:17:REG                                         ; dffg_PC         ; work         ;
;          |dffg_PC:\G_NBit_Reg:18:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:18:REG                                         ; dffg_PC         ; work         ;
;          |dffg_PC:\G_NBit_Reg:19:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:19:REG                                         ; dffg_PC         ; work         ;
;          |dffg_PC:\G_NBit_Reg:1:REG|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:1:REG                                          ; dffg_PC         ; work         ;
;          |dffg_PC:\G_NBit_Reg:20:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:20:REG                                         ; dffg_PC         ; work         ;
;          |dffg_PC:\G_NBit_Reg:21:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:21:REG                                         ; dffg_PC         ; work         ;
;          |dffg_PC:\G_NBit_Reg:22:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:22:REG                                         ; dffg_PC         ; work         ;
;          |dffg_PC:\G_NBit_Reg:23:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:23:REG                                         ; dffg_PC         ; work         ;
;          |dffg_PC:\G_NBit_Reg:24:REG|                 ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:24:REG                                         ; dffg_PC         ; work         ;
;          |dffg_PC:\G_NBit_Reg:25:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:25:REG                                         ; dffg_PC         ; work         ;
;          |dffg_PC:\G_NBit_Reg:26:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:26:REG                                         ; dffg_PC         ; work         ;
;          |dffg_PC:\G_NBit_Reg:27:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:27:REG                                         ; dffg_PC         ; work         ;
;          |dffg_PC:\G_NBit_Reg:28:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:28:REG                                         ; dffg_PC         ; work         ;
;          |dffg_PC:\G_NBit_Reg:29:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:29:REG                                         ; dffg_PC         ; work         ;
;          |dffg_PC:\G_NBit_Reg:2:REG|                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:2:REG                                          ; dffg_PC         ; work         ;
;          |dffg_PC:\G_NBit_Reg:30:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:30:REG                                         ; dffg_PC         ; work         ;
;          |dffg_PC:\G_NBit_Reg:31:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:31:REG                                         ; dffg_PC         ; work         ;
;          |dffg_PC:\G_NBit_Reg:3:REG|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:3:REG                                          ; dffg_PC         ; work         ;
;          |dffg_PC:\G_NBit_Reg:4:REG|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:4:REG                                          ; dffg_PC         ; work         ;
;          |dffg_PC:\G_NBit_Reg:5:REG|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:5:REG                                          ; dffg_PC         ; work         ;
;          |dffg_PC:\G_NBit_Reg:6:REG|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:6:REG                                          ; dffg_PC         ; work         ;
;          |dffg_PC:\G_NBit_Reg:7:REG|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:7:REG                                          ; dffg_PC         ; work         ;
;          |dffg_PC:\G_NBit_Reg:8:REG|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:8:REG                                          ; dffg_PC         ; work         ;
;          |dffg_PC:\G_NBit_Reg:9:REG|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:9:REG                                          ; dffg_PC         ; work         ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                                                             ;
+------------------------------------------------------------------------------------------------------+---+
; Logic Cell Name                                                                                      ;   ;
+------------------------------------------------------------------------------------------------------+---+
; fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:30:ADDI1|andg2:AND2|o_F~0             ;   ;
; fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:30:ADDI1|andg2:AND2|o_F~0     ;   ;
; fetchLogic:G_FETCHLOGIC|jump:JUMP1|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:30:ADDI1|andg2:AND2|o_F~0 ;   ;
; Number of logic cells representing combinational loops                                               ; 3 ;
+------------------------------------------------------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                  ;
+--------------------------------------------------------------+--------------------------------------+
; Register name                                                ; Reason for Removal                   ;
+--------------------------------------------------------------+--------------------------------------+
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:31:REG|s_Q ; Stuck at GND due to stuck port clear ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:30:REG|s_Q ; Stuck at GND due to stuck port clear ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:29:REG|s_Q ; Stuck at GND due to stuck port clear ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:28:REG|s_Q ; Stuck at GND due to stuck port clear ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:27:REG|s_Q ; Stuck at GND due to stuck port clear ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:26:REG|s_Q ; Stuck at GND due to stuck port clear ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:25:REG|s_Q ; Stuck at GND due to stuck port clear ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:24:REG|s_Q ; Stuck at GND due to stuck port clear ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:23:REG|s_Q ; Stuck at GND due to stuck port clear ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:22:REG|s_Q ; Stuck at GND due to stuck port clear ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:21:REG|s_Q ; Stuck at GND due to stuck port clear ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:20:REG|s_Q ; Stuck at GND due to stuck port clear ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:19:REG|s_Q ; Stuck at GND due to stuck port clear ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:18:REG|s_Q ; Stuck at GND due to stuck port clear ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:17:REG|s_Q ; Stuck at GND due to stuck port clear ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:16:REG|s_Q ; Stuck at GND due to stuck port clear ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:15:REG|s_Q ; Stuck at GND due to stuck port clear ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:14:REG|s_Q ; Stuck at GND due to stuck port clear ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:13:REG|s_Q ; Stuck at GND due to stuck port clear ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:12:REG|s_Q ; Stuck at GND due to stuck port clear ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:11:REG|s_Q ; Stuck at GND due to stuck port clear ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:10:REG|s_Q ; Stuck at GND due to stuck port clear ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:9:REG|s_Q  ; Stuck at GND due to stuck port clear ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:8:REG|s_Q  ; Stuck at GND due to stuck port clear ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:7:REG|s_Q  ; Stuck at GND due to stuck port clear ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:6:REG|s_Q  ; Stuck at GND due to stuck port clear ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:5:REG|s_Q  ; Stuck at GND due to stuck port clear ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:4:REG|s_Q  ; Stuck at GND due to stuck port clear ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:3:REG|s_Q  ; Stuck at GND due to stuck port clear ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:2:REG|s_Q  ; Stuck at GND due to stuck port clear ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:1:REG|s_Q  ; Stuck at GND due to stuck port clear ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:0:REG|s_Q  ; Stuck at GND due to stuck port clear ;
; Total Number of Removed Registers = 32                       ;                                      ;
+--------------------------------------------------------------+--------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 66560 ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 1024  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 66530 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------+
; Inverted Register Statistics                                               ;
+------------------------------------------------------------------+---------+
; Inverted Register                                                ; Fan out ;
+------------------------------------------------------------------+---------+
; pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:22:REG|s_Q ; 8       ;
; Total number of inverted registers = 1                           ;         ;
+------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------+
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:0:REG|s_Q                      ;
; 5:1                ; 28 bits   ; 84 LEs        ; 56 LEs               ; 28 LEs                 ; Yes        ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:24:REG|s_Q                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:12:MUXI|org2:g_or|o_F ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:29:MUXI|o_O                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|mux2t1_5bit:G_MUX_REGDST2|mux2t1_dataflow:\G_NBit_MUX:0:MUXI|o_O                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:7:MUXI|org2:g_or|o_F  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:3:MUXI|org2:g_or|o_F  ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |MIPS_Processor|MIPSregister:G_REG|my_32t1_mux:mux2|mx_out[10]                                       ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |MIPS_Processor|MIPSregister:G_REG|my_32t1_mux:mux1|mx_out[7]                                        ;
; 9:1                ; 31 bits   ; 186 LEs       ; 155 LEs              ; 31 LEs                 ; No         ; |MIPS_Processor|alu:G_ALU|selectOperation:G_SELECT|o_result[19]                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:IMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:DMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcRegister:PC_REG ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n              ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcRegister:PC_REG|Nbit_reg_PC:REG ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_5bit:G_MUX_REGDST ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; N              ; 5     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_5bit:G_MUX_REGDST2 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; N              ; 5     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|andg2N:and1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; N              ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:reg0 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:1:REG ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:2:REG ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:3:REG ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:4:REG ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:5:REG ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:6:REG ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:7:REG ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:8:REG ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:9:REG ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:10:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:11:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:12:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:13:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:14:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:15:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:16:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:17:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:18:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:19:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:20:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:21:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:22:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:23:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:24:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:25:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:26:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:27:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:28:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:29:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:30:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:31:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:G_ALU|mux2t1_N:G_MUX_IMM ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:G_ALU|mux2t1_5bit:G_MUX_LUI ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 5     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:G_ALU|nBitAddSub:G_ADDSUB ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:G_ALU|nBitAddSub:G_ADDSUB|onesComp:N_Bit_Inv ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:G_ALU|nBitAddSub:G_ADDSUB|mux2t1_N:N_Bit_Mux ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1_N:G_INPUT_MUX ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1_N:G_OUTPUT_MUX ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_LEFT_SHIFT|mux2t1_N:G_INPUT_MUX ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_LEFT_SHIFT|mux2t1_N:G_OUTPUT_MUX ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_RIGHT_SHIFT|mux2t1_N:G_INPUT_MUX ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_RIGHT_SHIFT|mux2t1_N:G_OUTPUT_MUX ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|nBitAdder:G_ADD ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_RIGHT_SHIFT_PC|mux2t1_N:G_INPUT_MUX ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_RIGHT_SHIFT_PC|mux2t1_N:G_OUTPUT_MUX ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_LEFT_SHIFT_PC|mux2t1_N:G_INPUT_MUX ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_LEFT_SHIFT_PC|mux2t1_N:G_OUTPUT_MUX ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|nBitAdder:G_ADD2 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|mux2t1_N:G_MUX ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_BRANCH ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JUMP ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JAL1 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JAL2 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:G_MUX_ALU_MEM ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; N              ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:G_MUX_JAL ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; N              ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JAL2" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; i_d0 ; Input ; Info     ; Stuck at GND                                  ;
+------+-------+----------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC"                                                                 ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; in_a[31..3] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_a[1..0]  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_a[2]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; o_overflow  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2"                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; in_c       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_c      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; o_overflow ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|Extender:G_EXTEND" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; i_s  ; Input ; Info     ; Stuck at VCC                                                ;
+------+-------+----------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD"                                                        ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; in_b[31..3] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_b[2]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; in_c        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_c       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; o_overflow  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA"                                                                         ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; in_b[31..3] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_b[2]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; o_overflow  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|jump:JUMP1|nBitAdder:G_ADD2"                                                           ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_overflow ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_LEFT_SHIFT_PC" ;
+---------------+-------+----------+------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                    ;
+---------------+-------+----------+------------------------------------------------------------+
; i_shamt[4..2] ; Input ; Info     ; Stuck at VCC                                               ;
; i_shamt[1..0] ; Input ; Info     ; Stuck at GND                                               ;
; i_sign        ; Input ; Info     ; Stuck at GND                                               ;
; i_leftshift   ; Input ; Info     ; Stuck at VCC                                               ;
+---------------+-------+----------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_RIGHT_SHIFT_PC" ;
+---------------+-------+----------+-------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                     ;
+---------------+-------+----------+-------------------------------------------------------------+
; i_shamt[4..2] ; Input ; Info     ; Stuck at VCC                                                ;
; i_shamt[1..0] ; Input ; Info     ; Stuck at GND                                                ;
; i_sign        ; Input ; Info     ; Stuck at GND                                                ;
; i_leftshift   ; Input ; Info     ; Stuck at GND                                                ;
+---------------+-------+----------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|jump:JUMP1|nBitAdder:G_ADD"                                                             ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; in_b[31..3] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_b[2]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; o_overflow  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_RIGHT_SHIFT" ;
+---------------+-------+----------+----------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                  ;
+---------------+-------+----------+----------------------------------------------------------+
; i_shamt[4..3] ; Input ; Info     ; Stuck at GND                                             ;
; i_shamt[1..0] ; Input ; Info     ; Stuck at GND                                             ;
; i_shamt[2]    ; Input ; Info     ; Stuck at VCC                                             ;
; i_sign        ; Input ; Info     ; Stuck at GND                                             ;
; i_leftshift   ; Input ; Info     ; Stuck at GND                                             ;
+---------------+-------+----------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_LEFT_SHIFT" ;
+---------------+-------+----------+---------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                 ;
+---------------+-------+----------+---------------------------------------------------------+
; i_shamt[2..1] ; Input ; Info     ; Stuck at VCC                                            ;
; i_shamt[4..3] ; Input ; Info     ; Stuck at GND                                            ;
; i_shamt[0]    ; Input ; Info     ; Stuck at GND                                            ;
; i_sign        ; Input ; Info     ; Stuck at GND                                            ;
; i_leftshift   ; Input ; Info     ; Stuck at VCC                                            ;
+---------------+-------+----------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:G_ALU|nBitAddSub:G_ADDSUB"                                                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; output_c ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "alu:G_ALU|mux2t1_5bit:G_MUX_LUI" ;
+------------+-------+----------+-----------------------------+
; Port       ; Type  ; Severity ; Details                     ;
+------------+-------+----------+-----------------------------+
; i_d1[3..0] ; Input ; Info     ; Stuck at GND                ;
; i_d1[4]    ; Input ; Info     ; Stuck at VCC                ;
+------------+-------+----------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:G_ALU"                                                                                ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:G_CTL"                                                                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; o_j      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_halt   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_ctlext ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "MIPSregister:G_REG|Nbit_reg:reg0" ;
+-------+-------+----------+-----------------------------------+
; Port  ; Type  ; Severity ; Details                           ;
+-------+-------+----------+-----------------------------------+
; i_rst ; Input ; Info     ; Stuck at VCC                      ;
; i_we  ; Input ; Info     ; Stuck at VCC                      ;
+-------+-------+----------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPSregister:G_REG|andg2N:and1"                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_f[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "mux2t1_5bit:G_MUX_REGDST2" ;
+------+-------+----------+-----------------------------+
; Port ; Type  ; Severity ; Details                     ;
+------+-------+----------+-----------------------------+
; i_d1 ; Input ; Info     ; Stuck at VCC                ;
+------+-------+----------+-----------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:31:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:30:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:29:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:28:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:27:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:26:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:25:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:24:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:23:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:22:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at VCC                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:21:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:20:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:19:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:18:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:17:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:16:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:15:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:14:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:13:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:12:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:11:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:10:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:9:REG" ;
+------+-------+----------+---------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                       ;
+------+-------+----------+---------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                  ;
+------+-------+----------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:8:REG" ;
+------+-------+----------+---------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                       ;
+------+-------+----------+---------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                  ;
+------+-------+----------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:7:REG" ;
+------+-------+----------+---------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                       ;
+------+-------+----------+---------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                  ;
+------+-------+----------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:6:REG" ;
+------+-------+----------+---------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                       ;
+------+-------+----------+---------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                  ;
+------+-------+----------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:5:REG" ;
+------+-------+----------+---------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                       ;
+------+-------+----------+---------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                  ;
+------+-------+----------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:4:REG" ;
+------+-------+----------+---------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                       ;
+------+-------+----------+---------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                  ;
+------+-------+----------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:3:REG" ;
+------+-------+----------+---------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                       ;
+------+-------+----------+---------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                  ;
+------+-------+----------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:2:REG" ;
+------+-------+----------+---------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                       ;
+------+-------+----------+---------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                  ;
+------+-------+----------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:1:REG" ;
+------+-------+----------+---------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                       ;
+------+-------+----------+---------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                  ;
+------+-------+----------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:0:REG" ;
+------+-------+----------+---------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                       ;
+------+-------+----------+---------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                  ;
+------+-------+----------+---------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; i_we ; Input ; Info     ; Stuck at VCC        ;
+------+-------+----------+---------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 99                          ;
; cycloneiii_ff         ; 66560                       ;
;     CLR               ; 29                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 65536                       ;
;     ENA CLR           ; 994                         ;
; cycloneiii_lcell_comb ; 48117                       ;
;     arith             ; 31                          ;
;         3 data inputs ; 31                          ;
;     normal            ; 48086                       ;
;         2 data inputs ; 813                         ;
;         3 data inputs ; 1451                        ;
;         4 data inputs ; 45822                       ;
;                       ;                             ;
; Max LUT depth         ; 53.00                       ;
; Average LUT depth     ; 32.14                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:05:37     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Mar 27 18:51:53 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 0 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/MIPS_types.vhd
    Info (12022): Found design unit 1: MIPS_types File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/MIPS_types.vhd Line: 15
    Info (12022): Found design unit 2: MIPS_types-body File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/MIPS_types.vhd Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/Barrel_Shifter.vhd
    Info (12022): Found design unit 1: Barrel_Shifter-structural File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/Barrel_Shifter.vhd Line: 21
    Info (12023): Found entity 1: Barrel_Shifter File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/Barrel_Shifter.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/Control.vhd
    Info (12022): Found design unit 1: control-behavioral File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/Control.vhd Line: 40
    Info (12023): Found entity 1: control File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/Control.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/Extender.vhd
    Info (12022): Found design unit 1: Extender-behavior File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/Extender.vhd Line: 21
    Info (12023): Found entity 1: Extender File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/Extender.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd
    Info (12022): Found design unit 1: MIPS_Processor-structure File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 34
    Info (12023): Found entity 1: MIPS_Processor File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPSregister.vhd
    Info (12022): Found design unit 1: MIPSregister-structural File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPSregister.vhd Line: 20
    Info (12023): Found entity 1: MIPSregister File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPSregister.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/Nbit_reg.vhd
    Info (12022): Found design unit 1: Nbit_reg-structural File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/Nbit_reg.vhd Line: 17
    Info (12023): Found entity 1: Nbit_reg File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/Nbit_reg.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/Nbit_reg_PC.vhd
    Info (12022): Found design unit 1: Nbit_reg_PC-structural File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/Nbit_reg_PC.vhd Line: 17
    Info (12023): Found entity 1: Nbit_reg_PC File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/Nbit_reg_PC.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/addToEnd.vhd
    Info (12022): Found design unit 1: addToEnd-behavioral File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/addToEnd.vhd Line: 19
    Info (12023): Found entity 1: addToEnd File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/addToEnd.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/addToStart.vhd
    Info (12022): Found design unit 1: addToStart-behavioral File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/addToStart.vhd Line: 20
    Info (12023): Found entity 1: addToStart File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/addToStart.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/alu.vhd
    Info (12022): Found design unit 1: alu-structure File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 31
    Info (12023): Found entity 1: alu File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/andg2.vhd
    Info (12022): Found design unit 1: andg2-dataflow File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/andg2.vhd Line: 31
    Info (12023): Found entity 1: andg2 File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/andg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/andg2N.vhd
    Info (12022): Found design unit 1: andg2N-structural File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/andg2N.vhd Line: 23
    Info (12023): Found entity 1: andg2N File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/andg2N.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/branch.vhd
    Info (12022): Found design unit 1: branch-structural File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/branch.vhd Line: 23
    Info (12023): Found entity 1: branch File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/branch.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/branchALU.vhd
    Info (12022): Found design unit 1: branchALU-dataflow File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/branchALU.vhd Line: 21
    Info (12023): Found entity 1: branchALU File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/branchALU.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/decoder.vhd
    Info (12022): Found design unit 1: decoder-decode File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/decoder.vhd Line: 11
    Info (12023): Found entity 1: decoder File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/decoder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/dffg.vhd
    Info (12022): Found design unit 1: dffg-mixed File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/dffg.vhd Line: 14
    Info (12023): Found entity 1: dffg File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/dffg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/dffg_PC.vhd
    Info (12022): Found design unit 1: dffg_PC-mixed File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/dffg_PC.vhd Line: 15
    Info (12023): Found entity 1: dffg_PC File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/dffg_PC.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/dffg_set.vhd
    Info (12022): Found design unit 1: dffg_set-mixed File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/dffg_set.vhd Line: 16
    Info (12023): Found entity 1: dffg_set File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/dffg_set.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/extendSign.vhd
    Info (12022): Found design unit 1: extendSign-behavioral File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/extendSign.vhd Line: 19
    Info (12023): Found entity 1: extendSign File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/extendSign.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/fetchLogic.vhd
    Info (12022): Found design unit 1: fetchLogic-structural File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/fetchLogic.vhd Line: 44
    Info (12023): Found entity 1: fetchLogic File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/fetchLogic.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/fullAdder.vhd
    Info (12022): Found design unit 1: fullAdder-structure File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/fullAdder.vhd Line: 19
    Info (12023): Found entity 1: fullAdder File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/fullAdder.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/invg.vhd
    Info (12022): Found design unit 1: invg-dataflow File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/invg.vhd Line: 30
    Info (12023): Found entity 1: invg File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/invg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/jump.vhd
    Info (12022): Found design unit 1: jump-structural File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/jump.vhd Line: 25
    Info (12023): Found entity 1: jump File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/jump.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/mem.vhd Line: 27
    Info (12023): Found entity 1: mem File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/mem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/mux2t1.vhd
    Info (12022): Found design unit 1: mux2t1-structural File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/mux2t1.vhd Line: 15
    Info (12023): Found entity 1: mux2t1 File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/mux2t1.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/mux2t1_5bit.vhd
    Info (12022): Found design unit 1: mux2t1_5bit-structural File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/mux2t1_5bit.vhd Line: 28
    Info (12023): Found entity 1: mux2t1_5bit File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/mux2t1_5bit.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/mux2t1_N.vhd
    Info (12022): Found design unit 1: mux2t1_N-structural File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/mux2t1_N.vhd Line: 30
    Info (12023): Found entity 1: mux2t1_N File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/mux2t1_N.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/mux2t1_dataflow.vhd
    Info (12022): Found design unit 1: mux2t1_dataflow-dataflow File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/mux2t1_dataflow.vhd Line: 28
    Info (12023): Found entity 1: mux2t1_dataflow File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/mux2t1_dataflow.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/my_32t1_mux.vhd
    Info (12022): Found design unit 1: my_32t1_mux-mux32t1 File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/my_32t1_mux.vhd Line: 11
    Info (12023): Found entity 1: my_32t1_mux File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/my_32t1_mux.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/nBitAddSub.vhd
    Info (12022): Found design unit 1: nBitAddSub-structure File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/nBitAddSub.vhd Line: 25
    Info (12023): Found entity 1: nBitAddSub File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/nBitAddSub.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/nBitAdder.vhd
    Info (12022): Found design unit 1: nBitAdder-structure File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/nBitAdder.vhd Line: 26
    Info (12023): Found entity 1: nBitAdder File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/nBitAdder.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/nBitAnd.vhd
    Info (12022): Found design unit 1: nBitAnd-structure File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/nBitAnd.vhd Line: 18
    Info (12023): Found entity 1: nBitAnd File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/nBitAnd.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/nBitNor.vhd
    Info (12022): Found design unit 1: nBitNor-dataflow File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/nBitNor.vhd Line: 19
    Info (12023): Found entity 1: nBitNor File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/nBitNor.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/nBitOr.vhd
    Info (12022): Found design unit 1: nBitOr-structure File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/nBitOr.vhd Line: 20
    Info (12023): Found entity 1: nBitOr File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/nBitOr.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/nBitXor.vhd
    Info (12022): Found design unit 1: nBitXor-structure File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/nBitXor.vhd Line: 20
    Info (12023): Found entity 1: nBitXor File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/nBitXor.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/onesComp.vhd
    Info (12022): Found design unit 1: onesComp-structure File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/onesComp.vhd Line: 21
    Info (12023): Found entity 1: onesComp File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/onesComp.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/org2.vhd
    Info (12022): Found design unit 1: org2-dataflow File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/org2.vhd Line: 31
    Info (12023): Found entity 1: org2 File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/org2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/pcRegister.vhd
    Info (12022): Found design unit 1: pcRegister-structure File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/pcRegister.vhd Line: 25
    Info (12023): Found entity 1: pcRegister File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/pcRegister.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/selectOperation.vhd
    Info (12022): Found design unit 1: selectOperation-dataflow File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/selectOperation.vhd Line: 25
    Info (12023): Found entity 1: selectOperation File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/selectOperation.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/setLessThan.vhd
    Info (12022): Found design unit 1: setLessThan-dataflow File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/setLessThan.vhd Line: 21
    Info (12023): Found entity 1: setLessThan File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/setLessThan.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/shift.vhd
    Info (12022): Found design unit 1: shift-behavioral File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/shift.vhd Line: 19
    Info (12023): Found entity 1: shift File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/shift.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/tb_MIPS_Processor.vhd
    Info (12022): Found design unit 1: tb_MIPS_Processor-structure File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/tb_MIPS_Processor.vhd Line: 19
    Info (12023): Found entity 1: tb_MIPS_Processor File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/tb_MIPS_Processor.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/tb_alu.vhd
    Info (12022): Found design unit 1: tb_alu-structure File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/tb_alu.vhd Line: 19
    Info (12023): Found entity 1: tb_alu File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/tb_alu.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/tb_branch.vhd
    Info (12022): Found design unit 1: tb_branch-tb File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/tb_branch.vhd Line: 12
    Info (12023): Found entity 1: tb_branch File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/tb_branch.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/tb_control.vhd
    Info (12022): Found design unit 1: tb_control-structure File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/tb_control.vhd Line: 23
    Info (12023): Found entity 1: tb_control File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/tb_control.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/tb_fetchLogic.vhd
    Info (12022): Found design unit 1: tb_fetchLogic-tb File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/tb_fetchLogic.vhd Line: 19
    Info (12023): Found entity 1: tb_fetchLogic File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/tb_fetchLogic.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/tb_jump.vhd
    Info (12022): Found design unit 1: tb_jump-tb File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/tb_jump.vhd Line: 12
    Info (12023): Found entity 1: tb_jump File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/tb_jump.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/tb_shift.vhd
    Info (12022): Found design unit 1: tb_shift-tb File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/tb_shift.vhd Line: 8
    Info (12023): Found entity 1: tb_shift File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/tb_shift.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/xorg2.vhd
    Info (12022): Found design unit 1: xorg2-dataflow File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/xorg2.vhd Line: 31
    Info (12023): Found entity 1: xorg2 File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/xorg2.vhd Line: 23
Info (12127): Elaborating entity "MIPS_Processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(191): object "s_Halt" assigned a value but never read File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 191
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(194): object "s_Ovfl" assigned a value but never read File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 194
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(205): object "s_j" assigned a value but never read File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 205
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(220): object "s_ctlExt" assigned a value but never read File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 220
Info (12128): Elaborating entity "mem" for hierarchy "mem:IMem" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 253
Info (12128): Elaborating entity "pcRegister" for hierarchy "pcRegister:PC_REG" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 276
Info (12128): Elaborating entity "Nbit_reg_PC" for hierarchy "pcRegister:PC_REG|Nbit_reg_PC:REG" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/pcRegister.vhd Line: 39
Warning (10540): VHDL Signal Declaration warning at Nbit_reg_PC.vhd(28): used explicit default value for signal "s_R" because signal was never assigned a value File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/Nbit_reg_PC.vhd Line: 28
Info (12128): Elaborating entity "dffg_PC" for hierarchy "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:0:REG" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/Nbit_reg_PC.vhd Line: 34
Warning (10492): VHDL Process Statement warning at dffg_PC.vhd(44): signal "i_RST" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/dffg_PC.vhd Line: 44
Warning (10492): VHDL Process Statement warning at dffg_PC.vhd(45): signal "r_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/dffg_PC.vhd Line: 45
Info (12128): Elaborating entity "mux2t1_5bit" for hierarchy "mux2t1_5bit:G_MUX_REGDST" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 284
Info (12128): Elaborating entity "mux2t1_dataflow" for hierarchy "mux2t1_5bit:G_MUX_REGDST|mux2t1_dataflow:\G_NBit_MUX:0:MUXI" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/mux2t1_5bit.vhd Line: 42
Info (12128): Elaborating entity "MIPSregister" for hierarchy "MIPSregister:G_REG" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 298
Info (12128): Elaborating entity "decoder" for hierarchy "MIPSregister:G_REG|decoder:dec1" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPSregister.vhd Line: 62
Info (12128): Elaborating entity "andg2N" for hierarchy "MIPSregister:G_REG|andg2N:and1" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPSregister.vhd Line: 66
Info (12128): Elaborating entity "andg2" for hierarchy "MIPSregister:G_REG|andg2N:and1|andg2:\G_NAnd:0:ANDG" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/andg2N.vhd Line: 35
Info (12128): Elaborating entity "Nbit_reg" for hierarchy "MIPSregister:G_REG|Nbit_reg:reg0" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPSregister.vhd Line: 76
Info (12128): Elaborating entity "dffg" for hierarchy "MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:0:REG" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/Nbit_reg.vhd Line: 31
Warning (10492): VHDL Process Statement warning at dffg.vhd(34): signal "i_RST" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/dffg.vhd Line: 34
Info (12128): Elaborating entity "my_32t1_mux" for hierarchy "MIPSregister:G_REG|my_32t1_mux:mux1" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPSregister.vhd Line: 96
Info (12128): Elaborating entity "control" for hierarchy "control:G_CTL" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 313
Info (12128): Elaborating entity "Extender" for hierarchy "Extender:EXTEND" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 338
Info (12128): Elaborating entity "alu" for hierarchy "alu:G_ALU" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 344
Warning (10036): Verilog HDL or VHDL warning at alu.vhd(145): object "s_addSubCarry" assigned a value but never read File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 145
Warning (10036): Verilog HDL or VHDL warning at alu.vhd(149): object "s_MSB" assigned a value but never read File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 149
Warning (10540): VHDL Signal Declaration warning at alu.vhd(151): used explicit default value for signal "s_constShamt" because signal was never assigned a value File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 151
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "alu:G_ALU|mux2t1_N:G_MUX_IMM" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 166
Info (12128): Elaborating entity "nBitOr" for hierarchy "alu:G_ALU|nBitOr:G_OR" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 180
Info (12128): Elaborating entity "org2" for hierarchy "alu:G_ALU|nBitOr:G_OR|org2:\G_NBit_OR:0:NBitOR" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/nBitOr.vhd Line: 33
Info (12128): Elaborating entity "nBitAnd" for hierarchy "alu:G_ALU|nBitAnd:G_AND" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 186
Info (12128): Elaborating entity "nBitXor" for hierarchy "alu:G_ALU|nBitXor:G_XOR" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 192
Info (12128): Elaborating entity "xorg2" for hierarchy "alu:G_ALU|nBitXor:G_XOR|xorg2:\G_NBit_XOR:0:NBitXor" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/nBitXor.vhd Line: 33
Info (12128): Elaborating entity "nBitNor" for hierarchy "alu:G_ALU|nBitNor:G_NOR" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 198
Info (12128): Elaborating entity "setLessThan" for hierarchy "alu:G_ALU|setLessThan:G_SLT" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 204
Info (12128): Elaborating entity "nBitAddSub" for hierarchy "alu:G_ALU|nBitAddSub:G_ADDSUB" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 210
Info (12128): Elaborating entity "onesComp" for hierarchy "alu:G_ALU|nBitAddSub:G_ADDSUB|onesComp:N_Bit_Inv" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/nBitAddSub.vhd Line: 67
Info (12128): Elaborating entity "invg" for hierarchy "alu:G_ALU|nBitAddSub:G_ADDSUB|onesComp:N_Bit_Inv|invg:\G_NBit_OnesComp:0:g_inv" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/onesComp.vhd Line: 35
Info (12128): Elaborating entity "nBitAdder" for hierarchy "alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/nBitAddSub.vhd Line: 82
Info (12128): Elaborating entity "fullAdder" for hierarchy "alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:ADDI" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/nBitAdder.vhd Line: 47
Info (12128): Elaborating entity "Barrel_Shifter" for hierarchy "alu:G_ALU|Barrel_Shifter:G_SHIFT" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 225
Info (12128): Elaborating entity "mux2t1" for hierarchy "alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:0:MUXI" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/Barrel_Shifter.vhd Line: 70
Info (12128): Elaborating entity "branchALU" for hierarchy "alu:G_ALU|branchALU:G_BRANCH" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 233
Info (12128): Elaborating entity "selectOperation" for hierarchy "alu:G_ALU|selectOperation:G_SELECT" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 241
Info (12128): Elaborating entity "fetchLogic" for hierarchy "fetchLogic:G_FETCHLOGIC" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 366
Info (12128): Elaborating entity "jump" for hierarchy "fetchLogic:G_FETCHLOGIC|jump:JUMP1" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/fetchLogic.vhd Line: 136
Info (12128): Elaborating entity "branch" for hierarchy "fetchLogic:G_FETCHLOGIC|branch:G_BRANCH" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/fetchLogic.vhd Line: 155
Warning (10036): Verilog HDL or VHDL warning at branch.vhd(59): object "carry1" assigned a value but never read File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/branch.vhd Line: 59
Warning (10036): Verilog HDL or VHDL warning at branch.vhd(60): object "carry2" assigned a value but never read File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/branch.vhd Line: 60
Info (12128): Elaborating entity "shift" for hierarchy "fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|shift:G_SHIFT" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/branch.vhd Line: 78
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "mem:IMem|ram" is uninferred due to asynchronous read logic File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/mem.vhd Line: 35
    Info (276007): RAM logic "mem:DMem|ram" is uninferred due to asynchronous read logic File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/mem.vhd Line: 35
Warning (276002): Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/dffg_PC.vhd Line: 44
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iInstAddr[0]" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[1]" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[12]" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[13]" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[14]" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[15]" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[16]" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[17]" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[18]" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[19]" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[20]" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[21]" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[22]" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[23]" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[24]" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[25]" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[26]" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[27]" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[28]" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[29]" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[30]" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[31]" File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
Info (21057): Implemented 114744 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 114645 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings
    Info: Peak virtual memory: 1204 megabytes
    Info: Processing ended: Wed Mar 27 18:58:04 2024
    Info: Elapsed time: 00:06:11
    Info: Total CPU time (on all processors): 00:06:12


