<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><link rel="stylesheet" type="text/css" href="insn.css" /><meta name="generator" content="iform.xsl" /><title>VMOV (between two general-purpose registers and a doubleword floating-point register) -- AArch32</title></head><body><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h2 class="instruction-section">VMOV (between two general-purpose registers and a doubleword floating-point register)</h2><p id="desc">
      <p class="aml">Copy two general-purpose registers to or from a SIMD&amp;FP register copies two words from two general-purpose registers into a doubleword register in the Advanced SIMD and floating-point register file, or from a doubleword register in the Advanced SIMD and floating-point register file to two general-purpose registers.</p>
      <p class="aml">Depending on settings in the <a class="armarm-xref" title="Reference to Armv8 ARM section">CPACR</a>, <a class="armarm-xref" title="Reference to Armv8 ARM section">NSACR</a>, <a class="armarm-xref" title="Reference to Armv8 ARM section">HCPTR</a>, and <a class="armarm-xref" title="Reference to Armv8 ARM section">FPEXC</a> registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be <span class="arm-defined-word">undefined</span>, or trapped to Hyp mode. For more information see <a class="armarm-xref" title="Reference to Armv8 ARM section">Enabling Advanced SIMD and floating-point support</a>.</p>
    </p>
    <p class="desc">
      It has encodings from the following instruction sets:
       A32 (
      <a href="#a1">A1</a>
      )
       and 
       T32 (
      <a href="#t1">T1</a>
      )
      .
    </p>
    <h3 class="classheading"><a name="a1" id="a1"></a>A1</h3><p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td colspan="4" class="lr">!= 1111</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="lr">0</td><td class="lr">op</td><td colspan="4" class="lr">Rt2</td><td colspan="4" class="lr">Rt</td><td class="l">1</td><td class="r">0</td><td class="l">1</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="lr">M</td><td class="lr">1</td><td colspan="4" class="lr">Vm</td></tr><tr class="secondrow"><td colspan="4" class="droppedname">cond</td><td colspan="5"></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="2"></td><td colspan="2"></td><td colspan="2"></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">From general-purpose registers<span class="bitdiff"> (op == 0)</span></h4><p class="asm-code"><a name="VMOV_tod_A1" id="VMOV_tod_A1"></a>VMOV{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#dm" title="64-bit SIMD&amp;FP register to be transferred (field &quot;M:Vm&quot;)">&lt;Dm&gt;</a>, <a href="#rt" title="First general-purpose register that {syntax{&lt;Dm&gt;}}[31:0] will be transferred to or from (field &quot;Rt&quot;)">&lt;Rt&gt;</a>, <a href="#rt2" title="Second general-purpose register that {syntax{&lt;Dm&gt;}}[63:32] will be transferred to or from (field &quot;Rt2&quot;)">&lt;Rt2&gt;</a></p></div><div class="encoding"><h4 class="encoding">To general-purpose registers<span class="bitdiff"> (op == 1)</span></h4><p class="asm-code"><a name="VMOV_d_A1" id="VMOV_d_A1"></a>VMOV{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#rt" title="First general-purpose register that {syntax{&lt;Dm&gt;}}[31:0] will be transferred to or from (field &quot;Rt&quot;)">&lt;Rt&gt;</a>, <a href="#rt2" title="Second general-purpose register that {syntax{&lt;Dm&gt;}}[63:32] will be transferred to or from (field &quot;Rt2&quot;)">&lt;Rt2&gt;</a>, <a href="#dm" title="64-bit SIMD&amp;FP register to be transferred (field &quot;M:Vm&quot;)">&lt;Dm&gt;</a></p></div><p class="pseudocode">to_arm_registers = (op == '1');  t = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rt);  t2 = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rt2);  m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(M:Vm);
if t == 15 || t2 == 15 then UNPREDICTABLE; // Armv8-A removes UNPREDICTABLE for R13
if to_arm_registers &amp;&amp; t == t2 then UNPREDICTABLE;</p><h3>CONSTRAINED UNPREDICTABLE behavior</h3><p>If <span class="pseudocode">to_arm_registers &amp;&amp; t == t2</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as <span class="asm-code">NOP</span>.</li><li>The value in the destination register is <span class="arm-defined-word">unknown</span>.</li></ul>
    <h3 class="classheading"><a name="t1" id="t1"></a>T1</h3><p class="desc"></p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="lr">0</td><td class="lr">op</td><td colspan="4" class="lr">Rt2</td><td colspan="4" class="lr">Rt</td><td class="l">1</td><td class="r">0</td><td class="l">1</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="lr">M</td><td class="lr">1</td><td colspan="4" class="lr">Vm</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">From general-purpose registers<span class="bitdiff"> (op == 0)</span></h4><p class="asm-code"><a name="VMOV_tod_T1" id="VMOV_tod_T1"></a>VMOV{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#dm" title="64-bit SIMD&amp;FP register to be transferred (field &quot;M:Vm&quot;)">&lt;Dm&gt;</a>, <a href="#rt" title="First general-purpose register that {syntax{&lt;Dm&gt;}}[31:0] will be transferred to or from (field &quot;Rt&quot;)">&lt;Rt&gt;</a>, <a href="#rt2" title="Second general-purpose register that {syntax{&lt;Dm&gt;}}[63:32] will be transferred to or from (field &quot;Rt2&quot;)">&lt;Rt2&gt;</a></p></div><div class="encoding"><h4 class="encoding">To general-purpose registers<span class="bitdiff"> (op == 1)</span></h4><p class="asm-code"><a name="VMOV_d_T1" id="VMOV_d_T1"></a>VMOV{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#rt" title="First general-purpose register that {syntax{&lt;Dm&gt;}}[31:0] will be transferred to or from (field &quot;Rt&quot;)">&lt;Rt&gt;</a>, <a href="#rt2" title="Second general-purpose register that {syntax{&lt;Dm&gt;}}[63:32] will be transferred to or from (field &quot;Rt2&quot;)">&lt;Rt2&gt;</a>, <a href="#dm" title="64-bit SIMD&amp;FP register to be transferred (field &quot;M:Vm&quot;)">&lt;Dm&gt;</a></p></div><p class="pseudocode">to_arm_registers = (op == '1');  t = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rt);  t2 = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rt2);  m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(M:Vm);
if t == 15 || t2 == 15 then UNPREDICTABLE; // Armv8-A removes UNPREDICTABLE for R13
if to_arm_registers &amp;&amp; t == t2 then UNPREDICTABLE;</p><h3>CONSTRAINED UNPREDICTABLE behavior</h3><p>If <span class="pseudocode">to_arm_registers &amp;&amp; t == t2</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as <span class="asm-code">NOP</span>.</li><li>The value in the destination register is <span class="arm-defined-word">unknown</span>.</li></ul>
  <p class="encoding-notes">
      <p class="aml">For more information about the <span class="arm-defined-word">constrained unpredictable</span> behavior of this instruction, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Architectural Constraints on UNPREDICTABLE behaviors</a>, and particularly <a class="armarm-xref" title="Reference to Armv8 ARM section">VMOV (between two general-purpose registers and a doubleword floating-point register)</a>.</p>
    </p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Dm&gt;</td><td><a name="dm" id="dm"></a>
        
          <p class="aml">Is the 64-bit name of the SIMD&amp;FP register to be transferred, encoded in the "M:Vm" field.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Rt2&gt;</td><td><a name="rt2" id="rt2"></a>
        
          <p class="aml">Is the second general-purpose register that &lt;Dm&gt;[63:32] will be transferred to or from, encoded in the "Rt2" field.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Rt&gt;</td><td><a name="rt" id="rt"></a>
        
          <p class="aml">Is the first general-purpose register that &lt;Dm&gt;[31:0] will be transferred to or from, encoded in the "Rt" field.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;c&gt;</td><td><a name="c" id="c"></a>
        
          <p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;q&gt;</td><td><a name="q" id="q"></a>
        
          <p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table></div><p class="syntax-notes"></p>
    <div class="ps" psname="commonps"><a name="commonps" id="commonps"></a><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">if <a href="shared_pseudocode.html#impl-aarch32.ConditionPassed.0" title="function: boolean ConditionPassed()">ConditionPassed</a>() then
    EncodingSpecificOperations();  <a href="shared_pseudocode.html#impl-aarch32.CheckVFPEnabled.1" title="function: CheckVFPEnabled(boolean include_fpexc_check)">CheckVFPEnabled</a>(TRUE);
    if to_arm_registers then
        <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[t] = <a href="shared_pseudocode.html#impl-aarch32.D.read.1" title="accessor: bits(64) D[integer n]">D</a>[m]&lt;31:0&gt;;
        <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[t2] = <a href="shared_pseudocode.html#impl-aarch32.D.read.1" title="accessor: bits(64) D[integer n]">D</a>[m]&lt;63:32&gt;;
    else
        <a href="shared_pseudocode.html#impl-aarch32.D.write.1" title="accessor: D[integer n] = bits(64) value">D</a>[m]&lt;31:0&gt; = <a href="shared_pseudocode.html#impl-aarch32.R.read.1" title="accessor: bits(32) R[integer n]">R</a>[t];
        <a href="shared_pseudocode.html#impl-aarch32.D.write.1" title="accessor: D[integer n] = bits(64) value">D</a>[m]&lt;63:32&gt; = <a href="shared_pseudocode.html#impl-aarch32.R.read.1" title="accessor: bits(32) R[integer n]">R</a>[t2];</p>
    </div>
  <h3>Operational information</h3>
    <p class="aml">If CPSR.DIT is 1 and this instruction passes its condition execution check:</p>
    <ul>
      <li>The execution time of this instruction is independent of:<ul><li>The values of the data supplied in any of its registers.</li><li>The values of the NZCV flags.</li></ul></li>
      <li>The response of this instruction to asynchronous exceptions does not vary based on:<ul><li>The values of the data supplied in any of its registers.</li><li>The values of the NZCV flags.</li></ul></li>
    </ul>
  <hr /><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v00_88, pseudocode v85-xml-00bet9_rc1_1
      ; Build timestamp: 2018-12-12T12:33
    </p><p class="copyconf">
      Copyright © 2010-2018 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
