
AVRASM ver. 2.1.30  C:\Users\ADMIN\OneDrive\Desktop\Embedded Code\test\Debug\List\test.asm Mon Dec 02 23:46:06 2024

C:\Users\ADMIN\OneDrive\Desktop\Embedded Code\test\Debug\List\test.asm(1090): warning: Register r5 already defined by the .DEF directive
C:\Users\ADMIN\OneDrive\Desktop\Embedded Code\test\Debug\List\test.asm(1091): warning: Register r4 already defined by the .DEF directive
C:\Users\ADMIN\OneDrive\Desktop\Embedded Code\test\Debug\List\test.asm(1092): warning: Register r7 already defined by the .DEF directive
C:\Users\ADMIN\OneDrive\Desktop\Embedded Code\test\Debug\List\test.asm(1093): warning: Register r6 already defined by the .DEF directive
C:\Users\ADMIN\OneDrive\Desktop\Embedded Code\test\Debug\List\test.asm(1094): warning: Register r9 already defined by the .DEF directive
C:\Users\ADMIN\OneDrive\Desktop\Embedded Code\test\Debug\List\test.asm(1095): warning: Register r8 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega128
                 ;Program type           : Application
                 ;Clock frequency        : 8.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 1024 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega128
                 	#pragma AVRPART MEMORY PROG_FLASH 131072
                 	#pragma AVRPART MEMORY EEPROM 4096
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 4096
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU RAMPZ=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 	.EQU XMCRA=0x6D
                 	.EQU XMCRB=0x6C
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0100
                 	.EQU __SRAM_END=0x10FF
                 	.EQU __DSTACK_SIZE=0x0400
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _hour=R5
                 	.DEF _min=R4
                 	.DEF _sec=R7
                 	.DEF __lcd_x=R6
                 	.DEF __lcd_y=R9
                 	.DEF __lcd_maxx=R8
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 005f 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
00002a 940c 0000 	JMP  0x00
00002c 940c 0000 	JMP  0x00
00002e 940c 0000 	JMP  0x00
000030 940c 0000 	JMP  0x00
000032 940c 0000 	JMP  0x00
000034 940c 0000 	JMP  0x00
000036 940c 0000 	JMP  0x00
000038 940c 0000 	JMP  0x00
00003a 940c 0000 	JMP  0x00
00003c 940c 0000 	JMP  0x00
00003e 940c 0000 	JMP  0x00
000040 940c 0000 	JMP  0x00
000042 940c 0000 	JMP  0x00
000044 940c 0000 	JMP  0x00
                 
                 _tbl10_G100:
000046 2710
000047 03e8
000048 0064
000049 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00004a 0001      	.DB  0x1,0x0
                 _tbl16_G100:
00004b 1000
00004c 0100
00004d 0010
00004e 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 _0x0:
00004f 4954
000050 454d
000051 203a
000052 3025      	.DB  0x54,0x49,0x4D,0x45,0x3A,0x20,0x25,0x30
000053 7532
000054 253a
000055 3230
000056 3a75      	.DB  0x32,0x75,0x3A,0x25,0x30,0x32,0x75,0x3A
000057 3025
000058 7532
C:\Users\ADMIN\OneDrive\Desktop\Embedded Code\test\Debug\List\test.asm(1149): warning: .cseg .db misalignment - padding zero byte
000059 0000      	.DB  0x25,0x30,0x32,0x75,0x0
                 _0x2040003:
00005a c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
00005b 0002      	.DW  0x02
00005c 0500      	.DW  __base_y_G102
00005d 00b4      	.DW  _0x2040003*2
                 
                 _0xFFFFFFFF:
00005e 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
00005f 94f8      	CLI
000060 27ee      	CLR  R30
000061 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000062 e0f1      	LDI  R31,1
000063 bff5      	OUT  MCUCR,R31
000064 bfe5      	OUT  MCUCR,R30
000065 93e0 006c 	STS  XMCRB,R30
                 
                 ;CLEAR R2-R14
000067 e08d      	LDI  R24,(14-2)+1
000068 e0a2      	LDI  R26,2
000069 27bb      	CLR  R27
                 __CLEAR_REG:
00006a 93ed      	ST   X+,R30
00006b 958a      	DEC  R24
00006c f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00006d e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00006e e190      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
00006f e0a0      	LDI  R26,LOW(__SRAM_START)
000070 e0b1      	LDI  R27,HIGH(__SRAM_START)
                 __CLEAR_SRAM:
000071 93ed      	ST   X+,R30
000072 9701      	SBIW R24,1
000073 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000074 ebe6      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000075 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000076 9185      	LPM  R24,Z+
000077 9195      	LPM  R25,Z+
000078 9700      	SBIW R24,0
000079 f061      	BREQ __GLOBAL_INI_END
00007a 91a5      	LPM  R26,Z+
00007b 91b5      	LPM  R27,Z+
00007c 9005      	LPM  R0,Z+
00007d 9015      	LPM  R1,Z+
00007e 01bf      	MOVW R22,R30
00007f 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000080 9005      	LPM  R0,Z+
000081 920d      	ST   X+,R0
000082 9701      	SBIW R24,1
000083 f7e1      	BRNE __GLOBAL_INI_LOOP
000084 01fb      	MOVW R30,R22
000085 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
000086 bf8b      	OUT  RAMPZ,R24
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000087 efef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000088 bfed      	OUT  SPL,R30
000089 e1e0      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
00008a bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00008b e0c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
00008c e0d5      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
00008d 940c 008f 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x500
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 2024/12/02
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega128
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 1024
                 ;*******************************************************/
                 ;
                 ;#include <mega128.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x20
                 	.EQU __sm_mask=0x1C
                 	.EQU __sm_powerdown=0x10
                 	.EQU __sm_powersave=0x18
                 	.EQU __sm_standby=0x14
                 	.EQU __sm_ext_standby=0x1C
                 	.EQU __sm_adc_noise_red=0x08
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <stdio.h>
                 ;#include <delay.h>
                 ;
                 ;// I2C Bus functions
                 ;#include <i2c.h>
                 ;
                 ;// DS1307 Real Time Clock functions
                 ;#include <ds1307.h>
                 ;
                 ;// Alphanumeric LCD functions
                 ;#include <alcd.h>
                 ;
                 ;// Declare your global variables here
                 ;unsigned char hour, min, sec;
                 ;void main(void)
                 ; 0000 0028 {
                 
                 	.CSEG
                 _main:
                 ; .FSTART _main
                 ; 0000 0029 char buffer[16];
                 ; 0000 002A // Declare your local variables here
                 ; 0000 002B 
                 ; 0000 002C // Input/Output Ports initialization
                 ; 0000 002D // Port A initialization
                 ; 0000 002E // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 002F DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
00008f 9760      	SBIW R28,16
                 ;	buffer -> Y+0
000090 e0e0      	LDI  R30,LOW(0)
000091 bbea      	OUT  0x1A,R30
                 ; 0000 0030 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0031 PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
000092 bbeb      	OUT  0x1B,R30
                 ; 0000 0032 
                 ; 0000 0033 // Port B initialization
                 ; 0000 0034 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0035 DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
000093 bbe7      	OUT  0x17,R30
                 ; 0000 0036 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0037 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
000094 bbe8      	OUT  0x18,R30
                 ; 0000 0038 
                 ; 0000 0039 // Port C initialization
                 ; 0000 003A // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 003B DDRC=(0<<DDC7) | (0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
000095 bbe4      	OUT  0x14,R30
                 ; 0000 003C // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 003D PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
000096 bbe5      	OUT  0x15,R30
                 ; 0000 003E 
                 ; 0000 003F // Port D initialization
                 ; 0000 0040 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0041 DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
000097 bbe1      	OUT  0x11,R30
                 ; 0000 0042 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0043 PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
000098 bbe2      	OUT  0x12,R30
                 ; 0000 0044 
                 ; 0000 0045 // Port E initialization
                 ; 0000 0046 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0047 DDRE=(0<<DDE7) | (0<<DDE6) | (0<<DDE5) | (0<<DDE4) | (0<<DDE3) | (0<<DDE2) | (0<<DDE1) | (0<<DDE0);
000099 b9e2      	OUT  0x2,R30
                 ; 0000 0048 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0049 PORTE=(0<<PORTE7) | (0<<PORTE6) | (0<<PORTE5) | (0<<PORTE4) | (0<<PORTE3) | (0<<PORTE2) | (0<<PORTE1) | (0<<PORTE0);
00009a b9e3      	OUT  0x3,R30
                 ; 0000 004A 
                 ; 0000 004B // Port F initialization
                 ; 0000 004C // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 004D DDRF=(0<<DDF7) | (0<<DDF6) | (0<<DDF5) | (0<<DDF4) | (0<<DDF3) | (0<<DDF2) | (0<<DDF1) | (0<<DDF0);
00009b 93e0 0061 	STS  97,R30
                 ; 0000 004E // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 004F PORTF=(0<<PORTF7) | (0<<PORTF6) | (0<<PORTF5) | (0<<PORTF4) | (0<<PORTF3) | (0<<PORTF2) | (0<<PORTF1) | (0<<PORTF0);
00009d 93e0 0062 	STS  98,R30
                 ; 0000 0050 
                 ; 0000 0051 // Port G initialization
                 ; 0000 0052 // Function: Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0053 DDRG=(0<<DDG4) | (0<<DDG3) | (0<<DDG2) | (0<<DDG1) | (0<<DDG0);
00009f 93e0 0064 	STS  100,R30
                 ; 0000 0054 // State: Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0055 PORTG=(0<<PORTG4) | (0<<PORTG3) | (0<<PORTG2) | (0<<PORTG1) | (0<<PORTG0);
0000a1 93e0 0065 	STS  101,R30
                 ; 0000 0056 
                 ; 0000 0057 // Timer/Counter 0 initialization
                 ; 0000 0058 // Clock source: System Clock
                 ; 0000 0059 // Clock value: Timer 0 Stopped
                 ; 0000 005A // Mode: Normal top=0xFF
                 ; 0000 005B // OC0 output: Disconnected
                 ; 0000 005C ASSR=0<<AS0;
0000a3 bfe0      	OUT  0x30,R30
                 ; 0000 005D TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<WGM01) | (0<<CS02) | (0<<CS01) | (0<<CS00);
0000a4 bfe3      	OUT  0x33,R30
                 ; 0000 005E TCNT0=0x00;
0000a5 bfe2      	OUT  0x32,R30
                 ; 0000 005F OCR0=0x00;
0000a6 bfe1      	OUT  0x31,R30
                 ; 0000 0060 
                 ; 0000 0061 // Timer/Counter 1 initialization
                 ; 0000 0062 // Clock source: System Clock
                 ; 0000 0063 // Clock value: Timer1 Stopped
                 ; 0000 0064 // Mode: Normal top=0xFFFF
                 ; 0000 0065 // OC1A output: Disconnected
                 ; 0000 0066 // OC1B output: Disconnected
                 ; 0000 0067 // OC1C output: Disconnected
                 ; 0000 0068 // Noise Canceler: Off
                 ; 0000 0069 // Input Capture on Falling Edge
                 ; 0000 006A // Timer1 Overflow Interrupt: Off
                 ; 0000 006B // Input Capture Interrupt: Off
                 ; 0000 006C // Compare A Match Interrupt: Off
                 ; 0000 006D // Compare B Match Interrupt: Off
                 ; 0000 006E // Compare C Match Interrupt: Off
                 ; 0000 006F TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<COM1C1) | (0<<COM1C0) | (0<<WGM11) | (0<<WGM10);
0000a7 bdef      	OUT  0x2F,R30
                 ; 0000 0070 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
0000a8 bdee      	OUT  0x2E,R30
                 ; 0000 0071 TCNT1H=0x00;
0000a9 bded      	OUT  0x2D,R30
                 ; 0000 0072 TCNT1L=0x00;
0000aa bdec      	OUT  0x2C,R30
                 ; 0000 0073 ICR1H=0x00;
0000ab bde7      	OUT  0x27,R30
                 ; 0000 0074 ICR1L=0x00;
0000ac bde6      	OUT  0x26,R30
                 ; 0000 0075 OCR1AH=0x00;
0000ad bdeb      	OUT  0x2B,R30
                 ; 0000 0076 OCR1AL=0x00;
0000ae bdea      	OUT  0x2A,R30
                 ; 0000 0077 OCR1BH=0x00;
0000af bde9      	OUT  0x29,R30
                 ; 0000 0078 OCR1BL=0x00;
0000b0 bde8      	OUT  0x28,R30
                 ; 0000 0079 OCR1CH=0x00;
0000b1 93e0 0079 	STS  121,R30
                 ; 0000 007A OCR1CL=0x00;
0000b3 93e0 0078 	STS  120,R30
                 ; 0000 007B 
                 ; 0000 007C // Timer/Counter 2 initialization
                 ; 0000 007D // Clock source: System Clock
                 ; 0000 007E // Clock value: Timer2 Stopped
                 ; 0000 007F // Mode: Normal top=0xFF
                 ; 0000 0080 // OC2 output: Disconnected
                 ; 0000 0081 TCCR2=(0<<WGM20) | (0<<COM21) | (0<<COM20) | (0<<WGM21) | (0<<CS22) | (0<<CS21) | (0<<CS20);
0000b5 bde5      	OUT  0x25,R30
                 ; 0000 0082 TCNT2=0x00;
0000b6 bde4      	OUT  0x24,R30
                 ; 0000 0083 OCR2=0x00;
0000b7 bde3      	OUT  0x23,R30
                 ; 0000 0084 
                 ; 0000 0085 // Timer/Counter 3 initialization
                 ; 0000 0086 // Clock source: System Clock
                 ; 0000 0087 // Clock value: Timer3 Stopped
                 ; 0000 0088 // Mode: Normal top=0xFFFF
                 ; 0000 0089 // OC3A output: Disconnected
                 ; 0000 008A // OC3B output: Disconnected
                 ; 0000 008B // OC3C output: Disconnected
                 ; 0000 008C // Noise Canceler: Off
                 ; 0000 008D // Input Capture on Falling Edge
                 ; 0000 008E // Timer3 Overflow Interrupt: Off
                 ; 0000 008F // Input Capture Interrupt: Off
                 ; 0000 0090 // Compare A Match Interrupt: Off
                 ; 0000 0091 // Compare B Match Interrupt: Off
                 ; 0000 0092 // Compare C Match Interrupt: Off
                 ; 0000 0093 TCCR3A=(0<<COM3A1) | (0<<COM3A0) | (0<<COM3B1) | (0<<COM3B0) | (0<<COM3C1) | (0<<COM3C0) | (0<<WGM31) | (0<<WGM30);
0000b8 93e0 008b 	STS  139,R30
                 ; 0000 0094 TCCR3B=(0<<ICNC3) | (0<<ICES3) | (0<<WGM33) | (0<<WGM32) | (0<<CS32) | (0<<CS31) | (0<<CS30);
0000ba 93e0 008a 	STS  138,R30
                 ; 0000 0095 TCNT3H=0x00;
0000bc 93e0 0089 	STS  137,R30
                 ; 0000 0096 TCNT3L=0x00;
0000be 93e0 0088 	STS  136,R30
                 ; 0000 0097 ICR3H=0x00;
0000c0 93e0 0081 	STS  129,R30
                 ; 0000 0098 ICR3L=0x00;
0000c2 93e0 0080 	STS  128,R30
                 ; 0000 0099 OCR3AH=0x00;
0000c4 93e0 0087 	STS  135,R30
                 ; 0000 009A OCR3AL=0x00;
0000c6 93e0 0086 	STS  134,R30
                 ; 0000 009B OCR3BH=0x00;
0000c8 93e0 0085 	STS  133,R30
                 ; 0000 009C OCR3BL=0x00;
0000ca 93e0 0084 	STS  132,R30
                 ; 0000 009D OCR3CH=0x00;
0000cc 93e0 0083 	STS  131,R30
                 ; 0000 009E OCR3CL=0x00;
0000ce 93e0 0082 	STS  130,R30
                 ; 0000 009F 
                 ; 0000 00A0 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 00A1 TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
0000d0 bfe7      	OUT  0x37,R30
                 ; 0000 00A2 ETIMSK=(0<<TICIE3) | (0<<OCIE3A) | (0<<OCIE3B) | (0<<TOIE3) | (0<<OCIE3C) | (0<<OCIE1C);
0000d1 93e0 007d 	STS  125,R30
                 ; 0000 00A3 
                 ; 0000 00A4 // External Interrupt(s) initialization
                 ; 0000 00A5 // INT0: Off
                 ; 0000 00A6 // INT1: Off
                 ; 0000 00A7 // INT2: Off
                 ; 0000 00A8 // INT3: Off
                 ; 0000 00A9 // INT4: Off
                 ; 0000 00AA // INT5: Off
                 ; 0000 00AB // INT6: Off
                 ; 0000 00AC // INT7: Off
                 ; 0000 00AD EICRA=(0<<ISC31) | (0<<ISC30) | (0<<ISC21) | (0<<ISC20) | (0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
0000d3 93e0 006a 	STS  106,R30
                 ; 0000 00AE EICRB=(0<<ISC71) | (0<<ISC70) | (0<<ISC61) | (0<<ISC60) | (0<<ISC51) | (0<<ISC50) | (0<<ISC41) | (0<<ISC40);
0000d5 bfea      	OUT  0x3A,R30
                 ; 0000 00AF EIMSK=(0<<INT7) | (0<<INT6) | (0<<INT5) | (0<<INT4) | (0<<INT3) | (0<<INT2) | (0<<INT1) | (0<<INT0);
0000d6 bfe9      	OUT  0x39,R30
                 ; 0000 00B0 
                 ; 0000 00B1 // USART0 initialization
                 ; 0000 00B2 // USART0 disabled
                 ; 0000 00B3 UCSR0B=(0<<RXCIE0) | (0<<TXCIE0) | (0<<UDRIE0) | (0<<RXEN0) | (0<<TXEN0) | (0<<UCSZ02) | (0<<RXB80) | (0<<TXB80);
0000d7 b9ea      	OUT  0xA,R30
                 ; 0000 00B4 
                 ; 0000 00B5 // USART1 initialization
                 ; 0000 00B6 // USART1 disabled
                 ; 0000 00B7 UCSR1B=(0<<RXCIE1) | (0<<TXCIE1) | (0<<UDRIE1) | (0<<RXEN1) | (0<<TXEN1) | (0<<UCSZ12) | (0<<RXB81) | (0<<TXB81);
0000d8 93e0 009a 	STS  154,R30
                 ; 0000 00B8 
                 ; 0000 00B9 // Analog Comparator initialization
                 ; 0000 00BA // Analog Comparator: Off
                 ; 0000 00BB // The Analog Comparator's positive input is
                 ; 0000 00BC // connected to the AIN0 pin
                 ; 0000 00BD // The Analog Comparator's negative input is
                 ; 0000 00BE // connected to the AIN1 pin
                 ; 0000 00BF ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
0000da e8e0      	LDI  R30,LOW(128)
0000db b9e8      	OUT  0x8,R30
                 ; 0000 00C0 SFIOR=(0<<ACME);
0000dc e0e0      	LDI  R30,LOW(0)
0000dd bde0      	OUT  0x20,R30
                 ; 0000 00C1 
                 ; 0000 00C2 // ADC initialization
                 ; 0000 00C3 // ADC disabled
                 ; 0000 00C4 ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADFR) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
0000de b9e6      	OUT  0x6,R30
                 ; 0000 00C5 
                 ; 0000 00C6 // SPI initialization
                 ; 0000 00C7 // SPI disabled
                 ; 0000 00C8 SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
0000df b9ed      	OUT  0xD,R30
                 ; 0000 00C9 
                 ; 0000 00CA // TWI initialization
                 ; 0000 00CB // TWI disabled
                 ; 0000 00CC TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
0000e0 93e0 0074 	STS  116,R30
                 ; 0000 00CD 
                 ; 0000 00CE // Bit-Banged I2C Bus initialization
                 ; 0000 00CF // I2C Port: PORTD
                 ; 0000 00D0 // I2C SDA bit: 1
                 ; 0000 00D1 // I2C SCL bit: 0
                 ; 0000 00D2 // Bit Rate: 100 kHz
                 ; 0000 00D3 // Note: I2C settings are specified in the
                 ; 0000 00D4 // Project|Configure|C Compiler|Libraries|I2C menu.
                 ; 0000 00D5 i2c_init();
0000e2 940e 043c 	CALL _i2c_init
                 ; 0000 00D6 
                 ; 0000 00D7 // DS1307 Real Time Clock initialization
                 ; 0000 00D8 // Square wave output on pin SQW/OUT: On
                 ; 0000 00D9 // Square wave frequency: 32768Hz
                 ; 0000 00DA rtc_init(3,1,0);
0000e4 e0e3      	LDI  R30,LOW(3)
0000e5 93ea      	ST   -Y,R30
0000e6 e0e1      	LDI  R30,LOW(1)
0000e7 93ea      	ST   -Y,R30
0000e8 e0a0      	LDI  R26,LOW(0)
0000e9 940e 02c9 	CALL _rtc_init
                 ; 0000 00DB 
                 ; 0000 00DC // Alphanumeric LCD initialization
                 ; 0000 00DD // Connections are specified in the
                 ; 0000 00DE // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 00DF // RS - PORTA Bit 0
                 ; 0000 00E0 // RD - PORTA Bit 1
                 ; 0000 00E1 // EN - PORTA Bit 2
                 ; 0000 00E2 // D4 - PORTA Bit 3
                 ; 0000 00E3 // D5 - PORTA Bit 4
                 ; 0000 00E4 // D6 - PORTA Bit 5
                 ; 0000 00E5 // D7 - PORTA Bit 6
                 ; 0000 00E6 // Characters/line: 8
                 ; 0000 00E7 lcd_init(20);
0000eb e1a4      	LDI  R26,LOW(20)
0000ec 940e 038e 	CALL _lcd_init
                 ; 0000 00E8 rtc_set_time(6, 59, 55);
0000ee e0e6      	LDI  R30,LOW(6)
0000ef 93ea      	ST   -Y,R30
0000f0 e3eb      	LDI  R30,LOW(59)
0000f1 93ea      	ST   -Y,R30
0000f2 e3a7      	LDI  R26,LOW(55)
0000f3 940e 0305 	CALL _rtc_set_time
                 ; 0000 00E9 while (1)
                 _0x3:
                 ; 0000 00EA       {
                 ; 0000 00EB       rtc_get_time(&hour, &min, &sec);
0000f5 e0e5      	LDI  R30,LOW(5)
0000f6 e0f0      	LDI  R31,HIGH(5)
0000f7 93fa      	ST   -Y,R31
0000f8 93ea      	ST   -Y,R30
0000f9 e0e4      	LDI  R30,LOW(4)
0000fa e0f0      	LDI  R31,HIGH(4)
0000fb 93fa      	ST   -Y,R31
0000fc 93ea      	ST   -Y,R30
0000fd e0a7      	LDI  R26,LOW(7)
0000fe e0b0      	LDI  R27,HIGH(7)
0000ff 940e 02e2 	CALL _rtc_get_time
                 ; 0000 00EC       sprintf(buffer, "TIME: %02u:%02u:%02u", hour, min, sec);
000101 01fe      	MOVW R30,R28
000102 93fa      	ST   -Y,R31
000103 93ea      	ST   -Y,R30
                +
000104 e9ee     +LDI R30 , LOW ( 2 * _0x0 + ( 0 ) )
000105 e0f0     +LDI R31 , HIGH ( 2 * _0x0 + ( 0 ) )
                 	__POINTW1FN _0x0,0
000106 93fa      	ST   -Y,R31
000107 93ea      	ST   -Y,R30
000108 2de5      	MOV  R30,R5
000109 940e 03ed 	CALL SUBOPT_0x0
00010b 2de4      	MOV  R30,R4
00010c 940e 03ed 	CALL SUBOPT_0x0
00010e 2de7      	MOV  R30,R7
00010f 940e 03ed 	CALL SUBOPT_0x0
000111 e08c      	LDI  R24,12
000112 940e 0295 	CALL _sprintf
000114 9660      	ADIW R28,16
                 ; 0000 00ED       lcd_clear();
000115 940e 035c 	CALL _lcd_clear
                 ; 0000 00EE       lcd_gotoxy(0, 0);
000117 e0e0      	LDI  R30,LOW(0)
000118 93ea      	ST   -Y,R30
000119 e0a0      	LDI  R26,LOW(0)
00011a 940e 034f 	CALL _lcd_gotoxy
                 ; 0000 00EF       lcd_puts(buffer);
00011c 01de      	MOVW R26,R28
00011d 940e 037d 	CALL _lcd_puts
                 ; 0000 00F0 
                 ; 0000 00F1       }
00011f cfd5      	RJMP _0x3
                 ; 0000 00F2 }
                 _0x6:
000120 cfff      	RJMP _0x6
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _put_buff_G100:
                 ; .FSTART _put_buff_G100
000121 93ba      	ST   -Y,R27
000122 93aa      	ST   -Y,R26
000123 931a      	ST   -Y,R17
000124 930a      	ST   -Y,R16
000125 81aa      	LDD  R26,Y+2
000126 81bb      	LDD  R27,Y+2+1
000127 9612      	ADIW R26,2
000128 940e 049f 	CALL __GETW1P
00012a 9730      	SBIW R30,0
00012b f159      	BREQ _0x2000010
00012c 81aa      	LDD  R26,Y+2
00012d 81bb      	LDD  R27,Y+2+1
00012e 9614      	ADIW R26,4
00012f 940e 049f 	CALL __GETW1P
000131 018f      	MOVW R16,R30
000132 9730      	SBIW R30,0
000133 f061      	BREQ _0x2000012
                +
000134 3002     +CPI R16 , LOW ( 2 )
000135 e0e0     +LDI R30 , HIGH ( 2 )
000136 071e     +CPC R17 , R30
                 	__CPWRN 16,17,2
000137 f098      	BRLO _0x2000013
000138 01f8      	MOVW R30,R16
000139 9731      	SBIW R30,1
00013a 018f      	MOVW R16,R30
                +
00013b 81aa     +LDD R26 , Y + 2
00013c 81bb     +LDD R27 , Y + 2 + 1
00013d 9614     +ADIW R26 , 4
00013e 93ed     +ST X + , R30
00013f 93fc     +ST X , R31
                 	__PUTW1SNS 2,4
                 _0x2000012:
000140 81aa      	LDD  R26,Y+2
000141 81bb      	LDD  R27,Y+2+1
000142 9612      	ADIW R26,2
000143 91ed      	LD   R30,X+
000144 91fd      	LD   R31,X+
000145 9631      	ADIW R30,1
000146 93fe      	ST   -X,R31
000147 93ee      	ST   -X,R30
000148 9731      	SBIW R30,1
000149 81ac      	LDD  R26,Y+4
00014a 83a0      	STD  Z+0,R26
                 _0x2000013:
00014b 81aa      	LDD  R26,Y+2
00014c 81bb      	LDD  R27,Y+2+1
00014d 940e 049f 	CALL __GETW1P
00014f 23ff      	TST  R31
000150 f02a      	BRMI _0x2000014
000151 91ed      	LD   R30,X+
000152 91fd      	LD   R31,X+
000153 9631      	ADIW R30,1
000154 93fe      	ST   -X,R31
000155 93ee      	ST   -X,R30
                 _0x2000014:
000156 c006      	RJMP _0x2000015
                 _0x2000010:
000157 81aa      	LDD  R26,Y+2
000158 81bb      	LDD  R27,Y+2+1
000159 efef      	LDI  R30,LOW(65535)
00015a efff      	LDI  R31,HIGH(65535)
00015b 93ed      	ST   X+,R30
00015c 93fc      	ST   X,R31
                 _0x2000015:
00015d 8119      	LDD  R17,Y+1
00015e 8108      	LDD  R16,Y+0
00015f 9625      	ADIW R28,5
000160 9508      	RET
                 ; .FEND
                 __print_G100:
                 ; .FSTART __print_G100
000161 93ba      	ST   -Y,R27
000162 93aa      	ST   -Y,R26
000163 9726      	SBIW R28,6
000164 940e 04ac 	CALL __SAVELOCR6
000166 e010      	LDI  R17,0
000167 85ac      	LDD  R26,Y+12
000168 85bd      	LDD  R27,Y+12+1
000169 e0e0      	LDI  R30,LOW(0)
00016a e0f0      	LDI  R31,HIGH(0)
00016b 93ed      	ST   X+,R30
00016c 93fc      	ST   X,R31
                 _0x2000016:
00016d 89ea      	LDD  R30,Y+18
00016e 89fb      	LDD  R31,Y+18+1
00016f 9631      	ADIW R30,1
000170 8bea      	STD  Y+18,R30
000171 8bfb      	STD  Y+18+1,R31
000172 9731      	SBIW R30,1
000173 91e4      	LPM  R30,Z
000174 2f2e      	MOV  R18,R30
000175 30e0      	CPI  R30,0
000176 f409      	BRNE PC+2
000177 c115      	RJMP _0x2000018
000178 2fe1      	MOV  R30,R17
000179 30e0      	CPI  R30,0
00017a f439      	BRNE _0x200001C
00017b 3225      	CPI  R18,37
00017c f411      	BRNE _0x200001D
00017d e011      	LDI  R17,LOW(1)
00017e c002      	RJMP _0x200001E
                 _0x200001D:
00017f 940e 03f3 	CALL SUBOPT_0x1
                 _0x200001E:
000181 c10a      	RJMP _0x200001B
                 _0x200001C:
000182 30e1      	CPI  R30,LOW(0x1)
000183 f4a9      	BRNE _0x200001F
000184 3225      	CPI  R18,37
000185 f419      	BRNE _0x2000020
000186 940e 03f3 	CALL SUBOPT_0x1
000188 c102      	RJMP _0x20000CC
                 _0x2000020:
000189 e012      	LDI  R17,LOW(2)
00018a e040      	LDI  R20,LOW(0)
00018b e000      	LDI  R16,LOW(0)
00018c 322d      	CPI  R18,45
00018d f411      	BRNE _0x2000021
00018e e001      	LDI  R16,LOW(1)
00018f c0fc      	RJMP _0x200001B
                 _0x2000021:
000190 322b      	CPI  R18,43
000191 f411      	BRNE _0x2000022
000192 e24b      	LDI  R20,LOW(43)
000193 c0f8      	RJMP _0x200001B
                 _0x2000022:
000194 3220      	CPI  R18,32
000195 f411      	BRNE _0x2000023
000196 e240      	LDI  R20,LOW(32)
000197 c0f4      	RJMP _0x200001B
                 _0x2000023:
000198 c002      	RJMP _0x2000024
                 _0x200001F:
000199 30e2      	CPI  R30,LOW(0x2)
00019a f439      	BRNE _0x2000025
                 _0x2000024:
00019b e050      	LDI  R21,LOW(0)
00019c e013      	LDI  R17,LOW(3)
00019d 3320      	CPI  R18,48
00019e f411      	BRNE _0x2000026
00019f 6800      	ORI  R16,LOW(128)
0001a0 c0eb      	RJMP _0x200001B
                 _0x2000026:
0001a1 c003      	RJMP _0x2000027
                 _0x2000025:
0001a2 30e3      	CPI  R30,LOW(0x3)
0001a3 f009      	BREQ PC+2
0001a4 c0e7      	RJMP _0x200001B
                 _0x2000027:
0001a5 3320      	CPI  R18,48
0001a6 f010      	BRLO _0x200002A
0001a7 332a      	CPI  R18,58
0001a8 f008      	BRLO _0x200002B
                 _0x200002A:
0001a9 c007      	RJMP _0x2000029
                 _0x200002B:
0001aa e0aa      	LDI  R26,LOW(10)
0001ab 9f5a      	MUL  R21,R26
0001ac 2d50      	MOV  R21,R0
0001ad 2fe2      	MOV  R30,R18
0001ae 53e0      	SUBI R30,LOW(48)
0001af 0f5e      	ADD  R21,R30
0001b0 c0db      	RJMP _0x200001B
                 _0x2000029:
0001b1 2fe2      	MOV  R30,R18
0001b2 36e3      	CPI  R30,LOW(0x63)
0001b3 f449      	BRNE _0x200002F
0001b4 940e 03fa 	CALL SUBOPT_0x2
0001b6 89e8      	LDD  R30,Y+16
0001b7 89f9      	LDD  R31,Y+16+1
0001b8 81a4      	LDD  R26,Z+4
0001b9 93aa      	ST   -Y,R26
0001ba 940e 0400 	CALL SUBOPT_0x3
0001bc c0ce      	RJMP _0x2000030
                 _0x200002F:
0001bd 37e3      	CPI  R30,LOW(0x73)
0001be f441      	BRNE _0x2000032
0001bf 940e 03fa 	CALL SUBOPT_0x2
0001c1 940e 0406 	CALL SUBOPT_0x4
0001c3 940e 03bd 	CALL _strlen
0001c5 2f1e      	MOV  R17,R30
0001c6 c00a      	RJMP _0x2000033
                 _0x2000032:
0001c7 37e0      	CPI  R30,LOW(0x70)
0001c8 f461      	BRNE _0x2000035
0001c9 940e 03fa 	CALL SUBOPT_0x2
0001cb 940e 0406 	CALL SUBOPT_0x4
0001cd 940e 03c9 	CALL _strlenf
0001cf 2f1e      	MOV  R17,R30
0001d0 6008      	ORI  R16,LOW(8)
                 _0x2000033:
0001d1 6002      	ORI  R16,LOW(2)
0001d2 770f      	ANDI R16,LOW(127)
0001d3 e030      	LDI  R19,LOW(0)
0001d4 c034      	RJMP _0x2000036
                 _0x2000035:
0001d5 36e4      	CPI  R30,LOW(0x64)
0001d6 f011      	BREQ _0x2000039
0001d7 36e9      	CPI  R30,LOW(0x69)
0001d8 f411      	BRNE _0x200003A
                 _0x2000039:
0001d9 6004      	ORI  R16,LOW(4)
0001da c002      	RJMP _0x200003B
                 _0x200003A:
0001db 37e5      	CPI  R30,LOW(0x75)
0001dc f431      	BRNE _0x200003C
                 _0x200003B:
0001dd e8ec      	LDI  R30,LOW(_tbl10_G100*2)
0001de e0f0      	LDI  R31,HIGH(_tbl10_G100*2)
0001df 83ee      	STD  Y+6,R30
0001e0 83ff      	STD  Y+6+1,R31
0001e1 e015      	LDI  R17,LOW(5)
0001e2 c00c      	RJMP _0x200003D
                 _0x200003C:
0001e3 35e8      	CPI  R30,LOW(0x58)
0001e4 f411      	BRNE _0x200003F
0001e5 6008      	ORI  R16,LOW(8)
0001e6 c003      	RJMP _0x2000040
                 _0x200003F:
0001e7 37e8      	CPI  R30,LOW(0x78)
0001e8 f009      	BREQ PC+2
0001e9 c0a1      	RJMP _0x2000071
                 _0x2000040:
0001ea e9e6      	LDI  R30,LOW(_tbl16_G100*2)
0001eb e0f0      	LDI  R31,HIGH(_tbl16_G100*2)
0001ec 83ee      	STD  Y+6,R30
0001ed 83ff      	STD  Y+6+1,R31
0001ee e014      	LDI  R17,LOW(4)
                 _0x200003D:
0001ef ff02      	SBRS R16,2
0001f0 c014      	RJMP _0x2000042
0001f1 940e 03fa 	CALL SUBOPT_0x2
0001f3 940e 0410 	CALL SUBOPT_0x5
0001f5 85ab      	LDD  R26,Y+11
0001f6 23aa      	TST  R26
0001f7 f43a      	BRPL _0x2000043
0001f8 85ea      	LDD  R30,Y+10
0001f9 85fb      	LDD  R31,Y+10+1
0001fa 940e 049b 	CALL __ANEGW1
0001fc 87ea      	STD  Y+10,R30
0001fd 87fb      	STD  Y+10+1,R31
0001fe e24d      	LDI  R20,LOW(45)
                 _0x2000043:
0001ff 3040      	CPI  R20,0
000200 f011      	BREQ _0x2000044
000201 5f1f      	SUBI R17,-LOW(1)
000202 c001      	RJMP _0x2000045
                 _0x2000044:
000203 7f0b      	ANDI R16,LOW(251)
                 _0x2000045:
000204 c004      	RJMP _0x2000046
                 _0x2000042:
000205 940e 03fa 	CALL SUBOPT_0x2
000207 940e 0410 	CALL SUBOPT_0x5
                 _0x2000046:
                 _0x2000036:
000209 fd00      	SBRC R16,0
00020a c011      	RJMP _0x2000047
                 _0x2000048:
00020b 1715      	CP   R17,R21
00020c f478      	BRSH _0x200004A
00020d ff07      	SBRS R16,7
00020e c008      	RJMP _0x200004B
00020f ff02      	SBRS R16,2
000210 c004      	RJMP _0x200004C
000211 7f0b      	ANDI R16,LOW(251)
000212 2f24      	MOV  R18,R20
000213 5011      	SUBI R17,LOW(1)
000214 c001      	RJMP _0x200004D
                 _0x200004C:
000215 e320      	LDI  R18,LOW(48)
                 _0x200004D:
000216 c001      	RJMP _0x200004E
                 _0x200004B:
000217 e220      	LDI  R18,LOW(32)
                 _0x200004E:
000218 940e 03f3 	CALL SUBOPT_0x1
00021a 5051      	SUBI R21,LOW(1)
00021b cfef      	RJMP _0x2000048
                 _0x200004A:
                 _0x2000047:
00021c 2f31      	MOV  R19,R17
00021d ff01      	SBRS R16,1
00021e c017      	RJMP _0x200004F
                 _0x2000050:
00021f 3030      	CPI  R19,0
000220 f0a1      	BREQ _0x2000052
000221 ff03      	SBRS R16,3
000222 c006      	RJMP _0x2000053
000223 81ee      	LDD  R30,Y+6
000224 81ff      	LDD  R31,Y+6+1
000225 9125      	LPM  R18,Z+
000226 83ee      	STD  Y+6,R30
000227 83ff      	STD  Y+6+1,R31
000228 c005      	RJMP _0x2000054
                 _0x2000053:
000229 81ae      	LDD  R26,Y+6
00022a 81bf      	LDD  R27,Y+6+1
00022b 912d      	LD   R18,X+
00022c 83ae      	STD  Y+6,R26
00022d 83bf      	STD  Y+6+1,R27
                 _0x2000054:
00022e 940e 03f3 	CALL SUBOPT_0x1
000230 3050      	CPI  R21,0
000231 f009      	BREQ _0x2000055
000232 5051      	SUBI R21,LOW(1)
                 _0x2000055:
000233 5031      	SUBI R19,LOW(1)
000234 cfea      	RJMP _0x2000050
                 _0x2000052:
000235 c04b      	RJMP _0x2000056
                 _0x200004F:
                 _0x2000058:
000236 e320      	LDI  R18,LOW(48)
000237 81ee      	LDD  R30,Y+6
000238 81ff      	LDD  R31,Y+6+1
000239 940e 04a3 	CALL __GETW1PF
00023b 87e8      	STD  Y+8,R30
00023c 87f9      	STD  Y+8+1,R31
00023d 81ee      	LDD  R30,Y+6
00023e 81ff      	LDD  R31,Y+6+1
00023f 9632      	ADIW R30,2
000240 83ee      	STD  Y+6,R30
000241 83ff      	STD  Y+6+1,R31
                 _0x200005A:
000242 85e8      	LDD  R30,Y+8
000243 85f9      	LDD  R31,Y+8+1
000244 85aa      	LDD  R26,Y+10
000245 85bb      	LDD  R27,Y+10+1
000246 17ae      	CP   R26,R30
000247 07bf      	CPC  R27,R31
000248 f050      	BRLO _0x200005C
000249 5f2f      	SUBI R18,-LOW(1)
00024a 85a8      	LDD  R26,Y+8
00024b 85b9      	LDD  R27,Y+8+1
00024c 85ea      	LDD  R30,Y+10
00024d 85fb      	LDD  R31,Y+10+1
00024e 1bea      	SUB  R30,R26
00024f 0bfb      	SBC  R31,R27
000250 87ea      	STD  Y+10,R30
000251 87fb      	STD  Y+10+1,R31
000252 cfef      	RJMP _0x200005A
                 _0x200005C:
000253 332a      	CPI  R18,58
000254 f028      	BRLO _0x200005D
000255 ff03      	SBRS R16,3
000256 c002      	RJMP _0x200005E
000257 5f29      	SUBI R18,-LOW(7)
000258 c001      	RJMP _0x200005F
                 _0x200005E:
000259 5d29      	SUBI R18,-LOW(39)
                 _0x200005F:
                 _0x200005D:
00025a fd04      	SBRC R16,4
00025b c01a      	RJMP _0x2000061
00025c 3321      	CPI  R18,49
00025d f420      	BRSH _0x2000063
00025e 85a8      	LDD  R26,Y+8
00025f 85b9      	LDD  R27,Y+8+1
000260 9711      	SBIW R26,1
000261 f409      	BRNE _0x2000062
                 _0x2000063:
000262 c009      	RJMP _0x20000CD
                 _0x2000062:
000263 1753      	CP   R21,R19
000264 f010      	BRLO _0x2000067
000265 ff00      	SBRS R16,0
000266 c001      	RJMP _0x2000068
                 _0x2000067:
000267 c013      	RJMP _0x2000066
                 _0x2000068:
000268 e220      	LDI  R18,LOW(32)
000269 ff07      	SBRS R16,7
00026a c00b      	RJMP _0x2000069
00026b e320      	LDI  R18,LOW(48)
                 _0x20000CD:
00026c 6100      	ORI  R16,LOW(16)
00026d ff02      	SBRS R16,2
00026e c007      	RJMP _0x200006A
00026f 7f0b      	ANDI R16,LOW(251)
000270 934a      	ST   -Y,R20
000271 940e 0400 	CALL SUBOPT_0x3
000273 3050      	CPI  R21,0
000274 f009      	BREQ _0x200006B
000275 5051      	SUBI R21,LOW(1)
                 _0x200006B:
                 _0x200006A:
                 _0x2000069:
                 _0x2000061:
000276 940e 03f3 	CALL SUBOPT_0x1
000278 3050      	CPI  R21,0
000279 f009      	BREQ _0x200006C
00027a 5051      	SUBI R21,LOW(1)
                 _0x200006C:
                 _0x2000066:
00027b 5031      	SUBI R19,LOW(1)
00027c 85a8      	LDD  R26,Y+8
00027d 85b9      	LDD  R27,Y+8+1
00027e 9712      	SBIW R26,2
00027f f008      	BRLO _0x2000059
000280 cfb5      	RJMP _0x2000058
                 _0x2000059:
                 _0x2000056:
000281 ff00      	SBRS R16,0
000282 c008      	RJMP _0x200006D
                 _0x200006E:
000283 3050      	CPI  R21,0
000284 f031      	BREQ _0x2000070
000285 5051      	SUBI R21,LOW(1)
000286 e2e0      	LDI  R30,LOW(32)
000287 93ea      	ST   -Y,R30
000288 940e 0400 	CALL SUBOPT_0x3
00028a cff8      	RJMP _0x200006E
                 _0x2000070:
                 _0x200006D:
                 _0x2000071:
                 _0x2000030:
                 _0x20000CC:
00028b e010      	LDI  R17,LOW(0)
                 _0x200001B:
00028c cee0      	RJMP _0x2000016
                 _0x2000018:
00028d 85ac      	LDD  R26,Y+12
00028e 85bd      	LDD  R27,Y+12+1
00028f 940e 049f 	CALL __GETW1P
000291 940e 04b3 	CALL __LOADLOCR6
000293 9664      	ADIW R28,20
000294 9508      	RET
                 ; .FEND
                 _sprintf:
                 ; .FSTART _sprintf
000295 92ff      	PUSH R15
000296 2ef8      	MOV  R15,R24
000297 9726      	SBIW R28,6
000298 940e 04ae 	CALL __SAVELOCR4
00029a 940e 0418 	CALL SUBOPT_0x6
00029c 9730      	SBIW R30,0
00029d f419      	BRNE _0x2000072
00029e efef      	LDI  R30,LOW(65535)
00029f efff      	LDI  R31,HIGH(65535)
0002a0 c023      	RJMP _0x20C0003
                 _0x2000072:
0002a1 01de      	MOVW R26,R28
0002a2 9616      	ADIW R26,6
0002a3 940e 0497 	CALL __ADDW2R15
0002a5 018d      	MOVW R16,R26
0002a6 940e 0418 	CALL SUBOPT_0x6
0002a8 83ee      	STD  Y+6,R30
0002a9 83ff      	STD  Y+6+1,R31
0002aa e0e0      	LDI  R30,LOW(0)
0002ab 87e8      	STD  Y+8,R30
0002ac 87e9      	STD  Y+8+1,R30
0002ad 01de      	MOVW R26,R28
0002ae 961a      	ADIW R26,10
0002af 940e 0497 	CALL __ADDW2R15
0002b1 940e 049f 	CALL __GETW1P
0002b3 93fa      	ST   -Y,R31
0002b4 93ea      	ST   -Y,R30
0002b5 931a      	ST   -Y,R17
0002b6 930a      	ST   -Y,R16
0002b7 e2e1      	LDI  R30,LOW(_put_buff_G100)
0002b8 e0f1      	LDI  R31,HIGH(_put_buff_G100)
0002b9 93fa      	ST   -Y,R31
0002ba 93ea      	ST   -Y,R30
0002bb 01de      	MOVW R26,R28
0002bc 961a      	ADIW R26,10
0002bd dea3      	RCALL __print_G100
0002be 019f      	MOVW R18,R30
0002bf 81ae      	LDD  R26,Y+6
0002c0 81bf      	LDD  R27,Y+6+1
0002c1 e0e0      	LDI  R30,LOW(0)
0002c2 93ec      	ST   X,R30
0002c3 01f9      	MOVW R30,R18
                 _0x20C0003:
0002c4 940e 04b5 	CALL __LOADLOCR4
0002c6 962a      	ADIW R28,10
0002c7 90ff      	POP  R15
0002c8 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 _rtc_init:
                 ; .FSTART _rtc_init
0002c9 93aa      	ST   -Y,R26
0002ca 81ea      	LDD  R30,Y+2
0002cb 70e3      	ANDI R30,LOW(0x3)
0002cc 83ea      	STD  Y+2,R30
0002cd 81e9      	LDD  R30,Y+1
0002ce 30e0      	CPI  R30,0
0002cf f019      	BREQ _0x2020003
0002d0 81ea      	LDD  R30,Y+2
0002d1 61e0      	ORI  R30,0x10
0002d2 83ea      	STD  Y+2,R30
                 _0x2020003:
0002d3 81e8      	LD   R30,Y
0002d4 30e0      	CPI  R30,0
0002d5 f019      	BREQ _0x2020004
0002d6 81ea      	LDD  R30,Y+2
0002d7 68e0      	ORI  R30,0x80
0002d8 83ea      	STD  Y+2,R30
                 _0x2020004:
0002d9 940e 041f 	CALL SUBOPT_0x7
0002db e0a7      	LDI  R26,LOW(7)
0002dc 940e 0475 	CALL _i2c_write
0002de 81aa      	LDD  R26,Y+2
0002df 940e 0424 	CALL SUBOPT_0x8
0002e1 c0aa      	RJMP _0x20C0002
                 ; .FEND
                 _rtc_get_time:
                 ; .FSTART _rtc_get_time
0002e2 93ba      	ST   -Y,R27
0002e3 93aa      	ST   -Y,R26
0002e4 940e 041f 	CALL SUBOPT_0x7
0002e6 e0a0      	LDI  R26,LOW(0)
0002e7 940e 0424 	CALL SUBOPT_0x8
0002e9 940e 0441 	CALL _i2c_start
0002eb eda1      	LDI  R26,LOW(209)
0002ec 940e 0475 	CALL _i2c_write
0002ee 940e 0428 	CALL SUBOPT_0x9
0002f0 81a8      	LD   R26,Y
0002f1 81b9      	LDD  R27,Y+1
0002f2 93ec      	ST   X,R30
0002f3 940e 0428 	CALL SUBOPT_0x9
0002f5 81aa      	LDD  R26,Y+2
0002f6 81bb      	LDD  R27,Y+2+1
0002f7 93ec      	ST   X,R30
0002f8 e0a0      	LDI  R26,LOW(0)
0002f9 940e 045a 	CALL _i2c_read
0002fb 2fae      	MOV  R26,R30
0002fc 940e 03d6 	CALL _bcd2bin
0002fe 81ac      	LDD  R26,Y+4
0002ff 81bd      	LDD  R27,Y+4+1
000300 93ec      	ST   X,R30
000301 940e 0450 	CALL _i2c_stop
000303 9626      	ADIW R28,6
000304 9508      	RET
                 ; .FEND
                 _rtc_set_time:
                 ; .FSTART _rtc_set_time
000305 93aa      	ST   -Y,R26
000306 940e 041f 	CALL SUBOPT_0x7
000308 e0a0      	LDI  R26,LOW(0)
000309 940e 0475 	CALL _i2c_write
00030b 81a8      	LD   R26,Y
00030c 940e 03e3 	CALL _bin2bcd
00030e 2fae      	MOV  R26,R30
00030f 940e 0475 	CALL _i2c_write
000311 81a9      	LDD  R26,Y+1
000312 940e 03e3 	CALL _bin2bcd
000314 2fae      	MOV  R26,R30
000315 940e 0475 	CALL _i2c_write
000317 81aa      	LDD  R26,Y+2
000318 940e 03e3 	CALL _bin2bcd
00031a 2fae      	MOV  R26,R30
00031b 940e 0424 	CALL SUBOPT_0x8
00031d c06e      	RJMP _0x20C0002
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G102:
                 ; .FSTART __lcd_write_nibble_G102
00031e 93aa      	ST   -Y,R26
00031f 81e8      	LD   R30,Y
000320 71e0      	ANDI R30,LOW(0x10)
000321 f011      	BREQ _0x2040004
000322 9adb      	SBI  0x1B,3
000323 c001      	RJMP _0x2040005
                 _0x2040004:
000324 98db      	CBI  0x1B,3
                 _0x2040005:
000325 81e8      	LD   R30,Y
000326 72e0      	ANDI R30,LOW(0x20)
000327 f011      	BREQ _0x2040006
000328 9adc      	SBI  0x1B,4
000329 c001      	RJMP _0x2040007
                 _0x2040006:
00032a 98dc      	CBI  0x1B,4
                 _0x2040007:
00032b 81e8      	LD   R30,Y
00032c 74e0      	ANDI R30,LOW(0x40)
00032d f011      	BREQ _0x2040008
00032e 9add      	SBI  0x1B,5
00032f c001      	RJMP _0x2040009
                 _0x2040008:
000330 98dd      	CBI  0x1B,5
                 _0x2040009:
000331 81e8      	LD   R30,Y
000332 78e0      	ANDI R30,LOW(0x80)
000333 f011      	BREQ _0x204000A
000334 9ade      	SBI  0x1B,6
000335 c001      	RJMP _0x204000B
                 _0x204000A:
000336 98de      	CBI  0x1B,6
                 _0x204000B:
                +
000337 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
000338 958a     +DEC R24
000339 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
00033a 9ada      	SBI  0x1B,2
                +
00033b e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
00033c 958a     +DEC R24
00033d f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
00033e 98da      	CBI  0x1B,2
                +
00033f e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
000340 958a     +DEC R24
000341 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
000342 c078      	RJMP _0x20C0001
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
000343 93aa      	ST   -Y,R26
000344 81a8      	LD   R26,Y
000345 dfd8      	RCALL __lcd_write_nibble_G102
000346 81e8          ld    r30,y
000347 95e2          swap  r30
000348 83e8          st    y,r30
000349 81a8      	LD   R26,Y
00034a dfd3      	RCALL __lcd_write_nibble_G102
                +
00034b e885     +LDI R24 , LOW ( 133 )
                +__DELAY_USB_LOOP :
00034c 958a     +DEC R24
00034d f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 133
00034e c06c      	RJMP _0x20C0001
                 ; .FEND
                 _lcd_gotoxy:
                 ; .FSTART _lcd_gotoxy
00034f 93aa      	ST   -Y,R26
000350 81e8      	LD   R30,Y
000351 e0f0      	LDI  R31,0
000352 50e0      	SUBI R30,LOW(-__base_y_G102)
000353 4ffb      	SBCI R31,HIGH(-__base_y_G102)
000354 81e0      	LD   R30,Z
000355 81a9      	LDD  R26,Y+1
000356 0fae      	ADD  R26,R30
000357 dfeb      	RCALL __lcd_write_data
000358 8069      	LDD  R6,Y+1
000359 8098      	LDD  R9,Y+0
00035a 9622      	ADIW R28,2
00035b 9508      	RET
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
00035c e0a2      	LDI  R26,LOW(2)
00035d 940e 042e 	CALL SUBOPT_0xA
00035f e0ac      	LDI  R26,LOW(12)
000360 dfe2      	RCALL __lcd_write_data
000361 e0a1      	LDI  R26,LOW(1)
000362 940e 042e 	CALL SUBOPT_0xA
000364 e0e0      	LDI  R30,LOW(0)
000365 2e9e      	MOV  R9,R30
000366 2e6e      	MOV  R6,R30
000367 9508      	RET
                 ; .FEND
                 _lcd_putchar:
                 ; .FSTART _lcd_putchar
000368 93aa      	ST   -Y,R26
000369 81a8      	LD   R26,Y
00036a 30aa      	CPI  R26,LOW(0xA)
00036b f011      	BREQ _0x2040011
00036c 1468      	CP   R6,R8
00036d f048      	BRLO _0x2040010
                 _0x2040011:
00036e e0e0      	LDI  R30,LOW(0)
00036f 93ea      	ST   -Y,R30
000370 9493      	INC  R9
000371 2da9      	MOV  R26,R9
000372 dfdc      	RCALL _lcd_gotoxy
000373 81a8      	LD   R26,Y
000374 30aa      	CPI  R26,LOW(0xA)
000375 f409      	BRNE _0x2040013
000376 c044      	RJMP _0x20C0001
                 _0x2040013:
                 _0x2040010:
000377 9463      	INC  R6
000378 9ad8      	SBI  0x1B,0
000379 81a8      	LD   R26,Y
00037a dfc8      	RCALL __lcd_write_data
00037b 98d8      	CBI  0x1B,0
00037c c03e      	RJMP _0x20C0001
                 ; .FEND
                 _lcd_puts:
                 ; .FSTART _lcd_puts
00037d 93ba      	ST   -Y,R27
00037e 93aa      	ST   -Y,R26
00037f 931a      	ST   -Y,R17
                 _0x2040014:
000380 81a9      	LDD  R26,Y+1
000381 81ba      	LDD  R27,Y+1+1
000382 91ed      	LD   R30,X+
000383 83a9      	STD  Y+1,R26
000384 83ba      	STD  Y+1+1,R27
000385 2f1e      	MOV  R17,R30
000386 30e0      	CPI  R30,0
000387 f019      	BREQ _0x2040016
000388 2fa1      	MOV  R26,R17
000389 dfde      	RCALL _lcd_putchar
00038a cff5      	RJMP _0x2040014
                 _0x2040016:
00038b 8118      	LDD  R17,Y+0
                 _0x20C0002:
00038c 9623      	ADIW R28,3
00038d 9508      	RET
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
00038e 93aa      	ST   -Y,R26
00038f 9ad3      	SBI  0x1A,3
000390 9ad4      	SBI  0x1A,4
000391 9ad5      	SBI  0x1A,5
000392 9ad6      	SBI  0x1A,6
000393 9ad2      	SBI  0x1A,2
000394 9ad0      	SBI  0x1A,0
000395 9ad1      	SBI  0x1A,1
000396 98da      	CBI  0x1B,2
000397 98d8      	CBI  0x1B,0
000398 98d9      	CBI  0x1B,1
000399 8088      	LDD  R8,Y+0
00039a 81e8      	LD   R30,Y
00039b 58e0      	SUBI R30,-LOW(128)
                +
00039c 93e0 0502+STS __base_y_G102 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G102,2
00039e 81e8      	LD   R30,Y
00039f 54e0      	SUBI R30,-LOW(192)
                +
0003a0 93e0 0503+STS __base_y_G102 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G102,3
0003a2 e1a4      	LDI  R26,LOW(20)
0003a3 e0b0      	LDI  R27,0
0003a4 940e 048d 	CALL _delay_ms
0003a6 940e 0434 	CALL SUBOPT_0xB
0003a8 940e 0434 	CALL SUBOPT_0xB
0003aa 940e 0434 	CALL SUBOPT_0xB
0003ac e2a0      	LDI  R26,LOW(32)
0003ad df70      	RCALL __lcd_write_nibble_G102
                +
0003ae ec88     +LDI R24 , LOW ( 200 )
0003af e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
0003b0 9701     +SBIW R24 , 1
0003b1 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
0003b2 e2a8      	LDI  R26,LOW(40)
0003b3 df8f      	RCALL __lcd_write_data
0003b4 e0a4      	LDI  R26,LOW(4)
0003b5 df8d      	RCALL __lcd_write_data
0003b6 e8a5      	LDI  R26,LOW(133)
0003b7 df8b      	RCALL __lcd_write_data
0003b8 e0a6      	LDI  R26,LOW(6)
0003b9 df89      	RCALL __lcd_write_data
0003ba dfa1      	RCALL _lcd_clear
                 _0x20C0001:
0003bb 9621      	ADIW R28,1
0003bc 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 
                 	.CSEG
                 _strlen:
                 ; .FSTART _strlen
0003bd 93ba      	ST   -Y,R27
0003be 93aa      	ST   -Y,R26
0003bf 91a9          ld   r26,y+
0003c0 91b9          ld   r27,y+
0003c1 27ee          clr  r30
0003c2 27ff          clr  r31
                 strlen0:
0003c3 916d          ld   r22,x+
0003c4 2366          tst  r22
0003c5 f011          breq strlen1
0003c6 9631          adiw r30,1
0003c7 cffb          rjmp strlen0
                 strlen1:
0003c8 9508          ret
                 ; .FEND
                 _strlenf:
                 ; .FSTART _strlenf
0003c9 93ba      	ST   -Y,R27
0003ca 93aa      	ST   -Y,R26
0003cb 27aa          clr  r26
0003cc 27bb          clr  r27
0003cd 91e9          ld   r30,y+
0003ce 91f9          ld   r31,y+
                 strlenf0:
0003cf 9005      	lpm  r0,z+
0003d0 2000          tst  r0
0003d1 f011          breq strlenf1
0003d2 9611          adiw r26,1
0003d3 cffb          rjmp strlenf0
                 strlenf1:
0003d4 01fd          movw r30,r26
0003d5 9508          ret
                 ; .FEND
                 
                 	.CSEG
                 _bcd2bin:
                 ; .FSTART _bcd2bin
0003d6 93aa      	ST   -Y,R26
0003d7 81e8          ld   r30,y
0003d8 95e2          swap r30
0003d9 70ef          andi r30,0xf
0003da 2fae          mov  r26,r30
0003db 0faa          lsl  r26
0003dc 0faa          lsl  r26
0003dd 0fea          add  r30,r26
0003de 0fee          lsl  r30
0003df 91a9          ld   r26,y+
0003e0 70af          andi r26,0xf
0003e1 0fea          add  r30,r26
0003e2 9508          ret
                 ; .FEND
                 _bin2bcd:
                 ; .FSTART _bin2bcd
0003e3 93aa      	ST   -Y,R26
0003e4 91a9          ld   r26,y+
0003e5 27ee          clr  r30
                 bin2bcd0:
0003e6 50aa          subi r26,10
0003e7 f012          brmi bin2bcd1
0003e8 5fe0          subi r30,-16
0003e9 cffc          rjmp bin2bcd0
                 bin2bcd1:
0003ea 5fa6          subi r26,-10
0003eb 0fea          add  r30,r26
0003ec 9508          ret
                 ; .FEND
                 
                 	.DSEG
                 __base_y_G102:
000500           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x0:
0003ed 27ff      	CLR  R31
0003ee 2766      	CLR  R22
0003ef 2777      	CLR  R23
0003f0 940e 04a7 	CALL __PUTPARD1
0003f2 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:13 WORDS
                 SUBOPT_0x1:
0003f3 932a      	ST   -Y,R18
0003f4 85ad      	LDD  R26,Y+13
0003f5 85be      	LDD  R27,Y+13+1
0003f6 85ef      	LDD  R30,Y+15
0003f7 89f8      	LDD  R31,Y+15+1
0003f8 9509      	ICALL
0003f9 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:9 WORDS
                 SUBOPT_0x2:
0003fa 89e8      	LDD  R30,Y+16
0003fb 89f9      	LDD  R31,Y+16+1
0003fc 9734      	SBIW R30,4
0003fd 8be8      	STD  Y+16,R30
0003fe 8bf9      	STD  Y+16+1,R31
0003ff 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x3:
000400 85ad      	LDD  R26,Y+13
000401 85be      	LDD  R27,Y+13+1
000402 85ef      	LDD  R30,Y+15
000403 89f8      	LDD  R31,Y+15+1
000404 9509      	ICALL
000405 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x4:
000406 89a8      	LDD  R26,Y+16
000407 89b9      	LDD  R27,Y+16+1
000408 9614      	ADIW R26,4
000409 940e 049f 	CALL __GETW1P
00040b 83ee      	STD  Y+6,R30
00040c 83ff      	STD  Y+6+1,R31
00040d 81ae      	LDD  R26,Y+6
00040e 81bf      	LDD  R27,Y+6+1
00040f 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x5:
000410 89a8      	LDD  R26,Y+16
000411 89b9      	LDD  R27,Y+16+1
000412 9614      	ADIW R26,4
000413 940e 049f 	CALL __GETW1P
000415 87ea      	STD  Y+10,R30
000416 87fb      	STD  Y+10+1,R31
000417 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x6:
000418 01de      	MOVW R26,R28
000419 961c      	ADIW R26,12
00041a 940e 0497 	CALL __ADDW2R15
00041c 940e 049f 	CALL __GETW1P
00041e 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x7:
00041f 940e 0441 	CALL _i2c_start
000421 eda0      	LDI  R26,LOW(208)
000422 940c 0475 	JMP  _i2c_write
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x8:
000424 940e 0475 	CALL _i2c_write
000426 940c 0450 	JMP  _i2c_stop
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x9:
000428 e0a1      	LDI  R26,LOW(1)
000429 940e 045a 	CALL _i2c_read
00042b 2fae      	MOV  R26,R30
00042c 940c 03d6 	JMP  _bcd2bin
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0xA:
00042e 940e 0343 	CALL __lcd_write_data
000430 e0a3      	LDI  R26,LOW(3)
000431 e0b0      	LDI  R27,0
000432 940c 048d 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0xB:
000434 e3a0      	LDI  R26,LOW(48)
000435 940e 031e 	CALL __lcd_write_nibble_G102
                +
000437 ec88     +LDI R24 , LOW ( 200 )
000438 e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
000439 9701     +SBIW R24 , 1
00043a f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
00043b 9508      	RET
                 
                 
                 	.CSEG
                 	.equ __sda_bit=1
                 	.equ __scl_bit=0
                 	.equ __i2c_port=0x12 ;PORTD
                 	.equ __i2c_dir=__i2c_port-1
                 	.equ __i2c_pin=__i2c_port-2
                 
                 _i2c_init:
00043c 9890      	cbi  __i2c_port,__scl_bit
00043d 9891      	cbi  __i2c_port,__sda_bit
00043e 9a88      	sbi  __i2c_dir,__scl_bit
00043f 9889      	cbi  __i2c_dir,__sda_bit
000440 c015      	rjmp __i2c_delay2
                 _i2c_start:
000441 9889      	cbi  __i2c_dir,__sda_bit
000442 9888      	cbi  __i2c_dir,__scl_bit
000443 27ee      	clr  r30
000444 0000      	nop
000445 9b81      	sbis __i2c_pin,__sda_bit
000446 9508      	ret
000447 9b80      	sbis __i2c_pin,__scl_bit
000448 9508      	ret
000449 d004      	rcall __i2c_delay1
00044a 9a89      	sbi  __i2c_dir,__sda_bit
00044b d002      	rcall __i2c_delay1
00044c 9a88      	sbi  __i2c_dir,__scl_bit
00044d e0e1      	ldi  r30,1
                 __i2c_delay1:
00044e e06d      	ldi  r22,13
00044f c007      	rjmp __i2c_delay2l
                 _i2c_stop:
000450 9a89      	sbi  __i2c_dir,__sda_bit
000451 9a88      	sbi  __i2c_dir,__scl_bit
000452 d003      	rcall __i2c_delay2
000453 9888      	cbi  __i2c_dir,__scl_bit
000454 dff9      	rcall __i2c_delay1
000455 9889      	cbi  __i2c_dir,__sda_bit
                 __i2c_delay2:
000456 e16b      	ldi  r22,27
                 __i2c_delay2l:
000457 956a      	dec  r22
000458 f7f1      	brne __i2c_delay2l
000459 9508      	ret
                 _i2c_read:
00045a e078      	ldi  r23,8
                 __i2c_read0:
00045b 9888      	cbi  __i2c_dir,__scl_bit
00045c dff1      	rcall __i2c_delay1
                 __i2c_read3:
00045d 9b80      	sbis __i2c_pin,__scl_bit
00045e cffe      	rjmp __i2c_read3
00045f dfee      	rcall __i2c_delay1
000460 9488      	clc
000461 9981      	sbic __i2c_pin,__sda_bit
000462 9408      	sec
000463 9a88      	sbi  __i2c_dir,__scl_bit
000464 dff1      	rcall __i2c_delay2
000465 1fee      	rol  r30
000466 957a      	dec  r23
000467 f799      	brne __i2c_read0
000468 2f7a      	mov  r23,r26
000469 2377      	tst  r23
00046a f411      	brne __i2c_read1
00046b 9889      	cbi  __i2c_dir,__sda_bit
00046c c001      	rjmp __i2c_read2
                 __i2c_read1:
00046d 9a89      	sbi  __i2c_dir,__sda_bit
                 __i2c_read2:
00046e dfdf      	rcall __i2c_delay1
00046f 9888      	cbi  __i2c_dir,__scl_bit
000470 dfe5      	rcall __i2c_delay2
000471 9a88      	sbi  __i2c_dir,__scl_bit
000472 dfdb      	rcall __i2c_delay1
000473 9889      	cbi  __i2c_dir,__sda_bit
000474 cfd9      	rjmp __i2c_delay1
                 
                 _i2c_write:
000475 e078      	ldi  r23,8
                 __i2c_write0:
000476 0faa      	lsl  r26
000477 f410      	brcc __i2c_write1
000478 9889      	cbi  __i2c_dir,__sda_bit
000479 c001      	rjmp __i2c_write2
                 __i2c_write1:
00047a 9a89      	sbi  __i2c_dir,__sda_bit
                 __i2c_write2:
00047b dfda      	rcall __i2c_delay2
00047c 9888      	cbi  __i2c_dir,__scl_bit
00047d dfd0      	rcall __i2c_delay1
                 __i2c_write3:
00047e 9b80      	sbis __i2c_pin,__scl_bit
00047f cffe      	rjmp __i2c_write3
000480 dfcd      	rcall __i2c_delay1
000481 9a88      	sbi  __i2c_dir,__scl_bit
000482 957a      	dec  r23
000483 f791      	brne __i2c_write0
000484 9889      	cbi  __i2c_dir,__sda_bit
000485 dfc8      	rcall __i2c_delay1
000486 9888      	cbi  __i2c_dir,__scl_bit
000487 dfce      	rcall __i2c_delay2
000488 e0e1      	ldi  r30,1
000489 9981      	sbic __i2c_pin,__sda_bit
00048a 27ee      	clr  r30
00048b 9a88      	sbi  __i2c_dir,__scl_bit
00048c cfc1      	rjmp __i2c_delay1
                 
                 _delay_ms:
00048d 9610      	adiw r26,0
00048e f039      	breq __delay_ms1
                 __delay_ms0:
                +
00048f ed80     +LDI R24 , LOW ( 0x7D0 )
000490 e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
000491 9701     +SBIW R24 , 1
000492 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
000493 95a8      	wdr
000494 9711      	sbiw r26,1
000495 f7c9      	brne __delay_ms0
                 __delay_ms1:
000496 9508      	ret
                 
                 __ADDW2R15:
000497 2400      	CLR  R0
000498 0daf      	ADD  R26,R15
000499 1db0      	ADC  R27,R0
00049a 9508      	RET
                 
                 __ANEGW1:
00049b 95f1      	NEG  R31
00049c 95e1      	NEG  R30
00049d 40f0      	SBCI R31,0
00049e 9508      	RET
                 
                 __GETW1P:
00049f 91ed      	LD   R30,X+
0004a0 91fc      	LD   R31,X
0004a1 9711      	SBIW R26,1
0004a2 9508      	RET
                 
                 __GETW1PF:
0004a3 9005      	LPM  R0,Z+
0004a4 91f4      	LPM  R31,Z
0004a5 2de0      	MOV  R30,R0
0004a6 9508      	RET
                 
                 __PUTPARD1:
0004a7 937a      	ST   -Y,R23
0004a8 936a      	ST   -Y,R22
0004a9 93fa      	ST   -Y,R31
0004aa 93ea      	ST   -Y,R30
0004ab 9508      	RET
                 
                 __SAVELOCR6:
0004ac 935a      	ST   -Y,R21
                 __SAVELOCR5:
0004ad 934a      	ST   -Y,R20
                 __SAVELOCR4:
0004ae 933a      	ST   -Y,R19
                 __SAVELOCR3:
0004af 932a      	ST   -Y,R18
                 __SAVELOCR2:
0004b0 931a      	ST   -Y,R17
0004b1 930a      	ST   -Y,R16
0004b2 9508      	RET
                 
                 __LOADLOCR6:
0004b3 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
0004b4 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
0004b5 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
0004b6 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
0004b7 8119      	LDD  R17,Y+1
0004b8 8108      	LD   R16,Y
0004b9 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega128 register use summary:
r0 :  11 r1 :   1 r2 :   0 r3 :   0 r4 :   1 r5 :   1 r6 :   4 r7 :   1 
r8 :   2 r9 :   4 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   4 
r16:  34 r17:  24 r18:  29 r19:   8 r20:   9 r21:  17 r22:   9 r23:   8 
r24:  24 r25:   5 r26: 135 r27:  42 r28:  18 r29:   1 r30: 255 r31:  61 
x  :  26 y  : 204 z  :  15 
Registers used: 28 out of 35 (80.0%)

ATmega128 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   1 add   :   6 
adiw  :  25 and   :   0 andi  :  11 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 break :   0 breq  :  23 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   8 
brlt  :   0 brmi  :   2 brne  :  34 brpl  :   1 brsh  :   2 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :  82 
cbi   :  24 cbr   :   0 clc   :   1 clh   :   0 cli   :   1 cln   :   0 
clr   :  13 cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 
cp    :   4 cpc   :   2 cpi   :  35 cpse  :   0 dec   :   8 des   :   0 
elpm  :   0 eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   2 
ijmp  :   0 in    :   0 inc   :   2 jmp   :  40 ld    :  34 ldd   :  89 
ldi   : 110 lds   :   0 lpm   :  14 lsl   :   4 lsr   :   0 mov   :  26 
movw  :  16 mul   :   1 muls  :   0 mulsu :   0 neg   :   2 nop   :   1 
or    :   0 ori   :   8 out   :  41 pop   :   1 push  :   1 rcall :  29 
ret   :  31 reti  :   0 rjmp  :  74 rol   :   1 ror   :   0 sbc   :   1 
sbci  :   2 sbi   :  24 sbic  :   2 sbis  :   4 sbiw  :  20 sbr   :   0 
sbrc  :   2 sbrs  :  10 sec   :   1 seh   :   0 sei   :   0 sen   :   0 
ser   :   0 ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 
spm   :   0 st    :  76 std   :  34 sts   :  25 sub   :   1 subi  :  19 
swap  :   2 tst   :   5 wdr   :   1 
Instructions used: 58 out of 117 (49.6%)

ATmega128 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000974   2370     50   2420  131072   1.8%
[.dseg] 0x000100 0x000504      0      4      4    4096   0.1%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 7 warnings
