// This is f2_adc verilog model
// Generated by initentity script
module f2_adc( input A, output Z);

assign Z= A;

endmodule
