
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 5.83

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: regs[2232]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: regs[2232]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ regs[2232]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     5    0.03    0.10    0.40    0.40 v regs[2232]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         regs[2232] (net)
                  0.10    0.00    0.40 v _22475_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.20    0.60 v _22475_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         regs_nxt[2232] (net)
                  0.07    0.00    0.60 v regs[2232]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.60   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ regs[2232]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: wr_addr[2] (input port clocked by clk)
Endpoint: mask[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 ^ input external delay
     1    0.07    0.00    0.00    4.00 ^ wr_addr[2] (in)
                                         wr_addr[2] (net)
                  0.00    0.00    4.00 ^ input151/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   179    3.21    1.17    0.76    4.76 ^ input151/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net151 (net)
                  1.17    0.00    4.76 ^ load_slew779/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   236    4.20    1.53    1.00    5.76 ^ load_slew779/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net779 (net)
                  1.53    0.00    5.76 ^ _16338_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
    63    1.24    2.31    1.41    7.17 ^ _16338_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         _03482_ (net)
                  2.31    0.00    7.17 ^ _16340_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     6    0.10    0.71    0.24    7.40 v _16340_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _03484_ (net)
                  0.71    0.00    7.40 v _16341_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
    16    0.64    0.70    0.74    8.14 v _16341_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _03485_ (net)
                  0.70    0.00    8.14 v load_slew721/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    39    1.06    0.25    0.43    8.57 v load_slew721/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net721 (net)
                  0.25    0.00    8.57 v _16346_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
    16    0.51    0.56    0.53    9.10 v _16346_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _03489_ (net)
                  0.56    0.00    9.10 v _16352_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.08    0.31    9.41 v _16352_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         net431 (net)
                  0.08    0.00    9.41 v output431/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.02    0.22    0.76   10.17 v output431/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         mask[14] (net)
                  0.22    0.00   10.17 v mask[14] (out)
                                 10.17   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                -10.17   data arrival time
-----------------------------------------------------------------------------
                                  5.83   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: wr_addr[2] (input port clocked by clk)
Endpoint: mask[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 ^ input external delay
     1    0.07    0.00    0.00    4.00 ^ wr_addr[2] (in)
                                         wr_addr[2] (net)
                  0.00    0.00    4.00 ^ input151/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   179    3.21    1.17    0.76    4.76 ^ input151/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net151 (net)
                  1.17    0.00    4.76 ^ load_slew779/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   236    4.20    1.53    1.00    5.76 ^ load_slew779/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net779 (net)
                  1.53    0.00    5.76 ^ _16338_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
    63    1.24    2.31    1.41    7.17 ^ _16338_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         _03482_ (net)
                  2.31    0.00    7.17 ^ _16340_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     6    0.10    0.71    0.24    7.40 v _16340_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _03484_ (net)
                  0.71    0.00    7.40 v _16341_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
    16    0.64    0.70    0.74    8.14 v _16341_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _03485_ (net)
                  0.70    0.00    8.14 v load_slew721/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    39    1.06    0.25    0.43    8.57 v load_slew721/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net721 (net)
                  0.25    0.00    8.57 v _16346_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
    16    0.51    0.56    0.53    9.10 v _16346_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _03489_ (net)
                  0.56    0.00    9.10 v _16352_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.08    0.31    9.41 v _16352_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         net431 (net)
                  0.08    0.00    9.41 v output431/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.02    0.22    0.76   10.17 v output431/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         mask[14] (net)
                  0.22    0.00   10.17 v mask[14] (out)
                                 10.17   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                -10.17   data arrival time
-----------------------------------------------------------------------------
                                  5.83   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.361922949552536

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.1293

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.14084382355213165

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.8504999876022339

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.1656

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: regs[353]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: regs[2529]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ regs[353]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.47    0.47 ^ regs[353]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.23    0.70 ^ _20830_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.17    0.87 v _20831_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai222_2)
   0.48    1.35 v _20832_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.98    2.32 ^ _20847_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
   0.21    2.53 ^ _22844_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    2.53 ^ regs[2529]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           2.53   data arrival time

  20.00   20.00   clock clk (rise edge)
   0.00   20.00   clock network delay (ideal)
   0.00   20.00   clock reconvergence pessimism
          20.00 ^ regs[2529]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
  -0.14   19.86   library setup time
          19.86   data required time
---------------------------------------------------------
          19.86   data required time
          -2.53   data arrival time
---------------------------------------------------------
          17.33   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: regs[2232]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: regs[2232]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ regs[2232]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.40    0.40 v regs[2232]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.20    0.60 v _22475_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    0.60 v regs[2232]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.60   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ regs[2232]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.07    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.60   data arrival time
---------------------------------------------------------
           0.53   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
10.1721

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
5.8279

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
57.292988

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.06e-01   8.83e-02   2.41e-06   3.95e-01  38.3%
Combinational          5.05e-01   1.32e-01   5.46e-06   6.37e-01  61.7%
Clock                  0.00e+00   0.00e+00   1.33e-07   1.33e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.11e-01   2.21e-01   8.00e-06   1.03e+00 100.0%
                          78.6%      21.4%       0.0%
