Info: Starting: Create testbench Platform Designer system
Info: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/testbench/WiPhase_top_level.ipx
Info: qsys-generate C:\Users\alist\OneDrive\Electrickery\Phased-Array-Radio-Telescope\Phased-Array-WiFi-Camera\FPGA_Firmware\WiPhase_top_level.qsys --testbench=STANDARD --output-directory=C:\Users\alist\OneDrive\Electrickery\Phased-Array-Radio-Telescope\Phased-Array-WiFi-Camera\FPGA_Firmware --family="Cyclone 10 LP" --part=10CL025YU256C8G
Progress: Loading FPGA_Firmware/WiPhase_top_level.qsys
Progress: Reading input file
Progress: Adding C10_Clk50M [clock_source 17.1]
Progress: Parameterizing module C10_Clk50M
Progress: Adding Debug_ST_Sink_0 [Debug_ST_Sink 1.0]
Progress: Parameterizing module Debug_ST_Sink_0
Progress: Adding cpu_v2 [altera_nios2_gen2 17.1]
Progress: Parameterizing module cpu_v2
Progress: Adding eth [altera_eth_tse 17.1]
Progress: Parameterizing module eth
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart
Progress: Adding ram_onchip [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module ram_onchip
Progress: Adding sample_pll [altpll 17.1]
Progress: Parameterizing module sample_pll
Progress: Adding spi [altera_avalon_spi 17.1]
Progress: Parameterizing module spi
Progress: Adding sysid [altera_avalon_sysid_qsys 17.1]
Progress: Parameterizing module sysid
Progress: Adding test_pattern_st_gen [data_source 17.1]
Progress: Parameterizing module test_pattern_st_gen
Progress: Adding timer [altera_avalon_timer 17.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: WiPhase_top_level.Debug_ST_Sink: The SIM_VHDL fileset must specify the top-level module name.
Warning: WiPhase_top_level.Debug_ST_Sink_0.reset: Interface has no signals
Info: WiPhase_top_level.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: WiPhase_top_level.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: WiPhase_top_level.sysid: Time stamp will be automatically updated when this component is generated.
Info: WiPhase_top_level.test_pattern_st_gen.out/eth.transmit: The sink has a error signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: WiPhase_top_level.test_pattern_st_gen.out/eth.transmit: The sink has a empty signal of 2 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: WiPhase_top_level.test_pattern_st_gen.out/eth.transmit: The source data signal is 8 bits, but the sink is 32 bits. Avalon-ST Adapter will be inserted.
Info: WiPhase_top_level.eth.receive/Debug_ST_Sink_0.ST_sink_connection: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: WiPhase_top_level.eth.receive/Debug_ST_Sink_0.ST_sink_connection: The source has a ready signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: WiPhase_top_level.eth.receive/Debug_ST_Sink_0.ST_sink_connection: The source has a valid signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: WiPhase_top_level.eth.receive/Debug_ST_Sink_0.ST_sink_connection: The source has a error signal of 6 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: WiPhase_top_level.eth.receive/Debug_ST_Sink_0.ST_sink_connection: The source has a empty signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: WiPhase_top_level.eth.receive/Debug_ST_Sink_0.ST_sink_connection: The source data signal is 32 bits, but the sink is 8 bits. Avalon-ST Adapter will be inserted.
Warning: WiPhase_top_level.eth: eth.mac_misc_connection must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:\intelfpga_lite\17.1\quartus\sopc_builder\bin\root_components.ipx
Info: C:\intelfpga_lite\17.1\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index C:\intelfpga_lite\17.1\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: C:\intelfpga_lite\17.1\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0.00 seconds
Info: C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.00 seconds
Info: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:\Users\alist\OneDrive\Electrickery\Phased-Array-Radio-Telescope\Phased-Array-WiFi-Camera\FPGA_Firmware\WiPhase_top_level\testbench\WiPhase_top_level.ipx
Progress: Loading FPGA_Firmware/Debug_ST_Sink_hw.tcl
Progress: Loading FPGA_Firmware/Debug_ST_Source_hw.tcl
Progress: Loading FPGA_Firmware/Hmcad1511_rx_hw.tcl
Progress: Loading FPGA_Firmware/WiPhase_top_level.qsys
Info: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/* matched 55 files in 0.06 seconds
Info: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/ip/**/* matched 0 files in 0.00 seconds
Info: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/*/* matched 659 files in 0.04 seconds
Info: C:\Users\alist\OneDrive\Electrickery\Phased-Array-Radio-Telescope\Phased-Array-WiFi-Camera\FPGA_Firmware\WiPhase_top_level\testbench\WiPhase_top_level.ipx described 0 plugins, 3 paths, in 0.11 seconds
Info: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/testbench/* matched 4 files in 0.11 seconds
Info: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/testbench/*/* matched 0 files in 0.00 seconds
Info: C:/SPB_Data/.altera.quartus/ip/17.1/**/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/$$QUARTUS_IP_PROJECTDIR/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/$$QUARTUS_IP_USERDIR/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0.00 seconds
Info: Reading index C:\intelfpga_lite\17.1\ip\altera\altera_components.ipx
Info: C:\intelfpga_lite\17.1\ip\altera\altera_components.ipx described 2005 plugins, 0 paths, in 0.09 seconds
Info: C:/intelfpga_lite/17.1/ip/**/* matched 138 files in 0.09 seconds
Info: C:/intelfpga_lite/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:\intelfpga_lite\17.1\quartus\sopc_builder\builtin.ipx
Info: C:\intelfpga_lite\17.1\quartus\sopc_builder\builtin.ipx described 83 plugins, 0 paths, in 0.02 seconds
Info: C:/intelfpga_lite/17.1/quartus/sopc_builder/**/* matched 8 files in 0.02 seconds
Info: Reading index C:\intelfpga_lite\17.1\quartus\common\librarian\factories\index.ipx
Info: C:\intelfpga_lite\17.1\quartus\common\librarian\factories\index.ipx described 151 plugins, 0 paths, in 0.01 seconds
Info: C:/intelfpga_lite/17.1/quartus/common/librarian/factories/**/* matched 4 files in 0.01 seconds
Info: C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: C:\intelfpga_lite\17.1\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 13 paths, in 0.24 seconds
Info: C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.24 seconds
Progress: 
Progress: 
Progress: 
Info: Running script C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: WiPhase_top_level
Info: TB_Gen: System design is: WiPhase_top_level
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property eth_mac_mdio_connection EXPORT_OF
Info: get_instance_property eth CLASS_NAME
Info: get_instance_assignment eth testbench.partner.map.mac_mdio_connection
Info: get_interface_property eth_mac_rgmii_connection EXPORT_OF
Info: get_instance_property eth CLASS_NAME
Info: get_instance_assignment eth testbench.partner.map.mac_rgmii_connection
Info: get_interface_property eth_mac_status_connection EXPORT_OF
Info: get_instance_property eth CLASS_NAME
Info: get_instance_assignment eth testbench.partner.map.mac_status_connection
Info: get_interface_property eth_rgmii_rx_clk EXPORT_OF
Info: get_instance_property eth CLASS_NAME
Info: get_instance_assignment eth testbench.partner.map.pcs_mac_rx_clock_connection
Info: get_interface_property eth_rgmii_tx_clk EXPORT_OF
Info: get_instance_property eth CLASS_NAME
Info: get_instance_assignment eth testbench.partner.map.pcs_mac_tx_clock_connection
Info: get_interface_property mclk_i EXPORT_OF
Info: get_instance_property C10_Clk50M CLASS_NAME
Info: get_instance_assignment C10_Clk50M testbench.partner.map.clk_in
Info: get_interface_property mclk_reset EXPORT_OF
Info: get_instance_property C10_Clk50M CLASS_NAME
Info: get_instance_assignment C10_Clk50M testbench.partner.map.clk_in_reset
Info: get_interface_property pll_inclk EXPORT_OF
Info: get_instance_property sample_pll CLASS_NAME
Info: get_instance_assignment sample_pll testbench.partner.map.inclk0
Info: get_interface_property pll_out EXPORT_OF
Info: get_instance_property sample_pll CLASS_NAME
Info: get_instance_assignment sample_pll testbench.partner.map.c0
Info: get_interface_property sample_pll_areset_conduit EXPORT_OF
Info: get_instance_property sample_pll CLASS_NAME
Info: get_instance_assignment sample_pll testbench.partner.map.areset_conduit
Info: get_interface_property sample_pll_locked_conduit EXPORT_OF
Info: get_instance_property sample_pll CLASS_NAME
Info: get_instance_assignment sample_pll testbench.partner.map.locked_conduit
Info: get_interface_property spi_signals_o EXPORT_OF
Info: get_instance_property spi CLASS_NAME
Info: get_instance_assignment spi testbench.partner.map.external
Info: send_message Info TB_Gen: Creating testbench system : WiPhase_top_level_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : WiPhase_top_level_tb with all standard BFMs
Info: create_system WiPhase_top_level_tb
Info: add_instance WiPhase_top_level_inst WiPhase_top_level 
Info: set_use_testbench_naming_pattern true WiPhase_top_level
Info: get_instance_interfaces WiPhase_top_level_inst
Info: get_instance_interface_property WiPhase_top_level_inst eth_mac_mdio_connection CLASS_NAME
Info: get_instance_interface_property WiPhase_top_level_inst eth_mac_rgmii_connection CLASS_NAME
Info: get_instance_interface_property WiPhase_top_level_inst eth_mac_status_connection CLASS_NAME
Info: get_instance_interface_property WiPhase_top_level_inst eth_rgmii_rx_clk CLASS_NAME
Info: get_instance_interface_property WiPhase_top_level_inst eth_rgmii_tx_clk CLASS_NAME
Info: get_instance_interface_property WiPhase_top_level_inst mclk_i CLASS_NAME
Info: get_instance_interface_property WiPhase_top_level_inst mclk_reset CLASS_NAME
Info: get_instance_interface_property WiPhase_top_level_inst pll_inclk CLASS_NAME
Info: get_instance_interface_property WiPhase_top_level_inst pll_out CLASS_NAME
Info: get_instance_interface_property WiPhase_top_level_inst sample_pll_areset_conduit CLASS_NAME
Info: get_instance_interface_property WiPhase_top_level_inst sample_pll_locked_conduit CLASS_NAME
Info: get_instance_interface_property WiPhase_top_level_inst spi_signals_o CLASS_NAME
Info: get_instance_interface_property WiPhase_top_level_inst eth_rgmii_rx_clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: eth_rgmii_rx_clk
Info: TB_Gen: clock_sink found: eth_rgmii_rx_clk
Info: get_instance_interface_property WiPhase_top_level_inst eth_rgmii_rx_clk CLASS_NAME
Info: add_instance WiPhase_top_level_inst_eth_rgmii_rx_clk_bfm altera_avalon_clock_source 
Info: get_instance_property WiPhase_top_level_inst_eth_rgmii_rx_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value WiPhase_top_level_inst eth_rgmii_rx_clk clockRate
Info: send_message Warning TB_Gen: clockRate is less than 1Hz; setting to 50MHz
Warning: TB_Gen: clockRate is less than 1Hz; setting to 50MHz
Info: set_instance_parameter_value WiPhase_top_level_inst_eth_rgmii_rx_clk_bfm CLOCK_RATE 50000000
Info: set_instance_parameter_value WiPhase_top_level_inst_eth_rgmii_rx_clk_bfm CLOCK_UNIT 1
Info: get_instance_property WiPhase_top_level_inst_eth_rgmii_rx_clk_bfm CLASS_NAME
Info: get_instance_interface_property WiPhase_top_level_inst eth_rgmii_rx_clk CLASS_NAME
Info: get_instance_interfaces WiPhase_top_level_inst_eth_rgmii_rx_clk_bfm
Info: get_instance_interface_property WiPhase_top_level_inst_eth_rgmii_rx_clk_bfm clk CLASS_NAME
Info: add_connection WiPhase_top_level_inst_eth_rgmii_rx_clk_bfm.clk WiPhase_top_level_inst.eth_rgmii_rx_clk
Info: get_instance_interface_property WiPhase_top_level_inst eth_rgmii_tx_clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: eth_rgmii_tx_clk
Info: TB_Gen: clock_sink found: eth_rgmii_tx_clk
Info: get_instance_interface_property WiPhase_top_level_inst eth_rgmii_tx_clk CLASS_NAME
Info: add_instance WiPhase_top_level_inst_eth_rgmii_tx_clk_bfm altera_avalon_clock_source 
Info: get_instance_property WiPhase_top_level_inst_eth_rgmii_tx_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value WiPhase_top_level_inst eth_rgmii_tx_clk clockRate
Info: send_message Warning TB_Gen: clockRate is less than 1Hz; setting to 50MHz
Warning: TB_Gen: clockRate is less than 1Hz; setting to 50MHz
Info: set_instance_parameter_value WiPhase_top_level_inst_eth_rgmii_tx_clk_bfm CLOCK_RATE 50000000
Info: set_instance_parameter_value WiPhase_top_level_inst_eth_rgmii_tx_clk_bfm CLOCK_UNIT 1
Info: get_instance_property WiPhase_top_level_inst_eth_rgmii_tx_clk_bfm CLASS_NAME
Info: get_instance_interface_property WiPhase_top_level_inst eth_rgmii_tx_clk CLASS_NAME
Info: get_instance_interfaces WiPhase_top_level_inst_eth_rgmii_tx_clk_bfm
Info: get_instance_interface_property WiPhase_top_level_inst_eth_rgmii_tx_clk_bfm clk CLASS_NAME
Info: add_connection WiPhase_top_level_inst_eth_rgmii_tx_clk_bfm.clk WiPhase_top_level_inst.eth_rgmii_tx_clk
Info: get_instance_interface_property WiPhase_top_level_inst mclk_i CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: mclk_i
Info: TB_Gen: clock_sink found: mclk_i
Info: get_instance_interface_property WiPhase_top_level_inst mclk_i CLASS_NAME
Info: add_instance WiPhase_top_level_inst_mclk_i_bfm altera_avalon_clock_source 
Info: get_instance_property WiPhase_top_level_inst_mclk_i_bfm CLASS_NAME
Info: get_instance_interface_parameter_value WiPhase_top_level_inst mclk_i clockRate
Info: set_instance_parameter_value WiPhase_top_level_inst_mclk_i_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value WiPhase_top_level_inst_mclk_i_bfm CLOCK_UNIT 1
Info: get_instance_property WiPhase_top_level_inst_mclk_i_bfm CLASS_NAME
Info: get_instance_interface_property WiPhase_top_level_inst mclk_i CLASS_NAME
Info: get_instance_interfaces WiPhase_top_level_inst_mclk_i_bfm
Info: get_instance_interface_property WiPhase_top_level_inst_mclk_i_bfm clk CLASS_NAME
Info: add_connection WiPhase_top_level_inst_mclk_i_bfm.clk WiPhase_top_level_inst.mclk_i
Info: get_instance_interface_property WiPhase_top_level_inst pll_inclk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: pll_inclk
Info: TB_Gen: clock_sink found: pll_inclk
Info: get_instance_interface_property WiPhase_top_level_inst pll_inclk CLASS_NAME
Info: add_instance WiPhase_top_level_inst_pll_inclk_bfm altera_avalon_clock_source 
Info: get_instance_property WiPhase_top_level_inst_pll_inclk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value WiPhase_top_level_inst pll_inclk clockRate
Info: send_message Warning TB_Gen: clockRate is less than 1Hz; setting to 50MHz
Warning: TB_Gen: clockRate is less than 1Hz; setting to 50MHz
Info: set_instance_parameter_value WiPhase_top_level_inst_pll_inclk_bfm CLOCK_RATE 50000000
Info: set_instance_parameter_value WiPhase_top_level_inst_pll_inclk_bfm CLOCK_UNIT 1
Info: get_instance_property WiPhase_top_level_inst_pll_inclk_bfm CLASS_NAME
Info: get_instance_interface_property WiPhase_top_level_inst pll_inclk CLASS_NAME
Info: get_instance_interfaces WiPhase_top_level_inst_pll_inclk_bfm
Info: get_instance_interface_property WiPhase_top_level_inst_pll_inclk_bfm clk CLASS_NAME
Info: add_connection WiPhase_top_level_inst_pll_inclk_bfm.clk WiPhase_top_level_inst.pll_inclk
Info: get_instance_interface_property WiPhase_top_level_inst mclk_reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: mclk_reset
Info: TB_Gen: reset_sink found: mclk_reset
Info: get_instance_interface_property WiPhase_top_level_inst mclk_reset CLASS_NAME
Info: add_instance WiPhase_top_level_inst_mclk_reset_bfm altera_avalon_reset_source 
Info: get_instance_property WiPhase_top_level_inst_mclk_reset_bfm CLASS_NAME
Info: get_instance_interface_ports WiPhase_top_level_inst mclk_reset
Info: get_instance_interface_port_property WiPhase_top_level_inst mclk_reset mclk_reset_reset_n ROLE
Info: get_instance_interface_port_property WiPhase_top_level_inst mclk_reset mclk_reset_reset_n ROLE
Info: set_instance_parameter_value WiPhase_top_level_inst_mclk_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value WiPhase_top_level_inst_mclk_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property WiPhase_top_level_inst_mclk_reset_bfm CLASS_NAME
Info: get_instance_interfaces WiPhase_top_level_inst_mclk_reset_bfm
Info: get_instance_interface_property WiPhase_top_level_inst_mclk_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property WiPhase_top_level_inst_mclk_reset_bfm reset CLASS_NAME
Info: get_instance_property WiPhase_top_level_inst_mclk_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value WiPhase_top_level_inst mclk_reset associatedClock
Info: get_instance_interfaces WiPhase_top_level_inst_eth_rgmii_rx_clk_bfm
Info: get_instance_interface_property WiPhase_top_level_inst_eth_rgmii_rx_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: WiPhase_top_level_inst_mclk_reset_bfm is not associated to any clock; connecting WiPhase_top_level_inst_mclk_reset_bfm to 'WiPhase_top_level_inst_eth_rgmii_rx_clk_bfm.clk'
Warning: TB_Gen: WiPhase_top_level_inst_mclk_reset_bfm is not associated to any clock; connecting WiPhase_top_level_inst_mclk_reset_bfm to 'WiPhase_top_level_inst_eth_rgmii_rx_clk_bfm.clk'
Info: add_connection WiPhase_top_level_inst_eth_rgmii_rx_clk_bfm.clk WiPhase_top_level_inst_mclk_reset_bfm.clk
Info: get_instance_interface_property WiPhase_top_level_inst mclk_reset CLASS_NAME
Info: get_instance_interfaces WiPhase_top_level_inst_mclk_reset_bfm
Info: get_instance_interface_property WiPhase_top_level_inst_mclk_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property WiPhase_top_level_inst_mclk_reset_bfm reset CLASS_NAME
Info: add_connection WiPhase_top_level_inst_mclk_reset_bfm.reset WiPhase_top_level_inst.mclk_reset
Info: get_instance_interface_property WiPhase_top_level_inst eth_mac_mdio_connection CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: eth_mac_mdio_connection
Info: TB_Gen: conduit_end found: eth_mac_mdio_connection
Info: get_instance_interface_property WiPhase_top_level_inst eth_mac_mdio_connection CLASS_NAME
Info: add_instance WiPhase_top_level_inst_eth_mac_mdio_connection_bfm altera_conduit_bfm 
Info: get_instance_property WiPhase_top_level_inst_eth_mac_mdio_connection_bfm CLASS_NAME
Info: get_instance_interface_parameter_value WiPhase_top_level_inst eth_mac_mdio_connection associatedClock
Info: get_instance_interface_parameter_value WiPhase_top_level_inst eth_mac_mdio_connection associatedReset
Info: get_instance_interface_ports WiPhase_top_level_inst eth_mac_mdio_connection
Info: get_instance_interface_port_property WiPhase_top_level_inst eth_mac_mdio_connection eth_mac_mdio_connection_mdc ROLE
Info: get_instance_interface_port_property WiPhase_top_level_inst eth_mac_mdio_connection eth_mac_mdio_connection_mdc WIDTH
Info: get_instance_interface_port_property WiPhase_top_level_inst eth_mac_mdio_connection eth_mac_mdio_connection_mdc DIRECTION
Info: get_instance_interface_port_property WiPhase_top_level_inst eth_mac_mdio_connection eth_mac_mdio_connection_mdio_in ROLE
Info: get_instance_interface_port_property WiPhase_top_level_inst eth_mac_mdio_connection eth_mac_mdio_connection_mdio_in WIDTH
Info: get_instance_interface_port_property WiPhase_top_level_inst eth_mac_mdio_connection eth_mac_mdio_connection_mdio_in DIRECTION
Info: get_instance_interface_port_property WiPhase_top_level_inst eth_mac_mdio_connection eth_mac_mdio_connection_mdio_oen ROLE
Info: get_instance_interface_port_property WiPhase_top_level_inst eth_mac_mdio_connection eth_mac_mdio_connection_mdio_oen WIDTH
Info: get_instance_interface_port_property WiPhase_top_level_inst eth_mac_mdio_connection eth_mac_mdio_connection_mdio_oen DIRECTION
Info: get_instance_interface_port_property WiPhase_top_level_inst eth_mac_mdio_connection eth_mac_mdio_connection_mdio_out ROLE
Info: get_instance_interface_port_property WiPhase_top_level_inst eth_mac_mdio_connection eth_mac_mdio_connection_mdio_out WIDTH
Info: get_instance_interface_port_property WiPhase_top_level_inst eth_mac_mdio_connection eth_mac_mdio_connection_mdio_out DIRECTION
Info: set_instance_parameter_value WiPhase_top_level_inst_eth_mac_mdio_connection_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value WiPhase_top_level_inst_eth_mac_mdio_connection_bfm ENABLE_RESET 0
Info: set_instance_parameter_value WiPhase_top_level_inst_eth_mac_mdio_connection_bfm SIGNAL_ROLES mdc mdio_in mdio_oen mdio_out
Info: set_instance_parameter_value WiPhase_top_level_inst_eth_mac_mdio_connection_bfm SIGNAL_WIDTHS 1 1 1 1
Info: set_instance_parameter_value WiPhase_top_level_inst_eth_mac_mdio_connection_bfm SIGNAL_DIRECTIONS input output input input
Info: get_instance_property WiPhase_top_level_inst_eth_mac_mdio_connection_bfm CLASS_NAME
Info: get_instance_interface_property WiPhase_top_level_inst eth_mac_mdio_connection CLASS_NAME
Info: get_instance_interfaces WiPhase_top_level_inst_eth_mac_mdio_connection_bfm
Info: get_instance_interface_property WiPhase_top_level_inst_eth_mac_mdio_connection_bfm conduit CLASS_NAME
Info: add_connection WiPhase_top_level_inst_eth_mac_mdio_connection_bfm.conduit WiPhase_top_level_inst.eth_mac_mdio_connection
Info: get_instance_interface_property WiPhase_top_level_inst eth_mac_rgmii_connection CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: eth_mac_rgmii_connection
Info: TB_Gen: conduit_end found: eth_mac_rgmii_connection
Info: get_instance_interface_property WiPhase_top_level_inst eth_mac_rgmii_connection CLASS_NAME
Info: add_instance WiPhase_top_level_inst_eth_mac_rgmii_connection_bfm altera_conduit_bfm 
Info: get_instance_property WiPhase_top_level_inst_eth_mac_rgmii_connection_bfm CLASS_NAME
Info: get_instance_interface_parameter_value WiPhase_top_level_inst eth_mac_rgmii_connection associatedClock
Info: get_instance_interface_parameter_value WiPhase_top_level_inst eth_mac_rgmii_connection associatedReset
Info: get_instance_interface_ports WiPhase_top_level_inst eth_mac_rgmii_connection
Info: get_instance_interface_port_property WiPhase_top_level_inst eth_mac_rgmii_connection eth_mac_rgmii_connection_rgmii_in ROLE
Info: get_instance_interface_port_property WiPhase_top_level_inst eth_mac_rgmii_connection eth_mac_rgmii_connection_rgmii_in WIDTH
Info: get_instance_interface_port_property WiPhase_top_level_inst eth_mac_rgmii_connection eth_mac_rgmii_connection_rgmii_in DIRECTION
Info: get_instance_interface_port_property WiPhase_top_level_inst eth_mac_rgmii_connection eth_mac_rgmii_connection_rgmii_out ROLE
Info: get_instance_interface_port_property WiPhase_top_level_inst eth_mac_rgmii_connection eth_mac_rgmii_connection_rgmii_out WIDTH
Info: get_instance_interface_port_property WiPhase_top_level_inst eth_mac_rgmii_connection eth_mac_rgmii_connection_rgmii_out DIRECTION
Info: get_instance_interface_port_property WiPhase_top_level_inst eth_mac_rgmii_connection eth_mac_rgmii_connection_rx_control ROLE
Info: get_instance_interface_port_property WiPhase_top_level_inst eth_mac_rgmii_connection eth_mac_rgmii_connection_rx_control WIDTH
Info: get_instance_interface_port_property WiPhase_top_level_inst eth_mac_rgmii_connection eth_mac_rgmii_connection_rx_control DIRECTION
Info: get_instance_interface_port_property WiPhase_top_level_inst eth_mac_rgmii_connection eth_mac_rgmii_connection_tx_control ROLE
Info: get_instance_interface_port_property WiPhase_top_level_inst eth_mac_rgmii_connection eth_mac_rgmii_connection_tx_control WIDTH
Info: get_instance_interface_port_property WiPhase_top_level_inst eth_mac_rgmii_connection eth_mac_rgmii_connection_tx_control DIRECTION
Info: set_instance_parameter_value WiPhase_top_level_inst_eth_mac_rgmii_connection_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value WiPhase_top_level_inst_eth_mac_rgmii_connection_bfm ENABLE_RESET 0
Info: set_instance_parameter_value WiPhase_top_level_inst_eth_mac_rgmii_connection_bfm SIGNAL_ROLES rgmii_in rgmii_out rx_control tx_control
Info: set_instance_parameter_value WiPhase_top_level_inst_eth_mac_rgmii_connection_bfm SIGNAL_WIDTHS 4 4 1 1
Info: set_instance_parameter_value WiPhase_top_level_inst_eth_mac_rgmii_connection_bfm SIGNAL_DIRECTIONS output input output input
Info: get_instance_property WiPhase_top_level_inst_eth_mac_rgmii_connection_bfm CLASS_NAME
Info: get_instance_interface_property WiPhase_top_level_inst eth_mac_rgmii_connection CLASS_NAME
Info: get_instance_interfaces WiPhase_top_level_inst_eth_mac_rgmii_connection_bfm
Info: get_instance_interface_property WiPhase_top_level_inst_eth_mac_rgmii_connection_bfm conduit CLASS_NAME
Info: add_connection WiPhase_top_level_inst_eth_mac_rgmii_connection_bfm.conduit WiPhase_top_level_inst.eth_mac_rgmii_connection
Info: get_instance_interface_property WiPhase_top_level_inst eth_mac_status_connection CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: eth_mac_status_connection
Info: TB_Gen: conduit_end found: eth_mac_status_connection
Info: get_instance_interface_property WiPhase_top_level_inst eth_mac_status_connection CLASS_NAME
Info: add_instance WiPhase_top_level_inst_eth_mac_status_connection_bfm altera_conduit_bfm 
Info: get_instance_property WiPhase_top_level_inst_eth_mac_status_connection_bfm CLASS_NAME
Info: get_instance_interface_parameter_value WiPhase_top_level_inst eth_mac_status_connection associatedClock
Info: get_instance_interface_parameter_value WiPhase_top_level_inst eth_mac_status_connection associatedReset
Info: get_instance_interface_ports WiPhase_top_level_inst eth_mac_status_connection
Info: get_instance_interface_port_property WiPhase_top_level_inst eth_mac_status_connection eth_mac_status_connection_ena_10 ROLE
Info: get_instance_interface_port_property WiPhase_top_level_inst eth_mac_status_connection eth_mac_status_connection_ena_10 WIDTH
Info: get_instance_interface_port_property WiPhase_top_level_inst eth_mac_status_connection eth_mac_status_connection_ena_10 DIRECTION
Info: get_instance_interface_port_property WiPhase_top_level_inst eth_mac_status_connection eth_mac_status_connection_eth_mode ROLE
Info: get_instance_interface_port_property WiPhase_top_level_inst eth_mac_status_connection eth_mac_status_connection_eth_mode WIDTH
Info: get_instance_interface_port_property WiPhase_top_level_inst eth_mac_status_connection eth_mac_status_connection_eth_mode DIRECTION
Info: get_instance_interface_port_property WiPhase_top_level_inst eth_mac_status_connection eth_mac_status_connection_set_10 ROLE
Info: get_instance_interface_port_property WiPhase_top_level_inst eth_mac_status_connection eth_mac_status_connection_set_10 WIDTH
Info: get_instance_interface_port_property WiPhase_top_level_inst eth_mac_status_connection eth_mac_status_connection_set_10 DIRECTION
Info: get_instance_interface_port_property WiPhase_top_level_inst eth_mac_status_connection eth_mac_status_connection_set_1000 ROLE
Info: get_instance_interface_port_property WiPhase_top_level_inst eth_mac_status_connection eth_mac_status_connection_set_1000 WIDTH
Info: get_instance_interface_port_property WiPhase_top_level_inst eth_mac_status_connection eth_mac_status_connection_set_1000 DIRECTION
Info: set_instance_parameter_value WiPhase_top_level_inst_eth_mac_status_connection_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value WiPhase_top_level_inst_eth_mac_status_connection_bfm ENABLE_RESET 0
Info: set_instance_parameter_value WiPhase_top_level_inst_eth_mac_status_connection_bfm SIGNAL_ROLES ena_10 eth_mode set_10 set_1000
Info: set_instance_parameter_value WiPhase_top_level_inst_eth_mac_status_connection_bfm SIGNAL_WIDTHS 1 1 1 1
Info: set_instance_parameter_value WiPhase_top_level_inst_eth_mac_status_connection_bfm SIGNAL_DIRECTIONS input input output output
Info: get_instance_property WiPhase_top_level_inst_eth_mac_status_connection_bfm CLASS_NAME
Info: get_instance_interface_property WiPhase_top_level_inst eth_mac_status_connection CLASS_NAME
Info: get_instance_interfaces WiPhase_top_level_inst_eth_mac_status_connection_bfm
Info: get_instance_interface_property WiPhase_top_level_inst_eth_mac_status_connection_bfm conduit CLASS_NAME
Info: add_connection WiPhase_top_level_inst_eth_mac_status_connection_bfm.conduit WiPhase_top_level_inst.eth_mac_status_connection
Info: get_instance_interface_property WiPhase_top_level_inst sample_pll_areset_conduit CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: sample_pll_areset_conduit
Info: TB_Gen: conduit_end found: sample_pll_areset_conduit
Info: get_instance_interface_property WiPhase_top_level_inst sample_pll_areset_conduit CLASS_NAME
Info: add_instance WiPhase_top_level_inst_sample_pll_areset_conduit_bfm altera_conduit_bfm 
Info: get_instance_property WiPhase_top_level_inst_sample_pll_areset_conduit_bfm CLASS_NAME
Info: get_instance_interface_parameter_value WiPhase_top_level_inst sample_pll_areset_conduit associatedClock
Info: get_instance_interface_parameter_value WiPhase_top_level_inst sample_pll_areset_conduit associatedReset
Info: get_instance_interface_ports WiPhase_top_level_inst sample_pll_areset_conduit
Info: get_instance_interface_port_property WiPhase_top_level_inst sample_pll_areset_conduit sample_pll_areset_conduit_export ROLE
Info: get_instance_interface_port_property WiPhase_top_level_inst sample_pll_areset_conduit sample_pll_areset_conduit_export WIDTH
Info: get_instance_interface_port_property WiPhase_top_level_inst sample_pll_areset_conduit sample_pll_areset_conduit_export DIRECTION
Info: set_instance_parameter_value WiPhase_top_level_inst_sample_pll_areset_conduit_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value WiPhase_top_level_inst_sample_pll_areset_conduit_bfm ENABLE_RESET 0
Info: set_instance_parameter_value WiPhase_top_level_inst_sample_pll_areset_conduit_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value WiPhase_top_level_inst_sample_pll_areset_conduit_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value WiPhase_top_level_inst_sample_pll_areset_conduit_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property WiPhase_top_level_inst_sample_pll_areset_conduit_bfm CLASS_NAME
Info: get_instance_interface_property WiPhase_top_level_inst sample_pll_areset_conduit CLASS_NAME
Info: get_instance_interfaces WiPhase_top_level_inst_sample_pll_areset_conduit_bfm
Info: get_instance_interface_property WiPhase_top_level_inst_sample_pll_areset_conduit_bfm conduit CLASS_NAME
Info: add_connection WiPhase_top_level_inst_sample_pll_areset_conduit_bfm.conduit WiPhase_top_level_inst.sample_pll_areset_conduit
Info: get_instance_interface_property WiPhase_top_level_inst sample_pll_locked_conduit CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: sample_pll_locked_conduit
Info: TB_Gen: conduit_end found: sample_pll_locked_conduit
Info: get_instance_interface_property WiPhase_top_level_inst sample_pll_locked_conduit CLASS_NAME
Info: add_instance WiPhase_top_level_inst_sample_pll_locked_conduit_bfm altera_conduit_bfm 
Info: get_instance_property WiPhase_top_level_inst_sample_pll_locked_conduit_bfm CLASS_NAME
Info: get_instance_interface_parameter_value WiPhase_top_level_inst sample_pll_locked_conduit associatedClock
Info: get_instance_interface_parameter_value WiPhase_top_level_inst sample_pll_locked_conduit associatedReset
Info: get_instance_interface_ports WiPhase_top_level_inst sample_pll_locked_conduit
Info: get_instance_interface_port_property WiPhase_top_level_inst sample_pll_locked_conduit sample_pll_locked_conduit_export ROLE
Info: get_instance_interface_port_property WiPhase_top_level_inst sample_pll_locked_conduit sample_pll_locked_conduit_export WIDTH
Info: get_instance_interface_port_property WiPhase_top_level_inst sample_pll_locked_conduit sample_pll_locked_conduit_export DIRECTION
Info: set_instance_parameter_value WiPhase_top_level_inst_sample_pll_locked_conduit_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value WiPhase_top_level_inst_sample_pll_locked_conduit_bfm ENABLE_RESET 0
Info: set_instance_parameter_value WiPhase_top_level_inst_sample_pll_locked_conduit_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value WiPhase_top_level_inst_sample_pll_locked_conduit_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value WiPhase_top_level_inst_sample_pll_locked_conduit_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property WiPhase_top_level_inst_sample_pll_locked_conduit_bfm CLASS_NAME
Info: get_instance_interface_property WiPhase_top_level_inst sample_pll_locked_conduit CLASS_NAME
Info: get_instance_interfaces WiPhase_top_level_inst_sample_pll_locked_conduit_bfm
Info: get_instance_interface_property WiPhase_top_level_inst_sample_pll_locked_conduit_bfm conduit CLASS_NAME
Info: add_connection WiPhase_top_level_inst_sample_pll_locked_conduit_bfm.conduit WiPhase_top_level_inst.sample_pll_locked_conduit
Info: get_instance_interface_property WiPhase_top_level_inst spi_signals_o CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: spi_signals_o
Info: TB_Gen: conduit_end found: spi_signals_o
Info: get_instance_interface_property WiPhase_top_level_inst spi_signals_o CLASS_NAME
Info: add_instance WiPhase_top_level_inst_spi_signals_o_bfm altera_conduit_bfm 
Info: get_instance_property WiPhase_top_level_inst_spi_signals_o_bfm CLASS_NAME
Info: get_instance_interface_parameter_value WiPhase_top_level_inst spi_signals_o associatedClock
Info: get_instance_interface_parameter_value WiPhase_top_level_inst spi_signals_o associatedReset
Info: get_instance_interface_ports WiPhase_top_level_inst spi_signals_o
Info: get_instance_interface_port_property WiPhase_top_level_inst spi_signals_o spi_signals_o_MISO ROLE
Info: get_instance_interface_port_property WiPhase_top_level_inst spi_signals_o spi_signals_o_MISO WIDTH
Info: get_instance_interface_port_property WiPhase_top_level_inst spi_signals_o spi_signals_o_MISO DIRECTION
Info: get_instance_interface_port_property WiPhase_top_level_inst spi_signals_o spi_signals_o_MOSI ROLE
Info: get_instance_interface_port_property WiPhase_top_level_inst spi_signals_o spi_signals_o_MOSI WIDTH
Info: get_instance_interface_port_property WiPhase_top_level_inst spi_signals_o spi_signals_o_MOSI DIRECTION
Info: get_instance_interface_port_property WiPhase_top_level_inst spi_signals_o spi_signals_o_SCLK ROLE
Info: get_instance_interface_port_property WiPhase_top_level_inst spi_signals_o spi_signals_o_SCLK WIDTH
Info: get_instance_interface_port_property WiPhase_top_level_inst spi_signals_o spi_signals_o_SCLK DIRECTION
Info: get_instance_interface_port_property WiPhase_top_level_inst spi_signals_o spi_signals_o_SS_n ROLE
Info: get_instance_interface_port_property WiPhase_top_level_inst spi_signals_o spi_signals_o_SS_n WIDTH
Info: get_instance_interface_port_property WiPhase_top_level_inst spi_signals_o spi_signals_o_SS_n DIRECTION
Info: set_instance_parameter_value WiPhase_top_level_inst_spi_signals_o_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value WiPhase_top_level_inst_spi_signals_o_bfm ENABLE_RESET 0
Info: set_instance_parameter_value WiPhase_top_level_inst_spi_signals_o_bfm SIGNAL_ROLES MISO MOSI SCLK SS_n
Info: set_instance_parameter_value WiPhase_top_level_inst_spi_signals_o_bfm SIGNAL_WIDTHS 1 1 1 3
Info: set_instance_parameter_value WiPhase_top_level_inst_spi_signals_o_bfm SIGNAL_DIRECTIONS output input input input
Info: get_instance_property WiPhase_top_level_inst_spi_signals_o_bfm CLASS_NAME
Info: get_instance_interface_property WiPhase_top_level_inst spi_signals_o CLASS_NAME
Info: get_instance_interfaces WiPhase_top_level_inst_spi_signals_o_bfm
Info: get_instance_interface_property WiPhase_top_level_inst_spi_signals_o_bfm conduit CLASS_NAME
Info: add_connection WiPhase_top_level_inst_spi_signals_o_bfm.conduit WiPhase_top_level_inst.spi_signals_o
Info: send_message Info TB_Gen: Saving testbench system: WiPhase_top_level_tb.qsys
Info: TB_Gen: Saving testbench system: WiPhase_top_level_tb.qsys
Info: save_system WiPhase_top_level_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/testbench/WiPhase_top_level_tb.qsys
Info: Done
Info: qsys-generate C:\Users\alist\OneDrive\Electrickery\Phased-Array-Radio-Telescope\Phased-Array-WiFi-Camera\FPGA_Firmware\WiPhase_top_level.qsys --simulation=VHDL --allow-mixed-language-simulation --testbench=STANDARD --testbench-simulation=VHDL --allow-mixed-language-testbench-simulation --output-directory=C:\Users\alist\OneDrive\Electrickery\Phased-Array-Radio-Telescope\Phased-Array-WiFi-Camera\FPGA_Firmware\WiPhase_top_level\testbench\WiPhase_top_level_tb\simulation --family="Cyclone 10 LP" --part=10CL025YU256C8G
Progress: Loading testbench/WiPhase_top_level_tb.qsys
Progress: Reading input file
Progress: Adding WiPhase_top_level_inst [WiPhase_top_level 1.0]
Progress: Parameterizing module WiPhase_top_level_inst
Progress: Adding WiPhase_top_level_inst_eth_mac_mdio_connection_bfm [altera_conduit_bfm 17.1]
Progress: Parameterizing module WiPhase_top_level_inst_eth_mac_mdio_connection_bfm
Progress: Adding WiPhase_top_level_inst_eth_mac_rgmii_connection_bfm [altera_conduit_bfm 17.1]
Progress: Parameterizing module WiPhase_top_level_inst_eth_mac_rgmii_connection_bfm
Progress: Adding WiPhase_top_level_inst_eth_mac_status_connection_bfm [altera_conduit_bfm 17.1]
Progress: Parameterizing module WiPhase_top_level_inst_eth_mac_status_connection_bfm
Progress: Adding WiPhase_top_level_inst_eth_rgmii_rx_clk_bfm [altera_avalon_clock_source 17.1]
Progress: Parameterizing module WiPhase_top_level_inst_eth_rgmii_rx_clk_bfm
Progress: Adding WiPhase_top_level_inst_eth_rgmii_tx_clk_bfm [altera_avalon_clock_source 17.1]
Progress: Parameterizing module WiPhase_top_level_inst_eth_rgmii_tx_clk_bfm
Progress: Adding WiPhase_top_level_inst_mclk_i_bfm [altera_avalon_clock_source 17.1]
Progress: Parameterizing module WiPhase_top_level_inst_mclk_i_bfm
Progress: Adding WiPhase_top_level_inst_mclk_reset_bfm [altera_avalon_reset_source 17.1]
Progress: Parameterizing module WiPhase_top_level_inst_mclk_reset_bfm
Progress: Adding WiPhase_top_level_inst_pll_inclk_bfm [altera_avalon_clock_source 17.1]
Progress: Parameterizing module WiPhase_top_level_inst_pll_inclk_bfm
Progress: Adding WiPhase_top_level_inst_sample_pll_areset_conduit_bfm [altera_conduit_bfm 17.1]
Progress: Parameterizing module WiPhase_top_level_inst_sample_pll_areset_conduit_bfm
Progress: Adding WiPhase_top_level_inst_sample_pll_locked_conduit_bfm [altera_conduit_bfm 17.1]
Progress: Parameterizing module WiPhase_top_level_inst_sample_pll_locked_conduit_bfm
Progress: Adding WiPhase_top_level_inst_spi_signals_o_bfm [altera_conduit_bfm 17.1]
Progress: Parameterizing module WiPhase_top_level_inst_spi_signals_o_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: WiPhase_top_level_tb.WiPhase_top_level_inst.Debug_ST_Sink: The SIM_VHDL fileset must specify the top-level module name.
Warning: WiPhase_top_level_tb.WiPhase_top_level_inst.Debug_ST_Sink_0.reset: Interface has no signals
Info: WiPhase_top_level_tb.WiPhase_top_level_inst.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: WiPhase_top_level_tb.WiPhase_top_level_inst.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: WiPhase_top_level_tb.WiPhase_top_level_inst.sysid: Time stamp will be automatically updated when this component is generated.
Info: WiPhase_top_level_tb.WiPhase_top_level_inst.test_pattern_st_gen.out/eth.transmit: The sink has a error signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: WiPhase_top_level_tb.WiPhase_top_level_inst.test_pattern_st_gen.out/eth.transmit: The sink has a empty signal of 2 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: WiPhase_top_level_tb.WiPhase_top_level_inst.test_pattern_st_gen.out/eth.transmit: The source data signal is 8 bits, but the sink is 32 bits. Avalon-ST Adapter will be inserted.
Info: WiPhase_top_level_tb.WiPhase_top_level_inst.eth.receive/Debug_ST_Sink_0.ST_sink_connection: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: WiPhase_top_level_tb.WiPhase_top_level_inst.eth.receive/Debug_ST_Sink_0.ST_sink_connection: The source has a ready signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: WiPhase_top_level_tb.WiPhase_top_level_inst.eth.receive/Debug_ST_Sink_0.ST_sink_connection: The source has a valid signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: WiPhase_top_level_tb.WiPhase_top_level_inst.eth.receive/Debug_ST_Sink_0.ST_sink_connection: The source has a error signal of 6 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: WiPhase_top_level_tb.WiPhase_top_level_inst.eth.receive/Debug_ST_Sink_0.ST_sink_connection: The source has a empty signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: WiPhase_top_level_tb.WiPhase_top_level_inst.eth.receive/Debug_ST_Sink_0.ST_sink_connection: The source data signal is 32 bits, but the sink is 8 bits. Avalon-ST Adapter will be inserted.
Warning: WiPhase_top_level_tb.WiPhase_top_level_inst.eth: eth.mac_misc_connection must be exported, or connected to a matching conduit.
Info: WiPhase_top_level_tb.WiPhase_top_level_inst_eth_rgmii_rx_clk_bfm: Elaborate: altera_clock_source
Info: WiPhase_top_level_tb.WiPhase_top_level_inst_eth_rgmii_rx_clk_bfm:            $Revision: #3 $
Info: WiPhase_top_level_tb.WiPhase_top_level_inst_eth_rgmii_rx_clk_bfm:            $Date: 2017/09/19 $
Info: WiPhase_top_level_tb.WiPhase_top_level_inst_eth_rgmii_tx_clk_bfm: Elaborate: altera_clock_source
Info: WiPhase_top_level_tb.WiPhase_top_level_inst_eth_rgmii_tx_clk_bfm:            $Revision: #3 $
Info: WiPhase_top_level_tb.WiPhase_top_level_inst_eth_rgmii_tx_clk_bfm:            $Date: 2017/09/19 $
Info: WiPhase_top_level_tb.WiPhase_top_level_inst_mclk_i_bfm: Elaborate: altera_clock_source
Info: WiPhase_top_level_tb.WiPhase_top_level_inst_mclk_i_bfm:            $Revision: #3 $
Info: WiPhase_top_level_tb.WiPhase_top_level_inst_mclk_i_bfm:            $Date: 2017/09/19 $
Info: WiPhase_top_level_tb.WiPhase_top_level_inst_mclk_reset_bfm: Elaborate: altera_reset_source
Info: WiPhase_top_level_tb.WiPhase_top_level_inst_mclk_reset_bfm:            $Revision: #3 $
Info: WiPhase_top_level_tb.WiPhase_top_level_inst_mclk_reset_bfm:            $Date: 2017/09/19 $
Info: WiPhase_top_level_tb.WiPhase_top_level_inst_mclk_reset_bfm: Reset is negatively asserted.
Info: WiPhase_top_level_tb.WiPhase_top_level_inst_pll_inclk_bfm: Elaborate: altera_clock_source
Info: WiPhase_top_level_tb.WiPhase_top_level_inst_pll_inclk_bfm:            $Revision: #3 $
Info: WiPhase_top_level_tb.WiPhase_top_level_inst_pll_inclk_bfm:            $Date: 2017/09/19 $
Info: WiPhase_top_level_tb: Generating WiPhase_top_level_tb "WiPhase_top_level_tb" for SIM_VHDL
Info: avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting data_format_adapter: data_format_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter_001: Inserting timing_adapter: timing_adapter_1
Warning: WiPhase_top_level_inst: "No matching role found for rst_translator:out_reset:out_reset (reset)"
Info: WiPhase_top_level_inst: "WiPhase_top_level_tb" instantiated WiPhase_top_level "WiPhase_top_level_inst"
Info: WiPhase_top_level_inst_eth_mac_mdio_connection_bfm: "WiPhase_top_level_tb" instantiated altera_conduit_bfm "WiPhase_top_level_inst_eth_mac_mdio_connection_bfm"
Info: WiPhase_top_level_inst_eth_mac_rgmii_connection_bfm: "WiPhase_top_level_tb" instantiated altera_conduit_bfm "WiPhase_top_level_inst_eth_mac_rgmii_connection_bfm"
Info: WiPhase_top_level_inst_eth_mac_status_connection_bfm: "WiPhase_top_level_tb" instantiated altera_conduit_bfm "WiPhase_top_level_inst_eth_mac_status_connection_bfm"
Info: WiPhase_top_level_inst_eth_rgmii_rx_clk_bfm: "WiPhase_top_level_tb" instantiated altera_avalon_clock_source "WiPhase_top_level_inst_eth_rgmii_rx_clk_bfm"
Info: WiPhase_top_level_inst_mclk_reset_bfm: "WiPhase_top_level_tb" instantiated altera_avalon_reset_source "WiPhase_top_level_inst_mclk_reset_bfm"
Info: WiPhase_top_level_inst_sample_pll_areset_conduit_bfm: "WiPhase_top_level_tb" instantiated altera_conduit_bfm "WiPhase_top_level_inst_sample_pll_areset_conduit_bfm"
Info: WiPhase_top_level_inst_sample_pll_locked_conduit_bfm: "WiPhase_top_level_tb" instantiated altera_conduit_bfm "WiPhase_top_level_inst_sample_pll_locked_conduit_bfm"
Info: WiPhase_top_level_inst_spi_signals_o_bfm: "WiPhase_top_level_tb" instantiated altera_conduit_bfm "WiPhase_top_level_inst_spi_signals_o_bfm"
Info: Debug_ST_Sink_0: "WiPhase_top_level_inst" instantiated Debug_ST_Sink "Debug_ST_Sink_0"
Info: cpu_v2: "WiPhase_top_level_inst" instantiated altera_nios2_gen2 "cpu_v2"
Info: eth: "WiPhase_top_level_inst" instantiated altera_eth_tse "eth"
Info: jtag_uart: Starting RTL generation for module 'WiPhase_top_level_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=WiPhase_top_level_jtag_uart --dir=C:/Users/alist/AppData/Local/Temp/alt7782_2080293482717556111.dir/0012_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/alist/AppData/Local/Temp/alt7782_2080293482717556111.dir/0012_jtag_uart_gen//WiPhase_top_level_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/alist/AppData/Local/Temp/alt7782_2080293482717556111.dir/0012_jtag_uart_gen/  ]
Info: jtag_uart: Done RTL generation for module 'WiPhase_top_level_jtag_uart'
Info: jtag_uart: "WiPhase_top_level_inst" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: ram_onchip: Starting RTL generation for module 'WiPhase_top_level_ram_onchip'
Info: ram_onchip:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=WiPhase_top_level_ram_onchip --dir=C:/Users/alist/AppData/Local/Temp/alt7782_2080293482717556111.dir/0013_ram_onchip_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/alist/AppData/Local/Temp/alt7782_2080293482717556111.dir/0013_ram_onchip_gen//WiPhase_top_level_ram_onchip_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/alist/AppData/Local/Temp/alt7782_2080293482717556111.dir/0013_ram_onchip_gen/  ]
Info: ram_onchip: Done RTL generation for module 'WiPhase_top_level_ram_onchip'
Info: ram_onchip: "WiPhase_top_level_inst" instantiated altera_avalon_onchip_memory2 "ram_onchip"
Info: sample_pll: Generating VHDL simulation model
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning: Verilog HDL or VHDL warning at WiPhase_top_level_sample_pll.vhd(339): object "wire_w_address_range2w" assigned a value but never read File: C:/Users/alist/AppData/Local/Temp/alt7782_2080293482717556111.dir/0016_sopcqmap/WiPhase_top_level_sample_pll.vhd Line: 339
Info: sample_pll: Generated simulation model WiPhase_top_level_sample_pll.vho
Info: sample_pll: "WiPhase_top_level_inst" instantiated altpll "sample_pll"
Info: spi: Starting RTL generation for module 'WiPhase_top_level_spi'
Info: spi:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=WiPhase_top_level_spi --dir=C:/Users/alist/AppData/Local/Temp/alt7782_2080293482717556111.dir/0018_spi_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/alist/AppData/Local/Temp/alt7782_2080293482717556111.dir/0018_spi_gen//WiPhase_top_level_spi_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/alist/AppData/Local/Temp/alt7782_2080293482717556111.dir/0018_spi_gen/  ]
Info: spi: Done RTL generation for module 'WiPhase_top_level_spi'
Info: spi: "WiPhase_top_level_inst" instantiated altera_avalon_spi "spi"
Info: sysid: "WiPhase_top_level_inst" instantiated altera_avalon_sysid_qsys "sysid"
Info: test_pattern_st_gen_command_fifo: Starting generation. 
Info: test_pattern_st_gen_position_ram: Starting generation. 
Info: test_pattern_st_gen_packetcount_ram: Starting generation. 
Info: test_pattern_st_gen: Starting generation. 
Info: test_pattern_st_gen: Starting functional simulation model generation. 
Error: test_pattern_st_gen: Functional Simulation Model generation Failed
Info: test_pattern_st_gen: "WiPhase_top_level_inst" instantiated data_source "test_pattern_st_gen"
Error: Generation stopped, 8 or more modules remaining
Info: WiPhase_top_level_tb: Done "WiPhase_top_level_tb" with 27 modules, 25 files
Error: qsys-generate failed with exit code 1: 2 Errors, 6 Warnings
Error: There were errors creating the testbench system.
Info: Finished: Create testbench Platform Designer system
