#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr 12 15:35:42 2024
# Process ID: 1708
# Current directory: C:/Users/alexivensky/ADDLabs/lab6/vivado/lab6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2524 C:\Users\alexivensky\ADDLabs\lab6\vivado\lab6\lab6.xpr
# Log file: C:/Users/alexivensky/ADDLabs/lab6/vivado/lab6/vivado.log
# Journal file: C:/Users/alexivensky/ADDLabs/lab6/vivado/lab6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/alexivensky/ADDLabs/lab6/vivado/lab6/lab6.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Amr/OneDrive - University of Pittsburgh/Fall 2022/Teaching/ECE 1195/Labs/Lab 6 - 2D Image Convolution/lab6_template/lab6' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/alexivensky/ADDLabs/lab6/vivado/vivado/ip_repo', nor could it be found using path 'C:/Users/Amr/OneDrive - University of Pittsburgh/Fall 2022/Teaching/ECE 1195/Labs/Lab 6 - 2D Image Convolution/lab6_template/vivado/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/alexivensky/ADDLabs/lab6/vivado/vivado/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 762.191 ; gain = 92.102
update_compile_order -fileset sources_1
open_bd_design {C:/Users/alexivensky/ADDLabs/lab6/vivado/lab6/lab6.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:axis_data_fifo:2.0 - AXIS_DATA_FIFO
Adding cell -- xilinx.com:ip:axi_dma:7.1 - AXI_DMA
Adding cell -- xilinx.com:ip:xlconcat:2.1 - IRQ_CONCAT
Adding cell -- xilinx.com:ip:smartconnect:1.0 - PL2PS_AXI
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - PS2PL_AXI
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:processing_system7:5.5 - PS7
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - PSR
Successfully read diagram <system> from BD file <C:/Users/alexivensky/ADDLabs/lab6/vivado/lab6/lab6.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 907.434 ; gain = 145.242
set_property  ip_repo_paths  {c:/Users/alexivensky/ADDLabs/lab6/vivado/vivado/ip_repo C:/Users/alexivensky/ADDLabs/lab6/solution1/impl/ip} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/alexivensky/ADDLabs/lab6/vivado/vivado/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/alexivensky/ADDLabs/lab6/solution1/impl/ip'.
delete_bd_objs [get_bd_intf_nets ACCEL/Conn1] [get_bd_intf_nets ACCEL/Conn2] [get_bd_nets ACCEL/s_axis_aresetn_1] [get_bd_nets ACCEL/s_axis_aclk_1] [get_bd_cells ACCEL/AXIS_DATA_FIFO]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:hw_conv:1.0 hw_conv_0
endgroup
move_bd_cells [get_bd_cells ACCEL] [get_bd_cells hw_conv_0]
connect_bd_intf_net [get_bd_intf_pins ACCEL/M_AXIS] [get_bd_intf_pins ACCEL/hw_conv_0/sout]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ACCEL/S_AXIS] [get_bd_intf_pins ACCEL/hw_conv_0/sin]
connect_bd_net [get_bd_pins ACCEL/S_AXIS_ACLK] [get_bd_pins ACCEL/hw_conv_0/ap_clk]
connect_bd_net [get_bd_pins ACCEL/S_AXIS_ARESETN] [get_bd_pins ACCEL/hw_conv_0/ap_rst_n]
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/SYSTEM/AXI_DMA' with propagated value(32). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/SYSTEM/AXI_DMA' with propagated value(32). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/SYSTEM/AXI_DMA' with propagated value(32). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/SYSTEM/AXI_DMA' with propagated value(32). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/SYSTEM/AXI_DMA' with propagated value(32). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/SYSTEM/AXI_DMA' with propagated value(32). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/SYSTEM/AXI_DMA' with propagated value(32). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/SYSTEM/AXI_DMA' with propagated value(32). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/SYSTEM/AXI_DMA' with propagated value(32). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/SYSTEM/AXI_DMA' with propagated value(32). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/SYSTEM/AXI_DMA' with propagated value(32). Command ignored
validate_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 974.629 ; gain = 37.750
make_wrapper -files [get_files C:/Users/alexivensky/ADDLabs/lab6/vivado/lab6/lab6.srcs/sources_1/bd/system/system.bd] -top
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\alexivensky\ADDLabs\lab6\vivado\lab6\lab6.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/alexivensky/ADDLabs/lab6/vivado/lab6/lab6.srcs/sources_1/bd/system/ui/bd_a4bfee5e.ui> 
VHDL Output written to : C:/Users/alexivensky/ADDLabs/lab6/vivado/lab6/lab6.srcs/sources_1/bd/system/synth/system.vhd
VHDL Output written to : C:/Users/alexivensky/ADDLabs/lab6/vivado/lab6/lab6.srcs/sources_1/bd/system/sim/system.vhd
VHDL Output written to : C:/Users/alexivensky/ADDLabs/lab6/vivado/lab6/lab6.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
make_wrapper: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1085.855 ; gain = 80.977
add_files -norecurse C:/Users/alexivensky/ADDLabs/lab6/vivado/lab6/lab6.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/alexivensky/ADDLabs/lab6/vivado/lab6/lab6.srcs/sources_1/bd/system/synth/system.vhd
VHDL Output written to : C:/Users/alexivensky/ADDLabs/lab6/vivado/lab6/lab6.srcs/sources_1/bd/system/sim/system.vhd
VHDL Output written to : C:/Users/alexivensky/ADDLabs/lab6/vivado/lab6/lab6.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block SYSTEM/AXI_DMA .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SYSTEM/IRQ_CONCAT .
Exporting to file c:/Users/alexivensky/ADDLabs/lab6/vivado/lab6/lab6.srcs/sources_1/bd/system/ip/system_PL2PS_AXI_0/bd_0/hw_handoff/system_PL2PS_AXI_0.hwh
Generated Block Design Tcl file c:/Users/alexivensky/ADDLabs/lab6/vivado/lab6/lab6.srcs/sources_1/bd/system/ip/system_PL2PS_AXI_0/bd_0/hw_handoff/system_PL2PS_AXI_0_bd.tcl
Generated Hardware Definition File c:/Users/alexivensky/ADDLabs/lab6/vivado/lab6/lab6.srcs/sources_1/bd/system/ip/system_PL2PS_AXI_0/bd_0/synth/system_PL2PS_AXI_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block SYSTEM/PL2PS_AXI .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SYSTEM/PS7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SYSTEM/PSR .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ACCEL/hw_conv_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/alexivensky/ADDLabs/lab6/vivado/lab6/lab6.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block SYSTEM/PS2PL_AXI/s00_couplers/auto_pc .
Exporting to file C:/Users/alexivensky/ADDLabs/lab6/vivado/lab6/lab6.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/alexivensky/ADDLabs/lab6/vivado/lab6/lab6.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/alexivensky/ADDLabs/lab6/vivado/lab6/lab6.srcs/sources_1/bd/system/synth/system.hwdef
[Fri Apr 12 15:46:01 2024] Launched system_PSR_0_synth_1, system_PL2PS_AXI_0_synth_1, system_AXI_DMA_0_synth_1, system_PS7_0_synth_1, system_hw_conv_0_0_synth_1, system_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
system_PSR_0_synth_1: C:/Users/alexivensky/ADDLabs/lab6/vivado/lab6/lab6.runs/system_PSR_0_synth_1/runme.log
system_PL2PS_AXI_0_synth_1: C:/Users/alexivensky/ADDLabs/lab6/vivado/lab6/lab6.runs/system_PL2PS_AXI_0_synth_1/runme.log
system_AXI_DMA_0_synth_1: C:/Users/alexivensky/ADDLabs/lab6/vivado/lab6/lab6.runs/system_AXI_DMA_0_synth_1/runme.log
system_PS7_0_synth_1: C:/Users/alexivensky/ADDLabs/lab6/vivado/lab6/lab6.runs/system_PS7_0_synth_1/runme.log
system_hw_conv_0_0_synth_1: C:/Users/alexivensky/ADDLabs/lab6/vivado/lab6/lab6.runs/system_hw_conv_0_0_synth_1/runme.log
system_auto_pc_0_synth_1: C:/Users/alexivensky/ADDLabs/lab6/vivado/lab6/lab6.runs/system_auto_pc_0_synth_1/runme.log
synth_1: C:/Users/alexivensky/ADDLabs/lab6/vivado/lab6/lab6.runs/synth_1/runme.log
[Fri Apr 12 15:46:03 2024] Launched impl_1...
Run output will be captured here: C:/Users/alexivensky/ADDLabs/lab6/vivado/lab6/lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:21 ; elapsed = 00:03:23 . Memory (MB): peak = 1270.863 ; gain = 180.617
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1819 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:01:04 . Memory (MB): peak = 1521.387 ; gain = 196.008
INFO: [Common 17-344] 'open_run' was cancelled
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/alexivensky/ADDLabs/lab6/solution1/impl/ip/component.xml. It will be created.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 12 16:48:29 2024...
