// Seed: 167127296
module module_0 (
    input  wor  id_0,
    input  tri  id_1,
    input  wand id_2,
    output wand id_3,
    input  tri0 id_4
);
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output supply1 id_0,
    output tri0 id_1,
    input supply0 id_2
    , id_34,
    input tri1 id_3,
    input supply0 id_4,
    output wor id_5,
    input wor id_6,
    input supply0 id_7,
    input tri id_8,
    output tri1 id_9,
    output tri1 id_10,
    input supply1 id_11,
    output uwire id_12,
    output tri1 id_13,
    input supply1 id_14,
    output tri1 id_15,
    input wor id_16,
    input tri id_17,
    output wor id_18,
    output wor id_19,
    output wire id_20,
    input tri0 id_21,
    output wand id_22,
    input wor id_23,
    output tri0 id_24,
    input tri0 id_25,
    output logic id_26,
    input tri0 id_27,
    input wand id_28,
    input uwire id_29,
    input wire id_30,
    input tri id_31,
    input wor id_32
);
  wire id_35;
  module_0(
      id_4, id_27, id_2, id_22, id_7
  );
  assign id_20 = id_17;
  wire id_36;
  initial begin
    id_26 <= 1'b0;
  end
endmodule
