// Seed: 1775043954
module module_0;
  logic id_1, id_2;
  wire id_3;
  wire module_0;
  logic [7:0] id_4;
  assign id_2 = 1;
  localparam id_5 = 1'b0;
  wire id_6;
  always @(posedge 1 or posedge -1) $unsigned(9);
  ;
  wire id_7;
endmodule
module module_1 #(
    parameter id_3 = 32'd16
) (
    input wor  id_0,
    input tri1 id_1,
    input tri1 id_2,
    input tri0 _id_3
);
  logic [id_3 : -1] id_5;
  ;
  module_0 modCall_1 ();
endmodule
