Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Thu Nov 28 00:32:37 2019
| Host             : DESKTOP-KOEBDED running 64-bit major release  (build 9200)
| Command          : report_power -file riscv_top_power_routed.rpt -pb riscv_top_power_summary_routed.pb -rpx riscv_top_power_routed.rpx
| Design           : riscv_top
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 65.594 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 65.090                           |
| Device Static (W)        | 0.504                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    20.616 |    38095 |       --- |             --- |
|   LUT as Logic           |    19.136 |     9417 |     20800 |           45.27 |
|   F7/F8 Muxes            |     1.092 |     4512 |     32600 |           13.84 |
|   CARRY4                 |     0.269 |      158 |      8150 |            1.94 |
|   Register               |     0.113 |    23027 |     41600 |           55.35 |
|   BUFG                   |     0.006 |       12 |        32 |           37.50 |
|   LUT as Distributed RAM |     0.001 |      392 |      9600 |            4.08 |
|   Others                 |     0.000 |       47 |       --- |             --- |
| Signals                  |    42.728 |    28186 |       --- |             --- |
| Block RAM                |     1.686 |       32 |        50 |           64.00 |
| I/O                      |     0.059 |        5 |       106 |            4.72 |
| Static Power             |     0.504 |          |           |                 |
| Total                    |    65.594 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    65.239 |      64.889 |      0.350 |
| Vccaux    |       1.800 |     0.058 |       0.004 |      0.053 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.025 |       0.024 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.170 |       0.150 |      0.020 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| riscv_top               |    65.090 |
|   cpu0                  |    60.418 |
|     ex0                 |     0.307 |
|     ex_mem0             |     0.010 |
|     id0                 |     0.869 |
|     id_ex0              |     0.516 |
|     if0                 |    21.801 |
|     if_id0              |     0.485 |
|     mem0                |     0.055 |
|     mem_ctrl0           |    35.305 |
|       cache0            |    15.849 |
|       cache1            |    14.516 |
|     mem_wb0             |     0.027 |
|     pc_reg0             |     0.823 |
|     register0           |     0.221 |
|   hci0                  |     1.441 |
|     io_in_fifo          |     0.044 |
|     uart_blk            |     0.703 |
|       uart_baud_clk_blk |     0.252 |
|       uart_rx_blk       |     0.045 |
|       uart_rx_fifo      |     0.273 |
|       uart_tx_blk       |     0.058 |
|       uart_tx_fifo      |     0.075 |
|   ram0                  |     3.033 |
|     ram_bram            |     3.033 |
+-------------------------+-----------+


