#include "fd_ssd1327_bus.h"

#include "fd_ssd1327_bus_4_wire_spi.h"
#include "fd_gpio.h"
#include "fd_assert.h"

#include <string.h>

#include "nrf.h"

fd_ssd1327_bus_4_wire_spi_configuration_t fd_ssd1327_bus_4_wire_spi_configuration = {
    .spi_device_name = "NRF_SPIM2_S",
    .sclk = { .port = 1, .pin = 6 },
    .mosi = { .port = 1, .pin = 8 },
    .miso = { .port = 1, .pin = 5 },
};

void fd_ssd1327_bus_4_wire_spi_configure(
    fd_ssd1327_bus_4_wire_spi_configuration_t configuration
) {
    fd_ssd1327_bus_4_wire_spi_configuration = configuration;
}

typedef struct {
    NRF_SPIM_Type *spim;
} fd_ssd1327_bus_4_wire_spi_t;

fd_ssd1327_bus_4_wire_spi_t fd_ssd1327_bus_4_wire_spi;

#define NRF_GPIO_PIN_MAP(port, pin) (port * 32 + pin)

void fd_ssd1327_bus_initialize(void) {
    memset(&fd_ssd1327_bus_4_wire_spi, 0, sizeof(fd_ssd1327_bus_4_wire_spi));

    fd_gpio_t sclk = fd_ssd1327_bus_4_wire_spi_configuration.sclk;
    fd_gpio_t mosi = fd_ssd1327_bus_4_wire_spi_configuration.mosi;
    fd_gpio_t miso = fd_ssd1327_bus_4_wire_spi_configuration.miso;

    fd_gpio_configure_output(sclk);
    fd_gpio_set(sclk, true);
    fd_gpio_configure_output(mosi);
    fd_gpio_set(mosi, true);
    fd_gpio_configure_input(miso);

    NRF_SPIM_Type *spim = 0;
    const char *name = fd_ssd1327_bus_4_wire_spi_configuration.spi_device_name;
    if (strcmp(name, "NRF_SPIM0_S") == 0) {
        spim = NRF_SPIM0_S;
    } else
    if (strcmp(name, "NRF_SPIM1_S") == 0) {
        spim = NRF_SPIM1_S;
    } else
    if (strcmp(name, "NRF_SPIM2_S") == 0) {
        spim = NRF_SPIM2_S;
    } else
    if (strcmp(name, "NRF_SPIM3_S") == 0) {
        spim = NRF_SPIM3_S;
    } else
    if (strcmp(name, "NRF_SPIM4_S") == 0) {
        spim = NRF_SPIM4_S;
    }
    fd_assert(spim != 0);
    fd_ssd1327_bus_4_wire_spi.spim = spim;
    spim->CONFIG = (SPIM_CONFIG_CPOL_ActiveLow << SPIM_CONFIG_CPOL_Pos) | (SPIM_CONFIG_CPHA_Trailing << SPIM_CONFIG_CPHA_Pos);
    spim->PSEL.SCK = NRF_GPIO_PIN_MAP(sclk.port, sclk.pin);
    spim->PSEL.MOSI = NRF_GPIO_PIN_MAP(mosi.port, mosi.pin);
    spim->PSEL.MISO = NRF_GPIO_PIN_MAP(miso.port, miso.pin);
    spim->TXD.LIST = SPIM_RXD_LIST_LIST_ArrayList << SPIM_RXD_LIST_LIST_Pos;
    spim->RXD.LIST = SPIM_RXD_LIST_LIST_ArrayList << SPIM_RXD_LIST_LIST_Pos;
    spim->ENABLE = SPIM_ENABLE_ENABLE_Enabled << SPIM_ENABLE_ENABLE_Pos;
}

void fd_ssd1327_bus_write(const uint8_t *data, uint32_t length) {
    NRF_SPIM_Type *spim = fd_ssd1327_bus_4_wire_spi.spim;
    spim->TXD.PTR = (uint32_t)data;
    spim->TXD.MAXCNT = length;
    spim->RXD.PTR = 0;
    spim->RXD.MAXCNT = 0;
    spim->EVENTS_END = 0;
    spim->TASKS_START = 1;
    while (!spim->EVENTS_END) {
    }
}
