LIBRARY ieee;
USE ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity RAM is
	
	PORT(
		clk		:	in		std_logic;                 
		we			:	in		std_logic;  
		oe			:	in 	std_logic;
		address	:	in		std_logic_vector(7 downto 0);
		data_io	: inout 	std_logic_vector(7 downto 0)
		);
end lab7;

ARCHITECTURE ram OF RAM is
	type memory is array(0 to 255) of std_logic_vector(7 downto 0);
	signal 	ram_array:	memory ;
	signal	data_in	:	std_logic_vector(7 downto 0); 
	
begin
data_in <= data_io when we = '1' else (others=>'Z');
process(clk)
		begin
			if rising_edge(clk) then
				if we='1' then
					ram_array(conv_integer(address)) <= data_in; 
				end if;
			end if;
		end process;
data_io <= ram_array(conv_integer(address)) when oe = '1' else (others=>'Z');
end ram;