{
    "@context": "https://api.researchmap.jp/researcher.jsonld",
    "@id": "https://api.researchmap.jp/read0167918?format=json",
    "@type": "researchers",
    "rm:user_id": "1000003660",
    "rm:creator_id": "1000003660",
    "rm:creator_type": "myself",
    "rm:created": "2002-07-03T15:00:00Z",
    "rm:modifier_id": "1000003660",
    "rm:modifier_type": "myself",
    "rm:modified": "2022-09-12T21:31:41Z",
    "permalink": "read0167918",
    "family_name": {
        "ja": "三浦",
        "ja-Kana": "ミウラ",
        "en": "Miura"
    },
    "given_name": {
        "ja": "守",
        "ja-Kana": "マモル",
        "en": "Mamoru"
    },
    "display_name_kana": "disclosed",
    "display_nickname": "disclosed",
    "display_image": "disclosed",
    "display_contact_point": "disclosed",
    "affiliations": [
        {
            "affiliation": {
                "ja": "公立はこだて未来大学",
                "en": "Future University-Hakodate"
            },
            "section": {
                "ja": "システム情報科学部 情報アーキテクチャ学科",
                "en": "School of Systems Information Science, Department of Media Architecture"
            },
            "job": {
                "ja": "教授"
            },
            "display_affiliation": "disclosed",
            "display_job": "disclosed",
            "rm:institution_code": "1102001002"
        }
    ],
    "degrees": [
        {
            "degree": {
                "ja": "工学博士",
                "en": "(BLANK)"
            },
            "display_degree": "disclosed",
            "rm:institution_code": "9999999999"
        }
    ],
    "display_profile": "disclosed",
    "display_url": "disclosed",
    "identifiers": {
        "j_global_id": [
            "200901058204707223"
        ]
    },
    "rm:erad_id_verified": false,
    "rm:orc_id_verified": false,
    "display_erad_id": "closed",
    "display_orc_id": "closed",
    "display_researcher_id": "disclosed",
    "display_j_global_id": "disclosed",
    "see_also": [
        {
            "label": "j_global",
            "@id": "https://jglobal.jst.go.jp/detail?JGLOBAL_ID=200901058204707223"
        }
    ],
    "@graph": [
        {
            "@id": "https://api.researchmap.jp/read0167918/research_interests",
            "@type": "research_interests",
            "@reverse": "https://api.researchmap.jp/read0167918",
            "total_items": 4,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0167918/research_interests/1016337",
                    "@type": "research_interests",
                    "@reverse": "https://api.researchmap.jp/read0167918/research_interests",
                    "rm:id": "1016337",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2006-01-04T15:00:00Z",
                    "rm:modifier_id": "1000003660",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2006-01-04T15:00:00Z",
                    "keyword": {
                        "ja": "電子デバイス・機器工学"
                    }
                },
                {
                    "@id": "https://api.researchmap.jp/read0167918/research_interests/1016336",
                    "@type": "research_interests",
                    "@reverse": "https://api.researchmap.jp/read0167918/research_interests",
                    "rm:id": "1016336",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2006-01-04T15:00:00Z",
                    "rm:modifier_id": "1000003660",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2006-01-04T15:00:00Z",
                    "keyword": {
                        "ja": "知能情報学"
                    }
                },
                {
                    "@id": "https://api.researchmap.jp/read0167918/research_interests/1016335",
                    "@type": "research_interests",
                    "@reverse": "https://api.researchmap.jp/read0167918/research_interests",
                    "rm:id": "1016335",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2002-07-03T15:00:00Z",
                    "rm:modifier_id": "1000003660",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2002-07-03T15:00:00Z",
                    "keyword": {
                        "en": "Electron Devices and Apparatus Engineering"
                    }
                },
                {
                    "@id": "https://api.researchmap.jp/read0167918/research_interests/1016334",
                    "@type": "research_interests",
                    "@reverse": "https://api.researchmap.jp/read0167918/research_interests",
                    "rm:id": "1016334",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2002-07-03T15:00:00Z",
                    "rm:modifier_id": "1000003660",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2002-07-03T15:00:00Z",
                    "keyword": {
                        "en": "Intelligent Informatics"
                    }
                }
            ]
        },
        {
            "@id": "https://api.researchmap.jp/read0167918/research_areas",
            "@type": "research_areas",
            "@reverse": "https://api.researchmap.jp/read0167918",
            "total_items": 3,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0167918/research_areas/424880",
                    "@type": "research_areas",
                    "@reverse": "https://api.researchmap.jp/read0167918/research_areas",
                    "rm:id": "424880",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2002-07-03T15:00:00Z",
                    "rm:modifier_id": "1000003660",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2002-07-03T15:00:00Z",
                    "discipline_number": "A689",
                    "item_number": "A21060",
                    "discipline": {
                        "ja": "ものづくり技術（機械・電気電子・化学工学）",
                        "en": "Manufacturing technology (mechanical, electrical/electronic, chemical engineering)"
                    },
                    "research_field": {
                        "ja": "電子デバイス、電子機器",
                        "en": "Electronic devices and equipment"
                    }
                },
                {
                    "@id": "https://api.researchmap.jp/read0167918/research_areas/424879",
                    "@type": "research_areas",
                    "@reverse": "https://api.researchmap.jp/read0167918/research_areas",
                    "rm:id": "424879",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2002-07-03T15:00:00Z",
                    "rm:modifier_id": "1000003660",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2002-07-03T15:00:00Z",
                    "discipline_number": "A289",
                    "item_number": "A61030",
                    "discipline": {
                        "ja": "情報通信",
                        "en": "Informatics"
                    },
                    "research_field": {
                        "ja": "知能情報学",
                        "en": "Intelligent informatics"
                    }
                },
                {
                    "@id": "https://api.researchmap.jp/read0167918/research_areas/424878",
                    "@type": "research_areas",
                    "@reverse": "https://api.researchmap.jp/read0167918/research_areas",
                    "rm:id": "424878",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2002-07-03T15:00:00Z",
                    "rm:modifier_id": "1000003660",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2002-07-03T15:00:00Z",
                    "discipline_number": "A289",
                    "item_number": "A60010",
                    "discipline": {
                        "ja": "情報通信",
                        "en": "Informatics"
                    },
                    "research_field": {
                        "ja": "情報学基礎論",
                        "en": "Information theory"
                    }
                }
            ]
        },
        {
            "@id": "https://api.researchmap.jp/read0167918/education",
            "@type": "education",
            "@reverse": "https://api.researchmap.jp/read0167918",
            "total_items": 2,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0167918/education/974095",
                    "@type": "education",
                    "@reverse": "https://api.researchmap.jp/read0167918/education",
                    "rm:id": "974095",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2006-01-04T15:00:00Z",
                    "rm:modifier_id": "1000003660",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2006-01-04T15:00:00Z",
                    "to_date": "1962",
                    "rm:institution_code": "0128003000",
                    "affiliation": {
                        "ja": "岩手大学",
                        "en": "Iwate University"
                    },
                    "department": {
                        "ja": "工学部",
                        "en": "Faculty of Engineering"
                    },
                    "course": {
                        "ja": "電気工学科"
                    },
                    "address_country": "JPN"
                },
                {
                    "@id": "https://api.researchmap.jp/read0167918/education/974094",
                    "@type": "education",
                    "@reverse": "https://api.researchmap.jp/read0167918/education",
                    "rm:id": "974094",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2002-07-03T15:00:00Z",
                    "rm:modifier_id": "1000003660",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2002-07-03T15:00:00Z",
                    "to_date": "1962",
                    "rm:institution_code": "0128000000",
                    "affiliation": {
                        "ja": "岩手大学",
                        "en": "Iwate University"
                    },
                    "department": {
                        "en": "Faculty of Engineering"
                    }
                }
            ]
        },
        {
            "@id": "https://api.researchmap.jp/read0167918/committee_memberships",
            "@type": "committee_memberships",
            "@reverse": "https://api.researchmap.jp/read0167918",
            "total_items": 2,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0167918/committee_memberships/101673",
                    "@type": "committee_memberships",
                    "@reverse": "https://api.researchmap.jp/read0167918/committee_memberships",
                    "rm:id": "101673",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2006-01-04T15:00:00Z",
                    "rm:modifier_id": "1000003660",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2006-01-04T15:00:00Z",
                    "from_date": "1998",
                    "to_date": "1999",
                    "committee_name": {
                        "ja": "東北支部副支部長,学術講演会SICE'99実行委員長"
                    },
                    "association": {
                        "ja": "計測自動制御学会"
                    },
                    "description": {
                        "ja": "計測自動制御学会"
                    },
                    "committee_type": "society"
                },
                {
                    "@id": "https://api.researchmap.jp/read0167918/committee_memberships/101674",
                    "@type": "committee_memberships",
                    "@reverse": "https://api.researchmap.jp/read0167918/committee_memberships",
                    "rm:id": "101674",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2006-01-04T15:00:00Z",
                    "rm:modifier_id": "1000003660",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2006-01-04T15:00:00Z",
                    "from_date": "1996",
                    "committee_name": {
                        "ja": "情報理論とその応用学会評議員"
                    },
                    "association": {
                        "ja": "情報理論とその応用学会"
                    },
                    "description": {
                        "ja": "情報理論とその応用学会"
                    },
                    "committee_type": "society"
                }
            ]
        },
        {
            "@id": "https://api.researchmap.jp/read0167918/misc",
            "@type": "misc",
            "@reverse": "https://api.researchmap.jp/read0167918",
            "total_items": 43,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0167918/misc/3864205",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0167918/misc",
                    "rm:id": "3864205",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2006-01-04T15:00:00Z",
                    "rm:modifier_id": "1000003660",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2006-01-04T15:00:00Z",
                    "paper_title": {
                        "ja": "高スループット型FIRフィルタの滞在時間最小化VLSIアーキテクチャ(共著)"
                    },
                    "publication_date": "1999",
                    "publication_name": {
                        "ja": "電気学会論文誌"
                    },
                    "volume": "119-C",
                    "number": "2",
                    "starting_page": "196",
                    "ending_page": "205",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0167918/misc/3864187",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0167918/misc",
                    "rm:id": "3864187",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2002-07-03T15:00:00Z",
                    "rm:modifier_id": "ai:identify_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2022-09-12T12:10:13Z",
                    "paper_title": {
                        "ja": "高スループット形FIRフィルタの滞在時間最小化VLSIアーキテクチャ",
                        "en": "VLSI Architecture for FIR Filter with High Throughput Keeping Small Latency"
                    },
                    "authors": {
                        "ja": [
                            {
                                "name": "恒川 佳隆"
                            },
                            {
                                "name": "野崎 剛"
                            },
                            {
                                "name": "三浦 守"
                            }
                        ],
                        "en": [
                            {
                                "name": "TSUNEKAWA Yoshitaka"
                            },
                            {
                                "name": "NOZAKI Takeshi"
                            },
                            {
                                "name": "MIURA Mamoru"
                            }
                        ]
                    },
                    "publisher": {
                        "ja": "電気学会"
                    },
                    "publication_date": "1999",
                    "publication_name": {
                        "ja": "電気学会論文誌. C, 電子・情報・システム部門誌 = The transactions of the Institute of Electrical Engineers of Japan. C, A publication of Electronics, Information and System Society",
                        "en": "The Transactions of the Institute of Electrical Engineers of Japan. C"
                    },
                    "volume": "119-C",
                    "number": "2",
                    "starting_page": "196",
                    "ending_page": "205",
                    "languages": [
                        "jpn"
                    ],
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "issn": [
                            "0385-4221"
                        ],
                        "cinii_na_id": [
                            "10002816179"
                        ],
                        "cinii_nc_id": [
                            "AN10065950"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "cinii_articles",
                            "@id": "http://ci.nii.ac.jp/naid/10002816179",
                            "is_downloadable": false
                        },
                        {
                            "label": "cinii_books",
                            "@id": "http://ci.nii.ac.jp/ncid/AN10065950",
                            "is_downloadable": false
                        },
                        {
                            "label": "url",
                            "@id": "http://id.ndl.go.jp/bib/4643605",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0167918/misc/3864204",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0167918/misc",
                    "rm:id": "3864204",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2006-01-04T15:00:00Z",
                    "rm:modifier_id": "1000003660",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2006-01-04T15:00:00Z",
                    "paper_title": {
                        "ja": "ブロック状態実現を用いた状態空間ディジタルフィルタ用高性能マルチプロセッサの低消費電力形アーキテクチャ(共著)"
                    },
                    "publication_date": "1998",
                    "publication_name": {
                        "ja": "電子情報通信学会論文誌"
                    },
                    "volume": "J81-A",
                    "number": "12",
                    "starting_page": "1739",
                    "ending_page": "1749",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0167918/misc/3864203",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0167918/misc",
                    "rm:id": "3864203",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2006-01-04T15:00:00Z",
                    "rm:modifier_id": "ai:identify_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2022-09-12T05:25:31Z",
                    "paper_title": {
                        "ja": "FADDEEVAアルゴリズムに基づく滞在時間最小型カルマンフィルタのVLSIアーキテクチャ(共著)",
                        "en": "VLSI Architecture of Kalman Filters with Minimum Latency Based on FADDEEVA Algorithm"
                    },
                    "authors": {
                        "ja": [
                            {
                                "name": "恒川 佳隆"
                            },
                            {
                                "name": "高橋 強"
                            },
                            {
                                "name": "三浦 守"
                            }
                        ],
                        "en": [
                            {
                                "name": "TSUNEKAWA Yoshitaka"
                            },
                            {
                                "name": "TAKAHASHI Kyo"
                            },
                            {
                                "name": "MIURA Mamoru"
                            }
                        ]
                    },
                    "description": {
                        "ja": "In this paper, we propose VLSI architecture of Kalman Filters with minimum latency based on FADDEEVA algorithm. It is important to minimize latency, because latency degrades a stability of feedback systems. In proposed architecture, the minimization of latency is achieved by parallel computation of parameters of Kalman Filters and the triangularization and nullification process of the FADDEEVA algorithm. This architecture has a highly parallel structure. For an <i>n</i> state and <i>m</i> measurement dynamic system, this architecture requires latency of only (3+<i>m</i>+6⌈log<sub>2</sub><i>n</i>⌉)<i>t<sub>as</sub></i>+(6+<i>m</i>)<i>t<sub>m</sub></i>+<i>t<sub>d</sub></i>, where <i>t<sub>as</sub></i>, <i>t<sub>m</sub></i> and <i>t<sub>d</sub></i> indicate delay of an adder, a multiplier and a divider, respectively. This means a reduction of latency of approximately 0.06 times when compared to a systolic array Kalman filters for the filter order of <i>m</i>=<i>n</i>=100. Moreover, latency of this architecture slightly increases against the increasing filter order, so that this architecture is also effective to the higher order Kalman filters. The proposed architecture is very suitable for VLSI implementation, because it can be simply constructed from six kinds of modules and some basic arithmetic elements.",
                        "en": "In this paper, we propose VLSI architecture of Kalman Filters with minimum latency based on FADDEEVA algorithm. It is important to minimize latency, because latency degrades a stability of feedback systems. In proposed architecture, the minimization of latency is achieved by parallel computation of parameters of Kalman Filters and the triangularization and nullification process of the FADDEEVA algorithm. This architecture has a highly parallel structure. For an <i>n</i> state and <i>m</i> measurement dynamic system, this architecture requires latency of only (3+<i>m</i>+6⌈log<sub>2</sub><i>n</i>⌉)<i>t<sub>as</sub></i>+(6+<i>m</i>)<i>t<sub>m</sub></i>+<i>t<sub>d</sub></i>, where <i>t<sub>as</sub></i>, <i>t<sub>m</sub></i> and <i>t<sub>d</sub></i> indicate delay of an adder, a multiplier and a divider, respectively. This means a reduction of latency of approximately 0.06 times when compared to a systolic array Kalman filters for the filter order of <i>m</i>=<i>n</i>=100. Moreover, latency of this architecture slightly increases against the increasing filter order, so that this architecture is also effective to the higher order Kalman filters. The proposed architecture is very suitable for VLSI implementation, because it can be simply constructed from six kinds of modules and some basic arithmetic elements."
                    },
                    "publisher": {
                        "ja": "The Society of Instrument and Control Engineers",
                        "en": "The Society of Instrument and Control Engineers"
                    },
                    "publication_date": "1998",
                    "publication_name": {
                        "ja": "計測自動制御学会論文集",
                        "en": "Transactions of the Society of Instrument and Control Engineers"
                    },
                    "volume": "34",
                    "number": "12",
                    "starting_page": "1913",
                    "ending_page": "1921",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "doi": [
                            "10.9746/sicetr1965.34.1913"
                        ],
                        "issn": [
                            "0453-4654"
                        ],
                        "cinii_na_id": [
                            "130003970733"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.9746/sicetr1965.34.1913",
                            "is_downloadable": false
                        },
                        {
                            "label": "cinii_articles",
                            "@id": "http://ci.nii.ac.jp/naid/130003970733",
                            "is_downloadable": false
                        },
                        {
                            "label": "url",
                            "@id": "https://jlc.jst.go.jp/DN/JALC/00058638798?from=CiNii",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0167918/misc/3864202",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0167918/misc",
                    "rm:id": "3864202",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2006-01-04T15:00:00Z",
                    "rm:modifier_id": "ai:identify_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2022-09-12T21:31:41Z",
                    "paper_title": {
                        "ja": "制御向き状態空間ディジタルフィルタ用高性能VLSIプロセッサの低消費電力化(共著)",
                        "en": "Low Power Dissipation of High-Performance VLSI Processor for State-Space Digital Filters"
                    },
                    "authors": {
                        "ja": [
                            {
                                "name": "恒川 佳隆"
                            },
                            {
                                "name": "岩脇 充"
                            },
                            {
                                "name": "千葉 晃司"
                            },
                            {
                                "name": "三浦 守"
                            }
                        ],
                        "en": [
                            {
                                "name": "TSUNEKAWA Yoshitaka"
                            },
                            {
                                "name": "IWAWAKI Michiru"
                            },
                            {
                                "name": "CHIBA Kohji"
                            },
                            {
                                "name": "MIURA Mamoru"
                            }
                        ]
                    },
                    "description": {
                        "ja": "State-space digital filters can synthesize the optimal filter structure with respect to overall quantization effects, but have many more multiplications than a canonical structure has. Therefore the sampling rate and the latency become important problems on implementing these filters. Especially for the very long latency the control system becomes unstable when these filters are used in the feedback control systems, such as the robot control system.<br>Previously we proposed a VLSI-oriented highly parallel architecture for state-space digital filters with high sampling rate and small latency. For the purpose of further speeding up and reducing hardware complexity, the distributed arithmetic, of which processing time depends on only word length, was applied to this architecture, making good use of high accuracy of state-space digital filters. Therefore, the very high sampling rate can be implemented independently of the filter order and the numbers of the inputs and outputs.<br>This paper presents a low power dissipation architecture for our proposed VLSI processor of state-space digital filters using distributed arithmetic. To reduce power dissipation, we replace ROMs using in usual distributed arithmetic with optimal circuits of logical gates. In addition, by applying the properties of filter structures to optimal functional circuits, a more decrease in power dissipation becomes possible. As a result, high-performance VLSI processor is implemented, which has very high sampling rate of 3.9MHz (0.6μm CMOS technology) and low power dissipation of about 2.1W in the case where the filter order is 16. This can decrease power dissipation to about 77% when compared to the VLSI processor using ROMs.",
                        "en": "State-space digital filters can synthesize the optimal filter structure with respect to overall quantization effects, but have many more multiplications than a canonical structure has. Therefore the sampling rate and the latency become important problems on implementing these filters. Especially for the very long latency the control system becomes unstable when these filters are used in the feedback control systems, such as the robot control system.<br>Previously we proposed a VLSI-oriented highly parallel architecture for state-space digital filters with high sampling rate and small latency. For the purpose of further speeding up and reducing hardware complexity, the distributed arithmetic, of which processing time depends on only word length, was applied to this architecture, making good use of high accuracy of state-space digital filters. Therefore, the very high sampling rate can be implemented independently of the filter order and the numbers of the inputs and outputs.<br>This paper presents a low power dissipation architecture for our proposed VLSI processor of state-space digital filters using distributed arithmetic. To reduce power dissipation, we replace ROMs using in usual distributed arithmetic with optimal circuits of logical gates. In addition, by applying the properties of filter structures to optimal functional circuits, a more decrease in power dissipation becomes possible. As a result, high-performance VLSI processor is implemented, which has very high sampling rate of 3.9MHz (0.6μm CMOS technology) and low power dissipation of about 2.1W in the case where the filter order is 16. This can decrease power dissipation to about 77% when compared to the VLSI processor using ROMs."
                    },
                    "publisher": {
                        "ja": "The Society of Instrument and Control Engineers",
                        "en": "The Society of Instrument and Control Engineers"
                    },
                    "publication_date": "1998",
                    "publication_name": {
                        "ja": "計測自動制御学会論文集",
                        "en": "Transactions of the Society of Instrument and Control Engineers"
                    },
                    "volume": "34",
                    "number": "11",
                    "starting_page": "1715",
                    "ending_page": "1723",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "doi": [
                            "10.9746/sicetr1965.34.1715"
                        ],
                        "issn": [
                            "0453-4654"
                        ],
                        "cinii_na_id": [
                            "130003791327"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.9746/sicetr1965.34.1715",
                            "is_downloadable": false
                        },
                        {
                            "label": "cinii_articles",
                            "@id": "http://ci.nii.ac.jp/naid/130003791327",
                            "is_downloadable": false
                        },
                        {
                            "label": "url",
                            "@id": "https://jlc.jst.go.jp/DN/JALC/00056889741?from=CiNii",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0167918/misc/3864201",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0167918/misc",
                    "rm:id": "3864201",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2006-01-04T15:00:00Z",
                    "rm:modifier_id": "1000003660",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2006-01-04T15:00:00Z",
                    "paper_title": {
                        "ja": "滞在時間を考慮した高次FIRフィルタの高速・低消費電力形アーキテクチャ(共著)"
                    },
                    "publication_date": "1998",
                    "publication_name": {
                        "ja": "電気学会論文誌"
                    },
                    "volume": "118-C",
                    "number": "7-8",
                    "starting_page": "1098",
                    "ending_page": "1107",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0167918/misc/3864200",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0167918/misc",
                    "rm:id": "3864200",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2006-01-04T15:00:00Z",
                    "rm:modifier_id": "ai:identify_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2022-09-12T12:11:44Z",
                    "paper_title": {
                        "ja": "高基数に基づく選択型高速除算器の構成(共著)",
                        "en": "Structure of High-Speed Divider Based on High-Radix Division with Selection Function"
                    },
                    "authors": {
                        "ja": [
                            {
                                "name": "恒川 佳隆"
                            },
                            {
                                "name": "日野杉 充希"
                            },
                            {
                                "name": "三浦 守"
                            }
                        ],
                        "en": [
                            {
                                "name": "TSUNEKAWA Yoshitaka"
                            },
                            {
                                "name": "HINOSUGI Mitsuki"
                            },
                            {
                                "name": "MIURA Mamoru"
                            }
                        ]
                    },
                    "publisher": {
                        "ja": "電気学会"
                    },
                    "publication_date": "1998",
                    "publication_name": {
                        "ja": "電気学会論文誌",
                        "en": "The Transactions of the Institute of Electrical Engineers of Japan. C"
                    },
                    "volume": "118-C",
                    "number": "6",
                    "starting_page": "833",
                    "ending_page": "841",
                    "languages": [
                        "jpn"
                    ],
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "issn": [
                            "0385-4221"
                        ],
                        "cinii_na_id": [
                            "10002814092"
                        ],
                        "cinii_nc_id": [
                            "AN10065950"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "cinii_articles",
                            "@id": "http://ci.nii.ac.jp/naid/10002814092",
                            "is_downloadable": false
                        },
                        {
                            "label": "cinii_books",
                            "@id": "http://ci.nii.ac.jp/ncid/AN10065950",
                            "is_downloadable": false
                        },
                        {
                            "label": "url",
                            "@id": "http://id.ndl.go.jp/bib/4492055",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0167918/misc/3864186",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0167918/misc",
                    "rm:id": "3864186",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2002-07-03T15:00:00Z",
                    "rm:modifier_id": "1000003660",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2002-07-03T15:00:00Z",
                    "paper_title": {
                        "en": "A Low Power Dissipation of High-Performance Multi-Processor for State-Space Digital Filters Using Block-State Realization"
                    },
                    "publication_date": "1998",
                    "volume": "J81-A",
                    "number": "12",
                    "starting_page": "1739",
                    "ending_page": "1749",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0167918/misc/3864185",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0167918/misc",
                    "rm:id": "3864185",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2002-07-03T15:00:00Z",
                    "rm:modifier_id": "ai:identify_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2022-09-12T05:25:31Z",
                    "paper_title": {
                        "ja": "FADDEEVAアルゴリズムに基づく滞在時間最小型カルマンフィルタのVLSIアーキテクチャ",
                        "en": "VLSI Architecture of Kalman Filters with Minimum Latency Baced on FADDEEVA Algorithm"
                    },
                    "authors": {
                        "ja": [
                            {
                                "name": "恒川 佳隆"
                            },
                            {
                                "name": "高橋 強"
                            },
                            {
                                "name": "三浦 守"
                            }
                        ],
                        "en": [
                            {
                                "name": "TSUNEKAWA Yoshitaka"
                            },
                            {
                                "name": "TAKAHASHI Kyo"
                            },
                            {
                                "name": "MIURA Mamoru"
                            }
                        ]
                    },
                    "description": {
                        "ja": "In this paper, we propose VLSI architecture of Kalman Filters with minimum latency based on FADDEEVA algorithm. It is important to minimize latency, because latency degrades a stability of feedback systems. In proposed architecture, the minimization of latency is achieved by parallel computation of parameters of Kalman Filters and the triangularization and nullification process of the FADDEEVA algorithm. This architecture has a highly parallel structure. For an <i>n</i> state and <i>m</i> measurement dynamic system, this architecture requires latency of only (3+<i>m</i>+6⌈log<sub>2</sub><i>n</i>⌉)<i>t<sub>as</sub></i>+(6+<i>m</i>)<i>t<sub>m</sub></i>+<i>t<sub>d</sub></i>, where <i>t<sub>as</sub></i>, <i>t<sub>m</sub></i> and <i>t<sub>d</sub></i> indicate delay of an adder, a multiplier and a divider, respectively. This means a reduction of latency of approximately 0.06 times when compared to a systolic array Kalman filters for the filter order of <i>m</i>=<i>n</i>=100. Moreover, latency of this architecture slightly increases against the increasing filter order, so that this architecture is also effective to the higher order Kalman filters. The proposed architecture is very suitable for VLSI implementation, because it can be simply constructed from six kinds of modules and some basic arithmetic elements.",
                        "en": "In this paper, we propose VLSI architecture of Kalman Filters with minimum latency based on FADDEEVA algorithm. It is important to minimize latency, because latency degrades a stability of feedback systems. In proposed architecture, the minimization of latency is achieved by parallel computation of parameters of Kalman Filters and the triangularization and nullification process of the FADDEEVA algorithm. This architecture has a highly parallel structure. For an <i>n</i> state and <i>m</i> measurement dynamic system, this architecture requires latency of only (3+<i>m</i>+6⌈log<sub>2</sub><i>n</i>⌉)<i>t<sub>as</sub></i>+(6+<i>m</i>)<i>t<sub>m</sub></i>+<i>t<sub>d</sub></i>, where <i>t<sub>as</sub></i>, <i>t<sub>m</sub></i> and <i>t<sub>d</sub></i> indicate delay of an adder, a multiplier and a divider, respectively. This means a reduction of latency of approximately 0.06 times when compared to a systolic array Kalman filters for the filter order of <i>m</i>=<i>n</i>=100. Moreover, latency of this architecture slightly increases against the increasing filter order, so that this architecture is also effective to the higher order Kalman filters. The proposed architecture is very suitable for VLSI implementation, because it can be simply constructed from six kinds of modules and some basic arithmetic elements."
                    },
                    "publisher": {
                        "ja": "The Society of Instrument and Control Engineers",
                        "en": "The Society of Instrument and Control Engineers"
                    },
                    "publication_date": "1998",
                    "publication_name": {
                        "ja": "計測自動制御学会論文集",
                        "en": "Transactions of the Society of Instrument and Control Engineers"
                    },
                    "volume": "34",
                    "number": "12",
                    "starting_page": "1913",
                    "ending_page": "1921",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "doi": [
                            "10.9746/sicetr1965.34.1913"
                        ],
                        "issn": [
                            "0453-4654"
                        ],
                        "cinii_na_id": [
                            "130003970733"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.9746/sicetr1965.34.1913",
                            "is_downloadable": false
                        },
                        {
                            "label": "cinii_articles",
                            "@id": "http://ci.nii.ac.jp/naid/130003970733",
                            "is_downloadable": false
                        },
                        {
                            "label": "url",
                            "@id": "https://jlc.jst.go.jp/DN/JALC/00058638798?from=CiNii",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0167918/misc/3864184",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0167918/misc",
                    "rm:id": "3864184",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2002-07-03T15:00:00Z",
                    "rm:modifier_id": "ai:identify_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2022-09-12T21:31:41Z",
                    "paper_title": {
                        "ja": "制御向き状態空間ディジタルフィルタ用高性能VLSIプロセッサの低消費電力化",
                        "en": "Low Power Dissipation of High-Performance VLSI Processor for State-Space Digital Filters"
                    },
                    "authors": {
                        "ja": [
                            {
                                "name": "恒川 佳隆"
                            },
                            {
                                "name": "岩脇 充"
                            },
                            {
                                "name": "千葉 晃司"
                            },
                            {
                                "name": "三浦 守"
                            }
                        ],
                        "en": [
                            {
                                "name": "TSUNEKAWA Yoshitaka"
                            },
                            {
                                "name": "IWAWAKI Michiru"
                            },
                            {
                                "name": "CHIBA Kohji"
                            },
                            {
                                "name": "MIURA Mamoru"
                            }
                        ]
                    },
                    "description": {
                        "ja": "State-space digital filters can synthesize the optimal filter structure with respect to overall quantization effects, but have many more multiplications than a canonical structure has. Therefore the sampling rate and the latency become important problems on implementing these filters. Especially for the very long latency the control system becomes unstable when these filters are used in the feedback control systems, such as the robot control system.<br>Previously we proposed a VLSI-oriented highly parallel architecture for state-space digital filters with high sampling rate and small latency. For the purpose of further speeding up and reducing hardware complexity, the distributed arithmetic, of which processing time depends on only word length, was applied to this architecture, making good use of high accuracy of state-space digital filters. Therefore, the very high sampling rate can be implemented independently of the filter order and the numbers of the inputs and outputs.<br>This paper presents a low power dissipation architecture for our proposed VLSI processor of state-space digital filters using distributed arithmetic. To reduce power dissipation, we replace ROMs using in usual distributed arithmetic with optimal circuits of logical gates. In addition, by applying the properties of filter structures to optimal functional circuits, a more decrease in power dissipation becomes possible. As a result, high-performance VLSI processor is implemented, which has very high sampling rate of 3.9MHz (0.6μm CMOS technology) and low power dissipation of about 2.1W in the case where the filter order is 16. This can decrease power dissipation to about 77% when compared to the VLSI processor using ROMs.",
                        "en": "State-space digital filters can synthesize the optimal filter structure with respect to overall quantization effects, but have many more multiplications than a canonical structure has. Therefore the sampling rate and the latency become important problems on implementing these filters. Especially for the very long latency the control system becomes unstable when these filters are used in the feedback control systems, such as the robot control system.<br>Previously we proposed a VLSI-oriented highly parallel architecture for state-space digital filters with high sampling rate and small latency. For the purpose of further speeding up and reducing hardware complexity, the distributed arithmetic, of which processing time depends on only word length, was applied to this architecture, making good use of high accuracy of state-space digital filters. Therefore, the very high sampling rate can be implemented independently of the filter order and the numbers of the inputs and outputs.<br>This paper presents a low power dissipation architecture for our proposed VLSI processor of state-space digital filters using distributed arithmetic. To reduce power dissipation, we replace ROMs using in usual distributed arithmetic with optimal circuits of logical gates. In addition, by applying the properties of filter structures to optimal functional circuits, a more decrease in power dissipation becomes possible. As a result, high-performance VLSI processor is implemented, which has very high sampling rate of 3.9MHz (0.6μm CMOS technology) and low power dissipation of about 2.1W in the case where the filter order is 16. This can decrease power dissipation to about 77% when compared to the VLSI processor using ROMs."
                    },
                    "publisher": {
                        "ja": "The Society of Instrument and Control Engineers",
                        "en": "The Society of Instrument and Control Engineers"
                    },
                    "publication_date": "1998",
                    "publication_name": {
                        "ja": "計測自動制御学会論文集",
                        "en": "Tran. of SICE"
                    },
                    "volume": "34",
                    "number": "11",
                    "starting_page": "1715",
                    "ending_page": "1723",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "doi": [
                            "10.9746/sicetr1965.34.1715"
                        ],
                        "issn": [
                            "0453-4654"
                        ],
                        "cinii_na_id": [
                            "130003791327"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.9746/sicetr1965.34.1715",
                            "is_downloadable": false
                        },
                        {
                            "label": "cinii_articles",
                            "@id": "http://ci.nii.ac.jp/naid/130003791327",
                            "is_downloadable": false
                        },
                        {
                            "label": "url",
                            "@id": "https://jlc.jst.go.jp/DN/JALC/00056889741?from=CiNii",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0167918/misc/3864183",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0167918/misc",
                    "rm:id": "3864183",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2002-07-03T15:00:00Z",
                    "rm:modifier_id": "1000003660",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2002-07-03T15:00:00Z",
                    "paper_title": {
                        "en": "High-speed and low power dissipation architecture for high-order FIR filter with very small latency"
                    },
                    "publication_date": "1998",
                    "publication_name": {
                        "en": "Trans. of IEE of Japan"
                    },
                    "volume": "118-C",
                    "number": "7-8",
                    "starting_page": "1098",
                    "ending_page": "1107",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0167918/misc/3864182",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0167918/misc",
                    "rm:id": "3864182",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2002-07-03T15:00:00Z",
                    "rm:modifier_id": "1000003660",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2002-07-03T15:00:00Z",
                    "paper_title": {
                        "en": "Structure of High-Speed Divider Based on High-Radix Devision with Selection Function"
                    },
                    "publication_date": "1998",
                    "publication_name": {
                        "en": "Trans. of IEE of Japan"
                    },
                    "volume": "118-C",
                    "number": "6",
                    "starting_page": "833",
                    "ending_page": "841",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0167918/misc/3864199",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0167918/misc",
                    "rm:id": "3864199",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2006-01-04T15:00:00Z",
                    "rm:modifier_id": "1000003660",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2006-01-04T15:00:00Z",
                    "paper_title": {
                        "ja": "ブロック状態実現を用いた状態空間ディジタルフィルタ用高性能マルチプロセッサのVLSI設計と性能評価(共著)"
                    },
                    "publication_date": "1997",
                    "publication_name": {
                        "ja": "電子情報通信学会論文誌"
                    },
                    "volume": "J80-A",
                    "number": "11",
                    "starting_page": "1838",
                    "ending_page": "1847",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0167918/misc/3864198",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0167918/misc",
                    "rm:id": "3864198",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2006-01-04T15:00:00Z",
                    "rm:modifier_id": "B000000004",
                    "rm:modifier_type": "system",
                    "rm:modified": "2006-01-04T15:00:00Z",
                    "paper_title": {
                        "ja": "制御向き状態空間ディジタルフィルタ用高性能VLSIプロセッサの設計と性能評価(共著)"
                    },
                    "publication_date": "1997",
                    "publication_name": {
                        "ja": "計測自動制御学会論文集"
                    },
                    "volume": "33",
                    "number": "9",
                    "starting_page": "955",
                    "ending_page": "962",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "doi": [
                            "10.9746/sicetr1965.33.955"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.9746/sicetr1965.33.955",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0167918/misc/3864197",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0167918/misc",
                    "rm:id": "3864197",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2006-01-04T15:00:00Z",
                    "rm:modifier_id": "B000000004",
                    "rm:modifier_type": "system",
                    "rm:modified": "2006-01-04T15:00:00Z",
                    "paper_title": {
                        "ja": "選択型セル配列高速除算器の設計とVLSI評価(共著)"
                    },
                    "publication_date": "1997",
                    "publication_name": {
                        "ja": "電気学会論文誌"
                    },
                    "volume": "117-C",
                    "number": "6",
                    "starting_page": "760",
                    "ending_page": "767",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "doi": [
                            "10.1541/ieejeiss1987.117.6_760"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.1541/ieejeiss1987.117.6_760",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0167918/misc/3864181",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0167918/misc",
                    "rm:id": "3864181",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2002-07-03T15:00:00Z",
                    "rm:modifier_id": "1000003660",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2002-07-03T15:00:00Z",
                    "paper_title": {
                        "en": "VLSI Design and Evaluation of High-Performance Multiprocessor for State-Space Digital Filters Using Block-State Realization"
                    },
                    "publication_date": "1997",
                    "publication_name": {
                        "en": "Trans. of IEICE"
                    },
                    "volume": "J80-A",
                    "number": "11",
                    "starting_page": "1838",
                    "ending_page": "1847",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0167918/misc/3864180",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0167918/misc",
                    "rm:id": "3864180",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2002-07-03T15:00:00Z",
                    "rm:modifier_id": "B000000004",
                    "rm:modifier_type": "system",
                    "rm:modified": "2002-07-03T15:00:00Z",
                    "paper_title": {
                        "en": "Design and Performance Evaluation of High-Performance VLSI Processor Suitable for Control Systems for State-Space Digital Filters"
                    },
                    "publication_date": "1997",
                    "publication_name": {
                        "en": "Trans. of SICE"
                    },
                    "volume": "33",
                    "number": "9",
                    "starting_page": "955",
                    "ending_page": "962",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "doi": [
                            "10.9746/sicetr1965.33.955"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.9746/sicetr1965.33.955",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0167918/misc/3864179",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0167918/misc",
                    "rm:id": "3864179",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2002-07-03T15:00:00Z",
                    "rm:modifier_id": "1000003660",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2002-07-03T15:00:00Z",
                    "paper_title": {
                        "en": "Systolic Array Implementation for Separable Denominator Two-dimensinal State-Space Digital Filters Based on the Reduced-Dimensional Decomposition(共著)"
                    },
                    "publication_date": "1997",
                    "publication_name": {
                        "en": "Electronics and Communication in Japan"
                    },
                    "volume": "80",
                    "number": "1",
                    "starting_page": "1410",
                    "ending_page": "1418",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0167918/misc/3864178",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0167918/misc",
                    "rm:id": "3864178",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2002-07-03T15:00:00Z",
                    "rm:modifier_id": "1000003660",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2002-07-03T15:00:00Z",
                    "paper_title": {
                        "en": "Chaos Neural Network(共著)"
                    },
                    "publication_date": "1996",
                    "publication_name": {
                        "en": "Proceedings of IEEE ICCS/ISPACS"
                    },
                    "volume": "1-3",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0167918/misc/3864196",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0167918/misc",
                    "rm:id": "3864196",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2006-01-04T15:00:00Z",
                    "rm:modifier_id": "ai:identify_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2022-08-15T01:19:22Z",
                    "paper_title": {
                        "ja": "低次元分解に基づく分母分離形2次元状態空間ディジタルフィルタのシストリックアレー実現(共著)",
                        "en": "Systolic Array Implementation for Separable Denominator 2-D State-Space Digital Filters Based on the Reduced-Dimensional Decomposition"
                    },
                    "authors": {
                        "ja": [
                            {
                                "name": "恒川 佳隆"
                            },
                            {
                                "name": "三浦 守"
                            }
                        ],
                        "en": [
                            {
                                "name": "TSUNEKAWA Yoshitaka"
                            },
                            {
                                "name": "MIURA Mamoru"
                            }
                        ]
                    },
                    "description": {
                        "ja": "最近の集積回路技術とディジタル通信網の発達に伴い,高精細画像の効率的かつ高品質な変換,伝送,符号化の要求が高まっている.それに伴い,2次元ディジタルフィルタの効率的な並列処理アルゴリズムに基づいた高並列2次元ディジタルフィルタリングシステムの構築が必要不可欠である.本論文では,分母分離形に更に低次元分解を用いてブロック処理を行った2次元状態空間ディジタルフィルタのシストリックアレー実現を提案する.そこで,まず低次元分解を用いた2次元状態空間ディジタルフィルタについて述べる.次に,これに基づいてブロック処理を行った2次元ブロック状態方程式を導出し,その性質を明らかにする.その結果,低次元分解がシストリックアレー実現に適合していることを明らかにする.次に,導出された状態方程式に対するシストリックアレー実現を提案し,性能訐価を行う.その結果,本実現法を用いることによって,極めて高いスループットが実現でき,しかも従来の構成法に比べて大幅な処理要素数の低減が可能となることを明らかにする."
                    },
                    "publisher": {
                        "ja": "一般社団法人電子情報通信学会",
                        "en": "The Institute of Electronics, Information and Communication Engineers"
                    },
                    "publication_date": "1995",
                    "publication_name": {
                        "ja": "電子情報通信学会論文誌",
                        "en": "The Transactions of the Institute of Electronics,Information and Communication Engineers. A"
                    },
                    "volume": "J78-A",
                    "number": "11",
                    "starting_page": "1410",
                    "ending_page": "1418",
                    "languages": [
                        "jpn"
                    ],
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "issn": [
                            "0913-5707"
                        ],
                        "cinii_na_id": [
                            "110003312310"
                        ],
                        "cinii_nc_id": [
                            "AN10013345"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "cinii_articles",
                            "@id": "http://ci.nii.ac.jp/naid/110003312310",
                            "is_downloadable": false
                        },
                        {
                            "label": "cinii_books",
                            "@id": "http://ci.nii.ac.jp/ncid/AN10013345",
                            "is_downloadable": false
                        },
                        {
                            "label": "url",
                            "@id": "http://id.ndl.go.jp/bib/3639372",
                            "is_downloadable": false
                        }
                    ]
                }
            ]
        },
        {
            "@id": "https://api.researchmap.jp/read0167918/association_memberships",
            "@type": "association_memberships",
            "@reverse": "https://api.researchmap.jp/read0167918",
            "total_items": 7,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0167918/association_memberships/617711",
                    "@type": "association_memberships",
                    "@reverse": "https://api.researchmap.jp/read0167918/association_memberships",
                    "rm:id": "617711",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2006-01-04T15:00:00Z",
                    "rm:modifier_id": "1000003660",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2006-01-04T15:00:00Z",
                    "academic_society_name": {
                        "ja": "情報理論とその応用学会"
                    }
                },
                {
                    "@id": "https://api.researchmap.jp/read0167918/association_memberships/617710",
                    "@type": "association_memberships",
                    "@reverse": "https://api.researchmap.jp/read0167918/association_memberships",
                    "rm:id": "617710",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2006-01-04T15:00:00Z",
                    "rm:modifier_id": "1000003660",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2006-01-04T15:00:00Z",
                    "academic_society_name": {
                        "ja": "日本ME学会"
                    }
                },
                {
                    "@id": "https://api.researchmap.jp/read0167918/association_memberships/617709",
                    "@type": "association_memberships",
                    "@reverse": "https://api.researchmap.jp/read0167918/association_memberships",
                    "rm:id": "617709",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2006-01-04T15:00:00Z",
                    "rm:modifier_id": "1000003660",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2006-01-04T15:00:00Z",
                    "academic_society_name": {
                        "ja": "情報処理学会"
                    }
                },
                {
                    "@id": "https://api.researchmap.jp/read0167918/association_memberships/617708",
                    "@type": "association_memberships",
                    "@reverse": "https://api.researchmap.jp/read0167918/association_memberships",
                    "rm:id": "617708",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2006-01-04T15:00:00Z",
                    "rm:modifier_id": "1000003660",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2006-01-04T15:00:00Z",
                    "academic_society_name": {
                        "ja": "IEEE"
                    }
                },
                {
                    "@id": "https://api.researchmap.jp/read0167918/association_memberships/617707",
                    "@type": "association_memberships",
                    "@reverse": "https://api.researchmap.jp/read0167918/association_memberships",
                    "rm:id": "617707",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2006-01-04T15:00:00Z",
                    "rm:modifier_id": "1000003660",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2006-01-04T15:00:00Z",
                    "academic_society_name": {
                        "ja": "電子情報通信学会"
                    }
                },
                {
                    "@id": "https://api.researchmap.jp/read0167918/association_memberships/617706",
                    "@type": "association_memberships",
                    "@reverse": "https://api.researchmap.jp/read0167918/association_memberships",
                    "rm:id": "617706",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2006-01-04T15:00:00Z",
                    "rm:modifier_id": "1000003660",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2006-01-04T15:00:00Z",
                    "academic_society_name": {
                        "ja": "計測自動制御学会"
                    }
                },
                {
                    "@id": "https://api.researchmap.jp/read0167918/association_memberships/617705",
                    "@type": "association_memberships",
                    "@reverse": "https://api.researchmap.jp/read0167918/association_memberships",
                    "rm:id": "617705",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2006-01-04T15:00:00Z",
                    "rm:modifier_id": "1000003660",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2006-01-04T15:00:00Z",
                    "academic_society_name": {
                        "ja": "電気学会"
                    }
                }
            ]
        },
        {
            "@id": "https://api.researchmap.jp/read0167918/research_projects",
            "@type": "research_projects",
            "@reverse": "https://api.researchmap.jp/read0167918",
            "total_items": 6,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0167918/research_projects/786848",
                    "@type": "research_projects",
                    "@reverse": "https://api.researchmap.jp/read0167918/research_projects",
                    "rm:id": "786848",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2006-01-04T15:00:00Z",
                    "rm:modifier_id": "1000003660",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2006-01-04T15:00:00Z",
                    "research_project_title": {
                        "ja": "パルス列演算に基づくニューラルネットワークのVLSI実現"
                    },
                    "overall_grant_amount": {
                        "indirect_cost": "0",
                        "total_cost": "0",
                        "direct_cost": "0"
                    },
                    "fund_type": "competitive_research_funding"
                },
                {
                    "@id": "https://api.researchmap.jp/read0167918/research_projects/786847",
                    "@type": "research_projects",
                    "@reverse": "https://api.researchmap.jp/read0167918/research_projects",
                    "rm:id": "786847",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2006-01-04T15:00:00Z",
                    "rm:modifier_id": "1000003660",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2006-01-04T15:00:00Z",
                    "research_project_title": {
                        "ja": "鏡像異性に基づくニューラルネットワークの構成とその振動現象"
                    },
                    "overall_grant_amount": {
                        "indirect_cost": "0",
                        "total_cost": "0",
                        "direct_cost": "0"
                    },
                    "fund_type": "competitive_research_funding"
                },
                {
                    "@id": "https://api.researchmap.jp/read0167918/research_projects/786846",
                    "@type": "research_projects",
                    "@reverse": "https://api.researchmap.jp/read0167918/research_projects",
                    "rm:id": "786846",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2006-01-04T15:00:00Z",
                    "rm:modifier_id": "1000003660",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2006-01-04T15:00:00Z",
                    "research_project_title": {
                        "ja": "周期的出力関数を有するニューロンモデルとそのニューラルネットワークへの応用"
                    },
                    "overall_grant_amount": {
                        "indirect_cost": "0",
                        "total_cost": "0",
                        "direct_cost": "0"
                    },
                    "fund_type": "competitive_research_funding"
                },
                {
                    "@id": "https://api.researchmap.jp/read0167918/research_projects/786845",
                    "@type": "research_projects",
                    "@reverse": "https://api.researchmap.jp/read0167918/research_projects",
                    "rm:id": "786845",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2002-07-03T15:00:00Z",
                    "rm:modifier_id": "1000003660",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2002-07-03T15:00:00Z",
                    "research_project_title": {
                        "en": "VLSI Implementation of Simple Neural Network Based on Pulse-Train Arithmetic"
                    },
                    "overall_grant_amount": {
                        "indirect_cost": "0",
                        "total_cost": "0",
                        "direct_cost": "0"
                    },
                    "fund_type": "competitive_research_funding"
                },
                {
                    "@id": "https://api.researchmap.jp/read0167918/research_projects/786844",
                    "@type": "research_projects",
                    "@reverse": "https://api.researchmap.jp/read0167918/research_projects",
                    "rm:id": "786844",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2002-07-03T15:00:00Z",
                    "rm:modifier_id": "1000003660",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2002-07-03T15:00:00Z",
                    "research_project_title": {
                        "en": "Neural Networks Based on Chirality and Its Oscillation"
                    },
                    "overall_grant_amount": {
                        "indirect_cost": "0",
                        "total_cost": "0",
                        "direct_cost": "0"
                    },
                    "fund_type": "competitive_research_funding"
                },
                {
                    "@id": "https://api.researchmap.jp/read0167918/research_projects/786843",
                    "@type": "research_projects",
                    "@reverse": "https://api.researchmap.jp/read0167918/research_projects",
                    "rm:id": "786843",
                    "rm:user_id": "1000003660",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000003660",
                    "rm:creator_type": "myself",
                    "rm:created": "2002-07-03T15:00:00Z",
                    "rm:modifier_id": "1000003660",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2002-07-03T15:00:00Z",
                    "research_project_title": {
                        "en": "Periodic Alternate Neuron Model and Its Application to Neural Networks"
                    },
                    "overall_grant_amount": {
                        "indirect_cost": "0",
                        "total_cost": "0",
                        "direct_cost": "0"
                    },
                    "fund_type": "competitive_research_funding"
                }
            ]
        }
    ]
}