// Seed: 3419188927
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6 = 1;
  wor  id_7;
  assign id_3 = id_7;
  assign id_7 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output tri1 id_1,
    output tri id_2,
    input supply0 id_3
);
  tri0 id_5 = 1;
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.id_3 = 0;
  assign id_1 = 1;
  always_ff @(posedge 1'd0) id_2 = ~1'h0;
endmodule
