<stg><name>loadData</name>


<trans_list>

<trans id="1367" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1368" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1427" from="2" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1370" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1371" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1372" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1373" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1374" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1426" from="7" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1376" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1377" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1378" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1379" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1380" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1381" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1433" from="14" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1434" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1431" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1432" from="16" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1425" from="17" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1436" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1437" from="18" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:0 %max_vals_V_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="max_vals_V_11"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:1 %max_vals_V_11_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="max_vals_V_11_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:2 %max_vals_V_11_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="max_vals_V_11_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:3 %max_vals_V_11_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="max_vals_V_11_3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="12" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:4 %max_vals_V_11_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="max_vals_V_11_4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:5 %max_vals_V_11_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="max_vals_V_11_5"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:6 %max_vals_V_11_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="max_vals_V_11_6"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:7 %max_vals_V_11_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="max_vals_V_11_7"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:8 %max_vals_V_11_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="max_vals_V_11_8"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:9 %max_vals_V_11_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="max_vals_V_11_9"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:10 %max_vals_V_11_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="max_vals_V_11_10"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:11 %mag_time_ch0_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="mag_time_ch0_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:12 %max_vals_V_11_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="max_vals_V_11_11"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:13 %min_vals_V_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="min_vals_V_11"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:14 %max_vals_V_11_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="max_vals_V_11_12"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:15 %min_vals_V_11_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="min_vals_V_11_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="12" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:16 %min_vals_V_11_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="min_vals_V_11_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:17 %min_vals_V_11_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="min_vals_V_11_3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:18 %min_vals_V_11_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="min_vals_V_11_4"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:19 %min_vals_V_11_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="min_vals_V_11_5"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:20 %min_vals_V_11_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="min_vals_V_11_6"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:21 %min_vals_V_11_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="min_vals_V_11_7"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:22 %min_vals_V_11_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="min_vals_V_11_8"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:23 %min_vals_V_11_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="min_vals_V_11_9"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:24 %min_vals_V_11_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="min_vals_V_11_10"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:25 %min_vals_V_11_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="min_vals_V_11_11"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:26 %min_vals_V_11_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="min_vals_V_11_12"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:27 %sample_period_samples_0_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:28 %sample_period_samples_1_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:29 %sample_period_samples_2_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:30 %sample_period_samples_3_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="12" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:31 %sample_period_samples_4_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="12" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:32 %sample_period_samples_5_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="12" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:33 %sample_period_samples_6_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:34 %sample_period_samples_7_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:35 %sample_period_samples_8_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:36 %sample_period_samples_9_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:37 %sample_period_samples_10_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:38 %sample_period_samples_11_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="20" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:39 %sample_period_samples_0_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="20" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:40 %sample_period_samples_1_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="20" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:41 %sample_period_samples_2_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="20" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:42 %sample_period_samples_3_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="20" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:43 %sample_period_samples_4_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="20" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:44 %sample_period_samples_5_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="20" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:45 %sample_period_samples_6_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="20" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:46 %sample_period_samples_7_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="20" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:47 %sample_period_samples_8_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="20" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:48 %sample_period_samples_9_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="20" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:49 %sample_period_samples_10_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="20" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:50 %sample_period_samples_11_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:51 %mag_samples_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="mag_samples_sample_V"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="20" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:52 %mag_samples_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="mag_samples_timestamp_V"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:53 %sample_period_samples_0_sample_V_addr_9 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_9"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:54 %sample_period_samples_1_sample_V_addr_9 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_9"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:55 %sample_period_samples_2_sample_V_addr_9 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_9"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:56 %sample_period_samples_3_sample_V_addr_9 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_9"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:57 %sample_period_samples_4_sample_V_addr_9 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_9"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:58 %sample_period_samples_5_sample_V_addr_9 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_9"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:59 %sample_period_samples_6_sample_V_addr_9 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_9"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:60 %sample_period_samples_7_sample_V_addr_9 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_9"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:61 %sample_period_samples_8_sample_V_addr_9 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_9"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:62 %sample_period_samples_9_sample_V_addr_9 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_9"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:63 %sample_period_samples_10_sample_V_addr_9 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_9"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:64 %sample_period_samples_11_sample_V_addr_9 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_9"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:65 %sample_period_samples_0_timestamp_V_addr_9 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:66 %sample_period_samples_1_timestamp_V_addr_9 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:67 %sample_period_samples_2_timestamp_V_addr_9 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:68 %sample_period_samples_3_timestamp_V_addr_9 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:69 %sample_period_samples_4_timestamp_V_addr_9 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:70 %sample_period_samples_5_timestamp_V_addr_9 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:71 %sample_period_samples_6_timestamp_V_addr_9 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:72 %sample_period_samples_7_timestamp_V_addr_9 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:73 %sample_period_samples_8_timestamp_V_addr_9 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:74 %sample_period_samples_9_timestamp_V_addr_9 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:75 %sample_period_samples_10_timestamp_V_addr_9 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:76 %sample_period_samples_11_timestamp_V_addr_9 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:77 %sample_period_samples_0_sample_V_addr_10 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_10"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:78 %sample_period_samples_1_sample_V_addr_10 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_10"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:79 %sample_period_samples_2_sample_V_addr_10 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_10"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:80 %sample_period_samples_3_sample_V_addr_10 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_10"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:81 %sample_period_samples_4_sample_V_addr_10 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_10"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:82 %sample_period_samples_5_sample_V_addr_10 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_10"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:83 %sample_period_samples_6_sample_V_addr_10 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_10"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:84 %sample_period_samples_7_sample_V_addr_10 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_10"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:85 %sample_period_samples_8_sample_V_addr_10 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_10"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:86 %sample_period_samples_9_sample_V_addr_10 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_10"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:87 %sample_period_samples_10_sample_V_addr_10 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_10"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:88 %sample_period_samples_11_sample_V_addr_10 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_10"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:89 %sample_period_samples_0_timestamp_V_addr_10 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:90 %sample_period_samples_1_timestamp_V_addr_10 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:91 %sample_period_samples_2_timestamp_V_addr_10 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:92 %sample_period_samples_3_timestamp_V_addr_10 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:93 %sample_period_samples_4_timestamp_V_addr_10 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:94 %sample_period_samples_5_timestamp_V_addr_10 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:95 %sample_period_samples_6_timestamp_V_addr_10 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:96 %sample_period_samples_7_timestamp_V_addr_10 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:97 %sample_period_samples_8_timestamp_V_addr_10 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:98 %sample_period_samples_9_timestamp_V_addr_10 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:99 %sample_period_samples_10_timestamp_V_addr_10 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:100 %sample_period_samples_11_timestamp_V_addr_10 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:101 %sample_period_samples_0_sample_V_addr_11 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_11"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:102 %sample_period_samples_1_sample_V_addr_11 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_11"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:103 %sample_period_samples_2_sample_V_addr_11 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_11"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:104 %sample_period_samples_3_sample_V_addr_11 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_11"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:105 %sample_period_samples_4_sample_V_addr_11 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_11"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:106 %sample_period_samples_5_sample_V_addr_11 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_11"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:107 %sample_period_samples_6_sample_V_addr_11 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_11"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:108 %sample_period_samples_7_sample_V_addr_11 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_11"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:109 %sample_period_samples_8_sample_V_addr_11 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_11"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:110 %sample_period_samples_9_sample_V_addr_11 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_11"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:111 %sample_period_samples_10_sample_V_addr_11 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_11"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:112 %sample_period_samples_11_sample_V_addr_11 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_11"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:113 %sample_period_samples_0_timestamp_V_addr_11 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:114 %sample_period_samples_1_timestamp_V_addr_11 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:115 %sample_period_samples_2_timestamp_V_addr_11 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:116 %sample_period_samples_3_timestamp_V_addr_11 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:117 %sample_period_samples_4_timestamp_V_addr_11 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:118 %sample_period_samples_5_timestamp_V_addr_11 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:119 %sample_period_samples_6_timestamp_V_addr_11 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:120 %sample_period_samples_7_timestamp_V_addr_11 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:121 %sample_period_samples_8_timestamp_V_addr_11 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:122 %sample_period_samples_9_timestamp_V_addr_11 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:123 %sample_period_samples_10_timestamp_V_addr_11 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:124 %sample_period_samples_11_timestamp_V_addr_11 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:125 %sample_period_samples_0_sample_V_addr_12 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_12"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:126 %sample_period_samples_1_sample_V_addr_12 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_12"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:127 %sample_period_samples_2_sample_V_addr_12 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_12"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:128 %sample_period_samples_3_sample_V_addr_12 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_12"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:129 %sample_period_samples_4_sample_V_addr_12 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_12"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:130 %sample_period_samples_5_sample_V_addr_12 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_12"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:131 %sample_period_samples_6_sample_V_addr_12 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_12"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:132 %sample_period_samples_7_sample_V_addr_12 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_12"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:133 %sample_period_samples_8_sample_V_addr_12 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_12"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:134 %sample_period_samples_9_sample_V_addr_12 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_12"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:135 %sample_period_samples_10_sample_V_addr_12 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_12"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:136 %sample_period_samples_11_sample_V_addr_12 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_12"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:137 %sample_period_samples_0_timestamp_V_addr_12 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:138 %sample_period_samples_1_timestamp_V_addr_12 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:139 %sample_period_samples_2_timestamp_V_addr_12 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:140 %sample_period_samples_3_timestamp_V_addr_12 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:141 %sample_period_samples_4_timestamp_V_addr_12 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:142 %sample_period_samples_5_timestamp_V_addr_12 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:143 %sample_period_samples_6_timestamp_V_addr_12 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:144 %sample_period_samples_7_timestamp_V_addr_12 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:145 %sample_period_samples_8_timestamp_V_addr_12 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:146 %sample_period_samples_9_timestamp_V_addr_12 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:147 %sample_period_samples_10_timestamp_V_addr_12 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:148 %sample_period_samples_11_timestamp_V_addr_12 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:149 %sample_period_samples_0_sample_V_addr_13 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_13"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:150 %sample_period_samples_1_sample_V_addr_13 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_13"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:151 %sample_period_samples_2_sample_V_addr_13 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_13"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:152 %sample_period_samples_3_sample_V_addr_13 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_13"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:153 %sample_period_samples_4_sample_V_addr_13 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_13"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:154 %sample_period_samples_5_sample_V_addr_13 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_13"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:155 %sample_period_samples_6_sample_V_addr_13 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_13"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:156 %sample_period_samples_7_sample_V_addr_13 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_13"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:157 %sample_period_samples_8_sample_V_addr_13 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_13"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:158 %sample_period_samples_9_sample_V_addr_13 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_13"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:159 %sample_period_samples_10_sample_V_addr_13 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_13"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:160 %sample_period_samples_11_sample_V_addr_13 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_13"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:161 %sample_period_samples_0_timestamp_V_addr_13 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:162 %sample_period_samples_1_timestamp_V_addr_13 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:163 %sample_period_samples_2_timestamp_V_addr_13 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:164 %sample_period_samples_3_timestamp_V_addr_13 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:165 %sample_period_samples_4_timestamp_V_addr_13 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:166 %sample_period_samples_5_timestamp_V_addr_13 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:167 %sample_period_samples_6_timestamp_V_addr_13 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:168 %sample_period_samples_7_timestamp_V_addr_13 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:169 %sample_period_samples_8_timestamp_V_addr_13 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:170 %sample_period_samples_9_timestamp_V_addr_13 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:171 %sample_period_samples_10_timestamp_V_addr_13 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:172 %sample_period_samples_11_timestamp_V_addr_13 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:173 %sample_period_samples_0_sample_V_addr_14 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_14"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:174 %sample_period_samples_1_sample_V_addr_14 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_14"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:175 %sample_period_samples_2_sample_V_addr_14 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_14"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:176 %sample_period_samples_3_sample_V_addr_14 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_14"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:177 %sample_period_samples_4_sample_V_addr_14 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_14"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:178 %sample_period_samples_5_sample_V_addr_14 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_14"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:179 %sample_period_samples_6_sample_V_addr_14 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_14"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:180 %sample_period_samples_7_sample_V_addr_14 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_14"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:181 %sample_period_samples_8_sample_V_addr_14 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_14"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:182 %sample_period_samples_9_sample_V_addr_14 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_14"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:183 %sample_period_samples_10_sample_V_addr_14 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_14"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:184 %sample_period_samples_11_sample_V_addr_14 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_14"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:185 %sample_period_samples_0_timestamp_V_addr_14 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:186 %sample_period_samples_1_timestamp_V_addr_14 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:187 %sample_period_samples_2_timestamp_V_addr_14 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:188 %sample_period_samples_3_timestamp_V_addr_14 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:189 %sample_period_samples_4_timestamp_V_addr_14 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:190 %sample_period_samples_5_timestamp_V_addr_14 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:191 %sample_period_samples_6_timestamp_V_addr_14 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:192 %sample_period_samples_7_timestamp_V_addr_14 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:193 %sample_period_samples_8_timestamp_V_addr_14 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:194 %sample_period_samples_9_timestamp_V_addr_14 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:195 %sample_period_samples_10_timestamp_V_addr_14 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:196 %sample_period_samples_11_timestamp_V_addr_14 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:197 %sample_period_samples_0_sample_V_addr_15 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_15"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:198 %sample_period_samples_1_sample_V_addr_15 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_15"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:199 %sample_period_samples_2_sample_V_addr_15 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_15"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:200 %sample_period_samples_3_sample_V_addr_15 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_15"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:201 %sample_period_samples_4_sample_V_addr_15 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_15"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:202 %sample_period_samples_5_sample_V_addr_15 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_15"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:203 %sample_period_samples_6_sample_V_addr_15 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_15"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:204 %sample_period_samples_7_sample_V_addr_15 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_15"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:205 %sample_period_samples_8_sample_V_addr_15 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_15"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:206 %sample_period_samples_9_sample_V_addr_15 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_15"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:207 %sample_period_samples_10_sample_V_addr_15 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_15"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:208 %sample_period_samples_11_sample_V_addr_15 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_15"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:209 %sample_period_samples_0_timestamp_V_addr_15 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:210 %sample_period_samples_1_timestamp_V_addr_15 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:211 %sample_period_samples_2_timestamp_V_addr_15 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:212 %sample_period_samples_3_timestamp_V_addr_15 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:213 %sample_period_samples_4_timestamp_V_addr_15 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:214 %sample_period_samples_5_timestamp_V_addr_15 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:215 %sample_period_samples_6_timestamp_V_addr_15 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:216 %sample_period_samples_7_timestamp_V_addr_15 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:217 %sample_period_samples_8_timestamp_V_addr_15 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:218 %sample_period_samples_9_timestamp_V_addr_15 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:219 %sample_period_samples_10_timestamp_V_addr_15 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:220 %sample_period_samples_11_timestamp_V_addr_15 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:221 %sample_period_samples_0_sample_V_addr_16 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_16"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:222 %sample_period_samples_1_sample_V_addr_16 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_16"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:223 %sample_period_samples_2_sample_V_addr_16 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_16"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:224 %sample_period_samples_3_sample_V_addr_16 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_16"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:225 %sample_period_samples_4_sample_V_addr_16 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_16"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:226 %sample_period_samples_5_sample_V_addr_16 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_16"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:227 %sample_period_samples_6_sample_V_addr_16 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_16"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:228 %sample_period_samples_7_sample_V_addr_16 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_16"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:229 %sample_period_samples_8_sample_V_addr_16 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_16"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:230 %sample_period_samples_9_sample_V_addr_16 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_16"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:231 %sample_period_samples_10_sample_V_addr_16 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_16"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:232 %sample_period_samples_11_sample_V_addr_16 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_16"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:233 %sample_period_samples_0_timestamp_V_addr_16 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:234 %sample_period_samples_1_timestamp_V_addr_16 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:235 %sample_period_samples_2_timestamp_V_addr_16 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:236 %sample_period_samples_3_timestamp_V_addr_16 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:237 %sample_period_samples_4_timestamp_V_addr_16 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:238 %sample_period_samples_5_timestamp_V_addr_16 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:239 %sample_period_samples_6_timestamp_V_addr_16 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:240 %sample_period_samples_7_timestamp_V_addr_16 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:241 %sample_period_samples_8_timestamp_V_addr_16 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:242 %sample_period_samples_9_timestamp_V_addr_16 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:243 %sample_period_samples_10_timestamp_V_addr_16 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:244 %sample_period_samples_11_timestamp_V_addr_16 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:245 %mag_samples_sample_V_addr_1 = getelementptr i12 %mag_samples_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="mag_samples_sample_V_addr_1"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:246 %mag_samples_sample_V_addr_2 = getelementptr i12 %mag_samples_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="mag_samples_sample_V_addr_2"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:247 %mag_samples_sample_V_addr_3 = getelementptr i12 %mag_samples_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="mag_samples_sample_V_addr_3"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:248 %mag_samples_sample_V_addr_4 = getelementptr i12 %mag_samples_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="mag_samples_sample_V_addr_4"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:249 %mag_samples_sample_V_addr_5 = getelementptr i12 %mag_samples_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="mag_samples_sample_V_addr_5"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:250 %mag_samples_sample_V_addr_6 = getelementptr i12 %mag_samples_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="mag_samples_sample_V_addr_6"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:251 %mag_samples_sample_V_addr_7 = getelementptr i12 %mag_samples_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="mag_samples_sample_V_addr_7"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:252 %mag_samples_sample_V_addr_8 = getelementptr i12 %mag_samples_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="mag_samples_sample_V_addr_8"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:253 %mag_samples_sample_V_addr_9 = getelementptr i12 %mag_samples_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="mag_samples_sample_V_addr_9"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:254 %mag_samples_sample_V_addr_10 = getelementptr i12 %mag_samples_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="mag_samples_sample_V_addr_10"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:255 %mag_samples_sample_V_addr_11 = getelementptr i12 %mag_samples_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="mag_samples_sample_V_addr_11"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:256 %mag_samples_sample_V_addr_12 = getelementptr i12 %mag_samples_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="mag_samples_sample_V_addr_12"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:257 %mag_samples_timestamp_V_addr_1 = getelementptr i20 %mag_samples_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="mag_samples_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:258 %mag_samples_timestamp_V_addr_2 = getelementptr i20 %mag_samples_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="mag_samples_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:259 %mag_samples_timestamp_V_addr_3 = getelementptr i20 %mag_samples_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="mag_samples_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:260 %mag_samples_timestamp_V_addr_4 = getelementptr i20 %mag_samples_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="mag_samples_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:261 %mag_samples_timestamp_V_addr_5 = getelementptr i20 %mag_samples_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="mag_samples_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:262 %mag_samples_timestamp_V_addr_6 = getelementptr i20 %mag_samples_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="mag_samples_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:263 %mag_samples_timestamp_V_addr_7 = getelementptr i20 %mag_samples_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="mag_samples_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:264 %mag_samples_timestamp_V_addr_8 = getelementptr i20 %mag_samples_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="mag_samples_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:265 %mag_samples_timestamp_V_addr_9 = getelementptr i20 %mag_samples_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="mag_samples_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:266 %mag_samples_timestamp_V_addr_10 = getelementptr i20 %mag_samples_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="mag_samples_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:267 %mag_samples_timestamp_V_addr_11 = getelementptr i20 %mag_samples_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="mag_samples_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:268 %mag_samples_timestamp_V_addr_12 = getelementptr i20 %mag_samples_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="mag_samples_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="6" op_0_bw="6">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:269 %sliding_window_front_ptr_load = load i6 %sliding_window_front_ptr_s

]]></Node>
<StgValue><ssdm name="sliding_window_front_ptr_load"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="5" op_0_bw="6">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:270 %trunc_ln170 = trunc i6 %sliding_window_front_ptr_load

]]></Node>
<StgValue><ssdm name="trunc_ln170"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="7" op_0_bw="6">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:271 %sext_ln170 = sext i6 %sliding_window_front_ptr_load

]]></Node>
<StgValue><ssdm name="sext_ln170"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="6" op_0_bw="6">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:272 %buffer_idx_1 = load i6 %sliding_window_back_ptr_s

]]></Node>
<StgValue><ssdm name="buffer_idx_1"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="5" op_0_bw="6">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:273 %trunc_ln22 = trunc i6 %buffer_idx_1

]]></Node>
<StgValue><ssdm name="trunc_ln22"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:274 %store_ln170 = store i64 0, i64 %mag_time_ch0_V

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:275 %br_ln170 = br void

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %i = phi i5 0, void %_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit, i5 %i_3, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %i_3 = add i5 %i, i5 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="12" op_0_bw="12">
<![CDATA[
:2 %max_vals_V_11_load = load i12 %max_vals_V_11

]]></Node>
<StgValue><ssdm name="max_vals_V_11_load"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="12" op_0_bw="12">
<![CDATA[
:3 %max_vals_V_11_1_load = load i12 %max_vals_V_11_1

]]></Node>
<StgValue><ssdm name="max_vals_V_11_1_load"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="12" op_0_bw="12">
<![CDATA[
:4 %max_vals_V_11_2_load = load i12 %max_vals_V_11_2

]]></Node>
<StgValue><ssdm name="max_vals_V_11_2_load"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="12" op_0_bw="12">
<![CDATA[
:5 %max_vals_V_11_3_load = load i12 %max_vals_V_11_3

]]></Node>
<StgValue><ssdm name="max_vals_V_11_3_load"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="12" op_0_bw="12">
<![CDATA[
:6 %max_vals_V_11_4_load = load i12 %max_vals_V_11_4

]]></Node>
<StgValue><ssdm name="max_vals_V_11_4_load"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="12" op_0_bw="12">
<![CDATA[
:7 %max_vals_V_11_5_load = load i12 %max_vals_V_11_5

]]></Node>
<StgValue><ssdm name="max_vals_V_11_5_load"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="12" op_0_bw="12">
<![CDATA[
:8 %max_vals_V_11_6_load = load i12 %max_vals_V_11_6

]]></Node>
<StgValue><ssdm name="max_vals_V_11_6_load"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="12" op_0_bw="12">
<![CDATA[
:9 %max_vals_V_11_7_load = load i12 %max_vals_V_11_7

]]></Node>
<StgValue><ssdm name="max_vals_V_11_7_load"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="12" op_0_bw="12">
<![CDATA[
:10 %max_vals_V_11_8_load = load i12 %max_vals_V_11_8

]]></Node>
<StgValue><ssdm name="max_vals_V_11_8_load"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="12" op_0_bw="12">
<![CDATA[
:11 %max_vals_V_11_9_load = load i12 %max_vals_V_11_9

]]></Node>
<StgValue><ssdm name="max_vals_V_11_9_load"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="12" op_0_bw="12">
<![CDATA[
:12 %max_vals_V_11_10_load = load i12 %max_vals_V_11_10

]]></Node>
<StgValue><ssdm name="max_vals_V_11_10_load"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="6" op_0_bw="5">
<![CDATA[
:13 %zext_ln170 = zext i5 %i

]]></Node>
<StgValue><ssdm name="zext_ln170"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:14 %icmp_ln170 = icmp_eq  i5 %i, i5 20

]]></Node>
<StgValue><ssdm name="icmp_ln170"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:15 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16 %br_ln170 = br i1 %icmp_ln170, void %.split6_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split6_ifconv:1 %add_ln22 = add i6 %zext_ln170, i6 45

]]></Node>
<StgValue><ssdm name="add_ln22"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="7" op_0_bw="6">
<![CDATA[
.split6_ifconv:2 %sext_ln22 = sext i6 %add_ln22

]]></Node>
<StgValue><ssdm name="sext_ln22"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split6_ifconv:3 %add_ln22_1 = add i7 %sext_ln22, i7 %sext_ln170

]]></Node>
<StgValue><ssdm name="add_ln22_1"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split6_ifconv:4 %icmp_ln24 = icmp_slt  i7 %add_ln22_1, i7 108

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
.split6_ifconv:5 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln22_1, i32 6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split6_ifconv:6 %select_ln28 = select i1 %tmp_23, i5 1, i5 13

]]></Node>
<StgValue><ssdm name="select_ln28"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split6_ifconv:7 %add_ln28 = add i5 %select_ln28, i5 %i

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split6_ifconv:8 %buffer_idx = add i5 %add_ln28, i5 %trunc_ln170

]]></Node>
<StgValue><ssdm name="buffer_idx"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split6_ifconv:9 %buffer_idx_2 = select i1 %icmp_ln24, i5 %trunc_ln22, i5 %buffer_idx

]]></Node>
<StgValue><ssdm name="buffer_idx_2"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="5">
<![CDATA[
.split6_ifconv:10 %zext_ln34 = zext i5 %buffer_idx_2

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:299 %sliding_window_buffer_samples_timestamp_V_1_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_11_addr"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:300 %sliding_window_buffer_samples_timestamp_V_1_11_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_11_load"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:301 %sliding_window_buffer_samples_timestamp_V_1_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_10_addr"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:302 %sliding_window_buffer_samples_timestamp_V_1_10_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_10_load"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:303 %sliding_window_buffer_samples_timestamp_V_1_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_9_addr"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:304 %sliding_window_buffer_samples_timestamp_V_1_9_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_9_load"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:305 %sliding_window_buffer_samples_timestamp_V_1_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_8_addr"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:306 %sliding_window_buffer_samples_timestamp_V_1_8_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_8_load"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:307 %sliding_window_buffer_samples_timestamp_V_1_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_7_addr"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:308 %sliding_window_buffer_samples_timestamp_V_1_7_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_7_load"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:309 %sliding_window_buffer_samples_timestamp_V_1_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_6_addr"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:310 %sliding_window_buffer_samples_timestamp_V_1_6_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_6_load"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:311 %sliding_window_buffer_samples_timestamp_V_1_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_5_addr"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:312 %sliding_window_buffer_samples_timestamp_V_1_5_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_5_load"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:313 %sliding_window_buffer_samples_timestamp_V_1_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_4_addr"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:314 %sliding_window_buffer_samples_timestamp_V_1_4_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_4_load"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:315 %sliding_window_buffer_samples_timestamp_V_1_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_3_addr"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:316 %sliding_window_buffer_samples_timestamp_V_1_3_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_3_load"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:317 %sliding_window_buffer_samples_timestamp_V_1_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_2_addr"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:318 %sliding_window_buffer_samples_timestamp_V_1_2_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_2_load"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:319 %sliding_window_buffer_samples_timestamp_V_1_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_1_addr"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:320 %sliding_window_buffer_samples_timestamp_V_1_1_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_1_load"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:321 %sliding_window_buffer_samples_timestamp_V_1_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_0_addr"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:322 %sliding_window_buffer_samples_timestamp_V_1_0_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_0_load"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:323 %sliding_window_buffer_samples_sample_V_1_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_11_addr"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:324 %sliding_window_buffer_samples_sample_V_1_11_load = load i5 %sliding_window_buffer_samples_sample_V_1_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_11_load"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:325 %sliding_window_buffer_samples_sample_V_1_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_10_addr"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:326 %sliding_window_buffer_samples_sample_V_1_10_load = load i5 %sliding_window_buffer_samples_sample_V_1_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_10_load"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:327 %sliding_window_buffer_samples_sample_V_1_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_9_addr"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:328 %sliding_window_buffer_samples_sample_V_1_9_load = load i5 %sliding_window_buffer_samples_sample_V_1_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_9_load"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:329 %sliding_window_buffer_samples_sample_V_1_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_8_addr"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:330 %sliding_window_buffer_samples_sample_V_1_8_load = load i5 %sliding_window_buffer_samples_sample_V_1_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_8_load"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:331 %sliding_window_buffer_samples_sample_V_1_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_7_addr"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:332 %sliding_window_buffer_samples_sample_V_1_7_load = load i5 %sliding_window_buffer_samples_sample_V_1_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_7_load"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:333 %sliding_window_buffer_samples_sample_V_1_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_6_addr"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:334 %sliding_window_buffer_samples_sample_V_1_6_load = load i5 %sliding_window_buffer_samples_sample_V_1_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_6_load"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:335 %sliding_window_buffer_samples_sample_V_1_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_5_addr"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:336 %sliding_window_buffer_samples_sample_V_1_5_load = load i5 %sliding_window_buffer_samples_sample_V_1_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_5_load"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:337 %sliding_window_buffer_samples_sample_V_1_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_4_addr"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:338 %sliding_window_buffer_samples_sample_V_1_4_load = load i5 %sliding_window_buffer_samples_sample_V_1_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_4_load"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:339 %sliding_window_buffer_samples_sample_V_1_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_3_addr"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:340 %sliding_window_buffer_samples_sample_V_1_3_load = load i5 %sliding_window_buffer_samples_sample_V_1_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_3_load"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:341 %sliding_window_buffer_samples_sample_V_1_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_2_addr"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:342 %sliding_window_buffer_samples_sample_V_1_2_load = load i5 %sliding_window_buffer_samples_sample_V_1_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_2_load"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:343 %sliding_window_buffer_samples_sample_V_1_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_1_addr"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:344 %sliding_window_buffer_samples_sample_V_1_1_load = load i5 %sliding_window_buffer_samples_sample_V_1_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_1_load"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:345 %sliding_window_buffer_samples_sample_V_1_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_0_addr"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:346 %sliding_window_buffer_samples_sample_V_1_0_load = load i5 %sliding_window_buffer_samples_sample_V_1_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_0_load"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:347 %sliding_window_buffer_samples_timestamp_V_0_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_11_addr"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:348 %sliding_window_buffer_samples_timestamp_V_0_11_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_11_load"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:349 %sliding_window_buffer_samples_timestamp_V_0_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_10_addr"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:350 %sliding_window_buffer_samples_timestamp_V_0_10_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_10_load"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:351 %sliding_window_buffer_samples_timestamp_V_0_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_9_addr"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:352 %sliding_window_buffer_samples_timestamp_V_0_9_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_9_load"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:353 %sliding_window_buffer_samples_timestamp_V_0_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_8_addr"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:354 %sliding_window_buffer_samples_timestamp_V_0_8_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_8_load"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:355 %sliding_window_buffer_samples_timestamp_V_0_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_7_addr"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:356 %sliding_window_buffer_samples_timestamp_V_0_7_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_7_load"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:357 %sliding_window_buffer_samples_timestamp_V_0_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_6_addr"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:358 %sliding_window_buffer_samples_timestamp_V_0_6_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_6_load"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:359 %sliding_window_buffer_samples_timestamp_V_0_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_5_addr"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:360 %sliding_window_buffer_samples_timestamp_V_0_5_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_5_load"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:361 %sliding_window_buffer_samples_timestamp_V_0_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_4_addr"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:362 %sliding_window_buffer_samples_timestamp_V_0_4_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_4_load"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:363 %sliding_window_buffer_samples_timestamp_V_0_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_3_addr"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:364 %sliding_window_buffer_samples_timestamp_V_0_3_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_3_load"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:365 %sliding_window_buffer_samples_timestamp_V_0_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_2_addr"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:366 %sliding_window_buffer_samples_timestamp_V_0_2_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_2_load"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:367 %sliding_window_buffer_samples_timestamp_V_0_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_1_addr"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:368 %sliding_window_buffer_samples_timestamp_V_0_1_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_1_load"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:369 %sliding_window_buffer_samples_timestamp_V_0_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_0_addr"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:370 %sliding_window_buffer_samples_timestamp_V_0_0_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_0_load"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:371 %sliding_window_buffer_samples_sample_V_0_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_11_addr"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:372 %sliding_window_buffer_samples_sample_V_0_11_load = load i5 %sliding_window_buffer_samples_sample_V_0_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_11_load"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:373 %sliding_window_buffer_samples_sample_V_0_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_10_addr"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:374 %sliding_window_buffer_samples_sample_V_0_10_load = load i5 %sliding_window_buffer_samples_sample_V_0_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_10_load"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:375 %sliding_window_buffer_samples_sample_V_0_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_9_addr"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:376 %sliding_window_buffer_samples_sample_V_0_9_load = load i5 %sliding_window_buffer_samples_sample_V_0_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_9_load"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:377 %sliding_window_buffer_samples_sample_V_0_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_8_addr"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:378 %sliding_window_buffer_samples_sample_V_0_8_load = load i5 %sliding_window_buffer_samples_sample_V_0_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_8_load"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:379 %sliding_window_buffer_samples_sample_V_0_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_7_addr"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:380 %sliding_window_buffer_samples_sample_V_0_7_load = load i5 %sliding_window_buffer_samples_sample_V_0_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_7_load"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:381 %sliding_window_buffer_samples_sample_V_0_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_6_addr"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:382 %sliding_window_buffer_samples_sample_V_0_6_load = load i5 %sliding_window_buffer_samples_sample_V_0_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_6_load"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:383 %sliding_window_buffer_samples_sample_V_0_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_5_addr"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:384 %sliding_window_buffer_samples_sample_V_0_5_load = load i5 %sliding_window_buffer_samples_sample_V_0_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_5_load"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:385 %sliding_window_buffer_samples_sample_V_0_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_4_addr"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:386 %sliding_window_buffer_samples_sample_V_0_4_load = load i5 %sliding_window_buffer_samples_sample_V_0_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_4_load"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:387 %sliding_window_buffer_samples_sample_V_0_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_3_addr"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:388 %sliding_window_buffer_samples_sample_V_0_3_load = load i5 %sliding_window_buffer_samples_sample_V_0_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_3_load"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:389 %sliding_window_buffer_samples_sample_V_0_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_2_addr"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:390 %sliding_window_buffer_samples_sample_V_0_2_load = load i5 %sliding_window_buffer_samples_sample_V_0_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_2_load"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:391 %sliding_window_buffer_samples_sample_V_0_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_1_addr"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:392 %sliding_window_buffer_samples_sample_V_0_1_load = load i5 %sliding_window_buffer_samples_sample_V_0_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_1_load"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:393 %sliding_window_buffer_samples_sample_V_0_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_0_addr"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:394 %sliding_window_buffer_samples_sample_V_0_0_load = load i5 %sliding_window_buffer_samples_sample_V_0_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_0_load"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="12" op_0_bw="12">
<![CDATA[
:0 %max_vals_V_11_11_load = load i12 %max_vals_V_11_11

]]></Node>
<StgValue><ssdm name="max_vals_V_11_11_load"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="12" op_0_bw="12">
<![CDATA[
:1 %min_vals_V_11_load = load i12 %min_vals_V_11

]]></Node>
<StgValue><ssdm name="min_vals_V_11_load"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2 %max_diff_V = sub i12 %max_vals_V_11_11_load, i12 %min_vals_V_11_load

]]></Node>
<StgValue><ssdm name="max_diff_V"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln241 = br void

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="423" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:203 %sliding_window_buffer_samples_timestamp_V_3_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_11_addr"/></StgValue>
</operation>

<operation id="424" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:204 %sliding_window_buffer_samples_timestamp_V_3_11_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_11_load"/></StgValue>
</operation>

<operation id="425" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:205 %sliding_window_buffer_samples_timestamp_V_3_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_10_addr"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:206 %sliding_window_buffer_samples_timestamp_V_3_10_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_10_load"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:207 %sliding_window_buffer_samples_timestamp_V_3_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_9_addr"/></StgValue>
</operation>

<operation id="428" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:208 %sliding_window_buffer_samples_timestamp_V_3_9_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_9_load"/></StgValue>
</operation>

<operation id="429" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:209 %sliding_window_buffer_samples_timestamp_V_3_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_8_addr"/></StgValue>
</operation>

<operation id="430" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:210 %sliding_window_buffer_samples_timestamp_V_3_8_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_8_load"/></StgValue>
</operation>

<operation id="431" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:211 %sliding_window_buffer_samples_timestamp_V_3_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_7_addr"/></StgValue>
</operation>

<operation id="432" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:212 %sliding_window_buffer_samples_timestamp_V_3_7_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_7_load"/></StgValue>
</operation>

<operation id="433" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:213 %sliding_window_buffer_samples_timestamp_V_3_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_6_addr"/></StgValue>
</operation>

<operation id="434" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:214 %sliding_window_buffer_samples_timestamp_V_3_6_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_6_load"/></StgValue>
</operation>

<operation id="435" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:215 %sliding_window_buffer_samples_timestamp_V_3_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_5_addr"/></StgValue>
</operation>

<operation id="436" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:216 %sliding_window_buffer_samples_timestamp_V_3_5_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_5_load"/></StgValue>
</operation>

<operation id="437" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:217 %sliding_window_buffer_samples_timestamp_V_3_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_4_addr"/></StgValue>
</operation>

<operation id="438" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:218 %sliding_window_buffer_samples_timestamp_V_3_4_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_4_load"/></StgValue>
</operation>

<operation id="439" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:219 %sliding_window_buffer_samples_timestamp_V_3_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_3_addr"/></StgValue>
</operation>

<operation id="440" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:220 %sliding_window_buffer_samples_timestamp_V_3_3_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_3_load"/></StgValue>
</operation>

<operation id="441" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:221 %sliding_window_buffer_samples_timestamp_V_3_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_2_addr"/></StgValue>
</operation>

<operation id="442" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:222 %sliding_window_buffer_samples_timestamp_V_3_2_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_2_load"/></StgValue>
</operation>

<operation id="443" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:223 %sliding_window_buffer_samples_timestamp_V_3_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_1_addr"/></StgValue>
</operation>

<operation id="444" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:224 %sliding_window_buffer_samples_timestamp_V_3_1_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_1_load"/></StgValue>
</operation>

<operation id="445" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:225 %sliding_window_buffer_samples_timestamp_V_3_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_0_addr"/></StgValue>
</operation>

<operation id="446" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:226 %sliding_window_buffer_samples_timestamp_V_3_0_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_0_load"/></StgValue>
</operation>

<operation id="447" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:227 %sliding_window_buffer_samples_sample_V_3_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_11_addr"/></StgValue>
</operation>

<operation id="448" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:228 %sliding_window_buffer_samples_sample_V_3_11_load = load i5 %sliding_window_buffer_samples_sample_V_3_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_11_load"/></StgValue>
</operation>

<operation id="449" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:229 %sliding_window_buffer_samples_sample_V_3_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_10_addr"/></StgValue>
</operation>

<operation id="450" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:230 %sliding_window_buffer_samples_sample_V_3_10_load = load i5 %sliding_window_buffer_samples_sample_V_3_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_10_load"/></StgValue>
</operation>

<operation id="451" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:231 %sliding_window_buffer_samples_sample_V_3_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_9_addr"/></StgValue>
</operation>

<operation id="452" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:232 %sliding_window_buffer_samples_sample_V_3_9_load = load i5 %sliding_window_buffer_samples_sample_V_3_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_9_load"/></StgValue>
</operation>

<operation id="453" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:233 %sliding_window_buffer_samples_sample_V_3_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_8_addr"/></StgValue>
</operation>

<operation id="454" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:234 %sliding_window_buffer_samples_sample_V_3_8_load = load i5 %sliding_window_buffer_samples_sample_V_3_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_8_load"/></StgValue>
</operation>

<operation id="455" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:235 %sliding_window_buffer_samples_sample_V_3_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_7_addr"/></StgValue>
</operation>

<operation id="456" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:236 %sliding_window_buffer_samples_sample_V_3_7_load = load i5 %sliding_window_buffer_samples_sample_V_3_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_7_load"/></StgValue>
</operation>

<operation id="457" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:237 %sliding_window_buffer_samples_sample_V_3_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_6_addr"/></StgValue>
</operation>

<operation id="458" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:238 %sliding_window_buffer_samples_sample_V_3_6_load = load i5 %sliding_window_buffer_samples_sample_V_3_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_6_load"/></StgValue>
</operation>

<operation id="459" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:239 %sliding_window_buffer_samples_sample_V_3_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_5_addr"/></StgValue>
</operation>

<operation id="460" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:240 %sliding_window_buffer_samples_sample_V_3_5_load = load i5 %sliding_window_buffer_samples_sample_V_3_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_5_load"/></StgValue>
</operation>

<operation id="461" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:241 %sliding_window_buffer_samples_sample_V_3_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_4_addr"/></StgValue>
</operation>

<operation id="462" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:242 %sliding_window_buffer_samples_sample_V_3_4_load = load i5 %sliding_window_buffer_samples_sample_V_3_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_4_load"/></StgValue>
</operation>

<operation id="463" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:243 %sliding_window_buffer_samples_sample_V_3_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_3_addr"/></StgValue>
</operation>

<operation id="464" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:244 %sliding_window_buffer_samples_sample_V_3_3_load = load i5 %sliding_window_buffer_samples_sample_V_3_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_3_load"/></StgValue>
</operation>

<operation id="465" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:245 %sliding_window_buffer_samples_sample_V_3_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_2_addr"/></StgValue>
</operation>

<operation id="466" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:246 %sliding_window_buffer_samples_sample_V_3_2_load = load i5 %sliding_window_buffer_samples_sample_V_3_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_2_load"/></StgValue>
</operation>

<operation id="467" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:247 %sliding_window_buffer_samples_sample_V_3_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_1_addr"/></StgValue>
</operation>

<operation id="468" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:248 %sliding_window_buffer_samples_sample_V_3_1_load = load i5 %sliding_window_buffer_samples_sample_V_3_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_1_load"/></StgValue>
</operation>

<operation id="469" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:249 %sliding_window_buffer_samples_sample_V_3_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_0_addr"/></StgValue>
</operation>

<operation id="470" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:250 %sliding_window_buffer_samples_sample_V_3_0_load = load i5 %sliding_window_buffer_samples_sample_V_3_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_0_load"/></StgValue>
</operation>

<operation id="471" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:251 %sliding_window_buffer_samples_timestamp_V_2_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_11_addr"/></StgValue>
</operation>

<operation id="472" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:252 %sliding_window_buffer_samples_timestamp_V_2_11_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_11_load"/></StgValue>
</operation>

<operation id="473" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:253 %sliding_window_buffer_samples_timestamp_V_2_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_10_addr"/></StgValue>
</operation>

<operation id="474" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:254 %sliding_window_buffer_samples_timestamp_V_2_10_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_10_load"/></StgValue>
</operation>

<operation id="475" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:255 %sliding_window_buffer_samples_timestamp_V_2_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_9_addr"/></StgValue>
</operation>

<operation id="476" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:256 %sliding_window_buffer_samples_timestamp_V_2_9_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_9_load"/></StgValue>
</operation>

<operation id="477" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:257 %sliding_window_buffer_samples_timestamp_V_2_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_8_addr"/></StgValue>
</operation>

<operation id="478" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:258 %sliding_window_buffer_samples_timestamp_V_2_8_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_8_load"/></StgValue>
</operation>

<operation id="479" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:259 %sliding_window_buffer_samples_timestamp_V_2_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_7_addr"/></StgValue>
</operation>

<operation id="480" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:260 %sliding_window_buffer_samples_timestamp_V_2_7_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_7_load"/></StgValue>
</operation>

<operation id="481" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:261 %sliding_window_buffer_samples_timestamp_V_2_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_6_addr"/></StgValue>
</operation>

<operation id="482" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:262 %sliding_window_buffer_samples_timestamp_V_2_6_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_6_load"/></StgValue>
</operation>

<operation id="483" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:263 %sliding_window_buffer_samples_timestamp_V_2_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_5_addr"/></StgValue>
</operation>

<operation id="484" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:264 %sliding_window_buffer_samples_timestamp_V_2_5_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_5_load"/></StgValue>
</operation>

<operation id="485" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:265 %sliding_window_buffer_samples_timestamp_V_2_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_4_addr"/></StgValue>
</operation>

<operation id="486" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:266 %sliding_window_buffer_samples_timestamp_V_2_4_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_4_load"/></StgValue>
</operation>

<operation id="487" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:267 %sliding_window_buffer_samples_timestamp_V_2_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_3_addr"/></StgValue>
</operation>

<operation id="488" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:268 %sliding_window_buffer_samples_timestamp_V_2_3_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_3_load"/></StgValue>
</operation>

<operation id="489" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:269 %sliding_window_buffer_samples_timestamp_V_2_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_2_addr"/></StgValue>
</operation>

<operation id="490" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:270 %sliding_window_buffer_samples_timestamp_V_2_2_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_2_load"/></StgValue>
</operation>

<operation id="491" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:271 %sliding_window_buffer_samples_timestamp_V_2_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_1_addr"/></StgValue>
</operation>

<operation id="492" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:272 %sliding_window_buffer_samples_timestamp_V_2_1_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_1_load"/></StgValue>
</operation>

<operation id="493" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:273 %sliding_window_buffer_samples_timestamp_V_2_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_0_addr"/></StgValue>
</operation>

<operation id="494" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:274 %sliding_window_buffer_samples_timestamp_V_2_0_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_0_load"/></StgValue>
</operation>

<operation id="495" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:275 %sliding_window_buffer_samples_sample_V_2_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_11_addr"/></StgValue>
</operation>

<operation id="496" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:276 %sliding_window_buffer_samples_sample_V_2_11_load = load i5 %sliding_window_buffer_samples_sample_V_2_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_11_load"/></StgValue>
</operation>

<operation id="497" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:277 %sliding_window_buffer_samples_sample_V_2_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_10_addr"/></StgValue>
</operation>

<operation id="498" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:278 %sliding_window_buffer_samples_sample_V_2_10_load = load i5 %sliding_window_buffer_samples_sample_V_2_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_10_load"/></StgValue>
</operation>

<operation id="499" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:279 %sliding_window_buffer_samples_sample_V_2_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_9_addr"/></StgValue>
</operation>

<operation id="500" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:280 %sliding_window_buffer_samples_sample_V_2_9_load = load i5 %sliding_window_buffer_samples_sample_V_2_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_9_load"/></StgValue>
</operation>

<operation id="501" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:281 %sliding_window_buffer_samples_sample_V_2_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_8_addr"/></StgValue>
</operation>

<operation id="502" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:282 %sliding_window_buffer_samples_sample_V_2_8_load = load i5 %sliding_window_buffer_samples_sample_V_2_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_8_load"/></StgValue>
</operation>

<operation id="503" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:283 %sliding_window_buffer_samples_sample_V_2_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_7_addr"/></StgValue>
</operation>

<operation id="504" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:284 %sliding_window_buffer_samples_sample_V_2_7_load = load i5 %sliding_window_buffer_samples_sample_V_2_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_7_load"/></StgValue>
</operation>

<operation id="505" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:285 %sliding_window_buffer_samples_sample_V_2_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_6_addr"/></StgValue>
</operation>

<operation id="506" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:286 %sliding_window_buffer_samples_sample_V_2_6_load = load i5 %sliding_window_buffer_samples_sample_V_2_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_6_load"/></StgValue>
</operation>

<operation id="507" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:287 %sliding_window_buffer_samples_sample_V_2_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_5_addr"/></StgValue>
</operation>

<operation id="508" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:288 %sliding_window_buffer_samples_sample_V_2_5_load = load i5 %sliding_window_buffer_samples_sample_V_2_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_5_load"/></StgValue>
</operation>

<operation id="509" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:289 %sliding_window_buffer_samples_sample_V_2_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_4_addr"/></StgValue>
</operation>

<operation id="510" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:290 %sliding_window_buffer_samples_sample_V_2_4_load = load i5 %sliding_window_buffer_samples_sample_V_2_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_4_load"/></StgValue>
</operation>

<operation id="511" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:291 %sliding_window_buffer_samples_sample_V_2_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_3_addr"/></StgValue>
</operation>

<operation id="512" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:292 %sliding_window_buffer_samples_sample_V_2_3_load = load i5 %sliding_window_buffer_samples_sample_V_2_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_3_load"/></StgValue>
</operation>

<operation id="513" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:293 %sliding_window_buffer_samples_sample_V_2_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_2_addr"/></StgValue>
</operation>

<operation id="514" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:294 %sliding_window_buffer_samples_sample_V_2_2_load = load i5 %sliding_window_buffer_samples_sample_V_2_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_2_load"/></StgValue>
</operation>

<operation id="515" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:295 %sliding_window_buffer_samples_sample_V_2_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_1_addr"/></StgValue>
</operation>

<operation id="516" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:296 %sliding_window_buffer_samples_sample_V_2_1_load = load i5 %sliding_window_buffer_samples_sample_V_2_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_1_load"/></StgValue>
</operation>

<operation id="517" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:297 %sliding_window_buffer_samples_sample_V_2_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_0_addr"/></StgValue>
</operation>

<operation id="518" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:298 %sliding_window_buffer_samples_sample_V_2_0_load = load i5 %sliding_window_buffer_samples_sample_V_2_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_0_load"/></StgValue>
</operation>

<operation id="519" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:300 %sliding_window_buffer_samples_timestamp_V_1_11_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_11_load"/></StgValue>
</operation>

<operation id="520" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:302 %sliding_window_buffer_samples_timestamp_V_1_10_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_10_load"/></StgValue>
</operation>

<operation id="521" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:304 %sliding_window_buffer_samples_timestamp_V_1_9_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_9_load"/></StgValue>
</operation>

<operation id="522" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:306 %sliding_window_buffer_samples_timestamp_V_1_8_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_8_load"/></StgValue>
</operation>

<operation id="523" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:308 %sliding_window_buffer_samples_timestamp_V_1_7_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_7_load"/></StgValue>
</operation>

<operation id="524" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:310 %sliding_window_buffer_samples_timestamp_V_1_6_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_6_load"/></StgValue>
</operation>

<operation id="525" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:312 %sliding_window_buffer_samples_timestamp_V_1_5_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_5_load"/></StgValue>
</operation>

<operation id="526" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:314 %sliding_window_buffer_samples_timestamp_V_1_4_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_4_load"/></StgValue>
</operation>

<operation id="527" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:316 %sliding_window_buffer_samples_timestamp_V_1_3_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_3_load"/></StgValue>
</operation>

<operation id="528" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:318 %sliding_window_buffer_samples_timestamp_V_1_2_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_2_load"/></StgValue>
</operation>

<operation id="529" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:320 %sliding_window_buffer_samples_timestamp_V_1_1_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_1_load"/></StgValue>
</operation>

<operation id="530" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:322 %sliding_window_buffer_samples_timestamp_V_1_0_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_0_load"/></StgValue>
</operation>

<operation id="531" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:324 %sliding_window_buffer_samples_sample_V_1_11_load = load i5 %sliding_window_buffer_samples_sample_V_1_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_11_load"/></StgValue>
</operation>

<operation id="532" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:326 %sliding_window_buffer_samples_sample_V_1_10_load = load i5 %sliding_window_buffer_samples_sample_V_1_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_10_load"/></StgValue>
</operation>

<operation id="533" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:328 %sliding_window_buffer_samples_sample_V_1_9_load = load i5 %sliding_window_buffer_samples_sample_V_1_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_9_load"/></StgValue>
</operation>

<operation id="534" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:330 %sliding_window_buffer_samples_sample_V_1_8_load = load i5 %sliding_window_buffer_samples_sample_V_1_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_8_load"/></StgValue>
</operation>

<operation id="535" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:332 %sliding_window_buffer_samples_sample_V_1_7_load = load i5 %sliding_window_buffer_samples_sample_V_1_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_7_load"/></StgValue>
</operation>

<operation id="536" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:334 %sliding_window_buffer_samples_sample_V_1_6_load = load i5 %sliding_window_buffer_samples_sample_V_1_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_6_load"/></StgValue>
</operation>

<operation id="537" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:336 %sliding_window_buffer_samples_sample_V_1_5_load = load i5 %sliding_window_buffer_samples_sample_V_1_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_5_load"/></StgValue>
</operation>

<operation id="538" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:338 %sliding_window_buffer_samples_sample_V_1_4_load = load i5 %sliding_window_buffer_samples_sample_V_1_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_4_load"/></StgValue>
</operation>

<operation id="539" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:340 %sliding_window_buffer_samples_sample_V_1_3_load = load i5 %sliding_window_buffer_samples_sample_V_1_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_3_load"/></StgValue>
</operation>

<operation id="540" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:342 %sliding_window_buffer_samples_sample_V_1_2_load = load i5 %sliding_window_buffer_samples_sample_V_1_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_2_load"/></StgValue>
</operation>

<operation id="541" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:344 %sliding_window_buffer_samples_sample_V_1_1_load = load i5 %sliding_window_buffer_samples_sample_V_1_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_1_load"/></StgValue>
</operation>

<operation id="542" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:346 %sliding_window_buffer_samples_sample_V_1_0_load = load i5 %sliding_window_buffer_samples_sample_V_1_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_0_load"/></StgValue>
</operation>

<operation id="543" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:348 %sliding_window_buffer_samples_timestamp_V_0_11_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_11_load"/></StgValue>
</operation>

<operation id="544" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:350 %sliding_window_buffer_samples_timestamp_V_0_10_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_10_load"/></StgValue>
</operation>

<operation id="545" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:352 %sliding_window_buffer_samples_timestamp_V_0_9_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_9_load"/></StgValue>
</operation>

<operation id="546" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:354 %sliding_window_buffer_samples_timestamp_V_0_8_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_8_load"/></StgValue>
</operation>

<operation id="547" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:356 %sliding_window_buffer_samples_timestamp_V_0_7_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_7_load"/></StgValue>
</operation>

<operation id="548" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:358 %sliding_window_buffer_samples_timestamp_V_0_6_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_6_load"/></StgValue>
</operation>

<operation id="549" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:360 %sliding_window_buffer_samples_timestamp_V_0_5_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_5_load"/></StgValue>
</operation>

<operation id="550" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:362 %sliding_window_buffer_samples_timestamp_V_0_4_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_4_load"/></StgValue>
</operation>

<operation id="551" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:364 %sliding_window_buffer_samples_timestamp_V_0_3_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_3_load"/></StgValue>
</operation>

<operation id="552" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:366 %sliding_window_buffer_samples_timestamp_V_0_2_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_2_load"/></StgValue>
</operation>

<operation id="553" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:368 %sliding_window_buffer_samples_timestamp_V_0_1_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_1_load"/></StgValue>
</operation>

<operation id="554" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:370 %sliding_window_buffer_samples_timestamp_V_0_0_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_0_load"/></StgValue>
</operation>

<operation id="555" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:372 %sliding_window_buffer_samples_sample_V_0_11_load = load i5 %sliding_window_buffer_samples_sample_V_0_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_11_load"/></StgValue>
</operation>

<operation id="556" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:374 %sliding_window_buffer_samples_sample_V_0_10_load = load i5 %sliding_window_buffer_samples_sample_V_0_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_10_load"/></StgValue>
</operation>

<operation id="557" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:376 %sliding_window_buffer_samples_sample_V_0_9_load = load i5 %sliding_window_buffer_samples_sample_V_0_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_9_load"/></StgValue>
</operation>

<operation id="558" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:378 %sliding_window_buffer_samples_sample_V_0_8_load = load i5 %sliding_window_buffer_samples_sample_V_0_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_8_load"/></StgValue>
</operation>

<operation id="559" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:380 %sliding_window_buffer_samples_sample_V_0_7_load = load i5 %sliding_window_buffer_samples_sample_V_0_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_7_load"/></StgValue>
</operation>

<operation id="560" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:382 %sliding_window_buffer_samples_sample_V_0_6_load = load i5 %sliding_window_buffer_samples_sample_V_0_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_6_load"/></StgValue>
</operation>

<operation id="561" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:384 %sliding_window_buffer_samples_sample_V_0_5_load = load i5 %sliding_window_buffer_samples_sample_V_0_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_5_load"/></StgValue>
</operation>

<operation id="562" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:386 %sliding_window_buffer_samples_sample_V_0_4_load = load i5 %sliding_window_buffer_samples_sample_V_0_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_4_load"/></StgValue>
</operation>

<operation id="563" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:388 %sliding_window_buffer_samples_sample_V_0_3_load = load i5 %sliding_window_buffer_samples_sample_V_0_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_3_load"/></StgValue>
</operation>

<operation id="564" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:390 %sliding_window_buffer_samples_sample_V_0_2_load = load i5 %sliding_window_buffer_samples_sample_V_0_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_2_load"/></StgValue>
</operation>

<operation id="565" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:392 %sliding_window_buffer_samples_sample_V_0_1_load = load i5 %sliding_window_buffer_samples_sample_V_0_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_1_load"/></StgValue>
</operation>

<operation id="566" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:394 %sliding_window_buffer_samples_sample_V_0_0_load = load i5 %sliding_window_buffer_samples_sample_V_0_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_0_load"/></StgValue>
</operation>

<operation id="567" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:395 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_0_0_load, i3 %sample_period_samples_0_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="568" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:396 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_0_1_load, i3 %sample_period_samples_1_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="569" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:397 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_0_2_load, i3 %sample_period_samples_2_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="570" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:398 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_0_3_load, i3 %sample_period_samples_3_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="571" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:399 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_0_4_load, i3 %sample_period_samples_4_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="572" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:400 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_0_5_load, i3 %sample_period_samples_5_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="573" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:401 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_0_6_load, i3 %sample_period_samples_6_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="574" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:402 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_0_7_load, i3 %sample_period_samples_7_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="575" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:403 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_0_8_load, i3 %sample_period_samples_8_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="576" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:404 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_0_9_load, i3 %sample_period_samples_9_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="577" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:405 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_0_10_load, i3 %sample_period_samples_10_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="578" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:406 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_0_11_load, i3 %sample_period_samples_11_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="579" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:407 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_0_0_load, i3 %sample_period_samples_0_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="580" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:408 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_0_1_load, i3 %sample_period_samples_1_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="581" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:409 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_0_2_load, i3 %sample_period_samples_2_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="582" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:410 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_0_3_load, i3 %sample_period_samples_3_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="583" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:411 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_0_4_load, i3 %sample_period_samples_4_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="584" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:412 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_0_5_load, i3 %sample_period_samples_5_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="585" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:413 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_0_6_load, i3 %sample_period_samples_6_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="586" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:414 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_0_7_load, i3 %sample_period_samples_7_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="587" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:415 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_0_8_load, i3 %sample_period_samples_8_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="588" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:416 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_0_9_load, i3 %sample_period_samples_9_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="589" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:417 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_0_10_load, i3 %sample_period_samples_10_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="590" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:418 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_0_11_load, i3 %sample_period_samples_11_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="591" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:419 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_1_0_load, i3 %sample_period_samples_0_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="592" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:420 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_1_1_load, i3 %sample_period_samples_1_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="593" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:421 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_1_2_load, i3 %sample_period_samples_2_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="594" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:422 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_1_3_load, i3 %sample_period_samples_3_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="595" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:423 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_1_4_load, i3 %sample_period_samples_4_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="596" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:424 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_1_5_load, i3 %sample_period_samples_5_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="597" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:425 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_1_6_load, i3 %sample_period_samples_6_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="598" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:426 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_1_7_load, i3 %sample_period_samples_7_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="599" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:427 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_1_8_load, i3 %sample_period_samples_8_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="600" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:428 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_1_9_load, i3 %sample_period_samples_9_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="601" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:429 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_1_10_load, i3 %sample_period_samples_10_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="602" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:430 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_1_11_load, i3 %sample_period_samples_11_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="603" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:431 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_1_0_load, i3 %sample_period_samples_0_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="604" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:432 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_1_1_load, i3 %sample_period_samples_1_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="605" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:433 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_1_2_load, i3 %sample_period_samples_2_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="606" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:434 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_1_3_load, i3 %sample_period_samples_3_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="607" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:435 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_1_4_load, i3 %sample_period_samples_4_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="608" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:436 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_1_5_load, i3 %sample_period_samples_5_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="609" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:437 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_1_6_load, i3 %sample_period_samples_6_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="610" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:438 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_1_7_load, i3 %sample_period_samples_7_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="611" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:439 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_1_8_load, i3 %sample_period_samples_8_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="612" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:440 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_1_9_load, i3 %sample_period_samples_9_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="613" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:441 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_1_10_load, i3 %sample_period_samples_10_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="614" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:442 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_1_11_load, i3 %sample_period_samples_11_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="615" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:107 %sliding_window_buffer_samples_timestamp_V_5_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_11_addr"/></StgValue>
</operation>

<operation id="616" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:108 %sliding_window_buffer_samples_timestamp_V_5_11_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_11_load"/></StgValue>
</operation>

<operation id="617" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:109 %sliding_window_buffer_samples_timestamp_V_5_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_10_addr"/></StgValue>
</operation>

<operation id="618" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:110 %sliding_window_buffer_samples_timestamp_V_5_10_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_10_load"/></StgValue>
</operation>

<operation id="619" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:111 %sliding_window_buffer_samples_timestamp_V_5_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_9_addr"/></StgValue>
</operation>

<operation id="620" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:112 %sliding_window_buffer_samples_timestamp_V_5_9_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_9_load"/></StgValue>
</operation>

<operation id="621" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:113 %sliding_window_buffer_samples_timestamp_V_5_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_8_addr"/></StgValue>
</operation>

<operation id="622" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:114 %sliding_window_buffer_samples_timestamp_V_5_8_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_8_load"/></StgValue>
</operation>

<operation id="623" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:115 %sliding_window_buffer_samples_timestamp_V_5_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_7_addr"/></StgValue>
</operation>

<operation id="624" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:116 %sliding_window_buffer_samples_timestamp_V_5_7_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_7_load"/></StgValue>
</operation>

<operation id="625" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:117 %sliding_window_buffer_samples_timestamp_V_5_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_6_addr"/></StgValue>
</operation>

<operation id="626" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:118 %sliding_window_buffer_samples_timestamp_V_5_6_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_6_load"/></StgValue>
</operation>

<operation id="627" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:119 %sliding_window_buffer_samples_timestamp_V_5_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_5_addr"/></StgValue>
</operation>

<operation id="628" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:120 %sliding_window_buffer_samples_timestamp_V_5_5_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_5_load"/></StgValue>
</operation>

<operation id="629" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:121 %sliding_window_buffer_samples_timestamp_V_5_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_4_addr"/></StgValue>
</operation>

<operation id="630" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:122 %sliding_window_buffer_samples_timestamp_V_5_4_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_4_load"/></StgValue>
</operation>

<operation id="631" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:123 %sliding_window_buffer_samples_timestamp_V_5_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_3_addr"/></StgValue>
</operation>

<operation id="632" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:124 %sliding_window_buffer_samples_timestamp_V_5_3_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_3_load"/></StgValue>
</operation>

<operation id="633" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:125 %sliding_window_buffer_samples_timestamp_V_5_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_2_addr"/></StgValue>
</operation>

<operation id="634" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:126 %sliding_window_buffer_samples_timestamp_V_5_2_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_2_load"/></StgValue>
</operation>

<operation id="635" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:127 %sliding_window_buffer_samples_timestamp_V_5_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_1_addr"/></StgValue>
</operation>

<operation id="636" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:128 %sliding_window_buffer_samples_timestamp_V_5_1_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_1_load"/></StgValue>
</operation>

<operation id="637" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:129 %sliding_window_buffer_samples_timestamp_V_5_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_0_addr"/></StgValue>
</operation>

<operation id="638" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:130 %sliding_window_buffer_samples_timestamp_V_5_0_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_0_load"/></StgValue>
</operation>

<operation id="639" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:131 %sliding_window_buffer_samples_sample_V_5_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_11_addr"/></StgValue>
</operation>

<operation id="640" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:132 %sliding_window_buffer_samples_sample_V_5_11_load = load i5 %sliding_window_buffer_samples_sample_V_5_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_11_load"/></StgValue>
</operation>

<operation id="641" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:133 %sliding_window_buffer_samples_sample_V_5_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_10_addr"/></StgValue>
</operation>

<operation id="642" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:134 %sliding_window_buffer_samples_sample_V_5_10_load = load i5 %sliding_window_buffer_samples_sample_V_5_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_10_load"/></StgValue>
</operation>

<operation id="643" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:135 %sliding_window_buffer_samples_sample_V_5_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_9_addr"/></StgValue>
</operation>

<operation id="644" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:136 %sliding_window_buffer_samples_sample_V_5_9_load = load i5 %sliding_window_buffer_samples_sample_V_5_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_9_load"/></StgValue>
</operation>

<operation id="645" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:137 %sliding_window_buffer_samples_sample_V_5_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_8_addr"/></StgValue>
</operation>

<operation id="646" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:138 %sliding_window_buffer_samples_sample_V_5_8_load = load i5 %sliding_window_buffer_samples_sample_V_5_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_8_load"/></StgValue>
</operation>

<operation id="647" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:139 %sliding_window_buffer_samples_sample_V_5_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_7_addr"/></StgValue>
</operation>

<operation id="648" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:140 %sliding_window_buffer_samples_sample_V_5_7_load = load i5 %sliding_window_buffer_samples_sample_V_5_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_7_load"/></StgValue>
</operation>

<operation id="649" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:141 %sliding_window_buffer_samples_sample_V_5_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_6_addr"/></StgValue>
</operation>

<operation id="650" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:142 %sliding_window_buffer_samples_sample_V_5_6_load = load i5 %sliding_window_buffer_samples_sample_V_5_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_6_load"/></StgValue>
</operation>

<operation id="651" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:143 %sliding_window_buffer_samples_sample_V_5_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_5_addr"/></StgValue>
</operation>

<operation id="652" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:144 %sliding_window_buffer_samples_sample_V_5_5_load = load i5 %sliding_window_buffer_samples_sample_V_5_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_5_load"/></StgValue>
</operation>

<operation id="653" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:145 %sliding_window_buffer_samples_sample_V_5_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_4_addr"/></StgValue>
</operation>

<operation id="654" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:146 %sliding_window_buffer_samples_sample_V_5_4_load = load i5 %sliding_window_buffer_samples_sample_V_5_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_4_load"/></StgValue>
</operation>

<operation id="655" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:147 %sliding_window_buffer_samples_sample_V_5_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_3_addr"/></StgValue>
</operation>

<operation id="656" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:148 %sliding_window_buffer_samples_sample_V_5_3_load = load i5 %sliding_window_buffer_samples_sample_V_5_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_3_load"/></StgValue>
</operation>

<operation id="657" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:149 %sliding_window_buffer_samples_sample_V_5_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_2_addr"/></StgValue>
</operation>

<operation id="658" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:150 %sliding_window_buffer_samples_sample_V_5_2_load = load i5 %sliding_window_buffer_samples_sample_V_5_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_2_load"/></StgValue>
</operation>

<operation id="659" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:151 %sliding_window_buffer_samples_sample_V_5_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_1_addr"/></StgValue>
</operation>

<operation id="660" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:152 %sliding_window_buffer_samples_sample_V_5_1_load = load i5 %sliding_window_buffer_samples_sample_V_5_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_1_load"/></StgValue>
</operation>

<operation id="661" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:153 %sliding_window_buffer_samples_sample_V_5_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_0_addr"/></StgValue>
</operation>

<operation id="662" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:154 %sliding_window_buffer_samples_sample_V_5_0_load = load i5 %sliding_window_buffer_samples_sample_V_5_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_0_load"/></StgValue>
</operation>

<operation id="663" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:155 %sliding_window_buffer_samples_timestamp_V_4_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_11_addr"/></StgValue>
</operation>

<operation id="664" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:156 %sliding_window_buffer_samples_timestamp_V_4_11_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_11_load"/></StgValue>
</operation>

<operation id="665" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:157 %sliding_window_buffer_samples_timestamp_V_4_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_10_addr"/></StgValue>
</operation>

<operation id="666" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:158 %sliding_window_buffer_samples_timestamp_V_4_10_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_10_load"/></StgValue>
</operation>

<operation id="667" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:159 %sliding_window_buffer_samples_timestamp_V_4_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_9_addr"/></StgValue>
</operation>

<operation id="668" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:160 %sliding_window_buffer_samples_timestamp_V_4_9_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_9_load"/></StgValue>
</operation>

<operation id="669" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:161 %sliding_window_buffer_samples_timestamp_V_4_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_8_addr"/></StgValue>
</operation>

<operation id="670" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:162 %sliding_window_buffer_samples_timestamp_V_4_8_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_8_load"/></StgValue>
</operation>

<operation id="671" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:163 %sliding_window_buffer_samples_timestamp_V_4_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_7_addr"/></StgValue>
</operation>

<operation id="672" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:164 %sliding_window_buffer_samples_timestamp_V_4_7_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_7_load"/></StgValue>
</operation>

<operation id="673" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:165 %sliding_window_buffer_samples_timestamp_V_4_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_6_addr"/></StgValue>
</operation>

<operation id="674" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:166 %sliding_window_buffer_samples_timestamp_V_4_6_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_6_load"/></StgValue>
</operation>

<operation id="675" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:167 %sliding_window_buffer_samples_timestamp_V_4_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_5_addr"/></StgValue>
</operation>

<operation id="676" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:168 %sliding_window_buffer_samples_timestamp_V_4_5_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_5_load"/></StgValue>
</operation>

<operation id="677" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:169 %sliding_window_buffer_samples_timestamp_V_4_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_4_addr"/></StgValue>
</operation>

<operation id="678" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:170 %sliding_window_buffer_samples_timestamp_V_4_4_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_4_load"/></StgValue>
</operation>

<operation id="679" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:171 %sliding_window_buffer_samples_timestamp_V_4_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_3_addr"/></StgValue>
</operation>

<operation id="680" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:172 %sliding_window_buffer_samples_timestamp_V_4_3_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_3_load"/></StgValue>
</operation>

<operation id="681" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:173 %sliding_window_buffer_samples_timestamp_V_4_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_2_addr"/></StgValue>
</operation>

<operation id="682" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:174 %sliding_window_buffer_samples_timestamp_V_4_2_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_2_load"/></StgValue>
</operation>

<operation id="683" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:175 %sliding_window_buffer_samples_timestamp_V_4_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_1_addr"/></StgValue>
</operation>

<operation id="684" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:176 %sliding_window_buffer_samples_timestamp_V_4_1_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_1_load"/></StgValue>
</operation>

<operation id="685" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:177 %sliding_window_buffer_samples_timestamp_V_4_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_0_addr"/></StgValue>
</operation>

<operation id="686" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:178 %sliding_window_buffer_samples_timestamp_V_4_0_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_0_load"/></StgValue>
</operation>

<operation id="687" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:179 %sliding_window_buffer_samples_sample_V_4_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_11_addr"/></StgValue>
</operation>

<operation id="688" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:180 %sliding_window_buffer_samples_sample_V_4_11_load = load i5 %sliding_window_buffer_samples_sample_V_4_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_11_load"/></StgValue>
</operation>

<operation id="689" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:181 %sliding_window_buffer_samples_sample_V_4_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_10_addr"/></StgValue>
</operation>

<operation id="690" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:182 %sliding_window_buffer_samples_sample_V_4_10_load = load i5 %sliding_window_buffer_samples_sample_V_4_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_10_load"/></StgValue>
</operation>

<operation id="691" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:183 %sliding_window_buffer_samples_sample_V_4_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_9_addr"/></StgValue>
</operation>

<operation id="692" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:184 %sliding_window_buffer_samples_sample_V_4_9_load = load i5 %sliding_window_buffer_samples_sample_V_4_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_9_load"/></StgValue>
</operation>

<operation id="693" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:185 %sliding_window_buffer_samples_sample_V_4_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_8_addr"/></StgValue>
</operation>

<operation id="694" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:186 %sliding_window_buffer_samples_sample_V_4_8_load = load i5 %sliding_window_buffer_samples_sample_V_4_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_8_load"/></StgValue>
</operation>

<operation id="695" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:187 %sliding_window_buffer_samples_sample_V_4_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_7_addr"/></StgValue>
</operation>

<operation id="696" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:188 %sliding_window_buffer_samples_sample_V_4_7_load = load i5 %sliding_window_buffer_samples_sample_V_4_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_7_load"/></StgValue>
</operation>

<operation id="697" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:189 %sliding_window_buffer_samples_sample_V_4_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_6_addr"/></StgValue>
</operation>

<operation id="698" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:190 %sliding_window_buffer_samples_sample_V_4_6_load = load i5 %sliding_window_buffer_samples_sample_V_4_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_6_load"/></StgValue>
</operation>

<operation id="699" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:191 %sliding_window_buffer_samples_sample_V_4_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_5_addr"/></StgValue>
</operation>

<operation id="700" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:192 %sliding_window_buffer_samples_sample_V_4_5_load = load i5 %sliding_window_buffer_samples_sample_V_4_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_5_load"/></StgValue>
</operation>

<operation id="701" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:193 %sliding_window_buffer_samples_sample_V_4_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_4_addr"/></StgValue>
</operation>

<operation id="702" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:194 %sliding_window_buffer_samples_sample_V_4_4_load = load i5 %sliding_window_buffer_samples_sample_V_4_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_4_load"/></StgValue>
</operation>

<operation id="703" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:195 %sliding_window_buffer_samples_sample_V_4_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_3_addr"/></StgValue>
</operation>

<operation id="704" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:196 %sliding_window_buffer_samples_sample_V_4_3_load = load i5 %sliding_window_buffer_samples_sample_V_4_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_3_load"/></StgValue>
</operation>

<operation id="705" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:197 %sliding_window_buffer_samples_sample_V_4_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_2_addr"/></StgValue>
</operation>

<operation id="706" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:198 %sliding_window_buffer_samples_sample_V_4_2_load = load i5 %sliding_window_buffer_samples_sample_V_4_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_2_load"/></StgValue>
</operation>

<operation id="707" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:199 %sliding_window_buffer_samples_sample_V_4_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_1_addr"/></StgValue>
</operation>

<operation id="708" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:200 %sliding_window_buffer_samples_sample_V_4_1_load = load i5 %sliding_window_buffer_samples_sample_V_4_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_1_load"/></StgValue>
</operation>

<operation id="709" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:201 %sliding_window_buffer_samples_sample_V_4_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_0_addr"/></StgValue>
</operation>

<operation id="710" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:202 %sliding_window_buffer_samples_sample_V_4_0_load = load i5 %sliding_window_buffer_samples_sample_V_4_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_0_load"/></StgValue>
</operation>

<operation id="711" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:204 %sliding_window_buffer_samples_timestamp_V_3_11_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_11_load"/></StgValue>
</operation>

<operation id="712" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:206 %sliding_window_buffer_samples_timestamp_V_3_10_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_10_load"/></StgValue>
</operation>

<operation id="713" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:208 %sliding_window_buffer_samples_timestamp_V_3_9_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_9_load"/></StgValue>
</operation>

<operation id="714" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:210 %sliding_window_buffer_samples_timestamp_V_3_8_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_8_load"/></StgValue>
</operation>

<operation id="715" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:212 %sliding_window_buffer_samples_timestamp_V_3_7_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_7_load"/></StgValue>
</operation>

<operation id="716" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:214 %sliding_window_buffer_samples_timestamp_V_3_6_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_6_load"/></StgValue>
</operation>

<operation id="717" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:216 %sliding_window_buffer_samples_timestamp_V_3_5_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_5_load"/></StgValue>
</operation>

<operation id="718" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:218 %sliding_window_buffer_samples_timestamp_V_3_4_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_4_load"/></StgValue>
</operation>

<operation id="719" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:220 %sliding_window_buffer_samples_timestamp_V_3_3_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_3_load"/></StgValue>
</operation>

<operation id="720" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:222 %sliding_window_buffer_samples_timestamp_V_3_2_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_2_load"/></StgValue>
</operation>

<operation id="721" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:224 %sliding_window_buffer_samples_timestamp_V_3_1_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_1_load"/></StgValue>
</operation>

<operation id="722" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:226 %sliding_window_buffer_samples_timestamp_V_3_0_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_0_load"/></StgValue>
</operation>

<operation id="723" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:228 %sliding_window_buffer_samples_sample_V_3_11_load = load i5 %sliding_window_buffer_samples_sample_V_3_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_11_load"/></StgValue>
</operation>

<operation id="724" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:230 %sliding_window_buffer_samples_sample_V_3_10_load = load i5 %sliding_window_buffer_samples_sample_V_3_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_10_load"/></StgValue>
</operation>

<operation id="725" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:232 %sliding_window_buffer_samples_sample_V_3_9_load = load i5 %sliding_window_buffer_samples_sample_V_3_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_9_load"/></StgValue>
</operation>

<operation id="726" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:234 %sliding_window_buffer_samples_sample_V_3_8_load = load i5 %sliding_window_buffer_samples_sample_V_3_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_8_load"/></StgValue>
</operation>

<operation id="727" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:236 %sliding_window_buffer_samples_sample_V_3_7_load = load i5 %sliding_window_buffer_samples_sample_V_3_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_7_load"/></StgValue>
</operation>

<operation id="728" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:238 %sliding_window_buffer_samples_sample_V_3_6_load = load i5 %sliding_window_buffer_samples_sample_V_3_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_6_load"/></StgValue>
</operation>

<operation id="729" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:240 %sliding_window_buffer_samples_sample_V_3_5_load = load i5 %sliding_window_buffer_samples_sample_V_3_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_5_load"/></StgValue>
</operation>

<operation id="730" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:242 %sliding_window_buffer_samples_sample_V_3_4_load = load i5 %sliding_window_buffer_samples_sample_V_3_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_4_load"/></StgValue>
</operation>

<operation id="731" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:244 %sliding_window_buffer_samples_sample_V_3_3_load = load i5 %sliding_window_buffer_samples_sample_V_3_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_3_load"/></StgValue>
</operation>

<operation id="732" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:246 %sliding_window_buffer_samples_sample_V_3_2_load = load i5 %sliding_window_buffer_samples_sample_V_3_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_2_load"/></StgValue>
</operation>

<operation id="733" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:248 %sliding_window_buffer_samples_sample_V_3_1_load = load i5 %sliding_window_buffer_samples_sample_V_3_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_1_load"/></StgValue>
</operation>

<operation id="734" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:250 %sliding_window_buffer_samples_sample_V_3_0_load = load i5 %sliding_window_buffer_samples_sample_V_3_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_0_load"/></StgValue>
</operation>

<operation id="735" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:252 %sliding_window_buffer_samples_timestamp_V_2_11_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_11_load"/></StgValue>
</operation>

<operation id="736" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:254 %sliding_window_buffer_samples_timestamp_V_2_10_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_10_load"/></StgValue>
</operation>

<operation id="737" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:256 %sliding_window_buffer_samples_timestamp_V_2_9_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_9_load"/></StgValue>
</operation>

<operation id="738" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:258 %sliding_window_buffer_samples_timestamp_V_2_8_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_8_load"/></StgValue>
</operation>

<operation id="739" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:260 %sliding_window_buffer_samples_timestamp_V_2_7_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_7_load"/></StgValue>
</operation>

<operation id="740" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:262 %sliding_window_buffer_samples_timestamp_V_2_6_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_6_load"/></StgValue>
</operation>

<operation id="741" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:264 %sliding_window_buffer_samples_timestamp_V_2_5_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_5_load"/></StgValue>
</operation>

<operation id="742" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:266 %sliding_window_buffer_samples_timestamp_V_2_4_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_4_load"/></StgValue>
</operation>

<operation id="743" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:268 %sliding_window_buffer_samples_timestamp_V_2_3_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_3_load"/></StgValue>
</operation>

<operation id="744" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:270 %sliding_window_buffer_samples_timestamp_V_2_2_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_2_load"/></StgValue>
</operation>

<operation id="745" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:272 %sliding_window_buffer_samples_timestamp_V_2_1_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_1_load"/></StgValue>
</operation>

<operation id="746" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:274 %sliding_window_buffer_samples_timestamp_V_2_0_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_0_load"/></StgValue>
</operation>

<operation id="747" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:276 %sliding_window_buffer_samples_sample_V_2_11_load = load i5 %sliding_window_buffer_samples_sample_V_2_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_11_load"/></StgValue>
</operation>

<operation id="748" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:278 %sliding_window_buffer_samples_sample_V_2_10_load = load i5 %sliding_window_buffer_samples_sample_V_2_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_10_load"/></StgValue>
</operation>

<operation id="749" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:280 %sliding_window_buffer_samples_sample_V_2_9_load = load i5 %sliding_window_buffer_samples_sample_V_2_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_9_load"/></StgValue>
</operation>

<operation id="750" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:282 %sliding_window_buffer_samples_sample_V_2_8_load = load i5 %sliding_window_buffer_samples_sample_V_2_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_8_load"/></StgValue>
</operation>

<operation id="751" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:284 %sliding_window_buffer_samples_sample_V_2_7_load = load i5 %sliding_window_buffer_samples_sample_V_2_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_7_load"/></StgValue>
</operation>

<operation id="752" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:286 %sliding_window_buffer_samples_sample_V_2_6_load = load i5 %sliding_window_buffer_samples_sample_V_2_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_6_load"/></StgValue>
</operation>

<operation id="753" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:288 %sliding_window_buffer_samples_sample_V_2_5_load = load i5 %sliding_window_buffer_samples_sample_V_2_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_5_load"/></StgValue>
</operation>

<operation id="754" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:290 %sliding_window_buffer_samples_sample_V_2_4_load = load i5 %sliding_window_buffer_samples_sample_V_2_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_4_load"/></StgValue>
</operation>

<operation id="755" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:292 %sliding_window_buffer_samples_sample_V_2_3_load = load i5 %sliding_window_buffer_samples_sample_V_2_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_3_load"/></StgValue>
</operation>

<operation id="756" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:294 %sliding_window_buffer_samples_sample_V_2_2_load = load i5 %sliding_window_buffer_samples_sample_V_2_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_2_load"/></StgValue>
</operation>

<operation id="757" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:296 %sliding_window_buffer_samples_sample_V_2_1_load = load i5 %sliding_window_buffer_samples_sample_V_2_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_1_load"/></StgValue>
</operation>

<operation id="758" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:298 %sliding_window_buffer_samples_sample_V_2_0_load = load i5 %sliding_window_buffer_samples_sample_V_2_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_0_load"/></StgValue>
</operation>

<operation id="759" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:443 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_2_0_load, i3 %sample_period_samples_0_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="760" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:444 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_2_1_load, i3 %sample_period_samples_1_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="761" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:445 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_2_2_load, i3 %sample_period_samples_2_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="762" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:446 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_2_3_load, i3 %sample_period_samples_3_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="763" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:447 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_2_4_load, i3 %sample_period_samples_4_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="764" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:448 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_2_5_load, i3 %sample_period_samples_5_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="765" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:449 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_2_6_load, i3 %sample_period_samples_6_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="766" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:450 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_2_7_load, i3 %sample_period_samples_7_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="767" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:451 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_2_8_load, i3 %sample_period_samples_8_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="768" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:452 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_2_9_load, i3 %sample_period_samples_9_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="769" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:453 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_2_10_load, i3 %sample_period_samples_10_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="770" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:454 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_2_11_load, i3 %sample_period_samples_11_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="771" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:455 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_2_0_load, i3 %sample_period_samples_0_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="772" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:456 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_2_1_load, i3 %sample_period_samples_1_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="773" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:457 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_2_2_load, i3 %sample_period_samples_2_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="774" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:458 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_2_3_load, i3 %sample_period_samples_3_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="775" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:459 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_2_4_load, i3 %sample_period_samples_4_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="776" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:460 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_2_5_load, i3 %sample_period_samples_5_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="777" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:461 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_2_6_load, i3 %sample_period_samples_6_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="778" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:462 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_2_7_load, i3 %sample_period_samples_7_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="779" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:463 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_2_8_load, i3 %sample_period_samples_8_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="780" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:464 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_2_9_load, i3 %sample_period_samples_9_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="781" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:465 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_2_10_load, i3 %sample_period_samples_10_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="782" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:466 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_2_11_load, i3 %sample_period_samples_11_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="783" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:467 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_3_0_load, i3 %sample_period_samples_0_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="784" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:468 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_3_1_load, i3 %sample_period_samples_1_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="785" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:469 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_3_2_load, i3 %sample_period_samples_2_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="786" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:470 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_3_3_load, i3 %sample_period_samples_3_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="787" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:471 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_3_4_load, i3 %sample_period_samples_4_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="788" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:472 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_3_5_load, i3 %sample_period_samples_5_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="789" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:473 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_3_6_load, i3 %sample_period_samples_6_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="790" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:474 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_3_7_load, i3 %sample_period_samples_7_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="791" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:475 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_3_8_load, i3 %sample_period_samples_8_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="792" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:476 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_3_9_load, i3 %sample_period_samples_9_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="793" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:477 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_3_10_load, i3 %sample_period_samples_10_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="794" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:478 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_3_11_load, i3 %sample_period_samples_11_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="795" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:479 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_3_0_load, i3 %sample_period_samples_0_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="796" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:480 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_3_1_load, i3 %sample_period_samples_1_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="797" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:481 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_3_2_load, i3 %sample_period_samples_2_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="798" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:482 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_3_3_load, i3 %sample_period_samples_3_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="799" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:483 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_3_4_load, i3 %sample_period_samples_4_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="800" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:484 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_3_5_load, i3 %sample_period_samples_5_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="801" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:485 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_3_6_load, i3 %sample_period_samples_6_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="802" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:486 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_3_7_load, i3 %sample_period_samples_7_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="803" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:487 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_3_8_load, i3 %sample_period_samples_8_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="804" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:488 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_3_9_load, i3 %sample_period_samples_9_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="805" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:489 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_3_10_load, i3 %sample_period_samples_10_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="806" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:490 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_3_11_load, i3 %sample_period_samples_11_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="807" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:11 %sliding_window_buffer_samples_timestamp_V_7_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_11_addr"/></StgValue>
</operation>

<operation id="808" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:12 %sliding_window_buffer_samples_timestamp_V_7_11_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_11_load"/></StgValue>
</operation>

<operation id="809" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:13 %sliding_window_buffer_samples_timestamp_V_7_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_10_addr"/></StgValue>
</operation>

<operation id="810" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:14 %sliding_window_buffer_samples_timestamp_V_7_10_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_10_load"/></StgValue>
</operation>

<operation id="811" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:15 %sliding_window_buffer_samples_timestamp_V_7_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_9_addr"/></StgValue>
</operation>

<operation id="812" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:16 %sliding_window_buffer_samples_timestamp_V_7_9_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_9_load"/></StgValue>
</operation>

<operation id="813" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:17 %sliding_window_buffer_samples_timestamp_V_7_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_8_addr"/></StgValue>
</operation>

<operation id="814" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:18 %sliding_window_buffer_samples_timestamp_V_7_8_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_8_load"/></StgValue>
</operation>

<operation id="815" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:19 %sliding_window_buffer_samples_timestamp_V_7_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_7_addr"/></StgValue>
</operation>

<operation id="816" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:20 %sliding_window_buffer_samples_timestamp_V_7_7_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_7_load"/></StgValue>
</operation>

<operation id="817" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:21 %sliding_window_buffer_samples_timestamp_V_7_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_6_addr"/></StgValue>
</operation>

<operation id="818" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:22 %sliding_window_buffer_samples_timestamp_V_7_6_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_6_load"/></StgValue>
</operation>

<operation id="819" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:23 %sliding_window_buffer_samples_timestamp_V_7_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_5_addr"/></StgValue>
</operation>

<operation id="820" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:24 %sliding_window_buffer_samples_timestamp_V_7_5_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_5_load"/></StgValue>
</operation>

<operation id="821" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:25 %sliding_window_buffer_samples_timestamp_V_7_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_4_addr"/></StgValue>
</operation>

<operation id="822" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:26 %sliding_window_buffer_samples_timestamp_V_7_4_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_4_load"/></StgValue>
</operation>

<operation id="823" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:27 %sliding_window_buffer_samples_timestamp_V_7_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_3_addr"/></StgValue>
</operation>

<operation id="824" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:28 %sliding_window_buffer_samples_timestamp_V_7_3_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_3_load"/></StgValue>
</operation>

<operation id="825" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:29 %sliding_window_buffer_samples_timestamp_V_7_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_2_addr"/></StgValue>
</operation>

<operation id="826" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:30 %sliding_window_buffer_samples_timestamp_V_7_2_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_2_load"/></StgValue>
</operation>

<operation id="827" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:31 %sliding_window_buffer_samples_timestamp_V_7_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_1_addr"/></StgValue>
</operation>

<operation id="828" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:32 %sliding_window_buffer_samples_timestamp_V_7_1_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_1_load"/></StgValue>
</operation>

<operation id="829" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:33 %sliding_window_buffer_samples_timestamp_V_7_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_0_addr"/></StgValue>
</operation>

<operation id="830" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:34 %sliding_window_buffer_samples_timestamp_V_7_0_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_0_load"/></StgValue>
</operation>

<operation id="831" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:35 %sliding_window_buffer_samples_sample_V_7_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_11_addr"/></StgValue>
</operation>

<operation id="832" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:36 %sliding_window_buffer_samples_sample_V_7_11_load = load i5 %sliding_window_buffer_samples_sample_V_7_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_11_load"/></StgValue>
</operation>

<operation id="833" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:37 %sliding_window_buffer_samples_sample_V_7_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_10_addr"/></StgValue>
</operation>

<operation id="834" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:38 %sliding_window_buffer_samples_sample_V_7_10_load = load i5 %sliding_window_buffer_samples_sample_V_7_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_10_load"/></StgValue>
</operation>

<operation id="835" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:39 %sliding_window_buffer_samples_sample_V_7_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_9_addr"/></StgValue>
</operation>

<operation id="836" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:40 %sliding_window_buffer_samples_sample_V_7_9_load = load i5 %sliding_window_buffer_samples_sample_V_7_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_9_load"/></StgValue>
</operation>

<operation id="837" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:41 %sliding_window_buffer_samples_sample_V_7_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_8_addr"/></StgValue>
</operation>

<operation id="838" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:42 %sliding_window_buffer_samples_sample_V_7_8_load = load i5 %sliding_window_buffer_samples_sample_V_7_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_8_load"/></StgValue>
</operation>

<operation id="839" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:43 %sliding_window_buffer_samples_sample_V_7_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_7_addr"/></StgValue>
</operation>

<operation id="840" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:44 %sliding_window_buffer_samples_sample_V_7_7_load = load i5 %sliding_window_buffer_samples_sample_V_7_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_7_load"/></StgValue>
</operation>

<operation id="841" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:45 %sliding_window_buffer_samples_sample_V_7_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_6_addr"/></StgValue>
</operation>

<operation id="842" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:46 %sliding_window_buffer_samples_sample_V_7_6_load = load i5 %sliding_window_buffer_samples_sample_V_7_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_6_load"/></StgValue>
</operation>

<operation id="843" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:47 %sliding_window_buffer_samples_sample_V_7_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_5_addr"/></StgValue>
</operation>

<operation id="844" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:48 %sliding_window_buffer_samples_sample_V_7_5_load = load i5 %sliding_window_buffer_samples_sample_V_7_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_5_load"/></StgValue>
</operation>

<operation id="845" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:49 %sliding_window_buffer_samples_sample_V_7_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_4_addr"/></StgValue>
</operation>

<operation id="846" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:50 %sliding_window_buffer_samples_sample_V_7_4_load = load i5 %sliding_window_buffer_samples_sample_V_7_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_4_load"/></StgValue>
</operation>

<operation id="847" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:51 %sliding_window_buffer_samples_sample_V_7_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_3_addr"/></StgValue>
</operation>

<operation id="848" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:52 %sliding_window_buffer_samples_sample_V_7_3_load = load i5 %sliding_window_buffer_samples_sample_V_7_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_3_load"/></StgValue>
</operation>

<operation id="849" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:53 %sliding_window_buffer_samples_sample_V_7_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_2_addr"/></StgValue>
</operation>

<operation id="850" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:54 %sliding_window_buffer_samples_sample_V_7_2_load = load i5 %sliding_window_buffer_samples_sample_V_7_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_2_load"/></StgValue>
</operation>

<operation id="851" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:55 %sliding_window_buffer_samples_sample_V_7_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_1_addr"/></StgValue>
</operation>

<operation id="852" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:56 %sliding_window_buffer_samples_sample_V_7_1_load = load i5 %sliding_window_buffer_samples_sample_V_7_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_1_load"/></StgValue>
</operation>

<operation id="853" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:57 %sliding_window_buffer_samples_sample_V_7_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_0_addr"/></StgValue>
</operation>

<operation id="854" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:58 %sliding_window_buffer_samples_sample_V_7_0_load = load i5 %sliding_window_buffer_samples_sample_V_7_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_0_load"/></StgValue>
</operation>

<operation id="855" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:59 %sliding_window_buffer_samples_timestamp_V_6_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_11_addr"/></StgValue>
</operation>

<operation id="856" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:60 %sliding_window_buffer_samples_timestamp_V_6_11_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_11_load"/></StgValue>
</operation>

<operation id="857" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:61 %sliding_window_buffer_samples_timestamp_V_6_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_10_addr"/></StgValue>
</operation>

<operation id="858" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:62 %sliding_window_buffer_samples_timestamp_V_6_10_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_10_load"/></StgValue>
</operation>

<operation id="859" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:63 %sliding_window_buffer_samples_timestamp_V_6_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_9_addr"/></StgValue>
</operation>

<operation id="860" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:64 %sliding_window_buffer_samples_timestamp_V_6_9_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_9_load"/></StgValue>
</operation>

<operation id="861" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:65 %sliding_window_buffer_samples_timestamp_V_6_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_8_addr"/></StgValue>
</operation>

<operation id="862" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:66 %sliding_window_buffer_samples_timestamp_V_6_8_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_8_load"/></StgValue>
</operation>

<operation id="863" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:67 %sliding_window_buffer_samples_timestamp_V_6_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_7_addr"/></StgValue>
</operation>

<operation id="864" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:68 %sliding_window_buffer_samples_timestamp_V_6_7_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_7_load"/></StgValue>
</operation>

<operation id="865" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:69 %sliding_window_buffer_samples_timestamp_V_6_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_6_addr"/></StgValue>
</operation>

<operation id="866" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:70 %sliding_window_buffer_samples_timestamp_V_6_6_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_6_load"/></StgValue>
</operation>

<operation id="867" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:71 %sliding_window_buffer_samples_timestamp_V_6_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_5_addr"/></StgValue>
</operation>

<operation id="868" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:72 %sliding_window_buffer_samples_timestamp_V_6_5_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_5_load"/></StgValue>
</operation>

<operation id="869" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:73 %sliding_window_buffer_samples_timestamp_V_6_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_4_addr"/></StgValue>
</operation>

<operation id="870" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:74 %sliding_window_buffer_samples_timestamp_V_6_4_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_4_load"/></StgValue>
</operation>

<operation id="871" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:75 %sliding_window_buffer_samples_timestamp_V_6_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_3_addr"/></StgValue>
</operation>

<operation id="872" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:76 %sliding_window_buffer_samples_timestamp_V_6_3_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_3_load"/></StgValue>
</operation>

<operation id="873" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:77 %sliding_window_buffer_samples_timestamp_V_6_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_2_addr"/></StgValue>
</operation>

<operation id="874" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:78 %sliding_window_buffer_samples_timestamp_V_6_2_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_2_load"/></StgValue>
</operation>

<operation id="875" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:79 %sliding_window_buffer_samples_timestamp_V_6_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_1_addr"/></StgValue>
</operation>

<operation id="876" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:80 %sliding_window_buffer_samples_timestamp_V_6_1_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_1_load"/></StgValue>
</operation>

<operation id="877" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:81 %sliding_window_buffer_samples_timestamp_V_6_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_0_addr"/></StgValue>
</operation>

<operation id="878" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:82 %sliding_window_buffer_samples_timestamp_V_6_0_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_0_load"/></StgValue>
</operation>

<operation id="879" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:83 %sliding_window_buffer_samples_sample_V_6_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_11_addr"/></StgValue>
</operation>

<operation id="880" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:84 %sliding_window_buffer_samples_sample_V_6_11_load = load i5 %sliding_window_buffer_samples_sample_V_6_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_11_load"/></StgValue>
</operation>

<operation id="881" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:85 %sliding_window_buffer_samples_sample_V_6_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_10_addr"/></StgValue>
</operation>

<operation id="882" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:86 %sliding_window_buffer_samples_sample_V_6_10_load = load i5 %sliding_window_buffer_samples_sample_V_6_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_10_load"/></StgValue>
</operation>

<operation id="883" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:87 %sliding_window_buffer_samples_sample_V_6_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_9_addr"/></StgValue>
</operation>

<operation id="884" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:88 %sliding_window_buffer_samples_sample_V_6_9_load = load i5 %sliding_window_buffer_samples_sample_V_6_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_9_load"/></StgValue>
</operation>

<operation id="885" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:89 %sliding_window_buffer_samples_sample_V_6_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_8_addr"/></StgValue>
</operation>

<operation id="886" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:90 %sliding_window_buffer_samples_sample_V_6_8_load = load i5 %sliding_window_buffer_samples_sample_V_6_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_8_load"/></StgValue>
</operation>

<operation id="887" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:91 %sliding_window_buffer_samples_sample_V_6_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_7_addr"/></StgValue>
</operation>

<operation id="888" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:92 %sliding_window_buffer_samples_sample_V_6_7_load = load i5 %sliding_window_buffer_samples_sample_V_6_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_7_load"/></StgValue>
</operation>

<operation id="889" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:93 %sliding_window_buffer_samples_sample_V_6_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_6_addr"/></StgValue>
</operation>

<operation id="890" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:94 %sliding_window_buffer_samples_sample_V_6_6_load = load i5 %sliding_window_buffer_samples_sample_V_6_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_6_load"/></StgValue>
</operation>

<operation id="891" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:95 %sliding_window_buffer_samples_sample_V_6_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_5_addr"/></StgValue>
</operation>

<operation id="892" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:96 %sliding_window_buffer_samples_sample_V_6_5_load = load i5 %sliding_window_buffer_samples_sample_V_6_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_5_load"/></StgValue>
</operation>

<operation id="893" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:97 %sliding_window_buffer_samples_sample_V_6_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_4_addr"/></StgValue>
</operation>

<operation id="894" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:98 %sliding_window_buffer_samples_sample_V_6_4_load = load i5 %sliding_window_buffer_samples_sample_V_6_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_4_load"/></StgValue>
</operation>

<operation id="895" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:99 %sliding_window_buffer_samples_sample_V_6_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_3_addr"/></StgValue>
</operation>

<operation id="896" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:100 %sliding_window_buffer_samples_sample_V_6_3_load = load i5 %sliding_window_buffer_samples_sample_V_6_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_3_load"/></StgValue>
</operation>

<operation id="897" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:101 %sliding_window_buffer_samples_sample_V_6_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_2_addr"/></StgValue>
</operation>

<operation id="898" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:102 %sliding_window_buffer_samples_sample_V_6_2_load = load i5 %sliding_window_buffer_samples_sample_V_6_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_2_load"/></StgValue>
</operation>

<operation id="899" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:103 %sliding_window_buffer_samples_sample_V_6_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_1_addr"/></StgValue>
</operation>

<operation id="900" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:104 %sliding_window_buffer_samples_sample_V_6_1_load = load i5 %sliding_window_buffer_samples_sample_V_6_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_1_load"/></StgValue>
</operation>

<operation id="901" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:105 %sliding_window_buffer_samples_sample_V_6_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_0_addr"/></StgValue>
</operation>

<operation id="902" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:106 %sliding_window_buffer_samples_sample_V_6_0_load = load i5 %sliding_window_buffer_samples_sample_V_6_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_0_load"/></StgValue>
</operation>

<operation id="903" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:108 %sliding_window_buffer_samples_timestamp_V_5_11_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_11_load"/></StgValue>
</operation>

<operation id="904" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:110 %sliding_window_buffer_samples_timestamp_V_5_10_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_10_load"/></StgValue>
</operation>

<operation id="905" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:112 %sliding_window_buffer_samples_timestamp_V_5_9_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_9_load"/></StgValue>
</operation>

<operation id="906" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:114 %sliding_window_buffer_samples_timestamp_V_5_8_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_8_load"/></StgValue>
</operation>

<operation id="907" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:116 %sliding_window_buffer_samples_timestamp_V_5_7_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_7_load"/></StgValue>
</operation>

<operation id="908" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:118 %sliding_window_buffer_samples_timestamp_V_5_6_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_6_load"/></StgValue>
</operation>

<operation id="909" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:120 %sliding_window_buffer_samples_timestamp_V_5_5_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_5_load"/></StgValue>
</operation>

<operation id="910" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:122 %sliding_window_buffer_samples_timestamp_V_5_4_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_4_load"/></StgValue>
</operation>

<operation id="911" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:124 %sliding_window_buffer_samples_timestamp_V_5_3_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_3_load"/></StgValue>
</operation>

<operation id="912" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:126 %sliding_window_buffer_samples_timestamp_V_5_2_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_2_load"/></StgValue>
</operation>

<operation id="913" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:128 %sliding_window_buffer_samples_timestamp_V_5_1_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_1_load"/></StgValue>
</operation>

<operation id="914" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:130 %sliding_window_buffer_samples_timestamp_V_5_0_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_0_load"/></StgValue>
</operation>

<operation id="915" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:132 %sliding_window_buffer_samples_sample_V_5_11_load = load i5 %sliding_window_buffer_samples_sample_V_5_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_11_load"/></StgValue>
</operation>

<operation id="916" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:134 %sliding_window_buffer_samples_sample_V_5_10_load = load i5 %sliding_window_buffer_samples_sample_V_5_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_10_load"/></StgValue>
</operation>

<operation id="917" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:136 %sliding_window_buffer_samples_sample_V_5_9_load = load i5 %sliding_window_buffer_samples_sample_V_5_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_9_load"/></StgValue>
</operation>

<operation id="918" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:138 %sliding_window_buffer_samples_sample_V_5_8_load = load i5 %sliding_window_buffer_samples_sample_V_5_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_8_load"/></StgValue>
</operation>

<operation id="919" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:140 %sliding_window_buffer_samples_sample_V_5_7_load = load i5 %sliding_window_buffer_samples_sample_V_5_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_7_load"/></StgValue>
</operation>

<operation id="920" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:142 %sliding_window_buffer_samples_sample_V_5_6_load = load i5 %sliding_window_buffer_samples_sample_V_5_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_6_load"/></StgValue>
</operation>

<operation id="921" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:144 %sliding_window_buffer_samples_sample_V_5_5_load = load i5 %sliding_window_buffer_samples_sample_V_5_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_5_load"/></StgValue>
</operation>

<operation id="922" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:146 %sliding_window_buffer_samples_sample_V_5_4_load = load i5 %sliding_window_buffer_samples_sample_V_5_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_4_load"/></StgValue>
</operation>

<operation id="923" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:148 %sliding_window_buffer_samples_sample_V_5_3_load = load i5 %sliding_window_buffer_samples_sample_V_5_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_3_load"/></StgValue>
</operation>

<operation id="924" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:150 %sliding_window_buffer_samples_sample_V_5_2_load = load i5 %sliding_window_buffer_samples_sample_V_5_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_2_load"/></StgValue>
</operation>

<operation id="925" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:152 %sliding_window_buffer_samples_sample_V_5_1_load = load i5 %sliding_window_buffer_samples_sample_V_5_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_1_load"/></StgValue>
</operation>

<operation id="926" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:154 %sliding_window_buffer_samples_sample_V_5_0_load = load i5 %sliding_window_buffer_samples_sample_V_5_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_0_load"/></StgValue>
</operation>

<operation id="927" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:156 %sliding_window_buffer_samples_timestamp_V_4_11_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_11_load"/></StgValue>
</operation>

<operation id="928" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:158 %sliding_window_buffer_samples_timestamp_V_4_10_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_10_load"/></StgValue>
</operation>

<operation id="929" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:160 %sliding_window_buffer_samples_timestamp_V_4_9_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_9_load"/></StgValue>
</operation>

<operation id="930" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:162 %sliding_window_buffer_samples_timestamp_V_4_8_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_8_load"/></StgValue>
</operation>

<operation id="931" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:164 %sliding_window_buffer_samples_timestamp_V_4_7_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_7_load"/></StgValue>
</operation>

<operation id="932" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:166 %sliding_window_buffer_samples_timestamp_V_4_6_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_6_load"/></StgValue>
</operation>

<operation id="933" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:168 %sliding_window_buffer_samples_timestamp_V_4_5_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_5_load"/></StgValue>
</operation>

<operation id="934" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:170 %sliding_window_buffer_samples_timestamp_V_4_4_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_4_load"/></StgValue>
</operation>

<operation id="935" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:172 %sliding_window_buffer_samples_timestamp_V_4_3_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_3_load"/></StgValue>
</operation>

<operation id="936" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:174 %sliding_window_buffer_samples_timestamp_V_4_2_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_2_load"/></StgValue>
</operation>

<operation id="937" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:176 %sliding_window_buffer_samples_timestamp_V_4_1_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_1_load"/></StgValue>
</operation>

<operation id="938" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:178 %sliding_window_buffer_samples_timestamp_V_4_0_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_0_load"/></StgValue>
</operation>

<operation id="939" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:180 %sliding_window_buffer_samples_sample_V_4_11_load = load i5 %sliding_window_buffer_samples_sample_V_4_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_11_load"/></StgValue>
</operation>

<operation id="940" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:182 %sliding_window_buffer_samples_sample_V_4_10_load = load i5 %sliding_window_buffer_samples_sample_V_4_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_10_load"/></StgValue>
</operation>

<operation id="941" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:184 %sliding_window_buffer_samples_sample_V_4_9_load = load i5 %sliding_window_buffer_samples_sample_V_4_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_9_load"/></StgValue>
</operation>

<operation id="942" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:186 %sliding_window_buffer_samples_sample_V_4_8_load = load i5 %sliding_window_buffer_samples_sample_V_4_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_8_load"/></StgValue>
</operation>

<operation id="943" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:188 %sliding_window_buffer_samples_sample_V_4_7_load = load i5 %sliding_window_buffer_samples_sample_V_4_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_7_load"/></StgValue>
</operation>

<operation id="944" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:190 %sliding_window_buffer_samples_sample_V_4_6_load = load i5 %sliding_window_buffer_samples_sample_V_4_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_6_load"/></StgValue>
</operation>

<operation id="945" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:192 %sliding_window_buffer_samples_sample_V_4_5_load = load i5 %sliding_window_buffer_samples_sample_V_4_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_5_load"/></StgValue>
</operation>

<operation id="946" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:194 %sliding_window_buffer_samples_sample_V_4_4_load = load i5 %sliding_window_buffer_samples_sample_V_4_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_4_load"/></StgValue>
</operation>

<operation id="947" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:196 %sliding_window_buffer_samples_sample_V_4_3_load = load i5 %sliding_window_buffer_samples_sample_V_4_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_3_load"/></StgValue>
</operation>

<operation id="948" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:198 %sliding_window_buffer_samples_sample_V_4_2_load = load i5 %sliding_window_buffer_samples_sample_V_4_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_2_load"/></StgValue>
</operation>

<operation id="949" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:200 %sliding_window_buffer_samples_sample_V_4_1_load = load i5 %sliding_window_buffer_samples_sample_V_4_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_1_load"/></StgValue>
</operation>

<operation id="950" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:202 %sliding_window_buffer_samples_sample_V_4_0_load = load i5 %sliding_window_buffer_samples_sample_V_4_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_0_load"/></StgValue>
</operation>

<operation id="951" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:491 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_4_0_load, i3 %sample_period_samples_0_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="952" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:492 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_4_1_load, i3 %sample_period_samples_1_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="953" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:493 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_4_2_load, i3 %sample_period_samples_2_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="954" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:494 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_4_3_load, i3 %sample_period_samples_3_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="955" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:495 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_4_4_load, i3 %sample_period_samples_4_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="956" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:496 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_4_5_load, i3 %sample_period_samples_5_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="957" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:497 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_4_6_load, i3 %sample_period_samples_6_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="958" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:498 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_4_7_load, i3 %sample_period_samples_7_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="959" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:499 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_4_8_load, i3 %sample_period_samples_8_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="960" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:500 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_4_9_load, i3 %sample_period_samples_9_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="961" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:501 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_4_10_load, i3 %sample_period_samples_10_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="962" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:502 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_4_11_load, i3 %sample_period_samples_11_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="963" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:503 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_4_0_load, i3 %sample_period_samples_0_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="964" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:504 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_4_1_load, i3 %sample_period_samples_1_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="965" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:505 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_4_2_load, i3 %sample_period_samples_2_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="966" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:506 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_4_3_load, i3 %sample_period_samples_3_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="967" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:507 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_4_4_load, i3 %sample_period_samples_4_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="968" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:508 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_4_5_load, i3 %sample_period_samples_5_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="969" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:509 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_4_6_load, i3 %sample_period_samples_6_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="970" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:510 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_4_7_load, i3 %sample_period_samples_7_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="971" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:511 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_4_8_load, i3 %sample_period_samples_8_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="972" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:512 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_4_9_load, i3 %sample_period_samples_9_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="973" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:513 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_4_10_load, i3 %sample_period_samples_10_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="974" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:514 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_4_11_load, i3 %sample_period_samples_11_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="975" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:515 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_5_0_load, i3 %sample_period_samples_0_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="976" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:516 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_5_1_load, i3 %sample_period_samples_1_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="977" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:517 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_5_2_load, i3 %sample_period_samples_2_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="978" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:518 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_5_3_load, i3 %sample_period_samples_3_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="979" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:519 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_5_4_load, i3 %sample_period_samples_4_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="980" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:520 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_5_5_load, i3 %sample_period_samples_5_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="981" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:521 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_5_6_load, i3 %sample_period_samples_6_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="982" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:522 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_5_7_load, i3 %sample_period_samples_7_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="983" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:523 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_5_8_load, i3 %sample_period_samples_8_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="984" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:524 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_5_9_load, i3 %sample_period_samples_9_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="985" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:525 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_5_10_load, i3 %sample_period_samples_10_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="986" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:526 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_5_11_load, i3 %sample_period_samples_11_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="987" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:527 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_5_0_load, i3 %sample_period_samples_0_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="988" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:528 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_5_1_load, i3 %sample_period_samples_1_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="989" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:529 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_5_2_load, i3 %sample_period_samples_2_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="990" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:530 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_5_3_load, i3 %sample_period_samples_3_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="991" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:531 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_5_4_load, i3 %sample_period_samples_4_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="992" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:532 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_5_5_load, i3 %sample_period_samples_5_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="993" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:533 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_5_6_load, i3 %sample_period_samples_6_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="994" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:534 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_5_7_load, i3 %sample_period_samples_7_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="995" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:535 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_5_8_load, i3 %sample_period_samples_8_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="996" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:536 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_5_9_load, i3 %sample_period_samples_9_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="997" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:537 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_5_10_load, i3 %sample_period_samples_10_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="998" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:538 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_5_11_load, i3 %sample_period_samples_11_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="999" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6_ifconv:0 %specloopname_ln173 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29

]]></Node>
<StgValue><ssdm name="specloopname_ln173"/></StgValue>
</operation>

<operation id="1000" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:12 %sliding_window_buffer_samples_timestamp_V_7_11_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_11_load"/></StgValue>
</operation>

<operation id="1001" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:14 %sliding_window_buffer_samples_timestamp_V_7_10_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_10_load"/></StgValue>
</operation>

<operation id="1002" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:16 %sliding_window_buffer_samples_timestamp_V_7_9_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_9_load"/></StgValue>
</operation>

<operation id="1003" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:18 %sliding_window_buffer_samples_timestamp_V_7_8_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_8_load"/></StgValue>
</operation>

<operation id="1004" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:20 %sliding_window_buffer_samples_timestamp_V_7_7_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_7_load"/></StgValue>
</operation>

<operation id="1005" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:22 %sliding_window_buffer_samples_timestamp_V_7_6_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_6_load"/></StgValue>
</operation>

<operation id="1006" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:24 %sliding_window_buffer_samples_timestamp_V_7_5_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_5_load"/></StgValue>
</operation>

<operation id="1007" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:26 %sliding_window_buffer_samples_timestamp_V_7_4_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_4_load"/></StgValue>
</operation>

<operation id="1008" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:28 %sliding_window_buffer_samples_timestamp_V_7_3_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_3_load"/></StgValue>
</operation>

<operation id="1009" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:30 %sliding_window_buffer_samples_timestamp_V_7_2_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_2_load"/></StgValue>
</operation>

<operation id="1010" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:32 %sliding_window_buffer_samples_timestamp_V_7_1_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_1_load"/></StgValue>
</operation>

<operation id="1011" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:34 %sliding_window_buffer_samples_timestamp_V_7_0_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_0_load"/></StgValue>
</operation>

<operation id="1012" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:36 %sliding_window_buffer_samples_sample_V_7_11_load = load i5 %sliding_window_buffer_samples_sample_V_7_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_11_load"/></StgValue>
</operation>

<operation id="1013" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:38 %sliding_window_buffer_samples_sample_V_7_10_load = load i5 %sliding_window_buffer_samples_sample_V_7_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_10_load"/></StgValue>
</operation>

<operation id="1014" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:40 %sliding_window_buffer_samples_sample_V_7_9_load = load i5 %sliding_window_buffer_samples_sample_V_7_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_9_load"/></StgValue>
</operation>

<operation id="1015" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:42 %sliding_window_buffer_samples_sample_V_7_8_load = load i5 %sliding_window_buffer_samples_sample_V_7_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_8_load"/></StgValue>
</operation>

<operation id="1016" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:44 %sliding_window_buffer_samples_sample_V_7_7_load = load i5 %sliding_window_buffer_samples_sample_V_7_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_7_load"/></StgValue>
</operation>

<operation id="1017" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:46 %sliding_window_buffer_samples_sample_V_7_6_load = load i5 %sliding_window_buffer_samples_sample_V_7_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_6_load"/></StgValue>
</operation>

<operation id="1018" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:48 %sliding_window_buffer_samples_sample_V_7_5_load = load i5 %sliding_window_buffer_samples_sample_V_7_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_5_load"/></StgValue>
</operation>

<operation id="1019" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:50 %sliding_window_buffer_samples_sample_V_7_4_load = load i5 %sliding_window_buffer_samples_sample_V_7_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_4_load"/></StgValue>
</operation>

<operation id="1020" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:52 %sliding_window_buffer_samples_sample_V_7_3_load = load i5 %sliding_window_buffer_samples_sample_V_7_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_3_load"/></StgValue>
</operation>

<operation id="1021" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:54 %sliding_window_buffer_samples_sample_V_7_2_load = load i5 %sliding_window_buffer_samples_sample_V_7_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_2_load"/></StgValue>
</operation>

<operation id="1022" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:56 %sliding_window_buffer_samples_sample_V_7_1_load = load i5 %sliding_window_buffer_samples_sample_V_7_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_1_load"/></StgValue>
</operation>

<operation id="1023" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:58 %sliding_window_buffer_samples_sample_V_7_0_load = load i5 %sliding_window_buffer_samples_sample_V_7_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_0_load"/></StgValue>
</operation>

<operation id="1024" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:60 %sliding_window_buffer_samples_timestamp_V_6_11_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_11_load"/></StgValue>
</operation>

<operation id="1025" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:62 %sliding_window_buffer_samples_timestamp_V_6_10_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_10_load"/></StgValue>
</operation>

<operation id="1026" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:64 %sliding_window_buffer_samples_timestamp_V_6_9_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_9_load"/></StgValue>
</operation>

<operation id="1027" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:66 %sliding_window_buffer_samples_timestamp_V_6_8_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_8_load"/></StgValue>
</operation>

<operation id="1028" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:68 %sliding_window_buffer_samples_timestamp_V_6_7_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_7_load"/></StgValue>
</operation>

<operation id="1029" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:70 %sliding_window_buffer_samples_timestamp_V_6_6_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_6_load"/></StgValue>
</operation>

<operation id="1030" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:72 %sliding_window_buffer_samples_timestamp_V_6_5_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_5_load"/></StgValue>
</operation>

<operation id="1031" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:74 %sliding_window_buffer_samples_timestamp_V_6_4_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_4_load"/></StgValue>
</operation>

<operation id="1032" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:76 %sliding_window_buffer_samples_timestamp_V_6_3_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_3_load"/></StgValue>
</operation>

<operation id="1033" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:78 %sliding_window_buffer_samples_timestamp_V_6_2_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_2_load"/></StgValue>
</operation>

<operation id="1034" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:80 %sliding_window_buffer_samples_timestamp_V_6_1_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_1_load"/></StgValue>
</operation>

<operation id="1035" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="20" op_0_bw="5">
<![CDATA[
.split6_ifconv:82 %sliding_window_buffer_samples_timestamp_V_6_0_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_0_load"/></StgValue>
</operation>

<operation id="1036" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:84 %sliding_window_buffer_samples_sample_V_6_11_load = load i5 %sliding_window_buffer_samples_sample_V_6_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_11_load"/></StgValue>
</operation>

<operation id="1037" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:86 %sliding_window_buffer_samples_sample_V_6_10_load = load i5 %sliding_window_buffer_samples_sample_V_6_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_10_load"/></StgValue>
</operation>

<operation id="1038" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:88 %sliding_window_buffer_samples_sample_V_6_9_load = load i5 %sliding_window_buffer_samples_sample_V_6_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_9_load"/></StgValue>
</operation>

<operation id="1039" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:90 %sliding_window_buffer_samples_sample_V_6_8_load = load i5 %sliding_window_buffer_samples_sample_V_6_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_8_load"/></StgValue>
</operation>

<operation id="1040" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:92 %sliding_window_buffer_samples_sample_V_6_7_load = load i5 %sliding_window_buffer_samples_sample_V_6_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_7_load"/></StgValue>
</operation>

<operation id="1041" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:94 %sliding_window_buffer_samples_sample_V_6_6_load = load i5 %sliding_window_buffer_samples_sample_V_6_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_6_load"/></StgValue>
</operation>

<operation id="1042" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:96 %sliding_window_buffer_samples_sample_V_6_5_load = load i5 %sliding_window_buffer_samples_sample_V_6_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_5_load"/></StgValue>
</operation>

<operation id="1043" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:98 %sliding_window_buffer_samples_sample_V_6_4_load = load i5 %sliding_window_buffer_samples_sample_V_6_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_4_load"/></StgValue>
</operation>

<operation id="1044" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:100 %sliding_window_buffer_samples_sample_V_6_3_load = load i5 %sliding_window_buffer_samples_sample_V_6_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_3_load"/></StgValue>
</operation>

<operation id="1045" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:102 %sliding_window_buffer_samples_sample_V_6_2_load = load i5 %sliding_window_buffer_samples_sample_V_6_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_2_load"/></StgValue>
</operation>

<operation id="1046" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:104 %sliding_window_buffer_samples_sample_V_6_1_load = load i5 %sliding_window_buffer_samples_sample_V_6_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_1_load"/></StgValue>
</operation>

<operation id="1047" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="12" op_0_bw="5">
<![CDATA[
.split6_ifconv:106 %sliding_window_buffer_samples_sample_V_6_0_load = load i5 %sliding_window_buffer_samples_sample_V_6_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_0_load"/></StgValue>
</operation>

<operation id="1048" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:539 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_6_0_load, i3 %sample_period_samples_0_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1049" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:540 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_6_1_load, i3 %sample_period_samples_1_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1050" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:541 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_6_2_load, i3 %sample_period_samples_2_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1051" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:542 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_6_3_load, i3 %sample_period_samples_3_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1052" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:543 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_6_4_load, i3 %sample_period_samples_4_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1053" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:544 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_6_5_load, i3 %sample_period_samples_5_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1054" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:545 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_6_6_load, i3 %sample_period_samples_6_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1055" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:546 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_6_7_load, i3 %sample_period_samples_7_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1056" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:547 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_6_8_load, i3 %sample_period_samples_8_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1057" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:548 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_6_9_load, i3 %sample_period_samples_9_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1058" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:549 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_6_10_load, i3 %sample_period_samples_10_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1059" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:550 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_6_11_load, i3 %sample_period_samples_11_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1060" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:551 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_6_0_load, i3 %sample_period_samples_0_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1061" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:552 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_6_1_load, i3 %sample_period_samples_1_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1062" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:553 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_6_2_load, i3 %sample_period_samples_2_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1063" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:554 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_6_3_load, i3 %sample_period_samples_3_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1064" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:555 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_6_4_load, i3 %sample_period_samples_4_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1065" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:556 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_6_5_load, i3 %sample_period_samples_5_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1066" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:557 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_6_6_load, i3 %sample_period_samples_6_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1067" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:558 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_6_7_load, i3 %sample_period_samples_7_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1068" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:559 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_6_8_load, i3 %sample_period_samples_8_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1069" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:560 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_6_9_load, i3 %sample_period_samples_9_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1070" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:561 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_6_10_load, i3 %sample_period_samples_10_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1071" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:562 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_6_11_load, i3 %sample_period_samples_11_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1072" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:563 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_7_0_load, i3 %sample_period_samples_0_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1073" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:564 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_7_1_load, i3 %sample_period_samples_1_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1074" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:565 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_7_2_load, i3 %sample_period_samples_2_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1075" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:566 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_7_3_load, i3 %sample_period_samples_3_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1076" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:567 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_7_4_load, i3 %sample_period_samples_4_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1077" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:568 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_7_5_load, i3 %sample_period_samples_5_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1078" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:569 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_7_6_load, i3 %sample_period_samples_6_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1079" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:570 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_7_7_load, i3 %sample_period_samples_7_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1080" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:571 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_7_8_load, i3 %sample_period_samples_8_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1081" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:572 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_7_9_load, i3 %sample_period_samples_9_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1082" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:573 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_7_10_load, i3 %sample_period_samples_10_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1083" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split6_ifconv:574 %store_ln173 = store i12 %sliding_window_buffer_samples_sample_V_7_11_load, i3 %sample_period_samples_11_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1084" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:575 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_7_0_load, i3 %sample_period_samples_0_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1085" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:576 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_7_1_load, i3 %sample_period_samples_1_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1086" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:577 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_7_2_load, i3 %sample_period_samples_2_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1087" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:578 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_7_3_load, i3 %sample_period_samples_3_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1088" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:579 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_7_4_load, i3 %sample_period_samples_4_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1089" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:580 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_7_5_load, i3 %sample_period_samples_5_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1090" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:581 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_7_6_load, i3 %sample_period_samples_6_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1091" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:582 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_7_7_load, i3 %sample_period_samples_7_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1092" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:583 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_7_8_load, i3 %sample_period_samples_8_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1093" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:584 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_7_9_load, i3 %sample_period_samples_9_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1094" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:585 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_7_10_load, i3 %sample_period_samples_10_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1095" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split6_ifconv:586 %store_ln173 = store i20 %sliding_window_buffer_samples_timestamp_V_7_11_load, i3 %sample_period_samples_11_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1096" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.split6_ifconv:587 %tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %i, i3 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1097" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="0" op_0_bw="0">
<![CDATA[
.split6_ifconv:588 %br_ln176 = br void

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="1098" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %j = phi i4 0, void %.split6_ifconv, i4 %add_ln176, void

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="1099" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln176 = add i4 %j, i4 1

]]></Node>
<StgValue><ssdm name="add_ln176"/></StgValue>
</operation>

<operation id="1100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="64" op_0_bw="4">
<![CDATA[
:2 %zext_ln176 = zext i4 %j

]]></Node>
<StgValue><ssdm name="zext_ln176"/></StgValue>
</operation>

<operation id="1101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="8" op_0_bw="4">
<![CDATA[
:3 %zext_ln176_1 = zext i4 %j

]]></Node>
<StgValue><ssdm name="zext_ln176_1"/></StgValue>
</operation>

<operation id="1102" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4 %icmp_ln176 = icmp_eq  i4 %j, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln176"/></StgValue>
</operation>

<operation id="1103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln176 = br i1 %icmp_ln176, void %.split4, void

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="1105" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:1 %add_ln179 = add i8 %tmp, i8 %zext_ln176_1

]]></Node>
<StgValue><ssdm name="add_ln179"/></StgValue>
</operation>

<operation id="1106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:3 %sample_period_samples_0_sample_V_addr = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr"/></StgValue>
</operation>

<operation id="1107" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="12" op_0_bw="3">
<![CDATA[
.split4:4 %sample_period_samples_0_sample_V_load = load i3 %sample_period_samples_0_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load"/></StgValue>
</operation>

<operation id="1108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:5 %sample_period_samples_1_sample_V_addr = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr"/></StgValue>
</operation>

<operation id="1109" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="12" op_0_bw="3">
<![CDATA[
.split4:6 %sample_period_samples_1_sample_V_load = load i3 %sample_period_samples_1_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load"/></StgValue>
</operation>

<operation id="1110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:27 %sample_period_samples_0_timestamp_V_addr = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr"/></StgValue>
</operation>

<operation id="1111" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="20" op_0_bw="3">
<![CDATA[
.split4:28 %sample_period_samples_0_timestamp_V_load = load i3 %sample_period_samples_0_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load"/></StgValue>
</operation>

<operation id="1112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:29 %sample_period_samples_1_timestamp_V_addr = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr"/></StgValue>
</operation>

<operation id="1113" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="20" op_0_bw="3">
<![CDATA[
.split4:30 %sample_period_samples_1_timestamp_V_load = load i3 %sample_period_samples_1_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load"/></StgValue>
</operation>

<operation id="1114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="1115" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="12" op_0_bw="3">
<![CDATA[
.split4:4 %sample_period_samples_0_sample_V_load = load i3 %sample_period_samples_0_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load"/></StgValue>
</operation>

<operation id="1116" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="12" op_0_bw="3">
<![CDATA[
.split4:6 %sample_period_samples_1_sample_V_load = load i3 %sample_period_samples_1_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load"/></StgValue>
</operation>

<operation id="1117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:7 %sample_period_samples_2_sample_V_addr = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr"/></StgValue>
</operation>

<operation id="1118" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="12" op_0_bw="3">
<![CDATA[
.split4:8 %sample_period_samples_2_sample_V_load = load i3 %sample_period_samples_2_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load"/></StgValue>
</operation>

<operation id="1119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:9 %sample_period_samples_3_sample_V_addr = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr"/></StgValue>
</operation>

<operation id="1120" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="12" op_0_bw="3">
<![CDATA[
.split4:10 %sample_period_samples_3_sample_V_load = load i3 %sample_period_samples_3_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load"/></StgValue>
</operation>

<operation id="1121" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="20" op_0_bw="3">
<![CDATA[
.split4:28 %sample_period_samples_0_timestamp_V_load = load i3 %sample_period_samples_0_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load"/></StgValue>
</operation>

<operation id="1122" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="20" op_0_bw="3">
<![CDATA[
.split4:30 %sample_period_samples_1_timestamp_V_load = load i3 %sample_period_samples_1_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load"/></StgValue>
</operation>

<operation id="1123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:31 %sample_period_samples_2_timestamp_V_addr = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr"/></StgValue>
</operation>

<operation id="1124" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="20" op_0_bw="3">
<![CDATA[
.split4:32 %sample_period_samples_2_timestamp_V_load = load i3 %sample_period_samples_2_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load"/></StgValue>
</operation>

<operation id="1125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:33 %sample_period_samples_3_timestamp_V_addr = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr"/></StgValue>
</operation>

<operation id="1126" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="20" op_0_bw="3">
<![CDATA[
.split4:34 %sample_period_samples_3_timestamp_V_load = load i3 %sample_period_samples_3_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load"/></StgValue>
</operation>

<operation id="1127" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split4:51 %store_ln181 = store i12 %sample_period_samples_0_sample_V_load, i4 %mag_samples_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="1128" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split4:52 %store_ln181 = store i12 %sample_period_samples_1_sample_V_load, i4 %mag_samples_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="1129" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split4:63 %store_ln181 = store i20 %sample_period_samples_0_timestamp_V_load, i4 %mag_samples_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="1130" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split4:64 %store_ln181 = store i20 %sample_period_samples_1_timestamp_V_load, i4 %mag_samples_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="1131" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="12" op_0_bw="3">
<![CDATA[
.split4:8 %sample_period_samples_2_sample_V_load = load i3 %sample_period_samples_2_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load"/></StgValue>
</operation>

<operation id="1132" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="12" op_0_bw="3">
<![CDATA[
.split4:10 %sample_period_samples_3_sample_V_load = load i3 %sample_period_samples_3_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load"/></StgValue>
</operation>

<operation id="1133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:11 %sample_period_samples_4_sample_V_addr = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr"/></StgValue>
</operation>

<operation id="1134" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="12" op_0_bw="3">
<![CDATA[
.split4:12 %sample_period_samples_4_sample_V_load = load i3 %sample_period_samples_4_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load"/></StgValue>
</operation>

<operation id="1135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:13 %sample_period_samples_5_sample_V_addr = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr"/></StgValue>
</operation>

<operation id="1136" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="12" op_0_bw="3">
<![CDATA[
.split4:14 %sample_period_samples_5_sample_V_load = load i3 %sample_period_samples_5_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load"/></StgValue>
</operation>

<operation id="1137" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="20" op_0_bw="3">
<![CDATA[
.split4:32 %sample_period_samples_2_timestamp_V_load = load i3 %sample_period_samples_2_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load"/></StgValue>
</operation>

<operation id="1138" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="20" op_0_bw="3">
<![CDATA[
.split4:34 %sample_period_samples_3_timestamp_V_load = load i3 %sample_period_samples_3_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load"/></StgValue>
</operation>

<operation id="1139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:35 %sample_period_samples_4_timestamp_V_addr = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr"/></StgValue>
</operation>

<operation id="1140" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="20" op_0_bw="3">
<![CDATA[
.split4:36 %sample_period_samples_4_timestamp_V_load = load i3 %sample_period_samples_4_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load"/></StgValue>
</operation>

<operation id="1141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:37 %sample_period_samples_5_timestamp_V_addr = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr"/></StgValue>
</operation>

<operation id="1142" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="20" op_0_bw="3">
<![CDATA[
.split4:38 %sample_period_samples_5_timestamp_V_load = load i3 %sample_period_samples_5_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load"/></StgValue>
</operation>

<operation id="1143" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split4:53 %store_ln181 = store i12 %sample_period_samples_2_sample_V_load, i4 %mag_samples_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="1144" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split4:54 %store_ln181 = store i12 %sample_period_samples_3_sample_V_load, i4 %mag_samples_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="1145" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split4:65 %store_ln181 = store i20 %sample_period_samples_2_timestamp_V_load, i4 %mag_samples_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="1146" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split4:66 %store_ln181 = store i20 %sample_period_samples_3_timestamp_V_load, i4 %mag_samples_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="1147" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="12" op_0_bw="3">
<![CDATA[
.split4:12 %sample_period_samples_4_sample_V_load = load i3 %sample_period_samples_4_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load"/></StgValue>
</operation>

<operation id="1148" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="12" op_0_bw="3">
<![CDATA[
.split4:14 %sample_period_samples_5_sample_V_load = load i3 %sample_period_samples_5_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load"/></StgValue>
</operation>

<operation id="1149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:15 %sample_period_samples_6_sample_V_addr = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr"/></StgValue>
</operation>

<operation id="1150" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="12" op_0_bw="3">
<![CDATA[
.split4:16 %sample_period_samples_6_sample_V_load = load i3 %sample_period_samples_6_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load"/></StgValue>
</operation>

<operation id="1151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:17 %sample_period_samples_7_sample_V_addr = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr"/></StgValue>
</operation>

<operation id="1152" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="12" op_0_bw="3">
<![CDATA[
.split4:18 %sample_period_samples_7_sample_V_load = load i3 %sample_period_samples_7_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load"/></StgValue>
</operation>

<operation id="1153" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="20" op_0_bw="3">
<![CDATA[
.split4:36 %sample_period_samples_4_timestamp_V_load = load i3 %sample_period_samples_4_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load"/></StgValue>
</operation>

<operation id="1154" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="20" op_0_bw="3">
<![CDATA[
.split4:38 %sample_period_samples_5_timestamp_V_load = load i3 %sample_period_samples_5_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load"/></StgValue>
</operation>

<operation id="1155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:39 %sample_period_samples_6_timestamp_V_addr = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr"/></StgValue>
</operation>

<operation id="1156" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="20" op_0_bw="3">
<![CDATA[
.split4:40 %sample_period_samples_6_timestamp_V_load = load i3 %sample_period_samples_6_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load"/></StgValue>
</operation>

<operation id="1157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:41 %sample_period_samples_7_timestamp_V_addr = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr"/></StgValue>
</operation>

<operation id="1158" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="20" op_0_bw="3">
<![CDATA[
.split4:42 %sample_period_samples_7_timestamp_V_load = load i3 %sample_period_samples_7_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load"/></StgValue>
</operation>

<operation id="1159" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split4:55 %store_ln181 = store i12 %sample_period_samples_4_sample_V_load, i4 %mag_samples_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="1160" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split4:56 %store_ln181 = store i12 %sample_period_samples_5_sample_V_load, i4 %mag_samples_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="1161" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split4:67 %store_ln181 = store i20 %sample_period_samples_4_timestamp_V_load, i4 %mag_samples_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="1162" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split4:68 %store_ln181 = store i20 %sample_period_samples_5_timestamp_V_load, i4 %mag_samples_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="1163" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="12" op_0_bw="3">
<![CDATA[
.split4:16 %sample_period_samples_6_sample_V_load = load i3 %sample_period_samples_6_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load"/></StgValue>
</operation>

<operation id="1164" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="12" op_0_bw="3">
<![CDATA[
.split4:18 %sample_period_samples_7_sample_V_load = load i3 %sample_period_samples_7_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load"/></StgValue>
</operation>

<operation id="1165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:19 %sample_period_samples_8_sample_V_addr = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr"/></StgValue>
</operation>

<operation id="1166" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="12" op_0_bw="3">
<![CDATA[
.split4:20 %sample_period_samples_8_sample_V_load = load i3 %sample_period_samples_8_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load"/></StgValue>
</operation>

<operation id="1167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:21 %sample_period_samples_9_sample_V_addr = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr"/></StgValue>
</operation>

<operation id="1168" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="12" op_0_bw="3">
<![CDATA[
.split4:22 %sample_period_samples_9_sample_V_load = load i3 %sample_period_samples_9_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load"/></StgValue>
</operation>

<operation id="1169" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="20" op_0_bw="3">
<![CDATA[
.split4:40 %sample_period_samples_6_timestamp_V_load = load i3 %sample_period_samples_6_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load"/></StgValue>
</operation>

<operation id="1170" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="20" op_0_bw="3">
<![CDATA[
.split4:42 %sample_period_samples_7_timestamp_V_load = load i3 %sample_period_samples_7_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load"/></StgValue>
</operation>

<operation id="1171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:43 %sample_period_samples_8_timestamp_V_addr = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr"/></StgValue>
</operation>

<operation id="1172" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="20" op_0_bw="3">
<![CDATA[
.split4:44 %sample_period_samples_8_timestamp_V_load = load i3 %sample_period_samples_8_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load"/></StgValue>
</operation>

<operation id="1173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:45 %sample_period_samples_9_timestamp_V_addr = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr"/></StgValue>
</operation>

<operation id="1174" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="20" op_0_bw="3">
<![CDATA[
.split4:46 %sample_period_samples_9_timestamp_V_load = load i3 %sample_period_samples_9_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load"/></StgValue>
</operation>

<operation id="1175" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split4:57 %store_ln181 = store i12 %sample_period_samples_6_sample_V_load, i4 %mag_samples_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="1176" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split4:58 %store_ln181 = store i12 %sample_period_samples_7_sample_V_load, i4 %mag_samples_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="1177" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split4:69 %store_ln181 = store i20 %sample_period_samples_6_timestamp_V_load, i4 %mag_samples_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="1178" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split4:70 %store_ln181 = store i20 %sample_period_samples_7_timestamp_V_load, i4 %mag_samples_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="1179" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="12" op_0_bw="3">
<![CDATA[
.split4:20 %sample_period_samples_8_sample_V_load = load i3 %sample_period_samples_8_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load"/></StgValue>
</operation>

<operation id="1180" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="12" op_0_bw="3">
<![CDATA[
.split4:22 %sample_period_samples_9_sample_V_load = load i3 %sample_period_samples_9_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load"/></StgValue>
</operation>

<operation id="1181" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:23 %sample_period_samples_10_sample_V_addr = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr"/></StgValue>
</operation>

<operation id="1182" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="12" op_0_bw="3">
<![CDATA[
.split4:24 %sample_period_samples_10_sample_V_load = load i3 %sample_period_samples_10_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load"/></StgValue>
</operation>

<operation id="1183" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:25 %sample_period_samples_11_sample_V_addr = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr"/></StgValue>
</operation>

<operation id="1184" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="12" op_0_bw="3">
<![CDATA[
.split4:26 %sample_period_samples_11_sample_V_load = load i3 %sample_period_samples_11_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load"/></StgValue>
</operation>

<operation id="1185" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="20" op_0_bw="3">
<![CDATA[
.split4:44 %sample_period_samples_8_timestamp_V_load = load i3 %sample_period_samples_8_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load"/></StgValue>
</operation>

<operation id="1186" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="20" op_0_bw="3">
<![CDATA[
.split4:46 %sample_period_samples_9_timestamp_V_load = load i3 %sample_period_samples_9_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load"/></StgValue>
</operation>

<operation id="1187" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:47 %sample_period_samples_10_timestamp_V_addr = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr"/></StgValue>
</operation>

<operation id="1188" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="20" op_0_bw="3">
<![CDATA[
.split4:48 %sample_period_samples_10_timestamp_V_load = load i3 %sample_period_samples_10_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load"/></StgValue>
</operation>

<operation id="1189" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:49 %sample_period_samples_11_timestamp_V_addr = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr"/></StgValue>
</operation>

<operation id="1190" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="20" op_0_bw="3">
<![CDATA[
.split4:50 %sample_period_samples_11_timestamp_V_load = load i3 %sample_period_samples_11_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load"/></StgValue>
</operation>

<operation id="1191" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split4:59 %store_ln181 = store i12 %sample_period_samples_8_sample_V_load, i4 %mag_samples_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="1192" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split4:60 %store_ln181 = store i12 %sample_period_samples_9_sample_V_load, i4 %mag_samples_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="1193" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split4:71 %store_ln181 = store i20 %sample_period_samples_8_timestamp_V_load, i4 %mag_samples_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="1194" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split4:72 %store_ln181 = store i20 %sample_period_samples_9_timestamp_V_load, i4 %mag_samples_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="1195" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:0 %specloopname_ln167 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln167"/></StgValue>
</operation>

<operation id="1196" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="8">
<![CDATA[
.split4:2 %zext_ln181 = zext i8 %add_ln179

]]></Node>
<StgValue><ssdm name="zext_ln181"/></StgValue>
</operation>

<operation id="1197" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="12" op_0_bw="3">
<![CDATA[
.split4:24 %sample_period_samples_10_sample_V_load = load i3 %sample_period_samples_10_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load"/></StgValue>
</operation>

<operation id="1198" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="12" op_0_bw="3">
<![CDATA[
.split4:26 %sample_period_samples_11_sample_V_load = load i3 %sample_period_samples_11_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load"/></StgValue>
</operation>

<operation id="1199" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="20" op_0_bw="3">
<![CDATA[
.split4:48 %sample_period_samples_10_timestamp_V_load = load i3 %sample_period_samples_10_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load"/></StgValue>
</operation>

<operation id="1200" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="20" op_0_bw="3">
<![CDATA[
.split4:50 %sample_period_samples_11_timestamp_V_load = load i3 %sample_period_samples_11_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load"/></StgValue>
</operation>

<operation id="1201" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split4:61 %store_ln181 = store i12 %sample_period_samples_10_sample_V_load, i4 %mag_samples_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="1202" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split4:62 %store_ln181 = store i12 %sample_period_samples_11_sample_V_load, i4 %mag_samples_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="1203" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split4:73 %store_ln181 = store i20 %sample_period_samples_10_timestamp_V_load, i4 %mag_samples_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="1204" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split4:74 %store_ln181 = store i20 %sample_period_samples_11_timestamp_V_load, i4 %mag_samples_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="1205" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:75 %cmp16 = icmp_eq  i8 %add_ln179, i8 0

]]></Node>
<StgValue><ssdm name="cmp16"/></StgValue>
</operation>

<operation id="1206" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:76 %this_times_addr = getelementptr i64 %this_times, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="this_times_addr"/></StgValue>
</operation>

<operation id="1207" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:77 %sel_tmp25 = xor i1 %cmp16, i1 1

]]></Node>
<StgValue><ssdm name="sel_tmp25"/></StgValue>
</operation>

<operation id="1208" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="0">
<![CDATA[
.split4:78 %br_ln184 = br void

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1209" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %k = phi i4 0, void %.split4, i4 %add_ln184, void %._crit_edge9

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="1210" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln184 = add i4 %k, i4 1

]]></Node>
<StgValue><ssdm name="add_ln184"/></StgValue>
</operation>

<operation id="1211" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1212" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %icmp_ln184 = icmp_eq  i4 %k, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln184"/></StgValue>
</operation>

<operation id="1213" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1214" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln184 = br i1 %icmp_ln184, void %.split2_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="1215" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="64" op_0_bw="4">
<![CDATA[
.split2_ifconv:24 %trunc_ln190_cast = zext i4 %k

]]></Node>
<StgValue><ssdm name="trunc_ln190_cast"/></StgValue>
</operation>

<operation id="1216" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2_ifconv:28 %mag_samples_timestamp_V_addr = getelementptr i20 %mag_samples_timestamp_V, i64 0, i64 %trunc_ln190_cast

]]></Node>
<StgValue><ssdm name="mag_samples_timestamp_V_addr"/></StgValue>
</operation>

<operation id="1217" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="20" op_0_bw="4">
<![CDATA[
.split2_ifconv:29 %sample_stamp_V = load i4 %mag_samples_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_stamp_V"/></StgValue>
</operation>

<operation id="1218" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0">
<![CDATA[
.split2_ifconv:40 %switch_ln208 = switch i4 %k, void %branch23, i4 0, void %.split2_ifconv..split2._crit_edge37_crit_edge, i4 1, void %branch13, i4 2, void %branch14, i4 3, void %branch15, i4 4, void %branch16, i4 5, void %branch17, i4 6, void %branch18, i4 7, void %branch19, i4 8, void %branch20, i4 9, void %branch21, i4 10, void %branch22

]]></Node>
<StgValue><ssdm name="switch_ln208"/></StgValue>
</operation>

<operation id="1219" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
<literal name="k" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="0" op_0_bw="0">
<![CDATA[
branch46:1 %br_ln209 = br void %.split2._crit_edge3790

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="1220" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
<literal name="k" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="0" op_0_bw="0">
<![CDATA[
branch45:1 %br_ln209 = br void %.split2._crit_edge3790

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="1221" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
<literal name="k" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="0" op_0_bw="0">
<![CDATA[
branch44:1 %br_ln209 = br void %.split2._crit_edge3790

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="1222" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
<literal name="k" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="0" op_0_bw="0">
<![CDATA[
branch43:1 %br_ln209 = br void %.split2._crit_edge3790

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="1223" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
<literal name="k" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="0" op_0_bw="0">
<![CDATA[
branch42:1 %br_ln209 = br void %.split2._crit_edge3790

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="1224" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
<literal name="k" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="0" op_0_bw="0">
<![CDATA[
branch41:1 %br_ln209 = br void %.split2._crit_edge3790

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="1225" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
<literal name="k" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="0" op_0_bw="0">
<![CDATA[
branch40:1 %br_ln209 = br void %.split2._crit_edge3790

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="1226" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
<literal name="k" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="0" op_0_bw="0">
<![CDATA[
branch39:1 %br_ln209 = br void %.split2._crit_edge3790

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="1227" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
<literal name="k" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="0">
<![CDATA[
branch38:1 %br_ln209 = br void %.split2._crit_edge3790

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="1228" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="0" op_0_bw="0">
<![CDATA[
branch37:1 %br_ln209 = br void %.split2._crit_edge3790

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="1229" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="0">
<![CDATA[
.split2._crit_edge37..split2._crit_edge3790_crit_edge:2 %br_ln209 = br void %.split2._crit_edge3790

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="1230" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
<literal name="k" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln184" val="0"/>
<literal name="k" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln184" val="0"/>
<literal name="k" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln184" val="0"/>
<literal name="k" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln184" val="0"/>
<literal name="k" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="0">
<![CDATA[
branch47:1 %br_ln209 = br void %.split2._crit_edge3790

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="1231" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge9:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1232" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2_ifconv:26 %mag_samples_sample_V_addr = getelementptr i12 %mag_samples_sample_V, i64 0, i64 %trunc_ln190_cast

]]></Node>
<StgValue><ssdm name="mag_samples_sample_V_addr"/></StgValue>
</operation>

<operation id="1233" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="12" op_0_bw="4">
<![CDATA[
.split2_ifconv:27 %sample_data_V = load i4 %mag_samples_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_data_V"/></StgValue>
</operation>

<operation id="1234" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="20" op_0_bw="4">
<![CDATA[
.split2_ifconv:29 %sample_stamp_V = load i4 %mag_samples_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_stamp_V"/></StgValue>
</operation>

<operation id="1235" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="0">
<![CDATA[
branch22:1 %br_ln208 = br void %.split2._crit_edge37

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="1236" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="0" op_0_bw="0">
<![CDATA[
branch21:1 %br_ln208 = br void %.split2._crit_edge37

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="1237" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="0" op_0_bw="0">
<![CDATA[
branch20:1 %br_ln208 = br void %.split2._crit_edge37

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="1238" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="0" op_0_bw="0">
<![CDATA[
branch19:1 %br_ln208 = br void %.split2._crit_edge37

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="1239" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="0">
<![CDATA[
branch18:1 %br_ln208 = br void %.split2._crit_edge37

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="1240" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="0" op_0_bw="0">
<![CDATA[
branch17:1 %br_ln208 = br void %.split2._crit_edge37

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="1241" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="0" op_0_bw="0">
<![CDATA[
branch16:1 %br_ln208 = br void %.split2._crit_edge37

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="1242" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="0" op_0_bw="0">
<![CDATA[
branch15:1 %br_ln208 = br void %.split2._crit_edge37

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="1243" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="0" op_0_bw="0">
<![CDATA[
branch14:1 %br_ln208 = br void %.split2._crit_edge37

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="1244" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="0">
<![CDATA[
branch13:1 %br_ln208 = br void %.split2._crit_edge37

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="1245" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="0" op_0_bw="0">
<![CDATA[
.split2_ifconv..split2._crit_edge37_crit_edge:2 %br_ln208 = br void %.split2._crit_edge37

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="1246" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="-1"/>
</and_exp><and_exp><literal name="k" val="-2"/>
</and_exp><and_exp><literal name="k" val="-3"/>
</and_exp><and_exp><literal name="k" val="-4"/>
</and_exp><and_exp><literal name="k" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="0" op_0_bw="0">
<![CDATA[
branch23:1 %br_ln208 = br void %.split2._crit_edge37

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="1247" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split2._crit_edge3790:0 %icmp_ln211 = icmp_eq  i4 %k, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln211"/></StgValue>
</operation>

<operation id="1248" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split2._crit_edge3790:1 %br_ln211 = br i1 %icmp_ln211, void %._crit_edge9, void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="1249" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="63" op_0_bw="63" op_1_bw="20" op_2_bw="43">
<![CDATA[
_ifconv:1 %r_V = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i20.i43, i20 %sample_stamp_V, i43 0

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="1250" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="80" op_0_bw="63">
<![CDATA[
_ifconv:2 %zext_ln1115 = zext i63 %r_V

]]></Node>
<StgValue><ssdm name="zext_ln1115"/></StgValue>
</operation>

<operation id="1251" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ifconv:3 %r_V_42 = mul i80 %zext_ln1115, i80 87961

]]></Node>
<StgValue><ssdm name="r_V_42"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1252" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="12" op_0_bw="12">
<![CDATA[
.split2_ifconv:0 %max_vals_V_11_load_1 = load i12 %max_vals_V_11

]]></Node>
<StgValue><ssdm name="max_vals_V_11_load_1"/></StgValue>
</operation>

<operation id="1253" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="12" op_0_bw="12">
<![CDATA[
.split2_ifconv:1 %max_vals_V_11_1_load_1 = load i12 %max_vals_V_11_1

]]></Node>
<StgValue><ssdm name="max_vals_V_11_1_load_1"/></StgValue>
</operation>

<operation id="1254" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="12" op_0_bw="12">
<![CDATA[
.split2_ifconv:2 %max_vals_V_11_2_load_1 = load i12 %max_vals_V_11_2

]]></Node>
<StgValue><ssdm name="max_vals_V_11_2_load_1"/></StgValue>
</operation>

<operation id="1255" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="12" op_0_bw="12">
<![CDATA[
.split2_ifconv:3 %max_vals_V_11_3_load_1 = load i12 %max_vals_V_11_3

]]></Node>
<StgValue><ssdm name="max_vals_V_11_3_load_1"/></StgValue>
</operation>

<operation id="1256" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="12" op_0_bw="12">
<![CDATA[
.split2_ifconv:4 %max_vals_V_11_4_load_1 = load i12 %max_vals_V_11_4

]]></Node>
<StgValue><ssdm name="max_vals_V_11_4_load_1"/></StgValue>
</operation>

<operation id="1257" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="12" op_0_bw="12">
<![CDATA[
.split2_ifconv:5 %max_vals_V_11_5_load_1 = load i12 %max_vals_V_11_5

]]></Node>
<StgValue><ssdm name="max_vals_V_11_5_load_1"/></StgValue>
</operation>

<operation id="1258" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="12" op_0_bw="12">
<![CDATA[
.split2_ifconv:6 %max_vals_V_11_6_load_1 = load i12 %max_vals_V_11_6

]]></Node>
<StgValue><ssdm name="max_vals_V_11_6_load_1"/></StgValue>
</operation>

<operation id="1259" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="12" op_0_bw="12">
<![CDATA[
.split2_ifconv:7 %max_vals_V_11_7_load_1 = load i12 %max_vals_V_11_7

]]></Node>
<StgValue><ssdm name="max_vals_V_11_7_load_1"/></StgValue>
</operation>

<operation id="1260" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="12" op_0_bw="12">
<![CDATA[
.split2_ifconv:8 %max_vals_V_11_8_load_1 = load i12 %max_vals_V_11_8

]]></Node>
<StgValue><ssdm name="max_vals_V_11_8_load_1"/></StgValue>
</operation>

<operation id="1261" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="12" op_0_bw="12">
<![CDATA[
.split2_ifconv:9 %max_vals_V_11_9_load_1 = load i12 %max_vals_V_11_9

]]></Node>
<StgValue><ssdm name="max_vals_V_11_9_load_1"/></StgValue>
</operation>

<operation id="1262" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="12" op_0_bw="12">
<![CDATA[
.split2_ifconv:10 %max_vals_V_11_10_load_1 = load i12 %max_vals_V_11_10

]]></Node>
<StgValue><ssdm name="max_vals_V_11_10_load_1"/></StgValue>
</operation>

<operation id="1263" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="12" op_0_bw="12">
<![CDATA[
.split2_ifconv:11 %max_vals_V_11_12_load = load i12 %max_vals_V_11_12

]]></Node>
<StgValue><ssdm name="max_vals_V_11_12_load"/></StgValue>
</operation>

<operation id="1264" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="12" op_0_bw="12">
<![CDATA[
.split2_ifconv:12 %min_vals_V_11_1_load = load i12 %min_vals_V_11_1

]]></Node>
<StgValue><ssdm name="min_vals_V_11_1_load"/></StgValue>
</operation>

<operation id="1265" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="12" op_0_bw="12">
<![CDATA[
.split2_ifconv:13 %min_vals_V_11_2_load_1 = load i12 %min_vals_V_11_2

]]></Node>
<StgValue><ssdm name="min_vals_V_11_2_load_1"/></StgValue>
</operation>

<operation id="1266" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="12" op_0_bw="12">
<![CDATA[
.split2_ifconv:14 %min_vals_V_11_3_load_1 = load i12 %min_vals_V_11_3

]]></Node>
<StgValue><ssdm name="min_vals_V_11_3_load_1"/></StgValue>
</operation>

<operation id="1267" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="12" op_0_bw="12">
<![CDATA[
.split2_ifconv:15 %min_vals_V_11_4_load_1 = load i12 %min_vals_V_11_4

]]></Node>
<StgValue><ssdm name="min_vals_V_11_4_load_1"/></StgValue>
</operation>

<operation id="1268" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="12" op_0_bw="12">
<![CDATA[
.split2_ifconv:16 %min_vals_V_11_5_load_1 = load i12 %min_vals_V_11_5

]]></Node>
<StgValue><ssdm name="min_vals_V_11_5_load_1"/></StgValue>
</operation>

<operation id="1269" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="12" op_0_bw="12">
<![CDATA[
.split2_ifconv:17 %min_vals_V_11_6_load_1 = load i12 %min_vals_V_11_6

]]></Node>
<StgValue><ssdm name="min_vals_V_11_6_load_1"/></StgValue>
</operation>

<operation id="1270" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="12" op_0_bw="12">
<![CDATA[
.split2_ifconv:18 %min_vals_V_11_7_load_1 = load i12 %min_vals_V_11_7

]]></Node>
<StgValue><ssdm name="min_vals_V_11_7_load_1"/></StgValue>
</operation>

<operation id="1271" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="12" op_0_bw="12">
<![CDATA[
.split2_ifconv:19 %min_vals_V_11_8_load_1 = load i12 %min_vals_V_11_8

]]></Node>
<StgValue><ssdm name="min_vals_V_11_8_load_1"/></StgValue>
</operation>

<operation id="1272" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="12" op_0_bw="12">
<![CDATA[
.split2_ifconv:20 %min_vals_V_11_9_load_1 = load i12 %min_vals_V_11_9

]]></Node>
<StgValue><ssdm name="min_vals_V_11_9_load_1"/></StgValue>
</operation>

<operation id="1273" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="12" op_0_bw="12">
<![CDATA[
.split2_ifconv:21 %min_vals_V_11_10_load_1 = load i12 %min_vals_V_11_10

]]></Node>
<StgValue><ssdm name="min_vals_V_11_10_load_1"/></StgValue>
</operation>

<operation id="1274" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="12" op_0_bw="12">
<![CDATA[
.split2_ifconv:22 %min_vals_V_11_11_load_1 = load i12 %min_vals_V_11_11

]]></Node>
<StgValue><ssdm name="min_vals_V_11_11_load_1"/></StgValue>
</operation>

<operation id="1275" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="12" op_0_bw="12">
<![CDATA[
.split2_ifconv:23 %min_vals_V_11_12_load_1 = load i12 %min_vals_V_11_12

]]></Node>
<StgValue><ssdm name="min_vals_V_11_12_load_1"/></StgValue>
</operation>

<operation id="1276" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2_ifconv:25 %specloopname_ln167 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln167"/></StgValue>
</operation>

<operation id="1277" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="12" op_0_bw="4">
<![CDATA[
.split2_ifconv:27 %sample_data_V = load i4 %mag_samples_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_data_V"/></StgValue>
</operation>

<operation id="1278" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="4">
<![CDATA[
.split2_ifconv:30 %max_val_V = mux i12 @_ssdm_op_Mux.ap_auto.12i12.i4, i12 %max_vals_V_11_12_load, i12 %max_vals_V_11_load_1, i12 %max_vals_V_11_1_load_1, i12 %max_vals_V_11_2_load_1, i12 %max_vals_V_11_3_load_1, i12 %max_vals_V_11_4_load_1, i12 %max_vals_V_11_5_load_1, i12 %max_vals_V_11_6_load_1, i12 %max_vals_V_11_7_load_1, i12 %max_vals_V_11_8_load_1, i12 %max_vals_V_11_9_load_1, i12 %max_vals_V_11_10_load_1, i4 %k

]]></Node>
<StgValue><ssdm name="max_val_V"/></StgValue>
</operation>

<operation id="1279" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="4">
<![CDATA[
.split2_ifconv:31 %min_val_V = mux i12 @_ssdm_op_Mux.ap_auto.12i12.i4, i12 %min_vals_V_11_1_load, i12 %min_vals_V_11_2_load_1, i12 %min_vals_V_11_3_load_1, i12 %min_vals_V_11_4_load_1, i12 %min_vals_V_11_5_load_1, i12 %min_vals_V_11_6_load_1, i12 %min_vals_V_11_7_load_1, i12 %min_vals_V_11_8_load_1, i12 %min_vals_V_11_9_load_1, i12 %min_vals_V_11_10_load_1, i12 %min_vals_V_11_11_load_1, i12 %min_vals_V_11_12_load_1, i4 %k

]]></Node>
<StgValue><ssdm name="min_val_V"/></StgValue>
</operation>

<operation id="1280" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split2_ifconv:32 %icmp_ln886_1 = icmp_ugt  i12 %sample_data_V, i12 %max_val_V

]]></Node>
<StgValue><ssdm name="icmp_ln886_1"/></StgValue>
</operation>

<operation id="1281" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split2_ifconv:33 %icmp_ln878 = icmp_ult  i12 %sample_data_V, i12 %min_val_V

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="1282" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split2_ifconv:34 %min_val_V_1 = select i1 %icmp_ln878, i12 %sample_data_V, i12 %min_val_V

]]></Node>
<StgValue><ssdm name="min_val_V_1"/></StgValue>
</operation>

<operation id="1283" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split2_ifconv:35 %sel_tmp = select i1 %cmp16, i12 %sample_data_V, i12 %max_val_V

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="1284" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2_ifconv:36 %and_ln886 = and i1 %icmp_ln886_1, i1 %sel_tmp25

]]></Node>
<StgValue><ssdm name="and_ln886"/></StgValue>
</operation>

<operation id="1285" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split2_ifconv:37 %max_vals_V_0 = select i1 %and_ln886, i12 %sample_data_V, i12 %sel_tmp

]]></Node>
<StgValue><ssdm name="max_vals_V_0"/></StgValue>
</operation>

<operation id="1286" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split2_ifconv:38 %sel_tmp28 = select i1 %cmp16, i12 %sample_data_V, i12 %min_val_V_1

]]></Node>
<StgValue><ssdm name="sel_tmp28"/></StgValue>
</operation>

<operation id="1287" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split2_ifconv:39 %min_vals_V_0 = select i1 %and_ln886, i12 %min_val_V, i12 %sel_tmp28

]]></Node>
<StgValue><ssdm name="min_vals_V_0"/></StgValue>
</operation>

<operation id="1288" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch22:0 %store_ln208 = store i12 %max_vals_V_0, i12 %max_vals_V_11_9

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="1289" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch21:0 %store_ln208 = store i12 %max_vals_V_0, i12 %max_vals_V_11_8

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="1290" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch20:0 %store_ln208 = store i12 %max_vals_V_0, i12 %max_vals_V_11_7

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="1291" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch19:0 %store_ln208 = store i12 %max_vals_V_0, i12 %max_vals_V_11_6

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="1292" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch18:0 %store_ln208 = store i12 %max_vals_V_0, i12 %max_vals_V_11_5

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="1293" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch17:0 %store_ln208 = store i12 %max_vals_V_0, i12 %max_vals_V_11_4

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="1294" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch16:0 %store_ln208 = store i12 %max_vals_V_0, i12 %max_vals_V_11_3

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="1295" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch15:0 %store_ln208 = store i12 %max_vals_V_0, i12 %max_vals_V_11_2

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="1296" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch14:0 %store_ln208 = store i12 %max_vals_V_0, i12 %max_vals_V_11_1

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="1297" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch13:0 %store_ln208 = store i12 %max_vals_V_0, i12 %max_vals_V_11

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="1298" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0">
<![CDATA[
.split2_ifconv..split2._crit_edge37_crit_edge:0 %store_ln208 = store i12 %max_vals_V_0, i12 %max_vals_V_11_12

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="1299" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split2_ifconv..split2._crit_edge37_crit_edge:1 %store_ln208 = store i12 %max_vals_V_0, i12 %max_vals_V_11_11

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="1300" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="-1"/>
</and_exp><and_exp><literal name="k" val="-2"/>
</and_exp><and_exp><literal name="k" val="-3"/>
</and_exp><and_exp><literal name="k" val="-4"/>
</and_exp><and_exp><literal name="k" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch23:0 %store_ln208 = store i12 %max_vals_V_0, i12 %max_vals_V_11_10

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="1301" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0">
<![CDATA[
.split2._crit_edge37:0 %switch_ln209 = switch i4 %k, void %branch47, i4 0, void %.split2._crit_edge37..split2._crit_edge3790_crit_edge, i4 1, void %branch37, i4 2, void %branch38, i4 3, void %branch39, i4 4, void %branch40, i4 5, void %branch41, i4 6, void %branch42, i4 7, void %branch43, i4 8, void %branch44, i4 9, void %branch45, i4 10, void %branch46

]]></Node>
<StgValue><ssdm name="switch_ln209"/></StgValue>
</operation>

<operation id="1302" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0">
<![CDATA[
branch46:0 %store_ln209 = store i12 %min_vals_V_0, i12 %min_vals_V_11_11

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="1303" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0">
<![CDATA[
branch45:0 %store_ln209 = store i12 %min_vals_V_0, i12 %min_vals_V_11_10

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="1304" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0">
<![CDATA[
branch44:0 %store_ln209 = store i12 %min_vals_V_0, i12 %min_vals_V_11_9

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="1305" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0">
<![CDATA[
branch43:0 %store_ln209 = store i12 %min_vals_V_0, i12 %min_vals_V_11_8

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="1306" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0">
<![CDATA[
branch42:0 %store_ln209 = store i12 %min_vals_V_0, i12 %min_vals_V_11_7

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="1307" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0">
<![CDATA[
branch41:0 %store_ln209 = store i12 %min_vals_V_0, i12 %min_vals_V_11_6

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="1308" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0">
<![CDATA[
branch40:0 %store_ln209 = store i12 %min_vals_V_0, i12 %min_vals_V_11_5

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="1309" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0">
<![CDATA[
branch39:0 %store_ln209 = store i12 %min_vals_V_0, i12 %min_vals_V_11_4

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="1310" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0">
<![CDATA[
branch38:0 %store_ln209 = store i12 %min_vals_V_0, i12 %min_vals_V_11_3

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="1311" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0">
<![CDATA[
branch37:0 %store_ln209 = store i12 %min_vals_V_0, i12 %min_vals_V_11_2

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="1312" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0">
<![CDATA[
.split2._crit_edge37..split2._crit_edge3790_crit_edge:0 %store_ln209 = store i12 %min_vals_V_0, i12 %min_vals_V_11_1

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="1313" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split2._crit_edge37..split2._crit_edge3790_crit_edge:1 %store_ln209 = store i12 %min_vals_V_0, i12 %min_vals_V_11

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="1314" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="-1"/>
</and_exp><and_exp><literal name="k" val="-2"/>
</and_exp><and_exp><literal name="k" val="-3"/>
</and_exp><and_exp><literal name="k" val="-4"/>
</and_exp><and_exp><literal name="k" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0">
<![CDATA[
branch47:0 %store_ln209 = store i12 %min_vals_V_0, i12 %min_vals_V_11_12

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="1315" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_ifconv:0 %mag_time_ch0_V_load = load i64 %mag_time_ch0_V

]]></Node>
<StgValue><ssdm name="mag_time_ch0_V_load"/></StgValue>
</operation>

<operation id="1316" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="107" op_0_bw="107" op_1_bw="64" op_2_bw="43">
<![CDATA[
_ifconv:4 %lhs = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i64.i43, i64 %mag_time_ch0_V_load, i43 0

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="1317" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="107" op_0_bw="80">
<![CDATA[
_ifconv:5 %zext_ln1192 = zext i80 %r_V_42

]]></Node>
<StgValue><ssdm name="zext_ln1192"/></StgValue>
</operation>

<operation id="1318" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="107" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ifconv:6 %ret_V = add i107 %lhs, i107 %zext_ln1192

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="1319" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="64" op_0_bw="64" op_1_bw="107" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:7 %mag_time_ch0_V_1 = partselect i64 @_ssdm_op_PartSelect.i64.i107.i32.i32, i107 %ret_V, i32 43, i32 106

]]></Node>
<StgValue><ssdm name="mag_time_ch0_V_1"/></StgValue>
</operation>

<operation id="1320" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:8 %mag_time_ch0_V_2 = select i1 %cmp16, i64 %mag_time_ch0_V_load, i64 %mag_time_ch0_V_1

]]></Node>
<StgValue><ssdm name="mag_time_ch0_V_2"/></StgValue>
</operation>

<operation id="1321" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:9 %mag_time = select i1 %cmp16, i64 0, i64 %mag_time_ch0_V_1

]]></Node>
<StgValue><ssdm name="mag_time"/></StgValue>
</operation>

<operation id="1322" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
_ifconv:10 %store_ln226 = store i64 %mag_time, i8 %this_times_addr

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="1323" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ifconv:11 %store_ln228 = store i64 %mag_time_ch0_V_2, i64 %mag_time_ch0_V

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="1324" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:12 %br_ln228 = br void %._crit_edge9

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1325" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1326" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %this_phase_ref_idx_0 = phi i32 0, void, i32 %select_ln245, void %.split12

]]></Node>
<StgValue><ssdm name="this_phase_ref_idx_0"/></StgValue>
</operation>

<operation id="1327" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:1 %i_2 = phi i4 1, void, i4 %add_ln241, void %.split12

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="1328" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:2 %max_diff_V_1 = phi i12 %max_diff_V, void, i12 %max_diff_V_3, void %.split12

]]></Node>
<StgValue><ssdm name="max_diff_V_1"/></StgValue>
</operation>

<operation id="1329" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1330" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4 %icmp_ln241 = icmp_eq  i4 %i_2, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln241"/></StgValue>
</operation>

<operation id="1331" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 11, i64 11, i64 11

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1332" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln241 = br i1 %icmp_ln241, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>

<operation id="1333" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln238 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln238"/></StgValue>
</operation>

<operation id="1334" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0">
<![CDATA[
.split:1 %switch_ln215 = switch i4 %i_2, void %branch11, i4 1, void %.split12, i4 2, void %branch2, i4 3, void %branch3, i4 4, void %branch4, i4 5, void %branch5, i4 6, void %branch6, i4 7, void %branch7, i4 8, void %branch8, i4 9, void %branch9, i4 10, void %branch10

]]></Node>
<StgValue><ssdm name="switch_ln215"/></StgValue>
</operation>

<operation id="1335" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="i_2" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="0" op_0_bw="0">
<![CDATA[
branch10:0 %br_ln215 = br void %.split12

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="1336" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="i_2" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="0" op_0_bw="0">
<![CDATA[
branch9:0 %br_ln215 = br void %.split12

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="1337" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="i_2" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="0" op_0_bw="0">
<![CDATA[
branch8:0 %br_ln215 = br void %.split12

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="1338" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="i_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="0" op_0_bw="0">
<![CDATA[
branch7:0 %br_ln215 = br void %.split12

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="1339" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="i_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="0" op_0_bw="0">
<![CDATA[
branch6:0 %br_ln215 = br void %.split12

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="1340" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="i_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="0" op_0_bw="0">
<![CDATA[
branch5:0 %br_ln215 = br void %.split12

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="1341" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="i_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="0" op_0_bw="0">
<![CDATA[
branch4:0 %br_ln215 = br void %.split12

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="1342" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="i_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="0" op_0_bw="0">
<![CDATA[
branch3:0 %br_ln215 = br void %.split12

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="1343" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="i_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="0" op_0_bw="0">
<![CDATA[
branch2:0 %br_ln215 = br void %.split12

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="1344" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="i_2" val="!1"/>
<literal name="i_2" val="!2"/>
<literal name="i_2" val="!3"/>
<literal name="i_2" val="!4"/>
<literal name="i_2" val="!5"/>
<literal name="i_2" val="!6"/>
<literal name="i_2" val="!7"/>
<literal name="i_2" val="!8"/>
<literal name="i_2" val="!9"/>
<literal name="i_2" val="!10"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="0" op_0_bw="0">
<![CDATA[
branch11:0 %br_ln215 = br void %.split12

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="1345" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12" op_7_bw="0" op_8_bw="12" op_9_bw="0" op_10_bw="12" op_11_bw="0" op_12_bw="12" op_13_bw="0" op_14_bw="12" op_15_bw="0" op_16_bw="12" op_17_bw="0" op_18_bw="12" op_19_bw="0" op_20_bw="12" op_21_bw="0">
<![CDATA[
.split12:0 %phi_ln215 = phi i12 %max_vals_V_11_1_load, void %branch2, i12 %max_vals_V_11_2_load, void %branch3, i12 %max_vals_V_11_3_load, void %branch4, i12 %max_vals_V_11_4_load, void %branch5, i12 %max_vals_V_11_5_load, void %branch6, i12 %max_vals_V_11_6_load, void %branch7, i12 %max_vals_V_11_7_load, void %branch8, i12 %max_vals_V_11_8_load, void %branch9, i12 %max_vals_V_11_9_load, void %branch10, i12 %max_vals_V_11_10_load, void %branch11, i12 %max_vals_V_11_load, void %.split

]]></Node>
<StgValue><ssdm name="phi_ln215"/></StgValue>
</operation>

<operation id="1346" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split12:1 %add_ln241 = add i4 %i_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln241"/></StgValue>
</operation>

<operation id="1347" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="12" op_0_bw="12">
<![CDATA[
.split12:2 %min_vals_V_11_2_load = load i12 %min_vals_V_11_2

]]></Node>
<StgValue><ssdm name="min_vals_V_11_2_load"/></StgValue>
</operation>

<operation id="1348" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="12" op_0_bw="12">
<![CDATA[
.split12:3 %min_vals_V_11_3_load = load i12 %min_vals_V_11_3

]]></Node>
<StgValue><ssdm name="min_vals_V_11_3_load"/></StgValue>
</operation>

<operation id="1349" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="12" op_0_bw="12">
<![CDATA[
.split12:4 %min_vals_V_11_4_load = load i12 %min_vals_V_11_4

]]></Node>
<StgValue><ssdm name="min_vals_V_11_4_load"/></StgValue>
</operation>

<operation id="1350" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="12" op_0_bw="12">
<![CDATA[
.split12:5 %min_vals_V_11_5_load = load i12 %min_vals_V_11_5

]]></Node>
<StgValue><ssdm name="min_vals_V_11_5_load"/></StgValue>
</operation>

<operation id="1351" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="12" op_0_bw="12">
<![CDATA[
.split12:6 %min_vals_V_11_6_load = load i12 %min_vals_V_11_6

]]></Node>
<StgValue><ssdm name="min_vals_V_11_6_load"/></StgValue>
</operation>

<operation id="1352" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="12" op_0_bw="12">
<![CDATA[
.split12:7 %min_vals_V_11_7_load = load i12 %min_vals_V_11_7

]]></Node>
<StgValue><ssdm name="min_vals_V_11_7_load"/></StgValue>
</operation>

<operation id="1353" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="12" op_0_bw="12">
<![CDATA[
.split12:8 %min_vals_V_11_8_load = load i12 %min_vals_V_11_8

]]></Node>
<StgValue><ssdm name="min_vals_V_11_8_load"/></StgValue>
</operation>

<operation id="1354" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="12" op_0_bw="12">
<![CDATA[
.split12:9 %min_vals_V_11_9_load = load i12 %min_vals_V_11_9

]]></Node>
<StgValue><ssdm name="min_vals_V_11_9_load"/></StgValue>
</operation>

<operation id="1355" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="12" op_0_bw="12">
<![CDATA[
.split12:10 %min_vals_V_11_10_load = load i12 %min_vals_V_11_10

]]></Node>
<StgValue><ssdm name="min_vals_V_11_10_load"/></StgValue>
</operation>

<operation id="1356" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="12" op_0_bw="12">
<![CDATA[
.split12:11 %min_vals_V_11_11_load = load i12 %min_vals_V_11_11

]]></Node>
<StgValue><ssdm name="min_vals_V_11_11_load"/></StgValue>
</operation>

<operation id="1357" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="12" op_0_bw="12">
<![CDATA[
.split12:12 %min_vals_V_11_12_load = load i12 %min_vals_V_11_12

]]></Node>
<StgValue><ssdm name="min_vals_V_11_12_load"/></StgValue>
</operation>

<operation id="1358" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="4">
<![CDATA[
.split12:13 %phi_ln215_1 = mux i12 @_ssdm_op_Mux.ap_auto.16i12.i4, i12 %min_vals_V_11_12_load, i12 %min_vals_V_11_2_load, i12 %min_vals_V_11_3_load, i12 %min_vals_V_11_4_load, i12 %min_vals_V_11_5_load, i12 %min_vals_V_11_6_load, i12 %min_vals_V_11_7_load, i12 %min_vals_V_11_8_load, i12 %min_vals_V_11_9_load, i12 %min_vals_V_11_10_load, i12 %min_vals_V_11_11_load, i12 %min_vals_V_11_12_load, i12 %min_vals_V_11_12_load, i12 %min_vals_V_11_12_load, i12 %min_vals_V_11_12_load, i12 %min_vals_V_11_12_load, i4 %i_2

]]></Node>
<StgValue><ssdm name="phi_ln215_1"/></StgValue>
</operation>

<operation id="1359" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:14 %max_diff_V_4 = sub i12 %phi_ln215, i12 %phi_ln215_1

]]></Node>
<StgValue><ssdm name="max_diff_V_4"/></StgValue>
</operation>

<operation id="1360" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:15 %icmp_ln886 = icmp_ugt  i12 %max_diff_V_4, i12 %max_diff_V_1

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="1361" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="4">
<![CDATA[
.split12:16 %zext_ln247 = zext i4 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln247"/></StgValue>
</operation>

<operation id="1362" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split12:17 %select_ln245 = select i1 %icmp_ln886, i32 %zext_ln247, i32 %this_phase_ref_idx_0

]]></Node>
<StgValue><ssdm name="select_ln245"/></StgValue>
</operation>

<operation id="1363" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split12:18 %max_diff_V_3 = select i1 %icmp_ln886, i12 %max_diff_V_4, i12 %max_diff_V_1

]]></Node>
<StgValue><ssdm name="max_diff_V_3"/></StgValue>
</operation>

<operation id="1364" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="0" op_0_bw="0">
<![CDATA[
.split12:19 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1365" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="4" op_0_bw="32">
<![CDATA[
:0 %empty = trunc i32 %this_phase_ref_idx_0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1366" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="0" op_0_bw="4">
<![CDATA[
:1 %ret_ln252 = ret i4 %empty

]]></Node>
<StgValue><ssdm name="ret_ln252"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
