<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTOS: TIM_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RTOS<span id="projectnumber">&#160;1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.14.0 -->
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<div id="main-nav">
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="topics.html"><span>Topics</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- main-nav -->
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">TIM_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f401xc.html">Stm32f401xc</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f401xe.html">Stm32f401xe</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f405xx.html">Stm32f405xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f407xx.html">Stm32f407xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f410cx.html">Stm32f410cx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f410rx.html">Stm32f410rx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f410tx.html">Stm32f410tx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f411xe.html">Stm32f411xe</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f412cx.html">Stm32f412cx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f412rx.html">Stm32f412rx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f412vx.html">Stm32f412vx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f412zx.html">Stm32f412zx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f413xx.html">Stm32f413xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f415xx.html">Stm32f415xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f417xx.html">Stm32f417xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f423xx.html">Stm32f423xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f427xx.html">Stm32f427xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f429xx.html">Stm32f429xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f437xx.html">Stm32f437xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f439xx.html">Stm32f439xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f446xx.html">Stm32f446xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f469xx.html">Stm32f469xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f479xx.html">Stm32f479xx</a> &raquo; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>TIM.  
 <a href="#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for TIM_TypeDef:</div>
<div class="dyncontent">
<div class="center"><img src="struct_t_i_m___type_def__coll__graph.png" border="0" usemap="#a_t_i_m___type_def_coll__map" loading="lazy" alt="Collaboration graph"/></div>
<map name="a_t_i_m___type_def_coll__map" id="a_t_i_m___type_def_coll__map">
<area shape="rect" title="TIM." alt="" coords="5,5,112,288"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-pub-attribs" class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab0ec7102960640751d44e92ddac994f0" id="r_ab0ec7102960640751d44e92ddac994f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab0ec7102960640751d44e92ddac994f0">CR1</a></td></tr>
<tr class="memitem:afdfa307571967afb1d97943e982b6586" id="r_afdfa307571967afb1d97943e982b6586"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afdfa307571967afb1d97943e982b6586">CR2</a></td></tr>
<tr class="memitem:a2870732a4fc2ecd7bbecfbcbbf5528b7" id="r_a2870732a4fc2ecd7bbecfbcbbf5528b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a></td></tr>
<tr class="memitem:a07fccbd85b91e6dca03ce333c1457fcb" id="r_a07fccbd85b91e6dca03ce333c1457fcb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a></td></tr>
<tr class="memitem:af6aca2bbd40c0fb6df7c3aebe224a360" id="r_af6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="memitem:a196ebdaac12b21e90320c6175da78ef6" id="r_a196ebdaac12b21e90320c6175da78ef6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a196ebdaac12b21e90320c6175da78ef6">EGR</a></td></tr>
<tr class="memitem:adb72f64492a75e780dd2294075c70fed" id="r_adb72f64492a75e780dd2294075c70fed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adb72f64492a75e780dd2294075c70fed">CCMR1</a></td></tr>
<tr class="memitem:a091452256c9a16c33d891f4d32b395bf" id="r_a091452256c9a16c33d891f4d32b395bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a091452256c9a16c33d891f4d32b395bf">CCMR2</a></td></tr>
<tr class="memitem:a098110becfef10e1fd1b6a4f874da496" id="r_a098110becfef10e1fd1b6a4f874da496"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a098110becfef10e1fd1b6a4f874da496">CCER</a></td></tr>
<tr class="memitem:a6095a27d764d06750fc0d642e08f8b2a" id="r_a6095a27d764d06750fc0d642e08f8b2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6095a27d764d06750fc0d642e08f8b2a">CNT</a></td></tr>
<tr class="memitem:a9d4c753f09cbffdbe5c55008f0e8b180" id="r_a9d4c753f09cbffdbe5c55008f0e8b180"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9d4c753f09cbffdbe5c55008f0e8b180">PSC</a></td></tr>
<tr class="memitem:af17f19bb4aeea3cc14fa73dfa7772cb8" id="r_af17f19bb4aeea3cc14fa73dfa7772cb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af17f19bb4aeea3cc14fa73dfa7772cb8">ARR</a></td></tr>
<tr class="memitem:aa1b1b7107fcf35abe39d20f5dfc230ee" id="r_aa1b1b7107fcf35abe39d20f5dfc230ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa1b1b7107fcf35abe39d20f5dfc230ee">RCR</a></td></tr>
<tr class="memitem:adab1e24ef769bbcb3e3769feae192ffb" id="r_adab1e24ef769bbcb3e3769feae192ffb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adab1e24ef769bbcb3e3769feae192ffb">CCR1</a></td></tr>
<tr class="memitem:ab90aa584f07eeeac364a67f5e05faa93" id="r_ab90aa584f07eeeac364a67f5e05faa93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab90aa584f07eeeac364a67f5e05faa93">CCR2</a></td></tr>
<tr class="memitem:a27a478cc47a3dff478555ccb985b06a2" id="r_a27a478cc47a3dff478555ccb985b06a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a27a478cc47a3dff478555ccb985b06a2">CCR3</a></td></tr>
<tr class="memitem:a85fdb75569bd7ea26fa48544786535be" id="r_a85fdb75569bd7ea26fa48544786535be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a85fdb75569bd7ea26fa48544786535be">CCR4</a></td></tr>
<tr class="memitem:a476bae602205d6a49c7e71e2bda28c0a" id="r_a476bae602205d6a49c7e71e2bda28c0a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a476bae602205d6a49c7e71e2bda28c0a">BDTR</a></td></tr>
<tr class="memitem:af6225cb8f4938f98204d11afaffd41c9" id="r_af6225cb8f4938f98204d11afaffd41c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af6225cb8f4938f98204d11afaffd41c9">DCR</a></td></tr>
<tr class="memitem:ab9087f2f31dd5edf59de6a59ae4e67ae" id="r_ab9087f2f31dd5edf59de6a59ae4e67ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab9087f2f31dd5edf59de6a59ae4e67ae">DMAR</a></td></tr>
<tr class="memitem:a75ade4a9b3d40781fd80ce3e6589e98b" id="r_a75ade4a9b3d40781fd80ce3e6589e98b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a75ade4a9b3d40781fd80ce3e6589e98b">OR</a></td></tr>
</table>
<a name="details" id="details"></a><h2 id="header-details" class="groupheader">Detailed Description</h2>
<div class="textblock"><p>TIM. </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00469">469</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>
</div><a name="doc-variable-members" id="doc-variable-members"></a><h2 id="header-doc-variable-members" class="groupheader">Field Documentation</h2>
<a id="af17f19bb4aeea3cc14fa73dfa7772cb8" name="af17f19bb4aeea3cc14fa73dfa7772cb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af17f19bb4aeea3cc14fa73dfa7772cb8">&#9670;&#160;</a></span>ARR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ARR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM auto-reload register, Address offset: 0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00482">482</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a476bae602205d6a49c7e71e2bda28c0a" name="a476bae602205d6a49c7e71e2bda28c0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a476bae602205d6a49c7e71e2bda28c0a">&#9670;&#160;</a></span>BDTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BDTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM break and dead-time register, Address offset: 0x44 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00488">488</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a098110becfef10e1fd1b6a4f874da496" name="a098110becfef10e1fd1b6a4f874da496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a098110becfef10e1fd1b6a4f874da496">&#9670;&#160;</a></span>CCER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare enable register, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00479">479</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="adb72f64492a75e780dd2294075c70fed" name="adb72f64492a75e780dd2294075c70fed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb72f64492a75e780dd2294075c70fed">&#9670;&#160;</a></span>CCMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCMR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare mode register 1, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00477">477</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a091452256c9a16c33d891f4d32b395bf" name="a091452256c9a16c33d891f4d32b395bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a091452256c9a16c33d891f4d32b395bf">&#9670;&#160;</a></span>CCMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCMR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare mode register 2, Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00478">478</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="adab1e24ef769bbcb3e3769feae192ffb" name="adab1e24ef769bbcb3e3769feae192ffb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adab1e24ef769bbcb3e3769feae192ffb">&#9670;&#160;</a></span>CCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare register 1, Address offset: 0x34 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00484">484</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="ab90aa584f07eeeac364a67f5e05faa93" name="ab90aa584f07eeeac364a67f5e05faa93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab90aa584f07eeeac364a67f5e05faa93">&#9670;&#160;</a></span>CCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare register 2, Address offset: 0x38 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00485">485</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a27a478cc47a3dff478555ccb985b06a2" name="a27a478cc47a3dff478555ccb985b06a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27a478cc47a3dff478555ccb985b06a2">&#9670;&#160;</a></span>CCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare register 3, Address offset: 0x3C </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00486">486</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a85fdb75569bd7ea26fa48544786535be" name="a85fdb75569bd7ea26fa48544786535be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85fdb75569bd7ea26fa48544786535be">&#9670;&#160;</a></span>CCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare register 4, Address offset: 0x40 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00487">487</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a6095a27d764d06750fc0d642e08f8b2a" name="a6095a27d764d06750fc0d642e08f8b2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6095a27d764d06750fc0d642e08f8b2a">&#9670;&#160;</a></span>CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM counter register, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00480">480</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="ab0ec7102960640751d44e92ddac994f0" name="ab0ec7102960640751d44e92ddac994f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0ec7102960640751d44e92ddac994f0">&#9670;&#160;</a></span>CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM control register 1, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00471">471</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="afdfa307571967afb1d97943e982b6586" name="afdfa307571967afb1d97943e982b6586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdfa307571967afb1d97943e982b6586">&#9670;&#160;</a></span>CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM control register 2, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00472">472</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="af6225cb8f4938f98204d11afaffd41c9" name="af6225cb8f4938f98204d11afaffd41c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6225cb8f4938f98204d11afaffd41c9">&#9670;&#160;</a></span>DCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM DMA control register, Address offset: 0x48 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00489">489</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a07fccbd85b91e6dca03ce333c1457fcb" name="a07fccbd85b91e6dca03ce333c1457fcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07fccbd85b91e6dca03ce333c1457fcb">&#9670;&#160;</a></span>DIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DIER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM DMA/interrupt enable register, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00474">474</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="ab9087f2f31dd5edf59de6a59ae4e67ae" name="ab9087f2f31dd5edf59de6a59ae4e67ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9087f2f31dd5edf59de6a59ae4e67ae">&#9670;&#160;</a></span>DMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM DMA address for full transfer, Address offset: 0x4C </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00490">490</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a196ebdaac12b21e90320c6175da78ef6" name="a196ebdaac12b21e90320c6175da78ef6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a196ebdaac12b21e90320c6175da78ef6">&#9670;&#160;</a></span>EGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM event generation register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00476">476</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a75ade4a9b3d40781fd80ce3e6589e98b" name="a75ade4a9b3d40781fd80ce3e6589e98b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75ade4a9b3d40781fd80ce3e6589e98b">&#9670;&#160;</a></span>OR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM option register, Address offset: 0x50 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00491">491</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a9d4c753f09cbffdbe5c55008f0e8b180" name="a9d4c753f09cbffdbe5c55008f0e8b180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d4c753f09cbffdbe5c55008f0e8b180">&#9670;&#160;</a></span>PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PSC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM prescaler, Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00481">481</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="aa1b1b7107fcf35abe39d20f5dfc230ee" name="aa1b1b7107fcf35abe39d20f5dfc230ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1b1b7107fcf35abe39d20f5dfc230ee">&#9670;&#160;</a></span>RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM repetition counter register, Address offset: 0x30 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00483">483</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a2870732a4fc2ecd7bbecfbcbbf5528b7" name="a2870732a4fc2ecd7bbecfbcbbf5528b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2870732a4fc2ecd7bbecfbcbbf5528b7">&#9670;&#160;</a></span>SMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM slave mode control register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00473">473</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="af6aca2bbd40c0fb6df7c3aebe224a360" name="af6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&#160;</a></span>SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM status register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00475">475</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f401xe_8h_source.html">stm32f401xe.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f405xx_8h_source.html">stm32f405xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f410cx_8h_source.html">stm32f410cx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f410rx_8h_source.html">stm32f410rx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f410tx_8h_source.html">stm32f410tx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f411xe_8h_source.html">stm32f411xe.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f412cx_8h_source.html">stm32f412cx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f412rx_8h_source.html">stm32f412rx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f412vx_8h_source.html">stm32f412vx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f412zx_8h_source.html">stm32f412zx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f413xx_8h_source.html">stm32f413xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f417xx_8h_source.html">stm32f417xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f423xx_8h_source.html">stm32f423xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f427xx_8h_source.html">stm32f427xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f437xx_8h_source.html">stm32f437xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f446xx_8h_source.html">stm32f446xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f479xx_8h_source.html">stm32f479xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
