#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa9ccc05b80 .scope module, "stack_tb" "stack_tb" 2 4;
 .timescale -9 -11;
P_0x7fa9ccc058e0 .param/l "period" 1 2 18, +C4<00000000000000000000000000001010>;
v0x7fa9ccc16320_0 .net "address", 7 0, L_0x7fa9ccc16600;  1 drivers
v0x7fa9ccc163d0_0 .var "clk", 0 0;
v0x7fa9ccc16480_0 .var "r0", 7 0;
v0x7fa9ccc16550_0 .var "rw", 1 0;
S_0x7fa9ccc05d60 .scope module, "st1" "stack" 2 10, 3 7 0, S_0x7fa9ccc05b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "r0"
    .port_info 2 /INPUT 2 "rw"
    .port_info 3 /OUTPUT 8 "address"
L_0x7fa9ccc16600 .functor BUFZ 8, v0x7fa9ccc161f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa9ccc05f20_0 .net "address", 7 0, L_0x7fa9ccc16600;  alias, 1 drivers
v0x7fa9ccc15fe0_0 .net "clk", 0 0, v0x7fa9ccc163d0_0;  1 drivers
v0x7fa9ccc16080_0 .net "r0", 7 0, v0x7fa9ccc16480_0;  1 drivers
v0x7fa9ccc16140_0 .net "rw", 1 0, v0x7fa9ccc16550_0;  1 drivers
v0x7fa9ccc161f0_0 .var "stackptr", 7 0;
E_0x7fa9ccc057a0 .event posedge, v0x7fa9ccc15fe0_0;
    .scope S_0x7fa9ccc05d60;
T_0 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fa9ccc161f0_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0x7fa9ccc05d60;
T_1 ;
    %wait E_0x7fa9ccc057a0;
    %load/vec4 v0x7fa9ccc16140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x7fa9ccc161f0_0;
    %assign/vec4 v0x7fa9ccc161f0_0, 0;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x7fa9ccc161f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x7fa9ccc161f0_0, 0;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x7fa9ccc161f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fa9ccc161f0_0, 0;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x7fa9ccc16080_0;
    %assign/vec4 v0x7fa9ccc161f0_0, 0;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fa9ccc05b80;
T_2 ;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa9ccc163d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa9ccc163d0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fa9ccc05b80;
T_3 ;
    %vpi_call 2 29 "$dumpfile", "stack1.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x7fa9ccc05b80 {0 0 0};
    %vpi_call 2 31 "$monitor", "address -> %h , rw -> %b , r0 -> %h", v0x7fa9ccc16320_0, v0x7fa9ccc16550_0, v0x7fa9ccc16480_0 {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa9ccc16550_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa9ccc16550_0, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fa9ccc16550_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa9ccc16550_0, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fa9ccc16550_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa9ccc16550_0, 0;
    %delay 1000, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fa9ccc16550_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa9ccc16550_0, 0;
    %delay 1000, 0;
    %pushi/vec4 250, 0, 8;
    %assign/vec4 v0x7fa9ccc16480_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa9ccc16550_0, 0;
    %delay 1000, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fa9ccc16550_0, 0;
    %delay 1000, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fa9ccc16550_0, 0;
    %delay 1000, 0;
    %pushi/vec4 239, 0, 8;
    %assign/vec4 v0x7fa9ccc16480_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa9ccc16550_0, 0;
    %delay 1000, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fa9ccc16550_0, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fa9ccc16550_0, 0;
    %delay 1000, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fa9ccc16550_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa9ccc16550_0, 0;
    %delay 1000, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fa9ccc16550_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa9ccc16550_0, 0;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./test/stack_tb.v";
    "stackptr.v";
