{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686195359056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686195359056 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  8 12:35:59 2023 " "Processing started: Thu Jun  8 12:35:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686195359056 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195359056 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_pipeline -c simple_pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_pipeline -c simple_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195359056 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686195359164 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686195359164 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D shifter.v(4) " "Verilog HDL Declaration information at shifter.v(4): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686195362676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc PC simple_pipeline.v(50) " "Verilog HDL Declaration information at simple_pipeline.v(50): object \"pc\" differs only in case from object \"PC\" in the same scope" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686195362681 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BR br simple_pipeline.v(70) " "Verilog HDL Declaration information at simple_pipeline.v(70): object \"BR\" differs only in case from object \"br\" in the same scope" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686195362681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_pipeline.v 22 22 " "Found 22 design units, including 22 entities, in source file simple_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195362683 ""} { "Info" "ISGN_ENTITY_NAME" "2 RegisterFile " "Found entity 2: RegisterFile" {  } { { "RegisterFile.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195362683 ""} { "Info" "ISGN_ENTITY_NAME" "3 register " "Found entity 3: register" {  } { { "register.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195362683 ""} { "Info" "ISGN_ENTITY_NAME" "4 register2 " "Found entity 4: register2" {  } { { "register2.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/register2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195362683 ""} { "Info" "ISGN_ENTITY_NAME" "5 shifter " "Found entity 5: shifter" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195362683 ""} { "Info" "ISGN_ENTITY_NAME" "6 PC " "Found entity 6: PC" {  } { { "PC.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195362683 ""} { "Info" "ISGN_ENTITY_NAME" "7 phasecounter " "Found entity 7: phasecounter" {  } { { "phasecounter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phasecounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195362683 ""} { "Info" "ISGN_ENTITY_NAME" "8 phase3ctl " "Found entity 8: phase3ctl" {  } { { "phase3ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195362683 ""} { "Info" "ISGN_ENTITY_NAME" "9 phase4ctl " "Found entity 9: phase4ctl" {  } { { "phase4ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase4ctl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195362683 ""} { "Info" "ISGN_ENTITY_NAME" "10 phase5ctl " "Found entity 10: phase5ctl" {  } { { "phase5ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase5ctl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195362683 ""} { "Info" "ISGN_ENTITY_NAME" "11 ctl " "Found entity 11: ctl" {  } { { "ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ctl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195362683 ""} { "Info" "ISGN_ENTITY_NAME" "12 branch " "Found entity 12: branch" {  } { { "branch.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/branch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195362683 ""} { "Info" "ISGN_ENTITY_NAME" "13 RemoveChattering " "Found entity 13: RemoveChattering" {  } { { "RemoveChattering.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/RemoveChattering.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195362683 ""} { "Info" "ISGN_ENTITY_NAME" "14 counta2 " "Found entity 14: counta2" {  } { { "counta2.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195362683 ""} { "Info" "ISGN_ENTITY_NAME" "15 counta3 " "Found entity 15: counta3" {  } { { "counta3.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195362683 ""} { "Info" "ISGN_ENTITY_NAME" "16 segLED " "Found entity 16: segLED" {  } { { "segLED.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/segLED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195362683 ""} { "Info" "ISGN_ENTITY_NAME" "17 divider " "Found entity 17: divider" {  } { { "divider.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195362683 ""} { "Info" "ISGN_ENTITY_NAME" "18 display " "Found entity 18: display" {  } { { "display.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195362683 ""} { "Info" "ISGN_ENTITY_NAME" "19 SEVENSEG_LED " "Found entity 19: SEVENSEG_LED" {  } { { "display.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195362683 ""} { "Info" "ISGN_ENTITY_NAME" "20 number " "Found entity 20: number" {  } { { "display.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v" 206 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195362683 ""} { "Info" "ISGN_ENTITY_NAME" "21 forwardingunit " "Found entity 21: forwardingunit" {  } { { "forwardingunit.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/forwardingunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195362683 ""} { "Info" "ISGN_ENTITY_NAME" "22 simple_pipeline " "Found entity 22: simple_pipeline" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195362683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195362683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195362686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195362686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195362688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195362688 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AS_BC simple_pipeline.v(85) " "Verilog HDL Implicit Net warning at simple_pipeline.v(85): created implicit net for \"AS_BC\"" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195362688 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SLI simple_pipeline.v(85) " "Verilog HDL Implicit Net warning at simple_pipeline.v(85): created implicit net for \"SLI\"" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195362688 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pcout simple_pipeline.v(161) " "Verilog HDL Implicit Net warning at simple_pipeline.v(161): created implicit net for \"pcout\"" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 161 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195362688 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ceout simple_pipeline.v(162) " "Verilog HDL Implicit Net warning at simple_pipeline.v(162): created implicit net for \"ceout\"" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 162 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195362688 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ce1out simple_pipeline.v(163) " "Verilog HDL Implicit Net warning at simple_pipeline.v(163): created implicit net for \"ce1out\"" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 163 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195362688 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ce2out simple_pipeline.v(164) " "Verilog HDL Implicit Net warning at simple_pipeline.v(164): created implicit net for \"ce2out\"" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 164 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195362689 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_pipeline " "Elaborating entity \"simple_pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686195362754 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcout simple_pipeline.v(161) " "Verilog HDL or VHDL warning at simple_pipeline.v(161): object \"pcout\" assigned a value but never read" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686195362755 "|simple_pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ceout simple_pipeline.v(162) " "Verilog HDL or VHDL warning at simple_pipeline.v(162): object \"ceout\" assigned a value but never read" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686195362755 "|simple_pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ce1out simple_pipeline.v(163) " "Verilog HDL or VHDL warning at simple_pipeline.v(163): object \"ce1out\" assigned a value but never read" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686195362755 "|simple_pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ce2out simple_pipeline.v(164) " "Verilog HDL or VHDL warning at simple_pipeline.v(164): object \"ce2out\" assigned a value but never read" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686195362755 "|simple_pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCIn simple_pipeline.v(50) " "Verilog HDL or VHDL warning at simple_pipeline.v(50): object \"PCIn\" assigned a value but never read" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686195362755 "|simple_pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcode_wire1 simple_pipeline.v(55) " "Verilog HDL or VHDL warning at simple_pipeline.v(55): object \"opcode_wire1\" assigned a value but never read" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686195362755 "|simple_pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcode_wire2 simple_pipeline.v(55) " "Verilog HDL or VHDL warning at simple_pipeline.v(55): object \"opcode_wire2\" assigned a value but never read" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686195362755 "|simple_pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SZCV10 simple_pipeline.v(58) " "Verilog HDL or VHDL warning at simple_pipeline.v(58): object \"SZCV10\" assigned a value but never read" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686195362755 "|simple_pipeline"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MemReadout simple_pipeline.v(63) " "Verilog HDL warning at simple_pipeline.v(63): object MemReadout used but never assigned" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 63 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1686195362755 "|simple_pipeline"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 simple_pipeline.v(157) " "Verilog HDL assignment warning at simple_pipeline.v(157): truncated value with size 32 to match size of target (4)" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686195362758 "|simple_pipeline"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 simple_pipeline.v(158) " "Verilog HDL assignment warning at simple_pipeline.v(158): truncated value with size 32 to match size of target (4)" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686195362759 "|simple_pipeline"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 simple_pipeline.v(159) " "Verilog HDL assignment warning at simple_pipeline.v(159): truncated value with size 32 to match size of target (4)" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686195362759 "|simple_pipeline"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 simple_pipeline.v(160) " "Verilog HDL assignment warning at simple_pipeline.v(160): truncated value with size 32 to match size of target (4)" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686195362759 "|simple_pipeline"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 simple_pipeline.v(161) " "Verilog HDL assignment warning at simple_pipeline.v(161): truncated value with size 16 to match size of target (1)" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686195362759 "|simple_pipeline"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MemReadout 0 simple_pipeline.v(63) " "Net \"MemReadout\" at simple_pipeline.v(63) has no driver or initial value, using a default initial value '0'" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686195362760 "|simple_pipeline"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:IR " "Elaborating entity \"register\" for hierarchy \"register:IR\"" {  } { { "simple_pipeline.v" "IR" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195362775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register2 register2:CR2 " "Elaborating entity \"register2\" for hierarchy \"register2:CR2\"" {  } { { "simple_pipeline.v" "CR2" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195362781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:RF " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:RF\"" {  } { { "simple_pipeline.v" "RF" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195362785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "simple_pipeline.v" "ALU" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195362794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctl ctl:ctl " "Elaborating entity \"ctl\" for hierarchy \"ctl:ctl\"" {  } { { "simple_pipeline.v" "ctl" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195362800 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst_wire ctl.v(10) " "Verilog HDL or VHDL warning at ctl.v(10): object \"inst_wire\" assigned a value but never read" {  } { { "ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ctl.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686195362800 "|simple_pipeline|ctl:ctl"}
{ "Warning" "WSGN_SEARCH_FILE" "finding_hazard.v 1 1 " "Using design file finding_hazard.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 finding_hazard " "Found entity 1: finding_hazard" {  } { { "finding_hazard.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/finding_hazard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195362809 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1686195362809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finding_hazard finding_hazard:fh " "Elaborating entity \"finding_hazard\" for hierarchy \"finding_hazard:fh\"" {  } { { "simple_pipeline.v" "fh" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195362809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwardingunit forwardingunit:fd " "Elaborating entity \"forwardingunit\" for hierarchy \"forwardingunit:fd\"" {  } { { "simple_pipeline.v" "fd" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195362812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:sf " "Elaborating entity \"shifter\" for hierarchy \"shifter:sf\"" {  } { { "simple_pipeline.v" "sf" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195362816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC " "Elaborating entity \"PC\" for hierarchy \"PC:PC\"" {  } { { "simple_pipeline.v" "PC" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195362822 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PC.v(9) " "Verilog HDL assignment warning at PC.v(9): truncated value with size 32 to match size of target (16)" {  } { { "PC.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/PC.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686195362822 "|simple_pipeline|PC:PC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PC.v(20) " "Verilog HDL assignment warning at PC.v(20): truncated value with size 32 to match size of target (16)" {  } { { "PC.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/PC.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686195362822 "|simple_pipeline|PC:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase3ctl phase3ctl:p3IFID " "Elaborating entity \"phase3ctl\" for hierarchy \"phase3ctl:p3IFID\"" {  } { { "simple_pipeline.v" "p3IFID" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195362827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase4ctl phase4ctl:p4IFID " "Elaborating entity \"phase4ctl\" for hierarchy \"phase4ctl:p4IFID\"" {  } { { "simple_pipeline.v" "p4IFID" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195362832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase5ctl phase5ctl:p5IFID " "Elaborating entity \"phase5ctl\" for hierarchy \"phase5ctl:p5IFID\"" {  } { { "simple_pipeline.v" "p5IFID" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195362837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch branch:br " "Elaborating entity \"branch\" for hierarchy \"branch:br\"" {  } { { "simple_pipeline.v" "br" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195362841 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c branch.v(5) " "Verilog HDL or VHDL warning at branch.v(5): object \"c\" assigned a value but never read" {  } { { "branch.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/branch.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686195362842 "|simple_pipeline|branch:br"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram1 " "Elaborating entity \"ram\" for hierarchy \"ram:ram1\"" {  } { { "simple_pipeline.v" "ram1" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195362848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:ram1\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195362868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:ram1\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195362875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:ram1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195362875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195362875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file random.mif " "Parameter \"init_file\" = \"random.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195362875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195362875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195362875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195362875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195362875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195362875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195362875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195362875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195362875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195362875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195362875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195362875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195362875 ""}  } { { "ram.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686195362875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gck1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gck1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gck1 " "Found entity 1: altsyncram_gck1" {  } { { "db/altsyncram_gck1.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/altsyncram_gck1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195362895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195362895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gck1 ram:ram1\|altsyncram:altsyncram_component\|altsyncram_gck1:auto_generated " "Elaborating entity \"altsyncram_gck1\" for hierarchy \"ram:ram1\|altsyncram:altsyncram_component\|altsyncram_gck1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195362895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ema2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ema2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ema2 " "Found entity 1: altsyncram_ema2" {  } { { "db/altsyncram_ema2.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/altsyncram_ema2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195362919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195362919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ema2 ram:ram1\|altsyncram:altsyncram_component\|altsyncram_gck1:auto_generated\|altsyncram_ema2:altsyncram1 " "Elaborating entity \"altsyncram_ema2\" for hierarchy \"ram:ram1\|altsyncram:altsyncram_component\|altsyncram_gck1:auto_generated\|altsyncram_ema2:altsyncram1\"" {  } { { "db/altsyncram_gck1.tdf" "altsyncram1" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/altsyncram_gck1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195362919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ram:ram1\|altsyncram:altsyncram_component\|altsyncram_gck1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ram:ram1\|altsyncram:altsyncram_component\|altsyncram_gck1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_gck1.tdf" "mgl_prim2" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/altsyncram_gck1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195363217 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram1\|altsyncram:altsyncram_component\|altsyncram_gck1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ram:ram1\|altsyncram:altsyncram_component\|altsyncram_gck1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_gck1.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/altsyncram_gck1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195363226 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram1\|altsyncram:altsyncram_component\|altsyncram_gck1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ram:ram1\|altsyncram:altsyncram_component\|altsyncram_gck1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363226 ""}  } { { "db/altsyncram_gck1.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/altsyncram_gck1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686195363226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ram:ram1\|altsyncram:altsyncram_component\|altsyncram_gck1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ram:ram1\|altsyncram:altsyncram_component\|altsyncram_gck1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195363318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ram:ram1\|altsyncram:altsyncram_component\|altsyncram_gck1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ram:ram1\|altsyncram:altsyncram_component\|altsyncram_gck1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195363422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ram:ram1\|altsyncram:altsyncram_component\|altsyncram_gck1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ram:ram1\|altsyncram:altsyncram_component\|altsyncram_gck1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195363517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll " "Elaborating entity \"pll\" for hierarchy \"pll:pll\"" {  } { { "simple_pipeline.v" "pll" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195363565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/pll.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195363582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/pll.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195363590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll\|altpll:altpll_component " "Instantiated megafunction \"pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 40 " "Parameter \"clk0_divide_by\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 100 " "Parameter \"clk0_multiply_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 25000 " "Parameter \"inclk0_input_frequency\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195363590 ""}  } { { "pll.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/pll.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686195363590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195363610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195363610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195363610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RemoveChattering RemoveChattering:rc " "Elaborating entity \"RemoveChattering\" for hierarchy \"RemoveChattering:rc\"" {  } { { "simple_pipeline.v" "rc" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195363618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counta2 counta2:c2 " "Elaborating entity \"counta2\" for hierarchy \"counta2:c2\"" {  } { { "simple_pipeline.v" "c2" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195363625 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counta2.v(24) " "Verilog HDL assignment warning at counta2.v(24): truncated value with size 32 to match size of target (4)" {  } { { "counta2.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686195363626 "|simple_pipeline|counta2:c2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 counta2.v(38) " "Verilog HDL assignment warning at counta2.v(38): truncated value with size 32 to match size of target (31)" {  } { { "counta2.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686195363626 "|simple_pipeline|counta2:c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segLED counta2:c2\|segLED:a0 " "Elaborating entity \"segLED\" for hierarchy \"counta2:c2\|segLED:a0\"" {  } { { "counta2.v" "a0" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195363633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counta3 counta3:c3 " "Elaborating entity \"counta3\" for hierarchy \"counta3:c3\"" {  } { { "simple_pipeline.v" "c3" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195363642 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counta3.v(24) " "Verilog HDL assignment warning at counta3.v(24): truncated value with size 32 to match size of target (4)" {  } { { "counta3.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta3.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686195363643 "|simple_pipeline|counta3:c3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 counta3.v(43) " "Verilog HDL assignment warning at counta3.v(43): truncated value with size 32 to match size of target (31)" {  } { { "counta3.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta3.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686195363643 "|simple_pipeline|counta3:c3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:ds " "Elaborating entity \"display\" for hierarchy \"display:ds\"" {  } { { "simple_pipeline.v" "ds" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195363651 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sl_clk_wire display.v(9) " "Verilog HDL or VHDL warning at display.v(9): object \"sl_clk_wire\" assigned a value but never read" {  } { { "display.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686195363652 "|simple_pipeline|display:ds"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sl_rst_wire display.v(9) " "Verilog HDL or VHDL warning at display.v(9): object \"sl_rst_wire\" assigned a value but never read" {  } { { "display.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686195363652 "|simple_pipeline|display:ds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 display.v(60) " "Verilog HDL assignment warning at display.v(60): truncated value with size 32 to match size of target (6)" {  } { { "display.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686195363653 "|simple_pipeline|display:ds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display.v(61) " "Verilog HDL assignment warning at display.v(61): truncated value with size 32 to match size of target (1)" {  } { { "display.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686195363653 "|simple_pipeline|display:ds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display.v(64) " "Verilog HDL assignment warning at display.v(64): truncated value with size 32 to match size of target (1)" {  } { { "display.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686195363653 "|simple_pipeline|display:ds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display.v(67) " "Verilog HDL assignment warning at display.v(67): truncated value with size 32 to match size of target (1)" {  } { { "display.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686195363653 "|simple_pipeline|display:ds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display.v(70) " "Verilog HDL assignment warning at display.v(70): truncated value with size 32 to match size of target (1)" {  } { { "display.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686195363653 "|simple_pipeline|display:ds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display.v(73) " "Verilog HDL assignment warning at display.v(73): truncated value with size 32 to match size of target (1)" {  } { { "display.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686195363653 "|simple_pipeline|display:ds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display.v(76) " "Verilog HDL assignment warning at display.v(76): truncated value with size 32 to match size of target (1)" {  } { { "display.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686195363653 "|simple_pipeline|display:ds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display.v(79) " "Verilog HDL assignment warning at display.v(79): truncated value with size 32 to match size of target (1)" {  } { { "display.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686195363653 "|simple_pipeline|display:ds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display.v(82) " "Verilog HDL assignment warning at display.v(82): truncated value with size 32 to match size of target (1)" {  } { { "display.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686195363653 "|simple_pipeline|display:ds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display.v(85) " "Verilog HDL assignment warning at display.v(85): truncated value with size 32 to match size of target (1)" {  } { { "display.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686195363653 "|simple_pipeline|display:ds"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "number display:ds\|number:reg0 " "Elaborating entity \"number\" for hierarchy \"display:ds\|number:reg0\"" {  } { { "display.v" "reg0" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195363673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEVENSEG_LED display:ds\|number:reg0\|SEVENSEG_LED:l1 " "Elaborating entity \"SEVENSEG_LED\" for hierarchy \"display:ds\|number:reg0\|SEVENSEG_LED:l1\"" {  } { { "display.v" "l1" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195363677 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1686195363905 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.06.08.12:36:05 Progress: Loading sldd0c8d2e6/alt_sld_fab_wrapper_hw.tcl " "2023.06.08.12:36:05 Progress: Loading sldd0c8d2e6/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195365052 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195365870 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195365917 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195366406 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195366498 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195366589 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195366692 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195366696 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195366697 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1686195367379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0c8d2e6/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd0c8d2e6/alt_sld_fab.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195367552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195367552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195367623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195367623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195367625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195367625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195367684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195367684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195367756 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195367756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195367756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195367817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195367817 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counta2:c2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counta2:c2\|Div1\"" {  } { { "counta2.v" "Div1" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686195369280 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counta2:c2\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counta2:c2\|Mod2\"" {  } { { "counta2.v" "Mod2" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686195369280 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counta2:c2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counta2:c2\|Div0\"" {  } { { "counta2.v" "Div0" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686195369280 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counta2:c2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counta2:c2\|Mod1\"" {  } { { "counta2.v" "Mod1" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686195369280 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counta2:c2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counta2:c2\|Mod0\"" {  } { { "counta2.v" "Mod0" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686195369280 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counta2:c2\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counta2:c2\|Div2\"" {  } { { "counta2.v" "Div2" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686195369280 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counta2:c2\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counta2:c2\|Mod3\"" {  } { { "counta2.v" "Mod3" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686195369280 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counta3:c3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counta3:c3\|Mod0\"" {  } { { "counta3.v" "Mod0" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta3.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686195369280 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:ds\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:ds\|Mod0\"" {  } { { "display.v" "Mod0" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686195369280 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1686195369280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counta2:c2\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"counta2:c2\|lpm_divide:Div1\"" {  } { { "counta2.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195369300 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counta2:c2\|lpm_divide:Div1 " "Instantiated megafunction \"counta2:c2\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195369300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195369300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195369300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195369300 ""}  } { { "counta2.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686195369300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/lpm_divide_5jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195369317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195369317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/sign_div_unsign_tlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195369326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195369326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_e7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195369336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195369336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195369368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195369368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195369389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195369389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counta2:c2\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"counta2:c2\|lpm_divide:Mod2\"" {  } { { "counta2.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195369397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counta2:c2\|lpm_divide:Mod2 " "Instantiated megafunction \"counta2:c2\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195369397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195369397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195369397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195369397 ""}  } { { "counta2.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686195369397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5bm " "Found entity 1: lpm_divide_5bm" {  } { { "db/lpm_divide_5bm.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/lpm_divide_5bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195369415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195369415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195369420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195369420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195369429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195369429 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counta2:c2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"counta2:c2\|lpm_divide:Div0\"" {  } { { "counta2.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195369448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counta2:c2\|lpm_divide:Div0 " "Instantiated megafunction \"counta2:c2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195369448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195369448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195369448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195369448 ""}  } { { "counta2.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686195369448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/lpm_divide_2jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195369466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195369466 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counta2:c2\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"counta2:c2\|lpm_divide:Div2\"" {  } { { "counta2.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195369483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counta2:c2\|lpm_divide:Div2 " "Instantiated megafunction \"counta2:c2\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195369483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195369483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195369483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195369483 ""}  } { { "counta2.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686195369483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fkm " "Found entity 1: lpm_divide_fkm" {  } { { "db/lpm_divide_fkm.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/lpm_divide_fkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195369500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195369500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195369506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195369506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_2af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195369515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195369515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counta3:c3\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"counta3:c3\|lpm_divide:Mod0\"" {  } { { "counta3.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta3.v" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195369541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counta3:c3\|lpm_divide:Mod0 " "Instantiated megafunction \"counta3:c3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195369541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195369541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195369541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195369541 ""}  } { { "counta3.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta3.v" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686195369541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i9m " "Found entity 1: lpm_divide_i9m" {  } { { "db/lpm_divide_i9m.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/lpm_divide_i9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195369559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195369559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195369565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195369565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_24f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_24f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_24f " "Found entity 1: alt_u_div_24f" {  } { { "db/alt_u_div_24f.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_24f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195369570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195369570 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:ds\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"display:ds\|lpm_divide:Mod0\"" {  } { { "display.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195369581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:ds\|lpm_divide:Mod0 " "Instantiated megafunction \"display:ds\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195369581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195369581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195369581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686195369581 ""}  } { { "display.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686195369581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_n9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_n9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_n9m " "Found entity 1: lpm_divide_n9m" {  } { { "db/lpm_divide_n9m.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/lpm_divide_n9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195369599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195369599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/sign_div_unsign_ckh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195369605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195369605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c4f " "Found entity 1: alt_u_div_c4f" {  } { { "db/alt_u_div_c4f.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_c4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686195369613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195369613 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1686195370069 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out2\[0\] GND " "Pin \"out2\[0\]\" is stuck at GND" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686195372282 "|simple_pipeline|out2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out3\[0\] GND " "Pin \"out3\[0\]\" is stuck at GND" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686195372282 "|simple_pipeline|out3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp_2\[0\] GND " "Pin \"disp_2\[0\]\" is stuck at GND" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686195372282 "|simple_pipeline|disp_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp_3\[0\] GND " "Pin \"disp_3\[0\]\" is stuck at GND" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686195372282 "|simple_pipeline|disp_3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp_4\[0\] GND " "Pin \"disp_4\[0\]\" is stuck at GND" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686195372282 "|simple_pipeline|disp_4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp_5\[0\] GND " "Pin \"disp_5\[0\]\" is stuck at GND" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686195372282 "|simple_pipeline|disp_5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp_6\[0\] GND " "Pin \"disp_6\[0\]\" is stuck at GND" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686195372282 "|simple_pipeline|disp_6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp_7\[0\] GND " "Pin \"disp_7\[0\]\" is stuck at GND" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686195372282 "|simple_pipeline|disp_7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp_8\[0\] GND " "Pin \"disp_8\[0\]\" is stuck at GND" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686195372282 "|simple_pipeline|disp_8[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686195372282 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195372391 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"counta2:c2\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~0" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686195374604 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf" 102 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686195374604 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686195374604 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686195374604 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686195374604 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686195374604 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686195374604 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"counta2:c2\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~0" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686195374604 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_6_result_int\[0\]~10" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf" 87 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686195374604 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_7_result_int\[0\]~10" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf" 92 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686195374604 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_8_result_int\[0\]~10" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf" 97 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686195374604 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf" 102 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686195374604 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686195374604 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686195374604 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686195374604 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686195374604 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686195374604 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"counta2:c2\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~0" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686195374604 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686195374604 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686195374604 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686195374604 ""} { "Info" "ISCL_SCL_CELL_NAME" "display:ds\|lpm_divide:Mod0\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0 " "Logic cell \"display:ds\|lpm_divide:Mod0\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_6_result_int\[0\]~0" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_c4f.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686195374604 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1686195374604 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1686195374630 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1686195374631 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195374728 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/output_files/simple_pipeline.map.smsg " "Generated suppressed messages file /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/output_files/simple_pipeline.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195375190 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686195375845 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686195375845 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3655 " "Implemented 3655 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686195375995 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686195375995 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3500 " "Implemented 3500 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686195375995 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1686195375995 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1686195375995 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686195375995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "576 " "Peak virtual memory: 576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686195376017 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  8 12:36:16 2023 " "Processing ended: Thu Jun  8 12:36:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686195376017 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686195376017 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686195376017 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686195376017 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1686195376460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686195376461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  8 12:36:16 2023 " "Processing started: Thu Jun  8 12:36:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686195376461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1686195376461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off simple_pipeline -c simple_pipeline " "Command: quartus_fit --read_settings_files=off --write_settings_files=off simple_pipeline -c simple_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1686195376461 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1686195376477 ""}
{ "Info" "0" "" "Project  = simple_pipeline" {  } {  } 0 0 "Project  = simple_pipeline" 0 0 "Fitter" 0 0 1686195376477 ""}
{ "Info" "0" "" "Revision = simple_pipeline" {  } {  } 0 0 "Revision = simple_pipeline" 0 0 "Fitter" 0 0 1686195376477 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1686195376540 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1686195376541 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "simple_pipeline EP4CE30F23I7 " "Selected device EP4CE30F23I7 for design \"simple_pipeline\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1686195376561 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686195376601 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686195376601 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/" { { 0 { 0 ""} 0 660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1686195376629 ""}  } { { "db/pll_altpll.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/" { { 0 { 0 ""} 0 660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1686195376629 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1686195376723 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686195376767 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686195376767 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686195376767 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686195376767 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686195376767 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686195376767 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686195376767 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C7 " "Device EP4CE30F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686195376767 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686195376767 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23A7 " "Device EP4CE55F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686195376767 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686195376767 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686195376767 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686195376767 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686195376767 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686195376767 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1686195376767 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/" { { 0 { 0 ""} 0 8250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686195376773 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/" { { 0 { 0 ""} 0 8252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686195376773 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/" { { 0 { 0 ""} 0 8254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686195376773 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/" { { 0 { 0 ""} 0 8256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686195376773 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/" { { 0 { 0 ""} 0 8258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686195376773 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1686195376773 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1686195376774 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1686195376919 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1686195377517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1686195377517 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1686195377517 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1686195377517 ""}
{ "Info" "ISTA_SDC_FOUND" "simple_pipeline.sdc " "Reading SDC File: 'simple_pipeline.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1686195377524 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1686195377524 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 5, found: 7), -divide_by (expected: 2, found: 4) " "-multiply_by (expected: 5, found: 7), -divide_by (expected: 2, found: 4)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1686195377556 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1686195377556 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1686195377556 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686195377556 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686195377556 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk1 (Rise) clk1 (Rise) setup and hold " "From clk1 (Rise) to clk1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686195377556 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) clk1 (Rise) setup and hold " "From pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to clk1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686195377556 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) clk1 (Rise) setup and hold " "From pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to clk1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686195377556 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk1 (Rise) pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From clk1 (Rise) to pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686195377556 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686195377556 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686195377556 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "From pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686195377556 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1686195377556 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1686195377556 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686195377556 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686195377556 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686195377556 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000         clk1 " "  50.000         clk1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686195377556 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000         clk2 " "  25.000         clk2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686195377556 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  14.285 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  14.285 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686195377556 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1686195377556 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1686195377791 ""}  } { { "db/pll_altpll.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/" { { 0 { 0 ""} 0 660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686195377791 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk20~input (placed in PIN A12 (CLK8, DIFFCLK_5n)) " "Automatically promoted node clk20~input (placed in PIN A12 (CLK8, DIFFCLK_5n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1686195377791 ""}  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/" { { 0 { 0 ""} 0 8219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686195377791 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1686195377791 ""}  } { { "temporary_test_loc" "" { Generic "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/" { { 0 { 0 ""} 0 7606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686195377791 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1686195378093 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686195378095 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686195378095 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1686195378097 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1686195378101 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1686195378104 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1686195378104 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1686195378105 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1686195378172 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1686195378174 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1686195378174 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ce2out " "Node \"ce2out\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ce2out" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686195378363 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ceout " "Node \"ceout\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ceout" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686195378363 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1686195378363 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686195378363 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1686195378368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1686195378922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686195379250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1686195379272 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1686195381304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686195381304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1686195381721 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X34_Y11 X44_Y21 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X34_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X34_Y11 to location X44_Y21"} { { 12 { 0 ""} 34 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1686195382791 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1686195382791 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1686195383541 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1686195383541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686195383542 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.69 " "Total time spent on timing analysis during the Fitter is 0.69 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1686195383652 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1686195383670 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1686195383907 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1686195383908 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1686195384266 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686195384951 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1686195385282 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/output_files/simple_pipeline.fit.smsg " "Generated suppressed messages file /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/output_files/simple_pipeline.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1686195385418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1689 " "Peak virtual memory: 1689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686195385964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  8 12:36:25 2023 " "Processing ended: Thu Jun  8 12:36:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686195385964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686195385964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686195385964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1686195385964 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1686195386397 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686195386398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  8 12:36:26 2023 " "Processing started: Thu Jun  8 12:36:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686195386398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1686195386398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off simple_pipeline -c simple_pipeline " "Command: quartus_asm --read_settings_files=off --write_settings_files=off simple_pipeline -c simple_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1686195386398 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1686195386536 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1686195387315 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1686195387339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "380 " "Peak virtual memory: 380 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686195387462 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  8 12:36:27 2023 " "Processing ended: Thu Jun  8 12:36:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686195387462 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686195387462 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686195387462 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1686195387462 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1686195388058 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1686195388365 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686195388366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  8 12:36:28 2023 " "Processing started: Thu Jun  8 12:36:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686195388366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1686195388366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta simple_pipeline -c simple_pipeline " "Command: quartus_sta simple_pipeline -c simple_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1686195388366 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1686195388382 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1686195388457 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1686195388457 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686195388497 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686195388498 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1686195388744 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1686195388744 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1686195388744 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1686195388744 ""}
{ "Info" "ISTA_SDC_FOUND" "simple_pipeline.sdc " "Reading SDC File: 'simple_pipeline.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1686195388751 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1686195388751 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 5, found: 7), -divide_by (expected: 2, found: 4) " "-multiply_by (expected: 5, found: 7), -divide_by (expected: 2, found: 4)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1686195388776 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1686195388776 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686195388776 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686195388776 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686195388776 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk1 (Rise) clk1 (Rise) setup and hold " "From clk1 (Rise) to clk1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686195388776 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) clk1 (Rise) setup and hold " "From pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to clk1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686195388776 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) clk1 (Rise) setup and hold " "From pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to clk1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686195388776 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk1 (Rise) pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From clk1 (Rise) to pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686195388776 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686195388776 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686195388776 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "From pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686195388776 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1686195388776 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1686195388777 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1686195388788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.545 " "Worst-case setup slack is 1.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195388813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195388813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.545               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.545               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195388813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.968               0.000 clk1  " "   37.968               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195388813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.372               0.000 altera_reserved_tck  " "   44.372               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195388813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686195388813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195388819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195388819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.400               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195388819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 altera_reserved_tck  " "    0.414               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195388819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.195               0.000 clk1  " "    7.195               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195388819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686195388819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.151 " "Worst-case recovery slack is 97.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195388822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195388822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.151               0.000 altera_reserved_tck  " "   97.151               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195388822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686195388822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.139 " "Worst-case removal slack is 1.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195388825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195388825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.139               0.000 altera_reserved_tck  " "    1.139               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195388825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686195388825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 6.851 " "Worst-case minimum pulse width slack is 6.851" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195388827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195388827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.851               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.851               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195388827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.382               0.000 clk2  " "   12.382               0.000 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195388827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.757               0.000 clk1  " "   24.757               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195388827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.578               0.000 altera_reserved_tck  " "   49.578               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195388827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686195388827 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686195388946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 17 " "Number of Synchronizer Chains Found: 17" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686195388946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686195388946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686195388946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 5.614 ns " "Worst Case Available Settling Time: 5.614 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686195388946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686195388946 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686195388946 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1686195388950 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1686195388965 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1686195389318 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 5, found: 7), -divide_by (expected: 2, found: 4) " "-multiply_by (expected: 5, found: 7), -divide_by (expected: 2, found: 4)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1686195389444 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1686195389444 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686195389444 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686195389444 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686195389444 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk1 (Rise) clk1 (Rise) setup and hold " "From clk1 (Rise) to clk1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686195389444 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) clk1 (Rise) setup and hold " "From pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to clk1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686195389444 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) clk1 (Rise) setup and hold " "From pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to clk1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686195389444 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk1 (Rise) pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From clk1 (Rise) to pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686195389444 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686195389444 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686195389444 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "From pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686195389444 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1686195389444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.459 " "Worst-case setup slack is 2.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.459               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.459               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.649               0.000 clk1  " "   39.649               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.953               0.000 altera_reserved_tck  " "   44.953               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686195389458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.340               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 altera_reserved_tck  " "    0.342               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.049               0.000 clk1  " "    6.049               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686195389465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.480 " "Worst-case recovery slack is 97.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.480               0.000 altera_reserved_tck  " "   97.480               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686195389469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.004 " "Worst-case removal slack is 1.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.004               0.000 altera_reserved_tck  " "    1.004               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686195389473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 6.820 " "Worst-case minimum pulse width slack is 6.820" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.820               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.820               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.388               0.000 clk2  " "   12.388               0.000 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.780               0.000 clk1  " "   24.780               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.451               0.000 altera_reserved_tck  " "   49.451               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686195389476 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686195389571 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 17 " "Number of Synchronizer Chains Found: 17" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686195389571 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686195389571 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686195389571 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 5.786 ns " "Worst Case Available Settling Time: 5.786 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686195389571 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686195389571 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686195389571 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1686195389576 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 5, found: 7), -divide_by (expected: 2, found: 4) " "-multiply_by (expected: 5, found: 7), -divide_by (expected: 2, found: 4)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1686195389690 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1686195389690 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686195389690 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686195389690 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686195389690 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk1 (Rise) clk1 (Rise) setup and hold " "From clk1 (Rise) to clk1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686195389690 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) clk1 (Rise) setup and hold " "From pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to clk1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686195389690 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) clk1 (Rise) setup and hold " "From pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to clk1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686195389690 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk1 (Rise) pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From clk1 (Rise) to pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686195389690 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686195389690 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686195389690 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "From pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686195389690 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1686195389690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.849 " "Worst-case setup slack is 4.849" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.849               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.849               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.741               0.000 clk1  " "   43.741               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.483               0.000 altera_reserved_tck  " "   47.483               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686195389698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.174               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 altera_reserved_tck  " "    0.177               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.529               0.000 clk1  " "    3.529               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686195389704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.627 " "Worst-case recovery slack is 98.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.627               0.000 altera_reserved_tck  " "   98.627               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389709 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686195389709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.522 " "Worst-case removal slack is 0.522" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.522               0.000 altera_reserved_tck  " "    0.522               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686195389713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 6.905 " "Worst-case minimum pulse width slack is 6.905" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.905               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.905               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.120               0.000 clk2  " "   12.120               0.000 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.448               0.000 clk1  " "   24.448               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.462               0.000 altera_reserved_tck  " "   49.462               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686195389717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686195389717 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686195389794 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 17 " "Number of Synchronizer Chains Found: 17" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686195389794 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686195389794 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686195389794 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.379 ns " "Worst Case Available Settling Time: 6.379 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686195389794 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686195389794 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686195389794 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1686195390075 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1686195390075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 41 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "626 " "Peak virtual memory: 626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686195390156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  8 12:36:30 2023 " "Processing ended: Thu Jun  8 12:36:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686195390156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686195390156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686195390156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1686195390156 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1686195390650 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686195390650 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  8 12:36:30 2023 " "Processing started: Thu Jun  8 12:36:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686195390650 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1686195390650 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off simple_pipeline -c simple_pipeline " "Command: quartus_eda --read_settings_files=off --write_settings_files=off simple_pipeline -c simple_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1686195390650 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1686195390815 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simple_pipeline.vo /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simulation/modelsim/ simulation " "Generated file simple_pipeline.vo in folder \"/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1686195391392 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "635 " "Peak virtual memory: 635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686195392052 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  8 12:36:32 2023 " "Processing ended: Thu Jun  8 12:36:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686195392052 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686195392052 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686195392052 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1686195392052 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 117 s " "Quartus Prime Full Compilation was successful. 0 errors, 117 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1686195392137 ""}
