[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS73701DRBR production of TEXAS INSTRUMENTS from the text:TPS737xx\nGND EN FBIN OUTVIN VOUTOptional\n1.0 F/c109\nOFFON\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TPS737\nSBVS067R –JANUARY 2006 –REVISED DECEMBER 2019\nTPS737xx 1-ALow-Dropout Regulator WithReverse Current Protection\n11Features\n1•Stable With 1-μForLarger Ceramic Output\nCapacitor\n•Input Voltage Range: 2.2Vto5.5V\n•Ultralow Dropout Voltage: 130mVTypical at1A\n•Excellent Load Transient Response —Even With\nOnly 1-μFOutput Capacitor\n•NMOS Topology Delivers Low Reverse Leakage\nCurrent\n•1%Initial Accuracy\n•3%Overall Accuracy Over Line, Load, and\nTemperature\n•Less Than 20nATypical IQinShutdown Mode\n•Thermal Shutdown andCurrent Limit forFault\nProtection\n•Available inMultiple Output Voltage Versions\n–Adjustable Output: 1.20 Vto5.5V\n–Custom Outputs Available Using Factory\nPackage-Level Programming\n2Applications\n•Point-of-Load Regulation forDSPs, FPGAs,\nASICs, andMicroprocessors\n•Post-Regulation forSwitching Supplies\n•Portable andBattery-Powered Equipment\nspace3Description\nThe TPS737xx family oflinear low-dropout (LDO)\nvoltage regulators uses anNMOS pass element ina\nvoltage-follower configuration. This topology is\nrelatively insensitive tooutput capacitor value and\nESR, allowing awide variety ofload configurations.\nLoad transient response isexcellent, even with a\nsmall 1-μFceramic output capacitor. The NMOS\ntopology also allows very lowdropout.\nThe TPS737xx family uses anadvanced BiCMOS\nprocess toyield high precision while delivering very\nlow dropout voltages and low ground pincurrent.\nCurrent consumption, when notenabled, isless than\n20nAand ideal forportable applications. These\ndevices are protected bythermal shutdown and\nfoldback current limit.\nFor applications that require higher output voltage\naccuracy, consider TI\'s TPS7A37xx family of1%\noverall accuracy, 1-Alow-dropout voltage regulators.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPS737xxVSON (8) 3.00 mm×3.00 mm\nSOT-223 (6) 6.50 mm×3.50 mm\nWSON (6) 2.00 mm×2.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nTypical Application Circuit\n2TPS737\nSBVS067R –JANUARY 2006 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: TPS737Submit Documentation Feedback Copyright ©2006 –2019, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 4\n6Specifications ......................................................... 5\n6.1 Absolute Maximum Ratings ...................................... 5\n6.2 ESD Ratings ............................................................ 5\n6.3 Recommended Operating Conditions ....................... 5\n6.4 Thermal Information .................................................. 6\n6.5 Electrical Characteristics ........................................... 7\n6.6 Typical Characteristics .............................................. 8\n7Detailed Description ............................................ 13\n7.1 Overview ................................................................. 13\n7.2 Functional Block Diagram s..................................... 13\n7.3 Feature Description ................................................. 14\n7.4 Device Functional Modes ........................................ 158Application andImplementation ........................ 16\n8.1 Application Information ............................................ 16\n8.2 Typical Application .................................................. 16\n8.3 What ToDoandWhat NotToDo........................... 18\n9Power Supply Recommendations ...................... 18\n10Layout ................................................................... 19\n10.1 Layout Guidelines ................................................. 19\n10.2 Layout Example .................................................... 21\n11Device andDocumentation Support ................. 22\n11.1 Device Support ...................................................... 22\n11.2 Documentation Support ....................................... 22\n11.3 Receiving Notification ofDocumentation Updates 22\n11.4 Support Resources ............................................... 22\n11.5 Trademarks ........................................................... 22\n11.6 Electrostatic Discharge Caution ............................ 23\n11.7 Glossary ................................................................ 23\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 23\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision Q(May 2015) toRevision R Page\n•Changed WSON toVSON andVSON toWSON inheader rowofPinFunctions table ....................................................... 4\n•Changed unitfrom Vto%inVOUTparameter ofElectrical Characteristics table .................................................................. 7\nChanges from Revision P(July 2013) toRevision Q Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section ................................................................................................. 1\n•Changed "free-air temperature "to"junction temperature "inAbsolute Maximum Ratings condition statement ................... 5\n•Changed "free-air temperature "to"junction temperature "inRecommended Operating Conditions condition\nstatement ............................................................................................................................................................................... 5\n•Changed Internal Reference parameter (VFB)typical values from 1.2Vto1.204 V.............................................................. 7\nChanges from Revision O(June 2012) toRevision P Page\n•Added lastparagraph toDescription section .......................................................................................................................... 1\nChanges from Revision N(June 2011) toRevision O Page\n•Changed Thermal Information table data andfootnote 2b..................................................................................................... 6\n•Changed VFBInternal reference parameter inElectrical Characteristics table ....................................................................... 7\n•Changed titleofFigure 6........................................................................................................................................................ 8\n3TPS737\nwww.ti.com SBVS067R –JANUARY 2006 –REVISED DECEMBER 2019\nProduct Folder Links: TPS737Submit Documentation Feedback Copyright ©2006 –2019, Texas Instruments IncorporatedChanges from Revision M(October, 2010) toRevision N Page\n•Added footnote (3)toThermal Information table .................................................................................................................... 7\n•Added footnote toFigure 38................................................................................................................................................. 21\nChanges from Revision L(August, 2010) toRevision M Page\n•Corrected typo inFigure 38.................................................................................................................................................. 21\nIN\nN/C\nEN6\n5\n4OUT\nNR/FB\nGND1\n2\n3\n1 2 3 4 5\nIN\nOUTGND\nNR/FBENTAB□IS□GND 6\nIN\nN/C\nN/C\nEN8\n7\n6\n5OUT\nN/C\nNR/FB\nGND1\n2\n3\n4\n4TPS737\nSBVS067R –JANUARY 2006 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: TPS737Submit Documentation Feedback Copyright ©2006 –2019, Texas Instruments Incorporated5PinConfiguration andFunctions\nDCQ Package\n6-Pin SOT-223\nTopViewDRB Package\n8-Pin VSON\nTopView\nDRV Package(1)\n6-Pin WSON\nTopView\n(1) Power dissipation may limit operating range. Check Thermal Information table.\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME SOT-223 VSON WSON\nIN 1 8 6 I Unregulated input supply\nGND 3,6 4,Pad 3,Pad — Ground\nEN 5 5 4 IDriving theenable pin(EN) high turns ontheregulator. Driving thispinlow\nputs theregulator intoshutdown mode. Refer totheEnable Pinand\nShutdown section under Application Information formore details. ENmust not\nbeleftfloating andcanbeconnected toINifnotused.\nNR 4 3 2 —Fixed voltage versions only—connecting anexternal capacitor tothispin\nbypasses noise generated bytheinternal bandgap, reducing output noise to\nvery lowlevels.\nFB 4 3 2I Adjustable voltage version only—thisistheinput tothecontrol loop error\namplifier, andisused tosettheoutput voltage ofthedevice.\nOUT 2 1 1O Regulator output. A1.0-μForlarger capacitor ofanytype isrequired for\nstability.\nNC — 2,6,7 5 — Notconnected\n5TPS737\nwww.ti.com SBVS067R –JANUARY 2006 –REVISED DECEMBER 2019\nProduct Folder Links: TPS737Submit Documentation Feedback Copyright ©2006 –2019, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.6Specifications\n6.1 Absolute Maximum Ratings\nover operating junction temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVoltageVIN –0.3 6\nVVEN –0.3 6\nVOUT –0.3 5.5\nVNR,VFB –0.3 6\nPeak output current IOUT Internally limited\nOutput short-circuit duration Indefinite\nContinuous total power\ndissipationPDISS SeeThermal Information\nTemperatureJunction range, TJ –55 150\n°C\nStorage range, Tstg –65 150\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman body model (HBM), perANSI/ESDA/JEDEC JS-001, all\npins(1) ±2000\nV\nCharged device model (CDM), perJEDEC specification\nJESD22-C101, allpins(2) ±500\n6.3 Recommended Operating Conditions\nover operating junction temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVIN Input supply voltage range 2.2 5.5 V\nIOUT Output current 0 1 A\nTJ Operating junction temperature –40 125 °C\n6TPS737\nSBVS067R –JANUARY 2006 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: TPS737Submit Documentation Feedback Copyright ©2006 –2019, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICpackage thermal metrics application\nreport .\n(2) Thermal data fortheDRB, DCQ, andDRV packages arederived bythermal simulations based onJEDEC-standard methodology as\nspecified intheJESD51 series. Thefollowing assumptions areused inthesimulations:\n(a)i.DRB: The exposed pad isconnected tothe PCB ground layer through a2×2thermal via array.\n.ii.DCQ: The exposed pad isconnected tothe PCB ground layer through a3×2thermal via array.\n.iii.DRV: The exposed padisconnected tothePCB ground layer through a2×2thermal viaarray. Due tosize limitation ofthermal\npad, 0.8-mm pitch array isused which isofftheJEDEC standard.\n(b)Thetopcopper layer hasadetailed copper trace pattern. Thebottom copper layer isassumed tohave a20% thermal conductivity of\ncopper, representing a20% copper coverage.\n(c)These data were generated with only asingle device atthecenter ofaJEDEC high-K (2s2p) board with 3-inch ×3-inch copper area.\nTounderstand theeffects ofthecopper area onthermal performance, see thePower Dissipation and Estimating Junction\nTemperature sections ofthisdata sheet.\n(3) Power dissipation may limit operating range.\n(4) Thejunction-to-ambient thermal resistance under natural convection isobtained inasimulation onaJEDEC-standard, high-K board, as\nspecified inJESD51-7, inanenvironment described inJESD51-2a.\n(5) Thejunction-to-case (top) thermal resistance isobtained bysimulating acold plate testonthetopofthepackage. Nospecific JEDEC-\nstandard testexists, butaclose description canbefound intheANSI SEMI standard G30-88.\n(6) Thejunction-to-board thermal resistance isobtained bysimulating inanenvironment with aringcold plate fixture tocontrol thePCB\ntemperature, asdescribed inJESD51-8.\n(7) Thejunction-to-top characterization parameter, ψJT,estimates thejunction temperature ofadevice inarealsystem andisextracted\nfrom thesimulation data toobtainθJAusing aprocedure described inJESD51-2a (sections 6and7).\n(8) Thejunction-to-board characterization parameter, ψJB,estimates thejunction temperature ofadevice inarealsystem andisextracted\nfrom thesimulation data toobtainθJAusing aprocedure described inJESD51-2a (sections 6and7).\n(9) Thejunction-to-case (bottom) thermal resistance isobtained bysimulating acold plate testontheexposed (power) pad. Nospecific\nJEDEC standard testexists, butaclose description canbefound intheANSI SEMI standard G30-88.6.4 Thermal Information\nTHERMAL METRIC(1)TPS737xx(2)\nUNITDRB [VSON] DCQ\n[SOT-223]DRV\n[WSON](3)\n8PINS 6PINS 6PINS\nRθJA Junction-to-ambient thermal resistance(4)49.5 53.1 67.2 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance(5)58.9 35.2 87.6 °C/W\nRθJB Junction-to-board thermal resistance(6)25.1 7.8 36.8 °C/W\nψJT Junction-to-top characterization parameter(7)1.7 2.9 1.8 °C/W\nψJB Junction-to-board characterization parameter(8)25.2 7.7 37.2 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance(9)8.6 N/A 7.7 °C/W\n7TPS737\nwww.ti.com SBVS067R –JANUARY 2006 –REVISED DECEMBER 2019\nProduct Folder Links: TPS737Submit Documentation Feedback Copyright ©2006 –2019, Texas Instruments Incorporated(1) Minimum VIN=VOUT+VDOor2.2V,whichever isgreater.\n(2) ForVOUT(nom) <1.6V,when VIN≤1.6V, theoutput locks toVINandmay result inanover-voltage condition ontheoutput. Toavoid this\nsituation, disable thedevice before powering down VIN.\n(3) TPS73701 istested atVOUT=1.2V.\n(4) Tolerance ofexternal resistors notincluded inthisspecification.\n(5) VDOisnotmeasured forfixed output versions with VOUT(nom) <2.3Vbecause minimum VIN=2.2V.\n(6) Fixed-voltage versions only; refer totheApplication Information section formore information.6.5 Electrical Characteristics\nOver operating temperature range (TJ=–40°Cto125°C),VIN=VOUT(nom) +1V(1),IOUT=10mA, VEN=2.2V,and\nCOUT=2.2μF,unless otherwise noted. Typical values areatTJ=25°C.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVIN Input voltage range(1)(2)2.2 5.5 V\nVFBInternal reference\n(DCQ package)TJ=25°C 1.198 1.204 1.21\nV\nInternal reference\n(DRB andDRV packages)TJ=25°C 1.192 1.204 1.216\nVOUTOutput voltage range\n(TPS73701)(3) VFB 5.5–VDO V\nAccuracy(1),(4)Nominal TJ=25°C –1 1\n%5.36 V<VIN<5.5V,VOUT=5.08\nV,\n10mA<IOUT<800mA,\n–40°C<TJ<85°C,\nTPS73701 (DCQ)–2 2\nOver VIN,IOUT,\nandTVOUT+0.5V≤VIN≤5.5V;\n10mA≤IOUT≤1A–3 ±0.5% 3\nΔVOUT(ΔVIN) Line regulation(1)VOUT(nom) +0.5V≤VIN≤5.5V 0.01 %/V\nΔVOUT(ΔIOUT) Load regulation1mA≤IOUT≤1A 0.002\n%/mA\n10mA≤IOUT≤1A 0.0005\nVDODropout voltage(5)\n(VIN=VOUT(nom) –0.1V)IOUT=1A 130 500 mV\nZOUT(DO) Output impedance indropout 2.2V≤VIN≤VOUT+VDO 0.25 Ω\nICL Output current limit VOUT=0.9×VOUT(nom) 1.05 1.6 2.2 A\nIOS Short-circuit current VOUT=0V 450 mA\nIREV Reverse leakage current(6)(–IIN)VEN≤0.5V,0V≤VIN≤VOUT 0.1 μA\nIGND GND pincurrentIOUT=10mA 400\nμA\nIOUT=1A 1300\nISHDN Shutdown current [IGND] VEN≤0.5V,VOUT≤VIN≤5.5 20 nA\nIFB FBpincurrent (TPS73701) 0.1 0.6 μA\nPSRRPower-supply rejection ratio\n(ripple rejection)f=100Hz,IOUT=1A 58\ndB\nf=10kHz, IOUT=1A 37\nVnOutput noise voltage\nBW=10Hzto100kHzCOUT=10μF 27×VOUT μVRMS\ntSTR Start-up timeVOUT=3V,RL=30Ω,COUT=1\nμF600 μs\nVEN(HI) ENpinhigh (enabled) 1.7 VIN V\nVEN(LO) ENpinlow(shutdown) 0 0.5 V\nIEN(HI) ENpincurrent (enabled) VEN=5.5V 20 nA\nTsd Thermal shutdown temperatureShutdown, temperature increasing 160\n°C\nReset, temperature decreasing 140\nTJ Operating junction temperature –40 125 °C\n30\n25\n20\n15\n10\n5\n0Percent□of□Units□(%)\n/c451.0/c450.9/c450.8/c450.7/c450.6/c450.5/c450.4/c450.3/c450.2/c450.100.10.20.30.40.50.60.70.80.91.0\nV Error (%)OUTI =□10mAOUT\n18\n16\n14\n12\n10\n8\n6\n4\n2\n0Percent□of□Units□(%)\n/c45100/c4590/c4580/c4570/c4560/c4550/c4540/c4530/c4520/c4510010\n20\n30\n40\n50\n60\n70\n80\n90100Worst□Case□dV /dT□(ppm/ /c176C)OUTI =□10mAOUT\n200\n180\n160\n140\n120\n100\n80\n60\n40\n20\n0V (mV)DO\n0 100 200 300 400 500 600 700 800 900 1000\nI (mA)OUT+125 /c176C +25/c176CV =□2.5VOUT\n/c4540 C/c176\n200\n180\n160\n140\n120\n100\n80\n60\n40\n20\n0V (mV)DO\n/c4550 /c4525 0 25 50 75 100 150\nT emperature□( C) /c176125\n0.5\n0.4\n0.3\n0.2\n0.1\n0\n/c450.1\n/c450.2\n/c450.3\n/c450.4\n/c450.5Change□in□V (%)OUT\n0 100 200 300 400 500 600 700 800 900 1000\nI (mA)OUTReferred□to□I =□10mAOUT\n/c4540 C/c176\n+125 C /c176+25 C/c176\n0.20\n0.15\n0.10\n0.05\n0\n/c450.05\n/c450.10\n/c450.15\n/c450.20Change□in□V (%)OUT\n0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5\nV V/c45 (V)IN OUT+125 C /c176 +25 C/c176\n/c45 /c17640 CReferred□to□V =□V +□1.0V□at□I =□10mAIN OUT OUT\n8TPS737\nSBVS067R –JANUARY 2006 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: TPS737Submit Documentation Feedback Copyright ©2006 –2019, Texas Instruments Incorporated6.6 Typical Characteristics\nForallvoltage versions atTJ=25°C,VIN=VOUT(nom) +1V,IOUT=10mA, VEN=2.2V,andCOUT=2.2μF,unless otherwise\nnoted.\nFigure 1.Load Regulation Figure 2.Line Regulation\nFigure 3.Dropout Voltage vsOutput Current Figure 4.Dropout Voltage vsTemperature\nFigure 5.Output Voltage Histogram Figure 6.Output Voltage Drift Histogram\n2.0\n1.9\n1.8\n1.7\n1.6\n1.5\n1.4\n1.3\n1.2\n1.1\n1.0Current□Limit□(A)\n2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5\nV (V)IN\n2.0\n1.9\n1.8\n1.7\n1.6\n1.5\n1.4\n1.3\n1.2\n1.1\n1.0Current□Limit□(A)\n/c4550 /c4525 0 25 50 75 100 125\nT emperature□( /c176C)V =□1.2VOUT\nOutput Current (A)\n/c450.5 0 1.0 1.5 2.0 2.5 3.0 3.5\nOutput Voltage (V)ICL\nISC2.00\n1.80\n1.60\n1.40\n1.20\n1.00\n0.80\n0.60\n0.40\n0.20\n0\n0.5V = 3.3VOUT\n1\n0.1\n0.01I (/c109A)\nGND\n/c4550 /c4525 0 25 50 75 100 125\nT emperature ( /c176C)V =□0.5VENABLE\nV =□V +□0.5VIN OUT\n2500\n2000\n1500\n1000\n500\n0I (/c109A)\nGND\n0 200 400 600 800 1000\nI (mA)OUTV =□5.0VIN\nV =□3.3VIN\nV =□2.2VIN\n3000\n2500\n2000\n1500\n1000\n500\n0I ( A)/c109\nGND\n/c4550 /c4525 0 25 50 75 100 125\nT emperature□( /c176C)I =□1AOUT\nV =□5.0VIN\nV =□3.3VIN\nV =□2.2VIN\n9TPS737\nwww.ti.com SBVS067R –JANUARY 2006 –REVISED DECEMBER 2019\nProduct Folder Links: TPS737Submit Documentation Feedback Copyright ©2006 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nForallvoltage versions atTJ=25°C,VIN=VOUT(nom) +1V,IOUT=10mA, VEN=2.2V,andCOUT=2.2μF,unless otherwise\nnoted.\nFigure 7.Ground PinCurrent vsOutput Current Figure 8.Ground PinCurrent vsTemperature\nFigure 9.Ground PinCurrent inShutdown vsTemperature Figure 10.Current Limit vsVOUT(Foldback)\nFigure 11.Current Limit vsVIN Figure 12.Current Limit vsTemperature\n60\n50\n40\n30\n20\n10\n0VN(uVrms)\nC (mF)OUT0.1 1 10VOUT= 5.0V\nVOUT= 3.3V\nVOUT= 1.5V\nCNR= 0.01 F μ\n10Hz < Frequency < 100kHz\n140\n120\n100\n80\n60\n40\n20\n0VN(uVrms)\nCNR(F)1p 10p 100p 1n 10nVOUT= 5.0V\nVOUT= 3.3V\nVOUT= 1.5V\nCOUT= 0 F μ\n10Hz < Frequency < 100kHz\n60\n55\n50\n45\n40\n35\n30\n25\n20V (uVrms)N\nC (F)FF10p 100p 1n 10nV = 2.5VOUT\nC = 0 F μOUT\nR = 39.2kΩ1\n10Hz < Frequency < 100kHz\n1\n0.1\n0.01e V//c109 /c214( Hz)\nN\n10 100 1k 10k 100k\nFrequency□(Hz)C =□1 F /c109OUT\nC =□10 F /c109OUT\nI =□150mAOUT\n10k 1090\n80\n70\n60\n50\n40\n30\n20\n10\n0Ripple□Rejection□(dB)\n100 1k 100k 1M 10M\nFrequency□(Hz)I =□1mAOUT\nC =□1 /c109FOUT\nI =□1mAOUT\nC =□AnyOUTI =□1mAOUT\nC =□10 /c109FOUTI =□100mAOUT\nC =□AnyOUT\nI =□100mAOUT\nC =□10 /c109FOUTI =□100mAO\nC =□1 /c109FO\n40\n35\n30\n25\n20\n15\n10\n5\n0PSRR□(dB)\n0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0\nV V/c45 (V)IN OUTFrequency□=□10kHz\nC =□10 F\nV =□2.5V\nI =□100mA/c109OUT\nOUT\nOUT\n10TPS737\nSBVS067R –JANUARY 2006 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: TPS737Submit Documentation Feedback Copyright ©2006 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nForallvoltage versions atTJ=25°C,VIN=VOUT(nom) +1V,IOUT=10mA, VEN=2.2V,andCOUT=2.2μF,unless otherwise\nnoted.\nFigure 13.PSRR (Ripple Rejection) vsFrequency Figure 14.PSRR (Ripple Rejection) vs(VIN–VOUT)\nFigure 15.Noise Spectral Density Figure 16.TPS73701 RMS Noise Voltage vsCFB\nFigure 17.RMS Noise Voltage vsCOUT Figure 18.RMS Noise Voltage vsCNR\n10\n1\n0.1\n0.01I (nA)ENABLE\n/c4550 /c4525 0 25 50 75 100 125\nT emperature ( /c176C)\n6\n5\n4\n3\n2\n1\n0\n/c451\n/c452Volts\n50ms/divVIN\nVOUT\n100 s/div /c1091V/div\n1V/div2V\n0VVOUT\nVENR =□20 /c87L\nC =□10 F /c109OUTR =□20 /c87L\nC =□1 F /c109OUT\n100 s/div /c1091V/div\n1V/divVOUT\nVENR =□20 /c87L\nC =□10 F /c109OUT\n2V\n0VR =□20 /c87L\nC =□1 F /c109OUT\n10 s/div/c109200mV/divVOUT\nIOUTC =□10nFNR\nC =□10 FOUT /c109\n10mA1A\n10 s/div/c109100mV/div VOUT\nVINC =□10nFNR\nC =□10 FOUT /c109\n4.3V5.3V\n11TPS737\nwww.ti.com SBVS067R –JANUARY 2006 –REVISED DECEMBER 2019\nProduct Folder Links: TPS737Submit Documentation Feedback Copyright ©2006 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nForallvoltage versions atTJ=25°C,VIN=VOUT(nom) +1V,IOUT=10mA, VEN=2.2V,andCOUT=2.2μF,unless otherwise\nnoted.\nFigure 19.TPS73733 Load Transient Response Figure 20.TPS73733 Line Transient Response\nFigure 21.TPS73701 Turnon Response Figure 22.TPS73701 Turnoff Response\nFigure 23.TPS73701, VOUT=3.3-V Power UpandPower\nDownFigure 24.IENvsTemperature\n10 s/div/c109100mV/div VOUT\nIOUT250mA\n10mAC =□10 F /c109OUTC =□10nFFB\nR =□39.2k /c871\n5 s/div/c109100mV/div VOUT\nVIN4.5V\n3.5VC =□10 F /c109OUTV =□2.5VOUT\nC =□10nFFB\n60\n55\n50\n45\n40\n35\n30\n25\n20V (V )N RMS\nC (F)FB10p 100p 1n 10nV =□2.5VOUT\nC =□0 F /c109OUT\nR =□39.2k /c871\n10Hz□<□Frequency□<□100kHz\n160\n140\n120\n100\n80\n60\n40\n20\n0I (nA)FB\n/c4550 /c4525 0 25 50 75 100 125\nT emperature□( C) /c176\n12TPS737\nSBVS067R –JANUARY 2006 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: TPS737Submit Documentation Feedback Copyright ©2006 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nForallvoltage versions atTJ=25°C,VIN=VOUT(nom) +1V,IOUT=10mA, VEN=2.2V,andCOUT=2.2μF,unless otherwise\nnoted.\nFigure 25.TPS73701 RMS Noise Voltage vsCFBFigure 26.TPS73701 IFBvsTemperature\nFigure 27.TPS73701 Load Transient, Adjustable Version Figure 28.TPS73701 Line Transient, Adjustable Version\nServo\nError\nAmpRef\n27kΩ\n8kΩCurrent\nLimitThermal\nProtection\nBandgap\nNROUT\nR1\nR2EN\nGNDIN\nR1+ R2= 80kΩ4MHz\nCharge Pump\n13TPS737\nwww.ti.com SBVS067R –JANUARY 2006 –REVISED DECEMBER 2019\nProduct Folder Links: TPS737Submit Documentation Feedback Copyright ©2006 –2019, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe TPS737xx belongs toafamily ofnew generation LDO regulators that use anNMOS pass transistor to\nachieve ultralow dropout performance, reverse current blockage, andfreedom from output capacitor constraints.\nThese features combined with anenable input make theTPS737xx ideal forportable applications. This regulator\nfamily offers awide selection offixed-output voltage versions andanadjustable-output version. Allversions have\nthermal andovercurrent protection, including foldback current-limit.\n7.2 Functional Block Diagram s\nFigure 29.Fixed-Voltage Version\nV VN RMS(/c109 )□=□8.5 (V) x VOUT (□□□□□□□□□)/c109VRMS\nV\nRMS\nN RMS OUTVV ( V ) 27 V (V)V/c109/c230 /c246/c109 /c61 /c180 /c231 /c247/c232 /c248\nOUT 1 2\nN RMS RMS\n2 REFV (R R )V 32 V 32 VR V/c43/c61 /c109 /c180 /c61 /c109 /c180\nVOUT\n1.2 V\n1.5 V\n1.8 V\n2.5 V\n2.8 V\n3.0 V\n3.3 VR1\nShort\n23.2 k /c87\n28.0 k /c87\n39.2 k /c87\n44.2 k /c87\n46.4 k /c87\n52.3 k /c87R2\nOpen\n95.3 k /c87\n56.2 k /c87\n36.5 k /c87\n33.2 k /c87\n30.9 k /c87\n30.1 k /c87\nNOTE: V OUT= (R 1+ R2)/R2/c1801.204;\nR1|| R2/c6419 k/c87for best\naccuracy.Servo\nError\nAmpRef\nCurrent\nLimitThermal\nProtection\nBandgap\nOUT\nFBR1\nR2EN\nGNDIN\n80 k /c878 k/c8727 k /c874-MHZ\nCharge PumpStandard 1% Resistor Values\nfor Common Output Voltages\n14TPS737\nSBVS067R –JANUARY 2006 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: TPS737Submit Documentation Feedback Copyright ©2006 –2019, Texas Instruments IncorporatedFunctional Block Diagram s(continued)\nFigure 30.Adjustable-Voltage Version\n7.3 Feature Description\n7.3.1 Output Noise\nAprecision bandgap reference isused togenerate theinternal reference voltage, Vref.This reference isthe\ndominant noise source within theTPS737xx anditgenerates approximately 32μVRMS(10Hzto100kHz) atthe\nreference output (NR). The regulator control loop gains upthereference noise with thesame gain asthe\nreference voltage, sothatthenoise voltage oftheregulator isapproximately given by:\n(1)\nBecause thevalue ofVRis1.2V,thisrelationship reduces to:\n(2)\nforthecase ofnoCNR.\nAninternal 27-kΩresistor inseries with thenoise reduction pin(NR) forms alow-pass filter forthevoltage\nreference when anexternal noise reduction capacitor, CNR,isconnected from NRtoground. ForCNR=10nF,\nthetotal noise inthe10-Hz to100-kHz bandwidth isreduced byafactor ofapproximately 3.2, giving the\napproximate relationship:\n(3)\nforCNR=10nF.\nThis noise reduction effect isshown asRMS Noise Voltage vsCNRintheTypical Characteristics section.\n15TPS737\nwww.ti.com SBVS067R –JANUARY 2006 –REVISED DECEMBER 2019\nProduct Folder Links: TPS737Submit Documentation Feedback Copyright ©2006 –2019, Texas Instruments IncorporatedFeature Description (continued)\nThe TPS73701 adjustable version does nothave theNR pinavailable. However, connecting afeedback\ncapacitor, CFB,from theoutput tothefeedback pin(FB) reduces output noise and improve load transient\nperformance. This capacitor should belimited to0.1µF.\nThe TPS737xx uses aninternal charge pump todevelop aninternal supply voltage sufficient todrive thegate of\ntheNMOS pass element above VOUT.The charge pump generates approximately 250μVofswitching noise at\napproximately 4MHz; however, charge-pump noise contribution isnegligible attheoutput oftheregulator for\nmost values ofIOUTandCOUT.\n7.3.2 Internal Current Limit\nThe TPS737xx internal current limit helps protect theregulator during fault conditions. Foldback current-limit\nhelps toprotect theregulator from damage during output short-circuit conditions byreducing current-limit when\nVOUTdrops below 0.5V.See Figure 10intheTypical Characteristics section.\nNote from Figure 10that approximately –0.2VofVOUTresults inacurrent-limit of0mA. Therefore, ifOUT is\nforced below –0.2Vbefore ENgoes high, thedevice may notstart up.Inapplications that work with both a\npositive andnegative voltage supply, theTPS737xx should beenabled first.\n7.3.3 Enable PinandShutdown\nThe enable pin(EN) isactive high and iscompatible with standard TTL-CMOS levels. VENbelow 0.5V\n(maximum) turns theregulator offand drops theGND pincurrent toapproximately 10nA.When ENisused to\nshutdown theregulator, allcharge isremoved from thepass transistor gate, and theoutput ramps back uptoa\nregulated VOUT(see Figure 21).\nWhen shutdown capability isnotrequired, ENcan beconnected toVIN.However, thepass gate may notbe\ndischarged using thisconfiguration, andthepass transistor may belefton(enhanced) forasignificant time after\nVINhasbeen removed. This scenario canresult inreverse current flow (iftheINpinislowimpedance) andfaster\nramp times upon power up.Inaddition, forVINramp times slower than afew milliseconds, theoutput may\novershoot upon power up.\nNote thatcurrent limit foldback canprevent device start-up under some conditions. See theInternal Current Limit\nsection formore information.\n7.3.4 Reverse Current\nThe NMOS pass element oftheTPS737xx provides inherent protection against current flow from theoutput of\ntheregulator totheinput when thegate ofthepass device ispulled low. Toensure that allcharge isremoved\nfrom thegate ofthepass element, theENpinmust bedriven lowbefore theinput voltage isremoved. IftheEN\npinisnotdriven low, thepass element may beleftonbecause ofstored charge onthegate.\nAfter theENpinisdriven low, nobias voltage isneeded onanypinforreverse current blocking. Reverse current\nisspecified asthecurrent flowing outoftheINpinbecause ofvoltage applied ontheOUT pin. There is\nadditional current flowing into theOUT pinasaresult ofthe80-kΩinternal resistor divider toground (see\nFigure 29andFigure 30).\nFortheTPS73701, reverse current may flow when VFBismore than 1.0Vabove VIN.\n7.4 Device Functional Modes\nDriving theENpinover 1.7Vturns ontheregulator. Driving theENpinbelow 0.5Vcauses theregulator toenter\nshutdown mode. Inshutdown, thecurrent consumption ofthedevice isreduced to20nA,typically.\nTPS73701\nGND EN FBIN OUTVIN VOUT\nVOUT= x□1.204(R1+ R2)\nR2R1 CFB\nR2Optional□input□capacitor.\nMay□improve□source\nimpedance,□noise,□or□PSRR.Output□capacitor\nmust□be 1.0 F . /c179 /c109\nOptional□capacitor\nreduces□output□noise\nand□improves\ntransient□response.OFFON\nTPS737xx\nGND ENIN OUTVIN VOUT\nON\nOFF\n16TPS737\nSBVS067R –JANUARY 2006 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: TPS737Submit Documentation Feedback Copyright ©2006 –2019, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe TPS737xx family ofLDO regulators useanNMOS pass transistor toachieve ultra-low-dropout performance,\nreverse current blockage, and freedom from output capacitor constraints. These features, combined with low\nnoise andanenable input, make theTPS737xx ideal forportable applications. This regulator family offers awide\nselection offixed-output voltage versions and anadjustable-output version. Allversions have thermal and\novercurrent protection, including foldback current-limit.\n8.2 Typical Application\nFigure 31shows thebasic circuit connections forthefixed-voltage models. Figure 32gives theconnections for\ntheadjustable output version (TPS73701).\nFigure 31.Typical Application Circuit forFixed-Voltage Version s\nFigure 32.Typical Application Circuit forAdjustable-Voltage Version\n8.2.1 Design Requirements\nR1andR2canbecalculated foranyoutput voltage using theformula shown inFigure 32.Sample resistor values\nforcommon output voltages areshown inFigure 30.\nForbest accuracy, make theparallel combination ofR1and R2approximately equal to19kΩ.This 19kΩ,in\naddition totheinternal 8-kΩresistor, presents thesame impedance totheerror amp asthe27-kΩbandgap\nreference output. This impedance helps compensate forleakages intotheerror amp terminals.\n8.2.2 Detailed Design Procedure\nProvide aninput supply with adequate headroom toaccount fordropout and output current tocompensate for\ntheGND terminal current and topower theload. Further, select adequate input and output capacitors as\ndiscussed inInput andOutput Capacitor Requirements .\nOUT\nOUT 1 2 LOADV dV\ndT C 80k (R R ) R/c61/c180 /c87 /c43 /c80 /c80\nOUT\nOUT LOADV dV\ndT C 80k R/c61/c180 /c87 /c80\n17TPS737\nwww.ti.com SBVS067R –JANUARY 2006 –REVISED DECEMBER 2019\nProduct Folder Links: TPS737Submit Documentation Feedback Copyright ©2006 –2019, Texas Instruments IncorporatedTypical Application (continued)\n8.2.2.1 Input andOutput Capacitor Requirements\nAlthough aninput capacitor isnotrequired forstability ifinput impedance isvery low, itisgood analog design\npractice toconnect a0.1-μFto1-μFlowequivalent series resistance (ESR) capacitor across theinput supply\nnear theregulator. This capacitor counteracts reactive input sources and improves transient response, noise\nrejection, and ripple rejection. Ahigher-value capacitor may benecessary iflarge, fastrise-time load transients\nareanticipated orthedevice islocated several inches from thepower source.\nThe TPS737xx requires a1-μFoutput capacitor forstability. Itisdesigned tobestable forallavailable types and\nvalues ofcapacitors. Inapplications where multiple low-ESR capacitors areinparallel, ringing may occur when\ntheproduct ofCOUTand total ESR drops below 50nF.Total ESR includes allparasitic resistances, including\ncapacitor ESR andboard, socket, andsolder joint resistance. Inmost applications, thesum ofcapacitor ESR and\ntrace resistance meets thisrequirement.\n8.2.2.2 Dropout Voltage\nThe TPS737xx uses anNMOS pass transistor toachieve extremely lowdropout. When (VIN–VOUT)isless than\nthedropout voltage (VDO),theNMOS pass device isinitslinear region ofoperation and theinput-to-output\nresistance istheRDS(on) oftheNMOS pass element.\nForlarge step changes inload current, theTPS737xx requires alarger voltage drop from VINtoVOUTtoavoid\ndegraded transient response. The boundary ofthis transient dropout region isapproximately twice theDC\ndropout. Values of(VIN–VOUT)above thislineensure normal transient response.\nOperating inthetransient dropout region cancause anincrease inrecovery time. The time required torecover\nfrom aload transient isafunction ofthemagnitude ofthechange inload current rate, therate ofchange inload\ncurrent, and the available headroom (VIN-to-V OUT voltage drop). Under worst-case conditions [full-scale\ninstantaneous load change with (VIN–VOUT)close toDCdropout levels], theTPS737xx can take acouple of\nhundred microseconds toreturn tothespecified regulation accuracy.\n8.2.2.3 Transient Response\nThe lowopen-loop output impedance provided bytheNMOS pass element inavoltage follower configuration\nallows operation without a1-µFoutput capacitor. Aswith any regulator, theaddition ofadditional capacitance\nfrom theOUT pintoground reduces undershoot magnitude butincreases itsduration. Intheadjustable version,\ntheaddition ofacapacitor, CFB,from theOUT pintotheFBpinwillalso improve thetransient response.\nThe TPS737xx does nothave active pulldown when theoutput isover-voltage. This architecture allows\napplications that connect higher voltage sources, such asalternate power supplies, tothe output. This\narchitecture also results inanoutput overshoot ofseveral percent iftheload current quickly drops tozero when a\ncapacitor isconnected totheoutput. The duration ofovershoot canbereduced byadding aload resistor. The\novershoot decays atarate determined byoutput capacitor COUTand theinternal/external load resistance. The\nrateofdecay isgiven by:\n(Fixed voltage version)\n(4)\n(Adjustable voltage version)\n(5)\n6\n5\n4\n3\n2\n1\n0\n/c451\n/c452Volts\n50ms/divVIN\nVOUT\n10k 1090\n80\n70\n60\n50\n40\n30\n20\n10\n0Ripple□Rejection□(dB)\n100 1k 100k 1M 10M\nFrequency□(Hz)I =□1mAOUT\nC =□1 /c109FOUT\nI =□1mAOUT\nC =□AnyOUTI =□1mAOUT\nC =□10 /c109FOUTI =□100mAOUT\nC =□AnyOUT\nI =□100mAOUT\nC =□10 /c109FOUTI =□100mAO\nC =□1 /c109FO\n1\n0.1\n0.01e V//c109 /c214( Hz)\nN\n10 100 1k 10k 100k\nFrequency□(Hz)C =□1 F /c109OUT\nC =□10 F /c109OUT\nI =□150mAOUT\n18TPS737\nSBVS067R –JANUARY 2006 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: TPS737Submit Documentation Feedback Copyright ©2006 –2019, Texas Instruments IncorporatedTypical Application (continued)\n8.2.3 Application Curves\nFigure 33.PSRR (Ripple Rejection) vsFrequency Figure 34.Noise Spectral Density\nFigure 35.TPS73701, VOUT=3.3-V Power UpandPower Down\n8.3 What ToDoandWhat NotToDo\nPlace atleast one1-μFceramic capacitor asclose aspossible totheOUT terminal oftheregulator.\nDonotplace theoutput capacitor more than 10-mm away from theregulator.\nConnect a1-μFlowequivalent series resistance (ESR) capacitor across theINterminal and GND input ofthe\nregulator forimproved transient performance.\nDonotexceed theabsolute maximum ratings.\n9Power Supply Recommendations\nThe device isdesigned tooperate from aninput voltage supply range between 2.2Vand 5.5V.The input\nvoltage range provides adequate headroom inorder forthedevice tohave aregulated output. This input supply\nmust bewell regulated. Iftheinput supply isnoisy, additional input capacitors with lowESR help improve the\noutput noise performance.\n160\n140\n120\n100\n80\n60\n40\n20\n0/c113JA( C/W)/c176\n0 1 2 3 4 5 6 7 8 9 10\nBoard Copper Area ( ) in2DCQ\nDRV\nDRB\n\x0b \x0c A\nJA\nD125 C TRPT\x0e q \x10 \n\x0b \x0c D IN OUT OUTP V V I \x10 u\n19TPS737\nwww.ti.com SBVS067R –JANUARY 2006 –REVISED DECEMBER 2019\nProduct Folder Links: TPS737Submit Documentation Feedback Copyright ©2006 –2019, Texas Instruments Incorporated10Layout\n10.1 Layout Guidelines\nToimprove ACperformance such asPSRR, output noise, andtransient response, TIrecommends designing the\nprinted-circuit-board (PCB) with separate ground planes forVINand VOUT,with each ground plane connected\nonly attheGND pinofthedevice. Inaddition, theground connection forthebypass capacitor should connect\ndirectly totheGND pinofthedevice.\n10.1.1 Power Dissipation\nKnowing thedevice power dissipation andproper sizing ofthethermal plane thatisconnected tothetaborpad\niscritical toavoiding thermal shutdown andensuring reliable operation.\nPower dissipation ofthedevice depends oninput voltage and load conditions and can becalculated using\nEquation 6:\n(6)\nPower dissipation canbeminimized and greater efficiency canbeachieved byusing thelowest possible input\nvoltage necessary toachieve therequired output voltage regulation.\nOnboth SON (DRB) andSON (DRV) packages, theprimary conduction path forheat isthrough theexposed pad\ntotheprinted circuit board (PCB). The padcanbeconnected toground orbeleftfloating; however, itshould be\nattached toanappropriate amount ofcopper PCB area toensure thedevice does notoverheat. OntheSOT-223\n(DCQ) package, theprimary conduction path forheat isthrough thetabtothePCB. That tabshould be\nconnected toground. The maximum junction-to-ambient thermal resistance depends onthemaximum ambient\ntemperature, maximum device junction temperature, and power dissipation ofthedevice and canbecalculated\nusing Equation 7:\n(7)\nKnowing themaximum RθJA,theminimum amount ofPCB copper area needed forappropriate heatsinking can\nbeestimated using Figure 36.\nNote:θJAvalue atboard size of9in2(that is,3in×3in)isaJEDEC standard.\nFigure 36.θJAvsBoard Size\nFigure 36shows thevariation ofθJAasafunction ofground plane copper area intheboard. Itisintended only as\naguideline todemonstrate theeffects ofheat spreading intheground plane andshould notbeused toestimate\nactual thermal performance inrealapplication environments.\nNOTE\nWhen thedevice ismounted onanapplication PCB, TIstrongly recommends usingΨJT\nandΨJB,asexplained inthesection.\n35\n30\n25\n20\n15\n10\n5\n0/c89 /c89and ( C/W)\nJT JB/c176\n0 2 4 6 8 10\nBoard Copper Area (in )25 1 3 7 9DRV\nDCQ\nDRB/c89JTDRV\nDCQ\nDRB/c89JB\n/c89 /c89JT J T JT D:□□□T =□T + P /c183\n/c89 /c89JB J B JB D:□□□T =□T + P /c183\n20TPS737\nSBVS067R –JANUARY 2006 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: TPS737Submit Documentation Feedback Copyright ©2006 –2019, Texas Instruments IncorporatedLayout Guidelines (continued)\n10.1.2 Thermal Protection\nThermal protection disables theoutput when thejunction temperature rises toapproximately 160°C,allowing the\ndevice tocool. When thejunction temperature cools toapproximately 140°C,theoutput circuitry isagain\nenabled. Depending onpower dissipation, thermal resistance, and ambient temperature, thethermal protection\ncircuit may cycle onandoff.This cycling limits thedissipation oftheregulator, protecting itfrom damage due to\noverheating.\nAny tendency toactivate thethermal protection circuit indicates excessive power dissipation oraninadequate\nheatsink. Forreliable operation, junction temperature should belimited to125°Cmaximum. Toestimate the\nmargin ofsafety inacomplete design (including heatsink), increase theambient temperature until thethermal\nprotection istriggered; useworst-case loads andsignal conditions. Forgood reliability, thermal protection should\ntrigger atleast 35°Cabove themaximum expected ambient condition ofyour application. This produces aworst-\ncase junction temperature of125°Catthehighest expected ambient temperature andworst-case load.\nThe internal protection circuitry oftheTPS737xx has been designed toprotect against overload conditions. It\nwas notintended toreplace proper heatsinking. Continuously running theTPS737xx into thermal shutdown\ndegrades device reliability.\n10.1.3 Estimating Junction Temperature\nUsing thethermal metricsΨJTandΨJB,asshown intheThermal Information table, thejunction temperature can\nbeestimated with corresponding formulas (given inEquation 8).Forbackward compatibility, anolderθJC,Top\nparameter islisted aswell.\n(8)\nWhere PDisthepower dissipation shown byEquation 6,TTisthetemperature atthecenter-top oftheIC\npackage, and TBisthePCB temperature measured 1-mm away from theICpackage onthePCB surface (as\nFigure 38shows).\nNOTE\nBoth TTand TBcan bemeasured onactual application boards using athermo-gun (an\ninfrared thermometer).\nFor more information about measuring TTand TB,see theapplication note, Using New Thermal Metrics\n(SBVA025 ),available fordownload atwww.ti.com .\nBylooking atFigure 37,thenew thermal metrics (ΨJTandΨJB)have very little dependency onboard size. That\nis,usingΨJTorΨJBwith Equation 8isagood way toestimate TJbysimply measuring TTorTB,regardless ofthe\napplication board size.\nFigure 37.ΨJTandΨJBvsBoard Size\n  \n1\n2\n36\n5\n4GND PLANE\nGND PLANECINCOUT\nR1\nR2CFF\nN/CVOUTVIN TPS73701\nDRV\n(a) Example DRB (SON) Package Measurement (b) Example DRV (SON) Package Measurement1mmT on top\nof ICT\nT on PCB\nsurfaceB\n(c) Example DCQ (SOT-223) Package MeasurementT on top\nof ICT\nT on PCB\nsurfaceB\n1mm1mmX\nXTTTB\nSee note (1)\n21TPS737\nwww.ti.com SBVS067R –JANUARY 2006 –REVISED DECEMBER 2019\nProduct Folder Links: TPS737Submit Documentation Feedback Copyright ©2006 –2019, Texas Instruments IncorporatedLayout Guidelines (continued)\nForamore detailed discussion ofwhy TIdoes notrecommend usingθJC(top) todetermine thermal characteristics,\nrefer toapplication report, Using New Thermal Metrics (SBVA025 ),available fordownload atwww.ti.com .For\nfurther information, refer toapplication report, ICPackage Thermal Metrics (SPRA953 ),also available ontheTI\nwebsite.\n(1) Power dissipation may limit operating range. Check Thermal Information table.\nFigure 38.Measuring Points forTTandTB\n10.2 Layout Example\nFigure 39.Layout Example\n22TPS737\nSBVS067R –JANUARY 2006 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: TPS737Submit Documentation Feedback Copyright ©2006 –2019, Texas Instruments Incorporated(1) Forthemost current package andordering information seethePackage Option Addendum attheendofthisdocument, orseethe\ndevice product folder atwww.ti.com .\n(2) Forfixed 1.20-V operation, tieFBtoOUT.11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Development Support\n11.1.1.1 Evaluation Modules\nAnevaluation module (EVM) isavailable toassist intheinitial circuit performance evaluation using the\nTPS737xx. The TPS73701DRVEVM-529 evaluation module (and related user\'sguide )canberequested atthe\nTexas Instruments website through theproduct folders orpurchased directly from theTIeStore .\n11.1.1.2 Spice Models\nComputer simulation ofcircuit performance using SPICE isoften useful when analyzing theperformance of\nanalog circuits andsystems. ASPICE model fortheTPS737 isavailable through theproduct folders under Tools\n&Software .\n11.1.2 Device Nomenclature\nTable 1.Ordering Information(1)\nPRODUCT VOUT(1)\nTPS737 xxyyyzxxisnominal output voltage (forexample, 25=2.5V,01=Adjustable(2)).\nyyyisthepackage designator.\nzisthepackage quantity.\n11.2 Documentation Support\n11.2.1 Related Documentation\n•Texas Instruments, Using New Thermal Metrics application report\n•Texas Instruments, TPS73701DRVEVM-529 User \'sGuide user guide\n•Texas Instruments, TMS320DM644x Power Reference Design application report\n•Texas Instruments, TPS73x01DRBEVM-518 User \'sGuide user guide\n11.3 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n11.4 Support Resources\nTIE2E™support forums areanengineer\'s go-to source forfast, verified answers and design help —straight\nfrom theexperts. Search existing answers oraskyour own question togetthequick design help youneed.\nLinked content isprovided "ASIS"bytherespective contributors. They donotconstitute TIspecifications anddo\nnotnecessarily reflect TI\'sviews; seeTI\'sTerms ofUse.\n11.5 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n23TPS737\nwww.ti.com SBVS067R –JANUARY 2006 –REVISED DECEMBER 2019\nProduct Folder Links: TPS737Submit Documentation Feedback Copyright ©2006 –2019, Texas Instruments Incorporated11.6 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n11.7 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS73701DCQ ACTIVE SOT-223 DCQ 678RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 TPS73701\nTPS73701DCQG4 ACTIVE SOT-223 DCQ 678RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 TPS73701\nTPS73701DCQR ACTIVE SOT-223 DCQ 62500RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 TPS73701\nTPS73701DCQRG4 ACTIVE SOT-223 DCQ 62500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 TPS73701\nTPS73701DRBR ACTIVE SON DRB 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 BZN\nTPS73701DRBRG4 ACTIVE SON DRB 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 BZN\nTPS73701DRBT ACTIVE SON DRB 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 BZN\nTPS73701DRVR ACTIVE WSON DRV 63000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 QTN\nTPS73701DRVT ACTIVE WSON DRV 6250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 QTN\nTPS73718DCQ ACTIVE SOT-223 DCQ 678RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 TPS73718\nTPS73718DCQG4 ACTIVE SOT-223 DCQ 678RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 TPS73718\nTPS73718DCQR ACTIVE SOT-223 DCQ 62500RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 TPS73718\nTPS73718DCQRG4 ACTIVE SOT-223 DCQ 62500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 TPS73718\nTPS73718DRBR ACTIVE SON DRB 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 RAL\nTPS73718DRBT ACTIVE SON DRB 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 RAL\nTPS73725DCQ ACTIVE SOT-223 DCQ 678RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 TPS73725\nTPS73725DCQR ACTIVE SOT-223 DCQ 62500RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 TPS73725\nTPS73725DCQRG4 ACTIVE SOT-223 DCQ 62500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 TPS73725\nTPS73730DRBR ACTIVE SON DRB 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 CVT\nTPS73730DRBT ACTIVE SON DRB 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 CVT\n\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2Orderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS73733DCQ ACTIVE SOT-223 DCQ 678RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 TPS73733\nTPS73733DCQG4 ACTIVE SOT-223 DCQ 678RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 TPS73733\nTPS73733DCQR ACTIVE SOT-223 DCQ 62500RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 TPS73733\nTPS73733DCQRG4 ACTIVE SOT-223 DCQ 62500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 TPS73733\nTPS73733DRVR ACTIVE WSON DRV 63000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 SIJ\nTPS73733DRVT ACTIVE WSON DRV 6250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 SIJ\nTPS73734DCQ ACTIVE SOT-223 DCQ 678RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 OCH\nTPS73734DCQR ACTIVE SOT-223 DCQ 62500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 OCH\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 3(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF TPS737 :\n•Automotive: TPS737-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS73701DCQR SOT-223 DCQ 62500 330.0 12.4 7.17.451.888.012.0 Q3\nTPS73701DCQRG4 SOT-223 DCQ 62500 330.0 12.4 7.17.451.888.012.0 Q3\nTPS73701DRBR SON DRB 83000 330.0 12.4 3.33.31.18.012.0 Q2\nTPS73701DRBR SON DRB 83000 330.0 12.4 3.33.31.18.012.0 Q2\nTPS73701DRBT SON DRB 8250 180.0 12.4 3.33.31.18.012.0 Q2\nTPS73701DRBT SON DRB 8250 180.0 12.5 3.33.31.18.012.0 Q2\nTPS73701DRVR WSON DRV 63000 179.0 8.42.22.21.24.08.0 Q2\nTPS73701DRVT WSON DRV 6250 179.0 8.42.22.21.24.08.0 Q2\nTPS73718DCQR SOT-223 DCQ 62500 330.0 12.4 7.17.451.888.012.0 Q3\nTPS73718DCQRG4 SOT-223 DCQ 62500 330.0 12.4 7.17.451.888.012.0 Q3\nTPS73718DRBR SON DRB 83000 330.0 12.4 3.33.31.18.012.0 Q2\nTPS73718DRBT SON DRB 8250 180.0 12.4 3.33.31.18.012.0 Q2\nTPS73725DCQR SOT-223 DCQ 62500 330.0 12.4 7.17.451.888.012.0 Q3\nTPS73725DCQRG4 SOT-223 DCQ 62500 330.0 12.4 7.17.451.888.012.0 Q3\nTPS73730DRBR SON DRB 83000 330.0 12.4 3.33.31.18.012.0 Q2\nTPS73730DRBT SON DRB 8250 180.0 12.4 3.33.31.18.012.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS73733DCQR SOT-223 DCQ 62500 330.0 12.4 7.17.451.888.012.0 Q3\nTPS73733DCQRG4 SOT-223 DCQ 62500 330.0 12.4 7.17.451.888.012.0 Q3\nTPS73733DRVR WSON DRV 63000 179.0 8.42.22.21.24.08.0 Q2\nTPS73733DRVT WSON DRV 6250 180.0 8.42.22.21.24.08.0 Q2\nTPS73734DCQR SOT-223 DCQ 62500 330.0 12.4 7.17.451.888.012.0 Q3\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS73701DCQR SOT-223 DCQ 62500 356.0 356.0 35.0\nTPS73701DCQRG4 SOT-223 DCQ 62500 346.0 346.0 29.0\nTPS73701DRBR SON DRB 83000 552.0 367.0 36.0\nTPS73701DRBR SON DRB 83000 338.0 355.0 50.0\nTPS73701DRBT SON DRB 8250 552.0 185.0 36.0\nTPS73701DRBT SON DRB 8250 338.0 355.0 50.0\nTPS73701DRVR WSON DRV 63000 213.0 191.0 35.0\nTPS73701DRVT WSON DRV 6250 213.0 191.0 35.0\nTPS73718DCQR SOT-223 DCQ 62500 356.0 356.0 35.0\nTPS73718DCQRG4 SOT-223 DCQ 62500 346.0 346.0 29.0\nTPS73718DRBR SON DRB 83000 356.0 356.0 35.0\nTPS73718DRBT SON DRB 8250 210.0 185.0 35.0\nTPS73725DCQR SOT-223 DCQ 62500 356.0 356.0 35.0\nTPS73725DCQRG4 SOT-223 DCQ 62500 346.0 346.0 41.0\nTPS73730DRBR SON DRB 83000 356.0 356.0 35.0\nTPS73730DRBT SON DRB 8250 210.0 185.0 35.0\nTPS73733DCQR SOT-223 DCQ 62500 356.0 356.0 35.0\nTPS73733DCQRG4 SOT-223 DCQ 62500 346.0 346.0 41.0\nPack Materials-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS73733DRVR WSON DRV 63000 213.0 191.0 35.0\nTPS73733DRVT WSON DRV 6250 213.0 191.0 35.0\nTPS73734DCQR SOT-223 DCQ 62500 346.0 346.0 41.0\nPack Materials-Page 4\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nTPS73701DCQ DCQ SOT-223 6 78 543 8.6 3606.8 2.67\nTPS73701DCQG4 DCQ SOT-223 6 78 532.13 8.63 3.6 3.68\nTPS73701DRBR DRB VSON 8 3000 381 4.83 2286 0\nTPS73701DRBRG4 DRB VSON 8 3000 381 4.83 2286 0\nTPS73701DRBT DRB VSON 8 250 381 4.83 2286 0\nTPS73718DCQ DCQ SOT-223 6 78 543 8.6 3606.8 2.67\nTPS73718DCQG4 DCQ SOT-223 6 78 532.13 8.63 3.6 3.68\nTPS73725DCQ DCQ SOT-223 6 78 532.13 8.63 3.6 3.68\nTPS73733DCQ DCQ SOT-223 6 78 543 8.6 3606.8 2.67\nTPS73733DCQG4 DCQ SOT-223 6 78 532.13 8.63 3.6 3.68\nTPS73734DCQ DCQ SOT-223 6 78 532.13 8.63 3.6 3.68\nPack Materials-Page 5\nwww.ti.comPACKAGE OUTLINE\nC7.26\n6.86\n5.08\n5X 0.51\n0.411.27\nTYP\n3.052.95\n1.8 MAX0.100.02\n0.320.240.25\nGAGE PLANEA\n6.66.4\nNOTE 3B3.6\n3.4\nNOTE 3\n1.14\n0.91 0-8\nTYP(1.6)SOT - 1.8 mm max height DCQ0006A\nPLASTIC SMALL OUTLINE\n4214845/C   11/2021\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side.0.1 CAB0.1 CAB1\n56PIN 1\nINDEX AREA\nSEATING PLANE0.08SCALE  2.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n5X (2.05)5X (0.65)0.2 TYP\n0.07 MAX\nALL AROUND0.07 MINALL AROUND(6)\n(2.05)(3.2)4X (1.27)\n(R0.05) TYP(1.35)\n(0.775) TYPSOT - 1.8 mm max height DCQ0006A\nPLASTIC SMALL OUTLINE\n4214845/C   11/2021\nNOTES: (continued) 4. Publication IPC-7351 may have alternate designs. 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented. SOLDER MASK DETAILSLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMM\nPKG1\n56\nMETAL SOLDER MASK\nOPENING\nEXPOSED METALSOLDER MASKOPENING METAL UNDER\nSOLDER MASK\nEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(6)\n(1.27) TYP\n(R0.05) TYP\n5X (2.05)5X (0.65)(0.755)\n4X (1.31)\n4X (0.92)(0.56) TYPSOT - 1.8 mm max height DCQ0006A\nPLASTIC SMALL OUTLINE\n4214845/C   11/2021\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations. 8. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON  0.125 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM1\n56\nGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.DRV 6 WSON - 0.8 mm max height\nPLASTIC SMALL OUTLINE - NO LEAD\n4206925/F\nwww.ti.comPACKAGE OUTLINE\nC\n6X 0.35\n0.251.6 0.1\n6X 0.30.22X\n1.310.1\n4X 0.650.80.7\n0.050.00B2.11.9 A\n2.11.9\n(0.2) TYPWSON - 0.8 mm max height DRV0006D\nPLASTIC SMALL OUTLINE - NO LEAD\n4225563/A   12/2019PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n134\n6\n(OPTIONAL)PIN 1 ID\n0.1 C A B\n0.05 CTHERMAL PADEXPOSED\n7\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  5.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAXALL AROUND(1)\n4X (0.65)\n(1.95)6X (0.3)6X (0.45)\n(1.6)\n(R0.05) TYP\n(0.2) VIA\nTYP(1.1)WSON - 0.8 mm max height DRV0006D\nPLASTIC SMALL OUTLINE - NO LEAD\n4225563/A   12/2019SYMM1\n346\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:25X7\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.  SOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDEXPOSED\nMETAL\nMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED\nMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n6X (0.3)6X (0.45)\n4X (0.65)\n(0.7)\n(1)\n(1.95)(R0.05) TYP(0.45)WSON - 0.8 mm max height DRV0006D\nPLASTIC SMALL OUTLINE - NO LEAD\n4225563/A   12/2019\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD #7\n 88% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:30XSYMM\n1\n346\nSYMMMETAL\n7\n\nwww.ti.comPACKAGE OUTLINE\nC\n8X 0.37\n0.251.75 0.12X\n1.951.5 0.1\n6X 0.651 MAX\n8X 0.50.30.050.00\n(0.65)A3.12.9 B\n3.12.9\n(DIM A) TYP4X (0.23)VSON - 1 mm max height DRB0008A\nPLASTIC SMALL OUTLINE - NO LEAD\n4218875/A   01/2018DIM A\nOPT 1\nOPT 2\n(0.1) (0.2)PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n14 5\n8\n(OPTIONAL)PIN 1 ID0.1 C A B\n0.05 CTHERMAL PADEXPOSED\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAXALL AROUND8X (0.31)\n(1.75)\n(2.8)6X (0.65)(1.5)\n(0.2) VIA\nTYP\n(0.5)(0.625)8X (0.6)\n(R0.05) TYP(0.825)\n(0.23)(0.65)VSON - 1 mm max height DRB0008A\nPLASTIC SMALL OUTLINE - NO LEAD\n4218875/A   01/2018SYMM\n1\n4\n58\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:20X\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented. SYMM\nSOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDEXPOSEDMETAL\nMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSEDMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(R0.05) TYP8X (0.31)8X (0.6)\n(1.34)(1.55)\n(2.8)6X (0.65)4X\n(0.725)4X (0.23)\n(2.674)(0.65)VSON - 1 mm max height DRB0008A\nPLASTIC SMALL OUTLINE - NO LEAD\n4218875/A   01/2018\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD\n 84% PRINTED SOLDER COVERAGE BY AREA\nSCALE:25XSYMM\n1\n458METALTYP\nSYMM\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS73701DRBR

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 2.2V to 5.5V
  - Output Voltage Range: Adjustable from 1.20V to 5.5V (specific to TPS73701)
  
- **Current Ratings:**
  - Maximum Output Current: 1A
  - Output Current Limit: 1.05A to 2.2A (typical)

- **Power Consumption:**
  - Quiescent Current (IQ): < 20nA in shutdown mode
  - Ground Pin Current (IGND): 400μA at 10mA output, 1300μA at 1A output

- **Operating Temperature Range:**
  - Junction Temperature: -40°C to 125°C

- **Package Type:**
  - Available in SON (DRB) package with 8 pins, SOT-223 (DCQ) with 6 pins, and WSON (DRV) with 6 pins.

- **Special Features:**
  - Ultralow Dropout Voltage: 130mV typical at 1A
  - Excellent Load Transient Response with only a 1μF output capacitor
  - NMOS topology for low reverse leakage current
  - Thermal shutdown and current limit for fault protection
  - 1% initial accuracy and 3% overall accuracy over line, load, and temperature
  - Stable with 1μF or larger ceramic output capacitor
  - Reverse current protection

- **Moisture Sensitive Level (MSL):**
  - MSL Level: 2, according to JEDEC J-STD-020E

#### Description:
The **TPS73701** is a low-dropout (LDO) voltage regulator designed to provide a stable output voltage with minimal dropout voltage. It utilizes an NMOS pass element in a voltage-follower configuration, which allows for low dropout performance and excellent transient response. The device is particularly suited for applications requiring high precision and low quiescent current, making it ideal for battery-powered devices.

#### Typical Applications:
- **Point-of-Load Regulation:** Used for powering DSPs, FPGAs, ASICs, and microprocessors.
- **Post-Regulation for Switching Supplies:** Provides a stable output voltage after a switching regulator.
- **Portable and Battery-Powered Equipment:** Its low quiescent current and low dropout voltage make it suitable for battery-operated devices.
- **Noise-Sensitive Applications:** The device can be used in applications where low output noise is critical, thanks to its noise reduction features.

This summary encapsulates the essential characteristics and applications of the TPS73701DRBR, making it a versatile choice for various electronic designs requiring efficient voltage regulation.