

================================================================
== Vivado HLS Report for 'soft_max'
================================================================
* Date:           Thu May  2 16:01:21 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_type
* Solution:       W13_6
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.858|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  323|  323|  323|  323|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1           |   20|   20|         2|          -|          -|    10|    no    |
        |- Sum_Loop         |   50|   50|         5|          -|          -|    10|    no    |
        |- Prediction_Loop  |  250|  250|        25|          -|          -|    10|    no    |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 9 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 4 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 34 [1/1] (1.76ns)   --->   "br label %0" [cnn_ap_type/dense_out.cpp:12]   --->   Operation 34 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i13 [ 0, %_ZN8ap_fixedILi13ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %select_ln13, %._crit_edge ]" [cnn_ap_type/dense_out.cpp:13]   --->   Operation 35 'phi' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%m_0 = phi i4 [ 0, %_ZN8ap_fixedILi13ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %m, %._crit_edge ]"   --->   Operation 36 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.30ns)   --->   "%icmp_ln12 = icmp eq i4 %m_0, -6" [cnn_ap_type/dense_out.cpp:12]   --->   Operation 37 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 38 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.73ns)   --->   "%m = add i4 %m_0, 1" [cnn_ap_type/dense_out.cpp:12]   --->   Operation 39 'add' 'm' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %1, label %._crit_edge" [cnn_ap_type/dense_out.cpp:12]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i4 %m_0 to i64" [cnn_ap_type/dense_out.cpp:13]   --->   Operation 41 'zext' 'zext_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%dense_array_V_addr = getelementptr [10 x i13]* %dense_array_V, i64 0, i64 %zext_ln13" [cnn_ap_type/dense_out.cpp:13]   --->   Operation 42 'getelementptr' 'dense_array_V_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (2.32ns)   --->   "%max_V = load i13* %dense_array_V_addr, align 2" [cnn_ap_type/dense_out.cpp:13]   --->   Operation 43 'load' 'max_V' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 10> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%rhs_V = sext i13 %p_Val2_1 to i14" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 44 'sext' 'rhs_V' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_type/dense_out.cpp:20]   --->   Operation 45 'br' <Predicate = (icmp_ln12)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.12>
ST_3 : Operation 46 [1/2] (2.32ns)   --->   "%max_V = load i13* %dense_array_V_addr, align 2" [cnn_ap_type/dense_out.cpp:13]   --->   Operation 46 'load' 'max_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 10> <RAM>
ST_3 : Operation 47 [1/1] (2.09ns)   --->   "%icmp_ln1495 = icmp slt i13 %p_Val2_1, %max_V" [cnn_ap_type/dense_out.cpp:13]   --->   Operation 47 'icmp' 'icmp_ln1495' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.69ns)   --->   "%select_ln13 = select i1 %icmp_ln1495, i13 %max_V, i13 %p_Val2_1" [cnn_ap_type/dense_out.cpp:13]   --->   Operation 48 'select' 'select_ln13' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br label %0" [cnn_ap_type/dense_out.cpp:12]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.32>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%p_Val2_3 = phi i13 [ 0, %1 ], [ %sum_V, %_ZN13ap_fixed_baseILi14ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi13ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ]"   --->   Operation 50 'phi' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %1 ], [ %i, %_ZN13ap_fixed_baseILi14ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi13ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ]"   --->   Operation 51 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.30ns)   --->   "%icmp_ln20 = icmp eq i4 %i_0, -6" [cnn_ap_type/dense_out.cpp:20]   --->   Operation 52 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 53 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [cnn_ap_type/dense_out.cpp:20]   --->   Operation 54 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %.preheader.preheader, label %_ZN13ap_fixed_baseILi14ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi13ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i" [cnn_ap_type/dense_out.cpp:20]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i4 %i_0 to i64" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 56 'zext' 'zext_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%dense_array_V_addr_1 = getelementptr [10 x i13]* %dense_array_V, i64 0, i64 %zext_ln22" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 57 'getelementptr' 'dense_array_V_addr_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (2.32ns)   --->   "%p_Val2_s = load i13* %dense_array_V_addr_1, align 2" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 58 'load' 'p_Val2_s' <Predicate = (!icmp_ln20)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 10> <RAM>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i13 %p_Val2_3 to i20" [cnn_ap_type/dense_out.cpp:27]   --->   Operation 59 'sext' 'sext_ln27' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.76ns)   --->   "br label %.preheader" [cnn_ap_type/dense_out.cpp:27]   --->   Operation 60 'br' <Predicate = (icmp_ln20)> <Delay = 1.76>

State 5 <SV = 3> <Delay = 7.83>
ST_5 : Operation 61 [1/2] (2.32ns)   --->   "%p_Val2_s = load i13* %dense_array_V_addr_1, align 2" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 61 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 10> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%lhs_V = sext i13 %p_Val2_s to i14" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 62 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.67ns)   --->   "%ret_V = sub i14 %lhs_V, %rhs_V" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 63 'sub' 'ret_V' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [3/3] (3.83ns)   --->   "%p_Val2_2 = call fastcc i14 @"exp<14, 7>"(i14 %ret_V)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_type/dense_out.cpp:22]   --->   Operation 64 'call' 'p_Val2_2' <Predicate = true> <Delay = 3.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 15.1>
ST_6 : Operation 65 [2/3] (15.1ns)   --->   "%p_Val2_2 = call fastcc i14 @"exp<14, 7>"(i14 %ret_V)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_type/dense_out.cpp:22]   --->   Operation 65 'call' 'p_Val2_2' <Predicate = true> <Delay = 15.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 16.8>
ST_7 : Operation 66 [1/3] (15.1ns)   --->   "%p_Val2_2 = call fastcc i14 @"exp<14, 7>"(i14 %ret_V)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_type/dense_out.cpp:22]   --->   Operation 66 'call' 'p_Val2_2' <Predicate = true> <Delay = 15.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%p_Val2_4 = trunc i14 %p_Val2_2 to i13" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 67 'trunc' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (1.67ns)   --->   "%sum_V = add i13 %p_Val2_4, %p_Val2_3" [cnn_ap_type/dense_out.cpp:23]   --->   Operation 68 'add' 'sum_V' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 2.32>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str13) nounwind" [cnn_ap_type/dense_out.cpp:21]   --->   Operation 69 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (2.32ns)   --->   "store i13 %p_Val2_4, i13* %dense_array_V_addr_1, align 2" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 70 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 10> <RAM>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_type/dense_out.cpp:20]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 3> <Delay = 2.32>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ %j, %_ZNK13ap_fixed_baseILi13ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi13ELi6ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ], [ 0, %.preheader.preheader ]"   --->   Operation 72 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (1.30ns)   --->   "%icmp_ln27 = icmp eq i4 %j_0, -6" [cnn_ap_type/dense_out.cpp:27]   --->   Operation 73 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 74 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (1.73ns)   --->   "%j = add i4 %j_0, 1" [cnn_ap_type/dense_out.cpp:27]   --->   Operation 75 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln27, label %3, label %_ZNK13ap_fixed_baseILi13ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi13ELi6ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [cnn_ap_type/dense_out.cpp:27]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i4 %j_0 to i64" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 77 'zext' 'zext_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%dense_array_V_addr_2 = getelementptr [10 x i13]* %dense_array_V, i64 0, i64 %zext_ln29" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 78 'getelementptr' 'dense_array_V_addr_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_9 : Operation 79 [2/2] (2.32ns)   --->   "%p_Val2_5 = load i13* %dense_array_V_addr_2, align 2" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 79 'load' 'p_Val2_5' <Predicate = (!icmp_ln27)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 10> <RAM>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_type/dense_out.cpp:32]   --->   Operation 80 'ret' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 6.10>
ST_10 : Operation 81 [1/2] (2.32ns)   --->   "%p_Val2_5 = load i13* %dense_array_V_addr_2, align 2" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 81 'load' 'p_Val2_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 10> <RAM>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%t_V = call i20 @_ssdm_op_BitConcatenate.i20.i13.i7(i13 %p_Val2_5, i7 0)" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 82 'bitconcatenate' 't_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [24/24] (3.78ns)   --->   "%sdiv_ln1148 = sdiv i20 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 83 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.78> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 23> <II = 13> <Delay = 3.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 5> <Delay = 3.78>
ST_11 : Operation 84 [23/24] (3.78ns)   --->   "%sdiv_ln1148 = sdiv i20 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 84 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.78> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 23> <II = 13> <Delay = 3.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 6> <Delay = 3.78>
ST_12 : Operation 85 [22/24] (3.78ns)   --->   "%sdiv_ln1148 = sdiv i20 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 85 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.78> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 23> <II = 13> <Delay = 3.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 7> <Delay = 3.78>
ST_13 : Operation 86 [21/24] (3.78ns)   --->   "%sdiv_ln1148 = sdiv i20 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 86 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.78> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 23> <II = 13> <Delay = 3.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 8> <Delay = 3.78>
ST_14 : Operation 87 [20/24] (3.78ns)   --->   "%sdiv_ln1148 = sdiv i20 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 87 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.78> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 23> <II = 13> <Delay = 3.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 9> <Delay = 3.78>
ST_15 : Operation 88 [19/24] (3.78ns)   --->   "%sdiv_ln1148 = sdiv i20 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 88 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.78> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 23> <II = 13> <Delay = 3.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 10> <Delay = 3.78>
ST_16 : Operation 89 [18/24] (3.78ns)   --->   "%sdiv_ln1148 = sdiv i20 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 89 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.78> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 23> <II = 13> <Delay = 3.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 11> <Delay = 3.78>
ST_17 : Operation 90 [17/24] (3.78ns)   --->   "%sdiv_ln1148 = sdiv i20 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 90 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.78> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 23> <II = 13> <Delay = 3.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 12> <Delay = 3.78>
ST_18 : Operation 91 [16/24] (3.78ns)   --->   "%sdiv_ln1148 = sdiv i20 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 91 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.78> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 23> <II = 13> <Delay = 3.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 13> <Delay = 3.78>
ST_19 : Operation 92 [15/24] (3.78ns)   --->   "%sdiv_ln1148 = sdiv i20 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 92 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.78> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 23> <II = 13> <Delay = 3.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 14> <Delay = 3.78>
ST_20 : Operation 93 [14/24] (3.78ns)   --->   "%sdiv_ln1148 = sdiv i20 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 93 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.78> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 23> <II = 13> <Delay = 3.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 15> <Delay = 3.78>
ST_21 : Operation 94 [13/24] (3.78ns)   --->   "%sdiv_ln1148 = sdiv i20 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 94 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.78> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 23> <II = 13> <Delay = 3.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 16> <Delay = 3.78>
ST_22 : Operation 95 [12/24] (3.78ns)   --->   "%sdiv_ln1148 = sdiv i20 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 95 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.78> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 23> <II = 13> <Delay = 3.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 17> <Delay = 3.78>
ST_23 : Operation 96 [11/24] (3.78ns)   --->   "%sdiv_ln1148 = sdiv i20 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 96 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.78> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 23> <II = 13> <Delay = 3.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 18> <Delay = 3.78>
ST_24 : Operation 97 [10/24] (3.78ns)   --->   "%sdiv_ln1148 = sdiv i20 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 97 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.78> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 23> <II = 13> <Delay = 3.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 19> <Delay = 3.78>
ST_25 : Operation 98 [9/24] (3.78ns)   --->   "%sdiv_ln1148 = sdiv i20 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 98 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.78> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 23> <II = 13> <Delay = 3.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 20> <Delay = 3.78>
ST_26 : Operation 99 [8/24] (3.78ns)   --->   "%sdiv_ln1148 = sdiv i20 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 99 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.78> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 23> <II = 13> <Delay = 3.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 21> <Delay = 3.78>
ST_27 : Operation 100 [7/24] (3.78ns)   --->   "%sdiv_ln1148 = sdiv i20 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 100 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.78> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 23> <II = 13> <Delay = 3.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 22> <Delay = 3.78>
ST_28 : Operation 101 [6/24] (3.78ns)   --->   "%sdiv_ln1148 = sdiv i20 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 101 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.78> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 23> <II = 13> <Delay = 3.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 23> <Delay = 3.78>
ST_29 : Operation 102 [5/24] (3.78ns)   --->   "%sdiv_ln1148 = sdiv i20 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 102 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.78> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 23> <II = 13> <Delay = 3.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 24> <Delay = 3.78>
ST_30 : Operation 103 [4/24] (3.78ns)   --->   "%sdiv_ln1148 = sdiv i20 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 103 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.78> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 23> <II = 13> <Delay = 3.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 25> <Delay = 3.78>
ST_31 : Operation 104 [3/24] (3.78ns)   --->   "%sdiv_ln1148 = sdiv i20 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 104 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.78> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 23> <II = 13> <Delay = 3.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 26> <Delay = 3.78>
ST_32 : Operation 105 [2/24] (3.78ns)   --->   "%sdiv_ln1148 = sdiv i20 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 105 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.78> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 23> <II = 13> <Delay = 3.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 27> <Delay = 6.10>
ST_33 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str214) nounwind" [cnn_ap_type/dense_out.cpp:28]   --->   Operation 106 'specloopname' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 107 [1/24] (3.78ns)   --->   "%sdiv_ln1148 = sdiv i20 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 107 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.78> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 23> <II = 13> <Delay = 3.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i20 %sdiv_ln1148 to i13" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 108 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 109 [1/1] (0.00ns)   --->   "%prediction_V_addr = getelementptr [10 x i13]* %prediction_V, i64 0, i64 %zext_ln29" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 109 'getelementptr' 'prediction_V_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 110 [1/1] (2.32ns)   --->   "store i13 %trunc_ln703, i13* %prediction_V_addr, align 2" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 110 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 10> <RAM>
ST_33 : Operation 111 [1/1] (0.00ns)   --->   "br label %.preheader" [cnn_ap_type/dense_out.cpp:27]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('__Val2__', cnn_ap_type/dense_out.cpp:13) with incoming values : ('select_ln13', cnn_ap_type/dense_out.cpp:13) [8]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('m') with incoming values : ('m', cnn_ap_type/dense_out.cpp:12) [9]  (0 ns)
	'getelementptr' operation ('dense_array_V_addr', cnn_ap_type/dense_out.cpp:13) [16]  (0 ns)
	'load' operation ('max.V', cnn_ap_type/dense_out.cpp:13) on array 'dense_array_V' [17]  (2.32 ns)

 <State 3>: 5.12ns
The critical path consists of the following:
	'load' operation ('max.V', cnn_ap_type/dense_out.cpp:13) on array 'dense_array_V' [17]  (2.32 ns)
	'icmp' operation ('icmp_ln1495', cnn_ap_type/dense_out.cpp:13) [18]  (2.1 ns)
	'select' operation ('select_ln13', cnn_ap_type/dense_out.cpp:13) [19]  (0.7 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cnn_ap_type/dense_out.cpp:20) [26]  (0 ns)
	'getelementptr' operation ('dense_array_V_addr_1', cnn_ap_type/dense_out.cpp:22) [34]  (0 ns)
	'load' operation ('__Val2__', cnn_ap_type/dense_out.cpp:22) on array 'dense_array_V' [35]  (2.32 ns)

 <State 5>: 7.84ns
The critical path consists of the following:
	'load' operation ('__Val2__', cnn_ap_type/dense_out.cpp:22) on array 'dense_array_V' [35]  (2.32 ns)
	'sub' operation ('ret.V', cnn_ap_type/dense_out.cpp:22) [37]  (1.68 ns)
	'call' operation ('__Val2__', C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_type/dense_out.cpp:22) to 'exp<14, 7>' [38]  (3.84 ns)

 <State 6>: 15.2ns
The critical path consists of the following:
	'call' operation ('__Val2__', C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_type/dense_out.cpp:22) to 'exp<14, 7>' [38]  (15.2 ns)

 <State 7>: 16.9ns
The critical path consists of the following:
	'call' operation ('__Val2__', C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_type/dense_out.cpp:22) to 'exp<14, 7>' [38]  (15.2 ns)
	'add' operation ('sum.V', cnn_ap_type/dense_out.cpp:23) [41]  (1.68 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln22', cnn_ap_type/dense_out.cpp:22) of variable '__Val2__', cnn_ap_type/dense_out.cpp:22 on array 'dense_array_V' [40]  (2.32 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', cnn_ap_type/dense_out.cpp:27) [47]  (0 ns)
	'getelementptr' operation ('dense_array_V_addr_2', cnn_ap_type/dense_out.cpp:29) [55]  (0 ns)
	'load' operation ('__Val2__', cnn_ap_type/dense_out.cpp:29) on array 'dense_array_V' [56]  (2.32 ns)

 <State 10>: 6.1ns
The critical path consists of the following:
	'load' operation ('__Val2__', cnn_ap_type/dense_out.cpp:29) on array 'dense_array_V' [56]  (2.32 ns)
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (3.78 ns)

 <State 11>: 3.78ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (3.78 ns)

 <State 12>: 3.78ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (3.78 ns)

 <State 13>: 3.78ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (3.78 ns)

 <State 14>: 3.78ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (3.78 ns)

 <State 15>: 3.78ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (3.78 ns)

 <State 16>: 3.78ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (3.78 ns)

 <State 17>: 3.78ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (3.78 ns)

 <State 18>: 3.78ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (3.78 ns)

 <State 19>: 3.78ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (3.78 ns)

 <State 20>: 3.78ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (3.78 ns)

 <State 21>: 3.78ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (3.78 ns)

 <State 22>: 3.78ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (3.78 ns)

 <State 23>: 3.78ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (3.78 ns)

 <State 24>: 3.78ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (3.78 ns)

 <State 25>: 3.78ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (3.78 ns)

 <State 26>: 3.78ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (3.78 ns)

 <State 27>: 3.78ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (3.78 ns)

 <State 28>: 3.78ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (3.78 ns)

 <State 29>: 3.78ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (3.78 ns)

 <State 30>: 3.78ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (3.78 ns)

 <State 31>: 3.78ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (3.78 ns)

 <State 32>: 3.78ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (3.78 ns)

 <State 33>: 6.1ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (3.78 ns)
	'store' operation ('store_ln29', cnn_ap_type/dense_out.cpp:29) of variable 'trunc_ln703', cnn_ap_type/dense_out.cpp:29 on array 'prediction_V' [61]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
