; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_relu_52(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, ptr addrspace(1) %8, ptr addrspace(1) %9, i32 %10) local_unnamed_addr !dbg !7 {
  %12 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %13 = shl i32 %12, 8, !dbg !11
  %14 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %15 = shl i32 %14, 1, !dbg !12
  %16 = and i32 %15, 254, !dbg !12
  %17 = or disjoint i32 %13, %16, !dbg !13
  %18 = srem i32 %17, 4, !dbg !14
  %19 = sext i32 %17 to i64, !dbg !15
  %20 = getelementptr float, ptr addrspace(1) %1, i64 %19, !dbg !15
  %21 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %20, i1 true) #3, !dbg !16
  %22 = getelementptr float, ptr addrspace(1) %0, i64 %19, !dbg !17
  %23 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %22, i1 true) #3, !dbg !18
  %24 = sext i32 %18 to i64, !dbg !19
  %25 = getelementptr float, ptr addrspace(1) %2, i64 %24, !dbg !19
  %26 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %25, i1 true) #3, !dbg !20
  %27 = getelementptr float, ptr addrspace(1) %3, i64 %19, !dbg !21
  %28 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %27, i1 true) #3, !dbg !22
  %29 = getelementptr float, ptr addrspace(1) %4, i64 %24, !dbg !23
  %30 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %29, i1 true) #3, !dbg !24
  %31 = getelementptr float, ptr addrspace(1) %5, i64 %24, !dbg !25
  %32 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %31, i1 true) #3, !dbg !26
  %33 = getelementptr float, ptr addrspace(1) %6, i64 %24, !dbg !27
  %34 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %33, i1 true) #3, !dbg !28
  %35 = extractvalue { i32, i32 } %34, 0, !dbg !28
  %36 = extractvalue { i32, i32 } %34, 1, !dbg !28
  %37 = bitcast i32 %35 to float, !dbg !28
  %38 = bitcast i32 %36 to float, !dbg !28
  %39 = getelementptr float, ptr addrspace(1) %7, i64 %24, !dbg !29
  %40 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %39, i1 true) #3, !dbg !30
  %41 = getelementptr float, ptr addrspace(1) %8, i64 %24, !dbg !31
  %42 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %41, i1 true) #3, !dbg !32
  %43 = fadd float %37, 0x3EE4F8B580000000, !dbg !33
  %44 = fadd float %38, 0x3EE4F8B580000000, !dbg !33
  %45 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !34
  %.not.i = icmp eq i32 %45, 0, !dbg !34
  %46 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !34
  %.not1.i = icmp eq i32 %46, 0, !dbg !34
  br i1 %.not.i, label %52, label %47, !dbg !34

47:                                               ; preds = %11
  br i1 %.not1.i, label %50, label %48, !dbg !34

48:                                               ; preds = %47
  %49 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %43) #3, !dbg !34
  br label %__nv_sqrtf.exit, !dbg !34

50:                                               ; preds = %47
  %51 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %43) #3, !dbg !34
  br label %__nv_sqrtf.exit, !dbg !34

52:                                               ; preds = %11
  br i1 %.not1.i, label %55, label %53, !dbg !34

53:                                               ; preds = %52
  %54 = tail call float @llvm.nvvm.sqrt.rn.f(float %43) #3, !dbg !34
  br label %__nv_sqrtf.exit, !dbg !34

55:                                               ; preds = %52
  %56 = tail call float @llvm.nvvm.sqrt.approx.f(float %43) #3, !dbg !34
  br label %__nv_sqrtf.exit, !dbg !34

__nv_sqrtf.exit:                                  ; preds = %48, %50, %53, %55
  %.0.i = phi float [ %49, %48 ], [ %51, %50 ], [ %54, %53 ], [ %56, %55 ], !dbg !34
  %57 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !34
  %.not.i1 = icmp eq i32 %57, 0, !dbg !34
  %58 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !34
  %.not1.i4 = icmp eq i32 %58, 0, !dbg !34
  br i1 %.not.i1, label %64, label %59, !dbg !34

59:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %62, label %60, !dbg !34

60:                                               ; preds = %59
  %61 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %44) #3, !dbg !34
  br label %__nv_sqrtf.exit5, !dbg !34

62:                                               ; preds = %59
  %63 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %44) #3, !dbg !34
  br label %__nv_sqrtf.exit5, !dbg !34

64:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %67, label %65, !dbg !34

65:                                               ; preds = %64
  %66 = tail call float @llvm.nvvm.sqrt.rn.f(float %44) #3, !dbg !34
  br label %__nv_sqrtf.exit5, !dbg !34

67:                                               ; preds = %64
  %68 = tail call float @llvm.nvvm.sqrt.approx.f(float %44) #3, !dbg !34
  br label %__nv_sqrtf.exit5, !dbg !34

__nv_sqrtf.exit5:                                 ; preds = %60, %62, %65, %67
  %.0.i3 = phi float [ %61, %60 ], [ %63, %62 ], [ %66, %65 ], [ %68, %67 ], !dbg !34
  %69 = extractvalue { i32, i32 } %23, 1, !dbg !18
  %70 = extractvalue { i32, i32 } %26, 1, !dbg !20
  %71 = extractvalue { i32, i32 } %21, 1, !dbg !16
  %72 = bitcast i32 %71 to float, !dbg !16
  %73 = extractvalue { i32, i32 } %28, 1, !dbg !22
  %74 = extractvalue { i32, i32 } %30, 1, !dbg !24
  %75 = insertelement <2 x i32> poison, i32 %69, i64 0, !dbg !18
  %76 = insertelement <2 x i32> %75, i32 %73, i64 1, !dbg !18
  %77 = bitcast <2 x i32> %76 to <2 x float>, !dbg !18
  %78 = insertelement <2 x i32> poison, i32 %70, i64 0, !dbg !20
  %79 = insertelement <2 x i32> %78, i32 %74, i64 1, !dbg !20
  %80 = bitcast <2 x i32> %79 to <2 x float>, !dbg !20
  %81 = fadd <2 x float> %77, %80, !dbg !35
  %82 = extractelement <2 x float> %81, i64 0, !dbg !36
  %83 = fadd float %82, %72, !dbg !36
  %84 = extractelement <2 x float> %81, i64 1, !dbg !37
  %85 = fadd float %83, %84, !dbg !37
  %86 = extractvalue { i32, i32 } %32, 1, !dbg !26
  %87 = bitcast i32 %86 to float, !dbg !26
  %88 = fsub float %85, %87, !dbg !38
  %89 = extractvalue { i32, i32 } %23, 0, !dbg !18
  %90 = extractvalue { i32, i32 } %26, 0, !dbg !20
  %91 = extractvalue { i32, i32 } %21, 0, !dbg !16
  %92 = bitcast i32 %91 to float, !dbg !16
  %93 = extractvalue { i32, i32 } %28, 0, !dbg !22
  %94 = extractvalue { i32, i32 } %30, 0, !dbg !24
  %95 = insertelement <2 x i32> poison, i32 %89, i64 0, !dbg !18
  %96 = insertelement <2 x i32> %95, i32 %93, i64 1, !dbg !18
  %97 = bitcast <2 x i32> %96 to <2 x float>, !dbg !18
  %98 = insertelement <2 x i32> poison, i32 %90, i64 0, !dbg !20
  %99 = insertelement <2 x i32> %98, i32 %94, i64 1, !dbg !20
  %100 = bitcast <2 x i32> %99 to <2 x float>, !dbg !20
  %101 = fadd <2 x float> %97, %100, !dbg !35
  %102 = extractelement <2 x float> %101, i64 0, !dbg !36
  %103 = fadd float %102, %92, !dbg !36
  %104 = extractelement <2 x float> %101, i64 1, !dbg !37
  %105 = fadd float %103, %104, !dbg !37
  %106 = extractvalue { i32, i32 } %32, 0, !dbg !26
  %107 = bitcast i32 %106 to float, !dbg !26
  %108 = fsub float %105, %107, !dbg !38
  %109 = extractvalue { i32, i32 } %42, 1, !dbg !32
  %110 = bitcast i32 %109 to float, !dbg !32
  %111 = extractvalue { i32, i32 } %42, 0, !dbg !32
  %112 = bitcast i32 %111 to float, !dbg !32
  %113 = extractvalue { i32, i32 } %40, 1, !dbg !30
  %114 = bitcast i32 %113 to float, !dbg !30
  %115 = extractvalue { i32, i32 } %40, 0, !dbg !30
  %116 = bitcast i32 %115 to float, !dbg !30
  %117 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #3, !dbg !39
  %118 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i3) #3, !dbg !39
  %119 = fmul float %108, %117, !dbg !40
  %120 = fmul float %88, %118, !dbg !40
  %121 = fmul float %119, %116, !dbg !41
  %122 = fmul float %120, %114, !dbg !41
  %123 = fadd float %121, %112, !dbg !42
  %124 = fadd float %122, %110, !dbg !42
  %125 = fcmp olt float %123, 0.000000e+00, !dbg !43
  %126 = fcmp olt float %124, 0.000000e+00, !dbg !43
  %127 = select i1 %125, float 0.000000e+00, float %123, !dbg !47
  %128 = select i1 %126, float 0.000000e+00, float %124, !dbg !47
  %129 = bitcast float %105 to i32, !dbg !48
  %130 = bitcast float %85 to i32, !dbg !48
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %129, i32 %130, ptr addrspace(1) %22, i1 true) #3, !dbg !48
  %131 = getelementptr float, ptr addrspace(1) %9, i64 %19, !dbg !49
  %132 = bitcast float %127 to i32, !dbg !50
  %133 = bitcast float %128 to i32, !dbg !50
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %132, i32 %133, ptr addrspace(1) %131, i1 true) #3, !dbg !50
  ret void, !dbg !51
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cp6brkxeb5dy7kknof544r443llqlrsoscqjwbywwcztrsf7krff.py", directory: "inductor_cache/p6")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_relu_52, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_relu_52, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_relu_52", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_relu_52", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 19, scope: !7)
!15 = !DILocation(line: 26, column: 30, scope: !7)
!16 = !DILocation(line: 26, column: 35, scope: !7)
!17 = !DILocation(line: 27, column: 34, scope: !7)
!18 = !DILocation(line: 27, column: 39, scope: !7)
!19 = !DILocation(line: 28, column: 30, scope: !7)
!20 = !DILocation(line: 28, column: 35, scope: !7)
!21 = !DILocation(line: 29, column: 30, scope: !7)
!22 = !DILocation(line: 29, column: 35, scope: !7)
!23 = !DILocation(line: 30, column: 30, scope: !7)
!24 = !DILocation(line: 30, column: 35, scope: !7)
!25 = !DILocation(line: 31, column: 30, scope: !7)
!26 = !DILocation(line: 31, column: 35, scope: !7)
!27 = !DILocation(line: 32, column: 31, scope: !7)
!28 = !DILocation(line: 32, column: 36, scope: !7)
!29 = !DILocation(line: 33, column: 31, scope: !7)
!30 = !DILocation(line: 33, column: 36, scope: !7)
!31 = !DILocation(line: 34, column: 31, scope: !7)
!32 = !DILocation(line: 34, column: 36, scope: !7)
!33 = !DILocation(line: 41, column: 20, scope: !7)
!34 = !DILocation(line: 42, column: 27, scope: !7)
!35 = !DILocation(line: 35, column: 18, scope: !7)
!36 = !DILocation(line: 36, column: 18, scope: !7)
!37 = !DILocation(line: 38, column: 18, scope: !7)
!38 = !DILocation(line: 39, column: 19, scope: !7)
!39 = !DILocation(line: 44, column: 20, scope: !7)
!40 = !DILocation(line: 47, column: 20, scope: !7)
!41 = !DILocation(line: 48, column: 20, scope: !7)
!42 = !DILocation(line: 49, column: 20, scope: !7)
!43 = !DILocation(line: 118, column: 15, scope: !44, inlinedAt: !46)
!44 = distinct !DILexicalBlockFile(scope: !7, file: !45, discriminator: 0)
!45 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!46 = !DILocation(line: 51, column: 42, scope: !7)
!47 = !DILocation(line: 121, column: 29, scope: !44, inlinedAt: !46)
!48 = !DILocation(line: 52, column: 39, scope: !7)
!49 = !DILocation(line: 53, column: 25, scope: !7)
!50 = !DILocation(line: 53, column: 37, scope: !7)
!51 = !DILocation(line: 53, column: 4, scope: !7)
