/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ./output/ready_counterTMR.v                                                            *
 *                                                                                                  *
 * user    : lucas                                                                                  *
 * host    : DESKTOP-BFDSFP2                                                                        *
 * date    : 06/10/2022 13:52:58                                                                    *
 *                                                                                                  *
 * workdir : /mnt/c/Users/Lucas/Documents/GitHub/mopshub_triplicated/triplicated/mopshub_top_board/hdl *
 * cmd     : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/tmrg-master/bin/tmrg -vv -c tmrg.cfg   *
 * tmrg rev:                                                                                        *
 *                                                                                                  *
 * src file: ready_counter.v                                                                        *
 *           Git SHA           : c110441b08b692cc54ebd4a3b84a2599430e8f93                           *
 *           Modification time : 2022-08-30 12:46:36                                                *
 *           File Size         : 864                                                                *
 *           MD5 hash          : ac74c5df69f6e08c0d981b03967d118c                                   *
 *                                                                                                  *
 ****************************************************************************************************/

`resetall 
`timescale  1ns/10ps
module ready_counterTMR(
  input wire  clk ,
  input wire  rstn ,
  input wire  enable ,
  input wire  en_osc_trim ,
  output wire  ready 
);
wire rstnC;
wire rstnB;
wire rstnA;
wire enableC;
wire enableB;
wire enableA;
wire en_osc_trimC;
wire en_osc_trimB;
wire en_osc_trimA;
wire [9:0] counterVC;
wire [9:0] counterVB;
wire [9:0] counterVA;
wire clkC;
wire clkB;
wire clkA;
wor counterTmrError;
wire [9:0] counter;
reg  [9:0] counterA ;
reg  [9:0] counterB ;
reg  [9:0] counterC ;
wire [9:0] counterV =  counter;

always @( posedge clkA or negedge rstnA )
  begin
    if (rstnA==0)
      counterA <= 10'd659;
    else
      if (en_osc_trimA&enableA)
        counterA <= counterVA-1;
      else
        if (~en_osc_trimA)
          counterA <= 10'd659;
        else
          counterA <= counterVA;
  end

always @( posedge clkB or negedge rstnB )
  begin
    if (rstnB==0)
      counterB <= 10'd659;
    else
      if (en_osc_trimB&enableB)
        counterB <= counterVB-1;
      else
        if (~en_osc_trimB)
          counterB <= 10'd659;
        else
          counterB <= counterVB;
  end

always @( posedge clkC or negedge rstnC )
  begin
    if (rstnC==0)
      counterC <= 10'd659;
    else
      if (en_osc_trimC&enableC)
        counterC <= counterVC-1;
      else
        if (~en_osc_trimC)
          counterC <= 10'd659;
        else
          counterC <= counterVC;
  end
assign ready =  (counterV==10'd0) ? 1'b1 : 1'b0;

majorityVoter #(.WIDTH(10)) counterVoter (
    .inA(counterA),
    .inB(counterB),
    .inC(counterC),
    .out(counter),
    .tmrErr(counterTmrError)
    );

fanout clkFanout (
    .in(clk),
    .outA(clkA),
    .outB(clkB),
    .outC(clkC)
    );

fanout #(.WIDTH(10)) counterVFanout (
    .in(counterV),
    .outA(counterVA),
    .outB(counterVB),
    .outC(counterVC)
    );

fanout en_osc_trimFanout (
    .in(en_osc_trim),
    .outA(en_osc_trimA),
    .outB(en_osc_trimB),
    .outC(en_osc_trimC)
    );

fanout enableFanout (
    .in(enable),
    .outA(enableA),
    .outB(enableB),
    .outC(enableC)
    );

fanout rstnFanout (
    .in(rstn),
    .outA(rstnA),
    .outB(rstnB),
    .outC(rstnC)
    );
endmodule

