

================================================================
== Vitis HLS Report for 'dft_Pipeline_VITIS_LOOP_19_3'
================================================================
* Date:           Thu Oct 20 19:42:55 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dft_256
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1289|     1289|  12.890 us|  12.890 us|  1289|  1289|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_19_3  |     1287|     1287|        13|          5|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     53|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     348|    711|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    190|    -|
|Register         |        -|    -|     494|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    5|     842|   1050|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    2|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U5  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U6   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   5|  348|  711|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory          |                              Module                             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |cos_coefficients_table_U  |dft_Pipeline_VITIS_LOOP_19_3_cos_coefficients_table_ROM_AUTO_1R  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |sin_coefficients_table_U  |dft_Pipeline_VITIS_LOOP_19_3_sin_coefficients_table_ROM_AUTO_1R  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +--------------------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                     |                                                                 |        2|  0|   0|    0|   512|   64|     2|        16384|
    +--------------------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln19_fu_202_p2   |         +|   0|  0|  14|           9|           1|
    |add_ln20_fu_216_p2   |         +|   0|  0|  15|           8|           8|
    |icmp_ln19_fu_196_p2  |      icmp|   0|  0|  11|           9|          10|
    |ifzero_fu_228_p2     |      icmp|   0|  0|  11|           9|          10|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  53|          36|          31|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |add276_fu_58                      |   9|          2|   32|         64|
    |add5_fu_54                        |   9|          2|   32|         64|
    |ap_NS_fsm                         |  31|          6|    1|          6|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_add276_load      |   9|          2|   32|         64|
    |ap_sig_allocacmp_add5_load        |   9|          2|   32|         64|
    |ap_sig_allocacmp_index_load       |   9|          2|    8|         16|
    |ap_sig_allocacmp_n_2              |   9|          2|    9|         18|
    |grp_fu_153_p0                     |  14|          3|   32|         96|
    |grp_fu_153_p1                     |  14|          3|   32|         96|
    |grp_fu_157_p1                     |  14|          3|   32|         96|
    |index_fu_50                       |   9|          2|    8|         16|
    |n_fu_62                           |   9|          2|    9|         18|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 190|         41|  264|        628|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add276_fu_58                         |  32|   0|   32|          0|
    |add5_fu_54                           |  32|   0|   32|          0|
    |ap_CS_fsm                            |   5|   0|    5|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |cos_coefficients_table_load_reg_328  |  32|   0|   32|          0|
    |icmp_ln19_reg_300                    |   1|   0|    1|          0|
    |icmp_ln19_reg_300_pp0_iter1_reg      |   1|   0|    1|          0|
    |ifzero_reg_319                       |   1|   0|    1|          0|
    |index_fu_50                          |   8|   0|    8|          0|
    |mul1_reg_348                         |  32|   0|   32|          0|
    |mul_reg_338                          |  32|   0|   32|          0|
    |n_fu_62                              |   9|   0|    9|          0|
    |reg_161                              |  32|   0|   32|          0|
    |sin_coefficients_table_load_reg_333  |  32|   0|   32|          0|
    |sum_i_addr_reg_290                   |   8|   0|    8|          0|
    |sum_r_addr_reg_295                   |   8|   0|    8|          0|
    |temp_load_reg_323                    |  32|   0|   32|          0|
    |ifzero_reg_319                       |  64|  32|    1|          0|
    |sum_i_addr_reg_290                   |  64|  32|    8|          0|
    |sum_r_addr_reg_295                   |  64|  32|    8|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 494|  96|  319|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+----------------+-----+-----+------------+------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_19_3|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_19_3|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_19_3|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_19_3|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_19_3|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_19_3|  return value|
|sum_i_load      |   in|   32|     ap_none|                    sum_i_load|        scalar|
|sum_r_load      |   in|   32|     ap_none|                    sum_r_load|        scalar|
|sum_i_address0  |  out|    8|   ap_memory|                         sum_i|         array|
|sum_i_ce0       |  out|    1|   ap_memory|                         sum_i|         array|
|sum_i_we0       |  out|    1|   ap_memory|                         sum_i|         array|
|sum_i_d0        |  out|   32|   ap_memory|                         sum_i|         array|
|zext_ln17       |   in|    8|     ap_none|                     zext_ln17|        scalar|
|sum_r_address0  |  out|    8|   ap_memory|                         sum_r|         array|
|sum_r_ce0       |  out|    1|   ap_memory|                         sum_r|         array|
|sum_r_we0       |  out|    1|   ap_memory|                         sum_r|         array|
|sum_r_d0        |  out|   32|   ap_memory|                         sum_r|         array|
|trunc_ln        |   in|    8|     ap_none|                      trunc_ln|        scalar|
|temp_address0   |  out|    8|   ap_memory|                          temp|         array|
|temp_ce0        |  out|    1|   ap_memory|                          temp|         array|
|temp_q0         |   in|   32|   ap_memory|                          temp|         array|
+----------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 5, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%index = alloca i32 1"   --->   Operation 16 'alloca' 'index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%add5 = alloca i32 1"   --->   Operation 17 'alloca' 'add5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add276 = alloca i32 1"   --->   Operation 18 'alloca' 'add276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 19 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %trunc_ln"   --->   Operation 20 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln17_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln17"   --->   Operation 21 'read' 'zext_ln17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sum_r_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_r_load"   --->   Operation 22 'read' 'sum_r_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sum_i_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_i_load"   --->   Operation 23 'read' 'sum_i_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln17_cast = zext i8 %zext_ln17_read"   --->   Operation 24 'zext' 'zext_ln17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %n"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %sum_i_load_read, i32 %add276"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %sum_r_load_read, i32 %add5"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %index"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc28"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%n_2 = load i9 %n" [dft_256/dft.cpp:19]   --->   Operation 30 'load' 'n_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sum_i_addr = getelementptr i32 %sum_i, i64 0, i64 %zext_ln17_cast"   --->   Operation 31 'getelementptr' 'sum_i_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sum_r_addr = getelementptr i32 %sum_r, i64 0, i64 %zext_ln17_cast"   --->   Operation 32 'getelementptr' 'sum_r_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 33 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.66ns)   --->   "%icmp_ln19 = icmp_eq  i9 %n_2, i9 256" [dft_256/dft.cpp:19]   --->   Operation 34 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 35 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.82ns)   --->   "%add_ln19 = add i9 %n_2, i9 1" [dft_256/dft.cpp:19]   --->   Operation 36 'add' 'add_ln19' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %for.inc28.split, void %for.inc31.exitStub" [dft_256/dft.cpp:19]   --->   Operation 37 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%index_load = load i8 %index" [dft_256/dft.cpp:20]   --->   Operation 38 'load' 'index_load' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%n_2_cast2 = zext i9 %n_2" [dft_256/dft.cpp:19]   --->   Operation 39 'zext' 'n_2_cast2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.91ns)   --->   "%add_ln20 = add i8 %index_load, i8 %trunc_ln_read" [dft_256/dft.cpp:20]   --->   Operation 40 'add' 'add_ln20' <Predicate = (!icmp_ln19)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr i32 %temp, i64 0, i64 %n_2_cast2" [dft_256/dft.cpp:21]   --->   Operation 41 'getelementptr' 'temp_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (3.25ns)   --->   "%temp_load = load i8 %temp_addr" [dft_256/dft.cpp:21]   --->   Operation 42 'load' 'temp_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i8 %index_load" [dft_256/dft.cpp:21]   --->   Operation 43 'zext' 'zext_ln21' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%cos_coefficients_table_addr = getelementptr i32 %cos_coefficients_table, i64 0, i64 %zext_ln21" [dft_256/dft.cpp:21]   --->   Operation 44 'getelementptr' 'cos_coefficients_table_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (3.25ns)   --->   "%cos_coefficients_table_load = load i8 %cos_coefficients_table_addr" [dft_256/dft.cpp:21]   --->   Operation 45 'load' 'cos_coefficients_table_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sin_coefficients_table_addr = getelementptr i32 %sin_coefficients_table, i64 0, i64 %zext_ln21" [dft_256/dft.cpp:22]   --->   Operation 46 'getelementptr' 'sin_coefficients_table_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (3.25ns)   --->   "%sin_coefficients_table_load = load i8 %sin_coefficients_table_addr" [dft_256/dft.cpp:22]   --->   Operation 47 'load' 'sin_coefficients_table_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_1 : Operation 48 [1/1] (1.66ns)   --->   "%ifzero = icmp_eq  i9 %add_ln19, i9 256" [dft_256/dft.cpp:19]   --->   Operation 48 'icmp' 'ifzero' <Predicate = (!icmp_ln19)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %ifzero, void %ifFalse, void %ifTrue" [dft_256/dft.cpp:19]   --->   Operation 49 'br' 'br_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln19 = store i9 %add_ln19, i9 %n" [dft_256/dft.cpp:19]   --->   Operation 50 'store' 'store_ln19' <Predicate = (!icmp_ln19)> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln20 = store i8 %add_ln20, i8 %index" [dft_256/dft.cpp:20]   --->   Operation 51 'store' 'store_ln20' <Predicate = (!icmp_ln19)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 52 [1/2] (3.25ns)   --->   "%temp_load = load i8 %temp_addr" [dft_256/dft.cpp:21]   --->   Operation 52 'load' 'temp_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 53 [1/2] (3.25ns)   --->   "%cos_coefficients_table_load = load i8 %cos_coefficients_table_addr" [dft_256/dft.cpp:21]   --->   Operation 53 'load' 'cos_coefficients_table_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_2 : Operation 54 [1/2] (3.25ns)   --->   "%sin_coefficients_table_load = load i8 %sin_coefficients_table_addr" [dft_256/dft.cpp:22]   --->   Operation 54 'load' 'sin_coefficients_table_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 55 [4/4] (5.70ns)   --->   "%mul = fmul i32 %temp_load, i32 %cos_coefficients_table_load" [dft_256/dft.cpp:21]   --->   Operation 55 'fmul' 'mul' <Predicate = (!icmp_ln19)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 56 [3/4] (5.70ns)   --->   "%mul = fmul i32 %temp_load, i32 %cos_coefficients_table_load" [dft_256/dft.cpp:21]   --->   Operation 56 'fmul' 'mul' <Predicate = (!icmp_ln19)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [4/4] (5.70ns)   --->   "%mul1 = fmul i32 %temp_load, i32 %sin_coefficients_table_load" [dft_256/dft.cpp:22]   --->   Operation 57 'fmul' 'mul1' <Predicate = (!icmp_ln19)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 58 [2/4] (5.70ns)   --->   "%mul = fmul i32 %temp_load, i32 %cos_coefficients_table_load" [dft_256/dft.cpp:21]   --->   Operation 58 'fmul' 'mul' <Predicate = (!icmp_ln19)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [3/4] (5.70ns)   --->   "%mul1 = fmul i32 %temp_load, i32 %sin_coefficients_table_load" [dft_256/dft.cpp:22]   --->   Operation 59 'fmul' 'mul1' <Predicate = (!icmp_ln19)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 60 [1/4] (5.70ns)   --->   "%mul = fmul i32 %temp_load, i32 %cos_coefficients_table_load" [dft_256/dft.cpp:21]   --->   Operation 60 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [2/4] (5.70ns)   --->   "%mul1 = fmul i32 %temp_load, i32 %sin_coefficients_table_load" [dft_256/dft.cpp:22]   --->   Operation 61 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%add5_load = load i32 %add5" [dft_256/dft.cpp:21]   --->   Operation 62 'load' 'add5_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [5/5] (7.25ns)   --->   "%add = fadd i32 %add5_load, i32 %mul" [dft_256/dft.cpp:21]   --->   Operation 63 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/4] (5.70ns)   --->   "%mul1 = fmul i32 %temp_load, i32 %sin_coefficients_table_load" [dft_256/dft.cpp:22]   --->   Operation 64 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%add276_load = load i32 %add276" [dft_256/dft.cpp:22]   --->   Operation 65 'load' 'add276_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [4/5] (7.25ns)   --->   "%add = fadd i32 %add5_load, i32 %mul" [dft_256/dft.cpp:21]   --->   Operation 66 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [5/5] (7.25ns)   --->   "%add1 = fadd i32 %add276_load, i32 %mul1" [dft_256/dft.cpp:22]   --->   Operation 67 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 82 'ret' 'ret_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 68 [3/5] (7.25ns)   --->   "%add = fadd i32 %add5_load, i32 %mul" [dft_256/dft.cpp:21]   --->   Operation 68 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 69 [4/5] (7.25ns)   --->   "%add1 = fadd i32 %add276_load, i32 %mul1" [dft_256/dft.cpp:22]   --->   Operation 69 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 70 [2/5] (7.25ns)   --->   "%add = fadd i32 %add5_load, i32 %mul" [dft_256/dft.cpp:21]   --->   Operation 70 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 71 [3/5] (7.25ns)   --->   "%add1 = fadd i32 %add276_load, i32 %mul1" [dft_256/dft.cpp:22]   --->   Operation 71 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 72 [1/5] (7.25ns)   --->   "%add = fadd i32 %add5_load, i32 %mul" [dft_256/dft.cpp:21]   --->   Operation 72 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 73 [2/5] (7.25ns)   --->   "%add1 = fadd i32 %add276_load, i32 %mul1" [dft_256/dft.cpp:22]   --->   Operation 73 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [dft_256/dft.cpp:7]   --->   Operation 74 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/5] (7.25ns)   --->   "%add1 = fadd i32 %add276_load, i32 %mul1" [dft_256/dft.cpp:22]   --->   Operation 75 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 76 [1/1] (3.25ns)   --->   "%store_ln21 = store i32 %add, i8 %sum_r_addr" [dft_256/dft.cpp:21]   --->   Operation 76 'store' 'store_ln21' <Predicate = (ifzero)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln21 = store i32 %add, i32 %add5" [dft_256/dft.cpp:21]   --->   Operation 77 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 78 [1/1] (3.25ns)   --->   "%store_ln22 = store i32 %add1, i8 %sum_i_addr" [dft_256/dft.cpp:22]   --->   Operation 78 'store' 'store_ln22' <Predicate = (ifzero)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 79 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>
ST_13 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %add1, i32 %add276" [dft_256/dft.cpp:22]   --->   Operation 80 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc28"   --->   Operation 81 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sum_i_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_r_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ zext_ln17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cos_coefficients_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sin_coefficients_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
index                       (alloca           ) [ 01000000000000]
add5                        (alloca           ) [ 01111111111110]
add276                      (alloca           ) [ 01111111111111]
n                           (alloca           ) [ 01000000000000]
trunc_ln_read               (read             ) [ 00000000000000]
zext_ln17_read              (read             ) [ 00000000000000]
sum_r_load_read             (read             ) [ 00000000000000]
sum_i_load_read             (read             ) [ 00000000000000]
zext_ln17_cast              (zext             ) [ 00000000000000]
store_ln0                   (store            ) [ 00000000000000]
store_ln0                   (store            ) [ 00000000000000]
store_ln0                   (store            ) [ 00000000000000]
store_ln0                   (store            ) [ 00000000000000]
br_ln0                      (br               ) [ 00000000000000]
n_2                         (load             ) [ 00000000000000]
sum_i_addr                  (getelementptr    ) [ 01111111111111]
sum_r_addr                  (getelementptr    ) [ 01111111111110]
specpipeline_ln0            (specpipeline     ) [ 00000000000000]
icmp_ln19                   (icmp             ) [ 01111111100000]
empty                       (speclooptripcount) [ 00000000000000]
add_ln19                    (add              ) [ 00000000000000]
br_ln19                     (br               ) [ 00000000000000]
index_load                  (load             ) [ 00000000000000]
n_2_cast2                   (zext             ) [ 00000000000000]
add_ln20                    (add              ) [ 00000000000000]
temp_addr                   (getelementptr    ) [ 00100000000000]
zext_ln21                   (zext             ) [ 00000000000000]
cos_coefficients_table_addr (getelementptr    ) [ 00100000000000]
sin_coefficients_table_addr (getelementptr    ) [ 00100000000000]
ifzero                      (icmp             ) [ 01111111111111]
br_ln19                     (br               ) [ 00000000000000]
store_ln19                  (store            ) [ 00000000000000]
store_ln20                  (store            ) [ 00000000000000]
temp_load                   (load             ) [ 01111111000000]
cos_coefficients_table_load (load             ) [ 01011110000000]
sin_coefficients_table_load (load             ) [ 01111111000000]
mul                         (fmul             ) [ 01111101111100]
add5_load                   (load             ) [ 01011100111100]
mul1                        (fmul             ) [ 01111100111110]
add276_load                 (load             ) [ 01101100011110]
add                         (fadd             ) [ 00100000000010]
specloopname_ln7            (specloopname     ) [ 00000000000000]
add1                        (fadd             ) [ 00010000000001]
store_ln21                  (store            ) [ 00000000000000]
store_ln21                  (store            ) [ 00000000000000]
store_ln22                  (store            ) [ 00000000000000]
br_ln0                      (br               ) [ 00000000000000]
store_ln22                  (store            ) [ 00000000000000]
br_ln0                      (br               ) [ 00000000000000]
ret_ln0                     (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sum_i_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_i_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sum_r_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_r_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sum_i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln17">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sum_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="trunc_ln">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="temp">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="cos_coefficients_table">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_coefficients_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sin_coefficients_table">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_coefficients_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="index_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="index/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="add5_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add5/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="add276_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add276/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="n_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="trunc_ln_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="zext_ln17_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln17_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sum_r_load_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_r_load_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="sum_i_load_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_i_load_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="sum_i_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="8" slack="0"/>
<pin id="94" dir="1" index="3" bw="8" slack="12"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_i_addr/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="sum_r_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="8" slack="0"/>
<pin id="101" dir="1" index="3" bw="8" slack="11"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_r_addr/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="temp_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="9" slack="0"/>
<pin id="108" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_load/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="cos_coefficients_table_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="8" slack="0"/>
<pin id="121" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cos_coefficients_table_addr/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cos_coefficients_table_load/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="sin_coefficients_table_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="8" slack="0"/>
<pin id="134" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sin_coefficients_table_addr/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sin_coefficients_table_load/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln21_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="11"/>
<pin id="145" dir="0" index="1" bw="32" slack="1"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/12 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln22_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="12"/>
<pin id="150" dir="0" index="1" bw="32" slack="1"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/13 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="1"/>
<pin id="156" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/7 add1/8 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="0" index="1" bw="32" slack="1"/>
<pin id="160" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/3 mul1/4 "/>
</bind>
</comp>

<comp id="161" class="1005" name="reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add add1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln17_cast_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_cast/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln0_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="9" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln0_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln0_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln0_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="n_2_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="9" slack="0"/>
<pin id="195" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_2/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln19_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="9" slack="0"/>
<pin id="198" dir="0" index="1" bw="9" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln19_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="9" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="index_load_load_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="index_load/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="n_2_cast2_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="9" slack="0"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_2_cast2/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="add_ln20_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="0"/>
<pin id="219" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln21_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="ifzero_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="9" slack="0"/>
<pin id="230" dir="0" index="1" bw="9" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ifzero/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln19_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="9" slack="0"/>
<pin id="236" dir="0" index="1" bw="9" slack="0"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln20_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="8" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add5_load_load_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="6"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add5_load/7 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add276_load_load_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="7"/>
<pin id="250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add276_load/8 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln21_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="0" index="1" bw="32" slack="11"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/12 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln22_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="0" index="1" bw="32" slack="12"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/13 "/>
</bind>
</comp>

<comp id="262" class="1005" name="index_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="index "/>
</bind>
</comp>

<comp id="269" class="1005" name="add5_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add5 "/>
</bind>
</comp>

<comp id="276" class="1005" name="add276_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add276 "/>
</bind>
</comp>

<comp id="283" class="1005" name="n_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="9" slack="0"/>
<pin id="285" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="290" class="1005" name="sum_i_addr_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="12"/>
<pin id="292" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opset="sum_i_addr "/>
</bind>
</comp>

<comp id="295" class="1005" name="sum_r_addr_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="11"/>
<pin id="297" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opset="sum_r_addr "/>
</bind>
</comp>

<comp id="300" class="1005" name="icmp_ln19_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="304" class="1005" name="temp_addr_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="1"/>
<pin id="306" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr "/>
</bind>
</comp>

<comp id="309" class="1005" name="cos_coefficients_table_addr_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="1"/>
<pin id="311" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="cos_coefficients_table_addr "/>
</bind>
</comp>

<comp id="314" class="1005" name="sin_coefficients_table_addr_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="1"/>
<pin id="316" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sin_coefficients_table_addr "/>
</bind>
</comp>

<comp id="319" class="1005" name="ifzero_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="11"/>
<pin id="321" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ifzero "/>
</bind>
</comp>

<comp id="323" class="1005" name="temp_load_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_load "/>
</bind>
</comp>

<comp id="328" class="1005" name="cos_coefficients_table_load_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cos_coefficients_table_load "/>
</bind>
</comp>

<comp id="333" class="1005" name="sin_coefficients_table_load_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="2"/>
<pin id="335" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sin_coefficients_table_load "/>
</bind>
</comp>

<comp id="338" class="1005" name="mul_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="343" class="1005" name="add5_load_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="1"/>
<pin id="345" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add5_load "/>
</bind>
</comp>

<comp id="348" class="1005" name="mul1_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="353" class="1005" name="add276_load_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add276_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="18" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="18" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="28" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="28" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="28" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="164"><net_src comp="153" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="166"><net_src comp="161" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="170"><net_src comp="72" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="172"><net_src comp="167" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="84" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="78" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="26" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="200"><net_src comp="193" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="38" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="193" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="44" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="193" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="220"><net_src comp="208" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="66" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="208" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="232"><net_src comp="202" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="38" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="202" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="216" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="244" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="251"><net_src comp="248" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="256"><net_src comp="161" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="161" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="50" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="268"><net_src comp="262" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="272"><net_src comp="54" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="275"><net_src comp="269" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="279"><net_src comp="58" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="282"><net_src comp="276" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="286"><net_src comp="62" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="289"><net_src comp="283" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="293"><net_src comp="90" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="298"><net_src comp="97" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="303"><net_src comp="196" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="104" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="312"><net_src comp="117" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="317"><net_src comp="130" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="322"><net_src comp="228" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="111" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="331"><net_src comp="124" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="336"><net_src comp="137" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="341"><net_src comp="157" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="346"><net_src comp="244" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="351"><net_src comp="157" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="356"><net_src comp="248" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="153" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sum_i | {13 }
	Port: sum_r | {12 }
	Port: cos_coefficients_table | {}
	Port: sin_coefficients_table | {}
 - Input state : 
	Port: dft_Pipeline_VITIS_LOOP_19_3 : sum_i_load | {1 }
	Port: dft_Pipeline_VITIS_LOOP_19_3 : sum_r_load | {1 }
	Port: dft_Pipeline_VITIS_LOOP_19_3 : zext_ln17 | {1 }
	Port: dft_Pipeline_VITIS_LOOP_19_3 : trunc_ln | {1 }
	Port: dft_Pipeline_VITIS_LOOP_19_3 : temp | {1 2 }
	Port: dft_Pipeline_VITIS_LOOP_19_3 : cos_coefficients_table | {1 2 }
	Port: dft_Pipeline_VITIS_LOOP_19_3 : sin_coefficients_table | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		n_2 : 1
		sum_i_addr : 1
		sum_r_addr : 1
		icmp_ln19 : 2
		add_ln19 : 2
		br_ln19 : 3
		index_load : 1
		n_2_cast2 : 2
		add_ln20 : 2
		temp_addr : 3
		temp_load : 4
		zext_ln21 : 2
		cos_coefficients_table_addr : 3
		cos_coefficients_table_load : 4
		sin_coefficients_table_addr : 3
		sin_coefficients_table_load : 4
		ifzero : 3
		br_ln19 : 4
		store_ln19 : 3
		store_ln20 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		add : 1
	State 8
		add1 : 1
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   fadd   |         grp_fu_153         |    2    |   205   |   390   |
|----------|----------------------------|---------|---------|---------|
|   fmul   |         grp_fu_157         |    3    |   143   |   321   |
|----------|----------------------------|---------|---------|---------|
|    add   |       add_ln19_fu_202      |    0    |    0    |    14   |
|          |       add_ln20_fu_216      |    0    |    0    |    15   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln19_fu_196      |    0    |    0    |    11   |
|          |        ifzero_fu_228       |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|          |  trunc_ln_read_read_fu_66  |    0    |    0    |    0    |
|   read   |  zext_ln17_read_read_fu_72 |    0    |    0    |    0    |
|          | sum_r_load_read_read_fu_78 |    0    |    0    |    0    |
|          | sum_i_load_read_read_fu_84 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |    zext_ln17_cast_fu_167   |    0    |    0    |    0    |
|   zext   |      n_2_cast2_fu_211      |    0    |    0    |    0    |
|          |      zext_ln21_fu_222      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    5    |   348   |   762   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|        add276_load_reg_353        |   32   |
|           add276_reg_276          |   32   |
|         add5_load_reg_343         |   32   |
|            add5_reg_269           |   32   |
|cos_coefficients_table_addr_reg_309|    8   |
|cos_coefficients_table_load_reg_328|   32   |
|         icmp_ln19_reg_300         |    1   |
|           ifzero_reg_319          |    1   |
|           index_reg_262           |    8   |
|            mul1_reg_348           |   32   |
|            mul_reg_338            |   32   |
|             n_reg_283             |    9   |
|              reg_161              |   32   |
|sin_coefficients_table_addr_reg_314|    8   |
|sin_coefficients_table_load_reg_333|   32   |
|         sum_i_addr_reg_290        |    8   |
|         sum_r_addr_reg_295        |    8   |
|         temp_addr_reg_304         |    8   |
|         temp_load_reg_323         |   32   |
+-----------------------------------+--------+
|               Total               |   379  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_111 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_124 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_137 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_153    |  p0  |   4  |  32  |   128  ||    20   |
|     grp_fu_153    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_157    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   304  ||  9.7666 ||    65   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   762  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   65   |
|  Register |    -   |    -   |   379  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    9   |   727  |   827  |
+-----------+--------+--------+--------+--------+
