Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: piano_all.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "piano_all.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "piano_all"
Output Format                      : NGC
Target Device                      : xc3s1000-5-ft256

---- Source Options
Top Module Name                    : piano_all
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "combine_piano_lfsr.v" in library work
Module <inputConditioner_wPE> compiled
Module <piano_all> compiled
Module <piano_work_btn> compiled
Module <inputconditioner_1> compiled
Module <lut_to_notes> compiled
Module <lut_1> compiled
Module <musicC_1> compiled
Module <musicD_1> compiled
Module <musicE_1> compiled
Module <musicF_1> compiled
Module <musicG_1> compiled
Module <musicA_1> compiled
Module <musicB_1> compiled
Module <musicC2_1> compiled
Module <inputconditioner> compiled
Module <musicC> compiled
Module <musicD> compiled
Module <musicE> compiled
Module <musicF> compiled
Module <musicG> compiled
Module <musicA> compiled
Module <musicB> compiled
Module <musicC2> compiled
Module <LFSR1> compiled
Module <LFSR2> compiled
Module <LFSR3> compiled
Module <LFSR4> compiled
Module <LFSR5> compiled
Module <LFSR6> compiled
Module <LFSR7> compiled
Module <LFSR8> compiled
Module <LFSR_lut> compiled
Module <lut_to_LFSR> compiled
No errors in compilation
Analysis of file <"piano_all.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <piano_all> in library <work>.

Analyzing hierarchy for module <piano_work_btn> in library <work>.

Analyzing hierarchy for module <inputConditioner_wPE> in library <work> with parameters.
	counterwidth = "00000000000000000000000000000011"
	waittime = "00000000000000000000000000000011"

Analyzing hierarchy for module <lut_to_notes> in library <work>.

Analyzing hierarchy for module <lut_to_LFSR> in library <work>.

Analyzing hierarchy for module <inputconditioner_1> in library <work> with parameters.
	counterwidth = "00000000000000000000000000000011"
	waittime = "00000000000000000000000000000011"

Analyzing hierarchy for module <lut_1> in library <work>.

Analyzing hierarchy for module <musicC_1> in library <work>.

Analyzing hierarchy for module <musicD_1> in library <work>.

Analyzing hierarchy for module <musicE_1> in library <work>.

Analyzing hierarchy for module <musicF_1> in library <work>.

Analyzing hierarchy for module <musicG_1> in library <work>.

Analyzing hierarchy for module <musicA_1> in library <work>.

Analyzing hierarchy for module <musicB_1> in library <work>.

Analyzing hierarchy for module <musicC2_1> in library <work>.

Analyzing hierarchy for module <inputconditioner> in library <work> with parameters.
	counterwidth = "00000000000000000000000000000011"
	waittime = "00000000000000000000000000000011"

Analyzing hierarchy for module <LFSR_lut> in library <work>.

Analyzing hierarchy for module <musicC> in library <work>.

Analyzing hierarchy for module <musicD> in library <work>.

Analyzing hierarchy for module <musicE> in library <work>.

Analyzing hierarchy for module <musicF> in library <work>.

Analyzing hierarchy for module <musicG> in library <work>.

Analyzing hierarchy for module <musicA> in library <work>.

Analyzing hierarchy for module <musicB> in library <work>.

Analyzing hierarchy for module <musicC2> in library <work>.

Analyzing hierarchy for module <LFSR1> in library <work>.

Analyzing hierarchy for module <LFSR2> in library <work>.

Analyzing hierarchy for module <LFSR3> in library <work>.

Analyzing hierarchy for module <LFSR4> in library <work>.

Analyzing hierarchy for module <LFSR5> in library <work>.

Analyzing hierarchy for module <LFSR6> in library <work>.

Analyzing hierarchy for module <LFSR7> in library <work>.

Analyzing hierarchy for module <LFSR8> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <piano_all>.
Module <piano_all> is correct for synthesis.
 
Analyzing module <piano_work_btn> in library <work>.
WARNING:Xst:916 - "combine_piano_lfsr.v" line 66: Delay is ignored for synthesis.
WARNING:Xst:916 - "combine_piano_lfsr.v" line 67: Delay is ignored for synthesis.
WARNING:Xst:916 - "combine_piano_lfsr.v" line 68: Delay is ignored for synthesis.
WARNING:Xst:916 - "combine_piano_lfsr.v" line 69: Delay is ignored for synthesis.
WARNING:Xst:916 - "combine_piano_lfsr.v" line 70: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <piano_work_btn> is correct for synthesis.
 
Analyzing module <inputConditioner_wPE> in library <work>.
	counterwidth = 32'sb00000000000000000000000000000011
	waittime = 32'sb00000000000000000000000000000011
Module <inputConditioner_wPE> is correct for synthesis.
 
Analyzing module <lut_to_notes> in library <work>.
Module <lut_to_notes> is correct for synthesis.
 
Analyzing module <inputconditioner_1> in library <work>.
	counterwidth = 32'sb00000000000000000000000000000011
	waittime = 32'sb00000000000000000000000000000011
Module <inputconditioner_1> is correct for synthesis.
 
Analyzing module <lut_1> in library <work>.
Module <lut_1> is correct for synthesis.
 
Analyzing module <musicC_1> in library <work>.
Module <musicC_1> is correct for synthesis.
 
Analyzing module <musicD_1> in library <work>.
Module <musicD_1> is correct for synthesis.
 
Analyzing module <musicE_1> in library <work>.
Module <musicE_1> is correct for synthesis.
 
Analyzing module <musicF_1> in library <work>.
Module <musicF_1> is correct for synthesis.
 
Analyzing module <musicG_1> in library <work>.
Module <musicG_1> is correct for synthesis.
 
Analyzing module <musicA_1> in library <work>.
Module <musicA_1> is correct for synthesis.
 
Analyzing module <musicB_1> in library <work>.
Module <musicB_1> is correct for synthesis.
 
Analyzing module <musicC2_1> in library <work>.
Module <musicC2_1> is correct for synthesis.
 
Analyzing module <lut_to_LFSR> in library <work>.
Module <lut_to_LFSR> is correct for synthesis.
 
Analyzing module <inputconditioner> in library <work>.
	counterwidth = 32'sb00000000000000000000000000000011
	waittime = 32'sb00000000000000000000000000000011
Module <inputconditioner> is correct for synthesis.
 
Analyzing module <LFSR_lut> in library <work>.
Module <LFSR_lut> is correct for synthesis.
 
Analyzing module <musicC> in library <work>.
Module <musicC> is correct for synthesis.
 
Analyzing module <musicD> in library <work>.
Module <musicD> is correct for synthesis.
 
Analyzing module <musicE> in library <work>.
Module <musicE> is correct for synthesis.
 
Analyzing module <musicF> in library <work>.
Module <musicF> is correct for synthesis.
 
Analyzing module <musicG> in library <work>.
Module <musicG> is correct for synthesis.
 
Analyzing module <musicA> in library <work>.
Module <musicA> is correct for synthesis.
 
Analyzing module <musicB> in library <work>.
Module <musicB> is correct for synthesis.
 
Analyzing module <musicC2> in library <work>.
Module <musicC2> is correct for synthesis.
 
Analyzing module <LFSR1> in library <work>.
Module <LFSR1> is correct for synthesis.
 
Analyzing module <LFSR2> in library <work>.
Module <LFSR2> is correct for synthesis.
 
Analyzing module <LFSR3> in library <work>.
Module <LFSR3> is correct for synthesis.
 
Analyzing module <LFSR4> in library <work>.
Module <LFSR4> is correct for synthesis.
 
Analyzing module <LFSR5> in library <work>.
Module <LFSR5> is correct for synthesis.
 
Analyzing module <LFSR6> in library <work>.
Module <LFSR6> is correct for synthesis.
 
Analyzing module <LFSR7> in library <work>.
Module <LFSR7> is correct for synthesis.
 
Analyzing module <LFSR8> in library <work>.
Module <LFSR8> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <inputConditioner_wPE>.
    Related source file is "combine_piano_lfsr.v".
    Found 1-bit register for signal <negativeedge>.
    Found 1-bit register for signal <positiveedge>.
    Found 1-bit register for signal <conditioned>.
    Found 3-bit up counter for signal <counter>.
    Found 1-bit xor2 for signal <positiveedge$xor0000> created at line 19.
    Found 1-bit register for signal <synchronizer0>.
    Found 1-bit register for signal <synchronizer1>.
    Summary:
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <inputConditioner_wPE> synthesized.


Synthesizing Unit <inputconditioner_1>.
    Related source file is "combine_piano_lfsr.v".
WARNING:Xst:646 - Signal <positiveedge> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <negativeedge> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <conditioned>.
    Found 3-bit up counter for signal <counter>.
    Found 1-bit xor2 for signal <counter$xor0000> created at line 96.
    Found 1-bit register for signal <synchronizer0>.
    Found 1-bit register for signal <synchronizer1>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <inputconditioner_1> synthesized.


Synthesizing Unit <lut_1>.
    Related source file is "combine_piano_lfsr.v".
Unit <lut_1> synthesized.


Synthesizing Unit <musicC_1>.
    Related source file is "combine_piano_lfsr.v".
    Found 17-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
Unit <musicC_1> synthesized.


Synthesizing Unit <musicD_1>.
    Related source file is "combine_piano_lfsr.v".
    Found 17-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
Unit <musicD_1> synthesized.


Synthesizing Unit <musicE_1>.
    Related source file is "combine_piano_lfsr.v".
    Found 17-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
Unit <musicE_1> synthesized.


Synthesizing Unit <musicF_1>.
    Related source file is "combine_piano_lfsr.v".
    Found 17-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
Unit <musicF_1> synthesized.


Synthesizing Unit <musicG_1>.
    Related source file is "combine_piano_lfsr.v".
    Found 16-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
Unit <musicG_1> synthesized.


Synthesizing Unit <musicA_1>.
    Related source file is "combine_piano_lfsr.v".
    Found 16-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
Unit <musicA_1> synthesized.


Synthesizing Unit <musicB_1>.
    Related source file is "combine_piano_lfsr.v".
    Found 16-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
Unit <musicB_1> synthesized.


Synthesizing Unit <musicC2_1>.
    Related source file is "combine_piano_lfsr.v".
    Found 16-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
Unit <musicC2_1> synthesized.


Synthesizing Unit <inputconditioner>.
    Related source file is "combine_piano_lfsr.v".
WARNING:Xst:646 - Signal <positiveedge> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <negativeedge> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <conditioned>.
    Found 3-bit up counter for signal <counter>.
    Found 1-bit xor2 for signal <counter$xor0000> created at line 354.
    Found 1-bit register for signal <synchronizer0>.
    Found 1-bit register for signal <synchronizer1>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <inputconditioner> synthesized.


Synthesizing Unit <LFSR_lut>.
    Related source file is "combine_piano_lfsr.v".
Unit <LFSR_lut> synthesized.


Synthesizing Unit <musicC>.
    Related source file is "combine_piano_lfsr.v".
    Found 17-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
Unit <musicC> synthesized.


Synthesizing Unit <musicD>.
    Related source file is "combine_piano_lfsr.v".
    Found 17-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
Unit <musicD> synthesized.


Synthesizing Unit <musicE>.
    Related source file is "combine_piano_lfsr.v".
    Found 17-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
Unit <musicE> synthesized.


Synthesizing Unit <musicF>.
    Related source file is "combine_piano_lfsr.v".
    Found 17-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
Unit <musicF> synthesized.


Synthesizing Unit <musicG>.
    Related source file is "combine_piano_lfsr.v".
    Found 16-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
Unit <musicG> synthesized.


Synthesizing Unit <musicA>.
    Related source file is "combine_piano_lfsr.v".
    Found 16-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
Unit <musicA> synthesized.


Synthesizing Unit <musicB>.
    Related source file is "combine_piano_lfsr.v".
    Found 16-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
Unit <musicB> synthesized.


Synthesizing Unit <musicC2>.
    Related source file is "combine_piano_lfsr.v".
    Found 16-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
Unit <musicC2> synthesized.


Synthesizing Unit <LFSR1>.
    Related source file is "combine_piano_lfsr.v".
    Found 8-bit register for signal <LFSR>.
    Found 1-bit xor2 for signal <LFSR_2$xor0000> created at line 540.
    Found 1-bit xor2 for signal <LFSR_3$xor0000> created at line 541.
    Found 1-bit xor2 for signal <LFSR_4$xor0000> created at line 542.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <LFSR1> synthesized.


Synthesizing Unit <LFSR2>.
    Related source file is "combine_piano_lfsr.v".
    Found 8-bit register for signal <LFSR>.
    Found 1-bit xor2 for signal <LFSR_2$xor0000> created at line 560.
    Found 1-bit xor2 for signal <LFSR_4$xor0000> created at line 562.
    Found 1-bit xor2 for signal <LFSR_6$xor0000> created at line 564.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <LFSR2> synthesized.


Synthesizing Unit <LFSR3>.
    Related source file is "combine_piano_lfsr.v".
    Found 8-bit register for signal <LFSR>.
    Found 1-bit xor2 for signal <LFSR_2$xor0000> created at line 580.
    Found 1-bit xor2 for signal <LFSR_7$xor0000> created at line 585.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <LFSR3> synthesized.


Synthesizing Unit <LFSR4>.
    Related source file is "combine_piano_lfsr.v".
    Found 8-bit register for signal <LFSR>.
    Found 1-bit xor2 for signal <LFSR_1$xor0000> created at line 597.
    Found 1-bit xor2 for signal <LFSR_3$xor0000> created at line 599.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <LFSR4> synthesized.


Synthesizing Unit <LFSR5>.
    Related source file is "combine_piano_lfsr.v".
    Found 8-bit register for signal <LFSR>.
    Found 1-bit xor2 for signal <LFSR_2$xor0000> created at line 616.
    Found 1-bit xor2 for signal <LFSR_4$xor0000> created at line 618.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <LFSR5> synthesized.


Synthesizing Unit <LFSR6>.
    Related source file is "combine_piano_lfsr.v".
    Found 8-bit register for signal <LFSR>.
    Found 1-bit xor2 for signal <LFSR_2$xor0000> created at line 634.
    Found 1-bit xor2 for signal <LFSR_6$xor0000> created at line 638.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <LFSR6> synthesized.


Synthesizing Unit <LFSR7>.
    Related source file is "combine_piano_lfsr.v".
    Found 8-bit register for signal <LFSR>.
    Found 1-bit xor2 for signal <LFSR_2$xor0000> created at line 652.
    Found 1-bit xor2 for signal <LFSR_3$xor0000> created at line 653.
    Found 1-bit xor2 for signal <LFSR_4$xor0000> created at line 654.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <LFSR7> synthesized.


Synthesizing Unit <LFSR8>.
    Related source file is "combine_piano_lfsr.v".
    Found 8-bit register for signal <LFSR>.
    Found 1-bit xor2 for signal <LFSR_1$xor0000> created at line 669.
    Found 1-bit xor2 for signal <LFSR_2$xor0000> created at line 670.
    Found 1-bit xor2 for signal <LFSR_7$xor0000> created at line 675.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <LFSR8> synthesized.


Synthesizing Unit <lut_to_notes>.
    Related source file is "combine_piano_lfsr.v".
WARNING:Xst:646 - Signal <counter8> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <counter7> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <counter6> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <counter5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <counter4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <counter3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <counter2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <counter1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <lut_to_notes> synthesized.


Synthesizing Unit <lut_to_LFSR>.
    Related source file is "combine_piano_lfsr.v".
WARNING:Xst:646 - Signal <counter8> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <counter7> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <counter6> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <counter5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <counter4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <counter3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <counter2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <counter1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <lut_to_LFSR> synthesized.


Synthesizing Unit <piano_work_btn>.
    Related source file is "combine_piano_lfsr.v".
WARNING:Xst:646 - Signal <negativeedge> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <conditioned> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <note1>.
    Found 1-bit xor2 for signal <note2>.
    Found 1-bit xor2 for signal <note3>.
    Found 1-bit xor2 for signal <note4>.
    Found 1-bit xor2 for signal <note5>.
    Found 1-bit xor2 for signal <note6>.
    Found 1-bit xor2 for signal <note7>.
    Found 1-bit xor2 for signal <note8>.
    Found T flip-flop for signal <counter>.
    Found 1-bit register for signal <counter2>.
    Summary:
	inferred   1 T-type flip-flop(s).
	inferred   1 D-type flip-flop(s).
Unit <piano_work_btn> synthesized.


Synthesizing Unit <piano_all>.
    Related source file is "combine_piano_lfsr.v".
WARNING:Xst:647 - Input <btn<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <piano_all> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 33
 16-bit up counter                                     : 8
 17-bit up counter                                     : 8
 3-bit up counter                                      : 17
# Registers                                            : 118
 1-bit register                                        : 118
# Toggle Registers                                     : 1
 T flip-flop                                           : 1
# Xors                                                 : 45
 1-bit xor2                                            : 45

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 33
 16-bit up counter                                     : 8
 17-bit up counter                                     : 8
 3-bit up counter                                      : 17
# Registers                                            : 119
 Flip-Flops                                            : 119
# Xors                                                 : 45
 1-bit xor2                                            : 45

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <piano_all> ...

Optimizing unit <inputConditioner_wPE> ...

Optimizing unit <inputconditioner_1> ...

Optimizing unit <inputconditioner> ...

Optimizing unit <LFSR1> ...

Optimizing unit <LFSR2> ...

Optimizing unit <LFSR3> ...

Optimizing unit <LFSR4> ...

Optimizing unit <LFSR5> ...

Optimizing unit <LFSR6> ...

Optimizing unit <LFSR7> ...

Optimizing unit <LFSR8> ...

Optimizing unit <lut_to_notes> ...

Optimizing unit <lut_to_LFSR> ...

Optimizing unit <piano_work_btn> ...
WARNING:Xst:2677 - Node <btnwork/inputconditioner2/negativeedge> of sequential type is unconnected in block <piano_all>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block piano_all, actual ratio is 3.
FlipFlop btnwork/lfsr101/lfsr1_ic/conditioned has been replicated 1 time(s)
FlipFlop btnwork/lfsr101/lfsr2_ic/conditioned has been replicated 1 time(s)
FlipFlop btnwork/lfsr101/lfsr3_ic/conditioned has been replicated 1 time(s)
FlipFlop btnwork/lfsr101/lfsr4_ic/conditioned has been replicated 1 time(s)
FlipFlop btnwork/lfsr101/lfsr5_ic/conditioned has been replicated 1 time(s)
FlipFlop btnwork/lfsr101/lfsr6_ic/conditioned has been replicated 1 time(s)
FlipFlop btnwork/lfsr101/lfsr7_ic/conditioned has been replicated 1 time(s)
FlipFlop btnwork/lfsr101/lfsr8_ic/conditioned has been replicated 1 time(s)
FlipFlop btnwork/pianoplay/cnote_ic1/conditioned has been replicated 1 time(s)
FlipFlop btnwork/pianoplay/dnote_ic1/conditioned has been replicated 1 time(s)
FlipFlop btnwork/pianoplay/enote_ic1/conditioned has been replicated 1 time(s)
FlipFlop btnwork/pianoplay/fnote_ic1/conditioned has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <piano_all> :
	Found 2-bit shift register for signal <btnwork/lfsr101/lfsr8_ic/synchronizer1>.
	Found 2-bit shift register for signal <btnwork/lfsr101/lfsr7_ic/synchronizer1>.
	Found 2-bit shift register for signal <btnwork/lfsr101/lfsr6_ic/synchronizer1>.
	Found 2-bit shift register for signal <btnwork/lfsr101/lfsr5_ic/synchronizer1>.
	Found 2-bit shift register for signal <btnwork/lfsr101/lfsr4_ic/synchronizer1>.
	Found 2-bit shift register for signal <btnwork/lfsr101/lfsr3_ic/synchronizer1>.
	Found 2-bit shift register for signal <btnwork/lfsr101/lfsr2_ic/synchronizer1>.
	Found 2-bit shift register for signal <btnwork/lfsr101/lfsr1_ic/synchronizer1>.
	Found 3-bit shift register for signal <btnwork/lfsr101/lfsr_1/LFSR_7>.
	Found 4-bit shift register for signal <btnwork/lfsr101/lfsr_3/LFSR_6>.
	Found 4-bit shift register for signal <btnwork/lfsr101/lfsr_4/LFSR_7>.
	Found 3-bit shift register for signal <btnwork/lfsr101/lfsr_5/LFSR_7>.
	Found 3-bit shift register for signal <btnwork/lfsr101/lfsr_6/LFSR_5>.
	Found 3-bit shift register for signal <btnwork/lfsr101/lfsr_7/LFSR_7>.
	Found 4-bit shift register for signal <btnwork/lfsr101/lfsr_8/LFSR_6>.
	Found 2-bit shift register for signal <btnwork/pianoplay/c2note_ic1/synchronizer1>.
	Found 2-bit shift register for signal <btnwork/pianoplay/bnote_ic1/synchronizer1>.
	Found 2-bit shift register for signal <btnwork/pianoplay/anote_ic1/synchronizer1>.
	Found 2-bit shift register for signal <btnwork/pianoplay/gnote_ic1/synchronizer1>.
	Found 2-bit shift register for signal <btnwork/pianoplay/fnote_ic1/synchronizer1>.
	Found 2-bit shift register for signal <btnwork/pianoplay/enote_ic1/synchronizer1>.
	Found 2-bit shift register for signal <btnwork/pianoplay/dnote_ic1/synchronizer1>.
	Found 2-bit shift register for signal <btnwork/pianoplay/cnote_ic1/synchronizer1>.
	Found 2-bit shift register for signal <btnwork/inputconditioner2/synchronizer1>.
Unit <piano_all> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 387
 Flip-Flops                                            : 387
# Shift Registers                                      : 24
 2-bit shift register                                  : 17
 3-bit shift register                                  : 4
 4-bit shift register                                  : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : piano_all.ngr
Top Level Output File Name         : piano_all
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 21

Cell Usage :
# BELS                             : 1069
#      GND                         : 1
#      INV                         : 37
#      LUT1                        : 252
#      LUT2                        : 53
#      LUT3                        : 20
#      LUT3_D                      : 17
#      LUT4                        : 96
#      MUXCY                       : 328
#      VCC                         : 1
#      XORCY                       : 264
# FlipFlops/Latches                : 411
#      FD                          : 2
#      FDE                         : 92
#      FDR                         : 5
#      FDRE                        : 312
# Shift Registers                  : 24
#      SRL16                       : 1
#      SRL16E                      : 23
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 9
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-5 

 Number of Slices:                      286  out of   7680     3%  
 Number of Slice Flip Flops:            411  out of  15360     2%  
 Number of 4 input LUTs:                499  out of  15360     3%  
    Number used as logic:               475
    Number used as Shift registers:      24
 Number of IOs:                          21
 Number of bonded IOBs:                  18  out of    173    10%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------+------------------------------------+-------+
Clock Signal                          | Clock buffer(FF name)              | Load  |
--------------------------------------+------------------------------------+-------+
clk                                   | BUFGP                              | 379   |
btnwork/lfsr101/CredoCLK/counter_16   | NONE(btnwork/lfsr101/lfsr_1/LFSR_0)| 7     |
btnwork/lfsr101/DredoCLK/counter_16   | NONE(btnwork/lfsr101/lfsr_2/LFSR_0)| 8     |
btnwork/lfsr101/EredoCLK/counter_16   | NONE(btnwork/lfsr101/lfsr_3/LFSR_0)| 6     |
btnwork/lfsr101/FredoCLK/counter_16   | NONE(btnwork/lfsr101/lfsr_4/LFSR_0)| 6     |
btnwork/lfsr101/GredoCLK/counter_15   | NONE(btnwork/lfsr101/lfsr_5/LFSR_0)| 7     |
btnwork/lfsr101/AredoCLK/counter_15   | NONE(btnwork/lfsr101/lfsr_6/LFSR_0)| 7     |
btnwork/lfsr101/BredoCLK/counter_15   | NONE(btnwork/lfsr101/lfsr_7/LFSR_0)| 7     |
btnwork/lfsr101/C2redoCLK/counter_15  | NONE(btnwork/lfsr101/lfsr_8/LFSR_0)| 6     |
btnwork/inputconditioner2/positiveedge| NONE(btnwork/counter2)             | 2     |
--------------------------------------+------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.390ns (Maximum Frequency: 185.540MHz)
   Minimum input arrival time before clock: 1.842ns
   Maximum output required time after clock: 7.735ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.390ns (frequency: 185.540MHz)
  Total number of paths / destination ports: 7753 / 970
-------------------------------------------------------------------------
Delay:               5.390ns (Levels of Logic = 3)
  Source:            btnwork/lfsr101/lfsr2_ic/conditioned_1 (FF)
  Destination:       btnwork/lfsr101/DredoCLK/counter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: btnwork/lfsr101/lfsr2_ic/conditioned_1 to btnwork/lfsr101/DredoCLK/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             26   0.626   1.569  btnwork/lfsr101/lfsr2_ic/conditioned_1 (btnwork/lfsr101/lfsr2_ic/conditioned_1)
     LUT4:I3->O            1   0.479   0.000  btnwork/lfsr101/DredoCLK/counter_and0000_wg_lut<3> (btnwork/lfsr101/DredoCLK/counter_and0000_wg_lut<3>)
     MUXCY:S->O            1   0.435   0.000  btnwork/lfsr101/DredoCLK/counter_and0000_wg_cy<3> (btnwork/lfsr101/DredoCLK/counter_and0000_wg_cy<3>)
     MUXCY:CI->O          17   0.246   1.143  btnwork/lfsr101/DredoCLK/counter_and0000_wg_cy<4> (btnwork/lfsr101/DredoCLK/counter_and0000)
     FDRE:R                    0.892          btnwork/lfsr101/DredoCLK/counter_0
    ----------------------------------------
    Total                      5.390ns (2.678ns logic, 2.712ns route)
                                       (49.7% logic, 50.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'btnwork/lfsr101/CredoCLK/counter_16'
  Clock period: 2.956ns (frequency: 338.295MHz)
  Total number of paths / destination ports: 10 / 7
-------------------------------------------------------------------------
Delay:               2.956ns (Levels of Logic = 0)
  Source:            btnwork/lfsr101/lfsr_1/Mshreg_LFSR_7 (FF)
  Destination:       btnwork/lfsr101/lfsr_1/LFSR_7 (FF)
  Source Clock:      btnwork/lfsr101/CredoCLK/counter_16 rising
  Destination Clock: btnwork/lfsr101/CredoCLK/counter_16 rising

  Data Path: btnwork/lfsr101/lfsr_1/Mshreg_LFSR_7 to btnwork/lfsr101/lfsr_1/LFSR_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   2.780   0.000  btnwork/lfsr101/lfsr_1/Mshreg_LFSR_7 (btnwork/lfsr101/lfsr_1/Mshreg_LFSR_7)
     FDE:D                     0.176          btnwork/lfsr101/lfsr_1/LFSR_7
    ----------------------------------------
    Total                      2.956ns (2.956ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'btnwork/lfsr101/DredoCLK/counter_16'
  Clock period: 2.355ns (frequency: 424.547MHz)
  Total number of paths / destination ports: 11 / 8
-------------------------------------------------------------------------
Delay:               2.355ns (Levels of Logic = 1)
  Source:            btnwork/lfsr101/lfsr_2/LFSR_7 (FF)
  Destination:       btnwork/lfsr101/lfsr_2/LFSR_6 (FF)
  Source Clock:      btnwork/lfsr101/DredoCLK/counter_16 rising
  Destination Clock: btnwork/lfsr101/DredoCLK/counter_16 rising

  Data Path: btnwork/lfsr101/lfsr_2/LFSR_7 to btnwork/lfsr101/lfsr_2/LFSR_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.626   1.074  btnwork/lfsr101/lfsr_2/LFSR_7 (btnwork/lfsr101/lfsr_2/LFSR_7)
     LUT2:I0->O            1   0.479   0.000  btnwork/lfsr101/lfsr_2/Mxor_LFSR_6_xor0000_Result1 (btnwork/lfsr101/lfsr_2/LFSR_6_xor0000)
     FDE:D                     0.176          btnwork/lfsr101/lfsr_2/LFSR_6
    ----------------------------------------
    Total                      2.355ns (1.281ns logic, 1.074ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'btnwork/lfsr101/EredoCLK/counter_16'
  Clock period: 2.956ns (frequency: 338.295MHz)
  Total number of paths / destination ports: 8 / 6
-------------------------------------------------------------------------
Delay:               2.956ns (Levels of Logic = 0)
  Source:            btnwork/lfsr101/lfsr_3/Mshreg_LFSR_6 (FF)
  Destination:       btnwork/lfsr101/lfsr_3/LFSR_6 (FF)
  Source Clock:      btnwork/lfsr101/EredoCLK/counter_16 rising
  Destination Clock: btnwork/lfsr101/EredoCLK/counter_16 rising

  Data Path: btnwork/lfsr101/lfsr_3/Mshreg_LFSR_6 to btnwork/lfsr101/lfsr_3/LFSR_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   2.780   0.000  btnwork/lfsr101/lfsr_3/Mshreg_LFSR_6 (btnwork/lfsr101/lfsr_3/Mshreg_LFSR_6)
     FDE:D                     0.176          btnwork/lfsr101/lfsr_3/LFSR_6
    ----------------------------------------
    Total                      2.956ns (2.956ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'btnwork/lfsr101/FredoCLK/counter_16'
  Clock period: 2.956ns (frequency: 338.295MHz)
  Total number of paths / destination ports: 8 / 6
-------------------------------------------------------------------------
Delay:               2.956ns (Levels of Logic = 0)
  Source:            btnwork/lfsr101/lfsr_4/Mshreg_LFSR_7 (FF)
  Destination:       btnwork/lfsr101/lfsr_4/LFSR_7 (FF)
  Source Clock:      btnwork/lfsr101/FredoCLK/counter_16 rising
  Destination Clock: btnwork/lfsr101/FredoCLK/counter_16 rising

  Data Path: btnwork/lfsr101/lfsr_4/Mshreg_LFSR_7 to btnwork/lfsr101/lfsr_4/LFSR_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   2.780   0.000  btnwork/lfsr101/lfsr_4/Mshreg_LFSR_7 (btnwork/lfsr101/lfsr_4/Mshreg_LFSR_7)
     FDE:D                     0.176          btnwork/lfsr101/lfsr_4/LFSR_7
    ----------------------------------------
    Total                      2.956ns (2.956ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'btnwork/lfsr101/GredoCLK/counter_15'
  Clock period: 2.956ns (frequency: 338.295MHz)
  Total number of paths / destination ports: 9 / 7
-------------------------------------------------------------------------
Delay:               2.956ns (Levels of Logic = 0)
  Source:            btnwork/lfsr101/lfsr_5/Mshreg_LFSR_7 (FF)
  Destination:       btnwork/lfsr101/lfsr_5/LFSR_7 (FF)
  Source Clock:      btnwork/lfsr101/GredoCLK/counter_15 rising
  Destination Clock: btnwork/lfsr101/GredoCLK/counter_15 rising

  Data Path: btnwork/lfsr101/lfsr_5/Mshreg_LFSR_7 to btnwork/lfsr101/lfsr_5/LFSR_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   2.780   0.000  btnwork/lfsr101/lfsr_5/Mshreg_LFSR_7 (btnwork/lfsr101/lfsr_5/Mshreg_LFSR_7)
     FDE:D                     0.176          btnwork/lfsr101/lfsr_5/LFSR_7
    ----------------------------------------
    Total                      2.956ns (2.956ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'btnwork/lfsr101/AredoCLK/counter_15'
  Clock period: 2.956ns (frequency: 338.295MHz)
  Total number of paths / destination ports: 9 / 7
-------------------------------------------------------------------------
Delay:               2.956ns (Levels of Logic = 0)
  Source:            btnwork/lfsr101/lfsr_6/Mshreg_LFSR_5 (FF)
  Destination:       btnwork/lfsr101/lfsr_6/LFSR_5 (FF)
  Source Clock:      btnwork/lfsr101/AredoCLK/counter_15 rising
  Destination Clock: btnwork/lfsr101/AredoCLK/counter_15 rising

  Data Path: btnwork/lfsr101/lfsr_6/Mshreg_LFSR_5 to btnwork/lfsr101/lfsr_6/LFSR_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   2.780   0.000  btnwork/lfsr101/lfsr_6/Mshreg_LFSR_5 (btnwork/lfsr101/lfsr_6/Mshreg_LFSR_5)
     FDE:D                     0.176          btnwork/lfsr101/lfsr_6/LFSR_5
    ----------------------------------------
    Total                      2.956ns (2.956ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'btnwork/lfsr101/BredoCLK/counter_15'
  Clock period: 2.956ns (frequency: 338.295MHz)
  Total number of paths / destination ports: 10 / 7
-------------------------------------------------------------------------
Delay:               2.956ns (Levels of Logic = 0)
  Source:            btnwork/lfsr101/lfsr_7/Mshreg_LFSR_7 (FF)
  Destination:       btnwork/lfsr101/lfsr_7/LFSR_7 (FF)
  Source Clock:      btnwork/lfsr101/BredoCLK/counter_15 rising
  Destination Clock: btnwork/lfsr101/BredoCLK/counter_15 rising

  Data Path: btnwork/lfsr101/lfsr_7/Mshreg_LFSR_7 to btnwork/lfsr101/lfsr_7/LFSR_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   2.780   0.000  btnwork/lfsr101/lfsr_7/Mshreg_LFSR_7 (btnwork/lfsr101/lfsr_7/Mshreg_LFSR_7)
     FDE:D                     0.176          btnwork/lfsr101/lfsr_7/LFSR_7
    ----------------------------------------
    Total                      2.956ns (2.956ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'btnwork/lfsr101/C2redoCLK/counter_15'
  Clock period: 2.956ns (frequency: 338.295MHz)
  Total number of paths / destination ports: 9 / 6
-------------------------------------------------------------------------
Delay:               2.956ns (Levels of Logic = 0)
  Source:            btnwork/lfsr101/lfsr_8/Mshreg_LFSR_6 (FF)
  Destination:       btnwork/lfsr101/lfsr_8/LFSR_6 (FF)
  Source Clock:      btnwork/lfsr101/C2redoCLK/counter_15 rising
  Destination Clock: btnwork/lfsr101/C2redoCLK/counter_15 rising

  Data Path: btnwork/lfsr101/lfsr_8/Mshreg_LFSR_6 to btnwork/lfsr101/lfsr_8/LFSR_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   2.780   0.000  btnwork/lfsr101/lfsr_8/Mshreg_LFSR_6 (btnwork/lfsr101/lfsr_8/Mshreg_LFSR_6)
     FDE:D                     0.176          btnwork/lfsr101/lfsr_8/LFSR_6
    ----------------------------------------
    Total                      2.956ns (2.956ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'btnwork/inputconditioner2/positiveedge'
  Clock period: 3.220ns (frequency: 310.585MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.220ns (Levels of Logic = 0)
  Source:            btnwork/counter_0 (FF)
  Destination:       btnwork/counter_0 (FF)
  Source Clock:      btnwork/inputconditioner2/positiveedge rising
  Destination Clock: btnwork/inputconditioner2/positiveedge rising

  Data Path: btnwork/counter_0 to btnwork/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             58   0.626   1.702  btnwork/counter_0 (btnwork/counter_0)
     FDR:R                     0.892          btnwork/counter_0
    ----------------------------------------
    Total                      3.220ns (1.518ns logic, 1.702ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              1.842ns (Levels of Logic = 1)
  Source:            sw<5> (PAD)
  Destination:       btnwork/lfsr101/lfsr6_ic/Mshreg_synchronizer1 (FF)
  Destination Clock: clk rising

  Data Path: sw<5> to btnwork/lfsr101/lfsr6_ic/Mshreg_synchronizer1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   0.745  sw_5_IBUF (sw_5_IBUF)
     SRL16E:D                  0.382          btnwork/lfsr101/lfsr6_ic/Mshreg_synchronizer1
    ----------------------------------------
    Total                      1.842ns (1.097ns logic, 0.745ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'btnwork/lfsr101/FredoCLK/counter_16'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.735ns (Levels of Logic = 2)
  Source:            btnwork/lfsr101/lfsr_4/LFSR_0 (FF)
  Destination:       gpioBank1<3> (PAD)
  Source Clock:      btnwork/lfsr101/FredoCLK/counter_16 rising

  Data Path: btnwork/lfsr101/lfsr_4/LFSR_0 to gpioBank1<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.626   1.040  btnwork/lfsr101/lfsr_4/LFSR_0 (btnwork/lfsr101/lfsr_4/LFSR_0)
     LUT2:I0->O            1   0.479   0.681  btnwork/Mxor_note4_Result1 (gpioBank1_3_OBUF)
     OBUF:I->O                 4.909          gpioBank1_3_OBUF (gpioBank1<3>)
    ----------------------------------------
    Total                      7.735ns (6.014ns logic, 1.721ns route)
                                       (77.7% logic, 22.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              7.636ns (Levels of Logic = 2)
  Source:            btnwork/pianoplay/fnote1/counter_16 (FF)
  Destination:       gpioBank1<3> (PAD)
  Source Clock:      clk rising

  Data Path: btnwork/pianoplay/fnote1/counter_16 to gpioBank1<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.626   0.941  btnwork/pianoplay/fnote1/counter_16 (btnwork/pianoplay/fnote1/counter_16)
     LUT2:I1->O            1   0.479   0.681  btnwork/Mxor_note4_Result1 (gpioBank1_3_OBUF)
     OBUF:I->O                 4.909          gpioBank1_3_OBUF (gpioBank1<3>)
    ----------------------------------------
    Total                      7.636ns (6.014ns logic, 1.622ns route)
                                       (78.8% logic, 21.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'btnwork/lfsr101/EredoCLK/counter_16'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.735ns (Levels of Logic = 2)
  Source:            btnwork/lfsr101/lfsr_3/LFSR_0 (FF)
  Destination:       gpioBank1<2> (PAD)
  Source Clock:      btnwork/lfsr101/EredoCLK/counter_16 rising

  Data Path: btnwork/lfsr101/lfsr_3/LFSR_0 to gpioBank1<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.626   1.040  btnwork/lfsr101/lfsr_3/LFSR_0 (btnwork/lfsr101/lfsr_3/LFSR_0)
     LUT2:I0->O            1   0.479   0.681  btnwork/Mxor_note3_Result1 (gpioBank1_2_OBUF)
     OBUF:I->O                 4.909          gpioBank1_2_OBUF (gpioBank1<2>)
    ----------------------------------------
    Total                      7.735ns (6.014ns logic, 1.721ns route)
                                       (77.7% logic, 22.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'btnwork/lfsr101/DredoCLK/counter_16'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.735ns (Levels of Logic = 2)
  Source:            btnwork/lfsr101/lfsr_2/LFSR_0 (FF)
  Destination:       gpioBank1<1> (PAD)
  Source Clock:      btnwork/lfsr101/DredoCLK/counter_16 rising

  Data Path: btnwork/lfsr101/lfsr_2/LFSR_0 to gpioBank1<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.626   1.040  btnwork/lfsr101/lfsr_2/LFSR_0 (btnwork/lfsr101/lfsr_2/LFSR_0)
     LUT2:I0->O            1   0.479   0.681  btnwork/Mxor_note2_Result1 (gpioBank1_1_OBUF)
     OBUF:I->O                 4.909          gpioBank1_1_OBUF (gpioBank1<1>)
    ----------------------------------------
    Total                      7.735ns (6.014ns logic, 1.721ns route)
                                       (77.7% logic, 22.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'btnwork/lfsr101/CredoCLK/counter_16'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.735ns (Levels of Logic = 2)
  Source:            btnwork/lfsr101/lfsr_1/LFSR_0 (FF)
  Destination:       gpioBank1<0> (PAD)
  Source Clock:      btnwork/lfsr101/CredoCLK/counter_16 rising

  Data Path: btnwork/lfsr101/lfsr_1/LFSR_0 to gpioBank1<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.626   1.040  btnwork/lfsr101/lfsr_1/LFSR_0 (btnwork/lfsr101/lfsr_1/LFSR_0)
     LUT2:I0->O            1   0.479   0.681  btnwork/Mxor_note1_Result1 (gpioBank1_0_OBUF)
     OBUF:I->O                 4.909          gpioBank1_0_OBUF (gpioBank1<0>)
    ----------------------------------------
    Total                      7.735ns (6.014ns logic, 1.721ns route)
                                       (77.7% logic, 22.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'btnwork/lfsr101/C2redoCLK/counter_15'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.735ns (Levels of Logic = 2)
  Source:            btnwork/lfsr101/lfsr_8/LFSR_0 (FF)
  Destination:       gpioBank2<3> (PAD)
  Source Clock:      btnwork/lfsr101/C2redoCLK/counter_15 rising

  Data Path: btnwork/lfsr101/lfsr_8/LFSR_0 to gpioBank2<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.626   1.040  btnwork/lfsr101/lfsr_8/LFSR_0 (btnwork/lfsr101/lfsr_8/LFSR_0)
     LUT2:I0->O            1   0.479   0.681  btnwork/Mxor_note8_Result1 (gpioBank2_3_OBUF)
     OBUF:I->O                 4.909          gpioBank2_3_OBUF (gpioBank2<3>)
    ----------------------------------------
    Total                      7.735ns (6.014ns logic, 1.721ns route)
                                       (77.7% logic, 22.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'btnwork/lfsr101/BredoCLK/counter_15'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.735ns (Levels of Logic = 2)
  Source:            btnwork/lfsr101/lfsr_7/LFSR_0 (FF)
  Destination:       gpioBank2<2> (PAD)
  Source Clock:      btnwork/lfsr101/BredoCLK/counter_15 rising

  Data Path: btnwork/lfsr101/lfsr_7/LFSR_0 to gpioBank2<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.626   1.040  btnwork/lfsr101/lfsr_7/LFSR_0 (btnwork/lfsr101/lfsr_7/LFSR_0)
     LUT2:I0->O            1   0.479   0.681  btnwork/Mxor_note7_Result1 (gpioBank2_2_OBUF)
     OBUF:I->O                 4.909          gpioBank2_2_OBUF (gpioBank2<2>)
    ----------------------------------------
    Total                      7.735ns (6.014ns logic, 1.721ns route)
                                       (77.7% logic, 22.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'btnwork/lfsr101/AredoCLK/counter_15'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.735ns (Levels of Logic = 2)
  Source:            btnwork/lfsr101/lfsr_6/LFSR_0 (FF)
  Destination:       gpioBank2<1> (PAD)
  Source Clock:      btnwork/lfsr101/AredoCLK/counter_15 rising

  Data Path: btnwork/lfsr101/lfsr_6/LFSR_0 to gpioBank2<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.626   1.040  btnwork/lfsr101/lfsr_6/LFSR_0 (btnwork/lfsr101/lfsr_6/LFSR_0)
     LUT2:I0->O            1   0.479   0.681  btnwork/Mxor_note6_Result1 (gpioBank2_1_OBUF)
     OBUF:I->O                 4.909          gpioBank2_1_OBUF (gpioBank2<1>)
    ----------------------------------------
    Total                      7.735ns (6.014ns logic, 1.721ns route)
                                       (77.7% logic, 22.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'btnwork/lfsr101/GredoCLK/counter_15'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.735ns (Levels of Logic = 2)
  Source:            btnwork/lfsr101/lfsr_5/LFSR_0 (FF)
  Destination:       gpioBank2<0> (PAD)
  Source Clock:      btnwork/lfsr101/GredoCLK/counter_15 rising

  Data Path: btnwork/lfsr101/lfsr_5/LFSR_0 to gpioBank2<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.626   1.040  btnwork/lfsr101/lfsr_5/LFSR_0 (btnwork/lfsr101/lfsr_5/LFSR_0)
     LUT2:I0->O            1   0.479   0.681  btnwork/Mxor_note5_Result1 (gpioBank2_0_OBUF)
     OBUF:I->O                 4.909          gpioBank2_0_OBUF (gpioBank2<0>)
    ----------------------------------------
    Total                      7.735ns (6.014ns logic, 1.721ns route)
                                       (77.7% logic, 22.3% route)

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 13.21 secs
 
--> 

Total memory usage is 282448 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   38 (   0 filtered)
Number of infos    :    1 (   0 filtered)

