
ubuntu-preinstalled/sg_stream_ctl:     file format elf32-littlearm


Disassembly of section .init:

000008e8 <.init>:
 8e8:	push	{r3, lr}
 8ec:	bl	1430 <set_scsi_pt_cdb@plt+0x9cc>
 8f0:	pop	{r3, pc}

Disassembly of section .plt:

000008f4 <get_scsi_pt_os_err@plt-0x14>:
 8f4:	push	{lr}		; (str lr, [sp, #-4]!)
 8f8:	ldr	lr, [pc, #4]	; 904 <get_scsi_pt_os_err@plt-0x4>
 8fc:	add	lr, pc, lr
 900:	ldr	pc, [lr, #8]!
 904:	andeq	r2, r1, r0, asr r6

00000908 <get_scsi_pt_os_err@plt>:
 908:	add	ip, pc, #0, 12
 90c:	add	ip, ip, #73728	; 0x12000
 910:	ldr	pc, [ip, #1616]!	; 0x650

00000914 <__cxa_finalize@plt>:
 914:	add	ip, pc, #0, 12
 918:	add	ip, ip, #73728	; 0x12000
 91c:	ldr	pc, [ip, #1608]!	; 0x648

00000920 <set_scsi_pt_data_in@plt>:
 920:	add	ip, pc, #0, 12
 924:	add	ip, ip, #73728	; 0x12000
 928:	ldr	pc, [ip, #1600]!	; 0x640

0000092c <free@plt>:
 92c:	add	ip, pc, #0, 12
 930:	add	ip, ip, #73728	; 0x12000
 934:	ldr	pc, [ip, #1592]!	; 0x638

00000938 <sg_cmds_close_device@plt>:
 938:	add	ip, pc, #0, 12
 93c:	add	ip, ip, #73728	; 0x12000
 940:	ldr	pc, [ip, #1584]!	; 0x630

00000944 <sg_get_page_size@plt>:
 944:	add	ip, pc, #0, 12
 948:	add	ip, ip, #73728	; 0x12000
 94c:	ldr	pc, [ip, #1576]!	; 0x628

00000950 <__stack_chk_fail@plt>:
 950:	add	ip, pc, #0, 12
 954:	add	ip, ip, #73728	; 0x12000
 958:	ldr	pc, [ip, #1568]!	; 0x620

0000095c <pr2serr@plt>:
 95c:	add	ip, pc, #0, 12
 960:	add	ip, ip, #73728	; 0x12000
 964:	ldr	pc, [ip, #1560]!	; 0x618

00000968 <puts@plt>:
 968:	add	ip, pc, #0, 12
 96c:	add	ip, ip, #73728	; 0x12000
 970:	ldr	pc, [ip, #1552]!	; 0x610

00000974 <__libc_start_main@plt>:
 974:	add	ip, pc, #0, 12
 978:	add	ip, ip, #73728	; 0x12000
 97c:	ldr	pc, [ip, #1544]!	; 0x608

00000980 <__gmon_start__@plt>:
 980:	add	ip, pc, #0, 12
 984:	add	ip, ip, #73728	; 0x12000
 988:	ldr	pc, [ip, #1536]!	; 0x600

0000098c <getopt_long@plt>:
 98c:	add	ip, pc, #0, 12
 990:	add	ip, ip, #73728	; 0x12000
 994:	ldr	pc, [ip, #1528]!	; 0x5f8

00000998 <sg_if_can2stderr@plt>:
 998:	add	ip, pc, #0, 12
 99c:	add	ip, ip, #73728	; 0x12000
 9a0:	ldr	pc, [ip, #1520]!	; 0x5f0

000009a4 <do_scsi_pt@plt>:
 9a4:	add	ip, pc, #0, 12
 9a8:	add	ip, ip, #73728	; 0x12000
 9ac:	ldr	pc, [ip, #1512]!	; 0x5e8

000009b0 <__isoc99_sscanf@plt>:
 9b0:	add	ip, pc, #0, 12
 9b4:	add	ip, ip, #73728	; 0x12000
 9b8:	ldr	pc, [ip, #1504]!	; 0x5e0

000009bc <destruct_scsi_pt_obj@plt>:
 9bc:	add	ip, pc, #0, 12
 9c0:	add	ip, ip, #73728	; 0x12000
 9c4:	ldr	pc, [ip, #1496]!	; 0x5d8

000009c8 <__printf_chk@plt>:
 9c8:	add	ip, pc, #0, 12
 9cc:	add	ip, ip, #73728	; 0x12000
 9d0:	ldr	pc, [ip, #1488]!	; 0x5d0

000009d4 <get_scsi_pt_resid@plt>:
 9d4:	add	ip, pc, #0, 12
 9d8:	add	ip, ip, #73728	; 0x12000
 9dc:	ldr	pc, [ip, #1480]!	; 0x5c8

000009e0 <construct_scsi_pt_obj_with_fd@plt>:
 9e0:	add	ip, pc, #0, 12
 9e4:	add	ip, ip, #73728	; 0x12000
 9e8:	ldr	pc, [ip, #1472]!	; 0x5c0

000009ec <sg_convert_errno@plt>:
 9ec:	add	ip, pc, #0, 12
 9f0:	add	ip, ip, #73728	; 0x12000
 9f4:	ldr	pc, [ip, #1464]!	; 0x5b8

000009f8 <set_scsi_pt_sense@plt>:
 9f8:	add	ip, pc, #0, 12
 9fc:	add	ip, ip, #73728	; 0x12000
 a00:	ldr	pc, [ip, #1456]!	; 0x5b0

00000a04 <safe_strerror@plt>:
 a04:	add	ip, pc, #0, 12
 a08:	add	ip, ip, #73728	; 0x12000
 a0c:	ldr	pc, [ip, #1448]!	; 0x5a8

00000a10 <sg_cmds_process_resp@plt>:
 a10:	add	ip, pc, #0, 12
 a14:	add	ip, ip, #73728	; 0x12000
 a18:	ldr	pc, [ip, #1440]!	; 0x5a0

00000a1c <sg_get_category_sense_str@plt>:
 a1c:	add	ip, pc, #0, 12
 a20:	add	ip, ip, #73728	; 0x12000
 a24:	ldr	pc, [ip, #1432]!	; 0x598

00000a28 <sg_get_num@plt>:
 a28:	add	ip, pc, #0, 12
 a2c:	add	ip, ip, #73728	; 0x12000
 a30:	ldr	pc, [ip, #1424]!	; 0x590

00000a34 <hex2stderr@plt>:
 a34:	add	ip, pc, #0, 12
 a38:	add	ip, ip, #73728	; 0x12000
 a3c:	ldr	pc, [ip, #1416]!	; 0x588

00000a40 <sg_cmds_open_device@plt>:
 a40:	add	ip, pc, #0, 12
 a44:	add	ip, ip, #73728	; 0x12000
 a48:	ldr	pc, [ip, #1408]!	; 0x580

00000a4c <sg_memalign@plt>:
 a4c:	add	ip, pc, #0, 12
 a50:	add	ip, ip, #73728	; 0x12000
 a54:	ldr	pc, [ip, #1400]!	; 0x578

00000a58 <abort@plt>:
 a58:	add	ip, pc, #0, 12
 a5c:	add	ip, ip, #73728	; 0x12000
 a60:	ldr	pc, [ip, #1392]!	; 0x570

00000a64 <set_scsi_pt_cdb@plt>:
 a64:	add	ip, pc, #0, 12
 a68:	add	ip, ip, #73728	; 0x12000
 a6c:	ldr	pc, [ip, #1384]!	; 0x568

Disassembly of section .text:

00000a70 <.text>:
     a70:	svcmi	0x00f0e92d
     a74:			; <UNDEFINED> instruction: 0xf8dfb0af
     a78:	strcs	r3, [r0], #-2120	; 0xfffff7b8
     a7c:	stmdacs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     a80:	ldrbtmi	r4, [fp], #-1543	; 0xfffff9f9
     a84:			; <UNDEFINED> instruction: 0xf8df930f
     a88:	ldrbtmi	r3, [sl], #-2112	; 0xfffff7c0
     a8c:			; <UNDEFINED> instruction: 0xf8df4688
     a90:			; <UNDEFINED> instruction: 0xf8dfa83c
     a94:			; <UNDEFINED> instruction: 0x4625b83c
     a98:	ldrbtmi	r5, [sl], #2259	; 0x8d3
     a9c:			; <UNDEFINED> instruction: 0x46a144fb
     aa0:			; <UNDEFINED> instruction: 0x932d681b
     aa4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     aa8:			; <UNDEFINED> instruction: 0xf7ff9412
     aac:	blge	53c7e4 <set_scsi_pt_cdb@plt+0x53bd80>
     ab0:			; <UNDEFINED> instruction: 0xf8df9304
     ab4:	strls	r3, [r7], #-2080	; 0xfffff7e0
     ab8:	ldrls	r4, [r0], #-1147	; 0xfffffb85
     abc:	strmi	lr, [sl], #-2509	; 0xfffff633
     ac0:	strmi	lr, [ip], #-2509	; 0xfffff633
     ac4:	strls	r9, [r9], #-1038	; 0xfffffbf2
     ac8:	strls	r9, [r5], #-1032	; 0xfffffbf8
     acc:	movwls	r9, #25619	; 0x6413
     ad0:	blls	124b1c <set_scsi_pt_cdb@plt+0x1240b8>
     ad4:	ldrbmi	r4, [sl], -r1, asr #12
     ad8:			; <UNDEFINED> instruction: 0x26004638
     adc:	movwls	r9, #1556	; 0x614
     ae0:			; <UNDEFINED> instruction: 0xf7ff4653
     ae4:	mcrrne	15, 5, lr, r1, cr4
     ae8:	addshi	pc, r7, r0
     aec:	eorseq	pc, pc, #160, 2	; 0x28
     af0:	ldmdale	r5, {r0, r1, r2, r4, r5, r9, fp, sp}^
     af4:			; <UNDEFINED> instruction: 0xf002e8df
     af8:	ldrbpl	r5, [r4], #-1082	; 0xfffffbc6
     afc:	ldrbpl	r5, [r4], #-1064	; 0xfffffbd8
     b00:	ldrbpl	r5, [r4], #-1108	; 0xfffffbac
     b04:	ldrbpl	r5, [r4], #-1108	; 0xfffffbac
     b08:	ldrbpl	r5, [r4], #-1108	; 0xfffffbac
     b0c:	ldrbcs	r5, [r4, #-1108]	; 0xfffffbac
     b10:	ldrbpl	r5, [r4], #-1108	; 0xfffffbac
     b14:	ldrbpl	r5, [r4], #-1108	; 0xfffffbac
     b18:	svcne	0x00545454
     b1c:	ldrbpl	r5, [r4], #-1058	; 0xfffffbde
     b20:	strpl	r3, [r1], #2588	; 0xa1c
     b24:	ldrbtpl	r5, [r2], #-1108	; 0xfffffbac
     b28:	cfldrdvs	mvd5, [r4], {111}	; 0x6f
     b2c:			; <UNDEFINED> instruction: 0x66545454
     b30:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     b34:	movwcs	lr, #6093	; 0x17cd
     b38:	strb	r9, [sl, r5, lsl #6]
     b3c:	movwls	r2, #33537	; 0x8301
     b40:	movwcs	lr, #6087	; 0x17c7
     b44:	strb	r9, [r4, sl, lsl #6]
     b48:	bge	4a6b68 <set_scsi_pt_cdb@plt+0x4a6104>
     b4c:			; <UNDEFINED> instruction: 0x3788f8df
     b50:	stmiapl	r3, {r0, r1, r2, r3, r8, fp, ip, pc}^
     b54:			; <UNDEFINED> instruction: 0xf7ff6818
     b58:	stmdacs	r1, {r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}
     b5c:	addhi	pc, sp, #64	; 0x40
     b60:	blcs	e77b0 <set_scsi_pt_cdb@plt+0xe6d4c>
     b64:	addhi	pc, r9, #0, 4
     b68:	ldr	r9, [r2, lr]!
     b6c:			; <UNDEFINED> instruction: 0x076cf8df
     b70:	ldrbtmi	r2, [r8], #-1536	; 0xfffffa00
     b74:	mrc	7, 7, APSR_nzcv, cr2, cr15, {7}
     b78:			; <UNDEFINED> instruction: 0x0764f8df
     b7c:			; <UNDEFINED> instruction: 0xf7ff4478
     b80:			; <UNDEFINED> instruction: 0xf8dfeeee
     b84:			; <UNDEFINED> instruction: 0xf8df2760
     b88:	ldrbtmi	r3, [sl], #-1856	; 0xfffff8c0
     b8c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     b90:	subsmi	r9, sl, sp, lsr #22
     b94:	cmnhi	fp, #64	; 0x40	; <UNPREDICTABLE>
     b98:	eorlt	r4, pc, r0, lsr r6	; <UNPREDICTABLE>
     b9c:	svchi	0x00f0e8bd
     ba0:			; <UNDEFINED> instruction: 0xf8df4601
     ba4:	strcs	r0, [r1], -r4, asr #14
     ba8:			; <UNDEFINED> instruction: 0xf7ff4478
     bac:			; <UNDEFINED> instruction: 0xf8dfeed8
     bb0:	ldrbtmi	r0, [r8], #-1852	; 0xfffff8c4
     bb4:	mrc	7, 6, APSR_nzcv, cr2, cr15, {7}
     bb8:			; <UNDEFINED> instruction: 0x0734f8df
     bbc:			; <UNDEFINED> instruction: 0xf7ff4478
     bc0:	ldrb	lr, [lr, lr, asr #29]
     bc4:	movwcc	r9, #6919	; 0x1b07
     bc8:	movwcs	r9, #4871	; 0x1307
     bcc:	str	r9, [r0, fp, lsl #6]
     bd0:	movwls	r2, #49921	; 0xc301
     bd4:	movwcs	lr, #6013	; 0x177d
     bd8:	ldrb	r9, [sl, -r9, lsl #6]!
     bdc:			; <UNDEFINED> instruction: 0xf8df9a06
     be0:	ldmpl	r3, {r3, r4, r5, r6, r7, r9, sl, ip, sp}^
     be4:			; <UNDEFINED> instruction: 0xf7ff6818
     be8:	stmdacs	r0, {r5, r8, r9, sl, fp, sp, lr, pc}
     bec:	rsbhi	pc, r0, #192, 4
     bf0:	movwcs	sp, #4112	; 0x1010
     bf4:	movwls	r9, #53264	; 0xd010
     bf8:	bls	1ba9ac <set_scsi_pt_cdb@plt+0x1b9f48>
     bfc:			; <UNDEFINED> instruction: 0x36d8f8df
     c00:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
     c04:	svc	0x0010f7ff
     c08:	svccc	0x0080f5b0
     c0c:	subhi	pc, sl, #128	; 0x80
     c10:	ldrb	fp, [lr, -r5, lsl #5]
     c14:	movwls	r2, #54017	; 0xd301
     c18:	bls	1ba98c <set_scsi_pt_cdb@plt+0x1b9f28>
     c1c:			; <UNDEFINED> instruction: 0xf8df4604
     c20:			; <UNDEFINED> instruction: 0xf85236d4
     c24:			; <UNDEFINED> instruction: 0xf8dbb003
     c28:	adcsmi	r2, sl, #0
     c2c:	mrrcne	10, 0, sp, r3, cr7
     c30:	eorvs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
     c34:			; <UNDEFINED> instruction: 0xf8cb42bb
     c38:	vaddl.s8	<illegal reg q9.5>, d0, d0
     c3c:	blls	2e10c0 <set_scsi_pt_cdb@plt+0x2e065c>
     c40:			; <UNDEFINED> instruction: 0xf0002b00
     c44:	blls	2a1124 <set_scsi_pt_cdb@plt+0x2a06c0>
     c48:			; <UNDEFINED> instruction: 0xf0402b00
     c4c:	mvfcss	f0, f5
     c50:	eorshi	pc, sl, #0
     c54:	bl	e787c <set_scsi_pt_cdb@plt+0xe6e18>
     c58:	blls	243884 <set_scsi_pt_cdb@plt+0x242e20>
     c5c:	blls	391ed0 <set_scsi_pt_cdb@plt+0x39146c>
     c60:			; <UNDEFINED> instruction: 0xf1bb449b
     c64:	vpmax.f32	d0, d0, d1
     c68:	blls	2214b0 <set_scsi_pt_cdb@plt+0x220a4c>
     c6c:	svceq	0x0000f1bb
     c70:			; <UNDEFINED> instruction: 0xf04fbf08
     c74:	blcs	3080 <set_scsi_pt_cdb@plt+0x261c>
     c78:	rscshi	pc, sp, r0, asr #32
     c7c:	tstlt	fp, r9, lsl #22
     c80:	tstls	r2, #67108864	; 0x4000000
     c84:	blcs	278c0 <set_scsi_pt_cdb@plt+0x26e5c>
     c88:	tsthi	r8, r0	; <UNPREDICTABLE>
     c8c:	blcs	278d4 <set_scsi_pt_cdb@plt+0x26e70>
     c90:	tsthi	r4, r0	; <UNPREDICTABLE>
     c94:	blcs	278b8 <set_scsi_pt_cdb@plt+0x26e54>
     c98:	tsthi	ip, r0	; <UNPREDICTABLE>
     c9c:	movweq	pc, #4233	; 0x1089	; <UNPREDICTABLE>
     ca0:	svceq	0x00fff013
     ca4:	blls	334cc8 <set_scsi_pt_cdb@plt+0x334264>
     ca8:			; <UNDEFINED> instruction: 0xf8dfb12b
     cac:	ldrtmi	r0, [r1], -ip, asr #12
     cb0:			; <UNDEFINED> instruction: 0xf7ff4478
     cb4:	teqlt	r5, r4, asr lr
     cb8:			; <UNDEFINED> instruction: 0xb1239b09
     cbc:			; <UNDEFINED> instruction: 0x063cf8df
     cc0:			; <UNDEFINED> instruction: 0xf7ff4478
     cc4:	stmdbls	ip, {r2, r3, r6, r9, sl, fp, sp, lr, pc}
     cc8:	bls	1d2590 <set_scsi_pt_cdb@plt+0x1d1b2c>
     ccc:	mrc	7, 5, APSR_nzcv, cr8, cr15, {7}
     cd0:	movwls	r1, #28163	; 0x6e03
     cd4:	subshi	pc, r5, #192, 4
     cd8:	bge	4e78fc <set_scsi_pt_cdb@plt+0x4e6e98>
     cdc:	blcs	e7128 <set_scsi_pt_cdb@plt+0xe66c4>
     ce0:	svclt	0x00d49810
     ce4:	movwcs	r2, #4864	; 0x1300
     ce8:	svclt	0x00a44281
     cec:			; <UNDEFINED> instruction: 0x46089911
     cf0:	mcr	7, 5, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     cf4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
     cf8:	rsbshi	pc, sl, #0
     cfc:	svceq	0x0000f1b9
     d00:	mrshi	pc, CPSR	; <UNPREDICTABLE>
     d04:	ldrbcc	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
     d08:	beq	153d144 <set_scsi_pt_cdb@plt+0x153c6e0>
     d0c:	blgt	3d1f00 <set_scsi_pt_cdb@plt+0x3d149c>
     d10:	andeq	lr, pc, sl, lsl #17
     d14:	blt	1aed170 <set_scsi_pt_cdb@plt+0x1aec70c>
     d18:	subscc	pc, r8, sp, lsr #17
     d1c:	blt	6e7964 <set_scsi_pt_cdb@plt+0x6e6f00>
     d20:	subscc	pc, lr, sp, asr #17
     d24:	blcs	27948 <set_scsi_pt_cdb@plt+0x26ee4>
     d28:	mvnshi	pc, r0, asr #32
     d2c:	ldrdeq	lr, [r6, -sp]
     d30:	mrc	7, 2, APSR_nzcv, cr6, cr15, {7}
     d34:	stmdacs	r0, {r7, r9, sl, lr}
     d38:	adcshi	pc, r6, #0
     d3c:	andscs	r4, r0, #84934656	; 0x5100000
     d40:	mrc	7, 4, APSR_nzcv, cr0, cr15, {7}
     d44:	ldrdge	pc, [r0], #-141	; 0xffffff73
     d48:	stmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}^
     d4c:			; <UNDEFINED> instruction: 0x46404639
     d50:			; <UNDEFINED> instruction: 0xf7ff4652
     d54:	strbmi	lr, [r9], -r6, ror #27
     d58:	strbmi	r2, [r0], -r0, asr #4
     d5c:	mcr	7, 2, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     d60:	eorscs	r9, ip, #7, 28	; 0x70
     d64:	mvnscc	pc, pc, asr #32
     d68:	ldrtmi	r4, [r3], -r0, asr #12
     d6c:	mrc	7, 0, APSR_nzcv, cr10, cr15, {7}
     d70:	ldrbmi	r9, [r3], -r4, lsl #18
     d74:	andls	pc, r0, sp, asr #17
     d78:	tstls	r3, r2, lsl #12
     d7c:	mrsls	r2, (UNDEF: 17)
     d80:	strne	pc, [r0, #2271]	; 0x8df
     d84:			; <UNDEFINED> instruction: 0x46024479
     d88:			; <UNDEFINED> instruction: 0xf7ff4640
     d8c:	mcrrne	14, 4, lr, r2, cr2
     d90:	eorshi	pc, r7, #0
     d94:			; <UNDEFINED> instruction: 0xf0003002
     d98:			; <UNDEFINED> instruction: 0x464081d8
     d9c:	mrc	7, 0, APSR_nzcv, cr10, cr15, {7}
     da0:	blcs	a79c4 <set_scsi_pt_cdb@plt+0xa6f60>
     da4:	vmax.u8	d20, d0, d6
     da8:	blls	4213d4 <set_scsi_pt_cdb@plt+0x420970>
     dac:			; <UNDEFINED> instruction: 0xf0004283
     db0:	blls	4213cc <set_scsi_pt_cdb@plt+0x420968>
     db4:	ldrbne	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
     db8:			; <UNDEFINED> instruction: 0xf8df1a1e
     dbc:	ldrbtmi	r0, [r9], #-1360	; 0xfffffab0
     dc0:			; <UNDEFINED> instruction: 0xf7ff4478
     dc4:	blls	1fc4fc <set_scsi_pt_cdb@plt+0x1fba98>
     dc8:			; <UNDEFINED> instruction: 0x46314638
     dcc:	svclt	0x00142b03
     dd0:	andcs	r4, r1, #35651584	; 0x2200000
     dd4:	mcr	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     dd8:			; <UNDEFINED> instruction: 0xf7ff4640
     ddc:	mcrcs	13, 0, lr, cr3, cr0, {7}
     de0:	eorhi	pc, r4, #64, 6
     de4:	blt	91aedc <set_scsi_pt_cdb@plt+0x91a478>
     de8:	adcmi	r3, r6, #4, 8	; 0x4000000
     dec:	andshi	pc, r0, #192	; 0xc0
     df0:	stmdblt	fp!, {r0, r2, r8, r9, fp, ip, pc}^
     df4:			; <UNDEFINED> instruction: 0x8006f8b7
     df8:			; <UNDEFINED> instruction: 0xf0402d00
     dfc:			; <UNDEFINED> instruction: 0xf8df8241
     e00:	blx	fe606248 <set_scsi_pt_cdb@plt+0xfe6057e4>
     e04:	mulcs	r1, r8, r2
     e08:	addslt	r4, r2, #2030043136	; 0x79000000
     e0c:	ldcl	7, cr15, [ip, #1020]	; 0x3fc
     e10:			; <UNDEFINED> instruction: 0xf8df42b4
     e14:	ldrtmi	r5, [r9], r0, lsl #10
     e18:	stmdaeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     e1c:	ldrtmi	fp, [r4], -r8, lsr #30
     e20:	ldrbtvs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
     e24:	stccc	15, cr9, [r4], {5}
     e28:	ldrbtmi	r4, [sp], #-1150	; 0xfffffb82
     e2c:	strtmi	lr, [r9], -r5
     e30:			; <UNDEFINED> instruction: 0xf7ff2001
     e34:			; <UNDEFINED> instruction: 0xf108edca
     e38:	strbmi	r0, [r4, #-2056]	; 0xfffff7f8
     e3c:	msrhi	SP_svc, r0
     e40:	movweq	lr, #35593	; 0x8b09
     e44:	blt	16e2fb8 <set_scsi_pt_cdb@plt+0x16e2554>
     e48:	svccs	0x0000b29a
     e4c:	ldrtmi	sp, [r1], -pc, ror #3
     e50:			; <UNDEFINED> instruction: 0xf7ff2001
     e54:			; <UNDEFINED> instruction: 0xe7eeedba
     e58:	strbeq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
     e5c:			; <UNDEFINED> instruction: 0xf7ff4478
     e60:			; <UNDEFINED> instruction: 0xf8dfed7e
     e64:			; <UNDEFINED> instruction: 0x260014bc
     e68:	ldrteq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
     e6c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
     e70:	ldcl	7, cr15, [r4, #-1020]!	; 0xfffffc04
     e74:	movwcs	lr, #9861	; 0x2685
     e78:	smlad	r3, r2, r3, r9
     e7c:	strtmi	pc, [r8], #2271	; 0x8df
     e80:			; <UNDEFINED> instruction: 0xf858447c
     e84:	strtmi	r1, [r0], -r3, lsr #32
     e88:	stcl	7, cr15, [r8, #-1020]!	; 0xfffffc04
     e8c:	ldrdcc	pc, [r0], -fp
     e90:			; <UNDEFINED> instruction: 0xf8cb3301
     e94:	adcsmi	r3, fp, #0
     e98:			; <UNDEFINED> instruction: 0xf8dfdbf3
     e9c:			; <UNDEFINED> instruction: 0x26010490
     ea0:			; <UNDEFINED> instruction: 0xf7ff4478
     ea4:			; <UNDEFINED> instruction: 0xf8dfed5c
     ea8:	ldrbtmi	r0, [r8], #-1160	; 0xfffffb78
     eac:	ldcl	7, cr15, [r6, #-1020]	; 0xfffffc04
     eb0:	blls	2ba854 <set_scsi_pt_cdb@plt+0x2b9df0>
     eb4:			; <UNDEFINED> instruction: 0xf43f2b00
     eb8:	ldrb	sl, [r2, sl, asr #29]
     ebc:	svceq	0x0000f1b9
     ec0:	movwcs	sp, #33026	; 0x8102
     ec4:	usat	r9, #5, r0, lsl #6
     ec8:	blcs	27aec <set_scsi_pt_cdb@plt+0x27088>
     ecc:	rschi	pc, r3, r0, asr #32
     ed0:	tstls	r0, #248, 6	; 0xe0000003
     ed4:	ldrtmi	r9, [r0], -ip, lsl #18
     ed8:			; <UNDEFINED> instruction: 0xf7ff2200
     edc:	mcrne	13, 0, lr, cr3, cr2, {5}
     ee0:			; <UNDEFINED> instruction: 0xf6bf9306
     ee4:	blls	1acad0 <set_scsi_pt_cdb@plt+0x1ac06c>
     ee8:			; <UNDEFINED> instruction: 0xf7ff4258
     eec:	blls	4fc4f4 <set_scsi_pt_cdb@plt+0x4fba90>
     ef0:	cmplt	r3, r6, lsl #12
     ef4:			; <UNDEFINED> instruction: 0xf7ff4618
     ef8:	blls	1fc368 <set_scsi_pt_cdb@plt+0x1fb904>
     efc:	mcrcs	1, 0, fp, cr0, cr11, {0}
     f00:			; <UNDEFINED> instruction: 0x2663bfb8
     f04:			; <UNDEFINED> instruction: 0xf8dfe63d
     f08:	ldrtmi	r0, [r1], -ip, lsr #8
     f0c:			; <UNDEFINED> instruction: 0xf7ff4478
     f10:	stmdacs	r0, {r2, r6, r8, sl, fp, sp, lr, pc}
     f14:			; <UNDEFINED> instruction: 0xf8dfd1f3
     f18:	ldrbtmi	r0, [r8], #-1056	; 0xfffffbe0
     f1c:	ldc	7, cr15, [lr, #-1020]	; 0xfffffc04
     f20:			; <UNDEFINED> instruction: 0xf8dfe7ed
     f24:			; <UNDEFINED> instruction: 0xf10d3418
     f28:			; <UNDEFINED> instruction: 0xf8dd0a54
     f2c:	ldrbtmi	ip, [fp], #-72	; 0xffffffb8
     f30:	blgt	3cdb78 <set_scsi_pt_cdb@plt+0x3cd114>
     f34:	andeq	lr, pc, sl, lsl #17
     f38:	svceq	0x0000f1bc
     f3c:	b	13f4f60 <set_scsi_pt_cdb@plt+0x13f44fc>
     f40:			; <UNDEFINED> instruction: 0xf003134c
     f44:			; <UNDEFINED> instruction: 0xf0430360
     f48:			; <UNDEFINED> instruction: 0xf88d0314
     f4c:	tstlt	r5, r5, asr r0
     f50:			; <UNDEFINED> instruction: 0xf8adba6d
     f54:	blls	4150bc <set_scsi_pt_cdb@plt+0x414658>
     f58:			; <UNDEFINED> instruction: 0xf8cdba1b
     f5c:	blls	1cd0dc <set_scsi_pt_cdb@plt+0x1cc678>
     f60:			; <UNDEFINED> instruction: 0xf0402b00
     f64:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r7, pc}^
     f68:			; <UNDEFINED> instruction: 0xf7ff0106
     f6c:			; <UNDEFINED> instruction: 0x4605ed3a
     f70:			; <UNDEFINED> instruction: 0xf0002800
     f74:	ldrbmi	r8, [r1], -lr, lsl #3
     f78:			; <UNDEFINED> instruction: 0xf7ff2210
     f7c:			; <UNDEFINED> instruction: 0xf8dded74
     f80:			; <UNDEFINED> instruction: 0xf10d8040
     f84:	ldrtmi	r0, [r9], -r4, ror #18
     f88:	strbmi	r4, [r2], -r8, lsr #12
     f8c:	stcl	7, cr15, [r8], {255}	; 0xff
     f90:	subcs	r4, r0, #76546048	; 0x4900000
     f94:			; <UNDEFINED> instruction: 0xf7ff4628
     f98:	mcrls	13, 0, lr, cr7, cr0, {1}
     f9c:			; <UNDEFINED> instruction: 0xf04f223c
     fa0:			; <UNDEFINED> instruction: 0x462831ff
     fa4:			; <UNDEFINED> instruction: 0xf7ff4633
     fa8:	stmdbls	r4, {r1, r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
     fac:			; <UNDEFINED> instruction: 0xf8cd4643
     fb0:	strls	r9, [r2], -r0
     fb4:	tstcs	r0, r3, lsl #2
     fb8:	stmibmi	r1!, {r0, r8, ip, pc}^
     fbc:			; <UNDEFINED> instruction: 0x46024479
     fc0:			; <UNDEFINED> instruction: 0xf7ff4628
     fc4:	mcrrne	13, 2, lr, r3, cr6
     fc8:	mrshi	pc, (UNDEF: 11)	; <UNPREDICTABLE>
     fcc:			; <UNDEFINED> instruction: 0xf0003002
     fd0:	strtmi	r8, [r8], -ip, ror #1
     fd4:	ldcl	7, cr15, [lr], #1020	; 0x3fc
     fd8:	blcs	a7bfc <set_scsi_pt_cdb@plt+0xa7198>
     fdc:	ldclle	6, cr4, [sp, #-24]	; 0xffffffe8
     fe0:	addmi	r9, r3, #16, 22	; 0x4000
     fe4:	ldmibmi	r7, {r1, r3, r4, r6, ip, lr, pc}^
     fe8:	ldrbtmi	r4, [r9], #-2263	; 0xfffff729
     fec:			; <UNDEFINED> instruction: 0xf7ff4478
     ff0:	blls	1fc2d0 <set_scsi_pt_cdb@plt+0x1fb86c>
     ff4:	blcs	d28dc <set_scsi_pt_cdb@plt+0xd1e78>
     ff8:	svclt	0x00189b10
     ffc:	bl	fe8d288c <set_scsi_pt_cdb@plt+0xfe8d1e28>
    1000:	svclt	0x00080106
    1004:			; <UNDEFINED> instruction: 0xf7ff2201
    1008:			; <UNDEFINED> instruction: 0x4628ed16
    100c:	ldcl	7, cr15, [r6], {255}	; 0xff
    1010:	blcs	27c3c <set_scsi_pt_cdb@plt+0x271d8>
    1014:	ldmdavc	r9!, {r0, r1, r2, r4, r5, ip, lr, pc}
    1018:	tstcc	r1, r0, lsl fp
    101c:	adcsmi	r1, r1, #161792	; 0x27800
    1020:	ldrtmi	fp, [r1], -r8, lsr #31
    1024:	vmls.i8	d18, d0, d4
    1028:	ldmhi	sl!, {r0, r5, r8, pc}
    102c:	blt	14a7c48 <set_scsi_pt_cdb@plt+0x14a71e4>
    1030:	blcs	2da80 <set_scsi_pt_cdb@plt+0x2d01c>
    1034:	tsthi	r3, r0	; <UNPREDICTABLE>
    1038:	andcs	r4, r1, r4, asr #19
    103c:	ldrbtmi	r2, [r9], #-1536	; 0xfffffa00
    1040:	stcl	7, cr15, [r2], {255}	; 0xff
    1044:	tstlt	r8, r3, lsl r8
    1048:	ldcl	7, cr15, [r0], #-1020	; 0xfffffc04
    104c:			; <UNDEFINED> instruction: 0xf7ff9806
    1050:	stmdacs	r0, {r2, r4, r5, r6, sl, fp, sp, lr, pc}
    1054:	svcge	0x0051f6bf
    1058:	strtmi	r4, [r0], -r4, asr #4
    105c:	ldcl	7, cr15, [r2], {255}	; 0xff
    1060:	ldmmi	fp!, {r0, r9, sl, lr}
    1064:			; <UNDEFINED> instruction: 0xf7ff4478
    1068:	mcrcs	12, 0, lr, cr0, cr10, {3}
    106c:	svcge	0x0045f47f
    1070:			; <UNDEFINED> instruction: 0xf7ff4620
    1074:			; <UNDEFINED> instruction: 0x4606ecbc
    1078:	ldmmi	r6!, {r0, r1, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    107c:	ldrbtmi	r2, [r8], #-1537	; 0xfffff9ff
    1080:	stcl	7, cr15, [ip], #-1020	; 0xfffffc04
    1084:			; <UNDEFINED> instruction: 0x2600e57d
    1088:	ldmmi	r3!, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    108c:	ldrbtmi	r2, [r8], #-1567	; 0xfffff9e1
    1090:	stcl	7, cr15, [r4], #-1020	; 0xfffffc04
    1094:	mvnscs	lr, #490733568	; 0x1d400000
    1098:			; <UNDEFINED> instruction: 0xe60c9310
    109c:			; <UNDEFINED> instruction: 0xf7ff4628
    10a0:	ldr	lr, [r5, lr, lsl #25]!
    10a4:	strcs	r4, [r1], -sp, lsr #17
    10a8:			; <UNDEFINED> instruction: 0xf7ff4478
    10ac:	strb	lr, [r8, #-3160]!	; 0xfffff3a8
    10b0:	strcs	r4, [r1], -fp, lsr #17
    10b4:			; <UNDEFINED> instruction: 0xf7ff4478
    10b8:	strb	lr, [r2, #-3154]!	; 0xfffff3ae
    10bc:			; <UNDEFINED> instruction: 0x46409b10
    10c0:			; <UNDEFINED> instruction: 0xf7ff1b9e
    10c4:	sxtab16	lr, sl, ip, ror #24
    10c8:	strcs	r4, [r1], -r6, lsr #17
    10cc:			; <UNDEFINED> instruction: 0xf7ff4478
    10d0:	stmiami	r5!, {r1, r2, r6, sl, fp, sp, lr, pc}
    10d4:			; <UNDEFINED> instruction: 0xf7ff4478
    10d8:	stmiami	r4!, {r1, r6, sl, fp, sp, lr, pc}
    10dc:			; <UNDEFINED> instruction: 0xf7ff4478
    10e0:	strb	lr, [lr, #-3134]	; 0xfffff3c2
    10e4:	ldrbmi	r4, [r5], -r2, lsr #19
    10e8:			; <UNDEFINED> instruction: 0xf04f48a2
    10ec:	ldrbtmi	r0, [r9], #-2304	; 0xfffff700
    10f0:	addhi	pc, r4, #14614528	; 0xdf0000
    10f4:			; <UNDEFINED> instruction: 0xf7ff4478
    10f8:	ldrbtmi	lr, [r8], #3122	; 0xc32
    10fc:	blne	7f158 <set_scsi_pt_cdb@plt+0x7e6f4>
    1100:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    1104:			; <UNDEFINED> instruction: 0xf7ff4640
    1108:			; <UNDEFINED> instruction: 0xf1b9ec2a
    110c:	mvnsle	r0, r0, lsl pc
    1110:	ldrbtmi	r4, [r8], #-2202	; 0xfffff766
    1114:	stc	7, cr15, [r2], #-1020	; 0xfffffc04
    1118:	ldmibmi	r9, {r0, r2, r5, r8, r9, sl, sp, lr, pc}
    111c:	ldmmi	r9, {r4, r6, r7, r9, sl, lr}
    1120:	ldrbtmi	r2, [r9], #-1536	; 0xfffffa00
    1124:	rsbls	pc, r0, #14614528	; 0xdf0000
    1128:			; <UNDEFINED> instruction: 0xf7ff4478
    112c:	ldrbtmi	lr, [r9], #3096	; 0xc18
    1130:	blne	7f198 <set_scsi_pt_cdb@plt+0x7e734>
    1134:	strbmi	r3, [r8], -r1, lsl #12
    1138:	ldc	7, cr15, [r0], {255}	; 0xff
    113c:	mvnsle	r2, r0, lsl lr
    1140:	ldrbtmi	r4, [r8], #-2194	; 0xfffff76e
    1144:	stc	7, cr15, [sl], {255}	; 0xff
    1148:	mrcls	5, 0, lr, cr4, cr0, {7}
    114c:	tsteq	r4, #-2147483607	; 0x80000029	; <UNPREDICTABLE>
    1150:			; <UNDEFINED> instruction: 0xf67f2b01
    1154:	cdpcs	14, 0, cr10, cr0, cr2, {1}
    1158:	mrcge	4, 0, APSR_nzcv, cr15, cr15, {1}
    115c:			; <UNDEFINED> instruction: 0xf7ff4640
    1160:	cdpcs	12, 0, cr14, cr9, cr14, {1}
    1164:	strbmi	sp, [sl], -sp, rrx
    1168:	cmpcs	r0, r7, lsl #22
    116c:			; <UNDEFINED> instruction: 0xf7ff4630
    1170:	stmibmi	r7, {r1, r2, r4, r6, sl, fp, sp, lr, pc}
    1174:	strbmi	r4, [sl], -r7, lsl #17
    1178:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    117c:	bl	ffbbf180 <set_scsi_pt_cdb@plt+0xffbbe71c>
    1180:	blls	1baf08 <set_scsi_pt_cdb@plt+0x1ba4a4>
    1184:			; <UNDEFINED> instruction: 0x4620425c
    1188:	ldc	7, cr15, [ip], #-1020	; 0xfffffc04
    118c:			; <UNDEFINED> instruction: 0x46024631
    1190:	ldrbtmi	r4, [r8], #-2177	; 0xfffff77f
    1194:	bl	ff8bf198 <set_scsi_pt_cdb@plt+0xff8be734>
    1198:			; <UNDEFINED> instruction: 0xf7ff4620
    119c:	blls	4fc244 <set_scsi_pt_cdb@plt+0x4fb7e0>
    11a0:	blcs	129c0 <set_scsi_pt_cdb@plt+0x11f5c>
    11a4:	mcrge	4, 5, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
    11a8:	cfmsub32ls	mvax5, mvfx14, mvfx4, mvfx7
    11ac:	tsteq	r4, #-2147483607	; 0x80000029	; <UNPREDICTABLE>
    11b0:			; <UNDEFINED> instruction: 0xf67f2b01
    11b4:	cdpcs	15, 0, cr10, cr0, cr14, {0}
    11b8:	svcge	0x000bf43f
    11bc:			; <UNDEFINED> instruction: 0xf7ff4628
    11c0:	vmovcs.16	d25[1], lr
    11c4:	strbmi	sp, [sl], -r4, asr #32
    11c8:	cmpcs	r0, r7, lsl #22
    11cc:			; <UNDEFINED> instruction: 0xf7ff4630
    11d0:	ldmdbmi	r2!, {r1, r2, r5, sl, fp, sp, lr, pc}^
    11d4:			; <UNDEFINED> instruction: 0x464a4872
    11d8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    11dc:	bl	fefbf1e0 <set_scsi_pt_cdb@plt+0xfefbe77c>
    11e0:			; <UNDEFINED> instruction: 0x4628e730
    11e4:	bl	fe43f1e8 <set_scsi_pt_cdb@plt+0xfe43e784>
    11e8:	stc	7, cr15, [r0], {255}	; 0xff
    11ec:	strb	r4, [r2, r6, lsl #12]!
    11f0:	ldrbtmi	r4, [r8], #-2156	; 0xfffff794
    11f4:	bl	fecbf1f8 <set_scsi_pt_cdb@plt+0xfecbe794>
    11f8:			; <UNDEFINED> instruction: 0xf7ff200c
    11fc:			; <UNDEFINED> instruction: 0x4606ebf8
    1200:	strbmi	lr, [r0], -r0, lsr #14
    1204:	bl	fe03f208 <set_scsi_pt_cdb@plt+0xfe03e7a4>
    1208:	bl	ffc3f20c <set_scsi_pt_cdb@plt+0xffc3e7a8>
    120c:	str	r4, [r2, r6, lsl #12]!
    1210:	strtmi	r4, [r1], -r5, ror #16
    1214:			; <UNDEFINED> instruction: 0xf7ff4478
    1218:	vmlacs.f64	d14, d27, d18
    121c:	stclge	7, cr15, [r8, #252]!	; 0xfc
    1220:	strcs	r4, [r0], -r2, ror #16
    1224:			; <UNDEFINED> instruction: 0xf7ff4478
    1228:			; <UNDEFINED> instruction: 0xe70beb9a
    122c:	ldrbmi	r4, [r9], -r0, ror #16
    1230:	ldrbtmi	r2, [r8], #-1633	; 0xfffff99f
    1234:	bl	fe4bf238 <set_scsi_pt_cdb@plt+0xfe4be7d4>
    1238:	ldrbtmi	r4, [r8], #-2142	; 0xfffff7a2
    123c:	bl	fe53f240 <set_scsi_pt_cdb@plt+0xfe53e7dc>
    1240:	ldmdbmi	sp, {r8, r9, sl, sp, lr, pc}^
    1244:	ldrbtmi	r4, [r9], #-2141	; 0xfffff7a3
    1248:			; <UNDEFINED> instruction: 0xf7ff4478
    124c:	ldrbt	lr, [r9], r8, lsl #23
    1250:	ldmdami	ip, {r0, r1, r3, r4, r6, r8, fp, lr}^
    1254:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1258:	bl	fe03f25c <set_scsi_pt_cdb@plt+0xfe03e7f8>
    125c:	ldmdbmi	sl, {r1, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    1260:	cdpls	0, 0, cr2, cr5, cr1, {0}
    1264:			; <UNDEFINED> instruction: 0xf7ff4479
    1268:			; <UNDEFINED> instruction: 0xe6ebebb0
    126c:			; <UNDEFINED> instruction: 0x26614857
    1270:			; <UNDEFINED> instruction: 0xf7ff4478
    1274:	ldmdami	r6, {r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}^
    1278:			; <UNDEFINED> instruction: 0xf7ff4478
    127c:			; <UNDEFINED> instruction: 0xe6e1eb76
    1280:			; <UNDEFINED> instruction: 0x462a4954
    1284:	ldrbtmi	r2, [r9], #-1
    1288:	bl	fe7bf28c <set_scsi_pt_cdb@plt+0xfe7be828>
    128c:			; <UNDEFINED> instruction: 0xf7ffe5b7
    1290:	ldmdbmi	r1, {r5, r6, r8, r9, fp, sp, lr, pc}^
    1294:	stmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    1298:			; <UNDEFINED> instruction: 0xf04f4850
    129c:	ldrbtmi	r3, [r9], #-1791	; 0xfffff901
    12a0:			; <UNDEFINED> instruction: 0xf7ff4478
    12a4:			; <UNDEFINED> instruction: 0xe78eeb5c
    12a8:			; <UNDEFINED> instruction: 0xf10d494d
    12ac:	stmdami	sp, {r2, r5, r6, r8, fp}^
    12b0:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    12b4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    12b8:	bl	143f2bc <set_scsi_pt_cdb@plt+0x143e858>
    12bc:	svclt	0x0000e753
    12c0:	ldrdeq	r0, [r0], -r2
    12c4:	andeq	r2, r1, r6, asr #9
    12c8:	muleq	r0, r0, r0
    12cc:	andeq	r2, r1, sl, ror #10
    12d0:	andeq	r0, r0, r8, lsr #21
    12d4:	muleq	r1, r8, r4
    12d8:	andeq	r0, r0, r8, lsr #1
    12dc:	andeq	r0, r0, lr, lsl #20
    12e0:	andeq	r0, r0, r8, asr #21
    12e4:	andeq	r2, r1, r6, asr #7
    12e8:	andeq	r1, r0, r4, rrx
    12ec:	andeq	r0, r0, lr, asr #19
    12f0:	andeq	r0, r0, r8, lsl #21
    12f4:	muleq	r0, r4, r0
    12f8:	andeq	r1, r0, r8, asr #32
    12fc:	andeq	r1, r0, r0, rrx
    1300:	andeq	r1, r0, r8, asr #5
    1304:	andeq	r1, r0, r4
    1308:	andeq	r0, r0, sl, asr #31
    130c:	andeq	r1, r0, r8
    1310:	strheq	r1, [r0], -r0
    1314:	andeq	r1, r0, r2, ror #1
    1318:	andeq	r1, r0, ip, lsr #1
    131c:	strdeq	r0, [r0], -r4
    1320:	andeq	r0, r0, r8, lsl lr
    1324:	andeq	r0, r0, r6, lsr #28
    1328:			; <UNDEFINED> instruction: 0x00000db0
    132c:	andeq	r0, r0, r0, ror #13
    1330:	muleq	r0, sl, r7
    1334:	andeq	r1, r0, r8, lsl r0
    1338:	andeq	r1, r0, r2, lsr #32
    133c:	andeq	r1, r0, r6, lsr #1
    1340:	andeq	r0, r0, ip, lsr #30
    1344:	strdeq	r0, [r0], -lr
    1348:	ldrdeq	r0, [r0], -ip
    134c:	andeq	r0, r0, lr, asr #29
    1350:	andeq	r0, r0, ip, lsr #29
    1354:	ldrdeq	r0, [r0], -sl
    1358:	andeq	r0, r0, lr, lsr #24
    135c:	andeq	r0, r0, r4, lsl fp
    1360:	andeq	r0, r0, r0, lsr fp
    1364:	ldrdeq	r0, [r0], -r8
    1368:	andeq	r0, r0, ip, lsr #9
    136c:	andeq	r0, r0, r8, ror #10
    1370:	strdeq	r0, [r0], -sl
    1374:	andeq	r0, r0, r8, lsr #25
    1378:			; <UNDEFINED> instruction: 0x00000cb2
    137c:	ldrdeq	r0, [r0], -r2
    1380:	andeq	r0, r0, r6, ror #24
    1384:	andeq	r0, r0, r4, ror ip
    1388:	andeq	r0, r0, lr, ror ip
    138c:	andeq	r0, r0, r2, lsr #25
    1390:	andeq	r0, r0, r0, lsl ip
    1394:	andeq	r0, r0, sl, lsl #25
    1398:			; <UNDEFINED> instruction: 0x00000bba
    139c:	andeq	r0, r0, r0, lsl sp
    13a0:	andeq	r0, r0, sl, lsr #24
    13a4:	andeq	r0, r0, lr, ror #22
    13a8:	andeq	r0, r0, r8, lsr ip
    13ac:	andeq	r0, r0, r8, asr ip
    13b0:	andeq	r0, r0, r2, ror #23
    13b4:	andeq	r0, r0, lr, lsl #24
    13b8:	andeq	r0, r0, r2, asr #22
    13bc:	andeq	r0, r0, r0, lsr #23
    13c0:	muleq	r0, r4, ip
    13c4:	muleq	r0, r2, fp
    13c8:	muleq	r0, r4, ip
    13cc:	andeq	r0, r0, r4, lsr #23
    13d0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    13d4:	andeq	r0, r0, r6, lsl ip
    13d8:	andeq	r0, r0, sl, asr #24
    13dc:	andeq	r0, r0, r4, lsl fp
    13e0:	ldrdeq	r0, [r0], -r4
    13e4:	strdeq	r0, [r0], -lr
    13e8:	bleq	3d52c <set_scsi_pt_cdb@plt+0x3cac8>
    13ec:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    13f0:	strbtmi	fp, [sl], -r2, lsl #24
    13f4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    13f8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    13fc:	ldrmi	sl, [sl], #776	; 0x308
    1400:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1404:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1408:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    140c:			; <UNDEFINED> instruction: 0xf85a4b06
    1410:	stmdami	r6, {r0, r1, ip, sp}
    1414:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1418:	b	feb3f41c <set_scsi_pt_cdb@plt+0xfeb3e9b8>
    141c:	bl	73f420 <set_scsi_pt_cdb@plt+0x73e9bc>
    1420:	andeq	r1, r1, r4, lsr fp
    1424:	andeq	r0, r0, r4, lsl #1
    1428:	muleq	r0, ip, r0
    142c:	andeq	r0, r0, r0, lsr #1
    1430:	ldr	r3, [pc, #20]	; 144c <set_scsi_pt_cdb@plt+0x9e8>
    1434:	ldr	r2, [pc, #20]	; 1450 <set_scsi_pt_cdb@plt+0x9ec>
    1438:	add	r3, pc, r3
    143c:	ldr	r2, [r3, r2]
    1440:	cmp	r2, #0
    1444:	bxeq	lr
    1448:	b	980 <__gmon_start__@plt>
    144c:	andeq	r1, r1, r4, lsl fp
    1450:	muleq	r0, r8, r0
    1454:	blmi	1d3474 <set_scsi_pt_cdb@plt+0x1d2a10>
    1458:	bmi	1d2640 <set_scsi_pt_cdb@plt+0x1d1bdc>
    145c:	addmi	r4, r3, #2063597568	; 0x7b000000
    1460:	andle	r4, r3, sl, ror r4
    1464:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1468:	ldrmi	fp, [r8, -r3, lsl #2]
    146c:	svclt	0x00004770
    1470:	andeq	r1, r1, ip, ror #24
    1474:	andeq	r1, r1, r8, ror #24
    1478:	strdeq	r1, [r1], -r0
    147c:	andeq	r0, r0, ip, lsl #1
    1480:	stmdbmi	r9, {r3, fp, lr}
    1484:	bmi	25266c <set_scsi_pt_cdb@plt+0x251c08>
    1488:	bne	252674 <set_scsi_pt_cdb@plt+0x251c10>
    148c:	svceq	0x00cb447a
    1490:			; <UNDEFINED> instruction: 0x01a1eb03
    1494:	andle	r1, r3, r9, asr #32
    1498:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    149c:	ldrmi	fp, [r8, -r3, lsl #2]
    14a0:	svclt	0x00004770
    14a4:	andeq	r1, r1, r0, asr #24
    14a8:	andeq	r1, r1, ip, lsr ip
    14ac:	andeq	r1, r1, r4, asr #21
    14b0:	andeq	r0, r0, r4, lsr #1
    14b4:	blmi	2ae8dc <set_scsi_pt_cdb@plt+0x2ade78>
    14b8:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    14bc:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    14c0:	blmi	26fa74 <set_scsi_pt_cdb@plt+0x26f010>
    14c4:	ldrdlt	r5, [r3, -r3]!
    14c8:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    14cc:			; <UNDEFINED> instruction: 0xf7ff6818
    14d0:			; <UNDEFINED> instruction: 0xf7ffea22
    14d4:	blmi	1c13d8 <set_scsi_pt_cdb@plt+0x1c0974>
    14d8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    14dc:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    14e0:	andeq	r1, r1, sl, lsl #24
    14e4:	muleq	r1, r4, sl
    14e8:	andeq	r0, r0, r8, lsl #1
    14ec:	andeq	r1, r1, r6, lsr fp
    14f0:	andeq	r1, r1, sl, ror #23
    14f4:	svclt	0x0000e7c4
    14f8:	mvnsmi	lr, #737280	; 0xb4000
    14fc:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1500:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1504:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1508:	stmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    150c:	blne	1d92708 <set_scsi_pt_cdb@plt+0x1d91ca4>
    1510:	strhle	r1, [sl], -r6
    1514:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1518:	svccc	0x0004f855
    151c:	strbmi	r3, [sl], -r1, lsl #8
    1520:	ldrtmi	r4, [r8], -r1, asr #12
    1524:	adcmi	r4, r6, #152, 14	; 0x2600000
    1528:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    152c:	svclt	0x000083f8
    1530:	andeq	r1, r1, lr, lsr r9
    1534:	andeq	r1, r1, r4, lsr r9
    1538:	svclt	0x00004770

Disassembly of section .fini:

0000153c <.fini>:
    153c:	push	{r3, lr}
    1540:	pop	{r3, pc}
