/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [17:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [13:0] celloutsig_0_21z;
  wire celloutsig_0_2z;
  reg [6:0] celloutsig_0_38z;
  wire [18:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [10:0] celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [12:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [30:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [17:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_18z = celloutsig_0_3z ? celloutsig_0_6z : celloutsig_0_11z;
  assign celloutsig_0_10z = !(celloutsig_0_5z ? celloutsig_0_3z : celloutsig_0_8z);
  assign celloutsig_1_4z = ~(celloutsig_1_3z[1] | celloutsig_1_2z[3]);
  assign celloutsig_1_12z = ~(celloutsig_1_9z | celloutsig_1_2z[0]);
  assign celloutsig_1_18z = ~(celloutsig_1_1z | in_data[136]);
  assign celloutsig_0_17z = ~(celloutsig_0_10z | celloutsig_0_10z);
  assign celloutsig_1_10z = celloutsig_1_8z[1] ^ celloutsig_1_7z;
  assign celloutsig_1_14z = celloutsig_1_6z[9] ^ celloutsig_1_7z;
  assign celloutsig_0_8z = celloutsig_0_0z ^ celloutsig_0_4z[4];
  assign celloutsig_0_14z = celloutsig_0_4z[6] ^ celloutsig_0_0z;
  assign celloutsig_1_1z = ~(celloutsig_1_0z[11] ^ in_data[119]);
  assign celloutsig_1_5z = ~(celloutsig_1_2z[0] ^ celloutsig_1_4z);
  assign celloutsig_0_6z = ~(celloutsig_0_5z ^ in_data[33]);
  assign celloutsig_1_6z = { celloutsig_1_2z[5:3], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z } + { in_data[150:134], celloutsig_1_4z };
  assign celloutsig_1_3z = { in_data[185:174], celloutsig_1_1z } & in_data[127:115];
  assign celloutsig_0_5z = { in_data[31:24], celloutsig_0_0z, celloutsig_0_2z } >= in_data[35:26];
  assign celloutsig_0_11z = { celloutsig_0_9z[3:0], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_10z } >= { celloutsig_0_9z[4:2], celloutsig_0_9z };
  assign celloutsig_0_2z = { in_data[49], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } >= { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_9z = { celloutsig_1_8z[2], celloutsig_1_7z, celloutsig_1_2z } > { in_data[154], celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_7z = { in_data[26], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z } > { in_data[82:65], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_19z = { celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_4z } > in_data[80:54];
  assign celloutsig_0_12z = { celloutsig_0_4z[7:3], celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z } % { 1'h1, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_4z = ~ in_data[17:10];
  assign celloutsig_1_8z = ~ { celloutsig_1_0z[0], celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_0_39z = { celloutsig_0_17z, celloutsig_0_12z } | in_data[92:74];
  assign celloutsig_0_0z = & in_data[46:43];
  assign celloutsig_1_7z = & { celloutsig_1_1z, celloutsig_1_0z[8:3] };
  assign celloutsig_1_17z = & { celloutsig_1_11z[4:2], celloutsig_1_11z[0] };
  assign celloutsig_0_3z = in_data[85] & celloutsig_0_2z;
  assign celloutsig_0_15z = ~^ { celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_1_13z = celloutsig_1_2z >> celloutsig_1_2z;
  assign celloutsig_1_0z = in_data[124:113] >> in_data[155:144];
  assign celloutsig_1_2z = { celloutsig_1_0z[8:3], celloutsig_1_1z } >> celloutsig_1_0z[8:2];
  assign celloutsig_1_15z = { celloutsig_1_3z[6:2], celloutsig_1_13z, celloutsig_1_7z } - { celloutsig_1_6z[13:2], celloutsig_1_14z };
  assign celloutsig_1_19z = { in_data[150:146], celloutsig_1_18z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_18z } - { celloutsig_1_15z[9:6], celloutsig_1_11z[9:2], celloutsig_1_11z[3], celloutsig_1_11z[0], celloutsig_1_18z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_17z, celloutsig_1_10z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_38z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_38z = { celloutsig_0_21z[6:1], celloutsig_0_7z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_9z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_9z = { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_8z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_21z = 14'h0000;
    else if (!clkin_data[0]) celloutsig_0_21z = { celloutsig_0_12z[15], celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_19z };
  assign { celloutsig_1_11z[3], celloutsig_1_11z[0], celloutsig_1_11z[9:4], celloutsig_1_11z[2] } = ~ { celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_6z[9:4], celloutsig_1_1z };
  assign celloutsig_1_11z[1] = celloutsig_1_11z[3];
  assign { out_data[128], out_data[126:96], out_data[38:32], out_data[18:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
