#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fd011c041e0 .scope module, "testbench" "testbench" 2 5;
 .timescale 0 0;
v0x7fd011c16650_0 .net "A", 7 0, L_0x7fd011c16e90;  1 drivers
v0x7fd011c16740_0 .net "B", 7 0, L_0x7fd011c17160;  1 drivers
v0x7fd011c16810_0 .net "C", 7 0, L_0x7fd011c17400;  1 drivers
v0x7fd011c168e0_0 .net "MUL", 7 0, L_0x7fd011c174b0;  1 drivers
v0x7fd011c169b0_0 .net "Q1", 7 0, v0x7fd011c15b60_0;  1 drivers
v0x7fd011c16ac0_0 .net "Q2", 7 0, v0x7fd011c160a0_0;  1 drivers
v0x7fd011c16b90_0 .net "Y", 7 0, L_0x7fd011c17730;  1 drivers
v0x7fd011c16c20_0 .var "ck", 0 0;
S_0x7fd011c04360 .scope module, "inst0" "DataSource" 2 20, 3 1 0, S_0x7fd011c041e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck";
    .port_info 1 /OUTPUT 8 "A";
    .port_info 2 /OUTPUT 8 "B";
    .port_info 3 /OUTPUT 8 "C";
L_0x7fd011c16e90 .functor BUFZ 8, L_0x7fd011c16cb0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fd011c17160 .functor BUFZ 8, L_0x7fd011c16f40, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fd011c17400 .functor BUFZ 8, L_0x7fd011c17210, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fd011c045c0_0 .net "A", 7 0, L_0x7fd011c16e90;  alias, 1 drivers
v0x7fd011c14680_0 .net "B", 7 0, L_0x7fd011c17160;  alias, 1 drivers
v0x7fd011c14730_0 .net "C", 7 0, L_0x7fd011c17400;  alias, 1 drivers
v0x7fd011c147f0_0 .net *"_ivl_0", 7 0, L_0x7fd011c16cb0;  1 drivers
v0x7fd011c148a0_0 .net *"_ivl_10", 3 0, L_0x7fd011c16fe0;  1 drivers
L_0x7fd011e63050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd011c14990_0 .net *"_ivl_13", 0 0, L_0x7fd011e63050;  1 drivers
v0x7fd011c14a40_0 .net *"_ivl_16", 7 0, L_0x7fd011c17210;  1 drivers
v0x7fd011c14af0_0 .net *"_ivl_18", 3 0, L_0x7fd011c172e0;  1 drivers
v0x7fd011c14ba0_0 .net *"_ivl_2", 3 0, L_0x7fd011c16d50;  1 drivers
L_0x7fd011e63098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd011c14cb0_0 .net *"_ivl_21", 0 0, L_0x7fd011e63098;  1 drivers
L_0x7fd011e63008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd011c14d60_0 .net *"_ivl_5", 0 0, L_0x7fd011e63008;  1 drivers
v0x7fd011c14e10_0 .net *"_ivl_8", 7 0, L_0x7fd011c16f40;  1 drivers
v0x7fd011c14ec0 .array "a", 4 0, 7 0;
v0x7fd011c14f60 .array "b", 4 0, 7 0;
v0x7fd011c15000 .array "c", 4 0, 7 0;
v0x7fd011c150a0_0 .net "ck", 0 0, v0x7fd011c16c20_0;  1 drivers
v0x7fd011c15140_0 .var "q", 2 0;
E_0x7fd011c04580 .event posedge, v0x7fd011c150a0_0;
L_0x7fd011c16cb0 .array/port v0x7fd011c14ec0, L_0x7fd011c16d50;
L_0x7fd011c16d50 .concat [ 3 1 0 0], v0x7fd011c15140_0, L_0x7fd011e63008;
L_0x7fd011c16f40 .array/port v0x7fd011c14f60, L_0x7fd011c16fe0;
L_0x7fd011c16fe0 .concat [ 3 1 0 0], v0x7fd011c15140_0, L_0x7fd011e63050;
L_0x7fd011c17210 .array/port v0x7fd011c15000, L_0x7fd011c172e0;
L_0x7fd011c172e0 .concat [ 3 1 0 0], v0x7fd011c15140_0, L_0x7fd011e63098;
S_0x7fd011c15310 .scope module, "inst1" "multiplier" 2 21, 4 7 0, S_0x7fd011c041e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "Y";
v0x7fd011c154d0_0 .net "A", 7 0, L_0x7fd011c16e90;  alias, 1 drivers
v0x7fd011c15580_0 .net "B", 7 0, L_0x7fd011c17160;  alias, 1 drivers
v0x7fd011c15630_0 .net "Y", 7 0, L_0x7fd011c174b0;  alias, 1 drivers
L_0x7fd011c174b0 .arith/mult 8, L_0x7fd011c16e90, L_0x7fd011c17160;
S_0x7fd011c15720 .scope module, "inst2" "PipelineRegister" 2 22, 5 1 0, S_0x7fd011c041e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CK";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /OUTPUT 8 "Q";
v0x7fd011c15950_0 .net "CK", 0 0, v0x7fd011c16c20_0;  alias, 1 drivers
v0x7fd011c15a00_0 .net "D", 7 0, L_0x7fd011c174b0;  alias, 1 drivers
v0x7fd011c15ab0_0 .net "Q", 7 0, v0x7fd011c15b60_0;  alias, 1 drivers
v0x7fd011c15b60_0 .var "q", 7 0;
S_0x7fd011c15c60 .scope module, "inst3" "PipelineRegister" 2 23, 5 1 0, S_0x7fd011c041e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CK";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /OUTPUT 8 "Q";
v0x7fd011c15e70_0 .net "CK", 0 0, v0x7fd011c16c20_0;  alias, 1 drivers
v0x7fd011c15f50_0 .net "D", 7 0, L_0x7fd011c17400;  alias, 1 drivers
v0x7fd011c15ff0_0 .net "Q", 7 0, v0x7fd011c160a0_0;  alias, 1 drivers
v0x7fd011c160a0_0 .var "q", 7 0;
S_0x7fd011c161a0 .scope module, "inst4" "adder" 2 24, 4 1 0, S_0x7fd011c041e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "Y";
v0x7fd011c163f0_0 .net "A", 7 0, v0x7fd011c15b60_0;  alias, 1 drivers
v0x7fd011c164a0_0 .net "B", 7 0, v0x7fd011c160a0_0;  alias, 1 drivers
v0x7fd011c16550_0 .net "Y", 7 0, L_0x7fd011c17730;  alias, 1 drivers
L_0x7fd011c17730 .arith/sum 8, v0x7fd011c15b60_0, v0x7fd011c160a0_0;
    .scope S_0x7fd011c04360;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd011c15140_0, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd011c14ec0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd011c14ec0, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd011c14ec0, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd011c14ec0, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd011c14ec0, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd011c14f60, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd011c14f60, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd011c14f60, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd011c14f60, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd011c14f60, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd011c15000, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd011c15000, 4, 0;
    %pushi/vec4 7, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd011c15000, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd011c15000, 4, 0;
    %pushi/vec4 9, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd011c15000, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x7fd011c04360;
T_1 ;
    %wait E_0x7fd011c04580;
    %load/vec4 v0x7fd011c15140_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_1.0, 5;
    %load/vec4 v0x7fd011c15140_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fd011c15140_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fd011c15720;
T_2 ;
    %wait E_0x7fd011c04580;
    %load/vec4 v0x7fd011c15a00_0;
    %assign/vec4 v0x7fd011c15b60_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fd011c15c60;
T_3 ;
    %wait E_0x7fd011c04580;
    %load/vec4 v0x7fd011c15f50_0;
    %assign/vec4 v0x7fd011c160a0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fd011c041e0;
T_4 ;
    %vpi_call 2 10 "$dumpfile", "PipelineTest.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fd011c041e0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd011c16c20_0, 0;
    %delay 20, 0;
    %vpi_call 2 14 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7fd011c041e0;
T_5 ;
    %delay 1, 0;
    %load/vec4 v0x7fd011c16c20_0;
    %inv;
    %assign/vec4 v0x7fd011c16c20_0, 0;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbench_all.v";
    "./DataSource.v";
    "./alu.v";
    "./PipelineRegister.v";
