$date
	Sat Oct 22 23:59:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#805237
b1 !
1"
#805238
b1 &
b1 %
1$
#805239
0"
#805242
1#
#805246
b0 &
0#
b0 %
0$
#1789498
b11000 &
b11000 %
1$
b11000 !
1"
#1789499
0"
#1789502
b1100 &
b1100 %
#1789506
b110 &
b110 %
#1789510
b11 &
b11 %
#1789514
b1010 &
b1010 %
#1789518
b101 &
b101 %
#1789522
b10000 &
b10000 %
#1789526
b1000 &
b1000 %
#1789530
b100 &
b100 %
#1789534
b10 &
b10 %
#1789538
b1 &
b1 %
1#
#1789542
b0 &
0#
b0 %
0$
#2813905
b1111 !
1"
#2813906
b1111 &
b1111 %
1$
#2813907
0"
#2813910
b101110 &
b101110 %
#2813914
b10111 &
b10111 %
#2813918
b1000110 &
b1000110 %
#2813922
b100011 &
b100011 %
#2813926
b1101010 &
b1101010 %
#2813930
b110101 &
b110101 %
#2813934
b10100000 &
b10100000 %
#2813938
b1010000 &
b1010000 %
#2813942
b101000 &
b101000 %
#2813946
b10100 &
b10100 %
#2813950
b1010 &
b1010 %
#2813954
b101 &
b101 %
#2813958
b10000 &
b10000 %
#2813962
b1000 &
b1000 %
#2813966
b100 &
b100 %
#2813970
b10 &
b10 %
#2813974
b1 &
1#
b1 %
#2813978
b0 &
b0 %
0#
0$
#4500012
