

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_write_outp_id_l_write_outp_j'
================================================================
* Date:           Sat Sep 16 05:02:42 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.020 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    24579|    24579|  81.848 us|  81.848 us|  24579|  24579|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- l_write_outp_id_l_write_outp_j  |    24577|    24577|         3|          1|          1|  24576|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      125|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|       51|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       51|      197|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln671_1_fu_335_p2     |         +|   0|  0|  22|          15|           1|
    |add_ln671_fu_347_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln672_fu_415_p2       |         +|   0|  0|  17|          10|           1|
    |add_ln674_fu_409_p2       |         +|   0|  0|  16|          15|          15|
    |sub_ln674_fu_399_p2       |         -|   0|  0|  16|          15|          15|
    |icmp_ln671_fu_329_p2      |      icmp|   0|  0|  12|          15|          15|
    |icmp_ln672_fu_353_p2      |      icmp|   0|  0|  11|          10|          10|
    |select_ln671_1_fu_367_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln671_fu_359_p3    |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 125|          89|          67|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_id_load               |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|   15|         30|
    |ap_sig_allocacmp_j_4_load              |   9|          2|   10|         20|
    |id_fu_88                               |   9|          2|    6|         12|
    |indvar_flatten6_fu_92                  |   9|          2|   15|         30|
    |j_4_fu_84                              |   9|          2|   10|         20|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  72|         16|   64|        128|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln674_reg_581                 |  15|   0|   15|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |id_fu_88                          |   6|   0|    6|          0|
    |indvar_flatten6_fu_92             |  15|   0|   15|          0|
    |j_4_fu_84                         |  10|   0|   10|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  51|   0|   51|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_write_outp_id_l_write_outp_j|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_write_outp_id_l_write_outp_j|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_write_outp_id_l_write_outp_j|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_write_outp_id_l_write_outp_j|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_write_outp_id_l_write_outp_j|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_write_outp_id_l_write_outp_j|  return value|
|outp_data_address0     |  out|   15|   ap_memory|                                           outp_data|         array|
|outp_data_ce0          |  out|    1|   ap_memory|                                           outp_data|         array|
|outp_data_q0           |   in|   32|   ap_memory|                                           outp_data|         array|
|outp_data_1_address0   |  out|   15|   ap_memory|                                         outp_data_1|         array|
|outp_data_1_ce0        |  out|    1|   ap_memory|                                         outp_data_1|         array|
|outp_data_1_q0         |   in|   32|   ap_memory|                                         outp_data_1|         array|
|outp_data_2_address0   |  out|   15|   ap_memory|                                         outp_data_2|         array|
|outp_data_2_ce0        |  out|    1|   ap_memory|                                         outp_data_2|         array|
|outp_data_2_q0         |   in|   32|   ap_memory|                                         outp_data_2|         array|
|outp_data_3_address0   |  out|   15|   ap_memory|                                         outp_data_3|         array|
|outp_data_3_ce0        |  out|    1|   ap_memory|                                         outp_data_3|         array|
|outp_data_3_q0         |   in|   32|   ap_memory|                                         outp_data_3|         array|
|outp_data_4_address0   |  out|   15|   ap_memory|                                         outp_data_4|         array|
|outp_data_4_ce0        |  out|    1|   ap_memory|                                         outp_data_4|         array|
|outp_data_4_q0         |   in|   32|   ap_memory|                                         outp_data_4|         array|
|outp_data_5_address0   |  out|   15|   ap_memory|                                         outp_data_5|         array|
|outp_data_5_ce0        |  out|    1|   ap_memory|                                         outp_data_5|         array|
|outp_data_5_q0         |   in|   32|   ap_memory|                                         outp_data_5|         array|
|outp_data_6_address0   |  out|   15|   ap_memory|                                         outp_data_6|         array|
|outp_data_6_ce0        |  out|    1|   ap_memory|                                         outp_data_6|         array|
|outp_data_6_q0         |   in|   32|   ap_memory|                                         outp_data_6|         array|
|outp_data_7_address0   |  out|   15|   ap_memory|                                         outp_data_7|         array|
|outp_data_7_ce0        |  out|    1|   ap_memory|                                         outp_data_7|         array|
|outp_data_7_q0         |   in|   32|   ap_memory|                                         outp_data_7|         array|
|outp_data_8_address0   |  out|   15|   ap_memory|                                         outp_data_8|         array|
|outp_data_8_ce0        |  out|    1|   ap_memory|                                         outp_data_8|         array|
|outp_data_8_q0         |   in|   32|   ap_memory|                                         outp_data_8|         array|
|outp_data_9_address0   |  out|   15|   ap_memory|                                         outp_data_9|         array|
|outp_data_9_ce0        |  out|    1|   ap_memory|                                         outp_data_9|         array|
|outp_data_9_q0         |   in|   32|   ap_memory|                                         outp_data_9|         array|
|outp_data_10_address0  |  out|   15|   ap_memory|                                        outp_data_10|         array|
|outp_data_10_ce0       |  out|    1|   ap_memory|                                        outp_data_10|         array|
|outp_data_10_q0        |   in|   32|   ap_memory|                                        outp_data_10|         array|
|outp_data_11_address0  |  out|   15|   ap_memory|                                        outp_data_11|         array|
|outp_data_11_ce0       |  out|    1|   ap_memory|                                        outp_data_11|         array|
|outp_data_11_q0        |   in|   32|   ap_memory|                                        outp_data_11|         array|
|outp_data_12_address0  |  out|   15|   ap_memory|                                        outp_data_12|         array|
|outp_data_12_ce0       |  out|    1|   ap_memory|                                        outp_data_12|         array|
|outp_data_12_q0        |   in|   32|   ap_memory|                                        outp_data_12|         array|
|outp_data_13_address0  |  out|   15|   ap_memory|                                        outp_data_13|         array|
|outp_data_13_ce0       |  out|    1|   ap_memory|                                        outp_data_13|         array|
|outp_data_13_q0        |   in|   32|   ap_memory|                                        outp_data_13|         array|
|outp_data_14_address0  |  out|   15|   ap_memory|                                        outp_data_14|         array|
|outp_data_14_ce0       |  out|    1|   ap_memory|                                        outp_data_14|         array|
|outp_data_14_q0        |   in|   32|   ap_memory|                                        outp_data_14|         array|
|outp_data_15_address0  |  out|   15|   ap_memory|                                        outp_data_15|         array|
|outp_data_15_ce0       |  out|    1|   ap_memory|                                        outp_data_15|         array|
|outp_data_15_q0        |   in|   32|   ap_memory|                                        outp_data_15|         array|
|outp_addr              |  out|  512|      ap_vld|                                           outp_addr|       pointer|
|outp_addr_ap_vld       |  out|    1|      ap_vld|                                           outp_addr|       pointer|
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+

