<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\1day_msx_maisonnette_2f_2plus_t20\impl\gwsynthesis\Tang20kcartMSX.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\1day_msx_maisonnette_2f_2plus_t20\src\Tang20kcartMSX.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Nov 25 06:29:32 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2715</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1399</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>tclock</td>
<td>Base</td>
<td>279.408</td>
<td>3.579
<td>0.000</td>
<td>139.704</td>
<td></td>
<td></td>
<td>tclock_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.642</td>
<td>85.896
<td>0.000</td>
<td>5.821</td>
<td>tclock_ibuf/I</td>
<td>tclock</td>
<td>u_pll/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.642</td>
<td>85.896
<td>0.000</td>
<td>5.821</td>
<td>tclock_ibuf/I</td>
<td>tclock</td>
<td>u_pll/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.284</td>
<td>42.948
<td>0.000</td>
<td>11.642</td>
<td>tclock_ibuf/I</td>
<td>tclock</td>
<td>u_pll/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>34.926</td>
<td>28.632
<td>0.000</td>
<td>17.463</td>
<td>tclock_ibuf/I</td>
<td>tclock</td>
<td>u_pll/pll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>85.896(MHz)</td>
<td>135.616(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of tclock!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>tclock</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tclock</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>4.268</td>
<td>u_sdram/ff_sdr_read_data_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_0_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>7.339</td>
</tr>
<tr>
<td>2</td>
<td>4.268</td>
<td>u_sdram/ff_sdr_read_data_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_1_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>7.339</td>
</tr>
<tr>
<td>3</td>
<td>4.430</td>
<td>u_sdram/ff_sdr_read_data_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_0_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>7.177</td>
</tr>
<tr>
<td>4</td>
<td>4.430</td>
<td>u_sdram/ff_sdr_read_data_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_1_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>7.177</td>
</tr>
<tr>
<td>5</td>
<td>4.506</td>
<td>u_sdram/ff_sdr_read_data_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_2_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>7.101</td>
</tr>
<tr>
<td>6</td>
<td>4.506</td>
<td>u_sdram/ff_sdr_read_data_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_3_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>7.101</td>
</tr>
<tr>
<td>7</td>
<td>4.506</td>
<td>u_sdram/ff_sdr_read_data_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_4_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>7.101</td>
</tr>
<tr>
<td>8</td>
<td>4.584</td>
<td>u_sdram/ff_sdr_read_data_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_3_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>7.023</td>
</tr>
<tr>
<td>9</td>
<td>4.588</td>
<td>u_sdram/ff_sdr_read_data_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_2_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>7.019</td>
</tr>
<tr>
<td>10</td>
<td>4.616</td>
<td>u_sdram/ff_sdr_read_data_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_0_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>6.991</td>
</tr>
<tr>
<td>11</td>
<td>4.616</td>
<td>u_sdram/ff_sdr_read_data_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_1_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>6.991</td>
</tr>
<tr>
<td>12</td>
<td>4.618</td>
<td>u_sdram/ff_sdr_read_data_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_2_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>6.989</td>
</tr>
<tr>
<td>13</td>
<td>4.618</td>
<td>u_sdram/ff_sdr_read_data_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_3_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>6.989</td>
</tr>
<tr>
<td>14</td>
<td>4.646</td>
<td>u_sdram/ff_sdr_read_data_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_4_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>6.961</td>
</tr>
<tr>
<td>15</td>
<td>4.772</td>
<td>u_sdram/ff_sdr_read_data_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_4_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>6.835</td>
</tr>
<tr>
<td>16</td>
<td>4.994</td>
<td>u_sdram/ff_sdr_read_data_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>6.613</td>
</tr>
<tr>
<td>17</td>
<td>5.017</td>
<td>u_sdram/ff_sdr_read_data_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_0_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>6.590</td>
</tr>
<tr>
<td>18</td>
<td>5.017</td>
<td>u_sdram/ff_sdr_read_data_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_1_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>6.590</td>
</tr>
<tr>
<td>19</td>
<td>5.017</td>
<td>u_sdram/ff_sdr_read_data_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_4_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>6.590</td>
</tr>
<tr>
<td>20</td>
<td>5.049</td>
<td>u_sdram/ff_sdr_read_data_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_2_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>6.558</td>
</tr>
<tr>
<td>21</td>
<td>5.049</td>
<td>u_sdram/ff_sdr_read_data_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_3_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>6.558</td>
</tr>
<tr>
<td>22</td>
<td>5.313</td>
<td>u_sdram/ff_main_state_2_s0/Q</td>
<td>u_sdram/ff_sdr_address_1_s1/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>6.294</td>
</tr>
<tr>
<td>23</td>
<td>5.467</td>
<td>u_sdram/ff_main_state_2_s0/Q</td>
<td>u_sdram/ff_sdr_address_2_s1/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>6.140</td>
</tr>
<tr>
<td>24</td>
<td>5.475</td>
<td>u_sdram/ff_main_state_2_s0/Q</td>
<td>u_sdram/ff_sdr_address_0_s1/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>6.132</td>
</tr>
<tr>
<td>25</td>
<td>5.494</td>
<td>u_sdram/ff_main_state_2_s0/Q</td>
<td>u_sdram/ff_sdr_address_4_s1/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>6.113</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.060</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>2</td>
<td>0.060</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>3</td>
<td>0.356</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/AD[5]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>4</td>
<td>0.424</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_5_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_5_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>5</td>
<td>0.424</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_9_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_9_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>6</td>
<td>0.424</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_11_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_11_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_2_s1/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_2_s1/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_3_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_3_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_r42r43_ny_9_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_r42r43_ny_9_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_3_s3/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_3_s3/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_5_s3/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_5_s3/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.425</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_7_s4/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_7_s4/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>14</td>
<td>0.425</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_v_cnt_in_frame_7_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_v_cnt_in_frame_7_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>15</td>
<td>0.425</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vdpcmd_vram_reading_req_s1/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vdpcmd_vram_reading_req_s1/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_16_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_16_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>u_v9958/ff_enable_cnt_0_s0/Q</td>
<td>u_v9958/ff_enable_cnt_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>u_sdram/ff_main_timer_2_s3/Q</td>
<td>u_sdram/ff_main_timer_2_s3/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>u_sdram/ff_main_timer_7_s3/Q</td>
<td>u_sdram/ff_main_timer_7_s3/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>u_sdram/ff_main_timer_9_s3/Q</td>
<td>u_sdram/ff_main_timer_9_s3/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>u_sdram/ff_sdr_address_10_s0/Q</td>
<td>u_sdram/ff_sdr_address_10_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>u_sdram/ff_main_timer_10_s0/Q</td>
<td>u_sdram/ff_main_timer_10_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>ff_wait_2_s2/Q</td>
<td>ff_wait_2_s2/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.427</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_0_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>25</td>
<td>0.427</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_reset_5_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_reset_3_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_main_state_3_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/n687_s0</td>
</tr>
<tr>
<td>6</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_sdr_address_7_s1</td>
</tr>
<tr>
<td>7</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_2_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s0</td>
</tr>
<tr>
<td>10</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_3_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_sdram/ff_sdr_read_data_1_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C2[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_1_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/I0</td>
</tr>
<tr>
<td>8.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/F</td>
</tr>
<tr>
<td>9.044</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/I1</td>
</tr>
<tr>
<td>9.415</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>9.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>9.450</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>9.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>9.485</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>9.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>9.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>9.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/SUM</td>
</tr>
<tr>
<td>9.995</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/I2</td>
</tr>
<tr>
<td>10.544</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/F</td>
</tr>
<tr>
<td>10.718</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I1</td>
</tr>
<tr>
<td>11.235</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>11.657</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I2</td>
</tr>
<tr>
<td>12.110</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C29[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>12.694</td>
<td>0.584</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3171_s2/I1</td>
</tr>
<tr>
<td>13.156</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R29C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3171_s2/F</td>
</tr>
<tr>
<td>13.729</td>
<td>0.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_0_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.445, 46.937%; route: 3.662, 49.901%; tC2Q: 0.232, 3.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_sdram/ff_sdr_read_data_1_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C2[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_1_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/I0</td>
</tr>
<tr>
<td>8.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/F</td>
</tr>
<tr>
<td>9.044</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/I1</td>
</tr>
<tr>
<td>9.415</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>9.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>9.450</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>9.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>9.485</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>9.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>9.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>9.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/SUM</td>
</tr>
<tr>
<td>9.995</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/I2</td>
</tr>
<tr>
<td>10.544</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/F</td>
</tr>
<tr>
<td>10.718</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I1</td>
</tr>
<tr>
<td>11.235</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>11.657</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I2</td>
</tr>
<tr>
<td>12.110</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C29[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>12.694</td>
<td>0.584</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3171_s2/I1</td>
</tr>
<tr>
<td>13.156</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R29C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3171_s2/F</td>
</tr>
<tr>
<td>13.729</td>
<td>0.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_1_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.445, 46.937%; route: 3.662, 49.901%; tC2Q: 0.232, 3.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_sdram/ff_sdr_read_data_1_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C2[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_1_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/I0</td>
</tr>
<tr>
<td>8.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/F</td>
</tr>
<tr>
<td>9.044</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/I1</td>
</tr>
<tr>
<td>9.415</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>9.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>9.450</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>9.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>9.485</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>9.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>9.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>9.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/SUM</td>
</tr>
<tr>
<td>9.995</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/I2</td>
</tr>
<tr>
<td>10.544</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/F</td>
</tr>
<tr>
<td>10.718</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I1</td>
</tr>
<tr>
<td>11.235</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>11.657</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I2</td>
</tr>
<tr>
<td>12.110</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C29[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>12.694</td>
<td>0.584</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3161_s0/I3</td>
</tr>
<tr>
<td>13.021</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3161_s0/F</td>
</tr>
<tr>
<td>13.567</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_0_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.310, 46.115%; route: 3.635, 50.652%; tC2Q: 0.232, 3.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_sdram/ff_sdr_read_data_1_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C2[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_1_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/I0</td>
</tr>
<tr>
<td>8.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/F</td>
</tr>
<tr>
<td>9.044</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/I1</td>
</tr>
<tr>
<td>9.415</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>9.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>9.450</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>9.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>9.485</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>9.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>9.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>9.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/SUM</td>
</tr>
<tr>
<td>9.995</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/I2</td>
</tr>
<tr>
<td>10.544</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/F</td>
</tr>
<tr>
<td>10.718</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I1</td>
</tr>
<tr>
<td>11.235</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>11.657</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I2</td>
</tr>
<tr>
<td>12.110</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C29[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>12.694</td>
<td>0.584</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3161_s0/I3</td>
</tr>
<tr>
<td>13.021</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3161_s0/F</td>
</tr>
<tr>
<td>13.567</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_1_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C26[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.310, 46.115%; route: 3.635, 50.652%; tC2Q: 0.232, 3.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.506</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_sdram/ff_sdr_read_data_1_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C2[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_1_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/I0</td>
</tr>
<tr>
<td>8.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/F</td>
</tr>
<tr>
<td>9.044</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/I1</td>
</tr>
<tr>
<td>9.415</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>9.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>9.450</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>9.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>9.485</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>9.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>9.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>9.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/SUM</td>
</tr>
<tr>
<td>9.995</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/I2</td>
</tr>
<tr>
<td>10.544</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/F</td>
</tr>
<tr>
<td>10.718</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I1</td>
</tr>
<tr>
<td>11.235</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>11.657</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I2</td>
</tr>
<tr>
<td>12.110</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C29[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>12.694</td>
<td>0.584</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3171_s2/I1</td>
</tr>
<tr>
<td>13.156</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R29C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3171_s2/F</td>
</tr>
<tr>
<td>13.491</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_2_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C29[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.445, 48.512%; route: 3.424, 48.221%; tC2Q: 0.232, 3.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.506</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_sdram/ff_sdr_read_data_1_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C2[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_1_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/I0</td>
</tr>
<tr>
<td>8.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/F</td>
</tr>
<tr>
<td>9.044</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/I1</td>
</tr>
<tr>
<td>9.415</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>9.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>9.450</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>9.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>9.485</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>9.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>9.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>9.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/SUM</td>
</tr>
<tr>
<td>9.995</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/I2</td>
</tr>
<tr>
<td>10.544</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/F</td>
</tr>
<tr>
<td>10.718</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I1</td>
</tr>
<tr>
<td>11.235</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>11.657</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I2</td>
</tr>
<tr>
<td>12.110</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C29[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>12.694</td>
<td>0.584</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3171_s2/I1</td>
</tr>
<tr>
<td>13.156</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R29C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3171_s2/F</td>
</tr>
<tr>
<td>13.491</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_3_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C29[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.445, 48.512%; route: 3.424, 48.221%; tC2Q: 0.232, 3.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.506</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_sdram/ff_sdr_read_data_1_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C2[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_1_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/I0</td>
</tr>
<tr>
<td>8.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/F</td>
</tr>
<tr>
<td>9.044</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/I1</td>
</tr>
<tr>
<td>9.415</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>9.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>9.450</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>9.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>9.485</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>9.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>9.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>9.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/SUM</td>
</tr>
<tr>
<td>9.995</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/I2</td>
</tr>
<tr>
<td>10.544</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/F</td>
</tr>
<tr>
<td>10.718</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I1</td>
</tr>
<tr>
<td>11.235</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>11.657</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I2</td>
</tr>
<tr>
<td>12.110</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C29[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>12.694</td>
<td>0.584</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3171_s2/I1</td>
</tr>
<tr>
<td>13.156</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R29C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3171_s2/F</td>
</tr>
<tr>
<td>13.491</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_4_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C29[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.445, 48.512%; route: 3.424, 48.221%; tC2Q: 0.232, 3.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_sdram/ff_sdr_read_data_1_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C2[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_1_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/I0</td>
</tr>
<tr>
<td>8.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/F</td>
</tr>
<tr>
<td>9.044</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/I1</td>
</tr>
<tr>
<td>9.415</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>9.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>9.450</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>9.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>9.485</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>9.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>9.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>9.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/SUM</td>
</tr>
<tr>
<td>9.995</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/I2</td>
</tr>
<tr>
<td>10.544</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/F</td>
</tr>
<tr>
<td>10.718</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I1</td>
</tr>
<tr>
<td>11.235</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>11.657</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I2</td>
</tr>
<tr>
<td>12.119</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R27C29[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>12.296</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s8/I3</td>
</tr>
<tr>
<td>12.866</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s8/F</td>
</tr>
<tr>
<td>13.413</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_3_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C26[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.562, 50.715%; route: 3.229, 45.982%; tC2Q: 0.232, 3.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_sdram/ff_sdr_read_data_1_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C2[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_1_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/I0</td>
</tr>
<tr>
<td>8.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/F</td>
</tr>
<tr>
<td>9.044</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/I1</td>
</tr>
<tr>
<td>9.415</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>9.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>9.450</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>9.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>9.485</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>9.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>9.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>9.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/SUM</td>
</tr>
<tr>
<td>9.995</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/I2</td>
</tr>
<tr>
<td>10.544</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/F</td>
</tr>
<tr>
<td>10.718</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I1</td>
</tr>
<tr>
<td>11.235</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>11.657</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I2</td>
</tr>
<tr>
<td>12.119</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R27C29[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>12.296</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s8/I3</td>
</tr>
<tr>
<td>12.866</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s8/F</td>
</tr>
<tr>
<td>13.410</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_2_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.562, 50.742%; route: 3.225, 45.953%; tC2Q: 0.232, 3.305%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_sdram/ff_sdr_read_data_1_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C2[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_1_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/I0</td>
</tr>
<tr>
<td>8.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/F</td>
</tr>
<tr>
<td>9.044</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/I1</td>
</tr>
<tr>
<td>9.415</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>9.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>9.450</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>9.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>9.485</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>9.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>9.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>9.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/SUM</td>
</tr>
<tr>
<td>9.995</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/I2</td>
</tr>
<tr>
<td>10.544</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/F</td>
</tr>
<tr>
<td>10.718</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I1</td>
</tr>
<tr>
<td>11.235</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>11.657</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I2</td>
</tr>
<tr>
<td>12.119</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R27C29[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>12.296</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s8/I3</td>
</tr>
<tr>
<td>12.866</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s8/F</td>
</tr>
<tr>
<td>13.381</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_0_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.562, 50.947%; route: 3.197, 45.734%; tC2Q: 0.232, 3.319%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_sdram/ff_sdr_read_data_1_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C2[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_1_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/I0</td>
</tr>
<tr>
<td>8.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/F</td>
</tr>
<tr>
<td>9.044</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/I1</td>
</tr>
<tr>
<td>9.415</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>9.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>9.450</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>9.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>9.485</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>9.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>9.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>9.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/SUM</td>
</tr>
<tr>
<td>9.995</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/I2</td>
</tr>
<tr>
<td>10.544</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/F</td>
</tr>
<tr>
<td>10.718</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I1</td>
</tr>
<tr>
<td>11.235</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>11.657</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I2</td>
</tr>
<tr>
<td>12.119</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R27C29[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>12.296</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s8/I3</td>
</tr>
<tr>
<td>12.866</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s8/F</td>
</tr>
<tr>
<td>13.381</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_1_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C26[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.562, 50.947%; route: 3.197, 45.734%; tC2Q: 0.232, 3.319%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.618</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_sdram/ff_sdr_read_data_1_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C2[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_1_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/I0</td>
</tr>
<tr>
<td>8.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/F</td>
</tr>
<tr>
<td>9.044</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/I1</td>
</tr>
<tr>
<td>9.415</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>9.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>9.450</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>9.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>9.485</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>9.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>9.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>9.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/SUM</td>
</tr>
<tr>
<td>9.995</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/I2</td>
</tr>
<tr>
<td>10.544</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/F</td>
</tr>
<tr>
<td>10.718</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I1</td>
</tr>
<tr>
<td>11.235</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>11.657</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I2</td>
</tr>
<tr>
<td>12.110</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C29[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>12.694</td>
<td>0.584</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3161_s0/I3</td>
</tr>
<tr>
<td>13.021</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3161_s0/F</td>
</tr>
<tr>
<td>13.380</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_2_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.310, 47.352%; route: 3.448, 49.328%; tC2Q: 0.232, 3.319%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.618</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_sdram/ff_sdr_read_data_1_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C2[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_1_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/I0</td>
</tr>
<tr>
<td>8.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/F</td>
</tr>
<tr>
<td>9.044</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/I1</td>
</tr>
<tr>
<td>9.415</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>9.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>9.450</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>9.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>9.485</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>9.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>9.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>9.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/SUM</td>
</tr>
<tr>
<td>9.995</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/I2</td>
</tr>
<tr>
<td>10.544</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/F</td>
</tr>
<tr>
<td>10.718</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I1</td>
</tr>
<tr>
<td>11.235</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>11.657</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I2</td>
</tr>
<tr>
<td>12.110</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C29[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>12.694</td>
<td>0.584</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3161_s0/I3</td>
</tr>
<tr>
<td>13.021</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3161_s0/F</td>
</tr>
<tr>
<td>13.380</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_3_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.310, 47.352%; route: 3.448, 49.328%; tC2Q: 0.232, 3.319%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_sdram/ff_sdr_read_data_1_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C2[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_1_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/I0</td>
</tr>
<tr>
<td>8.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/F</td>
</tr>
<tr>
<td>9.044</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/I1</td>
</tr>
<tr>
<td>9.415</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>9.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>9.450</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>9.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>9.485</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>9.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>9.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>9.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/SUM</td>
</tr>
<tr>
<td>9.995</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/I2</td>
</tr>
<tr>
<td>10.544</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/F</td>
</tr>
<tr>
<td>10.718</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I1</td>
</tr>
<tr>
<td>11.235</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>11.657</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I2</td>
</tr>
<tr>
<td>12.110</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C29[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>12.694</td>
<td>0.584</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3161_s0/I3</td>
</tr>
<tr>
<td>13.021</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3161_s0/F</td>
</tr>
<tr>
<td>13.352</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_4_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C28[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.310, 47.545%; route: 3.419, 49.123%; tC2Q: 0.232, 3.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_sdram/ff_sdr_read_data_1_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C2[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_1_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/I0</td>
</tr>
<tr>
<td>8.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/F</td>
</tr>
<tr>
<td>9.044</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/I1</td>
</tr>
<tr>
<td>9.415</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>9.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>9.450</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>9.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>9.485</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>9.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>9.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>9.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/SUM</td>
</tr>
<tr>
<td>9.995</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/I2</td>
</tr>
<tr>
<td>10.544</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/F</td>
</tr>
<tr>
<td>10.718</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I1</td>
</tr>
<tr>
<td>11.235</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>11.657</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I2</td>
</tr>
<tr>
<td>12.119</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R27C29[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>12.296</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s8/I3</td>
</tr>
<tr>
<td>12.866</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s8/F</td>
</tr>
<tr>
<td>13.226</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_4_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.562, 52.105%; route: 3.042, 44.500%; tC2Q: 0.232, 3.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.994</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_sdram/ff_sdr_read_data_1_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C2[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_1_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/I0</td>
</tr>
<tr>
<td>8.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/F</td>
</tr>
<tr>
<td>9.044</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/I1</td>
</tr>
<tr>
<td>9.415</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>9.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>9.450</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>9.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>9.485</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>9.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>9.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>9.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/SUM</td>
</tr>
<tr>
<td>9.995</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/I2</td>
</tr>
<tr>
<td>10.512</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/F</td>
</tr>
<tr>
<td>10.929</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8/I1</td>
</tr>
<tr>
<td>11.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8/F</td>
</tr>
<tr>
<td>11.731</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s2/I1</td>
</tr>
<tr>
<td>12.280</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C26[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s2/F</td>
</tr>
<tr>
<td>13.004</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C26[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.085, 46.642%; route: 3.297, 49.850%; tC2Q: 0.232, 3.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_sdram/ff_sdr_read_data_1_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C2[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_1_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/I0</td>
</tr>
<tr>
<td>8.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/F</td>
</tr>
<tr>
<td>9.044</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/I1</td>
</tr>
<tr>
<td>9.415</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>9.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>9.450</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>9.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>9.485</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>9.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>9.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>9.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/SUM</td>
</tr>
<tr>
<td>9.995</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/I2</td>
</tr>
<tr>
<td>10.544</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/F</td>
</tr>
<tr>
<td>10.718</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I1</td>
</tr>
<tr>
<td>11.235</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>11.657</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I2</td>
</tr>
<tr>
<td>12.119</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R27C29[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>12.293</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0/I3</td>
</tr>
<tr>
<td>12.620</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0/F</td>
</tr>
<tr>
<td>12.981</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_0_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.319, 50.357%; route: 3.040, 46.123%; tC2Q: 0.232, 3.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_sdram/ff_sdr_read_data_1_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C2[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_1_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/I0</td>
</tr>
<tr>
<td>8.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/F</td>
</tr>
<tr>
<td>9.044</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/I1</td>
</tr>
<tr>
<td>9.415</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>9.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>9.450</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>9.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>9.485</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>9.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>9.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>9.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/SUM</td>
</tr>
<tr>
<td>9.995</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/I2</td>
</tr>
<tr>
<td>10.544</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/F</td>
</tr>
<tr>
<td>10.718</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I1</td>
</tr>
<tr>
<td>11.235</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>11.657</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I2</td>
</tr>
<tr>
<td>12.119</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R27C29[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>12.293</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0/I3</td>
</tr>
<tr>
<td>12.620</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0/F</td>
</tr>
<tr>
<td>12.981</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_1_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C27[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.319, 50.357%; route: 3.040, 46.123%; tC2Q: 0.232, 3.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_sdram/ff_sdr_read_data_1_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C2[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_1_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/I0</td>
</tr>
<tr>
<td>8.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/F</td>
</tr>
<tr>
<td>9.044</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/I1</td>
</tr>
<tr>
<td>9.415</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>9.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>9.450</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>9.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>9.485</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>9.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>9.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>9.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/SUM</td>
</tr>
<tr>
<td>9.995</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/I2</td>
</tr>
<tr>
<td>10.544</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/F</td>
</tr>
<tr>
<td>10.718</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I1</td>
</tr>
<tr>
<td>11.235</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>11.657</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I2</td>
</tr>
<tr>
<td>12.119</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R27C29[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>12.293</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0/I3</td>
</tr>
<tr>
<td>12.620</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0/F</td>
</tr>
<tr>
<td>12.981</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_4_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C27[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.319, 50.357%; route: 3.040, 46.123%; tC2Q: 0.232, 3.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.049</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_sdram/ff_sdr_read_data_1_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C2[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_1_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/I0</td>
</tr>
<tr>
<td>8.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/F</td>
</tr>
<tr>
<td>9.044</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/I1</td>
</tr>
<tr>
<td>9.415</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>9.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>9.450</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>9.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>9.485</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>9.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>9.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>9.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/SUM</td>
</tr>
<tr>
<td>9.995</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/I2</td>
</tr>
<tr>
<td>10.544</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/F</td>
</tr>
<tr>
<td>10.718</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I1</td>
</tr>
<tr>
<td>11.235</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>11.657</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I2</td>
</tr>
<tr>
<td>12.119</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R27C29[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>12.293</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0/I3</td>
</tr>
<tr>
<td>12.620</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0/F</td>
</tr>
<tr>
<td>12.949</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_2_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.319, 50.602%; route: 3.008, 45.861%; tC2Q: 0.232, 3.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.049</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[2][A]</td>
<td>u_sdram/ff_sdr_read_data_1_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C2[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_1_s0/Q</td>
</tr>
<tr>
<td>7.853</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/I0</td>
</tr>
<tr>
<td>8.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s/F</td>
</tr>
<tr>
<td>9.044</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/I1</td>
</tr>
<tr>
<td>9.415</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s/COUT</td>
</tr>
<tr>
<td>9.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/CIN</td>
</tr>
<tr>
<td>9.450</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>9.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>9.485</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/COUT</td>
</tr>
<tr>
<td>9.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/CIN</td>
</tr>
<tr>
<td>9.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>9.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/SUM</td>
</tr>
<tr>
<td>9.995</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/I2</td>
</tr>
<tr>
<td>10.544</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7/F</td>
</tr>
<tr>
<td>10.718</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I1</td>
</tr>
<tr>
<td>11.235</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>11.657</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I2</td>
</tr>
<tr>
<td>12.119</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R27C29[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>12.293</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0/I3</td>
</tr>
<tr>
<td>12.620</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0/F</td>
</tr>
<tr>
<td>12.949</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_3_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.319, 50.602%; route: 3.008, 45.861%; tC2Q: 0.232, 3.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_main_state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_sdr_address_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[2][A]</td>
<td>u_sdram/ff_main_state_2_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R33C23[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_state_2_s0/Q</td>
</tr>
<tr>
<td>7.072</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[1][A]</td>
<td>u_sdram/n217_s1/I1</td>
</tr>
<tr>
<td>7.627</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R30C23[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/n217_s1/F</td>
</tr>
<tr>
<td>8.307</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>u_sdram/n141_s11/I2</td>
</tr>
<tr>
<td>8.824</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C22[2][A]</td>
<td style=" background: #97FFFF;">u_sdram/n141_s11/F</td>
</tr>
<tr>
<td>9.355</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][A]</td>
<td>u_sdram/n467_s13/I2</td>
</tr>
<tr>
<td>9.808</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C23[2][A]</td>
<td style=" background: #97FFFF;">u_sdram/n467_s13/F</td>
</tr>
<tr>
<td>10.505</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][A]</td>
<td>u_sdram/n472_s12/I3</td>
</tr>
<tr>
<td>11.022</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n472_s12/F</td>
</tr>
<tr>
<td>12.685</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR13[B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_address_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[B]</td>
<td>u_sdram/ff_sdr_address_1_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR13[B]</td>
<td>u_sdram/ff_sdr_address_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.042, 32.441%; route: 4.020, 63.873%; tC2Q: 0.232, 3.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_main_state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_sdr_address_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[2][A]</td>
<td>u_sdram/ff_main_state_2_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R33C23[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_state_2_s0/Q</td>
</tr>
<tr>
<td>7.072</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[1][A]</td>
<td>u_sdram/n217_s1/I1</td>
</tr>
<tr>
<td>7.627</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R30C23[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/n217_s1/F</td>
</tr>
<tr>
<td>8.307</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>u_sdram/n141_s11/I2</td>
</tr>
<tr>
<td>8.824</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C22[2][A]</td>
<td style=" background: #97FFFF;">u_sdram/n141_s11/F</td>
</tr>
<tr>
<td>9.355</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][A]</td>
<td>u_sdram/n467_s13/I2</td>
</tr>
<tr>
<td>9.808</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C23[2][A]</td>
<td style=" background: #97FFFF;">u_sdram/n467_s13/F</td>
</tr>
<tr>
<td>10.489</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][A]</td>
<td>u_sdram/n471_s12/I3</td>
</tr>
<tr>
<td>11.006</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n471_s12/F</td>
</tr>
<tr>
<td>12.531</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR14[B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_address_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[B]</td>
<td>u_sdram/ff_sdr_address_2_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR14[B]</td>
<td>u_sdram/ff_sdr_address_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.042, 33.256%; route: 3.866, 62.966%; tC2Q: 0.232, 3.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_main_state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_sdr_address_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[2][A]</td>
<td>u_sdram/ff_main_state_2_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R33C23[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_state_2_s0/Q</td>
</tr>
<tr>
<td>7.072</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[1][A]</td>
<td>u_sdram/n217_s1/I1</td>
</tr>
<tr>
<td>7.627</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R30C23[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/n217_s1/F</td>
</tr>
<tr>
<td>8.307</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>u_sdram/n141_s11/I2</td>
</tr>
<tr>
<td>8.824</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C22[2][A]</td>
<td style=" background: #97FFFF;">u_sdram/n141_s11/F</td>
</tr>
<tr>
<td>9.355</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][A]</td>
<td>u_sdram/n467_s13/I2</td>
</tr>
<tr>
<td>9.808</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C23[2][A]</td>
<td style=" background: #97FFFF;">u_sdram/n467_s13/F</td>
</tr>
<tr>
<td>10.489</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[3][A]</td>
<td>u_sdram/n473_s12/I3</td>
</tr>
<tr>
<td>10.860</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n473_s12/F</td>
</tr>
<tr>
<td>12.523</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR14[A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_address_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[A]</td>
<td>u_sdram/ff_sdr_address_0_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR14[A]</td>
<td>u_sdram/ff_sdr_address_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.896, 30.919%; route: 4.004, 65.298%; tC2Q: 0.232, 3.783%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.494</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_main_state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_sdr_address_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[2][A]</td>
<td>u_sdram/ff_main_state_2_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R33C23[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_state_2_s0/Q</td>
</tr>
<tr>
<td>7.072</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[1][A]</td>
<td>u_sdram/n217_s1/I1</td>
</tr>
<tr>
<td>7.627</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R30C23[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/n217_s1/F</td>
</tr>
<tr>
<td>8.307</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>u_sdram/n141_s11/I2</td>
</tr>
<tr>
<td>8.824</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C22[2][A]</td>
<td style=" background: #97FFFF;">u_sdram/n141_s11/F</td>
</tr>
<tr>
<td>9.355</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][A]</td>
<td>u_sdram/n467_s13/I2</td>
</tr>
<tr>
<td>9.808</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C23[2][A]</td>
<td style=" background: #97FFFF;">u_sdram/n467_s13/F</td>
</tr>
<tr>
<td>10.477</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td>u_sdram/n469_s12/I3</td>
</tr>
<tr>
<td>10.930</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/n469_s12/F</td>
</tr>
<tr>
<td>12.503</td>
<td>1.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL16[B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_address_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[B]</td>
<td>u_sdram/ff_sdr_address_4_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL16[B]</td>
<td>u_sdram/ff_sdr_address_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.978, 32.358%; route: 3.903, 63.847%; tC2Q: 0.232, 3.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0/CLK</td>
</tr>
<tr>
<td>5.832</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C32[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0/Q</td>
</tr>
<tr>
<td>5.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.772</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0/CLK</td>
</tr>
<tr>
<td>5.832</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C33[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0/Q</td>
</tr>
<tr>
<td>5.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.772</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_1_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R32C34[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_1_s0/Q</td>
</tr>
<tr>
<td>6.105</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.749</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_5_s0/Q</td>
</tr>
<tr>
<td>5.834</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C25[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/n427_s/I1</td>
</tr>
<tr>
<td>6.066</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_wait_control/n427_s/SUM</td>
</tr>
<tr>
<td>6.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_9_s0/Q</td>
</tr>
<tr>
<td>5.834</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C26[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/n423_s/I1</td>
</tr>
<tr>
<td>6.066</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_wait_control/n423_s/SUM</td>
</tr>
<tr>
<td>6.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_11_s0/Q</td>
</tr>
<tr>
<td>5.834</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C26[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/n421_s/I1</td>
</tr>
<tr>
<td>6.066</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_wait_control/n421_s/SUM</td>
</tr>
<tr>
<td>6.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C24[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_2_s1/Q</td>
</tr>
<tr>
<td>5.835</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/n430_s3/I1</td>
</tr>
<tr>
<td>6.067</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_wait_control/n430_s3/F</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_3_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C36[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_3_s0/Q</td>
</tr>
<tr>
<td>5.835</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n1549_s26/I2</td>
</tr>
<tr>
<td>6.067</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n1549_s26/F</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_3_s0/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_r42r43_ny_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_r42r43_ny_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_r42r43_ny_9_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_r42r43_ny_9_s0/Q</td>
</tr>
<tr>
<td>5.835</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n1377_s3/I3</td>
</tr>
<tr>
<td>6.067</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n1377_s3/F</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_r42r43_ny_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_r42r43_ny_9_s0/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_r42r43_ny_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C30[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s0/Q</td>
</tr>
<tr>
<td>5.835</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n615_s2/I3</td>
</tr>
<tr>
<td>6.067</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n615_s2/F</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s0/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_3_s3/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R31C25[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_3_s3/Q</td>
</tr>
<tr>
<td>5.835</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/n1127_s3/I2</td>
</tr>
<tr>
<td>6.067</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_ssg/n1127_s3/F</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_3_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_3_s3/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C25[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_5_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_5_s3/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C27[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_5_s3/Q</td>
</tr>
<tr>
<td>5.835</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/n1125_s3/I2</td>
</tr>
<tr>
<td>6.067</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_ssg/n1125_s3/F</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_5_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_5_s3/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_7_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_7_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_7_s4/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R34C28[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_7_s4/Q</td>
</tr>
<tr>
<td>5.835</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/n1123_s3/I1</td>
</tr>
<tr>
<td>6.067</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C28[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_ssg/n1123_s3/F</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C28[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_7_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_7_s4/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C28[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_7_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_v_cnt_in_frame_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_v_cnt_in_frame_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_v_cnt_in_frame_7_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R34C29[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_ssg/ff_v_cnt_in_frame_7_s0/Q</td>
</tr>
<tr>
<td>5.835</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/n186_s2/I3</td>
</tr>
<tr>
<td>6.067</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_ssg/n186_s2/F</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C29[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_ssg/ff_v_cnt_in_frame_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_v_cnt_in_frame_7_s0/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C29[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_v_cnt_in_frame_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vdpcmd_vram_reading_req_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vdpcmd_vram_reading_req_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vdpcmd_vram_reading_req_s1/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C26[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_color_bus/ff_vdpcmd_vram_reading_req_s1/Q</td>
</tr>
<tr>
<td>5.835</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/n939_s4/I0</td>
</tr>
<tr>
<td>6.067</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/n939_s4/F</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_color_bus/ff_vdpcmd_vram_reading_req_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vdpcmd_vram_reading_req_s1/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vdpcmd_vram_reading_req_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_16_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C26[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_16_s0/Q</td>
</tr>
<tr>
<td>5.835</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/n819_s0/I2</td>
</tr>
<tr>
<td>6.067</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/n819_s0/F</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_16_s0/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C26[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_enable_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/ff_enable_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>u_v9958/ff_enable_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C25[0][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_enable_cnt_0_s0/Q</td>
</tr>
<tr>
<td>5.835</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>u_v9958/n15_s2/I0</td>
</tr>
<tr>
<td>6.067</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/n15_s2/F</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_enable_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>u_v9958/ff_enable_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>u_v9958/ff_enable_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_main_timer_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_main_timer_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[1][A]</td>
<td>u_sdram/ff_main_timer_2_s3/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C22[1][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_timer_2_s3/Q</td>
</tr>
<tr>
<td>5.835</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[1][A]</td>
<td>u_sdram/n214_s3/I1</td>
</tr>
<tr>
<td>6.067</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C22[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/n214_s3/F</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[1][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_timer_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[1][A]</td>
<td>u_sdram/ff_main_timer_2_s3/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C22[1][A]</td>
<td>u_sdram/ff_main_timer_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_main_timer_7_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_main_timer_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>u_sdram/ff_main_timer_7_s3/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C21[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_timer_7_s3/Q</td>
</tr>
<tr>
<td>5.835</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>u_sdram/n209_s1/I1</td>
</tr>
<tr>
<td>6.067</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/n209_s1/F</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_timer_7_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>u_sdram/ff_main_timer_7_s3/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>u_sdram/ff_main_timer_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_main_timer_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_main_timer_9_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td>u_sdram/ff_main_timer_9_s3/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R31C22[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_timer_9_s3/Q</td>
</tr>
<tr>
<td>5.835</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td>u_sdram/n207_s1/I3</td>
</tr>
<tr>
<td>6.067</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/n207_s1/F</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_timer_9_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td>u_sdram/ff_main_timer_9_s3/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C22[0][A]</td>
<td>u_sdram/ff_main_timer_9_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_address_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_sdr_address_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[0][A]</td>
<td>u_sdram/ff_sdr_address_10_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C22[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_address_10_s0/Q</td>
</tr>
<tr>
<td>5.835</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[0][A]</td>
<td>u_sdram/n476_s0/I1</td>
</tr>
<tr>
<td>6.067</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C22[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/n476_s0/F</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_address_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[0][A]</td>
<td>u_sdram/ff_sdr_address_10_s0/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C22[0][A]</td>
<td>u_sdram/ff_sdr_address_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_main_timer_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_main_timer_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][A]</td>
<td>u_sdram/ff_main_timer_10_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R31C23[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_timer_10_s0/Q</td>
</tr>
<tr>
<td>5.835</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][A]</td>
<td>u_sdram/n175_s4/I3</td>
</tr>
<tr>
<td>6.067</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C23[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/n175_s4/F</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C23[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_timer_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][A]</td>
<td>u_sdram/ff_main_timer_10_s0/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C23[0][A]</td>
<td>u_sdram/ff_main_timer_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_wait_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_wait_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td>ff_wait_2_s2/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R21C24[0][A]</td>
<td style=" font-weight:bold;">ff_wait_2_s2/Q</td>
</tr>
<tr>
<td>5.835</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td>n41_s2/I3</td>
</tr>
<tr>
<td>6.067</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td style=" background: #97FFFF;">n41_s2/F</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td style=" font-weight:bold;">ff_wait_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td>ff_wait_2_s2/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C24[0][A]</td>
<td>ff_wait_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_0_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R21C35[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_0_s0/Q</td>
</tr>
<tr>
<td>5.836</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n1552_s27/I0</td>
</tr>
<tr>
<td>6.068</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n1552_s27/F</td>
</tr>
<tr>
<td>6.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_0_s0/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_1_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R22C34[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_1_s0/Q</td>
</tr>
<tr>
<td>5.836</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n1551_s24/I1</td>
</tr>
<tr>
<td>6.068</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n1551_s24/F</td>
</tr>
<tr>
<td>6.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>504</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_1_s0/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C34[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_reset_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_reset_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_reset_5_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_reset_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_reset_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_reset_3_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_reset_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/ff_main_state_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_main_state_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_main_state_3_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/n687_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/n687_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/n687_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/ff_sdr_address_7_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_address_7_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_address_7_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_2_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_3_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>504</td>
<td>O_sdram_clk_d</td>
<td>4.268</td>
<td>2.442</td>
</tr>
<tr>
<td>350</td>
<td>ff_reset[6]</td>
<td>6.660</td>
<td>2.091</td>
</tr>
<tr>
<td>97</td>
<td>ff_enable</td>
<td>6.012</td>
<td>1.754</td>
</tr>
<tr>
<td>80</td>
<td>ff_state[3]</td>
<td>7.596</td>
<td>1.582</td>
</tr>
<tr>
<td>48</td>
<td>ff_state[2]</td>
<td>7.382</td>
<td>1.380</td>
</tr>
<tr>
<td>45</td>
<td>w_v_count[1]</td>
<td>6.133</td>
<td>1.552</td>
</tr>
<tr>
<td>30</td>
<td>w_eight_dot_state[0]</td>
<td>6.771</td>
<td>0.937</td>
</tr>
<tr>
<td>30</td>
<td>w_eight_dot_state[1]</td>
<td>6.326</td>
<td>1.242</td>
</tr>
<tr>
<td>25</td>
<td>w_eight_dot_state[2]</td>
<td>6.538</td>
<td>0.945</td>
</tr>
<tr>
<td>25</td>
<td>n774_8</td>
<td>6.431</td>
<td>0.723</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R25C28</td>
<td>84.72%</td>
</tr>
<tr>
<td>R29C32</td>
<td>84.72%</td>
</tr>
<tr>
<td>R29C33</td>
<td>84.72%</td>
</tr>
<tr>
<td>R30C33</td>
<td>83.33%</td>
</tr>
<tr>
<td>R27C26</td>
<td>83.33%</td>
</tr>
<tr>
<td>R29C35</td>
<td>83.33%</td>
</tr>
<tr>
<td>R26C31</td>
<td>83.33%</td>
</tr>
<tr>
<td>R27C28</td>
<td>81.94%</td>
</tr>
<tr>
<td>R29C36</td>
<td>80.56%</td>
</tr>
<tr>
<td>R22C33</td>
<td>80.56%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
