{
    "typeBit": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "unsigned char",
            "B0:1",
            "Meaning_variable_struct-None"
        ],
        [
            "unsigned char",
            "B1:1",
            "Meaning_variable_struct-None"
        ],
        [
            "unsigned char",
            "B2:1",
            "Meaning_variable_struct-None"
        ],
        [
            "unsigned char",
            "B3:1",
            "Meaning_variable_struct-None"
        ],
        [
            "unsigned char",
            "B4:1",
            "Meaning_variable_struct-None"
        ],
        [
            "unsigned char",
            "B5:1",
            "Meaning_variable_struct-None"
        ],
        [
            "unsigned char",
            "B6:1",
            "Meaning_variable_struct-None"
        ],
        [
            "unsigned char",
            "B7:1",
            "Meaning_variable_struct-None"
        ]
    ],
    "TAG_FS_INFO": [
        [
            "-",
            "F/S情報管理ﾃｰﾌﾞﾙ(ｼｽﾃﾑﾒｰｶ非依存領域)",
            "-"
        ],
        [
            "USHORT",
            "usDTCT_ACT",
            "検出時ｱｸｼｮﾝ種別(ｼｽﾃﾑﾒｰｶ非依存)"
        ],
        [
            "USHORT",
            "usERRF_ACT",
            "確定時ｱｸｼｮﾝ種別(ｼｽﾃﾑﾒｰｶ非依存)"
        ],
        [
            "USHORT",
            "usFSACT",
            "FS出力ｱｸｼｮﾝ情報"
        ],
        [
            "USHORT",
            "usFSCODE_HG",
            "故障履歴ｺｰﾄﾞ(BCDｺｰﾄﾞ4桁)"
        ],
        [
            "UCHAR",
            "ucDTC_H",
            "DTC High byte"
        ],
        [
            "UCHAR",
            "ucDTC_M",
            "DTC Middle byte"
        ],
        [
            "UCHAR",
            "ucDTC_L",
            "DTC Low byte"
        ],
        [
            "UCHAR",
            "ucFFRANK_HG",
            "FFﾃﾞｰﾀﾗﾝｸ情報"
        ],
        [
            "UCHAR",
            "ucFUNC_ID",
            "機能区分"
        ],
        [
            "UCHAR",
            "ucFSMASKABLE",
            "診断ﾏｽｸ可否区分"
        ],
        [
            "VOID",
            "(*fnFUNC)(  )",
            "F/Sﾁｪｯｸ関数ﾎﾟｲﾝﾀ"
        ]
    ],
    "TAG_DTC_BYTE": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "UCHAR",
            "ucDTCH",
            "Meaning_variable_struct-None"
        ],
        [
            "UCHAR",
            "ucDTCM",
            "Meaning_variable_struct-None"
        ],
        [
            "UCHAR",
            "ucDTCL",
            "Meaning_variable_struct-None"
        ]
    ],
    "TAG_ADPORT_OPNCONF": [
        [
            "-",
            "CC_TYPE_A",
            "-"
        ],
        [
            "UCHAR",
            "ucADC_CVSTARTCH",
            "Meaning_variable_struct-None"
        ],
        [
            "UCHAR",
            "ucADC_RDSTARTCH",
            "Meaning_variable_struct-None"
        ],
        [
            "UCHAR",
            "ucADC_GRP",
            "Meaning_variable_struct-None"
        ]
    ],
    "TAG_FS_SPINFO": [
        [
            "-",
            "F/S情報管理ﾃｰﾌﾞﾙ(ｼｽﾃﾑﾒｰｶ依存領域)",
            "-"
        ],
        [
            "USHORT",
            "usJUDG_SPACT",
            "判定時ｱｸｼｮﾝ種別(ｼｽﾃﾑﾒｰｶ依存)"
        ],
        [
            "USHORT",
            "usDTCT_SPACT",
            "検出時ｱｸｼｮﾝ種別(ｼｽﾃﾑﾒｰｶ依存)"
        ],
        [
            "USHORT",
            "usERRF_SPACT",
            "確定時ｱｸｼｮﾝ種別(ｼｽﾃﾑﾒｰｶ依存)"
        ]
    ],
    "TAG_FS_MAXHOLD": [
        [
            "-",
            "MAX ﾎｰﾙﾄﾞﾃﾞｰﾀｴﾘｱ START",
            "-"
        ],
        [
            "UCHAR",
            "vucD001_MXH_Reserve",
            "D001"
        ],
        [
            "UCHAR",
            "vucD002_MXH_Reserve",
            "D002"
        ],
        [
            "UCHAR",
            "vucD003_MXH_Reserve",
            "D003"
        ],
        [
            "UCHAR",
            "vucD004_MXH_Reserve",
            "D004"
        ],
        [
            "UCHAR",
            "vucD005_MXH_Reserve",
            "D005"
        ],
        [
            "UCHAR",
            "vucD006_MXH_Reserve",
            "D006"
        ],
        [
            "UCHAR",
            "vucD007_MXH_Reserve",
            "D007"
        ],
        [
            "UCHAR",
            "vucD008_MXH_Reserve",
            "D008"
        ],
        [
            "UCHAR",
            "vucD009_MXH_Reserve",
            "D009"
        ],
        [
            "UCHAR",
            "vucD010_MXH_Reserve",
            "D010"
        ],
        [
            "UCHAR",
            "vucD011_MXH_Reserve",
            "D011"
        ],
        [
            "UCHAR",
            "vucD012_MXH_Reserve",
            "D012"
        ],
        [
            "UCHAR",
            "vucD013_MXH_Reserve",
            "D013"
        ],
        [
            "UCHAR",
            "vucD014_MXH_Reserve",
            "D014"
        ],
        [
            "UCHAR",
            "vucD015_T_DTCT_ERR_MXH",
            "D015"
        ],
        [
            "UCHAR",
            "vucD016_MXH_Reserve",
            "D016"
        ],
        [
            "UCHAR",
            "vucD017_MXH_Reserve",
            "D017"
        ],
        [
            "UCHAR",
            "vucD018_T_DTCT_ERR_MXH",
            "D018"
        ],
        [
            "UCHAR",
            "vucD019_T_DTCT_ERR_MXH",
            "D019"
        ],
        [
            "UCHAR",
            "vucD020_T_DTCT_ERR_MXH",
            "D020"
        ],
        [
            "UCHAR",
            "vucD021_T_DTCT_ERR_MXH",
            "D021"
        ],
        [
            "UCHAR",
            "vucD022_T_DTCT_ERR_MXH",
            "D022"
        ],
        [
            "UCHAR",
            "vucD023_T_DTCT_ERR_MXH",
            "D023"
        ],
        [
            "UCHAR",
            "vucD024_T_DTCT_ERR_MXH",
            "D024"
        ],
        [
            "UCHAR",
            "vucD025_T_DTCT_ERR_MXH",
            "D025"
        ],
        [
            "UCHAR",
            "vucD026_T_DTCT_ERR_MXH",
            "D026"
        ],
        [
            "UCHAR",
            "vucD027_T_DTCT_ERR_MXH",
            "D027"
        ],
        [
            "UCHAR",
            "vucD028_T_DTCT_ERR_MXH",
            "D028"
        ],
        [
            "UCHAR",
            "vucD029_T_DTCT_ERR_MXH",
            "D029"
        ],
        [
            "UCHAR",
            "vucD030_T_DTCT_ERR_MXH",
            "D030"
        ],
        [
            "UCHAR",
            "vucD031_T_DTCT_ERR_MXH",
            "D031"
        ],
        [
            "UCHAR",
            "vucD032_T_DTCT_ERR_MXH",
            "D032"
        ],
        [
            "UCHAR",
            "vucD033_T_DTCT_ERR_MXH",
            "D033"
        ],
        [
            "UCHAR",
            "vucD034_T_DTCT_ERR_MXH",
            "D034"
        ],
        [
            "UCHAR",
            "vucD035_T_DTCT_ERR_MXH",
            "D035"
        ],
        [
            "UCHAR",
            "vucD036_T_DTCT_ERR_MXH",
            "D036"
        ],
        [
            "UCHAR",
            "vucD037_T_DTCT_ERR_MXH",
            "D037"
        ],
        [
            "UCHAR",
            "vucD038_T_DTCT_ERR_MXH",
            "D038"
        ],
        [
            "UCHAR",
            "vucD039_T_DTCT_ERR_MXH",
            "D039"
        ],
        [
            "UCHAR",
            "vucD040_T_DTCT_ERR_MXH",
            "D040"
        ],
        [
            "UCHAR",
            "vucD041_T_DTCT_ERR_MXH",
            "D041"
        ],
        [
            "UCHAR",
            "vucD042_T_DTCT_ERR_MXH",
            "D042"
        ],
        [
            "UCHAR",
            "vucD043_T_DTCT_ERR_MXH",
            "D043"
        ],
        [
            "UCHAR",
            "vucD044_T_DTCT_ERR_MXH",
            "D044"
        ],
        [
            "UCHAR",
            "vucD045_MXH_Reserve",
            "D045"
        ],
        [
            "UCHAR",
            "vucD046_T_DTCT_ERR_MXH",
            "D046"
        ],
        [
            "UCHAR",
            "vucD047_T_DTCT_ERR_MXH",
            "D047"
        ],
        [
            "UCHAR",
            "vucD048_T_DTCT_ERR_MXH",
            "D048"
        ],
        [
            "UCHAR",
            "vucD049_T_DTCT_ERR_MXH",
            "D049"
        ],
        [
            "UCHAR",
            "vucD050_T_DTCT_ERR_MXH",
            "D050"
        ],
        [
            "UCHAR",
            "vucD051_T_DTCT_ERR_MXH",
            "D051"
        ],
        [
            "UCHAR",
            "vucD052_MXH_Reserve",
            "D052"
        ],
        [
            "UCHAR",
            "vucD053_T_DTCT_ERR_MXH",
            "D053"
        ],
        [
            "UCHAR",
            "vucD054_T_DTCT_ERR_MXH",
            "D054"
        ],
        [
            "UCHAR",
            "vucD055_T_DTCT_ERR_MXH",
            "D055"
        ],
        [
            "UCHAR",
            "vucD056_T_DTCT_ERR_MXH",
            "D056"
        ],
        [
            "UCHAR",
            "vucD057_T_DTCT_ERR_MXH",
            "D057"
        ],
        [
            "UCHAR",
            "vucD058_T_DTCT_ERR_MXH",
            "D058"
        ],
        [
            "UCHAR",
            "vucD059_MXH_Reserve",
            "D059"
        ],
        [
            "UCHAR",
            "vucD060_T_DTCT_ERR_MXH",
            "D060"
        ],
        [
            "UCHAR",
            "vucD061_T_DTCT_ERR_MXH",
            "D061"
        ],
        [
            "UCHAR",
            "vucD062_T_DTCT_ERR_MXH",
            "D062"
        ],
        [
            "UCHAR",
            "vucD063_T_DTCT_ERR_MXH",
            "D063"
        ],
        [
            "UCHAR",
            "vucD064_T_DTCT_ERR_MXH",
            "D064"
        ],
        [
            "UCHAR",
            "vucD065_T_DTCT_ERR_MXH",
            "D065"
        ],
        [
            "UCHAR",
            "vucD066_T_DTCT_ERR_MXH",
            "D066"
        ],
        [
            "UCHAR",
            "vucD067_T_DTCT_ERR_MXH",
            "D067"
        ],
        [
            "UCHAR",
            "vucD068_T_DTCT_ERR_MXH",
            "D068"
        ],
        [
            "UCHAR",
            "vucD069_T_DTCT_ERR_MXH",
            "D069"
        ],
        [
            "UCHAR",
            "vucD070_T_DTCT_ERR_MXH",
            "D070"
        ],
        [
            "UCHAR",
            "vucD071_T_DTCT_ERR_MXH",
            "D071"
        ],
        [
            "UCHAR",
            "vucD072_T_DTCT_ERR_MXH",
            "D072"
        ],
        [
            "UCHAR",
            "vucD073_T_DTCT_ERR_MXH",
            "D073"
        ],
        [
            "UCHAR",
            "vucD074_T_DTCT_ERR_MXH",
            "D074"
        ],
        [
            "UCHAR",
            "vucD075_T_DTCT_ERR_MXH",
            "D075"
        ],
        [
            "UCHAR",
            "vucD076_MXH_Reserve",
            "D076"
        ],
        [
            "UCHAR",
            "vucD077_MXH_Reserve",
            "D077"
        ],
        [
            "UCHAR",
            "vucD078_MXH_Reserve",
            "D078"
        ],
        [
            "UCHAR",
            "vucD079_MXH_Reserve",
            "D079"
        ],
        [
            "UCHAR",
            "vucD080_MXH_Reserve",
            "D080"
        ],
        [
            "UCHAR",
            "vucD081_MXH_Reserve",
            "D081"
        ],
        [
            "UCHAR",
            "vucD082_MXH_Reserve",
            "D082"
        ],
        [
            "UCHAR",
            "vucD083_MXH_Reserve",
            "D083"
        ],
        [
            "UCHAR",
            "vucD084_MXH_Reserve",
            "D084"
        ],
        [
            "UCHAR",
            "vucD085_MXH_Reserve",
            "D085"
        ],
        [
            "UCHAR",
            "vucD086_MXH_Reserve",
            "D086"
        ],
        [
            "UCHAR",
            "vucD087_MXH_Reserve",
            "D087"
        ],
        [
            "UCHAR",
            "vucD088_MXH_Reserve",
            "D088"
        ],
        [
            "UCHAR",
            "vucD089_MXH_Reserve",
            "D089"
        ],
        [
            "UCHAR",
            "vucD090_MXH_Reserve",
            "D090"
        ],
        [
            "UCHAR",
            "vucD091_MXH_Reserve",
            "D091"
        ],
        [
            "UCHAR",
            "vucD092_MXH_Reserve",
            "D092"
        ],
        [
            "UCHAR",
            "vucD093_MXH_Reserve",
            "D093"
        ],
        [
            "UCHAR",
            "vucD094_MXH_Reserve",
            "D094"
        ],
        [
            "UCHAR",
            "vucD095_MXH_Reserve",
            "D095"
        ],
        [
            "UCHAR",
            "vucD096_MXH_Reserve",
            "D096"
        ],
        [
            "UCHAR",
            "vucD097_MXH_Reserve",
            "D097"
        ],
        [
            "UCHAR",
            "vucD098_T_DTCT_ERR_MXH",
            "D098"
        ],
        [
            "UCHAR",
            "vucD099_T_DTCT_ERR_MXH",
            "D099"
        ],
        [
            "UCHAR",
            "vucD100_T_DTCT_ERR_MXH",
            "D100"
        ],
        [
            "UCHAR",
            "vucD101_T_DTCT_ERR_MXH",
            "D101"
        ],
        [
            "UCHAR",
            "vucD102_MXH_Reserve",
            "D102"
        ],
        [
            "UCHAR",
            "vucD103_MXH_Reserve",
            "D103"
        ],
        [
            "UCHAR",
            "vucD104_MXH_Reserve",
            "D104"
        ],
        [
            "UCHAR",
            "vucD105_MXH_Reserve",
            "D105"
        ],
        [
            "UCHAR",
            "vucD106_MXH_Reserve",
            "D106"
        ],
        [
            "UCHAR",
            "vucD107_MXH_Reserve",
            "D107"
        ],
        [
            "UCHAR",
            "vucD108_MXH_Reserve",
            "D108"
        ],
        [
            "UCHAR",
            "vucD109_T_DTCT_ERR_MXH",
            "D109"
        ],
        [
            "UCHAR",
            "vucD110_T_DTCT_ERR_MXH",
            "D110"
        ],
        [
            "UCHAR",
            "vucD111_T_DTCT_ERR_MXH",
            "D111"
        ],
        [
            "UCHAR",
            "vucD112_T_DTCT_ERR_MXH",
            "D112"
        ],
        [
            "UCHAR",
            "vucD113_MXH_Reserve",
            "D113"
        ],
        [
            "UCHAR",
            "vucD114_MXH_Reserve",
            "D114"
        ],
        [
            "UCHAR",
            "vucD115_MXH_Reserve",
            "D115"
        ],
        [
            "UCHAR",
            "vucD116_T_DTCT_ERR_MXH",
            "D116"
        ],
        [
            "UCHAR",
            "vucD117_T_DTCT_ERR_MXH",
            "D117"
        ],
        [
            "UCHAR",
            "vucD118_T_DTCT_ERR_MXH",
            "D118"
        ],
        [
            "UCHAR",
            "vucD119_T_DTCT_ERR_MXH",
            "D119"
        ],
        [
            "UCHAR",
            "vucD120_T_DTCT_ERR_MXH",
            "D120"
        ],
        [
            "UCHAR",
            "vucD121_T_DTCT_ERR_MXH",
            "D121"
        ],
        [
            "UCHAR",
            "vucD122_MXH_Reserve",
            "D122"
        ],
        [
            "UCHAR",
            "vucD123_MXH_Reserve",
            "D123"
        ],
        [
            "UCHAR",
            "vucD124_MXH_Reserve",
            "D124"
        ],
        [
            "UCHAR",
            "vucD125_MXH_Reserve",
            "D125"
        ],
        [
            "UCHAR",
            "vucD126_MXH_Reserve",
            "D126"
        ],
        [
            "UCHAR",
            "vucD127_MXH_Reserve",
            "D127"
        ],
        [
            "UCHAR",
            "vucD128_MXH_Reserve",
            "D128"
        ],
        [
            "UCHAR",
            "vucD129_MXH_Reserve",
            "D129"
        ],
        [
            "UCHAR",
            "vucD130_MXH_Reserve",
            "D130"
        ],
        [
            "UCHAR",
            "vucD131_MXH_Reserve",
            "D131"
        ],
        [
            "UCHAR",
            "vucD132_MXH_Reserve",
            "D132"
        ],
        [
            "UCHAR",
            "vucD133_MXH_Reserve",
            "D133"
        ],
        [
            "UCHAR",
            "vucD134_MXH_Reserve",
            "D134"
        ],
        [
            "UCHAR",
            "vucD135_MXH_Reserve",
            "D135"
        ],
        [
            "UCHAR",
            "vucD136_MXH_Reserve",
            "D136"
        ],
        [
            "UCHAR",
            "vucD137_T_DTCT_ERR_MXH",
            "D137"
        ],
        [
            "UCHAR",
            "vucD138_T_DTCT_ERR_MXH",
            "D138"
        ],
        [
            "UCHAR",
            "vucD139_T_DTCT_ERR_MXH",
            "D139"
        ],
        [
            "UCHAR",
            "vucD140_T_DTCT_ERR_MXH",
            "D140"
        ],
        [
            "UCHAR",
            "vucD141_T_DTCT_ERR_MXH",
            "D141"
        ],
        [
            "UCHAR",
            "vucD142_T_DTCT_ERR_MXH",
            "D142"
        ],
        [
            "UCHAR",
            "vucD143_T_DTCT_ERR_MXH",
            "D143"
        ],
        [
            "UCHAR",
            "vucD144_T_DTCT_ERR_MXH",
            "D144"
        ],
        [
            "UCHAR",
            "vucD145_T_DTCT_ERR_MXH",
            "D145"
        ],
        [
            "UCHAR",
            "vucD146_T_DTCT_ERR_MXH",
            "D146"
        ],
        [
            "UCHAR",
            "vucD147_T_DTCT_ERR_MXH",
            "D147"
        ],
        [
            "UCHAR",
            "vucD148_MXH_Reserve",
            "D148"
        ],
        [
            "UCHAR",
            "vucD149_MXH_Reserve",
            "D149"
        ],
        [
            "UCHAR",
            "vucD150_T_DTCT_ERR_MXH",
            "D150"
        ],
        [
            "UCHAR",
            "vucD151_T_DTCT_ERR_MXH",
            "D151"
        ],
        [
            "UCHAR",
            "vucD152_T_DTCT_ERR_MXH",
            "D152"
        ],
        [
            "UCHAR",
            "vucD153_T_DTCT_ERR_MXH",
            "D153"
        ],
        [
            "UCHAR",
            "vucD154_T_DTCT_ERR_MXH",
            "D154"
        ],
        [
            "UCHAR",
            "vucD155_T_DTCT_ERR_MXH",
            "D155"
        ],
        [
            "UCHAR",
            "vucD156_T_DTCT_ERR_MXH",
            "D156"
        ],
        [
            "UCHAR",
            "vucD157_T_DTCT_ERR_MXH",
            "D157"
        ],
        [
            "UCHAR",
            "vucD158_T_DTCT_ERR_MXH",
            "D158"
        ],
        [
            "UCHAR",
            "vucD159_T_DTCT_ERR_MXH",
            "D159"
        ],
        [
            "UCHAR",
            "vucD160_T_DTCT_ERR_MXH",
            "D160"
        ],
        [
            "UCHAR",
            "vucD161_T_DTCT_ERR_MXH",
            "D161"
        ],
        [
            "UCHAR",
            "vucD162_T_DTCT_ERR_MXH",
            "D162"
        ],
        [
            "UCHAR",
            "vucD163_T_DTCT_ERR_MXH",
            "D163"
        ],
        [
            "UCHAR",
            "vucD164_T_DTCT_ERR_MXH",
            "D164"
        ],
        [
            "UCHAR",
            "vucD165_T_DTCT_ERR_MXH",
            "D165"
        ],
        [
            "UCHAR",
            "vucD166_MXH_Reserve",
            "D166"
        ],
        [
            "UCHAR",
            "vucD167_MXH_Reserve",
            "D167"
        ],
        [
            "UCHAR",
            "vucD168_MXH_Reserve",
            "D168"
        ],
        [
            "UCHAR",
            "vucD169_MXH_Reserve",
            "D169"
        ],
        [
            "UCHAR",
            "vucD170_MXH_Reserve",
            "D170"
        ],
        [
            "UCHAR",
            "vucD171_MXH_Reserve",
            "D171"
        ],
        [
            "UCHAR",
            "vucD172_MXH_Reserve",
            "D172"
        ],
        [
            "UCHAR",
            "vucD173_MXH_Reserve",
            "D173"
        ],
        [
            "UCHAR",
            "vucD174_MXH_Reserve",
            "D174"
        ],
        [
            "UCHAR",
            "vucD175_MXH_Reserve",
            "D175"
        ],
        [
            "UCHAR",
            "vucD176_MXH_Reserve",
            "D176"
        ],
        [
            "UCHAR",
            "vucD177_MXH_Reserve",
            "D177"
        ],
        [
            "UCHAR",
            "vucD178_MXH_Reserve",
            "D178"
        ],
        [
            "UCHAR",
            "vucD179_MXH_Reserve",
            "D179"
        ],
        [
            "UCHAR",
            "vucD180_MXH_Reserve",
            "D180"
        ],
        [
            "UCHAR",
            "vucD181_MXH_Reserve",
            "D181"
        ],
        [
            "UCHAR",
            "vucD182_MXH_Reserve",
            "D182"
        ],
        [
            "UCHAR",
            "vucD183_MXH_Reserve",
            "D183"
        ],
        [
            "UCHAR",
            "vucD184_MXH_Reserve",
            "D184"
        ],
        [
            "UCHAR",
            "vucD185_MXH_Reserve",
            "D185"
        ],
        [
            "UCHAR",
            "vucD186_MXH_Reserve",
            "D186"
        ],
        [
            "UCHAR",
            "vucD187_MXH_Reserve",
            "D187"
        ],
        [
            "UCHAR",
            "vucD188_MXH_Reserve",
            "D188"
        ],
        [
            "UCHAR",
            "vucD189_MXH_Reserve",
            "D189"
        ],
        [
            "UCHAR",
            "vucD190_MXH_Reserve",
            "D190"
        ],
        [
            "UCHAR",
            "vucD191_MXH_Reserve",
            "D191"
        ],
        [
            "UCHAR",
            "vucD192_MXH_Reserve",
            "D192"
        ],
        [
            "UCHAR",
            "vucD193_MXH_Reserve",
            "D193"
        ],
        [
            "UCHAR",
            "vucD194_MXH_Reserve",
            "D194"
        ],
        [
            "UCHAR",
            "vucD195_MXH_Reserve",
            "D195"
        ],
        [
            "UCHAR",
            "vucD196_MXH_Reserve",
            "D196"
        ],
        [
            "UCHAR",
            "vucD197_MXH_Reserve",
            "D197"
        ],
        [
            "UCHAR",
            "vucD198_MXH_Reserve",
            "D198"
        ],
        [
            "UCHAR",
            "vucD199_MXH_Reserve",
            "D199"
        ],
        [
            "UCHAR",
            "vucD200_MXH_Reserve",
            "D200"
        ],
        [
            "UCHAR",
            "vucD201_MXH_Reserve",
            "D201"
        ],
        [
            "UCHAR",
            "vucD202_MXH_Reserve",
            "D202"
        ],
        [
            "UCHAR",
            "vucD203_MXH_Reserve",
            "D203"
        ],
        [
            "UCHAR",
            "vucD204_MXH_Reserve",
            "D204"
        ],
        [
            "UCHAR",
            "vucD205_MXH_Reserve",
            "D205"
        ],
        [
            "UCHAR",
            "vucD206_MXH_Reserve",
            "D206"
        ],
        [
            "UCHAR",
            "vucD207_MXH_Reserve",
            "D207"
        ],
        [
            "UCHAR",
            "vucD208_MXH_Reserve",
            "D208"
        ],
        [
            "UCHAR",
            "vucD209_MXH_Reserve",
            "D209"
        ],
        [
            "UCHAR",
            "vucD210_MXH_Reserve",
            "D210"
        ],
        [
            "UCHAR",
            "vucD211_MXH_Reserve",
            "D211"
        ],
        [
            "UCHAR",
            "vucD212_MXH_Reserve",
            "D212"
        ],
        [
            "UCHAR",
            "vucD213_MXH_Reserve",
            "D213"
        ],
        [
            "UCHAR",
            "vucD214_MXH_Reserve",
            "D214"
        ],
        [
            "UCHAR",
            "vucD215_MXH_Reserve",
            "D215"
        ],
        [
            "UCHAR",
            "vucD216_MXH_Reserve",
            "D216"
        ],
        [
            "UCHAR",
            "vucD217_MXH_Reserve",
            "D217"
        ],
        [
            "UCHAR",
            "vucD218_MXH_Reserve",
            "D218"
        ],
        [
            "UCHAR",
            "vucD219_MXH_Reserve",
            "D219"
        ],
        [
            "UCHAR",
            "vucD220_MXH_Reserve",
            "D220"
        ],
        [
            "UCHAR",
            "vucD221_MXH_Reserve",
            "D221"
        ],
        [
            "UCHAR",
            "vucD222_MXH_Reserve",
            "D222"
        ],
        [
            "UCHAR",
            "vucD223_MXH_Reserve",
            "D223"
        ],
        [
            "UCHAR",
            "vucD224_MXH_Reserve",
            "D224"
        ],
        [
            "UCHAR",
            "vucD225_MXH_Reserve",
            "D225"
        ],
        [
            "UCHAR",
            "vucD226_MXH_Reserve",
            "D226"
        ],
        [
            "UCHAR",
            "vucD227_MXH_Reserve",
            "D227"
        ],
        [
            "UCHAR",
            "vucD228_MXH_Reserve",
            "D228"
        ],
        [
            "UCHAR",
            "vucD229_MXH_Reserve",
            "D229"
        ],
        [
            "UCHAR",
            "vucD230_MXH_Reserve",
            "D230"
        ],
        [
            "UCHAR",
            "vucD231_MXH_Reserve",
            "D231"
        ],
        [
            "UCHAR",
            "vucD232_MXH_Reserve",
            "D232"
        ],
        [
            "UCHAR",
            "vucD233_MXH_Reserve",
            "D233"
        ],
        [
            "UCHAR",
            "vucD234_MXH_Reserve",
            "D234"
        ],
        [
            "UCHAR",
            "vucD235_MXH_Reserve",
            "D235"
        ],
        [
            "UCHAR",
            "vucD236_MXH_Reserve",
            "D236"
        ],
        [
            "UCHAR",
            "vucD237_MXH_Reserve",
            "D237"
        ],
        [
            "UCHAR",
            "vucD238_MXH_Reserve",
            "D238"
        ],
        [
            "UCHAR",
            "vucD239_MXH_Reserve",
            "D239"
        ],
        [
            "UCHAR",
            "vucD240_MXH_Reserve",
            "D240"
        ],
        [
            "UCHAR",
            "vucD241_MXH_Reserve",
            "D241"
        ],
        [
            "UCHAR",
            "vucD242_MXH_Reserve",
            "D242"
        ],
        [
            "UCHAR",
            "vucD243_MXH_Reserve",
            "D243"
        ],
        [
            "UCHAR",
            "vucD244_MXH_Reserve",
            "D244"
        ],
        [
            "UCHAR",
            "vucD245_MXH_Reserve",
            "D245"
        ],
        [
            "UCHAR",
            "vucD246_MXH_Reserve",
            "D246"
        ],
        [
            "UCHAR",
            "vucD247_MXH_Reserve",
            "D247"
        ],
        [
            "UCHAR",
            "vucD248_MXH_Reserve",
            "D248"
        ],
        [
            "UCHAR",
            "vucD249_MXH_Reserve",
            "D249"
        ],
        [
            "UCHAR",
            "vucD250_MXH_Reserve",
            "D250"
        ],
        [
            "UCHAR",
            "vucD251_MXH_Reserve",
            "D251"
        ],
        [
            "UCHAR",
            "vucD252_MXH_Reserve",
            "D252"
        ],
        [
            "UCHAR",
            "vucD253_MXH_Reserve",
            "D253"
        ],
        [
            "UCHAR",
            "vucD254_MXH_Reserve",
            "D254"
        ],
        [
            "UCHAR",
            "vucD255_MXH_Reserve",
            "D255"
        ],
        [
            "UCHAR",
            "vucD256_MXH_Reserve",
            "D256"
        ],
        [
            "UCHAR",
            "vucD257_MXH_Reserve",
            "D257"
        ],
        [
            "UCHAR",
            "vucD258_T_DTCT_ERR_MXH",
            "D258"
        ],
        [
            "UCHAR",
            "vucD259_T_DTCT_ERR_MXH",
            "D259"
        ],
        [
            "UCHAR",
            "vucD260_T_DTCT_ERR_MXH",
            "D260"
        ],
        [
            "UCHAR",
            "vucD261_MXH_Reserve",
            "D261"
        ],
        [
            "UCHAR",
            "vucD262_MXH_Reserve",
            "D262"
        ],
        [
            "UCHAR",
            "vucD263_MXH_Reserve",
            "D263"
        ],
        [
            "UCHAR",
            "vucD264_T_DTCT_ERR_MXH",
            "D264"
        ],
        [
            "UCHAR",
            "vucD265_T_DTCT_ERR_MXH",
            "D265"
        ],
        [
            "UCHAR",
            "vucD266_T_DTCT_ERR_MXH",
            "D266"
        ],
        [
            "UCHAR",
            "vucD267_MXH_Reserve",
            "D267"
        ],
        [
            "UCHAR",
            "vucD268_MXH_Reserve",
            "D268"
        ],
        [
            "UCHAR",
            "vucD269_MXH_Reserve",
            "D269"
        ],
        [
            "UCHAR",
            "vucD270_MXH_Reserve",
            "D270"
        ],
        [
            "UCHAR",
            "vucD271_MXH_Reserve",
            "D271"
        ],
        [
            "UCHAR",
            "vucD272_MXH_Reserve",
            "D272"
        ],
        [
            "UCHAR",
            "vucD273_MXH_Reserve",
            "D273"
        ],
        [
            "UCHAR",
            "vucD274_MXH_Reserve",
            "D274"
        ],
        [
            "UCHAR",
            "vucD275_MXH_Reserve",
            "D275"
        ],
        [
            "UCHAR",
            "vucD276_MXH_Reserve",
            "D276"
        ],
        [
            "UCHAR",
            "vucD277_MXH_Reserve",
            "D277"
        ],
        [
            "UCHAR",
            "vucD278_MXH_Reserve",
            "D278"
        ],
        [
            "UCHAR",
            "vucD279_MXH_Reserve",
            "D279"
        ],
        [
            "UCHAR",
            "vucD280_MXH_Reserve",
            "D280"
        ],
        [
            "UCHAR",
            "vucD281_MXH_Reserve",
            "D281"
        ],
        [
            "UCHAR",
            "vucD282_MXH_Reserve",
            "D282"
        ],
        [
            "UCHAR",
            "vucD283_MXH_Reserve",
            "D283"
        ],
        [
            "UCHAR",
            "vucD284_MXH_Reserve",
            "D284"
        ],
        [
            "UCHAR",
            "vucD285_MXH_Reserve",
            "D285"
        ],
        [
            "UCHAR",
            "vucD286_MXH_Reserve",
            "D286"
        ],
        [
            "UCHAR",
            "vucD287_MXH_Reserve",
            "D287"
        ],
        [
            "UCHAR",
            "vucD288_MXH_Reserve",
            "D288"
        ],
        [
            "UCHAR",
            "vucD289_T_DTCT_ERR_MXH",
            "D289"
        ],
        [
            "UCHAR",
            "vucD290_T_DTCT_ERR_MXH",
            "D290"
        ],
        [
            "UCHAR",
            "vucD291_T_DTCT_ERR_MXH",
            "D291"
        ],
        [
            "UCHAR",
            "vucD292_T_DTCT_ERR_MXH",
            "D292"
        ],
        [
            "UCHAR",
            "vucD293_T_DTCT_ERR_MXH",
            "D293"
        ],
        [
            "UCHAR",
            "vucD294_T_DTCT_ERR_MXH",
            "D294"
        ],
        [
            "UCHAR",
            "vucD295_T_DTCT_ERR_MXH",
            "D295"
        ],
        [
            "UCHAR",
            "vucD296_T_DTCT_ERR_MXH",
            "D296"
        ],
        [
            "UCHAR",
            "vucD297_T_DTCT_ERR_MXH",
            "D297"
        ],
        [
            "UCHAR",
            "vucD298_T_DTCT_ERR_MXH",
            "D298"
        ],
        [
            "UCHAR",
            "vucD299_T_DTCT_ERR_MXH",
            "D299"
        ],
        [
            "UCHAR",
            "vucD300_T_DTCT_ERR_MXH",
            "D300"
        ],
        [
            "UCHAR",
            "vucD301_T_DTCT_ERR_MXH",
            "D301"
        ],
        [
            "UCHAR",
            "vucD302_T_DTCT_ERR_MXH",
            "D302"
        ],
        [
            "UCHAR",
            "vucD303_T_DTCT_ERR_MXH",
            "D303"
        ],
        [
            "UCHAR",
            "vucD304_T_DTCT_ERR_MXH",
            "D304"
        ],
        [
            "UCHAR",
            "vucD305_T_DTCT_ERR_MXH",
            "D305"
        ],
        [
            "UCHAR",
            "vucD306_T_DTCT_ERR_MXH",
            "D306"
        ],
        [
            "UCHAR",
            "vucD307_T_DTCT_ERR_MXH",
            "D307"
        ],
        [
            "UCHAR",
            "vucD308_T_DTCT_ERR_MXH",
            "D308"
        ],
        [
            "UCHAR",
            "vucD309_T_DTCT_ERR_MXH",
            "D309"
        ],
        [
            "UCHAR",
            "vucD310_T_DTCT_ERR_MXH",
            "D310"
        ],
        [
            "UCHAR",
            "vucD311_T_DTCT_ERR_MXH",
            "D311"
        ],
        [
            "UCHAR",
            "vucD312_T_DTCT_ERR_MXH",
            "D312"
        ],
        [
            "UCHAR",
            "vucD313_T_DTCT_ERR_MXH",
            "D313"
        ],
        [
            "UCHAR",
            "vucD314_T_DTCT_ERR_MXH",
            "D314"
        ],
        [
            "UCHAR",
            "vucD315_T_DTCT_ERR_MXH",
            "D315"
        ],
        [
            "UCHAR",
            "vucD316_MXH_Reserve",
            "D316"
        ],
        [
            "UCHAR",
            "vucD317_MXH_Reserve",
            "D317"
        ],
        [
            "UCHAR",
            "vucD318_MXH_Reserve",
            "D318"
        ],
        [
            "UCHAR",
            "vucD319_MXH_Reserve",
            "D319"
        ],
        [
            "UCHAR",
            "vucD320_MXH_Reserve",
            "D320"
        ],
        [
            "UCHAR",
            "vucD321_MXH_Reserve",
            "D321"
        ],
        [
            "UCHAR",
            "vucD322_MXH_Reserve",
            "D322"
        ],
        [
            "UCHAR",
            "vucD323_MXH_Reserve",
            "D323"
        ],
        [
            "UCHAR",
            "vucD324_MXH_Reserve",
            "D324"
        ],
        [
            "UCHAR",
            "vucD325_MXH_Reserve",
            "D325"
        ],
        [
            "UCHAR",
            "vucD326_MXH_Reserve",
            "D326"
        ],
        [
            "UCHAR",
            "vucD327_MXH_Reserve",
            "D327"
        ],
        [
            "UCHAR",
            "vucD328_MXH_Reserve",
            "D328"
        ],
        [
            "UCHAR",
            "vucD329_MXH_Reserve",
            "D329"
        ],
        [
            "UCHAR",
            "vucD330_MXH_Reserve",
            "D330"
        ],
        [
            "UCHAR",
            "vucD331_MXH_Reserve",
            "D331"
        ],
        [
            "UCHAR",
            "vucD332_MXH_Reserve",
            "D332"
        ],
        [
            "UCHAR",
            "vucD333_MXH_Reserve",
            "D333"
        ],
        [
            "UCHAR",
            "vucD334_MXH_Reserve",
            "D334"
        ],
        [
            "UCHAR",
            "vucD335_MXH_Reserve",
            "D335"
        ],
        [
            "UCHAR",
            "vucD336_MXH_Reserve",
            "D336"
        ],
        [
            "UCHAR",
            "vucD337_MXH_Reserve",
            "D337"
        ],
        [
            "UCHAR",
            "vucD338_MXH_Reserve",
            "D338"
        ],
        [
            "UCHAR",
            "vucD339_MXH_Reserve",
            "D339"
        ],
        [
            "UCHAR",
            "vucD340_MXH_Reserve",
            "D340"
        ],
        [
            "UCHAR",
            "vucD341_MXH_Reserve",
            "D341"
        ],
        [
            "UCHAR",
            "vucD342_MXH_Reserve",
            "D342"
        ],
        [
            "UCHAR",
            "vucD343_MXH_Reserve",
            "D343"
        ],
        [
            "UCHAR",
            "vucD344_MXH_Reserve",
            "D344"
        ],
        [
            "UCHAR",
            "vucD345_MXH_Reserve",
            "D345"
        ],
        [
            "UCHAR",
            "vucD346_MXH_Reserve",
            "D346"
        ],
        [
            "UCHAR",
            "vucD347_MXH_Reserve",
            "D347"
        ],
        [
            "UCHAR",
            "vucD348_MXH_Reserve",
            "D348"
        ],
        [
            "UCHAR",
            "vucD349_MXH_Reserve",
            "D349"
        ],
        [
            "UCHAR",
            "vucD350_MXH_Reserve",
            "D350"
        ],
        [
            "UCHAR",
            "vucD351_T_DTCT_ERR_MXH",
            "D351"
        ],
        [
            "UCHAR",
            "vucD352_T_DTCT_ERR_MXH",
            "D352"
        ],
        [
            "UCHAR",
            "vucD353_MXH_Reserve",
            "D353"
        ],
        [
            "UCHAR",
            "vucD354_MXH_Reserve",
            "D354"
        ],
        [
            "UCHAR",
            "vucD355_MXH_Reserve",
            "D355"
        ],
        [
            "UCHAR",
            "vucD356_MXH_Reserve",
            "D356"
        ],
        [
            "UCHAR",
            "vucD357_MXH_Reserve",
            "D357"
        ],
        [
            "UCHAR",
            "vucD358_MXH_Reserve",
            "D358"
        ],
        [
            "UCHAR",
            "vucD359_MXH_Reserve",
            "D359"
        ],
        [
            "UCHAR",
            "vucD360_MXH_Reserve",
            "D360"
        ],
        [
            "UCHAR",
            "vucD361_MXH_Reserve",
            "D361"
        ],
        [
            "UCHAR",
            "vucD362_MXH_Reserve",
            "D362"
        ],
        [
            "UCHAR",
            "vucD363_MXH_Reserve",
            "D363"
        ],
        [
            "UCHAR",
            "vucD364_MXH_Reserve",
            "D364"
        ],
        [
            "UCHAR",
            "vucD365_MXH_Reserve",
            "D365"
        ],
        [
            "UCHAR",
            "vucD366_MXH_Reserve",
            "D366"
        ],
        [
            "UCHAR",
            "vucD367_MXH_Reserve",
            "D367"
        ],
        [
            "UCHAR",
            "vucD368_MXH_Reserve",
            "D368"
        ],
        [
            "UCHAR",
            "vucD369_MXH_Reserve",
            "D369"
        ],
        [
            "UCHAR",
            "vucD370_MXH_Reserve",
            "D370"
        ],
        [
            "UCHAR",
            "vucD371_MXH_Reserve",
            "D371"
        ],
        [
            "UCHAR",
            "vucD372_MXH_Reserve",
            "D372"
        ],
        [
            "UCHAR",
            "vucD373_MXH_Reserve",
            "D373"
        ],
        [
            "UCHAR",
            "vucD374_MXH_Reserve",
            "D374"
        ],
        [
            "UCHAR",
            "vucD375_MXH_Reserve",
            "D375"
        ],
        [
            "UCHAR",
            "vucD376_MXH_Reserve",
            "D376"
        ],
        [
            "UCHAR",
            "vucD377_MXH_Reserve",
            "D377"
        ],
        [
            "UCHAR",
            "vucD378_MXH_Reserve",
            "D378"
        ],
        [
            "UCHAR",
            "vucD379_MXH_Reserve",
            "D379"
        ],
        [
            "UCHAR",
            "vucD380_MXH_Reserve",
            "D380"
        ],
        [
            "UCHAR",
            "vucD381_MXH_Reserve",
            "D381"
        ],
        [
            "UCHAR",
            "vucD382_MXH_Reserve",
            "D382"
        ],
        [
            "UCHAR",
            "vucD383_MXH_Reserve",
            "D383"
        ],
        [
            "UCHAR",
            "vucD384_MXH_Reserve",
            "D384"
        ],
        [
            "UCHAR",
            "vucD385_MXH_Reserve",
            "D385"
        ],
        [
            "UCHAR",
            "vucD386_MXH_Reserve",
            "D386"
        ],
        [
            "UCHAR",
            "vucD387_MXH_Reserve",
            "D387"
        ],
        [
            "UCHAR",
            "vucD388_MXH_Reserve",
            "D388"
        ],
        [
            "UCHAR",
            "vucD389_MXH_Reserve",
            "D389"
        ],
        [
            "UCHAR",
            "vucD390_MXH_Reserve",
            "D390"
        ],
        [
            "UCHAR",
            "vucD391_MXH_Reserve",
            "D391"
        ],
        [
            "UCHAR",
            "vucD392_MXH_Reserve",
            "D392"
        ],
        [
            "UCHAR",
            "vucD393_MXH_Reserve",
            "D393"
        ],
        [
            "UCHAR",
            "vucD394_MXH_Reserve",
            "D394"
        ],
        [
            "UCHAR",
            "vucD395_MXH_Reserve",
            "D395"
        ],
        [
            "UCHAR",
            "vucD396_MXH_Reserve",
            "D396"
        ],
        [
            "UCHAR",
            "vucD397_MXH_Reserve",
            "D397"
        ],
        [
            "UCHAR",
            "vucD398_MXH_Reserve",
            "D398"
        ],
        [
            "UCHAR",
            "vucD399_MXH_Reserve",
            "D399"
        ],
        [
            "UCHAR",
            "vucD400_MXH_Reserve",
            "D400"
        ]
    ],
    "TAG_DRTG_DERATING_DTO": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "FLOAT",
            "flDRTG_TEMP_WATER_HIGH_DERATING",
            "ﾃﾞｨﾚｰﾃｨﾝｸﾞ用水温（高温）\t[℃]"
        ],
        [
            "FLOAT",
            "flDRTG_TEMP_WATER_LOW_DERATING",
            "ﾃﾞｨﾚｰﾃｨﾝｸﾞ用水温（低温）\t[℃]"
        ],
        [
            "FLOAT",
            "flDRTG_TEMP_PCB_DERATING",
            "ﾃﾞｨﾚｰﾃｨﾝｸﾞ用PCB温度\t\t[℃]"
        ],
        [
            "FLOAT",
            "flDRTG_TEMP_FCAP_THM_DERATING",
            "ﾃﾞｨﾚｰﾃｨﾝｸﾞ用ｷｬﾊﾟｼﾀ(ｻｰﾐｽﾀ)温度\t[℃]"
        ],
        [
            "FLOAT",
            "flDRTG_TEMP_FCAP_DERATING",
            "ﾃﾞｨﾚｰﾃｨﾝｸﾞ用ｷｬﾊﾟｼﾀ温度\t[℃]"
        ],
        [
            "FLOAT",
            "flDRTG_TEMP_IGBT_THM_PE1_DERATING",
            "ﾃﾞｨﾚｰﾃｨﾝｸﾞ用IGBT(ｻｰﾐｽﾀ)温度 PE1\t[℃]"
        ],
        [
            "FLOAT",
            "flDRTG_TEMP_IGBT_THM_PE2_DERATING",
            "ﾃﾞｨﾚｰﾃｨﾝｸﾞ用IGBT(ｻｰﾐｽﾀ)温度 PE2\t[℃]"
        ],
        [
            "FLOAT",
            "flDRTG_TEMP_IGBT_EST_PE1_DERATING",
            "ﾃﾞｨﾚｰﾃｨﾝｸﾞ用IGBT温度 PE1\t[℃]"
        ],
        [
            "FLOAT",
            "flDRTG_TEMP_IGBT_EST_PE2_DERATING",
            "ﾃﾞｨﾚｰﾃｨﾝｸﾞ用IGBT温度 PE2\t[℃]"
        ],
        [
            "FLOAT",
            "flDRTG_TEMP_FET_THM_DERATING",
            "ﾃﾞｨﾚｰﾃｨﾝｸﾞ用MOSFET(ｻｰﾐｽﾀ)温度\t[℃]"
        ],
        [
            "FLOAT",
            "flDRTG_TEMP_FET_DERATING",
            "ﾃﾞｨﾚｰﾃｨﾝｸﾞ用MOSFET温度\t[℃]"
        ],
        [
            "FLOAT",
            "flDRTG_TEMP_REACT_THM_DERATING",
            "ﾃﾞｨﾚｰﾃｨﾝｸﾞ用ﾘｱｸﾀ(ｻｰﾐｽﾀ)温度\t \t[℃]"
        ],
        [
            "FLOAT",
            "flDRTG_TEMP_REACT_DERATING",
            "ﾃﾞｨﾚｰﾃｨﾝｸﾞ用ﾘｱｸﾀ温度\t \t[℃]"
        ],
        [
            "FLOAT",
            "flDRTG_DCLNK_VOL_UPPER_DERATING",
            "ﾃﾞｨﾚｰﾃｨﾝｸﾞ用DC-Link電圧 過電圧[V]"
        ],
        [
            "FLOAT",
            "flDRTG_DCLNK_VOL_LOWER_DERATING",
            "ﾃﾞｨﾚｰﾃｨﾝｸﾞ用DC-Link電圧 低電圧[V]"
        ],
        [
            "FLOAT",
            "flDRTG_BATT_PWR_DERATING",
            "ﾃﾞｨﾚｰﾃｨﾝｸﾞ用ﾊﾞｯﾃﾘ電力 \t[W]"
        ],
        [
            "FLOAT",
            "flDRTG_TEMP_DCDC_WATER_IN_DERATING",
            "ﾃﾞｨﾚｰﾃｨﾝｸﾞ用DCDC入口水温 \t[W]"
        ]
    ],
    "IfxAsclin_Asc_ErrorFlags": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint8",
            "parityError : 1",
            "< \\brief parity error"
        ],
        [
            "uint8",
            "frameError : 1",
            "< \\brief transmit complete/pending error"
        ],
        [
            "uint8",
            "rxFifoOverflow : 1",
            "< \\brief receive FIFO overflow error"
        ],
        [
            "uint8",
            "rxFifoUnderflow : 1",
            "< \\brief receive FIFO underflow error"
        ],
        [
            "uint8",
            "txFifoOverflow : 1",
            "< \\brief transmit FIFO overflow error"
        ]
    ],
    "IfxAsclin_Asc_BaudRate": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "float32",
            "baudrate",
            "< \\brief value of the required baudrate"
        ],
        [
            "uint16",
            "prescaler",
            "< \\brief BITCON.PRESCALER, the division ratio of the predevider"
        ],
        [
            "IfxAsclin_OversamplingFactor",
            "oversampling",
            "< \\brief BITCON.OVERSAMPLING, division ratio of the baudrate post devider"
        ]
    ],
    "IfxAsclin_Asc_BitTimingControl": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxAsclin_SamplesPerBit",
            "medianFilter",
            "< \\brief BITCON.SM, number of samples per bit (1 or 3), sample mode/median filter"
        ],
        [
            "IfxAsclin_SamplePointPosition",
            "samplePointPosition",
            "< \\brief BITCON.SAMPLEPOINT, sample point position"
        ]
    ],
    "IfxAsclin_Asc_FifoControl": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxAsclin_TxFifoInletWidth",
            "inWidth",
            "< \\brief TXFIFOCON.INW, transmit FIFO inlet width"
        ],
        [
            "IfxAsclin_RxFifoOutletWidth",
            "outWidth",
            "< \\brief RXFIFOCON.OTW, receive FIFO oulet width"
        ],
        [
            "IfxAsclin_TxFifoInterruptLevel",
            "txFifoInterruptLevel",
            "< \\brief TXFIFOCON.INTLEVEL, Tx FIFO interrupt level"
        ],
        [
            "IfxAsclin_RxFifoInterruptLevel",
            "rxFifoInterruptLevel",
            "< \\brief RXFIFOCON.INTLEVEL, Rx FIFO interrupt level"
        ],
        [
            "IfxAsclin_ReceiveBufferMode",
            "buffMode",
            "< \\brief RXFIFOCON.BUFF, receive buffer mode (Rx FIFO or Rx buffer)"
        ],
        [
            "IfxAsclin_FifoInterruptMode",
            "txFifoInterruptMode",
            "< \\brief TXFIFOCON.FM, Tx FIFO interrupt generation mode"
        ],
        [
            "IfxAsclin_FifoInterruptMode",
            "rxFifoInterruptMode",
            "< \\brief RXFIFOCON.FM, Rx FIFO interrupt generation mode"
        ]
    ],
    "IfxAsclin_Asc_FrameControl": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxAsclin_IdleDelay",
            "idleDelay",
            "< \\brief FRAMECON.IDLE, idle delay"
        ],
        [
            "IfxAsclin_StopBit",
            "stopBit",
            "< \\brief FRAMECON.STOP, number of stop bits"
        ],
        [
            "IfxAsclin_FrameMode",
            "frameMode",
            "< \\brief FRAMECON.MODE, mode of operation of the module"
        ],
        [
            "IfxAsclin_ShiftDirection",
            "shiftDir",
            "< \\brief FRAMECON.MSB, shift direction"
        ],
        [
            "IfxAsclin_ParityType",
            "parityType",
            "< \\brief FRAMECON.ODD, parity type (even or odd)"
        ],
        [
            "IfxAsclin_DataLength",
            "dataLength",
            "< \\brief DATCON.DATALENGTH, data length, number of bits per transfer"
        ],
        [
            "boolean",
            "parityBit",
            "< \\brief FRAMECON.PEN, parity enable"
        ]
    ],
    "IfxAsclin_Asc_InterruptConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint16",
            "txPriority",
            "< \\brief transmit interrupt priority"
        ],
        [
            "uint16",
            "rxPriority",
            "< \\brief receive interrupt priority"
        ],
        [
            "uint16",
            "erPriority",
            "< \\brief error interrupt priority"
        ],
        [
            "IfxSrc_Tos",
            "typeOfService",
            "< \\brief type of interrupt service"
        ]
    ],
    "IfxAsclin_Asc_Pins": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IFX_CONST",
            "IfxAsclin_Cts_In  *cts",
            "< \\brief ASC clear to send (CTS) pin"
        ],
        [
            "IfxPort_InputMode",
            "ctsMode",
            "< \\brief Cts pin as input"
        ],
        [
            "IFX_CONST",
            "IfxAsclin_Rx_In   *rx",
            "< \\brief ASC Rx pin"
        ],
        [
            "IfxPort_InputMode",
            "rxMode",
            "< \\brief Rx pin as input"
        ],
        [
            "IFX_CONST",
            "IfxAsclin_Rts_Out *rts",
            "< \\brief ASC (request to send) RTS pin"
        ],
        [
            "IfxPort_OutputMode",
            "rtsMode",
            "< \\brief Rts as output"
        ],
        [
            "IFX_CONST",
            "IfxAsclin_Tx_Out  *tx",
            "< \\brief ASC Tx pin"
        ],
        [
            "IfxPort_OutputMode",
            "txMode",
            "< \\brief Tx as output"
        ],
        [
            "IfxPort_PadDriver",
            "pinDriver",
            "< \\brief pad driver"
        ]
    ],
    "IfxAsclin_Asc": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_ASCLIN",
            "*asclin",
            "< \\brief pointer to ASCLIN registers"
        ],
        [
            "Ifx_Fifo",
            "*tx",
            "< \\brief Transmit FIFO buffer"
        ],
        [
            "Ifx_Fifo",
            "*rx",
            "< \\brief Receive FIFO buffer"
        ],
        [
            "boolean",
            "txInProgress",
            "< \\brief Ongoing transfer. Will be set by IfxAsclin_Asc_initiateTransmission, and cleared by IfxAsclin_Asc_isrTransmit"
        ],
        [
            "boolean",
            "rxSwFifoOverflow",
            "< \\brief Will be set by IfxAsclin_Asc_isrReceive if the SW Fifo overflowed"
        ],
        [
            "IfxAsclin_Asc_ErrorFlagsUnion",
            "errorFlags",
            "< \\brief error reported by ASCLIN during runtime (written by IfxAsclin_Asc_isrError)"
        ],
        [
            "Ifx_DataBufferMode",
            "dataBufferMode",
            "< \\brief Rx buffer mode"
        ],
        [
            "uint32",
            "sendCount",
            "< \\brief Number of byte that are send out, this value is reset with the function Asc_If_resetSendCount()"
        ],
        [
            "Ifx_TickTime",
            "txTimestamp",
            "< \\brief Time stamp of the latest send byte"
        ]
    ],
    "IfxAsclin_Asc_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_ASCLIN",
            "*asclin",
            "< \\brief pointer to ASCLIN registers"
        ],
        [
            "IfxAsclin_Asc_BaudRate",
            "baudrate",
            "< \\brief structure for baudrate"
        ],
        [
            "IfxAsclin_Asc_BitTimingControl",
            "bitTiming",
            "< \\brief structure for bit timings"
        ],
        [
            "IfxAsclin_Asc_FrameControl",
            "frame",
            "< \\brief structure for frame control"
        ],
        [
            "IfxAsclin_Asc_FifoControl",
            "fifo",
            "< \\brief structure for FIFO control"
        ],
        [
            "IfxAsclin_Asc_InterruptConfig",
            "interrupt",
            "< \\brief structure for interrupt configuration"
        ],
        [
            "IFX_CONST",
            "IfxAsclin_Asc_Pins  *pins",
            "< \\brief structure for ASC pins"
        ],
        [
            "IfxAsclin_ClockSource",
            "clockSource",
            "< \\brief CSR.CLKSEL, clock source selection"
        ],
        [
            "IfxAsclin_Asc_ErrorFlagsUnion",
            "errorFlags",
            "< \\brief structure for error flags"
        ],
        [
            "Ifx_SizeT",
            "txBufferSize",
            "< \\brief Size of the tx buffer"
        ],
        [
            "void",
            "*txBuffer             /**< \\brief The buffer parameter must point on a free memory location where the buffer object will be Initialised.",
            "Meaning_variable_struct-None"
        ],
        [
            "Ifx_SizeT",
            "rxBufferSize",
            "< \\brief Size of the rx buffer"
        ],
        [
            "void",
            "*rxBuffer                                  /**< \\brief The buffer parameter must point on a free memory location where the buffer object will be Initialised.",
            "Meaning_variable_struct-None"
        ],
        [
            "boolean",
            "loopBack",
            "< \\brief IOCR.LB, loop back mode selection, 0 for disable, 1 for enable"
        ],
        [
            "Ifx_DataBufferMode",
            "dataBufferMode",
            "< \\brief Rx buffer mode"
        ]
    ],
    "IfxAsclin_Lin_EnabledInterrupts": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint16",
            "rxReceivedHeader : 1",
            "< \\brief Received Header"
        ],
        [
            "uint16",
            "rxReceivedResponse : 1",
            "< \\brief Received Response"
        ],
        [
            "uint16",
            "txTransmittedHeader : 1",
            "< \\brief Transmitted Header"
        ],
        [
            "uint16",
            "txTransmittedResponse : 1",
            "< \\brief Transmitted Response"
        ],
        [
            "uint16",
            "exBreakDetected : 1",
            "< \\brief Break Detected"
        ],
        [
            "uint16",
            "exTransmissionCompleted : 1",
            "< \\brief Transmission Completed"
        ],
        [
            "uint16",
            "exHeaderTimeout : 1",
            "< \\brief Header Timeout"
        ],
        [
            "uint16",
            "exResponseTimeout : 1",
            "< \\brief Response Timeout"
        ],
        [
            "uint16",
            "exLinParityError : 1",
            "< \\brief Lin Parity Error"
        ],
        [
            "uint16",
            "exLinAutobaudDetectionError : 1",
            "< \\brief Lin Autobaud Detection Error"
        ],
        [
            "uint16",
            "exLinChecksumError : 1",
            "< \\brief Lin Checksum Error"
        ],
        [
            "uint16",
            "exFramingError : 1",
            "< \\brief Framing Error"
        ],
        [
            "uint16",
            "exCollisionDetectionError : 1",
            "< \\brief Collision Detection Error"
        ],
        [
            "uint16",
            "exReceiveFIFOOverflow : 1",
            "< \\brief Receive FIFO Overflow"
        ],
        [
            "uint16",
            "exTransmitFIFOOverflow : 1",
            "< \\brief Transmit FIFO Overflow"
        ]
    ],
    "IfxAsclin_Lin_FrameControlFlags": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint16",
            "txSendHeaderOnly : 1",
            "< \\brief Flag indicating that only Header is transmitted"
        ],
        [
            "uint16",
            "txSendResponse : 1",
            "< \\brief Flag to indicate Response is transmitted"
        ],
        [
            "uint16",
            "txHeaderInProgress : 1",
            "< \\brief Flag to indicate Header transmission is initiated and is in progress"
        ],
        [
            "uint16",
            "txResponseInProgress : 1",
            "< \\brief Flag to indicate Response transmission is initiated and is in progress"
        ],
        [
            "uint16",
            "rxHeaderInProgress : 1",
            "< \\brief Flag to indicate Header reception is initiated and is in progress"
        ],
        [
            "uint16",
            "rxResponseInProgress : 1",
            "< \\brief Flag to indicate Response reception is initiated and is in progress"
        ],
        [
            "uint16",
            "txHeaderErrorOccurred : 1",
            "< \\brief Flag to indicate error occurred during transmission of Header"
        ],
        [
            "uint16",
            "txResponseErrorOccurred : 1",
            "< \\brief Flag to indicate error occurred during transmission of Response"
        ],
        [
            "uint16",
            "rxHeaderErrorOccurred : 1",
            "< \\brief Flag to indicate error occurred during reception of Header"
        ],
        [
            "uint16",
            "rxResponseErrorOccurred : 1",
            "< \\brief Flag to indicate error occurred during reception of Response"
        ]
    ],
    "IfxAsclin_Lin_AcknowledgementFlags": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint8",
            "txHeaderEnd : 1",
            "< \\brief transmit header end"
        ],
        [
            "uint8",
            "txResponseEnd : 1",
            "< \\brief transmit response end"
        ],
        [
            "uint8",
            "rxHeaderEnd : 1",
            "< \\brief receive header end"
        ],
        [
            "uint8",
            "rxResponseEnd : 1",
            "< \\brief receive response end"
        ],
        [
            "uint8",
            "txCompleted : 1",
            "< \\brief transmission completed"
        ]
    ],
    "IfxAsclin_Lin_BaudrateDetection": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "boolean",
            "abd",
            "< \\brief LINCON.ABD, autobaud detection enable"
        ],
        [
            "uint8",
            "lowerLimit",
            "< \\brief BRD.LOWERLIMIT, auto baudrate detection lowerlimit"
        ],
        [
            "uint8",
            "upperLimit",
            "< \\brief BRD.UPPERLIMIT, auto baudrate detection upperlimit"
        ],
        [
            "uint8",
            "measured         /**< \\brief BRD.MEASURED, measured time interval between the",
            "Meaning_variable_struct-None"
        ]
    ],
    "IfxAsclin_Lin_BaudrateGeneration": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "float32",
            "baudrate",
            "< \\brief value of the required baudrate"
        ],
        [
            "uint16",
            "numerator",
            "< \\brief BRG.NUMERATOR, defines the numerator of fractional divider"
        ],
        [
            "uint16",
            "denominator",
            "< \\brief BRG.DENOMINATOR, defines the denominator of fractional divider"
        ]
    ],
    "IfxAsclin_Lin_BitSamplingControl": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint8",
            "filterDepth",
            "< \\brief IOCR.DEPTH, digital glitch filter depth"
        ],
        [
            "IfxAsclin_SamplesPerBit",
            "medianFilter",
            "< \\brief BITCON.SM, no. of samples per bit 1 or 3"
        ],
        [
            "IfxAsclin_SamplePointPosition",
            "samplePointPosition",
            "< \\brief BITCON.SAMPLEPOINT, sample point position"
        ]
    ],
    "IfxAsclin_Lin_BitTimingControl": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint16",
            "prescaler",
            "< \\brief BITCON.PRESCALER, predivider to generate the baud rate"
        ],
        [
            "IfxAsclin_OversamplingFactor",
            "oversampling",
            "< \\brief BITCON.OVERSAMPLING, postdivider, used for oversampling"
        ]
    ],
    "IfxAsclin_Lin_DataControl": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxAsclin_DataLength",
            "dataLength",
            "< \\brief DATCON.DATALENGTH, data length, number of bits per transfer"
        ],
        [
            "IfxAsclin_HeaderResponseSelect",
            "headerOnly",
            "< \\brief DATCON.HO, Lin frame with header and response or header only"
        ],
        [
            "IfxAsclin_LinResponseTimeoutMode",
            "responseTimeoutMode",
            "< \\brief DATCON.RM, response mode (response or frame timeout threshold)"
        ],
        [
            "IfxAsclin_Checksum",
            "checksum",
            "< \\brief DATCON.CSM, checksum mode (classic or enhanced)"
        ],
        [
            "uint16",
            "responseTimeout",
            "< \\brief DATCON.RESPONSE, timeout limit"
        ]
    ],
    "IfxAsclin_Lin_ErrorFlags": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint8",
            "frameError : 1",
            "< \\brief frame error"
        ],
        [
            "uint8",
            "headerTimeout : 1",
            "< \\brief header timeout"
        ],
        [
            "uint8",
            "responseTimeout : 1",
            "< \\brief response timeout"
        ],
        [
            "uint8",
            "breakDetected : 1",
            "< \\brief break detected"
        ],
        [
            "uint8",
            "linParityError : 1",
            "< \\brief lin parity error"
        ],
        [
            "uint8",
            "linAutobaudDetectionError : 1",
            "< \\brief lin autobaud detection error"
        ],
        [
            "uint8",
            "linChecksumError : 1",
            "< \\brief lin checksum error"
        ],
        [
            "uint8",
            "collisionDetectionError : 1",
            "< \\brief collision detection error"
        ],
        [
            "uint8",
            "rxFifoOverflow : 1",
            "< \\brief receive FIFO overflow error"
        ],
        [
            "uint8",
            "txFifoOverflow : 1",
            "< \\brief transmit FIFO overflow error"
        ]
    ],
    "IfxAsclin_Lin_FifoControl": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxAsclin_ReceiveBufferMode",
            "buffMode",
            "< \\brief RXFIFOCON.BUF, receive buffer mode (RXFIFO or RXBuffer)"
        ],
        [
            "IfxAsclin_TxFifoInletWidth",
            "inWidth",
            "< \\brief TXFIFOCON.INW, transmit FIFO inlet width"
        ],
        [
            "IfxAsclin_RxFifoOutletWidth",
            "outWidth",
            "< \\brief RXFIFOCON.OTW, receive FIFO oulet width"
        ]
    ],
    "IfxAsclin_Lin_FrameControl": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxAsclin_IdleDelay",
            "idleDelay",
            "< \\brief FRAMECON.IDLE, idle delay"
        ],
        [
            "IfxAsclin_LeadDelay",
            "leadDelay",
            "< \\brief FRAMECON.LEAD, lead delay"
        ],
        [
            "IfxAsclin_StopBit",
            "stopBit",
            "< \\brief FRAMECON.STOP, number of stop bits"
        ],
        [
            "IfxAsclin_ParityType",
            "parityType",
            "< \\brief FRAMECON.ODD, parity type (even or odd)"
        ],
        [
            "IfxAsclin_ShiftDirection",
            "shiftDir",
            "< \\brief FRAMECON.MSB, shift direction"
        ],
        [
            "boolean",
            "parityEnable",
            "< \\brief FRAMECON.PEN, parity enable"
        ],
        [
            "boolean",
            "collisionDetectionEnable",
            "< \\brief FRAMECON.CEN, collision detection enable"
        ]
    ],
    "IfxAsclin_Lin_FrameDataControl": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint8",
            "rxResponseData[8]",
            "< \\brief Array to store received response data"
        ],
        [
            "uint8",
            "headerID",
            "< \\brief header ID"
        ],
        [
            "uint8",
            "txResponseLength",
            "< \\brief Length of transmitted response"
        ],
        [
            "uint8",
            "rxResponseLength",
            "< \\brief Length of received response"
        ],
        [
            "IfxAsclin_Lin_FrameControlFlags",
            "flags",
            "< \\brief LIN frame control flags"
        ]
    ],
    "IfxAsclin_Lin_InterruptConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint16",
            "txPriority",
            "< \\brief transmit interrupt priority"
        ],
        [
            "uint16",
            "rxPriority",
            "< \\brief receive interrupt priority"
        ],
        [
            "uint16",
            "exPriority",
            "< \\brief error interrupt priority"
        ],
        [
            "IfxSrc_Tos",
            "typeOfService",
            "< \\brief type of interrupt service"
        ],
        [
            "IfxAsclin_Lin_EnabledInterrupts",
            "enabledInterrupt",
            "< \\brief Interrupts which have to be enabled during initialisation as configured by application. Does not reflect current status of FLAGSENABLE register."
        ]
    ],
    "IfxAsclin_Lin_LinControl": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "boolean",
            "csEnable",
            "< \\brief LINCON.CSEN, hardware checksum generation and checking"
        ],
        [
            "IfxAsclin_ChecksumInjection",
            "csi",
            "< \\brief LINCON.CSI, checksum injection (not written or written) into RxFIFO"
        ],
        [
            "uint8",
            "breakLength",
            "< \\brief LINBTIMER.BREAK, break pulse generation and detection length"
        ],
        [
            "uint8",
            "headerTimeout",
            "< \\brief LINHTIMER.HEADER, header timeout threshold value"
        ]
    ],
    "IfxAsclin_Lin_Pins": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IFX_CONST",
            "IfxAsclin_Rx_In  *rx",
            "< \\brief LIN Rx pin"
        ],
        [
            "IfxPort_InputMode",
            "rxMode",
            "< \\brief rx pin as input"
        ],
        [
            "IFX_CONST",
            "IfxAsclin_Tx_Out *tx",
            "< \\brief LIN Tx pin"
        ],
        [
            "IfxPort_OutputMode",
            "txMode",
            "< \\brief tx as output"
        ],
        [
            "IfxPort_PadDriver",
            "pinDriver",
            "< \\brief pad driver"
        ]
    ],
    "IfxAsclin_Lin": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_ASCLIN",
            "*asclin",
            "< \\brief pointer to ASCLIN registers"
        ],
        [
            "IfxAsclin_Lin_FrameDataControl",
            "linFrameData",
            "< \\brief Structure for Lin Frame Data and Control"
        ],
        [
            "IfxAsclin_LinMode",
            "linMode",
            "< \\brief LINCON.MS, lin mode of operation (master or slave)"
        ],
        [
            "IfxAsclin_Lin_AcknowledgementFlags",
            "acknowledgmentFlags",
            "< \\brief structure for acknowledgement flags"
        ],
        [
            "IfxAsclin_Lin_ErrorFlags",
            "errorFlagsStatus",
            "< \\brief structure for error flags status"
        ],
        [
            "boolean",
            "receiveIdEnable",
            "< \\brief setting to receive Id in Rx Fifo after sending it"
        ],
        [
            "boolean",
            "isInterruptMode",
            "< \\brief Value to indicate if APIs work in Polling mode or Interrupt mode"
        ]
    ],
    "IfxAsclin_Lin_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_ASCLIN",
            "*asclin",
            "< \\brief pointer to ASCLIN registers"
        ],
        [
            "IfxAsclin_FrameMode",
            "frameMode",
            "< \\brief FRAMECON.MODE, mode of operation of the module (ASC, SPI, LIN)"
        ],
        [
            "IfxAsclin_LinMode",
            "linMode",
            "< \\brief LINCON.MS, lin mode of operation (master or slave)"
        ],
        [
            "IfxAsclin_Lin_BaudrateGeneration",
            "brg",
            "< \\brief structure for baudrate generation"
        ],
        [
            "IfxAsclin_Lin_BaudrateDetection",
            "brd",
            "< \\brief structure for baudrate detection"
        ],
        [
            "IfxAsclin_Lin_BitTimingControl",
            "btc",
            "< \\brief structure for bit timings"
        ],
        [
            "IfxAsclin_Lin_BitSamplingControl",
            "bsc",
            "< \\brief structure for bit sampling"
        ],
        [
            "IfxAsclin_Lin_FrameControl",
            "frame",
            "< \\brief structure for frame control"
        ],
        [
            "IfxAsclin_Lin_FifoControl",
            "fifo",
            "< \\brief structure for FIFO control"
        ],
        [
            "IfxAsclin_Lin_DataControl",
            "data",
            "< \\brief structure for data control"
        ],
        [
            "IfxAsclin_Lin_LinControl",
            "lin",
            "< \\brief structure for lin control"
        ],
        [
            "IFX_CONST",
            "IfxAsclin_Lin_Pins    *pins",
            "< \\brief structure for LIN pins"
        ],
        [
            "IfxAsclin_ClockSource",
            "clockSource",
            "< \\brief CSR.CLKSEL, clock source selection"
        ],
        [
            "IfxAsclin_RxInputSelect",
            "alti",
            "< \\brief IOCR.ALTI, Rx input (alternate input) pin selection"
        ],
        [
            "IfxAsclin_Lin_InterruptConfig",
            "interrupt",
            "< \\brief structure for lin interrupt configuration"
        ],
        [
            "boolean",
            "isInterruptMode",
            "< \\brief flag to indicate Interrupt Mode (TRUE) or Polling Mode (FALSE)"
        ],
        [
            "boolean",
            "receiveIdEnable",
            "< \\brief setting to receive Id in Rx Fifo after sending it"
        ]
    ],
    "IfxAsclin_Lin_PduType": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint8",
            "pid",
            "< \\brief PID of LIN Header"
        ],
        [
            "uint8",
            "dataLength",
            "< \\brief Length of LIN Response"
        ],
        [
            "uint8",
            "*dataPtr",
            "< \\brief Pointer for LIN Response data"
        ],
        [
            "IfxAsclin_Lin_Direction",
            "direction",
            "< \\brief Direction Control (Tx Header only, Tx both Header and Response, Tx Header and Rx Response)"
        ],
        [
            "IfxAsclin_Checksum",
            "checksumMode",
            "< \\brief LIN Checksum Mode"
        ]
    ],
    "IfxAsclin_Spi_Baudrate": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "float32",
            "baudrate",
            "< \\brief value of the required baudrate"
        ],
        [
            "uint16",
            "prescaler",
            "< \\brief BITCON.PRESCALER, predivider to generate the baud rate"
        ],
        [
            "IfxAsclin_OversamplingFactor",
            "oversampling",
            "< \\brief BITCON.OVERSAMPLING, postdivider, used for oversampling"
        ]
    ],
    "IfxAsclin_Spi_BitSamplingControl": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxAsclin_SamplesPerBit",
            "medianFilter",
            "< \\brief BITCON.SM, no. of samples per bit 1 or 3"
        ]
    ],
    "IfxAsclin_Spi_ErrorFlags": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint8",
            "frameError : 1",
            "< \\brief frame error"
        ],
        [
            "uint8",
            "rxFifoOverflow : 1",
            "< \\brief receive FIFO overflow error"
        ],
        [
            "uint8",
            "rxFifoUnderflow : 1",
            "< \\brief receive FIFO underflow error"
        ],
        [
            "uint8",
            "txFifoOverflow : 1",
            "< \\brief transmit FIFO overflow error"
        ]
    ],
    "IfxAsclin_Spi_FifoControl": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxAsclin_TxFifoInletWidth",
            "inWidth",
            "< \\brief TXFIFOCON.INW, transmit FIFO inlet width"
        ],
        [
            "IfxAsclin_TxFifoInterruptLevel",
            "txFifoInterruptLevel",
            "< \\brief TXFIFOCON.INTLEVEL, Tx FIFO interrupt level"
        ],
        [
            "IfxAsclin_RxFifoOutletWidth",
            "outWidth",
            "< \\brief RXFIFOCON.OTW, receive FIFO oulet width"
        ],
        [
            "IfxAsclin_RxFifoInterruptLevel",
            "rxFifoInterruptLevel",
            "< \\brief RXFIFOCON.INTLEVEL, Rx FIFO interrupt level"
        ],
        [
            "IfxAsclin_ReceiveBufferMode",
            "buffMode",
            "< \\brief RXFIFOCON.BUF, receive buffer mode (RXFIFO or RXBuffer)"
        ],
        [
            "IfxAsclin_FifoInterruptMode",
            "txFifoInterruptMode",
            "< \\brief TXFIFOCON.FM, Tx FIFO interrupt generation mode"
        ],
        [
            "IfxAsclin_FifoInterruptMode",
            "rxFifoInterruptMode",
            "< \\brief RXFIFOCON.FM, Rx FIFO interrupt generation mode"
        ]
    ],
    "IfxAsclin_Spi_FrameControl": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxAsclin_IdleDelay",
            "idleDelay",
            "< \\brief FRAMECON.IDLE, idle delay"
        ],
        [
            "IfxAsclin_StopBit",
            "stopBit",
            "< \\brief FRAMECON.STOP, number of stop bits"
        ],
        [
            "IfxAsclin_LeadDelay",
            "leadDelay",
            "< \\brief FRAMECON.LEAD, lead delay"
        ],
        [
            "IfxAsclin_ShiftDirection",
            "shiftDir",
            "< \\brief FRAMECON.MSB, shift direction"
        ]
    ],
    "IfxAsclin_Spi_InputOutputControl": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxAsclin_RxInputSelect",
            "alti",
            "< \\brief IOCR.ALTI, Rx input (alternate input) pin selection"
        ],
        [
            "IfxAsclin_ClockPolarity",
            "cpol",
            "< \\brief IOCR.CPOL clock polarity selection"
        ],
        [
            "IfxAsclin_SlavePolarity",
            "spol",
            "< \\brief IOCR.SPOL slave polarity selection"
        ],
        [
            "boolean",
            "loopBack",
            "< \\brief IOCR.LB, loop back mode selection, 0 for disable, 1 for enable"
        ]
    ],
    "IfxAsclin_Spi_InterruptConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint16",
            "txPriority",
            "< \\brief transmit interrupt priority"
        ],
        [
            "uint16",
            "rxPriority",
            "< \\brief receive interrupt priority"
        ],
        [
            "uint16",
            "erPriority",
            "< \\brief error interrupt priority"
        ],
        [
            "IfxSrc_Tos",
            "typeOfService",
            "< \\brief type of interrupt service"
        ]
    ],
    "IfxAsclin_Spi_Job": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "void",
            "*data",
            "< \\brief pointer to user data"
        ],
        [
            "uint32",
            "pending",
            "< \\brief job remaining (count of the data)"
        ]
    ],
    "IfxAsclin_Spi_Pins": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IFX_CONST",
            "IfxAsclin_Sclk_Out *sclk",
            "< \\brief SPI clock select pin"
        ],
        [
            "IfxPort_OutputMode",
            "sclkMode",
            "< \\brief sclk as output"
        ],
        [
            "IFX_CONST",
            "IfxAsclin_Rx_In    *rx",
            "< \\brief SPI Rx pin"
        ],
        [
            "IfxPort_InputMode",
            "rxMode",
            "< \\brief rx pin as input"
        ],
        [
            "IFX_CONST",
            "IfxAsclin_Tx_Out   *tx",
            "< \\brief SPI Tx pin"
        ],
        [
            "IfxPort_OutputMode",
            "txMode",
            "< \\brief tx as output"
        ],
        [
            "IFX_CONST",
            "IfxAsclin_Slso_Out *slso",
            "< \\brief SPI slave select pin"
        ],
        [
            "IfxPort_OutputMode",
            "slsoMode",
            "< \\brief slso as output"
        ],
        [
            "IfxPort_PadDriver",
            "pinDriver",
            "< \\brief pad driver"
        ]
    ],
    "IfxAsclin_Spi": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_ASCLIN",
            "*asclin",
            "< \\brief pointer to ASCLIN registers"
        ],
        [
            "IfxAsclin_Spi_Job",
            "txJob",
            "< \\brief structure for Tx job"
        ],
        [
            "IfxAsclin_Spi_Job",
            "rxJob",
            "< \\brief structure for Rx job"
        ],
        [
            "uint32",
            "sending",
            "< \\brief sending in progress status"
        ],
        [
            "IfxAsclin_Spi_ErrorFlags",
            "errorFlags",
            "< \\brief structure for error flags status"
        ],
        [
            "uint8",
            "dataWidth",
            "< \\brief width of the data in bytes"
        ],
        [
            "boolean",
            "transferInProgress",
            "< \\brief status of the transfer In progress"
        ]
    ],
    "IfxAsclin_Spi_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_ASCLIN",
            "*asclin",
            "< \\brief pointer to ASCLIN registers"
        ],
        [
            "IfxAsclin_FrameMode",
            "frameMode",
            "< \\brief FRAMECON.MODE, mode of operation of the module (ASC, SPI, LIN)"
        ],
        [
            "IfxAsclin_Spi_InputOutputControl",
            "inputOutput",
            "< \\brief structure for input output control"
        ],
        [
            "IfxAsclin_Spi_Baudrate",
            "baudrate",
            "< \\brief structure for baudrate"
        ],
        [
            "IfxAsclin_Spi_BitSamplingControl",
            "bitSampling",
            "< \\brief structure for bit sampling"
        ],
        [
            "IfxAsclin_Spi_FrameControl",
            "frame",
            "< \\brief structure for frame control"
        ],
        [
            "IfxAsclin_DataLength",
            "dataLength",
            "< \\brief DATCON.DATALENGTH, data length, number of bits per transfer"
        ],
        [
            "IfxAsclin_Spi_FifoControl",
            "fifo",
            "< \\brief structure for FIFO control"
        ],
        [
            "IfxAsclin_Spi_InterruptConfig",
            "interrupt",
            "< \\brief structure for interrupt configuration"
        ],
        [
            "IFX_CONST",
            "IfxAsclin_Spi_Pins    *pins",
            "< \\brief structure for SPI pins"
        ],
        [
            "IfxAsclin_ClockSource",
            "clockSource",
            "< \\brief CSR.CLKSEL, clock source selection"
        ]
    ],
    "IfxCan_Can_BaudRate": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "baudrate",
            "< \\brief Specifies the baud rate. Unit: baud"
        ],
        [
            "uint16",
            "samplePoint",
            "< \\brief Specifies the baud rate. Unit: baud"
        ],
        [
            "uint16",
            "syncJumpWidth",
            "< \\brief Synchronization Jump Width"
        ],
        [
            "uint16",
            "prescaler",
            "< \\brief Baud Rate Prescaler"
        ],
        [
            "uint8",
            "timeSegment1",
            "< \\brief Time segment before sample point"
        ],
        [
            "uint8",
            "timeSegment2",
            "< \\brief Time segment after sample point"
        ]
    ],
    "IfxCan_Can_FastBaudRate": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "baudrate",
            "< \\brief Specifies the baud rate. Unit: baud"
        ],
        [
            "uint16",
            "samplePoint",
            "< \\brief Specifies the baud rate. Unit: baud"
        ],
        [
            "uint16",
            "syncJumpWidth",
            "< \\brief Synchronization Jump Width"
        ],
        [
            "uint16",
            "prescaler",
            "< \\brief Baud Rate Prescaler"
        ],
        [
            "uint8",
            "timeSegment1",
            "< \\brief Time segment before sample point"
        ],
        [
            "uint8",
            "timeSegment2",
            "< \\brief Time segment after sample point"
        ],
        [
            "uint8",
            "tranceiverDelayOffset",
            "< \\brief transceiver delay compensation offset"
        ]
    ],
    "IfxCan_Can_FilterConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxCan_MessageIdLength",
            "messageIdLength",
            "< \\brief Message Id length (Standard / Extended)"
        ],
        [
            "uint8",
            "standardListSize",
            "< \\brief List Size Standard"
        ],
        [
            "uint8",
            "extendedListSize",
            "< \\brief List Size Extended"
        ],
        [
            "boolean",
            "rejectRemoteFramesWithStandardId",
            "< \\brief set whether to reject the remote frames with standard id."
        ],
        [
            "boolean",
            "rejectRemoteFramesWithExtendedId",
            "< \\brief set whether to reject the remote frames with extended id."
        ],
        [
            "IfxCan_NonMatchingFrame",
            "standardFilterForNonMatchingFrames",
            "< \\brief action to be taken on the frames with ids, which are not matching with the standard filter."
        ],
        [
            "IfxCan_NonMatchingFrame",
            "extendedFilterForNonMatchingFrames",
            "< \\brief action to be taken on the frames with ids, which are not matching with the extended filter."
        ]
    ],
    "IfxCan_Can_Frame": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxCan_FrameType",
            "type",
            "< \\brief Specifies the frame type"
        ],
        [
            "IfxCan_FrameMode",
            "mode",
            "< \\brief Specifies the frame mode"
        ]
    ],
    "IfxCan_Can_InterruptConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "boolean",
            "rxFifo0NewMessageEnabled",
            "< \\brief Rx FIFO 0 New Message Interrupt enable/Disable"
        ],
        [
            "boolean",
            "rxFifo0WatermarkEnabled",
            "< \\brief Rx Fifo 0 Watermark Interrupt enable/Disable"
        ],
        [
            "boolean",
            "rxFifo0FullEnabled",
            "< \\brief Rx Fifo 0 Full Interrupt enable/Disable"
        ],
        [
            "boolean",
            "rxFifo0MessageLostEnabled",
            "< \\brief Rx FIFO 0 Message Lost Interrupt enable/Disable"
        ],
        [
            "boolean",
            "rxFifo1NewMessageEnabled",
            "< \\brief Rx FIFO 1 New Message Interrupt enable/Disable"
        ],
        [
            "boolean",
            "rxFifo1WatermarkEnabled",
            "< \\brief Rx FIFO 1 Watermark Reached Interrupt enable/Disable"
        ],
        [
            "boolean",
            "rxFifo1FullEnabled",
            "< \\brief Rx FIFO 1 Full Interrupt enable/Disable"
        ],
        [
            "boolean",
            "rxFifo1MessageLostEnabled",
            "< \\brief Rx FIFO 1 Message Lost Interrupt enable/Disable"
        ],
        [
            "boolean",
            "highPriorityMessageEnabled",
            "< \\brief High Priority Message Interrupt enable/Disable"
        ],
        [
            "boolean",
            "transmissionCompletedEnabled",
            "< \\brief Transmission Completed Interrupt enable/Disable"
        ],
        [
            "boolean",
            "transmissionCancellationFinishedEnabled",
            "< \\brief Transmission Cancellation Finished Interrupt enable/Disable"
        ],
        [
            "boolean",
            "txFifoEmptyEnabled",
            "< \\brief Tx FIFO Empty Interrupt enable/Disable"
        ],
        [
            "boolean",
            "txEventFifoNewEntryEnabled",
            "< \\brief Tx Event FIFO New Entry Interrupt enable/Disable"
        ],
        [
            "boolean",
            "txEventFifoWatermarkEnabled",
            "< \\brief Tx Event FIFO Watermark Reached Interrupt enable/Disable"
        ],
        [
            "boolean",
            "txEventFifoFullEnabled",
            "< \\brief Tx Event FIFO Full Interrupt enable/Disable"
        ],
        [
            "boolean",
            "txEventFifoEventLostEnabled",
            "< \\brief Tx Event FIFO Event Lost Interrupt enable/Disable"
        ],
        [
            "boolean",
            "timestampWraparoundEnabled",
            "< \\brief Timestamp Wraparound Interrupt enable/Disable"
        ],
        [
            "boolean",
            "messageRAMAccessFailureEnabled",
            "< \\brief Message RAM Access Failure Interrupt enable/Disable"
        ],
        [
            "boolean",
            "timeoutOccurredEnabled",
            "< \\brief Timeout Occurred Interrupt enable/Disable"
        ],
        [
            "boolean",
            "messageStoredToDedicatedRxBufferEnabled",
            "< \\brief Message stored to Dedicated Rx Buffer Interrupt enable/Disable"
        ],
        [
            "boolean",
            "errorLoggingOverflowEnabled",
            "< \\brief Error Logging Overflow Interrupt enable/Disable"
        ],
        [
            "boolean",
            "errorPassiveEnabled",
            "< \\brief Error Passive Interrupt enable/Disable"
        ],
        [
            "boolean",
            "warningStatusEnabled",
            "< \\brief Warning Status Interrupt enable/Disable"
        ],
        [
            "boolean",
            "busOffStatusEnabled",
            "< \\brief Bus_Off Status Interrupt enable/Disable"
        ],
        [
            "boolean",
            "watchdogEnabled",
            "< \\brief Watchdog Interrupt enable/Disable"
        ],
        [
            "boolean",
            "protocolErrorArbitrationEnabled",
            "< \\brief Protocol Error in Arbitration phase Interrupt enable/Disable"
        ],
        [
            "boolean",
            "protocolErrorDataEnabled",
            "< \\brief Protocol Error in Data phase Interrupt enable/Disable"
        ],
        [
            "IfxCan_GroupInterruptConfig",
            "tefifo",
            "< \\brief Configuration for Transmit Event FIFO Incidents interrupts"
        ],
        [
            "IfxCan_GroupInterruptConfig",
            "hpe",
            "< \\brief Configuration for High Priority Events interrupts"
        ],
        [
            "IfxCan_GroupInterruptConfig",
            "wati",
            "< \\brief Configuration for Watermark interrupts"
        ],
        [
            "IfxCan_GroupInterruptConfig",
            "alrt",
            "< \\brief Configuration for Alerts interrupts"
        ],
        [
            "IfxCan_GroupInterruptConfig",
            "moer",
            "< \\brief Configuration for Module errors interrupts"
        ],
        [
            "IfxCan_GroupInterruptConfig",
            "safe",
            "< \\brief Configuration for Safety counter overflow interrupt"
        ],
        [
            "IfxCan_GroupInterruptConfig",
            "boff",
            "< \\brief Configuration for Bus Off interrupt"
        ],
        [
            "IfxCan_GroupInterruptConfig",
            "loi",
            "< \\brief Configuration for Last Error interrupts"
        ],
        [
            "IfxCan_GroupInterruptConfig",
            "reint",
            "< \\brief Configuration for iMessage stored in dedicated receive buffer interrupts"
        ],
        [
            "IfxCan_GroupInterruptConfig",
            "rxf1f",
            "< \\brief Configuration for Receive FIFO1 full interrupts"
        ],
        [
            "IfxCan_GroupInterruptConfig",
            "rxf0f",
            "< \\brief Configuration for Receive FIFO0 full interrupts"
        ],
        [
            "IfxCan_GroupInterruptConfig",
            "rxf1n",
            "< \\brief Configuration for Receive FIFO1 new message interrupts"
        ],
        [
            "IfxCan_GroupInterruptConfig",
            "rxf0n",
            "< \\brief Configuration for Receive FIFO0 new message interrupts"
        ],
        [
            "IfxCan_GroupInterruptConfig",
            "reti",
            "< \\brief Configuration for Receive Timeouts interrupts"
        ],
        [
            "IfxCan_GroupInterruptConfig",
            "traq",
            "< \\brief Configuration for Transmission Queue Events interrupts"
        ],
        [
            "IfxCan_GroupInterruptConfig",
            "traco",
            "< \\brief Configuration for interrupts of the transmission control"
        ]
    ],
    "IfxCan_Can_Pins": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxCan_Txd_Out",
            "*txPin",
            "< \\brief Specifies the transmit pin"
        ],
        [
            "IfxPort_OutputMode",
            "txPinMode",
            "< \\brief Specifies the transmit pin output mode IfxPort_OutputMode_pushPull"
        ],
        [
            "IfxCan_Rxd_In",
            "*rxPin",
            "< \\brief Specifies the receive pin"
        ],
        [
            "IfxPort_InputMode",
            "rxPinMode",
            "< \\brief Specifies the receive pin as input mode IfxPort_InputMode_noPullDevice"
        ],
        [
            "IfxPort_PadDriver",
            "padDriver",
            "< \\brief Pad driver IfxPort_PadDriver_cmosAutomotiveSpeed2"
        ]
    ],
    "IfxCan_Can_RxConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxCan_RxMode",
            "rxMode",
            "< \\brief Rx Buffers or FIFO 0 or combination Mode of reception"
        ],
        [
            "IfxCan_DataFieldSize",
            "rxBufferDataFieldSize",
            "< \\brief Rx Buffer Data Field Size"
        ],
        [
            "IfxCan_DataFieldSize",
            "rxFifo0DataFieldSize",
            "< \\brief Rx FIFO 0 Data Field Size"
        ],
        [
            "IfxCan_DataFieldSize",
            "rxFifo1DataFieldSize",
            "< \\brief Rx FIFO 1 Data Field Size"
        ],
        [
            "IfxCan_RxFifoMode",
            "rxFifo0OperatingMode",
            "< \\brief Rx FIFO 0 operating mode"
        ],
        [
            "IfxCan_RxFifoMode",
            "rxFifo1OperatingMode",
            "< \\brief Rx FIFO 1 operating mode"
        ],
        [
            "uint8",
            "rxFifo0WatermarkLevel",
            "< \\brief Rx FIFO 0 watermark level"
        ],
        [
            "uint8",
            "rxFifo1WatermarkLevel",
            "< \\brief Rx FIFO 1 watermark level"
        ],
        [
            "uint8",
            "rxFifo0Size",
            "< \\brief Rx FIFO 0 Size"
        ],
        [
            "uint8",
            "rxFifo1Size",
            "< \\brief Rx FIFO 1 Size"
        ]
    ],
    "IfxCan_Can_TxConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxCan_TxMode",
            "txMode",
            "< \\brief Tx FIFO/Queue Mode"
        ],
        [
            "uint8",
            "dedicatedTxBuffersNumber",
            "< \\brief Number of Dedicated Transmit Buffers"
        ],
        [
            "uint8",
            "txFifoQueueSize",
            "< \\brief Transmit FIFO/Queue Size"
        ],
        [
            "IfxCan_DataFieldSize",
            "txBufferDataFieldSize",
            "< \\brief Tx Buffer Data Field Size"
        ],
        [
            "uint8",
            "txEventFifoSize",
            "< \\brief Transmit Event FIFO Size"
        ]
    ],
    "IfxCan_Can": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_CAN",
            "*can",
            "< \\brief Specifies the pointer to the CAN registers"
        ]
    ],
    "IfxCan_Can_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_CAN",
            "*can",
            "< \\brief Specifies the pointer to the CAN registers"
        ]
    ],
    "IfxCan_Can_Node": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_CAN",
            "*can",
            "< \\brief Specifies the pointer to the CAN registers"
        ],
        [
            "Ifx_CAN_N",
            "*node",
            "< \\brief Specifies the pointer to the CAN Node registers"
        ],
        [
            "IfxCan_FrameMode",
            "frameMode",
            "< \\brief Specifies the selected frame mode"
        ],
        [
            "IfxCan_MessageRAM",
            "messageRAM",
            "< \\brief Structure for Message RAM"
        ]
    ],
    "IfxCan_Can_NodeConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_CAN",
            "*can",
            "< \\brief Specifies the pointer to the CAN registers"
        ],
        [
            "IfxCan_NodeId",
            "nodeId",
            "< \\brief Specifies the Node number of the MCan"
        ],
        [
            "IfxCan_ClockSource",
            "clockSource",
            "< \\brief Clock source"
        ],
        [
            "IfxCan_Can_Frame",
            "frame",
            "< \\brief Structure for Frame Configuration"
        ],
        [
            "IfxCan_Can_BaudRate",
            "baudRate",
            "< \\brief Structure for nominal baudrate"
        ],
        [
            "IfxCan_Can_FastBaudRate",
            "fastBaudRate",
            "< \\brief Structure for fast baudrate"
        ],
        [
            "IfxCan_Can_TxConfig",
            "txConfig",
            "< \\brief Structure for Tx handle Configuration"
        ],
        [
            "IfxCan_Can_FilterConfig",
            "filterConfig",
            "< \\brief Structure for Acceptance filter configuration"
        ],
        [
            "IfxCan_Can_RxConfig",
            "rxConfig",
            "< \\brief Structure for Rx handle Configuration"
        ],
        [
            "IfxCan_MessageRAM",
            "messageRAM",
            "< \\brief Structure for Message RAM"
        ],
        [
            "IfxCan_Can_InterruptConfig",
            "interruptConfig",
            "< \\brief Structure for Interrupt configuration"
        ],
        [
            "IFX_CONST",
            "IfxCan_Can_Pins *pins",
            "< \\brief structure for CAN pins"
        ],
        [
            "boolean",
            "busLoopbackEnabled",
            "< \\brief Internal Virtual CAN bus loopback mode enable / disable choice"
        ],
        [
            "boolean",
            "calculateBitTimingValues",
            "< \\brief Enable / Disable auto calculation of bit timing values for selected CAN node"
        ]
    ],
    "IfxCan_Filter": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint8",
            "number",
            "< \\brief Filter Number"
        ],
        [
            "IfxCan_FilterElementConfiguration",
            "elementConfiguration",
            "< \\brief *FEC, Filter Element Configuration of (standard / extended ID) filter element"
        ],
        [
            "IfxCan_FilterType",
            "type",
            "< \\brief *FT, Filter Type of (standard / extended ID) filter element"
        ],
        [
            "uint32",
            "id1",
            "< \\brief *FID1 First ID of (standard / extended ID) filter element"
        ],
        [
            "uint32",
            "id2",
            "< \\brief *FID2 Second ID of (standard / extended ID) filter element"
        ],
        [
            "IfxCan_RxBufferId",
            "rxBufferOffset",
            "< \\brief Rx Buffer number to set the offset to the Rx Buffer Start Address"
        ]
    ],
    "IfxCan_GroupInterruptConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxCan_InterruptLine",
            "interruptLine",
            "< \\brief Intterupt line to which this interruipt has to be connetced to"
        ],
        [
            "Ifx_Priority",
            "priority",
            "< \\brief Priority of the interrupt"
        ],
        [
            "IfxSrc_Tos",
            "typeOfService",
            "< \\brief Type of Service"
        ]
    ],
    "IfxCan_Message": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint8",
            "bufferNumber",
            "< \\brief (Tx / Rx) Buffer Element number"
        ],
        [
            "uint32",
            "messageId",
            "< \\brief ID, Identifier"
        ],
        [
            "boolean",
            "remoteTransmitRequest",
            "< \\brief RTR, Remote Transmit Request (enable / disable)"
        ],
        [
            "IfxCan_MessageIdLength",
            "messageIdLength",
            "< \\brief XTD, Message Id length (Standard / Extended)"
        ],
        [
            "boolean",
            "errorStateIndicator",
            "< \\brief ESI, Error State Indicator (enable / disable)"
        ],
        [
            "IfxCan_DataLengthCode",
            "dataLengthCode",
            "< \\brief DLC, Data Length Code"
        ],
        [
            "IfxCan_FrameMode",
            "frameMode",
            "< \\brief CAN frame mode"
        ],
        [
            "boolean",
            "txEventFifoControl",
            "< \\brief EFC, Tx Event FIFO Control (enable / disable)"
        ],
        [
            "boolean",
            "storeInTxFifoQueue",
            "< \\brief Write message in Tx FIFO/QUEUE"
        ],
        [
            "boolean",
            "readFromRxFifo0",
            "< \\brief Read message from Rx FIFO 0"
        ],
        [
            "boolean",
            "readFromRxFifo1",
            "< \\brief Read message from Rx FIFO 1"
        ]
    ],
    "IfxCan_MessageRAM": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "baseAddress",
            "< \\brief Message RAM base address of the CAN"
        ],
        [
            "uint16",
            "standardFilterListStartAddress",
            "< \\brief Start address of Standard Message ID filter list (32-bit word address)"
        ],
        [
            "uint16",
            "extendedFilterListStartAddress",
            "< \\brief Start address of Extended Message ID filter list (32-bit word address)"
        ],
        [
            "uint16",
            "rxFifo0StartAddress",
            "< \\brief Start address of Rx FIFO 0 in Message RAM (32-bit word address)"
        ],
        [
            "uint16",
            "rxFifo1StartAddress",
            "< \\brief Start address of Rx FIFO 1 in Message RAM (32-bit word address)"
        ],
        [
            "uint16",
            "rxBuffersStartAddress",
            "< \\brief Start address of Rx Buffers section in the Message RAM (32-bit word address)."
        ],
        [
            "uint16",
            "txEventFifoStartAddress",
            "< \\brief Start address of Tx Event FIFO in Message RAM (32-bit w ord address)"
        ],
        [
            "uint16",
            "txBuffersStartAddress",
            "< \\brief Start address of Tx Buffers section in the Message RAM (32-bit word address)."
        ]
    ],
    "IfxCcu6_Icu_Clock": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "boolean",
            "extClockEnabled",
            "< \\brief external clock enable / disable selection"
        ],
        [
            "IfxCcu6_T12hr_In",
            "*extClockInput",
            "< \\brief External input signal selection for timer 12"
        ],
        [
            "IfxCcu6_CountingInputMode",
            "countingInputMode",
            "< \\brief Input event leading to a counting action of the timer T12"
        ]
    ],
    "IfxCcu6_Icu_InterruptConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxCcu6_InterruptSource",
            "source",
            "< \\brief Interrupt source selection"
        ],
        [
            "IfxCcu6_ServiceRequest",
            "serviceRequest",
            "< \\brief Selection of service request outputs"
        ],
        [
            "uint16",
            "priority",
            "< \\brief Interrupt priority"
        ],
        [
            "IfxSrc_Tos",
            "typeOfService",
            "< \\brief type of interrupt service"
        ]
    ],
    "IfxCcu6_Icu_Pins": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IFX_CONST",
            "IfxCcu6_Cc60in_In *cc60In",
            "< \\brief CC60 input signal"
        ],
        [
            "IFX_CONST",
            "IfxCcu6_Cc61in_In *cc61In",
            "< \\brief CC61 input signal"
        ],
        [
            "IFX_CONST",
            "IfxCcu6_Cc62in_In *cc62In",
            "< \\brief CC62 input signal"
        ],
        [
            "IFX_CONST",
            "IfxCcu6_Ccpos0_In *ccpos0",
            "< \\brief CCPOS0 input signal"
        ],
        [
            "IFX_CONST",
            "IfxCcu6_Ccpos1_In *ccpos1",
            "< \\brief CCPOS2 input signal"
        ],
        [
            "IFX_CONST",
            "IfxCcu6_Ccpos2_In *ccpos2",
            "< \\brief CCPOS2 input signal"
        ],
        [
            "IfxPort_InputMode",
            "cc6xInputMode",
            "< \\brief The CC6x pin input mode which should be configured"
        ],
        [
            "IfxPort_InputMode",
            "ccposxInputMode",
            "< \\brief The CCPOSx pin input mode which should be configured"
        ],
        [
            "IFX_CONST",
            "IfxCcu6_T12hr_In  *t12hr",
            "< \\brief T12HR input signal"
        ],
        [
            "IFX_CONST",
            "IfxCcu6_T13hr_In  *t13hr",
            "< \\brief T13HR input signal"
        ],
        [
            "IfxPort_InputMode",
            "t1xhrInputMode",
            "< \\brief The T1xHR pin input mode which should be configured"
        ],
        [
            "IfxPort_PadDriver",
            "pinDriver",
            "< \\brief Pad Driver"
        ]
    ],
    "IfxCcu6_Icu_TriggerConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxCcu6_T12hr_In",
            "*extInputTrigger",
            "< \\brief External input signal selection for timer"
        ],
        [
            "IfxCcu6_ExternalTriggerMode",
            "extInputTriggerMode",
            "< \\brief Event of signal T12HR that can set the run bit T12R by HW"
        ]
    ],
    "IfxCcu6_Icu": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_CCU6",
            "*ccu6",
            "< \\brief Pointer to the base of CCU6 registers"
        ],
        [
            "float32",
            "captureFrequency",
            "< \\brief Configured CCU6 capture frequency ( set to 0 for external counting mode)"
        ]
    ],
    "IfxCcu6_Icu_Channel": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Icu",
            "base",
            "< \\brief Base ICU object"
        ],
        [
            "Ifx_CCU6",
            "*ccu6",
            "< \\brief Pointer to the base of CCU6 registers"
        ],
        [
            "IfxCcu6_Icu_TriggerConfig",
            "trigger",
            "< \\brief Structure for trigger configuration"
        ],
        [
            "IfxCcu6_T12Channel",
            "channelId",
            "< \\brief Capture compare channel of the Timer12"
        ],
        [
            "IfxCcu6_T12ChannelMode",
            "channelMode",
            "< \\brief The operating mode for the T12 channel"
        ]
    ],
    "IfxCcu6_Icu_ChannelConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Icu_Config",
            "base",
            "< \\brief Base configuration"
        ],
        [
            "Ifx_CCU6",
            "*ccu6",
            "< \\brief Pointer to the base of CCU6 registers"
        ],
        [
            "IfxCcu6_T12Channel",
            "channelId",
            "< \\brief Capture compare channel of the Timer12"
        ],
        [
            "IfxCcu6_T12ChannelMode",
            "channelMode",
            "< \\brief The operating mode for the T12 channel"
        ],
        [
            "IfxCcu6_Icu_InterruptConfig",
            "interrupt1",
            "< \\brief Structure for first interrupt configuration"
        ],
        [
            "IfxCcu6_Icu_InterruptConfig",
            "interrupt2",
            "< \\brief Structure for second interrupt configuration"
        ],
        [
            "IfxCcu6_Icu_InterruptConfig",
            "interrupt3",
            "< \\brief Structure for third interrupt configuration"
        ],
        [
            "IfxCcu6_Icu_InterruptConfig",
            "interrupt4",
            "< \\brief Structure for fourth interrupt configuration"
        ],
        [
            "IfxCcu6_Icu_TriggerConfig",
            "trigger",
            "< \\brief Structure for trigger configuration"
        ],
        [
            "IfxCcu6_Icu_Pins",
            "*pins",
            "< \\brief Structure for capture input pins"
        ],
        [
            "boolean",
            "multiInputCaptureEnabled",
            "< \\brief Choice of multi input capture"
        ],
        [
            "IfxCcu6_Timer",
            "timer",
            "< \\brief Timer handle"
        ]
    ],
    "IfxCcu6_Icu_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_CCU6",
            "*ccu6",
            "< \\brief Pointer to the base of CCU6 registers"
        ],
        [
            "float32",
            "frequency",
            "< \\brief Specify expected PWM frequency in Hertz"
        ],
        [
            "Ifx_TimerValue",
            "period",
            "< \\brief PWM period in ticks"
        ],
        [
            "IfxCcu6_Icu_Clock",
            "clock",
            "< \\brief Structure for clock configuration"
        ],
        [
            "IfxCcu6_T12CountMode",
            "countMode",
            "< \\brief Operating mode of Timer 12"
        ],
        [
            "uint16",
            "counterValue",
            "< \\brief 16-bit counter value of Timer12"
        ]
    ],
    "IfxCcu6_PwmBc_InterruptConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxCcu6_InterruptSource",
            "source",
            "< \\brief Interrupt source selection"
        ],
        [
            "IfxCcu6_ServiceRequest",
            "serviceRequest",
            "< \\brief Selection of service request outputs"
        ],
        [
            "uint16",
            "priority",
            "< \\brief Interrupt priority"
        ],
        [
            "IfxSrc_Tos",
            "typeOfService",
            "< \\brief type of interrupt service"
        ]
    ],
    "IfxCcu6_PwmBc_MultiChannelControl": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxCcu6_MultiChannelSwitchingSelect",
            "switchingSelect",
            "< \\brief Trigger request source (next multi-channel event) for the shadow transfer MCM_ST from MCMPS to MCMP"
        ],
        [
            "IfxCcu6_MultiChannelSwitchingSync",
            "switchingSync",
            "< \\brief Synchronization selection for the shadow transfer event MCM_ST"
        ]
    ],
    "IfxCcu6_PwmBc_Pins": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IFX_CONST",
            "IfxCcu6_Cc60_Out   *cc60Out",
            "< \\brief CC60 compare output CC0"
        ],
        [
            "IFX_CONST",
            "IfxCcu6_Cc61_Out   *cc61Out",
            "< \\brief CC61 compare output CC1"
        ],
        [
            "IFX_CONST",
            "IfxCcu6_Cc62_Out   *cc62Out",
            "< \\brief CC62 compare output CC2"
        ],
        [
            "IFX_CONST",
            "IfxCcu6_Cout60_Out *cout60",
            "< \\brief CC60 compare output COUT0"
        ],
        [
            "IFX_CONST",
            "IfxCcu6_Cout61_Out *cout61",
            "< \\brief CC61 compare output COUT1"
        ],
        [
            "IFX_CONST",
            "IfxCcu6_Cout62_Out *cout62",
            "< \\brief CC62 compare output COUT2"
        ],
        [
            "IFX_CONST",
            "IfxCcu6_Cout63_Out *cout63",
            "< \\brief CC63 compare output COUT3"
        ],
        [
            "IFX_CONST",
            "IfxCcu6_Ccpos0_In  *ccpos0",
            "< \\brief CCPOS0 input signal"
        ],
        [
            "IFX_CONST",
            "IfxCcu6_Ccpos1_In  *ccpos1",
            "< \\brief CCPOS2 input signal"
        ],
        [
            "IFX_CONST",
            "IfxCcu6_Ccpos2_In  *ccpos2",
            "< \\brief CCPOS2 input signal"
        ],
        [
            "IfxPort_OutputMode",
            "outputMode",
            "< \\brief The pin output mode which should be configured"
        ],
        [
            "IfxPort_PadDriver",
            "pinDriver",
            "< \\brief pad driver"
        ],
        [
            "IfxPort_InputMode",
            "inputMode",
            "< \\brief The CCPOSx pin input mode which should be configured"
        ],
        [
            "IFX_CONST",
            "IfxCcu6_T12hr_In   *t12hr",
            "< \\brief T12HR input signal"
        ],
        [
            "IFX_CONST",
            "IfxCcu6_T13hr_In   *t13hr",
            "< \\brief T13HR input signal"
        ],
        [
            "IfxPort_InputMode",
            "t1xhrInputMode",
            "< \\brief The T1xHR pin input mode which should be configured"
        ]
    ],
    "IfxCcu6_PwmBc_Timer12": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxCcu6_T12CountMode",
            "countMode",
            "< \\brief Operating mode of Timer 12"
        ],
        [
            "uint16",
            "counterValue",
            "< \\brief 16-bit counter value of Timer12"
        ]
    ],
    "IfxCcu6_PwmBc_Timer13": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint16",
            "counterValue",
            "< \\brief 16-bit counter value of Timer13"
        ],
        [
            "uint16",
            "compareValue",
            "< \\brief 16-bit comapre value of Timer12"
        ],
        [
            "IfxCcu6_T13TriggerEvent",
            "t12SyncEvent",
            "< \\brief T12 sync trigger event to start T13"
        ],
        [
            "IfxCcu6_T13TriggerDirection",
            "t12SyncDirection",
            "< \\brief Additional information to control trigger event selection"
        ]
    ],
    "IfxCcu6_PwmBc_TriggerConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxCcu6_T12hr_In",
            "*t12ExtInputTrigger",
            "< \\brief External input signal selection for timer 12"
        ],
        [
            "IfxCcu6_ExternalTriggerMode",
            "t12ExtInputTriggerMode",
            "< \\brief Event of signal T12HR that can set the run bit T12R by HW"
        ],
        [
            "IfxCcu6_T13hr_In",
            "*t13ExtInputTrigger",
            "< \\brief External input signal selection for timer 13"
        ],
        [
            "IfxCcu6_ExternalTriggerMode",
            "t13ExtInputTriggerMode",
            "< \\brief Event of signal T13HR that can set the run bit T13R by HW"
        ],
        [
            "boolean",
            "t13InSyncWithT12",
            "< \\brief Selection of Timer 13 start in sync with T12"
        ],
        [
            "boolean",
            "outputTriggerEnabled",
            "< \\brief Output trigger connection to VADC enable / disable choice"
        ],
        [
            "IfxCcu6_TrigOut",
            "outputLine",
            "< \\brief Trigger out selection"
        ],
        [
            "IfxCcu6_TrigSel",
            "outputTrigger",
            "< \\brief Trigger selection"
        ]
    ],
    "IfxCcu6_PwmBc": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "PwmHl",
            "base",
            "< \\brief Base PWMHL object"
        ],
        [
            "Ifx_CCU6",
            "*ccu6",
            "< \\brief Pointer to the base of CCU6 registers"
        ],
        [
            "IfxCcu6_PwmBc_TriggerConfig",
            "trigger",
            "< \\brief Structure for trigger configuration"
        ],
        [
            "uint8",
            "hallPatternIndex",
            "< \\brief Hall pattern index of motor control table"
        ]
    ],
    "IfxCcu6_PwmBc_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "PwmHl_Config",
            "base",
            "< \\brief Base configuration"
        ],
        [
            "Ifx_CCU6",
            "*ccu6",
            "< \\brief Pointer to the base of CCU6 registers"
        ],
        [
            "IfxCcu6_PwmBc_Timer12",
            "timer12",
            "< \\brief Structure for Timer 12"
        ],
        [
            "IfxCcu6_PwmBc_Timer13",
            "timer13",
            "< \\brief Structure for Timer 13"
        ],
        [
            "uint8",
            "hallPatternIndex",
            "< \\brief Hall pattern index of motor control table"
        ],
        [
            "IfxCcu6_HallSensorTriggerMode",
            "hallSyncEvent",
            "< \\brief Hall pattern evaluation trigger selection (HSYNC)"
        ],
        [
            "IfxCcu6_PwmBc_MultiChannelControl",
            "multiChannelControl",
            "< \\brief Structure for multichannel mode control"
        ],
        [
            "IfxCcu6_PwmBc_Pins",
            "*pins",
            "< \\brief Structure for CCU6 output pin configuration"
        ],
        [
            "IfxCcu6_PwmBc_InterruptConfig",
            "interrupt1",
            "< \\brief Structure for first interrupt configuration"
        ],
        [
            "IfxCcu6_PwmBc_InterruptConfig",
            "interrupt2",
            "< \\brief Structure for second interrupt configuration"
        ],
        [
            "IfxCcu6_PwmBc_InterruptConfig",
            "interrupt3",
            "< \\brief Structure for third interrupt configuration"
        ],
        [
            "IfxCcu6_PwmBc_InterruptConfig",
            "interrupt4",
            "< \\brief Structure for fourth interrupt configuration"
        ],
        [
            "IfxCcu6_PwmBc_TriggerConfig",
            "trigger",
            "< \\brief Structure for trigger configuration"
        ]
    ],
    "IfxCcu6_PwmHl_Base": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_TimerValue",
            "deadtime",
            "< \\brief Dead time between the top and bottom channel in ticks"
        ],
        [
            "Ifx_TimerValue",
            "minPulse",
            "< \\brief minimum pulse that is output, shorter pulse time will be output as 0% duty cycle"
        ],
        [
            "Ifx_TimerValue",
            "maxPulse",
            "< \\brief internal parameter"
        ],
        [
            "Ifx_Pwm_Mode",
            "mode",
            "< \\brief actual PWM mode"
        ],
        [
            "sint8",
            "setMode",
            "< \\brief A non zero flag indicates that the PWM mode is being modified"
        ],
        [
            "Ifx_ActiveState",
            "ccxActiveState",
            "< \\brief Top PWM active state"
        ],
        [
            "Ifx_ActiveState",
            "coutxActiveState",
            "< \\brief Bottom PWM active state"
        ],
        [
            "boolean",
            "inverted",
            "< \\brief Flag indicating the center aligned inverted mode (TRUE)"
        ],
        [
            "uint8",
            "channelCount",
            "< \\brief Number of PWM channels, one channel is made of a top and bottom channel"
        ]
    ],
    "IfxCcu6_PwmHl_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxStdIf_PwmHl_Config",
            "base",
            "< \\brief PWM HL standard interface configuration"
        ],
        [
            "IfxCcu6_TimerWithTrigger",
            "*timer",
            "< \\brief Pointer to the linked timer object"
        ],
        [
            "IfxCcu6_Cc60_Out",
            "*cc0",
            "< \\brief CC0 channel used"
        ],
        [
            "IfxCcu6_Cc61_Out",
            "*cc1",
            "< \\brief CC1 channel used"
        ],
        [
            "IfxCcu6_Cc62_Out",
            "*cc2",
            "< \\brief CC2 channel used"
        ],
        [
            "IfxCcu6_Cout60_Out",
            "*cout0",
            "< \\brief COUT0 channel used"
        ],
        [
            "IfxCcu6_Cout61_Out",
            "*cout1",
            "< \\brief COUT1 channel used"
        ],
        [
            "IfxCcu6_Cout62_Out",
            "*cout2",
            "< \\brief COUT2 channel used"
        ]
    ],
    "IfxCcu6_PwmHl_Mode": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_Pwm_Mode",
            "mode",
            "< \\brief pwm mode"
        ],
        [
            "boolean",
            "inverted",
            "< \\brief Inverted configuration for the selected mode"
        ],
        [
            "IfxCcu6_PwmHl_Update",
            "update",
            "< \\brief update call back function for the selected mode"
        ]
    ],
    "struct IfxCcu6_PwmHl_s": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxCcu6_PwmHl_Base",
            "base",
            "< \\brief Multi-channels PWM object definition (channels only)"
        ],
        [
            "IfxCcu6_TimerWithTrigger",
            "*timer",
            "< \\brief Pointer to the linked timer object"
        ],
        [
            "IfxCcu6_PwmHl_Update",
            "update",
            "< \\brief Update function for actual selected mode"
        ]
    ],
    "IfxCcu6_Timer_Clock": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "boolean",
            "t12ExtClockEnabled",
            "< \\brief Timer 12 external clock enable / disable selection"
        ],
        [
            "IfxCcu6_T12hr_In",
            "*t12ExtClockInput",
            "< \\brief External input signal selection for timer 12"
        ],
        [
            "IfxCcu6_CountingInputMode",
            "t12countingInputMode",
            "< \\brief Input event leading to a counting action of the timer T12"
        ],
        [
            "boolean",
            "t13ExtClockEnabled",
            "< \\brief Timer 13 external clock enable / disable selection"
        ],
        [
            "IfxCcu6_T13hr_In",
            "*t13ExtClockInput",
            "< \\brief External input signal selection for timer 13"
        ],
        [
            "IfxCcu6_CountingInputMode",
            "t13countingInputMode",
            "< \\brief Input event leading to a counting action of the timer T13"
        ]
    ],
    "IfxCcu6_Timer_InterruptConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxCcu6_InterruptSource",
            "source",
            "< \\brief Interrupt source selection"
        ],
        [
            "IfxCcu6_ServiceRequest",
            "serviceRequest",
            "< \\brief Selection of service request outputs"
        ],
        [
            "uint16",
            "priority",
            "< \\brief Interrupt priority"
        ],
        [
            "IfxSrc_Tos",
            "typeOfService",
            "< \\brief type of interrupt service"
        ]
    ],
    "IfxCcu6_Timer_Timer12": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxCcu6_T12CountMode",
            "countMode",
            "< \\brief Operating mode of Timer 12"
        ],
        [
            "uint16",
            "counterValue",
            "< \\brief 16-bit counter value of Timer12"
        ]
    ],
    "IfxCcu6_Timer_Timer13": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint16",
            "counterValue",
            "< \\brief 16-bit counter value of Timer13"
        ],
        [
            "IfxCcu6_T13TriggerEvent",
            "t12SyncEvent",
            "< \\brief T12 sync trigger event to start T13"
        ],
        [
            "IfxCcu6_T13TriggerDirection",
            "t12SyncDirection",
            "< \\brief Additional information to control trigger event selection"
        ]
    ],
    "IfxCcu6_Timer_TriggerConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxCcu6_T12hr_In",
            "*t12ExtInputTrigger",
            "< \\brief External input signal selection for timer 12"
        ],
        [
            "IfxCcu6_T13hr_In",
            "*t13ExtInputTrigger",
            "< \\brief External input signal selection for timer 13"
        ],
        [
            "IfxCcu6_ExternalTriggerMode",
            "extInputTriggerMode",
            "< \\brief Event of signal T1xHR that can set the run bit T1xR by HW"
        ],
        [
            "boolean",
            "t13InSyncWithT12",
            "< \\brief Selection of Timer 13 start in sync with T12"
        ]
    ],
    "IfxCcu6_Timer_Pins": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IFX_CONST",
            "IfxCcu6_T12hr_In *t12hr",
            "< \\brief T12HR input signal"
        ],
        [
            "IFX_CONST",
            "IfxCcu6_T13hr_In *t13hr",
            "< \\brief T13HR input signal"
        ],
        [
            "IfxPort_InputMode",
            "t1xhrInputMode",
            "< \\brief The T1xHR pin input mode which should be configured"
        ]
    ],
    "IfxCcu6_Timer": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Timer",
            "base",
            "< \\brief Base Timer object"
        ],
        [
            "Ifx_CCU6",
            "*ccu6",
            "< \\brief Pointer to the base of CCU6 registers"
        ],
        [
            "IfxCcu6_TimerId",
            "timer",
            "< \\brief Timer number (T12 / T13)"
        ],
        [
            "IfxCcu6_Timer_TriggerConfig",
            "trigger",
            "< \\brief Structure for trigger configuration"
        ]
    ],
    "IfxCcu6_Timer_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Timer_Config",
            "base",
            "< \\brief Base configuration"
        ],
        [
            "Ifx_CCU6",
            "*ccu6",
            "< \\brief Pointer to the base of CCU6 registers"
        ],
        [
            "IfxCcu6_TimerId",
            "timer",
            "< \\brief Timer number (T12 / T13)"
        ],
        [
            "boolean",
            "synchronousOperation",
            "< \\brief Synchronous operation selection (starting / stopping both the timers at the same time)"
        ],
        [
            "IfxCcu6_Timer_Clock",
            "clock",
            "< \\brief Structure for clock configuration"
        ],
        [
            "IfxCcu6_Timer_Timer12",
            "timer12",
            "< \\brief Structure for Timer 12"
        ],
        [
            "IfxCcu6_Timer_Timer13",
            "timer13",
            "< \\brief Structure for Timer 13"
        ],
        [
            "IfxCcu6_Timer_InterruptConfig",
            "interrupt1",
            "< \\brief Structure for first interrupt configuration"
        ],
        [
            "IfxCcu6_Timer_InterruptConfig",
            "interrupt2",
            "< \\brief Structure for second interrupt configuration"
        ],
        [
            "IfxCcu6_Timer_InterruptConfig",
            "interrupt3",
            "< \\brief Structure for third interrupt configuration"
        ],
        [
            "IfxCcu6_Timer_InterruptConfig",
            "interrupt4",
            "< \\brief Structure for fourth interrupt configuration"
        ],
        [
            "IfxCcu6_Timer_TriggerConfig",
            "trigger",
            "< \\brief Structure for trigger configuration"
        ],
        [
            "IfxCcu6_Timer_Pins",
            "*pins",
            "< \\brief Structure for CCU6 output pin configuration"
        ]
    ],
    "IfxCcu6_TimerWithTrigger_Base": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_TimerValue",
            "period",
            "< \\brief Timer period in ticks (cached value)"
        ],
        [
            "boolean",
            "triggerEnabled",
            "< \\brief If TRUE, the trigger functionality is Initialised"
        ],
        [
            "float32",
            "clockFreq",
            "< \\brief Timer input clock frequency (cached value)"
        ],
        [
            "IfxStdIf_Timer_CountDir",
            "countDir",
            "< \\brief Timer counting mode"
        ]
    ],
    "IfxCcu6_TimerWithTrigger": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxCcu6_TimerWithTrigger_Base",
            "base",
            "< \\brief Timer base structure"
        ],
        [
            "Ifx_CCU6",
            "*ccu6",
            "< \\brief CCU6 module used for the timer functionality"
        ]
    ],
    "IfxCcu6_TimerWithTrigger_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxStdIf_Timer_Config",
            "base",
            "< \\brief Standard interface timer configuration"
        ],
        [
            "Ifx_CCU6",
            "*ccu6",
            "< \\brief CCU6 module used for the timer functionality"
        ],
        [
            "IfxCcu6_Cout63_Out",
            "*triggerOut",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxCcu6_ServiceRequest",
            "serviceReqNrPeriod",
            "< \\brief Service request used for the period"
        ],
        [
            "IfxCcu6_ServiceRequest",
            "serviceReqNrTrigger",
            "< \\brief Service request used for the Trigger"
        ]
    ],
    "IfxCcu6_TPwm_Clock": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "boolean",
            "t12ExtClockEnabled",
            "< \\brief Timer 12 external clock enable / disable selection"
        ],
        [
            "IfxCcu6_T12hr_In",
            "*t12ExtClockInput",
            "< \\brief External input signal selection for timer 12"
        ],
        [
            "IfxCcu6_CountingInputMode",
            "t12countingInputMode",
            "< \\brief Input event leading to a counting action of the timer T12"
        ],
        [
            "boolean",
            "t13ExtClockEnabled",
            "< \\brief Timer 13 external clock enable / disable selection"
        ],
        [
            "IfxCcu6_T13hr_In",
            "*t13ExtClockInput",
            "< \\brief External input signal selection for timer 13"
        ],
        [
            "IfxCcu6_CountingInputMode",
            "t13countingInputMode",
            "< \\brief Input event leading to a counting action of the timer T13"
        ]
    ],
    "IfxCcu6_TPwm_InterruptConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxCcu6_InterruptSource",
            "source",
            "< \\brief Interrupt source selection"
        ],
        [
            "IfxCcu6_ServiceRequest",
            "serviceRequest",
            "< \\brief Selection of service request outputs"
        ],
        [
            "uint16",
            "priority",
            "< \\brief Interrupt priority"
        ],
        [
            "IfxSrc_Tos",
            "typeOfService",
            "< \\brief type of interrupt service"
        ]
    ],
    "IfxCcu6_TPwm_Pins": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IFX_CONST",
            "IfxCcu6_Cc60_Out   *cc60Out",
            "< \\brief CC60 compare output CC0"
        ],
        [
            "IFX_CONST",
            "IfxCcu6_Cc61_Out   *cc61Out",
            "< \\brief CC61 compare output CC1"
        ],
        [
            "IFX_CONST",
            "IfxCcu6_Cc62_Out   *cc62Out",
            "< \\brief CC62 compare output CC2"
        ],
        [
            "IFX_CONST",
            "IfxCcu6_Cout60_Out *cout60",
            "< \\brief CC60 compare output COUT0"
        ],
        [
            "IFX_CONST",
            "IfxCcu6_Cout61_Out *cout61",
            "< \\brief CC61 compare output COUT1"
        ],
        [
            "IFX_CONST",
            "IfxCcu6_Cout62_Out *cout62",
            "< \\brief CC62 compare output COUT2"
        ],
        [
            "IFX_CONST",
            "IfxCcu6_Cout63_Out *cout63",
            "< \\brief CC63 compare output COUT3"
        ],
        [
            "IfxPort_OutputMode",
            "outputMode",
            "< \\brief The pin output mode which should be configured"
        ],
        [
            "IfxPort_PadDriver",
            "pinDriver",
            "< \\brief pad driver"
        ],
        [
            "IFX_CONST",
            "IfxCcu6_T12hr_In   *t12hr",
            "< \\brief T12HR input signal"
        ],
        [
            "IFX_CONST",
            "IfxCcu6_T13hr_In   *t13hr",
            "< \\brief T13HR input signal"
        ],
        [
            "IfxPort_InputMode",
            "t1xhrInputMode",
            "< \\brief The T1xHR pin input mode which should be configured"
        ]
    ],
    "IfxCcu6_TPwm_Timer12": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxCcu6_TimerInputClock",
            "clockInput",
            "< \\brief Input clock selection (prescaler)"
        ],
        [
            "IfxCcu6_T12Channel",
            "channelId",
            "< \\brief Capture compare channel of the Timer12"
        ],
        [
            "IfxCcu6_T12ChannelMode",
            "channelMode",
            "< \\brief The operating mode for the T12 channel"
        ],
        [
            "IfxCcu6_T12CountMode",
            "countMode",
            "< \\brief Operating mode of Timer 12"
        ],
        [
            "uint16",
            "counterValue",
            "< \\brief 16-bit counter value of Timer12"
        ],
        [
            "uint8",
            "deadTimeValue",
            "< \\brief Value of the dead time to be induced"
        ],
        [
            "uint16",
            "compareValue",
            "< \\brief 16-bit comapre value of Timer12"
        ]
    ],
    "IfxCcu6_TPwm_Timer13": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxCcu6_TimerInputClock",
            "clockInput",
            "< \\brief Input clock selection (prescaler)"
        ],
        [
            "uint16",
            "counterValue",
            "< \\brief 16-bit counter value of Timer13"
        ],
        [
            "uint16",
            "compareValue",
            "< \\brief 16-bit comapre value of Timer12"
        ],
        [
            "IfxCcu6_T13TriggerEvent",
            "t12SyncEvent",
            "< \\brief T12 sync trigger event to start T13"
        ],
        [
            "IfxCcu6_T13TriggerDirection",
            "t12SyncDirection",
            "< \\brief Additional information to control trigger event selection"
        ]
    ],
    "IfxCcu6_TPwm_TriggerConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxCcu6_T12hr_In",
            "*t12ExtInputTrigger",
            "< \\brief External trigger input signal selection to start the timer 12"
        ],
        [
            "IfxCcu6_T13hr_In",
            "*t13ExtInputTrigger",
            "< \\brief External trigger input signal selection to start the timer 13"
        ],
        [
            "IfxCcu6_ExternalTriggerMode",
            "extInputTriggerMode",
            "< \\brief Event of signal T1xHR that can set the run bit T1xR by HW"
        ],
        [
            "boolean",
            "t13InSyncWithT12",
            "< \\brief Selection of Timer 13 start in sync with T12"
        ],
        [
            "boolean",
            "outputTriggerEnabled",
            "< \\brief Output trigger connection to VADC enable / disable choice"
        ],
        [
            "IfxCcu6_TrigOut",
            "outputLine",
            "< \\brief Trigger out selection"
        ],
        [
            "IfxCcu6_TrigSel",
            "outputTrigger",
            "< \\brief Output Trigger selection"
        ]
    ],
    "IfxCcu6_TPwm": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "TPwm",
            "base",
            "< \\brief Base TPWM object"
        ],
        [
            "Ifx_CCU6",
            "*ccu6",
            "< \\brief Pointer to the base of CCU6 registers"
        ],
        [
            "IfxCcu6_TimerId",
            "timer",
            "< \\brief Timer number (T12 / T13)"
        ],
        [
            "IfxCcu6_ChannelOut",
            "channelOut",
            "< \\brief Capture compare output pin selection"
        ],
        [
            "IfxCcu6_TPwm_TriggerConfig",
            "trigger",
            "< \\brief Structure for trigger configuration"
        ]
    ],
    "IfxCcu6_TPwm_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "TPwm_Config",
            "base",
            "< \\brief Base configuration"
        ],
        [
            "Ifx_CCU6",
            "*ccu6",
            "< \\brief Pointer to the base of CCU6 registers"
        ],
        [
            "IfxCcu6_TimerId",
            "timer",
            "< \\brief Timer number (T12 / T13)"
        ],
        [
            "IfxCcu6_TPwm_Clock",
            "clock",
            "< \\brief Structure for clock configuration"
        ],
        [
            "IfxCcu6_TPwm_Timer12",
            "timer12",
            "< \\brief Structure for Timer 12"
        ],
        [
            "IfxCcu6_TPwm_Timer13",
            "timer13",
            "< \\brief Structure for Timer 13"
        ],
        [
            "IfxCcu6_ChannelOut",
            "channelOut",
            "< \\brief Capture compare output pin selection"
        ],
        [
            "IfxCcu6_TPwm_Pins",
            "*pins",
            "< \\brief Structure for CCU6 output pin configuration"
        ],
        [
            "IfxCcu6_TPwm_InterruptConfig",
            "interrupt1",
            "< \\brief Structure for first interrupt configuration"
        ],
        [
            "IfxCcu6_TPwm_InterruptConfig",
            "interrupt2",
            "< \\brief Structure for second interrupt configuration"
        ],
        [
            "IfxCcu6_TPwm_InterruptConfig",
            "interrupt3",
            "< \\brief Structure for third interrupt configuration"
        ],
        [
            "IfxCcu6_TPwm_InterruptConfig",
            "interrupt4",
            "< \\brief Structure for fourth interrupt configuration"
        ],
        [
            "IfxCcu6_TPwm_TriggerConfig",
            "trigger",
            "< \\brief Structure for trigger configuration"
        ]
    ],
    "IfxCpu_Counter": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "counter",
            "< \\brief Counter value"
        ],
        [
            "boolean",
            "overlfow",
            "< \\brief sticky overlfow"
        ]
    ],
    "IfxCpu_Perf": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxCpu_Counter",
            "instruction",
            "< \\brief Instruction counter"
        ],
        [
            "IfxCpu_Counter",
            "clock",
            "< \\brief CPU clock counter"
        ],
        [
            "IfxCpu_Counter",
            "counter1",
            "< \\brief Multi counter 1"
        ],
        [
            "IfxCpu_Counter",
            "counter2",
            "< \\brief Multi counter 2"
        ],
        [
            "IfxCpu_Counter",
            "counter3",
            "< \\brief Multi counter 3"
        ]
    ],
    "cfloat32": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "float32",
            "real",
            "< \\brief Real part"
        ],
        [
            "float32",
            "imag",
            "< \\brief Imaginary part"
        ]
    ],
    "csint32": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "sint32",
            "real",
            "< \\brief Real part"
        ],
        [
            "sint32",
            "imag",
            "< \\brief Imaginary part"
        ]
    ],
    "csint16": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "sint16",
            "real",
            "< \\brief Real part"
        ],
        [
            "sint16",
            "imag",
            "< \\brief Imaginary part"
        ]
    ],
    "Ifx_CircularBuffer": [
        [
            "-",
            "\\brief Circular buffer definition.",
            "-"
        ],
        [
            "void",
            "*base",
            "< \\brief buffer base address"
        ],
        [
            "uint16",
            "index",
            "< \\brief buffer current index"
        ],
        [
            "uint16",
            "length",
            "< \\brief buffer length"
        ]
    ],
    "Ifx_IsrSetting": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint16",
            "priority",
            "Meaning_variable_struct-None"
        ],
        [
            "uint16",
            "provider",
            "Meaning_variable_struct-None"
        ]
    ],
    "IfxModule_IndexMap": [
        [
            "-",
            "\\brief Module address and index map",
            "-"
        ],
        [
            "void",
            "*module",
            "< \\brief Module address"
        ],
        [
            "sint32",
            "index",
            "< \\brief Module index"
        ]
    ],
    "Ifx_DataBufferMode_TimeStampSingle": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_TickTime",
            "timestamp",
            "Meaning_variable_struct-None"
        ],
        [
            "uint8",
            "data",
            "Meaning_variable_struct-None"
        ]
    ],
    "Ifx_DataBufferMode_TimeStampBurst": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "*",
            "Ifx_TickTime timestamp",
            "Meaning_variable_struct-None"
        ],
        [
            "*",
            "uint8 count[1]",
            "Number of valid data"
        ],
        [
            "*",
            "uint8 data[7]",
            "Meaning_variable_struct-None"
        ]
    ],
    "cfract": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "fract",
            "real",
            "< \\brief Real part"
        ],
        [
            "fract",
            "imag",
            "< \\brief Imaginary part"
        ]
    ],
    "csfract": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "sfract",
            "real",
            "< \\brief Real part"
        ],
        [
            "sfract",
            "imag",
            "< \\brief Imaginary part"
        ]
    ],
    "IfxCpu_Trap": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "unsigned int",
            "tAddr",
            "Meaning_variable_struct-None"
        ],
        [
            "unsigned int",
            "tId : 8",
            "Meaning_variable_struct-None"
        ],
        [
            "unsigned int",
            "tClass : 8",
            "Meaning_variable_struct-None"
        ],
        [
            "unsigned int",
            "tCpu : 3",
            "Meaning_variable_struct-None"
        ]
    ],
    "IfxDma_Dma": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_DMA",
            "*dma",
            "< \\brief Specifies the pointer to the DMA registers"
        ]
    ],
    "IfxDma_Dma_Channel": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_DMA",
            "*dma",
            "< \\brief Specifies the pointer to the DMA registers"
        ],
        [
            "IfxDma_ChannelId",
            "channelId",
            "< \\brief Specifies the DMA channel"
        ],
        [
            "Ifx_DMA_CH",
            "*channel",
            "< \\brief Specifies the pointer to DMA channel registers"
        ]
    ],
    "IfxDma_Dma_ChannelConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxDma_Dma",
            "*module",
            "< \\brief Specifies pointer to the IfxDma_Dma module handle"
        ],
        [
            "IfxDma_ChannelId",
            "channelId",
            "< \\brief Specifies the channel being used"
        ],
        [
            "uint32",
            "sourceAddress",
            "< \\brief Source address for the DMA channel"
        ],
        [
            "uint32",
            "destinationAddress",
            "< \\brief Destination address for the DMA channel"
        ],
        [
            "uint32",
            "shadowAddress",
            "< \\brief Initial content of shadow address for the DMA channel"
        ],
        [
            "uint32",
            "readDataCrc",
            "< \\brief Checksum for read data of the channel"
        ],
        [
            "uint32",
            "sourceDestinationAddressCrc",
            "< \\brief Checksum for source and destination address of channel"
        ],
        [
            "uint16",
            "transferCount",
            "< \\brief Number of transfers in a transaction"
        ],
        [
            "IfxDma_ChannelMove",
            "blockMode",
            "< \\brief Number of moves in a transfer"
        ],
        [
            "IfxDma_ChannelRequestMode",
            "requestMode",
            "< \\brief A service request initiates a single transfer, or the complete transaction"
        ],
        [
            "IfxDma_ChannelOperationMode",
            "operationMode",
            "< \\brief keep enable/disable the hardware channel request after a transaction"
        ],
        [
            "IfxDma_ChannelMoveSize",
            "moveSize",
            "< \\brief Read/write data size"
        ],
        [
            "IfxDma_ChannelPattern",
            "pattern",
            "< \\brief Pattern selection operation modes"
        ],
        [
            "IfxDma_ChannelRequestSource",
            "requestSource",
            "< \\brief Request of channel transfer through hardware or daisy chain. channel transfer complete interrupt of previous channel will trigger the next channel request"
        ],
        [
            "IfxDma_ChannelBusPriority",
            "busPriority",
            "< \\brief Bus priority selection"
        ],
        [
            "boolean",
            "hardwareRequestEnabled",
            "< \\brief Enabling channel transaction via hardware request"
        ],
        [
            "IfxDma_ChannelIncrementStep",
            "sourceAddressIncrementStep",
            "< \\brief Describes the address offset with which the source address should be modified after each move"
        ],
        [
            "IfxDma_ChannelIncrementDirection",
            "sourceAddressIncrementDirection",
            "< \\brief Decides whether the source address offset after each move should be added or decremented from the exisiting address"
        ],
        [
            "IfxDma_ChannelIncrementCircular",
            "sourceAddressCircularRange",
            "< \\brief Determines which part of the source address remains unchanged and therby not updated after each move"
        ],
        [
            "IfxDma_ChannelIncrementStep",
            "destinationAddressIncrementStep",
            "< \\brief Describes the address offset with which the destination address should be modified after each move"
        ],
        [
            "IfxDma_ChannelIncrementDirection",
            "destinationAddressIncrementDirection",
            "< \\brief Decides whether the destination address offset after each move should be added or decremented from the exisiting address"
        ],
        [
            "IfxDma_ChannelIncrementCircular",
            "destinationAddressCircularRange",
            "< \\brief Determines which part of the destination address remains unchanged and therby not updated after each move"
        ],
        [
            "IfxDma_ChannelShadow",
            "shadowControl",
            "< \\brief selects the shadow transfer mode"
        ],
        [
            "boolean",
            "sourceCircularBufferEnabled",
            "< \\brief Enables/Disables the source circular buffering"
        ],
        [
            "boolean",
            "destinationCircularBufferEnabled",
            "< \\brief Enables/Disables the destination circular buffering"
        ],
        [
            "boolean",
            "timestampEnabled",
            "< \\brief Enables/Disables the appendage of the time stamp after end of the last DMA move in a transaction"
        ],
        [
            "boolean",
            "wrapSourceInterruptEnabled",
            "< \\brief An interrupt should be triggered whenever source address is wrapped"
        ],
        [
            "boolean",
            "wrapDestinationInterruptEnabled",
            "< \\brief An interrupt should be triggered whenever destination address is wrapped"
        ],
        [
            "boolean",
            "channelInterruptEnabled",
            "< \\brief The channel transfer interrupt should be triggered. See also channelInterruptControl"
        ],
        [
            "IfxDma_ChannelInterruptControl",
            "channelInterruptControl",
            "< \\brief The channel transfer interrupt can either be triggered depending on the interruptRaiseThreshold, or each time the transaction count is decremented"
        ],
        [
            "uint8",
            "interruptRaiseThreshold",
            "< \\brief The value of the transferCount at which the interrupt should be raised"
        ],
        [
            "boolean",
            "transactionRequestLostInterruptEnabled",
            "< \\brief Enables/Disables the channel transaction request lost interrupt"
        ],
        [
            "Ifx_Priority",
            "channelInterruptPriority",
            "< \\brief Priority of the channel interrupt trigger"
        ],
        [
            "IfxSrc_Tos",
            "channelInterruptTypeOfService",
            "< \\brief Interrupt service provider"
        ]
    ],
    "IfxDma_Dma_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_DMA",
            "*dma",
            "< \\brief Specifies the pointer to the DMA registers"
        ]
    ],
    "IfxDts_Dts_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "boolean",
            "sensorControlDisabled",
            "< \\brief MODULE_SCU.DTSCON.SCLK, specifies the control register lock except MODULE_SCU.DTSCON.START."
        ],
        [
            "float32",
            "lowerTemperatureLimit          /**< \\brief Specifies the lower temperature limit compared against die temperature in Celsius",
            "Meaning_variable_struct-None"
        ],
        [
            "float32",
            "upperTemperatureLimit          /**< \\brief Specifies the upper temperature limit compared against die temperature in Celsius.",
            "Meaning_variable_struct-None"
        ],
        [
            "uint16",
            "isrPriority",
            "< \\brief interrupt priority"
        ],
        [
            "IfxSrc_Tos",
            "isrTypeOfService",
            "< \\brief type of interrupt service"
        ]
    ],
    "IfxEdsadc_Edsadc_ChannelPins": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IFX_CONST",
            "IfxEdsadc_Cin_In *cin",
            "< \\brief the CIN Pin which should be configured"
        ],
        [
            "IfxPort_InputMode",
            "cinMode",
            "< \\brief the CIN pin input mode which should be configured"
        ],
        [
            "IFX_CONST",
            "IfxEdsadc_Din_In *din",
            "< \\brief the DIN Pin which should be configured"
        ],
        [
            "IfxPort_InputMode",
            "dinMode",
            "< \\brief the DIN pin input mode which should be configured"
        ],
        [
            "IFX_CONST",
            "IfxEdsadc_Itr_In *itr",
            "< \\brief the ITR Pin which should be configured"
        ],
        [
            "IfxPort_InputMode",
            "itrMode",
            "< \\brief the ITR pin input mode which should be configured"
        ],
        [
            "IFX_CONST",
            "IfxEdsadc_Dsn_In *dsn",
            "< \\brief the DSN Pin which should be configured"
        ],
        [
            "IfxPort_InputMode",
            "dsnMode",
            "< \\brief the DSN pin output mode which should be configured"
        ],
        [
            "IFX_CONST",
            "IfxEdsadc_Dsp_In *dsp",
            "< \\brief the DSP Pin which should be configured"
        ],
        [
            "IfxPort_InputMode",
            "dspMode",
            "< \\brief the DSP pin output mode which should be configured"
        ],
        [
            "IfxPort_PadDriver",
            "pinDriver",
            "< \\brief Pin Driver Configuration"
        ]
    ],
    "IfxEdsadc_Edsadc_CombFilterConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint16",
            "decimationFactor",
            "< \\brief decimation rate of comb filter 4 .. 256"
        ],
        [
            "uint16",
            "startValue",
            "< \\brief 4 .. decimationFactor"
        ]
    ],
    "IfxEdsadc_Edsadc_CommonModeVoltageConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxEdsadc_FractionalRefVoltageSelection",
            "fractionalRefVoltage",
            "< \\brief Fractional Reference Voltage selection"
        ],
        [
            "IfxEdsadc_FractionalRefVoltage",
            "refVoltageEnable",
            "< \\brief Fractional Reference Voltage enable/disable"
        ],
        [
            "IfxEdsadc_HalfSupplyVoltage",
            "halfSupplyVoltge",
            "< \\brief Half supply voltage Enable/Disable"
        ],
        [
            "IfxEdsadc_CommonModeHoldVoltage",
            "commonModeHoldVoltage",
            "< \\brief Common Mode hold Voltage Enable/ Disable"
        ],
        [
            "uint8",
            "positiveInput               /**< \\brief Defines the connection of the respective positive input y to the common",
            "Meaning_variable_struct-None"
        ],
        [
            "uint8",
            "negativeInput",
            "< \\brief Defines the connection of the respective negative input y to the common mode hold voltage"
        ]
    ],
    "IfxEdsadc_Edsadc_DemodulatorConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxEdsadc_TriggerInput",
            "triggerInput",
            "< \\brief Trigger selection"
        ],
        [
            "IfxEdsadc_InputDataSource",
            "inputDataSource",
            "< \\brief Demodulator input data source selection"
        ],
        [
            "IfxEdsadc_DataStream",
            "dataStream",
            "< \\brief Data stream select"
        ],
        [
            "IfxEdsadc_SampleClockSource",
            "sampleClockSource",
            "< \\brief Demodulator sample clock source selection"
        ],
        [
            "IfxEdsadc_IntegratorTrigger",
            "integrationTrigger",
            "< \\brief Integrator trigger mode selection"
        ],
        [
            "IfxEdsadc_TimestampTrigger",
            "timestampTrigger",
            "< \\brief Timestamp trigger mode selection"
        ],
        [
            "IfxEdsadc_DataRead",
            "dataReadMode",
            "< \\brief Selects the data that is returned when register RESMx is read ()."
        ],
        [
            "boolean",
            "timeStampMode            /**< \\brief FALSE = no timeStamp",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxEdsadc_ResultDisplayMode",
            "resultDisplay",
            "< \\brief Result Display Mode (Signed./Unsigned)"
        ]
    ],
    "IfxEdsadc_Edsadc_FirFilterConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxEdsadc_MainServiceRequest",
            "serviceRequest",
            "< \\brief Service Request generation for main service request"
        ],
        [
            "IfxEdsadc_AuxServiceRequest",
            "auxServiceRequest",
            "< \\brief Service Request Generation for Auxiliary Service Request"
        ],
        [
            "IfxEdsadc_ServiceRequestFifolevel",
            "serviceRequestLevel",
            "< \\brief Service Request FIFO Level"
        ],
        [
            "IfxEdsadc_EventSelect",
            "eventSelect",
            "< \\brief Defines when a comparator event is generated."
        ],
        [
            "IfxEdsadc_OffsetCompensationFilter",
            "offsetCompensation",
            "< \\brief Offset Compensation Filter enable/disable selection"
        ],
        [
            "boolean",
            "fir0Enabled",
            "< \\brief FIR filter 0 enable/disable selection"
        ],
        [
            "boolean",
            "fir1Enabled",
            "< \\brief FIR filter 0 enable/disable selection"
        ],
        [
            "boolean",
            "rippleCompensationEnabled",
            "< \\brief Ripple Compensation Enabled"
        ],
        [
            "boolean",
            "fir1DecimateRate",
            "< \\brief FIR1 Filter Decimation Rate"
        ],
        [
            "boolean",
            "cicMode",
            "< \\brief CIC Filter mode"
        ],
        [
            "boolean",
            "prefilterEnabled",
            "< \\brief Enable/Disable the PreFilter"
        ],
        [
            "boolean",
            "calibrationTrigger",
            "< \\brief triggger the calibration"
        ],
        [
            "boolean",
            "calibrationControl",
            "< \\brief Automatic Calibration Control"
        ],
        [
            "IfxEdsadc_OvershootCompensation",
            "overshootCompensation",
            "< \\brief Overshoot Compensation Enable/Disable"
        ]
    ],
    "IfxEdsadc_Edsadc_IntegratorConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxEdsadc_IntegrationWindowSize",
            "windowSize",
            "< \\brief Integrator window size"
        ],
        [
            "uint16",
            "discardCount",
            "< \\brief Number of discarded values to after active trigger: 1 .. 64"
        ],
        [
            "uint16",
            "integrationCount",
            "< \\brief Number of integrated values after discard step: 1 .. 64"
        ],
        [
            "uint16",
            "integrationCycles",
            "< \\brief Number of integration cycles: 1 .. 16. Used only when \\ref IfxEdsadc_IntegrationWindowSize_internalControl"
        ],
        [
            "IfxEdsadc_IntegrationShiftControl",
            "shiftControl",
            "< \\brief Integrator shift control"
        ],
        [
            "IfxEdsadc_RestartFilterChain",
            "fcRestartControl",
            "< \\brief Filter Chain Restart Control"
        ]
    ],
    "IfxEdsadc_Edsadc_ModulatorConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "float32",
            "modulatorClockFreq",
            "< \\brief Modulator clock frequency"
        ],
        [
            "IfxEdsadc_InputGain",
            "inputGain",
            "< \\brief Modulator gain select of analog input path"
        ],
        [
            "IfxEdsadc_AnalogClockSyncDelay",
            "analogClockSyncDelay",
            "< \\brief Define the delay in clock cycle after sync signal"
        ],
        [
            "IfxEdsadc_InputConfig",
            "positiveInput",
            "< \\brief Modulator configuration of positive input line"
        ],
        [
            "IfxEdsadc_InputConfig",
            "negativeInput",
            "< \\brief Modulator configuration of negative input line"
        ],
        [
            "IfxEdsadc_InputPin",
            "inputPin",
            "< \\brief Modulator input pin selection"
        ],
        [
            "IfxEdsadc_dithering",
            "ditheringEnabled",
            "< \\brief Control the Dithering Function for each modulator"
        ],
        [
            "boolean",
            "integratorResetEnabled",
            "< \\brief control the modulator overload handling"
        ],
        [
            "boolean",
            "inputMuxActionControl",
            "< \\brief Defines the mechanism by which the input multiplexer is controlled"
        ],
        [
            "IfxEdsadc_InputMuxControlMode",
            "triggerEvent",
            "< \\brief Defines the condition for a trigger event to control the input multiplexer"
        ]
    ],
    "IfxEdsadc_Edsadc_RectifierConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint8",
            "signDelay",
            "< \\brief Sign delay value"
        ],
        [
            "uint8",
            "signPeriod",
            "< \\brief Sign period"
        ],
        [
            "IfxEdsadc_RectifierSignSource",
            "signSource",
            "< \\brief Rectifier sign source"
        ],
        [
            "boolean",
            "enabled",
            "< \\brief Rectification enable/disable selection"
        ]
    ],
    "IfxEdsadc_Edsadc_TimeStampCounter": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxEdsadc_TimeStampCounterClockSelection",
            "timeStampCounterClock",
            "< \\brief Timestamp Counter Clock Selection"
        ],
        [
            "IfxEdsadc_TimeStampCounterControl",
            "timeStampCounterRunControl",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxEdsadc_AnalogMux",
            "analogMuxCopy",
            "< \\brief Allows copying of bitfield AMX into bitfield TIMESTAMP"
        ]
    ],
    "IfxEdsadc_Edsadc_GainCalibrationConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint16",
            "gainFactor",
            "< \\brief Multiplication Factor for Gain Correction During Calibration(in GAINCTR register)"
        ],
        [
            "uint8",
            "cicShift",
            "Meaning_variable_struct-None"
        ],
        [
            "uint8",
            "cicDecimationRate",
            "< \\brief Decimation Rate of the CIC Filter During Calibration(GAINCTR register)"
        ],
        [
            "uint16",
            "calFactor",
            "< \\brief Multiplication Factor for Gain Calibration"
        ],
        [
            "uint16",
            "calTarget",
            "< \\brief Target Value for Calibrated Fullscale"
        ]
    ],
    "IfxEdsadc_Edsadc": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_EDSADC",
            "*edsadc",
            "< \\brief Specifies the pointer to the EDSADC module registers"
        ]
    ],
    "IfxEdsadc_Edsadc_CarrierGenConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxEdsadc_CarrierWaveformMode",
            "carrierWaveformMode",
            "< \\brief Carrier generation mode"
        ],
        [
            "float32",
            "frequency",
            "< \\brief Expected excitation frequency in Hz."
        ],
        [
            "IFX_CONST",
            "IfxEdsadc_Cgpwm_Out *pinPos",
            "< \\brief Positive-carrier pin configuration"
        ],
        [
            "IFX_CONST",
            "IfxEdsadc_Cgpwm_Out *pinNeg",
            "< \\brief Negative-carrier pin configuration"
        ],
        [
            "IfxPort_OutputMode",
            "pinMode",
            "< \\brief Carrier pins output mode"
        ],
        [
            "IfxPort_PadDriver",
            "pinDriver",
            "< \\brief Carrier pins pad driver"
        ],
        [
            "boolean",
            "inverted",
            "< \\brief Signal polarity (Normal / Inverted) selection"
        ],
        [
            "boolean",
            "bitReversed",
            "< \\brief Bit-Reverse PWM Generation (Normal / Bit reverse mode) selection"
        ]
    ],
    "IfxEdsadc_Edsadc_Channel": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_EDSADC",
            "*module",
            "< \\brief Specifies the pointer to the EDSADC module registers"
        ],
        [
            "Ifx_EDSADC_CH",
            "*channel",
            "< \\brief Specifies the pointer to the EDSADC channel registers"
        ],
        [
            "IfxEdsadc_ChannelId",
            "channelId",
            "< \\brief Channel Id"
        ]
    ],
    "IfxEdsadc_Edsadc_ChannelConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_EDSADC",
            "*module",
            "< \\brief Specifies the pointer to the EDSADC module registers"
        ],
        [
            "IfxEdsadc_ChannelId",
            "channelId",
            "< \\brief Channel Id"
        ],
        [
            "IfxEdsadc_Edsadc_FirFilterConfig",
            "firFilter",
            "< \\brief FIR filters configuration structure"
        ],
        [
            "IfxEdsadc_Edsadc_ModulatorConfig",
            "modulator",
            "< \\brief Modulator configuration structure"
        ],
        [
            "IfxEdsadc_Edsadc_DemodulatorConfig",
            "demodulator",
            "< \\brief Demodulator configuration structure"
        ],
        [
            "IfxEdsadc_Edsadc_IntegratorConfig",
            "integrator",
            "< \\brief Integrator configuration structure"
        ],
        [
            "IfxEdsadc_Edsadc_RectifierConfig",
            "rectifier",
            "< \\brief Rectifier configuration structure"
        ],
        [
            "IfxEdsadc_Edsadc_CombFilterConfig",
            "combFilter",
            "< \\brief Comb filter configuration structure"
        ],
        [
            "IfxEdsadc_Edsadc_TimeStampCounter",
            "timeStamp",
            "< \\brief Configure Time Stamp Counter"
        ],
        [
            "IfxEdsadc_Edsadc_CommonModeVoltageConfig",
            "commonMode",
            "< \\brief Common Mode Voltage Configuration"
        ],
        [
            "uint16",
            "gainFactor",
            "< \\brief Multiplication Factor for Gain Correction"
        ],
        [
            "uint8",
            "cicShift",
            "< \\brief Position of the CIC Filter Output Shifter"
        ],
        [
            "IFX_CONST",
            "IfxEdsadc_Edsadc_ChannelPins  *channelPins",
            "< \\brief Channel Pins Configuration structure"
        ],
        [
            "IfxEdsadc_Edsadc_GainCalibrationConfig",
            "gainCalibrationConfig",
            "< \\brief Configuration Settings for Gain Calibration"
        ]
    ],
    "IfxEdsadc_Edsadc_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_EDSADC",
            "*edsadc",
            "< \\brief Specifies the pointer to the EDSADC module registers"
        ],
        [
            "IfxEdsadc_DitheringIntensity",
            "ditheringIntensity",
            "< \\brief Trimming Value for the Dithering Function"
        ],
        [
            "IfxEdsadc_ModulatorClockGeneration",
            "modulatorClockMode",
            "< \\brief Defines the way the modulator clock is generated."
        ],
        [
            "IfxEdsadc_SupplyVoltageLevel",
            "supplyVoltageLevel       /**< \\brief Adjusts the analog circuitry to the supply voltage used in the application",
            "Meaning_variable_struct-None"
        ]
    ],
    "/** \\brief Initialise the config struct with default EDSADC configuration": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IFX_EXTERN",
            "void IfxEdsadc_Edsadc_initModuleConfig(IfxEdsadc_Edsadc_Config *config, Ifx_EDSADC *edsadc)",
            "Meaning_variable_struct-None"
        ],
        [
            "IFX_EXTERN",
            "void IfxEdsadc_Edsadc_initRectifier(IfxEdsadc_Edsadc_Channel *channel, const IfxEdsadc_Edsadc_RectifierConfig *config)",
            "Meaning_variable_struct-None"
        ]
    ],
    "/** \\brief Initialise the config struct with default EDSADC channel configuration": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IFX_EXTERN",
            "void IfxEdsadc_Edsadc_initChannelConfig(IfxEdsadc_Edsadc_ChannelConfig *config, IfxEdsadc_Edsadc *edsadc)",
            "Meaning_variable_struct-None"
        ]
    ],
    "IfxEdsadc_ModulatorConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "float32",
            "modulatorClockPeriod",
            "< \\brief Modulator clock period"
        ],
        [
            "IfxEdsadc_InputGain",
            "inputGain",
            "< \\brief Modulator gain select of analog input path"
        ],
        [
            "IfxEdsadc_AnalogClockSyncDelay",
            "analogClockSyncDelay",
            "< \\brief Define the delay in clock cycle after sync signal"
        ],
        [
            "IfxEdsadc_InputConfig",
            "positiveInput",
            "< \\brief Modulator configuration of positive input line"
        ],
        [
            "IfxEdsadc_InputConfig",
            "negativeInput",
            "< \\brief Modulator configuration of negative input line"
        ],
        [
            "IfxEdsadc_InputPin",
            "inputPin",
            "< \\brief Modulator input pin selection"
        ],
        [
            "IfxEdsadc_dithering",
            "ditheringEnabled",
            "< \\brief Control the Dithering Function for each modulator"
        ],
        [
            "boolean",
            "integratorResetEnabled",
            "< \\brief Control the modulator overload handling"
        ],
        [
            "boolean",
            "inputMuxActionControl",
            "< \\brief Defines the mechanism by which the input multiplexer is controlled"
        ],
        [
            "IfxEdsadc_InputMuxControlMode",
            "triggerEvent",
            "< \\brief Defines the condition for a trigger event to control the input multiplexer"
        ]
    ],
    "IfxEray_Eray_Gtu01Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "microticksPerCycle",
            "< \\brief Duration of the communication cycle in Microticks."
        ]
    ],
    "IfxEray_Eray_Gtu02Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint16",
            "macroticksPerCycle",
            "< \\brief Duration of the communication cycle in Macroticks."
        ],
        [
            "uint8",
            "maxSyncFrames",
            "< \\brief Maximum number of sync frames in a cluster."
        ]
    ],
    "IfxEray_Eray_Gtu03Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint8",
            "channelAMicrotickInitialOffset",
            "< \\brief difference between adjacent time reference points on channel A in microticks."
        ],
        [
            "uint8",
            "channelBMicrotickInitialOffset",
            "< \\brief difference between adjacent time reference points on channel B in microticks."
        ],
        [
            "uint8",
            "channelAMacrotickInitialOffset",
            "< \\brief difference between two adjacent static slots on channel A in macroticks."
        ],
        [
            "uint8",
            "channelBMacrotickInitialOffset",
            "< \\brief difference between two adjacent static slots on channel B in macroticks."
        ]
    ],
    "IfxEray_Eray_Gtu04Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint16",
            "networkStartIdleTime",
            "< \\brief starting point of Network Idle Time Phase."
        ],
        [
            "uint16",
            "correctionOffset",
            "< \\brief offset correction start point."
        ]
    ],
    "IfxEray_Eray_Gtu05Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint8",
            "channelAReceptionDelay",
            "< \\brief reception delay on channel A."
        ],
        [
            "uint8",
            "channelBReceptionDelay",
            "< \\brief reception delay on channel B."
        ],
        [
            "uint8",
            "clusterDrift",
            "< \\brief cluster drift damping value used in clock synchronization."
        ],
        [
            "uint8",
            "decodingCorrection",
            "< \\brief decoding correction to determine the primary time reference point."
        ]
    ],
    "IfxEray_Eray_Gtu06Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint16",
            "acceptedStartupDeviation",
            "< \\brief expanded range of measured deviation for startup Frames during integration."
        ],
        [
            "uint16",
            "maxDriftOffset",
            "< \\brief maximum drift offset between two nodes."
        ]
    ],
    "IfxEray_Eray_Gtu07Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint16",
            "staticSlotLength",
            "< \\brief duration of static slot in macroticks."
        ],
        [
            "uint16",
            "staticSlotsCount",
            "< \\brief number of static slots in a communication cycle."
        ]
    ],
    "IfxEray_Eray_Gtu08Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint8",
            "dynamicSlotLength",
            "< \\brief duration of dynamic slot in macroticks."
        ],
        [
            "uint16",
            "dynamicSlotCount",
            "< \\brief number of dynamic slots in a communication cycle."
        ]
    ],
    "IfxEray_Eray_Gtu09Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint8",
            "staticActionPoint",
            "< \\brief static slots and symbol window action point."
        ],
        [
            "uint8",
            "dynamicActionPoint",
            "< \\brief dynamic slots action point."
        ],
        [
            "IfxEray_IdleDynamicSlots",
            "idleDynamicSlots",
            "< \\brief duration of dynamic slot idle phase."
        ]
    ],
    "IfxEray_Eray_Gtu10Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint16",
            "maxOffsetCorrection",
            "< \\brief maximum offset correction to be applied by the internal clock synchronization algorithm."
        ],
        [
            "uint16",
            "maxRateCorrection",
            "< \\brief maximum rate correction to be applied by the internal clock synchronization algorithm."
        ]
    ],
    "IfxEray_Eray_Gtu11Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxEray_ExternalOffsetCorrection",
            "externalOffsetCorrection",
            "< \\brief External clock offset correction value."
        ],
        [
            "IfxEray_ExternalRateCorrection",
            "externalRateCorrection",
            "< \\brief External clock rate correction value."
        ],
        [
            "IfxEray_ExternalOffset",
            "externalOffset",
            "< \\brief External offset correction control."
        ],
        [
            "IfxEray_ExternalRate",
            "externalRate",
            "< \\brief External rate correction control."
        ]
    ],
    "IfxEray_Eray_GTUConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxEray_Eray_Gtu01Config",
            "gtu01Config",
            "< \\brief GTU01 configuration."
        ],
        [
            "IfxEray_Eray_Gtu02Config",
            "gtu02Config",
            "< \\brief GTU02 configuration."
        ],
        [
            "IfxEray_Eray_Gtu03Config",
            "gtu03Config",
            "< \\brief GTU03 configuration."
        ],
        [
            "IfxEray_Eray_Gtu04Config",
            "gtu04Config",
            "< \\brief GTU04 configuration."
        ],
        [
            "IfxEray_Eray_Gtu05Config",
            "gtu05Config",
            "< \\brief GTU05 configuration."
        ],
        [
            "IfxEray_Eray_Gtu06Config",
            "gtu06Config",
            "< \\brief GTU06 configuration."
        ],
        [
            "IfxEray_Eray_Gtu07Config",
            "gtu07Config",
            "< \\brief GTU07 configuration."
        ],
        [
            "IfxEray_Eray_Gtu08Config",
            "gtu08Config",
            "< \\brief GTU08 configuration."
        ],
        [
            "IfxEray_Eray_Gtu09Config",
            "gtu09Config",
            "< \\brief GTU09 configuration."
        ],
        [
            "IfxEray_Eray_Gtu10Config",
            "gtu10Config",
            "< \\brief GTU10 configuration."
        ],
        [
            "IfxEray_Eray_Gtu11Config",
            "gtu11Config",
            "< \\brief GTU11 configuration."
        ]
    ],
    "IfxEray_Eray_NodeA": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxPort_InputMode",
            "rxInMode",
            "< \\brief the RX pin input mode which should be configured"
        ],
        [
            "IfxPort_OutputMode",
            "txOutMode",
            "< \\brief the TX pin output mode which should be configured."
        ],
        [
            "IfxPort_PadDriver",
            "pinDriver",
            "< \\brief the pad driver mode which should be configured."
        ],
        [
            "IfxPort_OutputMode",
            "txEnOutMode",
            "< \\brief the TXEN pin output mode which should be configured."
        ],
        [
            "IFX_CONST",
            "IfxEray_Rxd_In   *rxIn",
            "< \\brief the RX Pin which should be configured."
        ],
        [
            "IFX_CONST",
            "IfxEray_Txd_Out  *txOut",
            "< \\brief the TX Pin which should be configured."
        ],
        [
            "IFX_CONST",
            "IfxEray_Txen_Out *txEnOut",
            "< \\brief the TXEN Pin which should be configured."
        ]
    ],
    "IfxEray_Eray_NodeB": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxPort_InputMode",
            "rxInMode",
            "< \\brief the RX pin input mode which should be configured"
        ],
        [
            "IfxPort_OutputMode",
            "txOutMode",
            "< \\brief the TX pin output mode which should be configured."
        ],
        [
            "IfxPort_PadDriver",
            "pinDriver",
            "< \\brief the pad driver mode which should be configured."
        ],
        [
            "IfxPort_OutputMode",
            "txEnOutMode",
            "< \\brief the TXEN pin output mode which should be configured."
        ],
        [
            "IFX_CONST",
            "IfxEray_Rxd_In   *rxIn",
            "< \\brief the RX Pin which should be configured."
        ],
        [
            "IFX_CONST",
            "IfxEray_Txd_Out  *txOut",
            "< \\brief the TX Pin which should be configured."
        ],
        [
            "IFX_CONST",
            "IfxEray_Txen_Out *txEnOut",
            "< \\brief the TXEN Pin which should be configured."
        ]
    ],
    "IfxEray_Eray_Prtc1Control": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint8",
            "collisionAvoidanceDuration",
            "< \\brief accepted duration of collision avoidance symbol."
        ],
        [
            "IfxEray_StrobePosition",
            "strobePosition",
            "< \\brief sample count value for strobing."
        ],
        [
            "IfxEray_Baudrate",
            "baudrate",
            "< \\brief baud rate on the flexray bus."
        ],
        [
            "uint8",
            "receiveWakeupTestDuration",
            "< \\brief duration of received wakeup pattern in bit times."
        ],
        [
            "uint8",
            "transmitWakeupRepetitions",
            "< \\brief duration of transmitted wakeup pattern in bit times."
        ],
        [
            "uint16",
            "transmissionStartTime",
            "< \\brief duration of transmission start time."
        ]
    ],
    "IfxEray_Eray_Prtc2Control": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint8",
            "receiveWakeupIdleTime",
            "< \\brief duration of received wakeup symbol idle phase."
        ],
        [
            "uint8",
            "receiveWakeupLowTime",
            "< \\brief duration of received wakeup symbol low phase."
        ],
        [
            "uint8",
            "transmitWakeupIdleTime",
            "< \\brief duration of transmit wakeup symbol idle phase."
        ],
        [
            "uint8",
            "transmitWakeupLowTime",
            "< \\brief duration of transmit wakeup symbol low phase."
        ]
    ],
    "IfxEray_Eray_Succ1Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "boolean",
            "startupFrameTransmitted",
            "< \\brief whether the key slot is used to transmit startup Frames."
        ],
        [
            "boolean",
            "syncFrameTransmitted",
            "< \\brief whether the key slot is used to transmit SYNC Frames."
        ],
        [
            "uint8",
            "maxColdStartAttempts",
            "< \\brief maximum number of attempts that a cold starting node is permitted."
        ],
        [
            "uint8",
            "numberOfCyclePairsForActive",
            "< \\brief number of even / odd cycle pairs that must have valid clock correction terms."
        ],
        [
            "IfxEray_WakeupChannel",
            "wakeupPatternChannel",
            "< \\brief Wakeup pattern carry channel"
        ],
        [
            "IfxEray_TransmissionSlotMode",
            "transmissionSlotMode",
            "< \\brief Initial transmission mode."
        ],
        [
            "boolean",
            "clockSyncErrorHalt",
            "< \\brief transition to HALT state due to a clock synchronization error."
        ],
        [
            "boolean",
            "channelASymbolTransmitted",
            "< \\brief selects channel A for MTS symbol transmission."
        ],
        [
            "boolean",
            "channelBSymbolTransmitted",
            "< \\brief selects channel B for MTS symbol transmission"
        ],
        [
            "boolean",
            "channelAConnectedNode",
            "< \\brief whether the node is connected to channel A."
        ],
        [
            "boolean",
            "channelBConnectedNode",
            "< \\brief whether the node is connected to channel B."
        ]
    ],
    "IfxEray_Eray_Succ2Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "listenTimeOut",
            "< \\brief wakeup or startup listen timeout in microticks."
        ],
        [
            "IfxEray_ListenTimeOutNoise",
            "listenTimeOutNoise",
            "< \\brief upper limit for startup and wakeup listen timeout in the presence of noise."
        ]
    ],
    "IfxEray_Eray_Succ3Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint8",
            "clockCorrectionCyclesPassive",
            "< \\brief maximum number of cycles missing clock correction lead active to passive state."
        ],
        [
            "uint8",
            "clockCorrectionCyclesHalt",
            "< \\brief maximum number of cycles missing clock correctionlead to active or passive to halt."
        ]
    ],
    "IfxEray_Eray_ControllerConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "networkVectorLength",
            "< \\brief length of network management vector."
        ],
        [
            "uint8",
            "staticFramepayload",
            "< \\brief payload length of static frame in double bytes."
        ],
        [
            "uint8",
            "latestTransmissionStart",
            "< \\brief number of dynamic slots before inhibit frame transmission in dynamic segment."
        ],
        [
            "IfxEray_Eray_GTUConfig",
            "gtuConfig",
            "< \\brief gloabl timing unit configuration structure."
        ],
        [
            "IfxEray_Eray_Succ1Config",
            "succ1Config",
            "< \\brief communication controller control properties."
        ],
        [
            "IfxEray_Eray_Succ2Config",
            "succ2Config",
            "< \\brief communication listen timeout properties."
        ],
        [
            "IfxEray_Eray_Succ3Config",
            "succ3Config",
            "< \\brief clock correction fail properties."
        ],
        [
            "IfxEray_Eray_Prtc1Control",
            "prtc1Control",
            "< \\brief protocol operation control properties."
        ],
        [
            "IfxEray_Eray_Prtc2Control",
            "prtc2Control",
            "< \\brief wakeup symbol control properties."
        ]
    ],
    "IfxEray_Eray_Interrupt": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint16",
            "int0Priority",
            "< \\brief the interrupt line 0 priority. Always 1 since all interrupts are handled at a time."
        ],
        [
            "uint16",
            "int1Priority",
            "< \\brief the interrupt line 1 priority. Always 1 since all interrupts are handled at a time."
        ],
        [
            "uint16",
            "tint0Priority",
            "< \\brief the timer interrupt 0 priority. Always 1 since all interrupts are handled at a time."
        ],
        [
            "uint16",
            "tint1Priority",
            "< \\brief the timer interrupt 1 priority. Always 1 since all interrupts are handled at a time."
        ],
        [
            "uint16",
            "ndat0Priority",
            "< \\brief the new data interrupt 0 priority. Always 1 since all interrupts are handled at a time."
        ],
        [
            "uint16",
            "ndat1Priority",
            "< \\brief the new data interrupt 1 priority. Always 1 since all interrupts are handled at a time."
        ],
        [
            "uint16",
            "mbsc0Priority",
            "< \\brief the message buffer status changed interrupt 0 priority. Always 1 since all interrupts are handled at a time."
        ],
        [
            "uint16",
            "mbsc1Priority",
            "< \\brief the message buffer status changed interrupt 1 priority. Always 1 since all interrupts are handled at a time."
        ],
        [
            "uint16",
            "ibusyPriority",
            "< \\brief the inputput buffer interrupt priority. Always 1 since all interrupts are handled at a time."
        ],
        [
            "uint16",
            "obusyPriority",
            "< \\brief the output buffer interrupt priority. Always 1 since all interrupts are handled at a time."
        ],
        [
            "IfxSrc_Tos",
            "int0IsrProvider",
            "< \\brief the interrupt line 0 service provider. CPU or DMA."
        ],
        [
            "IfxSrc_Tos",
            "int1IsrProvider",
            "< \\brief the interrupt line 1 service provider. CPU or DMA."
        ],
        [
            "IfxSrc_Tos",
            "tint0IsrProvider",
            "< \\brief the timer interrupt line 0 service provider. CPU or DMA."
        ],
        [
            "IfxSrc_Tos",
            "tint1IsrProvider",
            "< \\brief the timer interrupt line 1 service provider. CPU or DMA."
        ],
        [
            "IfxSrc_Tos",
            "ndat0IsrProvider",
            "< \\brief the new data interrupt 0 service provider. CPU or DMA."
        ],
        [
            "IfxSrc_Tos",
            "ndat1IsrProvider",
            "< \\brief the new data interrupt 1 service provider. CPU or DMA."
        ],
        [
            "IfxSrc_Tos",
            "mbsc0IsrProvider",
            "< \\brief the message buffer status changed interrupt 0 service provider. CPU or DMA."
        ],
        [
            "IfxSrc_Tos",
            "mbsc1IsrProvider",
            "< \\brief the message buffer status changed interrupt 1 service provider. CPU or DMA."
        ],
        [
            "IfxSrc_Tos",
            "ibusyIsrProvider",
            "< \\brief the input buffer interrupt service provider. CPU or DMA."
        ],
        [
            "IfxSrc_Tos",
            "obusyIsrProvider",
            "< \\brief the output buffer interrupt service provider. CPU or DMA."
        ]
    ],
    "IfxEray_Eray_MessageRAMConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint8",
            "firstDynamicBuffer",
            "< \\brief first dynamic buffer index."
        ],
        [
            "uint8",
            "numberOfMessageBuffers",
            "< \\brief last configured buffer."
        ],
        [
            "uint32",
            "fifoBufferStartIndex",
            "< \\brief message buffers assigned FIFO."
        ],
        [
            "uint8",
            "fifoDepth",
            "< \\brief fifo critical level."
        ],
        [
            "uint16",
            "frameIdFilter",
            "< \\brief Frame ID  used for rejection filtering."
        ],
        [
            "IfxEray_ReceiveChannel",
            "receiveChannel",
            "< \\brief FIFO receive channel."
        ],
        [
            "uint16",
            "rejectedFrameId",
            "< \\brief frame ID to be rejected by the FIFO."
        ],
        [
            "uint8",
            "filteredCycleNumber",
            "< \\brief the cycle set to which Frame ID and channel rejection filter are applied."
        ],
        [
            "boolean",
            "staticFifoDisabled",
            "< \\brief fifo is not used in static segment."
        ],
        [
            "boolean",
            "fifoNullFramesRejected",
            "< \\brief whether null frames stored in fifo or not."
        ],
        [
            "boolean",
            "bufferReconfigEnabled",
            "< \\brief whether reconfiguration of message buffers is enabled or not."
        ],
        [
            "boolean",
            "fifoConfigured",
            "< \\brief Whether receive FIFO configured or not."
        ],
        [
            "IfxEray_Header",
            "*header[128]",
            "< \\brief Header section of message buffer."
        ],
        [
            "IfxEray_SlotConfig",
            "*slotControl[128]",
            "< \\brief Transmit control properties."
        ],
        [
            "uint32",
            "*data[128]",
            "< \\brief data section of message buffer."
        ]
    ],
    "IfxEray_Eray_Pins": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IFX_CONST",
            "IfxEray_Eray_NodeA *nodeAPins",
            "< \\brief Pins configuration structure for Node A."
        ],
        [
            "IFX_CONST",
            "IfxEray_Eray_NodeB *nodeBPins",
            "< \\brief Pins configuration structure for Node B."
        ]
    ],
    "IfxEray_Eray": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_ERAY",
            "*eray",
            "< \\brief pointer to ERAY module registers."
        ]
    ],
    "IfxEray_Eray_BufferReconfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxEray_Header",
            "*header",
            "< \\brief header of a reconfigurable buffer."
        ],
        [
            "uint32",
            "data[64]",
            "< \\brief data section of a reconfigurable buffer."
        ],
        [
            "IfxEray_SlotConfig",
            "*slotControl",
            "< \\brief message buffer configuration in message RAM."
        ]
    ],
    "IfxEray_Eray_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_ERAY",
            "*module",
            "< \\brief pointer to ERAY module registers."
        ],
        [
            "IfxEray_Eray_Interrupt",
            "interrupt",
            "< \\brief Interrupt control properties."
        ]
    ],
    "IfxEray_Eray_NodeConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxEray_Eray_MessageRAMConfig",
            "messageRAMConfig",
            "< \\brief Message RAM configuration structure."
        ],
        [
            "IfxEray_Eray_ControllerConfig",
            "controllerConfig",
            "< \\brief Communication Controller configuration structure."
        ],
        [
            "IFX_CONST",
            "IfxEray_Eray_Pins  *pins",
            "< \\brief Pins configuration structure."
        ]
    ],
    "IfxEray_Eray_ReceiveControl": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "boolean",
            "headerReceived",
            "< \\brief whether header selected for transfer from Message RAM to Output Buffer or not."
        ],
        [
            "boolean",
            "dataReceived",
            "< \\brief whether data selected for transfer from Message RAM to Output Buffer or not."
        ],
        [
            "boolean",
            "swapRequested",
            "< \\brief whether output buffer shadow and output buffer host are swapped or not."
        ],
        [
            "boolean",
            "receiveRequested",
            "< \\brief"
        ],
        [
            "uint8",
            "bufferIndex",
            "< \\brief buffer index in the Message RAM."
        ]
    ],
    "IfxEray_Eray_ReceivedFrame": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxEray_ReceivedHeader",
            "header",
            "< \\brief received header in a frame."
        ],
        [
            "uint32",
            "data[64]",
            "< \\brief received data in a frame."
        ]
    ],
    "IfxEray_Eray_TransmitControl": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "boolean",
            "headerTransfered",
            "< \\brief whether header section of frame is transfered or not."
        ],
        [
            "boolean",
            "dataTransfered",
            "< \\brief whether data section of message buffer is transfered or not."
        ],
        [
            "boolean",
            "transferRequested",
            "< \\brief whether frame in a slot is transfered or not."
        ],
        [
            "uint8",
            "bufferIndex",
            "< \\brief buffer index which gives slot for transfers."
        ]
    ],
    "IfxEray_Header": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint16",
            "frameId",
            "< \\brief slot ID of the selected Message Buffer."
        ],
        [
            "uint8",
            "cycleCode",
            "< \\brief the cycle set used for cycle counter filtering."
        ],
        [
            "boolean",
            "channelAFiltered",
            "< \\brief channel A serves as a control for transmit and filter for receive buffers."
        ],
        [
            "boolean",
            "channelBFiltered",
            "< \\brief channel B serves as a control for transmit and filter for receive buffers."
        ],
        [
            "IfxEray_BufferDirection",
            "bufferDirection",
            "< \\brief selects buffer as a transmit buffer or as a receive buffer."
        ],
        [
            "boolean",
            "transmitPayloadIndicatior",
            "< \\brief weather payload indicator is set or not."
        ],
        [
            "IfxEray_TransmissionMode",
            "transmissionMode",
            "< \\brief transmission mode of Header."
        ],
        [
            "boolean",
            "bufferServiceEnabled",
            "< \\brief wether buffer service request is enabled or not."
        ],
        [
            "uint8",
            "payloadLength",
            "< \\brief length of data section."
        ],
        [
            "uint16",
            "dataPointer",
            "< \\brief pointer to the data section of message buffer in RAM."
        ],
        [
            "boolean",
            "startupFrameIndicator",
            "< \\brief whether startup frame is indicated or not."
        ],
        [
            "boolean",
            "syncFrameIndicator",
            "< \\brief whether sync frame is indicated or not."
        ]
    ],
    "IfxEray_ReceivedHeader": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint16",
            "frameId : 11",
            "< \\brief received frame id."
        ],
        [
            "uint8",
            "payloadLength : 7",
            "< \\brief received payload length."
        ],
        [
            "uint16",
            "headerCrc : 11",
            "< \\brief received header crc."
        ],
        [
            "uint8",
            "nullFrameIndicator : 1",
            "< \\brief 0 : no data frame received; 1: atleast one data frame received."
        ],
        [
            "uint8",
            "syncFrame : 1",
            "< \\brief 0 : received frame is not a synch frame ; 1 : receive frame is a synch frame."
        ],
        [
            "uint8",
            "startupFrame : 1",
            "< \\brief 0 : received frame is not a startup frame ; 1 : receive frame is a startup frame."
        ],
        [
            "uint8",
            "cycleNumber : 7",
            "< \\brief cycle number in which frame is received."
        ],
        [
            "uint8",
            "payloadPreambleIndicator : 1",
            "< \\brief 1 : received payload segment has network management and message id or not; 0 : It hasn't."
        ]
    ],
    "IfxEray_SlotConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "boolean",
            "headerTransfered",
            "< \\brief whether header is transfered from input buffers to Message RAM or not."
        ],
        [
            "boolean",
            "dataTransfered",
            "< \\brief whether data is transfered from input buffers to Message RAM or not."
        ],
        [
            "boolean",
            "transferRequested",
            "< \\brief transmit buffer released for transmission or not."
        ],
        [
            "uint8",
            "bufferIndex",
            "< \\brief buffer index in the Message RAM."
        ]
    ],
    "IfxEvadc_Adc": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_EVADC",
            "*evadc",
            "< \\brief Specifies the pointer to the EVADC module registers"
        ]
    ],
    "IfxEvadc_Adc_GatingTriggerConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxEvadc_GatingSource",
            "gatingSource",
            "< \\brief Specifies used gate input for group"
        ],
        [
            "IfxEvadc_TriggerSource",
            "triggerSource",
            "< \\brief Specifies used Trigger input for group"
        ],
        [
            "IfxEvadc_GatingMode",
            "gatingMode",
            "< \\brief Specifies gating mode. High level, Low Level  or Gating disabled"
        ],
        [
            "IfxEvadc_TriggerMode",
            "triggerMode",
            "< \\brief Specifies trigger mode. Rising, falling any edge leads to an trigger event"
        ]
    ],
    "IfxEvadc_Adc_ArbiterConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxEvadc_ArbitrationRounds",
            "arbiterRoundLength",
            "< \\brief Specifies arbiter round length."
        ],
        [
            "boolean",
            "requestSlotQueue0Enabled",
            "< \\brief request queue0 if enabled."
        ],
        [
            "boolean",
            "requestSlotQueue1Enabled",
            "< \\brief request queue1 if enabled."
        ],
        [
            "boolean",
            "requestSlotQueue2Enabled",
            "< \\brief request queue2 if enabled."
        ]
    ],
    "IfxEvadc_Adc_ClassConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "float32",
            "sampleTime",
            "< \\brief Specifies the requested sample time for input class"
        ],
        [
            "IfxEvadc_ChannelNoiseReduction",
            "conversionMode",
            "< \\brief Specifies the conversion Mode, noise reduction levels"
        ],
        [
            "IfxEvadc_SpreadEarlySamplePointStandardConversionsMode",
            "samplePointStandard",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxEvadc_AnalogInputPrechargeControl",
            "analogInputPrechargeControlStandard",
            "Meaning_variable_struct-None"
        ],
        [
            "float32",
            "sampleTimeEMUX",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxEvadc_ChannelNoiseReductionEMUX",
            "conversionModeEMUX",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxEvadc_SpreadEarlySamplePointEMUXConversionsMode",
            "samplePointEMUX",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxEvadc_AnalogInputPrechargeControl",
            "analogInputPrechargeControlEMUX",
            "Meaning_variable_struct-None"
        ]
    ],
    "IfxEvadc_Adc_EmuxPinConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxEvadc_Emux_Out",
            "*pins[3]",
            "< \\brief Emux Pins configuration"
        ],
        [
            "IfxPort_OutputMode",
            "outputMode",
            "< \\brief the pin output mode which should be configured"
        ],
        [
            "IfxPort_PadDriver",
            "padDriver",
            "< \\brief Pad driver"
        ]
    ],
    "IfxEvadc_Adc_Group": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxEvadc_Adc",
            "module",
            "< \\brief The EVADC handle structure"
        ],
        [
            "Ifx_EVADC_G",
            "*group",
            "< \\brief Pointer to the group registers"
        ],
        [
            "IfxEvadc_GroupId",
            "groupId",
            "< \\brief Specifies the group index"
        ]
    ],
    "IfxEvadc_Adc_QueueConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "boolean",
            "flushQueueAfterInit",
            "< \\brief Specifies if the queue is flushed after configuration"
        ],
        [
            "IfxEvadc_Adc_GatingTriggerConfig",
            "triggerConfig",
            "< \\brief trigger and gating configuration."
        ],
        [
            "IfxEvadc_RequestSlotPriority",
            "requestSlotPrio",
            "< \\brief priority of used  queue request slot."
        ],
        [
            "IfxEvadc_RequestSlotStartMode",
            "requestSlotStartMode",
            "< \\brief start mode for request queue source."
        ]
    ],
    "IfxEvadc_Adc_Channel": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxEvadc_ChannelId",
            "channel",
            "< \\brief Specifies the channel index"
        ],
        [
            "IfxEvadc_ChannelResult",
            "resultreg",
            "< \\brief Specifies allocated result register"
        ],
        [
            "IFX_CONST",
            "IfxEvadc_Adc_Group *group",
            "< \\brief Specifies the group of the channel"
        ]
    ],
    "IfxEvadc_Adc_ChannelConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "boolean",
            "globalResultUsage",
            "< \\brief Specifies storage in global result register"
        ],
        [
            "boolean",
            "synchonize",
            "< \\brief Specifies synchronized conversion channel"
        ],
        [
            "boolean",
            "rightAlignedStorage",
            "< \\brief Specifies result is right aligned"
        ],
        [
            "Ifx_Priority",
            "resultPriority",
            "< \\brief Interrupt priority of the result trigger interrupt, if 0 the interrupt is disable"
        ],
        [
            "Ifx_Priority",
            "channelPriority",
            "< \\brief Interrupt priority of the channel trigger interrupt, if 0 the interrupt is disable"
        ],
        [
            "IfxSrc_Tos",
            "resultServProvider",
            "< \\brief Interrupt service provider for the result trigger interrupt"
        ],
        [
            "IfxSrc_Tos",
            "channelServProvider",
            "< \\brief Interrupt service provider for the channel trigger interrupt"
        ],
        [
            "IfxEvadc_SrcNr",
            "resultSrcNr",
            "< \\brief Service node of the result trigger"
        ],
        [
            "IfxEvadc_SrcNr",
            "channelSrcNr",
            "< \\brief Service node of the channel trigger"
        ],
        [
            "IfxEvadc_ChannelId",
            "channelId",
            "< \\brief Specifies the channel index"
        ],
        [
            "IfxEvadc_InputClasses",
            "inputClass",
            "< \\brief Specifies input class selection"
        ],
        [
            "IfxEvadc_ChannelReference",
            "reference",
            "< \\brief Specifies Reference selection"
        ],
        [
            "IfxEvadc_ChannelResult",
            "resultRegister",
            "< \\brief Specifies Result register selection"
        ],
        [
            "IfxEvadc_BoundarySelection",
            "lowerBoundary",
            "< \\brief Specifies lower boundary selection"
        ],
        [
            "IfxEvadc_BoundarySelection",
            "upperBoundary",
            "< \\brief Specifies upper boundary selection"
        ],
        [
            "IfxEvadc_BoundaryExtension",
            "boundaryMode",
            "< \\brief Specifies Standard mode of fast compare mode"
        ],
        [
            "IfxEvadc_LimitCheck",
            "limitCheck",
            "< \\brief Specifies boundary band selection upper/lower"
        ],
        [
            "IFX_CONST",
            "IfxEvadc_Adc_Group     *group",
            "< \\brief Specifies pointer to the IfxEvadc_Adc_Group group handle"
        ],
        [
            "IfxEvadc_DataModificationMode",
            "dataModificationMode",
            "< \\brief Specifies the Data Modification Mode.According to the value entered here, the meanings of values entered for dataReductionControlMode will mean either the number of results accumulated(GxRCRy.B.DMM=0) or filter coefficients(GxRCRy.B.DMM=1)."
        ],
        [
            "IfxEvadc_DataReductionControlMode",
            "dataReductionControlMode",
            "< \\brief Depending on the valued of dataModificationMode, the meanings of values in this will differ.For details refer definition of IfxEvadc_DataReductionControlMode enum in IfxEvadc.h"
        ],
        [
            "IfxEvadc_WaitForRead",
            "waitForReadMode",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxEvadc_FifoMode",
            "fifoMode",
            "Meaning_variable_struct-None"
        ]
    ],
    "IfxEvadc_Adc_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_EVADC",
            "*evadc",
            "< \\brief Specifies the pointer to the EVADC module registers"
        ],
        [
            "IfxEvadc_Adc_ClassConfig",
            "globalInputClass[IFXEVADC_NUM_GLOBAL_INPUTCLASSES]",
            "< \\brief Specifies the global conversion settings one and two"
        ],
        [
            "IfxEvadc_AnalogClockGenerationMode",
            "analogClockGenerationMode",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxEvadc_SupplyVoltageLevelControl",
            "supplyVoltage",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxEvadc_StartupCalibration",
            "startupCalibrationControl",
            "Meaning_variable_struct-None"
        ]
    ],
    "IfxEvadc_Adc_EmuxControl": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_EVADC",
            "*evadc",
            "< \\brief Pointer to EVADC Module Space"
        ],
        [
            "IfxEvadc_ExternalMultiplexerMode",
            "mode",
            "< \\brief Specifies the External Multiplexer mode"
        ],
        [
            "IfxEvadc_EmuxSelectValue",
            "startChannel                /**< \\brief specifies the external channel start value(EMUX[x:0])",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxEvadc_EmuxCodingScheme",
            "code",
            "< \\brief specifes binary/gray code"
        ],
        [
            "IfxEvadc_EmuxSampleTimeControl",
            "sampleTimeControl",
            "< \\brief specifies when to use sample time control"
        ],
        [
            "IfxEvadc_GroupId",
            "groupId",
            "< \\brief specifies groupId"
        ],
        [
            "uint8",
            "channels",
            "< \\brief specifies channel number"
        ],
        [
            "IfxEvadc_EmuxInterface",
            "emuxInterface",
            "< \\brief specifies the Emux interface"
        ],
        [
            "IfxEvadc_Adc_EmuxPinConfig",
            "emuxOutPinConfig",
            "< \\brief configure the emux output pin"
        ],
        [
            "IfxEvadc_ChannelSelectionStyle",
            "channelSelectionStyle",
            "< \\brief External Multiplexer Channel Selection Style"
        ]
    ],
    "IfxEvadc_Adc_GroupConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IFX_CONST",
            "IfxEvadc_Adc                  *module",
            "< \\brief Specifies pointer to the IfxEvadc_Adc module handle"
        ],
        [
            "IfxEvadc_GroupId",
            "groupId",
            "< \\brief Specifies the group/kernel id"
        ],
        [
            "IfxEvadc_GroupId",
            "master",
            "< \\brief Specifies the master group. If master is different from groupId, then the group is configured as slave."
        ],
        [
            "IfxEvadc_Adc_ClassConfig",
            "inputClass[IFXEVADC_NUM_INPUTCLASSES]",
            "< \\brief Specifies conversion settings one and two"
        ],
        [
            "IfxEvadc_Adc_QueueConfig",
            "queueRequest[3]",
            "< \\brief Specifies queue0 mode configuration"
        ],
        [
            "IfxEvadc_Adc_ArbiterConfig",
            "arbiter",
            "< \\brief Arbiter configuration structure."
        ],
        [
            "float32",
            "analogFrequency",
            "< \\brief specifies analog frequency in Hz"
        ],
        [
            "boolean",
            "startupCalibration",
            "< \\brief Can be enabled to execute a startup calibration (disabled by default)."
        ],
        [
            "boolean",
            "disablePostCalibration",
            "< \\brief Specifies if calibration after conversion (post calibration) should be disabled"
        ],
        [
            "IfxEvadc_InputClasses",
            "inputClasses",
            "Meaning_variable_struct-None"
        ],
        [
            "boolean",
            "doubleClockForMSBConversionSelection",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxEvadc_SampleSynchronization",
            "sampleSynchronizationEnabled",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxEvadc_AnalogClockSynchronizationDelay",
            "analogClockSynchronizationDelay",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxEvadc_CalibrationSampleTimeControl",
            "calibrationSampleTimeControlMode",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxEvadc_ReferencePrechargeControl",
            "referencePrechargeControlMode",
            "Meaning_variable_struct-None"
        ],
        [
            "boolean",
            "referencePrechargeEnabled",
            "Meaning_variable_struct-None"
        ],
        [
            "boolean",
            "inputBufferEnabled",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxEvadc_IdlePrecharge",
            "idlePrechargeLevel",
            "< \\brief Voltage level to which sampling capacitor will be precharged when idle."
        ],
        [
            "IfxEvadc_AnalogConverterMode",
            "analogConverterMode",
            "Meaning_variable_struct-None"
        ]
    ],
    "IfxEvadc_Adc_FastCompareChannel": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxEvadc_Adc",
            "module",
            "< \\brief The EVADC handle structure"
        ],
        [
            "Ifx_EVADC_FC",
            "*fastCompareChannel",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxEvadc_GroupId",
            "fastCompareChannelId       /**< \\brief Following values can be taken for fastCompareChannelId:",
            "Meaning_variable_struct-None"
        ]
    ],
    "IfxEvadc_Adc_FastCompareChannelConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxEvadc_Adc",
            "*module",
            "< \\brief Pointer to EVADC module handle"
        ],
        [
            "IfxEvadc_GroupId",
            "fastCompareChannelId",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxEvadc_BoundaryFlagActivationMode",
            "boundaryFlagActivation",
            "< \\brief Selects the behaviour of BoundaryFlag in FCBFL.B.BFA"
        ],
        [
            "IfxEvadc_BoundaryFlagInversionControl",
            "boundaryFlagInversion",
            "< \\brief Select whether to use Boundary Flag(FCM.B.BFL) directly or in a inverted format"
        ],
        [
            "IfxEvadc_BoundaryFlagNodePointer",
            "boundaryFlagNodePointer",
            "< \\brief Options for FCM.B.BFLNP to select Boundary Flag Node Pointer"
        ],
        [
            "IfxEvadc_BoundaryFlagSwControl",
            "boundaryFlagAction",
            "< \\brief Action to be performed on the boundary flag(BFL)"
        ],
        [
            "IfxEvadc_ChannelEventMode",
            "channelEventMode",
            "< \\brief Channel Event Mode for configuring generation of events for Fast Compare channels in FCCTRL.B.CHEVMODE"
        ],
        [
            "IfxEvadc_ClockDividerFactor",
            "clockDivider",
            "< \\brief Defines the frequency of the analog converter clock f_ADCI (base clock for conversion steps), derived from the peripheral clock."
        ],
        [
            "IfxEvadc_ExternalTriggerPolarity",
            "externalTriggerPolarity",
            "< \\brief External Trigger Polarity to be set in FCCTRL.B.XTPOL"
        ],
        [
            "IfxEvadc_FastCompareAnalogClockSynchronizationDelay",
            "delay",
            "< \\brief Defines the delay of the analog clock in clocks after the sync signal in FCM.B.ACSD"
        ],
        [
            "IfxEvadc_FastCompareAnalogConverterControl",
            "analogConverterControllerMode",
            "< \\brief Settings for Analog Coverter Controller to be done in FCM.B.ANON"
        ],
        [
            "IfxEvadc_FastCompareAutomaticUpdate",
            "automaticUpdateMode",
            "< \\brief Defines the source of the value(s) in bitfield FCM.B.FCREF"
        ],
        [
            "IfxEvadc_FastCompareRunControl",
            "runMode",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxEvadc_RampRunControl",
            "rampGenerationMode",
            "< \\brief Defines the run conditions for the ramp generation in FCM.B.RUNRAMP"
        ],
        [
            "IfxEvadc_FastCompareServiceRequestGeneration",
            "serviceRequestGenerationEvent",
            "< \\brief Criteria/mode settings for service request generation in FCM.B.SRG"
        ],
        [
            "IfxEvadc_GateOperatingMode",
            "gateOperatingMode",
            "< \\brief Gate Operating Mode to be filled in FCCTRL.B.GTMODE"
        ],
        [
            "IfxEvadc_RampDirection",
            "rampDirection",
            "< \\brief Ramp direction setting in FCM.B.FCRDIR"
        ],
        [
            "IfxEvadc_SampleSynchronization",
            "sampleTimingSynchronization",
            "< \\brief Sample timing sync settings for FCM.B.SSE"
        ],
        [
            "IfxEvadc_TriggerOperatingMode",
            "externalTriggerOperatingMode",
            "< \\brief Trigger operating mode in Fast Compare channels, to be entered in FCCTRL.B.XTMODE"
        ],
        [
            "uint8",
            "additionalClockCycles",
            "< \\brief Number of additional clock cycles to be added to the minimum sample phase of 2 analog clock cycles."
        ],
        [
            "IfxEvadc_ReferencePrechargeControl",
            "referenceInputPrechargeDuration",
            "< \\brief Precharge duration for the reference input"
        ],
        [
            "IfxEvadc_AnalogInputPrechargeControl",
            "analogInputPrechargeDuration",
            "< \\brief Precharge duration for the analog input"
        ],
        [
            "uint8",
            "triggerInterval",
            "< \\brief Defines the interval at which fast compare operations are triggered in steps of 16 * 1/f_ADC"
        ],
        [
            "uint16",
            "referenceValue                        /**< \\brief The input level is compared to this value.",
            "Meaning_variable_struct-None"
        ],
        [
            "boolean",
            "boundaryFlagValue",
            "< \\brief Defines the logic value that replaces the compare result while the gate input is inactive (low) in lock mode."
        ]
    ],
    "IfxFce_Crc_EnabledInterrupts": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "boolean",
            "crcMismatch",
            "< \\brief Specifies enabel/disable of CRC mismatch interrupt"
        ],
        [
            "boolean",
            "configError",
            "< \\brief Specifies enabel/disable of configuration error interrupt"
        ],
        [
            "boolean",
            "lengthError",
            "< \\brief Specifies enabel/disable of length error interrupt"
        ],
        [
            "boolean",
            "busError",
            "< \\brief Specifies enabel/disable of bus error interrupt"
        ]
    ],
    "IfxFce_Crc": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_FCE",
            "*fce",
            "< \\brief Pointer to FCE registers"
        ]
    ],
    "IfxFce_Crc_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_FCE",
            "*fce",
            "< \\brief Pointer to FCE registers"
        ],
        [
            "uint16",
            "isrPriority",
            "< \\brief interrupt priority"
        ],
        [
            "IfxSrc_Tos",
            "isrTypeOfService",
            "< \\brief type of interrupt service"
        ]
    ],
    "IfxFce_Crc_Crc": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_FCE",
            "*fce",
            "< \\brief Specifies pointer to FCE module registers"
        ],
        [
            "uint32",
            "expectedCrc",
            "< \\brief Specifies the expected CRC to be compared with resulted."
        ],
        [
            "IfxDma_Dma_Channel",
            "fceDmaChannel",
            "< \\brief Dma channel handle for Fce."
        ],
        [
            "boolean",
            "useDma",
            "< \\brief Variable indicates Dma usage in Fce."
        ],
        [
            "IfxFce_CrcChannel",
            "crcChannel",
            "< \\brief Specifies the Crc channel"
        ],
        [
            "IfxFce_CrcKernel",
            "crcKernel",
            "< \\brief Specifies the Crc kernel"
        ]
    ],
    "IfxFce_Crc_CrcConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_FCE",
            "*fce",
            "< \\brief Specifies pointer to FCE module registers"
        ],
        [
            "boolean",
            "crcCheckCompared",
            "< \\brief Specifies whether CRC check comparision is enabled or not"
        ],
        [
            "boolean",
            "automaticLengthReload",
            "< \\brief Specifies the enable/disable of automatic length reload"
        ],
        [
            "boolean",
            "dataByteReflectionEnabled",
            "< \\brief Specifies enable/disable of input data byte wise reflection"
        ],
        [
            "boolean",
            "crc32BitReflectionEnabled",
            "< \\brief Specifies enable/disable of CRC 32-bit wise reflection"
        ],
        [
            "boolean",
            "swapOrderOfBytes",
            "< \\brief Swaps the order of the bytes in the IR input register"
        ],
        [
            "uint32",
            "expectedCrc",
            "< \\brief Specifies the expected CRC to be compared with resulted."
        ],
        [
            "boolean",
            "crcResultInverted",
            "< \\brief Specifies the XOR valueto get the final CRC"
        ],
        [
            "IfxFce_Crc_EnabledInterrupts",
            "enabledInterrupts",
            "< \\brief Specifies the interrupt enable structure"
        ],
        [
            "boolean",
            "useDma",
            "< \\brief Specifies whether Dma is used or not."
        ],
        [
            "IfxDma_ChannelId",
            "fceChannelId",
            "< \\brief Select the Dma channel for Fce operation"
        ],
        [
            "IfxFce_CrcChannel",
            "crcChannel",
            "< \\brief Specifies the Crc Channel"
        ],
        [
            "IfxFce_CrcKernel",
            "crcKernel",
            "< \\brief Specifies the Crc kernel"
        ]
    ],
    "IfxGeth_Eth_DmaInterruptConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxGeth_DmaChannel",
            "channelId",
            "< \\brief DMA channel ID (irrespective of TX and Rx for interrupt configuration)"
        ],
        [
            "Ifx_Priority",
            "priority",
            "< \\brief Interrupt service priority"
        ],
        [
            "IfxSrc_Tos",
            "provider",
            "< \\brief Interrupt service provider"
        ]
    ],
    "IfxGeth_Eth_MiiPins": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxGeth_Crs_In",
            "*crs",
            "< \\brief pointer to CRS input pin config"
        ],
        [
            "IfxGeth_Col_In",
            "*col",
            "< \\brief pointer to COL input pin config"
        ],
        [
            "IfxGeth_Txclk_In",
            "*txClk",
            "< \\brief Pointer to TXCLK input pin config"
        ],
        [
            "IfxGeth_Rxclk_In",
            "*rxClk",
            "< \\brief Pointer to RXCLK input pin config"
        ],
        [
            "IfxGeth_Rxdv_In",
            "*rxDv",
            "< \\brief Pointer to RXDV input pin config"
        ],
        [
            "IfxGeth_Rxer_In",
            "*rxEr",
            "< \\brief Pointer to RXER input pin config"
        ],
        [
            "IfxGeth_Rxd_In",
            "*rxd0",
            "< \\brief Pointer to RXD0 input pin config"
        ],
        [
            "IfxGeth_Rxd_In",
            "*rxd1",
            "< \\brief Pointer to RXD1 input pin config"
        ],
        [
            "IfxGeth_Rxd_In",
            "*rxd2",
            "< \\brief Pointer to RXD2 input pin config"
        ],
        [
            "IfxGeth_Rxd_In",
            "*rxd3",
            "< \\brief Pointer to RXD3 input pin config"
        ],
        [
            "IfxGeth_Txen_Out",
            "*txEn",
            "< \\brief Pointer to TXEN output pin config"
        ],
        [
            "IfxGeth_Txer_Out",
            "*txEr",
            "< \\brief Pointer to TXER output pin config"
        ],
        [
            "IfxGeth_Txd_Out",
            "*txd0",
            "< \\brief Pointer to TXD0 output pin config"
        ],
        [
            "IfxGeth_Txd_Out",
            "*txd1",
            "< \\brief Pointer to TXD1 output pin config"
        ],
        [
            "IfxGeth_Txd_Out",
            "*txd2",
            "< \\brief Pointer to TXD2 output pin config"
        ],
        [
            "IfxGeth_Txd_Out",
            "*txd3",
            "< \\brief Pointer to TXD3 output pin config"
        ],
        [
            "IfxGeth_Mdc_Out",
            "*mdc",
            "< \\brief Pointer to MDC output pin config"
        ],
        [
            "IfxGeth_Mdio_InOut",
            "*mdio",
            "< \\brief Pointer to MDIO pin config"
        ]
    ],
    "IfxGeth_Eth_MtlInterruptConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxGeth_ServiceRequest",
            "serviceRequest",
            "< \\brief Service Request node for MTL interrupt"
        ],
        [
            "Ifx_Priority",
            "priority",
            "< \\brief Interrupt service priority"
        ],
        [
            "IfxSrc_Tos",
            "provider",
            "< \\brief Interrupt service provider"
        ]
    ],
    "IfxGeth_Eth_RgmiiPins": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxGeth_Txclk_Out",
            "*txClk",
            "< \\brief Pointer to TXCLK input pin config"
        ],
        [
            "IfxGeth_Txd_Out",
            "*txd0",
            "< \\brief Pointer to TXD0 output pin config"
        ],
        [
            "IfxGeth_Txd_Out",
            "*txd1",
            "< \\brief Pointer to TXD1 output pin config"
        ],
        [
            "IfxGeth_Txd_Out",
            "*txd2",
            "< \\brief Pointer to TXD2 output pin config"
        ],
        [
            "IfxGeth_Txd_Out",
            "*txd3",
            "< \\brief Pointer to TXD3 output pin config"
        ],
        [
            "IfxGeth_Txctl_Out",
            "*txCtl",
            "< \\brief Pointer to TXCTL output pin config"
        ],
        [
            "IfxGeth_Rxclk_In",
            "*rxClk",
            "< \\brief Pointer to RXCLK input pin config"
        ],
        [
            "IfxGeth_Rxd_In",
            "*rxd0",
            "< \\brief Pointer to RXD0 input pin config"
        ],
        [
            "IfxGeth_Rxd_In",
            "*rxd1",
            "< \\brief Pointer to RXD1 input pin config"
        ],
        [
            "IfxGeth_Rxd_In",
            "*rxd2",
            "< \\brief Pointer to RXD2 input pin config"
        ],
        [
            "IfxGeth_Rxd_In",
            "*rxd3",
            "< \\brief Pointer to RXD3 input pin config"
        ],
        [
            "IfxGeth_Rxctl_In",
            "*rxCtl",
            "< \\brief Pointer to RXCTL input pin config"
        ],
        [
            "IfxGeth_Mdc_Out",
            "*mdc",
            "< \\brief Pointer to MDC output pin config"
        ],
        [
            "IfxGeth_Mdio_InOut",
            "*mdio",
            "< \\brief Pointer to MDIO pin config"
        ],
        [
            "IfxGeth_Grefclk_In",
            "*grefClk",
            "< \\brief Pointer to GREFCLK input pin config"
        ]
    ],
    "IfxGeth_Eth_RmiiPins": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxGeth_Crsdv_In",
            "*crsDiv",
            "< \\brief pointer to CRSDIV input pin config"
        ],
        [
            "IfxGeth_Refclk_In",
            "*refClk",
            "< \\brief Pointer to REFCLK input pin config"
        ],
        [
            "IfxGeth_Rxd_In",
            "*rxd0",
            "< \\brief Pointer to RXD0 input pin config"
        ],
        [
            "IfxGeth_Rxd_In",
            "*rxd1",
            "< \\brief Pointer to RXD1 input pin config"
        ],
        [
            "IfxGeth_Mdio_InOut",
            "*mdio",
            "< \\brief Pointer to MDIO pin config"
        ],
        [
            "IfxGeth_Txd_Out",
            "*txd0",
            "< \\brief Pointer to TXD0 output pin config"
        ],
        [
            "IfxGeth_Mdc_Out",
            "*mdc",
            "< \\brief Pointer to MDC output pin config"
        ],
        [
            "IfxGeth_Txd_Out",
            "*txd1",
            "< \\brief Pointer to TXD1 output pin config"
        ],
        [
            "IfxGeth_Txen_Out",
            "*txEn",
            "< \\brief Pointer to TXEN output pin config"
        ]
    ],
    "IfxGeth_Eth_RxChannelConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxGeth_RxDmaChannel",
            "channelId",
            "< \\brief Rx DMA channel Index"
        ],
        [
            "IfxGeth_DmaBurstLength",
            "maxBurstLength",
            "< \\brief Maximum burst length of the channel"
        ],
        [
            "IfxGeth_RxDescrList",
            "*rxDescrList",
            "< \\brief pointer to RX descriptors RAM"
        ],
        [
            "uint32",
            "*rxBuffer1StartAddress",
            "< \\brief Start address of Rx Buffer 1"
        ],
        [
            "uint16",
            "rxBuffer1Size",
            "< \\brief Size of Rx Buffer 1"
        ]
    ],
    "IfxGeth_Eth_RxQueueConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "boolean",
            "storeAndForward",
            "< \\brief Receive Store and Forward Enable/Disable"
        ],
        [
            "IfxGeth_QueueSize",
            "rxQueueSize",
            "< \\brief Rx Queue size"
        ],
        [
            "boolean",
            "forwardErrorPacket",
            "< \\brief Error Packet Forwarding Enable/Disable"
        ],
        [
            "boolean",
            "forwardUndersizedGoodPacket",
            "< \\brief Undersized Good Packet Forwarding Enable/Disable"
        ],
        [
            "boolean",
            "daBasedDmaChannelEnabled",
            "< \\brief DA-based DMA Channel Selection Enable/Disable"
        ],
        [
            "IfxGeth_RxDmaChannel",
            "rxDmaChannelMap",
            "< \\brief Mapped DMA Channel of Rx Queue"
        ],
        [
            "boolean",
            "rxQueueOverflowInterruptEnabled",
            "< \\brief Enable/Disable Rx Queue Overflow Interrupt"
        ]
    ],
    "IfxGeth_Eth_TxChannelConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxGeth_TxDmaChannel",
            "channelId",
            "< \\brief Tx DMA channel Index"
        ],
        [
            "IfxGeth_DmaBurstLength",
            "maxBurstLength",
            "< \\brief Maximum burst length of the channel"
        ],
        [
            "IfxGeth_TxDescrList",
            "*txDescrList",
            "< \\brief pointer to TX descriptors RAM"
        ],
        [
            "uint32",
            "*txBuffer1StartAddress",
            "< \\brief Start address of Tx Buffer 1"
        ],
        [
            "uint16",
            "txBuffer1Size",
            "< \\brief Size of Tx Buffer 1"
        ]
    ],
    "IfxGeth_Eth_TxQueueConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "boolean",
            "storeAndForward",
            "< \\brief Transmit Store and Forward Enable/Disable"
        ],
        [
            "IfxGeth_QueueSize",
            "txQueueSize",
            "< \\brief Tx Queue size"
        ],
        [
            "boolean",
            "txQueueUnderflowInterruptEnabled",
            "< \\brief Enable/Disable Tx Queue Underflow Interrupt"
        ]
    ],
    "IfxGeth_Eth_DmaConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "numOfTxChannels",
            "< \\brief Number of Tx Dma channels"
        ],
        [
            "uint32",
            "numOfRxChannels",
            "< \\brief Number of Rx Dma channels"
        ],
        [
            "boolean",
            "addressAlignedBeatsEnabled",
            "< \\brief Enable/Disable Address Aligned Beats"
        ],
        [
            "boolean",
            "fixedBurstEnabled",
            "< \\brief Enable/Disable Fixed Burst length"
        ],
        [
            "boolean",
            "mixedBurstEnabled",
            "< \\brief Enable/Disable Mixed Burst length"
        ],
        [
            "IfxGeth_Eth_TxChannelConfig",
            "txChannel[IFXGETH_NUM_TX_CHANNELS]",
            "< \\brief Tx Channels configurations of selected Channels"
        ],
        [
            "IfxGeth_Eth_RxChannelConfig",
            "rxChannel[IFXGETH_NUM_RX_CHANNELS]",
            "< \\brief Rx Channels configurations of selected Channels"
        ],
        [
            "IfxGeth_Eth_DmaInterruptConfig",
            "txInterrupt[IFXGETH_NUM_DMA_CHANNELS]",
            "< \\brief Transmit Interrupt configuration structure for DMA Channel"
        ],
        [
            "IfxGeth_Eth_DmaInterruptConfig",
            "rxInterrupt[IFXGETH_NUM_DMA_CHANNELS]",
            "< \\brief Receive Interrupt configuration structure for DMA Channel"
        ]
    ],
    "IfxGeth_Eth_MacConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxGeth_DuplexMode",
            "duplexMode",
            "< \\brief Duplex Mode"
        ],
        [
            "IfxGeth_LineSpeed",
            "lineSpeed",
            "< \\brief Ethernet Line Speed"
        ],
        [
            "IfxGeth_LoopbackMode",
            "loopbackMode",
            "< \\brief Loopback mode enable/disable"
        ],
        [
            "uint8",
            "macAddress[6]",
            "< \\brief MAC address for the ethernet, should be unique in the network"
        ],
        [
            "uint16",
            "maxPacketSize",
            "< \\brief Maximum size of the ethernet packet"
        ]
    ],
    "IfxGeth_Eth_MtlConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "numOfTxQueues",
            "< \\brief Number of Tx Queues, will also be used to enable the selected number of queues"
        ],
        [
            "IfxGeth_TxSchedulingAlgorithm",
            "txSchedulingAlgorithm",
            "< \\brief Tx Scheduling Algorithm for Tx queues when no of queues are more than 1"
        ],
        [
            "uint32",
            "numOfRxQueues",
            "< \\brief Number of Rx Queues"
        ],
        [
            "IfxGeth_RxArbitrationAlgorithm",
            "rxArbitrationAlgorithm",
            "< \\brief Rx Arbitration Algorithm for Rx queues when no of queues are more than 1"
        ],
        [
            "IfxGeth_Eth_TxQueueConfig",
            "txQueue[IFXGETH_NUM_TX_QUEUES]",
            "< \\brief Tx queue configurations of selected queues"
        ],
        [
            "IfxGeth_Eth_RxQueueConfig",
            "rxQueue[IFXGETH_NUM_RX_QUEUES]",
            "< \\brief Rx queue configurations of selected queues"
        ],
        [
            "IfxGeth_Eth_MtlInterruptConfig",
            "interrupt",
            "< \\brief Interrupt configuration structure for MTL block"
        ]
    ],
    "IfxGeth_Eth_PinConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IFX_CONST",
            "IfxGeth_Eth_RmiiPins  *rmiiPins",
            "< \\brief Structure for RMII pins"
        ],
        [
            "IFX_CONST",
            "IfxGeth_Eth_RgmiiPins *rgmiiPins",
            "< \\brief Structure for RGMII pins"
        ],
        [
            "IFX_CONST",
            "IfxGeth_Eth_MiiPins   *miiPins",
            "< \\brief Structure for MII pins"
        ]
    ],
    "IfxGeth_Eth_RxChannel": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxGeth_RxDmaChannel",
            "channelId",
            "< \\brief Rx DMA channel Index"
        ],
        [
            "IfxGeth_RxDescrList",
            "*rxDescrList",
            "< \\brief pointer to RX descriptors RAM"
        ],
        [
            "IfxGeth_RxDescr",
            "*rxDescrPtr",
            "< \\brief Pointer to Rx Descriptor (current descriptor)"
        ],
        [
            "uint32",
            "rxCount",
            "< \\brief Number of frames received"
        ]
    ],
    "IfxGeth_Eth_TxChannel": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxGeth_TxDmaChannel",
            "channelId",
            "< \\brief Tx DMA channel Index"
        ],
        [
            "IfxGeth_TxDescrList",
            "*txDescrList",
            "< \\brief pointer to TX descriptors RAM"
        ],
        [
            "IfxGeth_TxDescr",
            "*txDescrPtr",
            "< \\brief Pointer to Tx Descriptor (current descriptor)"
        ],
        [
            "uint32",
            "txCount",
            "< \\brief Number of frames transmitted"
        ],
        [
            "uint16",
            "txBuf1Size",
            "< \\brief configured tx buffer 1 size"
        ]
    ],
    "IfxGeth_Eth": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_GETH",
            "*gethSFR",
            "< \\brief Pointer to GETH register base address"
        ],
        [
            "uint32",
            "numOfTxChannels",
            "< \\brief Number of Tx Dma channels"
        ],
        [
            "uint32",
            "numOfRxChannels",
            "< \\brief Number of Rx Dma channels"
        ],
        [
            "IfxGeth_Eth_TxChannel",
            "txChannel[IFXGETH_NUM_TX_CHANNELS]",
            "< \\brief Tx Channels handle of selected Channels"
        ],
        [
            "IfxGeth_Eth_RxChannel",
            "rxChannel[IFXGETH_NUM_RX_CHANNELS]",
            "< \\brief Rx Channels handle of selected Channels"
        ]
    ],
    "IfxGeth_Eth_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_GETH",
            "*gethSFR",
            "< \\brief Pointer to GETH register base address"
        ],
        [
            "IfxGeth_PhyInterfaceMode",
            "phyInterfaceMode",
            "< \\brief External Phy Interface RMII Mode"
        ],
        [
            "IfxGeth_Eth_PinConfig",
            "pins",
            "< \\brief COnfiguration structure for Pins"
        ],
        [
            "IfxGeth_Eth_MacConfig",
            "mac",
            "< \\brief Configuration Structure for the the MAC initialisation"
        ],
        [
            "IfxGeth_Eth_MtlConfig",
            "mtl",
            "< \\brief Configuration Structure for the MTL initialisation"
        ],
        [
            "IfxGeth_Eth_DmaConfig",
            "dma",
            "< \\brief Configuration Structure for the DMA initialisation"
        ]
    ],
    "IfxGeth_Eth_FrameConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxGeth_TxDmaChannel",
            "channelId",
            "< \\brief Tx DMA channel Index"
        ],
        [
            "uint32",
            "packetLength",
            "< \\brief the length of the packet to be transmitted in bytes"
        ]
    ],
    "IfxGeth_RxContextDescr0_Bits": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "RTSL : 32",
            "< \\brief Receive Packet Timestamp Low"
        ]
    ],
    "IfxGeth_RxContextDescr1_Bits": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "RTSH : 32",
            "< \\brief Receive Packet Timestamp High"
        ]
    ],
    "IfxGeth_RxContextDescr2_Bits": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "reserved_0 : 32",
            "< \\brief Reserved"
        ]
    ],
    "IfxGeth_RxContextDescr3_Bits": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "reserved_0 : 29",
            "< \\brief Reserved"
        ],
        [
            "uint32",
            "DE : 1",
            "< \\brief Descriptor Error"
        ],
        [
            "uint32",
            "CTXT : 1",
            "< \\brief Receive Context Descriptor"
        ],
        [
            "uint32",
            "OWN : 1",
            "< \\brief Own Bit"
        ]
    ],
    "IfxGeth_RxDescr0_RF_Bits": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "BUF1AP : 32",
            "< \\brief Header or Buffer 1 Address Pointer"
        ]
    ],
    "IfxGeth_RxDescr0_WF_Bits": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "OVT : 16",
            "< \\brief Outer VLAN Tag"
        ],
        [
            "uint32",
            "IVT : 16",
            "< \\brief Inner VLAN Tag"
        ]
    ],
    "IfxGeth_RxDescr1_RF_Bits": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "reserved_0 : 32",
            "< \\brief Reserved"
        ]
    ],
    "IfxGeth_RxDescr1_WF_Bits": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "PT : 3",
            "< \\brief Payload Type"
        ],
        [
            "uint32",
            "IPHE : 1",
            "< \\brief IP Header Error"
        ],
        [
            "uint32",
            "IP4 : 1",
            "< \\brief IPV4 Header Present"
        ],
        [
            "uint32",
            "IP6 : 1",
            "< \\brief IPv6 header Present"
        ],
        [
            "uint32",
            "IPCB : 1",
            "< \\brief IP Checksum Bypassed"
        ],
        [
            "uint32",
            "IPCE : 1",
            "< \\brief IP Payload Error"
        ],
        [
            "uint32",
            "PMT : 4",
            "< \\brief PTP Message Type"
        ],
        [
            "uint32",
            "PFT : 1",
            "< \\brief PTP Packet Type"
        ],
        [
            "uint32",
            "PV : 1",
            "< \\brief PTP Version"
        ],
        [
            "uint32",
            "TSA : 1",
            "< \\brief Timestamp Available"
        ],
        [
            "uint32",
            "TD : 1",
            "< \\brief Timestamp Dropped"
        ],
        [
            "uint32",
            "OPC : 16",
            "< \\brief OAM Sub-Type Code, or MAC Control Packet opcode"
        ]
    ],
    "IfxGeth_RxDescr2_RF_Bits": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "BUF2AP : 32",
            "< \\brief Buffer 2 Address Pointer"
        ]
    ],
    "IfxGeth_RxDescr2_WF_Bits": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "HL : 10",
            "< \\brief L3/L4 Header Length"
        ],
        [
            "uint32",
            "ARPNR : 1",
            "< \\brief ARP Reply Not Generated"
        ],
        [
            "uint32",
            "reserved_11 : 3",
            "< \\brief Reserved"
        ],
        [
            "uint32",
            "ITS : 1",
            "< \\brief Inner VLAN Tag Filter Status (ITS)"
        ],
        [
            "uint32",
            "OTS : 1",
            "< \\brief VLAN Filter Status"
        ],
        [
            "uint32",
            "SAF : 1",
            "< \\brief SA Address Filter Fail"
        ],
        [
            "uint32",
            "DAF : 1",
            "< \\brief Destination Address Filter Fail"
        ],
        [
            "uint32",
            "HF : 1",
            "< \\brief Hash Filter Status"
        ],
        [
            "uint32",
            "MADRM : 8",
            "< \\brief MAC Address Match or Hash Value"
        ],
        [
            "uint32",
            "L3FM : 1",
            "< \\brief Layer 3 Filter Match"
        ],
        [
            "uint32",
            "L4FM : 1",
            "< \\brief Layer 4 Filter Match"
        ],
        [
            "uint32",
            "L3L4FM : 3",
            "< \\brief Layer 3 and Layer 4 Filter Number Matched"
        ]
    ],
    "IfxGeth_RxDescr3_RF_Bits": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "reserved_0 : 24",
            "< \\brief Reserved"
        ],
        [
            "uint32",
            "BUF1V : 1",
            "< \\brief Buffer 1 Address Valid"
        ],
        [
            "uint32",
            "BUF2V : 1",
            "< \\brief Buffer 2 Address Valid"
        ],
        [
            "uint32",
            "reserved_27 : 4",
            "< \\brief Reserved"
        ],
        [
            "uint32",
            "IOC : 1",
            "< \\brief Interrupt on Completion"
        ],
        [
            "uint32",
            "OWN : 1",
            "< \\brief Own bit"
        ]
    ],
    "IfxGeth_RxDescr3_WF_Bits": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "PL : 15",
            "< \\brief Packet Length"
        ],
        [
            "uint32",
            "ES : 1",
            "< \\brief Error Summary"
        ],
        [
            "uint32",
            "LT : 3",
            "< \\brief Length/Type Field"
        ],
        [
            "uint32",
            "DE : 1",
            "< \\brief Dribble Bit Error"
        ],
        [
            "uint32",
            "RE : 1",
            "< \\brief Receive Error"
        ],
        [
            "uint32",
            "OE : 1",
            "< \\brief Overflow Error"
        ],
        [
            "uint32",
            "RWT : 1",
            "< \\brief Receive Watchdog Timeout"
        ],
        [
            "uint32",
            "GP : 1",
            "< \\brief Giant Packet"
        ],
        [
            "uint32",
            "CE : 1",
            "< \\brief CRC Error"
        ],
        [
            "uint32",
            "RS0V : 1",
            "< \\brief Receive Status RDES0 Valid"
        ],
        [
            "uint32",
            "RS1V : 1",
            "< \\brief Receive Status RDES1 Valid"
        ],
        [
            "uint32",
            "RS2V : 1",
            "< \\brief Receive Status RDES2 Valid"
        ],
        [
            "uint32",
            "LD : 1",
            "< \\brief Last Descriptor"
        ],
        [
            "uint32",
            "FD : 1",
            "< \\brief First Descriptor"
        ],
        [
            "uint32",
            "CTXT : 1",
            "< \\brief Receive Context Descriptor"
        ],
        [
            "uint32",
            "OWN : 1",
            "< \\brief Own Bit"
        ]
    ],
    "IfxGeth_TxContextDescr0_Bits": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "TTSL : 32",
            "< \\brief Transmit Packet Timestamp Low"
        ]
    ],
    "IfxGeth_TxContextDescr1_Bits": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "TTSH : 32",
            "< \\brief Transmit Packet Timestamp High"
        ]
    ],
    "IfxGeth_TxContextDescr2_Bits": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "MSS : 14",
            "< \\brief Maximum Segment Size"
        ],
        [
            "uint32",
            "reserved_14 : 2",
            "< \\brief Reserved"
        ],
        [
            "uint32",
            "IVT : 16",
            "< \\brief Inner VLAN Tag"
        ]
    ],
    "IfxGeth_TxContextDescr3_Bits": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "VT : 16",
            "< \\brief VLAN Tag"
        ],
        [
            "uint32",
            "VLTV : 1",
            "< \\brief VLAN Tag Valid"
        ],
        [
            "uint32",
            "IVLTV : 1",
            "< \\brief Inner VLAN Tag Valid"
        ],
        [
            "uint32",
            "IVTIR : 2",
            "< \\brief Inner VLAN Tag Insert or Replace"
        ],
        [
            "uint32",
            "reserved_20 : 3",
            "< \\brief Reserved"
        ],
        [
            "uint32",
            "CDE : 1",
            "< \\brief Context Descriptor Error"
        ],
        [
            "uint32",
            "reserved_24 : 2",
            "< \\brief Reserved"
        ],
        [
            "uint32",
            "TCMSSV : 1",
            "< \\brief One-Step Timestamp Correction Input or MSS Valid"
        ],
        [
            "uint32",
            "OSTC : 1",
            "< \\brief One-Step Timestamp Correction Enable"
        ],
        [
            "uint32",
            "reserved_28 : 2",
            "< \\brief Reserved"
        ],
        [
            "uint32",
            "CTXT : 1",
            "< \\brief Context Type"
        ],
        [
            "uint32",
            "OWN : 1",
            "< \\brief Own Bit"
        ]
    ],
    "IfxGeth_TxDescr0_RF_Bits": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "BUF1AP : 32",
            "< \\brief Buffer 1 Address Pointer"
        ]
    ],
    "IfxGeth_TxDescr0_WF_Bits": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "TTSL : 32",
            "< \\brief Transmit Packet Timestamp Low"
        ]
    ],
    "IfxGeth_TxDescr1_RF_Bits": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "BUF2AP : 32",
            "< \\brief Buffer 2 or Buffer 1 Address Pointer"
        ]
    ],
    "IfxGeth_TxDescr1_WF_Bits": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "TTSH : 32",
            "< \\brief Transmit Packet Timestamp High"
        ]
    ],
    "IfxGeth_TxDescr2_RF_Bits": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "B1L : 14",
            "< \\brief Header Length or Buffer 1 Length"
        ],
        [
            "uint32",
            "VTIR : 2",
            "< \\brief VLAN Tag Insertion or Replacement"
        ],
        [
            "uint32",
            "B2L : 14",
            "< \\brief Buffer 2 Length"
        ],
        [
            "uint32",
            "TTSE_TMWD : 1",
            "< \\brief Transmit Timestamp Enable or External TSO Memory Write Enable"
        ],
        [
            "uint32",
            "IOC : 1",
            "< \\brief Interrupt on Completion"
        ]
    ],
    "IfxGeth_TxDescr2_WF_Bits": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "reserved_0 : 32",
            "< \\brief Reserved"
        ]
    ],
    "IfxGeth_TxDescr3_RF_Bits": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "FL_TPL : 15",
            "< \\brief Packet Length or TCP Payload Length"
        ],
        [
            "uint32",
            "TPL : 1",
            "< \\brief Reserved or TCP Payload Length"
        ],
        [
            "uint32",
            "CIC_TPL : 2",
            "< \\brief Checksum Insertion Control or TCP Payload LengthThese bits control the checksum"
        ],
        [
            "uint32",
            "TSE : 1",
            "< \\brief TCP Segmentation Enable"
        ],
        [
            "uint32",
            "SLOTNUM_THL : 4",
            "< \\brief SLOTNUM: Slot Number Control Bits in AV Mode"
        ],
        [
            "uint32",
            "SAIC : 3",
            "< \\brief SA Insertion Control"
        ],
        [
            "uint32",
            "CPC : 2",
            "< \\brief CRC Pad Control"
        ],
        [
            "uint32",
            "LD : 1",
            "< \\brief Last Descriptor"
        ],
        [
            "uint32",
            "FD : 1",
            "< \\brief First Descriptor"
        ],
        [
            "uint32",
            "CTXT : 1",
            "< \\brief Context TypeThis bit should be set to 1'b0 for normal descriptor"
        ],
        [
            "uint32",
            "OWN : 1",
            "< \\brief Own Bit"
        ]
    ],
    "IfxGeth_TxDescr3_WF_Bits": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "IHE : 1",
            "< \\brief IP Header Error"
        ],
        [
            "uint32",
            "DB : 1",
            "< \\brief Deferred Bit"
        ],
        [
            "uint32",
            "UF : 1",
            "< \\brief Underflow Error"
        ],
        [
            "uint32",
            "ED : 1",
            "< \\brief Excessive Deferral"
        ],
        [
            "uint32",
            "CC : 4",
            "< \\brief Collision Count"
        ],
        [
            "uint32",
            "EC : 1",
            "< \\brief Excessive Collision"
        ],
        [
            "uint32",
            "LC : 1",
            "< \\brief Late Collision"
        ],
        [
            "uint32",
            "NC : 1",
            "< \\brief No Carrier"
        ],
        [
            "uint32",
            "LOC : 1",
            "< \\brief Loss of Carrier"
        ],
        [
            "uint32",
            "PCE : 1",
            "< \\brief Payload Checksum"
        ],
        [
            "uint32",
            "FF : 1",
            "< \\brief Packet Flushed"
        ],
        [
            "uint32",
            "JT : 1",
            "< \\brief Jabber Timeout"
        ],
        [
            "uint32",
            "ES : 1",
            "< \\brief Error Summary"
        ],
        [
            "uint32",
            "reserved_16 : 1",
            "< \\brief Reserved"
        ],
        [
            "uint32",
            "TTSS : 1",
            "< \\brief Tx Timestamp Status"
        ],
        [
            "uint32",
            "reserved_18 : 10",
            "< \\brief Reserved"
        ],
        [
            "uint32",
            "LD : 1",
            "< \\brief Last Descriptor"
        ],
        [
            "uint32",
            "FD : 1",
            "< \\brief First Descriptor"
        ],
        [
            "uint32",
            "CTXT : 1",
            "< \\brief Context Type"
        ],
        [
            "uint32",
            "OWN : 1",
            "< \\brief Own bit"
        ]
    ],
    "IfxGeth_RxDescr": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxGeth_RxDescr0",
            "RDES0",
            "< \\brief Rx Descriptor DWORD 0"
        ],
        [
            "IfxGeth_RxDescr1",
            "RDES1",
            "< \\brief Rx Descriptor DWORD 1"
        ],
        [
            "IfxGeth_RxDescr2",
            "RDES2",
            "< \\brief Rx Descriptor DWORD 2"
        ],
        [
            "IfxGeth_RxDescr3",
            "RDES3",
            "< \\brief Rx Descriptor DWORD 3"
        ]
    ],
    "IfxGeth_TxDescr": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxGeth_TxDescr0",
            "TDES0",
            "< \\brief Tx Descriptor DWORD 0"
        ],
        [
            "IfxGeth_TxDescr1",
            "TDES1",
            "< \\brief Tx Descriptor DWORD 1"
        ],
        [
            "IfxGeth_TxDescr2",
            "TDES2",
            "< \\brief Tx Descriptor DWORD 2"
        ],
        [
            "IfxGeth_TxDescr3",
            "TDES3",
            "< \\brief Tx Descriptor DWORD 3"
        ]
    ],
    "IfxGpt12_IncrEnc": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "sint32",
            "rawPosition",
            "< \\brief raw position in ticks. \\note: the value already contains the offset"
        ],
        [
            "float32",
            "speed",
            "< \\brief mechanical speed in rad/s"
        ],
        [
            "sint32",
            "turn",
            "< \\brief number of mechanical turns"
        ],
        [
            "IfxStdIf_Pos_Dir",
            "direction",
            "< \\brief rotation direction"
        ],
        [
            "IfxStdIf_Pos_Status",
            "status",
            "< \\brief error code (0 = no error)"
        ],
        [
            "sint32",
            "offset",
            "< \\brief raw position offset"
        ],
        [
            "sint32",
            "resolution",
            "< \\brief resolution of this position sensor interface"
        ],
        [
            "float32",
            "updatePeriod",
            "< \\brief update period in seconds"
        ],
        [
            "float32",
            "speedConstPulseCount",
            "< \\brief constant for calculating mechanical speed (in rad/s) from raw speed in pulse count mode"
        ],
        [
            "float32",
            "speedConstTimeDiff",
            "< \\brief constant for calculating mechanical speed (in rad/s) from raw speed in time diff mode"
        ],
        [
            "float32",
            "positionConst",
            "< \\brief constant for calculating mechanical position (in rad) from raw position"
        ],
        [
            "float32",
            "speedModeThreshold",
            "< \\brief treshold used for speed calculation using pulse count mode or time diff mode in rad/s"
        ],
        [
            "sint32",
            "speedModeThresholdTick",
            "< \\brief treshold used for speed calculation using pulse count mode or time diff mode in ticks"
        ],
        [
            "Ifx_GPT12",
            "*module",
            "< \\brief Pointer to the GPT12 module"
        ],
        [
            "float32",
            "minSpeed",
            "< \\brief Absolute minimal allowed speed. below speed is recognized as 0rad/s"
        ],
        [
            "float32",
            "maxSpeed",
            "< \\brief Absolute maximal allowed speed. Above speed is recognized as error"
        ],
        [
            "Ifx_LowPassPt1F32",
            "speedLpf",
            "< \\brief Low pass filter object"
        ],
        [
            "IfxGpt12_IncrEnc_Update",
            "update",
            "< \\brief Update call back API"
        ],
        [
            "boolean",
            "speedFilterEnabled",
            "< \\brief Enable / disable the speed low pass filter"
        ]
    ],
    "IfxGpt12_IncrEnc_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxStdIf_Pos_Config",
            "base",
            "< \\brief Configuration data of \\ref library_srvsw_stdif_posif"
        ],
        [
            "Ifx_GPT12",
            "*module",
            "< \\brief Pointer to module base address"
        ],
        [
            "IfxGpt12_TxIn_In",
            "*pinA",
            "< \\brief Encoder A signal. Should be connecting to T2 or T3 TxIN. See \\ref IfxLld_Gpt12_pinmap \"GPT12 pin map data\""
        ],
        [
            "IfxGpt12_TxEud_In",
            "*pinB",
            "< \\brief Encoder B signal. Should be connecting to T2 or T3  TxEUD. See \\ref IfxLld_Gpt12_pinmap \"GPT12 pin map data\""
        ],
        [
            "IfxGpt12_TxIn_In",
            "*pinZ",
            "< \\brief Encoder Z signal. Should be connecting to T4 TxIn for use with T3 and TxEUD (Ignore compiler type conflict warning) for use with T4.  See \\ref IfxLld_Gpt12_pinmap \"GPT12 pin map data\""
        ],
        [
            "IfxPort_InputMode",
            "pinMode",
            "< \\brief Pin mode for A, B and Z inputs"
        ],
        [
            "Ifx_Priority",
            "zeroIsrPriority",
            "< \\brief Interrupt isrPriority of the zero interrupt, if 0 the interrupt is disable"
        ],
        [
            "IfxSrc_Tos",
            "zeroIsrProvider",
            "< \\brief Interrupt service provider for the zero interrupt"
        ],
        [
            "IfxPort_PadDriver",
            "pinDriver",
            "< \\brief Pad Driver"
        ],
        [
            "boolean",
            "initPins              /**< \\brief TRUE: Initialize pins in driver",
            "Meaning_variable_struct-None"
        ]
    ],
    "IfxGtm_Atom_Pwm_Interrupt": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "boolean",
            "ccu0Enabled",
            "< \\brief Enable/Disable choice for CCU0 trigger interrupt"
        ],
        [
            "boolean",
            "ccu1Enabled",
            "< \\brief Enable/Disable choice for CCU1 trigger interrupt"
        ],
        [
            "IfxGtm_IrqMode",
            "mode",
            "< \\brief IRQ mode of interrupt"
        ],
        [
            "IfxSrc_Tos",
            "isrProvider",
            "< \\brief Type of Service for Ccu0/1 interrupt"
        ],
        [
            "Ifx_Priority",
            "isrPriority",
            "< \\brief Priority for Ccu0/1 interrupt"
        ]
    ],
    "IfxGtm_Atom_Pwm_pin": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxGtm_Atom_ToutMap",
            "*outputPin",
            "< \\brief output pin"
        ],
        [
            "IfxPort_OutputMode",
            "outputMode",
            "< \\brief Output mode"
        ],
        [
            "IfxPort_PadDriver",
            "padDriver",
            "< \\brief Pad driver"
        ]
    ],
    "IfxGtm_Atom_Pwm_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_GTM",
            "*gtm",
            "< \\brief Pointer to GTM module"
        ],
        [
            "IfxGtm_Atom",
            "atom",
            "< \\brief Index of the ATOM object used"
        ],
        [
            "IfxGtm_Atom_Ch",
            "atomChannel",
            "< \\brief ATOM channel used for the timer"
        ],
        [
            "IfxGtm_Atom_Mode",
            "mode",
            "< \\brief Atom mode of operation"
        ],
        [
            "uint32",
            "period",
            "< \\brief Period"
        ],
        [
            "uint32",
            "dutyCycle",
            "< \\brief Duty Cycle"
        ],
        [
            "Ifx_ActiveState",
            "signalLevel",
            "< \\brief Signal Level"
        ],
        [
            "boolean",
            "oneShotModeEnabled",
            "< \\brief Enable/Disable the one shot mode"
        ],
        [
            "IfxGtm_Dtm_ClockSource",
            "dtmClockSource",
            "< \\brief DTM clock source"
        ],
        [
            "boolean",
            "synchronousUpdateEnabled",
            "< \\brief Synchronous or Asynchronous update"
        ],
        [
            "boolean",
            "immediateStartEnabled",
            "< \\brief enable immediate start after init"
        ],
        [
            "IfxGtm_Atom_Pwm_Interrupt",
            "interrupt",
            "< \\brief configuration structure for interrupt"
        ],
        [
            "IfxGtm_Atom_Pwm_pin",
            "pin",
            "< \\brief configuration structure for output pin"
        ]
    ],
    "IfxGtm_Atom_Pwm_Driver": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_GTM",
            "*gtm",
            "< \\brief Pointer to GTM module"
        ],
        [
            "IfxGtm_Atom",
            "atomIndex",
            "< \\brief Index of the ATOM object used"
        ],
        [
            "IfxGtm_Atom_Ch",
            "atomChannel",
            "< \\brief ATOM channel used for the timer"
        ],
        [
            "Ifx_GTM_ATOM",
            "*atom",
            "< \\brief Pointer to the ATOM object"
        ],
        [
            "Ifx_GTM_ATOM_AGC",
            "*agc",
            "< \\brief Pointer to the AGC object"
        ],
        [
            "IfxGtm_Atom_Mode",
            "mode",
            "< \\brief Atom mode of operation"
        ]
    ],
    "IfxGtm_Atom_PwmHl_Base": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_TimerValue",
            "deadtime",
            "< \\brief Dead time between the top and bottom channel in ticks"
        ],
        [
            "Ifx_TimerValue",
            "minPulse",
            "< \\brief minimum pulse that is output, shorter pulse time will be output as 0% duty cycle"
        ],
        [
            "Ifx_TimerValue",
            "maxPulse",
            "< \\brief internal parameter"
        ],
        [
            "Ifx_Pwm_Mode",
            "mode",
            "< \\brief actual PWM mode"
        ],
        [
            "sint8",
            "setMode",
            "< \\brief A non zero flag indicates that the PWM mode is being modified"
        ],
        [
            "Ifx_ActiveState",
            "ccxActiveState",
            "< \\brief Top PWM active state"
        ],
        [
            "Ifx_ActiveState",
            "coutxActiveState",
            "< \\brief Bottom PWM active state"
        ],
        [
            "boolean",
            "inverted",
            "< \\brief Flag indicating the center aligned inverted mode (TRUE)"
        ],
        [
            "uint8",
            "channelCount",
            "< \\brief Number of PWM channels, one channel is made of a top and bottom channel"
        ]
    ],
    "IfxGtm_Atom_PwmHl_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxStdIf_PwmHl_Config",
            "base",
            "< \\brief PWM HL standard interface configuration"
        ],
        [
            "IfxGtm_Atom_Timer",
            "*timer",
            "< \\brief Pointer to the linked timer object"
        ],
        [
            "IfxGtm_Atom",
            "atom",
            "< \\brief ATOM unit used"
        ],
        [
            "IFX_CONST",
            "IfxGtm_Atom_ToutMapP *ccx",
            "< \\brief Pointer to an array of size pwmHl.channels.channelCount containing the channels used. Channels must be adjacent channels"
        ],
        [
            "IFX_CONST",
            "IfxGtm_Atom_ToutMapP *coutx",
            "< \\brief Pointer to an array of size pwmHl.channels.channelCount containing the channels used. Channels must be adjacent channels"
        ],
        [
            "boolean",
            "initPins       /**< \\brief TRUE: Initialize pins in driver",
            "Meaning_variable_struct-None"
        ]
    ],
    "IfxGtm_Atom_PwmHl_Mode": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_Pwm_Mode",
            "mode",
            "< \\brief Pwm Mode"
        ],
        [
            "boolean",
            "inverted",
            "< \\brief Inverted configuration for the selected mode"
        ],
        [
            "IfxGtm_Atom_PwmHl_Update",
            "update",
            "< \\brief update call back function for the selected mode"
        ],
        [
            "IfxGtm_Atom_PwmHl_UpdateShift",
            "updateAndShift",
            "< \\brief update shift call back function for the selected mode"
        ],
        [
            "IfxGtm_Atom_PwmHl_UpdatePulse",
            "updatePulse",
            "< \\brief update pulse call back function for the selected mode"
        ]
    ],
    "struct IfxGtm_Atom_PwmHl_s": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxGtm_Atom_PwmHl_Base",
            "base",
            "< \\brief Multi-channels PWM object definition (channels only)"
        ],
        [
            "IfxGtm_Atom_Timer",
            "*timer",
            "< \\brief Pointer to the linked timer object"
        ],
        [
            "IfxGtm_Atom_PwmHl_Update",
            "update",
            "< \\brief Update function for actual selected mode"
        ],
        [
            "IfxGtm_Atom_PwmHl_UpdateShift",
            "updateAndShift",
            "< \\brief Update shift function for actual selected mode"
        ],
        [
            "IfxGtm_Atom_PwmHl_UpdatePulse",
            "updatePulse",
            "< \\brief Update pulse function for actual selected mode"
        ],
        [
            "Ifx_GTM_ATOM",
            "*atom",
            "< \\brief ATOM unit used"
        ],
        [
            "Ifx_GTM_ATOM_AGC",
            "*agc",
            "< \\brief AGC unit used"
        ],
        [
            "IfxGtm_Atom_Ch",
            "ccx[IFXGTM_ATOM_PWMHL_MAX_NUM_CHANNELS]",
            "< \\brief ATOM channels used for the CCCX outputs"
        ],
        [
            "IfxGtm_Atom_Ch",
            "coutx[IFXGTM_ATOM_PWMHL_MAX_NUM_CHANNELS]",
            "< \\brief ATOM channels used for the OUTX outputs"
        ],
        [
            "IfxGtm_Atom_Ch",
            "*ccxTemp",
            "< \\brief cached value"
        ],
        [
            "IfxGtm_Atom_Ch",
            "*coutxTemp",
            "< \\brief cached value"
        ]
    ],
    "IfxGtm_Atom_Timer_Base": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_TimerValue",
            "period",
            "< \\brief Timer period in ticks (cached value)"
        ],
        [
            "boolean",
            "triggerEnabled",
            "< \\brief If TRUE, the trigger functionality is Initialised"
        ],
        [
            "float32",
            "clockFreq",
            "< \\brief Timer input clock frequency (cached value)"
        ],
        [
            "IfxStdIf_Timer_CountDir",
            "countDir",
            "< \\brief Timer counting mode"
        ]
    ],
    "IfxGtm_Atom_Timer": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxGtm_Atom_Timer_Base",
            "base",
            "< \\brief Timer base structure"
        ],
        [
            "Ifx_GTM",
            "*gtm",
            "< \\brief GTM module used for the timer functionality"
        ],
        [
            "Ifx_GTM_ATOM",
            "*atom",
            "< \\brief ATOM used for the timer functionality"
        ],
        [
            "Ifx_GTM_ATOM_AGC",
            "*agc",
            "< \\brief Pointer to the AGC object"
        ],
        [
            "IfxGtm_Atom",
            "atomIndex",
            "< \\brief Enum for ATOM objects"
        ],
        [
            "IfxGtm_Atom_Ch",
            "timerChannel",
            "< \\brief ATOM channel used for the timer"
        ],
        [
            "IfxGtm_Atom_Ch",
            "triggerChannel",
            "< \\brief ATOM channel used for the trigger, if identical to the timerChannel, the trigger interrupt is having the same interrupt level as  the timer interrupt"
        ],
        [
            "uint16",
            "channelsMask",
            "< \\brief Mask for channels to be modified together"
        ],
        [
            "Ifx_TimerValue",
            "offset",
            "< \\brief Timer initial offset in ticks"
        ],
        [
            "Ifx_GTM_CDTM_DTM",
            "*dtm",
            "< \\brief Pointer to DTM object used by ATOM"
        ],
        [
            "IfxGtm_Dtm_Ch",
            "dtmChannel",
            "< \\brief DTM channel"
        ],
        [
            "uint32",
            "agcDisableUpdate",
            "< \\brief AGC value for disable update"
        ],
        [
            "uint32",
            "agcApplyUpdate",
            "< \\brief AGC value for apply update"
        ]
    ],
    "IfxGtm_Atom_Timer_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxStdIf_Timer_Config",
            "base",
            "< \\brief Standard interface timer configuration"
        ],
        [
            "Ifx_GTM",
            "*gtm",
            "< \\brief GTM used for the timer functionality"
        ],
        [
            "IfxGtm_Atom",
            "atom",
            "< \\brief ATOM used for the timer functionality"
        ],
        [
            "IfxGtm_Atom_Ch",
            "timerChannel",
            "< \\brief ATOM channel used for the timer"
        ],
        [
            "IfxGtm_Atom_ToutMap",
            "*triggerOut",
            "< \\brief ATOM channel used for the trigger output, can be identical to the timer channe"
        ],
        [
            "IfxGtm_Cmu_Clk",
            "clock",
            "< \\brief Timer input clock"
        ],
        [
            "IfxGtm_IrqMode",
            "irqModeTimer",
            "< \\brief Interrupt mode for the timer"
        ],
        [
            "IfxGtm_IrqMode",
            "irqModeTrigger",
            "< \\brief Interrupt mode for the trigger"
        ],
        [
            "IfxGtm_Dtm_ClockSource",
            "dtmClockSource",
            "< \\brief DTM clock source"
        ],
        [
            "boolean",
            "initPins             /**< \\brief TRUE: Initialize pins in driver",
            "Meaning_variable_struct-None"
        ]
    ],
    "IfxGtm_Spe_ChannelOutputs": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "CH0 : 2",
            "< \\brief output from Channel 0"
        ],
        [
            "uint32",
            "CH1 : 2",
            "< \\brief output from Channel 0"
        ],
        [
            "uint32",
            "CH2 : 2",
            "< \\brief output from Channel 2"
        ],
        [
            "uint32",
            "CH3 : 2",
            "< \\brief output from Channel 3"
        ],
        [
            "uint32",
            "CH4 : 2",
            "< \\brief output from Channel 4"
        ],
        [
            "uint32",
            "CH5 : 2",
            "< \\brief output from Channel 5"
        ],
        [
            "uint32",
            "CH6 : 2",
            "< \\brief output from Channel 6"
        ],
        [
            "uint32",
            "CH7 : 2",
            "< \\brief output from Channel 7"
        ]
    ],
    "IfxGtm_Spe_PatternSignal": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "valid : 1",
            "< \\brief validity of the specified Pattern"
        ],
        [
            "uint32",
            "x : 1",
            "< \\brief CHx input Signal"
        ],
        [
            "uint32",
            "y : 1",
            "< \\brief CHy input Signal"
        ],
        [
            "uint32",
            "z : 1",
            "< \\brief CHz input Signal"
        ]
    ],
    "IfxGtm_Tim_ChannelControl": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "boolean",
            "enable",
            "< \\brief TIM channel enable"
        ],
        [
            "IfxGtm_Tim_Mode",
            "mode",
            "< \\brief TIM channel Mode"
        ],
        [
            "boolean",
            "enableOneShotMode",
            "< \\brief enable OneShot Mode (disable - continous operation mode)"
        ],
        [
            "boolean",
            "enableAruRouting                                   /**< \\brief GPR0 and GPR1 register values routed to ARU.",
            "Meaning_variable_struct-None"
        ],
        [
            "boolean",
            "channelInputControl                             /**< \\brief 0- use signal TIM_IN(x) as input for channel .",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxGtm_Tim_GprSel",
            "gpr0Sel",
            "< \\brief Selection for GPR0 register"
        ],
        [
            "IfxGtm_Tim_GprSel",
            "gpr1Sel",
            "< \\brief Selection for GPR1 register"
        ],
        [
            "IfxGtm_Tim_CntsSel",
            "cntsSel",
            "< \\brief Selection for CNTS register"
        ],
        [
            "boolean",
            "signalLevelControl                              /**< \\brief Signal level control",
            "Meaning_variable_struct-None"
        ],
        [
            "boolean",
            "ignoreSignalLevel                                          /**< \\brief ignore Signal Level.",
            "Meaning_variable_struct-None"
        ],
        [
            "boolean",
            "enableCounterReset                                         /**< \\brief Enables resetting of counter in certain modes ( TIM_MODE=0b101 (TGPS) / TIM_MODE=0b000 (TPWM))",
            "Meaning_variable_struct-None"
        ],
        [
            "*",
            "1 - ECNT counter is reset with periodic sampling / ECNT counter operating in wrap around mode, CNT is reset on active and inactive input edge else ECNT counter operating in wrap around mode",
            "Meaning_variable_struct-None"
        ],
        [
            "boolean",
            "enableFilter",
            "< \\brief enable Filter"
        ],
        [
            "IfxGtm_Tim_FilterCounterFreqSel",
            "filterCounterFrequency",
            "< \\brief Filter counter frequency select"
        ],
        [
            "boolean",
            "enableExternalCaptureMode",
            "< \\brief Enables external capture mode"
        ],
        [
            "IfxGtm_Tim_FilterMode",
            "filterModeRisingEdge",
            "< \\brief Filter mode for rising edge"
        ],
        [
            "IfxGtm_Tim_FilterCounter",
            "filterCounterModeRisingEdge",
            "< \\brief Filter counter mode for rising edge"
        ],
        [
            "IfxGtm_Tim_FilterMode",
            "filterModeFallingEdge",
            "< \\brief Filter mode for falling edge"
        ],
        [
            "IfxGtm_Tim_FilterCounter",
            "filterCounterModeFallingEdge",
            "< \\brief Filter counter mode for falling edge"
        ],
        [
            "IfxGtm_Cmu_Clk",
            "clkSel",
            "< \\brief CMU clock source select for channel"
        ],
        [
            "boolean",
            "extendEdgeCounterOverflow          /**< \\brief Extended Edge counter overflow behavior",
            "Meaning_variable_struct-None"
        ],
        [
            "boolean",
            "egpr0Sel",
            "< \\brief Extension of GPR0_SEL bit field"
        ],
        [
            "boolean",
            "egpr1Sel",
            "< \\brief Extension of GPR1_SEL bit field"
        ],
        [
            "IfxGtm_Tim_Timeout",
            "timeoutControl",
            "< \\brief Timeout control"
        ]
    ],
    "IfxGtm_Tim_InputSourceSelect": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint8",
            "mode        /**< \\brief Input source to Channel. multi-core encoding in use (MODE_x(1) defines the state of the signal)",
            "Meaning_variable_struct-None"
        ],
        [
            "uint8",
            "value",
            "Meaning_variable_struct-None"
        ]
    ],
    "IfxGtm_Tim_In_ConfigCapture": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "boolean",
            "irqOnNewVal",
            "< \\brief If TRUE, the interrupt on new value is enabled"
        ],
        [
            "boolean",
            "irqOnCntOverflow",
            "< \\brief If TRUE, the interrupt on CNT overflow is enabled"
        ],
        [
            "boolean",
            "irqOnEcntOverflow",
            "< \\brief If TRUE, the interrupt on ECNT (Edge counter) overflow is enabled"
        ],
        [
            "boolean",
            "irqOnDatalost",
            "< \\brief If TRUE, the interrupt on data lost (GPR0, GPR1) is enabled"
        ],
        [
            "IfxGtm_Cmu_Clk",
            "clock",
            "< \\brief Timer input clock"
        ],
        [
            "Ifx_Pwm_Mode",
            "mode",
            "< \\brief PWM mode, only Ifx_Pwm_Mode_leftAligned and Ifx_Pwm_Mode_righAligned are supported"
        ]
    ],
    "IfxGtm_Tim_In_ConfigFilter": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxGtm_Cmu_Tim_Filter_Clk",
            "clock",
            "< \\brief Timeout clock"
        ],
        [
            "IfxGtm_Tim_In_ConfigFilterMode",
            "risingEdgeMode",
            "< \\brief Filter mode for rising edge"
        ],
        [
            "IfxGtm_Tim_In_ConfigFilterMode",
            "fallingEdgeMode",
            "< \\brief Filter mode for falling edge"
        ],
        [
            "float32",
            "risingEdgeFilterTime",
            "< \\brief Rising edge filter time  in second"
        ],
        [
            "float32",
            "fallingEdgeFilterTime",
            "< \\brief Falling edge filter time in second"
        ],
        [
            "boolean",
            "irqOnGlitch",
            "< \\brief If TRUE, the interrupt on glitch is enabled"
        ],
        [
            "IfxGtm_Tim_In_Input",
            "input",
            "< \\brief selected input"
        ],
        [
            "IfxGtm_Tim_TinMap",
            "*inputPin",
            "< \\brief If defined, this value overwrites the IfxGtm_Tim_In_Config.filter.input, IfxGtm_Tim_In_Config.timIndex, IfxGtm_Tim_In_Config.channelIndex"
        ],
        [
            "IfxPort_InputMode",
            "inputPinMode",
            "< \\brief Input pin mode"
        ]
    ],
    "IfxGtm_Tim_In_ConfigTimeout": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxGtm_Cmu_Clk",
            "clock",
            "< \\brief Timeout clock"
        ],
        [
            "float32",
            "timeout",
            "< \\brief Timeout in second. Value of 0 disable the timeout functionality see 27.10.3 Timeout Detection Unit (TDU)"
        ],
        [
            "boolean",
            "irqOnTimeout",
            "< \\brief If TRUE, the interrupt on timeout is enabled"
        ]
    ],
    "IfxGtm_Tim_In": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_GTM_TIM_CH",
            "*channel",
            "< \\brief TIM channel used"
        ],
        [
            "uint32",
            "periodTick",
            "< \\brief Period value in clock ticks"
        ],
        [
            "uint32",
            "pulseLengthTick",
            "< \\brief Duty value in clock ticks"
        ],
        [
            "boolean",
            "dataCoherent",
            "< \\brief TRUE, if the duty and period values are measured from the same period"
        ],
        [
            "boolean",
            "overflowCnt",
            "< \\brief TRUE if the last measurement show an overflow in CNT"
        ],
        [
            "boolean",
            "newData",
            "< \\brief TRUE when values are updated, and  if none of the counter CNT, CNTS have overflowed"
        ],
        [
            "boolean",
            "dataLost",
            "< \\brief TRUE if data are lost"
        ],
        [
            "uint32",
            "edgeCounterUpper",
            "< \\brief upper part of the edge counter"
        ],
        [
            "boolean",
            "glitch",
            "< \\brief TRUE if glitch is detected"
        ],
        [
            "float32",
            "captureClockFrequency",
            "< \\brief Capture clock frequency in Hz"
        ],
        [
            "IfxGtm_Tim",
            "timIndex",
            "< \\brief Index of the TIM module being used."
        ],
        [
            "IfxGtm_Tim_Ch",
            "channelIndex",
            "< \\brief Index of the TIM channel being used."
        ],
        [
            "uint16",
            "edgeCount",
            "< \\brief number of edges counted."
        ]
    ],
    "IfxGtm_Tim_In_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_GTM",
            "*gtm",
            "< \\brief GTM used"
        ],
        [
            "IfxGtm_Tim",
            "timIndex",
            "< \\brief TIM index"
        ],
        [
            "IfxGtm_Tim_Ch",
            "channelIndex",
            "< \\brief Channel index"
        ],
        [
            "IfxGtm_IrqMode",
            "irqMode",
            "< \\brief Interrupt mode for the new value available"
        ],
        [
            "IfxSrc_Tos",
            "isrProvider",
            "< \\brief Interrupt service provider for the timer interrupt"
        ],
        [
            "Ifx_Priority",
            "isrPriority",
            "< \\brief Set the interrupt priority for new value available. If 0, no interrupt will be generated"
        ],
        [
            "IfxGtm_Tim_In_ConfigCapture",
            "capture",
            "< \\brief Capture configuration"
        ],
        [
            "IfxGtm_Tim_In_ConfigFilter",
            "filter",
            "< \\brief Filter configuration"
        ],
        [
            "IfxGtm_Tim_In_ConfigTimeout",
            "timeout",
            "< \\brief Timeout configuration"
        ]
    ],
    "IfxGtm_Tim_Timer": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_GTM",
            "*gtm",
            "< \\brief Pointer to GTM module"
        ],
        [
            "Ifx_GTM_TIM",
            "*tim",
            "< \\brief Pointer to TIM module"
        ],
        [
            "IfxGtm_Tim",
            "timIndex",
            "< \\brief Specifies the  TIM module no"
        ],
        [
            "IfxGtm_Tim_Ch",
            "channel",
            "< \\brief Tim channel no"
        ]
    ],
    "IfxGtm_Tim_Timer_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxGtm_Tim",
            "timIndex",
            "< \\brief Specifies the TIM instance number"
        ],
        [
            "IfxGtm_Tim_Ch",
            "channel",
            "< \\brief Tim channel no"
        ],
        [
            "IfxGtm_Tim_ChannelControl",
            "channelControl",
            "< \\brief Control configuration"
        ],
        [
            "uint32",
            "raisingEdgeFilterTime",
            "< \\brief Filter Raising Edge parameter"
        ],
        [
            "uint32",
            "fallingEdgeFilterTime",
            "< \\brief Filter Falling Edge parameter"
        ],
        [
            "uint32",
            "shadowCounter",
            "< \\brief Shadow counter value"
        ],
        [
            "boolean",
            "irqEnable",
            "< \\brief enable interrupt notification"
        ],
        [
            "IfxGtm_IrqMode",
            "irqMode",
            "< \\brief interrupt mode (level/pulse/pulse notify/single pulse)"
        ],
        [
            "IfxGtm_Tim_IrqType",
            "irqType",
            "< \\brief interrupt type (new value/ ecnt overflow/ gpr overflow/ cnt overflow / TO detect / glitch detect)"
        ],
        [
            "IfxGtm_Tim_InputSourceSelect",
            "inputSourceSelect",
            "< \\brief input source selection (mode , Value)"
        ],
        [
            "boolean",
            "enableAuxInputSourceSelect",
            "< \\brief enable aurilliary input source selection"
        ]
    ],
    "IfxGtm_Tom_Pwm_Interrupt": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "boolean",
            "ccu0Enabled",
            "< \\brief Enable/Disable choice for CCU0 trigger interrupt"
        ],
        [
            "boolean",
            "ccu1Enabled",
            "< \\brief Enable/Disable choice for CCU1 trigger interrupt"
        ],
        [
            "IfxGtm_IrqMode",
            "mode",
            "< \\brief IRQ mode of interrupt"
        ],
        [
            "IfxSrc_Tos",
            "isrProvider",
            "< \\brief Type of Service for Ccu0/1 interrupt"
        ],
        [
            "Ifx_Priority",
            "isrPriority",
            "< \\brief Priority for Ccu0/1 interrupt"
        ]
    ],
    "IfxGtm_Tom_Pwm_pin": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxGtm_Tom_ToutMap",
            "*outputPin",
            "< \\brief output pin"
        ],
        [
            "IfxPort_OutputMode",
            "outputMode",
            "< \\brief Output mode"
        ],
        [
            "IfxPort_PadDriver",
            "padDriver",
            "< \\brief Pad driver"
        ]
    ],
    "IfxGtm_Tom_Pwm_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_GTM",
            "*gtm",
            "< \\brief Pointer to GTM module"
        ],
        [
            "IfxGtm_Tom",
            "tom",
            "< \\brief Index of the TOM object used"
        ],
        [
            "IfxGtm_Tom_Ch",
            "tomChannel",
            "< \\brief TOM channel used for the timer"
        ],
        [
            "IfxGtm_Tom_Ch_ClkSrc",
            "clock",
            "< \\brief Timer input clock"
        ],
        [
            "uint32",
            "period",
            "< \\brief Period"
        ],
        [
            "uint32",
            "dutyCycle",
            "< \\brief Duty Cycle"
        ],
        [
            "Ifx_ActiveState",
            "signalLevel",
            "< \\brief Signal Level"
        ],
        [
            "boolean",
            "oneShotModeEnabled",
            "< \\brief Enable/Disable the one shot mode"
        ],
        [
            "IfxGtm_Dtm_ClockSource",
            "dtmClockSource",
            "< \\brief DTM clock source"
        ],
        [
            "boolean",
            "synchronousUpdateEnabled",
            "< \\brief Synchronous or Asynchronous update"
        ],
        [
            "IfxGtm_Tom_Pwm_Interrupt",
            "interrupt",
            "< \\brief configuration structure for interrupt"
        ],
        [
            "IfxGtm_Tom_Pwm_pin",
            "pin",
            "< \\brief configuration structure for output pin"
        ],
        [
            "boolean",
            "immediateStartEnabled",
            "< \\brief enable/disable immediate start of PWM"
        ]
    ],
    "IfxGtm_Tom_Pwm_Driver": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_GTM",
            "*gtm",
            "< \\brief Pointer to GTM module"
        ],
        [
            "IfxGtm_Tom",
            "tomIndex",
            "< \\brief Index of the TOM object used"
        ],
        [
            "IfxGtm_Tom_Ch",
            "tomChannel",
            "< \\brief TOM channel used for the timer"
        ],
        [
            "Ifx_GTM_TOM",
            "*tom",
            "< \\brief Pointer to the TOM object"
        ],
        [
            "Ifx_GTM_TOM_TGC",
            "*tgc[2]",
            "< \\brief Pointer to the TGC object"
        ]
    ],
    "IfxGtm_Tom_PwmHl_Base": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_TimerValue",
            "deadtime",
            "< \\brief Dead time between the top and bottom channel in ticks"
        ],
        [
            "Ifx_TimerValue",
            "minPulse",
            "< \\brief minimum pulse that is output, shorter pulse time will be output as 0% duty cycle"
        ],
        [
            "Ifx_TimerValue",
            "maxPulse",
            "< \\brief internal parameter"
        ],
        [
            "Ifx_Pwm_Mode",
            "mode",
            "< \\brief actual PWM mode"
        ],
        [
            "sint8",
            "setMode",
            "< \\brief A non zero flag indicates that the PWM mode is being modified"
        ],
        [
            "Ifx_ActiveState",
            "ccxActiveState",
            "< \\brief Top PWM active state"
        ],
        [
            "Ifx_ActiveState",
            "coutxActiveState",
            "< \\brief Bottom PWM active state"
        ],
        [
            "boolean",
            "inverted",
            "< \\brief Flag indicating the center aligned inverted mode (TRUE)"
        ],
        [
            "uint8",
            "channelCount",
            "< \\brief Number of PWM channels, one channel is made of a top and bottom channel"
        ]
    ],
    "IfxGtm_Tom_PwmHl_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxStdIf_PwmHl_Config",
            "base",
            "< \\brief PWM HL standard interface configuration"
        ],
        [
            "IfxGtm_Tom_Timer",
            "*timer",
            "< \\brief Pointer to the linked timer object"
        ],
        [
            "IfxGtm_Tom",
            "tom",
            "< \\brief TOM unit used"
        ],
        [
            "IFX_CONST",
            "IfxGtm_Tom_ToutMapP *ccx",
            "< \\brief Pointer to an array of size base.channelCount/2 containing the channels used. All channels used for ccx and coutx must be adjacent to the channel used for the timer, order is not important."
        ],
        [
            "IFX_CONST",
            "IfxGtm_Tom_ToutMapP *coutx",
            "< \\brief Pointer to an array of size base.channelCount/2 containing the channels used. All channels used for ccx and coutx must be adjacent to the channel used for the timer, order is not important"
        ],
        [
            "boolean",
            "initPins       /**< \\brief TRUE: Initialize pins in driver",
            "Meaning_variable_struct-None"
        ]
    ],
    "IfxGtm_Tom_PwmHl_Mode": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_Pwm_Mode",
            "mode",
            "< \\brief Pwm Mode"
        ],
        [
            "boolean",
            "inverted",
            "< \\brief Inverted configuration for the selected mode"
        ],
        [
            "IfxGtm_Tom_PwmHl_Update",
            "update",
            "< \\brief update call back function for the selected mode"
        ],
        [
            "IfxGtm_Tom_PwmHl_UpdateShift",
            "updateAndShift",
            "< \\brief update shift call back function for the selected mode"
        ],
        [
            "IfxGtm_Tom_PwmHl_UpdatePulse",
            "updatePulse",
            "< \\brief update pulse call back function for the selected mode"
        ]
    ],
    "struct IfxGtm_Tom_PwmHl_s": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxGtm_Tom_PwmHl_Base",
            "base",
            "< \\brief Multi-channels PWM object definition (channels only)"
        ],
        [
            "IfxGtm_Tom_Timer",
            "*timer",
            "< \\brief Pointer to the linked timer object"
        ],
        [
            "IfxGtm_Tom_PwmHl_Update",
            "update",
            "< \\brief Update function for actual selected mode"
        ],
        [
            "IfxGtm_Tom_PwmHl_UpdateShift",
            "updateAndShift",
            "< \\brief Update shift function for actual selected mode"
        ],
        [
            "IfxGtm_Tom_PwmHl_UpdatePulse",
            "updatePulse",
            "< \\brief Update pulse function for actual selected mode"
        ],
        [
            "Ifx_GTM_TOM",
            "*tom",
            "< \\brief TOM unit used"
        ],
        [
            "Ifx_GTM_TOM_TGC",
            "*tgc",
            "< \\brief TGC unit used"
        ],
        [
            "IfxGtm_Tom_Ch",
            "ccx[IFXGTM_TOM_PWMHL_MAX_NUM_CHANNELS]",
            "< \\brief TOM channels used for the CCCX outputs"
        ],
        [
            "IfxGtm_Tom_Ch",
            "coutx[IFXGTM_TOM_PWMHL_MAX_NUM_CHANNELS]",
            "< \\brief TOM channels used for the OUTX outputs"
        ],
        [
            "IfxGtm_Tom_Ch",
            "*ccxTemp",
            "< \\brief cached value"
        ],
        [
            "IfxGtm_Tom_Ch",
            "*coutxTemp",
            "< \\brief cached value"
        ]
    ],
    "IfxGtm_Tom_Timer_Base": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_TimerValue",
            "period",
            "< \\brief Timer period in ticks (cached value)"
        ],
        [
            "boolean",
            "triggerEnabled",
            "< \\brief If TRUE, the trigger functionality is Initialised"
        ],
        [
            "float32",
            "clockFreq",
            "< \\brief Timer input clock frequency (cached value)"
        ],
        [
            "IfxStdIf_Timer_CountDir",
            "countDir",
            "< \\brief Timer counting mode"
        ]
    ],
    "IfxGtm_Tom_Timer": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxGtm_Tom_Timer_Base",
            "base",
            "< \\brief Timer base structure"
        ],
        [
            "Ifx_GTM",
            "*gtm",
            "< \\brief Pointer to GTM module"
        ],
        [
            "Ifx_GTM_TOM",
            "*tom",
            "< \\brief Pointer to the TOM object"
        ],
        [
            "Ifx_GTM_TOM_TGC",
            "*tgc[2]",
            "< \\brief Pointer to the TGC object"
        ],
        [
            "IfxGtm_Tom",
            "tomIndex",
            "< \\brief Enum for TOM objects"
        ],
        [
            "IfxGtm_Tom_Ch",
            "timerChannel",
            "< \\brief TOM channel used for the timer"
        ],
        [
            "IfxGtm_Tom_Ch",
            "triggerChannel",
            "< \\brief TOM channel used for the trigger, can be identical to the timer channel"
        ],
        [
            "uint16",
            "channelsMask[2]",
            "< \\brief Mask for channels to be modified together, The 1st value corresponds to the Timer's TGC, the 2nd value corresponds to the timer's next TGC if any"
        ],
        [
            "Ifx_TimerValue",
            "offset",
            "< \\brief Timer initial offset in ticks"
        ],
        [
            "uint32",
            "tgcGlobalControlDisableUpdate[2]",
            "< \\brief Cached value for TGC GLOB_CTR"
        ],
        [
            "uint32",
            "tgcGlobalControlApplyUpdate[2]",
            "< \\brief Cached value for TGC GLOB_CTR"
        ],
        [
            "Ifx_GTM_CDTM_DTM",
            "*dtm",
            "< \\brief Pointer to DTM object used by TOM"
        ],
        [
            "IfxGtm_Dtm_Ch",
            "dtmChannel",
            "< \\brief DTM Channel"
        ]
    ],
    "IfxGtm_Tom_Timer_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxStdIf_Timer_Config",
            "base",
            "< \\brief Standard interface timer configuration"
        ],
        [
            "Ifx_GTM",
            "*gtm",
            "< \\brief Pointer to GTM module"
        ],
        [
            "IfxGtm_Tom",
            "tom",
            "< \\brief Index of the TOM object used"
        ],
        [
            "IfxGtm_Tom_Ch",
            "timerChannel",
            "< \\brief TOM channel used for the timer"
        ],
        [
            "IfxGtm_Tom_ToutMap",
            "*triggerOut",
            "< \\brief TOM channel used for the trigger output, can be identical to the timer channel"
        ],
        [
            "IfxGtm_Tom_Ch_ClkSrc",
            "clock",
            "< \\brief Timer input clock"
        ],
        [
            "IfxGtm_IrqMode",
            "irqModeTimer",
            "< \\brief Interrupt mode for the timer"
        ],
        [
            "IfxGtm_IrqMode",
            "irqModeTrigger",
            "< \\brief Interrupt mode for the trigger"
        ],
        [
            "IfxGtm_Dtm_ClockSource",
            "dtmClockSource",
            "< \\brief DTM clock source"
        ],
        [
            "boolean",
            "initPins             /**< \\brief TRUE : Initialize pins in driver.",
            "Meaning_variable_struct-None"
        ]
    ],
    "IfxHssl_Hssl_AccessWindow": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "start",
            "< \\brief start of the access"
        ],
        [
            "uint32",
            "end",
            "< \\brief end of the access"
        ]
    ],
    "IfxHssl_Hssl_errorFlags": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint8",
            "notAcknowledgeError : 1",
            "< \\brief not acknowledge error / tag error"
        ],
        [
            "uint8",
            "transactionTagError : 1",
            "< \\brief transaction tag error"
        ],
        [
            "uint8",
            "timeoutError : 1",
            "< \\brief timeout error"
        ],
        [
            "uint8",
            "unexpectedError : 1",
            "< \\brief unexpected type of frame error"
        ],
        [
            "uint8",
            "memoryAccessViolation : 1",
            "< \\brief memory access violation"
        ],
        [
            "uint8",
            "busAccessError : 1",
            "< \\brief SRI/SPB bus access error"
        ],
        [
            "uint8",
            "channelNumberCodeError : 1",
            "< \\brief PHY inconsistency error 1 (channel number code error)"
        ],
        [
            "uint8",
            "dataLengthError : 1",
            "< \\brief PHY inconsistency error 2 (data length error)"
        ],
        [
            "uint8",
            "crcError : 1",
            "< \\brief CRC error"
        ]
    ],
    "IfxHssl_Hssl": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_HSSL",
            "*hssl",
            "< \\brief pointer to HSSL register"
        ],
        [
            "IfxHssl_Hssl_errorFlags",
            "errorFlags",
            "< \\brief structure for error flags"
        ],
        [
            "boolean",
            "loopBack",
            "< \\brief loop back (enable / disable) for streaming transfers within the microcontroller"
        ]
    ],
    "IfxHssl_Hssl_Channel": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_HSSL",
            "*hssl",
            "< \\brief pointer to HSSL registers"
        ],
        [
            "Ifx_HSCT",
            "*hsct",
            "< \\brief pointer to HSCT registers"
        ],
        [
            "IfxHssl_ChannelId",
            "channelId",
            "< \\brief channel number (id)"
        ],
        [
            "IfxHssl_Hssl_FrameRequest",
            "currentFrameRequest",
            "< \\brief current frame request"
        ],
        [
            "IfxHssl_StreamingMode",
            "streamingMode",
            "< \\brief streaming mode selection ( single / continuous )"
        ],
        [
            "boolean",
            "loopBack",
            "< \\brief loopback (enable / disable) for streaming transfers within the microcontroller"
        ],
        [
            "boolean",
            "streamingModeOn",
            "< \\brief streaming mode or command mode"
        ]
    ],
    "IfxHssl_Hssl_ChannelConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_HSSL",
            "*hssl",
            "< \\brief pointer to HSSL registers"
        ],
        [
            "Ifx_HSCT",
            "*hsct",
            "< \\brief pointer to HSCT registers"
        ],
        [
            "IfxHssl_ChannelId",
            "channelId",
            "< \\brief channel number (id)"
        ],
        [
            "IfxHssl_StreamingMode",
            "streamingMode",
            "< \\brief streaming mode selection ( single / continuous )"
        ],
        [
            "boolean",
            "loopBack",
            "< \\brief loop back (enable / disable) for streaming transfers within the microcontroller"
        ]
    ],
    "IfxHssl_Hssl_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_HSSL",
            "*hssl",
            "< \\brief pointer to HSSL registers"
        ],
        [
            "IfxHssl_Hssl_AccessWindow",
            "accessWindow0",
            "< \\brief access window of channel 0"
        ],
        [
            "IfxHssl_Hssl_AccessWindow",
            "accessWindow1",
            "< \\brief access window of channel 1"
        ],
        [
            "IfxHssl_Hssl_AccessWindow",
            "accessWindow2",
            "< \\brief access window of channel 2"
        ],
        [
            "IfxHssl_Hssl_AccessWindow",
            "accessWindow3",
            "< \\brief access window of channel 3"
        ],
        [
            "uint16",
            "preDivider",
            "< \\brief Defines the down-scaled module clock to be used by all channel timeout timers"
        ]
    ],
    "IfxHssl_Hsct": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_HSCT",
            "*hsct",
            "< \\brief pointer to HSCT registers"
        ],
        [
            "boolean",
            "loopBack",
            "< \\brief loopc back selection"
        ]
    ],
    "IfxHssl_Hsct_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_HSCT",
            "*hsct",
            "< \\brief pointer to HSCT registers"
        ],
        [
            "IfxHssl_InterfaceMode",
            "interfaceMode",
            "< \\brief interface mode (master IF /slave IF)"
        ],
        [
            "boolean",
            "highSpeedMode",
            "< \\brief high speed mode selection"
        ],
        [
            "boolean",
            "loopBack",
            "< \\brief loopc back selection"
        ]
    ],
    "IfxI2c_I2c": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_I2C",
            "*i2c",
            "< \\brief Module Pointer"
        ],
        [
            "IfxI2c_BusStatus",
            "busStatus",
            "< \\brief Status of the bus"
        ],
        [
            "IfxI2c_I2c_Status",
            "status",
            "< \\brief Status of the last bus operation"
        ],
        [
            "float32",
            "baudrate",
            "< \\brief Baudrate"
        ]
    ],
    "IfxI2c_I2c_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_I2C",
            "*i2c",
            "< \\brief Module Pointer"
        ],
        [
            "float32",
            "baudrate",
            "< \\brief Baudrate"
        ],
        [
            "IFX_CONST",
            "IfxI2c_Pins *pins",
            "< \\brief Pins"
        ],
        [
            "IfxI2c_Mode",
            "mode",
            "< \\brief Speed Mode"
        ]
    ],
    "IfxI2c_I2c_Device": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxI2c_I2c",
            "*i2c",
            "< \\brief Module Pionter"
        ],
        [
            "uint16",
            "deviceAddress",
            "< \\brief the slave device's address"
        ],
        [
            "IfxI2c_AddressMode",
            "addressMode",
            "< \\brief slave device's address (7 or 10 bits)"
        ]
    ],
    "IfxI2c_I2c_deviceConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxI2c_I2c",
            "*i2c",
            "< \\brief Module Pointer"
        ],
        [
            "uint16",
            "deviceAddress",
            "< \\brief the slave device's address"
        ],
        [
            "IfxI2c_AddressMode",
            "addressMode",
            "< \\brief slave device's address (7 or 10 bits)"
        ]
    ],
    "IfxI2c_Pins": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxI2c_Scl_InOut",
            "*scl",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxI2c_Sda_InOut",
            "*sda",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxPort_PadDriver",
            "padDriver",
            "Meaning_variable_struct-None"
        ]
    ],
    "IfxIom_Driver_LamFilterConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "boolean",
            "clearTimerOnGlitch",
            "< \\brief If set, the timer is cleared on glitch, else it is decremented"
        ],
        [
            "float32",
            "fallingEdgeFilterTime",
            "< \\brief Falling edge filter time in second for immediate debounce filter mode. In delayed filter time this corresponds to the minimal filter time."
        ],
        [
            "IfxIom_LamFilterMode",
            "mode",
            "< \\brief Filter mode"
        ],
        [
            "uint32",
            "prescalerFactor",
            "< \\brief Prescaler factor, must be > 0, only valid for prescaler mode"
        ],
        [
            "float32",
            "risingEdgeFilterTime",
            "< \\brief Rising edge filter time in second for immediate debounce filter mode. In delayed filter time this corresponds to the minimal filter time."
        ]
    ],
    "IfxIom_Driver": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_IOM",
            "*module",
            "< \\brief Pointer to IOM module SFR set"
        ],
        [
            "uint8",
            "accumulatedEventUsedMask",
            "< \\brief Indicates the used / unused accumulated counter ECM. bit0=CTS0, bit1=CTS2, ... 0=unused, 1=used"
        ],
        [
            "uint16",
            "lamUsedMask",
            "< \\brief Indicates the used / unused LAM. bit0=LAM0, bit1=LAM2, ... 0=unused, 1=used"
        ]
    ],
    "IfxIom_Driver_LamEventConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxIom_LamEventSource",
            "source",
            "< \\brief Event source"
        ],
        [
            "IfxIom_LamEventTrigger",
            "trigger",
            "< \\brief Event trigger"
        ]
    ],
    "IfxIom_Driver_LamEventWindowConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxIom_LamEventWindowClearEvent",
            "clearEvent",
            "< \\brief Timer clear event"
        ],
        [
            "IfxIom_LamEventWindowControlSource",
            "controlSource",
            "< \\brief Timer control source"
        ],
        [
            "boolean",
            "inverted",
            "< \\brief If TRUE, the event window is inverted"
        ],
        [
            "IfxIom_LamEventWindowRunControl",
            "run",
            "< \\brief Timer run control"
        ],
        [
            "float32",
            "threshold",
            "< \\brief Event window threshold in second. If 0, no event are generated"
        ]
    ],
    "IfxIom_Driver_LamMonConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxIom_Driver_LamFilterConfig",
            "filter",
            "< \\brief Filter configuration"
        ],
        [
            "IfxIom_MonInput",
            "input",
            "< \\brief Monitor input"
        ],
        [
            "boolean",
            "inverted",
            "< \\brief If TRUE, the signal is inverted"
        ]
    ],
    "IfxIom_Driver_LamRefConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxIom_Driver_LamFilterConfig",
            "filter",
            "< \\brief Filter configuration"
        ],
        [
            "IfxIom_RefInput",
            "input",
            "< \\brief Reference input"
        ],
        [
            "boolean",
            "inverted",
            "< \\brief If TRUE, the signal is inverted"
        ]
    ],
    "IfxIom_Driver_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_IOM",
            "*module",
            "< \\brief IOM module SFRs"
        ]
    ],
    "IfxIom_Driver_Lam": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxIom_Driver",
            "*iomDriver",
            "< \\brief Main IOM Driver"
        ],
        [
            "IfxIom_LamId",
            "channel",
            "< \\brief LAM Channel"
        ],
        [
            "uint8",
            "monIndex",
            "< \\brief Monitor input index"
        ],
        [
            "uint8",
            "refIndex",
            "< \\brief Reference input index"
        ],
        [
            "IfxIom_RefInputSignal",
            "refInput",
            "< \\brief Reference input"
        ],
        [
            "IfxIom_MonInputSignal",
            "monInput",
            "< \\brief Monitor input"
        ],
        [
            "sint8",
            "accumulatedCounterIndex",
            "< \\brief Accumulated counter used. Negative value means no counter used"
        ],
        [
            "uint8",
            "systemEventTriggerThreshold",
            "< \\brief Specifies the number of LAM event that triggers the System Event. Value 0 disables the trigger event. Value one enables the trigger event. Value from 2 to 15 will use the counter to filter events, max 4 counters exists for the IOM."
        ]
    ],
    "IfxIom_Driver_LamConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxIom_Driver",
            "*iomDriver",
            "< \\brief Pointer to the IOM driver"
        ],
        [
            "IfxIom_LamId",
            "channel",
            "< \\brief LAM channel to be used"
        ],
        [
            "IfxIom_Driver_LamEventConfig",
            "event",
            "< \\brief LAM event configuration"
        ],
        [
            "IfxIom_Driver_LamEventWindowConfig",
            "eventWindow",
            "< \\brief LAM eventWindow configuration"
        ],
        [
            "IfxIom_Driver_LamMonConfig",
            "mon",
            "< \\brief LAM Monitor input configuration"
        ],
        [
            "IfxIom_Driver_LamRefConfig",
            "ref",
            "< \\brief LAM reference input configuration"
        ],
        [
            "uint8",
            "systemEventTriggerThreshold",
            "< \\brief Specifies the number of LAM event that triggers the System Event. Value 0 disables the trigger event. Value one enables the trigger event. Value from 2 to 15 will use the counter to filter events, max 4 counters exists for the IOM."
        ]
    ],
    "IfxIom_Iom_EcmGlobalEventSelectionBits": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "eventCombinerSelection0 : 1",
            "< \\brief Determines the inclusion of the channel0 event in the generation of the global event"
        ],
        [
            "uint32",
            "eventCombinerSelection1 : 1",
            "< \\brief Determines the inclusion of the channel1 event in the generation of the global event"
        ],
        [
            "uint32",
            "eventCombinerSelection2 : 1",
            "< \\brief Determines the inclusion of the channel2 event in the generation of the global event"
        ],
        [
            "uint32",
            "eventCombinerSelection3 : 1",
            "< \\brief Determines the inclusion of the channel3 event in the generation of the global event"
        ],
        [
            "uint32",
            "eventCombinerSelection4 : 1",
            "< \\brief Determines the inclusion of the channel4 event in the generation of the global event"
        ],
        [
            "uint32",
            "eventCombinerSelection5 : 1",
            "< \\brief Determines the inclusion of the channel5 event in the generation of the global event"
        ],
        [
            "uint32",
            "eventCombinerSelection6 : 1",
            "< \\brief Determines the inclusion of the channel6 event in the generation of the global event"
        ],
        [
            "uint32",
            "eventCombinerSelection7 : 1",
            "< \\brief Determines the inclusion of the channel7 event in the generation of the global event"
        ],
        [
            "uint32",
            "eventCombinerSelection8 : 1",
            "< \\brief Determines the inclusion of the channel8 event in the generation of the global event"
        ],
        [
            "uint32",
            "eventCombinerSelection9 : 1",
            "< \\brief Determines the inclusion of the channel9 event in the generation of the global event"
        ],
        [
            "uint32",
            "eventCombinerSelection10 : 1",
            "< \\brief Determines the inclusion of the channel10 event in the generation of the global event"
        ],
        [
            "uint32",
            "eventCombinerSelection11 : 1",
            "< \\brief Determines the inclusion of the channel11 event in the generation of the global event"
        ],
        [
            "uint32",
            "eventCombinerSelection12 : 1",
            "< \\brief Determines the inclusion of the channel12 event in the generation of the global event"
        ],
        [
            "uint32",
            "eventCombinerSelection13 : 1",
            "< \\brief Determines the inclusion of the channel13 event in the generation of the global event"
        ],
        [
            "uint32",
            "eventCombinerSelection14 : 1",
            "< \\brief Determines the inclusion of the channel14 event in the generation of the global event"
        ],
        [
            "uint32",
            "eventCombinerSelection15 : 1",
            "< \\brief Determines the inclusion of the channel15 event in the generation of the global event"
        ],
        [
            "uint32",
            "countedEventCombinerSelection0 : 1",
            "< \\brief Determines the inclusion of the respective channel event counter output (1 of 4) in the generation of the global event (AND function)."
        ],
        [
            "uint32",
            "countedEventCombinerSelection1 : 1",
            "< \\brief Determines the inclusion of the respective channel event counter output (1 of 4) in the generation of the global event (AND function)."
        ],
        [
            "uint32",
            "countedEventCombinerSelection2 : 1",
            "< \\brief Determines the inclusion of the respective channel event counter output (1 of 4) in the generation of the global event (AND function)."
        ],
        [
            "uint32",
            "countedEventCombinerSelection3 : 1",
            "< \\brief Determines the inclusion of the respective channel event counter output (1 of 4) in the generation of the global event (AND function)."
        ],
        [
            "uint32",
            "reserved : 12",
            "< \\brief reserved"
        ]
    ],
    "IfxIom_Iom_EcmConfigCounter": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxIom_EventCounterChannel",
            "input",
            "< \\brief Specifies which channel output event to be routed to the Counter"
        ],
        [
            "IfxIom_EventCounterThreshold",
            "threshold",
            "< \\brief Specifies the Counter threshold value"
        ]
    ],
    "IfxIom_Iom": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_IOM",
            "*iom",
            "< \\brief Specifies the pointer to IOM registers."
        ]
    ],
    "IfxIom_Iom_EcmConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxIom_Iom_EcmConfigCounter",
            "eventCounter[4]",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxIom_Iom_EcmGlobalEventSelection",
            "globalEventSelection",
            "< \\brief Specifies which channel event & which counted event to be included in global event generation. bit [15:0] specifies the channel event selection and bit [19:16] specifies accumulated event"
        ]
    ],
    "IfxIom_Iom_FpcConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint16",
            "comparatorThreshold",
            "< \\brief Specifies the threshold value that is compared with timer"
        ],
        [
            "boolean",
            "timerReset",
            "< \\brief Specifies the timer reset bit"
        ],
        [
            "IfxIom_MonitorSignal",
            "monitorSignal",
            "< \\brief Specifies the monitor signal input for Filter & Prescaler cell"
        ],
        [
            "IfxIom_ReferenceSignal",
            "referenceSignal",
            "< \\brief Specifies the reference signal input for Filter & Prescaler cell"
        ],
        [
            "IfxIom_FilterMode",
            "filterMode",
            "< \\brief Specifies the Filter & Prescaler Cell mode"
        ],
        [
            "IfxIom_FpcChannelId",
            "channelId",
            "< \\brief Specifies the number of Filter & Prescaler Cell channel"
        ],
        [
            "IfxIom_EdgeClearType",
            "edgeType",
            "< \\brief Specifies the edge type which need to be cleared."
        ],
        [
            "boolean",
            "exorInputEnable[8]",
            "< \\brief Specifies the EXOR GTM input signal enable array (8 GTM inputs can be selected by enabling them)."
        ]
    ],
    "IfxIom_Iom_LamConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxIom_LamId",
            "lamId",
            "< \\brief Specifies Id of Logic Analyser Module"
        ],
        [
            "uint32",
            "eventWindowThreshold           /**< \\brief This bit field determines the threshold value for the event window",
            "Meaning_variable_struct-None"
        ],
        [
            "boolean",
            "monitorSignalInverted",
            "< \\brief Specifies whether the monitor signal from the FPC channel to LAM is inverted or not."
        ],
        [
            "boolean",
            "referenceSignalInverted",
            "< \\brief Specifies whether the reference signal from the FPC channel to LAM is inverted or not."
        ],
        [
            "IfxIom_EventSource",
            "eventSource",
            "< \\brief Specifies whether the event window generation is from the monitor or reference signal."
        ],
        [
            "IfxIom_LamMonitorInputChannel",
            "lamMonitorInputChannel",
            "< \\brief Specifies which FPC/mux block monitor output signal is to be used for LAM block"
        ],
        [
            "IfxIom_LamReferenceInputChannel",
            "lamReferenceInputChannel",
            "< \\brief Specifies which FPC/mux block reference output signal is to be used for LAM block"
        ],
        [
            "IfxIom_LamMonitorSource",
            "lamMonitorSource",
            "< \\brief Specifies whether the monitor signal from the FPC monitor channel is sourced directly or compared with the reference signal from the FPC reference channel for the event compare."
        ],
        [
            "IfxIom_LamRunMode",
            "lamMode",
            "< \\brief Specifies whether the event window generation is free-running or gated with the monitor or reference."
        ],
        [
            "boolean",
            "eventWindowInverted",
            "< \\brief Specifies whether the event window polarity is inverted or not."
        ],
        [
            "IfxIom_EventActiveEdgeSelection",
            "eventActiveEdgeSelection",
            "< \\brief Specifies which active edges of the monitor and reference signals are used for the event window generation."
        ]
    ],
    "IfxMsc_Msc_en": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxMsc_En_Out",
            "*pin",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxPort_OutputMode",
            "mode",
            "Meaning_variable_struct-None"
        ]
    ],
    "IfxMsc_Msc_fcln": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxMsc_Fcln_Out",
            "*pin",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxPort_OutputMode",
            "mode",
            "Meaning_variable_struct-None"
        ]
    ],
    "IfxMsc_Msc_fclp": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxMsc_Fclp_Out",
            "*pin",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxPort_OutputMode",
            "mode",
            "Meaning_variable_struct-None"
        ]
    ],
    "IfxMsc_Msc_inj0": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxMsc_Inj_In",
            "*pin",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxPort_InputMode",
            "mode",
            "Meaning_variable_struct-None"
        ]
    ],
    "IfxMsc_Msc_inj1": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxMsc_Inj_In",
            "*pin",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxPort_InputMode",
            "mode",
            "Meaning_variable_struct-None"
        ]
    ],
    "IfxMsc_Msc_sdi": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxMsc_Sdi_In",
            "*pin",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxPort_InputMode",
            "mode",
            "Meaning_variable_struct-None"
        ]
    ],
    "IfxMsc_Msc_son": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxMsc_Son_Out",
            "*pin",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxPort_OutputMode",
            "mode",
            "Meaning_variable_struct-None"
        ]
    ],
    "IfxMsc_Msc_sop": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxMsc_Sop_Out",
            "*pin",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxPort_OutputMode",
            "mode",
            "Meaning_variable_struct-None"
        ]
    ],
    "IfxMsc_Msc_Abra": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "abraDownstreamBlockBaudrate",
            "< \\brief Specifies ABRA downstream block baud"
        ],
        [
            "IfxMsc_ShiftClockPhaseDuration",
            "lowPhaseOfShiftClock",
            "< \\brief Specifies Low phase of shift clock"
        ],
        [
            "IfxMsc_ShiftClockPhaseDuration",
            "highPhaseOfShiftClock",
            "< \\brief Specifies High phase of shift clock"
        ],
        [
            "IfxMsc_ClockSelect",
            "clockSelectAbra",
            "< \\brief Specifies the clock select for ABRA"
        ],
        [
            "IfxMsc_NDividerAbra",
            "nDividerAbra",
            "< \\brief Specifies the N divider"
        ],
        [
            "IfxMsc_AsynchronousBlock",
            "abraBlockBypass",
            "< \\brief Specifies ABRA block bypass"
        ]
    ],
    "IfxMsc_Msc_Clock": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "baudrate",
            "< \\brief Specifies the baud rate"
        ],
        [
            "IfxMsc_DividerMode",
            "dividerMode",
            "< \\brief Specifies divided clock properties"
        ],
        [
            "uint16",
            "step",
            "< \\brief Specifies the step value"
        ]
    ],
    "IfxMsc_Msc_CommandExtensionConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxMsc_Extension",
            "extension",
            "< \\brief To enable or disable the CX mode"
        ],
        [
            "IfxMsc_CommandFrameLength",
            "commandFrameLength",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxMsc_ControlFrameExtensionPassivePhaseLength",
            "commandFramePassivePhaseLength",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxMsc_ActivePhaseSelection",
            "srlActivePhaseSelection",
            "< \\brief Specifies the Enable SRL active phase selection bit"
        ],
        [
            "IfxMsc_ActivePhaseSelection",
            "srhActivePhaseSelection",
            "< \\brief Specifies the Enable SRH active phase selection bit"
        ],
        [
            "IfxMsc_DataFrameLength",
            "srlDataFrameLength",
            "< \\brief Number of SRL bits to be transmitted"
        ],
        [
            "IfxMsc_DataFrameLength",
            "srhDataFrameLength",
            "< \\brief Number of SRH bits to be transmitted"
        ],
        [
            "IfxMsc_MsbBitDataExtension",
            "srlBitsShiftedAtDataFramesExtension",
            "< \\brief Adds 16 to number of SRL data frame bits if enabled"
        ],
        [
            "IfxMsc_MsbBitDataExtension",
            "srhBitsShiftedAtDataFramesExtension",
            "< \\brief Adds 16 to number of SRH data frame bits if enabled"
        ],
        [
            "IfxMsc_FastMode",
            "fastMode",
            "< \\brief To enable or disable Fast Mode"
        ],
        [
            "IfxMsc_NDividerDownstream",
            "nDividerDownstream",
            "< \\brief For configuring DSTE.NDD divider value"
        ]
    ],
    "IfxMsc_Msc_DownstreamControlConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxMsc_TransmissionMode",
            "transmissionMode",
            "< \\brief Specifies the transmission Mode"
        ],
        [
            "IfxMsc_DataFrameLength",
            "srlDataFrameLength",
            "< \\brief Specifies the Number of SRL bits shifted at data frames"
        ],
        [
            "IfxMsc_DataFrameLength",
            "srhDataFrameLength",
            "< \\brief Specifies the Number of SRH bits shifted at data frames"
        ],
        [
            "IfxMsc_ActivePhaseSelection",
            "srlActivePhaseSelection",
            "< \\brief Specifies the Enable SRL active phase selection bit"
        ],
        [
            "IfxMsc_ActivePhaseSelection",
            "srhActivePhaseSelection",
            "< \\brief Specifies the Enable SRL active phase selection bit"
        ],
        [
            "IfxMsc_CommandFrameLength",
            "commandFrameLength",
            "< \\brief Specifies the Number of bits shifted at command frames"
        ],
        [
            "IfxMsc_DataFramePassivePhaseLength",
            "dataFramePassivePhaseLength",
            "< \\brief Specifies the Passive Phase Length at Data Frames"
        ],
        [
            "IfxMsc_PassiveTimeFrameCount",
            "passiveTimeFrameCount",
            "< \\brief Specifies the Number of Passive Time Frames"
        ],
        [
            "IfxMsc_ExternalSignalInjection",
            "externalSignalInjectionPin0",
            "< \\brief Specifies the Injection Enable Pin 0"
        ],
        [
            "IfxMsc_ExternalBitInjectionPosition",
            "injectionPositionPin0",
            "< \\brief Specifies the Injection Position Pin 0"
        ],
        [
            "IfxMsc_ExternalSignalInjection",
            "externalSignalInjectionPin1",
            "< \\brief Specifies the Injection Enable Pin 1"
        ],
        [
            "IfxMsc_ExternalBitInjectionPosition",
            "injectionPositionPin1",
            "< \\brief Specifies the Injection Position Pin 1"
        ],
        [
            "IfxMsc_CommandDataCommandRepetitionMode",
            "commandDataCommandReceptionMode",
            "< \\brief Specifies the Command-Data-Command in Data Repetition Mode"
        ],
        [
            "uint32",
            "downstreamDataSourcesLow",
            "< \\brief Specifies the Downstream Data Source selections Low"
        ],
        [
            "uint32",
            "downstreamDataSourcesHigh",
            "< \\brief Specifies the Downstream Data Source selections High"
        ],
        [
            "uint32",
            "emergencyStopEnableBits",
            "< \\brief Emergency Stop"
        ]
    ],
    "IfxMsc_Msc_DownstreamControlExtensionConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxMsc_Extension",
            "extension",
            "< \\brief Specifies the Extension Enable"
        ],
        [
            "IfxMsc_MsbBitDataExtension",
            "srlBitsShiftedAtDataFramesExtension",
            "< \\brief Specifies the Number of SRLE bits shifted at Data Frames"
        ],
        [
            "IfxMsc_MsbBitDataExtension",
            "srhBitsShiftedAtDataFramesExtension",
            "< \\brief Specifies the Number of SRHE bits shifted at Data Frames"
        ],
        [
            "uint32",
            "downstreamExtensionDataSourcesLow",
            "< \\brief Specifies the Downstream Select Data Source Low Extension"
        ],
        [
            "uint32",
            "downstreamExtensionDataSourcesHigh",
            "< \\brief Specifies the Downstream Select Data Source High Extension"
        ],
        [
            "uint32",
            "emergencyStopExtensionEnableBits",
            "< \\brief Emergency Stop Extension"
        ],
        [
            "IfxMsc_DataFrameExtensionPassivePhaseLength",
            "dataFrameExtensionPassivePhaseLength",
            "< \\brief Specifies the Passive Phase Length at Data Frames Extension"
        ],
        [
            "IfxMsc_ControlFrameExtensionPassivePhaseLength",
            "controlFrameExtensionPassivePhaseLength",
            "< \\brief Specifies the Passive Phase Length at Control Frames Extension"
        ],
        [
            "IfxMsc_NDividerDownstream",
            "nDividerDownstream",
            "< \\brief Specifies the division ratio for downstream generator clock"
        ]
    ],
    "IfxMsc_Msc_InterruptConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxMsc_DataFrameInterruptNode",
            "dataFrameInterruptNode",
            "< \\brief Specifies the Data Frame Interrupt Node"
        ],
        [
            "IfxMsc_DataFrameInterrupt",
            "dataFrameInterrupt",
            "< \\brief Specifies the Data Frame Interrupt Mode"
        ],
        [
            "IfxMsc_CommandFrameInterruptNode",
            "commandFrameInterruptNode",
            "< \\brief Specifies the Command Frame Interrupt Node"
        ],
        [
            "IfxMsc_CommandFrameInterrupt",
            "commandFrameInterrupt",
            "< \\brief Specifies the Command Frame Interrupt Mode"
        ],
        [
            "IfxMsc_TimeFrameInterruptNode",
            "timeFrameInterruptNode",
            "< \\brief Specifies the Time Frame Interrupt Node"
        ],
        [
            "IfxMsc_TimeFrameInterrupt",
            "timeFrameInterrupt",
            "< \\brief Specifies the Time Frame Interrupt Mode"
        ],
        [
            "IfxMsc_ReceiveDataInterruptNode",
            "receiveDataInterruptNode",
            "< \\brief Specifies the Receive Interrupt Node"
        ],
        [
            "IfxMsc_ReceiveDataInterrupt",
            "receiveDataInterrupt",
            "< \\brief Specifies the Receive Interrupt Mode"
        ],
        [
            "IfxMsc_UpstreamTimeoutInterruptNode",
            "upstreamTimeoutInterruptNode",
            "< \\brief Specifies the Upstream Timeout Interrupt Node"
        ],
        [
            "IfxMsc_UpstreamTimeoutInterrupt",
            "upstreamTimeoutInterrupt",
            "< \\brief Specifies the Upstream Timeout Interrupt Mode"
        ],
        [
            "IfxMsc_OverflowInterruptNode",
            "overflowInterruptNode",
            "< \\brief Specifies the ABRA Overflow Interrupt Node"
        ],
        [
            "IfxMsc_OverflowInterrupt",
            "overflowInterrupt",
            "< \\brief Specifies the ABRA Overflow Interrupt Mode"
        ],
        [
            "IfxMsc_UnderflowInterruptNode",
            "underflowInterruptNode",
            "< \\brief Specifies the ABRA Underflow Interrupt Node"
        ],
        [
            "IfxMsc_UnderflowInterrupt",
            "underflowInterrupt",
            "< \\brief Specifies the ABRA Underflow Interrupt Mode"
        ]
    ],
    "IfxMsc_Msc_Io": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxMsc_Msc_fclp",
            "fclp",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxMsc_Msc_fcln",
            "fcln",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxMsc_Msc_sop",
            "sop",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxMsc_Msc_son",
            "son",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxMsc_Msc_en",
            "en0",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxMsc_Msc_en",
            "en1",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxMsc_Msc_en",
            "en2",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxMsc_Msc_en",
            "en3",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxMsc_Msc_sdi",
            "sdi",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxMsc_Msc_inj0",
            "inj0",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxMsc_Msc_inj1",
            "inj1",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxPort_PadDriver",
            "pinDriver",
            "Meaning_variable_struct-None"
        ]
    ],
    "IfxMsc_Msc_OutputControlConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxMsc_FclLinePolarity",
            "fclpPolarity",
            "< \\brief Specifies the FCLP Polarity"
        ],
        [
            "IfxMsc_SoLinePolarity",
            "sopPolarity",
            "< \\brief Specifies the SLP Polarity"
        ],
        [
            "IfxMsc_ChipSelectActiveState",
            "cslpPolarity",
            "< \\brief Specifies the CSLP Polarity"
        ],
        [
            "IfxMsc_SdiLinePolarity",
            "sdiLinePolarity",
            "< \\brief Specifies the ILP Polarity"
        ],
        [
            "IfxMsc_FclClockControlEnabled",
            "fclClockControl",
            "< \\brief Specifies the CLKCTRL Polarity"
        ]
    ],
    "IfxMsc_Msc_UpstreamStatusConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxMsc_UpstreamChannelFrameType",
            "upstreamChannelFrameType",
            "< \\brief Specifies the Upstream Channel Frame Type"
        ],
        [
            "IfxMsc_UpstreamChannelReceivingRate",
            "upstreamChannelReceivingRate",
            "< \\brief Specifies the Upstream Channel Receiving Rate"
        ],
        [
            "IfxMsc_Parity",
            "parity",
            "< \\brief Specifies the Parity Mode"
        ],
        [
            "IfxMsc_ServiceRequestDelay",
            "serviceRequestDelay",
            "< \\brief Specifies the Service Request Delay"
        ],
        [
            "IfxMsc_UpstreamTimeoutPrescaler",
            "upstreamTimeoutPrescaler",
            "< \\brief Specifies the Upstream Timeout Prescaler"
        ],
        [
            "IfxMsc_UpstreamTimeoutValue",
            "upstreamTimeoutValue",
            "< \\brief Specifies the Upstream Timeout Value"
        ]
    ],
    "IfxMsc_Msc": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_MSC",
            "*msc",
            "< \\brief Specifies the pointer to the MSC registers"
        ]
    ],
    "IfxMsc_Msc_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_MSC",
            "*msc",
            "< \\brief Specifies the pointer to the MSC registers"
        ],
        [
            "IfxMsc_Msc_Clock",
            "clockConfig",
            "< \\brief Specifies the Clock configuration"
        ],
        [
            "IfxMsc_Msc_UpstreamStatusConfig",
            "upstreamConfig",
            "< \\brief Specifies the Upstream configuration"
        ],
        [
            "IfxMsc_Msc_InterruptConfig",
            "interruptConfig",
            "< \\brief Specifies the Interrupt configuration"
        ],
        [
            "IfxMsc_Msc_OutputControlConfig",
            "outputControlConfig",
            "< \\brief Specifies the Output Control configuration"
        ],
        [
            "IfxMsc_Msc_DownstreamControlConfig",
            "downstreamConfig",
            "< \\brief Specifies the Downstream configuration"
        ],
        [
            "IfxMsc_Msc_DownstreamControlExtensionConfig",
            "downstreamExtensionConfig",
            "< \\brief Specifies the Downstream Extension configuration"
        ],
        [
            "IfxMsc_Msc_Abra",
            "abraConfig",
            "< \\brief Specifies the ABRA configuration"
        ],
        [
            "IfxMsc_Target",
            "target[IFXMSC_NUM_ENABLE_SELECT_LINES]",
            "< \\brief Specifies the Downstream targets"
        ],
        [
            "IfxMsc_Msc_Io",
            "io",
            "< \\brief Specifies the IO Pin configuration"
        ],
        [
            "IfxMsc_Msc_CommandExtensionConfig",
            "commandExtensionConfig",
            "< \\brief Configuration for CX mode."
        ]
    ],
    "IfxMsc_CxModeCommand": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "dce",
            "< \\brief Command to be wrtten to DCE register"
        ],
        [
            "uint32",
            "dc",
            "< \\brief Command to be wrtten to DC register"
        ]
    ],
    "* \\param command64 Command struct to be loaded to DCE & DC": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IFX_EXTERN",
            "void IfxMsc_manualLoadCxModeCommand(Ifx_MSC *msc, IfxMsc_CxModeCommand *command64)",
            "Meaning_variable_struct-None"
        ],
        [
            "IFX_EXTERN",
            "float32 IfxMsc_getDownstreamAbraBaudrate(Ifx_MSC *msc)",
            "Meaning_variable_struct-None"
        ],
        [
            "IFX_EXTERN",
            "float32 IfxMsc_getDownstreamAbraDisabledBaudrate(Ifx_MSC *msc)",
            "Meaning_variable_struct-None"
        ],
        [
            "IFX_EXTERN",
            "float32 IfxMsc_getDownstreamBaudrate(Ifx_MSC *msc)",
            "Meaning_variable_struct-None"
        ],
        [
            "msc",
            "->ABC.B.OFM = 2",
            "Meaning_variable_struct-None"
        ]
    ],
    "IfxMtu_MbistConfigPattern": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_MTU_MC_CONFIG0",
            "config0",
            "Meaning_variable_struct-None"
        ],
        [
            "Ifx_MTU_MC_CONFIG1",
            "config1",
            "Meaning_variable_struct-None"
        ]
    ],
    "IfxMtu_MbistSshConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxMtu_MbistSel",
            "sshSel",
            "< \\brief Member (config0)"
        ],
        [
            "uint8",
            "lowAddress",
            "< \\brief Lower address (scrambled) of memory Range to be tested"
        ],
        [
            "uint8",
            "highAddress",
            "< \\brief Higher address (scrambled) of memory Range to be tested"
        ],
        [
            "uint8",
            "uncorrectableErrorThreshold",
            "< \\brief Threshold number for uncorrectable errors"
        ],
        [
            "uint8",
            "preClearEnable",
            "< \\brief Enable SRAM clearing before the test"
        ]
    ],
    "IfxMtu_MbistConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_MTU_MC_MCONTROL",
            "mcontrol",
            "< \\brief Value of MCONTROL register except START bit"
        ],
        [
            "uint8",
            "numOfSshConfigurations",
            "< \\brief Number of SSH Configurations in the memory test"
        ],
        [
            "uint8",
            "numOfConfigPatterns",
            "< \\brief Number of configuration patterns"
        ],
        [
            "IFX_CONST",
            "IfxMtu_MbistSshConfig     *sshConfigurations",
            "< \\brief Pointer to number of SSH configuration structures"
        ],
        [
            "IFX_CONST",
            "IfxMtu_MbistConfigPattern *configPatterns",
            "< \\brief Pointer to number of configuration patterns"
        ]
    ],
    "IfxPmsEvr_StepDownRegulatorRegConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "void",
            "*regAddr",
            "< \\brief Register Address to be updated."
        ],
        [
            "uint32",
            "value",
            "< \\brief Register value to be updated."
        ],
        [
            "uint32",
            "mask",
            "< \\brief Mask to select the bit fields to be updated."
        ]
    ],
    "IfxPmsEvr_initSequencePhase": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint8",
            "numOfRegisters",
            "Meaning_variable_struct-None"
        ],
        [
            "IFX_CONST",
            "IfxPmsEvr_StepDownRegulatorRegConfig *regConfig",
            "Meaning_variable_struct-None"
        ],
        [
            "float32",
            "waitInSecs",
            "Meaning_variable_struct-None"
        ]
    ],
    "IfxPmsEvr_checkRegConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint8",
            "numOfRegisters",
            "Meaning_variable_struct-None"
        ],
        [
            "IFX_CONST",
            "IfxPmsEvr_StepDownRegulatorRegConfig *regConfig",
            "Meaning_variable_struct-None"
        ]
    ],
    "IfxPmsEvr_initSequence": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint8",
            "numOfPhases",
            "Meaning_variable_struct-None"
        ],
        [
            "IFX_CONST",
            "IfxPmsEvr_initSequencePhase *phaseConfig",
            "Meaning_variable_struct-None"
        ]
    ],
    "IfxPmsPm_LoadJumpConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "boolean",
            "enableLoadJumpTimer",
            "< \\brief Enable or disable Load Jump Timer"
        ],
        [
            "boolean",
            "enableLoadJumpTimerOverflowFlag",
            "< \\brief Enable or disable update of Load Jump Timer Overflow Flag"
        ],
        [
            "boolean",
            "enableLoadJumpTimerOverflowInterrupt",
            "< \\brief Enable or disable Load Jump Timer Overflow Interrupt"
        ]
    ],
    "IfxPmsPm_SleepConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "boolean",
            "mcanEnabled",
            "< \\brief Whether MCAN will be enabled ir disabled during Sleep mode."
        ],
        [
            "IfxScuCcu_Fsource",
            "mcanClockSource          /**< \\brief Clock Source for MCAN",
            "Meaning_variable_struct-None"
        ],
        [
            "boolean",
            "asclinEnabled",
            "< \\brief Whether ASCLIN will be enabled ir disabled during Sleep mode."
        ],
        [
            "IfxScuCcu_Fsource",
            "asclinClockSource        /**< \\brief Clock Source for ASCLIN",
            "Meaning_variable_struct-None"
        ],
        [
            "boolean",
            "gpt12Enabled",
            "< \\brief Whether GPT12 will be enabled ir disabled during Sleep mode."
        ],
        [
            "boolean",
            "ccu6Enabled",
            "< \\brief Whether CCU6 will be enabled ir disabled during Sleep mode."
        ],
        [
            "boolean",
            "qspiEnabled",
            "< \\brief Whether QSPI will be enabled ir disabled during Sleep mode."
        ],
        [
            "IfxScuCcu_Fsource",
            "qspiClockSource          /**< \\brief Clock Source for MCAN",
            "Meaning_variable_struct-None"
        ],
        [
            "boolean",
            "gethEnabled",
            "< \\brief Whether QSPI will be enabled ir disabled during Sleep mode."
        ],
        [
            "boolean",
            "i2cEnabled",
            "< \\brief Whether I2C will be enabled ir disabled during Sleep mode."
        ],
        [
            "boolean",
            "gtmEnabled",
            "< \\brief Whether GTM will be enabled ir disabled during Sleep mode."
        ],
        [
            "boolean",
            "stmEnabled",
            "< \\brief Whether STM will be enabled ir disabled during Sleep mode."
        ],
        [
            "IfxCpu_ResourceCpu",
            "masterCpu",
            "< \\brief Core index of the master CPU"
        ]
    ],
    "IfxPmsPm_StandbyConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxPmsPm_StandbyTriggerMode",
            "trigger",
            "< \\brief Events which'll trigger Standby mode"
        ],
        [
            "IfxPmsPm_StandbyRamSupply",
            "standbyRamBlock",
            "< \\brief Options for which part of the DLMU can be provided supply during standby."
        ],
        [
            "boolean",
            "enableScr",
            "< \\brief Whether to enable SCR or not."
        ],
        [
            "IfxPmsPm_ScrClocking",
            "scrClockSupply",
            "< \\brief Options for SCR clock supply"
        ],
        [
            "IfxPmsPm_BlankingFilterDelay",
            "minDelayBeforeWakeUp",
            "< \\brief Selecting the duration, starting from Standby entry, after which wake-up triggers are effective."
        ],
        [
            "IfxPmsPm_PadStateRequest",
            "padStateRequest",
            "< \\brief Request to remain in input with weak pull-up or get into tristate."
        ],
        [
            "IfxPmsPm_Esr0PinStateRequest",
            "esr0PinStateRequest",
            "< \\brief Request to remain in input with weak pull-up or get into tristate."
        ],
        [
            "boolean",
            "enableStandbyOnVextRampDown",
            "< \\brief Enable Standby On VEXT Ramp Down"
        ],
        [
            "boolean",
            "enableStandbyOnVddRampDown",
            "< \\brief Enable Standby On VDD Ramp Down"
        ],
        [
            "uint8",
            "vextUnderVoltageThresholdLevel",
            "< \\brief Undervoltage threshold for VEXT"
        ],
        [
            "uint8",
            "vddUnderVoltageThresholdLevel",
            "< \\brief Undervoltage threshold for VDD"
        ],
        [
            "boolean",
            "enableWakeupOnEsr0",
            "< \\brief Enable wake-up on ESR0"
        ],
        [
            "boolean",
            "enableWakeupOnEsr1",
            "< \\brief Enable wake-up on ESR1"
        ],
        [
            "boolean",
            "enableWakeupOnPinA",
            "< \\brief Enable wake-up on PINA"
        ],
        [
            "boolean",
            "enableWakeupOnPinB",
            "< \\brief Enable wake-up on PINB"
        ],
        [
            "boolean",
            "enableWakeupOnTimer",
            "< \\brief Enable wake-up on Wake Up Timer(WUT)"
        ],
        [
            "boolean",
            "enableWakeupOnPorst",
            "< \\brief Enable wake-up on PORST pin assertion"
        ],
        [
            "boolean",
            "enableWakeupOnScr",
            "< \\brief Enable wake-up on request from SCR"
        ],
        [
            "uint8",
            "enableWakeupOnPower",
            "< \\brief Enable wake-up on VEXT ramp up."
        ],
        [
            "boolean",
            "useWutStandbyAutoStopMode",
            "< \\brief Use the Auto Stop mode in WUT"
        ],
        [
            "uint32",
            "wutReloadValue",
            "< \\brief The value from which the WUT will start downward count upon entering Standby"
        ],
        [
            "IfxPmsPm_WutClock",
            "wutClock",
            "< \\brief Clock select for WUT"
        ],
        [
            "IfxPmsPm_DigitalFilter",
            "esr0DigitalFilterUsage",
            "< \\brief Whether to use didital filer withe interpreting the pulse on ESR0 pin"
        ],
        [
            "IfxPmsPm_DigitalFilter",
            "pinADigitalFilterUsage",
            "< \\brief Whether to use didital filer withe interpreting the pulse on PINA pin"
        ],
        [
            "IfxPmsPm_DigitalFilter",
            "esr1DigitalFilterUsage",
            "< \\brief Whether to use didital filer withe interpreting the pulse on ESR1 pin"
        ],
        [
            "IfxPmsPm_DigitalFilter",
            "pinBDigitalFilterUsage",
            "< \\brief Whether to use didital filer withe interpreting the pulse on PINB pin"
        ],
        [
            "IfxPmsPm_PinEdgeTriggerEvent",
            "esr0TriggerEvent",
            "< \\brief Trigger will be generated on which pulse edge of a pulse on ESR0 pin."
        ],
        [
            "IfxPmsPm_PinEdgeTriggerEvent",
            "esr1TriggerEvent",
            "< \\brief Trigger will be generated on which pulse edge of a pulse on ESR1 pin."
        ],
        [
            "IfxPmsPm_PinEdgeTriggerEvent",
            "pinATriggerEvent",
            "< \\brief Trigger will be generated on which pulse edge of a pulse on PINA pin."
        ],
        [
            "IfxPmsPm_PinEdgeTriggerEvent",
            "pinBTriggerEvent",
            "< \\brief Trigger will be generated on which pulse edge of a pulse on PINB pin."
        ],
        [
            "IfxCpu_ResourceCpu",
            "masterCpu",
            "< \\brief CPU which can call powerdown modes.In IfxPmsPm_startStandbySequenceInFlash(),this value is being filled to reflect the core in which standby sequence is running as we're explicitly making it as the master CPU."
        ]
    ],
    "IfxPmsPm_VoltageDroopConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "boolean",
            "enableVoltageDroopTimer",
            "< \\brief Enable or disable usage of Voltage Droop Timer"
        ],
        [
            "boolean",
            "enableVoltageDroopTimerOverflowFlag",
            "< \\brief Enable or disable usage of Voltage Droop Timer Overflow Flag"
        ],
        [
            "boolean",
            "enableVoltageDroopTimerOverflowInterrupt",
            "< \\brief Enable or disable usage of Voltage Droop Interrupt"
        ],
        [
            "IfxPmsPm_VoltageDroopRequest",
            "droopRequestType",
            "< \\brief Type of Voltage Droop Request"
        ],
        [
            "IfxPmsPm_VoltageDroopStep",
            "droopStep",
            "< \\brief Value by which voltage change must happen"
        ]
    ],
    "IfxPmsPm_WakeupConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxPmsPm_WakeupOn",
            "wakeup",
            "< \\brief wake-up configuration"
        ],
        [
            "IfxPmsPm_DigitalFilter",
            "filter",
            "< \\brief bypass/use digital filter"
        ],
        [
            "IfxPmsPm_EdgeDetectionControl",
            "trigger",
            "< \\brief Enable Wake-up on rising or falling edge"
        ],
        [
            "IfxPmsPm_StandbyRamSupply",
            "standbyRam",
            "< \\brief RAM being supply during standby mode"
        ],
        [
            "IfxPmsPm_WakeupTimerMode",
            "mode",
            "< \\brief wake-up timer mode"
        ],
        [
            "uint32",
            "reloadCounter",
            "< \\brief reload count from where value starts counting down used in case of WUT configuration"
        ]
    ],
    "IfxPort_Io_ConfigPin": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IFX_CONST",
            "IfxPort_Pin *pin",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxPort_Mode",
            "mode",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxPort_PadDriver",
            "padDriver",
            "Meaning_variable_struct-None"
        ]
    ],
    "IfxPort_Io_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "size",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxPort_Io_ConfigPin",
            "*pinTable",
            "Meaning_variable_struct-None"
        ]
    ],
    "IfxPort_LvdsConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxPort_LvdsMode",
            "lvdsMode",
            "< \\brief specifies LVDS-M or LVDS-H mode"
        ],
        [
            "IfxPort_ControlledBy",
            "enablePortControlled",
            "< \\brief specifies whether LVDS is controlled by PORT or HSCT"
        ],
        [
            "IfxPort_PadSupply",
            "padSupply",
            "< \\brief specify supply voltage"
        ]
    ],
    "IfxPort_Pin": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_P",
            "*port",
            "Meaning_variable_struct-None"
        ],
        [
            "uint8",
            "pinIndex",
            "Meaning_variable_struct-None"
        ]
    ],
    "IfxPort_Pin_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_P",
            "*port",
            "Meaning_variable_struct-None"
        ],
        [
            "uint8",
            "pinIndex",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxPort_OutputIdx",
            "mode",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxPort_PadDriver",
            "padDriver",
            "Meaning_variable_struct-None"
        ]
    ],
    "IfxPsi5_Psi5": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_PSI5",
            "*psi5",
            "< \\brief Specifies the pointer to the PSI5 module registers"
        ]
    ],
    "IfxPsi5_Psi5_ChannelTrigger": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "channelTriggerValue",
            "< \\brief Specifies the channel trigger value CTV"
        ],
        [
            "uint32",
            "channelTriggerCounter",
            "< \\brief Specifies the channel trigger counter"
        ]
    ],
    "IfxPsi5_Psi5_Clock": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "frequency",
            "< \\brief Specifies the frequency for the clock"
        ],
        [
            "IfxPsi5_DividerMode",
            "mode",
            "< \\brief Specifies the mode of division for the clock"
        ],
        [
            "IfxPsi5_ClockType",
            "type",
            "< \\brief Specifies the type of clock (fracDiv / slow 125kHz / fast 189 kHz / timestamp)"
        ]
    ],
    "IfxPsi5_Psi5_FrameData": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint8",
            "crcError : 1",
            "< \\brief Crc error flag"
        ],
        [
            "uint8",
            "crc : 3",
            "< \\brief Received crc"
        ],
        [
            "uint32",
            "readData : 28",
            "< \\brief Received data"
        ],
        [
            "uint32",
            "timestamp : 24",
            "< \\brief Timestamp"
        ],
        [
            "uint8",
            "slotCounter : 3",
            "< \\brief Slot counter"
        ],
        [
            "uint8",
            "timeslotError : 1",
            "< \\brief Time slot error flag"
        ],
        [
            "uint8",
            "numberOfBitsError : 1",
            "< \\brief Number of bits error flag"
        ],
        [
            "uint8",
            "messagingBitsError : 1",
            "< \\brief Messaging bits error flag"
        ],
        [
            "uint8",
            "noFrameReceivedError : 1",
            "< \\brief No frame received flag"
        ],
        [
            "uint8",
            "receiveMemoryOverflowError : 1",
            "< \\brief Receive buffer overflow error flag"
        ]
    ],
    "IfxPsi5_Psi5_InputOutputControl": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "boolean",
            "outputInverterEnabled",
            "< \\brief Specifies the pulse polarity of the output"
        ],
        [
            "boolean",
            "inputInverterEnabled",
            "< \\brief Specifies the pulse polarity of the input"
        ],
        [
            "IfxPsi5_DigitalInputFilterDepth",
            "digitalInputFilterDepth",
            "< \\brief Specifies the the number of port input samples considered for floating average"
        ]
    ],
    "IfxPsi5_Psi5_Message": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint16",
            "serialData : 16",
            "< \\brief Serial message data"
        ],
        [
            "uint8",
            "messageId : 8",
            "< \\brief Serial message Id"
        ],
        [
            "uint8",
            "crc : 6",
            "< \\brief Serial message crc"
        ],
        [
            "uint8",
            "serialMessageCRCFailedError : 1",
            "< \\brief Serial message crc error flag"
        ],
        [
            "uint8",
            "configuration : 1",
            "< \\brief Serial message configuration"
        ]
    ],
    "IfxPsi5_Psi5_PulseGeneration": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "pulseLength",
            "< \\brief Specifies the standard pulse width without data coding for standard pulse width or for coding a '0'"
        ],
        [
            "uint32",
            "delayLength",
            "< \\brief Specifies the additional length of the pulse width for coding a '1'"
        ],
        [
            "IfxPsi5_TimeBase",
            "timeBaseSelect",
            "< \\brief Specifies the clock source for CTV as internal or external"
        ],
        [
            "IfxPsi5_Trigger",
            "externalTimeBaseSelect",
            "< \\brief Specifies the clock source for CTV in the case of external"
        ],
        [
            "IfxPsi5_TriggerType",
            "periodicOrExternalOrBypass",
            "< \\brief Specifies whether periodic trigger or external trigger or bypass is selected"
        ],
        [
            "IfxPsi5_Trigger",
            "externalTriggerSelect",
            "< \\brief Specifies the trigger source in case of external triggerring"
        ],
        [
            "uint32",
            "blankoutTime",
            "< \\brief Specifies the duration of blank out period"
        ]
    ],
    "IfxPsi5_Psi5_Rdm": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "lowWord",
            "< \\brief Lower 32 bits of the Psi5 frame"
        ],
        [
            "uint32",
            "highWord",
            "< \\brief Upper 32 bits of the Psi5 frame"
        ]
    ],
    "IfxPsi5_Psi5_Rds": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "value",
            "< \\brief 32 bit value of the Psi5 serial message"
        ]
    ],
    "IfxPsi5_Psi5_ReceiveControl": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "boolean",
            "asynchronousModeSelected",
            "< \\brief Specifies the asynchronous mode of operation"
        ],
        [
            "uint32",
            "fifoWarningLevel",
            "< \\brief Specifies the fifo warning level"
        ],
        [
            "uint32",
            "payloadLength[IFXPSI5_NUM_SLOTS]",
            "< \\brief Specifies the payload length for the slots 0 to 5"
        ],
        [
            "IfxPsi5_Verbose",
            "verboseForAsynchronousMode",
            "< \\brief Specifies the verbose mode selection in asynchronous mode of operation"
        ],
        [
            "IfxPsi5_MessagingBits",
            "messagingBitsPresence[IFXPSI5_NUM_SLOTS]",
            "< \\brief Specifies the presence or absence of messaging bits in the slots 0 to 5"
        ],
        [
            "IfxPsi5_CRCorParity",
            "crcOrParity[IFXPSI5_NUM_SLOTS]",
            "< \\brief Specifies the crc or parity selection for the slots 0 to 5"
        ],
        [
            "IfxPsi5_FrameExpectation",
            "frameExpectation[IFXPSI5_NUM_SLOTS]",
            "< \\brief Specifies whether the frame is expected or not in the slots 0 to 5"
        ],
        [
            "IfxPsi5_Verbose",
            "verbose[IFXPSI5_NUM_SLOTS]",
            "< \\brief Specifies the verbose is enabled or disabled for the slots 0 to 5"
        ],
        [
            "IfxPsi5_BaudRate",
            "baudrateSelect",
            "< \\brief Specifies the baudrate selection"
        ],
        [
            "IfxPsi5_TimestampRegister",
            "pulseTimestampSelect",
            "< \\brief Specifies the timestamp register selection for pulses"
        ],
        [
            "IfxPsi5_TimestampRegister",
            "frameTimestampSelect",
            "< \\brief Specifies the timestamp register selection for start of frames"
        ],
        [
            "IfxPsi5_ReceiveDataRegisterTimestamp",
            "receiveDataRegisterTimestamp",
            "< \\brief Specifies the pulse or start of frame based timestamp to be stored in receive data register RDRH"
        ]
    ],
    "IfxPsi5_Psi5_TimeStampConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxPsi5_Trigger",
            "externalTimeBaseSelect",
            "< \\brief Specifies the clock base for counter CTS in the case of external"
        ],
        [
            "IfxPsi5_TimeBase",
            "timeBaseSelect",
            "< \\brief Specifies the clock source for CTS as internal or external"
        ]
    ],
    "IfxPsi5_Psi5_TransmitControl": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "boolean",
            "enhancedProtocolSelected",
            "< \\brief Specifies whether the enhanced protocol is selected or not"
        ],
        [
            "boolean",
            "bitStuffingEnabled",
            "< \\brief Specifies whether the bit stuffing is turned on or not"
        ],
        [
            "boolean",
            "crcGenerationEnabled",
            "< \\brief Specifies whether the crc generation is turned on or not"
        ],
        [
            "boolean",
            "startSequenceGenerationEnabled",
            "< \\brief Specifies whether the start sequence generation is turned on or not"
        ],
        [
            "boolean",
            "inhibitingAutomaticTransferEnabled",
            "< \\brief Specifies whether automatic transfer from the shift registers SSRL/H to SORL/H is inhibited or not"
        ],
        [
            "uint32",
            "payloadLength",
            "< \\brief Specifies the payload length to be sent"
        ],
        [
            "uint32",
            "ssrPayloadLength",
            "< \\brief Specifies the payload length of SSR"
        ],
        [
            "uint32",
            "sorPayloadLength",
            "< \\brief Specifies the payload length of SOR"
        ]
    ],
    "IfxPsi5_Psi5_PinsConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IFX_CONST",
            "IfxPsi5_Rx_In  *in",
            "< \\brief The RX Pin which should be configured"
        ],
        [
            "IfxPort_InputMode",
            "inMode",
            "< \\brief The pin input mode which should be configured"
        ],
        [
            "IFX_CONST",
            "IfxPsi5_Tx_Out *out",
            "< \\brief The TX Pin which should be configured"
        ],
        [
            "IfxPort_OutputMode",
            "outMode",
            "< \\brief The pin output mode which should be configured"
        ],
        [
            "IfxPort_PadDriver",
            "pinDriver",
            "< \\brief The pad driver mode which should be configured"
        ]
    ],
    "IfxPsi5_Psi5_Channel": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxPsi5_Psi5",
            "*module",
            "< \\brief The PSI5 handle structure"
        ],
        [
            "Ifx_PSI5_CH",
            "*channel",
            "< \\brief Pointer to the channel registers"
        ],
        [
            "IfxPsi5_ChannelId",
            "channelId",
            "< \\brief Specifies the channel index"
        ]
    ],
    "IfxPsi5_Psi5_ChannelConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IFX_CONST",
            "IfxPsi5_Psi5            *module",
            "< \\brief Specifies pointer to the IfxPsi5_Psi5 module handle"
        ],
        [
            "uint32",
            "watchdogTimerLimit[IFXPSI5_NUM_WDTS]",
            "< \\brief Specifies the watchdog timer limit for each of the slots 0 to 6"
        ],
        [
            "IfxPsi5_ChannelId",
            "channelId",
            "< \\brief Specifies the channel index"
        ],
        [
            "IfxPsi5_Psi5_PulseGeneration",
            "pulseGeneration",
            "< \\brief Specifies the configuration for sync pulse generation"
        ],
        [
            "IfxPsi5_Psi5_ChannelTrigger",
            "channelTrigger",
            "< \\brief Specifies the configuration for channel trigger"
        ],
        [
            "IfxPsi5_Psi5_ReceiveControl",
            "receiveControl",
            "< \\brief Specifies the configuration for reception"
        ],
        [
            "IfxPsi5_Psi5_TransmitControl",
            "sendControl",
            "< \\brief Specifies the configuration for transmission"
        ],
        [
            "IfxPsi5_Psi5_InputOutputControl",
            "inputOutputControl",
            "< \\brief Specifies the configuration for input output control"
        ],
        [
            "IFX_CONST",
            "IfxPsi5_Psi5_PinsConfig *pinsConfig",
            "< \\brief Pin Configuration structure"
        ]
    ],
    "IfxPsi5_Psi5_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_PSI5",
            "*psi5",
            "< \\brief Specifies the pointer to the PSI5 module registers"
        ],
        [
            "IfxPsi5_Psi5_Clock",
            "fracDiv",
            "< \\brief Specifies fractionally divided clock properties"
        ],
        [
            "IfxPsi5_Psi5_Clock",
            "slowClock",
            "< \\brief Specifies the slower f125 clock properties"
        ],
        [
            "IfxPsi5_Psi5_Clock",
            "fastClock",
            "< \\brief Specifies the faster f189 clock properties"
        ],
        [
            "IfxPsi5_Psi5_Clock",
            "timestampClock",
            "< \\brief Specifies the time stamp clock properties"
        ],
        [
            "IfxPsi5_Psi5_TimeStampConfig",
            "timestampCounterA",
            "< \\brief Specifies the time stamp counter A properties"
        ],
        [
            "IfxPsi5_Psi5_TimeStampConfig",
            "timestampCounterB",
            "< \\brief Specifies the time stamp counter B properties"
        ],
        [
            "IfxPsi5_Psi5_TimeStampConfig",
            "timestampCounterC",
            "< \\brief Specifies the time stamp counter C properties"
        ]
    ],
    "IfxPsi5_Psi5_StartupOptions": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint8",
            "a : 1",
            "< \\brief TBD"
        ],
        [
            "uint32",
            "b : 31",
            "< \\brief TBD"
        ]
    ],
    "IfxPsi5s_Psi5s_Clock": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "frequency",
            "< \\brief Specifies the frequency for the clock"
        ],
        [
            "IfxPsi5s_DividerMode",
            "mode",
            "< \\brief Specifies the mode of division for the clock"
        ],
        [
            "IfxPsi5s_ClockType",
            "type",
            "< \\brief Specifies the type of clock (fracDiv / timestamp)"
        ]
    ],
    "IfxPsi5s_Psi5s_ReceivedBits": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint8",
            "xcrc : 6",
            "< \\brief Received XCRC"
        ],
        [
            "uint8",
            "xcrcError : 1",
            "< \\brief XCRC error flag"
        ],
        [
            "uint8",
            "crc : 3",
            "< \\brief Received CRC"
        ],
        [
            "uint8",
            "crcError : 1",
            "< \\brief CRC error flag"
        ],
        [
            "uint8",
            "errorFlag0 : 1",
            "< \\brief Error signalling flag 0"
        ],
        [
            "uint8",
            "errorFlag1 : 1",
            "< \\brief Error signalling flag 1"
        ],
        [
            "uint8",
            "headerErrorFlag : 1",
            "< \\brief Header error signalling flag"
        ],
        [
            "uint8",
            "ascParityErrorFlag : 1",
            "< \\brief ASC parity error flag"
        ],
        [
            "uint8",
            "ascFramingErrorFlag : 1",
            "< \\brief ASC framing error flag"
        ],
        [
            "uint8",
            "ascOverrunErrorFlag : 1",
            "< \\brief ASC overrun error flag"
        ],
        [
            "uint8",
            "watchdogTimeoutErrorFlag : 1",
            "< \\brief Watchdog timeout error flag"
        ],
        [
            "uint8",
            "receiveBufferOverflowFlag : 1",
            "< \\brief Receive buffer overflow flag"
        ],
        [
            "uint8",
            "frameId : 3",
            "< \\brief Frame ID"
        ],
        [
            "uint8",
            "channelId : 3",
            "< \\brief Channel ID"
        ],
        [
            "uint8",
            "actualUartFrameCount : 3",
            "< \\brief UART frames actually received"
        ],
        [
            "uint8",
            "packetFrameCount : 4",
            "< \\brief Packet frame count"
        ]
    ],
    "IfxPsi5s_Psi5s_ReceivedData": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "readData : 28",
            "< \\brief Received data"
        ],
        [
            "uint8",
            "packetFrameCount",
            "< \\brief Packet frame count"
        ]
    ],
    "IfxPsi5s_Psi5s_Timestamp": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint8",
            "packetFrameCount : 4",
            "< \\brief Packet frame count"
        ],
        [
            "uint32",
            "timestamp : 24",
            "< \\brief Received data"
        ]
    ],
    "IfxPsi5s_Psi5s": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_PSI5S",
            "*psi5s",
            "< \\brief Specifies the pointer to the PSI5S module registers"
        ]
    ],
    "IfxPsi5s_Psi5s_AscConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "boolean",
            "parityCheckEnabled",
            "< \\brief Specifies whether parity check is enabled or not"
        ],
        [
            "boolean",
            "framingCheckEnabled",
            "< \\brief Specifies whether framing check is enabled or not"
        ],
        [
            "boolean",
            "overrunCheckEnabled",
            "< \\brief Specifies whether overrun check is enabled or not"
        ],
        [
            "boolean",
            "fractionalDividerEnabled",
            "< \\brief Specifies whether fractional divider is enabled or not"
        ],
        [
            "boolean",
            "receiverOddParityEnabled",
            "< \\brief Specifies whether receiver parity check should be for even or odd"
        ],
        [
            "boolean",
            "transmitterOddParityEnabled",
            "< \\brief Specifies whether transmit parity generation should be even or odd"
        ],
        [
            "uint32",
            "baudrateFrequency",
            "< \\brief Specifies the baudrate frequency"
        ],
        [
            "IfxPsi5s_AscStopBits",
            "stopBits",
            "< \\brief Specifies the number of stop bits"
        ],
        [
            "IfxPsi5s_AscMode",
            "receiveMode",
            "< \\brief Specifies the mode of operation for ASC receiver"
        ],
        [
            "IfxPsi5s_AscBaudratePrescalar",
            "baudrateSelection",
            "< \\brief Specifies whether divide-by-2 or divide-by-3 is selected for baudrate prescalar"
        ],
        [
            "IfxPsi5s_AscMode",
            "transmitMode",
            "< \\brief Specifies the mode of operation for ASC transmitter"
        ],
        [
            "IfxPsi5s_Psi5s_Clock",
            "clockOutput",
            "< \\brief Specifies the output clock properties"
        ],
        [
            "IfxPsi5s_LoopBackMode",
            "loopbackEnabled",
            "< \\brief Specifies whether loopback is enabled or not"
        ]
    ],
    "IfxPsi5s_Psi5s_ChannelTrigger": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "channelTriggerValue",
            "< \\brief Specifies the channel trigger value CTV"
        ],
        [
            "uint32",
            "channelTriggerCounter",
            "< \\brief Specifies the channel trigger counter"
        ]
    ],
    "IfxPsi5s_Psi5s_GlobalControlConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "boolean",
            "ascOnlyMode",
            "< \\brief Specifies if the module is in ASC only mode"
        ],
        [
            "boolean",
            "crcErrorConsideredForRSI",
            "< \\brief Specifies whether CRCI is considered for RSI assertion"
        ],
        [
            "boolean",
            "xcrcErrorConsideredForRSI",
            "< \\brief Specifies whether XCRCI is considered for RSI assertion"
        ],
        [
            "boolean",
            "transmitErrorConsideredForRSI",
            "< \\brief Specifies whether TEI is considered for RSI assertion"
        ],
        [
            "boolean",
            "parityErrorConsideredForRSI",
            "< \\brief Specifies whether PE is considered for RSI assertion"
        ],
        [
            "boolean",
            "framingErrorConsideredForRSI",
            "< \\brief Specifies whether FE is considered for RSI assertion"
        ],
        [
            "boolean",
            "overrunErrorConsideredForRSI",
            "< \\brief Specifies whether OE is considered for RSI assertion"
        ],
        [
            "boolean",
            "receiveBufferErrorConsideredForRSI",
            "< \\brief Specifies whether RBI is considered for RSI assertion"
        ],
        [
            "boolean",
            "headerErrorConsideredForRSI",
            "< \\brief Specifies whether HDI is considered for RSI assertion"
        ],
        [
            "uint32",
            "idleTime",
            "< \\brief Specifies the number of stop bits in addition to last UART frame that is required for start of frame detection"
        ]
    ],
    "IfxPsi5s_Psi5s_Pins": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IFX_CONST",
            "IfxPsi5s_Rx_In   *rx",
            "< \\brief PSI5S Rx pin"
        ],
        [
            "IfxPort_InputMode",
            "rxMode",
            "< \\brief Rx pin as input"
        ],
        [
            "IFX_CONST",
            "IfxPsi5s_Tx_Out  *tx",
            "< \\brief PSI5S Tx pin"
        ],
        [
            "IfxPort_OutputMode",
            "txMode",
            "< \\brief Tx as output"
        ],
        [
            "IFX_CONST",
            "IfxPsi5s_Clk_Out *clk",
            "< \\brief PSI5S Clk Pin"
        ],
        [
            "IfxPort_OutputMode",
            "clkMode",
            "< \\brief Clk as output"
        ],
        [
            "IfxPort_PadDriver",
            "pinDriver",
            "< \\brief pad driver"
        ]
    ],
    "IfxPsi5s_Psi5s_PulseGeneration": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "codeforZero",
            "< \\brief Specifies the code used to represent '0' - referred as TXCMD"
        ],
        [
            "uint32",
            "codeforOne",
            "< \\brief Specifies the code used to represent '1' - referred as ATXCMD"
        ],
        [
            "IfxPsi5s_TimeBase",
            "timeBaseSelect",
            "< \\brief Specifies the clock source for CTV as internal or external"
        ],
        [
            "IfxPsi5s_Trigger",
            "externalTimeBaseSelect",
            "< \\brief Specifies the clock source for CTV in the case of external"
        ],
        [
            "IfxPsi5s_TriggerType",
            "periodicOrExternal",
            "< \\brief Specifies whether periodic trigger or external trigger or bypass is selected"
        ],
        [
            "IfxPsi5s_Trigger",
            "externalTriggerSelect",
            "< \\brief Specifies the trigger source in case of external triggerring"
        ]
    ],
    "IfxPsi5s_Psi5s_ReceiveControl": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "boolean",
            "timestampEnabled",
            "< \\brief Specifies whether the timestamp is enabled or not"
        ],
        [
            "uint32",
            "payloadLength[IFXPSI5S_NUM_SLOTS]",
            "< \\brief Specifies the payload length to be received for each slot"
        ],
        [
            "IfxPsi5s_CrcOrParity",
            "crcOrParity[IFXPSI5S_NUM_SLOTS]",
            "< \\brief Specifies the crc or parity selection for the slots 0 to 5"
        ],
        [
            "IfxPsi5s_TimestampRegister",
            "timestampSelect",
            "< \\brief Specifies the timestamp register selection for pulses"
        ],
        [
            "IfxPsi5s_TimestampTrigger",
            "timestampTriggerSelect",
            "< \\brief Specifies the timestamp register selection for pulses"
        ],
        [
            "IfxPsi5s_FrameId",
            "frameIdSelect",
            "< \\brief Specifies if frame ID is updated from frame header or is a rolling number 0..5 copied from FCNT"
        ],
        [
            "IfxPsi5s_WatchdogTimerMode",
            "watchdogTimerModeSelect",
            "< \\brief Specifies the watchdog timer restart is wrt frame or sync pulse reception"
        ],
        [
            "IfxPsi5s_UartFrameCount",
            "uartFrameCount[IFXPSI5S_NUM_SLOTS]",
            "< \\brief Specifies the expected number of UART frames per packet frame for each slot"
        ],
        [
            "IfxPsi5s_NumberExpectedFrames",
            "numberOfFramesExpected",
            "< \\brief Specifies the number of psi5s frames expected"
        ]
    ],
    "IfxPsi5s_Psi5s_TimeStampConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxPsi5s_Trigger",
            "externalTimeBaseSelect",
            "< \\brief Specifies the clock base for counter CTS in the case of external"
        ],
        [
            "IfxPsi5s_TimeBase",
            "timeBaseSelect",
            "< \\brief Specifies the clock source for CTS as internal or external"
        ]
    ],
    "IfxPsi5s_Psi5s_TransmitControl": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "boolean",
            "bitStuffControl",
            "< \\brief Specifies whether the bit stuffing is turned on or not"
        ],
        [
            "boolean",
            "crcGenerationControl",
            "< \\brief Specifies whether the crc generation is turned on or not"
        ],
        [
            "boolean",
            "startSequenceGenerationControl",
            "< \\brief Specifies whether the start sequence generation is turned on or not"
        ],
        [
            "uint32",
            "payloadLength",
            "< \\brief Specifies the payload length to be sent"
        ],
        [
            "IfxPsi5s_EnhancedProtocol",
            "enhancedProtocolSelection",
            "< \\brief Specifies whether the enhanced protocol is selected or not"
        ]
    ],
    "IfxPsi5s_Psi5s_Channel": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxPsi5s_Psi5s",
            "*module",
            "< \\brief The PSI5S handle structure"
        ],
        [
            "IfxPsi5s_ChannelId",
            "channelId",
            "< \\brief Specifies the channel index"
        ]
    ],
    "IfxPsi5s_Psi5s_ChannelConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IFX_CONST",
            "IfxPsi5s_Psi5s      *module",
            "< \\brief Specifies pointer to the IfxPsi5s_Psi5s module handle"
        ],
        [
            "uint32",
            "watchdogTimerLimit",
            "< \\brief Specifies the watchdog timer limit for each of the slots 0 to 6"
        ],
        [
            "IfxPsi5s_ChannelId",
            "channelId",
            "< \\brief Specifies the channel index"
        ],
        [
            "IfxPsi5s_Psi5s_PulseGeneration",
            "pulseGeneration",
            "< \\brief Specifies the configuration for sync pulse generation"
        ],
        [
            "IfxPsi5s_Psi5s_ChannelTrigger",
            "channelTrigger",
            "< \\brief Specifies the configuration for channel trigger"
        ],
        [
            "IfxPsi5s_Psi5s_ReceiveControl",
            "receiveControl",
            "< \\brief Specifies the configuration for reception"
        ],
        [
            "IfxPsi5s_Psi5s_TransmitControl",
            "sendControl",
            "< \\brief Specifies the configuration for transmission"
        ]
    ],
    "IfxPsi5s_Psi5s_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_PSI5S",
            "*module",
            "< \\brief Specifies the pointer to the PSI5S module registers"
        ],
        [
            "IfxPsi5s_Psi5s_Clock",
            "fracDiv",
            "< \\brief Specifies fractionally divided clock properties"
        ],
        [
            "IfxPsi5s_Psi5s_Clock",
            "timestampClock",
            "< \\brief Specifies the time stamp clock properties"
        ],
        [
            "IfxPsi5s_Psi5s_TimeStampConfig",
            "timestampCounterA",
            "< \\brief Specifies the time stamp counter A properties"
        ],
        [
            "IfxPsi5s_Psi5s_TimeStampConfig",
            "timestampCounterB",
            "< \\brief Specifies the time stamp counter B properties"
        ],
        [
            "IfxPsi5s_Psi5s_AscConfig",
            "ascConfig",
            "< \\brief Specifies the configuration for ASC"
        ],
        [
            "IfxPsi5s_Psi5s_GlobalControlConfig",
            "globalControlConfig",
            "< \\brief Specifies the global control configuration"
        ],
        [
            "IFX_CONST",
            "IfxPsi5s_Psi5s_Pins     *pins",
            "< \\brief structure for PSI5S pin configuration"
        ]
    ],
    "IfxPsi5s_Psi5s_Frame": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxPsi5s_Psi5s_ReceiveData",
            "data",
            "< \\brief Received data"
        ],
        [
            "IfxPsi5s_Psi5s_ReceiveStatus",
            "status",
            "< \\brief Receiver status"
        ],
        [
            "IfxPsi5s_Psi5s_ReceiveTimestamp",
            "timestamp",
            "< \\brief Receiver timestamp"
        ]
    ],
    "IfxQspi_SpiMaster_Input": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IFX_CONST",
            "IfxQspi_Slsi_In *pin",
            "< \\brief Pointer to SLSI in pin"
        ],
        [
            "IfxPort_InputMode",
            "mode",
            "< \\brief The SLSI pin input mode"
        ]
    ],
    "IfxQspi_SpiMaster_Output": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IFX_CONST",
            "IfxQspi_Slso_Out *pin",
            "< \\brief Pointer to SLSO out pin"
        ],
        [
            "IfxPort_OutputMode",
            "mode",
            "< \\brief The SLSO pin output mode"
        ],
        [
            "IfxPort_PadDriver",
            "driver",
            "< \\brief The pad driver mode which should be configured"
        ]
    ],
    "IfxQspi_SpiMaster_Dma": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxDma_Dma_Channel",
            "rxDmaChannel",
            "< \\brief receive DMA channel handle"
        ],
        [
            "IfxDma_Dma_Channel",
            "txDmaChannel",
            "< \\brief transmit DMA channel handle"
        ],
        [
            "IfxDma_ChannelId",
            "rxDmaChannelId",
            "< \\brief DMA channel no for the Spi recieve"
        ],
        [
            "IfxDma_ChannelId",
            "txDmaChannelId",
            "< \\brief DMA channel no for the Spi transmit"
        ],
        [
            "boolean",
            "useDma",
            "< \\brief use Dma for Data transfer/s"
        ]
    ],
    "IfxQspi_SpiMaster_DmaConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxDma_ChannelId",
            "rxDmaChannelId",
            "< \\brief DMA channel no for the Spi recieve"
        ],
        [
            "IfxDma_ChannelId",
            "txDmaChannelId",
            "< \\brief DMA channel no for the Spi transmit"
        ],
        [
            "boolean",
            "useDma",
            "< \\brief use Dma for Data transfer/s"
        ]
    ],
    "IfxQspi_SpiMaster_ErrorFlags": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint16",
            "parityError : 1",
            "< \\brief [0:0] Parity Error"
        ],
        [
            "uint16",
            "configurationError : 1",
            "< \\brief [1:1] Configuration Error"
        ],
        [
            "uint16",
            "baudrateError : 1",
            "< \\brief [2:2] baudrate Error"
        ],
        [
            "uint16",
            "txFifoOverflowError : 1",
            "< \\brief [3:3] TxFifo Overflow Error"
        ],
        [
            "uint16",
            "txFifoUnderflowError : 1",
            "< \\brief [4:4] TxFifo underflow Error"
        ],
        [
            "uint16",
            "rxFifoOverflowError : 1",
            "< \\brief [5:5] RxFifo Overflow Error"
        ],
        [
            "uint16",
            "rxFifoUnderflowError : 1",
            "< \\brief [6:6] RxFifo underflow Error"
        ],
        [
            "uint16",
            "expectTimeoutError : 1",
            "< \\brief [7:7] Expect Timeout Error"
        ]
    ],
    "IfxQspi_SpiMaster_MoveCounterControl": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint16",
            "trailingDelay2Prescaler : 3",
            "< \\brief Inject the trailing delay for last data"
        ],
        [
            "uint16",
            "lastTrailingDelay : 3",
            "< \\brief Last Trailing delay"
        ],
        [
            "boolean",
            "interruptBeforeLastEnabled",
            "< \\brief Enable bit for Interrupt before last word"
        ],
        [
            "boolean",
            "clearInterruptBeforeLastFlag",
            "< \\brief Clear Interrupt Before Last Flag"
        ],
        [
            "boolean",
            "setInterruptBeforeLastFlag",
            "< \\brief Sets the Interrupt Before Last Flag"
        ],
        [
            "boolean",
            "interruptAfterLastEnabled",
            "< \\brief Enable bit for Interrupt after last word"
        ],
        [
            "boolean",
            "clearInterruptAfterLastFlag",
            "< \\brief Clear Interrupt After Last Flag"
        ],
        [
            "boolean",
            "setInterruptAfterLastFlag",
            "< \\brief Sets the Interrupt After Last Flag"
        ],
        [
            "boolean",
            "trail2InjectionEnabled",
            "< \\brief Trail 2 Injection Enable"
        ],
        [
            "boolean",
            "moveCounterEnabled",
            "< \\brief Enable the Move Counter"
        ]
    ],
    "IfxQspi_SpiMaster_Pins": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IFX_CONST",
            "IfxQspi_Sclk_Out *sclk",
            "< \\brief Pointer to SLCK out pin"
        ],
        [
            "IfxPort_OutputMode",
            "sclkMode",
            "< \\brief The SCLK pin output mode"
        ],
        [
            "IFX_CONST",
            "IfxQspi_Mtsr_Out *mtsr",
            "< \\brief Pointer to MTSR out pin"
        ],
        [
            "IfxPort_OutputMode",
            "mtsrMode",
            "< \\brief The MTSR pin output mode"
        ],
        [
            "IFX_CONST",
            "IfxQspi_Mrst_In  *mrst",
            "< \\brief Pointer to MRST in pin"
        ],
        [
            "IfxPort_InputMode",
            "mrstMode",
            "< \\brief The MRST pin input mode"
        ],
        [
            "IfxPort_PadDriver",
            "pinDriver",
            "< \\brief The pad driver mode which should be configured"
        ]
    ],
    "IfxQspi_SpiMaster": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "SpiIf",
            "base",
            "< \\brief Module SPI interface handle"
        ],
        [
            "Ifx_QSPI",
            "*qspi",
            "< \\brief Pointer to QSPI module registers"
        ],
        [
            "IfxQspi_SpiMaster_Dma",
            "dma",
            "< \\brief dma handle"
        ],
        [
            "float32",
            "maximumBaudrate",
            "< \\brief Maximum Baud Rate for the SPI Module."
        ]
    ],
    "IfxQspi_SpiMaster_ChannelConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "SpiIf_ChConfig",
            "base",
            "< \\brief SPI interface channel configuration structure"
        ],
        [
            "IfxQspi_SpiMaster_InputOutput",
            "sls",
            "< \\brief Union of Slave Select pins"
        ],
        [
            "IfxQspi_SpiMaster_ChannelBasedCs",
            "channelBasedCs",
            "< \\brief define the slso behaviour"
        ],
        [
            "IfxQspi_SpiMaster_Mode",
            "mode",
            "< \\brief Qspi Operating Mode"
        ],
        [
            "uint32",
            "dummyTxValue",
            "< \\brief Dummy TX value to be sent for \"recieve only\" modes"
        ],
        [
            "uint32",
            "dummyRxValue",
            "< \\brief Dummy RX value for transmit only modes"
        ]
    ],
    "struct IfxQspi_SpiMaster_Channel_s": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "SpiIf_Ch",
            "base",
            "< \\brief SPI interface channel handle structure"
        ],
        [
            "Ifx_QSPI_BACON",
            "bacon",
            "< \\brief basic configuration register"
        ],
        [
            "IfxPort_Pin",
            "slso",
            "< \\brief Defines SLSO pin"
        ],
        [
            "IfxQspi_SpiMaster_AutoSlso",
            "activateSlso",
            "< \\brief Specifies  function for Auto SLSO activation"
        ],
        [
            "IfxQspi_SpiMaster_AutoSlso",
            "deactivateSlso",
            "< \\brief Specifies  function for Auto SLSO deactivation"
        ],
        [
            "IfxQspi_ChannelId",
            "channelId",
            "< \\brief QSPI channel Number"
        ],
        [
            "IfxQspi_SpiMaster_MoveCounterControl",
            "moveCounterControl",
            "< \\brief config move counter control register"
        ],
        [
            "Ifx_ActiveState",
            "slsoActiveState",
            "< \\brief Specifies the current state of SLSO"
        ],
        [
            "uint8",
            "dataWidth",
            "< \\brief Number of bits which will be written into the FIFO"
        ],
        [
            "boolean",
            "firstWrite",
            "< \\brief Specifies whether the data id first write or not."
        ],
        [
            "IfxQspi_SpiMaster_ChannelBasedCs",
            "channelBasedCs",
            "< \\brief define the slso behaviour"
        ],
        [
            "IfxQspi_SpiMaster_Mode",
            "mode",
            "< \\brief Qspi Operating Mode"
        ],
        [
            "IfxQspi_SpiMaster_ErrorFlags",
            "errorFlags",
            "< \\brief Spi Master Error Flags"
        ],
        [
            "uint32",
            "dummyTxValue",
            "< \\brief Dummy TX value, which will be sent for \"recieve only\" mode."
        ],
        [
            "uint32",
            "dummyRxValue",
            "< \\brief Dummy Rx value, for \"transmit only\" modes"
        ]
    ],
    "IfxQspi_SpiMaster_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "SpiIf_Config",
            "base",
            "< \\brief SPI interface configuration structure"
        ],
        [
            "Ifx_QSPI",
            "*qspi",
            "< \\brief Pointer to QSPI module registers"
        ],
        [
            "boolean",
            "allowSleepMode",
            "< \\brief Specifies module sleep mode"
        ],
        [
            "boolean",
            "pauseOnBaudrateSpikeErrors",
            "< \\brief Specifies module pause on baudrate or spike errors"
        ],
        [
            "IfxQspi_PauseRunTransition",
            "pauseRunTransition",
            "< \\brief Specifies module run or pause mode"
        ],
        [
            "IfxQspi_TxFifoInt",
            "txFifoThreshold",
            "< \\brief Specifies the TXFIFO interrupt threshold"
        ],
        [
            "IfxQspi_RxFifoInt",
            "rxFifoThreshold",
            "< \\brief Specifies the RXFIFO interrupt threshold"
        ],
        [
            "IFX_CONST",
            "IfxQspi_SpiMaster_Pins *pins",
            "< \\brief structure for QSPI Master pins"
        ],
        [
            "IfxQspi_SpiMaster_DmaConfig",
            "dma",
            "< \\brief Dma configuration"
        ],
        [
            "IfxQspi_FifoMode",
            "txFifoMode",
            "< \\brief Specifies the transmit FIFO mode"
        ],
        [
            "IfxQspi_FifoMode",
            "rxFifoMode",
            "< \\brief Specifies the Receive FIFO mode"
        ]
    ],
    "IfxQspi_SpiSlave_Dma": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxDma_Dma_Channel",
            "rxDmaChannel",
            "< \\brief receive DMA channel handle"
        ],
        [
            "IfxDma_Dma_Channel",
            "txDmaChannel",
            "< \\brief transmit DMA channel handle"
        ],
        [
            "IfxDma_ChannelId",
            "rxDmaChannelId",
            "< \\brief DMA channel no for the Spi recieve"
        ],
        [
            "IfxDma_ChannelId",
            "txDmaChannelId",
            "< \\brief DMA channel no for the Spi transmit"
        ],
        [
            "boolean",
            "useDma",
            "< \\brief use Dma for Data transfers"
        ]
    ],
    "IfxQspi_SpiSlave_DmaConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxDma_ChannelId",
            "rxDmaChannelId",
            "< \\brief DMA channel no for the Spi receive"
        ],
        [
            "IfxDma_ChannelId",
            "txDmaChannelId",
            "< \\brief DMA channel no for the Spi transmit"
        ],
        [
            "boolean",
            "useDma",
            "< \\brief use Dma for Data transfers"
        ]
    ],
    "IfxQspi_SpiSlave_ErrorFlags": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint16",
            "parityError : 1",
            "< \\brief [0:0] Parity Error"
        ],
        [
            "uint16",
            "configurationError : 1",
            "< \\brief [1:1] Configuration Error"
        ],
        [
            "uint16",
            "baudrateError : 1",
            "< \\brief [2:2] baudrate Error"
        ],
        [
            "uint16",
            "txFifoOverflowError : 1",
            "< \\brief [3:3] TxFifo Overflow Error"
        ],
        [
            "uint16",
            "txFifoUnderflowError : 1",
            "< \\brief [4:4] TxFifo underflow Error"
        ],
        [
            "uint16",
            "rxFifoOverflowError : 1",
            "< \\brief [5:5] RxFifo Overflow Error"
        ],
        [
            "uint16",
            "rxFifoUnderflowError : 1",
            "< \\brief [6:6] RxFifo underflow Error"
        ],
        [
            "uint16",
            "expectTimeoutError : 1",
            "< \\brief [7:7] Expect Timeout Error"
        ],
        [
            "uint16",
            "slsiMisplacedInactivation : 1",
            "< \\brief [8:8] SLSI misplaced inactivation (slave mode)"
        ]
    ],
    "IfxQspi_SpiSlave_Pins": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IFX_CONST",
            "IfxQspi_Sclk_In  *sclk",
            "< \\brief Pointer to SLCK in pin"
        ],
        [
            "IfxPort_InputMode",
            "sclkMode",
            "< \\brief The SCLK pin input mode"
        ],
        [
            "IFX_CONST",
            "IfxQspi_Mtsr_In  *mtsr",
            "< \\brief Pointer to MTSR in pin"
        ],
        [
            "IfxPort_InputMode",
            "mtsrMode",
            "< \\brief The MTSR pin input mode"
        ],
        [
            "IFX_CONST",
            "IfxQspi_Mrst_Out *mrst",
            "< \\brief Pointer to MRST out pin"
        ],
        [
            "IfxPort_OutputMode",
            "mrstMode",
            "< \\brief The MRST pin output mode"
        ],
        [
            "IFX_CONST",
            "IfxQspi_Slsi_In  *slsi",
            "< \\brief Pointer to SLSI in pin"
        ],
        [
            "IfxPort_InputMode",
            "slsiMode",
            "< \\brief The SLSI pin input mode"
        ],
        [
            "IfxPort_PadDriver",
            "pinDriver",
            "< \\brief The pad driver mode which should be configured"
        ]
    ],
    "IfxQspi_SpiSlave_Protocol": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "SpiIf_ClockPolarity",
            "clockPolarity",
            "< \\brief Specifies the clock polarity"
        ],
        [
            "SpiIf_ShiftClock",
            "shiftClock",
            "< \\brief Specifies the clock phase"
        ],
        [
            "SpiIf_DataHeading",
            "dataHeading",
            "< \\brief Specifies MSB or LSB first"
        ],
        [
            "uint8",
            "dataWidth",
            "< \\brief range 2 .. 32 bits (note 2 = 2-bits, 3 = 3-bits ..."
        ],
        [
            "Ifx_ParityMode",
            "parityMode",
            "< \\brief Specifies the parity mode"
        ]
    ],
    "IfxQspi_SpiSlave": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "SpiIf",
            "base",
            "< \\brief Module SPI interface handle"
        ],
        [
            "Ifx_QSPI",
            "*qspi",
            "< \\brief Pointer to QSPI module registers"
        ],
        [
            "uint8",
            "dataWidth",
            "< \\brief Number of bits which will be written into the FIFO"
        ],
        [
            "SpiIf_Job",
            "rxJob",
            "< \\brief Rx Stream which has been received"
        ],
        [
            "SpiIf_Job",
            "txJob",
            "< \\brief Tx Stream which should be sent"
        ],
        [
            "boolean",
            "onTransfer",
            "< \\brief set to TRUE during ongoing transfer"
        ],
        [
            "IfxQspi_SpiSlave_Dma",
            "dma",
            "< \\brief Dma handle"
        ],
        [
            "IfxQspi_SpiSlave_ErrorFlags",
            "errorFlags",
            "< \\brief Spi Slave Error Flags"
        ]
    ],
    "IfxQspi_SpiSlave_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "SpiIf_Config",
            "base",
            "< \\brief SPI interface configuration structure"
        ],
        [
            "Ifx_QSPI",
            "*qspi",
            "< \\brief Pointer to QSPI module registers"
        ],
        [
            "boolean",
            "allowSleepMode",
            "< \\brief Specifies module sleep mode"
        ],
        [
            "boolean",
            "pauseOnBaudrateSpikeErrors",
            "< \\brief Specifies module pause on baudrate or spike errors"
        ],
        [
            "IfxQspi_PauseRunTransition",
            "pauseRunTransition",
            "< \\brief Specifies module run or pause mode"
        ],
        [
            "IfxQspi_TxFifoInt",
            "txFifoThreshold",
            "< \\brief Specifies the TXFIFO interrupt threshold"
        ],
        [
            "IfxQspi_RxFifoInt",
            "rxFifoThreshold",
            "< \\brief Specifies the RXFIFO interrupt threshold"
        ],
        [
            "IFX_CONST",
            "IfxQspi_SpiSlave_Pins *pins",
            "< \\brief structure for QSPI Slave pins"
        ],
        [
            "IfxQspi_SpiSlave_Protocol",
            "protocol",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxQspi_SpiSlave_DmaConfig",
            "dma",
            "< \\brief Dma configuration"
        ],
        [
            "IfxQspi_FifoMode",
            "txFifoMode",
            "< \\brief Specifies the transfer FIFO mode."
        ],
        [
            "IfxQspi_FifoMode",
            "rxFifoMode",
            "< \\brief Specifies the receive FIFO mode"
        ]
    ],
    "IfxQspi_DelayConst": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint8",
            "pre",
            "< \\brief specifies the prescalar value"
        ],
        [
            "uint8",
            "delay",
            "< \\brief delay multiplier"
        ]
    ],
    "IfxScuCcu_PerPllConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint8",
            "pDivider",
            "< \\brief P divider value for basic (initial) step"
        ],
        [
            "uint8",
            "nDivider",
            "< \\brief N divider value for basic (initial) step"
        ],
        [
            "uint8",
            "k2Divider",
            "< \\brief K2 divider value"
        ],
        [
            "uint8",
            "k3Divider",
            "< \\brief K3 divider value"
        ],
        [
            "uint8",
            "k3DividerBypass       /**< \\brief Divider Bypass",
            "Meaning_variable_struct-None"
        ]
    ],
    "IfxScuCcu_SysPllConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint8",
            "pDivider",
            "< \\brief P divider value"
        ],
        [
            "uint8",
            "nDivider",
            "< \\brief N divider value"
        ],
        [
            "uint8",
            "k2Divider",
            "< \\brief K2 divider value"
        ]
    ],
    "IfxScuCcu_CcuconRegConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "value",
            "< \\brief CCUCON Register value to be updated."
        ],
        [
            "uint32",
            "mask",
            "< \\brief CCUCON Mask to select the bit fields to be updated."
        ]
    ],
    "IfxScuCcu_PllStepConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint8",
            "k2Step",
            "< \\brief K2 divider value for this step."
        ],
        [
            "float32",
            "waitTime",
            "< \\brief Wait time for for this step."
        ]
    ],
    "IfxScuCcu_pllsParameterConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "xtalFrequency",
            "< \\brief Xtal frequency"
        ],
        [
            "IfxScuCcu_PllInputClockSelection",
            "pllInputClockSelection",
            "< \\brief Pll input clock selection"
        ],
        [
            "IfxScuCcu_SysPllConfig",
            "sysPllConfig",
            "< \\brief System PLL Configurations"
        ],
        [
            "IfxScuCcu_PerPllConfig",
            "perPllConfig",
            "< \\brief Peripheral PLL Configurations"
        ]
    ],
    "IfxScuCcu_FlashWaitstateConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "value",
            "< \\brief FLASH.FCON Register value to be updated."
        ],
        [
            "uint32",
            "mask",
            "< \\brief FLASH.FCON Mask to select the bit fields to be updated."
        ]
    ],
    "IfxScuCcu_ClockDistributionConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxScuCcu_CcuconRegConfig",
            "ccucon0",
            "< \\brief CCUCON0 Register configuration"
        ],
        [
            "IfxScuCcu_CcuconRegConfig",
            "ccucon1",
            "< \\brief CCUCON1 Register configuration"
        ],
        [
            "IfxScuCcu_CcuconRegConfig",
            "ccucon2",
            "< \\brief CCUCON2 Register configuration"
        ],
        [
            "IfxScuCcu_CcuconRegConfig",
            "ccucon5",
            "< \\brief CCUCON5 Register configuration"
        ],
        [
            "IfxScuCcu_CcuconRegConfig",
            "ccucon6",
            "< \\brief CCUCON6 Register configuration"
        ],
        [
            "IfxScuCcu_CcuconRegConfig",
            "ccucon7",
            "< \\brief CCUCON7 Register configuration"
        ],
        [
            "IfxScuCcu_CcuconRegConfig",
            "ccucon8",
            "< \\brief CCUCON8 Register configuration"
        ]
    ],
    "IfxScuCcu_InitialStepConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxScuCcu_pllsParameterConfig",
            "pllsParameters",
            "< \\brief Configuration Parameters for both PLLs"
        ],
        [
            "float32",
            "waitTime",
            "< \\brief Wait time for for basic (initial) step"
        ]
    ],
    "IfxScuCcu_PllThrottleConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint8",
            "numOfSteps",
            "< \\brief Number of PLL divider steps during clock throttling"
        ],
        [
            "IFX_CONST",
            "IfxScuCcu_PllStepConfig *pllSteps",
            "< \\brief Pointer to the array of Pll divider step configuration."
        ]
    ],
    "IfxScuCcu_Mod_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxScuCcu_ModEn",
            "Mod_Enable",
            "< \\brief modulation enable"
        ],
        [
            "IfxScuCcu_ModulationAmplitude",
            "Mod_Amp",
            "< \\brief modulation amplitude"
        ]
    ],
    "IfxScuCcu_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxScuCcu_InitialStepConfig",
            "pllInitialStepConfig",
            "< \\brief Configuration of first step which is same as internal osc frequency."
        ],
        [
            "IfxScuCcu_PllThrottleConfig",
            "sysPllThrottleConfig",
            "< \\brief Configuration of PLL throttling."
        ],
        [
            "IfxScuCcu_ClockDistributionConfig",
            "clockDistribution",
            "< \\brief Configuration of of bus clocks and other module clock distribution."
        ],
        [
            "IFX_CONST",
            "IfxScuCcu_FlashWaitstateConfig *flashFconWaitStateConfig",
            "< \\brief Configuration of flash waitstate"
        ],
        [
            "IFX_CONST",
            "IfxScuCcu_Mod_Config           *modulationConfig",
            "< \\brief modulation configuration"
        ]
    ],
    "IfxScuCcu_RGain_Values": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "float32",
            "RGainNom",
            "< \\brief RGain Nominal value"
        ],
        [
            "uint16",
            "RGainHex",
            "< \\brief RGain Hex value"
        ]
    ],
    "IfxScuLbist_ParameterSet": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxScuLbist_Application",
            "application",
            "< \\brief LBIST application selection"
        ],
        [
            "IfxScuLbist_Freq",
            "freq",
            "< \\brief LBIST Frequency Selection. Pre-scaler value to derive LBIST operation clock from EVR oscillator"
        ],
        [
            "IfxScuLbist_SplitShiftSel",
            "splitShiftSel",
            "< \\brief LBIST Split-Shift Selection"
        ],
        [
            "uint32",
            "seed",
            "< \\brief LBIST Seed value (start value for the random pattern generator)"
        ],
        [
            "uint32",
            "pattern",
            "< \\brief LBIST Pattern Number for the scan loads"
        ],
        [
            "uint32",
            "scanChainLength",
            "< \\brief LBIST maximum scan chain length"
        ],
        [
            "uint32",
            "signature",
            "< \\brief LBIST Signature Value to compare with MISR signature from the last LBIST"
        ]
    ],
    "IfxScuLbist_MultiTriggerConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint8",
            "numOfConfigSets",
            "< \\brief Number of LBIST configuration sets"
        ],
        [
            "IfxScuLbist_ParameterSet",
            "*parameterSets",
            "< \\brief Pointer to LBIST configuration set array"
        ]
    ],
    "IfxScuRcu_ResetCode": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "boolean",
            "cpuSafeState",
            "< \\brief CPU Safe state ( 1- Safe, 0 - Non-Safe)"
        ],
        [
            "IfxScuRcu_ResetType",
            "resetType",
            "< \\brief Reset Type"
        ],
        [
            "IfxScuRcu_Trigger",
            "resetTrigger",
            "< \\brief reset Trigger"
        ],
        [
            "uint16",
            "resetReason",
            "< \\brief Reset Reason"
        ]
    ],
    "IfxScuWdt_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint16",
            "password",
            "< \\brief password for access to WDTxCON0 reg"
        ],
        [
            "uint16",
            "reload",
            "< \\brief WDT reload value"
        ],
        [
            "IfxScu_WDTCON1_IR",
            "inputFrequency",
            "< \\brief input frequency of the WDT"
        ],
        [
            "boolean",
            "disableWatchdog",
            "< \\brief Disable Request Control Bit"
        ],
        [
            "boolean",
            "enableSmuRestriction",
            "< \\brief Unlock Restriction Request Control Bit"
        ],
        [
            "boolean",
            "enableAutomaticPasswordChange",
            "< \\brief Password Auto-sequence Request Bit"
        ],
        [
            "boolean",
            "enableTimerCheck",
            "< \\brief Counter Check Request Bit"
        ],
        [
            "boolean",
            "enableTimerCheckTolerance",
            "< \\brief Timer Check Tolerance Request"
        ],
        [
            "boolean",
            "clrInternalResetFlag",
            "< \\brief Clear Internal Reset Flag"
        ],
        [
            "IfxScu_WDTCON1_IR",
            "globalEndInitInputFrequency",
            "< \\brief input frequency of the global End init WDT"
        ]
    ],
    "IfxSent_Sent_Enable": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint8",
            "receiveDataInterrupt",
            "< \\brief Specifies receive data interrupt enable"
        ],
        [
            "uint8",
            "receiveSuccessInterrupt",
            "< \\brief Specifies receive success interrupt enable"
        ],
        [
            "uint8",
            "receiveBufferOverflowInterrupt",
            "< \\brief Specifies receive buffer overflow interrupt enable"
        ],
        [
            "uint8",
            "transferDataInterrupt",
            "< \\brief Specifies transfer data interrupt enable"
        ],
        [
            "uint8",
            "transferBufferUnderflowInterrupt",
            "< \\brief Specifies transfer buffer underflow interrupt enable"
        ],
        [
            "uint8",
            "serialDataReceiveInterrupt",
            "< \\brief Specifies serial data interrupt enable"
        ],
        [
            "uint8",
            "watchdogErrorInterrupt",
            "< \\brief Specifies watchdog error interrupt enable"
        ],
        [
            "uint8",
            "serialDataCrcErrorInterrupt",
            "< \\brief Specifies serial data CRC error interrupt enable"
        ],
        [
            "uint8",
            "wrongStatusNibbleErrorInterrupt",
            "< \\brief Specifies wrong status nibble error interrupt enable"
        ],
        [
            "uint8",
            "crcErrorInterrupt",
            "< \\brief Specifies CRC error interrupt enable"
        ],
        [
            "uint8",
            "nibblesValueOutOfRangeErrorInterrupt",
            "< \\brief Specifies nibble value out of range error interrupt enable"
        ],
        [
            "uint8",
            "nibblesWrongErrorInterrupt",
            "< \\brief Specifies nibbles wrong error interrupt enable"
        ],
        [
            "uint8",
            "frequencyDriftErrorInterrupt",
            "< \\brief Specifies frequency drift error interrupt enable"
        ],
        [
            "uint8",
            "frequencyRangeErrorInterrupt",
            "< \\brief Specifies frequency not in the range error interrupt enable"
        ]
    ],
    "IfxSent_Sent": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_SENT",
            "*sent",
            "< \\brief Specifies pointer to SENT registers"
        ]
    ],
    "IfxSent_Sent_InputOutputControl": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "boolean",
            "inputPulsePolarityHigh",
            "< \\brief Specifies the polarity of input of each channel"
        ],
        [
            "boolean",
            "outputPulsePolarityHigh",
            "< \\brief Specifies the polarity of input of each channel"
        ],
        [
            "boolean",
            "edgeCounterCleared",
            "< \\brief Specifies the edge counter reset"
        ],
        [
            "boolean",
            "glitchFallingCleared",
            "< \\brief Specifies the glitch falling edge clear"
        ],
        [
            "boolean",
            "glitchRisingCleared",
            "< \\brief Specifies the glitch rising edge clear"
        ],
        [
            "boolean",
            "triggerMonitorCleared",
            "< \\brief Specifies the trigger monitor reset"
        ],
        [
            "IfxSent_DigitalGlitchesLength",
            "digitalGlitchFilterDepth",
            "< \\brief Specifies the Digital Glitch Filter depth for input signal delay"
        ],
        [
            "IfxSent_ExternalTrigger",
            "externalTrigger",
            "< \\brief Specifies the external trigger line source"
        ]
    ],
    "IfxSent_Sent_Interrupt": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint16",
            "priority",
            "< \\brief Specifies the interrupt priority. Always 1 since all interrupts are handled at a time"
        ],
        [
            "IfxSrc_Tos",
            "isrProvider",
            "< \\brief Specifies the interrupt service provider. CPU or DMA."
        ]
    ],
    "IfxSent_Sent_InterruptNodeControl": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxSent_InterruptNodePointer",
            "receiveSuccessInterruptNode",
            "< \\brief Specifies the interrupt node for rsi request"
        ],
        [
            "IfxSent_InterruptNodePointer",
            "receiveDataInterruptNode",
            "< \\brief Specifies the interrupt node for rdi request"
        ],
        [
            "IfxSent_InterruptNodePointer",
            "receiveBufferOverflowInterruptNode",
            "< \\brief Specifies the interrupt node for rbi request"
        ],
        [
            "IfxSent_InterruptNodePointer",
            "transferDataInterruptNode",
            "< \\brief Specifies the interrupt node for tdi request"
        ],
        [
            "IfxSent_InterruptNodePointer",
            "transferBufferUnderflowInterruptNode",
            "< \\brief Specifies the interrupt node for tbi request"
        ],
        [
            "IfxSent_InterruptNodePointer",
            "errorInterruptNode",
            "< \\brief Specifies the interrupt node for erri request"
        ],
        [
            "IfxSent_InterruptNodePointer",
            "serialDataReceiveInterruptNode",
            "< \\brief Specifies the interrupt node for sdi request"
        ],
        [
            "IfxSent_InterruptNodePointer",
            "watchdogErrorInterruptNode",
            "< \\brief Specifies the interrupt node for wdi request"
        ]
    ],
    "IfxSent_Sent_NibbleControl": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxSent_Nibble",
            "nibblePointer0",
            "< \\brief Specifies the received nibble0 control"
        ],
        [
            "IfxSent_Nibble",
            "nibblePointer1",
            "< \\brief Specifies the received nibble1 control"
        ],
        [
            "IfxSent_Nibble",
            "nibblePointer2",
            "< \\brief Specifies the received nibble2 control"
        ],
        [
            "IfxSent_Nibble",
            "nibblePointer3",
            "< \\brief Specifies the received nibble3 control"
        ],
        [
            "IfxSent_Nibble",
            "nibblePointer4",
            "< \\brief Specifies the received nibble4 control"
        ],
        [
            "IfxSent_Nibble",
            "nibblePointer5",
            "< \\brief Specifies the received nibble5 control"
        ],
        [
            "IfxSent_Nibble",
            "nibblePointer6",
            "< \\brief Specifies the received nibble6 control"
        ],
        [
            "IfxSent_Nibble",
            "nibblePointer7",
            "< \\brief Specifies the received nibble7 control"
        ]
    ],
    "IfxSent_Sent_Pins": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IFX_CONST",
            "IfxSent_Sent_In *in",
            "< \\brief Specifies input pin configuration"
        ],
        [
            "IfxPort_InputMode",
            "inMode",
            "< \\brief Specifies input pin mode"
        ],
        [
            "IFX_CONST",
            "IfxSent_Spc_Out *out",
            "< \\brief Specifies output pin configuration"
        ],
        [
            "IfxPort_OutputMode",
            "outMode",
            "< \\brief Specifies output pin mode"
        ],
        [
            "IfxPort_PadDriver",
            "pinDriver",
            "< \\brief Pad driver mode definition"
        ]
    ],
    "IfxSent_Sent_ReceiveControl": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "boolean",
            "crcModeDisabled",
            "< \\brief Specifies the CRC mode disabled mode"
        ],
        [
            "boolean",
            "crcMethodDisabled",
            "< \\brief Specifies the CRC with zero nibbles disabled or enabled"
        ],
        [
            "boolean",
            "alternateCrcSelected",
            "< \\brief Specifies the CRC is calculated for both fast and serial messages"
        ],
        [
            "boolean",
            "serialDataProcessingEnabled",
            "< \\brief Specifies the serial data processing mode"
        ],
        [
            "boolean",
            "serialDataDisabledCrcDisabled",
            "< \\brief Specifies the CRC disable for serial data disabled mode"
        ],
        [
            "boolean",
            "statusNibbleEnabled",
            "< \\brief Specifies the status nibble to include in CRC"
        ],
        [
            "boolean",
            "driftErrorsDisabled",
            "< \\brief Specifies the drift errors enabled or disabled"
        ],
        [
            "boolean",
            "endPulseIgnored",
            "< \\brief Specifies the pause pulse during synchronization"
        ],
        [
            "boolean",
            "suspendTriggered",
            "< \\brief Specifies the suspend trigger disables the channel or not"
        ],
        [
            "uint8",
            "frameLength",
            "< \\brief Specifies frame length in nibbles"
        ],
        [
            "IfxSent_FrameCheckMode",
            "frameCheckMode",
            "< \\brief Specifies the frame check mode for valid frame"
        ],
        [
            "IfxSent_ExtendedSerialFrameMode",
            "extendedSerialFrameMode",
            "< \\brief Specifies the extended serial frame mode"
        ],
        [
            "boolean",
            "frequencyDriftCheckEnabled",
            "< \\brief Specifies the frequency drift check based on frame length is enable or disable"
        ]
    ],
    "IfxSent_Sent_TransmitControl": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint8",
            "pulseLength",
            "< \\brief Specifies the pulse length in ticktimes"
        ],
        [
            "uint8",
            "pulseDelayLength",
            "< \\brief Specifies the pulse delay length"
        ],
        [
            "IfxSent_TriggerSource",
            "triggerSource",
            "< \\brief Specifies the trigger source and mode"
        ],
        [
            "IfxSent_TimeBase",
            "timeBase",
            "< \\brief Specifies the pulse time base"
        ],
        [
            "IfxSent_SpcMode",
            "spcMode",
            "< \\brief Specifies the SENT SPC operational mode"
        ]
    ],
    "IfxSent_Sent_Channel": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxSent_Sent",
            "*driver",
            "< \\brief Specifies the pointer to SENT module handler"
        ],
        [
            "Ifx_SENT_CH",
            "*channel",
            "< \\brief Specifies the pointer SENT channel registers"
        ],
        [
            "IfxSent_ChannelId",
            "channelId",
            "< \\brief Specifies the SENT channel number"
        ]
    ],
    "IfxSent_Sent_ChannelConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxSent_Sent",
            "*driver",
            "< \\brief Specifies the pointer to SENT module handler"
        ],
        [
            "uint16",
            "watchDogTimerLimit",
            "< \\brief Speciifes the enabled interrupts for each Channel"
        ],
        [
            "IfxSent_ChannelId",
            "channelId",
            "< \\brief Specifies the SENT channel number"
        ],
        [
            "IfxSent_Sent_InputOutputControl",
            "inputOutputControl",
            "< \\brief Specifies the input output controllable properties"
        ],
        [
            "IfxSent_Sent_ReceiveControl",
            "receiveControl",
            "< \\brief Specifies the receive control properties"
        ],
        [
            "IfxSent_Sent_TransmitControl",
            "transmitControl",
            "< \\brief Specifies the transmit control properties"
        ],
        [
            "IfxSent_Sent_InterruptNodeControl",
            "interuptNodeControl",
            "< \\brief Specifies the interrupt control properties structure"
        ],
        [
            "IFX_CONST",
            "IfxSent_Sent_Pins      *pins",
            "< \\brief Specifies the pins configuration for SENT channel"
        ],
        [
            "float32",
            "tUnit",
            "< \\brief desired unit time (f_tick), e.g. 3E-6 for 3 uS"
        ],
        [
            "IfxSent_Sent_NibbleControl",
            "nibbleControl",
            "< \\brief Specifies the received nibbles control properties"
        ],
        [
            "IfxSent_Sent_Interrupt",
            "interrupt",
            "< \\brief Specifies the interrupt control properties structure"
        ],
        [
            "boolean",
            "spcModeOn",
            "< \\brief Specifies the SENT SPC mode enable/disable"
        ],
        [
            "IfxSent_Sent_EnabledInterrupts",
            "enabledInterrupts",
            "Meaning_variable_struct-None"
        ]
    ],
    "IfxSent_Sent_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_SENT",
            "*module",
            "< \\brief Specifies pointer to SENT registers"
        ],
        [
            "boolean",
            "sleepModeEnabled",
            "< \\brief Specifies SENT enable/disable"
        ],
        [
            "uint32",
            "timeStampPreDivider",
            "< \\brief Specifies the pre-divider to get clock in time stamp"
        ]
    ],
    "IfxSent_Sent_Frame": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "data",
            "< \\brief Contains the data from last received frame"
        ],
        [
            "uint32",
            "timeStamp",
            "< \\brief Contains the timestamp of last received frame"
        ],
        [
            "uint8",
            "statusNibble",
            "< \\brief Contains the status and communication Nibble of last received frame"
        ]
    ],
    "IfxSent_Sent_SerialMessageFrame": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint8",
            "crc",
            "< \\brief Contains the received CRC value"
        ],
        [
            "uint8",
            "messageId",
            "< \\brief Contains the received message ID value"
        ],
        [
            "uint16",
            "serialData",
            "< \\brief Contains the received serial data value"
        ],
        [
            "IfxSent_ConfigBit",
            "configBit",
            "< \\brief Contains the received configuration bit value"
        ]
    ],
    "IfxSmu_Smu_AlarmGlobalConfiguration": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint8",
            "igcs0",
            "< \\brief AGC.B.IGCS0"
        ],
        [
            "uint8",
            "igcs1",
            "< \\brief AGC.B.IGCS1"
        ],
        [
            "uint8",
            "igcs2",
            "< \\brief AGC.B.IGCS2"
        ],
        [
            "uint8",
            "resetConfigSet",
            "< \\brief AGC.B.RCS"
        ],
        [
            "uint8",
            "portEmergencyStop",
            "< \\brief AGC.B.PES"
        ],
        [
            "boolean",
            "enableFaultToRunTransition",
            "< \\brief AGC.B.EFRST"
        ]
    ],
    "IfxSmu_Smu_FaultSignalingProtocol": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxSmu_FspPrescalar1",
            "prescalar1",
            "< \\brief FSP.B.PRE1"
        ],
        [
            "IfxSmu_FspPrescalar2",
            "prescalar2",
            "< \\brief FSP.B.PRE2"
        ],
        [
            "IfxSmu_FspMode",
            "mode",
            "Meaning_variable_struct-None"
        ],
        [
            "boolean",
            "portEmergencyStop",
            "< \\brief FSP.B.PES"
        ],
        [
            "uint16",
            "faultStateDurationHigh",
            "< \\brief FSP.B.TFSP_HIGH"
        ],
        [
            "uint16",
            "faultStateDurationLow",
            "< \\brief FSP.B.TFSP_LOW"
        ]
    ],
    "IfxSmu_Smu_RecoveryTimerAlarmConfiguration": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint8",
            "groupIndex0",
            "Meaning_variable_struct-None"
        ],
        [
            "uint8",
            "alarmId0",
            "Meaning_variable_struct-None"
        ],
        [
            "uint8",
            "groupIndex1",
            "Meaning_variable_struct-None"
        ],
        [
            "uint8",
            "alarmId1",
            "Meaning_variable_struct-None"
        ],
        [
            "uint8",
            "groupIndex2",
            "Meaning_variable_struct-None"
        ],
        [
            "uint8",
            "alarmId2",
            "Meaning_variable_struct-None"
        ],
        [
            "uint8",
            "groupIndex3",
            "Meaning_variable_struct-None"
        ],
        [
            "uint8",
            "alarmId3",
            "Meaning_variable_struct-None"
        ]
    ],
    "IfxSmu_Smu_RecoveryTimerConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "boolean",
            "enableRecoveryTimer0",
            "< \\brief RTC.B.RT0E"
        ],
        [
            "boolean",
            "enableRecoveryTimer1",
            "< \\brief RTC.B.RT1E"
        ],
        [
            "uint32",
            "recoveryTimerDuration",
            "< \\brief RTC.B.RTD"
        ]
    ],
    "IfxSmu_Smu_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxSmu_Smu_FaultSignalingProtocol",
            "fsp",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxSmu_Smu_AlarmGlobalConfiguration",
            "alarmGlobalConfig",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxSmu_Smu_RecoveryTimerConfig",
            "recoveryTimerConfig",
            "Meaning_variable_struct-None"
        ],
        [
            "IfxSmu_Smu_RecoveryTimerAlarmConfiguration",
            "recoveryTimerAlarmConfig[2]",
            "< \\brief recovery Timer Alarm 0/1 configuration"
        ],
        [
            "uint32",
            "alarmConfigRegister[IFXSMU_NUM_ALARM_GROUPS][3]",
            "< \\brief AGCF"
        ],
        [
            "uint32",
            "fspConfigRegister[IFXSMU_NUM_ALARM_GROUPS]",
            "< \\brief AGFSP"
        ]
    ],
    "IfxStm_CompareConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxStm_Comparator",
            "comparator",
            "< \\brief Comparator Id defined in   MODULE_STMx.ISCR.B.CMP0IRR(x = 0, 1, 2)."
        ],
        [
            "IfxStm_ComparatorInterrupt",
            "comparatorInterrupt",
            "< \\brief Comparator Interrupt request source defined in MODULE_SRC.STM.STM[index].SRx (x =0, 1)."
        ],
        [
            "IfxStm_ComparatorOffset",
            "compareOffset",
            "< \\brief Comparator start bit position  defined in MODULE_STMx.CMCON.B.MSTART0(x = 0,1,2)."
        ],
        [
            "IfxStm_ComparatorSize",
            "compareSize",
            "< \\brief Size of compare value to compare with timer defined in  MODULE_STMx.CMCON.B.MSIZE0(x = 0,1,2)."
        ],
        [
            "uint32",
            "ticks",
            "< \\brief count for next comparison from current timer count."
        ],
        [
            "Ifx_Priority",
            "triggerPriority",
            "< \\brief Interrupt priority. Range = 0 .. 255. 0 = interrupt is disabled."
        ],
        [
            "IfxSrc_Tos",
            "typeOfService",
            "< \\brief Type of service."
        ]
    ],
    "IfxStm_Timer_Base": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_TimerValue",
            "period",
            "< \\brief Timer period in ticks (cached value)"
        ],
        [
            "boolean",
            "triggerEnabled",
            "< \\brief If TRUE, the trigger functionality is Initialized"
        ],
        [
            "float32",
            "clockFreq",
            "< \\brief Timer input clock frequency (cached value)"
        ],
        [
            "IfxStdIf_Timer_CountDir",
            "countDir",
            "< \\brief Timer counting mode"
        ],
        [
            "boolean",
            "singleShot",
            "< \\brief If TRUE, the timer will stop after 1st event"
        ]
    ],
    "IfxStm_Timer": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxStm_Timer_Base",
            "base",
            "< \\brief Timer interface"
        ],
        [
            "Ifx_STM",
            "*stm",
            "< \\brief STM module used for the timer functionality"
        ],
        [
            "IfxStm_Comparator",
            "comparator",
            "< \\brief Comparator used for the timer functionality"
        ],
        [
            "uint32",
            "comparatorValue",
            "< \\brief Value of the comparator for the next event"
        ],
        [
            "uint8",
            "comparatorShift",
            "< \\brief Comparator shift"
        ]
    ],
    "IfxStm_Timer_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxStdIf_Timer_Config",
            "base",
            "< \\brief Standard interface timer configuration"
        ],
        [
            "Ifx_STM",
            "*stm",
            "< \\brief STM module used for the timer functionality"
        ],
        [
            "IfxStm_Comparator",
            "comparator",
            "< \\brief Comparator used for the timer functionality"
        ]
    ],
    "IfxFlash_flashSector": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "start",
            "< \\brief start address of sector"
        ],
        [
            "uint32",
            "end",
            "< \\brief end address of sector"
        ]
    ],
    "struct IfxGtm_Tom_TGC": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_GTM_TOM_TGC_GLB_CTRL",
            "GLB_CTRL",
            "< \\brief 30, TOM TGC0 Global Control Register"
        ],
        [
            "Ifx_GTM_TOM_TGC_ACT_TB",
            "ACT_TB",
            "< \\brief 34, TOM TGC0 Action Time Base Register"
        ],
        [
            "Ifx_GTM_TOM_TGC_FUPD_CTRL",
            "FUPD_CTRL",
            "< \\brief 38, TOM TGC0 Force Update Control Register"
        ],
        [
            "Ifx_GTM_TOM_TGC_INT_TRIG",
            "INT_TRIG",
            "< \\brief 3C, TOM TGC0 Internal Trigger Control Register"
        ],
        [
            "Ifx_GTM_TOM_CH",
            "xxxCH1",
            "Meaning_variable_struct-None"
        ],
        [
            "uint32",
            "reserved",
            "< \\brief reserved area"
        ],
        [
            "Ifx_GTM_TOM_TGC_ENDIS_CTRL",
            "ENDIS_CTRL",
            "< \\brief 70, TOM TGC0 Enable/Disable Control Register"
        ],
        [
            "Ifx_GTM_TOM_TGC_ENDIS_STAT",
            "ENDIS_STAT",
            "< \\brief 74, TOM TGC0 Enable/Disable Status Register"
        ],
        [
            "Ifx_GTM_TOM_TGC_OUTEN_CTRL",
            "OUTEN_CTRL",
            "< \\brief 78, TOM TGC0 Output Enable Control Register"
        ],
        [
            "Ifx_GTM_TOM_TGC_OUTEN_STAT",
            "OUTEN_STAT",
            "< \\brief 7C, TOM TGC0 Output Enable Status Register"
        ]
    ],
    "IfxMtu_SramItem": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint8",
            "numBlocks",
            "< \\brief number of SRAM blocks"
        ],
        [
            "uint16",
            "dataSize",
            "< \\brief Data Size of each memory block"
        ],
        [
            "uint8",
            "eccSize",
            "< \\brief ECC Size of each memory block"
        ],
        [
            "uint8",
            "eccInvPos0",
            "< \\brief First ECC bit which needs to be inverted"
        ],
        [
            "uint8",
            "eccInvPos1",
            "< \\brief Second ECC bit which needs to be inverted"
        ]
    ],
    "IfxPort_Esr_Masks": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_P",
            "*port",
            "Meaning_variable_struct-None"
        ],
        [
            "uint16",
            "masks",
            "Meaning_variable_struct-None"
        ]
    ],
    "Ifx_Fifo_Shared": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifx_SizeT",
            "count",
            "< \\brief number of bytes contained in the buffer"
        ],
        [
            "sint32",
            "readerWaitx",
            "< \\brief Number of bytes that the reader is waiting for. When the writer modify it to 0 the reader get signaled"
        ],
        [
            "sint32",
            "writerWaitx",
            "< \\brief Number of byte that the writer expect to be free. When the reader modify it to 0 the reader get signaled"
        ],
        [
            "Ifx_SizeT",
            "maxcount",
            "< \\brief Highest value seen in the count"
        ]
    ],
    "Ifx_Fifo": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "void",
            "*buffer",
            "< \\brief aligned on 64 bit boundary"
        ],
        [
            "Ifx_Fifo_Shared",
            "shared",
            "< \\brief  data shared between reader / writer"
        ],
        [
            "Ifx_SizeT",
            "startIndex",
            "< \\brief buffer valid data start index"
        ],
        [
            "Ifx_SizeT",
            "endIndex",
            "< \\brief buffer valid data end index"
        ],
        [
            "Ifx_SizeT",
            "size",
            "< \\brief multiple of 8 bit, max 0xFFF8"
        ],
        [
            "Ifx_SizeT",
            "elementSize",
            "< \\brief minimum number of bytes (block) added / removed to / from the buffer"
        ],
        [
            "boolean",
            "eventReader",
            "< \\brief event set by the writer to signal the reader that the required data are available in the buffer"
        ],
        [
            "boolean",
            "eventWriter",
            "< \\brief event set by the reader to signal the writer that the required free space are available in the buffer"
        ]
    ],
    "Ifx_InternalMux_MuxConfig": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "void",
            "*regAddr",
            "< \\brief pointer to the register for Mux/Demux configuration"
        ],
        [
            "uint32",
            "mask",
            "< \\brief Bit field position for the Mux/Demux selection"
        ],
        [
            "uint32",
            "value",
            "< \\brief Mux/Demux configuration value"
        ]
    ],
    "Ifx_InternalMux_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "size",
            "< size of the internal mux configuration array"
        ],
        [
            "Ifx_InternalMux_MuxConfig",
            "*muxConfig",
            "< pointer to the internal mux config array"
        ]
    ],
    "IfxAsclin_Cts_In": [
        [
            "-",
            "\\brief CTS pin mapping structure",
            "-"
        ],
        [
            "Ifx_ASCLIN*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxAsclin_Rx_In": [
        [
            "-",
            "\\brief RX pin mapping structure",
            "-"
        ],
        [
            "Ifx_ASCLIN*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxAsclin_Rts_Out": [
        [
            "-",
            "\\brief RTS pin mapping structure",
            "-"
        ],
        [
            "Ifx_ASCLIN*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxAsclin_Sclk_Out": [
        [
            "-",
            "\\brief SCLK pin mapping structure",
            "-"
        ],
        [
            "Ifx_ASCLIN*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxAsclin_Slso_Out": [
        [
            "-",
            "\\brief SLSO pin mapping structure",
            "-"
        ],
        [
            "Ifx_ASCLIN*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxAsclin_Tx_Out": [
        [
            "-",
            "\\brief TX pin mapping structure",
            "-"
        ],
        [
            "Ifx_ASCLIN*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxCan_Rxd_In": [
        [
            "-",
            "\\brief RXD pin mapping structure",
            "-"
        ],
        [
            "Ifx_CAN*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxCan_NodeId",
            "nodeId",
            "< \\brief Node ID"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxCan_Txd_Out": [
        [
            "-",
            "\\brief TXD pin mapping structure",
            "-"
        ],
        [
            "Ifx_CAN*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxCan_NodeId",
            "nodeId",
            "< \\brief Node ID"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxCcu6_Cc60in_In": [
        [
            "-",
            "\\brief CC60IN pin mapping structure",
            "-"
        ],
        [
            "Ifx_CCU6*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxCcu6_Cc61in_In": [
        [
            "-",
            "\\brief CC61IN pin mapping structure",
            "-"
        ],
        [
            "Ifx_CCU6*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxCcu6_Cc62in_In": [
        [
            "-",
            "\\brief CC62IN pin mapping structure",
            "-"
        ],
        [
            "Ifx_CCU6*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxCcu6_Ccpos0_In": [
        [
            "-",
            "\\brief CCPOS0 pin mapping structure",
            "-"
        ],
        [
            "Ifx_CCU6*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxCcu6_Ccpos1_In": [
        [
            "-",
            "\\brief CCPOS1 pin mapping structure",
            "-"
        ],
        [
            "Ifx_CCU6*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxCcu6_Ccpos2_In": [
        [
            "-",
            "\\brief CCPOS2 pin mapping structure",
            "-"
        ],
        [
            "Ifx_CCU6*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxCcu6_Ctrap_In": [
        [
            "-",
            "\\brief CTRAP pin mapping structure",
            "-"
        ],
        [
            "Ifx_CCU6*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxCcu6_T12hr_In": [
        [
            "-",
            "\\brief T12HR pin mapping structure",
            "-"
        ],
        [
            "Ifx_CCU6*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxCcu6_T13hr_In": [
        [
            "-",
            "\\brief T13HR pin mapping structure",
            "-"
        ],
        [
            "Ifx_CCU6*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxCcu6_Cc60_Out": [
        [
            "-",
            "\\brief CC60 pin mapping structure",
            "-"
        ],
        [
            "Ifx_CCU6*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxCcu6_Cc61_Out": [
        [
            "-",
            "\\brief CC61 pin mapping structure",
            "-"
        ],
        [
            "Ifx_CCU6*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxCcu6_Cc62_Out": [
        [
            "-",
            "\\brief CC62 pin mapping structure",
            "-"
        ],
        [
            "Ifx_CCU6*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxCcu6_Cout60_Out": [
        [
            "-",
            "\\brief COUT60 pin mapping structure",
            "-"
        ],
        [
            "Ifx_CCU6*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxCcu6_Cout61_Out": [
        [
            "-",
            "\\brief COUT61 pin mapping structure",
            "-"
        ],
        [
            "Ifx_CCU6*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxCcu6_Cout62_Out": [
        [
            "-",
            "\\brief COUT62 pin mapping structure",
            "-"
        ],
        [
            "Ifx_CCU6*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxCcu6_Cout63_Out": [
        [
            "-",
            "\\brief COUT63 pin mapping structure",
            "-"
        ],
        [
            "Ifx_CCU6*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxDmu_Fdest_In": [
        [
            "-",
            "\\brief DMU FDEST pin mapping structure",
            "-"
        ],
        [
            "Ifx_DMU*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxEdsadc_Dsn_In": [
        [
            "-",
            "\\brief DS negative pin mapping structure",
            "-"
        ],
        [
            "Ifx_EDSADC*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxEdsadc_ChannelId",
            "channel",
            "< \\brief Channel number"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxEdsadc_Dsp_In": [
        [
            "-",
            "\\brief DS positive pin mapping structure",
            "-"
        ],
        [
            "Ifx_EDSADC*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxEdsadc_ChannelId",
            "channel",
            "< \\brief Channel number"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxEdsadc_Cin_In": [
        [
            "-",
            "\\brief CIN pin mapping structure",
            "-"
        ],
        [
            "Ifx_EDSADC*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxEdsadc_ChannelId",
            "channel",
            "< \\brief Channel number"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxEdsadc_Din_In": [
        [
            "-",
            "\\brief DIN pin mapping structure",
            "-"
        ],
        [
            "Ifx_EDSADC*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxEdsadc_ChannelId",
            "channel",
            "< \\brief Channel number"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxEdsadc_Dscin_In": [
        [
            "-",
            "\\brief DIN pin mapping structure",
            "-"
        ],
        [
            "Ifx_EDSADC*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxEdsadc_ChannelId",
            "channel",
            "< \\brief Channel number"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxEdsadc_Dsdin_In": [
        [
            "-",
            "\\brief DIN pin mapping structure",
            "-"
        ],
        [
            "Ifx_EDSADC*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxEdsadc_ChannelId",
            "channel",
            "< \\brief Channel number"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxEdsadc_Itr_In": [
        [
            "-",
            "\\brief ITR pin mapping structure",
            "-"
        ],
        [
            "Ifx_EDSADC*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxEdsadc_ChannelId",
            "channel",
            "< \\brief Channel number"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxEdsadc_Cgpwm_Out": [
        [
            "-",
            "\\brief CGPWM pin mapping structure",
            "-"
        ],
        [
            "Ifx_EDSADC*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxEdsadc_Sg_In": [
        [
            "-",
            "\\brief SG pin mapping structure",
            "-"
        ],
        [
            "Ifx_EDSADC*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxEdsadc_Dscout_Out": [
        [
            "-",
            "\\brief COUT pin mapping structure",
            "-"
        ],
        [
            "Ifx_EDSADC*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxEdsadc_ChannelId",
            "channel",
            "< \\brief Channel number"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxEdsadc_Cout_Out": [
        [
            "-",
            "\\brief COUT pin mapping structure",
            "-"
        ],
        [
            "Ifx_EDSADC*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxEdsadc_ChannelId",
            "channel",
            "< \\brief Channel number"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxEray_Rxd_In": [
        [
            "-",
            "\\brief RXD pin mapping structure",
            "-"
        ],
        [
            "Ifx_ERAY*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxEray_NodeId",
            "nodeId",
            "< \\brief Node ID"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxEray_Txd_Out": [
        [
            "-",
            "\\brief TXD pin mapping structure",
            "-"
        ],
        [
            "Ifx_ERAY*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxEray_NodeId",
            "nodeId",
            "< \\brief Node ID"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxEray_Txen_Out": [
        [
            "-",
            "\\brief TXEN pin mapping structure",
            "-"
        ],
        [
            "Ifx_ERAY*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxEray_NodeId",
            "nodeId",
            "< \\brief Node ID"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxEvadc_GxBfl_Out": [
        [
            "-",
            "\\brief EVADC Boundary Flag pin mapping structure",
            "-"
        ],
        [
            "Ifx_EVADC*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxEvadc_GroupId",
            "groupId",
            "< \\brief Group ID"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxEvadc_Emux_Out": [
        [
            "-",
            "\\brief EVADC External Mux pin mapping structure",
            "-"
        ],
        [
            "Ifx_EVADC*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxEvadc_Vadcg_In": [
        [
            "-",
            "\\brief EVADC Analog Input",
            "-"
        ],
        [
            "Ifx_EVADC*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxEvadc_GroupId",
            "groupId",
            "< \\brief Group ID"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "uint8",
            "channelId",
            "< \\brief Channel ID"
        ]
    ],
    "IfxGeth_Crs_In": [
        [
            "-",
            "\\brief CRS pin mapping structure",
            "-"
        ],
        [
            "Ifx_GETH*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxGeth_Crsdv_In": [
        [
            "-",
            "\\brief CRSDV pin mapping structure",
            "-"
        ],
        [
            "Ifx_GETH*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxGeth_Rxdv_In": [
        [
            "-",
            "\\brief RXDV pin mapping structure",
            "-"
        ],
        [
            "Ifx_GETH*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxGeth_Rxctl_In": [
        [
            "-",
            "\\brief RXCTL pin mapping structure",
            "-"
        ],
        [
            "Ifx_GETH*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxGeth_Grefclk_In": [
        [
            "-",
            "\\brief GREFCLK pin mapping structure",
            "-"
        ],
        [
            "Ifx_GETH*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxGeth_Refclk_In": [
        [
            "-",
            "\\brief REFCLK pin mapping structure",
            "-"
        ],
        [
            "Ifx_GETH*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxGeth_Rxclk_In": [
        [
            "-",
            "\\brief RXCLK pin mapping structure",
            "-"
        ],
        [
            "Ifx_GETH*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxGeth_Txclk_In": [
        [
            "-",
            "\\brief TXCLK pin mapping structure",
            "-"
        ],
        [
            "Ifx_GETH*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxGeth_Rxd_In": [
        [
            "-",
            "\\brief RXD pin mapping structure",
            "-"
        ],
        [
            "Ifx_GETH*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxGeth_Col_In": [
        [
            "-",
            "\\brief COL pin mapping structure",
            "-"
        ],
        [
            "Ifx_GETH*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxGeth_Mdc_Out": [
        [
            "-",
            "\\brief MDC pin mapping structure",
            "-"
        ],
        [
            "Ifx_GETH*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxGeth_Mdio_InOut": [
        [
            "-",
            "\\brief MDIO pin mapping structure",
            "-"
        ],
        [
            "Ifx_GETH*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "inSelect",
            "< \\brief Input multiplexer value"
        ],
        [
            "IfxPort_OutputIdx",
            "outSelect",
            "< \\brief Port control code"
        ]
    ],
    "IfxGeth_Txd_Out": [
        [
            "-",
            "\\brief TXD pin mapping structure",
            "-"
        ],
        [
            "Ifx_GETH*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxGeth_Txclk_Out": [
        [
            "-",
            "\\brief TXCLK pin mapping structure",
            "-"
        ],
        [
            "Ifx_GETH*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxGeth_Txen_Out": [
        [
            "-",
            "\\brief TXEN pin mapping structure",
            "-"
        ],
        [
            "Ifx_GETH*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxGeth_Txer_Out": [
        [
            "-",
            "\\brief TXER pin mapping structure",
            "-"
        ],
        [
            "Ifx_GETH*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxGeth_Txctl_Out": [
        [
            "-",
            "\\brief TXCTL pin mapping structure",
            "-"
        ],
        [
            "Ifx_GETH*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxGeth_Rxer_In": [
        [
            "-",
            "\\brief RXER pin mapping structure",
            "-"
        ],
        [
            "Ifx_GETH*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxGeth_Pps_Out": [
        [
            "-",
            "\\brief PPS pin mapping structure",
            "-"
        ],
        [
            "Ifx_GETH*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxGpt12_Capin_In": [
        [
            "-",
            "\\brief CAPIN pin mapping structure",
            "-"
        ],
        [
            "Ifx_GPT12*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxGpt12_TxEud_In": [
        [
            "-",
            "\\brief TxEUD pin mapping structure",
            "-"
        ],
        [
            "Ifx_GPT12*",
            "module",
            "< \\brief Base address"
        ],
        [
            "uint8",
            "timer",
            "< \\brief Timer number"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxGpt12_TxIn_In": [
        [
            "-",
            "\\brief TxIN pin mapping structure",
            "-"
        ],
        [
            "Ifx_GPT12*",
            "module",
            "< \\brief Base address"
        ],
        [
            "uint8",
            "timer",
            "< \\brief Timer number"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxGpt12_TxOut_Out": [
        [
            "-",
            "\\brief TxOUT pin mapping structure",
            "-"
        ],
        [
            "Ifx_GPT12*",
            "module",
            "< \\brief Base address"
        ],
        [
            "uint8",
            "timer",
            "< \\brief Timer number"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxGtm_Tim_TinMap": [
        [
            "-",
            "\\brief TIN pin mapping structure",
            "-"
        ],
        [
            "IfxGtm_Tim",
            "tim",
            "< \\brief TIM unit index"
        ],
        [
            "IfxGtm_Tim_Ch",
            "channel",
            "< \\brief TIM channel index"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxGtm_ChXSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxGtm_Atom_ToutMap": [
        [
            "-",
            "\\brief ATOM TOUT pin mapping structure",
            "-"
        ],
        [
            "IfxGtm_Atom",
            "atom",
            "< \\brief ATOM unit index"
        ],
        [
            "IfxGtm_Atom_Ch",
            "channel",
            "< \\brief ATOM channel index"
        ],
        [
            "IfxGtm_ToutSel",
            "toutSel",
            "< \\brief TOUTSEL register control code"
        ],
        [
            "uint32",
            "toutn",
            "< \\brief TOUT number"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxGtm_Tom_ToutMap": [
        [
            "-",
            "\\brief TOM TOUT pin mapping structure",
            "-"
        ],
        [
            "IfxGtm_Tom",
            "tom",
            "< \\brief TOM unit index"
        ],
        [
            "IfxGtm_Tom_Ch",
            "channel",
            "< \\brief TOM channel index"
        ],
        [
            "IfxGtm_ToutSel",
            "toutSel",
            "< \\brief TOUTSEL register control code"
        ],
        [
            "uint32",
            "toutn",
            "< \\brief TOUT number"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxGtm_Clk_Out": [
        [
            "-",
            "\\brief GTM Clock Output",
            "-"
        ],
        [
            "Ifx_GTM*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxI2c_Scl_InOut": [
        [
            "-",
            "\\brief SCL input mapping structure",
            "-"
        ],
        [
            "Ifx_I2C*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "inSelect",
            "< \\brief Input multiplexer value"
        ],
        [
            "IfxPort_OutputIdx",
            "outSelect",
            "< \\brief Port control code"
        ]
    ],
    "IfxI2c_Sda_InOut": [
        [
            "-",
            "\\brief SDA input mapping structure",
            "-"
        ],
        [
            "Ifx_I2C*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "inSelect",
            "< \\brief Input multiplexer value"
        ],
        [
            "IfxPort_OutputIdx",
            "outSelect",
            "< \\brief Port control code"
        ]
    ],
    "IfxMsc_Inj_In": [
        [
            "-",
            "\\brief INJ pin mapping structure",
            "-"
        ],
        [
            "Ifx_MSC*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxMsc_Sdi_In": [
        [
            "-",
            "\\brief SDI pin mapping structure",
            "-"
        ],
        [
            "Ifx_MSC*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxMsc_En_Out": [
        [
            "-",
            "\\brief EN pin mapping structure",
            "-"
        ],
        [
            "Ifx_MSC*",
            "module",
            "< \\brief Base address"
        ],
        [
            "uint8",
            "target",
            "< \\brief Target ID"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxMsc_Fclp_Out": [
        [
            "-",
            "\\brief FCLP pin mapping structure",
            "-"
        ],
        [
            "Ifx_MSC*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxMsc_Fcln_Out": [
        [
            "-",
            "\\brief FCLN pin mapping structure",
            "-"
        ],
        [
            "Ifx_MSC*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxMsc_Sop_Out": [
        [
            "-",
            "\\brief SOP pin mapping structure",
            "-"
        ],
        [
            "Ifx_MSC*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxMsc_Son_Out": [
        [
            "-",
            "\\brief SON pin mapping structure",
            "-"
        ],
        [
            "Ifx_MSC*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxPms_Wkp_In": [
        [
            "-",
            "\\brief Wakeup pin mapping structure",
            "-"
        ],
        [
            "Ifx_PMS*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxPms_Dcdcsync_Out": [
        [
            "-",
            "\\brief DCDC Sync pin mapping structure",
            "-"
        ],
        [
            "Ifx_PMS*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxPms_Hwcfg_In": [
        [
            "-",
            "\\brief Hardware Configuration pin mapping structure",
            "-"
        ],
        [
            "Ifx_PMS*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ]
    ],
    "IfxPsi5s_Rx_In": [
        [
            "-",
            "\\brief RX pin mapping structure",
            "-"
        ],
        [
            "Ifx_PSI5S*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxPsi5s_Tx_Out": [
        [
            "-",
            "\\brief TX pin mapping structure",
            "-"
        ],
        [
            "Ifx_PSI5S*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxPsi5s_Clk_Out": [
        [
            "-",
            "\\brief CLK pin mapping structure",
            "-"
        ],
        [
            "Ifx_PSI5S*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxPsi5_Rx_In": [
        [
            "-",
            "\\brief RX pin mapping structure",
            "-"
        ],
        [
            "Ifx_PSI5*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPsi5_ChannelId",
            "channelId",
            "< \\brief Channel ID"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxPsi5_Tx_Out": [
        [
            "-",
            "\\brief TX pin mapping structure",
            "-"
        ],
        [
            "Ifx_PSI5*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPsi5_ChannelId",
            "channelId",
            "< \\brief Channel ID"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxQspi_Mrst_In": [
        [
            "-",
            "\\brief MRST pin mapping structure",
            "-"
        ],
        [
            "Ifx_QSPI*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxQspi_Mtsr_In": [
        [
            "-",
            "\\brief MTSR pin mapping structure",
            "-"
        ],
        [
            "Ifx_QSPI*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxQspi_Sclk_In": [
        [
            "-",
            "\\brief SCLK pin mapping structure",
            "-"
        ],
        [
            "Ifx_QSPI*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxQspi_Slsi_In": [
        [
            "-",
            "\\brief SLSI pin mapping structure",
            "-"
        ],
        [
            "Ifx_QSPI*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxQspi_Hsicin_In": [
        [
            "-",
            "\\brief HSICIN pin mapping structure",
            "-"
        ],
        [
            "Ifx_QSPI*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxQspi_Mrst_Out": [
        [
            "-",
            "\\brief MRST pin mapping structure",
            "-"
        ],
        [
            "Ifx_QSPI*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxQspi_Mtsr_Out": [
        [
            "-",
            "\\brief MTSR pin mapping structure",
            "-"
        ],
        [
            "Ifx_QSPI*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxQspi_Sclk_Out": [
        [
            "-",
            "\\brief SCLK pin mapping structure",
            "-"
        ],
        [
            "Ifx_QSPI*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxQspi_Slso_Out": [
        [
            "-",
            "\\brief SLSO pin mapping structure",
            "-"
        ],
        [
            "Ifx_QSPI*",
            "module",
            "< \\brief Base address"
        ],
        [
            "sint32",
            "slsoNr",
            "< \\brief Slave Select"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxScu_Evrwup_In": [
        [
            "-",
            "\\brief EVR Wakeup pin mapping structure",
            "-"
        ],
        [
            "Ifx_SCU*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxScu_Req_In": [
        [
            "-",
            "\\brief External Request pin mapping structure",
            "-"
        ],
        [
            "Ifx_SCU*",
            "module",
            "< \\brief Base address"
        ],
        [
            "uint8",
            "channelId",
            "< \\brief ERU Channel ID"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxScu_Dcdcsync_Out": [
        [
            "-",
            "\\brief DCDC Sync pin mapping structure",
            "-"
        ],
        [
            "Ifx_SCU*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxScu_Emgstop_In": [
        [
            "-",
            "\\brief Emergency Stop pin mapping structure",
            "-"
        ],
        [
            "Ifx_SCU*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxScu_Wdtlck_Out": [
        [
            "-",
            "\\brief Watchdog Timer Lock pin mapping structure",
            "-"
        ],
        [
            "Ifx_SCU*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxScu_Extclk_Out": [
        [
            "-",
            "\\brief External Clock pin mapping structure",
            "-"
        ],
        [
            "Ifx_SCU*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxSent_Sent_In": [
        [
            "-",
            "\\brief SENT pin mapping structure",
            "-"
        ],
        [
            "Ifx_SENT*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxSent_ChannelId",
            "channelId",
            "< \\brief Channel ID"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "Ifx_RxSel",
            "select",
            "< \\brief Input multiplexer value"
        ]
    ],
    "IfxSent_Spc_Out": [
        [
            "-",
            "\\brief SPC pin mapping structure",
            "-"
        ],
        [
            "Ifx_SENT*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxSent_ChannelId",
            "channelId",
            "< \\brief Channel ID"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "IfxSmu_Fsp_Out": [
        [
            "-",
            "\\brief Fault Signal Protocol Pin",
            "-"
        ],
        [
            "Ifx_SMU*",
            "module",
            "< \\brief Base address"
        ],
        [
            "IfxPort_Pin",
            "pin",
            "< \\brief Port pin"
        ],
        [
            "IfxPort_OutputIdx",
            "select",
            "< \\brief Port control code"
        ]
    ],
    "Ifx_ASCLIN_ACCEN0_Bits": [
        [
            "-",
            "\\brief Access Enable Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw)"
        ]
    ],
    "Ifx_ASCLIN_ACCEN1_Bits": [
        [
            "-",
            "\\brief Access Enable Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:32",
            "< \\brief [31:0] \\internal Reserved"
        ]
    ],
    "Ifx_ASCLIN_BITCON_Bits": [
        [
            "-",
            "\\brief Bit Configuration Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PRESCALER:12",
            "< \\brief [11:0] Prescaling of the Fractional Divider - PRESCALER (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "OVERSAMPLING:4",
            "< \\brief [19:16] Oversampling Factor - OVERSAMPLING (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:4",
            "< \\brief [23:20] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SAMPLEPOINT:4",
            "< \\brief [27:24] Sample Point Position - SAMPLEPOINT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:3",
            "< \\brief [30:28] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SM:1",
            "< \\brief [31:31] Sample Mode - SM (rw)"
        ]
    ],
    "Ifx_ASCLIN_BRD_Bits": [
        [
            "-",
            "\\brief Baud Rate Detection Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "LOWERLIMIT:8",
            "< \\brief [7:0] Lower Limit - LOWERLIMIT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UPPERLIMIT:8",
            "< \\brief [15:8] Upper Limit - UPPERLIMIT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEASURED:12",
            "< \\brief [27:16] Measured Value of 8-bits from Sync Field - MEASURED (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_ASCLIN_BRG_Bits": [
        [
            "-",
            "\\brief Baud Rate Generation Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DENOMINATOR:12",
            "< \\brief [11:0] Denominator - DENOMINATOR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "NUMERATOR:12",
            "< \\brief [27:16] Numerator - NUMERATOR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_ASCLIN_CLC_Bits": [
        [
            "-",
            "\\brief Clock Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISR:1",
            "< \\brief [0:0] Module Disable Request Bit - DISR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISS:1",
            "< \\brief [1:1] Module Disable Status Bit - DISS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EDIS:1",
            "< \\brief [3:3] Sleep Mode Enable Control - EDIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_ASCLIN_CSR_Bits": [
        [
            "-",
            "\\brief Clock Selection Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLKSEL:5",
            "< \\brief [4:0] Baud Rate Logic Clock Select - CLKSEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:26",
            "< \\brief [30:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CON:1",
            "< \\brief [31:31] Clock On Flag - CON (rh)"
        ]
    ],
    "Ifx_ASCLIN_DATCON_Bits": [
        [
            "-",
            "\\brief Data Configuration Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DATLEN:4",
            "< \\brief [3:0] Data Length - DATLEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:9",
            "< \\brief [12:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "HO:1",
            "< \\brief [13:13] Header Only - HO (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RM:1",
            "< \\brief [14:14] Response Mode - RM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CSM:1",
            "< \\brief [15:15] Checksum Mode - CSM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RESPONSE:8",
            "< \\brief [23:16] Response Timeout Threshold Value - RESPONSE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_ASCLIN_FLAGS_Bits": [
        [
            "-",
            "\\brief Flags Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TH:1",
            "< \\brief [0:0] Transmit Header End Flag - TH (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TR:1",
            "< \\brief [1:1] Transmit Response End Flag - TR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RH:1",
            "< \\brief [2:2] Receive Header End Flag - RH (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RR:1",
            "< \\brief [3:3] Receive Response End Flag - RR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:1",
            "< \\brief [4:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FED:1",
            "< \\brief [5:5] Falling Edge from Level 1 to Level 0 Detected - FED (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RED:1",
            "< \\brief [6:6] Rising Edge from Level 0 to Level 1 Detected - RED (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:6",
            "< \\brief [12:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TWRQ:1",
            "< \\brief [13:13] Transmit Wake Request Flag - TWRQ (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "THRQ:1",
            "< \\brief [14:14] Transmit Header Request Flag - THRQ (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRRQ:1",
            "< \\brief [15:15] Transmit Response Request Flag - TRRQ (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PE:1",
            "< \\brief [16:16] Parity Error Flag - PE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TC:1",
            "< \\brief [17:17] Transmission Completed Flag - TC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FE:1",
            "< \\brief [18:18] Framing Error Flag - FE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HT:1",
            "< \\brief [19:19] Header Timeout Flag - HT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RT:1",
            "< \\brief [20:20] Response Timeout Flag - RT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BD:1",
            "< \\brief [21:21] Break Detected Flag - BD (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LP:1",
            "< \\brief [22:22] LIN Parity Error Flag - LP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LA:1",
            "< \\brief [23:23] LIN Autobaud Detection Error Flag - LA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LC:1",
            "< \\brief [24:24] LIN Checksum Error Flag - LC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CE:1",
            "< \\brief [25:25] Collision Detection Error Flag - CE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RFO:1",
            "< \\brief [26:26] Receive FIFO Overflow Flag - RFO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RFU:1",
            "< \\brief [27:27] Receive FIFO Underflow Flag - RFU (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RFL:1",
            "< \\brief [28:28] Receive FIFO Level Flag - RFL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:1",
            "< \\brief [29:29] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TFO:1",
            "< \\brief [30:30] Transmit FIFO Overflow Flag - TFO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TFL:1",
            "< \\brief [31:31] Transmit FIFO Level Flag - TFL (rh)"
        ]
    ],
    "Ifx_ASCLIN_FLAGSCLEAR_Bits": [
        [
            "-",
            "\\brief Flags Clear Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "THC:1",
            "< \\brief [0:0] Flag Clear Bit - THC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRC:1",
            "< \\brief [1:1] Flag Clear Bit - TRC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RHC:1",
            "< \\brief [2:2] Flag Clear Bit - RHC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RRC:1",
            "< \\brief [3:3] Flag Clear Bit - RRC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:1",
            "< \\brief [4:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FEDC:1",
            "< \\brief [5:5] Flag Clear Bit - FEDC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REDC:1",
            "< \\brief [6:6] Flag Clear Bit - REDC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:6",
            "< \\brief [12:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TWRQC:1",
            "< \\brief [13:13] Flag Clear Bit - TWRQC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "THRQC:1",
            "< \\brief [14:14] Flag Clear Bit - THRQC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRRQC:1",
            "< \\brief [15:15] Flag Clear Bit - TRRQC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PEC:1",
            "< \\brief [16:16] Flag Clear Bit - PEC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TCC:1",
            "< \\brief [17:17] Flag Clear Bit - TCC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FEC:1",
            "< \\brief [18:18] Flag Clear Bit - FEC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HTC:1",
            "< \\brief [19:19] Flag Clear Bit - HTC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RTC:1",
            "< \\brief [20:20] Flag Clear Bit - RTC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BDC:1",
            "< \\brief [21:21] Flag Clear Bit - BDC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LPC:1",
            "< \\brief [22:22] Flag Clear Bit - LPC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LAC:1",
            "< \\brief [23:23] Flag Clear Bit - LAC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LCC:1",
            "< \\brief [24:24] Flag Clear Bit - LCC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEC:1",
            "< \\brief [25:25] Flag Clear Bit - CEC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RFOC:1",
            "< \\brief [26:26] Flag Clear Bit - RFOC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RFUC:1",
            "< \\brief [27:27] Flag Clear Bit - RFUC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RFLC:1",
            "< \\brief [28:28] Flag Clear Bit - RFLC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:1",
            "< \\brief [29:29] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TFOC:1",
            "< \\brief [30:30] Flag Clear Bit - TFOC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TFLC:1",
            "< \\brief [31:31] Flag Clear Bit - TFLC (w)"
        ]
    ],
    "Ifx_ASCLIN_FLAGSENABLE_Bits": [
        [
            "-",
            "\\brief Flags Enable Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "THE:1",
            "< \\brief [0:0] Flag Enable Bit - THE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRE:1",
            "< \\brief [1:1] Flag Enable Bit - TRE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RHE:1",
            "< \\brief [2:2] Flag Enable Bit - RHE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RRE:1",
            "< \\brief [3:3] Flag Enable Bit - RRE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:1",
            "< \\brief [4:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FEDE:1",
            "< \\brief [5:5] Flag Enable Bit - FEDE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REDE:1",
            "< \\brief [6:6] Flag Enable Bit - REDE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:9",
            "< \\brief [15:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PEE:1",
            "< \\brief [16:16] Flag Enable Bit - PEE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TCE:1",
            "< \\brief [17:17] Flag Enable Bit - TCE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FEE:1",
            "< \\brief [18:18] Flag Enable Bit - FEE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HTE:1",
            "< \\brief [19:19] Flag Enable Bit - HTE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RTE:1",
            "< \\brief [20:20] Flag Enable Bit - RTE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BDE:1",
            "< \\brief [21:21] Flag Enable Bit - BDE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LPE:1",
            "< \\brief [22:22] Flag Enable Bit - LPE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LAE:1",
            "< \\brief [23:23] Flag Enable Bit - LAE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LCE:1",
            "< \\brief [24:24] Flag Enable Bit - LCE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEE:1",
            "< \\brief [25:25] Flag Enable Bit - CEE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RFOE:1",
            "< \\brief [26:26] Flag Enable Bit - RFOE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RFUE:1",
            "< \\brief [27:27] Flag Enable Bit - RFUE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RFLE:1",
            "< \\brief [28:28] Flag Enable Bit - RFLE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:1",
            "< \\brief [29:29] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TFOE:1",
            "< \\brief [30:30] Flag Enable Bit - TFOE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TFLE:1",
            "< \\brief [31:31] Flag Enable Bit - TFLE (rw)"
        ]
    ],
    "Ifx_ASCLIN_FLAGSSET_Bits": [
        [
            "-",
            "\\brief Flags Set Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "THS:1",
            "< \\brief [0:0] Flag Set Bit - THS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRS:1",
            "< \\brief [1:1] Flag Set Bit - TRS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RHS:1",
            "< \\brief [2:2] Flag Set Bit - RHS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RRS:1",
            "< \\brief [3:3] Flag Set Bit - RRS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:1",
            "< \\brief [4:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FEDS:1",
            "< \\brief [5:5] Flag Set Bit - FEDS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REDS:1",
            "< \\brief [6:6] Flag Set Bit - REDS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:6",
            "< \\brief [12:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TWRQS:1",
            "< \\brief [13:13] Flag Set Bit - TWRQS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "THRQS:1",
            "< \\brief [14:14] Flag Set Bit - THRQS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRRQS:1",
            "< \\brief [15:15] Flag Set Bit - TRRQS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PES:1",
            "< \\brief [16:16] Flag Set Bit - PES (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TCS:1",
            "< \\brief [17:17] Flag Set Bit - TCS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FES:1",
            "< \\brief [18:18] Flag Set Bit - FES (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HTS:1",
            "< \\brief [19:19] Flag Set Bit - HTS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RTS:1",
            "< \\brief [20:20] Flag Set Bit - RTS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BDS:1",
            "< \\brief [21:21] Flag Set Bit - BDS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LPS:1",
            "< \\brief [22:22] Flag Set Bit - LPS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LAS:1",
            "< \\brief [23:23] Flag Set Bit - LAS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LCS:1",
            "< \\brief [24:24] Flag Set Bit - LCS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CES:1",
            "< \\brief [25:25] Flag Set Bit - CES (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RFOS:1",
            "< \\brief [26:26] Flag Set Bit - RFOS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RFUS:1",
            "< \\brief [27:27] Flag Set Bit - RFUS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RFLS:1",
            "< \\brief [28:28] Flag Set Bit - RFLS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:1",
            "< \\brief [29:29] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TFOS:1",
            "< \\brief [30:30] Flag Set Bit - TFOS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TFLS:1",
            "< \\brief [31:31] Flag Set Bit - TFLS (w)"
        ]
    ],
    "Ifx_ASCLIN_FRAMECON_Bits": [
        [
            "-",
            "\\brief Frame Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:6",
            "< \\brief [5:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "IDLE:3",
            "< \\brief [8:6] Duration of the IDLE delay - IDLE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STOP:3",
            "< \\brief [11:9] Number of Stop Bits - STOP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LEAD:3",
            "< \\brief [14:12] Duration of the Leading Delay - LEAD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODE:2",
            "< \\brief [17:16] Mode Selection - MODE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:10",
            "< \\brief [27:18] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSB:1",
            "< \\brief [28:28] Shift Direction - MSB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEN:1",
            "< \\brief [29:29] Collision Detection Enable - CEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PEN:1",
            "< \\brief [30:30] Parity Enable - PEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ODD:1",
            "< \\brief [31:31] Parity Type - ODD (rw)"
        ]
    ],
    "Ifx_ASCLIN_ID_Bits": [
        [
            "-",
            "\\brief Module Identification Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODREV:8",
            "< \\brief [7:0] Module Revision Number - MODREV (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODTYPE:8",
            "< \\brief [15:8] Module Type - MODTYPE (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODNUMBER:16",
            "< \\brief [31:16] Module Number Value - MODNUMBER (r)"
        ]
    ],
    "Ifx_ASCLIN_IOCR_Bits": [
        [
            "-",
            "\\brief Input and Output Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ALTI:3",
            "< \\brief [2:0] Alternate Input Select - ALTI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:1",
            "< \\brief [3:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DEPTH:6",
            "< \\brief [9:4] Digital Glitch Filter Depth - DEPTH (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:6",
            "< \\brief [15:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CTS:2",
            "< \\brief [17:16] CTS Select - CTS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:7",
            "< \\brief [24:18] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RCPOL:1",
            "< \\brief [25:25] RTS CTS Polarity - RCPOL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPOL:1",
            "< \\brief [26:26] Clock Polarity in Synchronous Mode - CPOL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SPOL:1",
            "< \\brief [27:27] Slave Polarity in Synchronous Mode - SPOL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LB:1",
            "< \\brief [28:28] Loop Back Mode - LB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CTSEN:1",
            "< \\brief [29:29] Input Signal CTS Enable - CTSEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXM:1",
            "< \\brief [30:30] Receive Monitor - RXM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXM:1",
            "< \\brief [31:31] Transmit Monitor - TXM (rh)"
        ]
    ],
    "Ifx_ASCLIN_KRST0_Bits": [
        [
            "-",
            "\\brief Kernel Reset Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSTSTAT:1",
            "< \\brief [1:1] Kernel Reset Status - RSTSTAT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_ASCLIN_KRST1_Bits": [
        [
            "-",
            "\\brief Kernel Reset Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_ASCLIN_KRSTCLR_Bits": [
        [
            "-",
            "\\brief Kernel Reset Status Clear Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR:1",
            "< \\brief [0:0] Kernel Reset Status Clear - CLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_ASCLIN_LIN_BTIMER_Bits": [
        [
            "-",
            "\\brief LIN Break Timer Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "BREAK:6",
            "< \\brief [5:0] Break Pulse Generation and Detection - BREAK (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:26",
            "< \\brief [31:6] \\internal Reserved"
        ]
    ],
    "Ifx_ASCLIN_LIN_CON_Bits": [
        [
            "-",
            "\\brief LIN Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:23",
            "< \\brief [22:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CSI:1",
            "< \\brief [23:23] Checksum Injection - CSI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:1",
            "< \\brief [24:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CSEN:1",
            "< \\brief [25:25] Hardware Checksum Enable - CSEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MS:1",
            "< \\brief [26:26] Master Slave Mode - MS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ABD:1",
            "< \\brief [27:27] Autobaud Detection - ABD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_ASCLIN_LIN_HTIMER_Bits": [
        [
            "-",
            "\\brief LIN Header Timer Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "HEADER:8",
            "< \\brief [7:0] Header Timeout Threshold Value - HEADER (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_ASCLIN_OCS_Bits": [
        [
            "-",
            "\\brief OCDS Control and Status",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:24",
            "< \\brief [23:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUS:4",
            "< \\brief [27:24] OCDS Suspend Control - SUS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUS_P:1",
            "< \\brief [28:28] SUS Write Protection - SUS_P (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUSSTA:1",
            "< \\brief [29:29] Suspend State - SUSSTA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_ASCLIN_RXDATA_Bits": [
        [
            "-",
            "\\brief Receive Data Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DATA:32",
            "< \\brief [31:0] Data - DATA (rh)"
        ]
    ],
    "Ifx_ASCLIN_RXDATAD_Bits": [
        [
            "-",
            "\\brief Receive Data Debug Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DATA:32",
            "< \\brief [31:0] Data - DATA (rh)"
        ]
    ],
    "Ifx_ASCLIN_RXFIFOCON_Bits": [
        [
            "-",
            "\\brief RX FIFO Configuration Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "FLUSH:1",
            "< \\brief [0:0] Flush the receive FIFO - FLUSH (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENI:1",
            "< \\brief [1:1] Receive FIFO Inlet Enable - ENI (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:2",
            "< \\brief [3:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FM:2",
            "< \\brief [5:4] RXFIFO Mode - FM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OUTW:2",
            "< \\brief [7:6] Receive FIFO Outlet Width - OUTW (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INTLEVEL:4",
            "< \\brief [11:8] FIFO Interrupt Level - INTLEVEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FILL:5",
            "< \\brief [20:16] FIFO Filling Level - FILL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:10",
            "< \\brief [30:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "BUF:1",
            "< \\brief [31:31] Receive Buffer Mode - BUF (rw)"
        ]
    ],
    "Ifx_ASCLIN_TXDATA_Bits": [
        [
            "-",
            "\\brief Transmit Data Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DATA:32",
            "< \\brief [31:0] Data - DATA (w)"
        ]
    ],
    "Ifx_ASCLIN_TXFIFOCON_Bits": [
        [
            "-",
            "\\brief TX FIFO Configuration Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "FLUSH:1",
            "< \\brief [0:0] Flush the transmit FIFO - FLUSH (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENO:1",
            "< \\brief [1:1] Transmit FIFO Outlet Enable - ENO (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:2",
            "< \\brief [3:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FM:2",
            "< \\brief [5:4] TXFIFO Mode - FM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INW:2",
            "< \\brief [7:6] Transmit FIFO Inlet Width - INW (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INTLEVEL:4",
            "< \\brief [11:8] FIFO Interrupt Level - INTLEVEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FILL:5",
            "< \\brief [20:16] FIFO Filling Level - FILL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:11",
            "< \\brief [31:21] \\internal Reserved"
        ]
    ],
    "Ifx_ASCLIN_LIN": [
        [
            "-",
            "\\brief LIN object",
            "-"
        ],
        [
            "Ifx_ASCLIN_LIN_CON",
            "CON",
            "< \\brief 0, LIN Control Register"
        ],
        [
            "Ifx_ASCLIN_LIN_BTIMER",
            "BTIMER",
            "< \\brief 4, LIN Break Timer Register"
        ],
        [
            "Ifx_ASCLIN_LIN_HTIMER",
            "HTIMER",
            "< \\brief 8, LIN Header Timer Register"
        ]
    ],
    "Ifx_ASCLIN": [
        [
            "-",
            "\\brief ASCLIN object",
            "-"
        ],
        [
            "Ifx_ASCLIN_CLC",
            "CLC",
            "< \\brief 0, Clock Control Register"
        ],
        [
            "Ifx_ASCLIN_IOCR",
            "IOCR",
            "< \\brief 4, Input and Output Control Register"
        ],
        [
            "Ifx_ASCLIN_ID",
            "ID",
            "< \\brief 8, Module Identification Register"
        ],
        [
            "Ifx_ASCLIN_TXFIFOCON",
            "TXFIFOCON",
            "< \\brief C, TX FIFO Configuration Register"
        ],
        [
            "Ifx_ASCLIN_RXFIFOCON",
            "RXFIFOCON",
            "< \\brief 10, RX FIFO Configuration Register"
        ],
        [
            "Ifx_ASCLIN_BITCON",
            "BITCON",
            "< \\brief 14, Bit Configuration Register"
        ],
        [
            "Ifx_ASCLIN_FRAMECON",
            "FRAMECON",
            "< \\brief 18, Frame Control Register"
        ],
        [
            "Ifx_ASCLIN_DATCON",
            "DATCON",
            "< \\brief 1C, Data Configuration Register"
        ],
        [
            "Ifx_ASCLIN_BRG",
            "BRG",
            "< \\brief 20, Baud Rate Generation Register"
        ],
        [
            "Ifx_ASCLIN_BRD",
            "BRD",
            "< \\brief 24, Baud Rate Detection Register"
        ],
        [
            "Ifx_ASCLIN_LIN",
            "LIN",
            "< \\brief 28, LIN Header Timer Register"
        ],
        [
            "Ifx_ASCLIN_FLAGS",
            "FLAGS",
            "< \\brief 34, Flags Register"
        ],
        [
            "Ifx_ASCLIN_FLAGSSET",
            "FLAGSSET",
            "< \\brief 38, Flags Set Register"
        ],
        [
            "Ifx_ASCLIN_FLAGSCLEAR",
            "FLAGSCLEAR",
            "< \\brief 3C, Flags Clear Register"
        ],
        [
            "Ifx_ASCLIN_FLAGSENABLE",
            "FLAGSENABLE",
            "< \\brief 40, Flags Enable Register"
        ],
        [
            "Ifx_ASCLIN_TXDATA",
            "TXDATA",
            "< \\brief 44, Transmit Data Register"
        ],
        [
            "Ifx_ASCLIN_RXDATA",
            "RXDATA",
            "< \\brief 48, Receive Data Register"
        ],
        [
            "Ifx_ASCLIN_CSR",
            "CSR",
            "< \\brief 4C, Clock Selection Register"
        ],
        [
            "Ifx_ASCLIN_RXDATAD",
            "RXDATAD",
            "< \\brief 50, Receive Data Debug Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_54[148]",
            "< \\brief 54, \\internal Reserved"
        ],
        [
            "Ifx_ASCLIN_OCS",
            "OCS",
            "< \\brief E8, OCDS Control and Status"
        ],
        [
            "Ifx_ASCLIN_KRSTCLR",
            "KRSTCLR",
            "< \\brief EC, Kernel Reset Status Clear Register"
        ],
        [
            "Ifx_ASCLIN_KRST1",
            "KRST1",
            "< \\brief F0, Kernel Reset Register 1"
        ],
        [
            "Ifx_ASCLIN_KRST0",
            "KRST0",
            "< \\brief F4, Kernel Reset Register 0"
        ],
        [
            "Ifx_ASCLIN_ACCEN1",
            "ACCEN1",
            "< \\brief F8, Access Enable Register 1"
        ],
        [
            "Ifx_ASCLIN_ACCEN0",
            "ACCEN0",
            "< \\brief FC, Access Enable Register 0"
        ]
    ],
    "Ifx_CAN_ACCEN0_Bits": [
        [
            "-",
            "\\brief Access Enable Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw)"
        ]
    ],
    "Ifx_CAN_ACCENCTR0_Bits": [
        [
            "-",
            "\\brief Access Enable Register Control 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw)"
        ]
    ],
    "Ifx_CAN_BUFADR_Bits": [
        [
            "-",
            "\\brief Buffer receive address and transmit address",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXBUF:14",
            "< \\brief [13:0] Transmit Buffer start address - TXBUF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:2",
            "< \\brief [15:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXBUF:14",
            "< \\brief [29:16] Receive Buffer start address - RXBUF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_CLC_Bits": [
        [
            "-",
            "\\brief CAN Clock Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISR:1",
            "< \\brief [0:0] Module Disable Request Bit - DISR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISS:1",
            "< \\brief [1:1] Module Disable Status Bit - DISS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EDIS:1",
            "< \\brief [3:3] Sleep Mode Disable Control - EDIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_DB_Bits": [
        [
            "-",
            "\\brief",
            "-"
        ],
        [
            "Ifx_UReg_8Bit",
            "DB:8",
            "< \\brief [7:0] Data Byte m (rwh)"
        ]
    ],
    "Ifx_CAN_EXTMSG_F0_Bits": [
        [
            "-",
            "\\brief Filter Element 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EFID1:29",
            "< \\brief [28:0] Extended Filter ID 1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EFEC:3",
            "< \\brief [31:29] Extended Filter Element Configuration (rw)"
        ]
    ],
    "Ifx_CAN_EXTMSG_F1_Bits": [
        [
            "-",
            "\\brief Filter Element 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EFID2:29",
            "< \\brief [28:0] Extended Filter ID 2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:1",
            "< \\brief [29:29] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EFT:2",
            "< \\brief [31:30] Extended Filter Type (rw)"
        ]
    ],
    "Ifx_CAN_ID_Bits": [
        [
            "-",
            "\\brief Module Identification Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_REV:8",
            "< \\brief [7:0] Module Revision Number - MOD_REV (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_TYPE:8",
            "< \\brief [15:8] Module Type - MOD_TYPE (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_NUMBER:16",
            "< \\brief [31:16] Module Number Value - MOD_NUMBER (r)"
        ]
    ],
    "Ifx_CAN_KRST0_Bits": [
        [
            "-",
            "\\brief Kernel Reset Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSTSTAT:1",
            "< \\brief [1:1] Kernel Reset Status - RSTSTAT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_KRST1_Bits": [
        [
            "-",
            "\\brief Kernel Reset Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_KRSTCLR_Bits": [
        [
            "-",
            "\\brief Kernel Reset Status Clear Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR:1",
            "< \\brief [0:0] Kernel Reset Status Clear - CLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_MCR_Bits": [
        [
            "-",
            "\\brief Module Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLKSEL0:2",
            "< \\brief [1:0] Clock Select 0 - CLKSEL0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLKSEL1:2",
            "< \\brief [3:2] Clock Select 1 - CLKSEL1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLKSEL2:2",
            "< \\brief [5:4] Clock Select 2 - CLKSEL2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLKSEL3:2",
            "< \\brief [7:6] Clock Select 3 - CLKSEL3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:16",
            "< \\brief [23:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "NODE:3",
            "< \\brief [26:24] Node - NODE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DXCM:1",
            "< \\brief [27:27] Debug Over CAN Messages Enable - DXCM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RBUSY:1",
            "< \\brief [28:28] RAM BUSY - RBUSY (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RINIT:1",
            "< \\brief [29:29] RAM Init - RINIT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CI:1",
            "< \\brief [30:30] Change Init - CI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CCCE:1",
            "< \\brief [31:31] Clock and RAM Change Enable - CCCE (rw)"
        ]
    ],
    "Ifx_CAN_MECR_Bits": [
        [
            "-",
            "\\brief Measure Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TH:16",
            "< \\brief [15:0] Threshold - TH (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INP:4",
            "< \\brief [19:16] Interrupt Node Pointer - INP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NODE:3",
            "< \\brief [22:20] Node - NODE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:1",
            "< \\brief [23:23] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ANYED:1",
            "< \\brief [24:24] Any Edge - ANYED (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CAPEIE:1",
            "< \\brief [25:25] Capture Event Interrupt Enable - CAPEIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:1",
            "< \\brief [26:26] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DEPTH:3",
            "< \\brief [29:27] Digital Glitch Filter Depth - DEPTH (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SOF:1",
            "< \\brief [30:30] Start Of Frame - SOF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_MESTAT_Bits": [
        [
            "-",
            "\\brief Measure Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CAPT:16",
            "< \\brief [15:0] Captured Timer - CAPT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CAPRED:1",
            "< \\brief [16:16] Captured Rising Edge - CAPRED (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CAPE:1",
            "< \\brief [17:17] Capture Event - CAPE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:14",
            "< \\brief [31:18] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_ACCENNODE0_Bits": [
        [
            "-",
            "\\brief Access Enable Register CAN Node ${i} 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw)"
        ]
    ],
    "Ifx_CAN_N_CCCR_Bits": [
        [
            "-",
            "\\brief CC Control Register ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "INIT:1",
            "< \\brief [0:0] Initialization - INIT (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CCE:1",
            "< \\brief [1:1] Configuration Change Enable - CCE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ASM:1",
            "< \\brief [2:2] Restricted Operation Mode - ASM (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CSA:1",
            "< \\brief [3:3] Clock Stop Acknowledge - CSA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CSR:1",
            "< \\brief [4:4] Clock Stop Request - CSR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MON:1",
            "< \\brief [5:5] Bus Monitoring Mode - MON (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DAR:1",
            "< \\brief [6:6] Disable Automatic Retransmission - DAR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEST:1",
            "< \\brief [7:7] Test Mode Enable - TEST (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FDOE:1",
            "< \\brief [8:8] FD Operation Enable - FDOE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BRSE:1",
            "< \\brief [9:9] Bit Rate Switch Enable - BRSE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:2",
            "< \\brief [11:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PXHD:1",
            "< \\brief [12:12] Protocol Exception Handling Disable - PXHD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EFBI:1",
            "< \\brief [13:13] Edge Filtering during Bus Integration - EFBI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXP:1",
            "< \\brief [14:14] Transmit Pause - TXP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NISO:1",
            "< \\brief [15:15] Non ISO Operation - NISO (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_CREL_Bits": [
        [
            "-",
            "\\brief Core Release Register ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DAY:8",
            "< \\brief [7:0] Time Stamp Day (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MON:8",
            "< \\brief [15:8] Time Stamp Month (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "YEAR:4",
            "< \\brief [19:16] Time Stamp Year (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUBSTEP:4",
            "< \\brief [23:20] Sub-step of Core Release - SUBSTEP (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STEP:4",
            "< \\brief [27:24] Step of Core Release - STEP (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REL:4",
            "< \\brief [31:28] Core Release - REL (r)"
        ]
    ],
    "Ifx_CAN_N_DBTP_Bits": [
        [
            "-",
            "\\brief Data Bit Timing & Prescaler Register ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DSJW:4",
            "< \\brief [3:0] Data (Re) Synchronization Jump Width - DSJW (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DTSEG2:4",
            "< \\brief [7:4] Data time segment after sample point - DTSEG2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DTSEG1:5",
            "< \\brief [12:8] Data time segment before sample point - DTSEG1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:3",
            "< \\brief [15:13] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DBRP:5",
            "< \\brief [20:16] Data Baud Rate Prescaler - DBRP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:2",
            "< \\brief [22:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TDC:1",
            "< \\brief [23:23] Transmitter Delay Compensation - TDC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_ECR_Bits": [
        [
            "-",
            "\\brief Error Counter Register ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEC:8",
            "< \\brief [7:0] Transmit Error Counter - TEC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REC:7",
            "< \\brief [14:8] Receive Error Counter - REC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RP:1",
            "< \\brief [15:15] Receive Error Passive - RP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEL:8",
            "< \\brief [23:16] CAN Error Logging - CEL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_ENDADR_Bits": [
        [
            "-",
            "\\brief End Address Node ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:2",
            "< \\brief [1:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "END:14",
            "< \\brief [15:2] Message RAM end - END (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_ENDN_Bits": [
        [
            "-",
            "\\brief Endian Register ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETV:32",
            "< \\brief [31:0] Endianness Test Value - ETV (r)"
        ]
    ],
    "Ifx_CAN_N_GFC_Bits": [
        [
            "-",
            "\\brief Global Filter Configuration ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RRFE:1",
            "< \\brief [0:0] Reject Remote Frames Extended - RRFE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RRFS:1",
            "< \\brief [1:1] Reject Remote Frames Standard - RRFS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ANFE:2",
            "< \\brief [3:2] Accept Non-matching Frames Extended - ANFE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ANFS:2",
            "< \\brief [5:4] Accept Non-matching Frames Standard - ANFS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:26",
            "< \\brief [31:6] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_GRINT1_Bits": [
        [
            "-",
            "\\brief Interrupt routing for Groups 1 ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEFIFO:4",
            "< \\brief [3:0] Transmit Event FIFO Incidents - TEFIFO (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HPE:4",
            "< \\brief [7:4] High Priority Events - HPE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WATI:4",
            "< \\brief [11:8] Watermark interrupts - WATI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ALRT:4",
            "< \\brief [15:12] ALERTS - ALRT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOER:4",
            "< \\brief [19:16] Module errors - MOER (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SAFE:4",
            "< \\brief [23:20] Safety counter overflow - SAFE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BOFF:4",
            "< \\brief [27:24] Bus Off has been reached - BOFF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LOI:4",
            "< \\brief [31:28] Last Error Interrupts - LOI (rw)"
        ]
    ],
    "Ifx_CAN_N_GRINT2_Bits": [
        [
            "-",
            "\\brief Interrupt routing for Groups 2 ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "REINT:4",
            "< \\brief [3:0] Message stored in dedicated receive buffer interrupt (IR.DRX) - REINT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXF1F:4",
            "< \\brief [7:4] IR.RF1F - RxF1F (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXF0F:4",
            "< \\brief [11:8] IR.RF0F - RxF0F (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXF1N:4",
            "< \\brief [15:12] IR.RF1N - RxF1N (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXF0N:4",
            "< \\brief [19:16] IR.RF0N - RxF0N (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RETI:4",
            "< \\brief [23:20] Receive Timeouts - RETI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRAQ:4",
            "< \\brief [27:24] Transmission Queue Events - TRAQ (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRACO:4",
            "< \\brief [31:28] Interrupts of the transmission control - TRACO (rw)"
        ]
    ],
    "Ifx_CAN_N_HPMS_Bits": [
        [
            "-",
            "\\brief High Priority Message Status ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "BIDX:6",
            "< \\brief [5:0] Buffer Index - BIDX (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSI:2",
            "< \\brief [7:6] Message Storage Indicator - MSI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FIDX:7",
            "< \\brief [14:8] Filter Index - FIDX (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FLST:1",
            "< \\brief [15:15] Filter List - FLST (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_IE_Bits": [
        [
            "-",
            "\\brief Interrupt Enable ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RF0NE:1",
            "< \\brief [0:0] Rx FIFO 0 New Message Interrupt Enable - RF0NE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RF0WE:1",
            "< \\brief [1:1] Rx FIFO 0 Watermark Reached Interrupt Enable - RF0WE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RF0FE:1",
            "< \\brief [2:2] Rx FIFO 0 Full Interrupt Enable - RF0FE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RF0LE:1",
            "< \\brief [3:3] Rx FIFO 0 Message Lost Interrupt Enable - RF0LE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RF1NE:1",
            "< \\brief [4:4] Rx FIFO 1 New Message Interrupt Enable - RF1NE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RF1WE:1",
            "< \\brief [5:5] Rx FIFO 1 Watermark Reached Interrupt Enable - RF1WE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RF1FE:1",
            "< \\brief [6:6] Rx FIFO 1 Full Interrupt Enable - RF1FE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RF1LE:1",
            "< \\brief [7:7] Rx FIFO 1 Message Lost Interrupt Enable - RF1LE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HPME:1",
            "< \\brief [8:8] High Priority Message Interrupt Enable - HPME (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TCE:1",
            "< \\brief [9:9] Transmission Completed Interrupt Enable - TCE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TCFE:1",
            "< \\brief [10:10] Transmission Cancellation Finished Interrupt Enable - TCFE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TFEE:1",
            "< \\brief [11:11] Tx FIFO Empty Interrupt Enable - TFEE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEFNE:1",
            "< \\brief [12:12] Tx Event FIFO New Entry Interrupt Enable - TEFNE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEFWE:1",
            "< \\brief [13:13] Tx Event FIFO Watermark Reached Interrupt Enable - TEFWE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEFFE:1",
            "< \\brief [14:14] Tx Event FIFO Full Interrupt Enable - TEFFE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEFLE:1",
            "< \\brief [15:15] Tx Event FIFO Element Lost Interrupt Enable - TEFLE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSWE:1",
            "< \\brief [16:16] Timestamp Wraparound Interrupt Enable - TSWE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MRAFE:1",
            "< \\brief [17:17] Message RAM Access Failure Interrupt Enable - MRAFE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TOOE:1",
            "< \\brief [18:18] Timeout Occurred Interrupt Enable - TOOE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DRXE:1",
            "< \\brief [19:19] Message stored to Dedicated Rx Buffer Interrupt Enable - DRXE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:1",
            "< \\brief [20:20] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:1",
            "< \\brief [21:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ELOE:1",
            "< \\brief [22:22] Error Logging Overflow Interrupt Enable - ELOE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EPE:1",
            "< \\brief [23:23] Error Passive Interrupt Enable - EPE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EWE:1",
            "< \\brief [24:24] Warning Status Interrupt Enable - EWE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BOE:1",
            "< \\brief [25:25] Bus_Off Status Interrupt Enable - BOE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WDIE:1",
            "< \\brief [26:26] Watchdog Interrupt Enable - WDIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PEAE:1",
            "< \\brief [27:27] Protocol Error in Arbitration Phase Enable - PEAE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PEDE:1",
            "< \\brief [28:28] Protocol Error in Data Phase Enable - PEDE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:1",
            "< \\brief [29:29] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_IR_Bits": [
        [
            "-",
            "\\brief Interrupt Register ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RF0N:1",
            "< \\brief [0:0] Rx FIFO 0 New Message - RF0N (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RF0W:1",
            "< \\brief [1:1] Rx FIFO 0 Watermark Reached - RF0W (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RF0F:1",
            "< \\brief [2:2] Rx FIFO 0 Full - RF0F (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RF0L:1",
            "< \\brief [3:3] Rx FIFO 0 Message Lost - RF0L (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RF1N:1",
            "< \\brief [4:4] Rx FIFO 1 New Message - RF1N (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RF1W:1",
            "< \\brief [5:5] Rx FIFO 1 Watermark Reached - RF1W (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RF1F:1",
            "< \\brief [6:6] Rx FIFO 1 Full - RF1F (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RF1L:1",
            "< \\brief [7:7] Rx FIFO 1 Message Lost - RF1L (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HPM:1",
            "< \\brief [8:8] High Priority Message - HPM (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TC:1",
            "< \\brief [9:9] Transmission Completed - TC (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TCF:1",
            "< \\brief [10:10] Transmission Cancellation Finished - TCF (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TFE:1",
            "< \\brief [11:11] Tx FIFO Empty - TFE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEFN:1",
            "< \\brief [12:12] Tx Event FIFO New Entry - TEFN (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEFW:1",
            "< \\brief [13:13] Tx Event FIFO Watermark Reached - TEFW (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEFF:1",
            "< \\brief [14:14] Tx Event FIFO Full - TEFF (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEFL:1",
            "< \\brief [15:15] Tx Event FIFO Element Lost - TEFL (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSW:1",
            "< \\brief [16:16] Timestamp Wraparound - TSW (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MRAF:1",
            "< \\brief [17:17] Message RAM Access Failure - MRAF (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TOO:1",
            "< \\brief [18:18] Timeout Occurred - TOO (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DRX:1",
            "< \\brief [19:19] Message stored to Dedicated Rx Buffer - DRX (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:1",
            "< \\brief [20:20] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:1",
            "< \\brief [21:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ELO:1",
            "< \\brief [22:22] Error Logging Overflow - ELO (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EP:1",
            "< \\brief [23:23] Error Passive - EP (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EW:1",
            "< \\brief [24:24] Warning Status - EW (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BO:1",
            "< \\brief [25:25] Bus_Off Status - BO (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WDI:1",
            "< \\brief [26:26] Watchdog Interrupt - WDI (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PEA:1",
            "< \\brief [27:27] Protocol Error in Arbitration Phase - PEA (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PED:1",
            "< \\brief [28:28] Protocol Error in Data Phase - PED (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:1",
            "< \\brief [29:29] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_ISREG_Bits": [
        [
            "-",
            "\\brief Interrupt Signalling Register ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "REINT:1",
            "< \\brief [0:0] A message stored in a receive buffer interrupt - REINT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXF1F:1",
            "< \\brief [1:1] Receive FIFO1 is full interrupt - RxF1F (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXF0F:1",
            "< \\brief [2:2] Receive FIFO0 is full interrupt - RxF0F (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXF1N:1",
            "< \\brief [3:3] Receive FIFO1 got a new message interrupt - RxF1N (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXF0N:1",
            "< \\brief [4:4] Receive FIFO0 got a new message interrupt - RxF0N (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RETI:1",
            "< \\brief [5:5] A receive timeout event interrupt - RETI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRAQ:1",
            "< \\brief [6:6] A transmission queue event interrupt - TRAQ (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRACO:1",
            "< \\brief [7:7] A transmission control event interrupt - TRACO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEFIFO:1",
            "< \\brief [8:8] A Transmit Event FIFO Incident interrupt - TEFIFO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HPE:1",
            "< \\brief [9:9] A high priority event interrupt - HPE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WATI:1",
            "< \\brief [10:10] A watermark interrupt has been reached - WATI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ALRT:1",
            "< \\brief [11:11] An alert interrupt - ALRT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOER:1",
            "< \\brief [12:12] Module error interrupt - MOER (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SAFE:1",
            "< \\brief [13:13] The safety counter interrupt ELO - SAFE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BOFF:1",
            "< \\brief [14:14] Bus Off Interrupt - BOFF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LOI:1",
            "< \\brief [15:15] Last Error Interrupt - LOI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_NBTP_Bits": [
        [
            "-",
            "\\brief Nominal Bit Timing & Prescaler Register ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "NTSEG2:7",
            "< \\brief [6:0] Nominal Time segment after sample point - NTSEG2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:1",
            "< \\brief [7:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "NTSEG1:8",
            "< \\brief [15:8] Nominal Time segment before sample point - NTSEG1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBRP:9",
            "< \\brief [24:16] Baud Rate Prescaler - NBRP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NSJW:7",
            "< \\brief [31:25] (Re) Synchronization Jump Width - NSJW (rw)"
        ]
    ],
    "Ifx_CAN_N_NDAT1_Bits": [
        [
            "-",
            "\\brief New Data 1 ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND0:1",
            "< \\brief [0:0] New Data in Rx Buffer 0 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND1:1",
            "< \\brief [1:1] New Data in Rx Buffer 1 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND2:1",
            "< \\brief [2:2] New Data in Rx Buffer 2 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND3:1",
            "< \\brief [3:3] New Data in Rx Buffer 3 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND4:1",
            "< \\brief [4:4] New Data in Rx Buffer 4 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND5:1",
            "< \\brief [5:5] New Data in Rx Buffer 5 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND6:1",
            "< \\brief [6:6] New Data in Rx Buffer 6 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND7:1",
            "< \\brief [7:7] New Data in Rx Buffer 7 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND8:1",
            "< \\brief [8:8] New Data in Rx Buffer 8 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND9:1",
            "< \\brief [9:9] New Data in Rx Buffer 9 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND10:1",
            "< \\brief [10:10] New Data in Rx Buffer 10 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND11:1",
            "< \\brief [11:11] New Data in Rx Buffer 11 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND12:1",
            "< \\brief [12:12] New Data in Rx Buffer 12 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND13:1",
            "< \\brief [13:13] New Data in Rx Buffer 13 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND14:1",
            "< \\brief [14:14] New Data in Rx Buffer 14 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND15:1",
            "< \\brief [15:15] New Data in Rx Buffer 15 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND16:1",
            "< \\brief [16:16] New Data in Rx Buffer 16 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND17:1",
            "< \\brief [17:17] New Data in Rx Buffer 17 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND18:1",
            "< \\brief [18:18] New Data in Rx Buffer 18 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND19:1",
            "< \\brief [19:19] New Data in Rx Buffer 19 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND20:1",
            "< \\brief [20:20] New Data in Rx Buffer 20 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND21:1",
            "< \\brief [21:21] New Data in Rx Buffer 21 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND22:1",
            "< \\brief [22:22] New Data in Rx Buffer 22 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND23:1",
            "< \\brief [23:23] New Data in Rx Buffer 23 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND24:1",
            "< \\brief [24:24] New Data in Rx Buffer 24 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND25:1",
            "< \\brief [25:25] New Data in Rx Buffer 25 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND26:1",
            "< \\brief [26:26] New Data in Rx Buffer 26 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND27:1",
            "< \\brief [27:27] New Data in Rx Buffer 27 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND28:1",
            "< \\brief [28:28] New Data in Rx Buffer 28 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND29:1",
            "< \\brief [29:29] New Data in Rx Buffer 29 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND30:1",
            "< \\brief [30:30] New Data in Rx Buffer 30 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND31:1",
            "< \\brief [31:31] New Data in Rx Buffer 31 - ND (rwh)"
        ]
    ],
    "Ifx_CAN_N_NDAT2_Bits": [
        [
            "-",
            "\\brief New Data 2 ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND32:1",
            "< \\brief [0:0] New Data in Rx Buffer 32 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND33:1",
            "< \\brief [1:1] New Data in Rx Buffer 33 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND34:1",
            "< \\brief [2:2] New Data in Rx Buffer 34 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND35:1",
            "< \\brief [3:3] New Data in Rx Buffer 35 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND36:1",
            "< \\brief [4:4] New Data in Rx Buffer 36 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND37:1",
            "< \\brief [5:5] New Data in Rx Buffer 37 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND38:1",
            "< \\brief [6:6] New Data in Rx Buffer 38 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND39:1",
            "< \\brief [7:7] New Data in Rx Buffer 39 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND40:1",
            "< \\brief [8:8] New Data in Rx Buffer 40 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND41:1",
            "< \\brief [9:9] New Data in Rx Buffer 41 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND42:1",
            "< \\brief [10:10] New Data in Rx Buffer 42 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND43:1",
            "< \\brief [11:11] New Data in Rx Buffer 43 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND44:1",
            "< \\brief [12:12] New Data in Rx Buffer 44 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND45:1",
            "< \\brief [13:13] New Data in Rx Buffer 45 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND46:1",
            "< \\brief [14:14] New Data in Rx Buffer 46 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND47:1",
            "< \\brief [15:15] New Data in Rx Buffer 47 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND48:1",
            "< \\brief [16:16] New Data in Rx Buffer 48 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND49:1",
            "< \\brief [17:17] New Data in Rx Buffer 49 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND50:1",
            "< \\brief [18:18] New Data in Rx Buffer 50 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND51:1",
            "< \\brief [19:19] New Data in Rx Buffer 51 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND52:1",
            "< \\brief [20:20] New Data in Rx Buffer 52 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND53:1",
            "< \\brief [21:21] New Data in Rx Buffer 53 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND54:1",
            "< \\brief [22:22] New Data in Rx Buffer 54 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND55:1",
            "< \\brief [23:23] New Data in Rx Buffer 55 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND56:1",
            "< \\brief [24:24] New Data in Rx Buffer 56 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND57:1",
            "< \\brief [25:25] New Data in Rx Buffer 57 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND58:1",
            "< \\brief [26:26] New Data in Rx Buffer 58 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND59:1",
            "< \\brief [27:27] New Data in Rx Buffer 59 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND60:1",
            "< \\brief [28:28] New Data in Rx Buffer 60 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND61:1",
            "< \\brief [29:29] New Data in Rx Buffer 61 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND62:1",
            "< \\brief [30:30] New Data in Rx Buffer 62 - ND (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND63:1",
            "< \\brief [31:31] New Data in Rx Buffer 63 - ND (rwh)"
        ]
    ],
    "1": [
        [
            "-",
            "\\brief ICM Interrupt Group k for Module Error Interrupt Information for each TIMm, MCSm, SPEm, FIFOm",
            "-"
        ]
    ],
    "Ifx_CAN_N_NT_ATTR_Bits": [
        [
            "-",
            "\\brief Node ${i} Timer A Transmit Trigger Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RELOAD:16",
            "< \\brief [15:0] Reload Value - RELOAD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXMO:8",
            "< \\brief [23:16] Transmit Message Object - TXMO (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STRT:1",
            "< \\brief [24:24] Timer Start - STRT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_25:7",
            "< \\brief [31:25] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_NT_BTTR_Bits": [
        [
            "-",
            "\\brief Node ${i} Timer B Transmit Trigger Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RELOAD:16",
            "< \\brief [15:0] Reload Value - RELOAD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXMO:8",
            "< \\brief [23:16] Transmit Message Object - TXMO (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STRT:1",
            "< \\brief [24:24] Timer Start - STRT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_25:7",
            "< \\brief [31:25] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_NT_CCR_Bits": [
        [
            "-",
            "\\brief Node ${i} Timer Clock Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:8",
            "< \\brief [7:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TPSC:4",
            "< \\brief [11:8] Timer Prescaler - TPSC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:2",
            "< \\brief [13:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "STRESET:1",
            "< \\brief [14:14] Stamping Reset - STRESET (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STSTART:1",
            "< \\brief [15:15] Stamping Start - STSTART (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:2",
            "< \\brief [17:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRIGSRC:3",
            "< \\brief [20:18] Trigger Source - TRIGSRC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:11",
            "< \\brief [31:21] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_NT_CTTR_Bits": [
        [
            "-",
            "\\brief Node ${i} Timer C Transmit Trigger Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RELOAD:16",
            "< \\brief [15:0] Reload Value - RELOAD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXMO:8",
            "< \\brief [23:16] Transmit Message Object - TXMO (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STRT:1",
            "< \\brief [24:24] Timer Start - STRT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_25:7",
            "< \\brief [31:25] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_NT_RTR_Bits": [
        [
            "-",
            "\\brief Node ${i} Timer Receive Timeout Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RELOAD:16",
            "< \\brief [15:0] Reload Value - RELOAD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:6",
            "< \\brief [21:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEIE:1",
            "< \\brief [22:22] Timer Event Interrupt Enable - TEIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TE:1",
            "< \\brief [23:23] Timer Event - TE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_PSR_Bits": [
        [
            "-",
            "\\brief Protocol Status Register ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "LEC:3",
            "< \\brief [2:0] Last Error Code - LEC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ACT:2",
            "< \\brief [4:3] Activity - ACT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EP:1",
            "< \\brief [5:5] Error Passive - EP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EW:1",
            "< \\brief [6:6] Warning Status - EW (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BO:1",
            "< \\brief [7:7] Bus_Off Status - BO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DLEC:3",
            "< \\brief [10:8] Data Phase Last Error Code - DLEC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RESI:1",
            "< \\brief [11:11] ESI flag of last received CAN FD Message - RESI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RBRS:1",
            "< \\brief [12:12] BRS flag of last received CAN FD Message - RBRS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RFDF:1",
            "< \\brief [13:13] Received a CAN FD Message - RFDF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PXE:1",
            "< \\brief [14:14] Protocol Exception Event - PXE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TDCV:7",
            "< \\brief [22:16] Transmitter Delay Compensation Value - TDCV (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:9",
            "< \\brief [31:23] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_RWD_Bits": [
        [
            "-",
            "\\brief RAM Watchdog ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "WDC:8",
            "< \\brief [7:0] Watchdog Configuration - WDC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WDV:8",
            "< \\brief [15:8] Watchdog Value - WDV (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_RX_BC_Bits": [
        [
            "-",
            "\\brief Rx Buffer Configuration ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:2",
            "< \\brief [1:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RBSA:14",
            "< \\brief [15:2] Rx Buffer Start Address - RBSA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_RX_ESC_Bits": [
        [
            "-",
            "\\brief Rx Buffer/FIFO Element Size Configuration ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "F0DS:3",
            "< \\brief [2:0] Rx FIFO 0 Data Field Size - F0DS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:1",
            "< \\brief [3:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "F1DS:3",
            "< \\brief [6:4] Rx FIFO 1 Data Field Size - F1DS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:1",
            "< \\brief [7:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RBDS:3",
            "< \\brief [10:8] Rx Buffer Data Field Size - RBDS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:21",
            "< \\brief [31:11] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_RX_F0A_Bits": [
        [
            "-",
            "\\brief Rx FIFO 0 Acknowledge ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "F0AI:6",
            "< \\brief [5:0] Rx FIFO 0 Acknowledge Index - F0AI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:26",
            "< \\brief [31:6] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_RX_F0C_Bits": [
        [
            "-",
            "\\brief Rx FIFO 0 Configuration ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:2",
            "< \\brief [1:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "F0SA:14",
            "< \\brief [15:2] Rx FIFO 0 Start Address - F0SA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "F0S:7",
            "< \\brief [22:16] Rx FIFO 0 Size - F0S (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:1",
            "< \\brief [23:23] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "F0WM:7",
            "< \\brief [30:24] Rx FIFO 0 Watermark - F0WM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "F0OM:1",
            "< \\brief [31:31] FIFO 0 Operation Mode - F0OM (rw)"
        ]
    ],
    "Ifx_CAN_N_RX_F0S_Bits": [
        [
            "-",
            "\\brief Rx FIFO 0 Status ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "F0FL:7",
            "< \\brief [6:0] Rx FIFO 0 Fill Level - F0FL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:1",
            "< \\brief [7:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "F0GI:6",
            "< \\brief [13:8] Rx FIFO 0 Get Index - F0GI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:2",
            "< \\brief [15:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "F0PI:6",
            "< \\brief [21:16] Rx FIFO 0 Put Index - F0PI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:2",
            "< \\brief [23:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "F0F:1",
            "< \\brief [24:24] Rx FIFO 0 Full - F0F (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RF0L:1",
            "< \\brief [25:25] Rx FIFO 0 Message Lost - RF0L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:6",
            "< \\brief [31:26] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_RX_F1A_Bits": [
        [
            "-",
            "\\brief Rx FIFO 1 Acknowledge ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "F1AI:6",
            "< \\brief [5:0] Rx FIFO 1 Acknowledge Index - F1AI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:26",
            "< \\brief [31:6] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_RX_F1C_Bits": [
        [
            "-",
            "\\brief Rx FIFO 1 Configuration ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:2",
            "< \\brief [1:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "F1SA:14",
            "< \\brief [15:2] Rx FIFO 1 Start Address - F1SA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "F1S:7",
            "< \\brief [22:16] Rx FIFO 1 Size - F1S (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:1",
            "< \\brief [23:23] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "F1WM:7",
            "< \\brief [30:24] Rx FIFO 1 Watermark - F1WM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "F1OM:1",
            "< \\brief [31:31] FIFO 1 Operation Mode - F1OM (rw)"
        ]
    ],
    "Ifx_CAN_N_RX_F1S_Bits": [
        [
            "-",
            "\\brief Rx FIFO 1 Status ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "F1FL:7",
            "< \\brief [6:0] Rx FIFO 1 Fill Level - F1FL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:1",
            "< \\brief [7:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "F1GI:6",
            "< \\brief [13:8] Rx FIFO 1 Get Index - F1GI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:2",
            "< \\brief [15:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "F1PI:6",
            "< \\brief [21:16] Rx FIFO 1 Put Index - F1PI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:2",
            "< \\brief [23:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "F1F:1",
            "< \\brief [24:24] Rx FIFO 1 Full - F1F (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RF1L:1",
            "< \\brief [25:25] Rx FIFO 1 Message Lost - RF1L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:4",
            "< \\brief [29:26] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_SIDFC_Bits": [
        [
            "-",
            "\\brief Standard ID Filter Configuration ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:2",
            "< \\brief [1:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FLSSA:14",
            "< \\brief [15:2] Filter List Standard Start Address - FLSSA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LSS:8",
            "< \\brief [23:16] List Size Standard - LSS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_STARTADR_Bits": [
        [
            "-",
            "\\brief Start Address Node ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:2",
            "< \\brief [1:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "START:14",
            "< \\brief [15:2] Message RAM start - START (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_TDCR_Bits": [
        [
            "-",
            "\\brief Transmitter Delay Compensation Register ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TDCF:7",
            "< \\brief [6:0] Transmitter Delay Compensation Filter Window Length - TDCF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:1",
            "< \\brief [7:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TDCO:7",
            "< \\brief [14:8] Transmitter Delay Compensation Offset - TDCO (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:17",
            "< \\brief [31:15] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_TEST_Bits": [
        [
            "-",
            "\\brief Test Register ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:1",
            "< \\brief [1:1] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:1",
            "< \\brief [3:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "LBCK:1",
            "< \\brief [4:4] Loop Back Mode - LBCK (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TX:2",
            "< \\brief [6:5] Control of Transmit Pin - TX (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RX:1",
            "< \\brief [7:7] Receive Pin - RX (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_TOCC_Bits": [
        [
            "-",
            "\\brief Timeout Counter Configuration ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETOC:1",
            "< \\brief [0:0] Enable Timeout Counter - ETOC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TOS:2",
            "< \\brief [2:1] Timeout Select - TOS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:13",
            "< \\brief [15:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TOP:16",
            "< \\brief [31:16] Timeout Period - TOP (rw)"
        ]
    ],
    "Ifx_CAN_N_TOCV_Bits": [
        [
            "-",
            "\\brief Timeout Counter Value ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TOC:16",
            "< \\brief [15:0] Timeout Counter - TOC (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_TSCC_Bits": [
        [
            "-",
            "\\brief Timestamp Counter Configuration ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSS:2",
            "< \\brief [1:0] Time segment before sample point - TSS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:14",
            "< \\brief [15:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TCP:4",
            "< \\brief [19:16] Timestamp Counter Prescaler - TCP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:12",
            "< \\brief [31:20] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_TSCV_Bits": [
        [
            "-",
            "\\brief Timestamp Counter Value ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSC:16",
            "< \\brief [15:0] Timestamp Counter - TSC (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_TTCR_Bits": [
        [
            "-",
            "\\brief Time Trigger Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:2",
            "< \\brief [1:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETESEL:2",
            "< \\brief [3:2] External Trigger Event Selection - ETESEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETSSEL:3",
            "< \\brief [6:4] External Trigger Source Selection - ETSSEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:2",
            "< \\brief [8:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TTCTSS:3",
            "< \\brief [11:9] TTCapture Time Trigger Source Select - TTCTSS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:20",
            "< \\brief [31:12] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_TT_CPT_Bits": [
        [
            "-",
            "\\brief TT Capture Time ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CCV:6",
            "< \\brief [5:0] Cycle Count Value - CCV (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:10",
            "< \\brief [15:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SWV:16",
            "< \\brief [31:16] Stop Watch Value - SWV (rh)"
        ]
    ],
    "Ifx_CAN_N_TT_CSM_Bits": [
        [
            "-",
            "\\brief TT Cycle Sync Mark ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CSM:16",
            "< \\brief [15:0] Cycle Sync Mark - CSM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_TT_CTC_Bits": [
        [
            "-",
            "\\brief TT Cycle Time & Count ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CT:16",
            "< \\brief [15:0] Cycle Time - CT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CC:6",
            "< \\brief [21:16] Cycle Count - CC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:10",
            "< \\brief [31:22] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_TT_GTP_Bits": [
        [
            "-",
            "\\brief TT Global Time Preset ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TP:16",
            "< \\brief [15:0] Time Preset - TP (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CTP:16",
            "< \\brief [31:16] Cycle Time Target Phase - CTP (rwh)"
        ]
    ],
    "Ifx_CAN_N_TT_IE_Bits": [
        [
            "-",
            "\\brief TT Interrupt Enable ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SBCE:1",
            "< \\brief [0:0] Start of Basic Cycle Interrupt Enable - SBCE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SMCE:1",
            "< \\brief [1:1] Start of Matrix Cycle Interrupt Enable - SMCE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CSME:1",
            "< \\brief [2:2] Change of Synchronization Mode Interrupt Enable - CSME (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SOGE:1",
            "< \\brief [3:3] Start of Gap Interrupt Enable - SOGE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RTMIE:1",
            "< \\brief [4:4] Register Time Mark Interrupt Enable - RTMIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TTMIE:1",
            "< \\brief [5:5] Trigger Time Mark Event Internal Interrupt Enable - TTMIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SWEE:1",
            "< \\brief [6:6] Stop Watch Polarity Interrupt Enable - SWEE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "GTWE:1",
            "< \\brief [7:7] Global Time Wrap Interrupt Enable - GTWE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "GTDE:1",
            "< \\brief [8:8] Global Time Discontinuity Interrupt Enable - GTDE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "GTEE:1",
            "< \\brief [9:9] Global Time Error Interrupt Enable - GTEE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXUE:1",
            "< \\brief [10:10] Tx Count Underflow Interrupt Enable - TXUE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXOE:1",
            "< \\brief [11:11] Tx Count Overflow Interrupt Enable - TXOE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SE1E:1",
            "< \\brief [12:12] Scheduling Error 1 Interrupt Enable - SE1E (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SE2E:1",
            "< \\brief [13:13] Scheduling Error 2 Interrupt Enable - SE2E (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ELCE:1",
            "< \\brief [14:14] Change Error Level Interrupt Enable - ELCE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IWTE:1",
            "< \\brief [15:15] Initialization Watch Trigger Interrupt Enable - IWTE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WTE:1",
            "< \\brief [16:16] Watch Trigger Interrupt Enable - WTE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AWE:1",
            "< \\brief [17:17] Application Watchdog Interrupt Enable - AWE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CERE:1",
            "< \\brief [18:18] Configuration Error Interrupt Enable - CERE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:13",
            "< \\brief [31:19] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_TT_IR_Bits": [
        [
            "-",
            "\\brief TT Interrupt Register ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SBC:1",
            "< \\brief [0:0] Start of Basic Cycle - SBC (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SMC:1",
            "< \\brief [1:1] Start of Matrix Cycle - SMC (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CSM:1",
            "< \\brief [2:2] Change of Synchronization Mode - CSM (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SOG:1",
            "< \\brief [3:3] Start of Gap - SOG (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RTMI:1",
            "< \\brief [4:4] Register Time Mark Interrupt - RTMI (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TTMI:1",
            "< \\brief [5:5] Trigger Time Mark Event Internal - TTMI (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SWE:1",
            "< \\brief [6:6] Stop Watch Polarity - SWE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "GTW:1",
            "< \\brief [7:7] Global Time Wrap - GTW (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "GTD:1",
            "< \\brief [8:8] Global Time Discontinuity - GTD (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "GTE:1",
            "< \\brief [9:9] Global Time Error - GTE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXU:1",
            "< \\brief [10:10] Tx Count Underflow - TXU (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXO:1",
            "< \\brief [11:11] Tx Count Overflow - TXO (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SE1:1",
            "< \\brief [12:12] Scheduling Error 1 - SE1 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SE2:1",
            "< \\brief [13:13] Scheduling Error 2 - SE2 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ELC:1",
            "< \\brief [14:14] Error Level Changed - ELC (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IWT:1",
            "< \\brief [15:15] Initialization Watch Trigger - IWT (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WT:1",
            "< \\brief [16:16] Watch Trigger - WT (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AW:1",
            "< \\brief [17:17] Application Watchdog - AW (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CER:1",
            "< \\brief [18:18] Configuration Error - CER (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:13",
            "< \\brief [31:19] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_TT_LGT_Bits": [
        [
            "-",
            "\\brief TT Local & Global Time ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "LT:16",
            "< \\brief [15:0] Local Time - LT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "GT:16",
            "< \\brief [31:16] Global Time - GT (rh)"
        ]
    ],
    "Ifx_CAN_N_TT_MLM_Bits": [
        [
            "-",
            "\\brief TT Matrix Limits ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CCM:6",
            "< \\brief [5:0] Cycle Count Max - CCM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CSS:2",
            "< \\brief [7:6] Cycle Start Synchronization - CSS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXEW:4",
            "< \\brief [11:8] Tx Enable Window - TXEW (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENTT:12",
            "< \\brief [27:16] Expected Number of Tx Triggers - ENTT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_TT_OCF_Bits": [
        [
            "-",
            "\\brief TT Operation Configuration ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "OM:2",
            "< \\brief [1:0] Operation Mode - OM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "GEN:1",
            "< \\brief [3:3] Gap Enable - GEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TM:1",
            "< \\brief [4:4] Time Master - TM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LDSDL:3",
            "< \\brief [7:5] LD of Synchronization Deviation Limit - LDSDL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IRTO:7",
            "< \\brief [14:8] Initial Reference Trigger Offset - IRTO (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EECS:1",
            "< \\brief [15:15] Enable External Clock Synchronization - EECS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AWL:8",
            "< \\brief [23:16] Application Watchdog Limit - AWL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EGTF:1",
            "< \\brief [24:24] Enable Global Time Filtering - EGTF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ECC:1",
            "< \\brief [25:25] Enable Clock Calibration - ECC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVTP:1",
            "< \\brief [26:26] Event Trigger Polarity - EVTP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:5",
            "< \\brief [31:27] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_TT_OCN_Bits": [
        [
            "-",
            "\\brief TT Operation Control ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SGT:1",
            "< \\brief [0:0] Set Global time - SGT (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ECS:1",
            "< \\brief [1:1] External Clock Synchronization - ECS (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SWP:1",
            "< \\brief [2:2] Stop Watch Polarity - SWP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SWS:2",
            "< \\brief [4:3] Stop Watch Source - SWS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RTIE:1",
            "< \\brief [5:5] Register Time Mark Interrupt Pulse Enable - RTIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TMC:2",
            "< \\brief [7:6] Register Time Mark Compare - TMC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TTIE:1",
            "< \\brief [8:8] Trigger Time Mark Interrupt Pulse Enable - TTIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "GCS:1",
            "< \\brief [9:9] Gap Control Select - GCS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FGP:1",
            "< \\brief [10:10] Finish Gap - FGP (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TMG:1",
            "< \\brief [11:11] Time Mark Gap - TMG (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NIG:1",
            "< \\brief [12:12] Next is Gap - NIG (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESCN:1",
            "< \\brief [13:13] External Synchronization Control - ESCN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:1",
            "< \\brief [14:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "LCKC:1",
            "< \\brief [15:15] TT Operation Control Register Locked - LCKC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_TT_OST_Bits": [
        [
            "-",
            "\\brief TT Operation Status ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EL:2",
            "< \\brief [1:0] Error Level - EL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MS:2",
            "< \\brief [3:2] Master State - MS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SYS:2",
            "< \\brief [5:4] Synchronization State - SYS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "QGTP:1",
            "< \\brief [6:6] Quality of Global Time Phase - QGTP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "QCS:1",
            "< \\brief [7:7] Quality of Clock Speed - QCS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RTO:8",
            "< \\brief [15:8] Reference Trigger Offset - RTO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:6",
            "< \\brief [21:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "WGTD:1",
            "< \\brief [22:22] Wait for Global Time Discontinuity - WGTD (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "GFI:1",
            "< \\brief [23:23] Gap Finished Indicator - GFI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TMP:3",
            "< \\brief [26:24] Time Master Priority - TMP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "GSI:1",
            "< \\brief [27:27] Gap Started Indicator - GSI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WFE:1",
            "< \\brief [28:28] Wait for Event - WFE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AWE:1",
            "< \\brief [29:29] Application Watchdog Event - AWE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WECS:1",
            "< \\brief [30:30] Wait for External Clock Synchronization - WECS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SPL:1",
            "< \\brief [31:31] Schedule Phase Lock - SPL (rh)"
        ]
    ],
    "Ifx_CAN_N_TT_RMC_Bits": [
        [
            "-",
            "\\brief TT Reference Message Configuration ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RID:29",
            "< \\brief [28:0] Reference Identifier - RID (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:1",
            "< \\brief [29:29] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "XTD:1",
            "< \\brief [30:30] Extended Identifier - XTD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMPS:1",
            "< \\brief [31:31] Reference Message Payload Select - RMPS (rw)"
        ]
    ],
    "Ifx_CAN_N_TT_TMC_Bits": [
        [
            "-",
            "\\brief TT Trigger Memory Configuration ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:2",
            "< \\brief [1:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TMSA:14",
            "< \\brief [15:2] Trigger Memory Start Address - TMSA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TME:7",
            "< \\brief [22:16] Trigger Memory Elements - TME (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:9",
            "< \\brief [31:23] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_TT_TMK_Bits": [
        [
            "-",
            "\\brief TT Time Mark ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TM:16",
            "< \\brief [15:0] Time Mark - TM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TICC:7",
            "< \\brief [22:16] Time Mark Cycle Code - TICC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:8",
            "< \\brief [30:23] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "LCKM:1",
            "< \\brief [31:31] TT Time Mark Register Locked - LCKM (rh)"
        ]
    ],
    "Ifx_CAN_N_TT_TURCF_Bits": [
        [
            "-",
            "\\brief TUR Configuration ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "NCL:16",
            "< \\brief [15:0] Numerator Configuration Low - NCL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DC:14",
            "< \\brief [29:16] Denominator Configuration - DC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:1",
            "< \\brief [30:30] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ELT:1",
            "< \\brief [31:31] Enable Local Time - ELT (rw)"
        ]
    ],
    "Ifx_CAN_N_TT_TURNA_Bits": [
        [
            "-",
            "\\brief TUR Numerator Actual ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "NAV:18",
            "< \\brief [17:0] Numerator Actual Value - NAV (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:14",
            "< \\brief [31:18] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_TX_BAR_Bits": [
        [
            "-",
            "\\brief Tx Buffer Add Request ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "AR0:1",
            "< \\brief [0:0] Add Request Tx Buffer 0 - AR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AR1:1",
            "< \\brief [1:1] Add Request Tx Buffer 1 - AR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AR2:1",
            "< \\brief [2:2] Add Request Tx Buffer 2 - AR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AR3:1",
            "< \\brief [3:3] Add Request Tx Buffer 3 - AR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AR4:1",
            "< \\brief [4:4] Add Request Tx Buffer 4 - AR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AR5:1",
            "< \\brief [5:5] Add Request Tx Buffer 5 - AR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AR6:1",
            "< \\brief [6:6] Add Request Tx Buffer 6 - AR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AR7:1",
            "< \\brief [7:7] Add Request Tx Buffer 7 - AR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AR8:1",
            "< \\brief [8:8] Add Request Tx Buffer 8 - AR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AR9:1",
            "< \\brief [9:9] Add Request Tx Buffer 9 - AR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AR10:1",
            "< \\brief [10:10] Add Request Tx Buffer 10 - AR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AR11:1",
            "< \\brief [11:11] Add Request Tx Buffer 11 - AR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AR12:1",
            "< \\brief [12:12] Add Request Tx Buffer 12 - AR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AR13:1",
            "< \\brief [13:13] Add Request Tx Buffer 13 - AR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AR14:1",
            "< \\brief [14:14] Add Request Tx Buffer 14 - AR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AR15:1",
            "< \\brief [15:15] Add Request Tx Buffer 15 - AR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AR16:1",
            "< \\brief [16:16] Add Request Tx Buffer 16 - AR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AR17:1",
            "< \\brief [17:17] Add Request Tx Buffer 17 - AR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AR18:1",
            "< \\brief [18:18] Add Request Tx Buffer 18 - AR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AR19:1",
            "< \\brief [19:19] Add Request Tx Buffer 19 - AR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AR20:1",
            "< \\brief [20:20] Add Request Tx Buffer 20 - AR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AR21:1",
            "< \\brief [21:21] Add Request Tx Buffer 21 - AR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AR22:1",
            "< \\brief [22:22] Add Request Tx Buffer 22 - AR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AR23:1",
            "< \\brief [23:23] Add Request Tx Buffer 23 - AR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AR24:1",
            "< \\brief [24:24] Add Request Tx Buffer 24 - AR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AR25:1",
            "< \\brief [25:25] Add Request Tx Buffer 25 - AR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AR26:1",
            "< \\brief [26:26] Add Request Tx Buffer 26 - AR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AR27:1",
            "< \\brief [27:27] Add Request Tx Buffer 27 - AR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AR28:1",
            "< \\brief [28:28] Add Request Tx Buffer 28 - AR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AR29:1",
            "< \\brief [29:29] Add Request Tx Buffer 29 - AR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AR30:1",
            "< \\brief [30:30] Add Request Tx Buffer 30 - AR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AR31:1",
            "< \\brief [31:31] Add Request Tx Buffer 31 - AR (rwh)"
        ]
    ],
    "Ifx_CAN_N_TX_BC_Bits": [
        [
            "-",
            "\\brief Tx Buffer Configuration ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:2",
            "< \\brief [1:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TBSA:14",
            "< \\brief [15:2] Tx Buffers Start Address - TBSA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDTB:6",
            "< \\brief [21:16] Number of Dedicated Transmit Buffers - NDTB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:2",
            "< \\brief [23:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TFQS:6",
            "< \\brief [29:24] Transmit FIFO/Queue Size - TFQS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TFQM:1",
            "< \\brief [30:30] Tx FIFO/Queue Mode - TFQM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_TX_BCF_Bits": [
        [
            "-",
            "\\brief Tx Buffer Cancellation Finished ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CF0:1",
            "< \\brief [0:0] Cancellation Finished Tx Buffer 0 - CF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CF1:1",
            "< \\brief [1:1] Cancellation Finished Tx Buffer 1 - CF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CF2:1",
            "< \\brief [2:2] Cancellation Finished Tx Buffer 2 - CF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CF3:1",
            "< \\brief [3:3] Cancellation Finished Tx Buffer 3 - CF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CF4:1",
            "< \\brief [4:4] Cancellation Finished Tx Buffer 4 - CF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CF5:1",
            "< \\brief [5:5] Cancellation Finished Tx Buffer 5 - CF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CF6:1",
            "< \\brief [6:6] Cancellation Finished Tx Buffer 6 - CF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CF7:1",
            "< \\brief [7:7] Cancellation Finished Tx Buffer 7 - CF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CF8:1",
            "< \\brief [8:8] Cancellation Finished Tx Buffer 8 - CF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CF9:1",
            "< \\brief [9:9] Cancellation Finished Tx Buffer 9 - CF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CF10:1",
            "< \\brief [10:10] Cancellation Finished Tx Buffer 10 - CF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CF11:1",
            "< \\brief [11:11] Cancellation Finished Tx Buffer 11 - CF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CF12:1",
            "< \\brief [12:12] Cancellation Finished Tx Buffer 12 - CF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CF13:1",
            "< \\brief [13:13] Cancellation Finished Tx Buffer 13 - CF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CF14:1",
            "< \\brief [14:14] Cancellation Finished Tx Buffer 14 - CF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CF15:1",
            "< \\brief [15:15] Cancellation Finished Tx Buffer 15 - CF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CF16:1",
            "< \\brief [16:16] Cancellation Finished Tx Buffer 16 - CF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CF17:1",
            "< \\brief [17:17] Cancellation Finished Tx Buffer 17 - CF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CF18:1",
            "< \\brief [18:18] Cancellation Finished Tx Buffer 18 - CF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CF19:1",
            "< \\brief [19:19] Cancellation Finished Tx Buffer 19 - CF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CF20:1",
            "< \\brief [20:20] Cancellation Finished Tx Buffer 20 - CF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CF21:1",
            "< \\brief [21:21] Cancellation Finished Tx Buffer 21 - CF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CF22:1",
            "< \\brief [22:22] Cancellation Finished Tx Buffer 22 - CF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CF23:1",
            "< \\brief [23:23] Cancellation Finished Tx Buffer 23 - CF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CF24:1",
            "< \\brief [24:24] Cancellation Finished Tx Buffer 24 - CF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CF25:1",
            "< \\brief [25:25] Cancellation Finished Tx Buffer 25 - CF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CF26:1",
            "< \\brief [26:26] Cancellation Finished Tx Buffer 26 - CF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CF27:1",
            "< \\brief [27:27] Cancellation Finished Tx Buffer 27 - CF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CF28:1",
            "< \\brief [28:28] Cancellation Finished Tx Buffer 28 - CF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CF29:1",
            "< \\brief [29:29] Cancellation Finished Tx Buffer 29 - CF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CF30:1",
            "< \\brief [30:30] Cancellation Finished Tx Buffer 30 - CF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CF31:1",
            "< \\brief [31:31] Cancellation Finished Tx Buffer 31 - CF (rh)"
        ]
    ],
    "Ifx_CAN_N_TX_BCIE_Bits": [
        [
            "-",
            "\\brief Tx Buffer Cancellation Finished Interrupt Enable ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFIE0:1",
            "< \\brief [0:0] Cancellation Finished Interrupt Enable Tx Buffer 0 - CFIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFIE1:1",
            "< \\brief [1:1] Cancellation Finished Interrupt Enable Tx Buffer 1 - CFIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFIE2:1",
            "< \\brief [2:2] Cancellation Finished Interrupt Enable Tx Buffer 2 - CFIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFIE3:1",
            "< \\brief [3:3] Cancellation Finished Interrupt Enable Tx Buffer 3 - CFIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFIE4:1",
            "< \\brief [4:4] Cancellation Finished Interrupt Enable Tx Buffer 4 - CFIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFIE5:1",
            "< \\brief [5:5] Cancellation Finished Interrupt Enable Tx Buffer 5 - CFIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFIE6:1",
            "< \\brief [6:6] Cancellation Finished Interrupt Enable Tx Buffer 6 - CFIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFIE7:1",
            "< \\brief [7:7] Cancellation Finished Interrupt Enable Tx Buffer 7 - CFIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFIE8:1",
            "< \\brief [8:8] Cancellation Finished Interrupt Enable Tx Buffer 8 - CFIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFIE9:1",
            "< \\brief [9:9] Cancellation Finished Interrupt Enable Tx Buffer 9 - CFIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFIE10:1",
            "< \\brief [10:10] Cancellation Finished Interrupt Enable Tx Buffer 10 - CFIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFIE11:1",
            "< \\brief [11:11] Cancellation Finished Interrupt Enable Tx Buffer 11 - CFIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFIE12:1",
            "< \\brief [12:12] Cancellation Finished Interrupt Enable Tx Buffer 12 - CFIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFIE13:1",
            "< \\brief [13:13] Cancellation Finished Interrupt Enable Tx Buffer 13 - CFIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFIE14:1",
            "< \\brief [14:14] Cancellation Finished Interrupt Enable Tx Buffer 14 - CFIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFIE15:1",
            "< \\brief [15:15] Cancellation Finished Interrupt Enable Tx Buffer 15 - CFIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFIE16:1",
            "< \\brief [16:16] Cancellation Finished Interrupt Enable Tx Buffer 16 - CFIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFIE17:1",
            "< \\brief [17:17] Cancellation Finished Interrupt Enable Tx Buffer 17 - CFIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFIE18:1",
            "< \\brief [18:18] Cancellation Finished Interrupt Enable Tx Buffer 18 - CFIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFIE19:1",
            "< \\brief [19:19] Cancellation Finished Interrupt Enable Tx Buffer 19 - CFIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFIE20:1",
            "< \\brief [20:20] Cancellation Finished Interrupt Enable Tx Buffer 20 - CFIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFIE21:1",
            "< \\brief [21:21] Cancellation Finished Interrupt Enable Tx Buffer 21 - CFIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFIE22:1",
            "< \\brief [22:22] Cancellation Finished Interrupt Enable Tx Buffer 22 - CFIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFIE23:1",
            "< \\brief [23:23] Cancellation Finished Interrupt Enable Tx Buffer 23 - CFIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFIE24:1",
            "< \\brief [24:24] Cancellation Finished Interrupt Enable Tx Buffer 24 - CFIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFIE25:1",
            "< \\brief [25:25] Cancellation Finished Interrupt Enable Tx Buffer 25 - CFIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFIE26:1",
            "< \\brief [26:26] Cancellation Finished Interrupt Enable Tx Buffer 26 - CFIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFIE27:1",
            "< \\brief [27:27] Cancellation Finished Interrupt Enable Tx Buffer 27 - CFIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFIE28:1",
            "< \\brief [28:28] Cancellation Finished Interrupt Enable Tx Buffer 28 - CFIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFIE29:1",
            "< \\brief [29:29] Cancellation Finished Interrupt Enable Tx Buffer 29 - CFIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFIE30:1",
            "< \\brief [30:30] Cancellation Finished Interrupt Enable Tx Buffer 30 - CFIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFIE31:1",
            "< \\brief [31:31] Cancellation Finished Interrupt Enable Tx Buffer 31 - CFIE (rw)"
        ]
    ],
    "Ifx_CAN_N_TX_BCR_Bits": [
        [
            "-",
            "\\brief Tx Buffer Cancellation Request ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CR0:1",
            "< \\brief [0:0] Cancellation Request Tx Buffer 0 - CR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CR1:1",
            "< \\brief [1:1] Cancellation Request Tx Buffer 1 - CR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CR2:1",
            "< \\brief [2:2] Cancellation Request Tx Buffer 2 - CR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CR3:1",
            "< \\brief [3:3] Cancellation Request Tx Buffer 3 - CR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CR4:1",
            "< \\brief [4:4] Cancellation Request Tx Buffer 4 - CR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CR5:1",
            "< \\brief [5:5] Cancellation Request Tx Buffer 5 - CR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CR6:1",
            "< \\brief [6:6] Cancellation Request Tx Buffer 6 - CR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CR7:1",
            "< \\brief [7:7] Cancellation Request Tx Buffer 7 - CR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CR8:1",
            "< \\brief [8:8] Cancellation Request Tx Buffer 8 - CR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CR9:1",
            "< \\brief [9:9] Cancellation Request Tx Buffer 9 - CR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CR10:1",
            "< \\brief [10:10] Cancellation Request Tx Buffer 10 - CR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CR11:1",
            "< \\brief [11:11] Cancellation Request Tx Buffer 11 - CR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CR12:1",
            "< \\brief [12:12] Cancellation Request Tx Buffer 12 - CR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CR13:1",
            "< \\brief [13:13] Cancellation Request Tx Buffer 13 - CR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CR14:1",
            "< \\brief [14:14] Cancellation Request Tx Buffer 14 - CR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CR15:1",
            "< \\brief [15:15] Cancellation Request Tx Buffer 15 - CR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CR16:1",
            "< \\brief [16:16] Cancellation Request Tx Buffer 16 - CR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CR17:1",
            "< \\brief [17:17] Cancellation Request Tx Buffer 17 - CR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CR18:1",
            "< \\brief [18:18] Cancellation Request Tx Buffer 18 - CR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CR19:1",
            "< \\brief [19:19] Cancellation Request Tx Buffer 19 - CR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CR20:1",
            "< \\brief [20:20] Cancellation Request Tx Buffer 20 - CR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CR21:1",
            "< \\brief [21:21] Cancellation Request Tx Buffer 21 - CR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CR22:1",
            "< \\brief [22:22] Cancellation Request Tx Buffer 22 - CR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CR23:1",
            "< \\brief [23:23] Cancellation Request Tx Buffer 23 - CR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CR24:1",
            "< \\brief [24:24] Cancellation Request Tx Buffer 24 - CR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CR25:1",
            "< \\brief [25:25] Cancellation Request Tx Buffer 25 - CR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CR26:1",
            "< \\brief [26:26] Cancellation Request Tx Buffer 26 - CR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CR27:1",
            "< \\brief [27:27] Cancellation Request Tx Buffer 27 - CR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CR28:1",
            "< \\brief [28:28] Cancellation Request Tx Buffer 28 - CR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CR29:1",
            "< \\brief [29:29] Cancellation Request Tx Buffer 29 - CR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CR30:1",
            "< \\brief [30:30] Cancellation Request Tx Buffer 30 - CR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CR31:1",
            "< \\brief [31:31] Cancellation Request Tx Buffer 31 - CR (rwh)"
        ]
    ],
    "Ifx_CAN_N_TX_BRP_Bits": [
        [
            "-",
            "\\brief Tx Buffer Request Pending ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRP0:1",
            "< \\brief [0:0] Transmission Request Pending Tx  Buffer 0 - TRP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRP1:1",
            "< \\brief [1:1] Transmission Request Pending Tx  Buffer 1 - TRP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRP2:1",
            "< \\brief [2:2] Transmission Request Pending Tx  Buffer 2 - TRP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRP3:1",
            "< \\brief [3:3] Transmission Request Pending Tx  Buffer 3 - TRP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRP4:1",
            "< \\brief [4:4] Transmission Request Pending Tx  Buffer 4 - TRP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRP5:1",
            "< \\brief [5:5] Transmission Request Pending Tx  Buffer 5 - TRP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRP6:1",
            "< \\brief [6:6] Transmission Request Pending Tx  Buffer 6 - TRP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRP7:1",
            "< \\brief [7:7] Transmission Request Pending Tx  Buffer 7 - TRP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRP8:1",
            "< \\brief [8:8] Transmission Request Pending Tx  Buffer 8 - TRP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRP9:1",
            "< \\brief [9:9] Transmission Request Pending Tx  Buffer 9 - TRP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRP10:1",
            "< \\brief [10:10] Transmission Request Pending Tx  Buffer 10 - TRP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRP11:1",
            "< \\brief [11:11] Transmission Request Pending Tx  Buffer 11 - TRP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRP12:1",
            "< \\brief [12:12] Transmission Request Pending Tx  Buffer 12 - TRP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRP13:1",
            "< \\brief [13:13] Transmission Request Pending Tx  Buffer 13 - TRP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRP14:1",
            "< \\brief [14:14] Transmission Request Pending Tx  Buffer 14 - TRP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRP15:1",
            "< \\brief [15:15] Transmission Request Pending Tx  Buffer 15 - TRP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRP16:1",
            "< \\brief [16:16] Transmission Request Pending Tx  Buffer 16 - TRP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRP17:1",
            "< \\brief [17:17] Transmission Request Pending Tx  Buffer 17 - TRP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRP18:1",
            "< \\brief [18:18] Transmission Request Pending Tx  Buffer 18 - TRP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRP19:1",
            "< \\brief [19:19] Transmission Request Pending Tx  Buffer 19 - TRP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRP20:1",
            "< \\brief [20:20] Transmission Request Pending Tx  Buffer 20 - TRP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRP21:1",
            "< \\brief [21:21] Transmission Request Pending Tx  Buffer 21 - TRP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRP22:1",
            "< \\brief [22:22] Transmission Request Pending Tx  Buffer 22 - TRP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRP23:1",
            "< \\brief [23:23] Transmission Request Pending Tx  Buffer 23 - TRP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRP24:1",
            "< \\brief [24:24] Transmission Request Pending Tx  Buffer 24 - TRP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRP25:1",
            "< \\brief [25:25] Transmission Request Pending Tx  Buffer 25 - TRP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRP26:1",
            "< \\brief [26:26] Transmission Request Pending Tx  Buffer 26 - TRP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRP27:1",
            "< \\brief [27:27] Transmission Request Pending Tx  Buffer 27 - TRP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRP28:1",
            "< \\brief [28:28] Transmission Request Pending Tx  Buffer 28 - TRP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRP29:1",
            "< \\brief [29:29] Transmission Request Pending Tx  Buffer 29 - TRP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRP30:1",
            "< \\brief [30:30] Transmission Request Pending Tx  Buffer 30 - TRP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRP31:1",
            "< \\brief [31:31] Transmission Request Pending Tx  Buffer 31 - TRP (rh)"
        ]
    ],
    "Ifx_CAN_N_TX_BTIE_Bits": [
        [
            "-",
            "\\brief Tx Buffer Transmission Interrupt Enable ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIE0:1",
            "< \\brief [0:0] Transmission Interrupt Enable Tx Buffer 0 - TIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIE1:1",
            "< \\brief [1:1] Transmission Interrupt Enable Tx Buffer 1 - TIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIE2:1",
            "< \\brief [2:2] Transmission Interrupt Enable Tx Buffer 2 - TIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIE3:1",
            "< \\brief [3:3] Transmission Interrupt Enable Tx Buffer 3 - TIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIE4:1",
            "< \\brief [4:4] Transmission Interrupt Enable Tx Buffer 4 - TIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIE5:1",
            "< \\brief [5:5] Transmission Interrupt Enable Tx Buffer 5 - TIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIE6:1",
            "< \\brief [6:6] Transmission Interrupt Enable Tx Buffer 6 - TIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIE7:1",
            "< \\brief [7:7] Transmission Interrupt Enable Tx Buffer 7 - TIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIE8:1",
            "< \\brief [8:8] Transmission Interrupt Enable Tx Buffer 8 - TIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIE9:1",
            "< \\brief [9:9] Transmission Interrupt Enable Tx Buffer 9 - TIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIE10:1",
            "< \\brief [10:10] Transmission Interrupt Enable Tx Buffer 10 - TIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIE11:1",
            "< \\brief [11:11] Transmission Interrupt Enable Tx Buffer 11 - TIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIE12:1",
            "< \\brief [12:12] Transmission Interrupt Enable Tx Buffer 12 - TIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIE13:1",
            "< \\brief [13:13] Transmission Interrupt Enable Tx Buffer 13 - TIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIE14:1",
            "< \\brief [14:14] Transmission Interrupt Enable Tx Buffer 14 - TIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIE15:1",
            "< \\brief [15:15] Transmission Interrupt Enable Tx Buffer 15 - TIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIE16:1",
            "< \\brief [16:16] Transmission Interrupt Enable Tx Buffer 16 - TIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIE17:1",
            "< \\brief [17:17] Transmission Interrupt Enable Tx Buffer 17 - TIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIE18:1",
            "< \\brief [18:18] Transmission Interrupt Enable Tx Buffer 18 - TIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIE19:1",
            "< \\brief [19:19] Transmission Interrupt Enable Tx Buffer 19 - TIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIE20:1",
            "< \\brief [20:20] Transmission Interrupt Enable Tx Buffer 20 - TIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIE21:1",
            "< \\brief [21:21] Transmission Interrupt Enable Tx Buffer 21 - TIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIE22:1",
            "< \\brief [22:22] Transmission Interrupt Enable Tx Buffer 22 - TIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIE23:1",
            "< \\brief [23:23] Transmission Interrupt Enable Tx Buffer 23 - TIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIE24:1",
            "< \\brief [24:24] Transmission Interrupt Enable Tx Buffer 24 - TIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIE25:1",
            "< \\brief [25:25] Transmission Interrupt Enable Tx Buffer 25 - TIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIE26:1",
            "< \\brief [26:26] Transmission Interrupt Enable Tx Buffer 26 - TIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIE27:1",
            "< \\brief [27:27] Transmission Interrupt Enable Tx Buffer 27 - TIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIE28:1",
            "< \\brief [28:28] Transmission Interrupt Enable Tx Buffer 28 - TIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIE29:1",
            "< \\brief [29:29] Transmission Interrupt Enable Tx Buffer 29 - TIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIE30:1",
            "< \\brief [30:30] Transmission Interrupt Enable Tx Buffer 30 - TIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIE31:1",
            "< \\brief [31:31] Transmission Interrupt Enable Tx Buffer 31 - TIE (rw)"
        ]
    ],
    "Ifx_CAN_N_TX_BTO_Bits": [
        [
            "-",
            "\\brief Tx Buffer Transmission Occurred ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TO0:1",
            "< \\brief [0:0] Transmission Occurred Tx Buffer 0 - TO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TO1:1",
            "< \\brief [1:1] Transmission Occurred Tx Buffer 1 - TO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TO2:1",
            "< \\brief [2:2] Transmission Occurred Tx Buffer 2 - TO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TO3:1",
            "< \\brief [3:3] Transmission Occurred Tx Buffer 3 - TO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TO4:1",
            "< \\brief [4:4] Transmission Occurred Tx Buffer 4 - TO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TO5:1",
            "< \\brief [5:5] Transmission Occurred Tx Buffer 5 - TO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TO6:1",
            "< \\brief [6:6] Transmission Occurred Tx Buffer 6 - TO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TO7:1",
            "< \\brief [7:7] Transmission Occurred Tx Buffer 7 - TO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TO8:1",
            "< \\brief [8:8] Transmission Occurred Tx Buffer 8 - TO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TO9:1",
            "< \\brief [9:9] Transmission Occurred Tx Buffer 9 - TO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TO10:1",
            "< \\brief [10:10] Transmission Occurred Tx Buffer 10 - TO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TO11:1",
            "< \\brief [11:11] Transmission Occurred Tx Buffer 11 - TO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TO12:1",
            "< \\brief [12:12] Transmission Occurred Tx Buffer 12 - TO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TO13:1",
            "< \\brief [13:13] Transmission Occurred Tx Buffer 13 - TO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TO14:1",
            "< \\brief [14:14] Transmission Occurred Tx Buffer 14 - TO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TO15:1",
            "< \\brief [15:15] Transmission Occurred Tx Buffer 15 - TO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TO16:1",
            "< \\brief [16:16] Transmission Occurred Tx Buffer 16 - TO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TO17:1",
            "< \\brief [17:17] Transmission Occurred Tx Buffer 17 - TO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TO18:1",
            "< \\brief [18:18] Transmission Occurred Tx Buffer 18 - TO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TO19:1",
            "< \\brief [19:19] Transmission Occurred Tx Buffer 19 - TO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TO20:1",
            "< \\brief [20:20] Transmission Occurred Tx Buffer 20 - TO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TO21:1",
            "< \\brief [21:21] Transmission Occurred Tx Buffer 21 - TO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TO22:1",
            "< \\brief [22:22] Transmission Occurred Tx Buffer 22 - TO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TO23:1",
            "< \\brief [23:23] Transmission Occurred Tx Buffer 23 - TO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TO24:1",
            "< \\brief [24:24] Transmission Occurred Tx Buffer 24 - TO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TO25:1",
            "< \\brief [25:25] Transmission Occurred Tx Buffer 25 - TO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TO26:1",
            "< \\brief [26:26] Transmission Occurred Tx Buffer 26 - TO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TO27:1",
            "< \\brief [27:27] Transmission Occurred Tx Buffer 27 - TO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TO28:1",
            "< \\brief [28:28] Transmission Occurred Tx Buffer 28 - TO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TO29:1",
            "< \\brief [29:29] Transmission Occurred Tx Buffer 29 - TO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TO30:1",
            "< \\brief [30:30] Transmission Occurred Tx Buffer 30 - TO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TO31:1",
            "< \\brief [31:31] Transmission Occurred Tx Buffer 31 - TO (rh)"
        ]
    ],
    "Ifx_CAN_N_TX_EFA_Bits": [
        [
            "-",
            "\\brief Tx Event FIFO Acknowledge ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EFAI:5",
            "< \\brief [4:0] Event FIFO Acknowledge Index - EFAI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:27",
            "< \\brief [31:5] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_TX_EFC_Bits": [
        [
            "-",
            "\\brief Tx Event FIFO Configuration ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:2",
            "< \\brief [1:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EFSA:14",
            "< \\brief [15:2] Event FIFO Start Address - EFSA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EFS:6",
            "< \\brief [21:16] Event FIFO Size - EFS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:2",
            "< \\brief [23:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EFWM:6",
            "< \\brief [29:24] Event FIFO Watermark - EFWM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_TX_EFS_Bits": [
        [
            "-",
            "\\brief Tx Event FIFO Status ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EFFL:6",
            "< \\brief [5:0] Event FIFO Fill Level - EFFL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:2",
            "< \\brief [7:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EFGI:5",
            "< \\brief [12:8] Event FIFO Get Index - EFGI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:3",
            "< \\brief [15:13] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EFPI:5",
            "< \\brief [20:16] Event FIFO Put Index - EFPI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:3",
            "< \\brief [23:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EFF:1",
            "< \\brief [24:24] Event FIFO Full - EFF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEFL:1",
            "< \\brief [25:25] Tx Event FIFO Element Lost - TEFL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:6",
            "< \\brief [31:26] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_TX_ESC_Bits": [
        [
            "-",
            "\\brief Tx Buffer Element Size Configuration ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TBDS:3",
            "< \\brief [2:0] Tx Buffer Data Field Size - TBDS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:29",
            "< \\brief [31:3] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_TX_FQS_Bits": [
        [
            "-",
            "\\brief Tx FIFO/Queue Status ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TFFL:6",
            "< \\brief [5:0] Tx FIFO Free Level - TFFL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:2",
            "< \\brief [7:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TFGI:5",
            "< \\brief [12:8] Tx FIFO Get Index - TFGI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:3",
            "< \\brief [15:13] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TFQPI:5",
            "< \\brief [20:16] Tx FIFO/Queue Put Index - TFQPI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TFQF:1",
            "< \\brief [21:21] Tx FIFO/Queue Full - TFQF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:10",
            "< \\brief [31:22] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_XIDAM_Bits": [
        [
            "-",
            "\\brief Extended ID AND Mask ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EIDM:29",
            "< \\brief [28:0] Extended ID Mask - EIDM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:3",
            "< \\brief [31:29] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_N_XIDFC_Bits": [
        [
            "-",
            "\\brief Extended ID Filter Configuration ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:2",
            "< \\brief [1:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FLESA:14",
            "< \\brief [15:2] Filter List Extended Start Address - FLESA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LSE:7",
            "< \\brief [22:16] List Size Extended - LSE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:9",
            "< \\brief [31:23] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_OCS_Bits": [
        [
            "-",
            "\\brief OCDS Control and Status",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TGS:2",
            "< \\brief [1:0] Trigger Set for OTGB0/1 - TGS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TGB:1",
            "< \\brief [2:2] OTGB0/1 Bus Select - TGB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TG_P:1",
            "< \\brief [3:3] TGS, TGB Write Protection - TG_P (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:20",
            "< \\brief [23:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUS:4",
            "< \\brief [27:24] OCDS Suspend Control - SUS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUS_P:1",
            "< \\brief [28:28] SUS Write Protection - SUS_P (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUSSTA:1",
            "< \\brief [29:29] Suspend State - SUSSTA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_R0_Bits": [
        [
            "-",
            "\\brief Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ID:29",
            "< \\brief [28:0] Identifier (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RTR:1",
            "< \\brief [29:29] Remote Transmission Request (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "XTD:1",
            "< \\brief [30:30] Extended Identifier (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESI:1",
            "< \\brief [31:31] Error State Indicator (rwh)"
        ]
    ],
    "Ifx_CAN_R1_Bits": [
        [
            "-",
            "\\brief Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXTS:16",
            "< \\brief [15:0] Rx Timestamp (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DLC:4",
            "< \\brief [19:16] Data Length Code (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BRS:1",
            "< \\brief [20:20] Bit Rate Switch (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FDF:1",
            "< \\brief [21:21] Frame Data Format (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:2",
            "< \\brief [23:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FIDX:7",
            "< \\brief [30:24] Filter Index (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ANMF:1",
            "< \\brief [31:31] Accepted Non-matching Frame (rwh)"
        ]
    ],
    "Ifx_CAN_STDMSG_S0_Bits": [
        [
            "-",
            "\\brief Standard Message 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SFID2:11",
            "< \\brief [10:0] Standard Filter ID 2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:5",
            "< \\brief [15:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SFID1:11",
            "< \\brief [26:16] Standard Filter ID 1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SFEC:3",
            "< \\brief [29:27] Standard Filter Element Configuration (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SFT:2",
            "< \\brief [31:30] Standard Filter Type (rw)"
        ]
    ],
    "Ifx_CAN_TRIGMSG_TM0_Bits": [
        [
            "-",
            "\\brief Trigger Memory Element 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TYPE:4",
            "< \\brief [3:0] Trigger Type (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TMEX:1",
            "< \\brief [4:4] Time Mark Event External (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TMIN:1",
            "< \\brief [5:5] Time Mark Event Internal (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:2",
            "< \\brief [7:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CC:7",
            "< \\brief [14:8] Cycle Code (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TM:16",
            "< \\brief [31:16] Time Mark (rw)"
        ]
    ],
    "Ifx_CAN_TRIGMSG_TM1_Bits": [
        [
            "-",
            "\\brief",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSC:3",
            "< \\brief [2:0] Message Status Count - MSC (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:13",
            "< \\brief [15:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MMR:7",
            "< \\brief [22:16] Message Number - MMR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FTYPE:1",
            "< \\brief [23:23] Filter Type - FTYPE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_CAN_TXEVENT_E0_Bits": [
        [
            "-",
            "\\brief Event 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ID:29",
            "< \\brief [28:0] Identifier (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RTR:1",
            "< \\brief [29:29] Remote Transmission Request (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "XTD:1",
            "< \\brief [30:30] Extended Identifier (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESI:1",
            "< \\brief [31:31] Error State Indicator (rwh)"
        ]
    ],
    "Ifx_CAN_TXEVENT_E1_Bits": [
        [
            "-",
            "\\brief Event 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXTS:16",
            "< \\brief [15:0] Tx Timestamp (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DLC:4",
            "< \\brief [19:16] Data Length Code (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BRS:1",
            "< \\brief [20:20] Bit Rate Switch (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FDF:1",
            "< \\brief [21:21] FD Format (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ET:2",
            "< \\brief [23:22] Event Type (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MM:8",
            "< \\brief [31:24] Message Marker (rwh)"
        ]
    ],
    "Ifx_CAN_TXMSG_DB_Bits": [
        [
            "-",
            "\\brief Data Byte m",
            "-"
        ],
        [
            "Ifx_UReg_8Bit",
            "DB:8",
            "< \\brief [7:0] Data Byte m (rw)"
        ]
    ],
    "Ifx_CAN_TXMSG_T0_Bits": [
        [
            "-",
            "\\brief Transmit Buffer 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ID:29",
            "< \\brief [28:0] Identifier (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RTR:1",
            "< \\brief [29:29] Remote Transmission Request (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "XTD:1",
            "< \\brief [30:30] Extended Identifier (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESI:1",
            "< \\brief [31:31] Error State Indicator (rw)"
        ]
    ],
    "Ifx_CAN_TXMSG_T1_Bits": [
        [
            "-",
            "\\brief Transmit Buffer 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:16",
            "< \\brief [15:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DLC:4",
            "< \\brief [19:16] Data Length Code (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BRS:1",
            "< \\brief [20:20] Bit Rate Switching (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FDF:1",
            "< \\brief [21:21] FD Format (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:1",
            "< \\brief [22:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EFC:1",
            "< \\brief [23:23] Event FIFO Control (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MM:8",
            "< \\brief [31:24] Message Marker (rw)"
        ]
    ],
    "CCR": [
        [
            "-",
            "\\brief NT object",
            "-"
        ]
    ],
    "F0C": [
        [
            "-",
            "\\brief RX object",
            "-"
        ]
    ],
    "BC": [
        [
            "-",
            "\\brief TX object",
            "-"
        ]
    ],
    "TMC": [
        [
            "-",
            "\\brief TT object",
            "-"
        ]
    ],
    "ACCENNODE0": [
        [
            "-",
            "\\brief N object",
            "-"
        ]
    ],
    "Ifx_CAN_STDMSG": [
        [
            "-",
            "\\brief STDMSG object",
            "-"
        ],
        [
            "Ifx_CAN_STDMSG_S0",
            "S0",
            "< \\brief 0, Standard Message 0"
        ]
    ],
    "Ifx_CAN_EXTMSG": [
        [
            "-",
            "\\brief EXTMSG object",
            "-"
        ],
        [
            "Ifx_CAN_EXTMSG_F0",
            "F0",
            "< \\brief 0, Filter Element 0"
        ],
        [
            "Ifx_CAN_EXTMSG_F1",
            "F1",
            "< \\brief 4, Filter Element 1"
        ]
    ],
    "Ifx_CAN_RXMSG": [
        [
            "-",
            "\\brief RXMSG object",
            "-"
        ],
        [
            "Ifx_CAN_R0",
            "R0",
            "< \\brief 0, Register 0"
        ],
        [
            "Ifx_CAN_R1",
            "R1",
            "< \\brief 4, Register 1"
        ],
        [
            "Ifx_CAN_DB",
            "DB[64]",
            "< \\brief 8, Data Byte m"
        ]
    ],
    "Ifx_CAN_TXEVENT": [
        [
            "-",
            "\\brief TXEVENT object",
            "-"
        ],
        [
            "Ifx_CAN_TXEVENT_E0",
            "E0",
            "< \\brief 0, Event 0"
        ],
        [
            "Ifx_CAN_TXEVENT_E1",
            "E1",
            "< \\brief 4, Event 1"
        ]
    ],
    "Ifx_CAN_TXMSG": [
        [
            "-",
            "\\brief TXMSG object",
            "-"
        ],
        [
            "Ifx_CAN_TXMSG_T0",
            "T0",
            "< \\brief 0, Transmit Buffer 0"
        ],
        [
            "Ifx_CAN_TXMSG_T1",
            "T1",
            "< \\brief 4, Transmit Buffer 1"
        ],
        [
            "Ifx_CAN_TXMSG_DB",
            "DB[64]",
            "< \\brief 8, Data Byte m"
        ]
    ],
    "Ifx_CAN_TRIGMSG": [
        [
            "-",
            "\\brief TRIGMSG object",
            "-"
        ],
        [
            "Ifx_CAN_TRIGMSG_TM0",
            "TM0",
            "< \\brief 0, Trigger Memory Element 0"
        ],
        [
            "Ifx_CAN_TRIGMSG_TM1",
            "TM1",
            "< \\brief 4,"
        ]
    ],
    "Ifx_CAN": [
        [
            "-",
            "\\brief CAN object",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RAM[8192]",
            "< \\brief 0, Embedded SRAM for messages"
        ],
        [
            "Ifx_CAN_CLC",
            "CLC",
            "< \\brief 8000, CAN Clock Control Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_8004[4]",
            "< \\brief 8004, \\internal Reserved"
        ],
        [
            "Ifx_CAN_ID",
            "ID",
            "< \\brief 8008, Module Identification Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_800C[36]",
            "< \\brief 800C, \\internal Reserved"
        ],
        [
            "Ifx_CAN_MCR",
            "MCR",
            "< \\brief 8030, Module Control Register"
        ],
        [
            "Ifx_CAN_BUFADR",
            "BUFADR",
            "< \\brief 8034, Buffer receive address and transmit address"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_8038[8]",
            "< \\brief 8038, \\internal Reserved"
        ],
        [
            "Ifx_CAN_MECR",
            "MECR",
            "< \\brief 8040, Measure Control Register"
        ],
        [
            "Ifx_CAN_MESTAT",
            "MESTAT",
            "< \\brief 8044, Measure Status Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_8048[148]",
            "< \\brief 8048, \\internal Reserved"
        ],
        [
            "Ifx_CAN_ACCENCTR0",
            "ACCENCTR0",
            "< \\brief 80DC, Access Enable Register Control 0"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_80E0[8]",
            "< \\brief 80E0, \\internal Reserved"
        ],
        [
            "Ifx_CAN_OCS",
            "OCS",
            "< \\brief 80E8, OCDS Control and Status"
        ],
        [
            "Ifx_CAN_KRSTCLR",
            "KRSTCLR",
            "< \\brief 80EC, Kernel Reset Status Clear Register"
        ],
        [
            "Ifx_CAN_KRST1",
            "KRST1",
            "< \\brief 80F0, Kernel Reset Register 1"
        ],
        [
            "Ifx_CAN_KRST0",
            "KRST0",
            "< \\brief 80F4, Kernel Reset Register 0"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_80F8[4]",
            "< \\brief 80F8, \\internal Reserved"
        ],
        [
            "Ifx_CAN_ACCEN0",
            "ACCEN0",
            "< \\brief 80FC, Access Enable Register 0"
        ],
        [
            "Ifx_CAN_N",
            "N[4]",
            "< \\brief 8100,"
        ]
    ],
    "Ifx_CBS_ACCEN0_Bits": [
        [
            "-",
            "\\brief Access Enable Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw)"
        ]
    ],
    "Ifx_CBS_ACCEN1_Bits": [
        [
            "-",
            "\\brief Access Enable Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:32",
            "< \\brief [31:0] \\internal Reserved"
        ]
    ],
    "Ifx_CBS_COMDATA_Bits": [
        [
            "-",
            "\\brief Communication Mode Data Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DATA:32",
            "< \\brief [31:0] Read/Write Data - DATA (rw)"
        ]
    ],
    "Ifx_CBS_ICTSA_Bits": [
        [
            "-",
            "\\brief Internally Controlled Trace Source Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ADDR:32",
            "< \\brief [31:0] Source Address - ADDR (rw)"
        ]
    ],
    "Ifx_CBS_ICTTA_Bits": [
        [
            "-",
            "\\brief Internally Controlled Trace Destination Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ADDR:32",
            "< \\brief [31:0] Destination Address - ADDR (rw)"
        ]
    ],
    "Ifx_CBS_IFSA_Bits": [
        [
            "-",
            "\\brief IFS Address Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ADDR:32",
            "< \\brief [31:0] Address for FI/SI Accesses - ADDR (rw)"
        ]
    ],
    "Ifx_CBS_IFSC_Bits": [
        [
            "-",
            "\\brief IFS Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "GO:1",
            "< \\brief [0:0] Injection Trigger - GO (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OTGS:1",
            "< \\brief [1:1] Injection Trigger by OTGS - OTGS (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MODE:1",
            "< \\brief [2:2] Stress or Fault Injection Mode - MODE (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PRIO:1",
            "< \\brief [3:3] Bus Master Priority - PRIO (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_4:4",
            "< \\brief [7:4] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "RSREP:4",
            "< \\brief [11:8] Read Stress Repetitions (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "BM0:2",
            "< \\brief [17:16] Fault Injection Bit Manipulation - BM0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "BM1:2",
            "< \\brief [19:18] Fault Injection Bit Manipulation - BM1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "BM2:2",
            "< \\brief [21:20] Fault Injection Bit Manipulation - BM2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "BM3:2",
            "< \\brief [23:22] Fault Injection Bit Manipulation - BM3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "BM4:2",
            "< \\brief [25:24] Fault Injection Bit Manipulation - BM4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "BM5:2",
            "< \\brief [27:26] Fault Injection Bit Manipulation - BM5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "BM6:2",
            "< \\brief [29:28] Fault Injection Bit Manipulation - BM6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "BM7:2",
            "< \\brief [31:30] Fault Injection Bit Manipulation - BM7 (rw)"
        ]
    ],
    "Ifx_CBS_INTMOD_Bits": [
        [
            "-",
            "\\brief Internal Mode Status and Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "SET_CRS:1",
            "< \\brief [0:0] Set Read Sync Flag - SET_CRS (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SET_CWS:1",
            "< \\brief [1:1] Set Write Sync Flag - SET_CWS (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SET_CS:1",
            "< \\brief [2:2] Set Communication Synchronization Flag - SET_CS (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLR_CS:1",
            "< \\brief [3:3] Clear Communication Synchronization Flag - CLR_CS (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CHANNEL_P:1",
            "< \\brief [4:4] CHANNEL Write Protection - CHANNEL_P (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CHANNEL:3",
            "< \\brief [7:5] Channel Indication - CHANNEL (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_8:8",
            "< \\brief [15:8] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "SET_INT_MOD:1",
            "< \\brief [16:16] Enter Internal Mode - SET_INT_MOD (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_17:1",
            "< \\brief [17:17] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "SET_INT_TRC:1",
            "< \\brief [18:18] Enable Internally Controlled Triggered Transfer - SET_INT_TRC (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLR_INT_TRC:1",
            "< \\brief [19:19] Disable Internally Controlled Triggered Transfer - CLR_INT_TRC (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRC_MOD_P:1",
            "< \\brief [20:20] TRC_MOD Write Protection - TRC_MOD_P (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRC_MOD:2",
            "< \\brief [22:21] Data Size Definition for Triggered Transfer - TRC_MOD (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_23:1",
            "< \\brief [23:23] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "INT_MOD:1",
            "< \\brief [24:24] Internal Mode Enabled Flag - INT_MOD (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "INT_TRC:1",
            "< \\brief [25:25] Internally Controlled Triggered Transfer Enable - INT_TRC (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_26:6",
            "< \\brief [31:26] \\internal Reserved"
        ]
    ],
    "Ifx_CBS_IOSR_Bits": [
        [
            "-",
            "\\brief IOClientStatus and Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:4",
            "< \\brief [3:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "CRSYNC:1",
            "< \\brief [4:4] Communication Mode Read Sync Flag - CRSYNC (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CWSYNC:1",
            "< \\brief [5:5] Communication Mode Write Sync Flag - CWSYNC (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CW_ACK:1",
            "< \\brief [6:6] Communication Mode Write Acknowledge - CW_ACK (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "COM_SYNC:1",
            "< \\brief [7:7] Communication Mode Synchronization Flag - COM_SYNC (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "HOSTED:1",
            "< \\brief [8:8] Tool Interface in Use - HOSTED (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_9:3",
            "< \\brief [11:9] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "CHANNEL:3",
            "< \\brief [14:12] Channel Indication - CHANNEL (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_15:17",
            "< \\brief [31:15] \\internal Reserved"
        ]
    ],
    "Ifx_CBS_JDPID_Bits": [
        [
            "-",
            "\\brief Module Identification Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_REV:8",
            "< \\brief [7:0] Module Revision - MOD_REV (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_TYPE:8",
            "< \\brief [15:8] Module Type - MOD_TYPE (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_NUMBER:16",
            "< \\brief [31:16] Module Number - MOD_NUMBER (r)"
        ]
    ],
    "Ifx_CBS_JTAGID_Bits": [
        [
            "-",
            "\\brief JTAGDevice Identification Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "JTAG_ID:32",
            "< \\brief [31:0] JTAGDevice ID - JTAG_ID (rw)"
        ]
    ],
    "Ifx_CBS_OCNTRL_Bits": [
        [
            "-",
            "\\brief OSCU Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "OC0_P:1",
            "< \\brief [0:0] OC0 Write Protection - OC0_P (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OC0:1",
            "< \\brief [1:1] Set/Clear OCDS Control Bits Bus Domain - OC0 (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OC1_P:1",
            "< \\brief [2:2] OC1 Write Protection - OC1_P (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OC1:1",
            "< \\brief [3:3] Set/Clear OCDS Control Bits Bus Domain - OC1 (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OC2_P:1",
            "< \\brief [4:4] OC2 Write Protection - OC2_P (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OC2:1",
            "< \\brief [5:5] Set/Clear OCDS Control Bits Bus Domain - OC2 (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OC3_P:1",
            "< \\brief [6:6] OC3 Write Protection - OC3_P (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OC3:1",
            "< \\brief [7:7] Set/Clear OCDS Control Bits Bus Domain - OC3 (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OC4_P:1",
            "< \\brief [8:8] OC4 Write Protection - OC4_P (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OC4:1",
            "< \\brief [9:9] Set/Clear OCDS Control Bits Bus Domain - OC4 (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OC5_P:1",
            "< \\brief [10:10] OC5 Write Protection - OC5_P (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OC5:1",
            "< \\brief [11:11] Set/Clear OCDS Control Bits Bus Domain - OC5 (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WDTSUS_P:1",
            "< \\brief [12:12] WDTSUS Write Protection - WDTSUS_P (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WDTSUS:1",
            "< \\brief [13:13] Set/Clear Watchdog Timer Suspension Control - WDTSUS (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "STABLE_P:1",
            "< \\brief [14:14] STABLE Write Protection - STABLE_P (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "STABLE:1",
            "< \\brief [15:15] InitializeApplication ResetIndication - STABLE (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OJC0_P:1",
            "< \\brief [16:16] OJC0 Write Protection - OJC0_P (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OJC0:1",
            "< \\brief [17:17] Set/Clear OCDS Control Bits IOClient Domain - OJC0 (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OJC1_P:1",
            "< \\brief [18:18] OJC1 Write Protection - OJC1_P (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OJC1:1",
            "< \\brief [19:19] Set/Clear OCDS Control Bits IOClient Domain - OJC1 (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OJC2_P:1",
            "< \\brief [20:20] OJC2 Write Protection - OJC2_P (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OJC2:1",
            "< \\brief [21:21] Set/Clear OCDS Control Bits IOClient Domain - OJC2 (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OJC3_P:1",
            "< \\brief [22:22] OJC3 Write Protection - OJC3_P (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OJC3:1",
            "< \\brief [23:23] Set/Clear OCDS Control Bits IOClient Domain - OJC3 (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OJC4_P:1",
            "< \\brief [24:24] OJC4 Write Protection - OJC4_P (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OJC4:1",
            "< \\brief [25:25] Set/Clear OCDS Control Bits IOClient Domain - OJC4 (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OJC5_P:1",
            "< \\brief [26:26] OJC5 Write Protection - OJC5_P (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OJC5:1",
            "< \\brief [27:27] Set/Clear OCDS Control Bits IOClient Domain - OJC5 (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OJC6_P:1",
            "< \\brief [28:28] OJC6 Write Protection - OJC6_P (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OJC6:1",
            "< \\brief [29:29] Set/Clear OCDS Control Bits IOClient Domain - OJC6 (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OJC7_P:1",
            "< \\brief [30:30] OJC7 Write Protection - OJC7_P (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OJC7:1",
            "< \\brief [31:31] Set/Clear OCDS Control Bits IOClient Domain - OJC7 (w)"
        ]
    ],
    "Ifx_CBS_OEC_Bits": [
        [
            "-",
            "\\brief OCDS Enable Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "PAT:8",
            "< \\brief [7:0] OCDS Enabling Pattern - PAT (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DS:1",
            "< \\brief [8:8] Disable OCDS - DS (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OCO:1",
            "< \\brief [9:9] OCDS Clock Off - OCO (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_10:6",
            "< \\brief [15:10] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "IF_LCK_P:1",
            "< \\brief [16:16] IF_LCK Write Protection - IF_LCK_P (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IF_LCK:1",
            "< \\brief [17:17] Set/Clear Interface Locked Indication - IF_LCK (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AUT_OK_P:1",
            "< \\brief [18:18] AUT_OK Write Protection - AUT_OK_P (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AUT_OK:1",
            "< \\brief [19:19] Set/Clear the Authorization OK Indication - AUT_OK (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_20:12",
            "< \\brief [31:20] \\internal Reserved"
        ]
    ],
    "Ifx_CBS_OIFM_Bits": [
        [
            "-",
            "\\brief OCDS Interface Mode Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DAPMODE:3",
            "< \\brief [2:0] DAPInterface Mode - DAPMODE (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DAPRST:1",
            "< \\brief [3:3] DAPProtocol Clear - DAPRST (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_4:4",
            "< \\brief [7:4] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "F_JTAG:1",
            "< \\brief [8:8] Forced JTAG Mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "N_JTAG:1",
            "< \\brief [9:9] No Switch to JTAG (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_10:2",
            "< \\brief [11:10] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "PADCTL:2",
            "< \\brief [13:12] Pad Control for Debug Interface Pins (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PADCTLI:2",
            "< \\brief [15:14] Pad input threshold control for Debug Interface Pins (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CBS_OSTATE_Bits": [
        [
            "-",
            "\\brief OSCUStatus Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "OEN:1",
            "< \\brief [0:0] OCDS Enabled Flag - OEN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OC0:1",
            "< \\brief [1:1] OCDS Control Bits System Bus Domain - OC0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OC1:1",
            "< \\brief [2:2] OCDS Control Bits System Bus Domain - OC1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OC2:1",
            "< \\brief [3:3] OCDS Control Bits System Bus Domain - OC2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENIDIS:1",
            "< \\brief [4:4] OCDS ENDINIT Protection Override - ENIDIS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EECTRC:1",
            "< \\brief [5:5] On Chip Trace Enable - EECTRC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EECDIS:1",
            "< \\brief [6:6] Emulation Logic Disable - EECDIS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WDTSUS:1",
            "< \\brief [7:7] Control of Watchdog Timer (WDT) Suspension - WDTSUS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HARR:1",
            "< \\brief [8:8] Halt after Reset Request - HARR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OJC1:1",
            "< \\brief [9:9] OCDS Control Bits IOClient Domain OJC1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OJC2:1",
            "< \\brief [10:10] OCDS Control Bits IOClient Domain OJC2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OJC3:1",
            "< \\brief [11:11] OCDS Control Bits IOClient Domain OJC3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSTCL0:1",
            "< \\brief [12:12] OCDS System Reset Request - RSTCL0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSTCL1:1",
            "< \\brief [13:13] OCDS Debug Reset Request - RSTCL1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OJC6:1",
            "< \\brief [14:14] OCDS Control Bits IOClient Domain OJC6 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSTCL3:1",
            "< \\brief [15:15] OCDS Application Reset Request - RSTCL3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IF_LCK:1",
            "< \\brief [16:16] Interface Locked Indication - IF_LCK (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AUT_OK:1",
            "< \\brief [17:17] Authorization OK Indication - AUT_OK (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STABLE:1",
            "< \\brief [18:18] Application Reset Indication - STABLE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OCO:1",
            "< \\brief [19:19] OCDS debug resource Clock On Indication - OCO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:12",
            "< \\brief [31:20] \\internal Reserved"
        ]
    ],
    "Ifx_CBS_TCCB_Bits": [
        [
            "-",
            "\\brief TG Capture for Cores - BRKOUT",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "C0:1",
            "< \\brief [0:0] Capture of BRKOUT Signal of CPU0 - C0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "C1:1",
            "< \\brief [1:1] Capture of BRKOUT Signal of CPU1 - C1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "C2:1",
            "< \\brief [2:2] Capture of BRKOUT Signal of CPU2 - C2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "C3:1",
            "< \\brief [3:3] Capture of BRKOUT Signal of CPU3 - C3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "C4:1",
            "< \\brief [4:4] Capture of BRKOUT Signal of CPU4 - C4 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "C5:1",
            "< \\brief [5:5] Capture of BRKOUT Signal of CPU5 - C5 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:25",
            "< \\brief [30:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM:1",
            "< \\brief [31:31] Capture of BRKOUT Signal ofHSM - HSM (rh)"
        ]
    ],
    "Ifx_CBS_TCCH_Bits": [
        [
            "-",
            "\\brief TG Capture for Cores - HALT",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "C0:1",
            "< \\brief [0:0] Capture of HALT Signal of CPU0 - C0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "C1:1",
            "< \\brief [1:1] Capture of HALT Signal of CPU1 - C1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "C2:1",
            "< \\brief [2:2] Capture of HALT Signal of CPU2 - C2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "C3:1",
            "< \\brief [3:3] Capture of HALT Signal of CPU3 - C3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "C4:1",
            "< \\brief [4:4] Capture of HALT Signal of CPU4 - C4 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "C5:1",
            "< \\brief [5:5] Capture of HALT Signal of CPU5 - C5 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:25",
            "< \\brief [30:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM:1",
            "< \\brief [31:31] Capture of HALT Signal ofHSM - HSM (rh)"
        ]
    ],
    "Ifx_CBS_TCIP_Bits": [
        [
            "-",
            "\\brief TG Capture for TG Input Pins",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "P0:1",
            "< \\brief [0:0] Capture of Trigger Input Pin 0 - P0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P1:1",
            "< \\brief [1:1] Capture of Trigger Input Pin 1 - P1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P2:1",
            "< \\brief [2:2] Capture of Trigger Input Pin 2 - P2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P3:1",
            "< \\brief [3:3] Capture of Trigger Input Pin 3 - P3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P4:1",
            "< \\brief [4:4] Capture of Trigger Input Pin 4 - P4 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P5:1",
            "< \\brief [5:5] Capture of Trigger Input Pin 5 - P5 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P6:1",
            "< \\brief [6:6] Capture of Trigger Input Pin 6 - P6 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P7:1",
            "< \\brief [7:7] Capture of Trigger Input Pin 7 - P7 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_CBS_TCM_Bits": [
        [
            "-",
            "\\brief TG Capture for MCDS",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "BRK:1",
            "< \\brief [0:0] Capture of MCDS break_out - BRK (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUS:1",
            "< \\brief [1:1] Capture of MCDS suspend_out - SUS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:6",
            "< \\brief [7:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "T0:1",
            "< \\brief [8:8] Capture of MCDS trig_out 0 - T0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T1:1",
            "< \\brief [9:9] Capture of MCDS trig_out 1 - T1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T2:1",
            "< \\brief [10:10] Capture of MCDS trig_out 2 - T2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T3:1",
            "< \\brief [11:11] Capture of MCDS trig_out 3 - T3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:20",
            "< \\brief [31:12] \\internal Reserved"
        ]
    ],
    "Ifx_CBS_TCTGB_Bits": [
        [
            "-",
            "\\brief TG Capture for OTGB0/1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "OTGB0:16",
            "< \\brief [15:0] Capture Bits for OTGB0 - OTGB0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OTGB1:16",
            "< \\brief [31:16] Capture Bits for OTGB1 - OTGB1 (rh)"
        ]
    ],
    "Ifx_CBS_TCTL_Bits": [
        [
            "-",
            "\\brief TG Capture for TG Lines",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TL1:1",
            "< \\brief [1:1] Capture of Trigger Line 1 - TL1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TL2:1",
            "< \\brief [2:2] Capture of Trigger Line 2 - TL2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TL3:1",
            "< \\brief [3:3] Capture of Trigger Line 3 - TL3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TL4:1",
            "< \\brief [4:4] Capture of Trigger Line 4 - TL4 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TL5:1",
            "< \\brief [5:5] Capture of Trigger Line 5 - TL5 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TL6:1",
            "< \\brief [6:6] Capture of Trigger Line 6 - TL6 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TL7:1",
            "< \\brief [7:7] Capture of Trigger Line 7 - TL7 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_CBS_TIPR_Bits": [
        [
            "-",
            "\\brief TG Input Pins Routing",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "PIN0:4",
            "< \\brief [3:0] Trigger Pin 0 to Trigger Line Routing (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PIN1:4",
            "< \\brief [7:4] Trigger Pin 1 to Trigger Line Routing (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PIN2:4",
            "< \\brief [11:8] Trigger Pin 2 to Trigger Line Routing (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PIN3:4",
            "< \\brief [15:12] Trigger Pin 3 to Trigger Line Routing (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PIN4:4",
            "< \\brief [19:16] Trigger Pin 4 to Trigger Line Routing (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PIN5:4",
            "< \\brief [23:20] Trigger Pin 5 to Trigger Line Routing (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PIN6:4",
            "< \\brief [27:24] Trigger Pin 6 to Trigger Line Routing (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PIN7:4",
            "< \\brief [31:28] Trigger Pin 7 to Trigger Line Routing (rw)"
        ]
    ],
    "Ifx_CBS_TL1ST_Bits": [
        [
            "-",
            "\\brief TG Line 1 Suspend Targets",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "C0:1",
            "< \\brief [0:0] CPU0 as Suspend Target - C0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "C1:1",
            "< \\brief [1:1] CPU1 as Suspend Target - C1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "C2:1",
            "< \\brief [2:2] CPU2 as Suspend Target - C2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "C3:1",
            "< \\brief [3:3] CPU3 as Suspend Target - C3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "C4:1",
            "< \\brief [4:4] CPU4 as Suspend Target - C4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "C5:1",
            "< \\brief [5:5] CPU5 as Suspend Target - C5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_6:18",
            "< \\brief [23:6] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "M0:1",
            "< \\brief [24:24] Master 0 as Suspend Target (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "M1:1",
            "< \\brief [25:25] Master 1 as Suspend Target (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "M2:1",
            "< \\brief [26:26] Master 2 as Suspend Target (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "HSS1:1",
            "< \\brief [27:27] HSSL1 as Suspend Target - HSS1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "HSS0:1",
            "< \\brief [28:28] HSSL0 as Suspend Target - HSS0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DMA:1",
            "< \\brief [29:29] DMA as Suspend Target - DMA (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DMA1:1",
            "< \\brief [30:30] DMA as Suspend Target - DMA1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "HSM:1",
            "< \\brief [31:31] HSM as Suspend Target - HSM (rw)"
        ]
    ],
    "Ifx_CBS_TLC_Bits": [
        [
            "-",
            "\\brief TG Line Control",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:4",
            "< \\brief [3:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "TLSP1:4",
            "< \\brief [7:4] TG Line Signal Processing - TLSP1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TLSP2:4",
            "< \\brief [11:8] TG Line Signal Processing - TLSP2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TLSP3:4",
            "< \\brief [15:12] TG Line Signal Processing - TLSP3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TLSP4:4",
            "< \\brief [19:16] TG Line Signal Processing - TLSP4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TLSP5:4",
            "< \\brief [23:20] TG Line Signal Processing - TLSP5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TLSP6:4",
            "< \\brief [27:24] TG Line Signal Processing - TLSP6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TLSP7:4",
            "< \\brief [31:28] TG Line Signal Processing - TLSP7 (rw)"
        ]
    ],
    "Ifx_CBS_TLCC_Bits": [
        [
            "-",
            "\\brief TG Line Counter Control",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TGL:4",
            "< \\brief [3:0] Trigger Line to Counter Routing - TGL (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "LE:3",
            "< \\brief [6:4] Level or Edge Counting - LE (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_7:1",
            "< \\brief [7:7] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLR:2",
            "< \\brief [9:8] Clear and Enable Counter(s) - CLR (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_10:2",
            "< \\brief [11:10] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "STOP:2",
            "< \\brief [13:12] Stop Counter(s) - STOP (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_14:18",
            "< \\brief [31:14] \\internal Reserved"
        ]
    ],
    "Ifx_CBS_TLCHE_Bits": [
        [
            "-",
            "\\brief TG Line Capture and Hold Enable",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "TL1:1",
            "< \\brief [1:1] Capture and Hold Enable for Trigger Line 1 - TL1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TL2:1",
            "< \\brief [2:2] Capture and Hold Enable for Trigger Line 2 - TL2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TL3:1",
            "< \\brief [3:3] Capture and Hold Enable for Trigger Line 3 - TL3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_CBS_TLCHS_Bits": [
        [
            "-",
            "\\brief TG Line Capture and Hold Clear",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "TL1:1",
            "< \\brief [1:1] Capture and Hold Clear for Trigger Line 1 - TL1 (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TL2:1",
            "< \\brief [2:2] Capture and Hold Clear for Trigger Line 2 - TL2 (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TL3:1",
            "< \\brief [3:3] Capture and Hold Clear for Trigger Line 3 - TL3 (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_CBS_TLCV_Bits": [
        [
            "-",
            "\\brief TG Line Counter Value",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CV:31",
            "< \\brief [30:0] Count Value - CV (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SO:1",
            "< \\brief [31:31] Sticky Overflow Bit - SO (rh)"
        ]
    ],
    "Ifx_CBS_TLS_Bits": [
        [
            "-",
            "\\brief TG Line State",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TL1:1",
            "< \\brief [1:1] Current State of Trigger Line 1 - TL1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TL2:1",
            "< \\brief [2:2] Current State of Trigger Line 2 - TL2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TL3:1",
            "< \\brief [3:3] Current State of Trigger Line 3 - TL3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TL4:1",
            "< \\brief [4:4] Current State of Trigger Line 4 - TL4 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TL5:1",
            "< \\brief [5:5] Current State of Trigger Line 5 - TL5 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TL6:1",
            "< \\brief [6:6] Current State of Trigger Line 6 - TL6 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TL7:1",
            "< \\brief [7:7] Current State of Trigger Line 7 - TL7 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_CBS_TLT_Bits": [
        [
            "-",
            "\\brief TG Line Timer",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TGL:4",
            "< \\brief [3:0] Timer to Trigger Line Routing - TGL (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "VTZ:1",
            "< \\brief [4:4] TG Line Value when Timer Value is Zero - VTZ (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RL:1",
            "< \\brief [5:5] Reload Timer - RL (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_6:10",
            "< \\brief [15:6] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM:16",
            "< \\brief [31:16] Timer Value - TIM (rwh)"
        ]
    ],
    "Ifx_CBS_TLTTH_Bits": [
        [
            "-",
            "\\brief TG Lines for Trigger to Host",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:2",
            "< \\brief [1:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "TL1:2",
            "< \\brief [3:2] TG Line Enabling for Trigger to Host (TRIG) - TL1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TL2:2",
            "< \\brief [5:4] TG Line Enabling for Trigger to Host (TRIG) - TL2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TL3:2",
            "< \\brief [7:6] TG Line Enabling for Trigger to Host (TRIG) - TL3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TL4:2",
            "< \\brief [9:8] TG Line Enabling for Trigger to Host (TRIG) - TL4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TL5:2",
            "< \\brief [11:10] TG Line Enabling for Trigger to Host (TRIG) - TL5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TL6:2",
            "< \\brief [13:12] TG Line Enabling for Trigger to Host (TRIG) - TL6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TL7:2",
            "< \\brief [15:14] TG Line Enabling for Trigger to Host (TRIG) - TL7 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CBS_TOPPS_Bits": [
        [
            "-",
            "\\brief TG Output Pins Pulse Stretcher",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "PIN0:2",
            "< \\brief [1:0] Pulse Stretch Control for Trigger Pin 0 - PIN0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PIN1:2",
            "< \\brief [3:2] Pulse Stretch Control for Trigger Pin 1 - PIN1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PIN2:2",
            "< \\brief [5:4] Pulse Stretch Control for Trigger Pin 2 - PIN2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PIN3:2",
            "< \\brief [7:6] Pulse Stretch Control for Trigger Pin 3 - PIN3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PIN4:2",
            "< \\brief [9:8] Pulse Stretch Control for Trigger Pin 4 - PIN4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PIN5:2",
            "< \\brief [11:10] Pulse Stretch Control for Trigger Pin 5 - PIN5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PIN6:2",
            "< \\brief [13:12] Pulse Stretch Control for Trigger Pin 6 - PIN6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PIN7:2",
            "< \\brief [15:14] Pulse Stretch Control for Trigger Pin 7 - PIN7 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CBS_TOPR_Bits": [
        [
            "-",
            "\\brief TG Output Pins Routing",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "PIN0:4",
            "< \\brief [3:0] Trigger Line to Trigger Pin 0 Routing (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PIN1:4",
            "< \\brief [7:4] Trigger Line to Trigger Pin 1 Routing (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PIN2:4",
            "< \\brief [11:8] Trigger Line to Trigger Pin 2 Routing (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PIN3:4",
            "< \\brief [15:12] Trigger Line to Trigger Pin 3 Routing (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PIN4:4",
            "< \\brief [19:16] Trigger Line to Trigger Pin 4 Routing (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PIN5:4",
            "< \\brief [23:20] Trigger Line to Trigger Pin 5 Routing (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PIN6:4",
            "< \\brief [27:24] Trigger Line to Trigger Pin 6 Routing (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PIN7:4",
            "< \\brief [31:28] Trigger Line to Trigger Pin 7 Routing (rw)"
        ]
    ],
    "Ifx_CBS_TRC_Bits": [
        [
            "-",
            "\\brief TG Routing for CPU${x}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "HALT:4",
            "< \\brief [3:0] HALT to Trigger Line Routing - HALT (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "BRKOUT:4",
            "< \\brief [7:4] BRKOUT to Trigger Line Routing - BRKOUT (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "BT1:1",
            "< \\brief [8:8] BRKOUT to Trigger Line 1 Routing - BT1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_9:11",
            "< \\brief [19:9] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "BRKIN:4",
            "< \\brief [23:20] Trigger Line to BRKIN Routing - BRKIN (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SUSIN:4",
            "< \\brief [27:24] Trigger Line to SUSIN Routing - SUSIN (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_CBS_TREC_Bits": [
        [
            "-",
            "\\brief TG Routing Events of CPU${x}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TR0EV:4",
            "< \\brief [3:0] TRxEVT to Trigger Line Routing TR0EV (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_4:4",
            "< \\brief [7:4] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "TR2EV:4",
            "< \\brief [11:8] TRxEVT to Trigger Line Routing TR2EV (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "TR4EV:4",
            "< \\brief [19:16] TRxEVT to Trigger Line Routing TR4EV (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_20:4",
            "< \\brief [23:20] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "TR6EV:4",
            "< \\brief [27:24] TRxEVT to Trigger Line Routing TR6EV (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_CBS_TRHSM_Bits": [
        [
            "-",
            "\\brief TG Routing for HSMControl",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "HALT:4",
            "< \\brief [3:0] HALT to Trigger Line Routing - HALT (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "BRKOUT:4",
            "< \\brief [7:4] BRKOUT to Trigger Line Routing - BRKOUT (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "BT1:1",
            "< \\brief [8:8] BRKOUT to Trigger Line 1 Routing - BT1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_9:11",
            "< \\brief [19:9] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "BRKIN:4",
            "< \\brief [23:20] Trigger Line to BRKIN Routing - BRKIN (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SUSIN:4",
            "< \\brief [27:24] Trigger Line to SUSIN Routing - SUSIN (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_CBS_TRIG_Bits": [
        [
            "-",
            "\\brief Trigger to Host Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRGX_0:1",
            "< \\brief [0:0] Service Request Bits - TRGx_0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRGX_1:1",
            "< \\brief [1:1] Service Request Bits - TRGx_1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRGX_2:1",
            "< \\brief [2:2] Service Request Bits - TRGx_2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRGX_3:1",
            "< \\brief [3:3] Service Request Bits - TRGx_3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRGX_4:1",
            "< \\brief [4:4] Service Request Bits - TRGx_4 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRGX_5:1",
            "< \\brief [5:5] Service Request Bits - TRGx_5 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRGX_6:1",
            "< \\brief [6:6] Service Request Bits - TRGx_6 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRGX_7:1",
            "< \\brief [7:7] Service Request Bits - TRGx_7 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRGX_8:1",
            "< \\brief [8:8] Service Request Bits - TRGx_8 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRGX_9:1",
            "< \\brief [9:9] Service Request Bits - TRGx_9 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRGX_10:1",
            "< \\brief [10:10] Service Request Bits - TRGx_10 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRGX_11:1",
            "< \\brief [11:11] Service Request Bits - TRGx_11 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRGX_12:1",
            "< \\brief [12:12] Service Request Bits - TRGx_12 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRGX_13:1",
            "< \\brief [13:13] Service Request Bits - TRGx_13 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRGX_14:1",
            "< \\brief [14:14] Service Request Bits - TRGx_14 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRGX_15:1",
            "< \\brief [15:15] Service Request Bits - TRGx_15 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:8",
            "< \\brief [23:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "X:8",
            "< \\brief [31:24] TRIG register number - x (rh)"
        ]
    ],
    "Ifx_CBS_TRIGC_Bits": [
        [
            "-",
            "\\brief Clear Trigger to Host Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRGX_0:1",
            "< \\brief [0:0] Request Bits of most important register TRIGx - TRGx_0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRGX_1:1",
            "< \\brief [1:1] Request Bits of most important register TRIGx - TRGx_1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRGX_2:1",
            "< \\brief [2:2] Request Bits of most important register TRIGx - TRGx_2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRGX_3:1",
            "< \\brief [3:3] Request Bits of most important register TRIGx - TRGx_3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRGX_4:1",
            "< \\brief [4:4] Request Bits of most important register TRIGx - TRGx_4 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRGX_5:1",
            "< \\brief [5:5] Request Bits of most important register TRIGx - TRGx_5 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRGX_6:1",
            "< \\brief [6:6] Request Bits of most important register TRIGx - TRGx_6 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRGX_7:1",
            "< \\brief [7:7] Request Bits of most important register TRIGx - TRGx_7 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRGX_8:1",
            "< \\brief [8:8] Request Bits of most important register TRIGx - TRGx_8 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRGX_9:1",
            "< \\brief [9:9] Request Bits of most important register TRIGx - TRGx_9 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRGX_10:1",
            "< \\brief [10:10] Request Bits of most important register TRIGx - TRGx_10 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRGX_11:1",
            "< \\brief [11:11] Request Bits of most important register TRIGx - TRGx_11 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRGX_12:1",
            "< \\brief [12:12] Request Bits of most important register TRIGx - TRGx_12 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRGX_13:1",
            "< \\brief [13:13] Request Bits of most important register TRIGx - TRGx_13 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRGX_14:1",
            "< \\brief [14:14] Request Bits of most important register TRIGx - TRGx_14 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRGX_15:1",
            "< \\brief [15:15] Request Bits of most important register TRIGx - TRGx_15 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:8",
            "< \\brief [23:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "X:8",
            "< \\brief [31:24] Index of most important register TRIGx - x (rh)"
        ]
    ],
    "Ifx_CBS_TRIGS_Bits": [
        [
            "-",
            "\\brief Set Trigger to Host Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "BITNUM:8",
            "< \\brief [7:0] Service Request Bit Number to Set - BITNUM (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_CBS_TRMC_Bits": [
        [
            "-",
            "\\brief TG Routing for MCDS Control",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:4",
            "< \\brief [3:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "BRKOUT:4",
            "< \\brief [7:4] MCDS break_out to Trigger Line Routing - BRKOUT (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SUSOUT:4",
            "< \\brief [11:8] MCDS suspend_out to Trigger Line Routing - SUSOUT (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:4",
            "< \\brief [19:16] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "BRKIN:4",
            "< \\brief [23:20] Trigger Line to MCDS break_in Routing - BRKIN (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_CBS_TRMT_Bits": [
        [
            "-",
            "\\brief TG Routing for MCDS Triggers",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TG0:4",
            "< \\brief [3:0] MCDS trig_out 0 to Trigger Line Routing - TG0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TG1:4",
            "< \\brief [7:4] MCDS trig_out 1 to Trigger Line Routing - TG1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TG2:4",
            "< \\brief [11:8] MCDS trig_out 2 to Trigger Line Routing - TG2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TG3:4",
            "< \\brief [15:12] MCDS trig_out 3 to Trigger Line Routing - TG3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CBS_TRSS_Bits": [
        [
            "-",
            "\\brief TG Routing for Special Signals",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TT:4",
            "< \\brief [3:0] Trigger Line to Cerberus\\u2019 Triggered Transfer Routing - TT (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IFS:4",
            "< \\brief [7:4] Trigger Line to Fault and Stress Injection Routing - IFS (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_8:8",
            "< \\brief [15:8] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "SRC0:4",
            "< \\brief [19:16] Trigger Line to SRC0 Interrupt Routing - SRC0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SRC1:4",
            "< \\brief [23:20] Trigger Line to SRC1 Interrupt Routing - SRC1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_CBS_TRTGB_H_Bits": [
        [
            "-",
            "\\brief TG Routing for OTGBi Bits [15:8]",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TG8:4",
            "< \\brief [3:0] OTGBi Bit 8 to Trigger Line Routing - TG8 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TG9:4",
            "< \\brief [7:4] OTGBi Bit 9 to Trigger Line Routing - TG9 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TG10:4",
            "< \\brief [11:8] OTGBi Bit 10 to Trigger Line Routing - TG10 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TG11:4",
            "< \\brief [15:12] OTGBi Bit 11 to Trigger Line Routing - TG11 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TG12:4",
            "< \\brief [19:16] OTGBi Bit 12 to Trigger Line Routing - TG12 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TG13:4",
            "< \\brief [23:20] OTGBi Bit 13 to Trigger Line Routing - TG13 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TG14:4",
            "< \\brief [27:24] OTGBi Bit 14 to Trigger Line Routing - TG14 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TG15:4",
            "< \\brief [31:28] OTGBi Bit 15 to Trigger Line Routing - TG15 (rw)"
        ]
    ],
    "Ifx_CBS_TRTGB_L_Bits": [
        [
            "-",
            "\\brief TG Routing for OTGBi Bits [7:0]",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TG0:4",
            "< \\brief [3:0] OTGBi Bit 0 to Trigger Line Routing - TG0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TG1:4",
            "< \\brief [7:4] OTGBi Bit 1 to Trigger Line Routing - TG1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TG2:4",
            "< \\brief [11:8] OTGBi Bit 2 to Trigger Line Routing - TG2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TG3:4",
            "< \\brief [15:12] OTGBi Bit 3 to Trigger Line Routing - TG3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TG4:4",
            "< \\brief [19:16] OTGBi Bit 4 to Trigger Line Routing - TG4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TG5:4",
            "< \\brief [23:20] OTGBi Bit 5 to Trigger Line Routing - TG5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TG6:4",
            "< \\brief [27:24] OTGBi Bit 6 to Trigger Line Routing - TG6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TG7:4",
            "< \\brief [31:28] OTGBi Bit 7 to Trigger Line Routing - TG7 (rw)"
        ]
    ],
    "Ifx_CBS_TRTGB": [
        [
            "-",
            "\\brief TRTGB object",
            "-"
        ],
        [
            "Ifx_CBS_TRTGB_L",
            "L",
            "< \\brief 0, TG Routing for OTGBi Bits [7:0]"
        ],
        [
            "Ifx_CBS_TRTGB_H",
            "H",
            "< \\brief 4, TG Routing for OTGBi Bits [15:8]"
        ]
    ],
    "struct _Ifx_CBS": [
        [
            "-",
            "\\brief CBS object",
            "-"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_0[8]",
            "< \\brief 0, \\internal Reserved"
        ],
        [
            "Ifx_CBS_JDPID",
            "JDPID",
            "< \\brief 8, Module Identification Register"
        ],
        [
            "Ifx_CBS_OIFM",
            "OIFM",
            "< \\brief C, OCDS Interface Mode Register"
        ],
        [
            "Ifx_CBS_TIPR",
            "TIPR",
            "< \\brief 10, TG Input Pins Routing"
        ],
        [
            "Ifx_CBS_TOPR",
            "TOPR",
            "< \\brief 14, TG Output Pins Routing"
        ],
        [
            "Ifx_CBS_TOPPS",
            "TOPPS",
            "< \\brief 18, TG Output Pins Pulse Stretcher"
        ],
        [
            "Ifx_CBS_TCIP",
            "TCIP",
            "< \\brief 1C, TG Capture for TG Input Pins"
        ]
    ],
    "Ifx_CCU6_ACCEN0_Bits": [
        [
            "-",
            "\\brief Access Enable Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw)"
        ]
    ],
    "Ifx_CCU6_CC63R_Bits": [
        [
            "-",
            "\\brief Compare Register for T13",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CCV:16",
            "< \\brief [15:0] Channel CC63 Compare Value - CCV (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CCU6_CC63SR_Bits": [
        [
            "-",
            "\\brief Compare Shadow Register for T13",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CCS:16",
            "< \\brief [15:0] Shadow Register for Channel CC63 Compare Value - CCS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CCU6_CC6R_Bits": [
        [
            "-",
            "\\brief Capture/Compare Register for Channel CC6${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CCV:16",
            "< \\brief [15:0] Capture/Compare Value - CCV (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CCU6_CC6SR_Bits": [
        [
            "-",
            "\\brief Capture/Compare Shadow Reg. for Channel CC6${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CCS:16",
            "< \\brief [15:0] Shadow Register for Channel x Capture/Compare Value - CCS (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CCU6_CLC_Bits": [
        [
            "-",
            "\\brief Clock Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISR:1",
            "< \\brief [0:0] Module Disable Request Bit - DISR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISS:1",
            "< \\brief [1:1] Module Disable Status Bit - DISS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EDIS:1",
            "< \\brief [3:3] Sleep Mode Enable Control - EDIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:12",
            "< \\brief [15:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CCU6_CMPMODIF_Bits": [
        [
            "-",
            "\\brief Compare State Modification Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MCC60S:1",
            "< \\brief [0:0] Capture/Compare Status Modification Bits MCC60S (x = 0, 1, 2) - MCC60S (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MCC61S:1",
            "< \\brief [1:1] Capture/Compare Status Modification Bits MCC61S (x = 0, 1, 2) - MCC61S (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MCC62S:1",
            "< \\brief [2:2] Capture/Compare Status Modification Bits MCC62S (x = 0, 1, 2) - MCC62S (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:3",
            "< \\brief [5:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MCC63S:1",
            "< \\brief [6:6] Capture/Compare Status Modification Bit MCC63S - MCC63S (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:1",
            "< \\brief [7:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MCC60R:1",
            "< \\brief [8:8] Capture/Compare Status Modification Bits MCC60R (x = 0, 1, 2) - MCC60R (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MCC61R:1",
            "< \\brief [9:9] Capture/Compare Status Modification Bits MCC61R (x = 0, 1, 2) - MCC61R (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MCC62R:1",
            "< \\brief [10:10] Capture/Compare Status Modification Bits MCC62R (x = 0, 1, 2) - MCC62R (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:3",
            "< \\brief [13:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MCC63R:1",
            "< \\brief [14:14] Capture/Compare Status Modification Bits MCC63R - MCC63R (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:17",
            "< \\brief [31:15] \\internal Reserved"
        ]
    ],
    "Ifx_CCU6_CMPSTAT_Bits": [
        [
            "-",
            "\\brief Compare State Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CC60ST:1",
            "< \\brief [0:0] Capture/Compare State Bits for CC60 (x = 0, 1, 2) - CC60ST (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CC61ST:1",
            "< \\brief [1:1] Capture/Compare State Bits for CC61 (x = 0, 1, 2) - CC61ST (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CC62ST:1",
            "< \\brief [2:2] Capture/Compare State Bits for CC62 (x = 0, 1, 2) - CC62ST (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CCPOS60:1",
            "< \\brief [3:3] Sampled Hall Pattern Bits - CCPOS60 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CCPOS61:1",
            "< \\brief [4:4] Sampled Hall Pattern Bits - CCPOS61 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CCPOS62:1",
            "< \\brief [5:5] Sampled Hall Pattern Bits - CCPOS62 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CC63ST:1",
            "< \\brief [6:6] Capture/Compare State Bit for CC63 - CC63ST (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:1",
            "< \\brief [7:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CC60PS:1",
            "< \\brief [8:8] Passive State Select for Compare Outputs CC60 (x = 0, 1, 2) - CC60PS (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "COUT60PS:1",
            "< \\brief [9:9] Passive State Select for Compare Outputs COUT60 (x = 0, 1, 2) - COUT60PS (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CC61PS:1",
            "< \\brief [10:10] Passive State Select for Compare Outputs CC61 (x = 0, 1, 2) - CC61PS (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "COUT61PS:1",
            "< \\brief [11:11] Passive State Select for Compare Outputs COUT61 (x = 0, 1, 2) - COUT61PS (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CC62PS:1",
            "< \\brief [12:12] Passive State Select for Compare Outputs CC62 (x = 0, 1, 2) - CC62PS (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "COUT62PS:1",
            "< \\brief [13:13] Passive State Select for Compare Outputs COUT62 (x = 0, 1, 2) - COUT62PS (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "COUT63PS:1",
            "< \\brief [14:14] Passive State Select for Compare Output COUT63 - COUT63PS (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T13IM:1",
            "< \\brief [15:15] T13 Inverted Modulation - T13IM (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CCU6_ID_Bits": [
        [
            "-",
            "\\brief Module Identification Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODREV:8",
            "< \\brief [7:0] Module Revision Number - MODREV (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODNUM:8",
            "< \\brief [15:8] Module Number Value - MODNUM (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CCU6_IEN_Bits": [
        [
            "-",
            "\\brief Interrupt Enable Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENCC60R:1",
            "< \\brief [0:0] Capture, Compare-Match Rising Edge Interrupt Enable for Channel CC6x ENCC6xF (x=0,1,2) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENCC60F:1",
            "< \\brief [1:1] Capture, Compare-Match Falling Edge Interrupt Enable for Channel CC6x ENCC6xF (x=0,1,2) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENCC61R:1",
            "< \\brief [2:2] Capture, Compare-Match Rising Edge Interrupt Enable for Channel CC6x ENCC6xF (x=0,1,2) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENCC61F:1",
            "< \\brief [3:3] Capture, Compare-Match Falling Edge Interrupt Enable for Channel CC6x ENCC6xF (x=0,1,2) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENCC62R:1",
            "< \\brief [4:4] Capture, Compare-Match Rising Edge Interrupt Enable for Channel CC6x ENCC6xF (x=0,1,2) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENCC62F:1",
            "< \\brief [5:5] Capture, Compare-Match Falling Edge Interrupt Enable for Channel CC6x ENCC6xF (x=0,1,2) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENT12OM:1",
            "< \\brief [6:6] Enable Interrupt for T12 One-Match - ENT12OM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENT12PM:1",
            "< \\brief [7:7] Enable Interrupt for T12 Period-Match - ENT12PM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENT13CM:1",
            "< \\brief [8:8] Enable Interrupt for T13 Compare-Match - ENT13CM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENT13PM:1",
            "< \\brief [9:9] Enable Interrupt for T13 Period-Match - ENT13PM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENTRPF:1",
            "< \\brief [10:10] Enable Interrupt for Trap Flag - ENTRPF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:1",
            "< \\brief [11:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENCHE:1",
            "< \\brief [12:12] Enable Interrupt for Correct Hall Event - ENCHE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENWHE:1",
            "< \\brief [13:13] Enable Interrupt for Wrong Hall Event - ENWHE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENIDLE:1",
            "< \\brief [14:14] Enable Idle - ENIDLE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENSTR:1",
            "< \\brief [15:15] Enable Multi-Channel Mode Shadow Transfer Interrupt - ENSTR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CCU6_IMON_Bits": [
        [
            "-",
            "\\brief Input Monitoring Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "LBE:1",
            "< \\brief [0:0] Lost Bit Event - LBE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CCPOS0I:1",
            "< \\brief [1:1] Event indication for input signal CCPOS0 - CCPOS0I (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CCPOS1I:1",
            "< \\brief [2:2] Event indication for input signal CCPOS1 - CCPOS1I (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CCPOS2I:1",
            "< \\brief [3:3] Event indication for input signal CCPOS2 - CCPOS2I (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CC60INI:1",
            "< \\brief [4:4] Event indication for input signal CC60IN - CC60INI (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CC61INI:1",
            "< \\brief [5:5] Event indication for input signal CC61IN - CC61INI (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CC62INI:1",
            "< \\brief [6:6] Event indication for input signal CC62IN - CC62INI (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CTRAPI:1",
            "< \\brief [7:7] Event indication for input signal CTRAP - CTRAPI (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T12HRI:1",
            "< \\brief [8:8] Event indication for input signal T12HR - T12HRI (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T13HRI:1",
            "< \\brief [9:9] Event indication for input signal T13HR - T13HRI (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:22",
            "< \\brief [31:10] \\internal Reserved"
        ]
    ],
    "Ifx_CCU6_INP_Bits": [
        [
            "-",
            "\\brief Interrupt Node Pointer Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "INPCC60:2",
            "< \\brief [1:0] Interrupt Node Pointer for Channel CC6x Interrupts  INPCC6x (x=0,1,2) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INPCC61:2",
            "< \\brief [3:2] Interrupt Node Pointer for Channel CC6x Interrupts  INPCC6x (x=0,1,2) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INPCC62:2",
            "< \\brief [5:4] Interrupt Node Pointer for Channel CC6x Interrupts  INPCC6x (x=0,1,2) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INPCHE:2",
            "< \\brief [7:6] Interrupt Node Pointer for the CHE Interrupt - INPCHE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INPERR:2",
            "< \\brief [9:8] Interrupt Node Pointer for Error Interrupts - INPERR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INPT12:2",
            "< \\brief [11:10] Interrupt Node Pointer for Timer12 Interrupts - INPT12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INPT13:2",
            "< \\brief [13:12] Interrupt Node Pointer for Timer13 Interrupt - INPT13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:18",
            "< \\brief [31:14] \\internal Reserved"
        ]
    ],
    "Ifx_CCU6_IS_Bits": [
        [
            "-",
            "\\brief Interrupt Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ICC60R:1",
            "< \\brief [0:0] Capture, Compare-Match Rising Edge Flag ICC6xR (x=0,1,2) (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ICC60F:1",
            "< \\brief [1:1] Capture, Compare-Match Falling Edge Flag ICC6xF (x=0,1,2) (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ICC61R:1",
            "< \\brief [2:2] Capture, Compare-Match Rising Edge Flag ICC6xR (x=0,1,2) (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ICC61F:1",
            "< \\brief [3:3] Capture, Compare-Match Falling Edge Flag ICC6xF (x=0,1,2) (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ICC62R:1",
            "< \\brief [4:4] Capture, Compare-Match Rising Edge Flag ICC6xR (x=0,1,2) (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ICC62F:1",
            "< \\brief [5:5] Capture, Compare-Match Falling Edge Flag ICC6xF (x=0,1,2) (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T12OM:1",
            "< \\brief [6:6] Timer T12 One-Match Flag - T12OM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T12PM:1",
            "< \\brief [7:7] Timer T12 Period-Match Flag - T12PM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T13CM:1",
            "< \\brief [8:8] Timer T13 Compare-Match Flag - T13CM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T13PM:1",
            "< \\brief [9:9] Timer T13 Period-Match Flag - T13PM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRPF:1",
            "< \\brief [10:10] Trap Flag - TRPF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRPS:1",
            "< \\brief [11:11] Trap State - TRPS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CHE:1",
            "< \\brief [12:12] Correct Hall Event - CHE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WHE:1",
            "< \\brief [13:13] Wrong Hall Event - WHE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IDLE:1",
            "< \\brief [14:14] IDLE State - IDLE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STR:1",
            "< \\brief [15:15] Multi-Channel Mode Shadow Transfer Request - STR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CCU6_ISR_Bits": [
        [
            "-",
            "\\brief Interrupt Status Reset Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RCC60R:1",
            "< \\brief [0:0] Reset Capture, Compare-Match Rising Edge Flag - RCC6xR (x=0,1,2) (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RCC60F:1",
            "< \\brief [1:1] Reset Capture, Compare-Match Falling Edge Flag - RCC6xF (x=0,1,2) (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RCC61R:1",
            "< \\brief [2:2] Reset Capture, Compare-Match Rising Edge Flag - RCC6xR (x=0,1,2) (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RCC61F:1",
            "< \\brief [3:3] Reset Capture, Compare-Match Falling Edge Flag - RCC6xF (x=0,1,2) (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RCC62R:1",
            "< \\brief [4:4] Reset Capture, Compare-Match Rising Edge Flag - RCC6xR (x=0,1,2) (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RCC62F:1",
            "< \\brief [5:5] Reset Capture, Compare-Match Falling Edge Flag - RCC6xF (x=0,1,2) (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RT12OM:1",
            "< \\brief [6:6] Reset Timer T12 One-Match Flag - RT12OM (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RT12PM:1",
            "< \\brief [7:7] Reset Timer T12 Period-Match Flag - RT12PM (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RT13CM:1",
            "< \\brief [8:8] Reset Timer T13 Compare-Match Flag - RT13CM (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RT13PM:1",
            "< \\brief [9:9] Reset Timer T13 Period-Match Flag - RT13PM (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RTRPF:1",
            "< \\brief [10:10] Reset Trap Flag - RTRPF (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:1",
            "< \\brief [11:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RCHE:1",
            "< \\brief [12:12] Reset Correct Hall Event Flag - RCHE (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RWHE:1",
            "< \\brief [13:13] Reset Wrong Hall Event Flag - RWHE (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RIDLE:1",
            "< \\brief [14:14] Reset IDLE Flag - RIDLE (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSTR:1",
            "< \\brief [15:15] Reset STR Flag - RSTR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CCU6_ISS_Bits": [
        [
            "-",
            "\\brief Interrupt Status Set Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCC60R:1",
            "< \\brief [0:0] Set Capture, Compare-Match Rising Edge Flag - SCC6xR (x=0,1,2) (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCC60F:1",
            "< \\brief [1:1] Set Capture, Compare-Match Falling Edge Flag - SCC6xF (x=0,1,2) (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCC61R:1",
            "< \\brief [2:2] Set Capture, Compare-Match Rising Edge Flag - SCC6xR (x=0,1,2) (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCC61F:1",
            "< \\brief [3:3] Set Capture, Compare-Match Falling Edge Flag - SCC6xF (x=0,1,2) (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCC62R:1",
            "< \\brief [4:4] Set Capture, Compare-Match Rising Edge Flag - SCC6xR (x=0,1,2) (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCC62F:1",
            "< \\brief [5:5] Set Capture, Compare-Match Falling Edge Flag - SCC6xF (x=0,1,2) (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ST12OM:1",
            "< \\brief [6:6] Set Timer T12 One-Match Flag - ST12OM (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ST12PM:1",
            "< \\brief [7:7] Set Timer T12 Period-Match Flag - ST12PM (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ST13CM:1",
            "< \\brief [8:8] Set Timer T13 Compare-Match Flag - ST13CM (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ST13PM:1",
            "< \\brief [9:9] Set Timer T13 Period-Match Flag - ST13PM (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STRPF:1",
            "< \\brief [10:10] Set Trap Flag - STRPF (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SWHC:1",
            "< \\brief [11:11] Software Hall Compare - SWHC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCHE:1",
            "< \\brief [12:12] Set Correct Hall Event Flag - SCHE (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SWHE:1",
            "< \\brief [13:13] Set Wrong Hall Event Flag - SWHE (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SIDLE:1",
            "< \\brief [14:14] Set IDLE Flag - SIDLE (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SSTR:1",
            "< \\brief [15:15] Set STR Flag - SSTR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CCU6_KRST0_Bits": [
        [
            "-",
            "\\brief Kernel Reset Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSTSTAT:1",
            "< \\brief [1:1] Kernel Reset Status - RSTSTAT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_CCU6_KRST1_Bits": [
        [
            "-",
            "\\brief Kernel Reset Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_CCU6_KRSTCLR_Bits": [
        [
            "-",
            "\\brief Kernel Reset Status Clear Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR:1",
            "< \\brief [0:0] Kernel Reset Status Clear - CLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_CCU6_KSCSR_Bits": [
        [
            "-",
            "\\brief Kernel State Control Sensitivity Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SB0:1",
            "< \\brief [0:0] Sensitivity Block x  SBx (x=0,1,2,3) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SB1:1",
            "< \\brief [1:1] Sensitivity Block x  SBx (x=0,1,2,3) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SB2:1",
            "< \\brief [2:2] Sensitivity Block x  SBx (x=0,1,2,3) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SB3:1",
            "< \\brief [3:3] Sensitivity Block x  SBx (x=0,1,2,3) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_CCU6_LI_Bits": [
        [
            "-",
            "\\brief Lost Indicator Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CCPOS0EN:1",
            "< \\brief [1:1] Lost Indicator Enable for input signal CCPOS0 - CCPOS0EN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CCPOS1EN:1",
            "< \\brief [2:2] Lost Indicator Enable for input signal CCPOS1 - CCPOS1EN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CCPOS2EN:1",
            "< \\brief [3:3] Lost Indicator Enable for input signal CCPOS2 - CCPOS2EN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CC60INEN:1",
            "< \\brief [4:4] Lost Indicator Enable for input signal CC60IN - CC60INEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CC61INEN:1",
            "< \\brief [5:5] Lost Indicator Enable for input signal CC61IN - CC61INEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CC62INEN:1",
            "< \\brief [6:6] Lost Indicator Enable for input signal CC62IN - CC62INEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CTRAPEN:1",
            "< \\brief [7:7] Lost Indicator Enable for input signal CTRAP - CTRAPEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T12HREN:1",
            "< \\brief [8:8] Lost Indicator Enable for input signal T12HR - T12HREN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T13HREN:1",
            "< \\brief [9:9] Lost Indicator Enable for input signal T13HR - T13HREN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:3",
            "< \\brief [12:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "LBEEN:1",
            "< \\brief [13:13] Interrupt Enable for Lost Bit Event - LBEEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INPLBE:2",
            "< \\brief [15:14] Interrupt Node Pointer for lost bit event - INPLBE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CCU6_MCFG_Bits": [
        [
            "-",
            "\\brief Module Configuration Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "T12:1",
            "< \\brief [0:0] T12 Available - T12 (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T13:1",
            "< \\brief [1:1] T13 Available - T13 (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MCM:1",
            "< \\brief [2:2] Multi-Channel Mode Available - MCM (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:12",
            "< \\brief [14:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CCU6_MCMCTR_Bits": [
        [
            "-",
            "\\brief Multi-Channel Mode Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SWSEL:3",
            "< \\brief [2:0] Switching Selection - SWSEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:1",
            "< \\brief [3:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SWSYN:2",
            "< \\brief [5:4] Switching Synchronization - SWSYN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:2",
            "< \\brief [7:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "STE12U:1",
            "< \\brief [8:8] Shadow Transfer Enable for T12 Upcounting - STE12U (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STE12D:1",
            "< \\brief [9:9] Shadow Transfer Enable for T12 Downcounting - STE12D (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STE13U:1",
            "< \\brief [10:10] Shadow Transfer Enable for T13 Upcounting - STE13U (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:21",
            "< \\brief [31:11] \\internal Reserved"
        ]
    ],
    "Ifx_CCU6_MCMOUT_Bits": [
        [
            "-",
            "\\brief Multi-Channel Mode Output Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MCMP:6",
            "< \\brief [5:0] Multi-Channel PWM Pattern - MCMP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "R:1",
            "< \\brief [6:6] Reminder Flag - R (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:1",
            "< \\brief [7:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EXPH:3",
            "< \\brief [10:8] Expected Hall Pattern - EXPH (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CURH:3",
            "< \\brief [13:11] Current Hall Pattern - CURH (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:18",
            "< \\brief [31:14] \\internal Reserved"
        ]
    ],
    "Ifx_CCU6_MCMOUTS_Bits": [
        [
            "-",
            "\\brief Multi-Channel Mode Output Shadow Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MCMPS:6",
            "< \\brief [5:0] Multi-Channel PWM Pattern Shadow - MCMPS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:1",
            "< \\brief [6:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "STRMCM:1",
            "< \\brief [7:7] Shadow Transfer Request for MCMPS - STRMCM (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EXPHS:3",
            "< \\brief [10:8] Expected Hall Pattern Shadow - EXPHS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CURHS:3",
            "< \\brief [13:11] Current Hall Pattern Shadow - CURHS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:1",
            "< \\brief [14:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "STRHP:1",
            "< \\brief [15:15] Shadow Transfer Request for the Hall Pattern - STRHP (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CCU6_MODCTR_Bits": [
        [
            "-",
            "\\brief Modulation Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "T12MODEN:6",
            "< \\brief [5:0] T12 Modulation Enable - T12MODEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:1",
            "< \\brief [6:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MCMEN:1",
            "< \\brief [7:7] Multi-Channel Mode Enable - MCMEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T13MODEN:6",
            "< \\brief [13:8] T13 Modulation Enable - T13MODEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:1",
            "< \\brief [14:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ECT13O:1",
            "< \\brief [15:15] Enable Compare Timer T13 Output - ECT13O (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CCU6_MOSEL_Bits": [
        [
            "-",
            "\\brief CCU60 Module Output Select Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRIG0SEL:3",
            "< \\brief [2:0] Output Trigger Select for CCU6061 TRIG0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRIG1SEL:3",
            "< \\brief [5:3] Output Trigger Select for CCU6061 TRIG1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRIG2SEL:3",
            "< \\brief [8:6] Output Trigger Select for CCU6061 TRIG2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:23",
            "< \\brief [31:9] \\internal Reserved"
        ]
    ],
    "Ifx_CCU6_OCS_Bits": [
        [
            "-",
            "\\brief OCDS Control and Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TGS:2",
            "< \\brief [1:0] Trigger Set for OTGB0/1 - TGS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TGB:1",
            "< \\brief [2:2] OTGB0/1 Bus Select - TGB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TG_P:1",
            "< \\brief [3:3] TGS, TGB Write Protection - TG_P (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:20",
            "< \\brief [23:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUS:4",
            "< \\brief [27:24] OCDS Suspend Control - SUS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUS_P:1",
            "< \\brief [28:28] SUS Write Protection - SUS_P (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUSSTA:1",
            "< \\brief [29:29] Suspend State - SUSSTA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_CCU6_PISEL0_Bits": [
        [
            "-",
            "\\brief Port Input Select Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ISCC60:2",
            "< \\brief [1:0] Input Select for CC60 ISCC6x (x=0,1,2) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ISCC61:2",
            "< \\brief [3:2] Input Select for CC60 ISCC6x (x=0,1,2) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ISCC62:2",
            "< \\brief [5:4] Input Select for CC60 ISCC6x (x=0,1,2) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ISTRP:2",
            "< \\brief [7:6] Input Select for CTRAP - ISTRP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ISPOS0:2",
            "< \\brief [9:8] Input Select for CCPOS0 ISPOSx (x=0,1,2) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ISPOS1:2",
            "< \\brief [11:10] Input Select for CCPOS0 ISPOSx (x=0,1,2) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ISPOS2:2",
            "< \\brief [13:12] Input Select for CCPOS0 ISPOSx (x=0,1,2) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IST12HR:2",
            "< \\brief [15:14] Input Select for T12HR - IST12HR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CCU6_PISEL2_Bits": [
        [
            "-",
            "\\brief Port Input Select Register 2",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "IST13HR:2",
            "< \\brief [1:0] Input Select for T13HR - IST13HR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ISCNT12:2",
            "< \\brief [3:2] Input Select for T12 Counting Input - ISCNT12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ISCNT13:2",
            "< \\brief [5:4] Input Select for T13 Counting Input - ISCNT13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T12EXT:1",
            "< \\brief [6:6] Extension for T12HR Inputs - T12EXT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T13EXT:1",
            "< \\brief [7:7] Extension for T13HR Inputs - T13EXT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_CCU6_PSLR_Bits": [
        [
            "-",
            "\\brief Passive State Level Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PSL:6",
            "< \\brief [5:0] Compare Outputs Passive State Level - PSL (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:1",
            "< \\brief [6:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PSL63:1",
            "< \\brief [7:7] Passive State Level of Output COUT63 - PSL63 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_CCU6_T12_Bits": [
        [
            "-",
            "\\brief Timer T12 Counter Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "T12CV:16",
            "< \\brief [15:0] Timer 12 Counter Value - T12CV (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CCU6_T12DTC_Bits": [
        [
            "-",
            "\\brief Dead-Time Control Register for Timer12",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DTM:8",
            "< \\brief [7:0] Dead-Time - DTM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DTE0:1",
            "< \\brief [8:8] Dead Time Enable Bits DTEx (x=0,1,2) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DTE1:1",
            "< \\brief [9:9] Dead Time Enable Bits DTEx (x=0,1,2) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DTE2:1",
            "< \\brief [10:10] Dead Time Enable Bits DTEx (x=0,1,2) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:1",
            "< \\brief [11:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DTR0:1",
            "< \\brief [12:12] Dead Time Run Indication Bits DTRx (x=1,2,3) (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DTR1:1",
            "< \\brief [13:13] Dead Time Run Indication Bits DTRx (x=1,2,3) (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DTR2:1",
            "< \\brief [14:14] Dead Time Run Indication Bits DTRx (x=1,2,3) (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:17",
            "< \\brief [31:15] \\internal Reserved"
        ]
    ],
    "Ifx_CCU6_T12MSEL_Bits": [
        [
            "-",
            "\\brief T12 Mode Select Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSEL60:4",
            "< \\brief [3:0] Capture/Compare Mode Selection MSEL6x (x=0,1,2) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSEL61:4",
            "< \\brief [7:4] Capture/Compare Mode Selection MSEL6x (x=0,1,2) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSEL62:4",
            "< \\brief [11:8] Capture/Compare Mode Selection MSEL6x (x=0,1,2) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSYNC:3",
            "< \\brief [14:12] Hall Synchronization - HSYNC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DBYP:1",
            "< \\brief [15:15] Delay Bypass - DBYP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CCU6_T12PR_Bits": [
        [
            "-",
            "\\brief Timer 12 Period Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "T12PV:16",
            "< \\brief [15:0] T12 Period Value - T12PV (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CCU6_T13_Bits": [
        [
            "-",
            "\\brief Timer T13 Counter Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "T13CV:16",
            "< \\brief [15:0] Timer 13 Counter Value - T13CV (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CCU6_T13PR_Bits": [
        [
            "-",
            "\\brief Timer 13 Period Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "T13PV:16",
            "< \\brief [15:0] T13 Period Value - T13PV (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CCU6_TCTR0_Bits": [
        [
            "-",
            "\\brief Timer Control Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "T12CLK:3",
            "< \\brief [2:0] Timer T12 Input Clock Select - T12CLK (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T12PRE:1",
            "< \\brief [3:3] Timer T12 Prescaler Bit - T12PRE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T12R:1",
            "< \\brief [4:4] Timer T12 Run Bit - T12R (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STE12:1",
            "< \\brief [5:5] Timer T12 Shadow Transfer Enable - STE12 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CDIR:1",
            "< \\brief [6:6] Count Direction of Timer T12 - CDIR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CTM:1",
            "< \\brief [7:7] T12 Operating Mode - CTM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T13CLK:3",
            "< \\brief [10:8] Timer T13 Input Clock Select - T13CLK (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T13PRE:1",
            "< \\brief [11:11] Timer T13 Prescaler Bit - T13PRE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T13R:1",
            "< \\brief [12:12] Timer T13 Run Bit - T13R (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STE13:1",
            "< \\brief [13:13] Timer T13 Shadow Transfer Enable - STE13 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:18",
            "< \\brief [31:14] \\internal Reserved"
        ]
    ],
    "Ifx_CCU6_TCTR2_Bits": [
        [
            "-",
            "\\brief Timer Control Register 2",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "T12SSC:1",
            "< \\brief [0:0] Timer T12 Single Shot Control - T12SSC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T13SSC:1",
            "< \\brief [1:1] Timer T13 Single Shot Control - T13SSC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T13TEC:3",
            "< \\brief [4:2] T13 Trigger Event Control - T13TEC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T13TED:2",
            "< \\brief [6:5] Timer T13 Trigger Event Direction - T13TED (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:1",
            "< \\brief [7:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "T12RSEL:2",
            "< \\brief [9:8] Timer T12 External Run Selection - T12RSEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T13RSEL:2",
            "< \\brief [11:10] Timer T13 External Run Selection - T13RSEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:20",
            "< \\brief [31:12] \\internal Reserved"
        ]
    ],
    "Ifx_CCU6_TCTR4_Bits": [
        [
            "-",
            "\\brief Timer Control Register 4",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "T12RR:1",
            "< \\brief [0:0] Timer T12 Run Reset - T12RR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T12RS:1",
            "< \\brief [1:1] Timer T12 Run Set - T12RS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T12RES:1",
            "< \\brief [2:2] Timer T12 Reset - T12RES (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DTRES:1",
            "< \\brief [3:3] Dead-Time Counter Reset - DTRES (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:1",
            "< \\brief [4:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "T12CNT:1",
            "< \\brief [5:5] Timer T12 Count Event - T12CNT (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T12STR:1",
            "< \\brief [6:6] Timer T12 Shadow Transfer Request - T12STR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T12STD:1",
            "< \\brief [7:7] Timer T12 Shadow Transfer Disable - T12STD (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T13RR:1",
            "< \\brief [8:8] Timer T13 Run Reset - T13RR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T13RS:1",
            "< \\brief [9:9] Timer T13 Run Set - T13RS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T13RES:1",
            "< \\brief [10:10] Timer T13 Reset - T13RES (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:2",
            "< \\brief [12:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "T13CNT:1",
            "< \\brief [13:13] Timer T13 Count Event - T13CNT (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T13STR:1",
            "< \\brief [14:14] Timer T13 Shadow Transfer Request - T13STR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T13STD:1",
            "< \\brief [15:15] Timer T13 Shadow Transfer Disable - T13STD (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CCU6_TRPCTR_Bits": [
        [
            "-",
            "\\brief Trap Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRPM0:1",
            "< \\brief [0:0] Trap Mode Control Bit 0 - TRPM0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRPM1:1",
            "< \\brief [1:1] Trap Mode Control Bit 1 - TRPM1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRPM2:1",
            "< \\brief [2:2] Trap Mode Control Bit 2 - TRPM2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:5",
            "< \\brief [7:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRPEN:6",
            "< \\brief [13:8] Trap Enable Control - TRPEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRPEN13:1",
            "< \\brief [14:14] Trap Enable Control for Timer T13 - TRPEN13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRPPEN:1",
            "< \\brief [15:15] Trap Pin Enable - TRPPEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "struct _Ifx_CCU6": [
        [
            "-",
            "\\brief CCU6 object",
            "-"
        ],
        [
            "Ifx_CCU6_CLC",
            "CLC",
            "< \\brief 0, Clock Control Register"
        ],
        [
            "Ifx_CCU6_MCFG",
            "MCFG",
            "< \\brief 4, Module Configuration Register"
        ],
        [
            "Ifx_CCU6_ID",
            "ID",
            "< \\brief 8, Module Identification Register"
        ],
        [
            "Ifx_CCU6_MOSEL",
            "MOSEL",
            "< \\brief C, CCU60 Module Output Select Register"
        ],
        [
            "Ifx_CCU6_PISEL0",
            "PISEL0",
            "< \\brief 10, Port Input Select Register 0"
        ],
        [
            "Ifx_CCU6_PISEL2",
            "PISEL2",
            "< \\brief 14, Port Input Select Register 2"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_18[4]",
            "< \\brief 18, \\internal Reserved"
        ],
        [
            "Ifx_CCU6_KSCSR",
            "KSCSR",
            "< \\brief 1C, Kernel State Control Sensitivity Register"
        ],
        [
            "Ifx_CCU6_T12",
            "T12",
            "< \\brief 20, Timer T12 Counter Register"
        ],
        [
            "Ifx_CCU6_T12PR",
            "T12PR",
            "< \\brief 24, Timer 12 Period Register"
        ],
        [
            "Ifx_CCU6_T12DTC",
            "T12DTC",
            "< \\brief 28, Dead-Time Control Register for Timer12"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_2C[4]",
            "< \\brief 2C, \\internal Reserved"
        ]
    ],
    "Ifx_CONVERTER_ACCEN0_Bits": [
        [
            "-",
            "\\brief Access Enable Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw)"
        ]
    ],
    "Ifx_CONVERTER_CCCTRL_Bits": [
        [
            "-",
            "\\brief Converter Control Block Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:28",
            "< \\brief [27:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TC:4",
            "< \\brief [31:28] Test Control - TC (rw)"
        ]
    ],
    "Ifx_CONVERTER_CLC_Bits": [
        [
            "-",
            "\\brief Clock Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISR:1",
            "< \\brief [0:0] Module Disable Request Bit - DISR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISS:1",
            "< \\brief [1:1] Module Disable Status Bit - DISS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EDIS:1",
            "< \\brief [3:3] Sleep Mode Enable Control - EDIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_CONVERTER_ID_Bits": [
        [
            "-",
            "\\brief Module Identification Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_REV:8",
            "< \\brief [7:0] Module Revision - MOD_REV (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_TYPE:8",
            "< \\brief [15:8] Module Type - MOD_TYPE (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_NUMBER:16",
            "< \\brief [31:16] Module Number - MOD_NUMBER (r)"
        ]
    ],
    "Ifx_CONVERTER_KRST0_Bits": [
        [
            "-",
            "\\brief Kernel Reset Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSTSTAT:1",
            "< \\brief [1:1] Kernel Reset Status - RSTSTAT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_CONVERTER_KRST1_Bits": [
        [
            "-",
            "\\brief Kernel Reset Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_CONVERTER_KRSTCLR_Bits": [
        [
            "-",
            "\\brief Kernel Reset Status Clear Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR:1",
            "< \\brief [0:0] Kernel Reset Status Clear - CLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_CONVERTER_OCS_Bits": [
        [
            "-",
            "\\brief OCDS Control and Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:24",
            "< \\brief [23:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUS:4",
            "< \\brief [27:24] OCDS Suspend Control - SUS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUS_P:1",
            "< \\brief [28:28] SUS Write Protection - SUS_P (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUSSTA:1",
            "< \\brief [29:29] Suspend State - SUSSTA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_CONVERTER_PHSCFG_Bits": [
        [
            "-",
            "\\brief Phase Synchronizer Configuration Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PHSDIV:4",
            "< \\brief [3:0] Phase Synchronizer Divider - PHSDIV (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:11",
            "< \\brief [14:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDWC:1",
            "< \\brief [15:15] Write Control for Phase Sync. Divider - PDWC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CONVERTER_PHSSFTY_Bits": [
        [
            "-",
            "\\brief Phase Synchronizer Safety Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ALF:1",
            "< \\brief [0:0] Alarm Flag for Safety Features (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:3",
            "< \\brief [3:1] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FIPD0:1",
            "< \\brief [4:4] Fault Injection Phase sync Divider (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FICN0:1",
            "< \\brief [5:5] Fault Injection Counter (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:10",
            "< \\brief [15:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ALFCLR:1",
            "< \\brief [16:16] Alarm Flag ALF Clear (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:3",
            "< \\brief [19:17] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FIPD1:1",
            "< \\brief [20:20] Fault Injection Phase sync Divider (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FICN1:1",
            "< \\brief [21:21] Fault Injection Phase sync Divider (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:10",
            "< \\brief [31:22] \\internal Reserved"
        ]
    ],
    "Ifx_CONVERTER": [
        [
            "-",
            "\\brief CONVERTER object",
            "-"
        ],
        [
            "Ifx_CONVERTER_CLC",
            "CLC",
            "< \\brief 0, Clock Control Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_4[4]",
            "< \\brief 4, \\internal Reserved"
        ],
        [
            "Ifx_CONVERTER_ID",
            "ID",
            "< \\brief 8, Module Identification Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_C[28]",
            "< \\brief C, \\internal Reserved"
        ],
        [
            "Ifx_CONVERTER_OCS",
            "OCS",
            "< \\brief 28, OCDS Control and Status Register"
        ],
        [
            "Ifx_CONVERTER_KRSTCLR",
            "KRSTCLR",
            "< \\brief 2C, Kernel Reset Status Clear Register"
        ],
        [
            "Ifx_CONVERTER_KRST1",
            "KRST1",
            "< \\brief 30, Kernel Reset Register 1"
        ],
        [
            "Ifx_CONVERTER_KRST0",
            "KRST0",
            "< \\brief 34, Kernel Reset Register 0"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_38[4]",
            "< \\brief 38, \\internal Reserved"
        ],
        [
            "Ifx_CONVERTER_ACCEN0",
            "ACCEN0",
            "< \\brief 3C, Access Enable Register 0"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_40[60]",
            "< \\brief 40, \\internal Reserved"
        ],
        [
            "Ifx_CONVERTER_CCCTRL",
            "CCCTRL",
            "< \\brief 7C, Converter Control Block Control Register"
        ],
        [
            "Ifx_CONVERTER_PHSCFG",
            "PHSCFG",
            "< \\brief 80, Phase Synchronizer Configuration Register"
        ],
        [
            "Ifx_CONVERTER_PHSSFTY",
            "PHSSFTY",
            "< \\brief 84, Phase Synchronizer Safety Control Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_88[120]",
            "< \\brief 88, \\internal Reserved"
        ]
    ],
    "Ifx_CPU_A_Bits": [
        [
            "-",
            "\\brief CPUx Address General Purpose Register ${y}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ADDR:32",
            "< \\brief [31:0] Address Register - ADDR (rw)"
        ]
    ],
    "Ifx_CPU_BIV_Bits": [
        [
            "-",
            "\\brief CPUx Base Interrupt Vector Table Pointer",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "VSS:1",
            "< \\brief [0:0] Vector Spacing Select - VSS (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "BIV:31",
            "< \\brief [31:1] Base Address of Interrupt Vector Table - BIV (rw)"
        ]
    ],
    "Ifx_CPU_BLK_OMASK_Bits": [
        [
            "-",
            "\\brief CPUx Overlay Mask Register ${i}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:5",
            "< \\brief [4:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "OMASK:12",
            "< \\brief [16:5] Overlay Address Mask - OMASK (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ONE:11",
            "< \\brief [27:17] Fixed \"1\" Values - ONE (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_BLK_OTAR_Bits": [
        [
            "-",
            "\\brief CPUx Overlay Target Address Register ${i}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:5",
            "< \\brief [4:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBASE:23",
            "< \\brief [27:5] Target Base - TBASE (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_BLK_RABR_Bits": [
        [
            "-",
            "\\brief CPUx Redirected Address Base Register ${i}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:5",
            "< \\brief [4:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "OBASE:17",
            "< \\brief [21:5] Overlay Block Base Address - OBASE (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_22:2",
            "< \\brief [23:22] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "OMEM:4",
            "< \\brief [27:24] Overlay Memory Select - OMEM (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_28:3",
            "< \\brief [30:28] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "OVEN:1",
            "< \\brief [31:31] Overlay Enabled - OVEN (rwh)"
        ]
    ],
    "Ifx_CPU_BTV_Bits": [
        [
            "-",
            "\\brief CPUx Base Trap Vector Table Pointer",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "BTV:31",
            "< \\brief [31:1] Base Address of Trap Vector Table - BTV (rw)"
        ]
    ],
    "Ifx_CPU_CCNT_Bits": [
        [
            "-",
            "\\brief CPUx CPU Clock Cycle Count",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "COUNTVALUE:31",
            "< \\brief [30:0] Count Value - CountValue (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SOVF:1",
            "< \\brief [31:31] Sticky Overflow Bit - SOvf (rwh)"
        ]
    ],
    "Ifx_CPU_CCTRL_Bits": [
        [
            "-",
            "\\brief CPUx Counter Control",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CM:1",
            "< \\brief [0:0] Counter Mode - CM (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CE:1",
            "< \\brief [1:1] Count Enable - CE (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "M1:3",
            "< \\brief [4:2] M1CNT Configuration - M1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "M2:3",
            "< \\brief [7:5] M2CNT Configuration - M2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "M3:3",
            "< \\brief [10:8] M3CNT Configuration - M3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_11:21",
            "< \\brief [31:11] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_COMPAT_Bits": [
        [
            "-",
            "\\brief CPUx Compatibility Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:3",
            "< \\brief [2:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "RM:1",
            "< \\brief [3:3] Rounding Mode Compatibility - RM (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SP:1",
            "< \\brief [4:4] SYSCON Safety Protection Mode Compatibility - SP (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_5:27",
            "< \\brief [31:5] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_CORE_ID_Bits": [
        [
            "-",
            "\\brief CPUx Core Identification Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CORE_ID:3",
            "< \\brief [2:0] Core Identification Number - CORE_ID (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_3:29",
            "< \\brief [31:3] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_CPR_L_Bits": [
        [
            "-",
            "\\brief CPUx Code Protection Range ${y} Lower Bound Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:5",
            "< \\brief [4:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "LOWBND:27",
            "< \\brief [31:5] CPRy Lower Boundary Address - LOWBND (rw)"
        ]
    ],
    "Ifx_CPU_CPR_U_Bits": [
        [
            "-",
            "\\brief CPUx Code Protection Range ${y} Upper Bound Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:5",
            "< \\brief [4:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "UPPBND:27",
            "< \\brief [31:5] CPR0_m Upper Boundary Address - UPPBND (rw)"
        ]
    ],
    "Ifx_CPU_CPU_ID_Bits": [
        [
            "-",
            "\\brief CPUx Identification Register TC1.6.2P",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "MOD_REV:8",
            "< \\brief [7:0] Revision Number - MOD_REV (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MOD_32B:8",
            "< \\brief [15:8] 32-Bit Module Enable - MOD_32B (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MOD:16",
            "< \\brief [31:16] Module Identification Number - MOD (r)"
        ]
    ],
    "Ifx_CPU_CPXE_Bits": [
        [
            "-",
            "\\brief",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "XE_N:10",
            "< \\brief [9:0] Execute Enable Range select - XE[n] (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_10:22",
            "< \\brief [31:10] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_CREVT_Bits": [
        [
            "-",
            "\\brief CPUx Core Register Access Event",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "EVTA:3",
            "< \\brief [2:0] Event Associated - EVTA (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "BBM:1",
            "< \\brief [3:3] Break Before Make (BBM) or Break After Make (BAM) Selection - BBM (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "BOD:1",
            "< \\brief [4:4] Breakout Disable - BOD (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SUSP:1",
            "< \\brief [5:5] CDC Suspend-Out Signal State - SUSP (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CNT:2",
            "< \\brief [7:6] Counter - CNT (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_CUS_ID_Bits": [
        [
            "-",
            "\\brief CPUx Customer ID register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CID:3",
            "< \\brief [2:0] Customer ID - CID (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_3:29",
            "< \\brief [31:3] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_D_Bits": [
        [
            "-",
            "\\brief CPUx Data General Purpose Register ${y}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DATA:32",
            "< \\brief [31:0] Data Register - DATA (rw)"
        ]
    ],
    "Ifx_CPU_DATR_Bits": [
        [
            "-",
            "\\brief CPUx Data Asynchronous Trap Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:3",
            "< \\brief [2:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "SBE:1",
            "< \\brief [3:3] Store Bus Error - SBE (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_4:5",
            "< \\brief [8:4] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "CWE:1",
            "< \\brief [9:9] Cache Writeback Error - CWE (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CFE:1",
            "< \\brief [10:10] Cache Flush Error - CFE (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_11:3",
            "< \\brief [13:11] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "SOE:1",
            "< \\brief [14:14] Store Overlay Error - SOE (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_DBGSR_Bits": [
        [
            "-",
            "\\brief CPUx Debug Status Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DE:1",
            "< \\brief [0:0] Debug Enable - DE (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "HALT:2",
            "< \\brief [2:1] CPU Halt Request / Status Field - HALT (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SIH:1",
            "< \\brief [3:3] Suspend-in Halt - SIH (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SUSP:1",
            "< \\brief [4:4] Current State of the Core Suspend-Out Signal - SUSP (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_5:1",
            "< \\brief [5:5] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "PREVSUSP:1",
            "< \\brief [6:6] Previous State of Core Suspend-Out Signal - PREVSUSP (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PEVT:1",
            "< \\brief [7:7] Posted Event - PEVT (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EVTSRC:5",
            "< \\brief [12:8] Event Source - EVTSRC (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_13:19",
            "< \\brief [31:13] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_DBGTCR_Bits": [
        [
            "-",
            "\\brief CPUx Debug Trap Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DTA:1",
            "< \\brief [0:0] Debug Trap Active Bit - DTA (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_DCON0_Bits": [
        [
            "-",
            "\\brief CPUx Data Memory Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "DCBYP:1",
            "< \\brief [1:1] Data Cache Bypass - DCBYP (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_DCON2_Bits": [
        [
            "-",
            "\\brief CPUx Data Control Register 2",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DCACHE_SZE:16",
            "< \\brief [15:0] Data Cache Size - DCACHE_SZE (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DSCRATCH_SZE:16",
            "< \\brief [31:16] Data Scratch Size - DSCRATCH_SZE (r)"
        ]
    ],
    "Ifx_CPU_DCX_Bits": [
        [
            "-",
            "\\brief CPUx Debug Context Save Area Pointer",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:6",
            "< \\brief [5:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "DCXVALUE:26",
            "< \\brief [31:6] Debug Context Save Area Pointer - DCXValue (rw)"
        ]
    ],
    "Ifx_CPU_DEADD_Bits": [
        [
            "-",
            "\\brief CPUx Data Error Address Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ERROR_ADDRESS:32",
            "< \\brief [31:0] Error Address - ERROR_ADDRESS (rh)"
        ]
    ],
    "Ifx_CPU_DIEAR_Bits": [
        [
            "-",
            "\\brief CPUx Data Integrity Error Address Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TA:32",
            "< \\brief [31:0] Transaction Address - TA (rh)"
        ]
    ],
    "Ifx_CPU_DIETR_Bits": [
        [
            "-",
            "\\brief CPUx Data Integrity Error Trap Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "IED:1",
            "< \\brief [0:0] Integrity Error Detected - IED (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IE_T:1",
            "< \\brief [1:1] Integrity Error - Tag Memory - IE_T (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IE_C:1",
            "< \\brief [2:2] Integrity Error - Cache Memory - IE_C (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IE_S:1",
            "< \\brief [3:3] Integrity Error - Scratchpad Memory - IE_S (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IE_BI:1",
            "< \\brief [4:4] Integrity Error - Bus Interface - IE_BI (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "E_INFO:6",
            "< \\brief [10:5] Error Information - E_INFO (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IE_UNC:1",
            "< \\brief [11:11] Dual Bit Error Detected - IE_UNC (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IE_SP:1",
            "< \\brief [12:12] Safety Protection Error Detected - IE_SP (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IE_BS:1",
            "< \\brief [13:13] Bus Slave Access Indicator - IE_BS (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IE_DLMU:1",
            "< \\brief [14:14] Integrity Error - DLMU - IE_DLMU (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IE_LPB:1",
            "< \\brief [15:15] Integrity Error - Local Pflash Bank - IE_LPB (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IE_MTMV:1",
            "< \\brief [16:16] Memory Test Mode Violation detected - IE_MTMV (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_17:15",
            "< \\brief [31:17] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_DLMU_SPROT_RGNACCENA_R_Bits": [
        [
            "-",
            "\\brief CPUx Safety Protection Region DLMU Read Access Enable Register A${x}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN:32",
            "< \\brief [31:0] Read Access Enable for Master TAG ID n (n=0-31) - EN (rw)"
        ]
    ],
    "Ifx_CPU_DLMU_SPROT_RGNACCENA_W_Bits": [
        [
            "-",
            "\\brief CPUx  Safety Protection Region DLMU Write Access Enable Register A${x}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN:32",
            "< \\brief [31:0] Write Access Enable for Master TAG ID n (n=0-31) - EN (rw)"
        ]
    ],
    "Ifx_CPU_DLMU_SPROT_RGNACCENB_R_Bits": [
        [
            "-",
            "\\brief CPUx Safety Protection Region DLMU Read Access Enable Register B${x}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN:32",
            "< \\brief [31:0] Read Access Enable for Master TAG ID n (n=32-63) - EN (rw)"
        ]
    ],
    "Ifx_CPU_DLMU_SPROT_RGNACCENB_W_Bits": [
        [
            "-",
            "\\brief CPUx  Safety Protection Region DLMU Write Access Enable Register B${x}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN:32",
            "< \\brief [31:0] Write Access Enable for Master TAG ID n (n=32-63) - EN (rw)"
        ]
    ],
    "Ifx_CPU_DLMU_SPROT_RGNLA_Bits": [
        [
            "-",
            "\\brief CPUx  Safety Protection DLMU Region Lower Address Register ${x}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:5",
            "< \\brief [4:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "ADDR:27",
            "< \\brief [31:5] Region Lower Address - ADDR (rw)"
        ]
    ],
    "Ifx_CPU_DLMU_SPROT_RGNUA_Bits": [
        [
            "-",
            "\\brief CPUx  Safety protection DLMU Region Upper Address Register ${x}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:5",
            "< \\brief [4:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "ADDR:27",
            "< \\brief [31:5] Region Upper Address - ADDR (rw)"
        ]
    ],
    "Ifx_CPU_DMS_Bits": [
        [
            "-",
            "\\brief CPUx Debug Monitor Start Address",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "DMSVALUE:31",
            "< \\brief [31:1] Debug Monitor Start Address - DMSValue (rw)"
        ]
    ],
    "Ifx_CPU_DPRE_Bits": [
        [
            "-",
            "\\brief",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "RE_N:18",
            "< \\brief [17:0] Read Enable Range Select - RE[n] (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_18:14",
            "< \\brief [31:18] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_DPR_L_Bits": [
        [
            "-",
            "\\brief CPUx Data Protection Range ${y}, Lower Bound Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:3",
            "< \\brief [2:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "LOWBND:29",
            "< \\brief [31:3] DPRy Lower Boundary Address - LOWBND (rw)"
        ]
    ],
    "Ifx_CPU_DPR_U_Bits": [
        [
            "-",
            "\\brief CPUx Data Protection Range ${y}, Upper Bound Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:3",
            "< \\brief [2:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "UPPBND:29",
            "< \\brief [31:3] DPRy Upper Boundary Address - UPPBND (rw)"
        ]
    ],
    "Ifx_CPU_DPWE_Bits": [
        [
            "-",
            "\\brief",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "WE_N:18",
            "< \\brief [17:0] Write Enable Range Select - WE[n] (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_18:14",
            "< \\brief [31:18] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_DSTR_Bits": [
        [
            "-",
            "\\brief CPUx Data Synchronous Trap Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "SRE:1",
            "< \\brief [0:0] Scratch Range Error - SRE (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "GAE:1",
            "< \\brief [1:1] Global Address Error - GAE (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "LBE:1",
            "< \\brief [2:2] Load Bus Error - LBE (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DRE:1",
            "< \\brief [3:3] Local DLMU Range Error - DRE (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_4:2",
            "< \\brief [5:4] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "CRE:1",
            "< \\brief [6:6] Cache Refill Error - CRE (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_7:7",
            "< \\brief [13:7] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "DTME:1",
            "< \\brief [14:14] DTAG MSIST Error - DTME (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "LOE:1",
            "< \\brief [15:15] Load Overlay Error - LOE (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SDE:1",
            "< \\brief [16:16] Segment Difference Error - SDE (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SCE:1",
            "< \\brief [17:17] Segment Crossing Error - SCE (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CAC:1",
            "< \\brief [18:18] CSFR Access Error - CAC (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MPE:1",
            "< \\brief [19:19] Memory Protection Error - MPE (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLE:1",
            "< \\brief [20:20] Context Location Error - CLE (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_21:3",
            "< \\brief [23:21] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "ALN:1",
            "< \\brief [24:24] Alignment Error - ALN (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_25:7",
            "< \\brief [31:25] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_EXEVT_Bits": [
        [
            "-",
            "\\brief CPUx External Event Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "EVTA:3",
            "< \\brief [2:0] Event Associated - EVTA (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "BBM:1",
            "< \\brief [3:3] Break Before Make (BBM) or Break After Make (BAM) Selection - BBM (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "BOD:1",
            "< \\brief [4:4] Breakout Disable - BOD (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SUSP:1",
            "< \\brief [5:5] CDC Suspend-Out Signal State - SUSP (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CNT:2",
            "< \\brief [7:6] Counter - CNT (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_FCX_Bits": [
        [
            "-",
            "\\brief CPUx Free CSA List Head Pointer",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "FCXO:16",
            "< \\brief [15:0] FCX Offset Address Field - FCXO (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FCXS:4",
            "< \\brief [19:16] FCX Segment Address Field - FCXS (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_20:12",
            "< \\brief [31:20] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_FLASHCON0_Bits": [
        [
            "-",
            "\\brief CPUx Flash Configuration Register 0",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TAG1:6",
            "< \\brief [5:0] Flash Prefetch Buffer 1 Configuration (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_6:2",
            "< \\brief [7:6] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "TAG2:6",
            "< \\brief [13:8] Flash Prefetch Buffer 2 Configuration (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_14:2",
            "< \\brief [15:14] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "TAG3:6",
            "< \\brief [21:16] Flash Prefetch Buffer 3 Configuration (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_22:2",
            "< \\brief [23:22] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "TAG4:6",
            "< \\brief [29:24] Flash Prefetch Buffer 4 Configuration (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_FLASHCON1_Bits": [
        [
            "-",
            "\\brief CPUx Flash Configuration Register 1",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "STALL:1",
            "< \\brief [0:0] Stall Bus Request (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_1:15",
            "< \\brief [15:1] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "MASKUECC:2",
            "< \\brief [17:16] Mask PFLASH Uncorrectable ECC Bit Error (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_18:6",
            "< \\brief [23:18] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:2",
            "< \\brief [25:24] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_26:6",
            "< \\brief [31:26] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_FLASHCON2_Bits": [
        [
            "-",
            "\\brief CPUx Flash Configuration Register 2",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "RECDIS:2",
            "< \\brief [1:0] Address Buffer Recording Disable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ECCCORDIS:2",
            "< \\brief [3:2] ECC Correction Disable - ECCCORDIS (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_4:4",
            "< \\brief [7:4] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "HMARGIN:2",
            "< \\brief [9:8] Hard Margin Selection (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MSEL:2",
            "< \\brief [11:10] Margin Read Selection (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "ECCSCLR:2",
            "< \\brief [17:16] Clear ECC Status Register (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_18:6",
            "< \\brief [23:18] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "SBABCLR:2",
            "< \\brief [25:24] Clear SBAB Record Registers (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DBABCLR:2",
            "< \\brief [27:26] Clear DBAB Record Registers (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MBABCLR:2",
            "< \\brief [29:28] Clear MBAB Record Registers (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ZBABCLR:2",
            "< \\brief [31:30] Clear ZBAB Record Registers - ZBABCLR (w)"
        ]
    ],
    "Ifx_CPU_FLASHCON3_Bits": [
        [
            "-",
            "\\brief CPUx Flash Configuration Register 3",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ECCERRINJ:1",
            "< \\brief [0:0] ECC Error Injection (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EDCERRINJ:1",
            "< \\brief [1:1] EDC Error Injection (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SBABERRINJ:1",
            "< \\brief [2:2] Corrected Single Bits Address Buffer (SBAB) Error Injection (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DBABERRINJ:1",
            "< \\brief [3:3] Corrected Double Bits Address Buffer (DBAB) Error Injection (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MBABERRINJ:1",
            "< \\brief [4:4] Uncorrected Multi Bit Address Buffer (MBAB) Error Injection (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ZBABERRINJ:1",
            "< \\brief [5:5] Uncorrected All Zeros Bits Address Buffer (ZBAB) Error Injection (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SBERERRINJ:1",
            "< \\brief [6:6] Single Bit Error (SBER) Injection (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DBERERRINJ:1",
            "< \\brief [7:7] Double Bit Error (DBER) Injection (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "NVMCERRINJ:1",
            "< \\brief [8:8] NVM Configuration (NVMCER) Injection (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FLCONERRINJ:1",
            "< \\brief [9:9] Flashcon Error (FLCONER) Injection (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_10:22",
            "< \\brief [31:10] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_FLASHCON4_Bits": [
        [
            "-",
            "\\brief CPUx Flash Configuration Register 4",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DDIS:1",
            "< \\brief [0:0] Disable direct LPB access (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_FPU_TRAP_CON_Bits": [
        [
            "-",
            "\\brief CPUx Trap Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TST:1",
            "< \\brief [0:0] Trap Status - TST (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TCL:1",
            "< \\brief [1:1] Trap Clear - TCL (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_2:6",
            "< \\brief [7:2] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "RM:2",
            "< \\brief [9:8] Captured Rounding Mode - RM (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_10:8",
            "< \\brief [17:10] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "FXE:1",
            "< \\brief [18:18] FX Trap Enable - FXE (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FUE:1",
            "< \\brief [19:19] FU Trap Enable - FUE (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FZE:1",
            "< \\brief [20:20] FZ Trap Enable - FZE (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FVE:1",
            "< \\brief [21:21] FV Trap Enable - FVE (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIE:1",
            "< \\brief [22:22] FI Trap Enable - FIE (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_23:3",
            "< \\brief [25:23] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "FX:1",
            "< \\brief [26:26] Captured FX - FX (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FU:1",
            "< \\brief [27:27] Captured FU - FU (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FZ:1",
            "< \\brief [28:28] Captured FZ - FZ (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FV:1",
            "< \\brief [29:29] Captured FV - FV (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FI:1",
            "< \\brief [30:30] Captured FI - FI (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_FPU_TRAP_OPC_Bits": [
        [
            "-",
            "\\brief CPUx Trapping Instruction Opcode Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "OPC:8",
            "< \\brief [7:0] Captured Opcode - OPC (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FMT:1",
            "< \\brief [8:8] Captured Instruction Format - FMT (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_9:7",
            "< \\brief [15:9] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "DREG:4",
            "< \\brief [19:16] Captured Destination Register - DREG (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_20:12",
            "< \\brief [31:20] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_FPU_TRAP_PC_Bits": [
        [
            "-",
            "\\brief CPUx Trapping Instruction Program Counter Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "PC:32",
            "< \\brief [31:0] Captured Program Counter - PC (rh)"
        ]
    ],
    "Ifx_CPU_FPU_TRAP_SRC1_Bits": [
        [
            "-",
            "\\brief CPUx Trapping Instruction Operand Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "SRC1:32",
            "< \\brief [31:0] Captured SRC1 Operand - SRC1 (rh)"
        ]
    ],
    "Ifx_CPU_FPU_TRAP_SRC2_Bits": [
        [
            "-",
            "\\brief CPUx Trapping Instruction Operand Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "SRC2:32",
            "< \\brief [31:0] Captured SRC2 Operand - SRC2 (rh)"
        ]
    ],
    "Ifx_CPU_FPU_TRAP_SRC3_Bits": [
        [
            "-",
            "\\brief CPUx Trapping Instruction Operand Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "SRC3:32",
            "< \\brief [31:0] Captured SRC3 Operand - SRC3 (rh)"
        ]
    ],
    "Ifx_CPU_ICNT_Bits": [
        [
            "-",
            "\\brief CPUx Instruction Count",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "COUNTVALUE:31",
            "< \\brief [30:0] Count Value - CountValue (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SOVF:1",
            "< \\brief [31:31] Sticky Overflow Bit - SOvf (rwh)"
        ]
    ],
    "Ifx_CPU_ICR_Bits": [
        [
            "-",
            "\\brief CPUx Interrupt Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CCPN:8",
            "< \\brief [7:0] Current CPU Priority Number - CCPN (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_8:7",
            "< \\brief [14:8] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "IE:1",
            "< \\brief [15:15] Global Interrupt Enable Bit - IE (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PIPN:8",
            "< \\brief [23:16] Pending Interrupt Priority Number - PIPN (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_ISP_Bits": [
        [
            "-",
            "\\brief CPUx Interrupt Stack Pointer",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ISP:32",
            "< \\brief [31:0] Interrupt Stack Pointer - ISP (rw)"
        ]
    ],
    "Ifx_CPU_KRST0_Bits": [
        [
            "-",
            "\\brief CPUx  Reset Register 0",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RSTSTAT:2",
            "< \\brief [2:1] Kernel Reset Status - RSTSTAT (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_3:29",
            "< \\brief [31:3] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_KRST1_Bits": [
        [
            "-",
            "\\brief CPUx  Reset Register 1",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_KRSTCLR_Bits": [
        [
            "-",
            "\\brief CPUx Reset Clear Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLR:1",
            "< \\brief [0:0] Kernel Reset Status Clear - CLR (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_LCX_Bits": [
        [
            "-",
            "\\brief CPUx Free CSA List Limit Pointer",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "LCXO:16",
            "< \\brief [15:0] LCX Offset Field - LCXO (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "LCXS:4",
            "< \\brief [19:16] LCX Segment Address - LCXS (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_20:12",
            "< \\brief [31:20] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_LPB_SPROT_ACCENA_R_Bits": [
        [
            "-",
            "\\brief CPUx  Safety Protection Region LPB Read Access Enable Register A",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN:32",
            "< \\brief [31:0] Access Enable for Master TAG ID n (n= 0-31) - EN (rw)"
        ]
    ],
    "Ifx_CPU_LPB_SPROT_ACCENB_R_Bits": [
        [
            "-",
            "\\brief CPUx Safety Protection Region LPB Read Access Enable Register B",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN:32",
            "< \\brief [31:0] Access Enable for Master TAG ID n (n= 32-63) - EN (rw)"
        ]
    ],
    "Ifx_CPU_M1CNT_Bits": [
        [
            "-",
            "\\brief CPUx Multi-Count Register 1",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "COUNTVALUE:31",
            "< \\brief [30:0] Count Value - CountValue (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SOVF:1",
            "< \\brief [31:31] Sticky Overflow Bit - SOvf (rwh)"
        ]
    ],
    "Ifx_CPU_M2CNT_Bits": [
        [
            "-",
            "\\brief CPUx Multi-Count Register 2",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "COUNTVALUE:31",
            "< \\brief [30:0] Count Value - CountValue (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SOVF:1",
            "< \\brief [31:31] Sticky Overflow Bit - SOvf (rwh)"
        ]
    ],
    "Ifx_CPU_M3CNT_Bits": [
        [
            "-",
            "\\brief CPUx Multi-Count Register 3",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "COUNTVALUE:31",
            "< \\brief [30:0] Count Value - CountValue (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SOVF:1",
            "< \\brief [31:31] Sticky Overflow Bit - SOvf (rwh)"
        ]
    ],
    "Ifx_CPU_OSEL_Bits": [
        [
            "-",
            "\\brief CPUx  Overlay Range Select Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "SHOVEN_X:32",
            "< \\brief [31:0] Shadow Overlay Enable - SHOVEN[x] (rw)"
        ]
    ],
    "Ifx_CPU_PC_Bits": [
        [
            "-",
            "\\brief CPUx Program Counter",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "PC:31",
            "< \\brief [31:1] Program Counter - PC (rwh)"
        ]
    ],
    "Ifx_CPU_PCON0_Bits": [
        [
            "-",
            "\\brief CPUx Program Control 0",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "PCBYP:1",
            "< \\brief [1:1] Program Cache Bypass - PCBYP (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_PCON1_Bits": [
        [
            "-",
            "\\brief CPUx Program Control 1",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "PCINV:1",
            "< \\brief [0:0] Program Cache Invalidate - PCINV (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PBINV:1",
            "< \\brief [1:1] Program Buffer Invalidate - PBINV (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_PCON2_Bits": [
        [
            "-",
            "\\brief CPUx Program Control 2",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "PCACHE_SZE:16",
            "< \\brief [15:0] Program Cache Size (ICACHE) in KBytes - PCACHE_SZE (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSCRATCH_SZE:16",
            "< \\brief [31:16] Program Scratch Size in KBytes - PSCRATCH_SZE (r)"
        ]
    ],
    "Ifx_CPU_PCXI_Bits": [
        [
            "-",
            "\\brief CPUx Previous Context Information Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "PCXO:16",
            "< \\brief [15:0] Previous Context Pointer Offset Field - PCXO (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PCXS:4",
            "< \\brief [19:16] Previous Context Pointer Segment Address - PCXS (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "UL:1",
            "< \\brief [20:20] Upper or Lower Context Tag - UL (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PIE:1",
            "< \\brief [21:21] Previous Interrupt Enable - PIE (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PCPN:8",
            "< \\brief [29:22] Previous CPU Priority Number - PCPN (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_PIEAR_Bits": [
        [
            "-",
            "\\brief CPUx Program Integrity Error Address Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TA:32",
            "< \\brief [31:0] Transaction Address - TA (rh)"
        ]
    ],
    "Ifx_CPU_PIETR_Bits": [
        [
            "-",
            "\\brief CPUx Program Integrity Error Trap Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "IED:1",
            "< \\brief [0:0] Integrity Error Detected - IED (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IE_T:1",
            "< \\brief [1:1] Integrity Error - TAG Memory - IE_T (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IE_C:1",
            "< \\brief [2:2] Integrity Error - Cache Memory - IE_C (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IE_S:1",
            "< \\brief [3:3] Integrity Error - Scratchpad Memory - IE_S (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IE_BI:1",
            "< \\brief [4:4] Integrity Error - Bus Interface - IE_BI (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "E_INFO:6",
            "< \\brief [10:5] Error Information - E_INFO (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IE_UNC:1",
            "< \\brief [11:11] Integrity Error - Uncorrectable Error Detected - IE_UNC (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IE_SP:1",
            "< \\brief [12:12] Safety Protection Error Detected - IE_SP (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IE_BS:1",
            "< \\brief [13:13] Bus Slave Access Indicator - IE_BS (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IE_ADDR:1",
            "< \\brief [14:14] Address Phase error detected at SRI slave interface - IE_ADDR (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IE_LPB:1",
            "< \\brief [15:15] Integrity Error - Local Pflash bank - IE_LPB (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IE_MTMV:1",
            "< \\brief [16:16] Memory Test Mode Violation detected - IE_MTMV (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_17:15",
            "< \\brief [31:17] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_PMA0_Bits": [
        [
            "-",
            "\\brief CPUx Data Access CacheabilityRegister",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DAC:16",
            "< \\brief [15:0] Data Access Cacheability Segments FHto 0H - DAC (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_PMA1_Bits": [
        [
            "-",
            "\\brief CPUx Code Access CacheabilityRegister",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CAC:16",
            "< \\brief [15:0] Code Access Cacheability Segments FH-0H - CAC (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_PMA2_Bits": [
        [
            "-",
            "\\brief CPUx  Peripheral Space Identifier register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSI:16",
            "< \\brief [15:0] Peripheral Space Identifier Segments FH-0H - PSI (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_PSTR_Bits": [
        [
            "-",
            "\\brief CPUx Program Synchronous Trap Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "FRE:1",
            "< \\brief [0:0] Fetch Range Error - FRE (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_1:1",
            "< \\brief [1:1] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "FBE:1",
            "< \\brief [2:2] Fetch Bus Error - FBE (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_3:9",
            "< \\brief [11:3] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "FPE:1",
            "< \\brief [12:12] Fetch Peripheral Error - FPE (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_13:1",
            "< \\brief [13:13] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "FME:1",
            "< \\brief [14:14] Fetch MSIST Error - FME (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_15:17",
            "< \\brief [31:15] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_PSW_Bits": [
        [
            "-",
            "\\brief CPUx Program Status Word",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CDC:7",
            "< \\brief [6:0] Call Depth Counter - CDC (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CDE:1",
            "< \\brief [7:7] Call Depth Count Enable - CDE (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "GW:1",
            "< \\brief [8:8] Global Address Register Write Permission - GW (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IS:1",
            "< \\brief [9:9] Interrupt Stack Control - IS (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IO:2",
            "< \\brief [11:10] Access Privilege Level Control (I/O Privilege) - IO (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PRS:2",
            "< \\brief [13:12] Protection Register Set - PRS (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "S:1",
            "< \\brief [14:14] Safe Task Identifier - S (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PRS2:1",
            "< \\brief [15:15] Protection Register Set MSB - PRS2 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:8",
            "< \\brief [23:16] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "USB:8",
            "< \\brief [31:24] User Status Bits - USB (rw)"
        ]
    ],
    "Ifx_CPU_RGN_ACCENA_Bits": [
        [
            "-",
            "\\brief CPUx  Safety Protection Region SPR Write Access Enable Register A${i}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN:32",
            "< \\brief [31:0] Write Access Enable for Master TAG ID n (n=0-31) - EN (rw)"
        ]
    ],
    "Ifx_CPU_RGN_ACCENB_Bits": [
        [
            "-",
            "\\brief CPUx  Safety Protection Region SPR Write Access Enable Register B${i}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN:32",
            "< \\brief [31:0] Write Access Enable for Master TAG ID n (n=32-63) - EN (rw)"
        ]
    ],
    "Ifx_CPU_RGN_LA_Bits": [
        [
            "-",
            "\\brief CPUx  Safety Protection SPR Region Lower Address Register ${i}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:5",
            "< \\brief [4:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "ADDR:27",
            "< \\brief [31:5] Region Lower Address - ADDR (rw)"
        ]
    ],
    "Ifx_CPU_RGN_UA_Bits": [
        [
            "-",
            "\\brief CPUx  Safety protection SPR Region Upper Address Register ${i}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:5",
            "< \\brief [4:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "ADDR:27",
            "< \\brief [31:5] Region Upper Address - ADDR (rw)"
        ]
    ],
    "Ifx_CPU_SEGEN_Bits": [
        [
            "-",
            "\\brief CPUx SRI Error Generation Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ADFLIP:8",
            "< \\brief [7:0] Address ECC Bit Flip - ADFLIP (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ADTYPE:2",
            "< \\brief [9:8] Type of error - ADTYPE (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_10:21",
            "< \\brief [30:10] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "AE:1",
            "< \\brief [31:31] Activate Error Enable - AE (rwh)"
        ]
    ],
    "Ifx_CPU_SFR_SPROT_ACCENA_W_Bits": [
        [
            "-",
            "\\brief CPUx  Safety Protection Register Access Enable Register A",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN:32",
            "< \\brief [31:0] Access Enable for Master TAG ID n (n= 0-31) - EN (rw)"
        ]
    ],
    "Ifx_CPU_SFR_SPROT_ACCENB_W_Bits": [
        [
            "-",
            "\\brief CPUx  Safety Protection Region Access Enable Register B",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN:32",
            "< \\brief [31:0] Access Enable for Master TAG ID n (n= 32-63) - EN (rw)"
        ]
    ],
    "Ifx_CPU_SMACON_Bits": [
        [
            "-",
            "\\brief CPUx SIST Mode Access Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:24",
            "< \\brief [23:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "IODT:1",
            "< \\brief [24:24] In-Order Data Transactions - IODT (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_25:7",
            "< \\brief [31:25] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_SPR_SPROT_RGNACCENA_R_Bits": [
        [
            "-",
            "\\brief CPUx Safety Protection Region SPR Read Access Enable Register A${x}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN:32",
            "< \\brief [31:0] Read Access Enable for Master TAG ID n (n=0-31) - EN (rw)"
        ]
    ],
    "Ifx_CPU_SPR_SPROT_RGNACCENB_R_Bits": [
        [
            "-",
            "\\brief CPUx Safety Protection Region SPR Read Access Enable Register B${x}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN:32",
            "< \\brief [31:0] Read Access Enable for Master TAG ID n (n=32-63) - EN (rw)"
        ]
    ],
    "Ifx_CPU_SWEVT_Bits": [
        [
            "-",
            "\\brief CPUx Software Debug Event",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "EVTA:3",
            "< \\brief [2:0] Event Associated - EVTA (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "BBM:1",
            "< \\brief [3:3] Break Before Make (BBM) or Break After Make (BAM) Selection - BBM (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "BOD:1",
            "< \\brief [4:4] Breakout Disable - BOD (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SUSP:1",
            "< \\brief [5:5] CDC Suspend-Out Signal State - SUSP (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CNT:2",
            "< \\brief [7:6] Counter - CNT (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_SYSCON_Bits": [
        [
            "-",
            "\\brief CPUx System Configuration Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "FCDSF:1",
            "< \\brief [0:0] Free Context List Depleted Sticky Flag - FCDSF (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PROTEN:1",
            "< \\brief [1:1] Memory Protection Enable - PROTEN (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TPROTEN:1",
            "< \\brief [2:2] Temporal Protection Enable - TPROTEN (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IS:1",
            "< \\brief [3:3] Initial State Interrupt - IS (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TS:1",
            "< \\brief [4:4] Initial State Trap - TS (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_5:3",
            "< \\brief [7:5] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "ESDIS:1",
            "< \\brief [8:8] Emulator Space Disable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_9:7",
            "< \\brief [15:9] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "U1_IED:1",
            "< \\brief [16:16] User-1 Instruction execution disable - U1_IED (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "U1_IOS:1",
            "< \\brief [17:17] User-1 Peripheral access as supervisor - U1_IOS (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_18:6",
            "< \\brief [23:18] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "BHALT:1",
            "< \\brief [24:24] Boot Halt - BHALT (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_25:7",
            "< \\brief [31:25] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_TASK_ASI_Bits": [
        [
            "-",
            "\\brief CPUx Task Address Space Identifier Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ASI:5",
            "< \\brief [4:0] Address Space Identifier - ASI (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_5:27",
            "< \\brief [31:5] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_TPS_CON_Bits": [
        [
            "-",
            "\\brief CPUx Temporal Protection System Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TEXP0:1",
            "< \\brief [0:0] Timer0 Expired Flag - TEXP0 (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TEXP1:1",
            "< \\brief [1:1] Timer1 Expired Flag - TEXP1 (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TEXP2:1",
            "< \\brief [2:2] Timer1 Expired Flag - TEXP2 (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_3:13",
            "< \\brief [15:3] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "TTRAP:1",
            "< \\brief [16:16] Temporal Protection Trap - TTRAP (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_17:15",
            "< \\brief [31:17] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_TPS_EXTIM_CLASS_EN_Bits": [
        [
            "-",
            "\\brief CPUx Exception Timer Class Enable Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "EXTIM_CLASS_EN:8",
            "< \\brief [7:0] Exception Timer Class Enables - EXTIM_CLASS_EN (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_TPS_EXTIM_ENTRY_CVAL_Bits": [
        [
            "-",
            "\\brief CPUx Exception Entry Timer Current Value",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENTRY_CVAL:12",
            "< \\brief [11:0] Exception Entry Timer Current Value - ENTRY_CVAL (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_12:20",
            "< \\brief [31:12] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_TPS_EXTIM_ENTRY_LVAL_Bits": [
        [
            "-",
            "\\brief CPUx Exception Entry Timer Load Value",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:4",
            "< \\brief [3:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENTRY_LVAL:8",
            "< \\brief [11:4] Exception Entry Timer Load value - ENTRY_LVAL (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_12:20",
            "< \\brief [31:12] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_TPS_EXTIM_EXIT_CVAL_Bits": [
        [
            "-",
            "\\brief CPUx Exception Exit Timer Current Value",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "EXIT_CVAL:24",
            "< \\brief [23:0] Exception Exit Timer Current Value - EXIT_CVAL (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_TPS_EXTIM_EXIT_LVAL_Bits": [
        [
            "-",
            "\\brief CPUx Exception Exit  Timer Load Value",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:4",
            "< \\brief [3:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "EXIT_LVAL:20",
            "< \\brief [23:4] Exception Exit Timer Load value - EXIT_LVAL (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_TPS_EXTIM_FCX_Bits": [
        [
            "-",
            "\\brief CPUx Exception Timer FCX Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "EXIT_FCX:20",
            "< \\brief [19:0] Exception Exit Timer FCX - EXIT_FCX (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_20:12",
            "< \\brief [31:20] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_TPS_EXTIM_STAT_Bits": [
        [
            "-",
            "\\brief CPUx Exception Timer Status Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "EXIT_TIN:8",
            "< \\brief [7:0] Exception Exit Timer TIN - EXIT_TIN (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EXIT_CLASS:3",
            "< \\brief [10:8] Exception Exit Timer Class - EXIT_CLASS (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_11:4",
            "< \\brief [14:11] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "EXIT_AT:1",
            "< \\brief [15:15] Exception Exit Timer Alarm Triggered - EXIT_AT (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENTRY_TIN:8",
            "< \\brief [23:16] Exception Entry Timer TIN - ENTRY_TIN (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENTRY_CLASS:3",
            "< \\brief [26:24] Exception Entry Timer Class - ENTRY_CLASS (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_27:4",
            "< \\brief [30:27] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENTRY_AT:1",
            "< \\brief [31:31] Exception Entry Timer Alarm Triggered - ENTRY_AT (rh)"
        ]
    ],
    "Ifx_CPU_TPS_TIMER_Bits": [
        [
            "-",
            "\\brief CPUx Temporal Protection System Timer Register ${y}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIMER:32",
            "< \\brief [31:0] Temporal Protection Timer - Timer (rwh)"
        ]
    ],
    "Ifx_CPU_TRIG_ACC_Bits": [
        [
            "-",
            "\\brief CPUx TriggerAddressx",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "T0:1",
            "< \\brief [0:0] Trigger-0 - T0 (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "T1:1",
            "< \\brief [1:1] Trigger-1 - T1 (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "T2:1",
            "< \\brief [2:2] Trigger-2 - T2 (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "T3:1",
            "< \\brief [3:3] Trigger-3 - T3 (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "T4:1",
            "< \\brief [4:4] Trigger-4 - T4 (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "T5:1",
            "< \\brief [5:5] Trigger-5 - T5 (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "T6:1",
            "< \\brief [6:6] Trigger-6 - T6 (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "T7:1",
            "< \\brief [7:7] Trigger-7 - T7 (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_CPU_TR_ADR_Bits": [
        [
            "-",
            "\\brief CPUx Trigger Address ${i}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ADDR:32",
            "< \\brief [31:0] Comparison Address - ADDR (rw)"
        ]
    ],
    "Ifx_CPU_TR_EVT_Bits": [
        [
            "-",
            "\\brief CPUx Trigger Event ${i}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "EVTA:3",
            "< \\brief [2:0] Event Associated - EVTA (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "BBM:1",
            "< \\brief [3:3] Break Before Make (BBM) or Break After Make (BAM) Selection - BBM (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "BOD:1",
            "< \\brief [4:4] Breakout Disable - BOD (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SUSP:1",
            "< \\brief [5:5] CDC Suspend-Out Signal State - SUSP (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CNT:2",
            "< \\brief [7:6] Counter - CNT (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_8:4",
            "< \\brief [11:8] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "TYP:1",
            "< \\brief [12:12] Input Selection - TYP (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RNG:1",
            "< \\brief [13:13] Compare Type - RNG (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_14:1",
            "< \\brief [14:14] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "ASI_EN:1",
            "< \\brief [15:15] Enable ASI Comparison - ASI_EN (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ASI:5",
            "< \\brief [20:16] Address Space Identifier - ASI (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_21:6",
            "< \\brief [26:21] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "AST:1",
            "< \\brief [27:27] Address Store - AST (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ALD:1",
            "< \\brief [28:28] Address Load - ALD (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_29:3",
            "< \\brief [31:29] \\internal Reserved"
        ]
    ],
    "LA": [
        [
            "-",
            "\\brief RGN object",
            "-"
        ]
    ],
    "RABR": [
        [
            "-",
            "\\brief BLK object",
            "-"
        ]
    ],
    "Ifx_CPU_FPU_TRAP": [
        [
            "-",
            "\\brief FPU_TRAP object",
            "-"
        ],
        [
            "Ifx_CPU_FPU_TRAP_CON",
            "CON",
            "< \\brief 0, CPUx Trap Control Register"
        ],
        [
            "Ifx_CPU_FPU_TRAP_PC",
            "PC",
            "< \\brief 4, CPUx Trapping Instruction Program Counter Register"
        ],
        [
            "Ifx_CPU_FPU_TRAP_OPC",
            "OPC",
            "< \\brief 8, CPUx Trapping Instruction Opcode Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_C[4]",
            "< \\brief C, \\internal Reserved"
        ],
        [
            "Ifx_CPU_FPU_TRAP_SRC1",
            "SRC1",
            "< \\brief 10, CPUx Trapping Instruction Operand Register"
        ],
        [
            "Ifx_CPU_FPU_TRAP_SRC2",
            "SRC2",
            "< \\brief 14, CPUx Trapping Instruction Operand Register"
        ],
        [
            "Ifx_CPU_FPU_TRAP_SRC3",
            "SRC3",
            "< \\brief 18, CPUx Trapping Instruction Operand Register"
        ]
    ],
    "L": [
        [
            "-",
            "\\brief RDM object",
            "-"
        ]
    ],
    "struct _Ifx_CPU_TPS": [
        [
            "-",
            "\\brief TPS object",
            "-"
        ],
        [
            "Ifx_CPU_TPS_CON",
            "CON",
            "< \\brief 0, CPUx Temporal Protection System Control Register"
        ]
    ],
    "Ifx_CPU_TPS_EXTIM": [
        [
            "-",
            "\\brief TPS_EXTIM object",
            "-"
        ],
        [
            "Ifx_CPU_TPS_EXTIM_ENTRY_LVAL",
            "ENTRY_LVAL",
            "< \\brief 0, CPUx Exception Entry Timer Load Value"
        ],
        [
            "Ifx_CPU_TPS_EXTIM_ENTRY_CVAL",
            "ENTRY_CVAL",
            "< \\brief 4, CPUx Exception Entry Timer Current Value"
        ],
        [
            "Ifx_CPU_TPS_EXTIM_EXIT_LVAL",
            "EXIT_LVAL",
            "< \\brief 8, CPUx Exception Exit  Timer Load Value"
        ],
        [
            "Ifx_CPU_TPS_EXTIM_EXIT_CVAL",
            "EXIT_CVAL",
            "< \\brief C, CPUx Exception Exit Timer Current Value"
        ],
        [
            "Ifx_CPU_TPS_EXTIM_CLASS_EN",
            "CLASS_EN",
            "< \\brief 10, CPUx Exception Timer Class Enable Register"
        ],
        [
            "Ifx_CPU_TPS_EXTIM_STAT",
            "STAT",
            "< \\brief 14, CPUx Exception Timer Status Register"
        ],
        [
            "Ifx_CPU_TPS_EXTIM_FCX",
            "FCX",
            "< \\brief 18, CPUx Exception Timer FCX Register"
        ]
    ],
    "EVT": [
        [
            "-",
            "\\brief TR object",
            "-"
        ]
    ],
    "struct _Ifx_CPU": [
        [
            "-",
            "\\brief CPU object",
            "-"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_0[4352]",
            "< \\brief 0, \\internal Reserved"
        ],
        [
            "Ifx_CPU_FLASHCON0",
            "FLASHCON0",
            "< \\brief 1100, CPUx Flash Configuration Register 0"
        ],
        [
            "Ifx_CPU_FLASHCON1",
            "FLASHCON1",
            "< \\brief 1104, CPUx Flash Configuration Register 1"
        ],
        [
            "Ifx_CPU_FLASHCON2",
            "FLASHCON2",
            "< \\brief 1108, CPUx Flash Configuration Register 2"
        ],
        [
            "Ifx_CPU_FLASHCON3",
            "FLASHCON3",
            "< \\brief 110C, CPUx Flash Configuration Register 3"
        ],
        [
            "Ifx_CPU_FLASHCON4",
            "FLASHCON4",
            "< \\brief 1110, CPUx Flash Configuration Register 4"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_1114[48876]",
            "< \\brief 1114, \\internal Reserved"
        ],
        [
            "Ifx_CPU_KRST0",
            "KRST0",
            "< \\brief D000, CPUx  Reset Register 0"
        ],
        [
            "Ifx_CPU_KRST1",
            "KRST1",
            "< \\brief D004, CPUx  Reset Register 1"
        ],
        [
            "Ifx_CPU_KRSTCLR",
            "KRSTCLR",
            "< \\brief D008, CPUx Reset Clear Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_D00C[4084]",
            "< \\brief D00C, \\internal Reserved"
        ]
    ],
    "Ifx_DAM_ACCEN0_Bits": [
        [
            "-",
            "\\brief DAM Access Enable Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw)"
        ]
    ],
    "Ifx_DAM_ACCEN1_Bits": [
        [
            "-",
            "\\brief DAM Access Enable Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN32:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 32 - EN32 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN33:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 33 - EN33 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN34:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 34 - EN34 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN35:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 35 - EN35 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN36:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 36 - EN36 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN37:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 37 - EN37 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN38:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 38 - EN38 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN39:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 39 - EN39 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN40:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 40 - EN40 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN41:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 41 - EN41 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN42:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 42 - EN42 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN43:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 43 - EN43 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN44:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 44 - EN44 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN45:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 45 - EN45 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN46:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 46 - EN46 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN47:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 47 - EN47 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN48:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 48 - EN48 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN49:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 49 - EN49 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN50:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 50 - EN50 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN51:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 51 - EN51 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN52:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 52 - EN52 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN53:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 53 - EN53 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN54:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 54 - EN54 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN55:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 55 - EN55 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN56:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 56 - EN56 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN57:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 57 - EN57 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN58:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 58 - EN58 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN59:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 59 - EN59 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN60:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 60 - EN60 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN61:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 61 - EN61 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN62:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 62 - EN62 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN63:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 63 - EN63 (rw)"
        ]
    ],
    "Ifx_DAM_CLC_Bits": [
        [
            "-",
            "\\brief DAM Clock Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISR:1",
            "< \\brief [0:0] DAM Disable Request Bit - DISR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISS:1",
            "< \\brief [1:1] DAM Disable Status Bit - DISS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_DAM_MEMCON_Bits": [
        [
            "-",
            "\\brief DAM Memory Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ROM:1",
            "< \\brief [0:0] Read Only Memory - ROM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:1",
            "< \\brief [1:1] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "INTERR:1",
            "< \\brief [2:2] Internal ECC Error - INTERR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:1",
            "< \\brief [3:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMWERR:1",
            "< \\brief [4:4] Internal Read Modify Write Error - RMWERR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:1",
            "< \\brief [5:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DATAERR:1",
            "< \\brief [6:6] SRI Data Phase ECC Error - DATAERR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ADDERR:1",
            "< \\brief [7:7] SRI Address Phase ECC Error - ADDERR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PMIC:1",
            "< \\brief [8:8] Protection Bit for Memory Integrity Control Bit - PMIC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERRDIS:1",
            "< \\brief [9:9] ECC Error Disable - ERRDIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:6",
            "< \\brief [15:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_DAM_MODID_Bits": [
        [
            "-",
            "\\brief DAM Module ID Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ID_VALUE:32",
            "< \\brief [31:0] Module Identification Value - ID_VALUE (r)"
        ]
    ],
    "Ifx_DAM_RGNACCEN_RA_Bits": [
        [
            "-",
            "\\brief DAM Region Read Enable Register A",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw)"
        ]
    ],
    "Ifx_DAM_RGNACCEN_RB_Bits": [
        [
            "-",
            "\\brief DAM Region Read Enable Register B",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN32:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 32 - EN32 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN33:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 33 - EN33 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN34:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 34 - EN34 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN35:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 35 - EN35 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN36:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 36 - EN36 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN37:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 37 - EN37 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN38:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 38 - EN38 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN39:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 39 - EN39 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN40:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 40 - EN40 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN41:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 41 - EN41 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN42:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 42 - EN42 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN43:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 43 - EN43 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN44:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 44 - EN44 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN45:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 45 - EN45 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN46:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 46 - EN46 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN47:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 47 - EN47 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN48:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 48 - EN48 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN49:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 49 - EN49 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN50:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 50 - EN50 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN51:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 51 - EN51 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN52:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 52 - EN52 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN53:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 53 - EN53 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN54:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 54 - EN54 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN55:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 55 - EN55 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN56:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 56 - EN56 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN57:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 57 - EN57 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN58:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 58 - EN58 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN59:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 59 - EN59 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN60:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 60 - EN60 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN61:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 61 - EN61 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN62:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 62 - EN62 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN63:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 63 - EN63 (rw)"
        ]
    ],
    "Ifx_DAM_RGN_ACCENA_Bits": [
        [
            "-",
            "\\brief DAM Region Write Enable Register A",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw)"
        ]
    ],
    "Ifx_DAM_RGN_ACCENB_Bits": [
        [
            "-",
            "\\brief DAM Region Write Enable Register B",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN32:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 32 - EN32 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN33:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 33 - EN33 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN34:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 34 - EN34 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN35:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 35 - EN35 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN36:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 36 - EN36 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN37:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 37 - EN37 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN38:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 38 - EN38 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN39:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 39 - EN39 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN40:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 40 - EN40 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN41:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 41 - EN41 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN42:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 42 - EN42 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN43:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 43 - EN43 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN44:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 44 - EN44 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN45:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 45 - EN45 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN46:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 46 - EN46 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN47:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 47 - EN47 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN48:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 48 - EN48 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN49:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 49 - EN49 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN50:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 50 - EN50 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN51:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 51 - EN51 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN52:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 52 - EN52 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN53:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 53 - EN53 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN54:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 54 - EN54 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN55:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 55 - EN55 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN56:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 56 - EN56 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN57:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 57 - EN57 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN58:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 58 - EN58 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN59:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 59 - EN59 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN60:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 60 - EN60 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN61:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 61 - EN61 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN62:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 62 - EN62 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN63:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 63 - EN63 (rw)"
        ]
    ],
    "Ifx_DAM_RGN_LA_Bits": [
        [
            "-",
            "\\brief DAM Region Lower Address Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:5",
            "< \\brief [4:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ADDR:27",
            "< \\brief [31:5] Region Lower Address - ADDR (rw)"
        ]
    ],
    "Ifx_DAM_RGN_UA_Bits": [
        [
            "-",
            "\\brief DAM Region Upper Address Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:5",
            "< \\brief [4:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ADDR:27",
            "< \\brief [31:5] Region Lower Address - ADDR (rw)"
        ]
    ],
    "Ifx_DAM_RGN": [
        [
            "-",
            "\\brief RGN object",
            "-"
        ],
        [
            "Ifx_DAM_RGN_LA",
            "LA",
            "< \\brief 0, DAM Region Lower Address Register"
        ],
        [
            "Ifx_DAM_RGN_UA",
            "UA",
            "< \\brief 4, DAM Region Upper Address Register"
        ],
        [
            "Ifx_DAM_RGN_ACCENA",
            "ACCENA",
            "< \\brief 8, DAM Region Write Enable Register A"
        ],
        [
            "Ifx_DAM_RGN_ACCENB",
            "ACCENB",
            "< \\brief C, DAM Region Write Enable Register B"
        ]
    ],
    "Ifx_DAM_RGNACCEN": [
        [
            "-",
            "\\brief RGNACCEN object",
            "-"
        ],
        [
            "Ifx_DAM_RGNACCEN_RA",
            "RA",
            "< \\brief 0, DAM Region Read Enable Register A"
        ],
        [
            "Ifx_DAM_RGNACCEN_RB",
            "RB",
            "< \\brief 4, DAM Region Read Enable Register B"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_8[8]",
            "< \\brief 8, \\internal Reserved"
        ]
    ],
    "Ifx_DAM": [
        [
            "-",
            "\\brief DAM object",
            "-"
        ],
        [
            "Ifx_DAM_CLC",
            "CLC",
            "< \\brief 0, DAM Clock Control Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_4[4]",
            "< \\brief 4, \\internal Reserved"
        ],
        [
            "Ifx_DAM_MODID",
            "MODID",
            "< \\brief 8, DAM Module ID Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_C[4]",
            "< \\brief C, \\internal Reserved"
        ],
        [
            "Ifx_DAM_ACCEN0",
            "ACCEN0",
            "< \\brief 10, DAM Access Enable Register 0"
        ],
        [
            "Ifx_DAM_ACCEN1",
            "ACCEN1",
            "< \\brief 14, DAM Access Enable Register 1"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_18[8]",
            "< \\brief 18, \\internal Reserved"
        ],
        [
            "Ifx_DAM_MEMCON",
            "MEMCON",
            "< \\brief 20, DAM Memory Control Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_24[44]",
            "< \\brief 24, \\internal Reserved"
        ],
        [
            "Ifx_DAM_RGN",
            "RGN[8]",
            "< \\brief 50, DAM Region Write Enable Register B"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_D0[8]",
            "< \\brief D0, \\internal Reserved"
        ],
        [
            "Ifx_DAM_RGNACCEN",
            "RGNACCEN[8]",
            "< \\brief D8,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_158[32424]",
            "< \\brief 158, \\internal Reserved"
        ]
    ],
    "Ifx_DMA_ACCEN_ACCENR0_Bits": [
        [
            "-",
            "\\brief RP ${r} Access Enable Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID q - ENq (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID q - ENq (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID q - ENq (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID q - ENq (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID q - ENq (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID q - ENq (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID q - ENq (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID q - ENq (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID q - ENq (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID q - ENq (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID q - ENq (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID q - ENq (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID q - ENq (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID q - ENq (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID q - ENq (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID q - ENq (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID q - ENq (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID q - ENq (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID q - ENq (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID q - ENq (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID q - ENq (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID q - ENq (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID q - ENq (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID q - ENq (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID q - ENq (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID q - ENq (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID q - ENq (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID q - ENq (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID q - ENq (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID q - ENq (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID q - ENq (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID q - ENq (rw)"
        ]
    ],
    "Ifx_DMA_ACCEN_ACCENR1_Bits": [
        [
            "-",
            "\\brief RP ${r} Access Enable Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:32",
            "< \\brief [31:0] \\internal Reserved"
        ]
    ],
    "Ifx_DMA_CH_ADICR_Bits": [
        [
            "-",
            "\\brief DMARAM Channel ${c} Address and Interrupt Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SMF:3",
            "< \\brief [2:0] Source Address Modification Factor - SMF (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INCS:1",
            "< \\brief [3:3] Increment of Source Address - INCS (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DMF:3",
            "< \\brief [6:4] Destination Address Modification Factor - DMF (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INCD:1",
            "< \\brief [7:7] Increment of Destination Address - INCD (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CBLS:4",
            "< \\brief [11:8] Circular Buffer Length Source - CBLS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CBLD:4",
            "< \\brief [15:12] Circular Buffer Length Destination - CBLD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SHCT:4",
            "< \\brief [19:16] Shadow Control - SHCT (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCBE:1",
            "< \\brief [20:20] Source Circular Buffer Enable - SCBE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DCBE:1",
            "< \\brief [21:21] Destination Circular Buffer Enable - DCBE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STAMP:1",
            "< \\brief [22:22] Time Stamp - STAMP (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:1",
            "< \\brief [23:23] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "WRPSE:1",
            "< \\brief [24:24] Wrap Source Enable - WRPSE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WRPDE:1",
            "< \\brief [25:25] Wrap Destination Enable - WRPDE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INTCT:2",
            "< \\brief [27:26] Interrupt Control - INTCT (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IRDV:4",
            "< \\brief [31:28] Interrupt Raise Detect Value - IRDV (rwh)"
        ]
    ],
    "Ifx_DMA_CH_CHCFGR_Bits": [
        [
            "-",
            "\\brief DMARAM Channel ${c} Configuration Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TREL:14",
            "< \\brief [13:0] Transfer Reload Value - TREL (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:2",
            "< \\brief [15:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "BLKM:3",
            "< \\brief [18:16] Block Mode - BLKM (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RROAT:1",
            "< \\brief [19:19] Reset Request Only After Transaction - RROAT (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CHMODE:1",
            "< \\brief [20:20] Channel Operation Mode - CHMODE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CHDW:3",
            "< \\brief [23:21] Channel Data Width - CHDW (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PATSEL:3",
            "< \\brief [26:24] Pattern Select - PATSEL (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SWAP:1",
            "< \\brief [27:27] Swap Data CRC Byte Order - SWAP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PRSEL:1",
            "< \\brief [28:28] Peripheral Request Select - PRSEL (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:3",
            "< \\brief [31:29] \\internal Reserved"
        ]
    ],
    "Ifx_DMA_CH_CHCSR_Bits": [
        [
            "-",
            "\\brief DMARAM Channel ${c} Control and Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TCOUNT:14",
            "< \\brief [13:0] Transfer Count - TCOUNT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:1",
            "< \\brief [14:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "LXO:1",
            "< \\brief [15:15] Old Value of Pattern Detection - LXO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WRPS:1",
            "< \\brief [16:16] Wrap Source Buffer - WRPS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WRPD:1",
            "< \\brief [17:17] Wrap Destination Buffer - WRPD (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ICH:1",
            "< \\brief [18:18] Interrupt from Channel - ICH (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPM:1",
            "< \\brief [19:19] Pattern Detection from Channel - IPM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:2",
            "< \\brief [21:20] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "BUFFER:1",
            "< \\brief [22:22] DMA Double Buffering Active Buffer - BUFFER (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FROZEN:1",
            "< \\brief [23:23] DMA Double Buffering Frozen Buffer - FROZEN (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SWB:1",
            "< \\brief [24:24] DMA Double Buffering Switch Buffer - SWB (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CWRP:1",
            "< \\brief [25:25] Clear Wrap Buffer Interrupt - CWRP (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CICH:1",
            "< \\brief [26:26] Clear Interrupt for DMA Channel - CICH (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SIT:1",
            "< \\brief [27:27] Set Interrupt Trigger for DMA Channel - SIT (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:3",
            "< \\brief [30:28] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCH:1",
            "< \\brief [31:31] Set Transaction Request - SCH (w)"
        ]
    ],
    "Ifx_DMA_CH_DADR_Bits": [
        [
            "-",
            "\\brief DMARAM Channel ${c} Destination Address Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DADR:32",
            "< \\brief [31:0] Destination Address - DADR (rwh)"
        ]
    ],
    "Ifx_DMA_CH_RDCRCR_Bits": [
        [
            "-",
            "\\brief DMARAM Channel ${c} Read Data CRC Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDCRC:32",
            "< \\brief [31:0] Read Data CRC - RDCRC (rwh)"
        ]
    ],
    "Ifx_DMA_CH_SADR_Bits": [
        [
            "-",
            "\\brief DMARAM Channel ${c} Source Address Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SADR:32",
            "< \\brief [31:0] Source Address - SADR (rwh)"
        ]
    ],
    "Ifx_DMA_CH_SDCRCR_Bits": [
        [
            "-",
            "\\brief DMARAM Channel ${c} Source and Destination Address CRC Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDCRC:32",
            "< \\brief [31:0] Source and Destination Address CRC - SDCRC (rwh)"
        ]
    ],
    "Ifx_DMA_CH_SHADR_Bits": [
        [
            "-",
            "\\brief DMARAM Channel ${c} Shadow Address Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SHADR:32",
            "< \\brief [31:0] Shadowed Address - SHADR (rwh)"
        ]
    ],
    "Ifx_DMA_CLC_Bits": [
        [
            "-",
            "\\brief DMA Clock Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISR:1",
            "< \\brief [0:0] Module Disable Request Bit - DISR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISS:1",
            "< \\brief [1:1] Module Disable Status Bit - DISS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EDIS:1",
            "< \\brief [3:3] Sleep Mode Enable Control - EDIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_DMA_ERRINTR_Bits": [
        [
            "-",
            "\\brief RP ${r} Error Interrupt Set Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SIT:1",
            "< \\brief [0:0] Set Error Interrupt Service Request - SIT (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_DMA_HRR_Bits": [
        [
            "-",
            "\\brief DMA Channel ${c} Resource Partition Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "HRP:2",
            "< \\brief [1:0] DMA Channel Resource Partition - HRP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_DMA_ID_Bits": [
        [
            "-",
            "\\brief DMA Identification Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_REV:8",
            "< \\brief [7:0] Module Revision Number - MOD_REV (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_TYPE:8",
            "< \\brief [15:8] Module Type - MOD_TYPE (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_NUMBER:16",
            "< \\brief [31:16] Module Number Value - MOD_NUMBER (r)"
        ]
    ],
    "Ifx_DMA_ME_ADICR_Bits": [
        [
            "-",
            "\\brief ME ${m} Channel Address and Interrupt Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SMF:3",
            "< \\brief [2:0] Source Address Modification Factor - SMF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INCS:1",
            "< \\brief [3:3] Increment of Source Address - INCS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DMF:3",
            "< \\brief [6:4] Destination Address Modification Factor - DMF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INCD:1",
            "< \\brief [7:7] Increment of Destination Address - INCD (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CBLS:4",
            "< \\brief [11:8] Circular Buffer Length Source - CBLS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CBLD:4",
            "< \\brief [15:12] Circular Buffer Length Destination - CBLD (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SHCT:4",
            "< \\brief [19:16] Shadow Control - SHCT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCBE:1",
            "< \\brief [20:20] Source Circular Buffer Enable - SCBE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DCBE:1",
            "< \\brief [21:21] Destination Circular Buffer Enable - DCBE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STAMP:1",
            "< \\brief [22:22] Time Stamp - STAMP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:1",
            "< \\brief [23:23] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "WRPSE:1",
            "< \\brief [24:24] Wrap Source Enable - WRPSE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WRPDE:1",
            "< \\brief [25:25] Wrap Destination Enable - WRPDE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INTCT:2",
            "< \\brief [27:26] Interrupt Control - INTCT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IRDV:4",
            "< \\brief [31:28] Interrupt Raise Detect Value - IRDV (rh)"
        ]
    ],
    "Ifx_DMA_ME_CHCR_Bits": [
        [
            "-",
            "\\brief ME ${m} Channel Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TREL:14",
            "< \\brief [13:0] Transfer Reload Value - TREL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:2",
            "< \\brief [15:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "BLKM:3",
            "< \\brief [18:16] Block Mode - BLKM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RROAT:1",
            "< \\brief [19:19] Reset Request Only After Transaction - RROAT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CHMODE:1",
            "< \\brief [20:20] Channel Operation Mode - CHMODE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CHDW:3",
            "< \\brief [23:21] Channel Data Width - CHDW (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PATSEL:3",
            "< \\brief [26:24] Pattern Select - PATSEL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SWAP:1",
            "< \\brief [27:27] Swap Data CRC byte order - SWAP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PRSEL:1",
            "< \\brief [28:28] Peripheral Request Select - PRSEL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:3",
            "< \\brief [31:29] \\internal Reserved"
        ]
    ],
    "Ifx_DMA_ME_CHSR_Bits": [
        [
            "-",
            "\\brief ME ${m} Channel Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TCOUNT:14",
            "< \\brief [13:0] Transfer Count Status - TCOUNT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:1",
            "< \\brief [14:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "LXO:1",
            "< \\brief [15:15] Old Value of Pattern Detection - LXO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WRPS:1",
            "< \\brief [16:16] Wrap Source Buffer - WRPS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WRPD:1",
            "< \\brief [17:17] Wrap Destination Buffer - WRPD (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ICH:1",
            "< \\brief [18:18] Interrupt from Channel - ICH (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPM:1",
            "< \\brief [19:19] Pattern Detection from Channel - IPM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:2",
            "< \\brief [21:20] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "BUFFER:1",
            "< \\brief [22:22] DMA Double Buffering Active Buffer - BUFFER (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FROZEN:1",
            "< \\brief [23:23] DMA Double Buffering Frozen Buffer - FROZEN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_DMA_ME_CLRE_Bits": [
        [
            "-",
            "\\brief ME ${m} Clear Error Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:16",
            "< \\brief [15:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CSER:1",
            "< \\brief [16:16] Clear ME Source Error - CSER (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CDER:1",
            "< \\brief [17:17] Clear ME Destination Error - CDER (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:2",
            "< \\brief [19:18] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CSPBER:1",
            "< \\brief [20:20] Clear SPB Error - CSPBER (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CSRIER:1",
            "< \\brief [21:21] Clear SRI Error - CSRIER (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:2",
            "< \\brief [23:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRAMER:1",
            "< \\brief [24:24] Clear RAM Error - CRAMER (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CSLLER:1",
            "< \\brief [25:25] Clear SLL Error - CSLLER (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CDLLER:1",
            "< \\brief [26:26] Clear DLL Error - CDLLER (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:5",
            "< \\brief [31:27] \\internal Reserved"
        ]
    ],
    "Ifx_DMA_ME_DADR_Bits": [
        [
            "-",
            "\\brief ME ${m} Channel Destination Address Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DADR:32",
            "< \\brief [31:0] Destination Address - DADR (rh)"
        ]
    ],
    "Ifx_DMA_ME_EER_Bits": [
        [
            "-",
            "\\brief ME ${m} Enable Error Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:16",
            "< \\brief [15:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESER:1",
            "< \\brief [16:16] Enable ME Source Error - ESER (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EDER:1",
            "< \\brief [17:17] Enable ME Destination Error - EDER (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:8",
            "< \\brief [25:18] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ELER:1",
            "< \\brief [26:26] Enable ME DMA Linked List Error - ELER (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:5",
            "< \\brief [31:27] \\internal Reserved"
        ]
    ],
    "Ifx_DMA_ME_ERRSR_Bits": [
        [
            "-",
            "\\brief ME ${m} Error Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "LEC:7",
            "< \\brief [6:0] ME Last Error Channel - LEC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:9",
            "< \\brief [15:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SER:1",
            "< \\brief [16:16] ME Source Error - SER (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DER:1",
            "< \\brief [17:17] ME Destination Error - DER (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:2",
            "< \\brief [19:18] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SPBER:1",
            "< \\brief [20:20] ME SPB Bus Error - SPBER (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SRIER:1",
            "< \\brief [21:21] ME SRI Bus Error - SRIER (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:2",
            "< \\brief [23:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RAMER:1",
            "< \\brief [24:24] ME RAM Error - RAMER (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SLLER:1",
            "< \\brief [25:25] ME Safe Linked List Error - SLLER (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DLLER:1",
            "< \\brief [26:26] ME DMA Linked List Error - DLLER (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:5",
            "< \\brief [31:27] \\internal Reserved"
        ]
    ],
    "Ifx_DMA_ME_R0_Bits": [
        [
            "-",
            "\\brief ME ${m} Read Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD00:8",
            "< \\brief [7:0] DMA Read Move Data Byte - RD00 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD01:8",
            "< \\brief [15:8] DMA Read Move Data Byte - RD01 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD02:8",
            "< \\brief [23:16] DMA Read Move Data Byte - RD02 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD03:8",
            "< \\brief [31:24] DMA Read Move Data Byte - RD03 (rh)"
        ]
    ],
    "Ifx_DMA_ME_R1_Bits": [
        [
            "-",
            "\\brief ME ${m} Read Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD10:8",
            "< \\brief [7:0] DMA Read Move Data Byte - RD10 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD11:8",
            "< \\brief [15:8] DMA Read Move Data Byte - RD11 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD12:8",
            "< \\brief [23:16] DMA Read Move Data Byte - RD12 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD13:8",
            "< \\brief [31:24] DMA Read Move Data Byte - RD13 (rh)"
        ]
    ],
    "Ifx_DMA_ME_R2_Bits": [
        [
            "-",
            "\\brief ME ${m} Read Register 2",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD20:8",
            "< \\brief [7:0] DMA Read Move Data Byte - RD20 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD21:8",
            "< \\brief [15:8] DMA Read Move Data Byte - RD21 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD22:8",
            "< \\brief [23:16] DMA Read Move Data Byte - RD22 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD23:8",
            "< \\brief [31:24] DMA Read Move Data Byte - RD23 (rh)"
        ]
    ],
    "Ifx_DMA_ME_R3_Bits": [
        [
            "-",
            "\\brief ME ${m} Read Register 3",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD30:8",
            "< \\brief [7:0] DMA Read Move Data Byte - RD30 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD31:8",
            "< \\brief [15:8] DMA Read Move Data Byte - RD31 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD32:8",
            "< \\brief [23:16] DMA Read Move Data Byte - RD32 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD33:8",
            "< \\brief [31:24] DMA Read Move Data Byte - RD33 (rh)"
        ]
    ],
    "Ifx_DMA_ME_R4_Bits": [
        [
            "-",
            "\\brief ME ${m} Read Register 4",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD40:8",
            "< \\brief [7:0] DMA Read Move Data Byte - RD40 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD41:8",
            "< \\brief [15:8] DMA Read Move Data Byte - RD41 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD42:8",
            "< \\brief [23:16] DMA Read Move Data Byte - RD42 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD43:8",
            "< \\brief [31:24] DMA Read Move Data Byte - RD43 (rh)"
        ]
    ],
    "Ifx_DMA_ME_R5_Bits": [
        [
            "-",
            "\\brief ME ${m} Read Register 5",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD50:8",
            "< \\brief [7:0] DMA Read Move Data Byte - RD50 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD51:8",
            "< \\brief [15:8] DMA Read Move Data Byte - RD51 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD52:8",
            "< \\brief [23:16] DMA Read Move Data Byte - RD52 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD53:8",
            "< \\brief [31:24] DMA Read Move Data Byte - RD53 (rh)"
        ]
    ],
    "Ifx_DMA_ME_R6_Bits": [
        [
            "-",
            "\\brief ME ${m} Read Register 6",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD60:8",
            "< \\brief [7:0] DMA Read Move Data Byte - RD60 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD61:8",
            "< \\brief [15:8] DMA Read Move Data Byte - RD61 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD62:8",
            "< \\brief [23:16] DMA Read Move Data Byte - RD62 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD63:8",
            "< \\brief [31:24] DMA Read Move Data Byte - RD63 (rh)"
        ]
    ],
    "Ifx_DMA_ME_R7_Bits": [
        [
            "-",
            "\\brief ME ${m} Read Register 7",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD70:8",
            "< \\brief [7:0] DMA Read Move Data Byte - RD70 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD71:8",
            "< \\brief [15:8] DMA Read Move Data Byte - RD71 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD72:8",
            "< \\brief [23:16] DMA Read Move Data Byte - RD72 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD73:8",
            "< \\brief [31:24] DMA Read Move Data Byte - RD73 (rh)"
        ]
    ],
    "Ifx_DMA_ME_RDCRC_Bits": [
        [
            "-",
            "\\brief ME ${m} Channel Read Data CRC Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDCRC:32",
            "< \\brief [31:0] Read Data CRC - RDCRC (rh)"
        ]
    ],
    "Ifx_DMA_ME_SADR_Bits": [
        [
            "-",
            "\\brief ME ${m} Channel Source Address Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SADR:32",
            "< \\brief [31:0] Source Address - SADR (rh)"
        ]
    ],
    "Ifx_DMA_ME_SDCRC_Bits": [
        [
            "-",
            "\\brief ME ${m} Channel Source and Destination Address CRC Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDCRC:32",
            "< \\brief [31:0] Source and Destination Address CRC - SDCRC (rh)"
        ]
    ],
    "Ifx_DMA_ME_SHADR_Bits": [
        [
            "-",
            "\\brief ME ${m} Channel Shadow Address Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SHADR:32",
            "< \\brief [31:0] Shadowed Address - SHADR (rh)"
        ]
    ],
    "Ifx_DMA_ME_SR_Bits": [
        [
            "-",
            "\\brief ME ${m} Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RS:1",
            "< \\brief [0:0] ME Read Status - RS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:3",
            "< \\brief [3:1] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "WS:1",
            "< \\brief [4:4] ME Write Status - WS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:11",
            "< \\brief [15:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CH:7",
            "< \\brief [22:16] ME Active Channel - CH (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:9",
            "< \\brief [31:23] \\internal Reserved"
        ]
    ],
    "Ifx_DMA_MODE_Bits": [
        [
            "-",
            "\\brief RP ${r} Mode Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODE:1",
            "< \\brief [0:0] Resource Partition Supervisor Mode - MODE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_DMA_OTSS_Bits": [
        [
            "-",
            "\\brief DMA OCDS Trigger Set Select",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TGS:4",
            "< \\brief [3:0] Trigger Set for OTGB0 or OTGB1 - TGS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:3",
            "< \\brief [6:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "BS:1",
            "< \\brief [7:7] OTGB0 or OTGB1 Bus Select - BS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_DMA_PRR0_Bits": [
        [
            "-",
            "\\brief DMA Pattern Read Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PAT00:8",
            "< \\brief [7:0] Pattern Data Byte - PAT00 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PAT01:8",
            "< \\brief [15:8] Pattern Data Byte - PAT01 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PAT02:8",
            "< \\brief [23:16] Pattern Data Byte - PAT02 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PAT03:8",
            "< \\brief [31:24] Pattern Data Byte - PAT03 (rw)"
        ]
    ],
    "Ifx_DMA_PRR1_Bits": [
        [
            "-",
            "\\brief DMA Pattern Read Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PAT10:8",
            "< \\brief [7:0] Pattern Data Byte - PAT10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PAT11:8",
            "< \\brief [15:8] Pattern Data Byte - PAT11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PAT12:8",
            "< \\brief [23:16] Pattern Data Byte - PAT12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PAT13:8",
            "< \\brief [31:24] Pattern Data Byte - PAT13 (rw)"
        ]
    ],
    "Ifx_DMA_SUSACR_Bits": [
        [
            "-",
            "\\brief DMA Channel ${c} Suspend Acknowledge Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUSAC:1",
            "< \\brief [0:0] DMA Channel Suspend State or Frozen State Active for DMA Channel - SUSAC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_DMA_SUSENR_Bits": [
        [
            "-",
            "\\brief DMA Channel ${c} Suspend Enable Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUSEN:1",
            "< \\brief [0:0] Channel Suspend Enable for DMA Channel - SUSEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_DMA_TIME_Bits": [
        [
            "-",
            "\\brief DMA Time Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "COUNT:32",
            "< \\brief [31:0] Timestamp Count - COUNT (r)"
        ]
    ],
    "Ifx_DMA_TSR_Bits": [
        [
            "-",
            "\\brief DMA Channel ${c} Transaction State Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] DMA Channel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HTRE:1",
            "< \\brief [1:1] DMA Channel Hardware Request Enable - HTRE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRL:1",
            "< \\brief [2:2] DMA Channel Transaction/Transfer Request Lost - TRL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CH:1",
            "< \\brief [3:3] DMA Channel Transaction Request State - CH (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETRL:1",
            "< \\brief [4:4] Enable DMA Channel Transaction/Transfer Request Lost Interrupt - ETRL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:3",
            "< \\brief [7:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "HLTREQ:1",
            "< \\brief [8:8] DMA Channel Halt Request - HLTREQ (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HLTACK:1",
            "< \\brief [9:9] DMA Channel Halt Acknowledge - HLTACK (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:6",
            "< \\brief [15:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ECH:1",
            "< \\brief [16:16] Enable DMA Channel Hardware Transaction Request - ECH (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DCH:1",
            "< \\brief [17:17] Disable DMA Channel Hardware Transaction Request - DCH (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CTL:1",
            "< \\brief [18:18] Clear DMA Channel Transaction/Transfer Request Lost - CTL (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:5",
            "< \\brief [23:19] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "HLTCLR:1",
            "< \\brief [24:24] Clear DMA Channel Halt Request and Acknowledge - HLTCLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_25:7",
            "< \\brief [31:25] \\internal Reserved"
        ]
    ],
    "ACCENR0": [
        [
            "-",
            "\\brief ACCEN object",
            "-"
        ]
    ],
    "EER": [
        [
            "-",
            "\\brief ME object",
            "-"
        ]
    ],
    "RDCRCR": [
        [
            "-",
            "\\brief CH object",
            "-"
        ]
    ],
    "struct _Ifx_DMA": [
        [
            "-",
            "\\brief DMA object",
            "-"
        ],
        [
            "Ifx_DMA_CLC",
            "CLC",
            "< \\brief 0, DMA Clock Control Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_4[4]",
            "< \\brief 4, \\internal Reserved"
        ],
        [
            "Ifx_DMA_ID",
            "ID",
            "< \\brief 8, DMA Identification Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_C[52]",
            "< \\brief C, \\internal Reserved"
        ]
    ],
    "Ifx_DMU_HF_ACCEN0_Bits": [
        [
            "-",
            "\\brief Access Enable Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw)"
        ]
    ],
    "Ifx_DMU_HF_ACCEN1_Bits": [
        [
            "-",
            "\\brief Access Enable Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:32",
            "< \\brief [31:0] \\internal Reserved"
        ]
    ],
    "Ifx_DMU_HF_CCONTROL_Bits": [
        [
            "-",
            "\\brief Cranking Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRANKING:2",
            "< \\brief [1:0] Cranking Mode Control - CRANKING (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_DMU_HF_CLRE_Bits": [
        [
            "-",
            "\\brief Clear Error Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CSQER:1",
            "< \\brief [1:1] Clear Command Sequence Error - CSQER (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPROER:1",
            "< \\brief [2:2] Clear Protection Error - CPROER (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPVER:1",
            "< \\brief [3:3] Clear Program Verify Error - CPVER (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEVER:1",
            "< \\brief [4:4] Clear Erase Verify Error - CEVER (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CADER:1",
            "< \\brief [5:5] Clear SRI Bus Address ECC Error - CADER (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:26",
            "< \\brief [31:6] \\internal Reserved"
        ]
    ],
    "Ifx_DMU_HF_CONFIRM0_Bits": [
        [
            "-",
            "\\brief Flash Confirm Status Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINBMHD0O:2",
            "< \\brief [1:0] UCB_BMHD0_ORIG Confirmation - PROINBMHD0O (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINBMHD1O:2",
            "< \\brief [3:2] UCB_BMHD1_ORIG Confirmation - PROINBMHD1O (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINBMHD2O:2",
            "< \\brief [5:4] UCB_BMHD2_ORIG Confirmation - PROINBMHD2O (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINBMHD3O:2",
            "< \\brief [7:6] UCB_BMHD3_ORIG Confirmation - PROINBMHD3O (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINSSW:2",
            "< \\brief [9:8] UCB_SSW Confirmation - PROINSSW (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINUSER:2",
            "< \\brief [11:10] UCB_USER Confirmation - PROINUSER (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINTEST:2",
            "< \\brief [13:12] UCB_TEST Confirmation - PROINTEST (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINHSMCFG:2",
            "< \\brief [15:14] UCB_HSMCFG Confirmation - PROINHSMCFG (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINBMHD0C:2",
            "< \\brief [17:16] UCB_BMHD0_COPY Confirmation - PROINBMHD0C (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINBMHD1C:2",
            "< \\brief [19:18] UCB_BMHD1_COPY Confirmation - PROINBMHD1C (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINBMHD2C:2",
            "< \\brief [21:20] UCB_BMHD2_COPY Confirmation - PROINBMHD2C (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINBMHD3C:2",
            "< \\brief [23:22] UCB_BMHD3_COPY Confirmation - PROINBMHD3C (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINREDSEC:2",
            "< \\brief [25:24] UCB_REDSEC Confirmation - PROINREDSEC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:4",
            "< \\brief [29:26] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINSRT:2",
            "< \\brief [31:30] UCB_RETEST Confirmation - PROINSRT (rh)"
        ]
    ],
    "Ifx_DMU_HF_CONFIRM1_Bits": [
        [
            "-",
            "\\brief Flash Confirm Status Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINPO:2",
            "< \\brief [1:0] UCB_PFLASH_ORIG Confirmation - PROINPO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINDO:2",
            "< \\brief [3:2] UCB_DFLASH_ORIG Confirmation - PROINDO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINDBGO:2",
            "< \\brief [5:4] UCB_DBG_ORIG Confirmation - PROINDBGO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINHSMO:2",
            "< \\brief [7:6] UCB_HSM_ORIG Confirmation - PROINHSMO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINHSMCOTP0O:2",
            "< \\brief [9:8] UCB_HSMCOTP0_ORIG Protection - PROINHSMCOTP0O (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINHSMCOTP1O:2",
            "< \\brief [11:10] UCB_HSMCOTP1_ORIG Protection - PROINHSMCOTP1O (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINECO:2",
            "< \\brief [13:12] UCB_ECPRIO_ORIG Confirmation - PROINECO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:2",
            "< \\brief [15:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINPC:2",
            "< \\brief [17:16] UCB_PFLASH_COPY Confirmation - PROINPC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINDC:2",
            "< \\brief [19:18] UCB_DFLASH_COPY Confirmation - PROINDC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINDBGC:2",
            "< \\brief [21:20] UCB_DBG_COPY Interface Confirmation - PROINDBGC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINHSMC:2",
            "< \\brief [23:22] UCB_HSM_COPY Confirmation - PROINHSMC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINHSMCOTP0C:2",
            "< \\brief [25:24] UCB_HSMCOTP0_COPY Protection - PROINHSMCOTP0C (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINHSMCOTP1C:2",
            "< \\brief [27:26] UCB_HSMCOTP1_COPY Protection - PROINHSMCOTP1C (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINECC:2",
            "< \\brief [29:28] UCB_ECPRIO_COPY Confirmation - PROINECC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_DMU_HF_CONFIRM2_Bits": [
        [
            "-",
            "\\brief Flash Confirm Status Register 2",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINOTP0O:2",
            "< \\brief [1:0] UCB_OTP0_ORIG Confirmation - PROINOTP0O (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINOTP1O:2",
            "< \\brief [3:2] UCB_OTP1_ORIG Confirmation - PROINOTP1O (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINOTP2O:2",
            "< \\brief [5:4] UCB_OTP2_ORIG Confirmation - PROINOTP2O (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINOTP3O:2",
            "< \\brief [7:6] UCB_OTP3_ORIG Confirmation - PROINOTP3O (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINOTP4O:2",
            "< \\brief [9:8] UCB_OTP4_ORIG Confirmation - PROINOTP4O (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINOTP5O:2",
            "< \\brief [11:10] UCB_OTP5_ORIG Confirmation - PROINOTP5O (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINOTP6O:2",
            "< \\brief [13:12] UCB_OTP6_ORIG Confirmation - PROINOTP6O (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINOTP7O:2",
            "< \\brief [15:14] UCB_OTP7_ORIG Confirmation - PROINOTP7O (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINOTP0C:2",
            "< \\brief [17:16] UCB_OTP0_COPY Confirmation - PROINOTP0C (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINOTP1C:2",
            "< \\brief [19:18] UCB_OTP1_COPY Confirmation - PROINOTP1C (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINOTP2C:2",
            "< \\brief [21:20] UCB_OTP2_COPY Confirmation - PROINOTP2C (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINOTP3C:2",
            "< \\brief [23:22] UCB_OTP3_COPY Confirmation - PROINOTP3C (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINOTP4C:2",
            "< \\brief [25:24] UCB_OTP4_COPY Confirmation - PROINOTP4C (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINOTP5C:2",
            "< \\brief [27:26] UCB_OTP5_COPY Confirmation - PROINOTP5C (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINOTP6C:2",
            "< \\brief [29:28] UCB_OTP6_COPY Confirmation - PROINOTP6C (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROINOTP7C:2",
            "< \\brief [31:30] UCB_OTP7_COPY Confirmation - PROINOTP7C (rh)"
        ]
    ],
    "Ifx_DMU_HF_CONTROL_Bits": [
        [
            "-",
            "\\brief Flash Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:3",
            "< \\brief [2:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:1",
            "< \\brief [3:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FSIENPE:2",
            "< \\brief [5:4] Enable Program/Erase - FSIENPE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:1",
            "< \\brief [6:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "WSERRINJ:1",
            "< \\brief [7:7] PFlash Wait State ECC error injection - WSERRINJ (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DDFP:1",
            "< \\brief [8:8] Disable Read from PFLASH - DDFP (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DDFD:1",
            "< \\brief [9:9] Disable Data Fetch from DF0_EEPROM - DDFD (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:6",
            "< \\brief [15:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPROG:1",
            "< \\brief [16:16] Clear Programming State - CPROG (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CERASE:1",
            "< \\brief [17:17] Clear Erase State - CERASE (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:1",
            "< \\brief [18:18] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:13",
            "< \\brief [31:19] \\internal Reserved"
        ]
    ],
    "Ifx_DMU_HF_DWAIT_Bits": [
        [
            "-",
            "\\brief DFLASH Wait Cycle Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RFLASH:8",
            "< \\brief [7:0] Operation Mode - RFLASH (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:8",
            "< \\brief [15:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RECC:3",
            "< \\brief [18:16] Operation Mode - RECC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:13",
            "< \\brief [31:19] \\internal Reserved"
        ]
    ],
    "Ifx_DMU_HF_ECCC_Bits": [
        [
            "-",
            "\\brief DF0 ECC Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR:2",
            "< \\brief [1:0] Clear ECC status bits - CLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:26",
            "< \\brief [27:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ECCCORDIS:2",
            "< \\brief [29:28] Host Command Interface ECC Correction Disable - ECCCORDIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRAPDIS:2",
            "< \\brief [31:30] Host Command Interface Uncorrectable ECC Bit Error Trap Disable - TRAPDIS (rw)"
        ]
    ],
    "Ifx_DMU_HF_ECCR_Bits": [
        [
            "-",
            "\\brief DF0 ECC Read Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RCODE:22",
            "< \\brief [21:0] Error Correction Read Code - RCODE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:2",
            "< \\brief [23:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_DMU_HF_ECCS_Bits": [
        [
            "-",
            "\\brief DF0 ECC Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERR1:1",
            "< \\brief [0:0] Read Access Single Bit ECC Error - ERR1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERR2:1",
            "< \\brief [1:1] Read Access Double Bit ECC Error - ERR2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERR3:1",
            "< \\brief [2:2] Read Access Triple Bit ECC Error - ERR3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERRM:1",
            "< \\brief [3:3] Read Access Multi-bit ECC Error - ERRM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:3",
            "< \\brief [6:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERRANY:1",
            "< \\brief [7:7] Any Read Access ECC Error - ERRANY (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:1",
            "< \\brief [8:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "BLANKA:1",
            "< \\brief [9:9] Read Access Blank Analog - BLANKA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:6",
            "< \\brief [15:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "AER1:1",
            "< \\brief [16:16] Accumulated Single Bit ECC Errors - AER1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AER2:1",
            "< \\brief [17:17] Accumulated Double Bit ECC Errors - AER2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AER3:1",
            "< \\brief [18:18] Accumulated Triple Bit ECC Errors - AER3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AERM:1",
            "< \\brief [19:19] Accumulated Multi-bit ECC Errors - AERM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:3",
            "< \\brief [22:20] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "AERANY:1",
            "< \\brief [23:23] Accumulated Any Read Access ECC Error - AERANY (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:1",
            "< \\brief [24:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ABLANKA:1",
            "< \\brief [25:25] Accumulated Blank Analog - ABLANKA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:6",
            "< \\brief [31:26] \\internal Reserved"
        ]
    ],
    "Ifx_DMU_HF_ECCW_Bits": [
        [
            "-",
            "\\brief DF0 ECC Write Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "WCODE:22",
            "< \\brief [21:0] Error Correction Write Code - WCODE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:6",
            "< \\brief [27:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PECENCDIS:2",
            "< \\brief [29:28] PFLASH ECC Encoding Disable - PECENCDIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DECENCDIS:2",
            "< \\brief [31:30] DFLASH ECC Encoding Disable - DECENCDIS (rw)"
        ]
    ],
    "Ifx_DMU_HF_EER_Bits": [
        [
            "-",
            "\\brief Enable Error Interrupt Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "OPERM:1",
            "< \\brief [0:0] Operation Error Interrupt Mask - OPERM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SQERM:1",
            "< \\brief [1:1] Command Sequence Error Interrupt Mask - SQERM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROERM:1",
            "< \\brief [2:2] Protection Error Interrupt Mask - PROERM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PVERM:1",
            "< \\brief [3:3] Program Verify Error Interrupt Mask - PVERM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVERM:1",
            "< \\brief [4:4] Erase Verify Error Interrupt Mask - EVERM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:26",
            "< \\brief [30:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EOBM:1",
            "< \\brief [31:31] End of Busy Interrupt Mask - EOBM (rw)"
        ]
    ],
    "Ifx_DMU_HF_ERRSR_Bits": [
        [
            "-",
            "\\brief Error Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "OPER:1",
            "< \\brief [0:0] Flash Operation Error - OPER (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SQER:1",
            "< \\brief [1:1] Command Sequence Error - SQER (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROER:1",
            "< \\brief [2:2] Protection Error - PROER (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PVER:1",
            "< \\brief [3:3] Program Verify Error - PVER (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVER:1",
            "< \\brief [4:4] Erase Verify Error - EVER (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ADER:1",
            "< \\brief [5:5] SRI Bus Address ECC Error - ADER (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ORIER:1",
            "< \\brief [6:6] Original Error - ORIER (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:1",
            "< \\brief [7:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_DMU_HF_ID_Bits": [
        [
            "-",
            "\\brief Module Identification Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_REV:8",
            "< \\brief [7:0] Module Revision Number - MOD_REV (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_TYPE:8",
            "< \\brief [15:8] Module Type - MOD_TYPE (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_NUMBER:8",
            "< \\brief [23:16] Module Number Value - MOD_NUMBER (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FLASH_REV:8",
            "< \\brief [31:24] Flash Revision - FLASH_REV (r)"
        ]
    ],
    "Ifx_DMU_HF_MARGIN_Bits": [
        [
            "-",
            "\\brief Margin Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SELD0:2",
            "< \\brief [1:0] DF0 Margin Read Selection - SELD0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:6",
            "< \\brief [7:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "HMARGIN:1",
            "< \\brief [8:8] Hard Margin Selection - HMARGIN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:23",
            "< \\brief [31:9] \\internal Reserved"
        ]
    ],
    "Ifx_DMU_HF_OPERATION_Bits": [
        [
            "-",
            "\\brief Flash Operation Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROG:1",
            "< \\brief [0:0] Programming State - PROG (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERASE:1",
            "< \\brief [1:1] Erase State - ERASE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:5",
            "< \\brief [7:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:3",
            "< \\brief [10:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:21",
            "< \\brief [31:11] \\internal Reserved"
        ]
    ],
    "Ifx_DMU_HF_PCONTROL_Bits": [
        [
            "-",
            "\\brief Power Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SLEEP:2",
            "< \\brief [1:0] Sleep Mode Control - SLEEP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:6",
            "< \\brief [7:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "IDLE:2",
            "< \\brief [9:8] Dynamic Idle Enable - IDLE (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DEMAND:2",
            "< \\brief [11:10] Demand Enable - DEMAND (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESLDIS:2",
            "< \\brief [17:16] External Sleep Mode Request Disable - ESLDIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:12",
            "< \\brief [29:18] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PR5V:2",
            "< \\brief [31:30] Programming Supply 5V - PR5V (rw)"
        ]
    ],
    "Ifx_DMU_HF_PROCONDBG_Bits": [
        [
            "-",
            "\\brief Debug Interface Protection Configuration",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "OCDSDIS:1",
            "< \\brief [0:0] OCDS Disabled - OCDSDIS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DBGIFLCK:1",
            "< \\brief [1:1] Debug Interface Locked - DBGIFLCK (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EDM:2",
            "< \\brief [3:2] Entered Debug Mode - EDM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:4",
            "< \\brief [7:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIC:4",
            "< \\brief [11:8] Tool Interface Control - TIC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_DMU_HF_PROCONDF_Bits": [
        [
            "-",
            "\\brief DFLASH Protection Configuration",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "L:1",
            "< \\brief [0:0] DF0_EEPROM Locked for Write Protection - L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:2",
            "< \\brief [2:1] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "HYSEN:1",
            "< \\brief [3:3] Hysteresis enable (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HYSCTL:2",
            "< \\brief [5:4] Hysteresis Control (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AMPCTL:2",
            "< \\brief [7:6] Amplitude Control (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OSCCFG:1",
            "< \\brief [8:8] OSC Configuration by SSW - OSCCFG (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODE:2",
            "< \\brief [10:9] OSC Mode - MODE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "APREN:1",
            "< \\brief [11:11] OSC Amplitude Regulation Enable - APREN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CAP0EN:1",
            "< \\brief [12:12] OSC Capacitance 0 Enable (x=0-3) - CAP0EN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CAP1EN:1",
            "< \\brief [13:13] OSC Capacitance 1 Enable (x=0-3) - CAP1EN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CAP2EN:1",
            "< \\brief [14:14] OSC Capacitance 2 Enable (x=0-3) - CAP2EN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CAP3EN:1",
            "< \\brief [15:15] OSC Capacitance 3 Enable (x=0-3) - CAP3EN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESR0CNT:12",
            "< \\brief [27:16] ESR0 Prolongation Counter - ESR0CNT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:3",
            "< \\brief [30:28] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RPRO:1",
            "< \\brief [31:31] Read Protection Configuration - RPRO (rh)"
        ]
    ],
    "Ifx_DMU_HF_PROCONPF_Bits": [
        [
            "-",
            "\\brief PFLASH Protection Configuration",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:31",
            "< \\brief [30:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RPRO:1",
            "< \\brief [31:31] Read Protection Configuration - RPRO (rh)"
        ]
    ],
    "Ifx_DMU_HF_PROCONRAM_Bits": [
        [
            "-",
            "\\brief RAM Configuration",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RAMIN:2",
            "< \\brief [1:0] RAM Initialization by SSW Control - RAMIN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:14",
            "< \\brief [15:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RAMINSEL:6",
            "< \\brief [21:16] RAM Initialization Selection - RAMINSEL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:2",
            "< \\brief [23:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "LMUINSEL:7",
            "< \\brief [30:24] LMU Initialization Selection - LMUINSEL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_DMU_HF_PROCONTP_Bits": [
        [
            "-",
            "\\brief Tuning Protection Configuration",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TP:1",
            "< \\brief [0:0] Tuning Protection - TP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:7",
            "< \\brief [7:1] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "BML:2",
            "< \\brief [9:8] Boot Mode Lock - BML (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:6",
            "< \\brief [15:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SWAPEN:2",
            "< \\brief [17:16] Enable SOTA mode - SWAPEN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU0DDIS:1",
            "< \\brief [18:18] Disable direct LPB access (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU1DDIS:1",
            "< \\brief [19:19] Disable direct LPB access (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:1",
            "< \\brief [20:20] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:1",
            "< \\brief [21:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:1",
            "< \\brief [22:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:1",
            "< \\brief [23:23] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_DMU_HF_PROCONUSR_Bits": [
        [
            "-",
            "\\brief DF0 User Mode Control",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODE:2",
            "< \\brief [1:0] DF0 User Mode Control - MODE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_DMU_HF_PROTECT_Bits": [
        [
            "-",
            "\\brief Flash Protection Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PRODISP:1",
            "< \\brief [0:0] PFLASH Protection Disabled - PRODISP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PRODISD:1",
            "< \\brief [1:1] DFLASH Protection Disabled - PRODISD (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PRODISDBG:1",
            "< \\brief [2:2] Debug Interface Password Protection Disabled - PRODISDBG (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PRODISEC:1",
            "< \\brief [3:3] Erase Counter Priority Protection Disabled - PRODISEC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PRODISBMHD:1",
            "< \\brief [4:4] BMHD Protection Disabled - PRODISBMHD (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PRODISSWAP:1",
            "< \\brief [5:5] UCB_SWAP protection Disabled - PRODISSWAP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:2",
            "< \\brief [7:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PRODISP0:1",
            "< \\brief [8:8] Program Flash Protection Disable PRODISP0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PRODISP1:1",
            "< \\brief [9:9] Program Flash Protection Disable PRODISP1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:1",
            "< \\brief [10:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:1",
            "< \\brief [11:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:1",
            "< \\brief [12:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:1",
            "< \\brief [13:13] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:10",
            "< \\brief [23:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SRT:1",
            "< \\brief [24:24] Secure Retest Password Protection Disabled - SRT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_25:7",
            "< \\brief [31:25] \\internal Reserved"
        ]
    ],
    "Ifx_DMU_HF_PSTATUS_Bits": [
        [
            "-",
            "\\brief Power Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SLEEP:1",
            "< \\brief [0:0] Sleep Mode - SLEEP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IDLE:1",
            "< \\brief [1:1] Dynamic Idle - IDLE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DEMAND:1",
            "< \\brief [2:2] Demand - DEMAND (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:29",
            "< \\brief [31:3] \\internal Reserved"
        ]
    ],
    "Ifx_DMU_HF_PWAIT_Bits": [
        [
            "-",
            "\\brief PFLASH Wait Cycle Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RFLASH:6",
            "< \\brief [5:0] Operation Mode - RFLASH (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:2",
            "< \\brief [7:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RECC:3",
            "< \\brief [10:8] Operation Mode - RECC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:5",
            "< \\brief [15:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFLASH:6",
            "< \\brief [21:16] Cranking Mode - CFLASH (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:2",
            "< \\brief [23:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CECC:3",
            "< \\brief [26:24] Cranking Mode - CECC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:5",
            "< \\brief [31:27] \\internal Reserved"
        ]
    ],
    "Ifx_DMU_HF_STATUS_Bits": [
        [
            "-",
            "\\brief Flash Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "D0BUSY:1",
            "< \\brief [0:0] Data Flash Bank 0 Busy - D0BUSY (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "D1BUSY:1",
            "< \\brief [1:1] Data Flash Bank 1 Busy - D1BUSY (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P0BUSY:1",
            "< \\brief [2:2] Program Flash PF0BUSY - P0BUSY (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P1BUSY:1",
            "< \\brief [3:3] Program Flash PF1BUSY - P1BUSY (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:1",
            "< \\brief [4:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:1",
            "< \\brief [5:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:1",
            "< \\brief [6:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:1",
            "< \\brief [7:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:8",
            "< \\brief [15:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:1",
            "< \\brief [16:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:1",
            "< \\brief [17:17] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:1",
            "< \\brief [18:18] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:1",
            "< \\brief [19:19] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DFPAGE:1",
            "< \\brief [20:20] Data Flash in Page Mode - DFPAGE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PFPAGE:1",
            "< \\brief [21:21] Program Flash in Page Mode - PFPAGE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:1",
            "< \\brief [22:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:1",
            "< \\brief [23:23] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:2",
            "< \\brief [25:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:6",
            "< \\brief [31:26] \\internal Reserved"
        ]
    ],
    "Ifx_DMU_HF_SUSPEND_Bits": [
        [
            "-",
            "\\brief Suspend Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "REQ:1",
            "< \\brief [0:0] Suspend Request - REQ (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR:1",
            "< \\brief [1:1] Suspend Clear - CLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:14",
            "< \\brief [15:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SPND:1",
            "< \\brief [16:16] Flash Operation Suspended - SPND (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERR:1",
            "< \\brief [17:17] Suspend Error - ERR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:14",
            "< \\brief [31:18] \\internal Reserved"
        ]
    ],
    "Ifx_DMU_HP_ECPRIO_P0_Bits": [
        [
            "-",
            "\\brief PFLASH Bank ${i} Erase Counter Priority configuration 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "S0L:1",
            "< \\brief [0:0] PFLASH p Sector 0 Erase Counter priority - S0L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S1L:1",
            "< \\brief [1:1] PFLASH p Sector 1 Erase Counter priority - S1L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S2L:1",
            "< \\brief [2:2] PFLASH p Sector 2 Erase Counter priority - S2L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S3L:1",
            "< \\brief [3:3] PFLASH p Sector 3 Erase Counter priority - S3L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S4L:1",
            "< \\brief [4:4] PFLASH p Sector 4 Erase Counter priority - S4L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S5L:1",
            "< \\brief [5:5] PFLASH p Sector 5 Erase Counter priority - S5L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S6L:1",
            "< \\brief [6:6] PFLASH p Sector 6 Erase Counter priority - S6L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S7L:1",
            "< \\brief [7:7] PFLASH p Sector 7 Erase Counter priority - S7L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S8L:1",
            "< \\brief [8:8] PFLASH p Sector 8 Erase Counter priority - S8L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S9L:1",
            "< \\brief [9:9] PFLASH p Sector 9 Erase Counter priority - S9L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S10L:1",
            "< \\brief [10:10] PFLASH p Sector 10 Erase Counter priority - S10L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S11L:1",
            "< \\brief [11:11] PFLASH p Sector 11 Erase Counter priority - S11L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S12L:1",
            "< \\brief [12:12] PFLASH p Sector 12 Erase Counter priority - S12L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S13L:1",
            "< \\brief [13:13] PFLASH p Sector 13 Erase Counter priority - S13L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S14L:1",
            "< \\brief [14:14] PFLASH p Sector 14 Erase Counter priority - S14L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S15L:1",
            "< \\brief [15:15] PFLASH p Sector 15 Erase Counter priority - S15L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S16L:1",
            "< \\brief [16:16] PFLASH p Sector 16 Erase Counter priority - S16L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S17L:1",
            "< \\brief [17:17] PFLASH p Sector 17 Erase Counter priority - S17L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S18L:1",
            "< \\brief [18:18] PFLASH p Sector 18 Erase Counter priority - S18L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S19L:1",
            "< \\brief [19:19] PFLASH p Sector 19 Erase Counter priority - S19L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S20L:1",
            "< \\brief [20:20] PFLASH p Sector 20 Erase Counter priority - S20L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S21L:1",
            "< \\brief [21:21] PFLASH p Sector 21 Erase Counter priority - S21L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S22L:1",
            "< \\brief [22:22] PFLASH p Sector 22 Erase Counter priority - S22L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S23L:1",
            "< \\brief [23:23] PFLASH p Sector 23 Erase Counter priority - S23L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S24L:1",
            "< \\brief [24:24] PFLASH p Sector 24 Erase Counter priority - S24L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S25L:1",
            "< \\brief [25:25] PFLASH p Sector 25 Erase Counter priority - S25L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S26L:1",
            "< \\brief [26:26] PFLASH p Sector 26 Erase Counter priority - S26L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S27L:1",
            "< \\brief [27:27] PFLASH p Sector 27 Erase Counter priority - S27L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S28L:1",
            "< \\brief [28:28] PFLASH p Sector 28 Erase Counter priority - S28L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S29L:1",
            "< \\brief [29:29] PFLASH p Sector 29 Erase Counter priority - S29L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S30L:1",
            "< \\brief [30:30] PFLASH p Sector 30 Erase Counter priority - S30L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S31L:1",
            "< \\brief [31:31] PFLASH p Sector 31 Erase Counter priority - S31L (rh)"
        ]
    ],
    "Ifx_DMU_HP_ECPRIO_P1_Bits": [
        [
            "-",
            "\\brief PFLASH Bank ${i} Erase Counter Priority Configuration 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "S32L:1",
            "< \\brief [0:0] PFLASH p Sector 32 Erase Counter priority - S32L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S33L:1",
            "< \\brief [1:1] PFLASH p Sector 33 Erase Counter priority - S33L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S34L:1",
            "< \\brief [2:2] PFLASH p Sector 34 Erase Counter priority - S34L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S35L:1",
            "< \\brief [3:3] PFLASH p Sector 35 Erase Counter priority - S35L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S36L:1",
            "< \\brief [4:4] PFLASH p Sector 36 Erase Counter priority - S36L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S37L:1",
            "< \\brief [5:5] PFLASH p Sector 37 Erase Counter priority - S37L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S38L:1",
            "< \\brief [6:6] PFLASH p Sector 38 Erase Counter priority - S38L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S39L:1",
            "< \\brief [7:7] PFLASH p Sector 39 Erase Counter priority - S39L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S40L:1",
            "< \\brief [8:8] PFLASH p Sector 40 Erase Counter priority - S40L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S41L:1",
            "< \\brief [9:9] PFLASH p Sector 41 Erase Counter priority - S41L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S42L:1",
            "< \\brief [10:10] PFLASH p Sector 42 Erase Counter priority - S42L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S43L:1",
            "< \\brief [11:11] PFLASH p Sector 43 Erase Counter priority - S43L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S44L:1",
            "< \\brief [12:12] PFLASH p Sector 44 Erase Counter priority - S44L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S45L:1",
            "< \\brief [13:13] PFLASH p Sector 45 Erase Counter priority - S45L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S46L:1",
            "< \\brief [14:14] PFLASH p Sector 46 Erase Counter priority - S46L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S47L:1",
            "< \\brief [15:15] PFLASH p Sector 47 Erase Counter priority - S47L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S48L:1",
            "< \\brief [16:16] PFLASH p Sector 48 Erase Counter priority - S48L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S49L:1",
            "< \\brief [17:17] PFLASH p Sector 49 Erase Counter priority - S49L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S50L:1",
            "< \\brief [18:18] PFLASH p Sector 50 Erase Counter priority - S50L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S51L:1",
            "< \\brief [19:19] PFLASH p Sector 51 Erase Counter priority - S51L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S52L:1",
            "< \\brief [20:20] PFLASH p Sector 52 Erase Counter priority - S52L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S53L:1",
            "< \\brief [21:21] PFLASH p Sector 53 Erase Counter priority - S53L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S54L:1",
            "< \\brief [22:22] PFLASH p Sector 54 Erase Counter priority - S54L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S55L:1",
            "< \\brief [23:23] PFLASH p Sector 55 Erase Counter priority - S55L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S56L:1",
            "< \\brief [24:24] PFLASH p Sector 56 Erase Counter priority - S56L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S57L:1",
            "< \\brief [25:25] PFLASH p Sector 57 Erase Counter priority - S57L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S58L:1",
            "< \\brief [26:26] PFLASH p Sector 58 Erase Counter priority - S58L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S59L:1",
            "< \\brief [27:27] PFLASH p Sector 59 Erase Counter priority - S59L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S60L:1",
            "< \\brief [28:28] PFLASH p Sector 60 Erase Counter priority - S60L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S61L:1",
            "< \\brief [29:29] PFLASH p Sector 61 Erase Counter priority - S61L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S62L:1",
            "< \\brief [30:30] PFLASH p Sector 62 Erase Counter priority - S62L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S63L:1",
            "< \\brief [31:31] PFLASH p Sector 63 Erase Counter priority - S63L (rh)"
        ]
    ],
    "Ifx_DMU_HP_ECPRIO_P2_Bits": [
        [
            "-",
            "\\brief PFLASH Bank ${i} Erase Counter Priority Configuration 2",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "S64L:1",
            "< \\brief [0:0] PFLASH p Sector 64 Erase Counter priority - S64L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S65L:1",
            "< \\brief [1:1] PFLASH p Sector 65 Erase Counter priority - S65L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S66L:1",
            "< \\brief [2:2] PFLASH p Sector 66 Erase Counter priority - S66L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S67L:1",
            "< \\brief [3:3] PFLASH p Sector 67 Erase Counter priority - S67L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S68L:1",
            "< \\brief [4:4] PFLASH p Sector 68 Erase Counter priority - S68L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S69L:1",
            "< \\brief [5:5] PFLASH p Sector 69 Erase Counter priority - S69L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S70L:1",
            "< \\brief [6:6] PFLASH p Sector 70 Erase Counter priority - S70L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S71L:1",
            "< \\brief [7:7] PFLASH p Sector 71 Erase Counter priority - S71L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S72L:1",
            "< \\brief [8:8] PFLASH p Sector 72 Erase Counter priority - S72L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S73L:1",
            "< \\brief [9:9] PFLASH p Sector 73 Erase Counter priority - S73L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S74L:1",
            "< \\brief [10:10] PFLASH p Sector 74 Erase Counter priority - S74L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S75L:1",
            "< \\brief [11:11] PFLASH p Sector 75 Erase Counter priority - S75L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S76L:1",
            "< \\brief [12:12] PFLASH p Sector 76 Erase Counter priority - S76L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S77L:1",
            "< \\brief [13:13] PFLASH p Sector 77 Erase Counter priority - S77L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S78L:1",
            "< \\brief [14:14] PFLASH p Sector 78 Erase Counter priority - S78L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S79L:1",
            "< \\brief [15:15] PFLASH p Sector 79 Erase Counter priority - S79L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S80L:1",
            "< \\brief [16:16] PFLASH p Sector 80 Erase Counter priority - S80L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S81L:1",
            "< \\brief [17:17] PFLASH p Sector 81 Erase Counter priority - S81L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S82L:1",
            "< \\brief [18:18] PFLASH p Sector 82 Erase Counter priority - S82L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S83L:1",
            "< \\brief [19:19] PFLASH p Sector 83 Erase Counter priority - S83L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S84L:1",
            "< \\brief [20:20] PFLASH p Sector 84 Erase Counter priority - S84L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S85L:1",
            "< \\brief [21:21] PFLASH p Sector 85 Erase Counter priority - S85L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S86L:1",
            "< \\brief [22:22] PFLASH p Sector 86 Erase Counter priority - S86L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S87L:1",
            "< \\brief [23:23] PFLASH p Sector 87 Erase Counter priority - S87L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S88L:1",
            "< \\brief [24:24] PFLASH p Sector 88 Erase Counter priority - S88L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S89L:1",
            "< \\brief [25:25] PFLASH p Sector 89 Erase Counter priority - S89L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S90L:1",
            "< \\brief [26:26] PFLASH p Sector 90 Erase Counter priority - S90L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S91L:1",
            "< \\brief [27:27] PFLASH p Sector 91 Erase Counter priority - S91L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S92L:1",
            "< \\brief [28:28] PFLASH p Sector 92 Erase Counter priority - S92L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S93L:1",
            "< \\brief [29:29] PFLASH p Sector 93 Erase Counter priority - S93L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S94L:1",
            "< \\brief [30:30] PFLASH p Sector 94 Erase Counter priority - S94L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S95L:1",
            "< \\brief [31:31] PFLASH p Sector 95 Erase Counter priority - S95L (rh)"
        ]
    ],
    "Ifx_DMU_HP_ECPRIO_P3_Bits": [
        [
            "-",
            "\\brief PFLASH Bank ${i} Erase Counter Priority Configuration 3",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "S96L:1",
            "< \\brief [0:0] PFLASH p Sector 96 Erase Counter priority - S96L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S97L:1",
            "< \\brief [1:1] PFLASH p Sector 97 Erase Counter priority - S97L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S98L:1",
            "< \\brief [2:2] PFLASH p Sector 98 Erase Counter priority - S98L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S99L:1",
            "< \\brief [3:3] PFLASH p Sector 99 Erase Counter priority - S99L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S100L:1",
            "< \\brief [4:4] PFLASH p Sector 100 Erase Counter priority - S100L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S101L:1",
            "< \\brief [5:5] PFLASH p Sector 101 Erase Counter priority - S101L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S102L:1",
            "< \\brief [6:6] PFLASH p Sector 102 Erase Counter priority - S102L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S103L:1",
            "< \\brief [7:7] PFLASH p Sector 103 Erase Counter priority - S103L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S104L:1",
            "< \\brief [8:8] PFLASH p Sector 104 Erase Counter priority - S104L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S105L:1",
            "< \\brief [9:9] PFLASH p Sector 105 Erase Counter priority - S105L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S106L:1",
            "< \\brief [10:10] PFLASH p Sector 106 Erase Counter priority - S106L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S107L:1",
            "< \\brief [11:11] PFLASH p Sector 107 Erase Counter priority - S107L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S108L:1",
            "< \\brief [12:12] PFLASH p Sector 108 Erase Counter priority - S108L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S109L:1",
            "< \\brief [13:13] PFLASH p Sector 109 Erase Counter priority - S109L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S110L:1",
            "< \\brief [14:14] PFLASH p Sector 110 Erase Counter priority - S110L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S111L:1",
            "< \\brief [15:15] PFLASH p Sector 111 Erase Counter priority - S111L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S112L:1",
            "< \\brief [16:16] PFLASH p Sector 112 Erase Counter priority - S112L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S113L:1",
            "< \\brief [17:17] PFLASH p Sector 113 Erase Counter priority - S113L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S114L:1",
            "< \\brief [18:18] PFLASH p Sector 114 Erase Counter priority - S114L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S115L:1",
            "< \\brief [19:19] PFLASH p Sector 115 Erase Counter priority - S115L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S116L:1",
            "< \\brief [20:20] PFLASH p Sector 116 Erase Counter priority - S116L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S117L:1",
            "< \\brief [21:21] PFLASH p Sector 117 Erase Counter priority - S117L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S118L:1",
            "< \\brief [22:22] PFLASH p Sector 118 Erase Counter priority - S118L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S119L:1",
            "< \\brief [23:23] PFLASH p Sector 119 Erase Counter priority - S119L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S120L:1",
            "< \\brief [24:24] PFLASH p Sector 120 Erase Counter priority - S120L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S121L:1",
            "< \\brief [25:25] PFLASH p Sector 121 Erase Counter priority - S121L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S122L:1",
            "< \\brief [26:26] PFLASH p Sector 122 Erase Counter priority - S122L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S123L:1",
            "< \\brief [27:27] PFLASH p Sector 123 Erase Counter priority - S123L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S124L:1",
            "< \\brief [28:28] PFLASH p Sector 124 Erase Counter priority - S124L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S125L:1",
            "< \\brief [29:29] PFLASH p Sector 125 Erase Counter priority - S125L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S126L:1",
            "< \\brief [30:30] PFLASH p Sector 126 Erase Counter priority - S126L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S127L:1",
            "< \\brief [31:31] PFLASH p Sector 127 Erase Counter priority - S127L (rh)"
        ]
    ],
    "Ifx_DMU_HP_ECPRIO_P4_Bits": [
        [
            "-",
            "\\brief PFLASH Bank ${i} Erase Counter Priority Configuration 4",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "S128L:1",
            "< \\brief [0:0] PFLASH p Sector 128 Erase Counter priority - S128L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S129L:1",
            "< \\brief [1:1] PFLASH p Sector 129 Erase Counter priority - S129L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S130L:1",
            "< \\brief [2:2] PFLASH p Sector 130 Erase Counter priority - S130L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S131L:1",
            "< \\brief [3:3] PFLASH p Sector 131 Erase Counter priority - S131L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S132L:1",
            "< \\brief [4:4] PFLASH p Sector 132 Erase Counter priority - S132L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S133L:1",
            "< \\brief [5:5] PFLASH p Sector 133 Erase Counter priority - S133L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S134L:1",
            "< \\brief [6:6] PFLASH p Sector 134 Erase Counter priority - S134L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S135L:1",
            "< \\brief [7:7] PFLASH p Sector 135 Erase Counter priority - S135L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S136L:1",
            "< \\brief [8:8] PFLASH p Sector 136 Erase Counter priority - S136L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S137L:1",
            "< \\brief [9:9] PFLASH p Sector 137 Erase Counter priority - S137L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S138L:1",
            "< \\brief [10:10] PFLASH p Sector 138 Erase Counter priority - S138L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S139L:1",
            "< \\brief [11:11] PFLASH p Sector 139 Erase Counter priority - S139L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S140L:1",
            "< \\brief [12:12] PFLASH p Sector 140 Erase Counter priority - S140L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S141L:1",
            "< \\brief [13:13] PFLASH p Sector 141 Erase Counter priority - S141L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S142L:1",
            "< \\brief [14:14] PFLASH p Sector 142 Erase Counter priority - S142L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S143L:1",
            "< \\brief [15:15] PFLASH p Sector 143 Erase Counter priority - S143L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S144L:1",
            "< \\brief [16:16] PFLASH p Sector 144 Erase Counter priority - S144L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S145L:1",
            "< \\brief [17:17] PFLASH p Sector 145 Erase Counter priority - S145L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S146L:1",
            "< \\brief [18:18] PFLASH p Sector 146 Erase Counter priority - S146L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S147L:1",
            "< \\brief [19:19] PFLASH p Sector 147 Erase Counter priority - S147L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S148L:1",
            "< \\brief [20:20] PFLASH p Sector 148 Erase Counter priority - S148L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S149L:1",
            "< \\brief [21:21] PFLASH p Sector 149 Erase Counter priority - S149L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S150L:1",
            "< \\brief [22:22] PFLASH p Sector 150 Erase Counter priority - S150L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S151L:1",
            "< \\brief [23:23] PFLASH p Sector 151 Erase Counter priority - S151L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S152L:1",
            "< \\brief [24:24] PFLASH p Sector 152 Erase Counter priority - S152L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S153L:1",
            "< \\brief [25:25] PFLASH p Sector 153 Erase Counter priority - S153L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S154L:1",
            "< \\brief [26:26] PFLASH p Sector 154 Erase Counter priority - S154L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S155L:1",
            "< \\brief [27:27] PFLASH p Sector 155 Erase Counter priority - S155L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S156L:1",
            "< \\brief [28:28] PFLASH p Sector 156 Erase Counter priority - S156L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S157L:1",
            "< \\brief [29:29] PFLASH p Sector 157 Erase Counter priority - S157L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S158L:1",
            "< \\brief [30:30] PFLASH p Sector 158 Erase Counter priority - S158L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S159L:1",
            "< \\brief [31:31] PFLASH p Sector 159 Erase Counter priority - S159L (rh)"
        ]
    ],
    "Ifx_DMU_HP_ECPRIO_P5_Bits": [
        [
            "-",
            "\\brief PFLASH Bank ${i} Erase Counter Priority Configuration 5",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "S160L:1",
            "< \\brief [0:0] PFLASH p Sector 160 Erase Counter priority - S160L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S161L:1",
            "< \\brief [1:1] PFLASH p Sector 161 Erase Counter priority - S161L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S162L:1",
            "< \\brief [2:2] PFLASH p Sector 162 Erase Counter priority - S162L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S163L:1",
            "< \\brief [3:3] PFLASH p Sector 163 Erase Counter priority - S163L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S164L:1",
            "< \\brief [4:4] PFLASH p Sector 164 Erase Counter priority - S164L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S165L:1",
            "< \\brief [5:5] PFLASH p Sector 165 Erase Counter priority - S165L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S166L:1",
            "< \\brief [6:6] PFLASH p Sector 166 Erase Counter priority - S166L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S167L:1",
            "< \\brief [7:7] PFLASH p Sector 167 Erase Counter priority - S167L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S168L:1",
            "< \\brief [8:8] PFLASH p Sector 168 Erase Counter priority - S168L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S169L:1",
            "< \\brief [9:9] PFLASH p Sector 169 Erase Counter priority - S169L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S170L:1",
            "< \\brief [10:10] PFLASH p Sector 170 Erase Counter priority - S170L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S171L:1",
            "< \\brief [11:11] PFLASH p Sector 171 Erase Counter priority - S171L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S172L:1",
            "< \\brief [12:12] PFLASH p Sector 172 Erase Counter priority - S172L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S173L:1",
            "< \\brief [13:13] PFLASH p Sector 173 Erase Counter priority - S173L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S174L:1",
            "< \\brief [14:14] PFLASH p Sector 174 Erase Counter priority - S174L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S175L:1",
            "< \\brief [15:15] PFLASH p Sector 175 Erase Counter priority - S175L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S176L:1",
            "< \\brief [16:16] PFLASH p Sector 176 Erase Counter priority - S176L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S177L:1",
            "< \\brief [17:17] PFLASH p Sector 177 Erase Counter priority - S177L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S178L:1",
            "< \\brief [18:18] PFLASH p Sector 178 Erase Counter priority - S178L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S179L:1",
            "< \\brief [19:19] PFLASH p Sector 179 Erase Counter priority - S179L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S180L:1",
            "< \\brief [20:20] PFLASH p Sector 180 Erase Counter priority - S180L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S181L:1",
            "< \\brief [21:21] PFLASH p Sector 181 Erase Counter priority - S181L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S182L:1",
            "< \\brief [22:22] PFLASH p Sector 182 Erase Counter priority - S182L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S183L:1",
            "< \\brief [23:23] PFLASH p Sector 183 Erase Counter priority - S183L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S184L:1",
            "< \\brief [24:24] PFLASH p Sector 184 Erase Counter priority - S184L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S185L:1",
            "< \\brief [25:25] PFLASH p Sector 185 Erase Counter priority - S185L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S186L:1",
            "< \\brief [26:26] PFLASH p Sector 186 Erase Counter priority - S186L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S187L:1",
            "< \\brief [27:27] PFLASH p Sector 187 Erase Counter priority - S187L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S188L:1",
            "< \\brief [28:28] PFLASH p Sector 188 Erase Counter priority - S188L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S189L:1",
            "< \\brief [29:29] PFLASH p Sector 189 Erase Counter priority - S189L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S190L:1",
            "< \\brief [30:30] PFLASH p Sector 190 Erase Counter priority - S190L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S191L:1",
            "< \\brief [31:31] PFLASH p Sector 191 Erase Counter priority - S191L (rh)"
        ]
    ],
    "Ifx_DMU_HP_PROCON_OTP0_Bits": [
        [
            "-",
            "\\brief PFLASH Bank ${i} OTP Protection Configuration 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "S0ROM:1",
            "< \\brief [0:0] PFLASH p Sector 0 Locked for Forever - S0ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S1ROM:1",
            "< \\brief [1:1] PFLASH p Sector 1 Locked for Forever - S1ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S2ROM:1",
            "< \\brief [2:2] PFLASH p Sector 2 Locked for Forever - S2ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S3ROM:1",
            "< \\brief [3:3] PFLASH p Sector 3 Locked for Forever - S3ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S4ROM:1",
            "< \\brief [4:4] PFLASH p Sector 4 Locked for Forever - S4ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S5ROM:1",
            "< \\brief [5:5] PFLASH p Sector 5 Locked for Forever - S5ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S6ROM:1",
            "< \\brief [6:6] PFLASH p Sector 6 Locked for Forever - S6ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S7ROM:1",
            "< \\brief [7:7] PFLASH p Sector 7 Locked for Forever - S7ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S8ROM:1",
            "< \\brief [8:8] PFLASH p Sector 8 Locked for Forever - S8ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S9ROM:1",
            "< \\brief [9:9] PFLASH p Sector 9 Locked for Forever - S9ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S10ROM:1",
            "< \\brief [10:10] PFLASH p Sector 10 Locked for Forever - S10ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S11ROM:1",
            "< \\brief [11:11] PFLASH p Sector 11 Locked for Forever - S11ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S12ROM:1",
            "< \\brief [12:12] PFLASH p Sector 12 Locked for Forever - S12ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S13ROM:1",
            "< \\brief [13:13] PFLASH p Sector 13 Locked for Forever - S13ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S14ROM:1",
            "< \\brief [14:14] PFLASH p Sector 14 Locked for Forever - S14ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S15ROM:1",
            "< \\brief [15:15] PFLASH p Sector 15 Locked for Forever - S15ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S16ROM:1",
            "< \\brief [16:16] PFLASH p Sector 16 Locked for Forever - S16ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S17ROM:1",
            "< \\brief [17:17] PFLASH p Sector 17 Locked for Forever - S17ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S18ROM:1",
            "< \\brief [18:18] PFLASH p Sector 18 Locked for Forever - S18ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S19ROM:1",
            "< \\brief [19:19] PFLASH p Sector 19 Locked for Forever - S19ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S20ROM:1",
            "< \\brief [20:20] PFLASH p Sector 20 Locked for Forever - S20ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S21ROM:1",
            "< \\brief [21:21] PFLASH p Sector 21 Locked for Forever - S21ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S22ROM:1",
            "< \\brief [22:22] PFLASH p Sector 22 Locked for Forever - S22ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S23ROM:1",
            "< \\brief [23:23] PFLASH p Sector 23 Locked for Forever - S23ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S24ROM:1",
            "< \\brief [24:24] PFLASH p Sector 24 Locked for Forever - S24ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S25ROM:1",
            "< \\brief [25:25] PFLASH p Sector 25 Locked for Forever - S25ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S26ROM:1",
            "< \\brief [26:26] PFLASH p Sector 26 Locked for Forever - S26ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S27ROM:1",
            "< \\brief [27:27] PFLASH p Sector 27 Locked for Forever - S27ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S28ROM:1",
            "< \\brief [28:28] PFLASH p Sector 28 Locked for Forever - S28ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S29ROM:1",
            "< \\brief [29:29] PFLASH p Sector 29 Locked for Forever - S29ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S30ROM:1",
            "< \\brief [30:30] PFLASH p Sector 30 Locked for Forever - S30ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S31ROM:1",
            "< \\brief [31:31] PFLASH p Sector 31 Locked for Forever - S31ROM (rh)"
        ]
    ],
    "Ifx_DMU_HP_PROCON_OTP1_Bits": [
        [
            "-",
            "\\brief PFLASH Bank ${i} OTP Protection Configuration 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "S32ROM:1",
            "< \\brief [0:0] PFLASH p Sector 32 Locked for Forever - S32ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S33ROM:1",
            "< \\brief [1:1] PFLASH p Sector 33 Locked for Forever - S33ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S34ROM:1",
            "< \\brief [2:2] PFLASH p Sector 34 Locked for Forever - S34ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S35ROM:1",
            "< \\brief [3:3] PFLASH p Sector 35 Locked for Forever - S35ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S36ROM:1",
            "< \\brief [4:4] PFLASH p Sector 36 Locked for Forever - S36ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S37ROM:1",
            "< \\brief [5:5] PFLASH p Sector 37 Locked for Forever - S37ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S38ROM:1",
            "< \\brief [6:6] PFLASH p Sector 38 Locked for Forever - S38ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S39ROM:1",
            "< \\brief [7:7] PFLASH p Sector 39 Locked for Forever - S39ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S40ROM:1",
            "< \\brief [8:8] PFLASH p Sector 40 Locked for Forever - S40ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S41ROM:1",
            "< \\brief [9:9] PFLASH p Sector 41 Locked for Forever - S41ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S42ROM:1",
            "< \\brief [10:10] PFLASH p Sector 42 Locked for Forever - S42ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S43ROM:1",
            "< \\brief [11:11] PFLASH p Sector 43 Locked for Forever - S43ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S44ROM:1",
            "< \\brief [12:12] PFLASH p Sector 44 Locked for Forever - S44ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S45ROM:1",
            "< \\brief [13:13] PFLASH p Sector 45 Locked for Forever - S45ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S46ROM:1",
            "< \\brief [14:14] PFLASH p Sector 46 Locked for Forever - S46ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S47ROM:1",
            "< \\brief [15:15] PFLASH p Sector 47 Locked for Forever - S47ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S48ROM:1",
            "< \\brief [16:16] PFLASH p Sector 48 Locked for Forever - S48ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S49ROM:1",
            "< \\brief [17:17] PFLASH p Sector 49 Locked for Forever - S49ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S50ROM:1",
            "< \\brief [18:18] PFLASH p Sector 50 Locked for Forever - S50ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S51ROM:1",
            "< \\brief [19:19] PFLASH p Sector 51 Locked for Forever - S51ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S52ROM:1",
            "< \\brief [20:20] PFLASH p Sector 52 Locked for Forever - S52ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S53ROM:1",
            "< \\brief [21:21] PFLASH p Sector 53 Locked for Forever - S53ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S54ROM:1",
            "< \\brief [22:22] PFLASH p Sector 54 Locked for Forever - S54ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S55ROM:1",
            "< \\brief [23:23] PFLASH p Sector 55 Locked for Forever - S55ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S56ROM:1",
            "< \\brief [24:24] PFLASH p Sector 56 Locked for Forever - S56ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S57ROM:1",
            "< \\brief [25:25] PFLASH p Sector 57 Locked for Forever - S57ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S58ROM:1",
            "< \\brief [26:26] PFLASH p Sector 58 Locked for Forever - S58ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S59ROM:1",
            "< \\brief [27:27] PFLASH p Sector 59 Locked for Forever - S59ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S60ROM:1",
            "< \\brief [28:28] PFLASH p Sector 60 Locked for Forever - S60ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S61ROM:1",
            "< \\brief [29:29] PFLASH p Sector 61 Locked for Forever - S61ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S62ROM:1",
            "< \\brief [30:30] PFLASH p Sector 62 Locked for Forever - S62ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S63ROM:1",
            "< \\brief [31:31] PFLASH p Sector 63 Locked for Forever - S63ROM (rh)"
        ]
    ],
    "Ifx_DMU_HP_PROCON_OTP2_Bits": [
        [
            "-",
            "\\brief PFLASH Bank ${i} OTP Protection Configuration 2",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "S64ROM:1",
            "< \\brief [0:0] PFLASH p Sector 64 Locked for Forever - S64ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S65ROM:1",
            "< \\brief [1:1] PFLASH p Sector 65 Locked for Forever - S65ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S66ROM:1",
            "< \\brief [2:2] PFLASH p Sector 66 Locked for Forever - S66ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S67ROM:1",
            "< \\brief [3:3] PFLASH p Sector 67 Locked for Forever - S67ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S68ROM:1",
            "< \\brief [4:4] PFLASH p Sector 68 Locked for Forever - S68ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S69ROM:1",
            "< \\brief [5:5] PFLASH p Sector 69 Locked for Forever - S69ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S70ROM:1",
            "< \\brief [6:6] PFLASH p Sector 70 Locked for Forever - S70ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S71ROM:1",
            "< \\brief [7:7] PFLASH p Sector 71 Locked for Forever - S71ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S72ROM:1",
            "< \\brief [8:8] PFLASH p Sector 72 Locked for Forever - S72ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S73ROM:1",
            "< \\brief [9:9] PFLASH p Sector 73 Locked for Forever - S73ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S74ROM:1",
            "< \\brief [10:10] PFLASH p Sector 74 Locked for Forever - S74ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S75ROM:1",
            "< \\brief [11:11] PFLASH p Sector 75 Locked for Forever - S75ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S76ROM:1",
            "< \\brief [12:12] PFLASH p Sector 76 Locked for Forever - S76ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S77ROM:1",
            "< \\brief [13:13] PFLASH p Sector 77 Locked for Forever - S77ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S78ROM:1",
            "< \\brief [14:14] PFLASH p Sector 78 Locked for Forever - S78ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S79ROM:1",
            "< \\brief [15:15] PFLASH p Sector 79 Locked for Forever - S79ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S80ROM:1",
            "< \\brief [16:16] PFLASH p Sector 80 Locked for Forever - S80ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S81ROM:1",
            "< \\brief [17:17] PFLASH p Sector 81 Locked for Forever - S81ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S82ROM:1",
            "< \\brief [18:18] PFLASH p Sector 82 Locked for Forever - S82ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S83ROM:1",
            "< \\brief [19:19] PFLASH p Sector 83 Locked for Forever - S83ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S84ROM:1",
            "< \\brief [20:20] PFLASH p Sector 84 Locked for Forever - S84ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S85ROM:1",
            "< \\brief [21:21] PFLASH p Sector 85 Locked for Forever - S85ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S86ROM:1",
            "< \\brief [22:22] PFLASH p Sector 86 Locked for Forever - S86ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S87ROM:1",
            "< \\brief [23:23] PFLASH p Sector 87 Locked for Forever - S87ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S88ROM:1",
            "< \\brief [24:24] PFLASH p Sector 88 Locked for Forever - S88ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S89ROM:1",
            "< \\brief [25:25] PFLASH p Sector 89 Locked for Forever - S89ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S90ROM:1",
            "< \\brief [26:26] PFLASH p Sector 90 Locked for Forever - S90ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S91ROM:1",
            "< \\brief [27:27] PFLASH p Sector 91 Locked for Forever - S91ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S92ROM:1",
            "< \\brief [28:28] PFLASH p Sector 92 Locked for Forever - S92ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S93ROM:1",
            "< \\brief [29:29] PFLASH p Sector 93 Locked for Forever - S93ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S94ROM:1",
            "< \\brief [30:30] PFLASH p Sector 94 Locked for Forever - S94ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S95ROM:1",
            "< \\brief [31:31] PFLASH p Sector 95 Locked for Forever - S95ROM (rh)"
        ]
    ],
    "Ifx_DMU_HP_PROCON_OTP3_Bits": [
        [
            "-",
            "\\brief PFLASH Bank ${i} OTP Protection Configuration 3",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "S96ROM:1",
            "< \\brief [0:0] PFLASH p Sector 96 Locked for Forever - S96ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S97ROM:1",
            "< \\brief [1:1] PFLASH p Sector 97 Locked for Forever - S97ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S98ROM:1",
            "< \\brief [2:2] PFLASH p Sector 98 Locked for Forever - S98ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S99ROM:1",
            "< \\brief [3:3] PFLASH p Sector 99 Locked for Forever - S99ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S100ROM:1",
            "< \\brief [4:4] PFLASH p Sector 100 Locked for Forever - S100ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S101ROM:1",
            "< \\brief [5:5] PFLASH p Sector 101 Locked for Forever - S101ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S102ROM:1",
            "< \\brief [6:6] PFLASH p Sector 102 Locked for Forever - S102ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S103ROM:1",
            "< \\brief [7:7] PFLASH p Sector 103 Locked for Forever - S103ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S104ROM:1",
            "< \\brief [8:8] PFLASH p Sector 104 Locked for Forever - S104ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S105ROM:1",
            "< \\brief [9:9] PFLASH p Sector 105 Locked for Forever - S105ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S106ROM:1",
            "< \\brief [10:10] PFLASH p Sector 106 Locked for Forever - S106ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S107ROM:1",
            "< \\brief [11:11] PFLASH p Sector 107 Locked for Forever - S107ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S108ROM:1",
            "< \\brief [12:12] PFLASH p Sector 108 Locked for Forever - S108ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S109ROM:1",
            "< \\brief [13:13] PFLASH p Sector 109 Locked for Forever - S109ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S110ROM:1",
            "< \\brief [14:14] PFLASH p Sector 110 Locked for Forever - S110ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S111ROM:1",
            "< \\brief [15:15] PFLASH p Sector 111 Locked for Forever - S111ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S112ROM:1",
            "< \\brief [16:16] PFLASH p Sector 112 Locked for Forever - S112ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S113ROM:1",
            "< \\brief [17:17] PFLASH p Sector 113 Locked for Forever - S113ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S114ROM:1",
            "< \\brief [18:18] PFLASH p Sector 114 Locked for Forever - S114ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S115ROM:1",
            "< \\brief [19:19] PFLASH p Sector 115 Locked for Forever - S115ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S116ROM:1",
            "< \\brief [20:20] PFLASH p Sector 116 Locked for Forever - S116ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S117ROM:1",
            "< \\brief [21:21] PFLASH p Sector 117 Locked for Forever - S117ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S118ROM:1",
            "< \\brief [22:22] PFLASH p Sector 118 Locked for Forever - S118ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S119ROM:1",
            "< \\brief [23:23] PFLASH p Sector 119 Locked for Forever - S119ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S120ROM:1",
            "< \\brief [24:24] PFLASH p Sector 120 Locked for Forever - S120ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S121ROM:1",
            "< \\brief [25:25] PFLASH p Sector 121 Locked for Forever - S121ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S122ROM:1",
            "< \\brief [26:26] PFLASH p Sector 122 Locked for Forever - S122ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S123ROM:1",
            "< \\brief [27:27] PFLASH p Sector 123 Locked for Forever - S123ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S124ROM:1",
            "< \\brief [28:28] PFLASH p Sector 124 Locked for Forever - S124ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S125ROM:1",
            "< \\brief [29:29] PFLASH p Sector 125 Locked for Forever - S125ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S126ROM:1",
            "< \\brief [30:30] PFLASH p Sector 126 Locked for Forever - S126ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S127ROM:1",
            "< \\brief [31:31] PFLASH p Sector 127 Locked for Forever - S127ROM (rh)"
        ]
    ],
    "Ifx_DMU_HP_PROCON_OTP4_Bits": [
        [
            "-",
            "\\brief PFLASH Bank ${i} OTP Protection Configuration 4",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "S128ROM:1",
            "< \\brief [0:0] PFLASH p Sector 128 Locked for Forever - S128ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S129ROM:1",
            "< \\brief [1:1] PFLASH p Sector 129 Locked for Forever - S129ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S130ROM:1",
            "< \\brief [2:2] PFLASH p Sector 130 Locked for Forever - S130ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S131ROM:1",
            "< \\brief [3:3] PFLASH p Sector 131 Locked for Forever - S131ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S132ROM:1",
            "< \\brief [4:4] PFLASH p Sector 132 Locked for Forever - S132ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S133ROM:1",
            "< \\brief [5:5] PFLASH p Sector 133 Locked for Forever - S133ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S134ROM:1",
            "< \\brief [6:6] PFLASH p Sector 134 Locked for Forever - S134ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S135ROM:1",
            "< \\brief [7:7] PFLASH p Sector 135 Locked for Forever - S135ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S136ROM:1",
            "< \\brief [8:8] PFLASH p Sector 136 Locked for Forever - S136ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S137ROM:1",
            "< \\brief [9:9] PFLASH p Sector 137 Locked for Forever - S137ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S138ROM:1",
            "< \\brief [10:10] PFLASH p Sector 138 Locked for Forever - S138ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S139ROM:1",
            "< \\brief [11:11] PFLASH p Sector 139 Locked for Forever - S139ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S140ROM:1",
            "< \\brief [12:12] PFLASH p Sector 140 Locked for Forever - S140ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S141ROM:1",
            "< \\brief [13:13] PFLASH p Sector 141 Locked for Forever - S141ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S142ROM:1",
            "< \\brief [14:14] PFLASH p Sector 142 Locked for Forever - S142ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S143ROM:1",
            "< \\brief [15:15] PFLASH p Sector 143 Locked for Forever - S143ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S144ROM:1",
            "< \\brief [16:16] PFLASH p Sector 144 Locked for Forever - S144ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S145ROM:1",
            "< \\brief [17:17] PFLASH p Sector 145 Locked for Forever - S145ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S146ROM:1",
            "< \\brief [18:18] PFLASH p Sector 146 Locked for Forever - S146ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S147ROM:1",
            "< \\brief [19:19] PFLASH p Sector 147 Locked for Forever - S147ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S148ROM:1",
            "< \\brief [20:20] PFLASH p Sector 148 Locked for Forever - S148ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S149ROM:1",
            "< \\brief [21:21] PFLASH p Sector 149 Locked for Forever - S149ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S150ROM:1",
            "< \\brief [22:22] PFLASH p Sector 150 Locked for Forever - S150ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S151ROM:1",
            "< \\brief [23:23] PFLASH p Sector 151 Locked for Forever - S151ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S152ROM:1",
            "< \\brief [24:24] PFLASH p Sector 152 Locked for Forever - S152ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S153ROM:1",
            "< \\brief [25:25] PFLASH p Sector 153 Locked for Forever - S153ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S154ROM:1",
            "< \\brief [26:26] PFLASH p Sector 154 Locked for Forever - S154ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S155ROM:1",
            "< \\brief [27:27] PFLASH p Sector 155 Locked for Forever - S155ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S156ROM:1",
            "< \\brief [28:28] PFLASH p Sector 156 Locked for Forever - S156ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S157ROM:1",
            "< \\brief [29:29] PFLASH p Sector 157 Locked for Forever - S157ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S158ROM:1",
            "< \\brief [30:30] PFLASH p Sector 158 Locked for Forever - S158ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S159ROM:1",
            "< \\brief [31:31] PFLASH p Sector 159 Locked for Forever - S159ROM (rh)"
        ]
    ],
    "Ifx_DMU_HP_PROCON_OTP5_Bits": [
        [
            "-",
            "\\brief PFLASH Bank ${i} OTP Protection Configuration 5",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "S160ROM:1",
            "< \\brief [0:0] PFLASH p Sector 160 Locked for Forever - S160ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S161ROM:1",
            "< \\brief [1:1] PFLASH p Sector 161 Locked for Forever - S161ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S162ROM:1",
            "< \\brief [2:2] PFLASH p Sector 162 Locked for Forever - S162ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S163ROM:1",
            "< \\brief [3:3] PFLASH p Sector 163 Locked for Forever - S163ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S164ROM:1",
            "< \\brief [4:4] PFLASH p Sector 164 Locked for Forever - S164ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S165ROM:1",
            "< \\brief [5:5] PFLASH p Sector 165 Locked for Forever - S165ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S166ROM:1",
            "< \\brief [6:6] PFLASH p Sector 166 Locked for Forever - S166ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S167ROM:1",
            "< \\brief [7:7] PFLASH p Sector 167 Locked for Forever - S167ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S168ROM:1",
            "< \\brief [8:8] PFLASH p Sector 168 Locked for Forever - S168ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S169ROM:1",
            "< \\brief [9:9] PFLASH p Sector 169 Locked for Forever - S169ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S170ROM:1",
            "< \\brief [10:10] PFLASH p Sector 170 Locked for Forever - S170ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S171ROM:1",
            "< \\brief [11:11] PFLASH p Sector 171 Locked for Forever - S171ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S172ROM:1",
            "< \\brief [12:12] PFLASH p Sector 172 Locked for Forever - S172ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S173ROM:1",
            "< \\brief [13:13] PFLASH p Sector 173 Locked for Forever - S173ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S174ROM:1",
            "< \\brief [14:14] PFLASH p Sector 174 Locked for Forever - S174ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S175ROM:1",
            "< \\brief [15:15] PFLASH p Sector 175 Locked for Forever - S175ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S176ROM:1",
            "< \\brief [16:16] PFLASH p Sector 176 Locked for Forever - S176ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S177ROM:1",
            "< \\brief [17:17] PFLASH p Sector 177 Locked for Forever - S177ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S178ROM:1",
            "< \\brief [18:18] PFLASH p Sector 178 Locked for Forever - S178ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S179ROM:1",
            "< \\brief [19:19] PFLASH p Sector 179 Locked for Forever - S179ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S180ROM:1",
            "< \\brief [20:20] PFLASH p Sector 180 Locked for Forever - S180ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S181ROM:1",
            "< \\brief [21:21] PFLASH p Sector 181 Locked for Forever - S181ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S182ROM:1",
            "< \\brief [22:22] PFLASH p Sector 182 Locked for Forever - S182ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S183ROM:1",
            "< \\brief [23:23] PFLASH p Sector 183 Locked for Forever - S183ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S184ROM:1",
            "< \\brief [24:24] PFLASH p Sector 184 Locked for Forever - S184ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S185ROM:1",
            "< \\brief [25:25] PFLASH p Sector 185 Locked for Forever - S185ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S186ROM:1",
            "< \\brief [26:26] PFLASH p Sector 186 Locked for Forever - S186ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S187ROM:1",
            "< \\brief [27:27] PFLASH p Sector 187 Locked for Forever - S187ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S188ROM:1",
            "< \\brief [28:28] PFLASH p Sector 188 Locked for Forever - S188ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S189ROM:1",
            "< \\brief [29:29] PFLASH p Sector 189 Locked for Forever - S189ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S190ROM:1",
            "< \\brief [30:30] PFLASH p Sector 190 Locked for Forever - S190ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S191ROM:1",
            "< \\brief [31:31] PFLASH p Sector 191 Locked for Forever - S191ROM (rh)"
        ]
    ],
    "Ifx_DMU_HP_PROCON_P0_Bits": [
        [
            "-",
            "\\brief PFLASH Bank ${i} Protection Configuration 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "S0L:1",
            "< \\brief [0:0] PFLASH p Sector 0 Locked for Write Protection - S0L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S1L:1",
            "< \\brief [1:1] PFLASH p Sector 1 Locked for Write Protection - S1L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S2L:1",
            "< \\brief [2:2] PFLASH p Sector 2 Locked for Write Protection - S2L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S3L:1",
            "< \\brief [3:3] PFLASH p Sector 3 Locked for Write Protection - S3L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S4L:1",
            "< \\brief [4:4] PFLASH p Sector 4 Locked for Write Protection - S4L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S5L:1",
            "< \\brief [5:5] PFLASH p Sector 5 Locked for Write Protection - S5L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S6L:1",
            "< \\brief [6:6] PFLASH p Sector 6 Locked for Write Protection - S6L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S7L:1",
            "< \\brief [7:7] PFLASH p Sector 7 Locked for Write Protection - S7L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S8L:1",
            "< \\brief [8:8] PFLASH p Sector 8 Locked for Write Protection - S8L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S9L:1",
            "< \\brief [9:9] PFLASH p Sector 9 Locked for Write Protection - S9L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S10L:1",
            "< \\brief [10:10] PFLASH p Sector 10 Locked for Write Protection - S10L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S11L:1",
            "< \\brief [11:11] PFLASH p Sector 11 Locked for Write Protection - S11L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S12L:1",
            "< \\brief [12:12] PFLASH p Sector 12 Locked for Write Protection - S12L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S13L:1",
            "< \\brief [13:13] PFLASH p Sector 13 Locked for Write Protection - S13L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S14L:1",
            "< \\brief [14:14] PFLASH p Sector 14 Locked for Write Protection - S14L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S15L:1",
            "< \\brief [15:15] PFLASH p Sector 15 Locked for Write Protection - S15L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S16L:1",
            "< \\brief [16:16] PFLASH p Sector 16 Locked for Write Protection - S16L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S17L:1",
            "< \\brief [17:17] PFLASH p Sector 17 Locked for Write Protection - S17L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S18L:1",
            "< \\brief [18:18] PFLASH p Sector 18 Locked for Write Protection - S18L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S19L:1",
            "< \\brief [19:19] PFLASH p Sector 19 Locked for Write Protection - S19L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S20L:1",
            "< \\brief [20:20] PFLASH p Sector 20 Locked for Write Protection - S20L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S21L:1",
            "< \\brief [21:21] PFLASH p Sector 21 Locked for Write Protection - S21L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S22L:1",
            "< \\brief [22:22] PFLASH p Sector 22 Locked for Write Protection - S22L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S23L:1",
            "< \\brief [23:23] PFLASH p Sector 23 Locked for Write Protection - S23L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S24L:1",
            "< \\brief [24:24] PFLASH p Sector 24 Locked for Write Protection - S24L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S25L:1",
            "< \\brief [25:25] PFLASH p Sector 25 Locked for Write Protection - S25L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S26L:1",
            "< \\brief [26:26] PFLASH p Sector 26 Locked for Write Protection - S26L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S27L:1",
            "< \\brief [27:27] PFLASH p Sector 27 Locked for Write Protection - S27L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S28L:1",
            "< \\brief [28:28] PFLASH p Sector 28 Locked for Write Protection - S28L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S29L:1",
            "< \\brief [29:29] PFLASH p Sector 29 Locked for Write Protection - S29L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S30L:1",
            "< \\brief [30:30] PFLASH p Sector 30 Locked for Write Protection - S30L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S31L:1",
            "< \\brief [31:31] PFLASH p Sector 31 Locked for Write Protection - S31L (rh)"
        ]
    ],
    "Ifx_DMU_HP_PROCON_P1_Bits": [
        [
            "-",
            "\\brief PFLASH Bank ${i} Protection Configuration 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "S32L:1",
            "< \\brief [0:0] PFLASH p Sector 32 Locked for Write Protection - S32L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S33L:1",
            "< \\brief [1:1] PFLASH p Sector 33 Locked for Write Protection - S33L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S34L:1",
            "< \\brief [2:2] PFLASH p Sector 34 Locked for Write Protection - S34L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S35L:1",
            "< \\brief [3:3] PFLASH p Sector 35 Locked for Write Protection - S35L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S36L:1",
            "< \\brief [4:4] PFLASH p Sector 36 Locked for Write Protection - S36L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S37L:1",
            "< \\brief [5:5] PFLASH p Sector 37 Locked for Write Protection - S37L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S38L:1",
            "< \\brief [6:6] PFLASH p Sector 38 Locked for Write Protection - S38L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S39L:1",
            "< \\brief [7:7] PFLASH p Sector 39 Locked for Write Protection - S39L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S40L:1",
            "< \\brief [8:8] PFLASH p Sector 40 Locked for Write Protection - S40L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S41L:1",
            "< \\brief [9:9] PFLASH p Sector 41 Locked for Write Protection - S41L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S42L:1",
            "< \\brief [10:10] PFLASH p Sector 42 Locked for Write Protection - S42L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S43L:1",
            "< \\brief [11:11] PFLASH p Sector 43 Locked for Write Protection - S43L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S44L:1",
            "< \\brief [12:12] PFLASH p Sector 44 Locked for Write Protection - S44L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S45L:1",
            "< \\brief [13:13] PFLASH p Sector 45 Locked for Write Protection - S45L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S46L:1",
            "< \\brief [14:14] PFLASH p Sector 46 Locked for Write Protection - S46L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S47L:1",
            "< \\brief [15:15] PFLASH p Sector 47 Locked for Write Protection - S47L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S48L:1",
            "< \\brief [16:16] PFLASH p Sector 48 Locked for Write Protection - S48L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S49L:1",
            "< \\brief [17:17] PFLASH p Sector 49 Locked for Write Protection - S49L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S50L:1",
            "< \\brief [18:18] PFLASH p Sector 50 Locked for Write Protection - S50L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S51L:1",
            "< \\brief [19:19] PFLASH p Sector 51 Locked for Write Protection - S51L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S52L:1",
            "< \\brief [20:20] PFLASH p Sector 52 Locked for Write Protection - S52L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S53L:1",
            "< \\brief [21:21] PFLASH p Sector 53 Locked for Write Protection - S53L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S54L:1",
            "< \\brief [22:22] PFLASH p Sector 54 Locked for Write Protection - S54L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S55L:1",
            "< \\brief [23:23] PFLASH p Sector 55 Locked for Write Protection - S55L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S56L:1",
            "< \\brief [24:24] PFLASH p Sector 56 Locked for Write Protection - S56L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S57L:1",
            "< \\brief [25:25] PFLASH p Sector 57 Locked for Write Protection - S57L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S58L:1",
            "< \\brief [26:26] PFLASH p Sector 58 Locked for Write Protection - S58L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S59L:1",
            "< \\brief [27:27] PFLASH p Sector 59 Locked for Write Protection - S59L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S60L:1",
            "< \\brief [28:28] PFLASH p Sector 60 Locked for Write Protection - S60L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S61L:1",
            "< \\brief [29:29] PFLASH p Sector 61 Locked for Write Protection - S61L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S62L:1",
            "< \\brief [30:30] PFLASH p Sector 62 Locked for Write Protection - S62L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S63L:1",
            "< \\brief [31:31] PFLASH p Sector 63 Locked for Write Protection - S63L (rh)"
        ]
    ],
    "Ifx_DMU_HP_PROCON_P2_Bits": [
        [
            "-",
            "\\brief PFLASH Bank ${i} Protection Configuration 2",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "S64L:1",
            "< \\brief [0:0] PFLASH p Sector 64 Locked for Write Protection - S64L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S65L:1",
            "< \\brief [1:1] PFLASH p Sector 65 Locked for Write Protection - S65L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S66L:1",
            "< \\brief [2:2] PFLASH p Sector 66 Locked for Write Protection - S66L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S67L:1",
            "< \\brief [3:3] PFLASH p Sector 67 Locked for Write Protection - S67L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S68L:1",
            "< \\brief [4:4] PFLASH p Sector 68 Locked for Write Protection - S68L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S69L:1",
            "< \\brief [5:5] PFLASH p Sector 69 Locked for Write Protection - S69L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S70L:1",
            "< \\brief [6:6] PFLASH p Sector 70 Locked for Write Protection - S70L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S71L:1",
            "< \\brief [7:7] PFLASH p Sector 71 Locked for Write Protection - S71L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S72L:1",
            "< \\brief [8:8] PFLASH p Sector 72 Locked for Write Protection - S72L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S73L:1",
            "< \\brief [9:9] PFLASH p Sector 73 Locked for Write Protection - S73L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S74L:1",
            "< \\brief [10:10] PFLASH p Sector 74 Locked for Write Protection - S74L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S75L:1",
            "< \\brief [11:11] PFLASH p Sector 75 Locked for Write Protection - S75L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S76L:1",
            "< \\brief [12:12] PFLASH p Sector 76 Locked for Write Protection - S76L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S77L:1",
            "< \\brief [13:13] PFLASH p Sector 77 Locked for Write Protection - S77L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S78L:1",
            "< \\brief [14:14] PFLASH p Sector 78 Locked for Write Protection - S78L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S79L:1",
            "< \\brief [15:15] PFLASH p Sector 79 Locked for Write Protection - S79L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S80L:1",
            "< \\brief [16:16] PFLASH p Sector 80 Locked for Write Protection - S80L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S81L:1",
            "< \\brief [17:17] PFLASH p Sector 81 Locked for Write Protection - S81L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S82L:1",
            "< \\brief [18:18] PFLASH p Sector 82 Locked for Write Protection - S82L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S83L:1",
            "< \\brief [19:19] PFLASH p Sector 83 Locked for Write Protection - S83L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S84L:1",
            "< \\brief [20:20] PFLASH p Sector 84 Locked for Write Protection - S84L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S85L:1",
            "< \\brief [21:21] PFLASH p Sector 85 Locked for Write Protection - S85L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S86L:1",
            "< \\brief [22:22] PFLASH p Sector 86 Locked for Write Protection - S86L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S87L:1",
            "< \\brief [23:23] PFLASH p Sector 87 Locked for Write Protection - S87L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S88L:1",
            "< \\brief [24:24] PFLASH p Sector 88 Locked for Write Protection - S88L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S89L:1",
            "< \\brief [25:25] PFLASH p Sector 89 Locked for Write Protection - S89L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S90L:1",
            "< \\brief [26:26] PFLASH p Sector 90 Locked for Write Protection - S90L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S91L:1",
            "< \\brief [27:27] PFLASH p Sector 91 Locked for Write Protection - S91L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S92L:1",
            "< \\brief [28:28] PFLASH p Sector 92 Locked for Write Protection - S92L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S93L:1",
            "< \\brief [29:29] PFLASH p Sector 93 Locked for Write Protection - S93L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S94L:1",
            "< \\brief [30:30] PFLASH p Sector 94 Locked for Write Protection - S94L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S95L:1",
            "< \\brief [31:31] PFLASH p Sector 95 Locked for Write Protection - S95L (rh)"
        ]
    ],
    "Ifx_DMU_HP_PROCON_P3_Bits": [
        [
            "-",
            "\\brief PFLASH Bank ${i} Protection Configuration 3",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "S96L:1",
            "< \\brief [0:0] PFLASH p Sector 96 Locked for Write Protection - S96L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S97L:1",
            "< \\brief [1:1] PFLASH p Sector 97 Locked for Write Protection - S97L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S98L:1",
            "< \\brief [2:2] PFLASH p Sector 98 Locked for Write Protection - S98L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S99L:1",
            "< \\brief [3:3] PFLASH p Sector 99 Locked for Write Protection - S99L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S100L:1",
            "< \\brief [4:4] PFLASH p Sector 100 Locked for Write Protection - S100L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S101L:1",
            "< \\brief [5:5] PFLASH p Sector 101 Locked for Write Protection - S101L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S102L:1",
            "< \\brief [6:6] PFLASH p Sector 102 Locked for Write Protection - S102L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S103L:1",
            "< \\brief [7:7] PFLASH p Sector 103 Locked for Write Protection - S103L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S104L:1",
            "< \\brief [8:8] PFLASH p Sector 104 Locked for Write Protection - S104L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S105L:1",
            "< \\brief [9:9] PFLASH p Sector 105 Locked for Write Protection - S105L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S106L:1",
            "< \\brief [10:10] PFLASH p Sector 106 Locked for Write Protection - S106L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S107L:1",
            "< \\brief [11:11] PFLASH p Sector 107 Locked for Write Protection - S107L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S108L:1",
            "< \\brief [12:12] PFLASH p Sector 108 Locked for Write Protection - S108L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S109L:1",
            "< \\brief [13:13] PFLASH p Sector 109 Locked for Write Protection - S109L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S110L:1",
            "< \\brief [14:14] PFLASH p Sector 110 Locked for Write Protection - S110L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S111L:1",
            "< \\brief [15:15] PFLASH p Sector 111 Locked for Write Protection - S111L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S112L:1",
            "< \\brief [16:16] PFLASH p Sector 112 Locked for Write Protection - S112L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S113L:1",
            "< \\brief [17:17] PFLASH p Sector 113 Locked for Write Protection - S113L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S114L:1",
            "< \\brief [18:18] PFLASH p Sector 114 Locked for Write Protection - S114L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S115L:1",
            "< \\brief [19:19] PFLASH p Sector 115 Locked for Write Protection - S115L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S116L:1",
            "< \\brief [20:20] PFLASH p Sector 116 Locked for Write Protection - S116L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S117L:1",
            "< \\brief [21:21] PFLASH p Sector 117 Locked for Write Protection - S117L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S118L:1",
            "< \\brief [22:22] PFLASH p Sector 118 Locked for Write Protection - S118L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S119L:1",
            "< \\brief [23:23] PFLASH p Sector 119 Locked for Write Protection - S119L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S120L:1",
            "< \\brief [24:24] PFLASH p Sector 120 Locked for Write Protection - S120L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S121L:1",
            "< \\brief [25:25] PFLASH p Sector 121 Locked for Write Protection - S121L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S122L:1",
            "< \\brief [26:26] PFLASH p Sector 122 Locked for Write Protection - S122L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S123L:1",
            "< \\brief [27:27] PFLASH p Sector 123 Locked for Write Protection - S123L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S124L:1",
            "< \\brief [28:28] PFLASH p Sector 124 Locked for Write Protection - S124L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S125L:1",
            "< \\brief [29:29] PFLASH p Sector 125 Locked for Write Protection - S125L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S126L:1",
            "< \\brief [30:30] PFLASH p Sector 126 Locked for Write Protection - S126L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S127L:1",
            "< \\brief [31:31] PFLASH p Sector 127 Locked for Write Protection - S127L (rh)"
        ]
    ],
    "Ifx_DMU_HP_PROCON_P4_Bits": [
        [
            "-",
            "\\brief PFLASH Bank ${i} Protection Configuration 4",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "S128L:1",
            "< \\brief [0:0] PFLASH p Sector 128 Locked for Write Protection - S128L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S129L:1",
            "< \\brief [1:1] PFLASH p Sector 129 Locked for Write Protection - S129L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S130L:1",
            "< \\brief [2:2] PFLASH p Sector 130 Locked for Write Protection - S130L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S131L:1",
            "< \\brief [3:3] PFLASH p Sector 131 Locked for Write Protection - S131L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S132L:1",
            "< \\brief [4:4] PFLASH p Sector 132 Locked for Write Protection - S132L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S133L:1",
            "< \\brief [5:5] PFLASH p Sector 133 Locked for Write Protection - S133L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S134L:1",
            "< \\brief [6:6] PFLASH p Sector 134 Locked for Write Protection - S134L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S135L:1",
            "< \\brief [7:7] PFLASH p Sector 135 Locked for Write Protection - S135L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S136L:1",
            "< \\brief [8:8] PFLASH p Sector 136 Locked for Write Protection - S136L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S137L:1",
            "< \\brief [9:9] PFLASH p Sector 137 Locked for Write Protection - S137L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S138L:1",
            "< \\brief [10:10] PFLASH p Sector 138 Locked for Write Protection - S138L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S139L:1",
            "< \\brief [11:11] PFLASH p Sector 139 Locked for Write Protection - S139L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S140L:1",
            "< \\brief [12:12] PFLASH p Sector 140 Locked for Write Protection - S140L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S141L:1",
            "< \\brief [13:13] PFLASH p Sector 141 Locked for Write Protection - S141L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S142L:1",
            "< \\brief [14:14] PFLASH p Sector 142 Locked for Write Protection - S142L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S143L:1",
            "< \\brief [15:15] PFLASH p Sector 143 Locked for Write Protection - S143L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S144L:1",
            "< \\brief [16:16] PFLASH p Sector 144 Locked for Write Protection - S144L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S145L:1",
            "< \\brief [17:17] PFLASH p Sector 145 Locked for Write Protection - S145L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S146L:1",
            "< \\brief [18:18] PFLASH p Sector 146 Locked for Write Protection - S146L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S147L:1",
            "< \\brief [19:19] PFLASH p Sector 147 Locked for Write Protection - S147L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S148L:1",
            "< \\brief [20:20] PFLASH p Sector 148 Locked for Write Protection - S148L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S149L:1",
            "< \\brief [21:21] PFLASH p Sector 149 Locked for Write Protection - S149L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S150L:1",
            "< \\brief [22:22] PFLASH p Sector 150 Locked for Write Protection - S150L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S151L:1",
            "< \\brief [23:23] PFLASH p Sector 151 Locked for Write Protection - S151L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S152L:1",
            "< \\brief [24:24] PFLASH p Sector 152 Locked for Write Protection - S152L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S153L:1",
            "< \\brief [25:25] PFLASH p Sector 153 Locked for Write Protection - S153L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S154L:1",
            "< \\brief [26:26] PFLASH p Sector 154 Locked for Write Protection - S154L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S155L:1",
            "< \\brief [27:27] PFLASH p Sector 155 Locked for Write Protection - S155L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S156L:1",
            "< \\brief [28:28] PFLASH p Sector 156 Locked for Write Protection - S156L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S157L:1",
            "< \\brief [29:29] PFLASH p Sector 157 Locked for Write Protection - S157L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S158L:1",
            "< \\brief [30:30] PFLASH p Sector 158 Locked for Write Protection - S158L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S159L:1",
            "< \\brief [31:31] PFLASH p Sector 159 Locked for Write Protection - S159L (rh)"
        ]
    ],
    "Ifx_DMU_HP_PROCON_P5_Bits": [
        [
            "-",
            "\\brief PFLASH Bank ${i} Protection Configuration 5",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "S160L:1",
            "< \\brief [0:0] PFLASH p Sector 160 Locked for Write Protection - S160L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S161L:1",
            "< \\brief [1:1] PFLASH p Sector 161 Locked for Write Protection - S161L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S162L:1",
            "< \\brief [2:2] PFLASH p Sector 162 Locked for Write Protection - S162L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S163L:1",
            "< \\brief [3:3] PFLASH p Sector 163 Locked for Write Protection - S163L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S164L:1",
            "< \\brief [4:4] PFLASH p Sector 164 Locked for Write Protection - S164L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S165L:1",
            "< \\brief [5:5] PFLASH p Sector 165 Locked for Write Protection - S165L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S166L:1",
            "< \\brief [6:6] PFLASH p Sector 166 Locked for Write Protection - S166L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S167L:1",
            "< \\brief [7:7] PFLASH p Sector 167 Locked for Write Protection - S167L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S168L:1",
            "< \\brief [8:8] PFLASH p Sector 168 Locked for Write Protection - S168L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S169L:1",
            "< \\brief [9:9] PFLASH p Sector 169 Locked for Write Protection - S169L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S170L:1",
            "< \\brief [10:10] PFLASH p Sector 170 Locked for Write Protection - S170L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S171L:1",
            "< \\brief [11:11] PFLASH p Sector 171 Locked for Write Protection - S171L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S172L:1",
            "< \\brief [12:12] PFLASH p Sector 172 Locked for Write Protection - S172L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S173L:1",
            "< \\brief [13:13] PFLASH p Sector 173 Locked for Write Protection - S173L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S174L:1",
            "< \\brief [14:14] PFLASH p Sector 174 Locked for Write Protection - S174L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S175L:1",
            "< \\brief [15:15] PFLASH p Sector 175 Locked for Write Protection - S175L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S176L:1",
            "< \\brief [16:16] PFLASH p Sector 176 Locked for Write Protection - S176L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S177L:1",
            "< \\brief [17:17] PFLASH p Sector 177 Locked for Write Protection - S177L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S178L:1",
            "< \\brief [18:18] PFLASH p Sector 178 Locked for Write Protection - S178L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S179L:1",
            "< \\brief [19:19] PFLASH p Sector 179 Locked for Write Protection - S179L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S180L:1",
            "< \\brief [20:20] PFLASH p Sector 180 Locked for Write Protection - S180L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S181L:1",
            "< \\brief [21:21] PFLASH p Sector 181 Locked for Write Protection - S181L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S182L:1",
            "< \\brief [22:22] PFLASH p Sector 182 Locked for Write Protection - S182L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S183L:1",
            "< \\brief [23:23] PFLASH p Sector 183 Locked for Write Protection - S183L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S184L:1",
            "< \\brief [24:24] PFLASH p Sector 184 Locked for Write Protection - S184L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S185L:1",
            "< \\brief [25:25] PFLASH p Sector 185 Locked for Write Protection - S185L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S186L:1",
            "< \\brief [26:26] PFLASH p Sector 186 Locked for Write Protection - S186L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S187L:1",
            "< \\brief [27:27] PFLASH p Sector 187 Locked for Write Protection - S187L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S188L:1",
            "< \\brief [28:28] PFLASH p Sector 188 Locked for Write Protection - S188L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S189L:1",
            "< \\brief [29:29] PFLASH p Sector 189 Locked for Write Protection - S189L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S190L:1",
            "< \\brief [30:30] PFLASH p Sector 190 Locked for Write Protection - S190L (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S191L:1",
            "< \\brief [31:31] PFLASH p Sector 191 Locked for Write Protection - S191L (rh)"
        ]
    ],
    "Ifx_DMU_HP_PROCON_WOP0_Bits": [
        [
            "-",
            "\\brief PFLASH Bank ${i} WOP Configuration 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "S0WOP:1",
            "< \\brief [0:0] PFLASH p Sector 0 Configured for Write-Once Protection - S0WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S1WOP:1",
            "< \\brief [1:1] PFLASH p Sector 1 Configured for Write-Once Protection - S1WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S2WOP:1",
            "< \\brief [2:2] PFLASH p Sector 2 Configured for Write-Once Protection - S2WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S3WOP:1",
            "< \\brief [3:3] PFLASH p Sector 3 Configured for Write-Once Protection - S3WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S4WOP:1",
            "< \\brief [4:4] PFLASH p Sector 4 Configured for Write-Once Protection - S4WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S5WOP:1",
            "< \\brief [5:5] PFLASH p Sector 5 Configured for Write-Once Protection - S5WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S6WOP:1",
            "< \\brief [6:6] PFLASH p Sector 6 Configured for Write-Once Protection - S6WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S7WOP:1",
            "< \\brief [7:7] PFLASH p Sector 7 Configured for Write-Once Protection - S7WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S8WOP:1",
            "< \\brief [8:8] PFLASH p Sector 8 Configured for Write-Once Protection - S8WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S9WOP:1",
            "< \\brief [9:9] PFLASH p Sector 9 Configured for Write-Once Protection - S9WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S10WOP:1",
            "< \\brief [10:10] PFLASH p Sector 10 Configured for Write-Once Protection - S10WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S11WOP:1",
            "< \\brief [11:11] PFLASH p Sector 11 Configured for Write-Once Protection - S11WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S12WOP:1",
            "< \\brief [12:12] PFLASH p Sector 12 Configured for Write-Once Protection - S12WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S13WOP:1",
            "< \\brief [13:13] PFLASH p Sector 13 Configured for Write-Once Protection - S13WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S14WOP:1",
            "< \\brief [14:14] PFLASH p Sector 14 Configured for Write-Once Protection - S14WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S15WOP:1",
            "< \\brief [15:15] PFLASH p Sector 15 Configured for Write-Once Protection - S15WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S16WOP:1",
            "< \\brief [16:16] PFLASH p Sector 16 Configured for Write-Once Protection - S16WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S17WOP:1",
            "< \\brief [17:17] PFLASH p Sector 17 Configured for Write-Once Protection - S17WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S18WOP:1",
            "< \\brief [18:18] PFLASH p Sector 18 Configured for Write-Once Protection - S18WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S19WOP:1",
            "< \\brief [19:19] PFLASH p Sector 19 Configured for Write-Once Protection - S19WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S20WOP:1",
            "< \\brief [20:20] PFLASH p Sector 20 Configured for Write-Once Protection - S20WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S21WOP:1",
            "< \\brief [21:21] PFLASH p Sector 21 Configured for Write-Once Protection - S21WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S22WOP:1",
            "< \\brief [22:22] PFLASH p Sector 22 Configured for Write-Once Protection - S22WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S23WOP:1",
            "< \\brief [23:23] PFLASH p Sector 23 Configured for Write-Once Protection - S23WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S24WOP:1",
            "< \\brief [24:24] PFLASH p Sector 24 Configured for Write-Once Protection - S24WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S25WOP:1",
            "< \\brief [25:25] PFLASH p Sector 25 Configured for Write-Once Protection - S25WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S26WOP:1",
            "< \\brief [26:26] PFLASH p Sector 26 Configured for Write-Once Protection - S26WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S27WOP:1",
            "< \\brief [27:27] PFLASH p Sector 27 Configured for Write-Once Protection - S27WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S28WOP:1",
            "< \\brief [28:28] PFLASH p Sector 28 Configured for Write-Once Protection - S28WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S29WOP:1",
            "< \\brief [29:29] PFLASH p Sector 29 Configured for Write-Once Protection - S29WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S30WOP:1",
            "< \\brief [30:30] PFLASH p Sector 30 Configured for Write-Once Protection - S30WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S31WOP:1",
            "< \\brief [31:31] PFLASH p Sector 31 Configured for Write-Once Protection - S31WOP (rh)"
        ]
    ],
    "Ifx_DMU_HP_PROCON_WOP1_Bits": [
        [
            "-",
            "\\brief PFLASH Bank ${i} WOP Configuration 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "S32WOP:1",
            "< \\brief [0:0] PFLASH p Sector 32 Configured for Write-Once Protection - S32WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S33WOP:1",
            "< \\brief [1:1] PFLASH p Sector 33 Configured for Write-Once Protection - S33WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S34WOP:1",
            "< \\brief [2:2] PFLASH p Sector 34 Configured for Write-Once Protection - S34WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S35WOP:1",
            "< \\brief [3:3] PFLASH p Sector 35 Configured for Write-Once Protection - S35WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S36WOP:1",
            "< \\brief [4:4] PFLASH p Sector 36 Configured for Write-Once Protection - S36WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S37WOP:1",
            "< \\brief [5:5] PFLASH p Sector 37 Configured for Write-Once Protection - S37WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S38WOP:1",
            "< \\brief [6:6] PFLASH p Sector 38 Configured for Write-Once Protection - S38WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S39WOP:1",
            "< \\brief [7:7] PFLASH p Sector 39 Configured for Write-Once Protection - S39WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S40WOP:1",
            "< \\brief [8:8] PFLASH p Sector 40 Configured for Write-Once Protection - S40WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S41WOP:1",
            "< \\brief [9:9] PFLASH p Sector 41 Configured for Write-Once Protection - S41WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S42WOP:1",
            "< \\brief [10:10] PFLASH p Sector 42 Configured for Write-Once Protection - S42WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S43WOP:1",
            "< \\brief [11:11] PFLASH p Sector 43 Configured for Write-Once Protection - S43WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S44WOP:1",
            "< \\brief [12:12] PFLASH p Sector 44 Configured for Write-Once Protection - S44WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S45WOP:1",
            "< \\brief [13:13] PFLASH p Sector 45 Configured for Write-Once Protection - S45WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S46WOP:1",
            "< \\brief [14:14] PFLASH p Sector 46 Configured for Write-Once Protection - S46WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S47WOP:1",
            "< \\brief [15:15] PFLASH p Sector 47 Configured for Write-Once Protection - S47WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S48WOP:1",
            "< \\brief [16:16] PFLASH p Sector 48 Configured for Write-Once Protection - S48WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S49WOP:1",
            "< \\brief [17:17] PFLASH p Sector 49 Configured for Write-Once Protection - S49WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S50WOP:1",
            "< \\brief [18:18] PFLASH p Sector 50 Configured for Write-Once Protection - S50WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S51WOP:1",
            "< \\brief [19:19] PFLASH p Sector 51 Configured for Write-Once Protection - S51WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S52WOP:1",
            "< \\brief [20:20] PFLASH p Sector 52 Configured for Write-Once Protection - S52WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S53WOP:1",
            "< \\brief [21:21] PFLASH p Sector 53 Configured for Write-Once Protection - S53WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S54WOP:1",
            "< \\brief [22:22] PFLASH p Sector 54 Configured for Write-Once Protection - S54WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S55WOP:1",
            "< \\brief [23:23] PFLASH p Sector 55 Configured for Write-Once Protection - S55WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S56WOP:1",
            "< \\brief [24:24] PFLASH p Sector 56 Configured for Write-Once Protection - S56WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S57WOP:1",
            "< \\brief [25:25] PFLASH p Sector 57 Configured for Write-Once Protection - S57WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S58WOP:1",
            "< \\brief [26:26] PFLASH p Sector 58 Configured for Write-Once Protection - S58WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S59WOP:1",
            "< \\brief [27:27] PFLASH p Sector 59 Configured for Write-Once Protection - S59WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S60WOP:1",
            "< \\brief [28:28] PFLASH p Sector 60 Configured for Write-Once Protection - S60WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S61WOP:1",
            "< \\brief [29:29] PFLASH p Sector 61 Configured for Write-Once Protection - S61WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S62WOP:1",
            "< \\brief [30:30] PFLASH p Sector 62 Configured for Write-Once Protection - S62WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S63WOP:1",
            "< \\brief [31:31] PFLASH p Sector 63 Configured for Write-Once Protection - S63WOP (rh)"
        ]
    ],
    "Ifx_DMU_HP_PROCON_WOP2_Bits": [
        [
            "-",
            "\\brief PFLASH Bank ${i} WOP Configuration 2",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "S64WOP:1",
            "< \\brief [0:0] PFLASH p Sector 64 Configured for Write-Once Protection - S64WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S65WOP:1",
            "< \\brief [1:1] PFLASH p Sector 65 Configured for Write-Once Protection - S65WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S66WOP:1",
            "< \\brief [2:2] PFLASH p Sector 66 Configured for Write-Once Protection - S66WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S67WOP:1",
            "< \\brief [3:3] PFLASH p Sector 67 Configured for Write-Once Protection - S67WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S68WOP:1",
            "< \\brief [4:4] PFLASH p Sector 68 Configured for Write-Once Protection - S68WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S69WOP:1",
            "< \\brief [5:5] PFLASH p Sector 69 Configured for Write-Once Protection - S69WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S70WOP:1",
            "< \\brief [6:6] PFLASH p Sector 70 Configured for Write-Once Protection - S70WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S71WOP:1",
            "< \\brief [7:7] PFLASH p Sector 71 Configured for Write-Once Protection - S71WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S72WOP:1",
            "< \\brief [8:8] PFLASH p Sector 72 Configured for Write-Once Protection - S72WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S73WOP:1",
            "< \\brief [9:9] PFLASH p Sector 73 Configured for Write-Once Protection - S73WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S74WOP:1",
            "< \\brief [10:10] PFLASH p Sector 74 Configured for Write-Once Protection - S74WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S75WOP:1",
            "< \\brief [11:11] PFLASH p Sector 75 Configured for Write-Once Protection - S75WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S76WOP:1",
            "< \\brief [12:12] PFLASH p Sector 76 Configured for Write-Once Protection - S76WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S77WOP:1",
            "< \\brief [13:13] PFLASH p Sector 77 Configured for Write-Once Protection - S77WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S78WOP:1",
            "< \\brief [14:14] PFLASH p Sector 78 Configured for Write-Once Protection - S78WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S79WOP:1",
            "< \\brief [15:15] PFLASH p Sector 79 Configured for Write-Once Protection - S79WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S80WOP:1",
            "< \\brief [16:16] PFLASH p Sector 80 Configured for Write-Once Protection - S80WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S81WOP:1",
            "< \\brief [17:17] PFLASH p Sector 81 Configured for Write-Once Protection - S81WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S82WOP:1",
            "< \\brief [18:18] PFLASH p Sector 82 Configured for Write-Once Protection - S82WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S83WOP:1",
            "< \\brief [19:19] PFLASH p Sector 83 Configured for Write-Once Protection - S83WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S84WOP:1",
            "< \\brief [20:20] PFLASH p Sector 84 Configured for Write-Once Protection - S84WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S85WOP:1",
            "< \\brief [21:21] PFLASH p Sector 85 Configured for Write-Once Protection - S85WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S86WOP:1",
            "< \\brief [22:22] PFLASH p Sector 86 Configured for Write-Once Protection - S86WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S87WOP:1",
            "< \\brief [23:23] PFLASH p Sector 87 Configured for Write-Once Protection - S87WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S88WOP:1",
            "< \\brief [24:24] PFLASH p Sector 88 Configured for Write-Once Protection - S88WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S89WOP:1",
            "< \\brief [25:25] PFLASH p Sector 89 Configured for Write-Once Protection - S89WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S90WOP:1",
            "< \\brief [26:26] PFLASH p Sector 90 Configured for Write-Once Protection - S90WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S91WOP:1",
            "< \\brief [27:27] PFLASH p Sector 91 Configured for Write-Once Protection - S91WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S92WOP:1",
            "< \\brief [28:28] PFLASH p Sector 92 Configured for Write-Once Protection - S92WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S93WOP:1",
            "< \\brief [29:29] PFLASH p Sector 93 Configured for Write-Once Protection - S93WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S94WOP:1",
            "< \\brief [30:30] PFLASH p Sector 94 Configured for Write-Once Protection - S94WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S95WOP:1",
            "< \\brief [31:31] PFLASH p Sector 95 Configured for Write-Once Protection - S95WOP (rh)"
        ]
    ],
    "Ifx_DMU_HP_PROCON_WOP3_Bits": [
        [
            "-",
            "\\brief PFLASH Bank ${i} WOP Configuration 3",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "S96WOP:1",
            "< \\brief [0:0] PFLASH p Sector 96 Configured for Write-Once Protection - S96WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S97WOP:1",
            "< \\brief [1:1] PFLASH p Sector 97 Configured for Write-Once Protection - S97WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S98WOP:1",
            "< \\brief [2:2] PFLASH p Sector 98 Configured for Write-Once Protection - S98WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S99WOP:1",
            "< \\brief [3:3] PFLASH p Sector 99 Configured for Write-Once Protection - S99WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S100WOP:1",
            "< \\brief [4:4] PFLASH p Sector 100 Configured for Write-Once Protection - S100WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S101WOP:1",
            "< \\brief [5:5] PFLASH p Sector 101 Configured for Write-Once Protection - S101WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S102WOP:1",
            "< \\brief [6:6] PFLASH p Sector 102 Configured for Write-Once Protection - S102WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S103WOP:1",
            "< \\brief [7:7] PFLASH p Sector 103 Configured for Write-Once Protection - S103WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S104WOP:1",
            "< \\brief [8:8] PFLASH p Sector 104 Configured for Write-Once Protection - S104WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S105WOP:1",
            "< \\brief [9:9] PFLASH p Sector 105 Configured for Write-Once Protection - S105WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S106WOP:1",
            "< \\brief [10:10] PFLASH p Sector 106 Configured for Write-Once Protection - S106WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S107WOP:1",
            "< \\brief [11:11] PFLASH p Sector 107 Configured for Write-Once Protection - S107WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S108WOP:1",
            "< \\brief [12:12] PFLASH p Sector 108 Configured for Write-Once Protection - S108WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S109WOP:1",
            "< \\brief [13:13] PFLASH p Sector 109 Configured for Write-Once Protection - S109WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S110WOP:1",
            "< \\brief [14:14] PFLASH p Sector 110 Configured for Write-Once Protection - S110WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S111WOP:1",
            "< \\brief [15:15] PFLASH p Sector 111 Configured for Write-Once Protection - S111WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S112WOP:1",
            "< \\brief [16:16] PFLASH p Sector 112 Configured for Write-Once Protection - S112WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S113WOP:1",
            "< \\brief [17:17] PFLASH p Sector 113 Configured for Write-Once Protection - S113WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S114WOP:1",
            "< \\brief [18:18] PFLASH p Sector 114 Configured for Write-Once Protection - S114WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S115WOP:1",
            "< \\brief [19:19] PFLASH p Sector 115 Configured for Write-Once Protection - S115WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S116WOP:1",
            "< \\brief [20:20] PFLASH p Sector 116 Configured for Write-Once Protection - S116WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S117WOP:1",
            "< \\brief [21:21] PFLASH p Sector 117 Configured for Write-Once Protection - S117WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S118WOP:1",
            "< \\brief [22:22] PFLASH p Sector 118 Configured for Write-Once Protection - S118WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S119WOP:1",
            "< \\brief [23:23] PFLASH p Sector 119 Configured for Write-Once Protection - S119WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S120WOP:1",
            "< \\brief [24:24] PFLASH p Sector 120 Configured for Write-Once Protection - S120WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S121WOP:1",
            "< \\brief [25:25] PFLASH p Sector 121 Configured for Write-Once Protection - S121WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S122WOP:1",
            "< \\brief [26:26] PFLASH p Sector 122 Configured for Write-Once Protection - S122WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S123WOP:1",
            "< \\brief [27:27] PFLASH p Sector 123 Configured for Write-Once Protection - S123WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S124WOP:1",
            "< \\brief [28:28] PFLASH p Sector 124 Configured for Write-Once Protection - S124WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S125WOP:1",
            "< \\brief [29:29] PFLASH p Sector 125 Configured for Write-Once Protection - S125WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S126WOP:1",
            "< \\brief [30:30] PFLASH p Sector 126 Configured for Write-Once Protection - S126WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S127WOP:1",
            "< \\brief [31:31] PFLASH p Sector 127 Configured for Write-Once Protection - S127WOP (rh)"
        ]
    ],
    "Ifx_DMU_HP_PROCON_WOP4_Bits": [
        [
            "-",
            "\\brief PFLASH Bank ${i} WOP Configuration 4",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "S128WOP:1",
            "< \\brief [0:0] PFLASH p Sector 128 Configured for Write-Once Protection - S128WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S129WOP:1",
            "< \\brief [1:1] PFLASH p Sector 129 Configured for Write-Once Protection - S129WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S130WOP:1",
            "< \\brief [2:2] PFLASH p Sector 130 Configured for Write-Once Protection - S130WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S131WOP:1",
            "< \\brief [3:3] PFLASH p Sector 131 Configured for Write-Once Protection - S131WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S132WOP:1",
            "< \\brief [4:4] PFLASH p Sector 132 Configured for Write-Once Protection - S132WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S133WOP:1",
            "< \\brief [5:5] PFLASH p Sector 133 Configured for Write-Once Protection - S133WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S134WOP:1",
            "< \\brief [6:6] PFLASH p Sector 134 Configured for Write-Once Protection - S134WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S135WOP:1",
            "< \\brief [7:7] PFLASH p Sector 135 Configured for Write-Once Protection - S135WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S136WOP:1",
            "< \\brief [8:8] PFLASH p Sector 136 Configured for Write-Once Protection - S136WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S137WOP:1",
            "< \\brief [9:9] PFLASH p Sector 137 Configured for Write-Once Protection - S137WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S138WOP:1",
            "< \\brief [10:10] PFLASH p Sector 138 Configured for Write-Once Protection - S138WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S139WOP:1",
            "< \\brief [11:11] PFLASH p Sector 139 Configured for Write-Once Protection - S139WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S140WOP:1",
            "< \\brief [12:12] PFLASH p Sector 140 Configured for Write-Once Protection - S140WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S141WOP:1",
            "< \\brief [13:13] PFLASH p Sector 141 Configured for Write-Once Protection - S141WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S142WOP:1",
            "< \\brief [14:14] PFLASH p Sector 142 Configured for Write-Once Protection - S142WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S143WOP:1",
            "< \\brief [15:15] PFLASH p Sector 143 Configured for Write-Once Protection - S143WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S144WOP:1",
            "< \\brief [16:16] PFLASH p Sector 144 Configured for Write-Once Protection - S144WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S145WOP:1",
            "< \\brief [17:17] PFLASH p Sector 145 Configured for Write-Once Protection - S145WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S146WOP:1",
            "< \\brief [18:18] PFLASH p Sector 146 Configured for Write-Once Protection - S146WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S147WOP:1",
            "< \\brief [19:19] PFLASH p Sector 147 Configured for Write-Once Protection - S147WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S148WOP:1",
            "< \\brief [20:20] PFLASH p Sector 148 Configured for Write-Once Protection - S148WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S149WOP:1",
            "< \\brief [21:21] PFLASH p Sector 149 Configured for Write-Once Protection - S149WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S150WOP:1",
            "< \\brief [22:22] PFLASH p Sector 150 Configured for Write-Once Protection - S150WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S151WOP:1",
            "< \\brief [23:23] PFLASH p Sector 151 Configured for Write-Once Protection - S151WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S152WOP:1",
            "< \\brief [24:24] PFLASH p Sector 152 Configured for Write-Once Protection - S152WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S153WOP:1",
            "< \\brief [25:25] PFLASH p Sector 153 Configured for Write-Once Protection - S153WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S154WOP:1",
            "< \\brief [26:26] PFLASH p Sector 154 Configured for Write-Once Protection - S154WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S155WOP:1",
            "< \\brief [27:27] PFLASH p Sector 155 Configured for Write-Once Protection - S155WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S156WOP:1",
            "< \\brief [28:28] PFLASH p Sector 156 Configured for Write-Once Protection - S156WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S157WOP:1",
            "< \\brief [29:29] PFLASH p Sector 157 Configured for Write-Once Protection - S157WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S158WOP:1",
            "< \\brief [30:30] PFLASH p Sector 158 Configured for Write-Once Protection - S158WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S159WOP:1",
            "< \\brief [31:31] PFLASH p Sector 159 Configured for Write-Once Protection - S159WOP (rh)"
        ]
    ],
    "Ifx_DMU_HP_PROCON_WOP5_Bits": [
        [
            "-",
            "\\brief PFLASH Bank ${i} WOP Configuration 5",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "S160WOP:1",
            "< \\brief [0:0] PFLASH p Sector 160 Configured for Write-Once Protection - S160WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S161WOP:1",
            "< \\brief [1:1] PFLASH p Sector 161 Configured for Write-Once Protection - S161WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S162WOP:1",
            "< \\brief [2:2] PFLASH p Sector 162 Configured for Write-Once Protection - S162WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S163WOP:1",
            "< \\brief [3:3] PFLASH p Sector 163 Configured for Write-Once Protection - S163WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S164WOP:1",
            "< \\brief [4:4] PFLASH p Sector 164 Configured for Write-Once Protection - S164WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S165WOP:1",
            "< \\brief [5:5] PFLASH p Sector 165 Configured for Write-Once Protection - S165WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S166WOP:1",
            "< \\brief [6:6] PFLASH p Sector 166 Configured for Write-Once Protection - S166WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S167WOP:1",
            "< \\brief [7:7] PFLASH p Sector 167 Configured for Write-Once Protection - S167WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S168WOP:1",
            "< \\brief [8:8] PFLASH p Sector 168 Configured for Write-Once Protection - S168WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S169WOP:1",
            "< \\brief [9:9] PFLASH p Sector 169 Configured for Write-Once Protection - S169WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S170WOP:1",
            "< \\brief [10:10] PFLASH p Sector 170 Configured for Write-Once Protection - S170WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S171WOP:1",
            "< \\brief [11:11] PFLASH p Sector 171 Configured for Write-Once Protection - S171WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S172WOP:1",
            "< \\brief [12:12] PFLASH p Sector 172 Configured for Write-Once Protection - S172WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S173WOP:1",
            "< \\brief [13:13] PFLASH p Sector 173 Configured for Write-Once Protection - S173WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S174WOP:1",
            "< \\brief [14:14] PFLASH p Sector 174 Configured for Write-Once Protection - S174WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S175WOP:1",
            "< \\brief [15:15] PFLASH p Sector 175 Configured for Write-Once Protection - S175WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S176WOP:1",
            "< \\brief [16:16] PFLASH p Sector 176 Configured for Write-Once Protection - S176WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S177WOP:1",
            "< \\brief [17:17] PFLASH p Sector 177 Configured for Write-Once Protection - S177WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S178WOP:1",
            "< \\brief [18:18] PFLASH p Sector 178 Configured for Write-Once Protection - S178WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S179WOP:1",
            "< \\brief [19:19] PFLASH p Sector 179 Configured for Write-Once Protection - S179WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S180WOP:1",
            "< \\brief [20:20] PFLASH p Sector 180 Configured for Write-Once Protection - S180WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S181WOP:1",
            "< \\brief [21:21] PFLASH p Sector 181 Configured for Write-Once Protection - S181WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S182WOP:1",
            "< \\brief [22:22] PFLASH p Sector 182 Configured for Write-Once Protection - S182WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S183WOP:1",
            "< \\brief [23:23] PFLASH p Sector 183 Configured for Write-Once Protection - S183WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S184WOP:1",
            "< \\brief [24:24] PFLASH p Sector 184 Configured for Write-Once Protection - S184WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S185WOP:1",
            "< \\brief [25:25] PFLASH p Sector 185 Configured for Write-Once Protection - S185WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S186WOP:1",
            "< \\brief [26:26] PFLASH p Sector 186 Configured for Write-Once Protection - S186WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S187WOP:1",
            "< \\brief [27:27] PFLASH p Sector 187 Configured for Write-Once Protection - S187WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S188WOP:1",
            "< \\brief [28:28] PFLASH p Sector 188 Configured for Write-Once Protection - S188WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S189WOP:1",
            "< \\brief [29:29] PFLASH p Sector 189 Configured for Write-Once Protection - S189WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S190WOP:1",
            "< \\brief [30:30] PFLASH p Sector 190 Configured for Write-Once Protection - S190WOP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S191WOP:1",
            "< \\brief [31:31] PFLASH p Sector 191 Configured for Write-Once Protection - S191WOP (rh)"
        ]
    ],
    "Ifx_DMU_SF_CLRE_Bits": [
        [
            "-",
            "\\brief HSM Clear Error Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CSQER:1",
            "< \\brief [1:1] Clear Command Sequence Error - CSQER (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPVER:1",
            "< \\brief [3:3] Clear Program Verify Error - CPVER (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEVER:1",
            "< \\brief [4:4] Clear Erase Verify Error - CEVER (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:27",
            "< \\brief [31:5] \\internal Reserved"
        ]
    ],
    "Ifx_DMU_SF_CONTROL_Bits": [
        [
            "-",
            "\\brief HSM Flash Configuration Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "LCKHSMUCB:2",
            "< \\brief [1:0] Lock Access to UCB_HSMCFG - LCKHSMUCB (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:1",
            "< \\brief [3:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:12",
            "< \\brief [15:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPROG:1",
            "< \\brief [16:16] Clear Programming State - CPROG (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CERASE:1",
            "< \\brief [17:17] Clear Erase State - CERASE (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:1",
            "< \\brief [18:18] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:13",
            "< \\brief [31:19] \\internal Reserved"
        ]
    ],
    "Ifx_DMU_SF_ECCC_Bits": [
        [
            "-",
            "\\brief HSM DF1 ECC Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR:2",
            "< \\brief [1:0] Clear ECC status bits - CLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:26",
            "< \\brief [27:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ECCCORDIS:2",
            "< \\brief [29:28] HSM Command Interface ECC Correction Disable - ECCCORDIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRAPDIS:2",
            "< \\brief [31:30] HSM Command Interface Uncorrectable ECC Bit Error Trap Disable - TRAPDIS (rw)"
        ]
    ],
    "Ifx_DMU_SF_ECCR_Bits": [
        [
            "-",
            "\\brief HSM DF1 ECC Read Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RCODE:22",
            "< \\brief [21:0] Error Correction Read Code - RCODE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:2",
            "< \\brief [23:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_DMU_SF_ECCS_Bits": [
        [
            "-",
            "\\brief HSM DF1 ECC Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERR1:1",
            "< \\brief [0:0] Read Access Single Bit ECC Error - ERR1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERR2:1",
            "< \\brief [1:1] Read Access Double Bit ECC Error - ERR2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERR3:1",
            "< \\brief [2:2] Read Access Triple Bit ECC Error - ERR3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERRM:1",
            "< \\brief [3:3] Read Access Multi-bit ECC Error - ERRM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:3",
            "< \\brief [6:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERRANY:1",
            "< \\brief [7:7] Any Read Access ECC Error - ERRANY (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:1",
            "< \\brief [8:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "BLANKA:1",
            "< \\brief [9:9] Read Access Blank Analog - BLANKA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:6",
            "< \\brief [15:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "AER1:1",
            "< \\brief [16:16] Accumulated Single Bit ECC Errors - AER1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AER2:1",
            "< \\brief [17:17] Accumulated Double Bit ECC Errors - AER2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AER3:1",
            "< \\brief [18:18] Accumulated Triple Bit ECC Errors - AER3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AERM:1",
            "< \\brief [19:19] Accumulated Multi-bit ECC Errors - AERM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:3",
            "< \\brief [22:20] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "AERANY:1",
            "< \\brief [23:23] Accumulated Any Read Access ECC Error - AERANY (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:1",
            "< \\brief [24:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ABLANKA:1",
            "< \\brief [25:25] Accumulated Blank Analog - ABLANKA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:6",
            "< \\brief [31:26] \\internal Reserved"
        ]
    ],
    "Ifx_DMU_SF_ECCW_Bits": [
        [
            "-",
            "\\brief HSM DF1 ECC Write Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "WCODE:22",
            "< \\brief [21:0] Error Correction Write Code - WCODE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:8",
            "< \\brief [29:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ECCENCDIS:2",
            "< \\brief [31:30] ECC Encoding Disable - ECCENCDIS (rw)"
        ]
    ],
    "Ifx_DMU_SF_EER_Bits": [
        [
            "-",
            "\\brief HSM Enable Error Interrupt Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "OPERM:1",
            "< \\brief [0:0] Operation Error Interrupt Mask - OPERM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SQERM:1",
            "< \\brief [1:1] Command Sequence Error Interrupt Mask - SQERM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PVERM:1",
            "< \\brief [3:3] Program Verify Error Interrupt Mask - PVERM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVERM:1",
            "< \\brief [4:4] Erase Verify Error Interrupt Mask - EVERM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:26",
            "< \\brief [30:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EOBM:1",
            "< \\brief [31:31] End of Busy Interrupt Mask - EOBM (rw)"
        ]
    ],
    "Ifx_DMU_SF_ERRSR_Bits": [
        [
            "-",
            "\\brief HSM Error Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "OPER:1",
            "< \\brief [0:0] Flash Operation Error - OPER (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SQER:1",
            "< \\brief [1:1] Command Sequence Error - SQER (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PVER:1",
            "< \\brief [3:3] Program Verify Error - PVER (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVER:1",
            "< \\brief [4:4] Erase Verify Error - EVER (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:27",
            "< \\brief [31:5] \\internal Reserved"
        ]
    ],
    "Ifx_DMU_SF_MARGIN_Bits": [
        [
            "-",
            "\\brief HSM DF1 Margin Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SELD1:2",
            "< \\brief [1:0] DF1 Margin Read Selection - SELD1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:6",
            "< \\brief [7:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "HMARGIN:1",
            "< \\brief [8:8] Hard Margin Selection - HMARGIN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:23",
            "< \\brief [31:9] \\internal Reserved"
        ]
    ],
    "Ifx_DMU_SF_OPERATION_Bits": [
        [
            "-",
            "\\brief HSM Flash Operation Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PROG:1",
            "< \\brief [0:0] Programming State - PROG (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERASE:1",
            "< \\brief [1:1] Erase State - ERASE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:29",
            "< \\brief [31:3] \\internal Reserved"
        ]
    ],
    "Ifx_DMU_SF_PROCONUSR_Bits": [
        [
            "-",
            "\\brief HSM DF1 User Mode Control",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODE:2",
            "< \\brief [1:0] DF1 User Mode Control - MODE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_DMU_SF_STATUS_Bits": [
        [
            "-",
            "\\brief HSM Flash Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "D1BUSY:1",
            "< \\brief [1:1] Data Flash Bank 1 Busy - D1BUSY (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:18",
            "< \\brief [19:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DFPAGE:1",
            "< \\brief [20:20] Data Flash in Page Mode - DFPAGE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:11",
            "< \\brief [31:21] \\internal Reserved"
        ]
    ],
    "Ifx_DMU_SF_SUSPEND_Bits": [
        [
            "-",
            "\\brief HSM Suspend Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "REQ:1",
            "< \\brief [0:0] Suspend Request - REQ (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR:1",
            "< \\brief [1:1] Suspend Clear - CLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:14",
            "< \\brief [15:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SPND:1",
            "< \\brief [16:16] Flash Operation Suspended - SPND (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERR:1",
            "< \\brief [17:17] Suspend Error - ERR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:14",
            "< \\brief [31:18] \\internal Reserved"
        ]
    ],
    "Ifx_DMU_SP_PROCONHSM_Bits": [
        [
            "-",
            "\\brief HSM Interface Protection Configuration",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSMDBGDIS:1",
            "< \\brief [0:0] HSM Debug Disable - HSMDBGDIS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DBGIFLCK:1",
            "< \\brief [1:1] Debug Interface Locked - DBGIFLCK (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSTIFLCK:1",
            "< \\brief [2:2] Test Interface Locked - TSTIFLCK (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSMTSTDIS:1",
            "< \\brief [3:3] HSM Test Disable - HSMTSTDIS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSMTRDIS:2",
            "< \\brief [5:4] HSM Trace Disable - HSMTRDIS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSMTRTYPE:1",
            "< \\brief [6:6] HSM Type of Trace - HSMTRTYPE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:9",
            "< \\brief [15:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_DMU_SP_PROCONHSMCBS_Bits": [
        [
            "-",
            "\\brief HSM Code Boot Sector",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "BOOTSEL0:6",
            "< \\brief [5:0] Boot Sector Selection - BOOTSEL0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:2",
            "< \\brief [7:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "BOOTSEL1:6",
            "< \\brief [13:8] Boot Sector Selection - BOOTSEL1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:2",
            "< \\brief [15:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "BOOTSEL2:6",
            "< \\brief [21:16] Boot Sector Selection - BOOTSEL2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:2",
            "< \\brief [23:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "BOOTSEL3:6",
            "< \\brief [29:24] Boot Sector Selection - BOOTSEL3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_DMU_SP_PROCONHSMCFG_Bits": [
        [
            "-",
            "\\brief HSM Protection Configuration",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSMBOOTEN:1",
            "< \\brief [0:0] HSM Boot Enable - HSMBOOTEN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SSWWAIT:1",
            "< \\brief [1:1] SSW Wait - SSWWAIT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSMDX:1",
            "< \\brief [2:2] HSM Data Sectors Exclusive - HSMDX (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:1",
            "< \\brief [3:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSMRAMKEEP:2",
            "< \\brief [5:4] HSM RAM Clear - HSMRAMKEEP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:1",
            "< \\brief [6:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSMENPINS:2",
            "< \\brief [8:7] Enable HSM Forcing of Pins HSM1/2 - HSMENPINS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSMENRES:2",
            "< \\brief [10:9] Enable HSM Triggering Resets - HSMENRES (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DESTDBG:2",
            "< \\brief [12:11] Destructive Debug Entry - DESTDBG (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BLKFLAN:1",
            "< \\brief [13:13] Block Flash Analysis - BLKFLAN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:2",
            "< \\brief [15:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_DMU_SP_PROCONHSMCOTP0_Bits": [
        [
            "-",
            "\\brief HSM Code OTP Protection Configuration",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM0ROM:1",
            "< \\brief [0:0] PFLASH Sector 0 HSM Code Locked Forever - HSM0ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM1ROM:1",
            "< \\brief [1:1] PFLASH Sector 1 HSM Code Locked Forever - HSM1ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM2ROM:1",
            "< \\brief [2:2] PFLASH Sector 2 HSM Code Locked Forever - HSM2ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM3ROM:1",
            "< \\brief [3:3] PFLASH Sector 3 HSM Code Locked Forever - HSM3ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM4ROM:1",
            "< \\brief [4:4] PFLASH Sector 4 HSM Code Locked Forever - HSM4ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM5ROM:1",
            "< \\brief [5:5] PFLASH Sector 5 HSM Code Locked Forever - HSM5ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM6ROM:1",
            "< \\brief [6:6] PFLASH Sector 6 HSM Code Locked Forever - HSM6ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM7ROM:1",
            "< \\brief [7:7] PFLASH Sector 7 HSM Code Locked Forever - HSM7ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM8ROM:1",
            "< \\brief [8:8] PFLASH Sector 8 HSM Code Locked Forever - HSM8ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM9ROM:1",
            "< \\brief [9:9] PFLASH Sector 9 HSM Code Locked Forever - HSM9ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM10ROM:1",
            "< \\brief [10:10] PFLASH Sector 10 HSM Code Locked Forever - HSM10ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM11ROM:1",
            "< \\brief [11:11] PFLASH Sector 11 HSM Code Locked Forever - HSM11ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM12ROM:1",
            "< \\brief [12:12] PFLASH Sector 12 HSM Code Locked Forever - HSM12ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM13ROM:1",
            "< \\brief [13:13] PFLASH Sector 13 HSM Code Locked Forever - HSM13ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM14ROM:1",
            "< \\brief [14:14] PFLASH Sector 14 HSM Code Locked Forever - HSM14ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM15ROM:1",
            "< \\brief [15:15] PFLASH Sector 15 HSM Code Locked Forever - HSM15ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM16ROM:1",
            "< \\brief [16:16] PFLASH Sector 16 HSM Code Locked Forever - HSM16ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM17ROM:1",
            "< \\brief [17:17] PFLASH Sector 17 HSM Code Locked Forever - HSM17ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM18ROM:1",
            "< \\brief [18:18] PFLASH Sector 18 HSM Code Locked Forever - HSM18ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM19ROM:1",
            "< \\brief [19:19] PFLASH Sector 19 HSM Code Locked Forever - HSM19ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM20ROM:1",
            "< \\brief [20:20] PFLASH Sector 20 HSM Code Locked Forever - HSM20ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM21ROM:1",
            "< \\brief [21:21] PFLASH Sector 21 HSM Code Locked Forever - HSM21ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM22ROM:1",
            "< \\brief [22:22] PFLASH Sector 22 HSM Code Locked Forever - HSM22ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM23ROM:1",
            "< \\brief [23:23] PFLASH Sector 23 HSM Code Locked Forever - HSM23ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM24ROM:1",
            "< \\brief [24:24] PFLASH Sector 24 HSM Code Locked Forever - HSM24ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM25ROM:1",
            "< \\brief [25:25] PFLASH Sector 25 HSM Code Locked Forever - HSM25ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM26ROM:1",
            "< \\brief [26:26] PFLASH Sector 26 HSM Code Locked Forever - HSM26ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM27ROM:1",
            "< \\brief [27:27] PFLASH Sector 27 HSM Code Locked Forever - HSM27ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM28ROM:1",
            "< \\brief [28:28] PFLASH Sector 28 HSM Code Locked Forever - HSM28ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM29ROM:1",
            "< \\brief [29:29] PFLASH Sector 29 HSM Code Locked Forever - HSM29ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM30ROM:1",
            "< \\brief [30:30] PFLASH Sector 30 HSM Code Locked Forever - HSM30ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM31ROM:1",
            "< \\brief [31:31] PFLASH Sector 31 HSM Code Locked Forever - HSM31ROM (rh)"
        ]
    ],
    "Ifx_DMU_SP_PROCONHSMCOTP1_Bits": [
        [
            "-",
            "\\brief HSM Code OTP Protection Configuration",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM32ROM:1",
            "< \\brief [0:0] PFLASH Sector 32 HSM Code Locked Forever - HSM32ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM33ROM:1",
            "< \\brief [1:1] PFLASH Sector 33 HSM Code Locked Forever - HSM33ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM34ROM:1",
            "< \\brief [2:2] PFLASH Sector 34 HSM Code Locked Forever - HSM34ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM35ROM:1",
            "< \\brief [3:3] PFLASH Sector 35 HSM Code Locked Forever - HSM35ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM36ROM:1",
            "< \\brief [4:4] PFLASH Sector 36 HSM Code Locked Forever - HSM36ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM37ROM:1",
            "< \\brief [5:5] PFLASH Sector 37 HSM Code Locked Forever - HSM37ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM38ROM:1",
            "< \\brief [6:6] PFLASH Sector 38 HSM Code Locked Forever - HSM38ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM39ROM:1",
            "< \\brief [7:7] PFLASH Sector 39 HSM Code Locked Forever - HSM39ROM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_DMU_SP_PROCONHSMCX0_Bits": [
        [
            "-",
            "\\brief HSM Code Exclusive Protection Configuration",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM0X:1",
            "< \\brief [0:0] PFLASH Sector 0 HSM Code Exclusive - HSM0X (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM1X:1",
            "< \\brief [1:1] PFLASH Sector 1 HSM Code Exclusive - HSM1X (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM2X:1",
            "< \\brief [2:2] PFLASH Sector 2 HSM Code Exclusive - HSM2X (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM3X:1",
            "< \\brief [3:3] PFLASH Sector 3 HSM Code Exclusive - HSM3X (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM4X:1",
            "< \\brief [4:4] PFLASH Sector 4 HSM Code Exclusive - HSM4X (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM5X:1",
            "< \\brief [5:5] PFLASH Sector 5 HSM Code Exclusive - HSM5X (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM6X:1",
            "< \\brief [6:6] PFLASH Sector 6 HSM Code Exclusive - HSM6X (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM7X:1",
            "< \\brief [7:7] PFLASH Sector 7 HSM Code Exclusive - HSM7X (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM8X:1",
            "< \\brief [8:8] PFLASH Sector 8 HSM Code Exclusive - HSM8X (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM9X:1",
            "< \\brief [9:9] PFLASH Sector 9 HSM Code Exclusive - HSM9X (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM10X:1",
            "< \\brief [10:10] PFLASH Sector 10 HSM Code Exclusive - HSM10X (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM11X:1",
            "< \\brief [11:11] PFLASH Sector 11 HSM Code Exclusive - HSM11X (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM12X:1",
            "< \\brief [12:12] PFLASH Sector 12 HSM Code Exclusive - HSM12X (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM13X:1",
            "< \\brief [13:13] PFLASH Sector 13 HSM Code Exclusive - HSM13X (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM14X:1",
            "< \\brief [14:14] PFLASH Sector 14 HSM Code Exclusive - HSM14X (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM15X:1",
            "< \\brief [15:15] PFLASH Sector 15 HSM Code Exclusive - HSM15X (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM16X:1",
            "< \\brief [16:16] PFLASH Sector 16 HSM Code Exclusive - HSM16X (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM17X:1",
            "< \\brief [17:17] PFLASH Sector 17 HSM Code Exclusive - HSM17X (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM18X:1",
            "< \\brief [18:18] PFLASH Sector 18 HSM Code Exclusive - HSM18X (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM19X:1",
            "< \\brief [19:19] PFLASH Sector 19 HSM Code Exclusive - HSM19X (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM20X:1",
            "< \\brief [20:20] PFLASH Sector 20 HSM Code Exclusive - HSM20X (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM21X:1",
            "< \\brief [21:21] PFLASH Sector 21 HSM Code Exclusive - HSM21X (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM22X:1",
            "< \\brief [22:22] PFLASH Sector 22 HSM Code Exclusive - HSM22X (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM23X:1",
            "< \\brief [23:23] PFLASH Sector 23 HSM Code Exclusive - HSM23X (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM24X:1",
            "< \\brief [24:24] PFLASH Sector 24 HSM Code Exclusive - HSM24X (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM25X:1",
            "< \\brief [25:25] PFLASH Sector 25 HSM Code Exclusive - HSM25X (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM26X:1",
            "< \\brief [26:26] PFLASH Sector 26 HSM Code Exclusive - HSM26X (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM27X:1",
            "< \\brief [27:27] PFLASH Sector 27 HSM Code Exclusive - HSM27X (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM28X:1",
            "< \\brief [28:28] PFLASH Sector 28 HSM Code Exclusive - HSM28X (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM29X:1",
            "< \\brief [29:29] PFLASH Sector 29 HSM Code Exclusive - HSM29X (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM30X:1",
            "< \\brief [30:30] PFLASH Sector 30 HSM Code Exclusive - HSM30X (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM31X:1",
            "< \\brief [31:31] PFLASH Sector 31 HSM Code Exclusive - HSM31X (rh)"
        ]
    ],
    "Ifx_DMU_SP_PROCONHSMCX1_Bits": [
        [
            "-",
            "\\brief HSM Code Exclusive Protection Configuration",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM32X:1",
            "< \\brief [0:0] PFLASH Sector 32 HSM Code Exclusive - HSM32X (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM33X:1",
            "< \\brief [1:1] PFLASH Sector 33 HSM Code Exclusive - HSM33X (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM34X:1",
            "< \\brief [2:2] PFLASH Sector 34 HSM Code Exclusive - HSM34X (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM35X:1",
            "< \\brief [3:3] PFLASH Sector 35 HSM Code Exclusive - HSM35X (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM36X:1",
            "< \\brief [4:4] PFLASH Sector 36 HSM Code Exclusive - HSM36X (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM37X:1",
            "< \\brief [5:5] PFLASH Sector 37 HSM Code Exclusive - HSM37X (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM38X:1",
            "< \\brief [6:6] PFLASH Sector 38 HSM Code Exclusive - HSM38X (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSM39X:1",
            "< \\brief [7:7] PFLASH Sector 39 HSM Code Exclusive - HSM39X (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "PROCON_P0": [
        [
            "-",
            "\\brief HP object",
            "-"
        ]
    ],
    "Ifx_DMU": [
        [
            "-",
            "\\brief DMU object",
            "-"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_0[8]",
            "< \\brief 0, \\internal Reserved"
        ],
        [
            "Ifx_DMU_HF_ID",
            "HF_ID",
            "< \\brief 8, Module Identification Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_C[4]",
            "< \\brief C, \\internal Reserved"
        ],
        [
            "Ifx_DMU_HF_STATUS",
            "HF_STATUS",
            "< \\brief 10, Flash Status Register"
        ],
        [
            "Ifx_DMU_HF_CONTROL",
            "HF_CONTROL",
            "< \\brief 14, Flash Control Register"
        ],
        [
            "Ifx_DMU_HF_OPERATION",
            "HF_OPERATION",
            "< \\brief 18, Flash Operation Register"
        ],
        [
            "Ifx_DMU_HF_PROTECT",
            "HF_PROTECT",
            "< \\brief 1C, Flash Protection Status Register"
        ],
        [
            "Ifx_DMU_HF_CONFIRM0",
            "HF_CONFIRM0",
            "< \\brief 20, Flash Confirm Status Register 0"
        ],
        [
            "Ifx_DMU_HF_CONFIRM1",
            "HF_CONFIRM1",
            "< \\brief 24, Flash Confirm Status Register 1"
        ],
        [
            "Ifx_DMU_HF_CONFIRM2",
            "HF_CONFIRM2",
            "< \\brief 28, Flash Confirm Status Register 2"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_2C[4]",
            "< \\brief 2C, \\internal Reserved"
        ],
        [
            "Ifx_DMU_HF_EER",
            "HF_EER",
            "< \\brief 30, Enable Error Interrupt Control Register"
        ],
        [
            "Ifx_DMU_HF_ERRSR",
            "HF_ERRSR",
            "< \\brief 34, Error Status Register"
        ],
        [
            "Ifx_DMU_HF_CLRE",
            "HF_CLRE",
            "< \\brief 38, Clear Error Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_3C[4]",
            "< \\brief 3C, \\internal Reserved"
        ],
        [
            "Ifx_DMU_HF_ECCR",
            "HF_ECCR",
            "< \\brief 40, DF0 ECC Read Register"
        ],
        [
            "Ifx_DMU_HF_ECCS",
            "HF_ECCS",
            "< \\brief 44, DF0 ECC Status Register"
        ],
        [
            "Ifx_DMU_HF_ECCC",
            "HF_ECCC",
            "< \\brief 48, DF0 ECC Control Register"
        ],
        [
            "Ifx_DMU_HF_ECCW",
            "HF_ECCW",
            "< \\brief 4C, DF0 ECC Write Register"
        ],
        [
            "Ifx_DMU_HF_CCONTROL",
            "HF_CCONTROL",
            "< \\brief 50, Cranking Control Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_54[12]",
            "< \\brief 54, \\internal Reserved"
        ],
        [
            "Ifx_DMU_HF_PSTATUS",
            "HF_PSTATUS",
            "< \\brief 60, Power Status Register"
        ],
        [
            "Ifx_DMU_HF_PCONTROL",
            "HF_PCONTROL",
            "< \\brief 64, Power Control Register"
        ],
        [
            "Ifx_DMU_HF_PWAIT",
            "HF_PWAIT",
            "< \\brief 68, PFLASH Wait Cycle Register"
        ],
        [
            "Ifx_DMU_HF_DWAIT",
            "HF_DWAIT",
            "< \\brief 6C, DFLASH Wait Cycle Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_70[4]",
            "< \\brief 70, \\internal Reserved"
        ],
        [
            "Ifx_DMU_HF_PROCONUSR",
            "HF_PROCONUSR",
            "< \\brief 74, DF0 User Mode Control"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_78[8]",
            "< \\brief 78, \\internal Reserved"
        ],
        [
            "Ifx_DMU_HF_PROCONPF",
            "HF_PROCONPF",
            "< \\brief 80, PFLASH Protection Configuration"
        ],
        [
            "Ifx_DMU_HF_PROCONTP",
            "HF_PROCONTP",
            "< \\brief 84, Tuning Protection Configuration"
        ],
        [
            "Ifx_DMU_HF_PROCONDF",
            "HF_PROCONDF",
            "< \\brief 88, DFLASH Protection Configuration"
        ],
        [
            "Ifx_DMU_HF_PROCONRAM",
            "HF_PROCONRAM",
            "< \\brief 8C, RAM Configuration"
        ],
        [
            "Ifx_DMU_HF_PROCONDBG",
            "HF_PROCONDBG",
            "< \\brief 90, Debug Interface Protection Configuration"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_94[92]",
            "< \\brief 94, \\internal Reserved"
        ],
        [
            "Ifx_DMU_HF_SUSPEND",
            "HF_SUSPEND",
            "< \\brief F0, Suspend Control Register"
        ],
        [
            "Ifx_DMU_HF_MARGIN",
            "HF_MARGIN",
            "< \\brief F4, Margin Control Register"
        ],
        [
            "Ifx_DMU_HF_ACCEN1",
            "HF_ACCEN1",
            "< \\brief F8, Access Enable Register 1"
        ],
        [
            "Ifx_DMU_HF_ACCEN0",
            "HF_ACCEN0",
            "< \\brief FC, Access Enable Register 0"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_100[65280]",
            "< \\brief 100, \\internal Reserved"
        ],
        [
            "Ifx_DMU_HP",
            "HP[2]",
            "< \\brief 10000,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_10200[65040]",
            "< \\brief 10200, \\internal Reserved"
        ],
        [
            "Ifx_DMU_SF_STATUS",
            "SF_STATUS",
            "< \\brief 20010, HSM Flash Status Register"
        ],
        [
            "Ifx_DMU_SF_CONTROL",
            "SF_CONTROL",
            "< \\brief 20014, HSM Flash Configuration Register"
        ],
        [
            "Ifx_DMU_SF_OPERATION",
            "SF_OPERATION",
            "< \\brief 20018, HSM Flash Operation Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_2001C[20]",
            "< \\brief 2001C, \\internal Reserved"
        ],
        [
            "Ifx_DMU_SF_EER",
            "SF_EER",
            "< \\brief 20030, HSM Enable Error Interrupt Control Register"
        ],
        [
            "Ifx_DMU_SF_ERRSR",
            "SF_ERRSR",
            "< \\brief 20034, HSM Error Status Register"
        ],
        [
            "Ifx_DMU_SF_CLRE",
            "SF_CLRE",
            "< \\brief 20038, HSM Clear Error Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_2003C[4]",
            "< \\brief 2003C, \\internal Reserved"
        ],
        [
            "Ifx_DMU_SF_ECCR",
            "SF_ECCR",
            "< \\brief 20040, HSM DF1 ECC Read Register"
        ],
        [
            "Ifx_DMU_SF_ECCS",
            "SF_ECCS",
            "< \\brief 20044, HSM DF1 ECC Status Register"
        ],
        [
            "Ifx_DMU_SF_ECCC",
            "SF_ECCC",
            "< \\brief 20048, HSM DF1 ECC Control Register"
        ],
        [
            "Ifx_DMU_SF_ECCW",
            "SF_ECCW",
            "< \\brief 2004C, HSM DF1 ECC Write Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_20050[36]",
            "< \\brief 20050, \\internal Reserved"
        ],
        [
            "Ifx_DMU_SF_PROCONUSR",
            "SF_PROCONUSR",
            "< \\brief 20074, HSM DF1 User Mode Control"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_20078[112]",
            "< \\brief 20078, \\internal Reserved"
        ],
        [
            "Ifx_DMU_SF_SUSPEND",
            "SF_SUSPEND",
            "< \\brief 200E8, HSM Suspend Control Register"
        ],
        [
            "Ifx_DMU_SF_MARGIN",
            "SF_MARGIN",
            "< \\brief 200EC, HSM DF1 Margin Control Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_200F0[65296]",
            "< \\brief 200F0, \\internal Reserved"
        ],
        [
            "Ifx_DMU_SP_PROCONHSMCFG",
            "SP_PROCONHSMCFG",
            "< \\brief 30000, HSM Protection Configuration"
        ],
        [
            "Ifx_DMU_SP_PROCONHSMCBS",
            "SP_PROCONHSMCBS",
            "< \\brief 30004, HSM Code Boot Sector"
        ],
        [
            "Ifx_DMU_SP_PROCONHSMCX0",
            "SP_PROCONHSMCX0",
            "< \\brief 30008, HSM Code Exclusive Protection Configuration"
        ],
        [
            "Ifx_DMU_SP_PROCONHSMCX1",
            "SP_PROCONHSMCX1",
            "< \\brief 3000C, HSM Code Exclusive Protection Configuration"
        ],
        [
            "Ifx_DMU_SP_PROCONHSMCOTP0",
            "SP_PROCONHSMCOTP0",
            "< \\brief 30010, HSM Code OTP Protection Configuration"
        ],
        [
            "Ifx_DMU_SP_PROCONHSMCOTP1",
            "SP_PROCONHSMCOTP1",
            "< \\brief 30014, HSM Code OTP Protection Configuration"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_30018[40]",
            "< \\brief 30018, \\internal Reserved"
        ],
        [
            "Ifx_DMU_SP_PROCONHSM",
            "SP_PROCONHSM",
            "< \\brief 30040, HSM Interface Protection Configuration"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_30044[65468]",
            "< \\brief 30044, \\internal Reserved"
        ]
    ],
    "Ifx_DOM_ACCEN0_Bits": [
        [
            "-",
            "\\brief Access Enable Register 0",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw)"
        ]
    ],
    "Ifx_DOM_ACCEN1_Bits": [
        [
            "-",
            "\\brief Access Enable Register 1",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:32",
            "< \\brief [31:0] \\internal Reserved"
        ]
    ],
    "Ifx_DOM_BRCON_Bits": [
        [
            "-",
            "\\brief Bridge Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "OLDAEN:1",
            "< \\brief [0:0] Online Data Acquisition Enable - OLDAEN (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_1:5",
            "< \\brief [5:1] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_6:1",
            "< \\brief [6:6] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_7:2",
            "< \\brief [8:7] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_9:2",
            "< \\brief [10:9] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_11:2",
            "< \\brief [12:11] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_13:7",
            "< \\brief [19:13] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_20:12",
            "< \\brief [31:20] \\internal Reserved"
        ]
    ],
    "Ifx_DOM_ID_Bits": [
        [
            "-",
            "\\brief Identification Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "MOD_REV:8",
            "< \\brief [7:0] Module Revision Number - MOD_REV (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MOD_TYPE:8",
            "< \\brief [15:8] Module Type - MOD_TYPE (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MOD_NUMBER:16",
            "< \\brief [31:16] Module Number Value - MOD_NUMBER (r)"
        ]
    ],
    "Ifx_DOM_PESTAT_Bits": [
        [
            "-",
            "\\brief Protocol Error Status Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:16",
            "< \\brief [15:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "PESCI0:1",
            "< \\brief [16:16] Protocol Error status of SCI0 - PESCI0 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PESCI1:1",
            "< \\brief [17:17] Protocol Error status of SCI1 - PESCI1 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PESCI2:1",
            "< \\brief [18:18] Protocol Error status of SCI2 - PESCI2 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PESCI3:1",
            "< \\brief [19:19] Protocol Error status of SCI3 - PESCI3 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PESCI4:1",
            "< \\brief [20:20] Protocol Error status of SCI4 - PESCI4 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PESCI5:1",
            "< \\brief [21:21] Protocol Error status of SCI5 - PESCI5 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PESCI6:1",
            "< \\brief [22:22] Protocol Error status of SCI6 - PESCI6 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PESCI7:1",
            "< \\brief [23:23] Protocol Error status of SCI7 - PESCI7 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PESCI8:1",
            "< \\brief [24:24] Protocol Error status of SCI8 - PESCI8 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PESCI9:1",
            "< \\brief [25:25] Protocol Error status of SCI9 - PESCI9 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PESCI10:1",
            "< \\brief [26:26] Protocol Error status of SCI10 - PESCI10 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PESCI11:1",
            "< \\brief [27:27] Protocol Error status of SCI11 - PESCI11 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PESCI12:1",
            "< \\brief [28:28] Protocol Error status of SCI12 - PESCI12 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PESCI13:1",
            "< \\brief [29:29] Protocol Error status of SCI13 - PESCI13 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PESCI14:1",
            "< \\brief [30:30] Protocol Error status of SCI14 - PESCI14 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PESCI15:1",
            "< \\brief [31:31] Protocol Error status of SCI15 - PESCI15 (rwh)"
        ]
    ],
    "Ifx_DOM_SCICTRL_ERR_Bits": [
        [
            "-",
            "\\brief SCI ${x} Error Capture Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "RD_N:1",
            "< \\brief [0:0] Read Status - RD (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WR_N:1",
            "< \\brief [1:1] Write Status - WR (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SVM:1",
            "< \\brief [2:2] Supervisor Mode Status - SVM (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_3:1",
            "< \\brief [3:3] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "OPC:4",
            "< \\brief [7:4] Operation Code - OPC (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TR_ID:8",
            "< \\brief [15:8] Transaction ID - TR_ID (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ADDR_EDC:8",
            "< \\brief [23:16] Address Phase Error Detection Information - ADDR_EDC (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCI_SBS:8",
            "< \\brief [31:24] MCI Sideband Signals [7:0] - MCI_SBS (rh)"
        ]
    ],
    "Ifx_DOM_SCICTRL_ERRADDR_Bits": [
        [
            "-",
            "\\brief SCI ${x} Error Address Capture Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ADDR:32",
            "< \\brief [31:0] Transaction Address - ADDR (rh)"
        ]
    ],
    "Ifx_DOM_SCICTRL_PECON_Bits": [
        [
            "-",
            "\\brief Protocol Error Control Register ${x}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "PEEN:1",
            "< \\brief [0:0] Protocol Error Enable - PEEN (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_1:1",
            "< \\brief [1:1] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "SETPE:1",
            "< \\brief [2:2] Set Protocol Error - SETPE (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_3:1",
            "< \\brief [3:3] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "PEACK:1",
            "< \\brief [4:4] Protocol Error Acknowledge - PEACK (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_5:27",
            "< \\brief [31:5] \\internal Reserved"
        ]
    ],
    "Ifx_DOM_SCICTRL_PRIORITY_Bits": [
        [
            "-",
            "\\brief SCI${x} Arbiter Priority Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCI0_P:1",
            "< \\brief [0:0] MCI0 Priority - MCI0_P (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCI1_P:1",
            "< \\brief [1:1] MCI1 Priority - MCI1_P (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCI2_P:1",
            "< \\brief [2:2] MCI2 Priority - MCI2_P (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCI3_P:1",
            "< \\brief [3:3] MCI3 Priority - MCI3_P (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCI4_P:1",
            "< \\brief [4:4] MCI4 Priority - MCI4_P (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCI5_P:1",
            "< \\brief [5:5] MCI5 Priority - MCI5_P (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCI6_P:1",
            "< \\brief [6:6] MCI6 Priority - MCI6_P (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCI7_P:1",
            "< \\brief [7:7] MCI7 Priority - MCI7_P (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCI8_P:1",
            "< \\brief [8:8] MCI8 Priority - MCI8_P (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCI9_P:1",
            "< \\brief [9:9] MCI9 Priority - MCI9_P (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCI10_P:1",
            "< \\brief [10:10] MCI10 Priority - MCI10_P (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCI11_P:1",
            "< \\brief [11:11] MCI11 Priority - MCI11_P (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "HPRS:3",
            "< \\brief [18:16] High Priority Round Share - HPRS (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_19:13",
            "< \\brief [31:19] \\internal Reserved"
        ]
    ],
    "Ifx_DOM_TIDEN_Bits": [
        [
            "-",
            "\\brief Transaction ID Enable Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENSCI0:1",
            "< \\brief [0:0] E0able Transaction ID Error from SCIn - ENSCI0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENSCI1:1",
            "< \\brief [1:1] E1able Transaction ID Error from SCIn - ENSCI1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENSCI2:1",
            "< \\brief [2:2] E2able Transaction ID Error from SCIn - ENSCI2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENSCI3:1",
            "< \\brief [3:3] E3able Transaction ID Error from SCIn - ENSCI3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENSCI4:1",
            "< \\brief [4:4] E4able Transaction ID Error from SCIn - ENSCI4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENSCI5:1",
            "< \\brief [5:5] E5able Transaction ID Error from SCIn - ENSCI5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENSCI6:1",
            "< \\brief [6:6] E6able Transaction ID Error from SCIn - ENSCI6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENSCI7:1",
            "< \\brief [7:7] E7able Transaction ID Error from SCIn - ENSCI7 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENSCI8:1",
            "< \\brief [8:8] E8able Transaction ID Error from SCIn - ENSCI8 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENSCI9:1",
            "< \\brief [9:9] E9able Transaction ID Error from SCIn - ENSCI9 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENSCI10:1",
            "< \\brief [10:10] E10able Transaction ID Error from SCIn - ENSCI10 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENSCI11:1",
            "< \\brief [11:11] E11able Transaction ID Error from SCIn - ENSCI11 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENSCI12:1",
            "< \\brief [12:12] E12able Transaction ID Error from SCIn - ENSCI12 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENSCI13:1",
            "< \\brief [13:13] E13able Transaction ID Error from SCIn - ENSCI13 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENSCI14:1",
            "< \\brief [14:14] E14able Transaction ID Error from SCIn - ENSCI14 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENSCI15:1",
            "< \\brief [15:15] E15able Transaction ID Error from SCIn - ENSCI15 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENMCI0:1",
            "< \\brief [16:16] E0able Transaction ID Error from MCIn - ENMCI0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENMCI1:1",
            "< \\brief [17:17] E1able Transaction ID Error from MCIn - ENMCI1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENMCI2:1",
            "< \\brief [18:18] E2able Transaction ID Error from MCIn - ENMCI2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENMCI3:1",
            "< \\brief [19:19] E3able Transaction ID Error from MCIn - ENMCI3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENMCI4:1",
            "< \\brief [20:20] E4able Transaction ID Error from MCIn - ENMCI4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENMCI5:1",
            "< \\brief [21:21] E5able Transaction ID Error from MCIn - ENMCI5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENMCI6:1",
            "< \\brief [22:22] E6able Transaction ID Error from MCIn - ENMCI6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENMCI7:1",
            "< \\brief [23:23] E7able Transaction ID Error from MCIn - ENMCI7 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENMCI8:1",
            "< \\brief [24:24] E8able Transaction ID Error from MCIn - ENMCI8 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENMCI9:1",
            "< \\brief [25:25] E9able Transaction ID Error from MCIn - ENMCI9 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENMCI10:1",
            "< \\brief [26:26] E10able Transaction ID Error from MCIn - ENMCI10 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENMCI11:1",
            "< \\brief [27:27] E11able Transaction ID Error from MCIn - ENMCI11 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_DOM_TIDSTAT_Bits": [
        [
            "-",
            "\\brief Transaction ID Status Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIDSCI0:1",
            "< \\brief [0:0] Tra0saction ID Error from SCIn Status - TIDSCI0 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIDSCI1:1",
            "< \\brief [1:1] Tra1saction ID Error from SCIn Status - TIDSCI1 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIDSCI2:1",
            "< \\brief [2:2] Tra2saction ID Error from SCIn Status - TIDSCI2 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIDSCI3:1",
            "< \\brief [3:3] Tra3saction ID Error from SCIn Status - TIDSCI3 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIDSCI4:1",
            "< \\brief [4:4] Tra4saction ID Error from SCIn Status - TIDSCI4 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIDSCI5:1",
            "< \\brief [5:5] Tra5saction ID Error from SCIn Status - TIDSCI5 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIDSCI6:1",
            "< \\brief [6:6] Tra6saction ID Error from SCIn Status - TIDSCI6 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIDSCI7:1",
            "< \\brief [7:7] Tra7saction ID Error from SCIn Status - TIDSCI7 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIDSCI8:1",
            "< \\brief [8:8] Tra8saction ID Error from SCIn Status - TIDSCI8 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIDSCI9:1",
            "< \\brief [9:9] Tra9saction ID Error from SCIn Status - TIDSCI9 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIDSCI10:1",
            "< \\brief [10:10] Tra10saction ID Error from SCIn Status - TIDSCI10 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIDSCI11:1",
            "< \\brief [11:11] Tra11saction ID Error from SCIn Status - TIDSCI11 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIDSCI12:1",
            "< \\brief [12:12] Tra12saction ID Error from SCIn Status - TIDSCI12 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIDSCI13:1",
            "< \\brief [13:13] Tra13saction ID Error from SCIn Status - TIDSCI13 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIDSCI14:1",
            "< \\brief [14:14] Tra14saction ID Error from SCIn Status - TIDSCI14 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIDSCI15:1",
            "< \\brief [15:15] Tra15saction ID Error from SCIn Status - TIDSCI15 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIDMCI0:1",
            "< \\brief [16:16] Tra0saction ID Error from MCIn Status - TIDMCI0 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIDMCI1:1",
            "< \\brief [17:17] Tra1saction ID Error from MCIn Status - TIDMCI1 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIDMCI2:1",
            "< \\brief [18:18] Tra2saction ID Error from MCIn Status - TIDMCI2 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIDMCI3:1",
            "< \\brief [19:19] Tra3saction ID Error from MCIn Status - TIDMCI3 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIDMCI4:1",
            "< \\brief [20:20] Tra4saction ID Error from MCIn Status - TIDMCI4 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIDMCI5:1",
            "< \\brief [21:21] Tra5saction ID Error from MCIn Status - TIDMCI5 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIDMCI6:1",
            "< \\brief [22:22] Tra6saction ID Error from MCIn Status - TIDMCI6 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIDMCI7:1",
            "< \\brief [23:23] Tra7saction ID Error from MCIn Status - TIDMCI7 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIDMCI8:1",
            "< \\brief [24:24] Tra8saction ID Error from MCIn Status - TIDMCI8 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIDMCI9:1",
            "< \\brief [25:25] Tra9saction ID Error from MCIn Status - TIDMCI9 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIDMCI10:1",
            "< \\brief [26:26] Tra10saction ID Error from MCIn Status - TIDMCI10 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIDMCI11:1",
            "< \\brief [27:27] Tra11saction ID Error from MCIn Status - TIDMCI11 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "PECON": [
        [
            "-",
            "\\brief SCICTRL object",
            "-"
        ]
    ],
    "Ifx_DOM": [
        [
            "-",
            "\\brief DOM object",
            "-"
        ],
        [
            "Ifx_DOM_SCICTRL",
            "SCICTRL[16]",
            "< \\brief 0,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_200[520]",
            "< \\brief 200, \\internal Reserved"
        ],
        [
            "Ifx_DOM_ID",
            "ID",
            "< \\brief 408, Identification Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_40C[4]",
            "< \\brief 40C, \\internal Reserved"
        ],
        [
            "Ifx_DOM_PESTAT",
            "PESTAT",
            "< \\brief 410, Protocol Error Status Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_414[4]",
            "< \\brief 414, \\internal Reserved"
        ],
        [
            "Ifx_DOM_TIDSTAT",
            "TIDSTAT",
            "< \\brief 418, Transaction ID Status Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_41C[4]",
            "< \\brief 41C, \\internal Reserved"
        ],
        [
            "Ifx_DOM_TIDEN",
            "TIDEN",
            "< \\brief 420, Transaction ID Enable Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_424[12]",
            "< \\brief 424, \\internal Reserved"
        ],
        [
            "Ifx_DOM_BRCON",
            "BRCON",
            "< \\brief 430,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_434[188]",
            "< \\brief 434, \\internal Reserved"
        ],
        [
            "Ifx_DOM_ACCEN0",
            "ACCEN0",
            "< \\brief 4F0, Access Enable Register 0"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_4F4[4]",
            "< \\brief 4F4, \\internal Reserved"
        ],
        [
            "Ifx_DOM_ACCEN1",
            "ACCEN1",
            "< \\brief 4F8, Access Enable Register 1"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_4FC[64260]",
            "< \\brief 4FC, \\internal Reserved"
        ]
    ],
    "Ifx_EDSADC_ACCEN0_Bits": [
        [
            "-",
            "\\brief Access Enable Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw)"
        ]
    ],
    "Ifx_EDSADC_ACCPROT_Bits": [
        [
            "-",
            "\\brief Access Protection Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RG00:1",
            "< \\brief [0:0] Register Group 0 - RG00 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RG01:1",
            "< \\brief [1:1] Register Group 1 - RG01 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RG02:1",
            "< \\brief [2:2] Register Group 2 - RG02 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RG03:1",
            "< \\brief [3:3] Register Group 3 - RG03 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RG04:1",
            "< \\brief [4:4] Register Group 4 - RG04 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RG05:1",
            "< \\brief [5:5] Register Group 5 - RG05 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RG06:1",
            "< \\brief [6:6] Register Group 6 - RG06 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RG07:1",
            "< \\brief [7:7] Register Group 7 - RG07 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:8",
            "< \\brief [15:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RG10:1",
            "< \\brief [16:16] Register Group 10 - RG10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:14",
            "< \\brief [30:17] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RGG:1",
            "< \\brief [31:31] Register Group Global - RGG (rw)"
        ]
    ],
    "Ifx_EDSADC_CGCFG_Bits": [
        [
            "-",
            "\\brief Carrier Generator Configuration Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CGMOD:2",
            "< \\brief [1:0] Carrier Generator Operating Mode - CGMOD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BREV:1",
            "< \\brief [2:2] Bit-Reverse PWM Generation - BREV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SIGPOL:1",
            "< \\brief [3:3] Signal Polarity - SIGPOL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DIVCG:4",
            "< \\brief [7:4] Divider Factor for the PWM Pattern Signal Generator - DIVCG (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:7",
            "< \\brief [14:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RUN:1",
            "< \\brief [15:15] Run Indicator - RUN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BITCOUNT:5",
            "< \\brief [20:16] Bit Counter - BITCOUNT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:3",
            "< \\brief [23:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "STEPCOUNT:3",
            "< \\brief [26:24] Step Counter - STEPCOUNT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:1",
            "< \\brief [27:27] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "STEPS:1",
            "< \\brief [28:28] Step Counter Sign - STEPS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STEPD:1",
            "< \\brief [29:29] Step Counter Direction - STEPD (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SGNCG:1",
            "< \\brief [30:30] Sign Signal from Carrier Generator - SGNCG (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_EDSADC_CH_BOUNDSEL_Bits": [
        [
            "-",
            "\\brief Boundary Select Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "BOUNDARYL:16",
            "< \\brief [15:0] Lower Boundary Value for Limit Checking - BOUNDARYL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BOUNDARYU:16",
            "< \\brief [31:16] Upper Boundary Value for Limit Checking - BOUNDARYU (rw)"
        ]
    ],
    "Ifx_EDSADC_CH_CGSYNC_Bits": [
        [
            "-",
            "\\brief Carrier Generator Synchronization Reg. ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDCOUNT:8",
            "< \\brief [7:0] Sign Delay Counter - SDCOUNT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDCAP:8",
            "< \\brief [15:8] Sign Delay Capture Value - SDCAP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDPOS:8",
            "< \\brief [23:16] Sign Delay Value for Positive Halfwave - SDPOS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDNEG:8",
            "< \\brief [31:24] Sign Delay Value for Negative Halfwave - SDNEG (rw)"
        ]
    ],
    "Ifx_EDSADC_CH_DICFG_Bits": [
        [
            "-",
            "\\brief Demodulator Input Config. Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DSS:3",
            "< \\brief [2:0] Data Stream Select - DSS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:1",
            "< \\brief [3:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DSRCEX:3",
            "< \\brief [6:4] Data Source for External Modulator - DSRCEX (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:1",
            "< \\brief [7:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CSRCEX:3",
            "< \\brief [10:8] Clock Source for External Modulator - CSRCEX (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:4",
            "< \\brief [14:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DSWC:1",
            "< \\brief [15:15] Write Control for Data Stream Selection - DSWC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRSEL:4",
            "< \\brief [19:16] Trigger Select - TRSEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ITRMODE:2",
            "< \\brief [21:20] Integrator Trigger Mode - ITRMODE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSTRMODE:2",
            "< \\brief [23:22] Timestamp Trigger Mode - TSTRMODE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:2",
            "< \\brief [25:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DRM:2",
            "< \\brief [27:26] Data Read Mode - DRM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSM:1",
            "< \\brief [28:28] Time-Stamp Mode - TSM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDM:1",
            "< \\brief [29:29] Result Display Mode - RDM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:1",
            "< \\brief [30:30] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSWC:1",
            "< \\brief [31:31] Write Control for Mode Settings - MSWC (w)"
        ]
    ],
    "Ifx_EDSADC_CH_FCFGA_Bits": [
        [
            "-",
            "\\brief Auxiliary Filter Configuration Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFAEN:1",
            "< \\brief [0:0] CIC Filter (Auxiliary) Enable (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFADF:1",
            "< \\brief [1:1] CIC Filter (Auxiliary) Decimation Factor (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:14",
            "< \\brief [15:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFACNT:5",
            "< \\brief [20:16] CIC Filter (Auxiliary) Decimation Counter (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:11",
            "< \\brief [31:21] \\internal Reserved"
        ]
    ],
    "Ifx_EDSADC_CH_FCFGC_Bits": [
        [
            "-",
            "\\brief Filter Configuration Register ${x}, CIC Filter",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFMDF:9",
            "< \\brief [8:0] CIC Filter Decimation Factor - CFMDF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:7",
            "< \\brief [15:9] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFMSV:9",
            "< \\brief [24:16] CIC Filter Start Value - CFMSV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_25:7",
            "< \\brief [31:25] \\internal Reserved"
        ]
    ],
    "Ifx_EDSADC_CH_FCFGM_Bits": [
        [
            "-",
            "\\brief Filter Configuration Register ${x}, Main",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "FIR0EN:1",
            "< \\brief [0:0] FIR0 Filter Enable - FIR0EN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FIR1EN:1",
            "< \\brief [1:1] FIR1 Filter Enable - FIR1EN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OVCEN:1",
            "< \\brief [2:2] Overshoot Compensation Enable (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FIR1DEC:1",
            "< \\brief [3:3] FIR1 Filter Decimation Rate - FIR1DEC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CICMOD:1",
            "< \\brief [4:4] CIC Filter Mode - CICMOD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PFEN:1",
            "< \\brief [5:5] Prefilter Enable - PFEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:2",
            "< \\brief [7:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "OCEN:3",
            "< \\brief [10:8] Offset Compensation Filter Enable - OCEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OFFPROT:1",
            "< \\brief [11:11] Offset Protection - OFFPROT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:3",
            "< \\brief [14:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FMWC:1",
            "< \\brief [15:15] Write Control for Filter Modes - FMWC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SRGM:2",
            "< \\brief [17:16] Service Request Generation for Main Service Request - SRGM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:2",
            "< \\brief [19:18] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SRGA:2",
            "< \\brief [21:20] Service Request Generation for Alternate Service Request - SRGA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESEL:2",
            "< \\brief [23:22] Event Select - ESEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EGT:1",
            "< \\brief [24:24] Event Gating (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_25:3",
            "< \\brief [27:25] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CALIB:1",
            "< \\brief [28:28] Calibration Trigger - CALIB (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AUTOCAL:1",
            "< \\brief [29:29] Automatic Calibration Control - AUTOCAL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:1",
            "< \\brief [30:30] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CSRWC:1",
            "< \\brief [31:31] Write Control for Calibration and Service Request Modes - CSRWC (w)"
        ]
    ],
    "Ifx_EDSADC_CH_FCNTC_Bits": [
        [
            "-",
            "\\brief Filter Counter Register ${x}, CIC Filter",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFMDCNT:9",
            "< \\brief [8:0] CIC Filter Decimation Counter - CFMDCNT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:21",
            "< \\brief [29:9] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CAL:2",
            "< \\brief [31:30] Calibration Status Flag - CAL (rh)"
        ]
    ],
    "Ifx_EDSADC_CH_GAINCAL_Bits": [
        [
            "-",
            "\\brief Gain Calibration Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CALFACTOR:13",
            "< \\brief [12:0] Multiplication Factor for Gain Calibration - CALFACTOR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:3",
            "< \\brief [15:13] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CALTARGET:15",
            "< \\brief [30:16] Target Value for Calibrated Fullscale - CALTARGET (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_EDSADC_CH_GAINCORR_Bits": [
        [
            "-",
            "\\brief Gain Correction Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "GAINFACTOR:13",
            "< \\brief [12:0] Multiplication Factor for Gain Correction - GAINFACTOR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:3",
            "< \\brief [15:13] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CICSHIFT:5",
            "< \\brief [20:16] Position of the CIC Filter Output Shifter (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:11",
            "< \\brief [31:21] \\internal Reserved"
        ]
    ],
    "Ifx_EDSADC_CH_GAINCTR_Bits": [
        [
            "-",
            "\\brief Gain Control Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "GAINFACTOR:13",
            "< \\brief [12:0] Multiplication Factor for Gain Correction During Calibration - GAINFACTOR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:3",
            "< \\brief [15:13] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CICSHIFT:5",
            "< \\brief [20:16] Position of the CIC Filter Output Shifter During Calibration - CICSHIFT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:3",
            "< \\brief [23:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CICDEC:3",
            "< \\brief [26:24] Decimation Rate of the CIC Filter During Calibration - CICDEC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:5",
            "< \\brief [31:27] \\internal Reserved"
        ]
    ],
    "Ifx_EDSADC_CH_IIVAL_Bits": [
        [
            "-",
            "\\brief Intermediate Integration Value",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "IVAL:26",
            "< \\brief [25:0] Result of most recent accumulation - IVAL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:6",
            "< \\brief [31:26] \\internal Reserved"
        ]
    ],
    "Ifx_EDSADC_CH_ISTAT_Bits": [
        [
            "-",
            "\\brief Integrator Status Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "NVALCNT:6",
            "< \\brief [5:0] Number of Values Counted - NVALCNT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:2",
            "< \\brief [7:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "REPCNT:4",
            "< \\brief [11:8] Integration Cycle Counter - REPCNT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:3",
            "< \\brief [14:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "INTEN:1",
            "< \\brief [15:15] Integration Enable - INTEN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_EDSADC_CH_IWCTR_Bits": [
        [
            "-",
            "\\brief Integration Window Control Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ISC:3",
            "< \\brief [2:0] Integrator Shift Control - ISC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:1",
            "< \\brief [3:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "IWS:1",
            "< \\brief [4:4] Integration Window Size - IWS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FRC:1",
            "< \\brief [5:5] Filter Chain Restart Control (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:2",
            "< \\brief [7:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "REPVAL:4",
            "< \\brief [11:8] Number of Integration Cycles - REPVAL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "NVALDIS:6",
            "< \\brief [21:16] Number of Values Discarded - NVALDIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:2",
            "< \\brief [23:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "NVALINT:6",
            "< \\brief [29:24] Number of Values to be Accumulated - NVALINT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_EDSADC_CH_MODCFG_Bits": [
        [
            "-",
            "\\brief Modulator Configuration Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "INCFGP:2",
            "< \\brief [1:0] Configuration of Positive Input Line - INCFGP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INCFGN:2",
            "< \\brief [3:2] Configuration of Negative Input Line - INCFGN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "GAINSEL:4",
            "< \\brief [7:4] Gain Select of Analog Input Path - GAINSEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INSEL:2",
            "< \\brief [9:8] Input Pin Selection - INSEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INMUX:2",
            "< \\brief [11:10] Input Multiplexer Setting - INMUX (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INMODE:2",
            "< \\brief [13:12] Input Multiplexer Control Mode - INMODE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INMAC:1",
            "< \\brief [14:14] Input Multiplexer Action Control - INMAC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INCWC:1",
            "< \\brief [15:15] Write Control for Input Parameters - INCWC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DIVM:3",
            "< \\brief [18:16] Modulator Clock Period - DIVM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:1",
            "< \\brief [19:19] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ACSD:3",
            "< \\brief [22:20] Analog Clock Synchronization Delay - ACSD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:3",
            "< \\brief [25:23] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DITHEN:1",
            "< \\brief [26:26] Dithering Function Enable - DITHEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IREN:1",
            "< \\brief [27:27] Integrator Reset Enable - IREN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "APC:2",
            "< \\brief [29:28] Automatic Power Control - APC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:1",
            "< \\brief [30:30] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MMWC:1",
            "< \\brief [31:31] Write Control for Modulator Mode Settings - MMWC (w)"
        ]
    ],
    "Ifx_EDSADC_CH_OFFCOMP_Bits": [
        [
            "-",
            "\\brief Offset Compensation Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "OFFSET:16",
            "< \\brief [15:0] Offset Value - OFFSET (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_EDSADC_CH_OVSCFG_Bits": [
        [
            "-",
            "\\brief Overshoot Compensation Cfg. Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SRFS:2",
            "< \\brief [1:0] Slew Rate Filter Strength (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SRFRT:2",
            "< \\brief [3:2] Slew Rate Filter Run Time (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDM:1",
            "< \\brief [4:4] Step Detection Mode (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:11",
            "< \\brief [15:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDTH:11",
            "< \\brief [26:16] Step Detection Threshold (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:5",
            "< \\brief [31:27] \\internal Reserved"
        ]
    ],
    "Ifx_EDSADC_CH_RECTCFG_Bits": [
        [
            "-",
            "\\brief Rectification Configuration Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RFEN:1",
            "< \\brief [0:0] Rectification Enable - RFEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:3",
            "< \\brief [3:1] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SSRC:2",
            "< \\brief [5:4] Sign Source (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:2",
            "< \\brief [7:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SSCH:4",
            "< \\brief [11:8] Sign Source Channel (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:3",
            "< \\brief [14:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDCVAL:1",
            "< \\brief [15:15] Valid Flag - SDCVAL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:14",
            "< \\brief [29:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SGNCS:1",
            "< \\brief [30:30] Selected Carrier Sign Signal - SGNCS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SGND:1",
            "< \\brief [31:31] Sign Signal Delayed - SGND (rh)"
        ]
    ],
    "Ifx_EDSADC_CH_RESA_Bits": [
        [
            "-",
            "\\brief Result Register ${x} Auxiliary",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RESULT:16",
            "< \\brief [15:0] Most Recent Result of Auxiliary Filter (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_EDSADC_CH_RESM_Bits": [
        [
            "-",
            "\\brief Result Register ${x} Main",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RESULTLO:16",
            "< \\brief [15:0] Result Value Lower Part - RESULTLO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RESULTHI:16",
            "< \\brief [31:16] Result Value Higher Part - RESULTHI (rh)"
        ]
    ],
    "Ifx_EDSADC_CH_RFC_Bits": [
        [
            "-",
            "\\brief Result FIFO Control Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SRLVL:2",
            "< \\brief [1:0] Service Request FIFO Level (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:2",
            "< \\brief [3:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDEC:1",
            "< \\brief [4:4] Read Error Flag Clear (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WREC:1",
            "< \\brief [5:5] Write Error Flag Clear (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FIFL:1",
            "< \\brief [6:6] FIFO Flush (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:9",
            "< \\brief [15:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FILL:3",
            "< \\brief [18:16] FIFO Fill Level (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:1",
            "< \\brief [19:19] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDERR:1",
            "< \\brief [20:20] Read Error Flag (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WRERR:1",
            "< \\brief [21:21] Write Error Flag (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:10",
            "< \\brief [31:22] \\internal Reserved"
        ]
    ],
    "Ifx_EDSADC_CH_TSCNT_Bits": [
        [
            "-",
            "\\brief Time-Stamp Counter ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSCOUNT:16",
            "< \\brief [15:0] Timestamp Counter Value - TSCOUNT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSCLK:2",
            "< \\brief [17:16] Timestamp Counter Clock Selection - TSCLK (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:1",
            "< \\brief [18:18] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSCRUN:1",
            "< \\brief [19:19] Timestamp Counter Run Control - TSCRUN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AMXCOPY:1",
            "< \\brief [20:20] Analog MUX Setting Copy Enable - AMXCOPY (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:11",
            "< \\brief [31:21] \\internal Reserved"
        ]
    ],
    "Ifx_EDSADC_CH_TSTMP_Bits": [
        [
            "-",
            "\\brief Time-Stamp Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIMESTAMP:16",
            "< \\brief [15:0] The Most Recent Captured Timestamp Value - TIMESTAMP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AMX:2",
            "< \\brief [17:16] Analog Multiplexer Setting - AMX (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:13",
            "< \\brief [30:18] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSVAL:1",
            "< \\brief [31:31] Timestamp Valid - TSVAL (rh)"
        ]
    ],
    "Ifx_EDSADC_CH_VCM_Bits": [
        [
            "-",
            "\\brief Common Mode Voltage Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "VREFXSEL:2",
            "< \\brief [1:0] Fractional Reference Voltage Selection - VREFXSEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VXON:1",
            "< \\brief [2:2] Fractional Reference Voltage Enable - VXON (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:13",
            "< \\brief [15:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "INPVC0:1",
            "< \\brief [16:16] Voltage Control of Positive Inputs 0 of CH0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INPVC1:1",
            "< \\brief [17:17] Voltage Control of Positive Inputs 1 of CH0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INPVC2:1",
            "< \\brief [18:18] Voltage Control of Positive Inputs 2 of CH0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INPVC3:1",
            "< \\brief [19:19] Voltage Control of Positive Inputs 3 of CH0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INNVC0:1",
            "< \\brief [20:20] Voltage Control of Negative Inputs 0 of CH0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INNVC1:1",
            "< \\brief [21:21] Voltage Control of Negative Inputs 1 of CH0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INNVC2:1",
            "< \\brief [22:22] Voltage Control of Negative Inputs 2 of CH0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INNVC3:1",
            "< \\brief [23:23] Voltage Control of Negative Inputs 3 of CH0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_EDSADC_CLC_Bits": [
        [
            "-",
            "\\brief Clock Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISR:1",
            "< \\brief [0:0] Module Disable Request Bit - DISR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISS:1",
            "< \\brief [1:1] Module Disable Status Bit - DISS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EDIS:1",
            "< \\brief [3:3] Sleep Mode Enable Control - EDIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_EDSADC_EVFLAG_Bits": [
        [
            "-",
            "\\brief Event Flag Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RESEV0:1",
            "< \\brief [0:0] Result Event - RESEV0 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RESEV1:1",
            "< \\brief [1:1] Result Event - RESEV1 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RESEV2:1",
            "< \\brief [2:2] Result Event - RESEV2 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RESEV3:1",
            "< \\brief [3:3] Result Event - RESEV3 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RESEV4:1",
            "< \\brief [4:4] Result Event - RESEV4 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RESEV5:1",
            "< \\brief [5:5] Result Event - RESEV5 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:10",
            "< \\brief [15:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ALEV0:1",
            "< \\brief [16:16] Alarm Event - ALEV0 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ALEV1:1",
            "< \\brief [17:17] Alarm Event - ALEV1 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ALEV2:1",
            "< \\brief [18:18] Alarm Event - ALEV2 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ALEV3:1",
            "< \\brief [19:19] Alarm Event - ALEV3 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ALEV4:1",
            "< \\brief [20:20] Alarm Event - ALEV4 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ALEV5:1",
            "< \\brief [21:21] Alarm Event - ALEV5 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:10",
            "< \\brief [31:22] \\internal Reserved"
        ]
    ],
    "Ifx_EDSADC_EVFLAGCLR_Bits": [
        [
            "-",
            "\\brief Event Flag Clear Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RESEC0:1",
            "< \\brief [0:0] Result Event Clear - RESEC0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RESEC1:1",
            "< \\brief [1:1] Result Event Clear - RESEC1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RESEC2:1",
            "< \\brief [2:2] Result Event Clear - RESEC2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RESEC3:1",
            "< \\brief [3:3] Result Event Clear - RESEC3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RESEC4:1",
            "< \\brief [4:4] Result Event Clear - RESEC4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RESEC5:1",
            "< \\brief [5:5] Result Event Clear - RESEC5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:10",
            "< \\brief [15:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ALEC0:1",
            "< \\brief [16:16] Alarm Event Clear - ALEC0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ALEC1:1",
            "< \\brief [17:17] Alarm Event Clear - ALEC1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ALEC2:1",
            "< \\brief [18:18] Alarm Event Clear - ALEC2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ALEC3:1",
            "< \\brief [19:19] Alarm Event Clear - ALEC3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ALEC4:1",
            "< \\brief [20:20] Alarm Event Clear - ALEC4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ALEC5:1",
            "< \\brief [21:21] Alarm Event Clear - ALEC5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:10",
            "< \\brief [31:22] \\internal Reserved"
        ]
    ],
    "Ifx_EDSADC_GLOBCFG_Bits": [
        [
            "-",
            "\\brief Global Configuration Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:8",
            "< \\brief [7:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DITRIM:3",
            "< \\brief [10:8] Trimming Value for the Dithering Function - DITRIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:1",
            "< \\brief [11:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "USC:1",
            "< \\brief [12:12] Unsynchronized Clock Generation - USC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUPLEV:2",
            "< \\brief [14:13] Supply Voltage Level (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPWC:1",
            "< \\brief [15:15] Write Control for Clock Parameters - CPWC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:8",
            "< \\brief [23:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SVCH:4",
            "< \\brief [27:24] Supervision Channel Select (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SVSIG:2",
            "< \\brief [29:28] Supervision Signal Select (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:1",
            "< \\brief [30:30] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SVWC:1",
            "< \\brief [31:31] Write Control for Supervision Parameters (w)"
        ]
    ],
    "Ifx_EDSADC_GLOBRC_Bits": [
        [
            "-",
            "\\brief Global Run Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CH0RUN:1",
            "< \\brief [0:0] Channel 0 Run Control - CH0RUN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CH1RUN:1",
            "< \\brief [1:1] Channel 1 Run Control - CH1RUN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CH2RUN:1",
            "< \\brief [2:2] Channel 2 Run Control - CH2RUN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CH3RUN:1",
            "< \\brief [3:3] Channel 3 Run Control - CH3RUN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CH4RUN:1",
            "< \\brief [4:4] Channel 4 Run Control - CH4RUN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CH5RUN:1",
            "< \\brief [5:5] Channel 5 Run Control - CH5RUN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:10",
            "< \\brief [15:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "M0RUN:1",
            "< \\brief [16:16] Modulator 0 Run Control - M0RUN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M1RUN:1",
            "< \\brief [17:17] Modulator 1 Run Control - M1RUN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M2RUN:1",
            "< \\brief [18:18] Modulator 2 Run Control - M2RUN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M3RUN:1",
            "< \\brief [19:19] Modulator 3 Run Control - M3RUN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M4RUN:1",
            "< \\brief [20:20] Modulator 4 Run Control - M4RUN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M5RUN:1",
            "< \\brief [21:21] Modulator 5 Run Control - M5RUN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:10",
            "< \\brief [31:22] \\internal Reserved"
        ]
    ],
    "Ifx_EDSADC_ID_Bits": [
        [
            "-",
            "\\brief Module Identification Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_REV:8",
            "< \\brief [7:0] Module Revision - MOD_REV (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_TYPE:8",
            "< \\brief [15:8] Module Type - MOD_TYPE (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_NUMBER:16",
            "< \\brief [31:16] Module Number - MOD_NUMBER (r)"
        ]
    ],
    "Ifx_EDSADC_KRST0_Bits": [
        [
            "-",
            "\\brief Kernel Reset Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSTSTAT:1",
            "< \\brief [1:1] Kernel Reset Status - RSTSTAT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_EDSADC_KRST1_Bits": [
        [
            "-",
            "\\brief Kernel Reset Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_EDSADC_KRSTCLR_Bits": [
        [
            "-",
            "\\brief Kernel Reset Status Clear Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR:1",
            "< \\brief [0:0] Kernel Reset Status Clear - CLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_EDSADC_OCS_Bits": [
        [
            "-",
            "\\brief OCDS Control and Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:24",
            "< \\brief [23:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUS:4",
            "< \\brief [27:24] OCDS Suspend Control - SUS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUS_P:1",
            "< \\brief [28:28] SUS Write Protection - SUS_P (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUSSTA:1",
            "< \\brief [29:29] Suspend State - SUSSTA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "MODCFG": [
        [
            "-",
            "\\brief CH object",
            "-"
        ]
    ],
    "Ifx_EDSADC": [
        [
            "-",
            "\\brief EDSADC object",
            "-"
        ],
        [
            "Ifx_EDSADC_CLC",
            "CLC",
            "< \\brief 0, Clock Control Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_4[4]",
            "< \\brief 4, \\internal Reserved"
        ],
        [
            "Ifx_EDSADC_ID",
            "ID",
            "< \\brief 8, Module Identification Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_C[28]",
            "< \\brief C, \\internal Reserved"
        ],
        [
            "Ifx_EDSADC_OCS",
            "OCS",
            "< \\brief 28, OCDS Control and Status Register"
        ],
        [
            "Ifx_EDSADC_KRSTCLR",
            "KRSTCLR",
            "< \\brief 2C, Kernel Reset Status Clear Register"
        ],
        [
            "Ifx_EDSADC_KRST1",
            "KRST1",
            "< \\brief 30, Kernel Reset Register 1"
        ],
        [
            "Ifx_EDSADC_KRST0",
            "KRST0",
            "< \\brief 34, Kernel Reset Register 0"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_38[4]",
            "< \\brief 38, \\internal Reserved"
        ],
        [
            "Ifx_EDSADC_ACCEN0",
            "ACCEN0",
            "< \\brief 3C, Access Enable Register 0"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_40[64]",
            "< \\brief 40, \\internal Reserved"
        ],
        [
            "Ifx_EDSADC_GLOBCFG",
            "GLOBCFG",
            "< \\brief 80, Global Configuration Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_84[4]",
            "< \\brief 84, \\internal Reserved"
        ],
        [
            "Ifx_EDSADC_GLOBRC",
            "GLOBRC",
            "< \\brief 88, Global Run Control Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_8C[4]",
            "< \\brief 8C, \\internal Reserved"
        ],
        [
            "Ifx_EDSADC_ACCPROT",
            "ACCPROT",
            "< \\brief 90, Access Protection Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_94[12]",
            "< \\brief 94, \\internal Reserved"
        ],
        [
            "Ifx_EDSADC_CGCFG",
            "CGCFG",
            "< \\brief A0, Carrier Generator Configuration Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_A4[60]",
            "< \\brief A4, \\internal Reserved"
        ],
        [
            "Ifx_EDSADC_EVFLAG",
            "EVFLAG",
            "< \\brief E0, Event Flag Register"
        ],
        [
            "Ifx_EDSADC_EVFLAGCLR",
            "EVFLAGCLR",
            "< \\brief E4, Event Flag Clear Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_E8[24]",
            "< \\brief E8, \\internal Reserved"
        ],
        [
            "Ifx_EDSADC_CH",
            "CH[6]",
            "< \\brief 100,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_700[2304]",
            "< \\brief 700, \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_ACCEN0_Bits": [
        [
            "-",
            "\\brief Access Enable Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw)"
        ]
    ],
    "Ifx_ERAY_ACS_Bits": [
        [
            "-",
            "\\brief Aggregated Channel Status",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "VFRA:1",
            "< \\brief [0:0] Valid Frame Received on Channel A(vSS!ValidFrameA) - VFRA (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEDA:1",
            "< \\brief [1:1] Syntax Error Detected on Channel A(vSS!SyntaxErrorA) - SEDA (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEDA:1",
            "< \\brief [2:2] Content Error Detected on Channel A(vSS!ContentErrorA) - CEDA (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CIA:1",
            "< \\brief [3:3] Communication Indicator Channel A - CIA (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SBVA:1",
            "< \\brief [4:4] Slot Boundary Violation on Channel A(vSS!BViolationA) - SBVA (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:3",
            "< \\brief [7:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "VFRB:1",
            "< \\brief [8:8] Valid Frame Received on Channel B(vSS!ValidFrameB) - VFRB (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEDB:1",
            "< \\brief [9:9] Syntax Error Detected on Channel B(vSS!SyntaxErrorB) - SEDB (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEDB:1",
            "< \\brief [10:10] Content Error Detected on Channel B(vSS!ContentErrorB) - CEDB (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CIB:1",
            "< \\brief [11:11] Communication Indicator Channel B - CIB (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SBVB:1",
            "< \\brief [12:12] Slot Boundary Violation on Channel B(vSS!BViolationB) - SBVB (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:19",
            "< \\brief [31:13] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_CCEV_Bits": [
        [
            "-",
            "\\brief Communication Controller Error Vector",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CCFC:4",
            "< \\brief [3:0] Clock Correction Failed Counter(vClockCorrectionFailed) - CCFC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:2",
            "< \\brief [5:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERRM:2",
            "< \\brief [7:6] Error Mode(vPOC!ErrorMode) - ERRM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PTAC:5",
            "< \\brief [12:8] Passive to Active Count(vAllowPassiveToActive) - PTAC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:19",
            "< \\brief [31:13] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_CCSV_Bits": [
        [
            "-",
            "\\brief Communication Controller Status Vector",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "POCS:6",
            "< \\brief [5:0] Protocol Operation Control Status - POCS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FSI:1",
            "< \\brief [6:6] Freeze Status Indicator(vPOC!Freeze) - FSI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HRQ:1",
            "< \\brief [7:7] Halt Request(vPOC!CHIHaltRequest) - HRQ (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SLM:2",
            "< \\brief [9:8] Slot Mode(vPOC!SlotMode) - SLM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:2",
            "< \\brief [11:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CSNI:1",
            "< \\brief [12:12] Coldstart Noise Indicator(vPOC!ColdstartNoise) - CSNI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CSAI:1",
            "< \\brief [13:13] Coldstart Abort Indicator - CSAI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CSI:1",
            "< \\brief [14:14] Cold Start Inhibit(vColdStartInhibit) - CSI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "WSV:3",
            "< \\brief [18:16] Wakeup Status(vPOC!WakeupStatus) - WSV (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RCA:5",
            "< \\brief [23:19] Remaining Coldstart Attempts(vRemainingColdstartAttempts) - RCA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PSL:6",
            "< \\brief [29:24] POC Status Log - PSL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_CLC_Bits": [
        [
            "-",
            "\\brief Clock Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISR:1",
            "< \\brief [0:0] Module Disable Request Bit - DISR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISS:1",
            "< \\brief [1:1] Module Disable Status Bit - DISS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EDIS:1",
            "< \\brief [3:3] External Sleep Mode Request Disable Bit - EDIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:4",
            "< \\brief [7:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMC:3",
            "< \\brief [10:8] Clock Divider in Run Mode - RMC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:5",
            "< \\brief [15:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_CREL_Bits": [
        [
            "-",
            "\\brief Core Release Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DAY:8",
            "< \\brief [7:0] Design Time Stamp, Day - DAY (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MON:8",
            "< \\brief [15:8] Design Time Stamp, Month - MON (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "YEAR:4",
            "< \\brief [19:16] Design Time Stamp, Year - YEAR (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUBSTEP:4",
            "< \\brief [23:20] Sub-Step of Core Release - SUBSTEP (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STEP:4",
            "< \\brief [27:24] Step of Core Release - STEP (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REL:4",
            "< \\brief [31:28] Core Release - REL (r)"
        ]
    ],
    "Ifx_ERAY_CUST1_Bits": [
        [
            "-",
            "\\brief Busy and Input Buffer Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "INT0:1",
            "< \\brief [0:0] CIF Timeout Service Request Status - INT0 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OEN:1",
            "< \\brief [1:1] Enable auto delay scheme for Output Buffer Control Register (OBCR) - OEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IEN:1",
            "< \\brief [2:2] Enable auto delay scheme for Input Buffer Control Register (IBCR) - IEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IBFS:1",
            "< \\brief [3:3] Input Buffer Status Register - IBFS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IBF1PAG:1",
            "< \\brief [4:4] Input Buffer 1 Page Select Register - IBF1PAG (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:2",
            "< \\brief [6:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "IBF2PAG:1",
            "< \\brief [7:7] Input Buffer 2 Page Select Register - IBF2PAG (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:2",
            "< \\brief [9:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RISA:2",
            "< \\brief [11:10] Receive Input Select Channel A - RISA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RISB:2",
            "< \\brief [13:12] Receive Input Select Channel B - RISB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STPWTS:2",
            "< \\brief [15:14] Stop Watch Trigger Input Select - STPWTS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_CUST3_Bits": [
        [
            "-",
            "\\brief Customer Interface Timeout Counter Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TO:32",
            "< \\brief [31:0] CIF Timeout Reload Value - TO (rw)"
        ]
    ],
    "Ifx_ERAY_EIER_Bits": [
        [
            "-",
            "\\brief Error Service Request Enable Reset",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PEMCE:1",
            "< \\brief [0:0] POC Error Mode Changed Service Request Enable - PEMCE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CNAE:1",
            "< \\brief [1:1] Command Not Accepted Service Request Enable - CNAE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SFBME:1",
            "< \\brief [2:2] SYNC Frames Below Minimum Service Request Enable - SFBME (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SFOE:1",
            "< \\brief [3:3] SYNC Frame Overflow Service Request Enable - SFOE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CCFE:1",
            "< \\brief [4:4] Clock Correction Failure Service Request Enable - CCFE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CCLE:1",
            "< \\brief [5:5] CHI Command Locked Service Request Enable - CCLE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EERRE:1",
            "< \\brief [6:6] ECC Error Service Request Enable - EERRE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RFOE:1",
            "< \\brief [7:7] Receive FIFO Overrun Service Request Enable - RFOE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EFAE:1",
            "< \\brief [8:8] Empty FIFO Access Service Request Enable - EFAE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IIBAE:1",
            "< \\brief [9:9] Illegal Input Buffer Access Service Request Enable - IIBAE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IOBAE:1",
            "< \\brief [10:10] Illegal Output Buffer Access Service Request Enable - IOBAE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MHFE:1",
            "< \\brief [11:11] Message Handler Constraints Flag Service Request Enable - MHFE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EDAE:1",
            "< \\brief [16:16] Error Detected on Channel A Service Request Enable - EDAE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LTVAE:1",
            "< \\brief [17:17] Latest Transmit Violation Channel A Service Request Enable - LTVAE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TABAE:1",
            "< \\brief [18:18] Transmission Across Boundary Channel A Service Request Enable - TABAE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:5",
            "< \\brief [23:19] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EDBE:1",
            "< \\brief [24:24] Error Detected on Channel B Service Request Enable - EDBE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LTVBE:1",
            "< \\brief [25:25] Latest Transmit Violation Channel B Service Request Enable - LTVBE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TABBE:1",
            "< \\brief [26:26] Transmission Across Boundary Channel B Service Request Enable - TABBE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:5",
            "< \\brief [31:27] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_EIES_Bits": [
        [
            "-",
            "\\brief Error Service Request Enable Set",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PEMCE:1",
            "< \\brief [0:0] POC Error Mode Changed Service Request Enable - PEMCE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CNAE:1",
            "< \\brief [1:1] Command Not Accepted Service Request Enable - CNAE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SFBME:1",
            "< \\brief [2:2] SYNC Frames Below Minimum Service Request Enable - SFBME (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SFOE:1",
            "< \\brief [3:3] SYNC Frame Overflow Service Request Enable - SFOE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CCFE:1",
            "< \\brief [4:4] Clock Correction Failure Service Request Enable - CCFE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CCLE:1",
            "< \\brief [5:5] CHI Command Locked Service Request Enable - CCLE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EERRE:1",
            "< \\brief [6:6] ECC Error Service Request Enable - EERRE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RFOE:1",
            "< \\brief [7:7] Receive FIFO Overrun Service Request Enable - RFOE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EFAE:1",
            "< \\brief [8:8] Empty FIFO Access Service Request Enable - EFAE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IIBAE:1",
            "< \\brief [9:9] Illegal Input Buffer Access Service Request Enable - IIBAE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IOBAE:1",
            "< \\brief [10:10] Illegal Output Buffer Access Service Request Enable - IOBAE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MHFE:1",
            "< \\brief [11:11] Message Handler Constraints Flag Service Request Enable - MHFE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EDAE:1",
            "< \\brief [16:16] Error Detected on Channel A Service Request Enable - EDAE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LTVAE:1",
            "< \\brief [17:17] Latest Transmit Violation Channel A Service Request Enable - LTVAE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TABAE:1",
            "< \\brief [18:18] Transmission Across Boundary Channel A Service Request Enable - TABAE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:5",
            "< \\brief [23:19] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EDBE:1",
            "< \\brief [24:24] Error Detected on Channel B Service Request Enable - EDBE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LTVBE:1",
            "< \\brief [25:25] Latest Transmit Violation Channel B Service Request Enable - LTVBE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TABBE:1",
            "< \\brief [26:26] Transmission Across Boundary Channel B Service Request Enable - TABBE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:5",
            "< \\brief [31:27] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_EILS_Bits": [
        [
            "-",
            "\\brief Error Service Request Line Select",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PEMCL:1",
            "< \\brief [0:0] POC Error Mode Changed Service Request Line - PEMCL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CNAL:1",
            "< \\brief [1:1] Command Not Accepted Service Request Line - CNAL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SFBML:1",
            "< \\brief [2:2] SYNC Frames Below Minimum Service Request Line - SFBML (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SFOL:1",
            "< \\brief [3:3] SYNC Frame Overflow Service Request Line - SFOL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CCFL:1",
            "< \\brief [4:4] Clock Correction Failure Service Request Line - CCFL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CCLL:1",
            "< \\brief [5:5] CHI Command Locked Service Request Line - CCLL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EERRL:1",
            "< \\brief [6:6] ECC Error Service Request Line - EERRL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RFOL:1",
            "< \\brief [7:7] Receive FIFO Overrun Service Request Line - RFOL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EFAL:1",
            "< \\brief [8:8] Empty FIFO Access Service Request Line - EFAL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IIBAL:1",
            "< \\brief [9:9] Illegal Input Buffer Access Service Request Line - IIBAL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IOBAL:1",
            "< \\brief [10:10] Illegal Output Buffer Access Service Request Line - IOBAL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MHFL:1",
            "< \\brief [11:11] Message Handler Constrains Flag Service Request Line - MHFL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EDAL:1",
            "< \\brief [16:16] Error Detected on Channel A Service Request Line - EDAL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LTVAL:1",
            "< \\brief [17:17] Latest Transmit Violation Channel A Service Request Line - LTVAL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TABAL:1",
            "< \\brief [18:18] Transmission Across Boundary Channel A Service Request Line - TABAL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:5",
            "< \\brief [23:19] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EDBL:1",
            "< \\brief [24:24] Error Detected on Channel B Service Request Line - EDBL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LTVBL:1",
            "< \\brief [25:25] Latest Transmit Violation Channel B Service Request Line - LTVBL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TABBL:1",
            "< \\brief [26:26] Transmission Across Boundary Channel A Service Request Line - TABBL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:5",
            "< \\brief [31:27] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_EIR_Bits": [
        [
            "-",
            "\\brief Error Service Request Select Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PEMC:1",
            "< \\brief [0:0] POC Error Mode Changed - PEMC (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CNA:1",
            "< \\brief [1:1] Command Not Accepted - CNA (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SFBM:1",
            "< \\brief [2:2] SYNC Frames Below Minimum - SFBM (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SFO:1",
            "< \\brief [3:3] SYNC Frame Overflow - SFO (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CCF:1",
            "< \\brief [4:4] Clock Correction Failure - CCF (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CCL:1",
            "< \\brief [5:5] CHI Command Locked - CCL (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EERR:1",
            "< \\brief [6:6] ECC Error - EERR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RFO:1",
            "< \\brief [7:7] Receive FIFO Overrun - RFO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EFA:1",
            "< \\brief [8:8] Empty FIFO Access - EFA (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IIBA:1",
            "< \\brief [9:9] Illegal Input Buffer Access - IIBA (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IOBA:1",
            "< \\brief [10:10] Illegal Output Buffer Access - IOBA (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MHF:1",
            "< \\brief [11:11] Message Handler Constraints Flag - MHF (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EDA:1",
            "< \\brief [16:16] Error Detected on Channel A - EDA (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LTVA:1",
            "< \\brief [17:17] Latest Transmit Violation Channel A - LTVA (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TABA:1",
            "< \\brief [18:18] Transmission Across Boundary Channel A - TABA (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:5",
            "< \\brief [23:19] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EDB:1",
            "< \\brief [24:24] Error Detected on Channel B - EDB (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LTVB:1",
            "< \\brief [25:25] Latest Transmit Violation Channel B - LTVB (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TABB:1",
            "< \\brief [26:26] Transmission Across Boundary Channel B - TABB (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:5",
            "< \\brief [31:27] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_ENDN_Bits": [
        [
            "-",
            "\\brief Endian Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETV:32",
            "< \\brief [31:0] Endianness Test Value - ETV (r)"
        ]
    ],
    "Ifx_ERAY_ESID_Bits": [
        [
            "-",
            "\\brief Even Sync ID Symbol Window ${n}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EID:10",
            "< \\brief [9:0] Even Sync ID(vsSyncIDListA,B even) - EID (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:4",
            "< \\brief [13:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXEA:1",
            "< \\brief [14:14] Received/Configured Even Sync ID on Channel A - RXEA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXEB:1",
            "< \\brief [15:15] Received/Configured Even Sync ID on Channel B - RXEB (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_FCL_Bits": [
        [
            "-",
            "\\brief FIFO Critical Level",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CL:8",
            "< \\brief [7:0] Critical Level - CL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_FRF_Bits": [
        [
            "-",
            "\\brief FIFO Rejection Filter",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CH:2",
            "< \\brief [1:0] Channel Filter - CH (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FID:11",
            "< \\brief [12:2] Frame ID Filter - FID (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:3",
            "< \\brief [15:13] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CYF:7",
            "< \\brief [22:16] Cycle Counter Filter - CYF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSS:1",
            "< \\brief [23:23] Reject in Static Segment - RSS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RNF:1",
            "< \\brief [24:24] Reject NULL Frames - RNF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_25:7",
            "< \\brief [31:25] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_FRFM_Bits": [
        [
            "-",
            "\\brief FIFO Rejection Filter Mask",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:2",
            "< \\brief [1:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MFID:11",
            "< \\brief [12:2] Mask Frame ID Filter - MFID (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:19",
            "< \\brief [31:13] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_FSR_Bits": [
        [
            "-",
            "\\brief FIFO Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RFNE:1",
            "< \\brief [0:0] Receive FIFO Not Empty - RFNE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RFCL:1",
            "< \\brief [1:1] Receive FIFO Critical Level - RFCL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RFO:1",
            "< \\brief [2:2] Receive FIFO Overrun - RFO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:5",
            "< \\brief [7:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RFFL:8",
            "< \\brief [15:8] Receive FIFO Fill Level - RFFL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_GTUC01_Bits": [
        [
            "-",
            "\\brief GTU Configuration Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "UT:20",
            "< \\brief [19:0] Microtick per Cycle(pMicroPerCycle) - UT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:12",
            "< \\brief [31:20] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_GTUC02_Bits": [
        [
            "-",
            "\\brief GTU Configuration Register 2",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MPC:14",
            "< \\brief [13:0] Macrotick Per Cycle(gMacroPerCycle) - MPC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:2",
            "< \\brief [15:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SNM:4",
            "< \\brief [19:16] Sync Node Max(gSyncNodeMax) - SNM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:12",
            "< \\brief [31:20] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_GTUC03_Bits": [
        [
            "-",
            "\\brief GTU Configuration Register 3",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "UIOA:8",
            "< \\brief [7:0] Microtick Initial Offset Channel A(pMicroInitialOffset[A]) - UIOA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UIOB:8",
            "< \\brief [15:8] Microtick Initial Offset Channel B (pMicroInitialOffset[B]) - UIOB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MIOA:7",
            "< \\brief [22:16] Macrotick Initial Offset Channel A(gMacroInitialOffset[A]) - MIOA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:1",
            "< \\brief [23:23] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MIOB:7",
            "< \\brief [30:24] Macrotick Initial Offset Channel B(gMacroInitialOffset[B]) - MIOB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_GTUC04_Bits": [
        [
            "-",
            "\\brief GTU Configuration Register 4",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "NIT:14",
            "< \\brief [13:0] Network Idle Time Start(gMacroPerCycle - gdNIT - 1) - NIT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:2",
            "< \\brief [15:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "OCS:14",
            "< \\brief [29:16] Offset Correction Start (gOffsetCorrectionStart - 1) - OCS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_GTUC05_Bits": [
        [
            "-",
            "\\brief GTU Configuration Register 5",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DCA:8",
            "< \\brief [7:0] Delay Compensation Channel A(pDelayCompensation[A]) - DCA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DCB:8",
            "< \\brief [15:8] Delay Compensation Channel B (pDelayCompensation[B]) - DCB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CDD:5",
            "< \\brief [20:16] Cluster Drift Damping(pClusterDriftDamping) - CDD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:3",
            "< \\brief [23:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DEC:8",
            "< \\brief [31:24] Decoding Correction(pDecodingCorrection) - DEC (rw)"
        ]
    ],
    "Ifx_ERAY_GTUC06_Bits": [
        [
            "-",
            "\\brief GTU Configuration Register 6",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ASR:11",
            "< \\brief [10:0] Accepted Startup Range(pdAcceptedStartupRange) - ASR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:5",
            "< \\brief [15:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD:11",
            "< \\brief [26:16] Maximum Oscillator Drift(pdMaxDrift)1) - MOD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:5",
            "< \\brief [31:27] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_GTUC07_Bits": [
        [
            "-",
            "\\brief GTU Configuration Register 7",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SSL:10",
            "< \\brief [9:0] Static Slot Length(gdStaticSlot) - SSL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:6",
            "< \\brief [15:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "NSS:10",
            "< \\brief [25:16] Number of Static Slots(gNumberOfStaticSlots) - NSS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:6",
            "< \\brief [31:26] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_GTUC08_Bits": [
        [
            "-",
            "\\brief GTU Configuration Register 8",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSL:6",
            "< \\brief [5:0] Minislot Length(gdMinislot) - MSL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:10",
            "< \\brief [15:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "NMS:13",
            "< \\brief [28:16] Number of Minislots(gNumberOfMinislots) - NMS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:3",
            "< \\brief [31:29] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_GTUC09_Bits": [
        [
            "-",
            "\\brief GTU Configuration Register 9",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "APO:6",
            "< \\brief [5:0] Action Point Offset(gdActionPointOffset) - APO (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:2",
            "< \\brief [7:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MAPO:5",
            "< \\brief [12:8] Minislot Action Point Offset (gd Minislot Action Point Offset) - MAPO (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:3",
            "< \\brief [15:13] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DSI:2",
            "< \\brief [17:16] Dynamic Slot Idle Phase (gdDynamicSlotIdlePhase) - DSI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:14",
            "< \\brief [31:18] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_GTUC10_Bits": [
        [
            "-",
            "\\brief GTU Configuration Register 10",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOC:14",
            "< \\brief [13:0] Maximum Offset Correction(pOffsetCorrectionOut) - MOC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:2",
            "< \\brief [15:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MRC:11",
            "< \\brief [26:16] Maximum Rate Correction (pRateCorrectionOut) - MRC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:5",
            "< \\brief [31:27] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_GTUC11_Bits": [
        [
            "-",
            "\\brief GTU Configuration Register 11",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EOCC:2",
            "< \\brief [1:0] External Offset Correction Control(pExternOffsetControl) - EOCC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:6",
            "< \\brief [7:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERCC:2",
            "< \\brief [9:8] External Rate Correction Control(pExternRateControl) - ERCC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:6",
            "< \\brief [15:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EOC:3",
            "< \\brief [18:16] External Offset Correction(pExternOffsetCorrection) - EOC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:5",
            "< \\brief [23:19] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERC:3",
            "< \\brief [26:24] External Rate Correction (pExternRateCorrection) - ERC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:5",
            "< \\brief [31:27] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_IBCM_Bits": [
        [
            "-",
            "\\brief Input Buffer Command Mask",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "LHSH:1",
            "< \\brief [0:0] Load Header Section Host - LHSH (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LDSH:1",
            "< \\brief [1:1] Load Data Section Host - LDSH (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STXRH:1",
            "< \\brief [2:2] Set Transmission Request Host - STXRH (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:13",
            "< \\brief [15:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "LHSS:1",
            "< \\brief [16:16] Load Header Section Shadow - LHSS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LDSS:1",
            "< \\brief [17:17] Load Data Section Shadow - LDSS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STXRS:1",
            "< \\brief [18:18] Transmission Request Shadow - STXRS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:13",
            "< \\brief [31:19] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_IBCR_Bits": [
        [
            "-",
            "\\brief Input Buffer Command Request",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "IBRH:7",
            "< \\brief [6:0] Input Buffer Request Host - IBRH (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:8",
            "< \\brief [14:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "IBSYH:1",
            "< \\brief [15:15] Input Buffer Busy Host - IBSYH (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IBRS:7",
            "< \\brief [22:16] Input Buffer Request Shadow - IBRS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:8",
            "< \\brief [30:23] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "IBSYS:1",
            "< \\brief [31:31] Input Buffer Busy Shadow - IBSYS (rh)"
        ]
    ],
    "Ifx_ERAY_ID_Bits": [
        [
            "-",
            "\\brief Module Identification Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_REV:8",
            "< \\brief [7:0] Module Revision Number - MOD_REV (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_TYPE:8",
            "< \\brief [15:8] Module Type - MOD_TYPE (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_NUMBER:16",
            "< \\brief [31:16] Module Number Value - MOD_NUMBER (r)"
        ]
    ],
    "Ifx_ERAY_ILE_Bits": [
        [
            "-",
            "\\brief Service Request Line Enable",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EINT0:1",
            "< \\brief [0:0] Enable Service Request Line 0(INT0SRC) - EINT0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EINT1:1",
            "< \\brief [1:1] Enable Service Request Line 1(INT1SRC) - EINT1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_KRST0_Bits": [
        [
            "-",
            "\\brief Kernel Reset Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSTSTAT:1",
            "< \\brief [1:1] Kernel Reset Status - RSTSTAT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_KRST1_Bits": [
        [
            "-",
            "\\brief Kernel Reset Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_KRSTCLR_Bits": [
        [
            "-",
            "\\brief Kernel Reset Status Clear Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR:1",
            "< \\brief [0:0] Kernel Reset Status Clear - CLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_LCK_Bits": [
        [
            "-",
            "\\brief Lock Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLK:8",
            "< \\brief [7:0] Configuration Lock Key - CLK (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TMK:8",
            "< \\brief [15:8] Test Mode Key - TMK (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_LDTS_Bits": [
        [
            "-",
            "\\brief Last Dynamic Transmit Slot",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "LDTA:11",
            "< \\brief [10:0] Last Dynamic Transmission Channel A - LDTA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:5",
            "< \\brief [15:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "LDTB:11",
            "< \\brief [26:16] Last Dynamic Transmission Channel B - LDTB (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:5",
            "< \\brief [31:27] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_MBS_Bits": [
        [
            "-",
            "\\brief Message Buffer Status",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "VFRA:1",
            "< \\brief [0:0] Valid Frame Received on Channel A(vSS!ValidFrameA) - VFRA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VFRB:1",
            "< \\brief [1:1] Valid Frame Received on Channel B(vSS!ValidFrameB) - VFRB (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEOA:1",
            "< \\brief [2:2] Syntax Error Observed on Channel A(vSS!SyntaxErrorA) - SEOA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEOB:1",
            "< \\brief [3:3] Syntax Error Observed on Channel B(vSS!SyntaxErrorB) - SEOB (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEOA:1",
            "< \\brief [4:4] Content Error Observed on Channel A(vSS!ContentErrorA) - CEOA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEOB:1",
            "< \\brief [5:5] Content Error Observed on Channel B(vSS!ContentErrorB) - CEOB (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SVOA:1",
            "< \\brief [6:6] Slot Boundary Violation Observed on Channel A(vSS!BViolationA) - SVOA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SVOB:1",
            "< \\brief [7:7] Slot Boundary Violation Observed on Channel B(vSS!BViolationB) - SVOB (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TCIA:1",
            "< \\brief [8:8] Transmission Conflict Indication Channel A(vSS!TxConflictA) - TCIA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TCIB:1",
            "< \\brief [9:9] Transmission Conflict Indication Channel B(vSS!TxConflictB) - TCIB (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESA:1",
            "< \\brief [10:10] Empty Slot Channel A - ESA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESB:1",
            "< \\brief [11:11] Empty Slot Channel B - ESB (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MLST:1",
            "< \\brief [12:12] Message Lost - MLST (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:1",
            "< \\brief [13:13] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FTA:1",
            "< \\brief [14:14] Frame Transmitted on Channel A - FTA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FTB:1",
            "< \\brief [15:15] Frame Transmitted on Channel B - FTB (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CCS:6",
            "< \\brief [21:16] Cycle Count Status - CCS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:2",
            "< \\brief [23:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RCIS:1",
            "< \\brief [24:24] Received on Channel Indicator Status(vSS!Channel) - RCIS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SFIS:1",
            "< \\brief [25:25] Startup Frame Indicator Status(vRF!Header!SuFIndicator) - SFIS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SYNS:1",
            "< \\brief [26:26] SYNC Frame Indicator Status(vRF!Header!SyFIndicator) - SYNS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFIS:1",
            "< \\brief [27:27] NULL Frame Indicator Status(vRF!Header!NFIndicator) - NFIS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PPIS:1",
            "< \\brief [28:28] Payload Preamble Indictor Status(vRF!Header!PPIndicator) - PPIS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:1",
            "< \\brief [29:29] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_MBSC1_Bits": [
        [
            "-",
            "\\brief Message Buffer Status Changed 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC0:1",
            "< \\brief [0:0] Message Buffer Status Changed 0 (n = 0-31) - MBC0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC1:1",
            "< \\brief [1:1] Message Buffer Status Changed 1 (n = 0-31) - MBC1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC2:1",
            "< \\brief [2:2] Message Buffer Status Changed 2 (n = 0-31) - MBC2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC3:1",
            "< \\brief [3:3] Message Buffer Status Changed 3 (n = 0-31) - MBC3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC4:1",
            "< \\brief [4:4] Message Buffer Status Changed 4 (n = 0-31) - MBC4 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC5:1",
            "< \\brief [5:5] Message Buffer Status Changed 5 (n = 0-31) - MBC5 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC6:1",
            "< \\brief [6:6] Message Buffer Status Changed 6 (n = 0-31) - MBC6 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC7:1",
            "< \\brief [7:7] Message Buffer Status Changed 7 (n = 0-31) - MBC7 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC8:1",
            "< \\brief [8:8] Message Buffer Status Changed 8 (n = 0-31) - MBC8 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC9:1",
            "< \\brief [9:9] Message Buffer Status Changed 9 (n = 0-31) - MBC9 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC10:1",
            "< \\brief [10:10] Message Buffer Status Changed 10 (n = 0-31) - MBC10 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC11:1",
            "< \\brief [11:11] Message Buffer Status Changed 11 (n = 0-31) - MBC11 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC12:1",
            "< \\brief [12:12] Message Buffer Status Changed 12 (n = 0-31) - MBC12 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC13:1",
            "< \\brief [13:13] Message Buffer Status Changed 13 (n = 0-31) - MBC13 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC14:1",
            "< \\brief [14:14] Message Buffer Status Changed 14 (n = 0-31) - MBC14 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC15:1",
            "< \\brief [15:15] Message Buffer Status Changed 15 (n = 0-31) - MBC15 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC16:1",
            "< \\brief [16:16] Message Buffer Status Changed 16 (n = 0-31) - MBC16 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC17:1",
            "< \\brief [17:17] Message Buffer Status Changed 17 (n = 0-31) - MBC17 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC18:1",
            "< \\brief [18:18] Message Buffer Status Changed 18 (n = 0-31) - MBC18 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC19:1",
            "< \\brief [19:19] Message Buffer Status Changed 19 (n = 0-31) - MBC19 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC20:1",
            "< \\brief [20:20] Message Buffer Status Changed 20 (n = 0-31) - MBC20 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC21:1",
            "< \\brief [21:21] Message Buffer Status Changed 21 (n = 0-31) - MBC21 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC22:1",
            "< \\brief [22:22] Message Buffer Status Changed 22 (n = 0-31) - MBC22 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC23:1",
            "< \\brief [23:23] Message Buffer Status Changed 23 (n = 0-31) - MBC23 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC24:1",
            "< \\brief [24:24] Message Buffer Status Changed 24 (n = 0-31) - MBC24 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC25:1",
            "< \\brief [25:25] Message Buffer Status Changed 25 (n = 0-31) - MBC25 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC26:1",
            "< \\brief [26:26] Message Buffer Status Changed 26 (n = 0-31) - MBC26 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC27:1",
            "< \\brief [27:27] Message Buffer Status Changed 27 (n = 0-31) - MBC27 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC28:1",
            "< \\brief [28:28] Message Buffer Status Changed 28 (n = 0-31) - MBC28 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC29:1",
            "< \\brief [29:29] Message Buffer Status Changed 29 (n = 0-31) - MBC29 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC30:1",
            "< \\brief [30:30] Message Buffer Status Changed 30 (n = 0-31) - MBC30 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC31:1",
            "< \\brief [31:31] Message Buffer Status Changed 31 (n = 0-31) - MBC31 (rh)"
        ]
    ],
    "Ifx_ERAY_MBSC2_Bits": [
        [
            "-",
            "\\brief Message Buffer Status Changed 2",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC32:1",
            "< \\brief [0:0] Message Buffer Status Changed 32 (n = 32-63) - MBC32 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC33:1",
            "< \\brief [1:1] Message Buffer Status Changed 33 (n = 32-63) - MBC33 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC34:1",
            "< \\brief [2:2] Message Buffer Status Changed 34 (n = 32-63) - MBC34 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC35:1",
            "< \\brief [3:3] Message Buffer Status Changed 35 (n = 32-63) - MBC35 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC36:1",
            "< \\brief [4:4] Message Buffer Status Changed 36 (n = 32-63) - MBC36 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC37:1",
            "< \\brief [5:5] Message Buffer Status Changed 37 (n = 32-63) - MBC37 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC38:1",
            "< \\brief [6:6] Message Buffer Status Changed 38 (n = 32-63) - MBC38 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC39:1",
            "< \\brief [7:7] Message Buffer Status Changed 39 (n = 32-63) - MBC39 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC40:1",
            "< \\brief [8:8] Message Buffer Status Changed 40 (n = 32-63) - MBC40 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC41:1",
            "< \\brief [9:9] Message Buffer Status Changed 41 (n = 32-63) - MBC41 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC42:1",
            "< \\brief [10:10] Message Buffer Status Changed 42 (n = 32-63) - MBC42 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC43:1",
            "< \\brief [11:11] Message Buffer Status Changed 43 (n = 32-63) - MBC43 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC44:1",
            "< \\brief [12:12] Message Buffer Status Changed 44 (n = 32-63) - MBC44 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC45:1",
            "< \\brief [13:13] Message Buffer Status Changed 45 (n = 32-63) - MBC45 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC46:1",
            "< \\brief [14:14] Message Buffer Status Changed 46 (n = 32-63) - MBC46 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC47:1",
            "< \\brief [15:15] Message Buffer Status Changed 47 (n = 32-63) - MBC47 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC48:1",
            "< \\brief [16:16] Message Buffer Status Changed 48 (n = 32-63) - MBC48 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC49:1",
            "< \\brief [17:17] Message Buffer Status Changed 49 (n = 32-63) - MBC49 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC50:1",
            "< \\brief [18:18] Message Buffer Status Changed 50 (n = 32-63) - MBC50 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC51:1",
            "< \\brief [19:19] Message Buffer Status Changed 51 (n = 32-63) - MBC51 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC52:1",
            "< \\brief [20:20] Message Buffer Status Changed 52 (n = 32-63) - MBC52 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC53:1",
            "< \\brief [21:21] Message Buffer Status Changed 53 (n = 32-63) - MBC53 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC54:1",
            "< \\brief [22:22] Message Buffer Status Changed 54 (n = 32-63) - MBC54 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC55:1",
            "< \\brief [23:23] Message Buffer Status Changed 55 (n = 32-63) - MBC55 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC56:1",
            "< \\brief [24:24] Message Buffer Status Changed 56 (n = 32-63) - MBC56 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC57:1",
            "< \\brief [25:25] Message Buffer Status Changed 57 (n = 32-63) - MBC57 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC58:1",
            "< \\brief [26:26] Message Buffer Status Changed 58 (n = 32-63) - MBC58 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC59:1",
            "< \\brief [27:27] Message Buffer Status Changed 59 (n = 32-63) - MBC59 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC60:1",
            "< \\brief [28:28] Message Buffer Status Changed 60 (n = 32-63) - MBC60 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC61:1",
            "< \\brief [29:29] Message Buffer Status Changed 61 (n = 32-63) - MBC61 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC62:1",
            "< \\brief [30:30] Message Buffer Status Changed 62 (n = 32-63) - MBC62 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC63:1",
            "< \\brief [31:31] Message Buffer Status Changed 63 (n = 32-63) - MBC63 (rh)"
        ]
    ],
    "Ifx_ERAY_MBSC3_Bits": [
        [
            "-",
            "\\brief Message Buffer Status Changed 3",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC64:1",
            "< \\brief [0:0] Message Buffer Status Changed 64 (n = 64-95) - MBC64 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC65:1",
            "< \\brief [1:1] Message Buffer Status Changed 65 (n = 64-95) - MBC65 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC66:1",
            "< \\brief [2:2] Message Buffer Status Changed 66 (n = 64-95) - MBC66 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC67:1",
            "< \\brief [3:3] Message Buffer Status Changed 67 (n = 64-95) - MBC67 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC68:1",
            "< \\brief [4:4] Message Buffer Status Changed 68 (n = 64-95) - MBC68 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC69:1",
            "< \\brief [5:5] Message Buffer Status Changed 69 (n = 64-95) - MBC69 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC70:1",
            "< \\brief [6:6] Message Buffer Status Changed 70 (n = 64-95) - MBC70 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC71:1",
            "< \\brief [7:7] Message Buffer Status Changed 71 (n = 64-95) - MBC71 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC72:1",
            "< \\brief [8:8] Message Buffer Status Changed 72 (n = 64-95) - MBC72 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC73:1",
            "< \\brief [9:9] Message Buffer Status Changed 73 (n = 64-95) - MBC73 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC74:1",
            "< \\brief [10:10] Message Buffer Status Changed 74 (n = 64-95) - MBC74 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC75:1",
            "< \\brief [11:11] Message Buffer Status Changed 75 (n = 64-95) - MBC75 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC76:1",
            "< \\brief [12:12] Message Buffer Status Changed 76 (n = 64-95) - MBC76 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC77:1",
            "< \\brief [13:13] Message Buffer Status Changed 77 (n = 64-95) - MBC77 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC78:1",
            "< \\brief [14:14] Message Buffer Status Changed 78 (n = 64-95) - MBC78 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC79:1",
            "< \\brief [15:15] Message Buffer Status Changed 79 (n = 64-95) - MBC79 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC80:1",
            "< \\brief [16:16] Message Buffer Status Changed 80 (n = 64-95) - MBC80 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC81:1",
            "< \\brief [17:17] Message Buffer Status Changed 81 (n = 64-95) - MBC81 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC82:1",
            "< \\brief [18:18] Message Buffer Status Changed 82 (n = 64-95) - MBC82 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC83:1",
            "< \\brief [19:19] Message Buffer Status Changed 83 (n = 64-95) - MBC83 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC84:1",
            "< \\brief [20:20] Message Buffer Status Changed 84 (n = 64-95) - MBC84 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC85:1",
            "< \\brief [21:21] Message Buffer Status Changed 85 (n = 64-95) - MBC85 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC86:1",
            "< \\brief [22:22] Message Buffer Status Changed 86 (n = 64-95) - MBC86 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC87:1",
            "< \\brief [23:23] Message Buffer Status Changed 87 (n = 64-95) - MBC87 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC88:1",
            "< \\brief [24:24] Message Buffer Status Changed 88 (n = 64-95) - MBC88 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC89:1",
            "< \\brief [25:25] Message Buffer Status Changed 89 (n = 64-95) - MBC89 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC90:1",
            "< \\brief [26:26] Message Buffer Status Changed 90 (n = 64-95) - MBC90 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC91:1",
            "< \\brief [27:27] Message Buffer Status Changed 91 (n = 64-95) - MBC91 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC92:1",
            "< \\brief [28:28] Message Buffer Status Changed 92 (n = 64-95) - MBC92 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC93:1",
            "< \\brief [29:29] Message Buffer Status Changed 93 (n = 64-95) - MBC93 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC94:1",
            "< \\brief [30:30] Message Buffer Status Changed 94 (n = 64-95) - MBC94 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC95:1",
            "< \\brief [31:31] Message Buffer Status Changed 95 (n = 64-95) - MBC95 (rh)"
        ]
    ],
    "Ifx_ERAY_MBSC4_Bits": [
        [
            "-",
            "\\brief Message Buffer Status Changed 4",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC96:1",
            "< \\brief [0:0] Message Buffer Status Changed 96 (n = 96-127) - MBC96 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC97:1",
            "< \\brief [1:1] Message Buffer Status Changed 97 (n = 96-127) - MBC97 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC98:1",
            "< \\brief [2:2] Message Buffer Status Changed 98 (n = 96-127) - MBC98 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC99:1",
            "< \\brief [3:3] Message Buffer Status Changed 99 (n = 96-127) - MBC99 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC100:1",
            "< \\brief [4:4] Message Buffer Status Changed 100 (n = 96-127) - MBC100 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC101:1",
            "< \\brief [5:5] Message Buffer Status Changed 101 (n = 96-127) - MBC101 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC102:1",
            "< \\brief [6:6] Message Buffer Status Changed 102 (n = 96-127) - MBC102 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC103:1",
            "< \\brief [7:7] Message Buffer Status Changed 103 (n = 96-127) - MBC103 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC104:1",
            "< \\brief [8:8] Message Buffer Status Changed 104 (n = 96-127) - MBC104 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC105:1",
            "< \\brief [9:9] Message Buffer Status Changed 105 (n = 96-127) - MBC105 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC106:1",
            "< \\brief [10:10] Message Buffer Status Changed 106 (n = 96-127) - MBC106 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC107:1",
            "< \\brief [11:11] Message Buffer Status Changed 107 (n = 96-127) - MBC107 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC108:1",
            "< \\brief [12:12] Message Buffer Status Changed 108 (n = 96-127) - MBC108 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC109:1",
            "< \\brief [13:13] Message Buffer Status Changed 109 (n = 96-127) - MBC109 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC110:1",
            "< \\brief [14:14] Message Buffer Status Changed 110 (n = 96-127) - MBC110 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC111:1",
            "< \\brief [15:15] Message Buffer Status Changed 111 (n = 96-127) - MBC111 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC112:1",
            "< \\brief [16:16] Message Buffer Status Changed 112 (n = 96-127) - MBC112 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC113:1",
            "< \\brief [17:17] Message Buffer Status Changed 113 (n = 96-127) - MBC113 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC114:1",
            "< \\brief [18:18] Message Buffer Status Changed 114 (n = 96-127) - MBC114 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC115:1",
            "< \\brief [19:19] Message Buffer Status Changed 115 (n = 96-127) - MBC115 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC116:1",
            "< \\brief [20:20] Message Buffer Status Changed 116 (n = 96-127) - MBC116 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC117:1",
            "< \\brief [21:21] Message Buffer Status Changed 117 (n = 96-127) - MBC117 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC118:1",
            "< \\brief [22:22] Message Buffer Status Changed 118 (n = 96-127) - MBC118 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC119:1",
            "< \\brief [23:23] Message Buffer Status Changed 119 (n = 96-127) - MBC119 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC120:1",
            "< \\brief [24:24] Message Buffer Status Changed 120 (n = 96-127) - MBC120 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC121:1",
            "< \\brief [25:25] Message Buffer Status Changed 121 (n = 96-127) - MBC121 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC122:1",
            "< \\brief [26:26] Message Buffer Status Changed 122 (n = 96-127) - MBC122 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC123:1",
            "< \\brief [27:27] Message Buffer Status Changed 123 (n = 96-127) - MBC123 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC124:1",
            "< \\brief [28:28] Message Buffer Status Changed 124 (n = 96-127) - MBC124 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC125:1",
            "< \\brief [29:29] Message Buffer Status Changed 125 (n = 96-127) - MBC125 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC126:1",
            "< \\brief [30:30] Message Buffer Status Changed 126 (n = 96-127) - MBC126 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC127:1",
            "< \\brief [31:31] Message Buffer Status Changed 127 (n = 96-127) - MBC127 (rh)"
        ]
    ],
    "Ifx_ERAY_MHDC_Bits": [
        [
            "-",
            "\\brief MHD Configuration Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SFDL:7",
            "< \\brief [6:0] Static Frame Data Length(gPayloadLengthStatic) - SFDL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:9",
            "< \\brief [15:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SLT:13",
            "< \\brief [28:16] Start of Latest Transmit(pLatestTx)  - SLT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:3",
            "< \\brief [31:29] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_MHDF_Bits": [
        [
            "-",
            "\\brief Message Handler Constraints Flags",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SNUA:1",
            "< \\brief [0:0] Status Not Updated Channel A - SNUA (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SNUB:1",
            "< \\brief [1:1] Status Not Updated Channel B - SNUB (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FNFA:1",
            "< \\brief [2:2] Find Sequence Not Finished Channel A - FNFA (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FNFB:1",
            "< \\brief [3:3] Find Sequence Not Finished Channel B - FNFB (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TBFA:1",
            "< \\brief [4:4] Transient Buffer Access Failure A - TBFA (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TBFB:1",
            "< \\brief [5:5] Transient Buffer Access Failure B - TBFB (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TNSA:1",
            "< \\brief [6:6] Transmission Not Started Channel A - TNSA (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TNSB:1",
            "< \\brief [7:7] Transmission Not Started Channel B - TNSB (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WAHP:1",
            "< \\brief [8:8] Write Attempt to Header Partition - WAHP (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:23",
            "< \\brief [31:9] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_MHDS_Bits": [
        [
            "-",
            "\\brief Message Handler Status",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EIBF:1",
            "< \\brief [0:0] ECC Error Input Buffer RAM 1,2 - EIBF (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EOBF:1",
            "< \\brief [1:1] ECC Error Output Buffer RAM 1,2 - EOBF (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EMR:1",
            "< \\brief [2:2] ECC Error Message RAM - EMR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETBF1:1",
            "< \\brief [3:3] ECC Error Transient Buffer RAM A - ETBF1 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETBF2:1",
            "< \\brief [4:4] ECC Error Transient Buffer RAM B - ETBF2 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FMBD:1",
            "< \\brief [5:5] Faulty Message Buffer Detected - FMBD (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MFMB:1",
            "< \\brief [6:6] Multiple Faulty Message Buffers detected - MFMB (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRAM:1",
            "< \\brief [7:7] Clear all internal RAM\\u2019s - CRAM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FMB:7",
            "< \\brief [14:8] Faulty Message Buffer - FMB (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBT:7",
            "< \\brief [22:16] Message Buffer Transmitted - MBT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:1",
            "< \\brief [23:23] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBU:7",
            "< \\brief [30:24] Message Buffer Updated - MBU (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_MRC_Bits": [
        [
            "-",
            "\\brief Message RAM Configuration",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "FDB:8",
            "< \\brief [7:0] First Dynamic Buffer - FDB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FFB:8",
            "< \\brief [15:8] First Buffer of FIFO - FFB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LCB:8",
            "< \\brief [23:16] Last Configured Buffer - LCB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEC:2",
            "< \\brief [25:24] Secure Buffers - SEC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SPLM:1",
            "< \\brief [26:26] SYNC Frame Payload Multiplex - SPLM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:5",
            "< \\brief [31:27] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_MSIC1_Bits": [
        [
            "-",
            "\\brief Message Buffer Status Changed Interrupt Control 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP0:1",
            "< \\brief [0:0] Message Buffer Status Changed Interrupt Pointer 0 (n = 0-31) - MSIP0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP1:1",
            "< \\brief [1:1] Message Buffer Status Changed Interrupt Pointer 1 (n = 0-31) - MSIP1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP2:1",
            "< \\brief [2:2] Message Buffer Status Changed Interrupt Pointer 2 (n = 0-31) - MSIP2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP3:1",
            "< \\brief [3:3] Message Buffer Status Changed Interrupt Pointer 3 (n = 0-31) - MSIP3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP4:1",
            "< \\brief [4:4] Message Buffer Status Changed Interrupt Pointer 4 (n = 0-31) - MSIP4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP5:1",
            "< \\brief [5:5] Message Buffer Status Changed Interrupt Pointer 5 (n = 0-31) - MSIP5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP6:1",
            "< \\brief [6:6] Message Buffer Status Changed Interrupt Pointer 6 (n = 0-31) - MSIP6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP7:1",
            "< \\brief [7:7] Message Buffer Status Changed Interrupt Pointer 7 (n = 0-31) - MSIP7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP8:1",
            "< \\brief [8:8] Message Buffer Status Changed Interrupt Pointer 8 (n = 0-31) - MSIP8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP9:1",
            "< \\brief [9:9] Message Buffer Status Changed Interrupt Pointer 9 (n = 0-31) - MSIP9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP10:1",
            "< \\brief [10:10] Message Buffer Status Changed Interrupt Pointer 10 (n = 0-31) - MSIP10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP11:1",
            "< \\brief [11:11] Message Buffer Status Changed Interrupt Pointer 11 (n = 0-31) - MSIP11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP12:1",
            "< \\brief [12:12] Message Buffer Status Changed Interrupt Pointer 12 (n = 0-31) - MSIP12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP13:1",
            "< \\brief [13:13] Message Buffer Status Changed Interrupt Pointer 13 (n = 0-31) - MSIP13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP14:1",
            "< \\brief [14:14] Message Buffer Status Changed Interrupt Pointer 14 (n = 0-31) - MSIP14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP15:1",
            "< \\brief [15:15] Message Buffer Status Changed Interrupt Pointer 15 (n = 0-31) - MSIP15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP16:1",
            "< \\brief [16:16] Message Buffer Status Changed Interrupt Pointer 16 (n = 0-31) - MSIP16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP17:1",
            "< \\brief [17:17] Message Buffer Status Changed Interrupt Pointer 17 (n = 0-31) - MSIP17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP18:1",
            "< \\brief [18:18] Message Buffer Status Changed Interrupt Pointer 18 (n = 0-31) - MSIP18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP19:1",
            "< \\brief [19:19] Message Buffer Status Changed Interrupt Pointer 19 (n = 0-31) - MSIP19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP20:1",
            "< \\brief [20:20] Message Buffer Status Changed Interrupt Pointer 20 (n = 0-31) - MSIP20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP21:1",
            "< \\brief [21:21] Message Buffer Status Changed Interrupt Pointer 21 (n = 0-31) - MSIP21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP22:1",
            "< \\brief [22:22] Message Buffer Status Changed Interrupt Pointer 22 (n = 0-31) - MSIP22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP23:1",
            "< \\brief [23:23] Message Buffer Status Changed Interrupt Pointer 23 (n = 0-31) - MSIP23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP24:1",
            "< \\brief [24:24] Message Buffer Status Changed Interrupt Pointer 24 (n = 0-31) - MSIP24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP25:1",
            "< \\brief [25:25] Message Buffer Status Changed Interrupt Pointer 25 (n = 0-31) - MSIP25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP26:1",
            "< \\brief [26:26] Message Buffer Status Changed Interrupt Pointer 26 (n = 0-31) - MSIP26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP27:1",
            "< \\brief [27:27] Message Buffer Status Changed Interrupt Pointer 27 (n = 0-31) - MSIP27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP28:1",
            "< \\brief [28:28] Message Buffer Status Changed Interrupt Pointer 28 (n = 0-31) - MSIP28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP29:1",
            "< \\brief [29:29] Message Buffer Status Changed Interrupt Pointer 29 (n = 0-31) - MSIP29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP30:1",
            "< \\brief [30:30] Message Buffer Status Changed Interrupt Pointer 30 (n = 0-31) - MSIP30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP31:1",
            "< \\brief [31:31] Message Buffer Status Changed Interrupt Pointer 31 (n = 0-31) - MSIP31 (rw)"
        ]
    ],
    "Ifx_ERAY_MSIC2_Bits": [
        [
            "-",
            "\\brief Message Buffer Status Changed Interrupt Control 2",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP32:1",
            "< \\brief [0:0] Message Buffer Status Changed Interrupt Pointer 32 (n = 32-63) - MSIP32 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP33:1",
            "< \\brief [1:1] Message Buffer Status Changed Interrupt Pointer 33 (n = 32-63) - MSIP33 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP34:1",
            "< \\brief [2:2] Message Buffer Status Changed Interrupt Pointer 34 (n = 32-63) - MSIP34 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP35:1",
            "< \\brief [3:3] Message Buffer Status Changed Interrupt Pointer 35 (n = 32-63) - MSIP35 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP36:1",
            "< \\brief [4:4] Message Buffer Status Changed Interrupt Pointer 36 (n = 32-63) - MSIP36 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP37:1",
            "< \\brief [5:5] Message Buffer Status Changed Interrupt Pointer 37 (n = 32-63) - MSIP37 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP38:1",
            "< \\brief [6:6] Message Buffer Status Changed Interrupt Pointer 38 (n = 32-63) - MSIP38 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP39:1",
            "< \\brief [7:7] Message Buffer Status Changed Interrupt Pointer 39 (n = 32-63) - MSIP39 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP40:1",
            "< \\brief [8:8] Message Buffer Status Changed Interrupt Pointer 40 (n = 32-63) - MSIP40 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP41:1",
            "< \\brief [9:9] Message Buffer Status Changed Interrupt Pointer 41 (n = 32-63) - MSIP41 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP42:1",
            "< \\brief [10:10] Message Buffer Status Changed Interrupt Pointer 42 (n = 32-63) - MSIP42 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP43:1",
            "< \\brief [11:11] Message Buffer Status Changed Interrupt Pointer 43 (n = 32-63) - MSIP43 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP44:1",
            "< \\brief [12:12] Message Buffer Status Changed Interrupt Pointer 44 (n = 32-63) - MSIP44 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP45:1",
            "< \\brief [13:13] Message Buffer Status Changed Interrupt Pointer 45 (n = 32-63) - MSIP45 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP46:1",
            "< \\brief [14:14] Message Buffer Status Changed Interrupt Pointer 46 (n = 32-63) - MSIP46 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP47:1",
            "< \\brief [15:15] Message Buffer Status Changed Interrupt Pointer 47 (n = 32-63) - MSIP47 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP48:1",
            "< \\brief [16:16] Message Buffer Status Changed Interrupt Pointer 48 (n = 32-63) - MSIP48 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP49:1",
            "< \\brief [17:17] Message Buffer Status Changed Interrupt Pointer 49 (n = 32-63) - MSIP49 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP50:1",
            "< \\brief [18:18] Message Buffer Status Changed Interrupt Pointer 50 (n = 32-63) - MSIP50 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP51:1",
            "< \\brief [19:19] Message Buffer Status Changed Interrupt Pointer 51 (n = 32-63) - MSIP51 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP52:1",
            "< \\brief [20:20] Message Buffer Status Changed Interrupt Pointer 52 (n = 32-63) - MSIP52 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP53:1",
            "< \\brief [21:21] Message Buffer Status Changed Interrupt Pointer 53 (n = 32-63) - MSIP53 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP54:1",
            "< \\brief [22:22] Message Buffer Status Changed Interrupt Pointer 54 (n = 32-63) - MSIP54 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP55:1",
            "< \\brief [23:23] Message Buffer Status Changed Interrupt Pointer 55 (n = 32-63) - MSIP55 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP56:1",
            "< \\brief [24:24] Message Buffer Status Changed Interrupt Pointer 56 (n = 32-63) - MSIP56 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP57:1",
            "< \\brief [25:25] Message Buffer Status Changed Interrupt Pointer 57 (n = 32-63) - MSIP57 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP58:1",
            "< \\brief [26:26] Message Buffer Status Changed Interrupt Pointer 58 (n = 32-63) - MSIP58 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP59:1",
            "< \\brief [27:27] Message Buffer Status Changed Interrupt Pointer 59 (n = 32-63) - MSIP59 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP60:1",
            "< \\brief [28:28] Message Buffer Status Changed Interrupt Pointer 60 (n = 32-63) - MSIP60 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP61:1",
            "< \\brief [29:29] Message Buffer Status Changed Interrupt Pointer 61 (n = 32-63) - MSIP61 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP62:1",
            "< \\brief [30:30] Message Buffer Status Changed Interrupt Pointer 62 (n = 32-63) - MSIP62 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP63:1",
            "< \\brief [31:31] Message Buffer Status Changed Interrupt Pointer 63 (n = 32-63) - MSIP63 (rw)"
        ]
    ],
    "Ifx_ERAY_MSIC3_Bits": [
        [
            "-",
            "\\brief Message Buffer Status Changed Interrupt Control 3",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP64:1",
            "< \\brief [0:0] Message Buffer Status Changed Interrupt Pointer 64 (n = 64-95) - MSIP64 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP65:1",
            "< \\brief [1:1] Message Buffer Status Changed Interrupt Pointer 65 (n = 64-95) - MSIP65 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP66:1",
            "< \\brief [2:2] Message Buffer Status Changed Interrupt Pointer 66 (n = 64-95) - MSIP66 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP67:1",
            "< \\brief [3:3] Message Buffer Status Changed Interrupt Pointer 67 (n = 64-95) - MSIP67 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP68:1",
            "< \\brief [4:4] Message Buffer Status Changed Interrupt Pointer 68 (n = 64-95) - MSIP68 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP69:1",
            "< \\brief [5:5] Message Buffer Status Changed Interrupt Pointer 69 (n = 64-95) - MSIP69 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP70:1",
            "< \\brief [6:6] Message Buffer Status Changed Interrupt Pointer 70 (n = 64-95) - MSIP70 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP71:1",
            "< \\brief [7:7] Message Buffer Status Changed Interrupt Pointer 71 (n = 64-95) - MSIP71 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP72:1",
            "< \\brief [8:8] Message Buffer Status Changed Interrupt Pointer 72 (n = 64-95) - MSIP72 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP73:1",
            "< \\brief [9:9] Message Buffer Status Changed Interrupt Pointer 73 (n = 64-95) - MSIP73 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP74:1",
            "< \\brief [10:10] Message Buffer Status Changed Interrupt Pointer 74 (n = 64-95) - MSIP74 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP75:1",
            "< \\brief [11:11] Message Buffer Status Changed Interrupt Pointer 75 (n = 64-95) - MSIP75 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP76:1",
            "< \\brief [12:12] Message Buffer Status Changed Interrupt Pointer 76 (n = 64-95) - MSIP76 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP77:1",
            "< \\brief [13:13] Message Buffer Status Changed Interrupt Pointer 77 (n = 64-95) - MSIP77 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP78:1",
            "< \\brief [14:14] Message Buffer Status Changed Interrupt Pointer 78 (n = 64-95) - MSIP78 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP79:1",
            "< \\brief [15:15] Message Buffer Status Changed Interrupt Pointer 79 (n = 64-95) - MSIP79 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP80:1",
            "< \\brief [16:16] Message Buffer Status Changed Interrupt Pointer 80 (n = 64-95) - MSIP80 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP81:1",
            "< \\brief [17:17] Message Buffer Status Changed Interrupt Pointer 81 (n = 64-95) - MSIP81 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP82:1",
            "< \\brief [18:18] Message Buffer Status Changed Interrupt Pointer 82 (n = 64-95) - MSIP82 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP83:1",
            "< \\brief [19:19] Message Buffer Status Changed Interrupt Pointer 83 (n = 64-95) - MSIP83 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP84:1",
            "< \\brief [20:20] Message Buffer Status Changed Interrupt Pointer 84 (n = 64-95) - MSIP84 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP85:1",
            "< \\brief [21:21] Message Buffer Status Changed Interrupt Pointer 85 (n = 64-95) - MSIP85 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP86:1",
            "< \\brief [22:22] Message Buffer Status Changed Interrupt Pointer 86 (n = 64-95) - MSIP86 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP87:1",
            "< \\brief [23:23] Message Buffer Status Changed Interrupt Pointer 87 (n = 64-95) - MSIP87 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP88:1",
            "< \\brief [24:24] Message Buffer Status Changed Interrupt Pointer 88 (n = 64-95) - MSIP88 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP89:1",
            "< \\brief [25:25] Message Buffer Status Changed Interrupt Pointer 89 (n = 64-95) - MSIP89 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP90:1",
            "< \\brief [26:26] Message Buffer Status Changed Interrupt Pointer 90 (n = 64-95) - MSIP90 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP91:1",
            "< \\brief [27:27] Message Buffer Status Changed Interrupt Pointer 91 (n = 64-95) - MSIP91 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP92:1",
            "< \\brief [28:28] Message Buffer Status Changed Interrupt Pointer 92 (n = 64-95) - MSIP92 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP93:1",
            "< \\brief [29:29] Message Buffer Status Changed Interrupt Pointer 93 (n = 64-95) - MSIP93 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP94:1",
            "< \\brief [30:30] Message Buffer Status Changed Interrupt Pointer 94 (n = 64-95) - MSIP94 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP95:1",
            "< \\brief [31:31] Message Buffer Status Changed Interrupt Pointer 95 (n = 64-95) - MSIP95 (rw)"
        ]
    ],
    "Ifx_ERAY_MSIC4_Bits": [
        [
            "-",
            "\\brief Message Buffer Status Changed Interrupt Control 4",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP96:1",
            "< \\brief [0:0] Message Buffer Status Changed Interrupt Pointer 96 (n = 96-127) - MSIP96 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP97:1",
            "< \\brief [1:1] Message Buffer Status Changed Interrupt Pointer 97 (n = 96-127) - MSIP97 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP98:1",
            "< \\brief [2:2] Message Buffer Status Changed Interrupt Pointer 98 (n = 96-127) - MSIP98 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP99:1",
            "< \\brief [3:3] Message Buffer Status Changed Interrupt Pointer 99 (n = 96-127) - MSIP99 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP100:1",
            "< \\brief [4:4] Message Buffer Status Changed Interrupt Pointer 100 (n = 96-127) - MSIP100 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP101:1",
            "< \\brief [5:5] Message Buffer Status Changed Interrupt Pointer 101 (n = 96-127) - MSIP101 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP102:1",
            "< \\brief [6:6] Message Buffer Status Changed Interrupt Pointer 102 (n = 96-127) - MSIP102 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP103:1",
            "< \\brief [7:7] Message Buffer Status Changed Interrupt Pointer 103 (n = 96-127) - MSIP103 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP104:1",
            "< \\brief [8:8] Message Buffer Status Changed Interrupt Pointer 104 (n = 96-127) - MSIP104 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP105:1",
            "< \\brief [9:9] Message Buffer Status Changed Interrupt Pointer 105 (n = 96-127) - MSIP105 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP106:1",
            "< \\brief [10:10] Message Buffer Status Changed Interrupt Pointer 106 (n = 96-127) - MSIP106 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP107:1",
            "< \\brief [11:11] Message Buffer Status Changed Interrupt Pointer 107 (n = 96-127) - MSIP107 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP108:1",
            "< \\brief [12:12] Message Buffer Status Changed Interrupt Pointer 108 (n = 96-127) - MSIP108 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP109:1",
            "< \\brief [13:13] Message Buffer Status Changed Interrupt Pointer 109 (n = 96-127) - MSIP109 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP110:1",
            "< \\brief [14:14] Message Buffer Status Changed Interrupt Pointer 110 (n = 96-127) - MSIP110 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP111:1",
            "< \\brief [15:15] Message Buffer Status Changed Interrupt Pointer 111 (n = 96-127) - MSIP111 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP112:1",
            "< \\brief [16:16] Message Buffer Status Changed Interrupt Pointer 112 (n = 96-127) - MSIP112 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP113:1",
            "< \\brief [17:17] Message Buffer Status Changed Interrupt Pointer 113 (n = 96-127) - MSIP113 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP114:1",
            "< \\brief [18:18] Message Buffer Status Changed Interrupt Pointer 114 (n = 96-127) - MSIP114 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP115:1",
            "< \\brief [19:19] Message Buffer Status Changed Interrupt Pointer 115 (n = 96-127) - MSIP115 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP116:1",
            "< \\brief [20:20] Message Buffer Status Changed Interrupt Pointer 116 (n = 96-127) - MSIP116 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP117:1",
            "< \\brief [21:21] Message Buffer Status Changed Interrupt Pointer 117 (n = 96-127) - MSIP117 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP118:1",
            "< \\brief [22:22] Message Buffer Status Changed Interrupt Pointer 118 (n = 96-127) - MSIP118 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP119:1",
            "< \\brief [23:23] Message Buffer Status Changed Interrupt Pointer 119 (n = 96-127) - MSIP119 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP120:1",
            "< \\brief [24:24] Message Buffer Status Changed Interrupt Pointer 120 (n = 96-127) - MSIP120 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP121:1",
            "< \\brief [25:25] Message Buffer Status Changed Interrupt Pointer 121 (n = 96-127) - MSIP121 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP122:1",
            "< \\brief [26:26] Message Buffer Status Changed Interrupt Pointer 122 (n = 96-127) - MSIP122 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP123:1",
            "< \\brief [27:27] Message Buffer Status Changed Interrupt Pointer 123 (n = 96-127) - MSIP123 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP124:1",
            "< \\brief [28:28] Message Buffer Status Changed Interrupt Pointer 124 (n = 96-127) - MSIP124 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP125:1",
            "< \\brief [29:29] Message Buffer Status Changed Interrupt Pointer 125 (n = 96-127) - MSIP125 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP126:1",
            "< \\brief [30:30] Message Buffer Status Changed Interrupt Pointer 126 (n = 96-127) - MSIP126 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIP127:1",
            "< \\brief [31:31] Message Buffer Status Changed Interrupt Pointer 127 (n = 96-127) - MSIP127 (rw)"
        ]
    ],
    "Ifx_ERAY_MTCCV_Bits": [
        [
            "-",
            "\\brief Macrotick and Cycle Counter Value",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MTV:14",
            "< \\brief [13:0] Macrotick Value(vMacrotick) - MTV (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:2",
            "< \\brief [15:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CCV:6",
            "< \\brief [21:16] Cycle Counter Value(vCycleCounter) - CCV (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:10",
            "< \\brief [31:22] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_NDAT1_Bits": [
        [
            "-",
            "\\brief New Data Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND0:1",
            "< \\brief [0:0] New Data 0 (n = 0-31) - ND0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND1:1",
            "< \\brief [1:1] New Data 1 (n = 0-31) - ND1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND2:1",
            "< \\brief [2:2] New Data 2 (n = 0-31) - ND2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND3:1",
            "< \\brief [3:3] New Data 3 (n = 0-31) - ND3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND4:1",
            "< \\brief [4:4] New Data 4 (n = 0-31) - ND4 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND5:1",
            "< \\brief [5:5] New Data 5 (n = 0-31) - ND5 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND6:1",
            "< \\brief [6:6] New Data 6 (n = 0-31) - ND6 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND7:1",
            "< \\brief [7:7] New Data 7 (n = 0-31) - ND7 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND8:1",
            "< \\brief [8:8] New Data 8 (n = 0-31) - ND8 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND9:1",
            "< \\brief [9:9] New Data 9 (n = 0-31) - ND9 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND10:1",
            "< \\brief [10:10] New Data 10 (n = 0-31) - ND10 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND11:1",
            "< \\brief [11:11] New Data 11 (n = 0-31) - ND11 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND12:1",
            "< \\brief [12:12] New Data 12 (n = 0-31) - ND12 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND13:1",
            "< \\brief [13:13] New Data 13 (n = 0-31) - ND13 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND14:1",
            "< \\brief [14:14] New Data 14 (n = 0-31) - ND14 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND15:1",
            "< \\brief [15:15] New Data 15 (n = 0-31) - ND15 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND16:1",
            "< \\brief [16:16] New Data 16 (n = 0-31) - ND16 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND17:1",
            "< \\brief [17:17] New Data 17 (n = 0-31) - ND17 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND18:1",
            "< \\brief [18:18] New Data 18 (n = 0-31) - ND18 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND19:1",
            "< \\brief [19:19] New Data 19 (n = 0-31) - ND19 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND20:1",
            "< \\brief [20:20] New Data 20 (n = 0-31) - ND20 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND21:1",
            "< \\brief [21:21] New Data 21 (n = 0-31) - ND21 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND22:1",
            "< \\brief [22:22] New Data 22 (n = 0-31) - ND22 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND23:1",
            "< \\brief [23:23] New Data 23 (n = 0-31) - ND23 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND24:1",
            "< \\brief [24:24] New Data 24 (n = 0-31) - ND24 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND25:1",
            "< \\brief [25:25] New Data 25 (n = 0-31) - ND25 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND26:1",
            "< \\brief [26:26] New Data 26 (n = 0-31) - ND26 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND27:1",
            "< \\brief [27:27] New Data 27 (n = 0-31) - ND27 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND28:1",
            "< \\brief [28:28] New Data 28 (n = 0-31) - ND28 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND29:1",
            "< \\brief [29:29] New Data 29 (n = 0-31) - ND29 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND30:1",
            "< \\brief [30:30] New Data 30 (n = 0-31) - ND30 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND31:1",
            "< \\brief [31:31] New Data 31 (n = 0-31) - ND31 (rh)"
        ]
    ],
    "Ifx_ERAY_NDAT2_Bits": [
        [
            "-",
            "\\brief New Data Register 2",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND32:1",
            "< \\brief [0:0] New Data 32 (n = 32-63) - ND32 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND33:1",
            "< \\brief [1:1] New Data 33 (n = 32-63) - ND33 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND34:1",
            "< \\brief [2:2] New Data 34 (n = 32-63) - ND34 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND35:1",
            "< \\brief [3:3] New Data 35 (n = 32-63) - ND35 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND36:1",
            "< \\brief [4:4] New Data 36 (n = 32-63) - ND36 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND37:1",
            "< \\brief [5:5] New Data 37 (n = 32-63) - ND37 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND38:1",
            "< \\brief [6:6] New Data 38 (n = 32-63) - ND38 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND39:1",
            "< \\brief [7:7] New Data 39 (n = 32-63) - ND39 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND40:1",
            "< \\brief [8:8] New Data 40 (n = 32-63) - ND40 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND41:1",
            "< \\brief [9:9] New Data 41 (n = 32-63) - ND41 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND42:1",
            "< \\brief [10:10] New Data 42 (n = 32-63) - ND42 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND43:1",
            "< \\brief [11:11] New Data 43 (n = 32-63) - ND43 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND44:1",
            "< \\brief [12:12] New Data 44 (n = 32-63) - ND44 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND45:1",
            "< \\brief [13:13] New Data 45 (n = 32-63) - ND45 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND46:1",
            "< \\brief [14:14] New Data 46 (n = 32-63) - ND46 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND47:1",
            "< \\brief [15:15] New Data 47 (n = 32-63) - ND47 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND48:1",
            "< \\brief [16:16] New Data 48 (n = 32-63) - ND48 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND49:1",
            "< \\brief [17:17] New Data 49 (n = 32-63) - ND49 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND50:1",
            "< \\brief [18:18] New Data 50 (n = 32-63) - ND50 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND51:1",
            "< \\brief [19:19] New Data 51 (n = 32-63) - ND51 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND52:1",
            "< \\brief [20:20] New Data 52 (n = 32-63) - ND52 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND53:1",
            "< \\brief [21:21] New Data 53 (n = 32-63) - ND53 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND54:1",
            "< \\brief [22:22] New Data 54 (n = 32-63) - ND54 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND55:1",
            "< \\brief [23:23] New Data 55 (n = 32-63) - ND55 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND56:1",
            "< \\brief [24:24] New Data 56 (n = 32-63) - ND56 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND57:1",
            "< \\brief [25:25] New Data 57 (n = 32-63) - ND57 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND58:1",
            "< \\brief [26:26] New Data 58 (n = 32-63) - ND58 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND59:1",
            "< \\brief [27:27] New Data 59 (n = 32-63) - ND59 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND60:1",
            "< \\brief [28:28] New Data 60 (n = 32-63) - ND60 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND61:1",
            "< \\brief [29:29] New Data 61 (n = 32-63) - ND61 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND62:1",
            "< \\brief [30:30] New Data 62 (n = 32-63) - ND62 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND63:1",
            "< \\brief [31:31] New Data 63 (n = 32-63) - ND63 (rh)"
        ]
    ],
    "Ifx_ERAY_NDAT3_Bits": [
        [
            "-",
            "\\brief New Data Register 3",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND64:1",
            "< \\brief [0:0] New Data 64 (n = 64-95) - ND64 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND65:1",
            "< \\brief [1:1] New Data 65 (n = 64-95) - ND65 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND66:1",
            "< \\brief [2:2] New Data 66 (n = 64-95) - ND66 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND67:1",
            "< \\brief [3:3] New Data 67 (n = 64-95) - ND67 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND68:1",
            "< \\brief [4:4] New Data 68 (n = 64-95) - ND68 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND69:1",
            "< \\brief [5:5] New Data 69 (n = 64-95) - ND69 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND70:1",
            "< \\brief [6:6] New Data 70 (n = 64-95) - ND70 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND71:1",
            "< \\brief [7:7] New Data 71 (n = 64-95) - ND71 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND72:1",
            "< \\brief [8:8] New Data 72 (n = 64-95) - ND72 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND73:1",
            "< \\brief [9:9] New Data 73 (n = 64-95) - ND73 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND74:1",
            "< \\brief [10:10] New Data 74 (n = 64-95) - ND74 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND75:1",
            "< \\brief [11:11] New Data 75 (n = 64-95) - ND75 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND76:1",
            "< \\brief [12:12] New Data 76 (n = 64-95) - ND76 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND77:1",
            "< \\brief [13:13] New Data 77 (n = 64-95) - ND77 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND78:1",
            "< \\brief [14:14] New Data 78 (n = 64-95) - ND78 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND79:1",
            "< \\brief [15:15] New Data 79 (n = 64-95) - ND79 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND80:1",
            "< \\brief [16:16] New Data 80 (n = 64-95) - ND80 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND81:1",
            "< \\brief [17:17] New Data 81 (n = 64-95) - ND81 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND82:1",
            "< \\brief [18:18] New Data 82 (n = 64-95) - ND82 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND83:1",
            "< \\brief [19:19] New Data 83 (n = 64-95) - ND83 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND84:1",
            "< \\brief [20:20] New Data 84 (n = 64-95) - ND84 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND85:1",
            "< \\brief [21:21] New Data 85 (n = 64-95) - ND85 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND86:1",
            "< \\brief [22:22] New Data 86 (n = 64-95) - ND86 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND87:1",
            "< \\brief [23:23] New Data 87 (n = 64-95) - ND87 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND88:1",
            "< \\brief [24:24] New Data 88 (n = 64-95) - ND88 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND89:1",
            "< \\brief [25:25] New Data 89 (n = 64-95) - ND89 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND90:1",
            "< \\brief [26:26] New Data 90 (n = 64-95) - ND90 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND91:1",
            "< \\brief [27:27] New Data 91 (n = 64-95) - ND91 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND92:1",
            "< \\brief [28:28] New Data 92 (n = 64-95) - ND92 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND93:1",
            "< \\brief [29:29] New Data 93 (n = 64-95) - ND93 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND94:1",
            "< \\brief [30:30] New Data 94 (n = 64-95) - ND94 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND95:1",
            "< \\brief [31:31] New Data 95 (n = 64-95) - ND95 (rh)"
        ]
    ],
    "Ifx_ERAY_NDAT4_Bits": [
        [
            "-",
            "\\brief New Data Register 4",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND96:1",
            "< \\brief [0:0] New Data 96 (n = 96-127) - ND96 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND97:1",
            "< \\brief [1:1] New Data 97 (n = 96-127) - ND97 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND98:1",
            "< \\brief [2:2] New Data 98 (n = 96-127) - ND98 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND99:1",
            "< \\brief [3:3] New Data 99 (n = 96-127) - ND99 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND100:1",
            "< \\brief [4:4] New Data 100 (n = 96-127) - ND100 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND101:1",
            "< \\brief [5:5] New Data 101 (n = 96-127) - ND101 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND102:1",
            "< \\brief [6:6] New Data 102 (n = 96-127) - ND102 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND103:1",
            "< \\brief [7:7] New Data 103 (n = 96-127) - ND103 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND104:1",
            "< \\brief [8:8] New Data 104 (n = 96-127) - ND104 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND105:1",
            "< \\brief [9:9] New Data 105 (n = 96-127) - ND105 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND106:1",
            "< \\brief [10:10] New Data 106 (n = 96-127) - ND106 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND107:1",
            "< \\brief [11:11] New Data 107 (n = 96-127) - ND107 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND108:1",
            "< \\brief [12:12] New Data 108 (n = 96-127) - ND108 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND109:1",
            "< \\brief [13:13] New Data 109 (n = 96-127) - ND109 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND110:1",
            "< \\brief [14:14] New Data 110 (n = 96-127) - ND110 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND111:1",
            "< \\brief [15:15] New Data 111 (n = 96-127) - ND111 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND112:1",
            "< \\brief [16:16] New Data 112 (n = 96-127) - ND112 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND113:1",
            "< \\brief [17:17] New Data 113 (n = 96-127) - ND113 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND114:1",
            "< \\brief [18:18] New Data 114 (n = 96-127) - ND114 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND115:1",
            "< \\brief [19:19] New Data 115 (n = 96-127) - ND115 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND116:1",
            "< \\brief [20:20] New Data 116 (n = 96-127) - ND116 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND117:1",
            "< \\brief [21:21] New Data 117 (n = 96-127) - ND117 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND118:1",
            "< \\brief [22:22] New Data 118 (n = 96-127) - ND118 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND119:1",
            "< \\brief [23:23] New Data 119 (n = 96-127) - ND119 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND120:1",
            "< \\brief [24:24] New Data 120 (n = 96-127) - ND120 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND121:1",
            "< \\brief [25:25] New Data 121 (n = 96-127) - ND121 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND122:1",
            "< \\brief [26:26] New Data 122 (n = 96-127) - ND122 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND123:1",
            "< \\brief [27:27] New Data 123 (n = 96-127) - ND123 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND124:1",
            "< \\brief [28:28] New Data 124 (n = 96-127) - ND124 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND125:1",
            "< \\brief [29:29] New Data 125 (n = 96-127) - ND125 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND126:1",
            "< \\brief [30:30] New Data 126 (n = 96-127) - ND126 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ND127:1",
            "< \\brief [31:31] New Data 127 (n = 96-127) - ND127 (rh)"
        ]
    ],
    "Ifx_ERAY_NDIC1_Bits": [
        [
            "-",
            "\\brief New Data Interrupt Control 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP0:1",
            "< \\brief [0:0] New Data Interrupt Pointer 0 (n = 0-31) - NDIP0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP1:1",
            "< \\brief [1:1] New Data Interrupt Pointer 1 (n = 0-31) - NDIP1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP2:1",
            "< \\brief [2:2] New Data Interrupt Pointer 2 (n = 0-31) - NDIP2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP3:1",
            "< \\brief [3:3] New Data Interrupt Pointer 3 (n = 0-31) - NDIP3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP4:1",
            "< \\brief [4:4] New Data Interrupt Pointer 4 (n = 0-31) - NDIP4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP5:1",
            "< \\brief [5:5] New Data Interrupt Pointer 5 (n = 0-31) - NDIP5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP6:1",
            "< \\brief [6:6] New Data Interrupt Pointer 6 (n = 0-31) - NDIP6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP7:1",
            "< \\brief [7:7] New Data Interrupt Pointer 7 (n = 0-31) - NDIP7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP8:1",
            "< \\brief [8:8] New Data Interrupt Pointer 8 (n = 0-31) - NDIP8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP9:1",
            "< \\brief [9:9] New Data Interrupt Pointer 9 (n = 0-31) - NDIP9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP10:1",
            "< \\brief [10:10] New Data Interrupt Pointer 10 (n = 0-31) - NDIP10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP11:1",
            "< \\brief [11:11] New Data Interrupt Pointer 11 (n = 0-31) - NDIP11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP12:1",
            "< \\brief [12:12] New Data Interrupt Pointer 12 (n = 0-31) - NDIP12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP13:1",
            "< \\brief [13:13] New Data Interrupt Pointer 13 (n = 0-31) - NDIP13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP14:1",
            "< \\brief [14:14] New Data Interrupt Pointer 14 (n = 0-31) - NDIP14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP15:1",
            "< \\brief [15:15] New Data Interrupt Pointer 15 (n = 0-31) - NDIP15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP16:1",
            "< \\brief [16:16] New Data Interrupt Pointer 16 (n = 0-31) - NDIP16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP17:1",
            "< \\brief [17:17] New Data Interrupt Pointer 17 (n = 0-31) - NDIP17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP18:1",
            "< \\brief [18:18] New Data Interrupt Pointer 18 (n = 0-31) - NDIP18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP19:1",
            "< \\brief [19:19] New Data Interrupt Pointer 19 (n = 0-31) - NDIP19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP20:1",
            "< \\brief [20:20] New Data Interrupt Pointer 20 (n = 0-31) - NDIP20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP21:1",
            "< \\brief [21:21] New Data Interrupt Pointer 21 (n = 0-31) - NDIP21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP22:1",
            "< \\brief [22:22] New Data Interrupt Pointer 22 (n = 0-31) - NDIP22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP23:1",
            "< \\brief [23:23] New Data Interrupt Pointer 23 (n = 0-31) - NDIP23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP24:1",
            "< \\brief [24:24] New Data Interrupt Pointer 24 (n = 0-31) - NDIP24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP25:1",
            "< \\brief [25:25] New Data Interrupt Pointer 25 (n = 0-31) - NDIP25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP26:1",
            "< \\brief [26:26] New Data Interrupt Pointer 26 (n = 0-31) - NDIP26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP27:1",
            "< \\brief [27:27] New Data Interrupt Pointer 27 (n = 0-31) - NDIP27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP28:1",
            "< \\brief [28:28] New Data Interrupt Pointer 28 (n = 0-31) - NDIP28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP29:1",
            "< \\brief [29:29] New Data Interrupt Pointer 29 (n = 0-31) - NDIP29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP30:1",
            "< \\brief [30:30] New Data Interrupt Pointer 30 (n = 0-31) - NDIP30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP31:1",
            "< \\brief [31:31] New Data Interrupt Pointer 31 (n = 0-31) - NDIP31 (rw)"
        ]
    ],
    "Ifx_ERAY_NDIC2_Bits": [
        [
            "-",
            "\\brief New Data Interrupt Control 2",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP32:1",
            "< \\brief [0:0] New Data Interrupt Pointer 32 (n = 32-63) - NDIP32 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP33:1",
            "< \\brief [1:1] New Data Interrupt Pointer 33 (n = 32-63) - NDIP33 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP34:1",
            "< \\brief [2:2] New Data Interrupt Pointer 34 (n = 32-63) - NDIP34 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP35:1",
            "< \\brief [3:3] New Data Interrupt Pointer 35 (n = 32-63) - NDIP35 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP36:1",
            "< \\brief [4:4] New Data Interrupt Pointer 36 (n = 32-63) - NDIP36 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP37:1",
            "< \\brief [5:5] New Data Interrupt Pointer 37 (n = 32-63) - NDIP37 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP38:1",
            "< \\brief [6:6] New Data Interrupt Pointer 38 (n = 32-63) - NDIP38 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP39:1",
            "< \\brief [7:7] New Data Interrupt Pointer 39 (n = 32-63) - NDIP39 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP40:1",
            "< \\brief [8:8] New Data Interrupt Pointer 40 (n = 32-63) - NDIP40 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP41:1",
            "< \\brief [9:9] New Data Interrupt Pointer 41 (n = 32-63) - NDIP41 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP42:1",
            "< \\brief [10:10] New Data Interrupt Pointer 42 (n = 32-63) - NDIP42 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP43:1",
            "< \\brief [11:11] New Data Interrupt Pointer 43 (n = 32-63) - NDIP43 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP44:1",
            "< \\brief [12:12] New Data Interrupt Pointer 44 (n = 32-63) - NDIP44 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP45:1",
            "< \\brief [13:13] New Data Interrupt Pointer 45 (n = 32-63) - NDIP45 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP46:1",
            "< \\brief [14:14] New Data Interrupt Pointer 46 (n = 32-63) - NDIP46 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP47:1",
            "< \\brief [15:15] New Data Interrupt Pointer 47 (n = 32-63) - NDIP47 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP48:1",
            "< \\brief [16:16] New Data Interrupt Pointer 48 (n = 32-63) - NDIP48 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP49:1",
            "< \\brief [17:17] New Data Interrupt Pointer 49 (n = 32-63) - NDIP49 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP50:1",
            "< \\brief [18:18] New Data Interrupt Pointer 50 (n = 32-63) - NDIP50 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP51:1",
            "< \\brief [19:19] New Data Interrupt Pointer 51 (n = 32-63) - NDIP51 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP52:1",
            "< \\brief [20:20] New Data Interrupt Pointer 52 (n = 32-63) - NDIP52 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP53:1",
            "< \\brief [21:21] New Data Interrupt Pointer 53 (n = 32-63) - NDIP53 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP54:1",
            "< \\brief [22:22] New Data Interrupt Pointer 54 (n = 32-63) - NDIP54 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP55:1",
            "< \\brief [23:23] New Data Interrupt Pointer 55 (n = 32-63) - NDIP55 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP56:1",
            "< \\brief [24:24] New Data Interrupt Pointer 56 (n = 32-63) - NDIP56 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP57:1",
            "< \\brief [25:25] New Data Interrupt Pointer 57 (n = 32-63) - NDIP57 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP58:1",
            "< \\brief [26:26] New Data Interrupt Pointer 58 (n = 32-63) - NDIP58 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP59:1",
            "< \\brief [27:27] New Data Interrupt Pointer 59 (n = 32-63) - NDIP59 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP60:1",
            "< \\brief [28:28] New Data Interrupt Pointer 60 (n = 32-63) - NDIP60 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP61:1",
            "< \\brief [29:29] New Data Interrupt Pointer 61 (n = 32-63) - NDIP61 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP62:1",
            "< \\brief [30:30] New Data Interrupt Pointer 62 (n = 32-63) - NDIP62 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP63:1",
            "< \\brief [31:31] New Data Interrupt Pointer 63 (n = 32-63) - NDIP63 (rw)"
        ]
    ],
    "Ifx_ERAY_NDIC3_Bits": [
        [
            "-",
            "\\brief New Data Interrupt Control 3",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP64:1",
            "< \\brief [0:0] New Data Interrupt Pointer 64 (n = 64-95) - NDIP64 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP65:1",
            "< \\brief [1:1] New Data Interrupt Pointer 65 (n = 64-95) - NDIP65 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP66:1",
            "< \\brief [2:2] New Data Interrupt Pointer 66 (n = 64-95) - NDIP66 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP67:1",
            "< \\brief [3:3] New Data Interrupt Pointer 67 (n = 64-95) - NDIP67 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP68:1",
            "< \\brief [4:4] New Data Interrupt Pointer 68 (n = 64-95) - NDIP68 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP69:1",
            "< \\brief [5:5] New Data Interrupt Pointer 69 (n = 64-95) - NDIP69 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP70:1",
            "< \\brief [6:6] New Data Interrupt Pointer 70 (n = 64-95) - NDIP70 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP71:1",
            "< \\brief [7:7] New Data Interrupt Pointer 71 (n = 64-95) - NDIP71 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP72:1",
            "< \\brief [8:8] New Data Interrupt Pointer 72 (n = 64-95) - NDIP72 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP73:1",
            "< \\brief [9:9] New Data Interrupt Pointer 73 (n = 64-95) - NDIP73 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP74:1",
            "< \\brief [10:10] New Data Interrupt Pointer 74 (n = 64-95) - NDIP74 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP75:1",
            "< \\brief [11:11] New Data Interrupt Pointer 75 (n = 64-95) - NDIP75 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP76:1",
            "< \\brief [12:12] New Data Interrupt Pointer 76 (n = 64-95) - NDIP76 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP77:1",
            "< \\brief [13:13] New Data Interrupt Pointer 77 (n = 64-95) - NDIP77 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP78:1",
            "< \\brief [14:14] New Data Interrupt Pointer 78 (n = 64-95) - NDIP78 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP79:1",
            "< \\brief [15:15] New Data Interrupt Pointer 79 (n = 64-95) - NDIP79 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP80:1",
            "< \\brief [16:16] New Data Interrupt Pointer 80 (n = 64-95) - NDIP80 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP81:1",
            "< \\brief [17:17] New Data Interrupt Pointer 81 (n = 64-95) - NDIP81 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP82:1",
            "< \\brief [18:18] New Data Interrupt Pointer 82 (n = 64-95) - NDIP82 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP83:1",
            "< \\brief [19:19] New Data Interrupt Pointer 83 (n = 64-95) - NDIP83 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP84:1",
            "< \\brief [20:20] New Data Interrupt Pointer 84 (n = 64-95) - NDIP84 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP85:1",
            "< \\brief [21:21] New Data Interrupt Pointer 85 (n = 64-95) - NDIP85 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP86:1",
            "< \\brief [22:22] New Data Interrupt Pointer 86 (n = 64-95) - NDIP86 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP87:1",
            "< \\brief [23:23] New Data Interrupt Pointer 87 (n = 64-95) - NDIP87 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP88:1",
            "< \\brief [24:24] New Data Interrupt Pointer 88 (n = 64-95) - NDIP88 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP89:1",
            "< \\brief [25:25] New Data Interrupt Pointer 89 (n = 64-95) - NDIP89 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP90:1",
            "< \\brief [26:26] New Data Interrupt Pointer 90 (n = 64-95) - NDIP90 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP91:1",
            "< \\brief [27:27] New Data Interrupt Pointer 91 (n = 64-95) - NDIP91 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP92:1",
            "< \\brief [28:28] New Data Interrupt Pointer 92 (n = 64-95) - NDIP92 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP93:1",
            "< \\brief [29:29] New Data Interrupt Pointer 93 (n = 64-95) - NDIP93 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP94:1",
            "< \\brief [30:30] New Data Interrupt Pointer 94 (n = 64-95) - NDIP94 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP95:1",
            "< \\brief [31:31] New Data Interrupt Pointer 95 (n = 64-95) - NDIP95 (rw)"
        ]
    ],
    "Ifx_ERAY_NDIC4_Bits": [
        [
            "-",
            "\\brief New Data Interrupt Control 4",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP96:1",
            "< \\brief [0:0] New Data Interrupt Pointer 96 (n = 96-127) - NDIP96 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP97:1",
            "< \\brief [1:1] New Data Interrupt Pointer 97 (n = 96-127) - NDIP97 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP98:1",
            "< \\brief [2:2] New Data Interrupt Pointer 98 (n = 96-127) - NDIP98 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP99:1",
            "< \\brief [3:3] New Data Interrupt Pointer 99 (n = 96-127) - NDIP99 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP100:1",
            "< \\brief [4:4] New Data Interrupt Pointer 100 (n = 96-127) - NDIP100 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP101:1",
            "< \\brief [5:5] New Data Interrupt Pointer 101 (n = 96-127) - NDIP101 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP102:1",
            "< \\brief [6:6] New Data Interrupt Pointer 102 (n = 96-127) - NDIP102 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP103:1",
            "< \\brief [7:7] New Data Interrupt Pointer 103 (n = 96-127) - NDIP103 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP104:1",
            "< \\brief [8:8] New Data Interrupt Pointer 104 (n = 96-127) - NDIP104 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP105:1",
            "< \\brief [9:9] New Data Interrupt Pointer 105 (n = 96-127) - NDIP105 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP106:1",
            "< \\brief [10:10] New Data Interrupt Pointer 106 (n = 96-127) - NDIP106 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP107:1",
            "< \\brief [11:11] New Data Interrupt Pointer 107 (n = 96-127) - NDIP107 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP108:1",
            "< \\brief [12:12] New Data Interrupt Pointer 108 (n = 96-127) - NDIP108 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP109:1",
            "< \\brief [13:13] New Data Interrupt Pointer 109 (n = 96-127) - NDIP109 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP110:1",
            "< \\brief [14:14] New Data Interrupt Pointer 110 (n = 96-127) - NDIP110 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP111:1",
            "< \\brief [15:15] New Data Interrupt Pointer 111 (n = 96-127) - NDIP111 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP112:1",
            "< \\brief [16:16] New Data Interrupt Pointer 112 (n = 96-127) - NDIP112 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP113:1",
            "< \\brief [17:17] New Data Interrupt Pointer 113 (n = 96-127) - NDIP113 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP114:1",
            "< \\brief [18:18] New Data Interrupt Pointer 114 (n = 96-127) - NDIP114 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP115:1",
            "< \\brief [19:19] New Data Interrupt Pointer 115 (n = 96-127) - NDIP115 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP116:1",
            "< \\brief [20:20] New Data Interrupt Pointer 116 (n = 96-127) - NDIP116 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP117:1",
            "< \\brief [21:21] New Data Interrupt Pointer 117 (n = 96-127) - NDIP117 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP118:1",
            "< \\brief [22:22] New Data Interrupt Pointer 118 (n = 96-127) - NDIP118 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP119:1",
            "< \\brief [23:23] New Data Interrupt Pointer 119 (n = 96-127) - NDIP119 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP120:1",
            "< \\brief [24:24] New Data Interrupt Pointer 120 (n = 96-127) - NDIP120 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP121:1",
            "< \\brief [25:25] New Data Interrupt Pointer 121 (n = 96-127) - NDIP121 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP122:1",
            "< \\brief [26:26] New Data Interrupt Pointer 122 (n = 96-127) - NDIP122 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP123:1",
            "< \\brief [27:27] New Data Interrupt Pointer 123 (n = 96-127) - NDIP123 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP124:1",
            "< \\brief [28:28] New Data Interrupt Pointer 124 (n = 96-127) - NDIP124 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP125:1",
            "< \\brief [29:29] New Data Interrupt Pointer 125 (n = 96-127) - NDIP125 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP126:1",
            "< \\brief [30:30] New Data Interrupt Pointer 126 (n = 96-127) - NDIP126 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIP127:1",
            "< \\brief [31:31] New Data Interrupt Pointer 127 (n = 96-127) - NDIP127 (rw)"
        ]
    ],
    "Ifx_ERAY_NEMC_Bits": [
        [
            "-",
            "\\brief NEM Configuration Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "NML:4",
            "< \\brief [3:0] Network Management Vector Length(gNetworkManagementVectorLength) - NML (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_NMV_Bits": [
        [
            "-",
            "\\brief Network Management Vector ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "NM:32",
            "< \\brief [31:0] Network Management Vector - NM (rh)"
        ]
    ],
    "Ifx_ERAY_OBCM_Bits": [
        [
            "-",
            "\\brief Output Buffer Command Mask",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RHSS:1",
            "< \\brief [0:0] Read Header Section Shadow - RHSS (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDSS:1",
            "< \\brief [1:1] Read Data Section Shadow - RDSS (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:14",
            "< \\brief [15:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RHSH:1",
            "< \\brief [16:16] Read Header Section Host - RHSH (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDSH:1",
            "< \\brief [17:17] Read Data Section Host - RDSH (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:14",
            "< \\brief [31:18] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_OBCR_Bits": [
        [
            "-",
            "\\brief Output Buffer Command Request",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "OBRS:7",
            "< \\brief [6:0] Output Buffer Request Shadow - OBRS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:1",
            "< \\brief [7:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "VIEW:1",
            "< \\brief [8:8] View Shadow Buffer - VIEW (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REQ:1",
            "< \\brief [9:9] Request Message RAM Transfer - REQ (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:5",
            "< \\brief [14:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "OBSYS:1",
            "< \\brief [15:15] Output Buffer Busy Shadow - OBSYS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OBRH:7",
            "< \\brief [22:16] Output Buffer Request Host - OBRH (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:9",
            "< \\brief [31:23] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_OCS_Bits": [
        [
            "-",
            "\\brief OCDS Control and Status",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:24",
            "< \\brief [23:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUS:4",
            "< \\brief [27:24] OCDS Suspend Control - SUS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUS_P:1",
            "< \\brief [28:28] SUS Write Protection - SUS_P (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUSSTA:1",
            "< \\brief [29:29] Suspend State - SUSSTA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_OCV_Bits": [
        [
            "-",
            "\\brief Offset Correction Value",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "OCV:19",
            "< \\brief [18:0] Offset Correction Value(vOffsetCorrection) - OCV (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:13",
            "< \\brief [31:19] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_OSID_Bits": [
        [
            "-",
            "\\brief Odd Sync ID Symbol Window ${n}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "OID:10",
            "< \\brief [9:0] Odd Sync ID(vsSyncIDListA,B odd) - OID (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:4",
            "< \\brief [13:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXOA:1",
            "< \\brief [14:14] Received Odd Sync ID on Channel A - RXOA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXOB:1",
            "< \\brief [15:15] Received Odd Sync ID on Channel B - RXOB (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_OTSS_Bits": [
        [
            "-",
            "\\brief OCDS Trigger Set Select",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "OTGB0:2",
            "< \\brief [1:0] Trigger Set for OTGB0 - OTGB0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:6",
            "< \\brief [7:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "OTGB1:2",
            "< \\brief [9:8] Trigger Set for OTGB1 - OTGB1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:6",
            "< \\brief [15:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "OTGB2:1",
            "< \\brief [16:16] Trigger Set for OTGB2 - OTGB2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:15",
            "< \\brief [31:17] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_PRTC1_Bits": [
        [
            "-",
            "\\brief PRT Configuration Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSST:4",
            "< \\brief [3:0] Transmission Start Sequence Transmitter(gdTSSTransmitter) - TSST (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CASM:7",
            "< \\brief [10:4] Collision Avoidance Symbol Maximum (gdCASRxLowMax) - CASM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:1",
            "< \\brief [11:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SPP:2",
            "< \\brief [13:12] Strobe Point Position - SPP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BRP:2",
            "< \\brief [15:14] Baud Rate Prescaler (gdSampleClockPeriod, pSamplePerMicrotick) - BRP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXW:9",
            "< \\brief [24:16] Wakeup Symbol Receive Window Length (gdWakeupSymbolRxWindow) - RXW (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_25:1",
            "< \\brief [25:25] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RWP:6",
            "< \\brief [31:26] Repetitions of Tx Wakeup Pattern (pWakeupPattern) - RWP (rw)"
        ]
    ],
    "Ifx_ERAY_PRTC2_Bits": [
        [
            "-",
            "\\brief PRT Configuration Register 2",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXI:6",
            "< \\brief [5:0] Wakeup Symbol Receive Idle(gdWakeupSymbolRxIdle) - RXI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:2",
            "< \\brief [7:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXL:6",
            "< \\brief [13:8] Wakeup Symbol Receive Low (gdWakeupSymbolRxLow) - RXL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:2",
            "< \\brief [15:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXI:8",
            "< \\brief [23:16] Wakeup Symbol Transmit Idle (gdWakeupSymbolTxIdle) - TXI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXL:6",
            "< \\brief [29:24] Wakeup Symbol Transmit Low (gdWakeupSymbolTxLow) - TXL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_RCV_Bits": [
        [
            "-",
            "\\brief Rate Correction Value",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RCV:12",
            "< \\brief [11:0] Rate Correction Value(vRateCorrection) - RCV (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:20",
            "< \\brief [31:12] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_RDDS_Bits": [
        [
            "-",
            "\\brief Read Data Section ${n}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MDRB0:8",
            "< \\brief [7:0] 32-Bit Word nn, Byte 0 - MDRB0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MDRB1:8",
            "< \\brief [15:8] 32-Bit Word nn, Byte 1 - MDRB1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MDRB2:8",
            "< \\brief [23:16] 32-Bit Word nn, Byte 2 - MDRB2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MDRB3:8",
            "< \\brief [31:24] 32-Bit Word nn, Byte 3 - MDRB3 (rh)"
        ]
    ],
    "Ifx_ERAY_RDHS1_Bits": [
        [
            "-",
            "\\brief Read Header Section 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "FID:11",
            "< \\brief [10:0] Frame ID - FID (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:5",
            "< \\brief [15:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CYC:7",
            "< \\brief [22:16] Cycle Code - CYC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:1",
            "< \\brief [23:23] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CHA:1",
            "< \\brief [24:24] Channel Filter Control A - CHA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CHB:1",
            "< \\brief [25:25] Channel Filter Control B - CHB (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFG:1",
            "< \\brief [26:26] Message Buffer Direction Configuration Bit - CFG (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PPIT:1",
            "< \\brief [27:27] Payload Preamble Indicator Transmit - PPIT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXM:1",
            "< \\brief [28:28] Transmission Mode - TXM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBI:1",
            "< \\brief [29:29] Message Buffer Service Request - MBI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_RDHS2_Bits": [
        [
            "-",
            "\\brief Read Header Section 2",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRC:11",
            "< \\brief [10:0] Header CRC(vRF!Header!HeaderCRC) - CRC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:5",
            "< \\brief [15:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PLC:7",
            "< \\brief [22:16] Payload Length Configured - PLC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:1",
            "< \\brief [23:23] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PLR:7",
            "< \\brief [30:24] Payload Length Received(vRF!Header!Length) - PLR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_RDHS3_Bits": [
        [
            "-",
            "\\brief Read Header Section 3",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DP:11",
            "< \\brief [10:0] Data Pointer - DP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:5",
            "< \\brief [15:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RCC:6",
            "< \\brief [21:16] Receive Cycle Count(vRF!Header!CycleCount) - RCC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:2",
            "< \\brief [23:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RCI:1",
            "< \\brief [24:24] Received on Channel Indicator(vSS!Channel) - RCI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SFI:1",
            "< \\brief [25:25] Startup Frame Indicator(vRF!Header!SuFIndicator) - SFI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SYN:1",
            "< \\brief [26:26] SYNC Frame Indicator(vRF!Header!SyFIndicator) - SYN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI:1",
            "< \\brief [27:27] NULL Frame Indicator(vRF!Header!NFIndicator) - NFI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PPI:1",
            "< \\brief [28:28] Payload Preamble Indicator(vRF!Header!PPIndicator) - PPI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:1",
            "< \\brief [29:29] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_SCV_Bits": [
        [
            "-",
            "\\brief Slot Counter Value",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCCA:11",
            "< \\brief [10:0] Slot Counter Channel A(vSlotCounter[A]) - SCCA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:5",
            "< \\brief [15:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCCB:11",
            "< \\brief [26:16] Slot Counter Channel B(vSlotCounter[B]) - SCCB (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:5",
            "< \\brief [31:27] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_SFS_Bits": [
        [
            "-",
            "\\brief SYNC Frame Status",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "VSAE:4",
            "< \\brief [3:0] Valid SYNC Frames Channel A, even communication cycle - VSAE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VSAO:4",
            "< \\brief [7:4] Valid SYNC Frames Channel A, odd communication cycle - VSAO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VSBE:4",
            "< \\brief [11:8] Valid SYNC Frames Channel B, even communication cycle - VSBE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VSBO:4",
            "< \\brief [15:12] Valid SYNC Frames Channel B, odd communication cycle - VSBO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOCS:1",
            "< \\brief [16:16] Missing Offset Correction Signal - MOCS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OCLR:1",
            "< \\brief [17:17] Offset Correction Limit Reached - OCLR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MRCS:1",
            "< \\brief [18:18] Missing Rate Correction Signal - MRCS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RCLR:1",
            "< \\brief [19:19] Rate Correction Limit Reached - RCLR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:12",
            "< \\brief [31:20] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_SIER_Bits": [
        [
            "-",
            "\\brief Status Service Request Enable Reset",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "WSTE:1",
            "< \\brief [0:0] Wakeup Status Service Request Enable - WSTE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CASE:1",
            "< \\brief [1:1] Collision Avoidance Symbol Service Request Enable - CASE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CYCSE:1",
            "< \\brief [2:2] Cycle Start Service Request Enable - CYCSE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXIE:1",
            "< \\brief [3:3] Transmit Service Request Enable - TXIE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIE:1",
            "< \\brief [4:4] Receive Service Request Enable - RXIE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RFNEE:1",
            "< \\brief [5:5] Receive FIFO Not Empty Service Request Enable - RFNEE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RFCLE:1",
            "< \\brief [6:6] Receive FIFO Critical Level Service Request Enable - RFCLE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NMVCE:1",
            "< \\brief [7:7] Network Management Vector Changed Service Request Enable - NMVCE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TI0E:1",
            "< \\brief [8:8] Timer Service Request 0 Enable - TI0E (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TI1E:1",
            "< \\brief [9:9] Timer Service Request 1 Enable - TI1E (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIBCE:1",
            "< \\brief [10:10] Transfer Input Buffer Completed Service Request Enable - TIBCE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TOBCE:1",
            "< \\brief [11:11] Transfer Output Buffer Completed Service Request Enable - TOBCE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SWEE:1",
            "< \\brief [12:12] Stop Watch Event Service Request Enable - SWEE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUCSE:1",
            "< \\brief [13:13] Startup Completed Successfully Service Request Enable - SUCSE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBSIE:1",
            "< \\brief [14:14] Message Buffer Status Service Request Enable - MBSIE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDSE:1",
            "< \\brief [15:15] Start of Dynamic Segment Service Request Enable - SDSE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WUPAE:1",
            "< \\brief [16:16] Wakeup Pattern Channel A Service Request Enable - WUPAE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MTSAE:1",
            "< \\brief [17:17] Media Access Test Symbol Channel A Service Request Enable - MTSAE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:6",
            "< \\brief [23:18] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "WUPBE:1",
            "< \\brief [24:24] Wakeup Pattern Channel B Service Request Enable - WUPBE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MTSBE:1",
            "< \\brief [25:25] Media Access Test Symbol Channel B Service Request Enable - MTSBE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:6",
            "< \\brief [31:26] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_SIES_Bits": [
        [
            "-",
            "\\brief Status Service Request Enable Set",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "WSTE:1",
            "< \\brief [0:0] Wakeup Status Service Request Enable - WSTE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CASE:1",
            "< \\brief [1:1] Collision Avoidance Symbol Service Request Enable - CASE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CYCSE:1",
            "< \\brief [2:2] Cycle Start Service Request Enable - CYCSE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXIE:1",
            "< \\brief [3:3] Transmit Service Request Enable - TXIE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIE:1",
            "< \\brief [4:4] Receive Service Request Enable - RXIE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RFNEE:1",
            "< \\brief [5:5] Receive FIFO Not Empty Service Request Enable - RFNEE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RFCLE:1",
            "< \\brief [6:6] Receive FIFO Critical Level Service Request Enable - RFCLE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NMVCE:1",
            "< \\brief [7:7] Network Management Vector Changed Service Request Enable - NMVCE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TI0E:1",
            "< \\brief [8:8] Timer Service Request 0 Enable - TI0E (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TI1E:1",
            "< \\brief [9:9] Timer Service Request 1 Enable - TI1E (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIBCE:1",
            "< \\brief [10:10] Transfer Input Buffer Completed Service Request Enable - TIBCE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TOBCE:1",
            "< \\brief [11:11] Transfer Output Buffer Completed Service Request Enable - TOBCE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SWEE:1",
            "< \\brief [12:12] Stop Watch Event Service Request Enable - SWEE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUCSE:1",
            "< \\brief [13:13] Startup Completed Successfully Service Request Enable - SUCSE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBSIE:1",
            "< \\brief [14:14] Message Buffer Status Service Request Enable - MBSIE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDSE:1",
            "< \\brief [15:15] Start of Dynamic Segment Service Request Enable - SDSE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WUPAE:1",
            "< \\brief [16:16] Wakeup Pattern Channel A Service Request Enable - WUPAE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MTSAE:1",
            "< \\brief [17:17] Media Access Test Symbol Channel A Service Request Enable - MTSAE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:6",
            "< \\brief [23:18] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "WUPBE:1",
            "< \\brief [24:24] Wakeup Pattern Channel B Service Request Enable - WUPBE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MTSBE:1",
            "< \\brief [25:25] Media Access Test Symbol Channel B Service Request Enable - MTSBE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:6",
            "< \\brief [31:26] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_SILS_Bits": [
        [
            "-",
            "\\brief Status Service Request Line Select",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "WSTL:1",
            "< \\brief [0:0] Wakeup Status Service Request Line - WSTL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CASL:1",
            "< \\brief [1:1] Collision Avoidance Symbol Service Request Line - CASL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CYCSL:1",
            "< \\brief [2:2] Cycle Start Service Request Line - CYCSL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXIL:1",
            "< \\brief [3:3] Transmit Service Request Line - TXIL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIL:1",
            "< \\brief [4:4] Receive Service Request Line - RXIL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RFNEL:1",
            "< \\brief [5:5] Receive FIFO Not Empty Service Request Line - RFNEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RFCLL:1",
            "< \\brief [6:6] Receive FIFO Critical Level Service Request Line - RFCLL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NMVCL:1",
            "< \\brief [7:7] Network Management Vector Changed Service Request Line - NMVCL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TI0L:1",
            "< \\brief [8:8] Timer Service Request 0 Line - TI0L (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TI1L:1",
            "< \\brief [9:9] Timer Service Request 1 Line - TI1L (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIBCL:1",
            "< \\brief [10:10] Transfer Input Buffer Completed Service Request Line - TIBCL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TOBCL:1",
            "< \\brief [11:11] Transfer Output Buffer Completed Service Request Line - TOBCL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SWEL:1",
            "< \\brief [12:12] Stop Watch Event Service Request Line - SWEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUCSL:1",
            "< \\brief [13:13] Startup Completed Successfully Service Request Line - SUCSL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBSIL:1",
            "< \\brief [14:14] Message Buffer Status Service Request Line - MBSIL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDSL:1",
            "< \\brief [15:15] Start of Dynamic Segment Service Request Line - SDSL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WUPAL:1",
            "< \\brief [16:16] Wakeup Pattern Channel A Service Request Line - WUPAL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MTSAL:1",
            "< \\brief [17:17] Media Access Test Symbol Channel A Service Request Line - MTSAL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:6",
            "< \\brief [23:18] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "WUPBL:1",
            "< \\brief [24:24] Wakeup Pattern Channel B Service Request Line - WUPBL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MTSBL:1",
            "< \\brief [25:25] Media Access Test Symbol Channel B Service Request Line - MTSBL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:6",
            "< \\brief [31:26] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_SIR_Bits": [
        [
            "-",
            "\\brief Status Service Request Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "WST:1",
            "< \\brief [0:0] Wakeup Status - WST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CAS:1",
            "< \\brief [1:1] Collision Avoidance Symbol - CAS (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CYCS:1",
            "< \\brief [2:2] Cycle Start Service Request - CYCS (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXI:1",
            "< \\brief [3:3] Transmit Service Request - TXI (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXI:1",
            "< \\brief [4:4] Receive Service Request - RXI (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RFNE:1",
            "< \\brief [5:5] Receive FIFO Not Empty - RFNE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RFCL:1",
            "< \\brief [6:6] Receive FIFO Critical Level - RFCL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NMVC:1",
            "< \\brief [7:7] Network Management Vector Changed - NMVC (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TI0:1",
            "< \\brief [8:8] Timer Service Request 0 - TI0 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TI1:1",
            "< \\brief [9:9] Timer Service Request 1 - TI1 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIBC:1",
            "< \\brief [10:10] Transfer Input Buffer Completed - TIBC (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TOBC:1",
            "< \\brief [11:11] Transfer Output Buffer Completed - TOBC (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SWE:1",
            "< \\brief [12:12] Stop Watch Event - SWE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUCS:1",
            "< \\brief [13:13] Startup Completed Successfully - SUCS (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBSI:1",
            "< \\brief [14:14] Message Buffer Status Service Request - MBSI (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDS:1",
            "< \\brief [15:15] Start of Dynamic Segment - SDS (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WUPA:1",
            "< \\brief [16:16] Wakeup Pattern Channel A - WUPA (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MTSA:1",
            "< \\brief [17:17] MTS Received on Channel A(vSS!ValidMTSA) - MTSA (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:6",
            "< \\brief [23:18] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "WUPB:1",
            "< \\brief [24:24] Wakeup Pattern Channel B - WUPB (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MTSB:1",
            "< \\brief [25:25] MTS Received on Channel B - MTSB (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:6",
            "< \\brief [31:26] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_STPW1_Bits": [
        [
            "-",
            "\\brief Stop Watch Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESWT:1",
            "< \\brief [0:0] Enable Stop Watch Trigger - ESWT (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SWMS:1",
            "< \\brief [1:1] Stop Watch Mode Select - SWMS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EDGE:1",
            "< \\brief [2:2] Stop Watch Trigger Edge Select - EDGE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SSWT:1",
            "< \\brief [3:3] Software Stop Watch Trigger - SSWT (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EETP:1",
            "< \\brief [4:4] Enable External Trigger Pin - EETP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EINT0:1",
            "< \\brief [5:5] Enable Service Request 0 Trigger - EINT0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EINT1:1",
            "< \\brief [6:6] Enable Service Request 1 Trigger - EINT1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:1",
            "< \\brief [7:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCCV:6",
            "< \\brief [13:8] Stopped Cycle Counter Value - SCCV (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:2",
            "< \\brief [15:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SMTV:14",
            "< \\brief [29:16] Stopped Macrotick Value - SMTV (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_STPW2_Bits": [
        [
            "-",
            "\\brief Stop Watch Register 2",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SSCVA:11",
            "< \\brief [10:0] Stop Watch Captured Slot Counter Value Channel A - SSCVA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:5",
            "< \\brief [15:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SSCVB:11",
            "< \\brief [26:16] Stop Watch Captured Slot Counter Value Channel B - SSCVB (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:5",
            "< \\brief [31:27] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_SUCC1_Bits": [
        [
            "-",
            "\\brief SUC Configuration Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CMD:4",
            "< \\brief [3:0] CHI Command Vector - CMD (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:3",
            "< \\brief [6:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PBSY:1",
            "< \\brief [7:7] POC Busy - PBSY (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXST:1",
            "< \\brief [8:8] Transmit Startup Frame in Key Slot  (pKeySlotUsedForStartup) - TXST (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXSY:1",
            "< \\brief [9:9] Transmit SYNC Frame in Key Slot (pKeySlotUsedForSync) - TXSY (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:1",
            "< \\brief [10:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CSA:5",
            "< \\brief [15:11] Cold Start Attempts (gColdStartAttempts) - CSA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PTA:5",
            "< \\brief [20:16] Passive to Active (pAllowPassiveToActive) - PTA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WUCS:1",
            "< \\brief [21:21] Wakeup Channel Select (pWakeupChannel) - WUCS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSM:1",
            "< \\brief [22:22] Transmission Slot Mode (pSingleSlotEnabled) - TSM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HCSE:1",
            "< \\brief [23:23] Halt due to Clock Sync Error (pAllowHaltDueToClock) - HCSE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MTSA:1",
            "< \\brief [24:24] Select Channel A for MTS Transmission - MTSA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MTSB:1",
            "< \\brief [25:25] Select Channel B for MTS Transmission - MTSB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CCHA:1",
            "< \\brief [26:26] Connected to Channel A (pChannels) - CCHA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CCHB:1",
            "< \\brief [27:27] Connected to Channel B (pChannels) - CCHB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_SUCC2_Bits": [
        [
            "-",
            "\\brief SUC Configuration Register 2",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "LT:21",
            "< \\brief [20:0] Listen Timeout(pdListenTimeout) - LT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:3",
            "< \\brief [23:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "LTN:4",
            "< \\brief [27:24] Listen Time-out Noise (gListenNoise - 1)  - LTN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_SUCC3_Bits": [
        [
            "-",
            "\\brief SUC Configuration Register 3",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "WCP:4",
            "< \\brief [3:0] Maximum Without Clock Correction Passive(gMaxWithoutClockCorrectionPassive) - WCP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WCF:4",
            "< \\brief [7:4] Maximum Without Clock Correction Fatal (gMaxWithoutClockCorrecti on Fatal) - WCF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_SWNIT_Bits": [
        [
            "-",
            "\\brief Symbol Window and Network Idle Time Status",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SESA:1",
            "< \\brief [0:0] Syntax Error in Symbol Window Channel A(vSS!SyntaxErrorA) - SESA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SBSA:1",
            "< \\brief [1:1] Slot Boundary Violation in Symbol Window Channel A(vSS!BViolationA) - SBSA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TCSA:1",
            "< \\brief [2:2] Transmission Conflict in Symbol Window Channel A(vSS!TxConflictA) - TCSA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SESB:1",
            "< \\brief [3:3] Syntax Error in Symbol Window Channel B(vSS!SyntaxErrorB) - SESB (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SBSB:1",
            "< \\brief [4:4] Slot Boundary Violation in Symbol Window Channel B(vSS!BViolationB) - SBSB (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TCSB:1",
            "< \\brief [5:5] Transmission Conflict in Symbol Window Channel B(vSS!TxConflictB) - TCSB (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MTSA:1",
            "< \\brief [6:6] MTS Received on Channel A(vSS!ValidMTSA) - MTSA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MTSB:1",
            "< \\brief [7:7] MTS Received on Channel B(vSS!ValidMTSB) - MTSB (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SENA:1",
            "< \\brief [8:8] Syntax Error during network idle time (NIT) Channel A(vSS!SyntaxErrorA) - SENA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SBNA:1",
            "< \\brief [9:9] Slot Boundary Violation during network idle time (NIT) Channel A(vSS!BViolationA) - SBNA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SENB:1",
            "< \\brief [10:10] Syntax Error during network idle time (NIT) Channel B(vSS!SyntaxErrorB) - SENB (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SBNB:1",
            "< \\brief [11:11] Slot Boundary Violation during network idle time (NIT) Channel B(vSS!BViolationB) - SBNB (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:20",
            "< \\brief [31:12] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_T0C_Bits": [
        [
            "-",
            "\\brief Timer 0 Configuration",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "T0RC:1",
            "< \\brief [0:0] Timer 0 Run Control - T0RC (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T0MS:1",
            "< \\brief [1:1] Timer 0 Mode Select - T0MS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:6",
            "< \\brief [7:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "T0CC:7",
            "< \\brief [14:8] Timer 0 Cycle Code - T0CC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "T0MO:14",
            "< \\brief [29:16] Timer 0 Macrotick Offset - T0MO (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_T1C_Bits": [
        [
            "-",
            "\\brief Timer 1 Configuration",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "T1RC:1",
            "< \\brief [0:0] Timer 1 Run Control - T1RC (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T1MS:1",
            "< \\brief [1:1] Timer 1 Mode Select - T1MS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:14",
            "< \\brief [15:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "T1MC:14",
            "< \\brief [29:16] Timer 1 Macrotick Count - T1MC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_TEST1_Bits": [
        [
            "-",
            "\\brief Test Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "WRTEN:1",
            "< \\brief [0:0] Write Test Register Enable - WRTEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ELBE:1",
            "< \\brief [1:1] External Loop Back Enable - ELBE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:2",
            "< \\brief [3:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TMC:2",
            "< \\brief [5:4] Test Multiplexer Control - TMC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:2",
            "< \\brief [7:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "AOA:1",
            "< \\brief [8:8] Activity on A - AOA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AOB:1",
            "< \\brief [9:9] Activity on B - AOB (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:6",
            "< \\brief [15:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXA:1",
            "< \\brief [16:16] Read Channel A Receive Pin - RXA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXB:1",
            "< \\brief [17:17] Read Channel B Receive Pin - RXB (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXA:1",
            "< \\brief [18:18] Read or Write to Channel A Transmit Pin - TXA (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXB:1",
            "< \\brief [19:19] Read or Write to Channel B Transmit Pin - TXB (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXENA:1",
            "< \\brief [20:20] Read or Write to Channel A Transmit Enable Pin - TXENA (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXENB:1",
            "< \\brief [21:21] Read or Write to Channel B Transmit Enable Pin - TXENB (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:2",
            "< \\brief [23:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CERA:4",
            "< \\brief [27:24] Coding Error Report Channel A - CERA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CERB:4",
            "< \\brief [31:28] Coding Error Report Channel B  - CERB (rh)"
        ]
    ],
    "Ifx_ERAY_TEST2_Bits": [
        [
            "-",
            "\\brief Test Register 2",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RS:3",
            "< \\brief [2:0] RAM Select - RS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:1",
            "< \\brief [3:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SSEL:3",
            "< \\brief [6:4] Segment Select - SSEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:7",
            "< \\brief [13:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "WRECC:1",
            "< \\brief [14:14] Write ECC Data Enable - WRECC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_TXRQ1_Bits": [
        [
            "-",
            "\\brief Transmission Request Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR0:1",
            "< \\brief [0:0] Transmission Request 0 (n = 0-31) - TXR0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR1:1",
            "< \\brief [1:1] Transmission Request 1 (n = 0-31) - TXR1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR2:1",
            "< \\brief [2:2] Transmission Request 2 (n = 0-31) - TXR2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR3:1",
            "< \\brief [3:3] Transmission Request 3 (n = 0-31) - TXR3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR4:1",
            "< \\brief [4:4] Transmission Request 4 (n = 0-31) - TXR4 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR5:1",
            "< \\brief [5:5] Transmission Request 5 (n = 0-31) - TXR5 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR6:1",
            "< \\brief [6:6] Transmission Request 6 (n = 0-31) - TXR6 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR7:1",
            "< \\brief [7:7] Transmission Request 7 (n = 0-31) - TXR7 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR8:1",
            "< \\brief [8:8] Transmission Request 8 (n = 0-31) - TXR8 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR9:1",
            "< \\brief [9:9] Transmission Request 9 (n = 0-31) - TXR9 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR10:1",
            "< \\brief [10:10] Transmission Request 10 (n = 0-31) - TXR10 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR11:1",
            "< \\brief [11:11] Transmission Request 11 (n = 0-31) - TXR11 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR12:1",
            "< \\brief [12:12] Transmission Request 12 (n = 0-31) - TXR12 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR13:1",
            "< \\brief [13:13] Transmission Request 13 (n = 0-31) - TXR13 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR14:1",
            "< \\brief [14:14] Transmission Request 14 (n = 0-31) - TXR14 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR15:1",
            "< \\brief [15:15] Transmission Request 15 (n = 0-31) - TXR15 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR16:1",
            "< \\brief [16:16] Transmission Request 16 (n = 0-31) - TXR16 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR17:1",
            "< \\brief [17:17] Transmission Request 17 (n = 0-31) - TXR17 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR18:1",
            "< \\brief [18:18] Transmission Request 18 (n = 0-31) - TXR18 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR19:1",
            "< \\brief [19:19] Transmission Request 19 (n = 0-31) - TXR19 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR20:1",
            "< \\brief [20:20] Transmission Request 20 (n = 0-31) - TXR20 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR21:1",
            "< \\brief [21:21] Transmission Request 21 (n = 0-31) - TXR21 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR22:1",
            "< \\brief [22:22] Transmission Request 22 (n = 0-31) - TXR22 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR23:1",
            "< \\brief [23:23] Transmission Request 23 (n = 0-31) - TXR23 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR24:1",
            "< \\brief [24:24] Transmission Request 24 (n = 0-31) - TXR24 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR25:1",
            "< \\brief [25:25] Transmission Request 25 (n = 0-31) - TXR25 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR26:1",
            "< \\brief [26:26] Transmission Request 26 (n = 0-31) - TXR26 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR27:1",
            "< \\brief [27:27] Transmission Request 27 (n = 0-31) - TXR27 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR28:1",
            "< \\brief [28:28] Transmission Request 28 (n = 0-31) - TXR28 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR29:1",
            "< \\brief [29:29] Transmission Request 29 (n = 0-31) - TXR29 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR30:1",
            "< \\brief [30:30] Transmission Request 30 (n = 0-31) - TXR30 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR31:1",
            "< \\brief [31:31] Transmission Request 31 (n = 0-31) - TXR31 (rh)"
        ]
    ],
    "Ifx_ERAY_TXRQ2_Bits": [
        [
            "-",
            "\\brief Transmission Request Register 2",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR32:1",
            "< \\brief [0:0] Transmission Request 32 (n = 32-63) - TXR32 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR33:1",
            "< \\brief [1:1] Transmission Request 33 (n = 32-63) - TXR33 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR34:1",
            "< \\brief [2:2] Transmission Request 34 (n = 32-63) - TXR34 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR35:1",
            "< \\brief [3:3] Transmission Request 35 (n = 32-63) - TXR35 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR36:1",
            "< \\brief [4:4] Transmission Request 36 (n = 32-63) - TXR36 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR37:1",
            "< \\brief [5:5] Transmission Request 37 (n = 32-63) - TXR37 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR38:1",
            "< \\brief [6:6] Transmission Request 38 (n = 32-63) - TXR38 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR39:1",
            "< \\brief [7:7] Transmission Request 39 (n = 32-63) - TXR39 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR40:1",
            "< \\brief [8:8] Transmission Request 40 (n = 32-63) - TXR40 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR41:1",
            "< \\brief [9:9] Transmission Request 41 (n = 32-63) - TXR41 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR42:1",
            "< \\brief [10:10] Transmission Request 42 (n = 32-63) - TXR42 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR43:1",
            "< \\brief [11:11] Transmission Request 43 (n = 32-63) - TXR43 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR44:1",
            "< \\brief [12:12] Transmission Request 44 (n = 32-63) - TXR44 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR45:1",
            "< \\brief [13:13] Transmission Request 45 (n = 32-63) - TXR45 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR46:1",
            "< \\brief [14:14] Transmission Request 46 (n = 32-63) - TXR46 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR47:1",
            "< \\brief [15:15] Transmission Request 47 (n = 32-63) - TXR47 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR48:1",
            "< \\brief [16:16] Transmission Request 48 (n = 32-63) - TXR48 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR49:1",
            "< \\brief [17:17] Transmission Request 49 (n = 32-63) - TXR49 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR50:1",
            "< \\brief [18:18] Transmission Request 50 (n = 32-63) - TXR50 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR51:1",
            "< \\brief [19:19] Transmission Request 51 (n = 32-63) - TXR51 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR52:1",
            "< \\brief [20:20] Transmission Request 52 (n = 32-63) - TXR52 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR53:1",
            "< \\brief [21:21] Transmission Request 53 (n = 32-63) - TXR53 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR54:1",
            "< \\brief [22:22] Transmission Request 54 (n = 32-63) - TXR54 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR55:1",
            "< \\brief [23:23] Transmission Request 55 (n = 32-63) - TXR55 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR56:1",
            "< \\brief [24:24] Transmission Request 56 (n = 32-63) - TXR56 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR57:1",
            "< \\brief [25:25] Transmission Request 57 (n = 32-63) - TXR57 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR58:1",
            "< \\brief [26:26] Transmission Request 58 (n = 32-63) - TXR58 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR59:1",
            "< \\brief [27:27] Transmission Request 59 (n = 32-63) - TXR59 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR60:1",
            "< \\brief [28:28] Transmission Request 60 (n = 32-63) - TXR60 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR61:1",
            "< \\brief [29:29] Transmission Request 61 (n = 32-63) - TXR61 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR62:1",
            "< \\brief [30:30] Transmission Request 62 (n = 32-63) - TXR62 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR63:1",
            "< \\brief [31:31] Transmission Request 63 (n = 32-63) - TXR63 (rh)"
        ]
    ],
    "Ifx_ERAY_TXRQ3_Bits": [
        [
            "-",
            "\\brief Transmission Request Register 3",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR64:1",
            "< \\brief [0:0] Transmission Request 64 (n = 64-95) - TXR64 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR65:1",
            "< \\brief [1:1] Transmission Request 65 (n = 64-95) - TXR65 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR66:1",
            "< \\brief [2:2] Transmission Request 66 (n = 64-95) - TXR66 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR67:1",
            "< \\brief [3:3] Transmission Request 67 (n = 64-95) - TXR67 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR68:1",
            "< \\brief [4:4] Transmission Request 68 (n = 64-95) - TXR68 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR69:1",
            "< \\brief [5:5] Transmission Request 69 (n = 64-95) - TXR69 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR70:1",
            "< \\brief [6:6] Transmission Request 70 (n = 64-95) - TXR70 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR71:1",
            "< \\brief [7:7] Transmission Request 71 (n = 64-95) - TXR71 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR72:1",
            "< \\brief [8:8] Transmission Request 72 (n = 64-95) - TXR72 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR73:1",
            "< \\brief [9:9] Transmission Request 73 (n = 64-95) - TXR73 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR74:1",
            "< \\brief [10:10] Transmission Request 74 (n = 64-95) - TXR74 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR75:1",
            "< \\brief [11:11] Transmission Request 75 (n = 64-95) - TXR75 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR76:1",
            "< \\brief [12:12] Transmission Request 76 (n = 64-95) - TXR76 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR77:1",
            "< \\brief [13:13] Transmission Request 77 (n = 64-95) - TXR77 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR78:1",
            "< \\brief [14:14] Transmission Request 78 (n = 64-95) - TXR78 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR79:1",
            "< \\brief [15:15] Transmission Request 79 (n = 64-95) - TXR79 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR80:1",
            "< \\brief [16:16] Transmission Request 80 (n = 64-95) - TXR80 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR81:1",
            "< \\brief [17:17] Transmission Request 81 (n = 64-95) - TXR81 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR82:1",
            "< \\brief [18:18] Transmission Request 82 (n = 64-95) - TXR82 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR83:1",
            "< \\brief [19:19] Transmission Request 83 (n = 64-95) - TXR83 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR84:1",
            "< \\brief [20:20] Transmission Request 84 (n = 64-95) - TXR84 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR85:1",
            "< \\brief [21:21] Transmission Request 85 (n = 64-95) - TXR85 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR86:1",
            "< \\brief [22:22] Transmission Request 86 (n = 64-95) - TXR86 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR87:1",
            "< \\brief [23:23] Transmission Request 87 (n = 64-95) - TXR87 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR88:1",
            "< \\brief [24:24] Transmission Request 88 (n = 64-95) - TXR88 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR89:1",
            "< \\brief [25:25] Transmission Request 89 (n = 64-95) - TXR89 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR90:1",
            "< \\brief [26:26] Transmission Request 90 (n = 64-95) - TXR90 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR91:1",
            "< \\brief [27:27] Transmission Request 91 (n = 64-95) - TXR91 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR92:1",
            "< \\brief [28:28] Transmission Request 92 (n = 64-95) - TXR92 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR93:1",
            "< \\brief [29:29] Transmission Request 93 (n = 64-95) - TXR93 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR94:1",
            "< \\brief [30:30] Transmission Request 94 (n = 64-95) - TXR94 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR95:1",
            "< \\brief [31:31] Transmission Request 95 (n = 64-95) - TXR95 (rh)"
        ]
    ],
    "Ifx_ERAY_TXRQ4_Bits": [
        [
            "-",
            "\\brief Transmission Request Register 4",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR96:1",
            "< \\brief [0:0] Transmission Request 96 (n = 96-127) - TXR96 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR97:1",
            "< \\brief [1:1] Transmission Request 97 (n = 96-127) - TXR97 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR98:1",
            "< \\brief [2:2] Transmission Request 98 (n = 96-127) - TXR98 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR99:1",
            "< \\brief [3:3] Transmission Request 99 (n = 96-127) - TXR99 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR100:1",
            "< \\brief [4:4] Transmission Request 100 (n = 96-127) - TXR100 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR101:1",
            "< \\brief [5:5] Transmission Request 101 (n = 96-127) - TXR101 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR102:1",
            "< \\brief [6:6] Transmission Request 102 (n = 96-127) - TXR102 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR103:1",
            "< \\brief [7:7] Transmission Request 103 (n = 96-127) - TXR103 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR104:1",
            "< \\brief [8:8] Transmission Request 104 (n = 96-127) - TXR104 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR105:1",
            "< \\brief [9:9] Transmission Request 105 (n = 96-127) - TXR105 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR106:1",
            "< \\brief [10:10] Transmission Request 106 (n = 96-127) - TXR106 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR107:1",
            "< \\brief [11:11] Transmission Request 107 (n = 96-127) - TXR107 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR108:1",
            "< \\brief [12:12] Transmission Request 108 (n = 96-127) - TXR108 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR109:1",
            "< \\brief [13:13] Transmission Request 109 (n = 96-127) - TXR109 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR110:1",
            "< \\brief [14:14] Transmission Request 110 (n = 96-127) - TXR110 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR111:1",
            "< \\brief [15:15] Transmission Request 111 (n = 96-127) - TXR111 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR112:1",
            "< \\brief [16:16] Transmission Request 112 (n = 96-127) - TXR112 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR113:1",
            "< \\brief [17:17] Transmission Request 113 (n = 96-127) - TXR113 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR114:1",
            "< \\brief [18:18] Transmission Request 114 (n = 96-127) - TXR114 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR115:1",
            "< \\brief [19:19] Transmission Request 115 (n = 96-127) - TXR115 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR116:1",
            "< \\brief [20:20] Transmission Request 116 (n = 96-127) - TXR116 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR117:1",
            "< \\brief [21:21] Transmission Request 117 (n = 96-127) - TXR117 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR118:1",
            "< \\brief [22:22] Transmission Request 118 (n = 96-127) - TXR118 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR119:1",
            "< \\brief [23:23] Transmission Request 119 (n = 96-127) - TXR119 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR120:1",
            "< \\brief [24:24] Transmission Request 120 (n = 96-127) - TXR120 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR121:1",
            "< \\brief [25:25] Transmission Request 121 (n = 96-127) - TXR121 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR122:1",
            "< \\brief [26:26] Transmission Request 122 (n = 96-127) - TXR122 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR123:1",
            "< \\brief [27:27] Transmission Request 123 (n = 96-127) - TXR123 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR124:1",
            "< \\brief [28:28] Transmission Request 124 (n = 96-127) - TXR124 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR125:1",
            "< \\brief [29:29] Transmission Request 125 (n = 96-127) - TXR125 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR126:1",
            "< \\brief [30:30] Transmission Request 126 (n = 96-127) - TXR126 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXR127:1",
            "< \\brief [31:31] Transmission Request 127 (n = 96-127) - TXR127 (rh)"
        ]
    ],
    "Ifx_ERAY_WRDS_Bits": [
        [
            "-",
            "\\brief Write Data Section ${n}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MDWB0:8",
            "< \\brief [7:0] 32-Bit Word nn, Byte 0 - MDWB0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MDWB1:8",
            "< \\brief [15:8] 32-Bit Word nn, Byte 1 - MDWB1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MDWB2:8",
            "< \\brief [23:16] 32-Bit Word nn, Byte 2 - MDWB2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MDWB3:8",
            "< \\brief [31:24] 32-Bit Word nn, Byte 3 - MDWB3 (rw)"
        ]
    ],
    "Ifx_ERAY_WRHS1_Bits": [
        [
            "-",
            "\\brief Write Header Section 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "FID:11",
            "< \\brief [10:0] Frame ID - FID (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:5",
            "< \\brief [15:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CYC:7",
            "< \\brief [22:16] Cycle Code - CYC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:1",
            "< \\brief [23:23] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CHA:1",
            "< \\brief [24:24] Channel Filter Control A - CHA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CHB:1",
            "< \\brief [25:25] Channel Filter Control B - CHB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFG:1",
            "< \\brief [26:26] Message Buffer Direction Configuration Bit - CFG (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PPIT:1",
            "< \\brief [27:27] Payload Preamble Indicator Transmit - PPIT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXM:1",
            "< \\brief [28:28] Transmission Mode - TXM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBI:1",
            "< \\brief [29:29] Message Buffer Service Request - MBI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_WRHS2_Bits": [
        [
            "-",
            "\\brief Write Header Section 2",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRC:11",
            "< \\brief [10:0] Header CRC(vRF!Header!HeaderCRC) - CRC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:5",
            "< \\brief [15:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PLC:7",
            "< \\brief [22:16] Payload Length Configured - PLC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:9",
            "< \\brief [31:23] \\internal Reserved"
        ]
    ],
    "Ifx_ERAY_WRHS3_Bits": [
        [
            "-",
            "\\brief Write Header Section 3",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DP:11",
            "< \\brief [10:0] Data Pointer - DP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:21",
            "< \\brief [31:11] \\internal Reserved"
        ]
    ],
    "struct _Ifx_ERAY": [
        [
            "-",
            "\\brief ERAY object",
            "-"
        ],
        [
            "Ifx_ERAY_CLC",
            "CLC",
            "< \\brief 0, Clock Control Register"
        ],
        [
            "Ifx_ERAY_CUST1",
            "CUST1",
            "< \\brief 4, Busy and Input Buffer Control Register"
        ],
        [
            "Ifx_ERAY_ID",
            "ID",
            "< \\brief 8, Module Identification Register"
        ],
        [
            "Ifx_ERAY_CUST3",
            "CUST3",
            "< \\brief C, Customer Interface Timeout Counter Register"
        ],
        [
            "Ifx_ERAY_TEST1",
            "TEST1",
            "< \\brief 10, Test Register 1"
        ],
        [
            "Ifx_ERAY_TEST2",
            "TEST2",
            "< \\brief 14, Test Register 2"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_18[4]",
            "< \\brief 18, \\internal Reserved"
        ],
        [
            "Ifx_ERAY_LCK",
            "LCK",
            "< \\brief 1C, Lock Register"
        ],
        [
            "Ifx_ERAY_EIR",
            "EIR",
            "< \\brief 20, Error Service Request Select Register"
        ],
        [
            "Ifx_ERAY_SIR",
            "SIR",
            "< \\brief 24, Status Service Request Register"
        ],
        [
            "Ifx_ERAY_EILS",
            "EILS",
            "< \\brief 28, Error Service Request Line Select"
        ],
        [
            "Ifx_ERAY_SILS",
            "SILS",
            "< \\brief 2C, Status Service Request Line Select"
        ],
        [
            "Ifx_ERAY_EIES",
            "EIES",
            "< \\brief 30, Error Service Request Enable Set"
        ],
        [
            "Ifx_ERAY_EIER",
            "EIER",
            "< \\brief 34, Error Service Request Enable Reset"
        ],
        [
            "Ifx_ERAY_SIES",
            "SIES",
            "< \\brief 38, Status Service Request Enable Set"
        ],
        [
            "Ifx_ERAY_SIER",
            "SIER",
            "< \\brief 3C, Status Service Request Enable Reset"
        ],
        [
            "Ifx_ERAY_ILE",
            "ILE",
            "< \\brief 40, Service Request Line Enable"
        ],
        [
            "Ifx_ERAY_T0C",
            "T0C",
            "< \\brief 44, Timer 0 Configuration"
        ],
        [
            "Ifx_ERAY_T1C",
            "T1C",
            "< \\brief 48, Timer 1 Configuration"
        ],
        [
            "Ifx_ERAY_STPW1",
            "STPW1",
            "< \\brief 4C, Stop Watch Register 1"
        ],
        [
            "Ifx_ERAY_STPW2",
            "STPW2",
            "< \\brief 50, Stop Watch Register 2"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_54[44]",
            "< \\brief 54, \\internal Reserved"
        ],
        [
            "Ifx_ERAY_SUCC1",
            "SUCC1",
            "< \\brief 80, SUC Configuration Register 1"
        ],
        [
            "Ifx_ERAY_SUCC2",
            "SUCC2",
            "< \\brief 84, SUC Configuration Register 2"
        ],
        [
            "Ifx_ERAY_SUCC3",
            "SUCC3",
            "< \\brief 88, SUC Configuration Register 3"
        ],
        [
            "Ifx_ERAY_NEMC",
            "NEMC",
            "< \\brief 8C, NEM Configuration Register"
        ],
        [
            "Ifx_ERAY_PRTC1",
            "PRTC1",
            "< \\brief 90, PRT Configuration Register 1"
        ],
        [
            "Ifx_ERAY_PRTC2",
            "PRTC2",
            "< \\brief 94, PRT Configuration Register 2"
        ],
        [
            "Ifx_ERAY_MHDC",
            "MHDC",
            "< \\brief 98, MHD Configuration Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_9C[4]",
            "< \\brief 9C, \\internal Reserved"
        ],
        [
            "Ifx_ERAY_GTUC01",
            "GTUC01",
            "< \\brief A0, GTU Configuration Register 1"
        ],
        [
            "Ifx_ERAY_GTUC02",
            "GTUC02",
            "< \\brief A4, GTU Configuration Register 2"
        ],
        [
            "Ifx_ERAY_GTUC03",
            "GTUC03",
            "< \\brief A8, GTU Configuration Register 3"
        ],
        [
            "Ifx_ERAY_GTUC04",
            "GTUC04",
            "< \\brief AC, GTU Configuration Register 4"
        ],
        [
            "Ifx_ERAY_GTUC05",
            "GTUC05",
            "< \\brief B0, GTU Configuration Register 5"
        ],
        [
            "Ifx_ERAY_GTUC06",
            "GTUC06",
            "< \\brief B4, GTU Configuration Register 6"
        ],
        [
            "Ifx_ERAY_GTUC07",
            "GTUC07",
            "< \\brief B8, GTU Configuration Register 7"
        ],
        [
            "Ifx_ERAY_GTUC08",
            "GTUC08",
            "< \\brief BC, GTU Configuration Register 8"
        ],
        [
            "Ifx_ERAY_GTUC09",
            "GTUC09",
            "< \\brief C0, GTU Configuration Register 9"
        ],
        [
            "Ifx_ERAY_GTUC10",
            "GTUC10",
            "< \\brief C4, GTU Configuration Register 10"
        ],
        [
            "Ifx_ERAY_GTUC11",
            "GTUC11",
            "< \\brief C8, GTU Configuration Register 11"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_CC[52]",
            "< \\brief CC, \\internal Reserved"
        ],
        [
            "Ifx_ERAY_CCSV",
            "CCSV",
            "< \\brief 100, Communication Controller Status Vector"
        ],
        [
            "Ifx_ERAY_CCEV",
            "CCEV",
            "< \\brief 104, Communication Controller Error Vector"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_108[8]",
            "< \\brief 108, \\internal Reserved"
        ],
        [
            "Ifx_ERAY_SCV",
            "SCV",
            "< \\brief 110, Slot Counter Value"
        ],
        [
            "Ifx_ERAY_MTCCV",
            "MTCCV",
            "< \\brief 114, Macrotick and Cycle Counter Value"
        ],
        [
            "Ifx_ERAY_RCV",
            "RCV",
            "< \\brief 118, Rate Correction Value"
        ],
        [
            "Ifx_ERAY_OCV",
            "OCV",
            "< \\brief 11C, Offset Correction Value"
        ],
        [
            "Ifx_ERAY_SFS",
            "SFS",
            "< \\brief 120, SYNC Frame Status"
        ],
        [
            "Ifx_ERAY_SWNIT",
            "SWNIT",
            "< \\brief 124, Symbol Window and Network Idle Time Status"
        ],
        [
            "Ifx_ERAY_ACS",
            "ACS",
            "< \\brief 128, Aggregated Channel Status"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_12C[4]",
            "< \\brief 12C, \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_ACCEN0_Bits": [
        [
            "-",
            "\\brief Access Enable Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw)"
        ]
    ],
    "Ifx_EVADC_ACCPROT0_Bits": [
        [
            "-",
            "\\brief Access Protection Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "APCP:4",
            "< \\brief [3:0] Access Protection Channel Control, Primary Groups (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:4",
            "< \\brief [7:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "APCS:4",
            "< \\brief [11:8] Access Protection Channel Control, Secondary Groups (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "APIP:4",
            "< \\brief [19:16] Access Protection Initialization, Primary Groups (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:4",
            "< \\brief [23:20] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "APIS:4",
            "< \\brief [27:24] Access Protection Initialization, Secondary Groups (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_ACCPROT1_Bits": [
        [
            "-",
            "\\brief Access Protection Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "APSP:4",
            "< \\brief [3:0] Access Protection Service Request, Primary Groups (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:4",
            "< \\brief [7:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "APSS:4",
            "< \\brief [11:8] Access Protection Service Request, Secondary Groups (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "APRP:4",
            "< \\brief [19:16] Access Protection Result Registers, Primary Groups (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:4",
            "< \\brief [23:20] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "APRS:4",
            "< \\brief [27:24] Access Protection Result Registers, Secondary Groups (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_ACCPROT2_Bits": [
        [
            "-",
            "\\brief Access Protection Register 2",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "APF:4",
            "< \\brief [3:0] Access Protection Fast Compare Channels (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:12",
            "< \\brief [15:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "APGC:1",
            "< \\brief [16:16] Access Protection Global Configuration - APGC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "APEM:1",
            "< \\brief [17:17] Access Protection External Multiplexer - APEM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "APTF:1",
            "< \\brief [18:18] Access Protection Test Function - APTF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:13",
            "< \\brief [31:19] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_CLC_Bits": [
        [
            "-",
            "\\brief Clock Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISR:1",
            "< \\brief [0:0] Module Disable Request Bit - DISR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISS:1",
            "< \\brief [1:1] Module Disable Status Bit - DISS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EDIS:1",
            "< \\brief [3:3] Sleep Mode Enable Control - EDIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_EMUXSEL_Bits": [
        [
            "-",
            "\\brief External Multiplexer Interface Select Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EMUXGRP0:4",
            "< \\brief [3:0] External Multiplexer Group for Interface 0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EMUXGRP1:4",
            "< \\brief [7:4] External Multiplexer Group for Interface 1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_FC_FCBFL_Bits": [
        [
            "-",
            "\\brief Boundary Flag Register, FC Channel ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "BFL:1",
            "< \\brief [0:0] Boundary Flag - BFL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:3",
            "< \\brief [3:1] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "BFA:1",
            "< \\brief [4:4] Boundary Flag Activation Select - BFA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:3",
            "< \\brief [7:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "BFI:1",
            "< \\brief [8:8] Boundary Flag Inversion Control - BFI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:3",
            "< \\brief [11:9] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "BFS:2",
            "< \\brief [13:12] Boundary Flag Software Control - BFS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:2",
            "< \\brief [15:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "BFM:1",
            "< \\brief [16:16] Boundary Flag Mode Control - BFM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BFV:1",
            "< \\brief [17:17] Boundary Flag Value - BFV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:6",
            "< \\brief [23:18] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "BFLNP:4",
            "< \\brief [27:24] Boundary Flag Node Pointer (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FCR:1",
            "< \\brief [28:28] Fast Compare Result - FCR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:2",
            "< \\brief [30:29] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "VF:1",
            "< \\brief [31:31] Valid Flag - VF (rh)"
        ]
    ],
    "Ifx_EVADC_FC_FCCTRL_Bits": [
        [
            "-",
            "\\brief Fast Compare Control Register, FC Channel ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "STCF:5",
            "< \\brief [4:0] Sample Time Control for Fast Comparisons - STCF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RPE:1",
            "< \\brief [5:5] Reference Precharge Enable - RPE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AIPF:2",
            "< \\brief [7:6] Analog Input Precharge Enable for Fast Comparisons - AIPF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CHEVMODE:2",
            "< \\brief [9:8] Channel Event Mode - CHEVMODE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DIVA:5",
            "< \\brief [14:10] Divider Factor for the Analog Internal Clock - DIVA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPWC:1",
            "< \\brief [15:15] Write Control for Control Parameters - CPWC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "XTSEL:4",
            "< \\brief [19:16] External Trigger Input Selection - XTSEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "XTLVL:1",
            "< \\brief [20:20] External Trigger Level - XTLVL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "XTMODE:2",
            "< \\brief [22:21] Trigger Operating Mode - XTMODE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "XTPOL:1",
            "< \\brief [23:23] External Trigger Polarity - XTPOL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "GTMODE:2",
            "< \\brief [25:24] Gate Operating Mode - GTMODE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FCCHNR:5",
            "< \\brief [30:26] Fast Compare Channel: Cannel Number - FCCHNR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "XTWC:1",
            "< \\brief [31:31] Write Control for Trigger/Gate Configuration - XTWC (w)"
        ]
    ],
    "Ifx_EVADC_FC_FCHYST_Bits": [
        [
            "-",
            "\\brief Fast Comp. Hysteresis Register, FC Channel ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:2",
            "< \\brief [1:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DELTAMINUS:10",
            "< \\brief [11:2] Lower Delta Value - DELTAMINUS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:6",
            "< \\brief [17:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DELTAPLUS:10",
            "< \\brief [27:18] Upper Delta Value - DELTAPLUS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_FC_FCM_Bits": [
        [
            "-",
            "\\brief Fast Compare Mode Register, FC Channel ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RUNCOMP:2",
            "< \\brief [1:0] Run Control for Compare Channel - RUNCOMP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RUNRAMP:2",
            "< \\brief [3:2] Run Control for Ramp - RUNRAMP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FCRDIR:1",
            "< \\brief [4:4] Fast Compare Ramp Direction - FCRDIR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ANON:1",
            "< \\brief [5:5] Analog Converter Control - ANON (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ACSD:2",
            "< \\brief [7:6] Analog Clock Synchronization Delay - ACSD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FCTRIV:8",
            "< \\brief [15:8] Fast Compare Trigger Interval - FCTRIV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SRG:2",
            "< \\brief [17:16] Service Request Generation - SRG (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AUE:2",
            "< \\brief [19:18] Automatic Update Enable - AUE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SSE:1",
            "< \\brief [20:20] Sample Synchronization Enable - SSE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FCMWC:1",
            "< \\brief [21:21] Write Control for Fast Compare Mode Configuration - FCMWC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FCREF:10",
            "< \\brief [31:22] Fast Compare Reference Value - FCREF (rwh)"
        ]
    ],
    "Ifx_EVADC_FC_FCRAMP0_Bits": [
        [
            "-",
            "\\brief Fast Compare Ramp Register 0, FC Channel ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "FCRCOMPA:10",
            "< \\brief [9:0] Fast Compare Ramp Compare Value A - FCRCOMPA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:6",
            "< \\brief [15:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FCRSTEP:8",
            "< \\brief [23:16] Fast Compare Ramp Step Width - FCRSTEP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:7",
            "< \\brief [30:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FSWC:1",
            "< \\brief [31:31] Write Control for Fast Compare Stepwidth - FSWC (w)"
        ]
    ],
    "Ifx_EVADC_FC_FCRAMP1_Bits": [
        [
            "-",
            "\\brief Fast Compare Ramp Register 1, FC Channel ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "FCRCOMPB:10",
            "< \\brief [9:0] Fast Compare Ramp Compare Value B - FCRCOMPB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:22",
            "< \\brief [31:10] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_GLOBCFG_Bits": [
        [
            "-",
            "\\brief Global Configuration Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:12",
            "< \\brief [11:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "USC:1",
            "< \\brief [12:12] Unsynchronized Clock Generation - USC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUPLEV:2",
            "< \\brief [14:13] Supply Voltage Level - SUPLEV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPWC:1",
            "< \\brief [15:15] Write Control for Control Parameters - CPWC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:15",
            "< \\brief [30:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUCAL:1",
            "< \\brief [31:31] Start-Up Calibration - SUCAL (w)"
        ]
    ],
    "Ifx_EVADC_GLOB_BOUND_Bits": [
        [
            "-",
            "\\brief Global Boundary Select Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "BOUNDARY0:12",
            "< \\brief [11:0] Boundary Value 0 for Limit Checking - BOUNDARY0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "BOUNDARY1:12",
            "< \\brief [27:16] Boundary Value 1 for Limit Checking - BOUNDARY1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_GLOB_EFLAG_Bits": [
        [
            "-",
            "\\brief Global Event Flag Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:8",
            "< \\brief [7:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "REVGLB:1",
            "< \\brief [8:8] Global Result Event - REVGLB (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:15",
            "< \\brief [23:9] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "REVGLBCLR:1",
            "< \\brief [24:24] Clear Global Result Event - REVGLBCLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_25:7",
            "< \\brief [31:25] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_GLOB_EVNP_Bits": [
        [
            "-",
            "\\brief Global Event Node Pointer Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:16",
            "< \\brief [15:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV0NP:4",
            "< \\brief [19:16] Service Request Node Pointer Global Result (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:12",
            "< \\brief [31:20] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_GLOB_ICLASS_Bits": [
        [
            "-",
            "\\brief Input Class Register ${i}, Global",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "STCS:5",
            "< \\brief [4:0] Sample Time Control for Standard Conversions - STCS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:1",
            "< \\brief [5:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "AIPS:2",
            "< \\brief [7:6] Analog Input Precharge Control for Standard Conversions - AIPS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CMS:2",
            "< \\brief [9:8] Conversion Mode for Standard Conversions - CMS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SESPS:1",
            "< \\brief [10:10] Spread Early Sample Point for Standard Conversions - SESPS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:5",
            "< \\brief [15:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "STCE:5",
            "< \\brief [20:16] Sample Time Control for EMUX Conversions - STCE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:1",
            "< \\brief [21:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "AIPE:2",
            "< \\brief [23:22] Analog Input Precharge Control for EMUX Conversions - AIPE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CME:2",
            "< \\brief [25:24] Conversion Mode for EMUX Conversions - CME (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SESPE:1",
            "< \\brief [26:26] Spread Early Sample Point for EMUX Conversions - SESPE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:5",
            "< \\brief [31:27] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_GLOB_RCR_Bits": [
        [
            "-",
            "\\brief Global Result Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:16",
            "< \\brief [15:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DRCTR:4",
            "< \\brief [19:16] Data Reduction Control - DRCTR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:4",
            "< \\brief [23:20] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "WFR:1",
            "< \\brief [24:24] Wait-for-Read Mode Enable - WFR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_25:6",
            "< \\brief [30:25] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SRGEN:1",
            "< \\brief [31:31] Service Request Generation Enable - SRGEN (rw)"
        ]
    ],
    "Ifx_EVADC_GLOB_RES_Bits": [
        [
            "-",
            "\\brief Global Result Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RESULT:16",
            "< \\brief [15:0] Result of most recent conversion - RESULT (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "GNR:4",
            "< \\brief [19:16] Group Number - GNR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CHNR:5",
            "< \\brief [24:20] Channel Number - CHNR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EMUX:3",
            "< \\brief [27:25] External Multiplexer Setting - EMUX (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRS:2",
            "< \\brief [29:28] Converted Request Source - CRS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:1",
            "< \\brief [30:30] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "VF:1",
            "< \\brief [31:31] Valid Flag - VF (rwh)"
        ]
    ],
    "Ifx_EVADC_GLOB_RESD_Bits": [
        [
            "-",
            "\\brief Global Result Register, Debug",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RESULT:16",
            "< \\brief [15:0] Result of most recent conversion - RESULT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "GNR:4",
            "< \\brief [19:16] Group Number - GNR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CHNR:5",
            "< \\brief [24:20] Channel Number - CHNR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EMUX:3",
            "< \\brief [27:25] External Multiplexer Setting - EMUX (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRS:2",
            "< \\brief [29:28] Converted Request Source - CRS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:1",
            "< \\brief [30:30] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "VF:1",
            "< \\brief [31:31] Valid Flag - VF (rh)"
        ]
    ],
    "Ifx_EVADC_GLOB_TE_Bits": [
        [
            "-",
            "\\brief Global Test Enable Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TFEP:4",
            "< \\brief [3:0] Test Function Enable, Primary Groups (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:4",
            "< \\brief [7:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TFES:4",
            "< \\brief [11:8] Test Function Enable, Secondary Groups (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:20",
            "< \\brief [31:12] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_GLOB_TF_Bits": [
        [
            "-",
            "\\brief Global Test Functions Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CDCH:4",
            "< \\brief [3:0] Conversion Diagnostics Channel - CDCH (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CDGR:4",
            "< \\brief [7:4] Conversion Diagnostics Group - CDGR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CDEN:1",
            "< \\brief [8:8] Converter Diagnostics Enable - CDEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CDSEL:2",
            "< \\brief [10:9] Converter Diagnostics Pull-Devices Select - CDSEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:4",
            "< \\brief [14:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CDWC:1",
            "< \\brief [15:15] Write Control for Conversion Diagnostics - CDWC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDD:1",
            "< \\brief [16:16] Pull-Down Diagnostics Enable - PDD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MDPD:1",
            "< \\brief [17:17] Multiplexer Diagnostics Pull-Down-Devices Enable (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MDPU:1",
            "< \\brief [18:18] Multiplexer Diagnostics Pull-Up-Devices Enable (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:4",
            "< \\brief [22:19] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MDWC:1",
            "< \\brief [23:23] Write Control for Multiplexer Diagnostics - MDWC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_G_ALIAS_Bits": [
        [
            "-",
            "\\brief Alias Register, Group ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ALIAS0:5",
            "< \\brief [4:0] Alias Value for CH0 Conversion Requests - ALIAS0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:3",
            "< \\brief [7:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ALIAS1:5",
            "< \\brief [12:8] Alias Value for CH1 Conversion Requests - ALIAS1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:19",
            "< \\brief [31:13] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_G_ANCFG_Bits": [
        [
            "-",
            "\\brief Analog Fct. Config. Register, Group ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPE:1",
            "< \\brief [0:0] Idle Precharge Enable - IPE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BE:1",
            "< \\brief [1:1] Input Buffer Enable - BE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RPE:1",
            "< \\brief [2:2] Reference Precharge Enable - RPE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RPC:1",
            "< \\brief [3:3] Reference Precharge Control - RPC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CALSTC:2",
            "< \\brief [5:4] Calibration Sample Time Control - CALSTC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DPCAL:1",
            "< \\brief [6:6] Disable Post-Calibration - DPCAL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:9",
            "< \\brief [15:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ACSD:3",
            "< \\brief [18:16] Analog Clock Synchronization Delay - ACSD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SSE:1",
            "< \\brief [19:19] Sample Synchronization Enable - SSE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DIVA:5",
            "< \\brief [24:20] Divider Factor for the Analog Internal Clock - DIVA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DCMSB:1",
            "< \\brief [25:25] Double Clock for the MSB Conversion - DCMSB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:6",
            "< \\brief [31:26] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_G_ARBCFG_Bits": [
        [
            "-",
            "\\brief Arbitration Config. Register, Group ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ANONC:2",
            "< \\brief [1:0] Analog Converter Control - ANONC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:14",
            "< \\brief [15:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ANONS:2",
            "< \\brief [17:16] Analog Converter Control Status - ANONS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CSRC:2",
            "< \\brief [19:18] Currently Converted Request Source - CSRC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CHNR:5",
            "< \\brief [24:20] Channel Number - CHNR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SYNRUN:1",
            "< \\brief [25:25] Synchronous Conversion Running - SYNRUN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:2",
            "< \\brief [27:26] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CAL:1",
            "< \\brief [28:28] Start-Up Calibration Active Indication - CAL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:1",
            "< \\brief [29:29] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "BUSY:1",
            "< \\brief [30:30] Converter Busy Flag - BUSY (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SAMPLE:1",
            "< \\brief [31:31] Sample Phase Flag - SAMPLE (rh)"
        ]
    ],
    "Ifx_EVADC_G_ARBPR_Bits": [
        [
            "-",
            "\\brief Arbitration Priority Register, Group ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PRIO0:2",
            "< \\brief [1:0] Priority of Request Source i (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CSM0:1",
            "< \\brief [3:3] Conversion Start Mode of Request Source 0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PRIO1:2",
            "< \\brief [5:4] Priority of Request Source i (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:1",
            "< \\brief [6:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CSM1:1",
            "< \\brief [7:7] Conversion Start Mode of Request Source 1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PRIO2:2",
            "< \\brief [9:8] Priority of Request Source i (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:1",
            "< \\brief [10:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CSM2:1",
            "< \\brief [11:11] Conversion Start Mode of Request Source 2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:12",
            "< \\brief [23:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ASEN0:1",
            "< \\brief [24:24] Arbitration Source Input 0 Enable (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ASEN1:1",
            "< \\brief [25:25] Arbitration Source Input 1 Enable (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ASEN2:1",
            "< \\brief [26:26] Arbitration Source Input 2 Enable (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:5",
            "< \\brief [31:27] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_G_BOUND_Bits": [
        [
            "-",
            "\\brief Boundary Select Register, Group ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "BOUNDARY0:12",
            "< \\brief [11:0] Boundary Value 0 for Limit Checking - BOUNDARY0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "BOUNDARY1:12",
            "< \\brief [27:16] Boundary Value 1 for Limit Checking - BOUNDARY1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_G_CEFCLR_Bits": [
        [
            "-",
            "\\brief Channel Event Flag Clear Register, Group ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV0:1",
            "< \\brief [0:0] Clear Channel Event for Channel 0 - CEV0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV1:1",
            "< \\brief [1:1] Clear Channel Event for Channel 1 - CEV1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV2:1",
            "< \\brief [2:2] Clear Channel Event for Channel 2 - CEV2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV3:1",
            "< \\brief [3:3] Clear Channel Event for Channel 3 - CEV3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV4:1",
            "< \\brief [4:4] Clear Channel Event for Channel 4 - CEV4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV5:1",
            "< \\brief [5:5] Clear Channel Event for Channel 5 - CEV5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV6:1",
            "< \\brief [6:6] Clear Channel Event for Channel 6 - CEV6 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV7:1",
            "< \\brief [7:7] Clear Channel Event for Channel 7 - CEV7 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV8:1",
            "< \\brief [8:8] Clear Channel Event for Channel 8 - CEV8 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV9:1",
            "< \\brief [9:9] Clear Channel Event for Channel 9 - CEV9 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV10:1",
            "< \\brief [10:10] Clear Channel Event for Channel 10 - CEV10 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV11:1",
            "< \\brief [11:11] Clear Channel Event for Channel 11 - CEV11 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV12:1",
            "< \\brief [12:12] Clear Channel Event for Channel 12 - CEV12 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV13:1",
            "< \\brief [13:13] Clear Channel Event for Channel 13 - CEV13 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV14:1",
            "< \\brief [14:14] Clear Channel Event for Channel 14 - CEV14 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV15:1",
            "< \\brief [15:15] Clear Channel Event for Channel 15 - CEV15 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_G_CEFLAG_Bits": [
        [
            "-",
            "\\brief Channel Event Flag Register, Group ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV0:1",
            "< \\brief [0:0] Channel Event for Channel 0 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV1:1",
            "< \\brief [1:1] Channel Event for Channel 1 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV2:1",
            "< \\brief [2:2] Channel Event for Channel 2 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV3:1",
            "< \\brief [3:3] Channel Event for Channel 3 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV4:1",
            "< \\brief [4:4] Channel Event for Channel 4 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV5:1",
            "< \\brief [5:5] Channel Event for Channel 5 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV6:1",
            "< \\brief [6:6] Channel Event for Channel 6 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV7:1",
            "< \\brief [7:7] Channel Event for Channel 7 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV8:1",
            "< \\brief [8:8] Channel Event for Channel 8 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV9:1",
            "< \\brief [9:9] Channel Event for Channel 9 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV10:1",
            "< \\brief [10:10] Channel Event for Channel 10 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV11:1",
            "< \\brief [11:11] Channel Event for Channel 11 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV12:1",
            "< \\brief [12:12] Channel Event for Channel 12 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV13:1",
            "< \\brief [13:13] Channel Event for Channel 13 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV14:1",
            "< \\brief [14:14] Channel Event for Channel 14 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV15:1",
            "< \\brief [15:15] Channel Event for Channel 15 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_G_CEVNP0_Bits": [
        [
            "-",
            "\\brief Channel Event Node Pointer Reg. 0, Group ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV0NP:4",
            "< \\brief [3:0] Service Request Node Pointer Channel Event i (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV1NP:4",
            "< \\brief [7:4] Service Request Node Pointer Channel Event i (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV2NP:4",
            "< \\brief [11:8] Service Request Node Pointer Channel Event i (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV3NP:4",
            "< \\brief [15:12] Service Request Node Pointer Channel Event i (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV4NP:4",
            "< \\brief [19:16] Service Request Node Pointer Channel Event i (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV5NP:4",
            "< \\brief [23:20] Service Request Node Pointer Channel Event i (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV6NP:4",
            "< \\brief [27:24] Service Request Node Pointer Channel Event i (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV7NP:4",
            "< \\brief [31:28] Service Request Node Pointer Channel Event i (rw)"
        ]
    ],
    "Ifx_EVADC_G_CEVNP1_Bits": [
        [
            "-",
            "\\brief Channel Event Node Pointer Reg. 1, Group ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV8NP:4",
            "< \\brief [3:0] Service Request Node Pointer Channel Event i (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV9NP:4",
            "< \\brief [7:4] Service Request Node Pointer Channel Event i (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV10NP:4",
            "< \\brief [11:8] Service Request Node Pointer Channel Event i (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV11NP:4",
            "< \\brief [15:12] Service Request Node Pointer Channel Event i (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV12NP:4",
            "< \\brief [19:16] Service Request Node Pointer Channel Event i (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV13NP:4",
            "< \\brief [23:20] Service Request Node Pointer Channel Event i (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV14NP:4",
            "< \\brief [27:24] Service Request Node Pointer Channel Event i (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV15NP:4",
            "< \\brief [31:28] Service Request Node Pointer Channel Event i (rw)"
        ]
    ],
    "Ifx_EVADC_G_CHCTR_Bits": [
        [
            "-",
            "\\brief Group ${x}, Channel ${y} Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ICLSEL:2",
            "< \\brief [1:0] Input Class Select - ICLSEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:2",
            "< \\brief [3:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "BNDSELL:2",
            "< \\brief [5:4] Lower Boundary Select - BNDSELL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BNDSELU:2",
            "< \\brief [7:6] Upper Boundary Select - BNDSELU (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CHEVMODE:2",
            "< \\brief [9:8] Channel Event Mode - CHEVMODE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SYNC:1",
            "< \\brief [10:10] Synchronization Request - SYNC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REFSEL:1",
            "< \\brief [11:11] Reference Input Selection - REFSEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BNDSELX:4",
            "< \\brief [15:12] BoundaryExtension - BNDSELX (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RESREG:4",
            "< \\brief [19:16] Result Register - RESREG (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RESTGT:1",
            "< \\brief [20:20] Result Target - RESTGT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RESPOS:1",
            "< \\brief [21:21] Result Position - RESPOS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:6",
            "< \\brief [27:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "BWDCH:2",
            "< \\brief [29:28] Broken Wire Detection Channel - BWDCH (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BWDEN:1",
            "< \\brief [30:30] Broken Wire Detection Enable - BWDEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_G_EMUXCS_Bits": [
        [
            "-",
            "\\brief Ext. Multiplexer Channel Select Reg., Group ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EMUXCH:16",
            "< \\brief [15:0] External Multiplexer Channel Select - EMUXCH (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_G_EMUXCTR_Bits": [
        [
            "-",
            "\\brief External Multiplexer Control Reg., Group ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EMUXSET:3",
            "< \\brief [2:0] External Multiplexer Start Selection - EMUXSET (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:1",
            "< \\brief [3:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EMUXMODE:3",
            "< \\brief [6:4] External Multiplexer Mode - EMUXMODE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:5",
            "< \\brief [11:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EMXCOD:1",
            "< \\brief [12:12] External Multiplexer Coding Scheme - EMXCOD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EMXST:1",
            "< \\brief [13:13] External Multiplexer Sample Time Control - EMXST (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EMXCSS:1",
            "< \\brief [14:14] External Multiplexer Channel Selection Style - EMXCSS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EMXWC:1",
            "< \\brief [15:15] Write Control for EMUX Configuration - EMXWC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EMUXACT:3",
            "< \\brief [18:16] External Multiplexer Actual Selection - EMUXACT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:1",
            "< \\brief [19:19] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EMUXCCB:5",
            "< \\brief [24:20] External Multiplexer Channel Selection for Block Mode - EMUXCCB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_25:7",
            "< \\brief [31:25] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_G_ICLASS_Bits": [
        [
            "-",
            "\\brief Input Class Register ${i}, Group ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "STCS:5",
            "< \\brief [4:0] Sample Time Control for Standard Conversions - STCS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:1",
            "< \\brief [5:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "AIPS:2",
            "< \\brief [7:6] Analog Input Precharge Control for Standard Conversions - AIPS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CMS:2",
            "< \\brief [9:8] Conversion Mode for Standard Conversions - CMS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SESPS:1",
            "< \\brief [10:10] Spread Early Sample Point for Standard Conversions - SESPS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:5",
            "< \\brief [15:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "STCE:5",
            "< \\brief [20:16] Sample Time Control for EMUX Conversions - STCE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:1",
            "< \\brief [21:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "AIPE:2",
            "< \\brief [23:22] Analog Input Precharge Control for EMUX Conversions - AIPE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CME:2",
            "< \\brief [25:24] Conversion Mode for EMUX Conversions - CME (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SESPE:1",
            "< \\brief [26:26] Spread Early Sample Point for EMUX Conversions - SESPE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:5",
            "< \\brief [31:27] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_G_Q_Q0R_Bits": [
        [
            "-",
            "\\brief Queue ${i} Register 0, Group ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "REQCHNR:5",
            "< \\brief [4:0] Request Channel Number - REQCHNR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RF:1",
            "< \\brief [5:5] Refill - RF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENSI:1",
            "< \\brief [6:6] Enable Source Interrupt - ENSI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EXTR:1",
            "< \\brief [7:7] External Trigger - EXTR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "V:1",
            "< \\brief [8:8] Request Channel Number Valid - V (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDD:1",
            "< \\brief [9:9] Pull-Down Diagnostics Enable - PDD (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MDPD:1",
            "< \\brief [10:10] Multiplexer Diagnostics Pull-Devices Enable - MDPD,MDPU (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MDPU:1",
            "< \\brief [11:11] Multiplexer Diagnostics Pull-Devices Enable - MDPD,MDPU (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CDEN:1",
            "< \\brief [12:12] Converter Diagnostics Enable - CDEN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CDSEL:2",
            "< \\brief [14:13] Converter Diagnostics Pull-Devices Select - CDSEL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:17",
            "< \\brief [31:15] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_G_Q_QBUR_Bits": [
        [
            "-",
            "\\brief Queue ${i} Backup Register, Group ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "REQCHNR:5",
            "< \\brief [4:0] Request Channel Number - REQCHNR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RF:1",
            "< \\brief [5:5] Refill - RF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENSI:1",
            "< \\brief [6:6] Enable Source Interrupt - ENSI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EXTR:1",
            "< \\brief [7:7] External Trigger - EXTR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "V:1",
            "< \\brief [8:8] Request Channel Number Valid - V (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDD:1",
            "< \\brief [9:9] Pull-Down Diagnostics Enable - PDD (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MDPD:1",
            "< \\brief [10:10] Multiplexer Diagnostics Pull-Down Devices Enable (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MDPU:1",
            "< \\brief [11:11] Multiplexer Diagnostics Pull-Up Devices Enable (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CDEN:1",
            "< \\brief [12:12] Converter Diagnostics Enable - CDEN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CDSEL:2",
            "< \\brief [14:13] Converter Diagnostics Pull-Devices Select - CDSEL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:17",
            "< \\brief [31:15] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_G_Q_QCTRL_Bits": [
        [
            "-",
            "\\brief Queue ${i} Source Contr. Register, Group ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SRCRESREG:4",
            "< \\brief [3:0] Source-specific Result Register - SRCRESREG (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:2",
            "< \\brief [5:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRSEL:2",
            "< \\brief [7:6] Trigger Source Selection - TRSEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "XTSEL:4",
            "< \\brief [11:8] External Trigger Input Selection - XTSEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "XTLVL:1",
            "< \\brief [12:12] External Trigger Level - XTLVL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "XTMODE:2",
            "< \\brief [14:13] Trigger Operating Mode - XTMODE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "XTWC:1",
            "< \\brief [15:15] Write Control for Trigger Configuration - XTWC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "GTSEL:4",
            "< \\brief [19:16] Gate Input Selection - GTSEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "GTLVL:1",
            "< \\brief [20:20] Gate Input Level - GTLVL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:2",
            "< \\brief [22:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "GTWC:1",
            "< \\brief [23:23] Write Control for Gate Configuration - GTWC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:4",
            "< \\brief [27:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TMEN:1",
            "< \\brief [28:28] Timer Mode Enable - TMEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:2",
            "< \\brief [30:29] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TMWC:1",
            "< \\brief [31:31] Write Control for Timer Mode - TMWC (w)"
        ]
    ],
    "Ifx_EVADC_G_Q_QINR_Bits": [
        [
            "-",
            "\\brief Queue ${i} Input Register, Group ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "REQCHNR:5",
            "< \\brief [4:0] Request Channel Number - REQCHNR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RF:1",
            "< \\brief [5:5] Refill - RF (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENSI:1",
            "< \\brief [6:6] Enable Source Interrupt - ENSI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EXTR:1",
            "< \\brief [7:7] External Trigger - EXTR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:1",
            "< \\brief [8:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDD:1",
            "< \\brief [9:9] Pull-Down Diagnostics Enable - PDD (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MDPD:1",
            "< \\brief [10:10] Multiplexer Diagnostics Pull-Devices Enable - MDPD,MDPU (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MDPU:1",
            "< \\brief [11:11] Multiplexer Diagnostics Pull-Devices Enable - MDPD,MDPU (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CDEN:1",
            "< \\brief [12:12] Converter Diagnostics Enable - CDEN (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CDSEL:2",
            "< \\brief [14:13] Converter Diagnostics Pull-Devices Select - CDSEL (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:17",
            "< \\brief [31:15] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_G_Q_QMR_Bits": [
        [
            "-",
            "\\brief Queue ${i} Mode Register, Group ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENGT:2",
            "< \\brief [1:0] Enable Gate - ENGT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENTR:1",
            "< \\brief [2:2] Enable External Trigger - ENTR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:5",
            "< \\brief [7:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLRV:1",
            "< \\brief [8:8] Clear Valid Bit - CLRV (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TREV:1",
            "< \\brief [9:9] Trigger Event - TREV (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FLUSH:1",
            "< \\brief [10:10] Flush Queue - FLUSH (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEV:1",
            "< \\brief [11:11] Clear Event Flag - CEV (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RPTDIS:1",
            "< \\brief [16:16] Repeat Disable - RPTDIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:15",
            "< \\brief [31:17] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_G_Q_QSR_Bits": [
        [
            "-",
            "\\brief Queue ${i} Status Register, Group ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "FILL:4",
            "< \\brief [3:0] Filling Level for Queue - FILL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:1",
            "< \\brief [4:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EMPTY:1",
            "< \\brief [5:5] Queue Empty - EMPTY (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:1",
            "< \\brief [6:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "REQGT:1",
            "< \\brief [7:7] Request Gate Level - REQGT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EV:1",
            "< \\brief [8:8] Event Detected - EV (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:23",
            "< \\brief [31:9] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_G_Q_REQTM_Bits": [
        [
            "-",
            "\\brief Queue ${i} Requ. Timer Mode Reg., Group ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEQMOD:2",
            "< \\brief [1:0] Sequence Mode - SEQMOD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:4",
            "< \\brief [5:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEQTIMSET:10",
            "< \\brief [15:6] Sequence Timer, Set Value - SEQTIMSET (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REQTS:1",
            "< \\brief [16:16] Request Timer Start Trigger - REQTS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENTR:1",
            "< \\brief [17:17] Enable External Trigger - ENTR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:4",
            "< \\brief [21:18] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEQTIMOFF:10",
            "< \\brief [31:22] Sequence Timer, Switch Off Value - SEQTIMOFF (rw)"
        ]
    ],
    "Ifx_EVADC_G_Q_REQTS_Bits": [
        [
            "-",
            "\\brief Queue ${i} Requ. Timer Status Reg., Group ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:6",
            "< \\brief [5:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEQTIMER:10",
            "< \\brief [15:6] Sequence Timer - SEQTIMER (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_G_RCR_Bits": [
        [
            "-",
            "\\brief Group ${x} Result Control Register ${y}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:16",
            "< \\brief [15:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DRCTR:4",
            "< \\brief [19:16] Data Reduction Control - DRCTR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DMM:2",
            "< \\brief [21:20] Data Modification Mode - DMM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:2",
            "< \\brief [23:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "WFR:1",
            "< \\brief [24:24] Wait-for-Read Mode Enable - WFR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FEN:2",
            "< \\brief [26:25] FIFO Mode Enable - FEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:4",
            "< \\brief [30:27] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SRGEN:1",
            "< \\brief [31:31] Service Request Generation Enable - SRGEN (rw)"
        ]
    ],
    "Ifx_EVADC_G_REFCLR_Bits": [
        [
            "-",
            "\\brief Result Event Flag Clear Register, Group ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV0:1",
            "< \\brief [0:0] Clear Result Event for Result Register 0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV1:1",
            "< \\brief [1:1] Clear Result Event for Result Register 1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV2:1",
            "< \\brief [2:2] Clear Result Event for Result Register 2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV3:1",
            "< \\brief [3:3] Clear Result Event for Result Register 3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV4:1",
            "< \\brief [4:4] Clear Result Event for Result Register 4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV5:1",
            "< \\brief [5:5] Clear Result Event for Result Register 5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV6:1",
            "< \\brief [6:6] Clear Result Event for Result Register 6 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV7:1",
            "< \\brief [7:7] Clear Result Event for Result Register 7 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV8:1",
            "< \\brief [8:8] Clear Result Event for Result Register 8 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV9:1",
            "< \\brief [9:9] Clear Result Event for Result Register 9 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV10:1",
            "< \\brief [10:10] Clear Result Event for Result Register 10 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV11:1",
            "< \\brief [11:11] Clear Result Event for Result Register 11 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV12:1",
            "< \\brief [12:12] Clear Result Event for Result Register 12 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV13:1",
            "< \\brief [13:13] Clear Result Event for Result Register 13 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV14:1",
            "< \\brief [14:14] Clear Result Event for Result Register 14 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV15:1",
            "< \\brief [15:15] Clear Result Event for Result Register 15 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_G_REFLAG_Bits": [
        [
            "-",
            "\\brief Result Event Flag Register, Group ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV0:1",
            "< \\brief [0:0] Result Event for Result Register 0 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV1:1",
            "< \\brief [1:1] Result Event for Result Register 1 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV2:1",
            "< \\brief [2:2] Result Event for Result Register 2 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV3:1",
            "< \\brief [3:3] Result Event for Result Register 3 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV4:1",
            "< \\brief [4:4] Result Event for Result Register 4 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV5:1",
            "< \\brief [5:5] Result Event for Result Register 5 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV6:1",
            "< \\brief [6:6] Result Event for Result Register 6 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV7:1",
            "< \\brief [7:7] Result Event for Result Register 7 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV8:1",
            "< \\brief [8:8] Result Event for Result Register 8 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV9:1",
            "< \\brief [9:9] Result Event for Result Register 9 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV10:1",
            "< \\brief [10:10] Result Event for Result Register 10 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV11:1",
            "< \\brief [11:11] Result Event for Result Register 11 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV12:1",
            "< \\brief [12:12] Result Event for Result Register 12 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV13:1",
            "< \\brief [13:13] Result Event for Result Register 13 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV14:1",
            "< \\brief [14:14] Result Event for Result Register 14 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV15:1",
            "< \\brief [15:15] Result Event for Result Register 15 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_G_RES_Bits": [
        [
            "-",
            "\\brief Group ${x} Result Register ${y}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RESULT:16",
            "< \\brief [15:0] Result of Most Recent Conversion - RESULT (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DRC:4",
            "< \\brief [19:16] Data Reduction Counter - DRC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CHNR:5",
            "< \\brief [24:20] Channel Number - CHNR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EMUX:3",
            "< \\brief [27:25] External Multiplexer Setting - EMUX (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRS:2",
            "< \\brief [29:28] Converted Request Source - CRS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:1",
            "< \\brief [30:30] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "VF:1",
            "< \\brief [31:31] Valid Flag - VF (rh)"
        ]
    ],
    "Ifx_EVADC_G_RESD_Bits": [
        [
            "-",
            "\\brief Group ${x} Result Reg. ${y}, Debug",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RESULT:16",
            "< \\brief [15:0] Result of Most Recent Conversion - RESULT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DRC:4",
            "< \\brief [19:16] Data Reduction Counter - DRC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CHNR:5",
            "< \\brief [24:20] Channel Number - CHNR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EMUX:3",
            "< \\brief [27:25] External Multiplexer Setting - EMUX (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRS:2",
            "< \\brief [29:28] Converted Request Source - CRS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:1",
            "< \\brief [30:30] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "VF:1",
            "< \\brief [31:31] Valid Flag - VF (rh)"
        ]
    ],
    "Ifx_EVADC_G_REVNP0_Bits": [
        [
            "-",
            "\\brief Result Event Node Pointer Reg. 0, Group ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV0NP:4",
            "< \\brief [3:0] Service Request Node Pointer Result Event i (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV1NP:4",
            "< \\brief [7:4] Service Request Node Pointer Result Event i (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV2NP:4",
            "< \\brief [11:8] Service Request Node Pointer Result Event i (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV3NP:4",
            "< \\brief [15:12] Service Request Node Pointer Result Event i (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV4NP:4",
            "< \\brief [19:16] Service Request Node Pointer Result Event i (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV5NP:4",
            "< \\brief [23:20] Service Request Node Pointer Result Event i (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV6NP:4",
            "< \\brief [27:24] Service Request Node Pointer Result Event i (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV7NP:4",
            "< \\brief [31:28] Service Request Node Pointer Result Event i (rw)"
        ]
    ],
    "Ifx_EVADC_G_REVNP1_Bits": [
        [
            "-",
            "\\brief Result Event Node Pointer Reg. 1, Group ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV8NP:4",
            "< \\brief [3:0] Service Request Node Pointer Result Event i (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV9NP:4",
            "< \\brief [7:4] Service Request Node Pointer Result Event i (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV10NP:4",
            "< \\brief [11:8] Service Request Node Pointer Result Event i (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV11NP:4",
            "< \\brief [15:12] Service Request Node Pointer Result Event i (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV12NP:4",
            "< \\brief [19:16] Service Request Node Pointer Result Event i (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV13NP:4",
            "< \\brief [23:20] Service Request Node Pointer Result Event i (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV14NP:4",
            "< \\brief [27:24] Service Request Node Pointer Result Event i (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REV15NP:4",
            "< \\brief [31:28] Service Request Node Pointer Result Event i (rw)"
        ]
    ],
    "Ifx_EVADC_G_SEFCLR_Bits": [
        [
            "-",
            "\\brief Source Event Flag Clear Reg., Group ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEV0:1",
            "< \\brief [0:0] Clear Source Event i (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEV1:1",
            "< \\brief [1:1] Clear Source Event i (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEV2:1",
            "< \\brief [2:2] Clear Source Event i (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:29",
            "< \\brief [31:3] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_G_SEFLAG_Bits": [
        [
            "-",
            "\\brief Source Event Flag Register, Group ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEV0:1",
            "< \\brief [0:0] Source Event i (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEV1:1",
            "< \\brief [1:1] Source Event i (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEV2:1",
            "< \\brief [2:2] Source Event i (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:29",
            "< \\brief [31:3] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_G_SEVNP_Bits": [
        [
            "-",
            "\\brief Source Event Node Pointer Reg., Group ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEV0NP:4",
            "< \\brief [3:0] Service Request Node Pointer Source Event i (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEV1NP:4",
            "< \\brief [7:4] Service Request Node Pointer Source Event i (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEV2NP:4",
            "< \\brief [11:8] Service Request Node Pointer Source Event i (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:20",
            "< \\brief [31:12] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_G_SRACT_Bits": [
        [
            "-",
            "\\brief Service Request Software Activation Trigger, Group ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "AGSR0:1",
            "< \\brief [0:0] Activate Group Service Request Node 0 - AGSR0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AGSR1:1",
            "< \\brief [1:1] Activate Group Service Request Node 1 - AGSR1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AGSR2:1",
            "< \\brief [2:2] Activate Group Service Request Node 2 - AGSR2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AGSR3:1",
            "< \\brief [3:3] Activate Group Service Request Node 3 - AGSR3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:4",
            "< \\brief [7:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ASSR0:1",
            "< \\brief [8:8] Activate Shared Service Request Node 0 - ASSR0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ASSR1:1",
            "< \\brief [9:9] Activate Shared Service Request Node 1 - ASSR1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ASSR2:1",
            "< \\brief [10:10] Activate Shared Service Request Node 2 - ASSR2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ASSR3:1",
            "< \\brief [11:11] Activate Shared Service Request Node 3 - ASSR3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:20",
            "< \\brief [31:12] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_G_SYNCTR_Bits": [
        [
            "-",
            "\\brief Synchronization Control Register, Group ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "STSEL:2",
            "< \\brief [1:0] Start Selection - STSEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:2",
            "< \\brief [3:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVALR1:1",
            "< \\brief [4:4] Evaluate Ready Input Ri (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVALR2:1",
            "< \\brief [5:5] Evaluate Ready Input Ri (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVALR3:1",
            "< \\brief [6:6] Evaluate Ready Input Ri (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:25",
            "< \\brief [31:7] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_G_TRCTR_Bits": [
        [
            "-",
            "\\brief Trigger Control Register, Group ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSC:6",
            "< \\brief [5:0] Trigger Sequence Counter - TSC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:8",
            "< \\brief [13:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "QACT:1",
            "< \\brief [14:14] Queue Active - QACT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OV:1",
            "< \\brief [15:15] Overflow Detected - OV (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSCSET:6",
            "< \\brief [21:16] Trigger Sequence Counter Start Value - TSCSET (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:2",
            "< \\brief [23:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ITSEL:2",
            "< \\brief [25:24] Internal Trigger Input Selection - ITSEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:2",
            "< \\brief [27:26] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SRDIS:1",
            "< \\brief [28:28] Service Request Disable - SRDIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:2",
            "< \\brief [30:29] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "COV:1",
            "< \\brief [31:31] Clear Overflow Flag - COV (w)"
        ]
    ],
    "Ifx_EVADC_G_VFR_Bits": [
        [
            "-",
            "\\brief Valid Flag Register, Group ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "VF0:1",
            "< \\brief [0:0] Valid Flag of Result Register x - VF0 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VF1:1",
            "< \\brief [1:1] Valid Flag of Result Register x - VF1 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VF2:1",
            "< \\brief [2:2] Valid Flag of Result Register x - VF2 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VF3:1",
            "< \\brief [3:3] Valid Flag of Result Register x - VF3 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VF4:1",
            "< \\brief [4:4] Valid Flag of Result Register x - VF4 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VF5:1",
            "< \\brief [5:5] Valid Flag of Result Register x - VF5 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VF6:1",
            "< \\brief [6:6] Valid Flag of Result Register x - VF6 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VF7:1",
            "< \\brief [7:7] Valid Flag of Result Register x - VF7 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VF8:1",
            "< \\brief [8:8] Valid Flag of Result Register x - VF8 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VF9:1",
            "< \\brief [9:9] Valid Flag of Result Register x - VF9 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VF10:1",
            "< \\brief [10:10] Valid Flag of Result Register x - VF10 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VF11:1",
            "< \\brief [11:11] Valid Flag of Result Register x - VF11 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VF12:1",
            "< \\brief [12:12] Valid Flag of Result Register x - VF12 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VF13:1",
            "< \\brief [13:13] Valid Flag of Result Register x - VF13 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VF14:1",
            "< \\brief [14:14] Valid Flag of Result Register x - VF14 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VF15:1",
            "< \\brief [15:15] Valid Flag of Result Register x - VF15 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_ID_Bits": [
        [
            "-",
            "\\brief Module Identification Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_REV:8",
            "< \\brief [7:0] Module Revision - MOD_REV (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_TYPE:8",
            "< \\brief [15:8] Module Type - MOD_TYPE (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_NUMBER:16",
            "< \\brief [31:16] Module Number - MOD_NUMBER (r)"
        ]
    ],
    "Ifx_EVADC_KRST0_Bits": [
        [
            "-",
            "\\brief Kernel Reset Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSTSTAT:1",
            "< \\brief [1:1] Kernel Reset Status - RSTSTAT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_KRST1_Bits": [
        [
            "-",
            "\\brief Kernel Reset Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_KRSTCLR_Bits": [
        [
            "-",
            "\\brief Kernel Reset Status Clear Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR:1",
            "< \\brief [0:0] Kernel Reset Status Clear - CLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_EVADC_OCS_Bits": [
        [
            "-",
            "\\brief OCDS Control and Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TGS:2",
            "< \\brief [1:0] Trigger Set for OTGB0/1 - TGS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TGB:1",
            "< \\brief [2:2] OTGB0/1 Bus Select - TGB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TG_P:1",
            "< \\brief [3:3] TGS, TGB Write Protection - TG_P (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:20",
            "< \\brief [23:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUS:4",
            "< \\brief [27:24] OCDS Suspend Control - SUS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUS_P:1",
            "< \\brief [28:28] SUS Write Protection - SUS_P (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUSSTA:1",
            "< \\brief [29:29] Suspend State - SUSSTA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "struct _Ifx_EVADC_GLOB": [
        [
            "-",
            "\\brief GLOB object",
            "-"
        ]
    ],
    "QCTRL": [
        [
            "-",
            "\\brief Q object",
            "-"
        ]
    ],
    "TRCTR": [
        [
            "-",
            "\\brief G object",
            "-"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_0[16]",
            "< \\brief 0, \\internal Reserved"
        ]
    ],
    "FCCTRL": [
        [
            "-",
            "\\brief FC object",
            "-"
        ]
    ],
    "Ifx_EVADC": [
        [
            "-",
            "\\brief EVADC object",
            "-"
        ],
        [
            "Ifx_EVADC_CLC",
            "CLC",
            "< \\brief 0, Clock Control Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_4[4]",
            "< \\brief 4, \\internal Reserved"
        ],
        [
            "Ifx_EVADC_ID",
            "ID",
            "< \\brief 8, Module Identification Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_C[28]",
            "< \\brief C, \\internal Reserved"
        ],
        [
            "Ifx_EVADC_OCS",
            "OCS",
            "< \\brief 28, OCDS Control and Status Register"
        ],
        [
            "Ifx_EVADC_KRSTCLR",
            "KRSTCLR",
            "< \\brief 2C, Kernel Reset Status Clear Register"
        ],
        [
            "Ifx_EVADC_KRST1",
            "KRST1",
            "< \\brief 30, Kernel Reset Register 1"
        ],
        [
            "Ifx_EVADC_KRST0",
            "KRST0",
            "< \\brief 34, Kernel Reset Register 0"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_38[4]",
            "< \\brief 38, \\internal Reserved"
        ],
        [
            "Ifx_EVADC_ACCEN0",
            "ACCEN0",
            "< \\brief 3C, Access Enable Register 0"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_40[64]",
            "< \\brief 40, \\internal Reserved"
        ],
        [
            "Ifx_EVADC_GLOBCFG",
            "GLOBCFG",
            "< \\brief 80, Global Configuration Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_84[4]",
            "< \\brief 84, \\internal Reserved"
        ],
        [
            "Ifx_EVADC_ACCPROT0",
            "ACCPROT0",
            "< \\brief 88, Access Protection Register 0"
        ],
        [
            "Ifx_EVADC_ACCPROT1",
            "ACCPROT1",
            "< \\brief 8C, Access Protection Register 1"
        ],
        [
            "Ifx_EVADC_ACCPROT2",
            "ACCPROT2",
            "< \\brief 90, Access Protection Register 2"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_94[12]",
            "< \\brief 94, \\internal Reserved"
        ],
        [
            "Ifx_EVADC_GLOB",
            "GLOB",
            "< \\brief A0, Global Result Register, Debug"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_384[108]",
            "< \\brief 384, \\internal Reserved"
        ],
        [
            "Ifx_EVADC_EMUXSEL",
            "EMUXSEL",
            "< \\brief 3F0, External Multiplexer Interface Select Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_3F4[12]",
            "< \\brief 3F4, \\internal Reserved"
        ],
        [
            "Ifx_EVADC_G",
            "G[12]",
            "< \\brief 400,"
        ],
        [
            "Ifx_EVADC_FC",
            "FC[4]",
            "< \\brief 3400,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_3800[2048]",
            "< \\brief 3800, \\internal Reserved"
        ]
    ],
    "Ifx_FCE_ACCEN0_Bits": [
        [
            "-",
            "\\brief Access Enable Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw)"
        ]
    ],
    "Ifx_FCE_ACCEN1_Bits": [
        [
            "-",
            "\\brief Access Enable Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:32",
            "< \\brief [31:0] \\internal Reserved"
        ]
    ],
    "Ifx_FCE_CHSTS_Bits": [
        [
            "-",
            "\\brief Channels Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CH0:1",
            "< \\brief [0:0] Channel0 Status - CH0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CH1:1",
            "< \\brief [1:1] Channel1 Status - CH1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CH2:1",
            "< \\brief [2:2] Channel2 Status - CH2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CH3:1",
            "< \\brief [3:3] Channel3 Status - CH3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CH4:1",
            "< \\brief [4:4] Channel4 Status - CH4 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CH5:1",
            "< \\brief [5:5] Channel5 Status - CH5 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CH6:1",
            "< \\brief [6:6] Channel6 Status - CH6 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CH7:1",
            "< \\brief [7:7] Channel7 Status - CH7 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_FCE_CLC_Bits": [
        [
            "-",
            "\\brief Clock Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISR:1",
            "< \\brief [0:0] Module Disable Request Bit - DISR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISS:1",
            "< \\brief [1:1] Module Disable Status Bit - DISS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_FCE_ID_Bits": [
        [
            "-",
            "\\brief Module Identification Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_REV:8",
            "< \\brief [7:0] Module Revision Number - MOD_REV (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_TYPE:8",
            "< \\brief [15:8] Module Type - MOD_TYPE (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_NUMBER:16",
            "< \\brief [31:16] Module Number Value - MOD_NUMBER (r)"
        ]
    ],
    "Ifx_FCE_IN_CFG_Bits": [
        [
            "-",
            "\\brief CRC Configuration Register ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CMI:1",
            "< \\brief [0:0] CRC Mismatch Interrupt - CMI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEI:1",
            "< \\brief [1:1] Configuration Error Interrupt - CEI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LEI:1",
            "< \\brief [2:2] Length Error Interrupt - LEI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BEI:1",
            "< \\brief [3:3] Bus Error Interrupt - BEI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CCE:1",
            "< \\brief [4:4] CRC Check Comparison - CCE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ALR:1",
            "< \\brief [5:5] Automatic Length Reload - ALR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:2",
            "< \\brief [7:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "REFIN:1",
            "< \\brief [8:8] IR Byte Wise Reflection - REFIN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REFOUT:1",
            "< \\brief [9:9] CRC Bit Wise Reflection - REFOUT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "XSEL:1",
            "< \\brief [10:10] Selects the value to be xored with the final CRC - XSEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BYTESWAP:1",
            "< \\brief [11:11] Swaps the order of the bytes in the IR input register. - BYTESWAP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "KERNEL:4",
            "< \\brief [19:16] Selects the CRC Kernel (Polynomial Engine) used by this channel. - KERNEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:12",
            "< \\brief [31:20] \\internal Reserved"
        ]
    ],
    "Ifx_FCE_IN_CHECK_Bits": [
        [
            "-",
            "\\brief CRC Check Register ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CHECK:32",
            "< \\brief [31:0] CHECK Register - CHECK (rw)"
        ]
    ],
    "Ifx_FCE_IN_CRC_Bits": [
        [
            "-",
            "\\brief CRC Regsister ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRC:32",
            "< \\brief [31:0] CRC Register - CRC (rwh)"
        ]
    ],
    "Ifx_FCE_IN_CTR_Bits": [
        [
            "-",
            "\\brief CRC Test Register ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "FCM:1",
            "< \\brief [0:0] Force CRC Mismatch - FCM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FRM_CFG:1",
            "< \\brief [1:1] Force CFG Register Mismatch - FRM_CFG (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FRM_CHECK:1",
            "< \\brief [2:2] Force Check Register Mismatch - FRM_CHECK (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:29",
            "< \\brief [31:3] \\internal Reserved"
        ]
    ],
    "Ifx_FCE_IN_IR_Bits": [
        [
            "-",
            "\\brief Input Register ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "IR:32",
            "< \\brief [31:0] Input Register - IR (rw)"
        ]
    ],
    "Ifx_FCE_IN_LENGTH_Bits": [
        [
            "-",
            "\\brief CRC Length Register ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "LENGTH:16",
            "< \\brief [15:0] Message Length Register - LENGTH (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_FCE_IN_RES_Bits": [
        [
            "-",
            "\\brief CRC Result Register ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RES:32",
            "< \\brief [31:0] Result Register - RES (rh)"
        ]
    ],
    "Ifx_FCE_IN_STS_Bits": [
        [
            "-",
            "\\brief CRC Status Register ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CMF:1",
            "< \\brief [0:0] CRC Mismatch Flag - CMF (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEF:1",
            "< \\brief [1:1] Configuration Error Flag - CEF (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LEF:1",
            "< \\brief [2:2] Length Error Flag - LEF (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BEF:1",
            "< \\brief [3:3] Bus Error Flag - BEF (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_FCE_KRST0_Bits": [
        [
            "-",
            "\\brief Kernel Reset Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSTSTAT:1",
            "< \\brief [1:1] Kernel Reset Status - RSTSTAT (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_FCE_KRST1_Bits": [
        [
            "-",
            "\\brief Kernel Reset Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_FCE_KRSTCLR_Bits": [
        [
            "-",
            "\\brief Kernel Reset Status Clear Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR:1",
            "< \\brief [0:0] Kernel Reset Status Clear - CLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "IR": [
        [
            "-",
            "\\brief IN object",
            "-"
        ]
    ],
    "struct _Ifx_FCE": [
        [
            "-",
            "\\brief FCE object",
            "-"
        ],
        [
            "Ifx_FCE_CLC",
            "CLC",
            "< \\brief 0, Clock Control Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_4[4]",
            "< \\brief 4, \\internal Reserved"
        ],
        [
            "Ifx_FCE_ID",
            "ID",
            "< \\brief 8, Module Identification Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_C[20]",
            "< \\brief C, \\internal Reserved"
        ],
        [
            "Ifx_FCE_CHSTS",
            "CHSTS",
            "< \\brief 20, Channels Status Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_24[200]",
            "< \\brief 24, \\internal Reserved"
        ],
        [
            "Ifx_FCE_KRSTCLR",
            "KRSTCLR",
            "< \\brief EC, Kernel Reset Status Clear Register"
        ],
        [
            "Ifx_FCE_KRST1",
            "KRST1",
            "< \\brief F0, Kernel Reset Register 1"
        ],
        [
            "Ifx_FCE_KRST0",
            "KRST0",
            "< \\brief F4, Kernel Reset Register 0"
        ],
        [
            "Ifx_FCE_ACCEN1",
            "ACCEN1",
            "< \\brief F8, Access Enable Register 1"
        ],
        [
            "Ifx_FCE_ACCEN0",
            "ACCEN0",
            "< \\brief FC, Access Enable Register 0"
        ]
    ],
    "Ifx_FSI_COMM_1_Bits": [
        [
            "-",
            "\\brief Communication Register 1",
            "-"
        ],
        [
            "Ifx_UReg_8Bit",
            "COMM1:8",
            "< \\brief [7:0] FSI Communication 1 - COMM1 (rw)"
        ]
    ],
    "Ifx_FSI_COMM_2_Bits": [
        [
            "-",
            "\\brief Communication Register 2",
            "-"
        ],
        [
            "Ifx_UReg_8Bit",
            "COMM2:8",
            "< \\brief [7:0] FSI Communication 2 - COMM2 (rw)"
        ]
    ],
    "Ifx_FSI_HSMCOMM_1_Bits": [
        [
            "-",
            "\\brief HSM Communication Register 1",
            "-"
        ],
        [
            "Ifx_UReg_8Bit",
            "HSMCOMM1:8",
            "< \\brief [7:0] HSM FSI Communication 1 - HSMCOMM1 (rw)"
        ]
    ],
    "Ifx_FSI_HSMCOMM_2_Bits": [
        [
            "-",
            "\\brief HSM Communication Register 2",
            "-"
        ],
        [
            "Ifx_UReg_8Bit",
            "HSMCOMM2:8",
            "< \\brief [7:0] HSM FSI Communication 2 - HSMCOMM2 (rw)"
        ]
    ],
    "Ifx_FSI": [
        [
            "-",
            "\\brief FSI object",
            "-"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_0[4]",
            "< \\brief 0, \\internal Reserved"
        ],
        [
            "Ifx_FSI_COMM_1",
            "COMM_1",
            "< \\brief 4, Communication Register 1"
        ],
        [
            "Ifx_FSI_COMM_2",
            "COMM_2",
            "< \\brief 5, Communication Register 2"
        ],
        [
            "Ifx_FSI_HSMCOMM_1",
            "HSMCOMM_1",
            "< \\brief 6, HSM Communication Register 1"
        ],
        [
            "Ifx_FSI_HSMCOMM_2",
            "HSMCOMM_2",
            "< \\brief 7, HSM Communication Register 2"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_8[248]",
            "< \\brief 8, \\internal Reserved"
        ]
    ],
    "Ifx_GETH_ACCEN0_Bits": [
        [
            "-",
            "\\brief Access Enable Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw)"
        ]
    ],
    "Ifx_GETH_ACCEN1_Bits": [
        [
            "-",
            "\\brief Access Enable Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:32",
            "< \\brief [31:0] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_ACCEND_ACCEN0D_Bits": [
        [
            "-",
            "\\brief Access Enable Register 0 for DMA${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw)"
        ]
    ],
    "Ifx_GETH_ACCEND_ACCEN1D_Bits": [
        [
            "-",
            "\\brief Access Enable Register 1 for DMA${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:32",
            "< \\brief [31:0] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_CLC_Bits": [
        [
            "-",
            "\\brief Clock Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISR:1",
            "< \\brief [0:0] Module Disable Request Bit - DISR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISS:1",
            "< \\brief [1:1] Module Disable Status Bit - DISS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_DMA_CH_CONTROL_Bits": [
        [
            "-",
            "\\brief DMA Channel ${i} Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:14",
            "< \\brief [13:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:2",
            "< \\brief [15:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PBLX8:1",
            "< \\brief [16:16] 8xPBL mode - PBLx8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:1",
            "< \\brief [17:17] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DSL:3",
            "< \\brief [20:18] Descriptor Skip Length - DSL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:3",
            "< \\brief [23:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SPH:1",
            "< \\brief [24:24] Split Headers - SPH (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_25:7",
            "< \\brief [31:25] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_DMA_CH_CURRENT_APP_RXBUFFER_Bits": [
        [
            "-",
            "\\brief DMA Channel ${i} Current Application Receive Buffer Address Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CURRBUFAPTR:32",
            "< \\brief [31:0] Application Receive Buffer Address Pointer - CURRBUFAPTR (r)"
        ]
    ],
    "Ifx_GETH_DMA_CH_CURRENT_APP_RXDESC_Bits": [
        [
            "-",
            "\\brief DMA Channel ${i} Current Application Receive Descriptor Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CURRDESAPTR:32",
            "< \\brief [31:0] Application Receive Descriptor Address Pointer - CURRDESAPTR (r)"
        ]
    ],
    "Ifx_GETH_DMA_CH_CURRENT_APP_TXBUFFER_Bits": [
        [
            "-",
            "\\brief DMA Channel ${i} Current Application Transmit Buffer Address Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CURTBUFAPTR:32",
            "< \\brief [31:0] Application Transmit Buffer Address Pointer - CURTBUFAPTR (r)"
        ]
    ],
    "Ifx_GETH_DMA_CH_CURRENT_APP_TXDESC_Bits": [
        [
            "-",
            "\\brief DMA Channel ${i} Current Application Transmit Descriptor Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CURTDESAPTR:32",
            "< \\brief [31:0] Application Transmit Descriptor Address Pointer - CURTDESAPTR (r)"
        ]
    ],
    "Ifx_GETH_DMA_CH_INTERRUPT_ENABLE_Bits": [
        [
            "-",
            "\\brief DMA Channel ${i} Interrupt Enable Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIE:1",
            "< \\brief [0:0] Transmit Interrupt Enable - TIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXSE:1",
            "< \\brief [1:1] Transmit Stopped Enable - TXSE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TBUE:1",
            "< \\brief [2:2] Transmit Buffer Unavailable Enable - TBUE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:3",
            "< \\brief [5:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RIE:1",
            "< \\brief [6:6] Receive Interrupt Enable - RIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RBUE:1",
            "< \\brief [7:7] Receive Buffer Unavailable Enable - RBUE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSE:1",
            "< \\brief [8:8] Receive Stopped Enable - RSE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RWTE:1",
            "< \\brief [9:9] Receive Watchdog Timeout Enable - RWTE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETIE:1",
            "< \\brief [10:10] Early Transmit Interrupt Enable - ETIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERIE:1",
            "< \\brief [11:11] Early Receive Interrupt Enable - ERIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FBEE:1",
            "< \\brief [12:12] Fatal Bus Error Enable - FBEE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CDEE:1",
            "< \\brief [13:13] Context Descriptor Error Enable - CDEE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AIE:1",
            "< \\brief [14:14] Abnormal Interrupt Summary Enable - AIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NIE:1",
            "< \\brief [15:15] Normal Interrupt Summary Enable - NIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_DMA_CH_MISS_FRAME_CNT_Bits": [
        [
            "-",
            "\\brief DMA Channel ${i} Missed Frames Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MFC:11",
            "< \\brief [10:0] Dropped Packet Counters - MFC (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:4",
            "< \\brief [14:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MFCO:1",
            "< \\brief [15:15] Overflow status of the MFC Counter - MFCO (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_DMA_CH_RXDESC_LIST_ADDRESS_Bits": [
        [
            "-",
            "\\brief DMA Channel ${i} Receive Descriptor List Address Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:2",
            "< \\brief [1:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDESLA:30",
            "< \\brief [31:2] Start of Receive List - RDESLA (rw)"
        ]
    ],
    "Ifx_GETH_DMA_CH_RXDESC_RING_LENGTH_Bits": [
        [
            "-",
            "\\brief DMA Channel ${i} Recieve Descriptor Ring Length Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDRL:10",
            "< \\brief [9:0] Receive Descriptor Ring Length - RDRL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:22",
            "< \\brief [31:10] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_DMA_CH_RXDESC_TAIL_POINTER_Bits": [
        [
            "-",
            "\\brief DMA Channel ${i} Recieve Descriptor Tail Pointer Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:2",
            "< \\brief [1:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDTP:30",
            "< \\brief [31:2] Receive Descriptor Tail Pointer - RDTP (rw)"
        ]
    ],
    "Ifx_GETH_DMA_CH_RX_CONTROL_Bits": [
        [
            "-",
            "\\brief DMA Channel ${i} Receive Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SR:1",
            "< \\brief [0:0] Start or Stop Receive - SR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RBSZ_X_0:2",
            "< \\brief [2:1] Receive Buffer size Low - RBSZ_x_0 (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RBSZ_13_Y:12",
            "< \\brief [14:3] Receive Buffer size High - RBSZ_13_y (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXPBL:6",
            "< \\brief [21:16] Receive Programmable Burst Length - RxPBL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:2",
            "< \\brief [23:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:4",
            "< \\brief [27:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:3",
            "< \\brief [30:28] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RPF:1",
            "< \\brief [31:31] DMA Rx Channel0 Packet Flush - RPF (rw)"
        ]
    ],
    "Ifx_GETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_Bits": [
        [
            "-",
            "\\brief DMA Channel ${i} Recieve Interrupt Watchdog Timer Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RWT:8",
            "< \\brief [7:0] Receive Interrupt Watchdog Timer Count - RWT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:8",
            "< \\brief [15:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RWTU:2",
            "< \\brief [17:16] Receive Interrupt Watchdog Timer Count Units - RWTU (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:14",
            "< \\brief [31:18] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_Bits": [
        [
            "-",
            "\\brief DMA Channel ${i} Slot Function Control and Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESC:1",
            "< \\brief [0:0] Enable Slot Comparison - ESC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ASC:1",
            "< \\brief [1:1] Advance Slot Check - ASC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:2",
            "< \\brief [3:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SIV:12",
            "< \\brief [15:4] Slot Interval Value - SIV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSN:4",
            "< \\brief [19:16] Reference Slot Number - RSN (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:12",
            "< \\brief [31:20] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_DMA_CH_STATUS_Bits": [
        [
            "-",
            "\\brief DMA Channel ${i} Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TI:1",
            "< \\brief [0:0] Transmit Interrupt - TI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TPS:1",
            "< \\brief [1:1] Transmit Process Stopped - TPS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TBU:1",
            "< \\brief [2:2] Transmit Buffer Unavailable - TBU (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:3",
            "< \\brief [5:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RI:1",
            "< \\brief [6:6] Receive Interrupt - RI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RBU:1",
            "< \\brief [7:7] Receive Buffer Unavailable - RBU (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RPS:1",
            "< \\brief [8:8] Receive Process Stopped - RPS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RWT:1",
            "< \\brief [9:9] Receive Watchdog Timeout - RWT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETI:1",
            "< \\brief [10:10] Early Transmit Interrupt - ETI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERI:1",
            "< \\brief [11:11] Early Receive Interrupt - ERI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FBE:1",
            "< \\brief [12:12] Fatal Bus Error - FBE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CDE:1",
            "< \\brief [13:13] Context Descriptor Error - CDE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AIS:1",
            "< \\brief [14:14] Abnormal Interrupt Summary - AIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NIS:1",
            "< \\brief [15:15] Normal Interrupt Summary - NIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEB:3",
            "< \\brief [18:16] Tx DMA Error Bits - TEB (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REB:3",
            "< \\brief [21:19] Rx DMA Error Bits - REB (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:10",
            "< \\brief [31:22] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_DMA_CH_TXDESC_LIST_ADDRESS_Bits": [
        [
            "-",
            "\\brief DMA Channel ${i} Transmit Descriptor List Address Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:2",
            "< \\brief [1:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TDESLA:30",
            "< \\brief [31:2] Start of Transmit List - TDESLA (rw)"
        ]
    ],
    "Ifx_GETH_DMA_CH_TXDESC_RING_LENGTH_Bits": [
        [
            "-",
            "\\brief DMA Channel ${i} Transmit Descriptor Ring Length Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TDRL:10",
            "< \\brief [9:0] Transmit Descriptor Ring Length - TDRL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:22",
            "< \\brief [31:10] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_DMA_CH_TXDESC_TAIL_POINTER_Bits": [
        [
            "-",
            "\\brief DMA Channel ${i} Transmit Descriptor Tail Pointer Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:2",
            "< \\brief [1:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TDTP:30",
            "< \\brief [31:2] Transmit Descriptor Tail Pointer - TDTP (rw)"
        ]
    ],
    "Ifx_GETH_DMA_CH_TX_CONTROL_Bits": [
        [
            "-",
            "\\brief DMA Channel ${i} Transmit Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ST:1",
            "< \\brief [0:0] Start or Stop Transmission Command - ST (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TCW:3",
            "< \\brief [3:1] Transmit Channel Weight - TCW (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OSF:1",
            "< \\brief [4:4] Operate on Second Packet - OSF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:7",
            "< \\brief [11:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:1",
            "< \\brief [12:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:2",
            "< \\brief [14:13] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXPBL:6",
            "< \\brief [21:16] Transmit Programmable Burst Length - TxPBL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:2",
            "< \\brief [23:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:4",
            "< \\brief [27:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_DMA_DEBUG_STATUS0_Bits": [
        [
            "-",
            "\\brief DMA Debug Status 0 Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "AXWHSTS:1",
            "< \\brief [0:0] AHB Master Status - AXWHSTS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:1",
            "< \\brief [1:1] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:6",
            "< \\brief [7:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RPS0:4",
            "< \\brief [11:8] DMA Channel 0 Receive Process State - RPS0 (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TPS0:4",
            "< \\brief [15:12] DMA Channel 0 Transmit Process State - TPS0 (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RPS1:4",
            "< \\brief [19:16] DMA Channel 1 Receive Process State - RPS1 (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TPS1:4",
            "< \\brief [23:20] DMA Channel 1 Transmit Process State - TPS1 (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RPS2:4",
            "< \\brief [27:24] DMA Channel 2 Receive Process State - RPS2 (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TPS2:4",
            "< \\brief [31:28] DMA Channel 2 Transmit Process State - TPS2 (r)"
        ]
    ],
    "Ifx_GETH_DMA_DEBUG_STATUS1_Bits": [
        [
            "-",
            "\\brief DMA Debug Status 1 Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RPS3:4",
            "< \\brief [3:0] DMA Channel 3 Receive Process State - RPS3 (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TPS3:4",
            "< \\brief [7:4] DMA Channel 3 Transmit Process State - TPS3 (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_DMA_INTERRUPT_STATUS_Bits": [
        [
            "-",
            "\\brief DMA Interrupt Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DC0IS:1",
            "< \\brief [0:0] DMA Channel 0 Interrupt Status - DC0IS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DC1IS:1",
            "< \\brief [1:1] DMA Channel 1 Interrupt Status - DC1IS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DC2IS:1",
            "< \\brief [2:2] DMA Channel 2 Interrupt Status - DC2IS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DC3IS:1",
            "< \\brief [3:3] DMA Channel 3 Interrupt Status - DC3IS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:4",
            "< \\brief [7:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:8",
            "< \\brief [15:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MTLIS:1",
            "< \\brief [16:16] MTL Interrupt Status - MTLIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MACIS:1",
            "< \\brief [17:17] MAC Interrupt Status - MACIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:14",
            "< \\brief [31:18] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_DMA_MODE_Bits": [
        [
            "-",
            "\\brief DMA Bus Mode Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SWR:1",
            "< \\brief [0:0] Software Reset - SWR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DA:1",
            "< \\brief [1:1] DMA Tx or Rx Arbitration Scheme - DA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TAA:3",
            "< \\brief [4:2] Transmit Arbitration Algorithm - TAA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:4",
            "< \\brief [8:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ARBC:1",
            "< \\brief [9:9] Arbitration Control - ARBC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:1",
            "< \\brief [10:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXPR:1",
            "< \\brief [11:11] Transmit Priority - TXPR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PR:3",
            "< \\brief [14:12] Priority Ratio - PR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "INTM:2",
            "< \\brief [17:16] Interrupt Mode - INTM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:14",
            "< \\brief [31:18] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_DMA_SYSBUS_MODE_Bits": [
        [
            "-",
            "\\brief DMA System Bus Mode Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "FB:1",
            "< \\brief [0:0] Fixed Burst Length - FB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:7",
            "< \\brief [7:1] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:2",
            "< \\brief [9:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:2",
            "< \\brief [11:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "AAL:1",
            "< \\brief [12:12] Address-Aligned Beats - AAL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:1",
            "< \\brief [13:13] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MB:1",
            "< \\brief [14:14] Mixed Burst - MB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RB:1",
            "< \\brief [15:15] Rebuild INCRx Burst - RB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:3",
            "< \\brief [18:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:5",
            "< \\brief [23:19] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:3",
            "< \\brief [26:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:3",
            "< \\brief [29:27] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_GPCTL_Bits": [
        [
            "-",
            "\\brief General Purpose Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ALTI0:2",
            "< \\brief [1:0] Alternate Input Select - ALTI0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ALTI1:2",
            "< \\brief [3:2] Alternate Input Select - ALTI1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ALTI2:2",
            "< \\brief [5:4] Alternate Input Select - ALTI2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ALTI3:2",
            "< \\brief [7:6] Alternate Input Select - ALTI3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ALTI4:2",
            "< \\brief [9:8] Alternate Input Select - ALTI4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ALTI5:2",
            "< \\brief [11:10] Alternate Input Select - ALTI5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ALTI6:2",
            "< \\brief [13:12] Alternate Input Select - ALTI6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ALTI7:2",
            "< \\brief [15:14] Alternate Input Select - ALTI7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ALTI8:2",
            "< \\brief [17:16] Alternate Input Select - ALTI8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ALTI9:2",
            "< \\brief [19:18] Alternate Input Select - ALTI9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ALTI10:2",
            "< \\brief [21:20] Alternate Input Select - ALTI10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EPR:3",
            "< \\brief [24:22] External Phy Interface RMII Mode Bit - EPR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_25:6",
            "< \\brief [30:25] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_ID_Bits": [
        [
            "-",
            "\\brief Module Identification Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODREV:8",
            "< \\brief [7:0] Module Revision Number - MODREV (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODTYPE:8",
            "< \\brief [15:8] Module Type - MODTYPE (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODNUM:16",
            "< \\brief [31:16] Module Number Value - MODNUM (r)"
        ]
    ],
    "Ifx_GETH_KRST0_Bits": [
        [
            "-",
            "\\brief Kernel Reset Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSTSTAT:1",
            "< \\brief [1:1] Kernel Reset Status - RSTSTAT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_KRST1_Bits": [
        [
            "-",
            "\\brief Kernel Reset Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_KRSTCLR_Bits": [
        [
            "-",
            "\\brief Kernel Reset Status Clear Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR:1",
            "< \\brief [0:0] Kernel Reset Status Clear - CLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MAC_1US_TIC_COUNTER_Bits": [
        [
            "-",
            "\\brief MAC One Microsecond Tic Counter Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIC_1US_CNTR:12",
            "< \\brief [11:0] 1US TIC Counter - TIC_1US_CNTR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:20",
            "< \\brief [31:12] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MAC_ADDRESS_HIGH_Bits": [
        [
            "-",
            "\\brief MAC Address ${i} High Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ADDRHI:16",
            "< \\brief [15:0] MAC Address1 [47:32] - ADDRHI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DCS:2",
            "< \\brief [17:16] DMA Channel Select - DCS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:6",
            "< \\brief [23:18] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MBC:6",
            "< \\brief [29:24] Mask Byte Control - MBC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SA:1",
            "< \\brief [30:30] Source Address - SA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AE:1",
            "< \\brief [31:31] Address Enable - AE (rw)"
        ]
    ],
    "Ifx_GETH_MAC_ADDRESS_HIGH0_Bits": [
        [
            "-",
            "\\brief MAC Address 0 High Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ADDRHI:16",
            "< \\brief [15:0] MAC Address0[47:32] - ADDRHI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DCS:2",
            "< \\brief [17:16] DMA Channel Select - DCS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:13",
            "< \\brief [30:18] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "AE:1",
            "< \\brief [31:31] Address Enable - AE (r)"
        ]
    ],
    "Ifx_GETH_MAC_ADDRESS_LOW_Bits": [
        [
            "-",
            "\\brief MAC Address ${i} Low Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ADDRLO:32",
            "< \\brief [31:0] MAC Address1 [31:0] - ADDRLO (rw)"
        ]
    ],
    "Ifx_GETH_MAC_ADDRESS_LOW0_Bits": [
        [
            "-",
            "\\brief MAC Address 0 Low Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ADDRLO:32",
            "< \\brief [31:0] MAC Address0[31:0] - ADDRLO (rw)"
        ]
    ],
    "Ifx_GETH_MAC_CONFIGURATION_Bits": [
        [
            "-",
            "\\brief MAC Configuration Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RE:1",
            "< \\brief [0:0] Receiver Enable - RE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TE:1",
            "< \\brief [1:1] Transmitter Enable - TE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PRELEN:2",
            "< \\brief [3:2] Preamble Length for Transmit packets - PRELEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DC:1",
            "< \\brief [4:4] Deferral Check - DC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BL:2",
            "< \\brief [6:5] Back-Off Limit - BL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:1",
            "< \\brief [7:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DR:1",
            "< \\brief [8:8] Disable Retry - DR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DCRS:1",
            "< \\brief [9:9] Disable Carrier Sense During Transmission - DCRS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DO:1",
            "< \\brief [10:10] Disable Receive Own - DO (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ECRSFD:1",
            "< \\brief [11:11] Enable Carrier Sense Before Transmission in Full-Duplex Mode - ECRSFD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LM:1",
            "< \\brief [12:12] Loopback Mode - LM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DM:1",
            "< \\brief [13:13] Duplex Mode - DM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FES:1",
            "< \\brief [14:14] Speed - FES (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS:1",
            "< \\brief [15:15] Port Select - PS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "JE:1",
            "< \\brief [16:16] Jumbo Packet Enable - JE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "JD:1",
            "< \\brief [17:17] Jabber Disable - JD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BE:1",
            "< \\brief [18:18] Packet Burst Enable - BE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WD:1",
            "< \\brief [19:19] Watchdog Disable - WD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ACS:1",
            "< \\brief [20:20] Automatic Pad or CRC Stripping - ACS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CST:1",
            "< \\brief [21:21] CRC stripping for Type packets - CST (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "S2KP:1",
            "< \\brief [22:22] IEEE 802.3as Support for 2K Packets - S2KP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "GPSLCE:1",
            "< \\brief [23:23] Giant Packet Size Limit Control Enable - GPSLCE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPG:3",
            "< \\brief [26:24] Inter-Packet Gap - IPG (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPC:1",
            "< \\brief [27:27] Checksum Offload - IPC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SARC:3",
            "< \\brief [30:28] Source Address Insertion or Replacement Control - SARC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MAC_CSR_SW_CTRL_Bits": [
        [
            "-",
            "\\brief MAC CSR Software Controls Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RCWE:1",
            "< \\brief [0:0] Register Clear on Write 1 Enable - RCWE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:7",
            "< \\brief [7:1] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEEN:1",
            "< \\brief [8:8] Slave Error Response Enable - SEEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:23",
            "< \\brief [31:9] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MAC_DEBUG_Bits": [
        [
            "-",
            "\\brief MAC Debug Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RPESTS:1",
            "< \\brief [0:0] MAC GMII or MII Receive Protocol Engine Status - RPESTS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RFCFCSTS:2",
            "< \\brief [2:1] MAC Receive Packet Controller FIFO Status - RFCFCSTS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:13",
            "< \\brief [15:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TPESTS:1",
            "< \\brief [16:16] MAC GMII or MII Transmit Protocol Engine Status - TPESTS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TFCSTS:2",
            "< \\brief [18:17] MAC Transmit Packet Controller Status - TFCSTS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:13",
            "< \\brief [31:19] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MAC_EXT_CFG1_Bits": [
        [
            "-",
            "\\brief MAC Extended Configuration Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SPLOFST:7",
            "< \\brief [6:0] Split Offset - SPLOFST (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:1",
            "< \\brief [7:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SPLM:2",
            "< \\brief [9:8] Split Mode - SPLM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:22",
            "< \\brief [31:10] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MAC_EXT_CONFIGURATION_Bits": [
        [
            "-",
            "\\brief MAC Extended Configuration Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "GPSL:14",
            "< \\brief [13:0] Giant Packet Size Limit - GPSL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:2",
            "< \\brief [15:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DCRCC:1",
            "< \\brief [16:16] Disable CRC Checking for Received Packets - DCRCC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SPEN:1",
            "< \\brief [17:17] Slow Protocol Detection Enable - SPEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "USP:1",
            "< \\brief [18:18] Unicast Slow Protocol Packet Detect - USP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:1",
            "< \\brief [19:19] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "HDSMS:3",
            "< \\brief [22:20] Maximum Size for Splitting the Header Data - HDSMS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:1",
            "< \\brief [23:23] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EIPGEN:1",
            "< \\brief [24:24] Extended Inter-Packet Gap Enable - EIPGEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EIPG:5",
            "< \\brief [29:25] Extended Inter-Packet Gap - EIPG (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:1",
            "< \\brief [30:30] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FHE:1",
            "< \\brief [31:31] Flexible Header Enable (rw)"
        ]
    ],
    "Ifx_GETH_MAC_HW_FEATURE0_Bits": [
        [
            "-",
            "\\brief MAC Hardware Feature Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MIISEL:1",
            "< \\brief [0:0] 10 or 100 Mbps Support - MIISEL (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "GMIISEL:1",
            "< \\brief [1:1] 1000 Mbps Support - GMIISEL (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HDSEL:1",
            "< \\brief [2:2] Half-duplex Support - HDSEL (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCSSEL:1",
            "< \\brief [3:3] PCS Registers (TBI, SGMII, or RTBI PHY interface) - PCSSEL (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VLHASH:1",
            "< \\brief [4:4] VLAN Hash Filter Selected - VLHASH (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SMASEL:1",
            "< \\brief [5:5] SMA (MDIO) Interface - SMASEL (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RWKSEL:1",
            "< \\brief [6:6] PMT Remote Wake-up Packet Enable - RWKSEL (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MGKSEL:1",
            "< \\brief [7:7] PMT Magic Packet Enable - MGKSEL (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MMCSEL:1",
            "< \\brief [8:8] RMON Module Enable - MMCSEL (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ARPOFFSEL:1",
            "< \\brief [9:9] ARP Offload Enabled - ARPOFFSEL (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:2",
            "< \\brief [11:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSSEL:1",
            "< \\brief [12:12] IEEE 1588-2008 Timestamp Enabled - TSSEL (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EEESEL:1",
            "< \\brief [13:13] Energy Efficient Ethernet Enabled - EEESEL (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXCOESEL:1",
            "< \\brief [14:14] Transmit Checksum Offload Enabled - TXCOESEL (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXCOESEL:1",
            "< \\brief [16:16] Receive Checksum Offload Enabled - RXCOESEL (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:1",
            "< \\brief [17:17] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ADDMACADRSEL:5",
            "< \\brief [22:18] MAC Addresses 1-31 Selected - ADDMACADRSEL (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MACADR32SEL:1",
            "< \\brief [23:23] MAC Addresses 32-63 Selected - MACADR32SEL (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MACADR64SEL:1",
            "< \\brief [24:24] MAC Addresses 64-127 Selected - MACADR64SEL (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSSTSSEL:2",
            "< \\brief [26:25] Timestamp System Time Source - TSSTSSEL (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SAVLANINS:1",
            "< \\brief [27:27] Source Address or VLAN Insertion Enable - SAVLANINS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ACTPHYSEL:3",
            "< \\brief [30:28] Active PHY Selected - ACTPHYSEL (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MAC_HW_FEATURE1_Bits": [
        [
            "-",
            "\\brief MAC Hardware Feature Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXFIFOSIZE:5",
            "< \\brief [4:0] MTL Receive FIFO Size - RXFIFOSIZE (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SPRAM:1",
            "< \\brief [5:5] Single Port RAM Enable - SPRAM (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXFIFOSIZE:5",
            "< \\brief [10:6] MTL Transmit FIFO Size - TXFIFOSIZE (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OSTEN:1",
            "< \\brief [11:11] One-Step Timestamping Enable - OSTEN (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PTOEN:1",
            "< \\brief [12:12] PTP Offload Enable - PTOEN (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ADVTHWORD:1",
            "< \\brief [13:13] IEEE 1588 High Word Register Enable - ADVTHWORD (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ADDR64:2",
            "< \\brief [15:14] Address Width. - ADDR64 (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DCBEN:1",
            "< \\brief [16:16] DCB Feature Enable - DCBEN (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SPHEN:1",
            "< \\brief [17:17] Split Header Feature Enable - SPHEN (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSOEN:1",
            "< \\brief [18:18] TCP Segmentation Offload Enable - TSOEN (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DBGMEMA:1",
            "< \\brief [19:19] DMA Debug Registers Enable - DBGMEMA (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AVSEL:1",
            "< \\brief [20:20] AV Feature Enable - AVSEL (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RAVSEL:1",
            "< \\brief [21:21] Rx Side Only AV Feature Enable - RAVSEL (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:1",
            "< \\brief [22:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "POUOST:1",
            "< \\brief [23:23] One Step for PTP over UDP/IP Feature Enable - POUOST (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HASHTBLSZ:2",
            "< \\brief [25:24] Hash Table Size - HASHTBLSZ (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:1",
            "< \\brief [26:26] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "L3L4FNUM:4",
            "< \\brief [30:27] Total number of L3 or L4 Filters - L3L4FNUM (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MAC_HW_FEATURE2_Bits": [
        [
            "-",
            "\\brief MAC Hardware Feature Register 2",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXQCNT:4",
            "< \\brief [3:0] Number of MTL Receive Queues - RXQCNT (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:2",
            "< \\brief [5:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXQCNT:4",
            "< \\brief [9:6] Number of MTL Transmit Queues - TXQCNT (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:2",
            "< \\brief [11:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXCHCNT:4",
            "< \\brief [15:12] Number of DMA Receive Channels - RXCHCNT (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:2",
            "< \\brief [17:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXCHCNT:4",
            "< \\brief [21:18] Number of DMA Transmit Channels - TXCHCNT (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:2",
            "< \\brief [23:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PPSOUTNUM:3",
            "< \\brief [26:24] Number of PPS Outputs - PPSOUTNUM (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:1",
            "< \\brief [27:27] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "AUXSNAPNUM:3",
            "< \\brief [30:28] Number of Auxiliary Snapshot Inputs - AUXSNAPNUM (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MAC_HW_FEATURE3_Bits": [
        [
            "-",
            "\\brief MAC Hardware Feature Register 3",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "NRVF:3",
            "< \\brief [2:0] Number of Extended VLAN Tag Filters Enabled - NRVF (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:1",
            "< \\brief [3:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CBTISEL:1",
            "< \\brief [4:4] Queue/Channel based VLAN tag insertion on Tx Enable - CBTISEL (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DVLAN:1",
            "< \\brief [5:5] DVLAN (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:26",
            "< \\brief [31:6] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MAC_INNER_VLAN_INCL_Bits": [
        [
            "-",
            "\\brief MAC Inner VLAN Tag Inclusion or Replacement Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "VLT:16",
            "< \\brief [15:0] VLAN Tag for Transmit Packets - VLT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VLC:2",
            "< \\brief [17:16] VLAN Tag Control in Transmit Packets - VLC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VLP:1",
            "< \\brief [18:18] VLAN Priority Control - VLP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CSVL:1",
            "< \\brief [19:19] C-VLAN or S-VLAN - CSVL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VLTI:1",
            "< \\brief [20:20] VLAN Tag Input - VLTI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:11",
            "< \\brief [31:21] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MAC_INTERRUPT_ENABLE_Bits": [
        [
            "-",
            "\\brief MAC Interrupt Enable Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RGSMIIIE:1",
            "< \\brief [0:0] RGMII or SMII Interrupt Enable - RGSMIIIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:2",
            "< \\brief [2:1] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PHYIE:1",
            "< \\brief [3:3] PHY Interrupt Enable - PHYIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PMTIE:1",
            "< \\brief [4:4] PMT Interrupt Enable - PMTIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LPIIE:1",
            "< \\brief [5:5] LPI Interrupt Enable - LPIIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:6",
            "< \\brief [11:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSIE:1",
            "< \\brief [12:12] Timestamp Interrupt Enable - TSIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXSTSIE:1",
            "< \\brief [13:13] Transmit Status Interrupt Enable - TXSTSIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXSTSIE:1",
            "< \\brief [14:14] Receive Status Interrupt Enable - RXSTSIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:3",
            "< \\brief [17:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MDIOIE:1",
            "< \\brief [18:18] MDIO Interrupt Enable - MDIOIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:13",
            "< \\brief [31:19] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MAC_INTERRUPT_STATUS_Bits": [
        [
            "-",
            "\\brief MAC Interrupt Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RGSMIIIS:1",
            "< \\brief [0:0] RGMII or SMII Interrupt Status - RGSMIIIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:2",
            "< \\brief [2:1] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PHYIS:1",
            "< \\brief [3:3] PHY Interrupt - PHYIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PMTIS:1",
            "< \\brief [4:4] PMT Interrupt Status - PMTIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LPIIS:1",
            "< \\brief [5:5] LPI Interrupt Status - LPIIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:2",
            "< \\brief [7:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MMCIS:1",
            "< \\brief [8:8] MMC Interrupt Status - MMCIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MMCRXIS:1",
            "< \\brief [9:9] MMC Receive Interrupt Status - MMCRXIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MMCTXIS:1",
            "< \\brief [10:10] MMC Transmit Interrupt Status - MMCTXIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MMCRXIPIS:1",
            "< \\brief [11:11] MMC Receive Checksum Offload Interrupt Status - MMCRXIPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSIS:1",
            "< \\brief [12:12] Timestamp Interrupt Status - TSIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXSTSIS:1",
            "< \\brief [13:13] Transmit Status Interrupt - TXSTSIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXSTSIS:1",
            "< \\brief [14:14] Receive Status Interrupt - RXSTSIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:3",
            "< \\brief [17:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MDIOIS:1",
            "< \\brief [18:18] MDIO Interrupt Status - MDIOIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:13",
            "< \\brief [31:19] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MAC_LPI_CONTROL_STATUS_Bits": [
        [
            "-",
            "\\brief MAC LPI Control and Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TLPIEN:1",
            "< \\brief [0:0] Transmit LPI Entry - TLPIEN (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TLPIEX:1",
            "< \\brief [1:1] Transmit LPI Exit - TLPIEX (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RLPIEN:1",
            "< \\brief [2:2] Receive LPI Entry - RLPIEN (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RLPIEX:1",
            "< \\brief [3:3] Receive LPI Exit - RLPIEX (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:4",
            "< \\brief [7:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TLPIST:1",
            "< \\brief [8:8] Transmit LPI State - TLPIST (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RLPIST:1",
            "< \\brief [9:9] Receive LPI State - RLPIST (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:6",
            "< \\brief [15:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "LPIEN:1",
            "< \\brief [16:16] LPI Enable - LPIEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PLS:1",
            "< \\brief [17:17] PHY Link Status - PLS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PLSEN:1",
            "< \\brief [18:18] PHY Link Status Enable - PLSEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LPITXA:1",
            "< \\brief [19:19] LPI Tx Automate - LPITXA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LPIATE:1",
            "< \\brief [20:20] LPI Timer Enable - LPIATE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LPITCSE:1",
            "< \\brief [21:21] LPI Tx Clock Stop Enable - LPITCSE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:10",
            "< \\brief [31:22] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MAC_LPI_ENTRY_TIMER_Bits": [
        [
            "-",
            "\\brief MAC LPI Entry Timer Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:3",
            "< \\brief [2:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "LPIET:17",
            "< \\brief [19:3] LPI Entry Timer - LPIET (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:12",
            "< \\brief [31:20] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MAC_LPI_TIMERS_CONTROL_Bits": [
        [
            "-",
            "\\brief MAC LPI Timers Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TWT:16",
            "< \\brief [15:0] LPI TW Timer - TWT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LST:10",
            "< \\brief [25:16] LPI LS Timer - LST (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:6",
            "< \\brief [31:26] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MAC_MDIO_ADDRESS_Bits": [
        [
            "-",
            "\\brief MAC MDIO Address Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "GB:1",
            "< \\brief [0:0] GMII Busy - GB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "C45E:1",
            "< \\brief [1:1] Clause 45 PHY Enable - C45E (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "GOC_0:1",
            "< \\brief [2:2] GMII Operation Command 0 - GOC_0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "GOC_1:1",
            "< \\brief [3:3] GMII Operation Command 1 - GOC_1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SKAP:1",
            "< \\brief [4:4] Skip Address Packet - SKAP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:3",
            "< \\brief [7:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CR:4",
            "< \\brief [11:8] CSR Clock Range - CR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NTC:3",
            "< \\brief [14:12] Number of Trailing Clocks - NTC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDA:5",
            "< \\brief [20:16] Register/Device Address - RDA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PA:5",
            "< \\brief [25:21] Physical Layer Address - PA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BTB:1",
            "< \\brief [26:26] Back to Back transactions - BTB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PSE:1",
            "< \\brief [27:27] Preamble Suppression Enable - PSE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MAC_MDIO_DATA_Bits": [
        [
            "-",
            "\\brief MAC MDIO Data Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "GD:16",
            "< \\brief [15:0] GMII Data - GD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RA:16",
            "< \\brief [31:16] Register Address - RA (rw)"
        ]
    ],
    "Ifx_GETH_MAC_PACKET_FILTER_Bits": [
        [
            "-",
            "\\brief MAC Packet Filter Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PR:1",
            "< \\brief [0:0] Promiscuous Mode - PR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:2",
            "< \\brief [2:1] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DAIF:1",
            "< \\brief [3:3] DA Inverse Filtering - DAIF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PM:1",
            "< \\brief [4:4] Pass All Multicast - PM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DBF:1",
            "< \\brief [5:5] Disable Broadcast Packets - DBF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCF:2",
            "< \\brief [7:6] Pass Control Packets - PCF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SAIF:1",
            "< \\brief [8:8] SA Inverse Filtering - SAIF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SAF:1",
            "< \\brief [9:9] Source Address Filter Enable - SAF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:1",
            "< \\brief [10:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:5",
            "< \\brief [15:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "VTFE:1",
            "< \\brief [16:16] VLAN Tag Filter Enable - VTFE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:3",
            "< \\brief [19:17] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:2",
            "< \\brief [21:20] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:9",
            "< \\brief [30:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RA:1",
            "< \\brief [31:31] Receive All - RA (rw)"
        ]
    ],
    "Ifx_GETH_MAC_PHYIF_CONTROL_STATUS_Bits": [
        [
            "-",
            "\\brief MAC PHY Interface Control and Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TC:1",
            "< \\brief [0:0] Transmit Configuration in RGMII, SGMII, or SMII - TC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LUD:1",
            "< \\brief [1:1] Link Up or Down - LUD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:1",
            "< \\brief [3:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:1",
            "< \\brief [4:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:11",
            "< \\brief [15:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "LNKMOD:1",
            "< \\brief [16:16] Link Mode - LNKMOD (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LNKSPEED:2",
            "< \\brief [18:17] Link Speed - LNKSPEED (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LNKSTS:1",
            "< \\brief [19:19] Link Status - LNKSTS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:10",
            "< \\brief [29:20] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MAC_PMT_CONTROL_STATUS_Bits": [
        [
            "-",
            "\\brief MAC PMT Control and Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PWRDWN:1",
            "< \\brief [0:0] Power Down - PWRDWN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MGKPKTEN:1",
            "< \\brief [1:1] Magic Packet Enable - MGKPKTEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RWKPKTEN:1",
            "< \\brief [2:2] Remote Wake-Up Packet Enable - RWKPKTEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:2",
            "< \\brief [4:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MGKPRCVD:1",
            "< \\brief [5:5] Magic Packet Received - MGKPRCVD (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RWKPRCVD:1",
            "< \\brief [6:6] Remote Wake-Up Packet Received - RWKPRCVD (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:2",
            "< \\brief [8:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "GLBLUCAST:1",
            "< \\brief [9:9] Global Unicast - GLBLUCAST (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RWKPFE:1",
            "< \\brief [10:10] Remote Wake-up Packet Forwarding Enable - RWKPFE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:13",
            "< \\brief [23:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RWKPTR:5",
            "< \\brief [28:24] Remote Wake-up FIFO Pointer - RWKPTR (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:2",
            "< \\brief [30:29] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RWKFILTRST:1",
            "< \\brief [31:31] Remote Wake-Up Packet Filter Register Pointer Reset - RWKFILTRST (rw)"
        ]
    ],
    "Ifx_GETH_MAC_PPS0_INTERVAL_Bits": [
        [
            "-",
            "\\brief MAC PPS 0 Interval Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PPSINT0:32",
            "< \\brief [31:0] PPS Output Signal Interval - PPSINT0 (rw)"
        ]
    ],
    "Ifx_GETH_MAC_PPS0_TARGET_TIME_NANOSECONDS_Bits": [
        [
            "-",
            "\\brief MAC PPS 0 Target Time Nanoeconds Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TTSL0:31",
            "< \\brief [30:0] Target Time Low for PPS Register - TTSL0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRGTBUSY0:1",
            "< \\brief [31:31] PPS Target Time Register Busy - TRGTBUSY0 (rw)"
        ]
    ],
    "Ifx_GETH_MAC_PPS0_TARGET_TIME_SECONDS_Bits": [
        [
            "-",
            "\\brief MAC PPS 0 Target Time Seconds Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSTRH0:32",
            "< \\brief [31:0] PPS Target Time Seconds Register - TSTRH0 (rw)"
        ]
    ],
    "Ifx_GETH_MAC_PPS0_WIDTH_Bits": [
        [
            "-",
            "\\brief MAC PPS 0 Width Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PPSWIDTH0:32",
            "< \\brief [31:0] PPS Output Signal Width - PPSWIDTH0 (rw)"
        ]
    ],
    "Ifx_GETH_MAC_PPS_CONTROL_Bits": [
        [
            "-",
            "\\brief MAC PPS Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PPSCTRL_PPSCMD:4",
            "< \\brief [3:0] Flexible PPS Output (ptp_pps_o[0]) Control - PPSCTRL_PPSCMD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PPSEN0:1",
            "< \\brief [4:4] Flexible PPS Output Mode Enable - PPSEN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRGTMODSEL0:2",
            "< \\brief [6:5] Target Time Register Mode for PPS0 Output - TRGTMODSEL0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:1",
            "< \\brief [7:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:3",
            "< \\brief [10:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:2",
            "< \\brief [12:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:2",
            "< \\brief [14:13] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:3",
            "< \\brief [18:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:2",
            "< \\brief [20:19] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:2",
            "< \\brief [22:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:1",
            "< \\brief [23:23] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:3",
            "< \\brief [26:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:2",
            "< \\brief [28:27] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:2",
            "< \\brief [30:29] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MAC_Q0_TX_FLOW_CTRL_Bits": [
        [
            "-",
            "\\brief MAC Queue 0 TX Flow Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "FCB_BPA:1",
            "< \\brief [0:0] Flow Control Busy or Backpressure Activate - FCB_BPA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TFE:1",
            "< \\brief [1:1] Transmit Flow Control Enable - TFE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:2",
            "< \\brief [3:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PLT:3",
            "< \\brief [6:4] Pause Low Threshold - PLT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DZPQ:1",
            "< \\brief [7:7] Disable Zero-Quanta Pause - DZPQ (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:8",
            "< \\brief [15:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PT:16",
            "< \\brief [31:16] Pause Time - PT (rw)"
        ]
    ],
    "Ifx_GETH_MAC_RWK_PACKET_FILTER_Bits": [
        [
            "-",
            "\\brief MAC Wake-up Packet Filter Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "WKUPFRMFTR:32",
            "< \\brief [31:0] RWK Packet Filter - WKUPFRMFTR (rw)"
        ]
    ],
    "Ifx_GETH_MAC_RXQ_CTRL0_Bits": [
        [
            "-",
            "\\brief MAC Receive Queue Control 0 Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXQ0EN:2",
            "< \\brief [1:0] Receive Queue 0 Enable - RXQ0EN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXQ1EN:2",
            "< \\brief [3:2] Receive Queue 1 Enable - RXQ1EN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXQ2EN:2",
            "< \\brief [5:4] Receive Queue 2 Enable - RXQ2EN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXQ3EN:2",
            "< \\brief [7:6] Receive Queue 3 Enable - RXQ3EN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:8",
            "< \\brief [15:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MAC_RXQ_CTRL1_Bits": [
        [
            "-",
            "\\brief MAC Receive Queue Control 1 Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "AVCPQ:3",
            "< \\brief [2:0] AV Untagged Control Packets Queue - AVCPQ (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:1",
            "< \\brief [3:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PTPQ:3",
            "< \\brief [6:4] PTP Packets Queue - PTPQ (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:1",
            "< \\brief [7:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:3",
            "< \\brief [10:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:1",
            "< \\brief [11:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "UPQ:3",
            "< \\brief [14:12] Untagged Packet Queue - UPQ (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MCBCQ:3",
            "< \\brief [18:16] Multicast and Broadcast Queue - MCBCQ (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:1",
            "< \\brief [19:19] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MCBCQEN:1",
            "< \\brief [20:20] Multicast and Broadcast Queue Enable - MCBCQEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TACPQE:1",
            "< \\brief [21:21] Tagged AV Control Packets Queuing Enable. - TACPQE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TPQC:2",
            "< \\brief [23:22] Tagged PTP over Ethernet Packets Queuing Control - MFFQE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MAC_RXQ_CTRL2_Bits": [
        [
            "-",
            "\\brief MAC Receive Queue Control 2 Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PSRQ0:8",
            "< \\brief [7:0] Priorities Selected in the Receive Queue 0 - PSRQ0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PSRQ1:8",
            "< \\brief [15:8] Priorities Selected in the Receive Queue 1 - PSRQ1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PSRQ2:8",
            "< \\brief [23:16] Priorities Selected in the Receive Queue 2 - PSRQ2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PSRQ3:8",
            "< \\brief [31:24] Priorities Selected in the Receive Queue 3 - PSRQ3 (rw)"
        ]
    ],
    "Ifx_GETH_MAC_RXQ_CTRL4_Bits": [
        [
            "-",
            "\\brief MAC Receive Queue Control 4 register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "UFFQE:1",
            "< \\brief [0:0] Unicast Address Filter Fail Packets Queuing Enable  - UFFQE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UFFQ:2",
            "< \\brief [2:1] Unicast Address Filter Fail Packets Queue - UFFQ (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:5",
            "< \\brief [7:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MFFQE:1",
            "< \\brief [8:8] Multicast Address Filter Fail Packets Queuing Enable  - MFFQE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MFFQ:2",
            "< \\brief [10:9] Multicast Address Filter Fail Packets Queue - MFFQ (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:5",
            "< \\brief [15:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "VFFQE:1",
            "< \\brief [16:16] VLAN Tag Filter Fail Packets Queuing Enable  - VFFQE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VFFQ:2",
            "< \\brief [18:17] VLAN Tag Filter Fail Packets Queue - VFFQ (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:13",
            "< \\brief [31:19] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MAC_RX_FLOW_CTRL_Bits": [
        [
            "-",
            "\\brief MAC Receive Flow Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RFE:1",
            "< \\brief [0:0] Receive Flow Control Enable - RFE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UP:1",
            "< \\brief [1:1] Unicast Pause Packet Detect - UP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:6",
            "< \\brief [7:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:1",
            "< \\brief [8:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:23",
            "< \\brief [31:9] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MAC_RX_TX_STATUS_Bits": [
        [
            "-",
            "\\brief MAC Receive Transmit Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TJT:1",
            "< \\brief [0:0] Transmit Jabber Timeout - TJT (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NCARR:1",
            "< \\brief [1:1] No Carrier - NCARR (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LCARR:1",
            "< \\brief [2:2] Loss of Carrier - LCARR (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EXDEF:1",
            "< \\brief [3:3] Excessive Deferral - EXDEF (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LCOL:1",
            "< \\brief [4:4] Late Collision - LCOL (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EXCOL:1",
            "< \\brief [5:5] Excessive Collisions - EXCOL (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:2",
            "< \\brief [7:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RWT:1",
            "< \\brief [8:8] Receive Watchdog Timeout - RWT (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:23",
            "< \\brief [31:9] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MAC_SUB_SECOND_INCREMENT_Bits": [
        [
            "-",
            "\\brief MAC Sub-Second Increment Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:8",
            "< \\brief [7:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SNSINC:8",
            "< \\brief [15:8] Sub-nanosecond Increment Value - SNSINC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SSINC:8",
            "< \\brief [23:16] Sub-second Increment Value - SSINC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS_Bits": [
        [
            "-",
            "\\brief MAC System Time Higher Word Seconds Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSHWR:16",
            "< \\brief [15:0] Timestamp Higher Word Register - TSHWR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MAC_SYSTEM_TIME_NANOSECONDS_Bits": [
        [
            "-",
            "\\brief MAC System Time Nanoseconds Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSSS:31",
            "< \\brief [30:0] Timestamp Sub Seconds - TSSS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_Bits": [
        [
            "-",
            "\\brief MAC System Time Nanoseconds Update Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSSS:31",
            "< \\brief [30:0] Timestamp Sub Seconds - TSSS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ADDSUB:1",
            "< \\brief [31:31] Add or Subtract Time - ADDSUB (rw)"
        ]
    ],
    "Ifx_GETH_MAC_SYSTEM_TIME_SECONDS_Bits": [
        [
            "-",
            "\\brief MAC System Time Seconds Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSS:32",
            "< \\brief [31:0] Timestamp Second - TSS (r)"
        ]
    ],
    "Ifx_GETH_MAC_SYSTEM_TIME_SECONDS_UPDATE_Bits": [
        [
            "-",
            "\\brief MAC System Time Seconds Update Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSS:32",
            "< \\brief [31:0] Timestamp Seconds - TSS (rw)"
        ]
    ],
    "Ifx_GETH_MAC_TIMESTAMP_ADDEND_Bits": [
        [
            "-",
            "\\brief MAC Timestamp Addend Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSAR:32",
            "< \\brief [31:0] Timestamp Addend Register - TSAR (rw)"
        ]
    ],
    "Ifx_GETH_MAC_TIMESTAMP_CONTROL_Bits": [
        [
            "-",
            "\\brief MAC Timestamp Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSENA:1",
            "< \\brief [0:0] Enable Timestamp - TSENA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSCFUPDT:1",
            "< \\brief [1:1] Fine or Coarse Timestamp Update - TSCFUPDT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSINIT:1",
            "< \\brief [2:2] Initialize Timestamp - TSINIT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSUPDT:1",
            "< \\brief [3:3] Update Timestamp - TSUPDT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:1",
            "< \\brief [4:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSADDREG:1",
            "< \\brief [5:5] Update Addend Register - TSADDREG (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:2",
            "< \\brief [7:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSENALL:1",
            "< \\brief [8:8] Enable Timestamp for All Packets - TSENALL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSCTRLSSR:1",
            "< \\brief [9:9] Timestamp Digital or Binary Rollover Control - TSCTRLSSR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSVER2ENA:1",
            "< \\brief [10:10] Enable PTP Packet Processing for Version 2 Format - TSVER2ENA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSIPENA:1",
            "< \\brief [11:11] Enable Processing of PTP over Ethernet Packets - TSIPENA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSIPV6ENA:1",
            "< \\brief [12:12] Enable Processing of PTP Packets Sent over IPv6-UDP - TSIPV6ENA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSIPV4ENA:1",
            "< \\brief [13:13] Enable Processing of PTP Packets Sent over IPv4-UDP - TSIPV4ENA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSEVNTENA:1",
            "< \\brief [14:14] Enable Timestamp Snapshot for Event Messages - TSEVNTENA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSMSTRENA:1",
            "< \\brief [15:15] Enable Snapshot for Messages Relevant to Master - TSMSTRENA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SNAPTYPSEL:2",
            "< \\brief [17:16] Select PTP packets for Taking Snapshots - SNAPTYPSEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSENMACADDR:1",
            "< \\brief [18:18] Enable MAC Address for PTP Packet Filtering - TSENMACADDR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CSC:1",
            "< \\brief [19:19] Enable checksum correction during OST for PTP over UDP/IPv4 packets - CSC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:1",
            "< \\brief [20:20] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:3",
            "< \\brief [23:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXTSSTSM:1",
            "< \\brief [24:24] Transmit Timestamp Status Mode - TXTSSTSM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_25:3",
            "< \\brief [27:25] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "AV8021ASMEN:1",
            "< \\brief [28:28] AV 802.1AS Mode Enable - AV8021ASMEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:3",
            "< \\brief [31:29] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MAC_TIMESTAMP_EGRESS_ASYM_CORR_Bits": [
        [
            "-",
            "\\brief MAC Timestamp Egress Asymmetry Correction Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "OSTEAC:32",
            "< \\brief [31:0] One-Step Timestamp Egress Asymmetry Correction - OSTEAC (rw)"
        ]
    ],
    "Ifx_GETH_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_Bits": [
        [
            "-",
            "\\brief MAC Timestamp Egress Correction Nanoseconds Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSEC:32",
            "< \\brief [31:0] Timestamp Egress Correction - TSEC (rw)"
        ]
    ],
    "Ifx_GETH_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC_Bits": [
        [
            "-",
            "\\brief MAC Timestamp Egress Correction Subnanoseconds Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:8",
            "< \\brief [7:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSECSNS:8",
            "< \\brief [15:8] Timestamp Egress Correction, sub-nanoseconds - TSECSNS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MAC_TIMESTAMP_INGRESS_ASYM_CORR_Bits": [
        [
            "-",
            "\\brief MAC Timestamp Ingress Asymmetry Correction Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "OSTIAC:32",
            "< \\brief [31:0] One-Step Timestamp Ingress Asymmetry Correction - OSTIAC (rw)"
        ]
    ],
    "Ifx_GETH_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_Bits": [
        [
            "-",
            "\\brief MAC Timestamp Ingress Correction Nanoseconds Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSIC:32",
            "< \\brief [31:0] Timestamp Ingress Correction - TSIC (rw)"
        ]
    ],
    "Ifx_GETH_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC_Bits": [
        [
            "-",
            "\\brief MAC Timestamp Ingress Correction Subnanoseconds Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:8",
            "< \\brief [7:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSICSNS:8",
            "< \\brief [15:8] Timestamp Ingress Correction, sub-nanoseconds - TSICSNS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MAC_TIMESTAMP_STATUS_Bits": [
        [
            "-",
            "\\brief MAC Timestamp Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSSOVF:1",
            "< \\brief [0:0] Timestamp Seconds Overflow - TSSOVF (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSTARGT0:1",
            "< \\brief [1:1] Timestamp Target Time Reached - TSTARGT0 (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSTRGTERR0:1",
            "< \\brief [3:3] Timestamp Target Time Error - TSTRGTERR0 (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSTARGT1:1",
            "< \\brief [4:4] Timestamp Target Time Reached for Target Time PPS1 - TSTARGT1 (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSTRGTERR1:1",
            "< \\brief [5:5] Timestamp Target Time Error - TSTRGTERR1 (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSTARGT2:1",
            "< \\brief [6:6] Timestamp Target Time Reached for Target Time PPS2 - TSTARGT2 (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSTRGTERR2:1",
            "< \\brief [7:7] Timestamp Target Time Error - TSTRGTERR2 (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSTARGT3:1",
            "< \\brief [8:8] Timestamp Target Time Reached for Target Time PPS3 - TSTARGT3 (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSTRGTERR3:1",
            "< \\brief [9:9] Timestamp Target Time Error - TSTRGTERR3 (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:5",
            "< \\brief [14:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXTSSIS:1",
            "< \\brief [15:15] Tx Timestamp Status Interrupt Status - TXTSSIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:4",
            "< \\brief [19:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:4",
            "< \\brief [23:20] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:6",
            "< \\brief [29:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_Bits": [
        [
            "-",
            "\\brief MAC Transmit Timestamp Nanoseconds Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXTSSLO:31",
            "< \\brief [30:0] Transmit Timestamp Status Low - TXTSSLO (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXTSSMIS:1",
            "< \\brief [31:31] Transmit Timestamp Status Missed - TXTSSMIS (r)"
        ]
    ],
    "Ifx_GETH_MAC_TX_TIMESTAMP_STATUS_SECONDS_Bits": [
        [
            "-",
            "\\brief MAC Transmit Timestamp Seconds Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXTSSHI:32",
            "< \\brief [31:0] Transmit Timestamp Status High - TXTSSHI (r)"
        ]
    ],
    "Ifx_GETH_MAC_VERSION_Bits": [
        [
            "-",
            "\\brief MAC Version Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SNPSVER:8",
            "< \\brief [7:0] Synopsys-defined Version - SNPSVER (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "USERVER:8",
            "< \\brief [15:8] User-defined Version (configured with coreConsultant) - USERVER (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MAC_VLAN_HASH_TABLE_Bits": [
        [
            "-",
            "\\brief MAC VLAN Hash Table Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "VLHT:16",
            "< \\brief [15:0] VLAN Hash Table - VLHT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MAC_VLAN_INCL_Bits": [
        [
            "-",
            "\\brief MAC VLAN Tag Inclusion or Replacement Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "VLT:16",
            "< \\brief [15:0] VLAN Tag for Transmit Packets - VLT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VLC:2",
            "< \\brief [17:16] VLAN Tag Control in Transmit Packets - VLC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VLP:1",
            "< \\brief [18:18] VLAN Priority Control - VLP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CSVL:1",
            "< \\brief [19:19] C-VLAN or S-VLAN - CSVL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VLTI:1",
            "< \\brief [20:20] VLAN Tag Input - VLTI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CBTI:1",
            "< \\brief [21:21] Channel based tag insertion - CBTI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:2",
            "< \\brief [23:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ADDR:2",
            "< \\brief [25:24] Address - ADDR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:4",
            "< \\brief [29:26] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDWR:1",
            "< \\brief [30:30] Read write control - RDWR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BUSY:1",
            "< \\brief [31:31] Busy - BUSY (r)"
        ]
    ],
    "Ifx_GETH_MAC_VLAN_INCL_Q_Bits": [
        [
            "-",
            "\\brief MAC VLAN Tag Inclusion or Replacement Register per Queue",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "VLT:16",
            "< \\brief [15:0] VLAN Tag for Transmit Packets - VLT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:3",
            "< \\brief [18:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CSVL:1",
            "< \\brief [19:19] C-VLAN or S-VLAN - CSVL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:12",
            "< \\brief [31:20] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MAC_VLAN_TAG_CTRL_Bits": [
        [
            "-",
            "\\brief MAC VLAN Tag Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "OB:1",
            "< \\brief [0:0] Operation Busy - OB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CT:1",
            "< \\brief [1:1] Command Type - CT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OFS:5",
            "< \\brief [6:2] Offset - OFS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:10",
            "< \\brief [16:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "VTIM:1",
            "< \\brief [17:17] VLAN Tag Inverse Match Enable - VTIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESVL:1",
            "< \\brief [18:18] Enable S-VLAN - ESVL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:2",
            "< \\brief [20:19] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVLS:2",
            "< \\brief [22:21] Enable VLAN Tag Stripping on Receive - EVLS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:1",
            "< \\brief [23:23] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVLRXS:1",
            "< \\brief [24:24] Enable VLAN Tag in Rx status - EVLRXS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VTHM:1",
            "< \\brief [25:25] VLAN Tag Hash Table Match Enable - VTHM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EDVLP:1",
            "< \\brief [26:26] Enable Double VLAN Processing - EDVLP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RES_27:1",
            "< \\brief [27:27] Reserved - RES_27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EIVLS:2",
            "< \\brief [29:28] Enable Inner VLAN Tag Stripping on Receive - EIVLS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:1",
            "< \\brief [30:30] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EIVLRXS:1",
            "< \\brief [31:31] Enable Inner VLAN Tag in Rx Status - EIVLRXS (rw)"
        ]
    ],
    "Ifx_GETH_MAC_VLAN_TAG_DATA_Bits": [
        [
            "-",
            "\\brief MAC VLAN Tag Data Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "VID:16",
            "< \\brief [15:0] VLAN Tag ID - VID (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VEN:1",
            "< \\brief [16:16] VLAN Tag Enable - VEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETV:1",
            "< \\brief [17:17] 12bits or 16bits VLAN comparison - ETV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DOVLTC:1",
            "< \\brief [18:18] Disable VLAN Type Comparison - DOVLTC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERSVLM:1",
            "< \\brief [19:19] Enable S-VLAN Match for received Frames - ERSVLM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERIVLT:1",
            "< \\brief [20:20] Enable Inner VLAN Tag Comparison - ERIVLT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:3",
            "< \\brief [23:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DMACHEN:1",
            "< \\brief [24:24] DMA Channel Number Enable - DMACHEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DMACHN:2",
            "< \\brief [26:25] DMA Channel Number - DMACHN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:5",
            "< \\brief [31:27] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MAC_VLAN_TAG_FILTER_Bits": [
        [
            "-",
            "\\brief MAC VLAN Tag Filter ${i} Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "VID:16",
            "< \\brief [15:0] VLAN Tag ID - VID (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VEN:1",
            "< \\brief [16:16] VLAN Tag Enable - VEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETV:1",
            "< \\brief [17:17] 12bits or 16bits VLAN comparison - ETV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DOVLTC:1",
            "< \\brief [18:18] Disable VLAN Type Comparison - DOVLTC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERSVLM:1",
            "< \\brief [19:19] Enable S-VLAN Match for received Frames - ERSVLM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERIVLT:1",
            "< \\brief [20:20] Enable Inner VLAN Tag Comparison - ERIVLT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:3",
            "< \\brief [23:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DMACHEN:1",
            "< \\brief [24:24] DMA Channel Number Enable - DMACHEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DMACHN:2",
            "< \\brief [26:25] DMA Channel Number - DMACHN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:5",
            "< \\brief [31:27] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MAC_WATCHDOG_TIMEOUT_Bits": [
        [
            "-",
            "\\brief MAC Watchdog Timeout Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "WTO:4",
            "< \\brief [3:0] Watchdog Timeout - WTO (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:4",
            "< \\brief [7:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PWE:1",
            "< \\brief [8:8] Programmable Watchdog Enable - PWE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:23",
            "< \\brief [31:9] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MMC_CONTROL_Bits": [
        [
            "-",
            "\\brief MMC Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CNTRST:1",
            "< \\brief [0:0] Counters Reset - CNTRST (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CNTSTOPRO:1",
            "< \\brief [1:1] Counter Stop Rollover - CNTSTOPRO (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSTONRD:1",
            "< \\brief [2:2] Reset on Read - RSTONRD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CNTFREEZ:1",
            "< \\brief [3:3] MMC Counter Freeze - CNTFREEZ (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CNTPRST:1",
            "< \\brief [4:4] Counters Preset - CNTPRST (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CNTPRSTLVL:1",
            "< \\brief [5:5] Full-Half Preset - CNTPRSTLVL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:2",
            "< \\brief [7:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "UCDBC:1",
            "< \\brief [8:8] Update MMC Counters for Dropped Broadcast Packets - UCDBC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:23",
            "< \\brief [31:9] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MMC_IPC_RX_INTERRUPT_Bits": [
        [
            "-",
            "\\brief MMC IPC Receive Interrupts Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV4GPIS:1",
            "< \\brief [0:0] MMC Receive IPV4 Good Packet Counter Interrupt Status - RXIPV4GPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV4HERPIS:1",
            "< \\brief [1:1] MMC Receive IPV4 Header Error Packet Counter Interrupt Status - RXIPV4HERPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV4NOPAYPIS:1",
            "< \\brief [2:2] MMC Receive IPV4 No Payload Packet Counter Interrupt Status - RXIPV4NOPAYPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV4FRAGPIS:1",
            "< \\brief [3:3] MMC Receive IPV4 Fragmented Packet Counter Interrupt Status - RXIPV4FRAGPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV4UDSBLPIS:1",
            "< \\brief [4:4] MMC Receive IPV4 UDP Checksum Disabled Packet Counter Interrupt Status - RXIPV4UDSBLPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV6GPIS:1",
            "< \\brief [5:5] MMC Receive IPV6 Good Packet Counter Interrupt Status - RXIPV6GPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV6HERPIS:1",
            "< \\brief [6:6] MMC Receive IPV6 Header Error Packet Counter Interrupt Status - RXIPV6HERPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV6NOPAYPIS:1",
            "< \\brief [7:7] MMC Receive IPV6 No Payload Packet Counter Interrupt Status - RXIPV6NOPAYPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXUDPGPIS:1",
            "< \\brief [8:8] MC Receive UDP Good Packet Counter Interrupt Status - RXUDPGPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXUDPERPIS:1",
            "< \\brief [9:9] MMC Receive UDP Error Packet Counter Interrupt Status - RXUDPERPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXTCPGPIS:1",
            "< \\brief [10:10] MMC Receive TCP Good Packet Counter Interrupt Status - RXTCPGPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXTCPERPIS:1",
            "< \\brief [11:11] MMC Receive TCP Error Packet Counter Interrupt Status - RXTCPERPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXICMPGPIS:1",
            "< \\brief [12:12] MMC Receive ICMP Good Packet Counter Interrupt Status - RXICMPGPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXICMPERPIS:1",
            "< \\brief [13:13] MMC Receive ICMP Error Packet Counter Interrupt Status - RXICMPERPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:2",
            "< \\brief [15:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV4GOIS:1",
            "< \\brief [16:16] MMC Receive IPV4 Good Octet Counter Interrupt Status - RXIPV4GOIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV4HEROIS:1",
            "< \\brief [17:17] MMC Receive IPV4 Header Error Octet Counter Interrupt Status - RXIPV4HEROIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV4NOPAYOIS:1",
            "< \\brief [18:18] MMC Receive IPV4 No Payload Octet Counter Interrupt Status - RXIPV4NOPAYOIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV4FRAGOIS:1",
            "< \\brief [19:19] MMC Receive IPV4 Fragmented Octet Counter Interrupt Status - RXIPV4FRAGOIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV4UDSBLOIS:1",
            "< \\brief [20:20] MMC Receive IPV4 UDP Checksum Disabled Octet Counter Interrupt Status - RXIPV4UDSBLOIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV6GOIS:1",
            "< \\brief [21:21] MMC Receive IPV6 Good Octet Counter Interrupt Status - RXIPV6GOIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV6HEROIS:1",
            "< \\brief [22:22] MMC Receive IPV6 Header Error Octet Counter Interrupt Status - RXIPV6HEROIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV6NOPAYOIS:1",
            "< \\brief [23:23] MMC Receive IPV6 No Payload Octet Counter Interrupt Status - RXIPV6NOPAYOIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXUDPGOIS:1",
            "< \\brief [24:24] MMC Receive UDP Good Octet Counter Interrupt Status - RXUDPGOIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXUDPEROIS:1",
            "< \\brief [25:25] MMC Receive UDP Error Octet Counter Interrupt Status - RXUDPEROIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXTCPGOIS:1",
            "< \\brief [26:26] MMC Receive TCP Good Octet Counter Interrupt Status - RXTCPGOIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXTCPEROIS:1",
            "< \\brief [27:27] MMC Receive TCP Error Octet Counter Interrupt Status - RXTCPEROIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXICMPGOIS:1",
            "< \\brief [28:28] MMC Receive ICMP Good Octet Counter Interrupt Status - RXICMPGOIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXICMPEROIS:1",
            "< \\brief [29:29] MMC Receive ICMP Error Octet Counter Interrupt Status - RXICMPEROIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MMC_IPC_RX_INTERRUPT_MASK_Bits": [
        [
            "-",
            "\\brief MMC IPC Receive Interrupts Mask Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV4GPIM:1",
            "< \\brief [0:0] MMC Receive IPV4 Good Packet Counter Interrupt Mask - RXIPV4GPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV4HERPIM:1",
            "< \\brief [1:1] MMC Receive IPV4 Header Error Packet Counter Interrupt Mask - RXIPV4HERPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV4NOPAYPIM:1",
            "< \\brief [2:2] MMC Receive IPV4 No Payload Packet Counter Interrupt Mask - RXIPV4NOPAYPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV4FRAGPIM:1",
            "< \\brief [3:3] MMC Receive IPV4 Fragmented Packet Counter Interrupt Mask - RXIPV4FRAGPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV4UDSBLPIM:1",
            "< \\brief [4:4] MMC Receive IPV4 UDP Checksum Disabled Packet Counter Interrupt Mask - RXIPV4UDSBLPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV6GPIM:1",
            "< \\brief [5:5] MMC Receive IPV6 Good Packet Counter Interrupt Mask - RXIPV6GPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV6HERPIM:1",
            "< \\brief [6:6] MMC Receive IPV6 Header Error Packet Counter Interrupt Mask - RXIPV6HERPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV6NOPAYPIM:1",
            "< \\brief [7:7] MMC Receive IPV6 No Payload Packet Counter Interrupt Mask - RXIPV6NOPAYPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXUDPGPIM:1",
            "< \\brief [8:8] MMC Receive UDP Good Packet Counter Interrupt Mask - RXUDPGPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXUDPERPIM:1",
            "< \\brief [9:9] MMC Receive UDP Error Packet Counter Interrupt Mask - RXUDPERPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXTCPGPIM:1",
            "< \\brief [10:10] MMC Receive TCP Good Packet Counter Interrupt Mask - RXTCPGPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXTCPERPIM:1",
            "< \\brief [11:11] MMC Receive TCP Error Packet Counter Interrupt Mask - RXTCPERPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXICMPGPIM:1",
            "< \\brief [12:12] MMC Receive ICMP Good Packet Counter Interrupt Mask - RXICMPGPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXICMPERPIM:1",
            "< \\brief [13:13] MMC Receive ICMP Error Packet Counter Interrupt Mask - RXICMPERPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:2",
            "< \\brief [15:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV4GOIM:1",
            "< \\brief [16:16] MMC Receive IPV4 Good Octet Counter Interrupt Mask - RXIPV4GOIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV4HEROIM:1",
            "< \\brief [17:17] MMC Receive IPV4 Header Error Octet Counter Interrupt Mask - RXIPV4HEROIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV4NOPAYOIM:1",
            "< \\brief [18:18] MMC Receive IPV4 No Payload Octet Counter Interrupt Mask - RXIPV4NOPAYOIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV4FRAGOIM:1",
            "< \\brief [19:19] MMC Receive IPV4 Fragmented Octet Counter Interrupt Mask - RXIPV4FRAGOIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV4UDSBLOIM:1",
            "< \\brief [20:20] MMC Receive IPV4 UDP Checksum Disabled Octet Counter Interrupt Mask - RXIPV4UDSBLOIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV6GOIM:1",
            "< \\brief [21:21] MMC Receive IPV6 Good Octet Counter Interrupt Mask - RXIPV6GOIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV6HEROIM:1",
            "< \\brief [22:22] MMC Receive IPV6 Good Octet Counter Interrupt Mask - RXIPV6HEROIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV6NOPAYOIM:1",
            "< \\brief [23:23] MMC Receive IPV6 Header Error Octet Counter Interrupt Mask - RXIPV6NOPAYOIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXUDPGOIM:1",
            "< \\brief [24:24] MMC Receive IPV6 No Payload Octet Counter Interrupt Mask - RXUDPGOIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXUDPEROIM:1",
            "< \\brief [25:25] MMC Receive UDP Good Octet Counter Interrupt Mask - RXUDPEROIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXTCPGOIM:1",
            "< \\brief [26:26] MMC Receive TCP Good Octet Counter Interrupt Mask - RXTCPGOIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXTCPEROIM:1",
            "< \\brief [27:27] MMC Receive TCP Error Octet Counter Interrupt Mask - RXTCPEROIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXICMPGOIM:1",
            "< \\brief [28:28] MMC Receive ICMP Good Octet Counter Interrupt Mask - RXICMPGOIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXICMPEROIM:1",
            "< \\brief [29:29] MMC Receive ICMP Error Octet Counter Interrupt Mask - RXICMPEROIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MMC_RX_INTERRUPT_Bits": [
        [
            "-",
            "\\brief MMC Receive Interrupts Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXGBPKTIS:1",
            "< \\brief [0:0] MMC Receive Good Bad Packet Counter Interrupt Status - RXGBPKTIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXGBOCTIS:1",
            "< \\brief [1:1] MMC Receive Good Bad Octet Counter Interrupt Status - RXGBOCTIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXGOCTIS:1",
            "< \\brief [2:2] MMC Receive Good Octet Counter Interrupt Status - RXGOCTIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXBCGPIS:1",
            "< \\brief [3:3] MMC Receive Broadcast Good Packet Counter Interrupt Status - RXBCGPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXMCGPIS:1",
            "< \\brief [4:4] MMC Receive Multicast Good Packet Counter Interrupt Status - RXMCGPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXCRCERPIS:1",
            "< \\brief [5:5] MMC Receive CRC Error Packet Counter Interrupt Status - RXCRCERPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXALGNERPIS:1",
            "< \\brief [6:6] MMC Receive Alignment Error Packet Counter Interrupt Status - RXALGNERPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXRUNTPIS:1",
            "< \\brief [7:7] MMC Receive Runt Packet Counter Interrupt Status - RXRUNTPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXJABERPIS:1",
            "< \\brief [8:8] MMC Receive Jabber Error Packet Counter Interrupt Status - RXJABERPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXUSIZEGPIS:1",
            "< \\brief [9:9] MMC Receive Undersize Good Packet Counter Interrupt Status - RXUSIZEGPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXOSIZEGPIS:1",
            "< \\brief [10:10] MMC Receive Oversize Good Packet Counter Interrupt Status - RXOSIZEGPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RX64OCTGBPIS:1",
            "< \\brief [11:11] MMC Receive 64 Octet Good Bad Packet Counter Interrupt Status - RX64OCTGBPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RX65T127OCTGBPIS:1",
            "< \\brief [12:12] MMC Receive 65 to 127 Octet Good Bad Packet Counter Interrupt Status - RX65T127OCTGBPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RX128T255OCTGBPIS:1",
            "< \\brief [13:13] MMC Receive 128 to 255 Octet Good Bad Packet Counter Interrupt Status - RX128T255OCTGBPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RX256T511OCTGBPIS:1",
            "< \\brief [14:14] MMC Receive 256 to 511 Octet Good Bad Packet Counter Interrupt Status - RX256T511OCTGBPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RX512T1023OCTGBPIS:1",
            "< \\brief [15:15] MMC Receive 512 to 1023 Octet Good Bad Packet Counter Interrupt Status - RX512T1023OCTGBPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RX1024TMAXOCTGBPIS:1",
            "< \\brief [16:16] MMC Receive 1024 to Maximum Octet Good Bad Packet Counter Interrupt Status - RX1024TMAXOCTGBPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXUCGPIS:1",
            "< \\brief [17:17] MMC Receive Unicast Good Packet Counter Interrupt Status - RXUCGPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXLENERPIS:1",
            "< \\brief [18:18] MMC Receive Length Error Packet Counter Interrupt Status - RXLENERPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXORANGEPIS:1",
            "< \\brief [19:19] MMC Receive Out Of Range Error Packet Counter Interrupt Status. - RXORANGEPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXPAUSPIS:1",
            "< \\brief [20:20] MMC Receive Pause Packet Counter Interrupt Status - RXPAUSPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXFOVPIS:1",
            "< \\brief [21:21] MMC Receive FIFO Overflow Packet Counter Interrupt Status - RXFOVPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXVLANGBPIS:1",
            "< \\brief [22:22] MMC Receive VLAN Good Bad Packet Counter Interrupt Status - RXVLANGBPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXWDOGPIS:1",
            "< \\brief [23:23] MMC Receive Watchdog Error Packet Counter Interrupt Status - RXWDOGPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXRCVERRPIS:1",
            "< \\brief [24:24] MMC Receive Error Packet Counter Interrupt Status - RXRCVERRPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXCTRLPIS:1",
            "< \\brief [25:25] MMC Receive Control Packet Counter Interrupt Status - RXCTRLPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXLPIUSCIS:1",
            "< \\brief [26:26] MMC Receive LPI microsecond counter interrupt status - RXLPIUSCIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXLPITRCIS:1",
            "< \\brief [27:27] MMC Receive LPI transition counter interrupt status - RXLPITRCIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MMC_RX_INTERRUPT_MASK_Bits": [
        [
            "-",
            "\\brief MMC Receive Interrupts Mask Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXGBPKTIM:1",
            "< \\brief [0:0] MMC Receive Good Bad Packet Counter Interrupt Mask - RXGBPKTIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXGBOCTIM:1",
            "< \\brief [1:1] MMC Receive Good Bad Octet Counter Interrupt Mask - RXGBOCTIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXGOCTIM:1",
            "< \\brief [2:2] MMC Receive Good Octet Counter Interrupt Mask - RXGOCTIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXBCGPIM:1",
            "< \\brief [3:3] MMC Receive Broadcast Good Packet Counter Interrupt Mask - RXBCGPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXMCGPIM:1",
            "< \\brief [4:4] MMC Receive Multicast Good Packet Counter Interrupt Mask - RXMCGPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXCRCERPIM:1",
            "< \\brief [5:5] MMC Receive CRC Error Packet Counter Interrupt Mask - RXCRCERPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXALGNERPIM:1",
            "< \\brief [6:6] MMC Receive Alignment Error Packet Counter Interrupt Mask - RXALGNERPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXRUNTPIM:1",
            "< \\brief [7:7] MMC Receive Runt Packet Counter Interrupt Mask - RXRUNTPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXJABERPIM:1",
            "< \\brief [8:8] MMC Receive Jabber Error Packet Counter Interrupt Mask - RXJABERPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXUSIZEGPIM:1",
            "< \\brief [9:9] MMC Receive Undersize Good Packet Counter Interrupt Mask - RXUSIZEGPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXOSIZEGPIM:1",
            "< \\brief [10:10] MMC Receive Oversize Good Packet Counter Interrupt Mask - RXOSIZEGPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RX64OCTGBPIM:1",
            "< \\brief [11:11] MMC Receive 64 Octet Good Bad Packet Counter Interrupt Mask - RX64OCTGBPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RX65T127OCTGBPIM:1",
            "< \\brief [12:12] MMC Receive 65 to 127 Octet Good Bad Packet Counter Interrupt Mask - RX65T127OCTGBPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RX128T255OCTGBPIM:1",
            "< \\brief [13:13] MMC Receive 128 to 255 Octet Good Bad Packet Counter Interrupt Mask - RX128T255OCTGBPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RX256T511OCTGBPIM:1",
            "< \\brief [14:14] MMC Receive 256 to 511 Octet Good Bad Packet Counter Interrupt Mask - RX256T511OCTGBPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RX512T1023OCTGBPIM:1",
            "< \\brief [15:15] MMC Receive 512 to 1023 Octet Good Bad Packet Counter Interrupt Mask - RX512T1023OCTGBPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RX1024TMAXOCTGBPIM:1",
            "< \\brief [16:16] MMC Receive 1024 to Maximum Octet Good Bad Packet Counter Interrupt Mask. - RX1024TMAXOCTGBPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXUCGPIM:1",
            "< \\brief [17:17] MMC Receive Unicast Good Packet Counter Interrupt Mask - RXUCGPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXLENERPIM:1",
            "< \\brief [18:18] MMC Receive Length Error Packet Counter Interrupt Mask - RXLENERPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXORANGEPIM:1",
            "< \\brief [19:19] MMC Receive Out Of Range Error Packet Counter Interrupt Mask - RXORANGEPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXPAUSPIM:1",
            "< \\brief [20:20] MMC Receive Pause Packet Counter Interrupt Mask - RXPAUSPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXFOVPIM:1",
            "< \\brief [21:21] MMC Receive FIFO Overflow Packet Counter Interrupt Mask - RXFOVPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXVLANGBPIM:1",
            "< \\brief [22:22] MMC Receive VLAN Good Bad Packet Counter Interrupt Mask - RXVLANGBPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXWDOGPIM:1",
            "< \\brief [23:23] MMC Receive Watchdog Error Packet Counter Interrupt Mask - RXWDOGPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXRCVERRPIM:1",
            "< \\brief [24:24] MMC Receive Error Packet Counter Interrupt Mask - RXRCVERRPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXCTRLPIM:1",
            "< \\brief [25:25] MMC Receive Control Packet Counter Interrupt Mask - RXCTRLPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXLPIUSCIM:1",
            "< \\brief [26:26] MMC Receive LPI microsecond counter interrupt Mask - RXLPIUSCIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXLPITRCIM:1",
            "< \\brief [27:27] MMC Receive LPI transition counter interrupt Mask - RXLPITRCIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MMC_TX_INTERRUPT_Bits": [
        [
            "-",
            "\\brief MMC Transmit Interrupts Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXGBOCTIS:1",
            "< \\brief [0:0] MMC Transmit Good Bad Octet Counter Interrupt Status - TXGBOCTIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXGBPKTIS:1",
            "< \\brief [1:1] MMC Transmit Good Bad Packet Counter Interrupt Status - TXGBPKTIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXBCGPIS:1",
            "< \\brief [2:2] MMC Transmit Broadcast Good Packet Counter Interrupt Status - TXBCGPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXMCGPIS:1",
            "< \\brief [3:3] MMC Transmit Multicast Good Packet Counter Interrupt Status - TXMCGPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TX64OCTGBPIS:1",
            "< \\brief [4:4] MMC Transmit 64 Octet Good Bad Packet Counter Interrupt Status - TX64OCTGBPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TX65T127OCTGBPIS:1",
            "< \\brief [5:5] MMC Transmit 65 to 127 Octet Good Bad Packet Counter Interrupt Status - TX65T127OCTGBPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TX128T255OCTGBPIS:1",
            "< \\brief [6:6] MMC Transmit 128 to 255 Octet Good Bad Packet Counter Interrupt Status - TX128T255OCTGBPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TX256T511OCTGBPIS:1",
            "< \\brief [7:7] MMC Transmit 256 to 511 Octet Good Bad Packet Counter Interrupt Status - TX256T511OCTGBPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TX512T1023OCTGBPIS:1",
            "< \\brief [8:8] MMC Transmit 512 to 1023 Octet Good Bad Packet Counter Interrupt Status - TX512T1023OCTGBPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TX1024TMAXOCTGBPIS:1",
            "< \\brief [9:9] MMC Transmit 1024 to Maximum Octet Good Bad Packet Counter Interrupt Status - TX1024TMAXOCTGBPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXUCGBPIS:1",
            "< \\brief [10:10] MMC Transmit Unicast Good Bad Packet Counter Interrupt Status - TXUCGBPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXMCGBPIS:1",
            "< \\brief [11:11] MMC Transmit Multicast Good Bad Packet Counter Interrupt Status - TXMCGBPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXBCGBPIS:1",
            "< \\brief [12:12] MMC Transmit Broadcast Good Bad Packet Counter Interrupt Status - TXBCGBPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXUFLOWERPIS:1",
            "< \\brief [13:13] MMC Transmit Underflow Error Packet Counter Interrupt Status - TXUFLOWERPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXSCOLGPIS:1",
            "< \\brief [14:14] MMC Transmit Single Collision Good Packet Counter Interrupt Status - TXSCOLGPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXMCOLGPIS:1",
            "< \\brief [15:15] MMC Transmit Multiple Collision Good Packet Counter Interrupt Status - TXMCOLGPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXDEFPIS:1",
            "< \\brief [16:16] MMC Transmit Deferred Packet Counter Interrupt Status - TXDEFPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXLATCOLPIS:1",
            "< \\brief [17:17] MMC Transmit Late Collision Packet Counter Interrupt Status - TXLATCOLPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXEXCOLPIS:1",
            "< \\brief [18:18] MMC Transmit Excessive Collision Packet Counter Interrupt Status - TXEXCOLPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXCARERPIS:1",
            "< \\brief [19:19] MMC Transmit Carrier Error Packet Counter Interrupt Status - TXCARERPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXGOCTIS:1",
            "< \\brief [20:20] MMC Transmit Good Octet Counter Interrupt Status - TXGOCTIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXGPKTIS:1",
            "< \\brief [21:21] MMC Transmit Good Packet Counter Interrupt Status - TXGPKTIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXEXDEFPIS:1",
            "< \\brief [22:22] MMC Transmit Excessive Deferral Packet Counter Interrupt Status - TXEXDEFPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXPAUSPIS:1",
            "< \\brief [23:23] MMC Transmit Pause Packet Counter Interrupt Status - TXPAUSPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXVLANGPIS:1",
            "< \\brief [24:24] MMC Transmit VLAN Good Packet Counter Interrupt Status - TXVLANGPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXOSIZEGPIS:1",
            "< \\brief [25:25] MMC Transmit Oversize Good Packet Counter Interrupt Status - TXOSIZEGPIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXLPIUSCIS:1",
            "< \\brief [26:26] MMC Transmit LPI microsecond counter interrupt status - TXLPIUSCIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXLPITRCIS:1",
            "< \\brief [27:27] MMC Transmit LPI transition counter interrupt status - TXLPITRCIS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MMC_TX_INTERRUPT_MASK_Bits": [
        [
            "-",
            "\\brief MMC Transmit Interrupts Mask Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXGBOCTIM:1",
            "< \\brief [0:0] MMC Transmit Good Bad Octet Counter Interrupt Mask - TXGBOCTIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXGBPKTIM:1",
            "< \\brief [1:1] MMC Transmit Good Bad Packet Counter Interrupt Mask - TXGBPKTIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXBCGPIM:1",
            "< \\brief [2:2] MMC Transmit Broadcast Good Packet Counter Interrupt Mask - TXBCGPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXMCGPIM:1",
            "< \\brief [3:3] MMC Transmit Multicast Good Packet Counter Interrupt Mask - TXMCGPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TX64OCTGBPIM:1",
            "< \\brief [4:4] MMC Transmit 64 Octet Good Bad Packet Counter Interrupt Mask - TX64OCTGBPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TX65T127OCTGBPIM:1",
            "< \\brief [5:5] MMC Transmit 65 to 127 Octet Good Bad Packet Counter Interrupt Mask - TX65T127OCTGBPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TX128T255OCTGBPIM:1",
            "< \\brief [6:6] MMC Transmit 128 to 255 Octet Good Bad Packet Counter Interrupt Mask - TX128T255OCTGBPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TX256T511OCTGBPIM:1",
            "< \\brief [7:7] MMC Transmit 256 to 511 Octet Good Bad Packet Counter Interrupt Mask - TX256T511OCTGBPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TX512T1023OCTGBPIM:1",
            "< \\brief [8:8] MMC Transmit 512 to 1023 Octet Good Bad Packet Counter Interrupt Mask - TX512T1023OCTGBPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TX1024TMAXOCTGBPIM:1",
            "< \\brief [9:9] MMC Transmit 1024 to Maximum Octet Good Bad Packet Counter Interrupt Mask - TX1024TMAXOCTGBPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXUCGBPIM:1",
            "< \\brief [10:10] MMC Transmit Unicast Good Bad Packet Counter Interrupt Mask - TXUCGBPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXMCGBPIM:1",
            "< \\brief [11:11] MMC Transmit Multicast Good Bad Packet Counter Interrupt Mask - TXMCGBPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXBCGBPIM:1",
            "< \\brief [12:12] MMC Transmit Broadcast Good Bad Packet Counter Interrupt Mask - TXBCGBPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXUFLOWERPIM:1",
            "< \\brief [13:13] MMC Transmit Underflow Error Packet Counter Interrupt Mask - TXUFLOWERPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXSCOLGPIM:1",
            "< \\brief [14:14] MMC Transmit Single Collision Good Packet Counter Interrupt Mask - TXSCOLGPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXMCOLGPIM:1",
            "< \\brief [15:15] MMC Transmit Multiple Collision Good Packet Counter Interrupt Mask - TXMCOLGPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXDEFPIM:1",
            "< \\brief [16:16] MMC Transmit Deferred Packet Counter Interrupt Mask - TXDEFPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXLATCOLPIM:1",
            "< \\brief [17:17] MMC Transmit Late Collision Packet Counter Interrupt Mask - TXLATCOLPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXEXCOLPIM:1",
            "< \\brief [18:18] MMC Transmit Excessive Collision Packet Counter Interrupt Mask - TXEXCOLPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXCARERPIM:1",
            "< \\brief [19:19] MMC Transmit Carrier Error Packet Counter Interrupt Mask - TXCARERPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXGOCTIM:1",
            "< \\brief [20:20] MMC Transmit Good Octet Counter Interrupt Mask - TXGOCTIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXGPKTIM:1",
            "< \\brief [21:21] MMC Transmit Good Packet Counter Interrupt Mask - TXGPKTIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXEXDEFPIM:1",
            "< \\brief [22:22] MMC Transmit Excessive Deferral Packet Counter Interrupt Mask - TXEXDEFPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXPAUSPIM:1",
            "< \\brief [23:23] MMC Transmit Pause Packet Counter Interrupt Mask - TXPAUSPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXVLANGPIM:1",
            "< \\brief [24:24] MMC Transmit VLAN Good Packet Counter Interrupt Mask - TXVLANGPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXOSIZEGPIM:1",
            "< \\brief [25:25] MMC Transmit Oversize Good Packet Counter Interrupt Mask - TXOSIZEGPIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXLPIUSCIM:1",
            "< \\brief [26:26] MMC Transmit LPI microsecond counter interrupt Mask - TXLPIUSCIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXLPITRCIM:1",
            "< \\brief [27:27] MMC Transmit LPI transition counter interrupt Mask - TXLPITRCIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MTL_INTERRUPT_STATUS_Bits": [
        [
            "-",
            "\\brief MTL Interrupt Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "Q0IS:1",
            "< \\brief [0:0] Queue 0 Interrupt status - Q0IS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "Q1IS:1",
            "< \\brief [1:1] Queue 1 Interrupt status - Q1IS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "Q2IS:1",
            "< \\brief [2:2] Queue 2 Interrupt status - Q2IS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "Q3IS:1",
            "< \\brief [3:3] Queue 3 Interrupt status - Q3IS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:4",
            "< \\brief [7:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:8",
            "< \\brief [15:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:2",
            "< \\brief [17:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:14",
            "< \\brief [31:18] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MTL_OPERATION_MODE_Bits": [
        [
            "-",
            "\\brief MTL Operation Mode Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DTXSTS:1",
            "< \\brief [1:1] Drop Transmit Status - DTXSTS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RAA:1",
            "< \\brief [2:2] Receive Arbitration Algorithm - RAA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:2",
            "< \\brief [4:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCHALG:2",
            "< \\brief [6:5] Tx Scheduling Algorithm - SCHALG (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:1",
            "< \\brief [7:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CNTPRST:1",
            "< \\brief [8:8] Counters Preset - CNTPRST (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CNTCLR:1",
            "< \\brief [9:9] Counters Reset - CNTCLR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:22",
            "< \\brief [31:10] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MTL_Q0_INTERRUPT_CONTROL_STATUS_Bits": [
        [
            "-",
            "\\brief MTL Queue 0 Interrupt Control Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXUNFIS:1",
            "< \\brief [0:0] Transmit Queue Underflow Interrupt Status - TXUNFIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ABPSIS:1",
            "< \\brief [1:1] Average Bits Per Slot Interrupt Status - ABPSIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:6",
            "< \\brief [7:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXUIE:1",
            "< \\brief [8:8] Transmit Queue Underflow Interrupt Enable - TXUIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ABPSIE:1",
            "< \\brief [9:9] Average Bits Per Slot Interrupt Enable - ABPSIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:6",
            "< \\brief [15:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXOVFIS:1",
            "< \\brief [16:16] Receive Queue Overflow Interrupt Status - RXOVFIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:7",
            "< \\brief [23:17] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXOIE:1",
            "< \\brief [24:24] Receive Queue Overflow Interrupt Enable - RXOIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_25:7",
            "< \\brief [31:25] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MTL_Q_INTERRUPT_CONTROL_STATUS_Bits": [
        [
            "-",
            "\\brief MTL Queue ${i} Interrupt Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXUNFIS:1",
            "< \\brief [0:0] Transmit Queue Underflow Interrupt Status - TXUNFIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ABPSIS:1",
            "< \\brief [1:1] Average Bits Per Slot Interrupt Status - ABPSIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:6",
            "< \\brief [7:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXUIE:1",
            "< \\brief [8:8] Transmit Queue Underflow Interrupt Enable - TXUIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ABPSIE:1",
            "< \\brief [9:9] Average Bits Per Slot Interrupt Enable - ABPSIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:6",
            "< \\brief [15:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXOVFIS:1",
            "< \\brief [16:16] Receive Queue Overflow Interrupt Status - RXOVFIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:7",
            "< \\brief [23:17] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXOIE:1",
            "< \\brief [24:24] Receive Queue Overflow Interrupt Enable - RXOIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_25:7",
            "< \\brief [31:25] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MTL_RXQ0_CONTROL_Bits": [
        [
            "-",
            "\\brief MTL Queue 0 Receive Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXQ_WEGT:3",
            "< \\brief [2:0] Receive Queue Weight - RXQ_WEGT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXQ_FRM_ARBIT:1",
            "< \\brief [3:3] Receive Queue Packet Arbitration - RXQ_FRM_ARBIT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MTL_RXQ0_DEBUG_Bits": [
        [
            "-",
            "\\brief MTL Queue 0 Receive Debug Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RWCSTS:1",
            "< \\brief [0:0] MTL Rx Queue Write Controller Active Status - RWCSTS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RRCSTS:2",
            "< \\brief [2:1] MTL Rx Queue Read Controller State - RRCSTS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:1",
            "< \\brief [3:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXQSTS:2",
            "< \\brief [5:4] MTL Rx Queue Fill-Level Status - RXQSTS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:10",
            "< \\brief [15:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PRXQ:14",
            "< \\brief [29:16] Number of Packets in Receive Queue - PRXQ (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_Bits": [
        [
            "-",
            "\\brief MTL Queue 0 Receive Missed Packet and Overflow Counter Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "OVFPKTCNT:11",
            "< \\brief [10:0] Overflow Packet Counter - OVFPKTCNT (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OVFCNTOVF:1",
            "< \\brief [11:11] Overflow Counter Overflow Bit - OVFCNTOVF (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MISPKTCNT:11",
            "< \\brief [26:16] Missed Packet Counter - MISPKTCNT (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MISCNTOVF:1",
            "< \\brief [27:27] Missed Packet Counter Overflow Bit - MISCNTOVF (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MTL_RXQ0_OPERATION_MODE_Bits": [
        [
            "-",
            "\\brief MTL Queue 0 Receive Operation Mode Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RTC:2",
            "< \\brief [1:0] Receive Queue Threshold Control - RTC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FUP:1",
            "< \\brief [3:3] Forward Undersized Good Packets - FUP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FEP:1",
            "< \\brief [4:4] Forward Error Packets - FEP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSF:1",
            "< \\brief [5:5] Receive Queue Store and Forward - RSF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DIS_TCP_EF:1",
            "< \\brief [6:6] Disable Dropping of TCP/IP Checksum Error Packets - DIS_TCP_EF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EHFC:1",
            "< \\brief [7:7] Enable Hardware Flow Control - EHFC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RFA:4",
            "< \\brief [11:8] Threshold for Activating Flow Control (in half-duplex and full-duplex - RFA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:2",
            "< \\brief [13:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RFD:4",
            "< \\brief [17:14] Threshold for Deactivating Flow Control (in half-duplex and full-duplex modes) - RFD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:2",
            "< \\brief [19:18] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RQS:5",
            "< \\brief [24:20] Receive Queue Size - RQS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_25:7",
            "< \\brief [31:25] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MTL_RXQ_CONTROL_Bits": [
        [
            "-",
            "\\brief MTL Queue ${i} Receive Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXQ_WEGT:3",
            "< \\brief [2:0] Receive Queue Weight - RXQ_WEGT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXQ_FRM_ARBIT:1",
            "< \\brief [3:3] Receive Queue Packet Arbitration - RXQ_FRM_ARBIT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MTL_RXQ_DEBUG_Bits": [
        [
            "-",
            "\\brief MTL Queue ${i} Receive Debug Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RWCSTS:1",
            "< \\brief [0:0] MTL Rx Queue Write Controller Active Status - RWCSTS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RRCSTS:2",
            "< \\brief [2:1] MTL Rx Queue Read Controller State - RRCSTS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:1",
            "< \\brief [3:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXQSTS:2",
            "< \\brief [5:4] MTL Rx Queue Fill-Level Status - RXQSTS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:10",
            "< \\brief [15:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PRXQ:14",
            "< \\brief [29:16] Number of Packets in Receive Queue - PRXQ (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MTL_RXQ_DMA_MAP0_Bits": [
        [
            "-",
            "\\brief MTL Receive Queue and DMA Channel Mapping 0 Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "Q0MDMACH:2",
            "< \\brief [1:0] Queue 0 Mapped to DMA Channel - Q0MDMACH (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:2",
            "< \\brief [3:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "Q0DDMACH:1",
            "< \\brief [4:4] Queue 0 Enabled for DA-based DMA Channel Selection - Q0DDMACH (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:3",
            "< \\brief [7:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "Q1MDMACH:2",
            "< \\brief [9:8] Queue 1 Mapped to DMA Channel - Q1MDMACH (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:2",
            "< \\brief [11:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "Q1DDMACH:1",
            "< \\brief [12:12] Queue 1 Enabled for DA-based DMA Channel Selection - Q1DDMACH (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:3",
            "< \\brief [15:13] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "Q2MDMACH:2",
            "< \\brief [17:16] Queue 2 Mapped to DMA Channel - Q2MDMACH (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:2",
            "< \\brief [19:18] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "Q2DDMACH:1",
            "< \\brief [20:20] Queue 2 Enabled for DA-based DMA Channel Selection - Q2DDMACH (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:3",
            "< \\brief [23:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "Q3MDMACH:2",
            "< \\brief [25:24] Queue 3 Mapped to DMA Channel - Q3MDMACH (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:2",
            "< \\brief [27:26] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "Q3DDMACH:1",
            "< \\brief [28:28] Queue 3 Enabled for Dynamic (per packet) DMA Channel Selection - Q3DDMACH (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:3",
            "< \\brief [31:29] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MTL_RXQ_MISSED_PACKET_OVERFLOW_CNT_Bits": [
        [
            "-",
            "\\brief MTL Queue ${i} Receive Missed Packet and Overflow Counter Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "OVFPKTCNT:11",
            "< \\brief [10:0] Overflow Packet Counter - OVFPKTCNT (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OVFCNTOVF:1",
            "< \\brief [11:11] Overflow Counter Overflow Bit - OVFCNTOVF (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MISPKTCNT:11",
            "< \\brief [26:16] Missed Packet Counter - MISPKTCNT (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MISCNTOVF:1",
            "< \\brief [27:27] Missed Packet Counter Overflow Bit - MISCNTOVF (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MTL_RXQ_OPERATION_MODE_Bits": [
        [
            "-",
            "\\brief MTL Queue ${i} Receive Operation Mode Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RTC:2",
            "< \\brief [1:0] Receive Queue Threshold Control - RTC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FUP:1",
            "< \\brief [3:3] Forward Undersized Good Packets - FUP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FEP:1",
            "< \\brief [4:4] Forward Error Packets - FEP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSF:1",
            "< \\brief [5:5] Receive Queue Store and Forward - RSF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DIS_TCP_EF:1",
            "< \\brief [6:6] Disable Dropping of TCP/IP Checksum Error Packets - DIS_TCP_EF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EHFC:1",
            "< \\brief [7:7] Enable Hardware Flow Control - EHFC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RFA:4",
            "< \\brief [11:8] Threshold for Activating Flow Control (in half-duplex and full-duplex - RFA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:2",
            "< \\brief [13:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RFD:4",
            "< \\brief [17:14] Threshold for Deactivating Flow Control (in half-duplex and full-duplex modes) - RFD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:2",
            "< \\brief [19:18] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RQS:5",
            "< \\brief [24:20] Receive Queue Size - RQS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_25:7",
            "< \\brief [31:25] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MTL_TXQ0_DEBUG_Bits": [
        [
            "-",
            "\\brief MTL Queue 0 Transmit Debug Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXQPAUSED:1",
            "< \\brief [0:0] Transmit Queue in Pause - TXQPAUSED (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRCSTS:2",
            "< \\brief [2:1] MTL Tx Queue Read Controller Status - TRCSTS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TWCSTS:1",
            "< \\brief [3:3] MTL Tx Queue Write Controller Status - TWCSTS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXQSTS:1",
            "< \\brief [4:4] MTL Tx Queue Not Empty Status - TXQSTS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXSTSFSTS:1",
            "< \\brief [5:5] MTL Tx Status FIFO Full Status - TXSTSFSTS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:10",
            "< \\brief [15:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PTXQ:3",
            "< \\brief [18:16] Number of Packets in the Transmit Queue - PTXQ (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:1",
            "< \\brief [19:19] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "STXSTSF:3",
            "< \\brief [22:20] Number of Status Words in Tx Status FIFO of Queue - STXSTSF (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:9",
            "< \\brief [31:23] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MTL_TXQ0_ETS_STATUS_Bits": [
        [
            "-",
            "\\brief MTL Queue 0 Transmit Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ABS:24",
            "< \\brief [23:0] Average Bits per Slot This field contains the average transmitted bits per slot. - ABS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MTL_TXQ0_OPERATION_MODE_Bits": [
        [
            "-",
            "\\brief MTL Queue 0 Transmit Operation Mode Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "FTQ:1",
            "< \\brief [0:0] Flush Transmit Queue - FTQ (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSF:1",
            "< \\brief [1:1] Transmit Store and Forward - TSF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXQEN:2",
            "< \\brief [3:2] Transmit Queue Enable - TXQEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TTC:3",
            "< \\brief [6:4] Transmit Threshold Control - TTC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:9",
            "< \\brief [15:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TQS:4",
            "< \\brief [19:16] Transmit Queue Size - TQS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:12",
            "< \\brief [31:20] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MTL_TXQ0_QUANTUM_WEIGHT_Bits": [
        [
            "-",
            "\\brief MTL Queue 0 Transmit Quantum or Weights Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ISCQW:21",
            "< \\brief [20:0] Quantum or Weights - ISCQW (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:11",
            "< \\brief [31:21] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MTL_TXQ0_UNDERFLOW_Bits": [
        [
            "-",
            "\\brief MTL Queue 0 Transmit Underflow Counter Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "UFFRMCNT:11",
            "< \\brief [10:0] Underflow Packet Counter - UFFRMCNT (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UFCNTOVF:1",
            "< \\brief [11:11] Overflow Bit for Underflow Packet Counter - UFCNTOVF (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:20",
            "< \\brief [31:12] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MTL_TXQ_DEBUG_Bits": [
        [
            "-",
            "\\brief MTL Queue ${i} Transmit Debug Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXQPAUSED:1",
            "< \\brief [0:0] Transmit Queue in Pause - TXQPAUSED (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRCSTS:2",
            "< \\brief [2:1] MTL Tx Queue Read Controller Status - TRCSTS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TWCSTS:1",
            "< \\brief [3:3] MTL Tx Queue Write Controller Status - TWCSTS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXQSTS:1",
            "< \\brief [4:4] MTL Tx Queue Not Empty Status - TXQSTS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXSTSFSTS:1",
            "< \\brief [5:5] MTL Tx Status FIFO Full Status - TXSTSFSTS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:10",
            "< \\brief [15:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PTXQ:3",
            "< \\brief [18:16] Number of Packets in the Transmit Queue - PTXQ (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:1",
            "< \\brief [19:19] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "STXSTSF:3",
            "< \\brief [22:20] Number of Status Words in Tx Status FIFO of Queue - STXSTSF (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:9",
            "< \\brief [31:23] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MTL_TXQ_ETS_CONTROL_Bits": [
        [
            "-",
            "\\brief MTL Queue ${i} Transmit ETS Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:2",
            "< \\brief [1:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "AVALG:1",
            "< \\brief [2:2] AV Algorithm - AVALG (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CC:1",
            "< \\brief [3:3] Credit Control - CC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SLC:3",
            "< \\brief [6:4] Slot Count - SLC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:25",
            "< \\brief [31:7] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MTL_TXQ_ETS_STATUS_Bits": [
        [
            "-",
            "\\brief MTL Queue ${i} Transmit ETS Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ABS:24",
            "< \\brief [23:0] Average Bits per Slot - ABS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MTL_TXQ_HICREDIT_Bits": [
        [
            "-",
            "\\brief MTL Queue ${i} Transmit HiCredit Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "HC:29",
            "< \\brief [28:0] hiCredit Value - HC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:3",
            "< \\brief [31:29] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MTL_TXQ_LOCREDIT_Bits": [
        [
            "-",
            "\\brief MTL Queue ${i} Transmit LoCredit Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "LC:29",
            "< \\brief [28:0] loCredit Value - LC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:3",
            "< \\brief [31:29] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MTL_TXQ_OPERATION_MODE_Bits": [
        [
            "-",
            "\\brief MTL Queue ${i} Transmit Operation Mode Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "FTQ:1",
            "< \\brief [0:0] Flush Transmit Queue - FTQ (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSF:1",
            "< \\brief [1:1] Transmit Store and Forward - TSF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXQEN:2",
            "< \\brief [3:2] Transmit Queue Enable - TXQEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TTC:3",
            "< \\brief [6:4] Transmit Threshold Control - TTC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:9",
            "< \\brief [15:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TQS:4",
            "< \\brief [19:16] Transmit Queue Size - TQS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:12",
            "< \\brief [31:20] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MTL_TXQ_QUANTUM_WEIGHT_Bits": [
        [
            "-",
            "\\brief MTL Queue ${i} Transmit Quantum or Weights Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ISCQW:21",
            "< \\brief [20:0] idleSlopeCredit, Quantum or Weights - ISCQW (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:11",
            "< \\brief [31:21] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MTL_TXQ_SENDSLOPECREDIT_Bits": [
        [
            "-",
            "\\brief MTL Queue ${i} Transmit SendSlopeCredit Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SSC:14",
            "< \\brief [13:0] sendSlopeCredit Value - SSC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:18",
            "< \\brief [31:14] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MTL_TXQ_UNDERFLOW_Bits": [
        [
            "-",
            "\\brief MTL Queue ${i} Transmit Underflow Counter Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "UFFRMCNT:11",
            "< \\brief [10:0] Underflow Packet Counter - UFFRMCNT (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UFCNTOVF:1",
            "< \\brief [11:11] Overflow Bit for Underflow Packet Counter - UFCNTOVF (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:20",
            "< \\brief [31:12] \\internal Reserved"
        ]
    ],
    "32": [
        [
            "-",
            "\\brief MAC Wake-up ${i} Filter Byte Mask register",
            "-"
        ]
    ],
    "Ifx_GETH_RWK_FILTER_COMMAND_0_Bits": [
        [
            "-",
            "\\brief MAC Wake-up Filter Command 0 Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "FILTER0_COMMAND:4",
            "< \\brief [3:0] Filter0_Command (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:4",
            "< \\brief [7:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FILTER1_COMMAND:4",
            "< \\brief [11:8] Filter1_Command (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FILTER2_COMMAND:4",
            "< \\brief [19:16] Filter2_Command (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:4",
            "< \\brief [23:20] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FILTER3_COMMAND:4",
            "< \\brief [27:24] Filter3_Command (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RWK_FILTER_CRC_Bits": [
        [
            "-",
            "\\brief MAC Wake-up Filter CRC ${i} Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "FILTER0_CRC:16",
            "< \\brief [15:0] Filter0_CRC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FILTER1_CRC:16",
            "< \\brief [31:16] Filter1_CRC (rw)"
        ]
    ],
    "Ifx_GETH_RWK_FILTER_OFFSET_0_Bits": [
        [
            "-",
            "\\brief MAC Wake-up Filter Offset 0 Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "FILTER0_OFFSET:8",
            "< \\brief [7:0] Filter0_Offset (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FILTER1_OFFSET:8",
            "< \\brief [15:8] Filter1_Offset (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FILTER2_OFFSET:8",
            "< \\brief [23:16] Filter2_Offset (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FILTER3_OFFSET:8",
            "< \\brief [31:24] Filter3_Offset (rw)"
        ]
    ],
    "Ifx_GETH_RXICMP_ERROR_OCTETS_Bits": [
        [
            "-",
            "\\brief Received ICMP Error Octets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXICMPERROCT:32",
            "< \\brief [31:0] RxICMP Error Octets - RXICMPERROCT (r)"
        ]
    ],
    "Ifx_GETH_RXICMP_ERROR_PACKETS_Bits": [
        [
            "-",
            "\\brief Received ICMP Error Packets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXICMPERRPKT:16",
            "< \\brief [15:0] RxICMP Error Packets - RXICMPERRPKT (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RXICMP_GOOD_OCTETS_Bits": [
        [
            "-",
            "\\brief Good Received ICMP Octets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXICMPGDOCT:32",
            "< \\brief [31:0] RxICMP Good Octets - RXICMPGDOCT (r)"
        ]
    ],
    "Ifx_GETH_RXICMP_GOOD_PACKETS_Bits": [
        [
            "-",
            "\\brief Good Received ICMP Packets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXICMPGDPKT:16",
            "< \\brief [15:0] RxICMP Good Packets - RXICMPGDPKT (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RXIPV4_FRAGMENTED_OCTETS_Bits": [
        [
            "-",
            "\\brief Received IPV4 Fragmented Octets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV4FRAGOCT:32",
            "< \\brief [31:0] RxIPv4 Fragmented Octets - RXIPV4FRAGOCT (r)"
        ]
    ],
    "Ifx_GETH_RXIPV4_FRAGMENTED_PACKETS_Bits": [
        [
            "-",
            "\\brief Received IPv4 Fragmented Packets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV4FRAGPKT:16",
            "< \\brief [15:0] RxIPv4 Fragmented Packets - RXIPV4FRAGPKT (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RXIPV4_GOOD_OCTETS_Bits": [
        [
            "-",
            "\\brief Good Received IPV4 Octets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV4GDOCT:32",
            "< \\brief [31:0] RxIPv4 Good Octets - RXIPV4GDOCT (r)"
        ]
    ],
    "Ifx_GETH_RXIPV4_GOOD_PACKETS_Bits": [
        [
            "-",
            "\\brief Good Received RxIPv4 Packets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV4GDPKT:16",
            "< \\brief [15:0] RxIPv4 Good Packets - RXIPV4GDPKT (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RXIPV4_HEADER_ERROR_OCTETS_Bits": [
        [
            "-",
            "\\brief Received IPV4 Header Error Octets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV4HDRERROCT:32",
            "< \\brief [31:0] RxIPv4 Header Error Octets - RXIPV4HDRERROCT (r)"
        ]
    ],
    "Ifx_GETH_RXIPV4_HEADER_ERROR_PACKETS_Bits": [
        [
            "-",
            "\\brief Received IPv4 Header Error Packets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV4HDRERRPKT:16",
            "< \\brief [15:0] RxIPv4 Header Error Packets - RXIPV4HDRERRPKT (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RXIPV4_NO_PAYLOAD_OCTETS_Bits": [
        [
            "-",
            "\\brief Received IPV4 No Payload Octets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV4NOPAYOCT:32",
            "< \\brief [31:0] RxIPv4 Payload Octets - RXIPV4NOPAYOCT (r)"
        ]
    ],
    "Ifx_GETH_RXIPV4_NO_PAYLOAD_PACKETS_Bits": [
        [
            "-",
            "\\brief Received IPv4 No Payload Packets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV4NOPAYPKT:16",
            "< \\brief [15:0] RxIPv4 Payload Packets - RXIPV4NOPAYPKT (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS_Bits": [
        [
            "-",
            "\\brief Received IPv4 UPD Checksum Disabled Packets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV4UDSBLPKT:16",
            "< \\brief [15:0] RxIPv4 UDP Checksum Disabled Packets - RXIPV4UDSBLPKT (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS_Bits": [
        [
            "-",
            "\\brief Received IPV4 UPD Checksum Disabled Octets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV4UDSBLOCT:32",
            "< \\brief [31:0] RxIPv4 UDP Checksum Disable Octets - RXIPV4UDSBLOCT (r)"
        ]
    ],
    "Ifx_GETH_RXIPV6_GOOD_OCTETS_Bits": [
        [
            "-",
            "\\brief Good Received IPV6 Octets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV6GDOCT:32",
            "< \\brief [31:0] RxIPv6 Good Octets - RXIPV6GDOCT (r)"
        ]
    ],
    "Ifx_GETH_RXIPV6_GOOD_PACKETS_Bits": [
        [
            "-",
            "\\brief Good Received RxIPv6 Packets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV6GDPKT:16",
            "< \\brief [15:0] RxIPv6 Good Packets - RXIPV6GDPKT (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RXIPV6_HEADER_ERROR_OCTETS_Bits": [
        [
            "-",
            "\\brief Received IPV6 Header Error Octets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV6HDRERROCT:32",
            "< \\brief [31:0] RxIPv6 Header Error Octets - RXIPV6HDRERROCT (r)"
        ]
    ],
    "Ifx_GETH_RXIPV6_HEADER_ERROR_PACKETS_Bits": [
        [
            "-",
            "\\brief Received IPv6 Header Error Packets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV6HDRERRPKT:16",
            "< \\brief [15:0] RxIPv6 Header Error Packets - RXIPV6HDRERRPKT (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RXIPV6_NO_PAYLOAD_OCTETS_Bits": [
        [
            "-",
            "\\brief Received IPV6 No Payload Octets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV6NOPAYOCT:32",
            "< \\brief [31:0] RxIPv6 Payload Octets - RXIPV6NOPAYOCT (r)"
        ]
    ],
    "Ifx_GETH_RXIPV6_NO_PAYLOAD_PACKETS_Bits": [
        [
            "-",
            "\\brief Received IPv6 No Payload Packets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXIPV6NOPAYPKT:16",
            "< \\brief [15:0] RxIPv6 Payload Packets - RXIPV6NOPAYPKT (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RXTCP_ERROR_OCTETS_Bits": [
        [
            "-",
            "\\brief Received TCP Error Octets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXTCPERROCT:32",
            "< \\brief [31:0] RxTCP Error Octets - RXTCPERROCT (r)"
        ]
    ],
    "Ifx_GETH_RXTCP_ERROR_PACKETS_Bits": [
        [
            "-",
            "\\brief Received TCP Error Packets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXTCPERRPKT:16",
            "< \\brief [15:0] RxTCP Error Packets - RXTCPERRPKT (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RXTCP_GOOD_OCTETS_Bits": [
        [
            "-",
            "\\brief Good Received TCP Octets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXTCPGDOCT:32",
            "< \\brief [31:0] RxTCP Good Octets - RXTCPGDOCT (r)"
        ]
    ],
    "Ifx_GETH_RXTCP_GOOD_PACKETS_Bits": [
        [
            "-",
            "\\brief Good Received TCP Packets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXTCPGDPKT:16",
            "< \\brief [15:0] RxTCP Good Packets - RXTCPGDPKT (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RXUDP_ERROR_OCTETS_Bits": [
        [
            "-",
            "\\brief Received UDP Error Octets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXUDPERROCT:32",
            "< \\brief [31:0] RxUDP Error Octets - RXUDPERROCT (r)"
        ]
    ],
    "Ifx_GETH_RXUDP_ERROR_PACKETS_Bits": [
        [
            "-",
            "\\brief Received UDP Error Packets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXUDPERRPKT:16",
            "< \\brief [15:0] RxUDP Error Packets - RXUDPERRPKT (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RXUDP_GOOD_OCTETS_Bits": [
        [
            "-",
            "\\brief Good Received UDP Octets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXUDPGDOCT:32",
            "< \\brief [31:0] RxUDP Good Octets - RXUDPGDOCT (r)"
        ]
    ],
    "Ifx_GETH_RXUDP_GOOD_PACKETS_Bits": [
        [
            "-",
            "\\brief Good Received UDP Packets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXUDPGDPKT:16",
            "< \\brief [15:0] RxUDP Good Packets - RXUDPGDPKT (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_Bits": [
        [
            "-",
            "\\brief Good And Bad 1024toMax Octets Packets Received Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RX1024_MAXOCTGB:16",
            "< \\brief [15:0] Rx 1024-Max Octets Good Bad - RX1024_MAXOCTGB (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RX_128TO255OCTETS_PACKETS_GOOD_BAD_Bits": [
        [
            "-",
            "\\brief Good And Bad 128to255 Octets Packets Received Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RX128_255OCTGB:16",
            "< \\brief [15:0] Rx 128-255 Octets Packets Good Bad - RX128_255OCTGB (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RX_256TO511OCTETS_PACKETS_GOOD_BAD_Bits": [
        [
            "-",
            "\\brief Good And Bad 256to511 Octets Packets Received Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RX256_511OCTGB:16",
            "< \\brief [15:0] Rx 256-511 Octets Packets Good Bad - RX256_511OCTGB (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RX_512TO1023OCTETS_PACKETS_GOOD_BAD_Bits": [
        [
            "-",
            "\\brief Good And Bad 512to1023 Octets Packets Received Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RX512_1023OCTGB:16",
            "< \\brief [15:0] RX 512-1023 Octets Packets Good Bad - RX512_1023OCTGB (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RX_64OCTETS_PACKETS_GOOD_BAD_Bits": [
        [
            "-",
            "\\brief Good And Bad 64 Octets Packets Received Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RX64OCTGB:16",
            "< \\brief [15:0] Rx 64 Octets Packets Good Bad - RX64OCTGB (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RX_65TO127OCTETS_PACKETS_GOOD_BAD_Bits": [
        [
            "-",
            "\\brief Good And Bad 65to127 Octets Packets Received Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RX65_127OCTGB:16",
            "< \\brief [15:0] Rx 65-127 Octets Packets Good Bad - RX65_127OCTGB (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RX_ALIGNMENT_ERROR_PACKETS_Bits": [
        [
            "-",
            "\\brief Received Alignment Error Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXALGNERR:16",
            "< \\brief [15:0] Rx Alignment Error Packets - RXALGNERR (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RX_BROADCAST_PACKETS_GOOD_Bits": [
        [
            "-",
            "\\brief Good Received Broadcast Packets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXBCASTG:16",
            "< \\brief [15:0] Rx Broadcast Packets Good - RXBCASTG (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RX_CONTROL_PACKETS_GOOD_Bits": [
        [
            "-",
            "\\brief Good Received Control Packets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXCTRLG:16",
            "< \\brief [15:0] Rx Control Packets Good - RXCTRLG (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RX_CRC_ERROR_PACKETS_Bits": [
        [
            "-",
            "\\brief Received CRC Error Packets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXCRCERR:16",
            "< \\brief [15:0] Rx CRC Error Packets - RXCRCERR (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RX_FIFO_OVERFLOW_PACKETS_Bits": [
        [
            "-",
            "\\brief Received FIFO Overflow Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXFIFOOVFL:16",
            "< \\brief [15:0] Rx FIFO Overflow Packets - RXFIFOOVFL (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RX_JABBER_ERROR_PACKETS_Bits": [
        [
            "-",
            "\\brief Received Jabber Error Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXJABERR:16",
            "< \\brief [15:0] Rx Jabber Error Packets - RXJABERR (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RX_LENGTH_ERROR_PACKETS_Bits": [
        [
            "-",
            "\\brief Received Length Error Packets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXLENERR:16",
            "< \\brief [15:0] Rx Length Error Packets - RXLENERR (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RX_LPI_TRAN_CNTR_Bits": [
        [
            "-",
            "\\brief Received LPI Transition Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXLPITRC:16",
            "< \\brief [15:0] Rx LPI Transition counter - RXLPITRC (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RX_LPI_USEC_CNTR_Bits": [
        [
            "-",
            "\\brief Received Microseconds LPI Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXLPIUSC:16",
            "< \\brief [15:0] Rx LPI Microseconds Counter - RXLPIUSC (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RX_MULTICAST_PACKETS_GOOD_Bits": [
        [
            "-",
            "\\brief Good Received Multicast Packets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXMCASTG:16",
            "< \\brief [15:0] Rx Multicast Packets Good - RXMCASTG (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RX_OCTET_COUNT_GOOD_Bits": [
        [
            "-",
            "\\brief Good Received Octet Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXOCTG:32",
            "< \\brief [31:0] Rx Octet Count Good - RXOCTG (r)"
        ]
    ],
    "Ifx_GETH_RX_OCTET_COUNT_GOOD_BAD_Bits": [
        [
            "-",
            "\\brief Good And Bad Received Octet Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXOCTGB:32",
            "< \\brief [31:0] Rx Octet Count Good Bad - RXOCTGB (r)"
        ]
    ],
    "Ifx_GETH_RX_OUT_OF_RANGE_TYPE_PACKETS_Bits": [
        [
            "-",
            "\\brief Received Out Of Range Type Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXOUTOFRNG:16",
            "< \\brief [15:0] Rx Out of Range Type Packet - RXOUTOFRNG (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RX_OVERSIZE_PACKETS_GOOD_Bits": [
        [
            "-",
            "\\brief Good Received Oversized Packets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXOVERSZG:16",
            "< \\brief [15:0] Rx Oversize Packets Good - RXOVERSZG (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RX_PACKETS_COUNT_GOOD_BAD_Bits": [
        [
            "-",
            "\\brief Good And Bad Received Packets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXPKTGB:16",
            "< \\brief [15:0] Rx Packets Count Good Bad - RXPKTGB (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RX_PAUSE_PACKETS_Bits": [
        [
            "-",
            "\\brief Received Pause Packets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXPAUSEPKT:16",
            "< \\brief [15:0] Rx Pause Packets - RXPAUSEPKT (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RX_RECEIVE_ERROR_PACKETS_Bits": [
        [
            "-",
            "\\brief Received Receive Error Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXRCVERR:16",
            "< \\brief [15:0] Rx Receive Error Packets - RXRCVERR (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RX_RUNT_ERROR_PACKETS_Bits": [
        [
            "-",
            "\\brief Received Runtime Error Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXRUNTERR:16",
            "< \\brief [15:0] Rx Runt Error Packets - RXRUNTERR (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RX_UNDERSIZE_PACKETS_GOOD_Bits": [
        [
            "-",
            "\\brief Good Received Undersized Packets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXUNDERSZG:16",
            "< \\brief [15:0] Rx Undersize Packets Good - RXUNDERSZG (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RX_UNICAST_PACKETS_GOOD_Bits": [
        [
            "-",
            "\\brief Good Received Unicat Packets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXUCASTG:16",
            "< \\brief [15:0] Rx Unicast Packets Good - RXUCASTG (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RX_VLAN_PACKETS_GOOD_BAD_Bits": [
        [
            "-",
            "\\brief Good And Bad Received VLAN Packets Count Registerv",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXVLANPKTGB:16",
            "< \\brief [15:0] Rx VLAN Packets Good Bad - RXVLANPKTGB (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_RX_WATCHDOG_ERROR_PACKETS_Bits": [
        [
            "-",
            "\\brief Received Watchdog Error Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXWDGERR:16",
            "< \\brief [15:0] Rx Watchdog Error Packets - RXWDGERR (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_SKEWCTL_Bits": [
        [
            "-",
            "\\brief Skew Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXCFG:4",
            "< \\brief [3:0] TX Clock delay control for RGMII Mode - TXCFG (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:4",
            "< \\brief [7:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXCFG:4",
            "< \\brief [11:8] RX Clock delay control for RGMII Mode - RXCFG (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:20",
            "< \\brief [31:12] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_Bits": [
        [
            "-",
            "\\brief Good And Bad 1024toMax Octets Packets Transmitted Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TX1024_MAXOCTGB:16",
            "< \\brief [15:0] Tx 1024ToMaxOctets Packets Good Bad - TX1024_MAXOCTGB (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_TX_128TO255OCTETS_PACKETS_GOOD_BAD_Bits": [
        [
            "-",
            "\\brief Good And Bad 128to255 Octets Packets Transmitted Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TX128_255OCTGB:16",
            "< \\brief [15:0] Tx 128To255Octets Packets Good Bad - TX128_255OCTGB (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_TX_256TO511OCTETS_PACKETS_GOOD_BAD_Bits": [
        [
            "-",
            "\\brief Good And Bad 256to511 Octets Packets Transmitted Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TX256_511OCTGB:16",
            "< \\brief [15:0] Tx 256To511Octets Packets Good Bad - TX256_511OCTGB (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_TX_512TO1023OCTETS_PACKETS_GOOD_BAD_Bits": [
        [
            "-",
            "\\brief Good And Bad 512to1023 Octets Packets Transmitted Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TX512_1023OCTGB:16",
            "< \\brief [15:0] Tx 512To1023Octets Packets Good Bad - TX512_1023OCTGB (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_TX_64OCTETS_PACKETS_GOOD_BAD_Bits": [
        [
            "-",
            "\\brief Good And Bad 64 Octets Packets Transmitted Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TX64OCTGB:16",
            "< \\brief [15:0] Tx 64Octets Packets Good_Bad - TX64OCTGB (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_TX_65TO127OCTETS_PACKETS_GOOD_BAD_Bits": [
        [
            "-",
            "\\brief Good And Bad 65to127 Octets Packets Transmitted Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TX65_127OCTGB:16",
            "< \\brief [15:0] Tx 65To127Octets Packets Good Bad - TX65_127OCTGB (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_TX_BROADCAST_PACKETS_GOOD_Bits": [
        [
            "-",
            "\\brief Good Transmitted Broadcast Packets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXBCASTG:16",
            "< \\brief [15:0] Tx Broadcast Packets Good - TXBCASTG (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_TX_BROADCAST_PACKETS_GOOD_BAD_Bits": [
        [
            "-",
            "\\brief Good And Bad Transmitted Broadcast Packets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXBCASTGB:16",
            "< \\brief [15:0] Tx Broadcast Packets Good Bad - TXBCASTGB (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_TX_CARRIER_ERROR_PACKETS_Bits": [
        [
            "-",
            "\\brief Transmitted Carrier Error Packets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXCARR:16",
            "< \\brief [15:0] Tx Carrier Error Packets - TXCARR (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_TX_DEFERRED_PACKETS_Bits": [
        [
            "-",
            "\\brief Transmitted Deferred Packets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXDEFRD:16",
            "< \\brief [15:0] Tx Deferred Packets - TXDEFRD (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_TX_EXCESSIVE_COLLISION_PACKETS_Bits": [
        [
            "-",
            "\\brief Transmitted Excessive Collision Packets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXEXSCOL:16",
            "< \\brief [15:0] Tx Excessive Collision Packets - TXEXSCOL (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_TX_EXCESSIVE_DEFERRAL_ERROR_Bits": [
        [
            "-",
            "\\brief Transmitted Excessive Deferral Error Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXEXSDEF:16",
            "< \\brief [15:0] Tx Excessive Deferral Error - TXEXSDEF (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_TX_LATE_COLLISION_PACKETS_Bits": [
        [
            "-",
            "\\brief Transmitted Late Collision Packets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXLATECOL:16",
            "< \\brief [15:0] Tx Late Collision Packets - TXLATECOL (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_TX_LPI_TRAN_CNTR_Bits": [
        [
            "-",
            "\\brief Transmitted LPI Transition Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXLPITRC:16",
            "< \\brief [15:0] Tx LPI Transition counter - TXLPITRC (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_TX_LPI_USEC_CNTR_Bits": [
        [
            "-",
            "\\brief Transmitted LPI Microseconds Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXLPIUSC:16",
            "< \\brief [15:0] Tx LPI Microseconds Counter - TXLPIUSC (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_TX_MULTICAST_PACKETS_GOOD_Bits": [
        [
            "-",
            "\\brief Good Transmitted Multicast Packets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXMCASTG:16",
            "< \\brief [15:0] Tx Multicast Packets Good - TXMCASTG (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_TX_MULTICAST_PACKETS_GOOD_BAD_Bits": [
        [
            "-",
            "\\brief Good And Bad Transmitted Multicast Packets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXMCASTGB:16",
            "< \\brief [15:0] Tx Multicast Packets Good Bad - TXMCASTGB (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_TX_MULTIPLE_COLLISION_GOOD_PACKETS_Bits": [
        [
            "-",
            "\\brief Transmitted Multiple Collision Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXMULTCOLG:16",
            "< \\brief [15:0] Tx Multiple Collision Good Packets - TXMULTCOLG (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_TX_OCTET_COUNT_GOOD_Bits": [
        [
            "-",
            "\\brief Good Transmitted Octet Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXOCTG:32",
            "< \\brief [31:0] Tx Octet Count Good - TXOCTG (r)"
        ]
    ],
    "Ifx_GETH_TX_OCTET_COUNT_GOOD_BAD_Bits": [
        [
            "-",
            "\\brief Good And Bad Transmitted Octet Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXOCTGB:32",
            "< \\brief [31:0] Tx Octet Count Good Bad - TXOCTGB (r)"
        ]
    ],
    "Ifx_GETH_TX_OSIZE_PACKETS_GOOD_Bits": [
        [
            "-",
            "\\brief Good Transmitted Osize Packets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXOSIZG:16",
            "< \\brief [15:0] Tx OSize Packets Good - TXOSIZG (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_TX_PACKET_COUNT_GOOD_Bits": [
        [
            "-",
            "\\brief Good Transmitted Packet Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXPKTG:16",
            "< \\brief [15:0] Tx Packet Count Good - TXPKTG (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_TX_PACKET_COUNT_GOOD_BAD_Bits": [
        [
            "-",
            "\\brief Good And Bad Transmitted Packets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXPKTGB:16",
            "< \\brief [15:0] Tx Packet Count Good Bad - TXPKTGB (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_TX_PAUSE_PACKETS_Bits": [
        [
            "-",
            "\\brief Transmitted Pause Packets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXPAUSE:16",
            "< \\brief [15:0] Tx Pause Packets - TXPAUSE (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_TX_SINGLE_COLLISION_GOOD_PACKETS_Bits": [
        [
            "-",
            "\\brief Good Transmitted Single Collision Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXSNGLCOLG:16",
            "< \\brief [15:0] Tx Single Collision Good Packets - TXSNGLCOLG (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_TX_UNDERFLOW_ERROR_PACKETS_Bits": [
        [
            "-",
            "\\brief Transmitted Underflow Error Packets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXUNDRFLW:16",
            "< \\brief [15:0] Tx Underflow Error Packets - TXUNDRFLW (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_TX_UNICAST_PACKETS_GOOD_BAD_Bits": [
        [
            "-",
            "\\brief Good Transmitted Unicat Packets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXUCASTGB:16",
            "< \\brief [15:0] Tx Unicast Packets Good Bad - TXUCASTGB (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_TX_VLAN_PACKETS_GOOD_Bits": [
        [
            "-",
            "\\brief Good Transmitted VLAN Packets Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXVLANG:16",
            "< \\brief [15:0] Tx VLAN Packets Good - TXVLANG (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GETH_MTL_TXQ0": [
        [
            "-",
            "\\brief MTL_TXQ0 object",
            "-"
        ],
        [
            "Ifx_GETH_MTL_TXQ0_OPERATION_MODE",
            "OPERATION_MODE",
            "< \\brief 0, MTL Queue 0 Transmit Operation Mode Register"
        ],
        [
            "Ifx_GETH_MTL_TXQ0_UNDERFLOW",
            "UNDERFLOW",
            "< \\brief 4, MTL Queue 0 Transmit Underflow Counter Register"
        ],
        [
            "Ifx_GETH_MTL_TXQ0_DEBUG",
            "DEBUG",
            "< \\brief 8, MTL Queue 0 Transmit Debug Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_C[8]",
            "< \\brief C, \\internal Reserved"
        ],
        [
            "Ifx_GETH_MTL_TXQ0_ETS_STATUS",
            "ETS_STATUS",
            "< \\brief 14, MTL Queue 0 Transmit Status Register"
        ],
        [
            "Ifx_GETH_MTL_TXQ0_QUANTUM_WEIGHT",
            "QUANTUM_WEIGHT",
            "< \\brief 18, MTL Queue 0 Transmit Quantum or Weights Register"
        ]
    ],
    "Ifx_GETH_MTL_Q0": [
        [
            "-",
            "\\brief MTL_Q0 object",
            "-"
        ],
        [
            "Ifx_GETH_MTL_Q0_INTERRUPT_CONTROL_STATUS",
            "INTERRUPT_CONTROL_STATUS",
            "< \\brief 0, MTL Queue 0 Interrupt Control Status Register"
        ]
    ],
    "Ifx_GETH_MTL_RXQ0": [
        [
            "-",
            "\\brief MTL_RXQ0 object",
            "-"
        ],
        [
            "Ifx_GETH_MTL_RXQ0_OPERATION_MODE",
            "OPERATION_MODE",
            "< \\brief 0, MTL Queue 0 Receive Operation Mode Register"
        ],
        [
            "Ifx_GETH_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT",
            "MISSED_PACKET_OVERFLOW_CNT",
            "< \\brief 4, MTL Queue 0 Receive Missed Packet and Overflow Counter Register"
        ],
        [
            "Ifx_GETH_MTL_RXQ0_DEBUG",
            "DEBUG",
            "< \\brief 8, MTL Queue 0 Receive Debug Register"
        ],
        [
            "Ifx_GETH_MTL_RXQ0_CONTROL",
            "CONTROL",
            "< \\brief C, MTL Queue 0 Receive Control Register"
        ]
    ],
    "OPERATION_MODE": [
        [
            "-",
            "\\brief MTL_RXQ object",
            "-"
        ]
    ],
    "INTERRUPT_CONTROL_STATUS": [
        [
            "-",
            "\\brief MTL_Q object",
            "-"
        ]
    ],
    "CONTROL": [
        [
            "-",
            "\\brief DMA_CH object",
            "-"
        ]
    ],
    "ACCEN0D": [
        [
            "-",
            "\\brief ACCEND object",
            "-"
        ]
    ],
    "MAC_VLAN_TAG_FILTER": [
        [
            "-",
            "\\brief GETH object",
            "-"
        ],
        [
            "Ifx_GETH_MAC_CONFIGURATION",
            "MAC_CONFIGURATION",
            "< \\brief 0, MAC Configuration Register"
        ],
        [
            "Ifx_GETH_MAC_EXT_CONFIGURATION",
            "MAC_EXT_CONFIGURATION",
            "< \\brief 4, MAC Extended Configuration Register"
        ],
        [
            "Ifx_GETH_MAC_PACKET_FILTER",
            "MAC_PACKET_FILTER",
            "< \\brief 8, MAC Packet Filter Register"
        ],
        [
            "Ifx_GETH_MAC_WATCHDOG_TIMEOUT",
            "MAC_WATCHDOG_TIMEOUT",
            "< \\brief C, MAC Watchdog Timeout Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_10[64]",
            "< \\brief 10, \\internal Reserved"
        ],
        [
            "Ifx_GETH_MAC_VLAN_TAG_CTRL",
            "MAC_VLAN_TAG_CTRL",
            "< \\brief 50, MAC VLAN Tag Control Register"
        ],
        [
            "Ifx_GETH_MAC_VLAN_TAG_DATA",
            "MAC_VLAN_TAG_DATA",
            "< \\brief 54, MAC VLAN Tag Data Register"
        ]
    ],
    "Ifx_GPT12_ACCEN0_Bits": [
        [
            "-",
            "\\brief Access Enable Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw)"
        ]
    ],
    "Ifx_GPT12_CAPREL_Bits": [
        [
            "-",
            "\\brief Capture and Reload Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CAPREL:16",
            "< \\brief [15:0] Current reload value or Captured value - CAPREL (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GPT12_CLC_Bits": [
        [
            "-",
            "\\brief Clock Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISR:1",
            "< \\brief [0:0] Module Disable Request Bit - DISR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISS:1",
            "< \\brief [1:1] Module Disable Status Bit - DISS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EDIS:1",
            "< \\brief [3:3] Sleep Mode Enable Control - EDIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:12",
            "< \\brief [15:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GPT12_ID_Bits": [
        [
            "-",
            "\\brief Identification Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODREV:8",
            "< \\brief [7:0] Module Revision Number - MODREV (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODTYPE:8",
            "< \\brief [15:8] Module Type - MODTYPE (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODNUMBER:16",
            "< \\brief [31:16] Module Number - MODNUMBER (r)"
        ]
    ],
    "Ifx_GPT12_KRST0_Bits": [
        [
            "-",
            "\\brief Kernel Reset Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSTSTAT:1",
            "< \\brief [1:1] Kernel Reset Status - RSTSTAT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_GPT12_KRST1_Bits": [
        [
            "-",
            "\\brief Kernel Reset Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_GPT12_KRSTCLR_Bits": [
        [
            "-",
            "\\brief Kernel Reset Status Clear Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR:1",
            "< \\brief [0:0] Kernel Reset Status Clear - CLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_GPT12_OCS_Bits": [
        [
            "-",
            "\\brief OCDS Control and Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:4",
            "< \\brief [3:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:20",
            "< \\brief [23:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUS:4",
            "< \\brief [27:24] OCDS Suspend Control - SUS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUS_P:1",
            "< \\brief [28:28] SUS Write Protection - SUS_P (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUSSTA:1",
            "< \\brief [29:29] Suspend State - SUSSTA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_GPT12_PISEL_Bits": [
        [
            "-",
            "\\brief Port Input Select Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "IST2IN:1",
            "< \\brief [0:0] Input Select for T2IN - IST2IN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IST2EUD:1",
            "< \\brief [1:1] Input Select for T2EUD - IST2EUD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IST3IN:2",
            "< \\brief [3:2] Input Select for T3IN - IST3IN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IST3EUD:2",
            "< \\brief [5:4] Input Select for T3EUD - IST3EUD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IST4IN:2",
            "< \\brief [7:6] Input Select for T4IN - IST4IN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IST4EUD:2",
            "< \\brief [9:8] Input Select for T4EUD - IST4EUD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IST5IN:1",
            "< \\brief [10:10] Input Select for T5IN - IST5IN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IST5EUD:1",
            "< \\brief [11:11] Input Select for T5EUD - IST5EUD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IST6IN:1",
            "< \\brief [12:12] Input Select for T6IN - IST6IN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IST6EUD:1",
            "< \\brief [13:13] Input Select for T6EUD - IST6EUD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ISCAPIN:2",
            "< \\brief [15:14] Input Select for CAPIN - ISCAPIN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GPT12_T2_Bits": [
        [
            "-",
            "\\brief Timer T2 Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "T2:16",
            "< \\brief [15:0] Timer T2 - T2 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GPT12_T2CON_Bits": [
        [
            "-",
            "\\brief Timer T2 Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "T2I:3",
            "< \\brief [2:0] Timer T2 Input Parameter Selection - T2I (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T2M:3",
            "< \\brief [5:3] Timer T2 Mode Control (Basic Operating Mode) - T2M (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T2R:1",
            "< \\brief [6:6] Timer T2 Run Bit - T2R (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T2UD:1",
            "< \\brief [7:7] Timer T2 Up/Down Control - T2UD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T2UDE:1",
            "< \\brief [8:8] Timer T2 External Up/Down Enable - T2UDE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T2RC:1",
            "< \\brief [9:9] Timer T2 Remote Control - T2RC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:2",
            "< \\brief [11:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "T2IRDIS:1",
            "< \\brief [12:12] Timer T2 Interrupt Disable - T2IRDIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T2EDGE:1",
            "< \\brief [13:13] Timer T2 Edge Detection - T2EDGE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T2CHDIR:1",
            "< \\brief [14:14] Timer T2 Count Direction Change - T2CHDIR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T2RDIR:1",
            "< \\brief [15:15] Timer T2 Rotation Direction - T2RDIR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GPT12_T3_Bits": [
        [
            "-",
            "\\brief Timer T3 Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "T3:16",
            "< \\brief [15:0] Timer T3 - T3 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GPT12_T3CON_Bits": [
        [
            "-",
            "\\brief Timer T3 Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "T3I:3",
            "< \\brief [2:0] Timer T3 Input Parameter Selection - T3I (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T3M:3",
            "< \\brief [5:3] Timer T3 Mode Control - T3M (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T3R:1",
            "< \\brief [6:6] Timer T3 Run Bit - T3R (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T3UD:1",
            "< \\brief [7:7] Timer T3 Up/Down Control - T3UD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T3UDE:1",
            "< \\brief [8:8] Timer T3 External Up/Down Enable - T3UDE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T3OE:1",
            "< \\brief [9:9] Overflow/Underflow Output Enable - T3OE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T3OTL:1",
            "< \\brief [10:10] Timer T3 Overflow Toggle Latch - T3OTL (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BPS1:2",
            "< \\brief [12:11] GPT1 Block Prescaler Control - BPS1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T3EDGE:1",
            "< \\brief [13:13] Timer T3 Edge Detection Flag - T3EDGE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T3CHDIR:1",
            "< \\brief [14:14] Timer T3 Count Direction Change Flag - T3CHDIR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T3RDIR:1",
            "< \\brief [15:15] Timer T3 Rotation Direction Flag - T3RDIR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GPT12_T4_Bits": [
        [
            "-",
            "\\brief Timer T4 Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "T4:16",
            "< \\brief [15:0] Timer T4 - T4 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GPT12_T4CON_Bits": [
        [
            "-",
            "\\brief Timer T4 Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "T4I:3",
            "< \\brief [2:0] Timer T4 Input Parameter Selection - T4I (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T4M:3",
            "< \\brief [5:3] Timer T4 Mode Control (Basic Operating Mode) - T4M (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T4R:1",
            "< \\brief [6:6] Timer T4 Run Bit - T4R (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T4UD:1",
            "< \\brief [7:7] Timer T4 Up/Down Control - T4UD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T4UDE:1",
            "< \\brief [8:8] Timer T4 External Up/Down Enable - T4UDE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T4RC:1",
            "< \\brief [9:9] Timer T4 Remote Control - T4RC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLRT2EN:1",
            "< \\brief [10:10] Clear Timer T2 Enable - CLRT2EN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLRT3EN:1",
            "< \\brief [11:11] Clear Timer T3 Enable - CLRT3EN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T4IRDIS:1",
            "< \\brief [12:12] Timer T4 Interrupt Disable - T4IRDIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T4EDGE:1",
            "< \\brief [13:13] Timer T4 Edge Detection - T4EDGE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T4CHDIR:1",
            "< \\brief [14:14] Timer T4 Count Direction Change - T4CHDIR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T4RDIR:1",
            "< \\brief [15:15] Timer T4 Rotation Direction - T4RDIR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GPT12_T5_Bits": [
        [
            "-",
            "\\brief Timer T5 Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "T5:16",
            "< \\brief [15:0] Timer T5 - T5 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GPT12_T5CON_Bits": [
        [
            "-",
            "\\brief Timer T5 Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "T5I:3",
            "< \\brief [2:0] Timer T5 Input Parameter Selection - T5I (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T5M:3",
            "< \\brief [5:3] Timer T5 Mode Control (Basic Operating Mode) - T5M (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T5R:1",
            "< \\brief [6:6] Timer T5 Run Bit - T5R (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T5UD:1",
            "< \\brief [7:7] Timer T5 Up/Down Control - T5UD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T5UDE:1",
            "< \\brief [8:8] Timer T5 External Up/Down Enable - T5UDE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T5RC:1",
            "< \\brief [9:9] Timer T5 Remote Control - T5RC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CT3:1",
            "< \\brief [10:10] Timer T3 Capture Trigger Enable - CT3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:1",
            "< \\brief [11:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CI:2",
            "< \\brief [13:12] Register CAPREL Capture Trigger Selection - CI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T5CLR:1",
            "< \\brief [14:14] Timer T5 Clear Enable Bit - T5CLR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T5SC:1",
            "< \\brief [15:15] Timer T5 Capture Mode Enable - T5SC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GPT12_T6_Bits": [
        [
            "-",
            "\\brief Timer T6 Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "T6:16",
            "< \\brief [15:0] Timer T6 - T6 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GPT12_T6CON_Bits": [
        [
            "-",
            "\\brief Timer T6 Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "T6I:3",
            "< \\brief [2:0] Timer T6 Input Parameter Selection - T6I (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T6M:3",
            "< \\brief [5:3] Timer T6 Mode Control (Basic Operating Mode) - T6M (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T6R:1",
            "< \\brief [6:6] Timer T6 Run Bit - T6R (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T6UD:1",
            "< \\brief [7:7] Timer T6 Up/Down Control - T6UD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T6UDE:1",
            "< \\brief [8:8] Timer T6 External Up/Down Enable - T6UDE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T6OE:1",
            "< \\brief [9:9] Overflow/Underflow Output Enable - T6OE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T6OTL:1",
            "< \\brief [10:10] Timer T6 Overflow Toggle Latch - T6OTL (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BPS2:2",
            "< \\brief [12:11] GPT2 Block Prescaler Control - BPS2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:1",
            "< \\brief [13:13] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "T6CLR:1",
            "< \\brief [14:14] Timer T6 Clear Enable Bit - T6CLR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T6SR:1",
            "< \\brief [15:15] Timer T6 Reload Mode Enable - T6SR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GPT12": [
        [
            "-",
            "\\brief GPT12 object",
            "-"
        ],
        [
            "Ifx_GPT12_CLC",
            "CLC",
            "< \\brief 0, Clock Control Register"
        ],
        [
            "Ifx_GPT12_PISEL",
            "PISEL",
            "< \\brief 4, Port Input Select Register"
        ],
        [
            "Ifx_GPT12_ID",
            "ID",
            "< \\brief 8, Identification Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_C[4]",
            "< \\brief C, \\internal Reserved"
        ],
        [
            "Ifx_GPT12_T2CON",
            "T2CON",
            "< \\brief 10, Timer T2 Control Register"
        ],
        [
            "Ifx_GPT12_T3CON",
            "T3CON",
            "< \\brief 14, Timer T3 Control Register"
        ],
        [
            "Ifx_GPT12_T4CON",
            "T4CON",
            "< \\brief 18, Timer T4 Control Register"
        ],
        [
            "Ifx_GPT12_T5CON",
            "T5CON",
            "< \\brief 1C, Timer T5 Control Register"
        ],
        [
            "Ifx_GPT12_T6CON",
            "T6CON",
            "< \\brief 20, Timer T6 Control Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_24[12]",
            "< \\brief 24, \\internal Reserved"
        ],
        [
            "Ifx_GPT12_CAPREL",
            "CAPREL",
            "< \\brief 30, Capture and Reload Register"
        ],
        [
            "Ifx_GPT12_T2",
            "T2",
            "< \\brief 34, Timer T2 Register"
        ],
        [
            "Ifx_GPT12_T3",
            "T3",
            "< \\brief 38, Timer T3 Register"
        ],
        [
            "Ifx_GPT12_T4",
            "T4",
            "< \\brief 3C, Timer T4 Register"
        ],
        [
            "Ifx_GPT12_T5",
            "T5",
            "< \\brief 40, Timer T5 Register"
        ],
        [
            "Ifx_GPT12_T6",
            "T6",
            "< \\brief 44, Timer T6 Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_48[160]",
            "< \\brief 48, \\internal Reserved"
        ],
        [
            "Ifx_GPT12_OCS",
            "OCS",
            "< \\brief E8, OCDS Control and Status Register"
        ],
        [
            "Ifx_GPT12_KRSTCLR",
            "KRSTCLR",
            "< \\brief EC, Kernel Reset Status Clear Register"
        ],
        [
            "Ifx_GPT12_KRST1",
            "KRST1",
            "< \\brief F0, Kernel Reset Register 1"
        ],
        [
            "Ifx_GPT12_KRST0",
            "KRST0",
            "< \\brief F4, Kernel Reset Register 0"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_F8[4]",
            "< \\brief F8, \\internal Reserved"
        ],
        [
            "Ifx_GPT12_ACCEN0",
            "ACCEN0",
            "< \\brief FC, Access Enable Register 0"
        ]
    ],
    "Ifx_GTM_ACCEN0_Bits": [
        [
            "-",
            "\\brief Access Enable Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 (rw)"
        ]
    ],
    "Ifx_GTM_ACCEN1_Bits": [
        [
            "-",
            "\\brief Access Enable Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:32",
            "< \\brief [31:0] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ADCTRIG_OUT0_Bits": [
        [
            "-",
            "\\brief ADC Trigger ${i} Output Select 0 Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL0:4",
            "< \\brief [3:0] Output Selection for GTM to ADC0 connection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL1:4",
            "< \\brief [7:4] Output Selection for GTM to ADC1 connection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL2:4",
            "< \\brief [11:8] Output Selection for GTM to ADC2 connection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL3:4",
            "< \\brief [15:12] Output Selection for GTM to ADC3 connection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL4:4",
            "< \\brief [19:16] Output Selection for GTM to ADC4 connection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL5:4",
            "< \\brief [23:20] Output Selection for GTM to ADC5 connection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL6:4",
            "< \\brief [27:24] Output Selection for GTM to ADC6 connection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL7:4",
            "< \\brief [31:28] Output Selection for GTM to ADC7 connection (rw)"
        ]
    ],
    "Ifx_GTM_ADCTRIG_OUT1_Bits": [
        [
            "-",
            "\\brief ADC Trigger ${i} Output Select 1 Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL0:4",
            "< \\brief [3:0] Output Selection for GTM to ADC0 connection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL1:4",
            "< \\brief [7:4] Output Selection for GTM to ADC1 connection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL2:4",
            "< \\brief [11:8] Output Selection for GTM to ADC2 connection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL3:4",
            "< \\brief [15:12] Output Selection for GTM to ADC3 connection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_AEI_ADDR_XPT_Bits": [
        [
            "-",
            "\\brief GTM AEI Timeout Exception Address Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TO_ADDR:20",
            "< \\brief [19:0] AEI timeout address (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TO_W1R0:1",
            "< \\brief [20:20] AEI timeout Read/Write flag (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_21:11",
            "< \\brief [31:21] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_AEI_STA_XPT_Bits": [
        [
            "-",
            "\\brief GTM AEI Non Zero Status Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ADDR:20",
            "< \\brief [19:0] AEI exception address (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "W1R0:1",
            "< \\brief [20:20] AEI exception Read/Write flag (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_21:11",
            "< \\brief [31:21] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ARU_ACCESS_Bits": [
        [
            "-",
            "\\brief ARU Access Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ADDR:9",
            "< \\brief [8:0] ARU address (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_9:3",
            "< \\brief [11:9] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "RREQ:1",
            "< \\brief [12:12] Initiate read request (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WREQ:1",
            "< \\brief [13:13] Initiate write request (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_14:18",
            "< \\brief [31:14] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ARU_CADDR_Bits": [
        [
            "-",
            "\\brief ARU caddr Counter Value",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CADDR_0:7",
            "< \\brief [6:0] Value of ARU-0 caddr counter (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_7:9",
            "< \\brief [15:7] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "CADDR_1:7",
            "< \\brief [22:16] Value of ARU-1 caddr counter (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_23:9",
            "< \\brief [31:23] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ARU_CADDR_END_Bits": [
        [
            "-",
            "\\brief ARU caddr Counter End Value Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CADDR_END:7",
            "< \\brief [6:0] Set end value of ARU caddr counter (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_7:25",
            "< \\brief [31:7] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ARU_CTRL_Bits": [
        [
            "-",
            "\\brief ARU Enable Dynamic Routing Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ARU_0_DYN_EN:2",
            "< \\brief [1:0] Enable dynamic routing for ARU-0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ARU_1_DYN_EN:2",
            "< \\brief [3:2] Enable dynamic routing for ARU-1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ARU_DYN_RING_MODE:1",
            "< \\brief [4:4] Enable dynamic routing ring mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_5:27",
            "< \\brief [31:5] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ARU_DATA_H_Bits": [
        [
            "-",
            "\\brief ARU Access Register Upper Data Word",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DATA:29",
            "< \\brief [28:0] Upper ARU data word (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_29:3",
            "< \\brief [31:29] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ARU_DATA_L_Bits": [
        [
            "-",
            "\\brief ARU Access Register Lower Data Word",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DATA:29",
            "< \\brief [28:0] Lower ARU data word (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_29:3",
            "< \\brief [31:29] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ARU_DBG_ACCESS0_Bits": [
        [
            "-",
            "\\brief ARU Debug Access Channel 0",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ADDR:9",
            "< \\brief [8:0] ARU debugging address (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_9:23",
            "< \\brief [31:9] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ARU_DBG_ACCESS1_Bits": [
        [
            "-",
            "\\brief ARU Debug Access Channel 1",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ADDR:9",
            "< \\brief [8:0] ARU debugging address (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_9:23",
            "< \\brief [31:9] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ARU_DBG_DATA0_H_Bits": [
        [
            "-",
            "\\brief ARU Debug Access 0 Transfer Register Upper Data Word",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DATA:29",
            "< \\brief [28:0] Upper debug data word (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_29:3",
            "< \\brief [31:29] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ARU_DBG_DATA0_L_Bits": [
        [
            "-",
            "\\brief ARU Debug Access 0 Transfer Register Lower Data Word",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DATA:29",
            "< \\brief [28:0] Lower debug data word (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_29:3",
            "< \\brief [31:29] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ARU_DBG_DATA1_H_Bits": [
        [
            "-",
            "\\brief ARU Debug Access 1 Transfer Register Upper Data Word",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DATA:29",
            "< \\brief [28:0] Upper debug data word (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_29:3",
            "< \\brief [31:29] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ARU_DBG_DATA1_L_Bits": [
        [
            "-",
            "\\brief ARU Debug Access 1 Transfer Register Lower Data Word",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DATA:29",
            "< \\brief [28:0] Lower debug data word - DATA (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_29:3",
            "< \\brief [31:29] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ARU_DYN_CTRL_Bits": [
        [
            "-",
            "\\brief ARU ${z} Dynamic Routing Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DYN_ARU_UPDATE_EN:1",
            "< \\brief [0:0] Enable reload of DYN_ROUTE register from ARU itself (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DYN_ROUTE_SWAP:1",
            "< \\brief [1:1] Enable swapping DYN_ROUTE_SR with DYN_ROUTE register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ARU_DYN_RDADDR_Bits": [
        [
            "-",
            "\\brief ARU ${z} Read ID for Dynamic Routing",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DYN_ARU_RDADDR:9",
            "< \\brief [8:0] ARU read address ID to reload the DYN_ROUTE register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_9:23",
            "< \\brief [31:9] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ARU_DYN_ROUTE_HIGH_Bits": [
        [
            "-",
            "\\brief ARU ${z} Higher Bits of DYN_ROUTE Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DYN_READ_ID3:8",
            "< \\brief [7:0] ARU read ID 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DYN_READ_ID4:8",
            "< \\brief [15:8] ARU read ID 4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DYN_READ_ID5:8",
            "< \\brief [23:16] ARU read ID 5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DYN_CLK_WAIT:4",
            "< \\brief [27:24] Number of clk cycles for dynamic routing (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ARU_DYN_ROUTE_LOW_Bits": [
        [
            "-",
            "\\brief ARU ${z} Lower Bits of DYN_ROUTE Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DYN_READ_ID0:8",
            "< \\brief [7:0] ARU read ID 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DYN_READ_ID1:8",
            "< \\brief [15:8] ARU read ID 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DYN_READ_ID2:8",
            "< \\brief [23:16] ARU read ID 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ARU_DYN_ROUTE_SR_HIGH_Bits": [
        [
            "-",
            "\\brief ARU ${z} Shadow Register for ARU_${z}_DYN_ROUTE_HIGH",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DYN_READ_ID9:8",
            "< \\brief [7:0] ARU read ID 9 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DYN_READ_ID10:8",
            "< \\brief [15:8] ARU read ID 10 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DYN_READ_ID11:8",
            "< \\brief [23:16] ARU read ID 11 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DYN_CLK_WAIT:4",
            "< \\brief [27:24] Number of clk cycles for dynamic routing (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DYN_UPDATE_EN:1",
            "< \\brief [28:28] Update enable from shadow register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_29:3",
            "< \\brief [31:29] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ARU_DYN_ROUTE_SR_LOW_Bits": [
        [
            "-",
            "\\brief ARU ${z} Shadow Register for ARU_${z}_DYN_ROUTE_LOW",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DYN_READ_ID6:8",
            "< \\brief [7:0] ARU read ID 6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DYN_READ_ID7:8",
            "< \\brief [15:8] ARU read ID 7 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DYN_READ_ID8:8",
            "< \\brief [23:16] ARU read ID 8 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ARU_IRQ_EN_Bits": [
        [
            "-",
            "\\brief ARU Interrupt Enable Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "NEW_DATA0_IRQ_EN:1",
            "< \\brief [0:0] ARU_NEW_DATA0_IRQ interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "NEW_DATA1_IRQ_EN:1",
            "< \\brief [1:1] ARU_NEW_DATA1_IRQ interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ACC_ACK_IRQ_EN:1",
            "< \\brief [2:2] ACC_ACK_IRQ interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_3:29",
            "< \\brief [31:3] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ARU_IRQ_FORCINT_Bits": [
        [
            "-",
            "\\brief ARU Force Interrupt Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_NEW_DATA0:1",
            "< \\brief [0:0] Trigger new data 0 interrupt (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_NEW_DATA1:1",
            "< \\brief [1:1] Trigger new data 1 interrupt (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_ACC_ACK:1",
            "< \\brief [2:2] Trigger ACC_ACK interrupt (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_3:29",
            "< \\brief [31:3] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ARU_IRQ_MODE_Bits": [
        [
            "-",
            "\\brief ARU Interrupt Mode Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "IRQ_MODE:2",
            "< \\brief [1:0] IRQ mode selection (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ARU_IRQ_NOTIFY_Bits": [
        [
            "-",
            "\\brief ARU Interrupt Notification Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "NEW_DATA0:1",
            "< \\brief [0:0] Data was transferred for addr ARU_DBG_ACCESS0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "NEW_DATA1:1",
            "< \\brief [1:1] Data was transferred for addr ARU_DBG_ACCESS1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ACC_ACK:1",
            "< \\brief [2:2] AEI to ARU access finished, on read access data are valid (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_3:29",
            "< \\brief [31:3] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ATOM_AGC_ACT_TB_Bits": [
        [
            "-",
            "\\brief ATOM${i} AGC Action Time Base Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ACT_TB:24",
            "< \\brief [23:0] Time base value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TB_TRIG:1",
            "< \\brief [24:24] Set trigger request (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBU_SEL:2",
            "< \\brief [26:25] Selection of time base used for comparison (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_27:5",
            "< \\brief [31:27] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ATOM_AGC_ENDIS_CTRL_Bits": [
        [
            "-",
            "\\brief ATOM${i} AGC Enable/Disable Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDIS_CTRL0:2",
            "< \\brief [1:0] ATOM channel 0 enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDIS_CTRL1:2",
            "< \\brief [3:2] ATOM channel 1 enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDIS_CTRL2:2",
            "< \\brief [5:4] ATOM channel 2 enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDIS_CTRL3:2",
            "< \\brief [7:6] ATOM channel 3 enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDIS_CTRL4:2",
            "< \\brief [9:8] ATOM channel 4 enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDIS_CTRL5:2",
            "< \\brief [11:10] ATOM channel 5 enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDIS_CTRL6:2",
            "< \\brief [13:12] ATOM channel 6 enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDIS_CTRL7:2",
            "< \\brief [15:14] ATOM channel 7 enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ATOM_AGC_ENDIS_STAT_Bits": [
        [
            "-",
            "\\brief ATOM${i} AGC Enable/Disable Status Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDIS_STAT0:2",
            "< \\brief [1:0] ATOM channel 0 enable/disable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDIS_STAT1:2",
            "< \\brief [3:2] ATOM channel 1 enable/disable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDIS_STAT2:2",
            "< \\brief [5:4] ATOM channel 2 enable/disable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDIS_STAT3:2",
            "< \\brief [7:6] ATOM channel 3 enable/disable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDIS_STAT4:2",
            "< \\brief [9:8] ATOM channel 4 enable/disable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDIS_STAT5:2",
            "< \\brief [11:10] ATOM channel 5 enable/disable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDIS_STAT6:2",
            "< \\brief [13:12] ATOM channel 6 enable/disable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDIS_STAT7:2",
            "< \\brief [15:14] ATOM channel 7 enable/disable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ATOM_AGC_FUPD_CTRL_Bits": [
        [
            "-",
            "\\brief ATOM${i} AGC Force Update Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "FUPD_CTRL0:2",
            "< \\brief [1:0] Force update of ATOM channel 0 operation registers (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FUPD_CTRL1:2",
            "< \\brief [3:2] Force update of ATOM channel 1 operation registers (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FUPD_CTRL2:2",
            "< \\brief [5:4] Force update of ATOM channel 2 operation registers (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FUPD_CTRL3:2",
            "< \\brief [7:6] Force update of ATOM channel 3 operation registers (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FUPD_CTRL4:2",
            "< \\brief [9:8] Force update of ATOM channel 4 operation registers (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FUPD_CTRL5:2",
            "< \\brief [11:10] Force update of ATOM channel 5 operation registers (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FUPD_CTRL6:2",
            "< \\brief [13:12] Force update of ATOM channel 6 operation registers (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FUPD_CTRL7:2",
            "< \\brief [15:14] Force update of ATOM channel 7 operation registers (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RSTCN0_CH0:2",
            "< \\brief [17:16] Reset CN0 of channel 0 on force update event (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RSTCN0_CH1:2",
            "< \\brief [19:18] Reset CN0 of channel 1 on force update event (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RSTCN0_CH2:2",
            "< \\brief [21:20] Reset CN0 of channel 2 on force update event (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RSTCN0_CH3:2",
            "< \\brief [23:22] Reset CN0 of channel 3 on force update event (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RSTCN0_CH4:2",
            "< \\brief [25:24] Reset CN0 of channel 4 on force update event (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RSTCN0_CH5:2",
            "< \\brief [27:26] Reset CN0 of channel 5 on force update event (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RSTCN0_CH6:2",
            "< \\brief [29:28] Reset CN0 of channel 6 on force update event (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RSTCN0_CH7:2",
            "< \\brief [31:30] Reset CN0 of channel 7 on force update event (rw)"
        ]
    ],
    "Ifx_GTM_ATOM_AGC_GLB_CTRL_Bits": [
        [
            "-",
            "\\brief ATOM${i} AGC Global Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "HOST_TRIG:1",
            "< \\brief [0:0] Trigger request signal (see AGC) to update the register ENDIS_STAT and OUTEN_STAT (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_1:7",
            "< \\brief [7:1] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST_CH0:1",
            "< \\brief [8:8] Software reset of channel 0 (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST_CH1:1",
            "< \\brief [9:9] Software reset of channel 1 (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST_CH2:1",
            "< \\brief [10:10] Software reset of channel 2 (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST_CH3:1",
            "< \\brief [11:11] Software reset of channel 3 (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST_CH4:1",
            "< \\brief [12:12] Software reset of channel 4 (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST_CH5:1",
            "< \\brief [13:13] Software reset of channel 5 (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST_CH6:1",
            "< \\brief [14:14] Software reset of channel 6 (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST_CH7:1",
            "< \\brief [15:15] Software reset of channel 7 (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "UPEN_CTRL0:2",
            "< \\brief [17:16] ATOM channel 0 enable update of register CM0, CM1 and CLK_SRC from SR0, SR1 and CLK_SRC_SR (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "UPEN_CTRL1:2",
            "< \\brief [19:18] ATOM channel 1 enable update of register CM0, CM1 and CLK_SRC from SR0, SR1 and CLK_SRC_SR (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "UPEN_CTRL2:2",
            "< \\brief [21:20] ATOM channel 2 enable update of register CM0, CM1 and CLK_SRC from SR0, SR1 and CLK_SRC_SR (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "UPEN_CTRL3:2",
            "< \\brief [23:22] ATOM channel 3 enable update of register CM0, CM1 and CLK_SRC from SR0, SR1 and CLK_SRC_SR (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "UPEN_CTRL4:2",
            "< \\brief [25:24] ATOM channel 4 enable update of register CM0, CM1 and CLK_SRC from SR0, SR1 and CLK_SRC_SR (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "UPEN_CTRL5:2",
            "< \\brief [27:26] ATOM channel 5 enable update of register CM0, CM1 and CLK_SRC from SR0, SR1 and CLK_SRC_SR (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "UPEN_CTRL6:2",
            "< \\brief [29:28] ATOM channel 6 enable update of register CM0, CM1 and CLK_SRC from SR0, SR1 and CLK_SRC_SR (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "UPEN_CTRL7:2",
            "< \\brief [31:30] ATOM channel 7 enable update of register CM0, CM1 and CLK_SRC from SR0, SR1 and CLK_SRC_SR (rw)"
        ]
    ],
    "Ifx_GTM_ATOM_AGC_INT_TRIG_Bits": [
        [
            "-",
            "\\brief ATOM${i} AGC Internal Trigger Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "INT_TRIG0:2",
            "< \\brief [1:0] Select input signal TRIG_0 as a trigger source (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "INT_TRIG1:2",
            "< \\brief [3:2] Select input signal TRIG_1 as a trigger source (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "INT_TRIG2:2",
            "< \\brief [5:4] Select input signal TRIG_2 as a trigger source (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "INT_TRIG3:2",
            "< \\brief [7:6] Select input signal TRIG_3 as a trigger source (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "INT_TRIG4:2",
            "< \\brief [9:8] Select input signal TRIG_4 as a trigger source (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "INT_TRIG5:2",
            "< \\brief [11:10] Select input signal TRIG_5 as a trigger source (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "INT_TRIG6:2",
            "< \\brief [13:12] Select input signal TRIG_6 as a trigger source (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "INT_TRIG7:2",
            "< \\brief [15:14] Select input signal TRIG_7 as a trigger source (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ATOM_AGC_OUTEN_CTRL_Bits": [
        [
            "-",
            "\\brief ATOM${i} AGC Output Enable Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "OUTEN_CTRL0:2",
            "< \\brief [1:0] Output ATOM_OUT0 enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OUTEN_CTRL1:2",
            "< \\brief [3:2] Output ATOM_OUT1 enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OUTEN_CTRL2:2",
            "< \\brief [5:4] Output ATOM_OUT2 enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OUTEN_CTRL3:2",
            "< \\brief [7:6] Output ATOM_OUT3 enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OUTEN_CTRL4:2",
            "< \\brief [9:8] Output ATOM_OUT4 enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OUTEN_CTRL5:2",
            "< \\brief [11:10] Output ATOM_OUT5 enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OUTEN_CTRL6:2",
            "< \\brief [13:12] Output ATOM_OUT6 enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OUTEN_CTRL7:2",
            "< \\brief [15:14] Output ATOM_OUT7 enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ATOM_AGC_OUTEN_STAT_Bits": [
        [
            "-",
            "\\brief ATOM${i} AGC Output Enable Status Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "OUTEN_STAT0:2",
            "< \\brief [1:0] Control/status of output ATOM_OUT0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OUTEN_STAT1:2",
            "< \\brief [3:2] Control/status of output ATOM_OUT1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OUTEN_STAT2:2",
            "< \\brief [5:4] Control/status of output ATOM_OUT2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OUTEN_STAT3:2",
            "< \\brief [7:6] Control/status of output ATOM_OUT3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OUTEN_STAT4:2",
            "< \\brief [9:8] Control/status of output ATOM_OUT4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OUTEN_STAT5:2",
            "< \\brief [11:10] Control/status of output ATOM_OUT5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OUTEN_STAT6:2",
            "< \\brief [13:12] Control/status of output ATOM_OUT6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OUTEN_STAT7:2",
            "< \\brief [15:14] Control/status of output ATOM_OUT7 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ATOM_CH_CM0_Bits": [
        [
            "-",
            "\\brief ATOM${i} Channel ${x} CCU0 Compare Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CM0:24",
            "< \\brief [23:0] ATOM CCU0 compare register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ATOM_CH_CM1_Bits": [
        [
            "-",
            "\\brief ATOM${i} Channel ${x} CCU1 Compare Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CM1:24",
            "< \\brief [23:0] ATOM CCU1 compare register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ATOM_CH_CN0_Bits": [
        [
            "-",
            "\\brief ATOM${i} Channel ${x} CCU0 Counter Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CN0:24",
            "< \\brief [23:0] ATOM CCU0 counter register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ATOM_CH_CTRL_Bits": [
        [
            "-",
            "\\brief ATOM${i} Channel ${x} Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "MODE:2",
            "< \\brief [1:0] ATOM channel mode select (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TB12_SEL:1",
            "< \\brief [2:2] Select time base value TBU_TS1 or TBU_TS2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ARU_EN:1",
            "< \\brief [3:3] ARU input stream enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ACB:5",
            "< \\brief [8:4] ATOM Mode control bits (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CMP_CTRL:1",
            "< \\brief [9:9] CCUx compare strategy select (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EUPM:1",
            "< \\brief [10:10] Extended update mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SL:1",
            "< \\brief [11:11] Initial signal level (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLK_SRC_SR:3",
            "< \\brief [14:12] Actual CMU clock source (SOMS)/ shadow register for CMU clock source (SOMP) (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ECLK_SRC:1",
            "< \\brief [15:15] Extend CLK_SRC (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WR_REQ:1",
            "< \\brief [16:16] CPU Write request bit for late compare register update (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRIG_PULSE:1",
            "< \\brief [17:17] Trigger output pulse length of one SYS_CLK period (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "UDMODE:2",
            "< \\brief [19:18] Up/down counter mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST_CCU0:1",
            "< \\brief [20:20] Reset source of CCU0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OSM_TRIG:1",
            "< \\brief [21:21] Enable trigger of one-shot pulse by trigger signal OSM_TRIG (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EXT_TRIG:1",
            "< \\brief [22:22] Select TIM_EXT_CAPTURE(x) as trigger signal (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EXTTRIGOUT:1",
            "< \\brief [23:23] Select TIM_EXT_CAPTURE(x) as potential output signal TRIG_[x] (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRIGOUT:1",
            "< \\brief [24:24] Trigger output selection (output signal TRIG_CHx) of module ATOM_CHx (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SLA:1",
            "< \\brief [25:25] Serve last ARU communication strategy (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OSM:1",
            "< \\brief [26:26] One-shot mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABM:1",
            "< \\brief [27:27] ARU blocking mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_28:1",
            "< \\brief [28:28] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "EXT_FUPD:1",
            "< \\brief [29:29] External forced update (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SOMB:1",
            "< \\brief [30:30] SOMB mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FREEZE:1",
            "< \\brief [31:31] FREEZE (rw)"
        ]
    ],
    "Ifx_GTM_ATOM_CH_IRQ_EN_Bits": [
        [
            "-",
            "\\brief ATOM${i} Channel ${x} Interrupt Enable Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CCU0TC_IRQ_EN:1",
            "< \\brief [0:0] ATOM_CCU0TC_IRQ interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CCU1TC_IRQ_EN:1",
            "< \\brief [1:1] ATOM_CCU1TC_IRQ interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ATOM_CH_IRQ_FORCINT_Bits": [
        [
            "-",
            "\\brief ATOM${i} Channel ${x} Software Interrupt Generation Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_CCU0TC:1",
            "< \\brief [0:0] Trigger ATOM_CCU0TC_IRQ interrupt by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_CCU1TC:1",
            "< \\brief [1:1] Trigger ATOM_CCU1TC_IRQ interrupt by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ATOM_CH_IRQ_MODE_Bits": [
        [
            "-",
            "\\brief ATOM${i} Channel ${x} Interrupt Mode Configuration Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "IRQ_MODE:2",
            "< \\brief [1:0] IRQ mode selection (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ATOM_CH_IRQ_NOTIFY_Bits": [
        [
            "-",
            "\\brief ATOM${i} Channel ${x} Interrupt Notification Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CCU0TC:1",
            "< \\brief [0:0] CCU0 Trigger condition interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CCU1TC:1",
            "< \\brief [1:1] CCU1TC: CCU1 Trigger condition interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ATOM_CH_RDADDR_Bits": [
        [
            "-",
            "\\brief ATOM${i} Channel ${x} ARU read address Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "RDADDR0:9",
            "< \\brief [8:0] ARU Read address 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_9:7",
            "< \\brief [15:9] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "RDADDR1:9",
            "< \\brief [24:16] ARU Read address 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_25:7",
            "< \\brief [31:25] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ATOM_CH_SOMB_Bits": [
        [
            "-",
            "\\brief ATOM${i} Channel ${x} Control Register in SOMB Mode",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "MODE:2",
            "< \\brief [1:0] ATOM channel mode select (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TB12_SEL:1",
            "< \\brief [2:2] Select time base value TBU_TS1 or TBU_TS2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ARU_EN:1",
            "< \\brief [3:3] ARU Input stream enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ACB_1_0:2",
            "< \\brief [5:4] Signal level control bits (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ACB_4_3_2:3",
            "< \\brief [8:6] ATOM SOMB compare strategy (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CMP_CTRL:1",
            "< \\brief [9:9] CCUx compare strategy select (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EUPM:1",
            "< \\brief [10:10] Extended update mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SL:1",
            "< \\brief [11:11] Initial signal level after channel enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_12:3",
            "< \\brief [14:12] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "WR_REQ:1",
            "< \\brief [16:16] CPU Write request bit for late compare register update (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_17:1",
            "< \\brief [17:17] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_18:2",
            "< \\brief [19:18] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_20:1",
            "< \\brief [20:20] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_21:2",
            "< \\brief [22:21] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "EXTTRIGOUT:1",
            "< \\brief [23:23] TIM_EXT_CAPTURE(x) as potential output signal TRIG_[x] (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRIGOUT:1",
            "< \\brief [24:24] Trigger output selection (output signal TRIG_CHx) of module ATOM_CHx (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_25:1",
            "< \\brief [25:25] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_26:1",
            "< \\brief [26:26] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABM:1",
            "< \\brief [27:27] ARU blocking mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_28:1",
            "< \\brief [28:28] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_29:1",
            "< \\brief [29:29] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "SOMB:1",
            "< \\brief [30:30] SOMB: SOMB mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FREEZE:1",
            "< \\brief [31:31] FREEZE (rw)"
        ]
    ],
    "Ifx_GTM_ATOM_CH_SOMC_Bits": [
        [
            "-",
            "\\brief ATOM${i} Channel ${x} Control Register in SOMC Mode",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "MODE:2",
            "< \\brief [1:0] ATOM channel mode select (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TB12_SEL:1",
            "< \\brief [2:2] Select time base value TBU_TS1 or TBU_TS2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ARU_EN:1",
            "< \\brief [3:3] ARU Input stream enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ACB_1_0:2",
            "< \\brief [5:4] Signal level control bits (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ACB_4_3_2:3",
            "< \\brief [8:6] ATOM control bits ACB(4), ACB(3), ACB(2) (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CMP_CTRL:1",
            "< \\brief [9:9] CCUx compare strategy select (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EUPM:1",
            "< \\brief [10:10] Extended Update Mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SL:1",
            "< \\brief [11:11] Initial signal level after channel enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_12:3",
            "< \\brief [14:12] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "WR_REQ:1",
            "< \\brief [16:16] CPU write request bit (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_17:1",
            "< \\brief [17:17] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_18:2",
            "< \\brief [19:18] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_20:1",
            "< \\brief [20:20] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_21:2",
            "< \\brief [22:21] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "EXTTRIGOUT:1",
            "< \\brief [23:23] Select TIM_EXT_CAPTURE(x) as potential output signal TRIG_[x] (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRIGOUT:1",
            "< \\brief [24:24] TRIGOUT: Trigger output selection (output signal TRIG_CHx) of module ATOM_CHx (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SLA:1",
            "< \\brief [25:25] Serve last ARU communication strategy (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_26:1",
            "< \\brief [26:26] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABM:1",
            "< \\brief [27:27] ARU blocking mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_28:1",
            "< \\brief [28:28] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_29:1",
            "< \\brief [29:29] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_30:1",
            "< \\brief [30:30] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "FREEZE:1",
            "< \\brief [31:31] FREEZE (rw)"
        ]
    ],
    "Ifx_GTM_ATOM_CH_SOMI_Bits": [
        [
            "-",
            "\\brief ATOM${i} Channel ${x} Control Register in SOMI Mode",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "MODE:2",
            "< \\brief [1:0] ATOM channel mode select (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "ARU_EN:1",
            "< \\brief [3:3] ARU Input stream enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ACB0:1",
            "< \\brief [4:4] ACB bit 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_5:4",
            "< \\brief [8:5] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_9:1",
            "< \\brief [9:9] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_10:1",
            "< \\brief [10:10] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "SL:1",
            "< \\brief [11:11] Initial signal level after channel is enabled (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_12:3",
            "< \\brief [14:12] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:1",
            "< \\brief [16:16] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_17:1",
            "< \\brief [17:17] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_18:2",
            "< \\brief [19:18] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_20:1",
            "< \\brief [20:20] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_21:3",
            "< \\brief [23:21] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:1",
            "< \\brief [24:24] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_25:1",
            "< \\brief [25:25] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_26:1",
            "< \\brief [26:26] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_27:1",
            "< \\brief [27:27] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_28:1",
            "< \\brief [28:28] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_29:1",
            "< \\brief [29:29] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_30:1",
            "< \\brief [30:30] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "FREEZE:1",
            "< \\brief [31:31] FREEZE (rw)"
        ]
    ],
    "Ifx_GTM_ATOM_CH_SOMP_Bits": [
        [
            "-",
            "\\brief ATOM${i} Channel ${x} Control Register in SOMP Mode",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "MODE:2",
            "< \\brief [1:0] ATOM channel mode select (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "ARU_EN:1",
            "< \\brief [3:3] ARU Input stream enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ADL:2",
            "< \\brief [5:4] ARU data select for SOMP (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "BITREV:1",
            "< \\brief [6:6] Bit-reversing of output of counter register CN0. This bit enables the PCM mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SR0_TRIG:1",
            "< \\brief [7:7] SR0 is used to generate a trigger on output ATOM[i]_CH[x]_OUT_T if equal to CN0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_8:1",
            "< \\brief [8:8] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_9:1",
            "< \\brief [9:9] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_10:1",
            "< \\brief [10:10] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "SL:1",
            "< \\brief [11:11] Signal level for pulse of PWM (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLK_SRC_SR:3",
            "< \\brief [14:12] Shadow register for CMU clock source register CLK_SRC (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ECLK_SRC:1",
            "< \\brief [15:15] Extend CLK_SRC (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:1",
            "< \\brief [16:16] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRIG_PULSE:1",
            "< \\brief [17:17] Trigger output pulse length of one SYS_CLK period (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "UDMODE:2",
            "< \\brief [19:18] Up/down counter mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST_CCU0:1",
            "< \\brief [20:20] Reset source of CCU0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OSM_TRIG:1",
            "< \\brief [21:21] Enable trigger of one-shot pulse by trigger signal OSM_TRIG (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EXT_TRIG:1",
            "< \\brief [22:22] Select TIM_EXT_CAPTURE(x) as trigger signal (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EXTTRIGOUT:1",
            "< \\brief [23:23] Select TIM_EXT_CAPTURE(x) as potential output signal TRIG_[x] (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRIGOUT:1",
            "< \\brief [24:24] Trigger output selection (output signal TRIG_CHx) of module ATOM_CHx (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_25:1",
            "< \\brief [25:25] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "OSM:1",
            "< \\brief [26:26] One-shot mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_27:1",
            "< \\brief [27:27] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_28:1",
            "< \\brief [28:28] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "EXT_FUPD:1",
            "< \\brief [29:29] External forced update (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_30:1",
            "< \\brief [30:30] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "FREEZE:1",
            "< \\brief [31:31] FREEZE (rw)"
        ]
    ],
    "Ifx_GTM_ATOM_CH_SOMS_Bits": [
        [
            "-",
            "\\brief ATOM${i} Channel ${x} Control Register in SOMS Mode",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "MODE:2",
            "< \\brief [1:0] ATOM channel mode select (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "ARU_EN:1",
            "< \\brief [3:3] ARU Input stream enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ACB0:1",
            "< \\brief [4:4] Shift direction for CM1 register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_5:2",
            "< \\brief [6:5] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "DSO:1",
            "< \\brief [7:7] Double Shift Output (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_8:1",
            "< \\brief [8:8] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_9:1",
            "< \\brief [9:9] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_10:1",
            "< \\brief [10:10] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "SL:1",
            "< \\brief [11:11] Defines signal level when channel and output is disabling (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLK_SRC_SR:3",
            "< \\brief [14:12] Shift frequency select for channel (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ECLK_SRC:1",
            "< \\brief [15:15] Extend CLK_SRC (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:1",
            "< \\brief [16:16] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_17:1",
            "< \\brief [17:17] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_18:2",
            "< \\brief [19:18] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_20:1",
            "< \\brief [20:20] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_21:3",
            "< \\brief [23:21] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:1",
            "< \\brief [24:24] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_25:1",
            "< \\brief [25:25] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "OSM:1",
            "< \\brief [26:26] One-shot mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_27:1",
            "< \\brief [27:27] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_28:1",
            "< \\brief [28:28] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "EXT_FUPD:1",
            "< \\brief [29:29] External forced update (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_30:1",
            "< \\brief [30:30] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "FREEZE:1",
            "< \\brief [31:31] FREEZE (rw)"
        ]
    ],
    "Ifx_GTM_ATOM_CH_SR0_Bits": [
        [
            "-",
            "\\brief ATOM${i} Channel ${x} CCU0 Compare Shadow Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "SR0:24",
            "< \\brief [23:0] ATOM channel x shadow register SR0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ATOM_CH_SR1_Bits": [
        [
            "-",
            "\\brief ATOM${i} Channel ${x} CCU1 Compare Shadow Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "SR1:24",
            "< \\brief [23:0] ATOM channel x shadow register SR1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ATOM_CH_STAT_Bits": [
        [
            "-",
            "\\brief ATOM${i} Channel ${x} Status Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "OL:1",
            "< \\brief [0:0] Actual output signal level of ATOM_CHx_OUT (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_1:15",
            "< \\brief [15:1] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "ACBI:5",
            "< \\brief [20:16] ATOM Mode control bits (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DV:1",
            "< \\brief [21:21] Valid ARU Data stored in compare registers (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WRF:1",
            "< \\brief [22:22] Write request of CPU failed for late update (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DR:1",
            "< \\brief [23:23] ARU data rejected flag (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ACBO:5",
            "< \\brief [28:24] ATOM Internal status bits (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_29:3",
            "< \\brief [31:29] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_AUX_IN_SRC_TIM_Bits": [
        [
            "-",
            "\\brief GTM TIM ${i} Module AUX_IN Source Selection Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "SRC_CH0:1",
            "< \\brief [0:0] Defines AUX_IN source of TIM[i] channel 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SRC_CH1:1",
            "< \\brief [1:1] Defines AUX_IN source of TIM[i] channel 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SRC_CH2:1",
            "< \\brief [2:2] Defines AUX_IN source of TIM[i] channel 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SRC_CH3:1",
            "< \\brief [3:3] Defines AUX_IN source of TIM[i] channel 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SRC_CH4:1",
            "< \\brief [4:4] Defines AUX_IN source of TIM[i] channel 4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SRC_CH5:1",
            "< \\brief [5:5] Defines AUX_IN source of TIM[i] channel 5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SRC_CH6:1",
            "< \\brief [6:6] Defines AUX_IN source of TIM[i] channel 6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SRC_CH7:1",
            "< \\brief [7:7] Defines AUX_IN source of TIM[i] channel 7 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_8:8",
            "< \\brief [15:8] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "SEL_OUT_N_CH0:1",
            "< \\brief [16:16] Use DTM_OUT or DTM_OUT_N signals as AUX_IN source of TIM[i] channel 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SEL_OUT_N_CH1:1",
            "< \\brief [17:17] Use DTM_OUT or DTM_OUT_N signals as AUX_IN source of TIM[i] channel 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SEL_OUT_N_CH2:1",
            "< \\brief [18:18] Use DTM_OUT or DTM_OUT_N signals as AUX_IN source of TIM[i] channel 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SEL_OUT_N_CH3:1",
            "< \\brief [19:19] Use DTM_OUT or DTM_OUT_N signals as AUX_IN source of TIM[i] channel 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SEL_OUT_N_CH4:1",
            "< \\brief [20:20] Use DTM_OUT or DTM_OUT_N signals as AUX_IN source of TIM[i] channel 4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SEL_OUT_N_CH5:1",
            "< \\brief [21:21] Use DTM_OUT or DTM_OUT_N signals as AUX_IN source of TIM[i] channel 5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SEL_OUT_N_CH6:1",
            "< \\brief [22:22] Use DTM_OUT or DTM_OUT_N signals as AUX_IN source of TIM[i] channel 6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SEL_OUT_N_CH7:1",
            "< \\brief [23:23] Use DTM_OUT or DTM_OUT_N signals as AUX_IN source of TIM[i] channel 7 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_BRC_EIRQ_EN_Bits": [
        [
            "-",
            "\\brief BRC Error Interrupt Enable Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DEST_ERR_EIRQ_EN:1",
            "< \\brief [0:0] BRC_DEST_ERR_EIRQ error interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DID_EIRQ_EN0:1",
            "< \\brief [1:1] Enable DID interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DID_EIRQ_EN1:1",
            "< \\brief [2:2] Enable DID interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DID_EIRQ_EN2:1",
            "< \\brief [3:3] Enable DID interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DID_EIRQ_EN3:1",
            "< \\brief [4:4] Enable DID interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DID_EIRQ_EN4:1",
            "< \\brief [5:5] Enable DID interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DID_EIRQ_EN5:1",
            "< \\brief [6:6] Enable DID interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DID_EIRQ_EN6:1",
            "< \\brief [7:7] Enable DID interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DID_EIRQ_EN7:1",
            "< \\brief [8:8] Enable DID interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DID_EIRQ_EN8:1",
            "< \\brief [9:9] Enable DID interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DID_EIRQ_EN9:1",
            "< \\brief [10:10] Enable DID interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DID_EIRQ_EN10:1",
            "< \\brief [11:11] Enable DID interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DID_EIRQ_EN11:1",
            "< \\brief [12:12] Enable DID interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_13:19",
            "< \\brief [31:13] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_BRC_IRQ_EN_Bits": [
        [
            "-",
            "\\brief BRC Interrupt Enable Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DEST_ERR_IRQ_EN:1",
            "< \\brief [0:0] BRC_DEST_ERR_IRQ interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DID_IRQ_EN0:1",
            "< \\brief [1:1] Enable DID interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DID_IRQ_EN1:1",
            "< \\brief [2:2] Enable DID interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DID_IRQ_EN2:1",
            "< \\brief [3:3] Enable DID interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DID_IRQ_EN3:1",
            "< \\brief [4:4] Enable DID interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DID_IRQ_EN4:1",
            "< \\brief [5:5] Enable DID interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DID_IRQ_EN5:1",
            "< \\brief [6:6] Enable DID interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DID_IRQ_EN6:1",
            "< \\brief [7:7] Enable DID interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DID_IRQ_EN7:1",
            "< \\brief [8:8] Enable DID interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DID_IRQ_EN8:1",
            "< \\brief [9:9] Enable DID interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DID_IRQ_EN9:1",
            "< \\brief [10:10] Enable DID interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DID_IRQ_EN10:1",
            "< \\brief [11:11] Enable DID interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DID_IRQ_EN11:1",
            "< \\brief [12:12] Enable DID interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_13:19",
            "< \\brief [31:13] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_BRC_IRQ_FORCINT_Bits": [
        [
            "-",
            "\\brief BRC Force Interrupt Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_DEST_ERR:1",
            "< \\brief [0:0] Trigger destination error interrupt (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_DID0:1",
            "< \\brief [1:1] Trigger DID interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_DID1:1",
            "< \\brief [2:2] Trigger DID interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_DID2:1",
            "< \\brief [3:3] Trigger DID interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_DID3:1",
            "< \\brief [4:4] Trigger DID interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_DID4:1",
            "< \\brief [5:5] Trigger DID interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_DID5:1",
            "< \\brief [6:6] Trigger DID interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_DID6:1",
            "< \\brief [7:7] Trigger DID interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_DID7:1",
            "< \\brief [8:8] Trigger DID interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_DID8:1",
            "< \\brief [9:9] Trigger DID interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_DID9:1",
            "< \\brief [10:10] Trigger DID interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_DID10:1",
            "< \\brief [11:11] Trigger DID interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_DID11:1",
            "< \\brief [12:12] Trigger DID interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_13:19",
            "< \\brief [31:13] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_BRC_IRQ_MODE_Bits": [
        [
            "-",
            "\\brief BRC Interrupt Mode Configuration Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "IRQ_MODE:2",
            "< \\brief [1:0] IRQ mode selection (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_BRC_IRQ_NOTIFY_Bits": [
        [
            "-",
            "\\brief BRC Interrupt Notification Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DEST_ERR:1",
            "< \\brief [0:0] Configuration error interrupt for BRC sub-module (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DID0:1",
            "< \\brief [1:1] Data inconsistency occurred for channel x in MTM mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DID1:1",
            "< \\brief [2:2] Data inconsistency occurred for channel x in MTM mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DID2:1",
            "< \\brief [3:3] Data inconsistency occurred for channel x in MTM mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DID3:1",
            "< \\brief [4:4] Data inconsistency occurred for channel x in MTM mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DID4:1",
            "< \\brief [5:5] Data inconsistency occurred for channel x in MTM mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DID5:1",
            "< \\brief [6:6] Data inconsistency occurred for channel x in MTM mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DID6:1",
            "< \\brief [7:7] Data inconsistency occurred for channel x in MTM mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DID7:1",
            "< \\brief [8:8] Data inconsistency occurred for channel x in MTM mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DID8:1",
            "< \\brief [9:9] Data inconsistency occurred for channel x in MTM mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DID9:1",
            "< \\brief [10:10] Data inconsistency occurred for channel x in MTM mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DID10:1",
            "< \\brief [11:11] Data inconsistency occurred for channel x in MTM mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DID11:1",
            "< \\brief [12:12] Data inconsistency occurred for channel x in MTM mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_13:19",
            "< \\brief [31:13] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_BRC_RST_Bits": [
        [
            "-",
            "\\brief BRC Software Reset Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST:1",
            "< \\brief [0:0] Software reset (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_BRC_SRC_ADDR_Bits": [
        [
            "-",
            "\\brief BRC Read Address for Input Channel ${z}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ADDR:9",
            "< \\brief [8:0] Source ARU address. Defines an ARU read address used as data source for input channel z (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_9:3",
            "< \\brief [11:9] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "BRC_MODE:1",
            "< \\brief [12:12] BRC_MODE: BRC Operation mode select (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_13:19",
            "< \\brief [31:13] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_BRC_SRC_DEST_Bits": [
        [
            "-",
            "\\brief BRC Destination Channels for Input Channel ${z}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_DEST0:1",
            "< \\brief [0:0] Enable BRC destination address q (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_DEST1:1",
            "< \\brief [1:1] Enable BRC destination address q (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_DEST2:1",
            "< \\brief [2:2] Enable BRC destination address q (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_DEST3:1",
            "< \\brief [3:3] Enable BRC destination address q (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_DEST4:1",
            "< \\brief [4:4] Enable BRC destination address q (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_DEST5:1",
            "< \\brief [5:5] Enable BRC destination address q (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_DEST6:1",
            "< \\brief [6:6] Enable BRC destination address q (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_DEST7:1",
            "< \\brief [7:7] Enable BRC destination address q (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_DEST8:1",
            "< \\brief [8:8] Enable BRC destination address q (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_DEST9:1",
            "< \\brief [9:9] Enable BRC destination address q (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_DEST10:1",
            "< \\brief [10:10] Enable BRC destination address q (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_DEST11:1",
            "< \\brief [11:11] Enable BRC destination address q (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_DEST12:1",
            "< \\brief [12:12] Enable BRC destination address q (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_DEST13:1",
            "< \\brief [13:13] Enable BRC destination address q (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_DEST14:1",
            "< \\brief [14:14] Enable BRC destination address q (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_DEST15:1",
            "< \\brief [15:15] Enable BRC destination address q (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_DEST16:1",
            "< \\brief [16:16] Enable BRC destination address q (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_DEST17:1",
            "< \\brief [17:17] Enable BRC destination address q (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_DEST18:1",
            "< \\brief [18:18] Enable BRC destination address q (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_DEST19:1",
            "< \\brief [19:19] Enable BRC destination address q (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_DEST20:1",
            "< \\brief [20:20] Enable BRC destination address q (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_DEST21:1",
            "< \\brief [21:21] Enable BRC destination address q (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_TRASHBIN:1",
            "< \\brief [22:22] EN_TRASHBIN: Control trash bin functionality (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_23:9",
            "< \\brief [31:23] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_BRIDGE_MODE_Bits": [
        [
            "-",
            "\\brief GTM AEI Bridge Mode Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "BRG_MODE:1",
            "< \\brief [0:0] Defines the operation mode for the AEI bridge (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MSK_WR_RSP:1",
            "< \\brief [1:1] Mask write response (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "BYPASS_SYNC:1",
            "< \\brief [2:2] Bypass synchronizer flipflops (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_3:5",
            "< \\brief [7:3] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "MODE_UP_PGR:1",
            "< \\brief [8:8] Mode update in progress (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "BUFF_OVL:1",
            "< \\brief [9:9] Buffer overflow register (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_10:2",
            "< \\brief [11:10] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "SYNC_INPUT_REG:1",
            "< \\brief [12:12] Additional pipelined stage in synchronous bridge mode (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_13:3",
            "< \\brief [15:13] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "BRG_RST:1",
            "< \\brief [16:16] Bridge software reset (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_17:7",
            "< \\brief [23:17] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "BUFF_DPT:8",
            "< \\brief [31:24] Buffer depth of AEI bridge (r)"
        ]
    ],
    "Ifx_GTM_BRIDGE_PTR1_Bits": [
        [
            "-",
            "\\brief GTM AEI Bridge Pointer 1 Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "NEW_TRAN_PTR:5",
            "< \\brief [4:0] New transaction pointer (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIRST_RSP_PTR:5",
            "< \\brief [9:5] First response pointer (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRAN_IN_PGR:5",
            "< \\brief [14:10] Transaction in progress pointer (acquire) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABT_TRAN_PGR:5",
            "< \\brief [19:15] Aborted transaction in progress pointer (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FBC:6",
            "< \\brief [25:20] Free buffer count (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RSP_TRAN_RDY:6",
            "< \\brief [31:26] Response transactions ready. - RSP_TRAN_RDY (r)"
        ]
    ],
    "Ifx_GTM_BRIDGE_PTR2_Bits": [
        [
            "-",
            "\\brief GTM AEI Bridge Pointer 2 Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRAN_IN_PGR2:5",
            "< \\brief [4:0] Transaction in progress pointer (aquire2) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_5:27",
            "< \\brief [31:5] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_CANOUTSEL0_Bits": [
        [
            "-",
            "\\brief CAN0/CAN1 Output Select Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL0:4",
            "< \\brief [3:0] Output Selection for GTM to CAN connection 0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL1:4",
            "< \\brief [7:4] Output Selection for GTM to CAN connection 1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL2:4",
            "< \\brief [11:8] Output Selection for GTM to CAN connection 2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL3:4",
            "< \\brief [15:12] Output Selection for GTM to CAN connection 3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL4:4",
            "< \\brief [19:16] Output Selection for GTM to CAN connection 4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL5:4",
            "< \\brief [23:20] Output Selection for GTM to CAN connection 5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL6:4",
            "< \\brief [27:24] Output Selection for GTM to CAN connection 6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL7:4",
            "< \\brief [31:28] Output Selection for GTM to CAN connection 7 (rw)"
        ]
    ],
    "Ifx_GTM_CANOUTSEL1_Bits": [
        [
            "-",
            "\\brief CAN2 Output Select Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL0:4",
            "< \\brief [3:0] Output Selection for GTM to CAN connection 0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL1:4",
            "< \\brief [7:4] Output Selection for GTM to CAN connection 1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL2:4",
            "< \\brief [11:8] Output Selection for GTM to CAN connection 2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL3:4",
            "< \\brief [15:12] Output Selection for GTM to CAN connection 3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_CCM_AEIM_STA_Bits": [
        [
            "-",
            "\\brief CCM${i} MCS Bus Master Status Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEIM_XPT_ADDR:16",
            "< \\brief [15:0] Exception Address (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:8",
            "< \\brief [23:16] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEIM_XPT_STA:2",
            "< \\brief [25:24] AEIM exception status (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_26:6",
            "< \\brief [31:26] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_CCM_ARP_CTRL_Bits": [
        [
            "-",
            "\\brief CCM${i} Address Range Protector ${z} Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ADDR:16",
            "< \\brief [15:0] ARP base address (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SIZE:4",
            "< \\brief [19:16] Size of ARP (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_20:4",
            "< \\brief [23:20] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "DIS_PROT:1",
            "< \\brief [24:24] Disable ARP protection (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_25:6",
            "< \\brief [30:25] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "WPROT_AEI:1",
            "< \\brief [31:31] AEI slave write protection (rw)"
        ]
    ],
    "Ifx_GTM_CCM_ARP_PROT_Bits": [
        [
            "-",
            "\\brief CCM${i} Address Range Protector ${z} Protection Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "WPROT0:1",
            "< \\brief [0:0] Write Protection MCS channel 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WPROT1:1",
            "< \\brief [1:1] Write Protection MCS channel 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WPROT2:1",
            "< \\brief [2:2] Write Protection MCS channel 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WPROT3:1",
            "< \\brief [3:3] Write Protection MCS channel 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WPROT4:1",
            "< \\brief [4:4] Write Protection MCS channel 4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WPROT5:1",
            "< \\brief [5:5] Write Protection MCS channel 5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WPROT6:1",
            "< \\brief [6:6] Write Protection MCS channel 6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WPROT7:1",
            "< \\brief [7:7] Write Protection MCS channel 7 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_CCM_ATOM_OUT_Bits": [
        [
            "-",
            "\\brief CCM${i} ATOM Output Level Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM_I_OUT:8",
            "< \\brief [7:0] Output level snapshot of ATOM[i]_OUT all channels (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM_I_OUT_N:8",
            "< \\brief [15:8] Output level snapshot of ATOM[i]_OUT_N all channels (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM_IP1_OUT:8",
            "< \\brief [23:16] Output level snapshot of ATOM[i+1]_OUT all channels (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM_IP1_OUT_N:8",
            "< \\brief [31:24] Output level snapshot of ATOM[i+1]_OUT_N all channels (r)"
        ]
    ],
    "Ifx_GTM_CCM_CFG_Bits": [
        [
            "-",
            "\\brief CCM${i} Configuration Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_TIM:1",
            "< \\brief [0:0] Enable TIM (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_TOM_SPE_TDTM:1",
            "< \\brief [1:1] Enable TOM, SPE and TDTM (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_ATOM_ADTM:1",
            "< \\brief [2:2] Enable ATOM and ADTM (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_MCS:1",
            "< \\brief [3:3] Enable MCS (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_DPLL_MAP:1",
            "< \\brief [4:4] Enable DPLL and MAP (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_BRC:1",
            "< \\brief [5:5] Enable BRC (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_PSM:1",
            "< \\brief [6:6] Enable PSM (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_CMP_MON:1",
            "< \\brief [7:7] Enable CMP and MON (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_8:8",
            "< \\brief [15:8] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLS_CLK_DIV:2",
            "< \\brief [17:16] Cluster Clock Divider (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_18:12",
            "< \\brief [29:18] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBU_DIR1:1",
            "< \\brief [30:30] DIR1 input signal of module TBU (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBU_DIR2:1",
            "< \\brief [31:31] DIR2 input signal of module TBU (r)"
        ]
    ],
    "Ifx_GTM_CCM_CMU_CLK_CFG_Bits": [
        [
            "-",
            "\\brief CCM${i} CMU Clock Configuration Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLK0_SRC:2",
            "< \\brief [1:0] Clock 0 source signal selector (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_2:2",
            "< \\brief [3:2] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLK1_SRC:2",
            "< \\brief [5:4] Clock 1 source signal selector (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_6:2",
            "< \\brief [7:6] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLK2_SRC:2",
            "< \\brief [9:8] Clock 2 source signal selector (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_10:2",
            "< \\brief [11:10] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLK3_SRC:2",
            "< \\brief [13:12] Clock 3 source signal selector (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_14:2",
            "< \\brief [15:14] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLK4_SRC:2",
            "< \\brief [17:16] Clock 4 source signal selector (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_18:2",
            "< \\brief [19:18] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLK5_SRC:2",
            "< \\brief [21:20] Clock 5 source signal selector (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_22:2",
            "< \\brief [23:22] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLK6_SRC:2",
            "< \\brief [25:24] Clock 6 source signal selector (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_26:2",
            "< \\brief [27:26] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLK7_SRC:2",
            "< \\brief [29:28] Clock 7 source signal selector (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_CCM_CMU_FXCLK_CFG_Bits": [
        [
            "-",
            "\\brief CCM${i} CMU Fixed Clock Configuration Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "FXCLK0_SRC:4",
            "< \\brief [3:0] Fixed clock 0 source signal selector (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_CCM_EXT_CAP_EN_Bits": [
        [
            "-",
            "\\brief CCM${i} External Capture Trigger Enable Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM_I_EXT_CAP_EN:8",
            "< \\brief [7:0] TIM[i]_EXT_CAPTURE signal forwarding enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM_IP1_EXT_CAP_EN:8",
            "< \\brief [15:8] TIM[i+1]_EXT_CAPTURE signal forwarding enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_CCM_HW_CONF_Bits": [
        [
            "-",
            "\\brief CCM${i} Hardware Configuration Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "GRSTEN:1",
            "< \\brief [0:0] Global Reset Enable (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "BRIDGE_MODE_RST:1",
            "< \\brief [1:1] Bridge mode after reset (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SYNC_INPUT_REG:1",
            "< \\brief [2:2] Additional pipelined stage in synchronous bridge mode (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CFG_CLOCK_RATE:1",
            "< \\brief [3:3] Clocks per ARU transfer (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM_OUT_RST:1",
            "< \\brief [4:4] ATOM_OUT reset level (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM_TRIG_CHAIN:3",
            "< \\brief [7:5] ATOM trigger chain length without synchronization register (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM_OUT_RST:1",
            "< \\brief [8:8] TOM_OUT reset level (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM_TRIG_CHAIN:3",
            "< \\brief [11:9] TOM trigger chain length without synchronization register (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RAM_INIT_RST:1",
            "< \\brief [12:12] RAM initialization from reset (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ERM:1",
            "< \\brief [13:13] Enable RAM1 MSB for available MCS modules (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ARU_CONNECT_CONFIG:1",
            "< \\brief [14:14] Defines number of parallel ARU ports (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "IRQ_MODE_LEVEL:1",
            "< \\brief [16:16] IRQ_MODE_LEVEL (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IRQ_MODE_PULSE:1",
            "< \\brief [17:17] IRQ_MODE_PULSE (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IRQ_MODE_PULSE_NOTIFY:1",
            "< \\brief [18:18] IRQ_MODE_PULSE_NOTIFY (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IRQ_MODE_SINGLE_PULSE:1",
            "< \\brief [19:19] IRQ_MODE_SINGLE_PULSE (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM_TRIG_INTCHAIN:4",
            "< \\brief [23:20] ATOM internal trigger chain length without synchronization register (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM_TRIG_INTCHAIN:5",
            "< \\brief [28:24] TOM internal trigger chain length without synchronization register (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "INT_CLK_EN_GEN:1",
            "< \\brief [29:29] Internal clock enable generation (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_CCM_PROT_Bits": [
        [
            "-",
            "\\brief CCM${i} Protection Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLS_PROT:1",
            "< \\brief [0:0] Cluster Protection (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_CCM_TIM_AUX_IN_SRC_Bits": [
        [
            "-",
            "\\brief CCM${i} TIM Module AUX_IN Source Selection Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "SRC_CH0:1",
            "< \\brief [0:0] Defines AUX_IN source of TIM[i] channel 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SRC_CH1:1",
            "< \\brief [1:1] Defines AUX_IN source of TIM[i] channel 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SRC_CH2:1",
            "< \\brief [2:2] Defines AUX_IN source of TIM[i] channel 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SRC_CH3:1",
            "< \\brief [3:3] Defines AUX_IN source of TIM[i] channel 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SRC_CH4:1",
            "< \\brief [4:4] Defines AUX_IN source of TIM[i] channel 4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SRC_CH5:1",
            "< \\brief [5:5] Defines AUX_IN source of TIM[i] channel 5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SRC_CH6:1",
            "< \\brief [6:6] Defines AUX_IN source of TIM[i] channel 6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SRC_CH7:1",
            "< \\brief [7:7] Defines AUX_IN source of TIM[i] channel 7 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_8:8",
            "< \\brief [15:8] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "SEL_OUT_N_CH0:1",
            "< \\brief [16:16] Use DTM_OUT or DTM_OUT_N signals as AUX_IN source of TIM[i] channel 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SEL_OUT_N_CH1:1",
            "< \\brief [17:17] Use DTM_OUT or DTM_OUT_N signals as AUX_IN source of TIM[i] channel 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SEL_OUT_N_CH2:1",
            "< \\brief [18:18] Use DTM_OUT or DTM_OUT_N signals as AUX_IN source of TIM[i] channel 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SEL_OUT_N_CH3:1",
            "< \\brief [19:19] Use DTM_OUT or DTM_OUT_N signals as AUX_IN source of TIM[i] channel 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SEL_OUT_N_CH4:1",
            "< \\brief [20:20] Use DTM_OUT or DTM_OUT_N signals as AUX_IN source of TIM[i] channel 4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SEL_OUT_N_CH5:1",
            "< \\brief [21:21] Use DTM_OUT or DTM_OUT_N signals as AUX_IN source of TIM[i] channel 5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SEL_OUT_N_CH6:1",
            "< \\brief [22:22] Use DTM_OUT or DTM_OUT_N signals as AUX_IN source of TIM[i] channel 6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SEL_OUT_N_CH7:1",
            "< \\brief [23:23] Use DTM_OUT or DTM_OUT_N signals as AUX_IN source of TIM[i] channel 7 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_CCM_TOM_OUT_Bits": [
        [
            "-",
            "\\brief CCM${i} TOM Output Level Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM_OUT:16",
            "< \\brief [15:0] Output level snapshot of TOM[i]_OUT all channels (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM_OUT_N:16",
            "< \\brief [31:16] Output level snapshot of TOM[i]_OUT_N all channels (r)"
        ]
    ],
    "Ifx_GTM_CDTM_DTM_CH_CTRL1_Bits": [
        [
            "-",
            "\\brief CDTM${i} DTM${j} Channel Control Register 1",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "O1SEL_0:1",
            "< \\brief [0:0] Output 1 select channel 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "I1SEL_0:1",
            "< \\brief [1:1] Input 1 select channel 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "SWAP_0:1",
            "< \\brief [3:3] Swap outputs DTM[i]_CH[0]_OUT0 and DTM[i]_CH[0]_OUT1 (before final output register) (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "O1F_0:2",
            "< \\brief [5:4] Output 1 function channel 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "XDT_EN_0_1:1",
            "< \\brief [6:6] Cross dead time enable on channels 0 and 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_7:1",
            "< \\brief [7:7] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "O1SEL_1:1",
            "< \\brief [8:8] Output 1 select channel 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "I1SEL_1:1",
            "< \\brief [9:9] Input 1 select channel 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SH_EN_1:1",
            "< \\brief [10:10] Shift enable channel 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SWAP_1:1",
            "< \\brief [11:11] Swap outputs DTM[i]_CH[1]_OUT0 and DTM[i]_CH[1]_OUT1 (before final output register) (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "O1F_1:2",
            "< \\brief [13:12] Output 1 function channel 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_14:2",
            "< \\brief [15:14] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "O1SEL_2:1",
            "< \\brief [16:16] Output 1 select channel 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "I1SEL_2:1",
            "< \\brief [17:17] Input 1 select channel 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SH_EN_2:1",
            "< \\brief [18:18] Shift enable channel 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SWAP_2:1",
            "< \\brief [19:19] Swap outputs DTM[i]_CH[2]_OUT0 and DTM[i]_CH[2]_OUT1 (before final output register) (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "O1F_2:2",
            "< \\brief [21:20] Output 1 function channel 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "XDT_EN_2_3:1",
            "< \\brief [22:22] Cross dead time enable on channels 0 and 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_23:1",
            "< \\brief [23:23] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "O1SEL_3:1",
            "< \\brief [24:24] Output 1 select channel 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "I1SEL_3:1",
            "< \\brief [25:25] Input 1 select channel 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SH_EN_3:1",
            "< \\brief [26:26] Shift enable channel 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SWAP_3:1",
            "< \\brief [27:27] Swap outputs DTM[i]_CH[3]_OUT0 and DTM[i]_CH[3]_OUT1 (before final output register) (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "O1F_3:2",
            "< \\brief [29:28] Output 1 function channel 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_CDTM_DTM_CH_CTRL2_Bits": [
        [
            "-",
            "\\brief CDTM${i} DTM${j} Channel Control Register 2",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "POL0_0:1",
            "< \\brief [0:0] Polarity on output 0 channel 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OC0_0:1",
            "< \\brief [1:1] Output 0 control channel 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SL0_0:1",
            "< \\brief [2:2] Signal level on output 0 channel 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DT0_0:1",
            "< \\brief [3:3] Dead time path enable on output 0 channel 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "POL1_0:1",
            "< \\brief [4:4] Polarity on output 1 channel 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OC1_0:1",
            "< \\brief [5:5] Output 1 control channel 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SL1_0:1",
            "< \\brief [6:6] Signal level on output 1 channel 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DT1_0:1",
            "< \\brief [7:7] Dead time path enable on output 1 channel 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "POL0_1:1",
            "< \\brief [8:8] Polarity on output 0 channel 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OC0_1:1",
            "< \\brief [9:9] Output 0 control channel 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SL0_1:1",
            "< \\brief [10:10] Signal level on output 0 channel 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DT0_1:1",
            "< \\brief [11:11] Dead time path enable on output 0 channel 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "POL1_1:1",
            "< \\brief [12:12] Polarity on output 1 channel 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OC1_1:1",
            "< \\brief [13:13] Output 1 control channel 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SL1_1:1",
            "< \\brief [14:14] Signal level on output 1 channel 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DT1_1:1",
            "< \\brief [15:15] Dead time path enable on output 1 channel 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "POL0_2:1",
            "< \\brief [16:16] Polarity on output 0 channel 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OC0_2:1",
            "< \\brief [17:17] Output 0 control channel 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SL0_2:1",
            "< \\brief [18:18] Signal level on output 0 channel 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DT0_2:1",
            "< \\brief [19:19] Dead time path enable on output 0 channel 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "POL1_2:1",
            "< \\brief [20:20] Polarity on output 1 channel 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OC1_2:1",
            "< \\brief [21:21] Output 1 control channel 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SL1_2:1",
            "< \\brief [22:22] Signal level on output 1 channel 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DT1_2:1",
            "< \\brief [23:23] Dead time path enable on output 1 channel 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "POL0_3:1",
            "< \\brief [24:24] Polarity on output 0 channel 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OC0_3:1",
            "< \\brief [25:25] Output 0 control channel 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SL0_3:1",
            "< \\brief [26:26] Signal level on output 0 channel 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DT0_3:1",
            "< \\brief [27:27] Dead time path enable on output 0 channel 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "POL1_3:1",
            "< \\brief [28:28] Polarity on output 1 channel 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OC1_3:1",
            "< \\brief [29:29] Output 1 control channel 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SL1_3:1",
            "< \\brief [30:30] Signal level on output 1 channel 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DT1_3:1",
            "< \\brief [31:31] Dead time path enable on output 1 channel 3 (rw)"
        ]
    ],
    "Ifx_GTM_CDTM_DTM_CH_CTRL2_SR_Bits": [
        [
            "-",
            "\\brief CDTM${i} DTM${j} Channel Control Register 2 Shadow",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "POL0_0_SR:1",
            "< \\brief [0:0] Polarity on output 0 channel 0 shadow register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OC0_0_SR:1",
            "< \\brief [1:1] Output 0 control channel 0 shadow register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SL0_0_SR:1",
            "< \\brief [2:2] Signal level on output 0 channel 0 shadow register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DT0_0_SR:1",
            "< \\brief [3:3] Dead time path enable on output 0 channel 0 shadow register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "POL1_0_SR:1",
            "< \\brief [4:4] Polarity on output 1 channel 0 shadow register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OC1_0_SR:1",
            "< \\brief [5:5] Output 1 control channel 0 shadow register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SL1_0_SR:1",
            "< \\brief [6:6] Signal level on output 1 channel 0 shadow register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DT1_0_SR:1",
            "< \\brief [7:7] Dead time path enable on output 1 channel 0 shadow register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "POL0_1_SR:1",
            "< \\brief [8:8] Polarity on output 0 channel 1 shadow register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OC0_1_SR:1",
            "< \\brief [9:9] Output 0 control channel 1 shadow register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SL0_1_SR:1",
            "< \\brief [10:10] Signal level on output 0 channel 1 shadow register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DT0_1_SR:1",
            "< \\brief [11:11] Dead time path enable on output 0 channel 1 shadow register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "POL1_1_SR:1",
            "< \\brief [12:12] Polarity on output 1 channel 1 shadow register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OC1_1_SR:1",
            "< \\brief [13:13] Output 1 control channel 1 shadow register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SL1_1_SR:1",
            "< \\brief [14:14] Signal level on output 1 channel 1 shadow register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DT1_1_SR:1",
            "< \\brief [15:15] Dead time path enable on output 1 channel 1 shadow register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "POL0_2_SR:1",
            "< \\brief [16:16] Polarity on output 0 channel 2 shadow register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OC0_2_SR:1",
            "< \\brief [17:17] Output 0 control channel 2 shadow register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SL0_2_SR:1",
            "< \\brief [18:18] Signal level on output 0 channel 2 shadow register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DT0_2_SR:1",
            "< \\brief [19:19] Dead time path enable on output 0 channel 2 shadow register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "POL1_2_SR:1",
            "< \\brief [20:20] Polarity on output 1 channel 2 shadow register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OC1_2_SR:1",
            "< \\brief [21:21] Output 1 control channel 2 shadow register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SL1_2_SR:1",
            "< \\brief [22:22] Signal level on output 1 channel 2 shadow register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DT1_2_SR:1",
            "< \\brief [23:23] Dead time path enable on output 1 channel 2 shadow register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "POL0_3_SR:1",
            "< \\brief [24:24] Polarity on output 0 channel 3 shadow register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OC0_3_SR:1",
            "< \\brief [25:25] Output 0 control channel 3 shadow register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SL0_3_SR:1",
            "< \\brief [26:26] Signal level on output 0 channel 3 shadow register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DT0_3_SR:1",
            "< \\brief [27:27] Dead time path enable on output 0 channel 3 shadow register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "POL1_3_SR:1",
            "< \\brief [28:28] Polarity on output 1 channel 3 shadow register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OC1_3_SR:1",
            "< \\brief [29:29] Output 1 control channel 3 shadow register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SL1_3_SR:1",
            "< \\brief [30:30] Signal level on output 1 channel 3 shadow register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DT1_3_SR:1",
            "< \\brief [31:31] Dead time path enable on output 1 channel 3 shadow register (rw)"
        ]
    ],
    "Ifx_GTM_CDTM_DTM_CH_CTRL3_Bits": [
        [
            "-",
            "\\brief CDTM${i} DTM${j} Channel Control Register 3",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CII0:1",
            "< \\brief [0:0] Combinational input invert channel 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CIS0:1",
            "< \\brief [1:1] Combinational input select channel 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TSEL0_0:1",
            "< \\brief [2:2] Input selection for dead time / edge trigger generation (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TSEL1_0:1",
            "< \\brief [3:3] Input selection combinational logic path (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_4:4",
            "< \\brief [7:4] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "CII1:1",
            "< \\brief [8:8] Combinational input invert channel 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CIS1:1",
            "< \\brief [9:9] Combinational input select channel 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TSEL0_1:1",
            "< \\brief [10:10] Input selection for dead time / edge trigger generation (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TSEL1_1:1",
            "< \\brief [11:11] Input selection combinational logic path (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "CII2:1",
            "< \\brief [16:16] Combinational input invert channel 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CIS2:1",
            "< \\brief [17:17] Combinational input select channel 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TSEL0_2:1",
            "< \\brief [18:18] Input selection for dead time / edge trigger generation (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TSEL1_2:1",
            "< \\brief [19:19] Input selection combinational logic path (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_20:4",
            "< \\brief [23:20] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "CII3:1",
            "< \\brief [24:24] Combinational input invert channel 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CIS3:1",
            "< \\brief [25:25] Combinational input select channel 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TSEL0_3:1",
            "< \\brief [26:26] Input selection for dead time / edge trigger generation (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TSEL1_3:1",
            "< \\brief [27:27] Input selection combinational logic path (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_CDTM_DTM_CH_DTV_Bits": [
        [
            "-",
            "\\brief CDTM${i} DTM${j} Channel ${z} Dead Time Reload Values",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "RELRISE:10",
            "< \\brief [9:0] Reload value for rising edge dead time (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_10:6",
            "< \\brief [15:10] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "RELFALL:10",
            "< \\brief [25:16] Reload value for falling edge dead time (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_26:6",
            "< \\brief [31:26] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_CDTM_DTM_CH_SR_Bits": [
        [
            "-",
            "\\brief CDTM${i} DTM${j} Channel Shadow Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "SL0_0_SR_SR:1",
            "< \\brief [0:0] Shadow register for bit SL0_0_SR of register DTM[i]_CH_CTRL2_SR (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SL1_0_SR_SR:1",
            "< \\brief [1:1] Shadow register for bit SL1_0_SR of register DTM[i]_CH_CTRL2_SR (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SL0_1_SR_SR:1",
            "< \\brief [2:2] Shadow register for bit SL0_1_SR of register DTM[i]_CH_CTRL2_SR (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SL1_1_SR_SR:1",
            "< \\brief [3:3] Shadow register for bit SL1_1_SR of register DTM[i]_CH_CTRL2_SR (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SL0_2_SR_SR:1",
            "< \\brief [4:4] Shadow register for bit SL0_2_SR of register DTM[i]_CH_CTRL2_SR (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SL1_2_SR_SR:1",
            "< \\brief [5:5] Shadow register for bit SL1_2_SR of register DTM[i]_CH_CTRL2_SR (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SL0_3_SR_SR:1",
            "< \\brief [6:6] Shadow register for bit SL0_3_SR of register DTM[i]_CH_CTRL2_SR (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SL1_3_SR_SR:1",
            "< \\brief [7:7] Shadow register for bit SL1_3_SR of register DTM[i]_CH_CTRL2_SR (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_CDTM_DTM_CTRL_Bits": [
        [
            "-",
            "\\brief CDTM${i} DTM${j} Global Configuration and Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLK_SEL:2",
            "< \\brief [1:0] Clock source select (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DTM_SEL:2",
            "< \\brief [3:2] Select DTM update and SHUT_OFF reset signal (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "UPD_MODE:3",
            "< \\brief [6:4] Update mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_7:1",
            "< \\brief [7:7] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "SR_UPD_EN:1",
            "< \\brief [8:8] Shadow register update enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_9:7",
            "< \\brief [15:9] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "SHUT_OFF_RST:1",
            "< \\brief [16:16] Shut off reset (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_17:15",
            "< \\brief [31:17] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_CDTM_DTM_PS_CTRL_Bits": [
        [
            "-",
            "\\brief CDTM${i} DTM${j} Phase Shift Unit Configuration and Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "RELBLK:10",
            "< \\brief [9:0] Reload value blanking window (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_10:6",
            "< \\brief [15:10] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSU_IN_SEL:1",
            "< \\brief [16:16] PSU input selection (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IN_POL:1",
            "< \\brief [17:17] Input polarity (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM_SEL:1",
            "< \\brief [18:18] TIM input selection (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_19:1",
            "< \\brief [19:19] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "SHIFT_SEL:2",
            "< \\brief [21:20] Shift select (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_22:10",
            "< \\brief [31:22] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_CFG_Bits": [
        [
            "-",
            "\\brief GTM Configuration Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "SRC_IN_MUX:1",
            "< \\brief [0:0] GTM_TIM[i]_AUX_IN input source selection (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_CLC_Bits": [
        [
            "-",
            "\\brief Clock Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISR:1",
            "< \\brief [0:0] Module Disable Request Bit (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISS:1",
            "< \\brief [1:1] Module Disable Status Bit (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EDIS:1",
            "< \\brief [3:3] Sleep Mode Enable Control (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_CLS_CLK_CFG_Bits": [
        [
            "-",
            "\\brief GTM Cluster Clock Configuration",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLS0_CLK_DIV:2",
            "< \\brief [1:0] Cluster 0 Clock Divider (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLS1_CLK_DIV:2",
            "< \\brief [3:2] Cluster 1 Clock Divider (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLS2_CLK_DIV:2",
            "< \\brief [5:4] Cluster 2 Clock Divider (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLS3_CLK_DIV:2",
            "< \\brief [7:6] Cluster 3 Clock Divider (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLS4_CLK_DIV:2",
            "< \\brief [9:8] Cluster 4 Clock Divider (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLS5_CLK_DIV:2",
            "< \\brief [11:10] Cluster 5 Clock Divider (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_12:2",
            "< \\brief [13:12] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_14:2",
            "< \\brief [15:14] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:2",
            "< \\brief [17:16] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_18:2",
            "< \\brief [19:18] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_20:2",
            "< \\brief [21:20] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_22:2",
            "< \\brief [23:22] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_CMP_EIRQ_EN_Bits": [
        [
            "-",
            "\\brief CMP error interrupt enable register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC0_EN_EIRQ:1",
            "< \\brief [0:0] Enable ABWC0 interrupt source for CMP_EIRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC1_EN_EIRQ:1",
            "< \\brief [1:1] Enable ABWC1 interrupt source for CMP_EIRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC2_EN_EIRQ:1",
            "< \\brief [2:2] Enable ABWC2 interrupt source for CMP_EIRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC3_EN_EIRQ:1",
            "< \\brief [3:3] Enable ABWC3 interrupt source for CMP_EIRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC4_EN_EIRQ:1",
            "< \\brief [4:4] Enable ABWC4 interrupt source for CMP_EIRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC5_EN_EIRQ:1",
            "< \\brief [5:5] Enable ABWC5 interrupt source for CMP_EIRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC6_EN_EIRQ:1",
            "< \\brief [6:6] Enable ABWC6 interrupt source for CMP_EIRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC7_EN_EIRQ:1",
            "< \\brief [7:7] Enable ABWC7 interrupt source for CMP_EIRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC8_EN_EIRQ:1",
            "< \\brief [8:8] Enable ABWC8 interrupt source for CMP_EIRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC9_EN_EIRQ:1",
            "< \\brief [9:9] Enable ABWC9 interrupt source for CMP_EIRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC10_EN_EIRQ:1",
            "< \\brief [10:10] Enable ABWC10 interrupt source for CMP_EIRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC11_EN_EIRQ:1",
            "< \\brief [11:11] Enable ABWC11 interrupt source for CMP_EIRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC0_EN_EIRQ:1",
            "< \\brief [12:12] Enable TBWC0 interrupt source for CMP_EIRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC1_EN_EIRQ:1",
            "< \\brief [13:13] Enable TBWC1 interrupt source for CMP_EIRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC2_EN_EIRQ:1",
            "< \\brief [14:14] Enable TBWC2 interrupt source for CMP_EIRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC3_EN_EIRQ:1",
            "< \\brief [15:15] Enable TBWC3 interrupt source for CMP_EIRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC4_EN_EIRQ:1",
            "< \\brief [16:16] Enable TBWC4 interrupt source for CMP_EIRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC5_EN_EIRQ:1",
            "< \\brief [17:17] Enable TBWC5 interrupt source for CMP_EIRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC6_EN_EIRQ:1",
            "< \\brief [18:18] Enable TBWC6 interrupt source for CMP_EIRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC7_EN_EIRQ:1",
            "< \\brief [19:19] Enable TBWC7 interrupt source for CMP_EIRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC8_EN_EIRQ:1",
            "< \\brief [20:20] Enable TBWC8 interrupt source for CMP_EIRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC9_EN_EIRQ:1",
            "< \\brief [21:21] Enable TBWC9 interrupt source for CMP_EIRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC10_EN_EIRQ:1",
            "< \\brief [22:22] Enable TBWC10 interrupt source for CMP_EIRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC11_EN_EIRQ:1",
            "< \\brief [23:23] Enable TBWC11 interrupt source for CMP_EIRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_CMP_EN_Bits": [
        [
            "-",
            "\\brief CMP Comparator Enable Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC0_EN:1",
            "< \\brief [0:0] Enable comparator 0 in ABWC (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC1_EN:1",
            "< \\brief [1:1] Enable comparator 1 in ABWC (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC2_EN:1",
            "< \\brief [2:2] Enable comparator 2 in ABWC (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC3_EN:1",
            "< \\brief [3:3] Enable comparator 3 in ABWC (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC4_EN:1",
            "< \\brief [4:4] Enable comparator 4 in ABWC (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC5_EN:1",
            "< \\brief [5:5] Enable comparator 5 in ABWC (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC6_EN:1",
            "< \\brief [6:6] Enable comparator 6 in ABWC (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC7_EN:1",
            "< \\brief [7:7] Enable comparator 7 in ABWC (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC8_EN:1",
            "< \\brief [8:8] Enable comparator 8 in ABWC (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC9_EN:1",
            "< \\brief [9:9] Enable comparator 9 in ABWC (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC10_EN:1",
            "< \\brief [10:10] Enable comparator 10 in ABWC (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC11_EN:1",
            "< \\brief [11:11] Enable comparator 11 in ABWC (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC0_EN:1",
            "< \\brief [12:12] Enable comparator 0 in TBWC (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC1_EN:1",
            "< \\brief [13:13] Enable comparator 1 in TBWC (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC2_EN:1",
            "< \\brief [14:14] Enable comparator 2 in TBWC (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC3_EN:1",
            "< \\brief [15:15] Enable comparator 3 in TBWC (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC4_EN:1",
            "< \\brief [16:16] Enable comparator 4 in TBWC (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC5_EN:1",
            "< \\brief [17:17] Enable comparator 5 in TBWC (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC6_EN:1",
            "< \\brief [18:18] Enable comparator 6 in TBWC (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC7_EN:1",
            "< \\brief [19:19] Enable comparator 7 in TBWC (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC8_EN:1",
            "< \\brief [20:20] Enable comparator 8 in TBWC (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC9_EN:1",
            "< \\brief [21:21] Enable comparator 9 in TBWC (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC10_EN:1",
            "< \\brief [22:22] Enable comparator 10 in TBWC (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC11_EN:1",
            "< \\brief [23:23] Enable comparator 11 in TBWC (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_CMP_IRQ_EN_Bits": [
        [
            "-",
            "\\brief CMP Interrupt Enable Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC0_EN_IRQ:1",
            "< \\brief [0:0] Enable ABWC0 interrupt source for CMP_IRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC1_EN_IRQ:1",
            "< \\brief [1:1] Enable ABWC1 interrupt source for CMP_IRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC2_EN_IRQ:1",
            "< \\brief [2:2] Enable ABWC2 interrupt source for CMP_IRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC3_EN_IRQ:1",
            "< \\brief [3:3] Enable ABWC3 interrupt source for CMP_IRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC4_EN_IRQ:1",
            "< \\brief [4:4] Enable ABWC4 interrupt source for CMP_IRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC5_EN_IRQ:1",
            "< \\brief [5:5] Enable ABWC5 interrupt source for CMP_IRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC6_EN_IRQ:1",
            "< \\brief [6:6] Enable ABWC6 interrupt source for CMP_IRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC7_EN_IRQ:1",
            "< \\brief [7:7] Enable ABWC7 interrupt source for CMP_IRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC8_EN_IRQ:1",
            "< \\brief [8:8] Enable ABWC8 interrupt source for CMP_IRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC9_EN_IRQ:1",
            "< \\brief [9:9] Enable ABWC9 interrupt source for CMP_IRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC10_EN_IRQ:1",
            "< \\brief [10:10] Enable ABWC10 interrupt source for CMP_IRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC11_EN_IRQ:1",
            "< \\brief [11:11] Enable ABWC11 interrupt source for CMP_IRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC0_EN_IRQ:1",
            "< \\brief [12:12] Enable TBWC0 interrupt source for CMP_IRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC1_EN_IRQ:1",
            "< \\brief [13:13] Enable TBWC1 interrupt source for CMP_IRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC2_EN_IRQ:1",
            "< \\brief [14:14] Enable TBWC2 interrupt source for CMP_IRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC3_EN_IRQ:1",
            "< \\brief [15:15] Enable TBWC3 interrupt source for CMP_IRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC4_EN_IRQ:1",
            "< \\brief [16:16] Enable TBWC4 interrupt source for CMP_IRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC5_EN_IRQ:1",
            "< \\brief [17:17] Enable TBWC5 interrupt source for CMP_IRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC6_EN_IRQ:1",
            "< \\brief [18:18] Enable TBWC6 interrupt source for CMP_IRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC7_EN_IRQ:1",
            "< \\brief [19:19] Enable TBWC7 interrupt source for CMP_IRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC8_EN_IRQ:1",
            "< \\brief [20:20] Enable TBWC8 interrupt source for CMP_IRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC9_EN_IRQ:1",
            "< \\brief [21:21] Enable TBWC9 interrupt source for CMP_IRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC10_EN_IRQ:1",
            "< \\brief [22:22] Enable TBWC10 interrupt source for CMP_IRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC11_EN_IRQ:1",
            "< \\brief [23:23] Enable TBWC11 interrupt source for CMP_IRQ line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_CMP_IRQ_FORCINT_Bits": [
        [
            "-",
            "\\brief CMP Interrupt Force Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_ABWC0:1",
            "< \\brief [0:0] Trigger ABWC0 bit in CMP_IRQ_NOTIFY register by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_ABWC1:1",
            "< \\brief [1:1] Trigger ABWC1 bit in CMP_IRQ_NOTIFY register by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_ABWC2:1",
            "< \\brief [2:2] Trigger ABWC2 bit in CMP_IRQ_NOTIFY register by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_ABWC3:1",
            "< \\brief [3:3] Trigger ABWC3 bit in CMP_IRQ_NOTIFY register by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_ABWC4:1",
            "< \\brief [4:4] Trigger ABWC4 bit in CMP_IRQ_NOTIFY register by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_ABWC5:1",
            "< \\brief [5:5] Trigger ABWC5 bit in CMP_IRQ_NOTIFY register by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_ABWC6:1",
            "< \\brief [6:6] Trigger ABWC6 bit in CMP_IRQ_NOTIFY register by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_ABWC7:1",
            "< \\brief [7:7] Trigger ABWC7 bit in CMP_IRQ_NOTIFY register by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_ABWC8:1",
            "< \\brief [8:8] Trigger ABWC8 bit in CMP_IRQ_NOTIFY register by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_ABWC9:1",
            "< \\brief [9:9] Trigger ABWC9 bit in CMP_IRQ_NOTIFY register by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_ABWC10:1",
            "< \\brief [10:10] Trigger ABWC10 bit in CMP_IRQ_NOTIFY register by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_ABWC11:1",
            "< \\brief [11:11] Trigger ABWC11 bit in CMP_IRQ_NOTIFY register by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_TBWC0:1",
            "< \\brief [12:12] Trigger TBWCx bit in CMP_IRQ_NOTIFY register by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_TBWC1:1",
            "< \\brief [13:13] Trigger TBWCx bit in CMP_IRQ_NOTIFY register by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_TBWC2:1",
            "< \\brief [14:14] Trigger TBWCx bit in CMP_IRQ_NOTIFY register by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_TBWC3:1",
            "< \\brief [15:15] Trigger TBWCx bit in CMP_IRQ_NOTIFY register by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_TBWC4:1",
            "< \\brief [16:16] Trigger TBWCx bit in CMP_IRQ_NOTIFY register by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_TBWC5:1",
            "< \\brief [17:17] Trigger TBWCx bit in CMP_IRQ_NOTIFY register by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_TBWC6:1",
            "< \\brief [18:18] Trigger TBWCx bit in CMP_IRQ_NOTIFY register by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_TBWC7:1",
            "< \\brief [19:19] Trigger TBWCx bit in CMP_IRQ_NOTIFY register by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_TBWC8:1",
            "< \\brief [20:20] Trigger TBWCx bit in CMP_IRQ_NOTIFY register by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_TBWC9:1",
            "< \\brief [21:21] Trigger TBWCx bit in CMP_IRQ_NOTIFY register by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_TBWC10:1",
            "< \\brief [22:22] Trigger TBWCx bit in CMP_IRQ_NOTIFY register by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_TBWC11:1",
            "< \\brief [23:23] Trigger TBWCx bit in CMP_IRQ_NOTIFY register by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_CMP_IRQ_MODE_Bits": [
        [
            "-",
            "\\brief CMP Interrupt Mode Configuration Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "IRQ_MODE:2",
            "< \\brief [1:0] IRQ mode selection - IRQ_MODE (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_CMP_IRQ_NOTIFY_Bits": [
        [
            "-",
            "\\brief CMP Event Notification Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC0:1",
            "< \\brief [0:0] Error indication for ABWC0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC1:1",
            "< \\brief [1:1] Error indication for ABWC1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC2:1",
            "< \\brief [2:2] Error indication for ABWC2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC3:1",
            "< \\brief [3:3] Error indication for ABWC3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC4:1",
            "< \\brief [4:4] Error indication for ABWC4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC5:1",
            "< \\brief [5:5] Error indication for ABWC5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC6:1",
            "< \\brief [6:6] Error indication for ABWC6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC7:1",
            "< \\brief [7:7] Error indication for ABWC7 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC8:1",
            "< \\brief [8:8] Error indication for ABWC8 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC9:1",
            "< \\brief [9:9] Error indication for ABWC9 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC10:1",
            "< \\brief [10:10] Error indication for ABWC10 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ABWC11:1",
            "< \\brief [11:11] Error indication for ABWC11 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC0:1",
            "< \\brief [12:12] TOM sub-modules outputs bitwise comparator 0 error indication (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC1:1",
            "< \\brief [13:13] TOM sub-modules outputs bitwise comparator 1 error indication (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC2:1",
            "< \\brief [14:14] TOM sub-modules outputs bitwise comparator 2 error indication (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC3:1",
            "< \\brief [15:15] TOM sub-modules outputs bitwise comparator 3 error indication (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC4:1",
            "< \\brief [16:16] TOM sub-modules outputs bitwise comparator 4 error indication (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC5:1",
            "< \\brief [17:17] TOM sub-modules outputs bitwise comparator 5 error indication (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC6:1",
            "< \\brief [18:18] TOM sub-modules outputs bitwise comparator 6 error indication (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC7:1",
            "< \\brief [19:19] TOM sub-modules outputs bitwise comparator 7 error indication (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC8:1",
            "< \\brief [20:20] TOM sub-modules outputs bitwise comparator 8 error indication (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC9:1",
            "< \\brief [21:21] TOM sub-modules outputs bitwise comparator 9 error indication (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC10:1",
            "< \\brief [22:22] TOM sub-modules outputs bitwise comparator 10 error indication (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBWC11:1",
            "< \\brief [23:23] TOM sub-modules outputs bitwise comparator 11 error indication (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_CMU_CLK_CTRL_Bits": [
        [
            "-",
            "\\brief CMU Control for Clock Source Selection",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLK0_EXT_DIVIDER:1",
            "< \\brief [0:0] Clock source selection for CMU_CLK_0_CTRL (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLK1_EXT_DIVIDER:1",
            "< \\brief [1:1] Clock source selection for CMU_CLK_1_CTRL (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLK2_EXT_DIVIDER:1",
            "< \\brief [2:2] Clock source selection for CMU_CLK_2_CTRL (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLK3_EXT_DIVIDER:1",
            "< \\brief [3:3] Clock source selection for CMU_CLK_3_CTRL (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLK4_EXT_DIVIDER:1",
            "< \\brief [4:4] Clock source selection for CMU_CLK_4_CTRL (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLK5_EXT_DIVIDER:1",
            "< \\brief [5:5] Clock source selection for CMU_CLK_5_CTRL (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLK6_EXT_DIVIDER:1",
            "< \\brief [6:6] Clock source selection for CMU_CLK_6_CTRL (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLK7_EXT_DIVIDER:1",
            "< \\brief [7:7] Clock source selection for CMU_CLK_7_CTRL (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLK8_EXT_DIVIDER:1",
            "< \\brief [8:8] Clock source selection for CMU_CLK8 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_9:23",
            "< \\brief [31:9] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_CMU_CLK_EN_Bits": [
        [
            "-",
            "\\brief CMU Clock Enable Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_CLK0:2",
            "< \\brief [1:0] Enable clock source x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_CLK1:2",
            "< \\brief [3:2] Enable clock source x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_CLK2:2",
            "< \\brief [5:4] Enable clock source x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_CLK3:2",
            "< \\brief [7:6] Enable clock source x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_CLK4:2",
            "< \\brief [9:8] Enable clock source x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_CLK5:2",
            "< \\brief [11:10] Enable clock source x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_CLK6:2",
            "< \\brief [13:12] Enable clock source x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_CLK7:2",
            "< \\brief [15:14] Enable clock source x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_ECLK0:2",
            "< \\brief [17:16] Enable ECLK 0 generation sub-unit (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_ECLK1:2",
            "< \\brief [19:18] Enable ECLK 1 generation sub-unit (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_ECLK2:2",
            "< \\brief [21:20] Enable ECLK 2 generation sub-unit (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_FXCLK:2",
            "< \\brief [23:22] Enable all CMU_FXCLK, see bits 1:0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_CMU_CLK__CTRL_Bits": [
        [
            "-",
            "\\brief CMU Control for Clock Source ${z}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLK_CNT:24",
            "< \\brief [23:0] Clock count (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLK_SEL:2",
            "< \\brief [25:24] Clock source selection for CMU_CLKz (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_26:6",
            "< \\brief [31:26] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_CMU_ECLK_DEN_Bits": [
        [
            "-",
            "\\brief CMU External Clock ${z} Control Denominator",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ECLK_DEN:24",
            "< \\brief [23:0] ECLK_DEN (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_CMU_ECLK_NUM_Bits": [
        [
            "-",
            "\\brief CMU External Clock ${z} Control Numerator",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ECLK_NUM:24",
            "< \\brief [23:0] ECLK_NUM (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_CMU_FXCLK_CTRL_Bits": [
        [
            "-",
            "\\brief CMU Control FXCLK Sub-Unit Input Clock",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "FXCLK_SEL:4",
            "< \\brief [3:0] Input clock selection for EN_FXCLK line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_CMU_GCLK_DEN_Bits": [
        [
            "-",
            "\\brief CMU Global Clock Control Denominator",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "GCLK_DEN:24",
            "< \\brief [23:0] GCLK_DEN (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_CMU_GCLK_NUM_Bits": [
        [
            "-",
            "\\brief CMU Global Clock Control Numerator",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "GCLK_NUM:24",
            "< \\brief [23:0] GCLK_NUM (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_CMU_GLB_CTRL_Bits": [
        [
            "-",
            "\\brief CMU Synchronizing ARU and Clock Source",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ARU_ADDR_RSTGLB:1",
            "< \\brief [0:0] Reset ARU caddr counter and ARU dynamic route counter (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_CTRL_Bits": [
        [
            "-",
            "\\brief GTM Global Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "RF_PROT:1",
            "< \\brief [0:0] RST and FORCINT protection (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TO_MODE:1",
            "< \\brief [1:1] AEI timeout mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_2:2",
            "< \\brief [3:2] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "TO_VAL:5",
            "< \\brief [8:4] AEI timeout value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_9:3",
            "< \\brief [11:9] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEIM_CLUSTER:4",
            "< \\brief [15:12] AEIM cluster number (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DATAIN_Bits": [
        [
            "-",
            "\\brief Data Input ${n} Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DATA:32",
            "< \\brief [31:0] Data (rw)"
        ]
    ],
    "Ifx_GTM_DPLL_ACB_Bits": [
        [
            "-",
            "\\brief DPLL Control Bits Register ${z} for up to 32 Actions",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ACB_0:5",
            "< \\brief [4:0] Action Control Bits of ACTION_z (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_5:3",
            "< \\brief [7:5] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "ACB_1:5",
            "< \\brief [12:8] Action Control Bits of ACTION_(i + 1) (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_13:3",
            "< \\brief [15:13] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "ACB_2:5",
            "< \\brief [20:16] Action Control Bits of ACTION_(i + 2) (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_21:3",
            "< \\brief [23:21] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "ACB_3:5",
            "< \\brief [28:24] Action Control Bits of ACTION_(i + 3) (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_29:3",
            "< \\brief [31:29] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_ACT_STA_Bits": [
        [
            "-",
            "\\brief DPLL ACTION Status Register with Connected Shadow Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ACT_N:32",
            "< \\brief [31:0] New output data values concerning to action i provided - ACT_N (rw)"
        ]
    ],
    "Ifx_GTM_DPLL_ADD_IN_CAL1_Bits": [
        [
            "-",
            "\\brief DPLL Calculated ADD_IN Value for SUB_INC1 Generation",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ADD_IN_CAL1:24",
            "< \\brief [23:0] Calculated input value for SUB_INC1 generation, calculated by the DPLL (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_ADD_IN_CAL2_Bits": [
        [
            "-",
            "\\brief DPLL Calculated ADD_IN Value for SUB_INC2 Generation",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ADD_IN_CAL2:24",
            "< \\brief [23:0] Input value for SUB_INC2 generation, calculated by the DPLL for SMC=RMO=1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_ADD_IN_LD1_Bits": [
        [
            "-",
            "\\brief DPLL Direct Load Input Value for SUB_INC1",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ADD_IN_LD1:24",
            "< \\brief [23:0] Input value for SUB_INC1 generation (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_ADD_IN_LD2_Bits": [
        [
            "-",
            "\\brief DPLL Direct Load Input Value for SUB_INC2",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ADD_IN_LD2:24",
            "< \\brief [23:0] Input value for SUB_INC2 generation (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_ADT_S_Bits": [
        [
            "-",
            "\\brief DPLL Adapt and Profile Values of the STATE ${i} Increments in FULL_SCALE",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "PD_S:16",
            "< \\brief [15:0] Physical deviation of STATE (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "NS:6",
            "< \\brief [21:16] Number of STATEs (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_22:2",
            "< \\brief [23:22] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_ADT_TI_Bits": [
        [
            "-",
            "\\brief Region 2c. Adapt values for the current TRIGGER increment i, for each true nominal increment.",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "PD:13",
            "< \\brief [12:0] Physical deviation; Adapt values for each nominal TRIGGER increment in FULL_SCALE (sint13);  - PD (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TINT:3",
            "< \\brief [15:13] TRIGGER Interrupt information (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "NT:3",
            "< \\brief [18:16] Number of TRIGGERs; number of nominal TRIGGER parts in the corresponding increment. - NT (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_19:5",
            "< \\brief [23:19] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_AOSV_2_Bits": [
        [
            "-",
            "\\brief DPLL Address Offset Register of RAM 2 Regions",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "AOSV_2A:8",
            "< \\brief [7:0] Address offset value of the RAM 2A region (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AOSV_2B:8",
            "< \\brief [15:8] Address offset value of the RAM 2B region (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AOSV_2C:8",
            "< \\brief [23:16] Address offset value of the RAM 2C region (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AOSV_2D:8",
            "< \\brief [31:24] Address offset value of the RAM 2D region - AOSV_2D (r)"
        ]
    ],
    "Ifx_GTM_DPLL_APS_Bits": [
        [
            "-",
            "\\brief DPLL Actual RAM Pointer Address for STATE",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "WAPS:1",
            "< \\brief [1:1] Write bit for address pointer APS (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "APS:6",
            "< \\brief [7:2] Address pointer STATE (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_8:5",
            "< \\brief [12:8] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "WAPS_1C2:1",
            "< \\brief [13:13] Write bit for address pointer APS_1C2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "APS_1C2:6",
            "< \\brief [19:14] Address pointer STATE for RAM region 1c2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_20:12",
            "< \\brief [31:20] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_APS_1C3_Bits": [
        [
            "-",
            "\\brief DPLL Actual RAM Pointer for RAM Region 1C3",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:2",
            "< \\brief [1:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "APS_1C3:6",
            "< \\brief [7:2] Address pointer STATE for RAM region 1c3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_APS_1C3_EXT_Bits": [
        [
            "-",
            "\\brief DPLL Extension Register for DPLL_APS_1C3",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:2",
            "< \\brief [1:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "APS_1C3:7",
            "< \\brief [8:2] Actual RAM pointer address value for ADT_S[i] (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_9:23",
            "< \\brief [31:9] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_APS_EXT_Bits": [
        [
            "-",
            "\\brief DPLL Extension Register for DPLL_APS",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "WAPS:1",
            "< \\brief [1:1] Write bit for address pointer APS (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "APS:7",
            "< \\brief [8:2] Actual RAM pointer address value for DT_S[i] and RDT_S[i] (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_9:4",
            "< \\brief [12:9] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "WAPS_1C2:1",
            "< \\brief [13:13] Write bit for address pointer APS_1C2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "APS_1C2:7",
            "< \\brief [20:14] Actual RAM pointer address value for TSF_S[i] (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_21:11",
            "< \\brief [31:21] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_APS_SYNC_Bits": [
        [
            "-",
            "\\brief DPLL Old RAM Pointer and Offset Value for STATE",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "APS_1C2_EXT:6",
            "< \\brief [5:0] Address pointer 1c2 extension (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "APS_1C2_STATUS:1",
            "< \\brief [6:6] Address pointer 1c2 status (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_7:7",
            "< \\brief [13:7] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "APS_1C2_OLD:6",
            "< \\brief [19:14] Address pointer STATE for RAM region 1c2 at synchronization time (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_20:12",
            "< \\brief [31:20] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_APS_SYNC_EXT_Bits": [
        [
            "-",
            "\\brief DPLL Extension Register for DPLL_APS_SYNC",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "APS_1C2_EXT:7",
            "< \\brief [6:0] Address pointer 1c2 extension (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_7:8",
            "< \\brief [14:7] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "APS_1C2_STATUS:1",
            "< \\brief [15:15] Address pointer 1c2 status (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "APS_1C2_OLD:7",
            "< \\brief [22:16] Address pointer STATE for RAM region 1c2 at synchronization time (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_23:9",
            "< \\brief [31:23] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_APT_Bits": [
        [
            "-",
            "\\brief DPLL Actual RAM Pointer Address for TRIGGER",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "WAPT:1",
            "< \\brief [1:1] Write bit for address pointer APT (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "APT:10",
            "< \\brief [11:2] Address pointer TRIGGER (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_12:1",
            "< \\brief [12:12] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "WAPT_2B:1",
            "< \\brief [13:13] Write bit for address pointer APT_2B (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "APT_2B:10",
            "< \\brief [23:14] Address pointer TRIGGER for RAM region 2b (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_APT_2C_Bits": [
        [
            "-",
            "\\brief DPLL Actual RAM Pointer for Region 2C",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:2",
            "< \\brief [1:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "APT_2C:10",
            "< \\brief [11:2] Address pointer TRIGGER for RAM region 2c and Actual RAM pointer address value for ADT_T[i] (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_12:20",
            "< \\brief [31:12] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_APT_SYNC_Bits": [
        [
            "-",
            "\\brief DPLL Old RAM Pointer and Offset Value for TRIGGER",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "APT_2B_EXT:6",
            "< \\brief [5:0] Address pointer 2b extension (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "APT_2B_STATUS:1",
            "< \\brief [6:6] Address pointer 2b status (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_7:7",
            "< \\brief [13:7] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "APT_2B_OLD:10",
            "< \\brief [23:14] Address pointer TRIGGER for RAM region 2b at synchronization time (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_CDT_SX_Bits": [
        [
            "-",
            "\\brief DPLL Prediction of the Actual STATE Increment Duration",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CDT_SX:24",
            "< \\brief [23:0] Calculated duration of the current STATE increment (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_CDT_SX_NOM_Bits": [
        [
            "-",
            "\\brief DPLL Prediction of the Nominal STATE Increment Duration",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CDT_SX_NOM:24",
            "< \\brief [23:0] Calculated duration of the current nominal STATE event (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_CDT_TX_Bits": [
        [
            "-",
            "\\brief DPLL Prediction of the Actual TRIGGER Increment Duration",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CDT_TX:24",
            "< \\brief [23:0] Calculated duration of the current TRIGGER increment (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_CDT_TX_NOM_Bits": [
        [
            "-",
            "\\brief DPLL Prediction of the Nominal TRIGGER Increment Duration",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CDT_TX_NOM:24",
            "< \\brief [23:0] Calculated duration of the current nominal TRIGGER event (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_CNT_NUM_1_Bits": [
        [
            "-",
            "\\brief DPLL Number of Sub-Pulses of SUB_INC1 in Continuous Mode",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CNT_NUM_1:24",
            "< \\brief [23:0] Counter for number of SUB_INC1 pulses (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_CNT_NUM_2_Bits": [
        [
            "-",
            "\\brief DPLL Number of Sub-Pulses of SUB_INC2 in Continuous Mode",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CNT_NUM_2:24",
            "< \\brief [23:0] Counter for number of SUB_INC2 pulses (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_CSN_MAX_Bits": [
        [
            "-",
            "\\brief DPLL Maximum CDT_S Nominal Value Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CSN_MAX:24",
            "< \\brief [23:0] CDT_SX_NOM max value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_CSN_MIN_Bits": [
        [
            "-",
            "\\brief DPLL Minimum CDT_S Nominal Value Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CSN_MIN:24",
            "< \\brief [23:0] CDT_SX_NOM min value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_CTN_MAX_Bits": [
        [
            "-",
            "\\brief DPLL Maximum CDT_T Nominal Value Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CTN_MAX:24",
            "< \\brief [23:0] CDT_T_NOM max value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_CTN_MIN_Bits": [
        [
            "-",
            "\\brief DPLL Minimum CDT_T Nominal Value Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CTN_MIN:24",
            "< \\brief [23:0] CDT_T_NOM min value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_CTRL_0_Bits": [
        [
            "-",
            "\\brief DPLL Control Register 0",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "MLT:10",
            "< \\brief [9:0] Multiplier for TRIGGER (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IFP:1",
            "< \\brief [10:10] Input filter position (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SNU:5",
            "< \\brief [15:11] STATE number (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TNU:9",
            "< \\brief [24:16] TRIGGER number (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AMS:1",
            "< \\brief [25:25] Adapt mode STATE (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AMT:1",
            "< \\brief [26:26] Adapt mode TRIGGER (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IDS:1",
            "< \\brief [27:27] Input delay STATE (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IDT:1",
            "< \\brief [28:28] Input delay TRIGGER (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SEN:1",
            "< \\brief [29:29] STATE enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TEN:1",
            "< \\brief [30:30] TRIGGER enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RMO:1",
            "< \\brief [31:31] Reference mode (rw)"
        ]
    ],
    "Ifx_GTM_DPLL_CTRL_0_SHADOW_STATE_Bits": [
        [
            "-",
            "\\brief DPLL Control 0 Shadow STATE Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:10",
            "< \\brief [9:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "IFP:1",
            "< \\brief [10:10] Input filter position (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_11:14",
            "< \\brief [24:11] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "AMS:1",
            "< \\brief [25:25] Adapt mode STATE (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_26:1",
            "< \\brief [26:26] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "IDS:1",
            "< \\brief [27:27] Input delay STATE (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_28:3",
            "< \\brief [30:28] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "RMO:1",
            "< \\brief [31:31] Reference mode (r)"
        ]
    ],
    "Ifx_GTM_DPLL_CTRL_0_SHADOW_TRIGGER_Bits": [
        [
            "-",
            "\\brief DPLL Control 0 Shadow Trigger Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "MLT:10",
            "< \\brief [9:0] Multiplier for TRIGGER (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IFP:1",
            "< \\brief [10:10] Input filter position (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_11:15",
            "< \\brief [25:11] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "AMT:1",
            "< \\brief [26:26] Adapt mode TRIGGER (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_27:1",
            "< \\brief [27:27] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "IDT:1",
            "< \\brief [28:28] Input delay TRIGGER (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_29:2",
            "< \\brief [30:29] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "RMO:1",
            "< \\brief [31:31] Reference mode (r)"
        ]
    ],
    "Ifx_GTM_DPLL_CTRL_1_Bits": [
        [
            "-",
            "\\brief DPLL Control Register 1",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DMO:1",
            "< \\brief [0:0] DPLL mode select (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DEN:1",
            "< \\brief [1:1] DPLL enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IDDS:1",
            "< \\brief [2:2] Input direction detection strategy in the case of SMC=0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "COA:1",
            "< \\brief [3:3] Correction strategy in automatic end mode (DMO=0) (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PIT:1",
            "< \\brief [4:4] Plausibility value PVT to next active TRIGGER is time related (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SGE1:1",
            "< \\brief [5:5] SUB_INC1 generator enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DLM1:1",
            "< \\brief [6:6] Direct Load Mode for SUB_INC1 generation (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PCM1:1",
            "< \\brief [7:7] Pulse Correction Mode for SUB_INC1 generation (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SGE2:1",
            "< \\brief [8:8] SUB_INC2 generator enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DLM2:1",
            "< \\brief [9:9] Direct Load Mode for SUB_INC2 generation (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PCM2:1",
            "< \\brief [10:10] Pulse Correction Mode for SUB_INC2 generation (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SYN_NS:5",
            "< \\brief [15:11] Synchronization number of STATE (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SYN_NT:6",
            "< \\brief [21:16] Synchronization numberof TRIGGER (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "LCD:1",
            "< \\brief [22:22] Locking condition definition (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SWR:1",
            "< \\brief [23:23] Software reset (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SYSF:1",
            "< \\brief [24:24] SYN_NS for FULL_SCALE (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TS0_HRS:1",
            "< \\brief [25:25] Time stamp high resolution STATE (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TS0_HRT:1",
            "< \\brief [26:26] Time stamp high resolution TRIGGER (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SMC:1",
            "< \\brief [27:27] Synchronous Motor Control (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SSL:2",
            "< \\brief [29:28] STATE slope select (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TSL:2",
            "< \\brief [31:30] TRIGGER slope select (rw)"
        ]
    ],
    "Ifx_GTM_DPLL_CTRL_11_Bits": [
        [
            "-",
            "\\brief DPLL Control Register 11",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "SIP1:1",
            "< \\brief [0:0] Simplified increment prediction in normal mode and for the first engine in the case SMC=1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ERZ1:1",
            "< \\brief [1:1] Error is assumed as zero in normal mode and for the first engine for SMC=1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PCMF1:1",
            "< \\brief [2:2] Pulse correction mode fast for INC_CNT1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FSYL1:1",
            "< \\brief [3:3] Force Synchronization Loss of LOCK1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "INCF1:1",
            "< \\brief [4:4] INC_CNT1 fast correction (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PCMF1_INCCNT_B:1",
            "< \\brief [5:5] No increment of INC_CNT1 when PCMF1 active (automatic end mode) (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ADT:1",
            "< \\brief [6:6] Correction of DT_T_ACTUAL,CDT_TX_nom_corr by PD_T (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ADS:1",
            "< \\brief [7:7] Correction of DT_S_ACTUAL, CDT_SX_nom_corr by PD_S (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SIP2:1",
            "< \\brief [8:8] Simplified increment prediction in emergency mode and for the second engine in the case RMO=1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ERZ2:1",
            "< \\brief [9:9] Error is assumed as zero in emergency mode and for the second engine for SMC=1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PCMF2:1",
            "< \\brief [10:10] Pulse correction mode fast for INC_CNT2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FSYL2:1",
            "< \\brief [11:11] Force Synchronization Loss of LOCK2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "INCF2:1",
            "< \\brief [12:12] INC_CNT2 fast (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PCMF2_INCCNT_B:1",
            "< \\brief [13:13] No increment of INC_CNT2 when PCMF2 active (automatic end mode) (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "STATE_EXT:1",
            "< \\brief [14:14] Use of STATE engine extension (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ACBU:1",
            "< \\brief [15:15] ACB use; the ACB values of PMTR are used to decide if an action is in the past (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WSIP1:1",
            "< \\brief [16:16] Write enable for simplified increment prediction 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WERZ1:1",
            "< \\brief [17:17] Write enable for error zero 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WPCMF1:1",
            "< \\brief [18:18] Write enable for pulse correction mode fast 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WFSYL1:1",
            "< \\brief [19:19] Write enable for force synchronization loss 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WINCF1:1",
            "< \\brief [20:20] Write enable for INC_CNT1 fast (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WPCMF1_INCCNT_B:1",
            "< \\brief [21:21] Write enable of PCMF1_INCCNT_B (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WADT:1",
            "< \\brief [22:22] Write enable of ADT (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WADS:1",
            "< \\brief [23:23] Write enable of ADS (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WSIP2:1",
            "< \\brief [24:24] Write enable for simplified increment prediction 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WERZ2:1",
            "< \\brief [25:25] Write enable for error zero 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WPCMF2:1",
            "< \\brief [26:26] Write enable for pulse correction mode fast 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WFSYL2:1",
            "< \\brief [27:27] Write enable for force synchronization loss 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WINCF2:1",
            "< \\brief [28:28] Write enable for INC_CNT2 fast (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WPCMF2_INCCNT_B:1",
            "< \\brief [29:29] Write enable of PCMF2_INCCNT_B (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WSTATE_EXT:1",
            "< \\brief [30:30] Write enable of STATE_EXT (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WACBU:1",
            "< \\brief [31:31] Write enable for ACB use (rw)"
        ]
    ],
    "Ifx_GTM_DPLL_CTRL_1_SHADOW_STATE_Bits": [
        [
            "-",
            "\\brief DPLL Control 1 Shadow STATE Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DMO:1",
            "< \\brief [0:0] DPLL mode select (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_1:2",
            "< \\brief [2:1] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "COA:1",
            "< \\brief [3:3] Correction strategy in automatic end mode (DMO=0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_4:1",
            "< \\brief [4:4] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "SGE1:1",
            "< \\brief [5:5] SUB_INC1 generator enable (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DLM1:1",
            "< \\brief [6:6] Direct Load Mode for SUB_INC1 generation (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PCM1:1",
            "< \\brief [7:7] Pulse Correction Mode for SUB_INC1 generation (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SGE2:1",
            "< \\brief [8:8] SUB_INC2 generator enable (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DLM2:1",
            "< \\brief [9:9] Direct Load Mode for SUB_INC2 generation (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PCM2:1",
            "< \\brief [10:10] Pulse Correction Mode for SUB_INC2 generation (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_11:21",
            "< \\brief [31:11] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_CTRL_1_SHADOW_TRIGGER_Bits": [
        [
            "-",
            "\\brief DPLL Control 1 Shadow TRIGGER Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DMO:1",
            "< \\brief [0:0] DPLL mode select (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_1:2",
            "< \\brief [2:1] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "COA:1",
            "< \\brief [3:3] Correction strategy in automatic end mode (DMO=0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PIT:1",
            "< \\brief [4:4] Plausibility value PVT to next valid TRIGGER is time related (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SGE1:1",
            "< \\brief [5:5] SUB_INC1 generator enable (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DLM1:1",
            "< \\brief [6:6] Direct Load Mode for SUB_INC1 generation (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PCM1:1",
            "< \\brief [7:7] Pulse Correction Mode for SUB_INC1 generation (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_CTRL_2_Bits": [
        [
            "-",
            "\\brief DPLL Control Register 2",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:8",
            "< \\brief [7:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEN0:1",
            "< \\brief [8:8] ACTION_0 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEN1:1",
            "< \\brief [9:9] ACTION_1 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEN2:1",
            "< \\brief [10:10] ACTION_2 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEN3:1",
            "< \\brief [11:11] ACTION_3 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEN4:1",
            "< \\brief [12:12] ACTION_4 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEN5:1",
            "< \\brief [13:13] ACTION_5 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEN6:1",
            "< \\brief [14:14] ACTION_6 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEN7:1",
            "< \\brief [15:15] ACTION_7 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WAD0:1",
            "< \\brief [16:16] Write control bit of Action_0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WAD1:1",
            "< \\brief [17:17] Write control bit of Action_1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WAD2:1",
            "< \\brief [18:18] Write control bit of Action_2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WAD3:1",
            "< \\brief [19:19] Write control bit of Action_3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WAD4:1",
            "< \\brief [20:20] Write control bit of Action_4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WAD5:1",
            "< \\brief [21:21] Write control bit of Action_5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WAD6:1",
            "< \\brief [22:22] Write control bit of Action_6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WAD7:1",
            "< \\brief [23:23] Write control bit of Action_7 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_CTRL_3_Bits": [
        [
            "-",
            "\\brief DPLL Control Register 3",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:8",
            "< \\brief [7:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEN8:1",
            "< \\brief [8:8] ACTION_8 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEN9:1",
            "< \\brief [9:9] ACTION_9 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEN10:1",
            "< \\brief [10:10] ACTION_10 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEN11:1",
            "< \\brief [11:11] ACTION_11 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEN12:1",
            "< \\brief [12:12] ACTION_12 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEN13:1",
            "< \\brief [13:13] ACTION_13 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEN14:1",
            "< \\brief [14:14] ACTION_14 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEN15:1",
            "< \\brief [15:15] ACTION_15 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WAD8:1",
            "< \\brief [16:16] Write control bit of Action_8 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WAD9:1",
            "< \\brief [17:17] Write control bit of Action_9 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WAD10:1",
            "< \\brief [18:18] Write control bit of Action_10 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WAD11:1",
            "< \\brief [19:19] Write control bit of Action_11 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WAD12:1",
            "< \\brief [20:20] Write control bit of Action_12 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WAD13:1",
            "< \\brief [21:21] Write control bit of Action_13 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WAD14:1",
            "< \\brief [22:22] Write control bit of Action_14 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WAD15:1",
            "< \\brief [23:23] Write control bit of Action_15 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_CTRL_4_Bits": [
        [
            "-",
            "\\brief DPLL Control Register 4",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:8",
            "< \\brief [7:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEN16:1",
            "< \\brief [8:8] ACTION_16 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEN17:1",
            "< \\brief [9:9] ACTION_17 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEN18:1",
            "< \\brief [10:10] ACTION_18 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEN19:1",
            "< \\brief [11:11] ACTION_19 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEN20:1",
            "< \\brief [12:12] ACTION_20 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEN21:1",
            "< \\brief [13:13] ACTION_21 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEN22:1",
            "< \\brief [14:14] ACTION_22 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEN23:1",
            "< \\brief [15:15] ACTION_23 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WAD16:1",
            "< \\brief [16:16] Write control bit of Action_16 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WAD17:1",
            "< \\brief [17:17] Write control bit of Action_17 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WAD18:1",
            "< \\brief [18:18] Write control bit of Action_18 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WAD19:1",
            "< \\brief [19:19] Write control bit of Action_19 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WAD20:1",
            "< \\brief [20:20] Write control bit of Action_20 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WAD21:1",
            "< \\brief [21:21] Write control bit of Action_21 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WAD22:1",
            "< \\brief [22:22] Write control bit of Action_22 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WAD23:1",
            "< \\brief [23:23] Write control bit of Action_23 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_CTRL_5_Bits": [
        [
            "-",
            "\\brief DPLL Control Register 5",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:8",
            "< \\brief [7:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEN24:1",
            "< \\brief [8:8] ACTION_24 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEN25:1",
            "< \\brief [9:9] ACTION_25 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEN26:1",
            "< \\brief [10:10] ACTION_26 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEN27:1",
            "< \\brief [11:11] ACTION_27 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEN28:1",
            "< \\brief [12:12] ACTION_28 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEN29:1",
            "< \\brief [13:13] ACTION_29 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEN30:1",
            "< \\brief [14:14] ACTION_30 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEN31:1",
            "< \\brief [15:15] ACTION_31 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WAD24:1",
            "< \\brief [16:16] Write control bit of Action_24 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WAD25:1",
            "< \\brief [17:17] Write control bit of Action_25 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WAD26:1",
            "< \\brief [18:18] Write control bit of Action_26 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WAD27:1",
            "< \\brief [19:19] Write control bit of Action_27 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WAD28:1",
            "< \\brief [20:20] Write control bit of Action_28 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WAD29:1",
            "< \\brief [21:21] Write control bit of Action_29 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WAD30:1",
            "< \\brief [22:22] Write control bit of Action_30 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WAD31:1",
            "< \\brief [23:23] Write control bit of Action_31 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_CTRL_EXT_Bits": [
        [
            "-",
            "\\brief DPLL Extension Register for DPLL_CTRL",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "SNU:6",
            "< \\brief [5:0] STATE number (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_6:10",
            "< \\brief [15:6] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "SYN_NS:6",
            "< \\brief [21:16] Synchronization number of STATE (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_22:10",
            "< \\brief [31:22] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_DLA_Bits": [
        [
            "-",
            "\\brief DPLL ACTION_${i} Time to React before PSAi",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DLA:24",
            "< \\brief [23:0] Time to react before the corresponding position value of a desired action i is reached (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_DTA_Bits": [
        [
            "-",
            "\\brief DPLL Calculated Relative TIME to ACTION_${i}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DTA:24",
            "< \\brief [23:0] Calculated relative time to ACTION_i (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_DT_S_Bits": [
        [
            "-",
            "\\brief DPLL Nominal STATE ${i} Increment Duration in FULL_SCALE",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DT_S:24",
            "< \\brief [23:0] Difference time of STATE (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_DT_S_ACT_Bits": [
        [
            "-",
            "\\brief DPLL Duration of the Last STATE Increment",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DT_S_ACT:24",
            "< \\brief [23:0] Calculated duration of the last STATE increment (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_DT_S_START_Bits": [
        [
            "-",
            "\\brief DPLL Start Value of DPLL_DT_S_ACT for the First Increment after SIP2 is Set to 1",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DPLL_DT_S_START:24",
            "< \\brief [23:0] Start value of DPLL_DT_S_ACT for the first increment after SIP2 is set to 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_DT_TI_Bits": [
        [
            "-",
            "\\brief Region 2d. Uncorrected last increment value of TRIGGER i, for each true nominal increment.",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DT_T:24",
            "< \\brief [23:0] Difference time of TRIGGER; increment duration values for each TRIGGER increment in FULL_SCALE divided by the number of nominal increments (nominal value). - DT_T (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_DT_T_ACT_Bits": [
        [
            "-",
            "\\brief DPLL Duration of the Last TRIGGER Increment",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DT_T_ACT:24",
            "< \\brief [23:0] Calculated duration of the last TRIGGER increment (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_DT_T_START_Bits": [
        [
            "-",
            "\\brief DPLL Start Value of DPLL_DT_T_ACT for the First Increment after SIP1 is Set to 1",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DPLL_DT_T_START:24",
            "< \\brief [23:0] Start value of DPLL_DT_T_ACT for the first increment after SIP1 is set to 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_EDT_S_Bits": [
        [
            "-",
            "\\brief DPLL Difference of Prediction to Actual Value of the Last STATE Increment",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "EDT_S:24",
            "< \\brief [23:0] Signed difference between actual value and prediction of the last STATE increment: sint24 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_EDT_T_Bits": [
        [
            "-",
            "\\brief DPLL Difference of Prediction to Actual Value of the Last TRIGGER Increment",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "EDT_T:24",
            "< \\brief [23:0] Signed difference between actual value and a simple prediction of the last TRIGGER increment: sint24 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_EIRQ_EN_Bits": [
        [
            "-",
            "\\brief DPLL Error Interrupt Enable Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "PDI_EIRQ_EN:1",
            "< \\brief [0:0] DPLL disable interrupt enable, when switch off of the DEN bit (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PEI_EIRQ_EN:1",
            "< \\brief [1:1] DPLL enable interrupt enable, when switch on of the DEN bit (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TINI_EIRQ_EN:1",
            "< \\brief [2:2] TRIGGER minimum hold time violation interrupt enable bit (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TAXI_EIRQ_EN:1",
            "< \\brief [3:3] TRIGGER maximum hold time violation interrupt enable bit (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SISI_EIRQ_EN:1",
            "< \\brief [4:4] STATE inactive slope interrupt enable bit (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TISI_EIRQ_EN:1",
            "< \\brief [5:5] TRIGGER inactive slope interrupt enable bit (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MSI_EIRQ_EN:1",
            "< \\brief [6:6] Missing STATE interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MTI_EIRQ_EN:1",
            "< \\brief [7:7] Missing TRIGGER interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SASI_EIRQ_EN:1",
            "< \\brief [8:8] STATE active slope interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TASI_EIRQ_EN:1",
            "< \\brief [9:9] TRIGGER active slope interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PWI_EIRQ_EN:1",
            "< \\brief [10:10] Plausibility window (PVT) violation interrupt of TRIGGER enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "W2I_EIRQ_EN:1",
            "< \\brief [11:11] RAM write access to RAM region 2 interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "W1I_EIRQ_EN:1",
            "< \\brief [12:12] Write access to RAM region 1b or 1c interrupt (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "GL1I_EIRQ_EN:1",
            "< \\brief [13:13] Get of lock interrupt enable, when lock arises (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "LL1I_EIRQ_EN:1",
            "< \\brief [14:14] Loss of lock interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EI_EIRQ_EN:1",
            "< \\brief [15:15] Error interrupt enable (see status register) (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "GL2I_EIRQ_EN:1",
            "< \\brief [16:16] Get of lock interrupt enable for SUB_INC2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "LL2I_EIRQ_EN:1",
            "< \\brief [17:17] Loss of lock interrupt enable for SUB_INC2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TE0I_EIRQ_EN:1",
            "< \\brief [18:18] TRIGGER event interrupt 0 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TE1I_EIRQ_EN:1",
            "< \\brief [19:19] TRIGGER event interrupt 1 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TE2I_EIRQ_EN:1",
            "< \\brief [20:20] TRIGGER event interrupt 2 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TE3I_EIRQ_EN:1",
            "< \\brief [21:21] TRIGGER event interrupt 3 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TE4I_EIRQ_EN:1",
            "< \\brief [22:22] TRIGGER event interrupt 4 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CDTI_EIRQ_EN:1",
            "< \\brief [23:23] Enable interrupt when calculation of TRIGGER duration done (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CDSI_EIRQ_EN:1",
            "< \\brief [24:24] Enable interrupt when calculation of TRIGGER duration done (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TORI_EIRQ_EN:1",
            "< \\brief [25:25] TRIGGER out of range interrupt (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SORI_EIRQ_EN:1",
            "< \\brief [26:26] STATE out of range (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DCGI_EIRQ_EN:1",
            "< \\brief [27:27] Direction change interrupt (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_FTV_S_Bits": [
        [
            "-",
            "\\brief DPLL Actual STATE Filter Value",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "STATE_FT:24",
            "< \\brief [23:0] Filter value of the last active STATE input (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_FTV_T_Bits": [
        [
            "-",
            "\\brief DPLL Actual TRIGGER Filter Value",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRIGGER_FT:24",
            "< \\brief [23:0] Filter value of the last active TRIGGER input (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_ID_PMTR_Bits": [
        [
            "-",
            "\\brief DPLL ID Information for Input Signal PMT ${z} Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ID_PMTR_X:9",
            "< \\brief [8:0] ID information to the input signal PMTR[z] from the ARU (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_9:23",
            "< \\brief [31:9] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_INCF1_OFFSET_Bits": [
        [
            "-",
            "\\brief DPLL Start Value of the ADD_IN_ADDER1 Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DPLL_INCF1_OFFSET:24",
            "< \\brief [23:0] Start value of the ADD_IN_ADDER1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_INCF2_OFFSET_Bits": [
        [
            "-",
            "\\brief DPLL Start Value of the ADD_IN_ADDER2 Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DPLL_INCF2_OFFSET:24",
            "< \\brief [23:0] Start value of the ADD_IN_ADDER2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_INC_CNT1_Bits": [
        [
            "-",
            "\\brief DPLL Counter for Pulses for TBU_CH1_BASE to be Sent in Automatic End Mode",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "INC_CNT1:24",
            "< \\brief [23:0] Actual number of pulses to be still sent out at the current increment until the next active input signal in automatic end mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_INC_CNT1_MASK_Bits": [
        [
            "-",
            "\\brief DPLL INC_CNT1 Trigger Mask",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "INC_CNT1_NOTIFY:24",
            "< \\brief [23:0] Notify value for INC_CNT1 of register DPLL_INC_CNT1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_INC_CNT2_Bits": [
        [
            "-",
            "\\brief DPLL Counter for Pulses for TBU_TS2 to be Sent in Automatic End Mode",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "INC_CNT2:24",
            "< \\brief [23:0] Actual number of pulses to be still sent out at the current increment until the next active input signal in automatic end mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_INC_CNT2_MASK_Bits": [
        [
            "-",
            "\\brief DPLL INC_CNT2 Trigger Mask",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "INC_CNT2_NOTIFY:24",
            "< \\brief [23:0] Notify value for INC_CNT2 of register DPLL_INC_CNT2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_IRQ_EN_Bits": [
        [
            "-",
            "\\brief DPLL Interrupt Enable Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "PDI_IRQ_EN:1",
            "< \\brief [0:0] DPLL disable interrupt enable, when switch-off of the DEN bit (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PEI_IRQ_EN:1",
            "< \\brief [1:1] DPLL enable interrupt enable, when switch-on of the DEN bit (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TINI_IRQ_EN:1",
            "< \\brief [2:2] TRIGGER minimum hold time violation interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TAXI_IRQ_EN:1",
            "< \\brief [3:3] TRIGGER maximum hold time violation interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SISI_IRQ_EN:1",
            "< \\brief [4:4] STATE inactive slope interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TISI_IRQ_EN:1",
            "< \\brief [5:5] TRIGGER inactive slope interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MSI_IRQ_EN:1",
            "< \\brief [6:6] Missing STATE interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MTI_IRQ_EN:1",
            "< \\brief [7:7] Missing TRIGGER interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SASI_IRQ_EN:1",
            "< \\brief [8:8] STATE active slope interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TASI_IRQ_EN:1",
            "< \\brief [9:9] TRIGGER active slope interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PWI_IRQ_EN:1",
            "< \\brief [10:10] Plausibility window (PVT) violation of TRIGGER interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "W2I_IRQ_EN:1",
            "< \\brief [11:11] RAM write access to RAM region 2 interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "W1I_IRQ_EN:1",
            "< \\brief [12:12] Write access to RAM region 1b or 1c interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "GL1I_IRQ_EN:1",
            "< \\brief [13:13] Get of lock interrupt enable, when lock arises (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "LL1I_IRQ_EN:1",
            "< \\brief [14:14] Loss of lock interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EI_IRQ_EN:1",
            "< \\brief [15:15] Error interrupt enable (see status register) (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "GL2I_IRQ_EN:1",
            "< \\brief [16:16] Get of lock interrupt enable for SUB_INC2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "LL2I_IRQ_EN:1",
            "< \\brief [17:17] Loss of lock interrupt enable for SUB_INC2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TE0I_IRQ_EN:1",
            "< \\brief [18:18] TRIGGER event interrupt 0 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TE1I_IRQ_EN:1",
            "< \\brief [19:19] TRIGGER event interrupt 1 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TE2I_IRQ_EN:1",
            "< \\brief [20:20] TRIGGER event interrupt 2 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TE3I_IRQ_EN:1",
            "< \\brief [21:21] TRIGGER event interrupt 3 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TE4I_IRQ_EN:1",
            "< \\brief [22:22] TRIGGER event interrupt 4 enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CDTI_IRQ_EN:1",
            "< \\brief [23:23] Interrupt enable for calculation of TRIGGER duration done (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CDSI_IRQ_EN:1",
            "< \\brief [24:24] Interrupt enable for calculation of STATE duration done (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TORI_IRQ_EN:1",
            "< \\brief [25:25] TRIGGER out of range interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SORI_IRQ_EN:1",
            "< \\brief [26:26] STATE out of range interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DCGI_IRQ_EN:1",
            "< \\brief [27:27] Direction change interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_IRQ_FORCINT_Bits": [
        [
            "-",
            "\\brief DPLL Interrupt Force Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_PDI:1",
            "< \\brief [0:0] Force Interrupt PDI (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_PEI:1",
            "< \\brief [1:1] Force Interrupt PEI (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_TINI:1",
            "< \\brief [2:2] Force Interrupt TINI (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_TAXI:1",
            "< \\brief [3:3] Force Interrupt TAXI (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_SISI:1",
            "< \\brief [4:4] Force Interrupt SISI (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_TISI:1",
            "< \\brief [5:5] Force Interrupt TISI (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_MSI:1",
            "< \\brief [6:6] Force Interrupt MSI (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_MTI:1",
            "< \\brief [7:7] Force Interrupt MTI (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_SASI:1",
            "< \\brief [8:8] Force Interrupt SASI (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_TASI:1",
            "< \\brief [9:9] Force Interrupt TASI (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_PWI:1",
            "< \\brief [10:10] Force Interrupt PWI (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_W2I:1",
            "< \\brief [11:11] Force Interrupt W2I (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_W1I:1",
            "< \\brief [12:12] Force Interrupt W1I (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_GL1I:1",
            "< \\brief [13:13] Force Interrupt GL1I (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_LL1I:1",
            "< \\brief [14:14] Force Interrupt LL1I (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_EI:1",
            "< \\brief [15:15] Force Interrupt EI (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_GL2I:1",
            "< \\brief [16:16] Force Interrupt GL2I (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_LL2I:1",
            "< \\brief [17:17] Force Interrupt LL2I (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_TE0I:1",
            "< \\brief [18:18] Force Interrupt TE0I (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_TE1I:1",
            "< \\brief [19:19] Force Interrupt TE1I (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_TE2I:1",
            "< \\brief [20:20] Force Interrupt TE2I (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_TE3I:1",
            "< \\brief [21:21] Force Interrupt TE3I (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_TE4I:1",
            "< \\brief [22:22] Force Interrupt TE4I (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_CDTI:1",
            "< \\brief [23:23] Force Interrupt CDTI (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_CDSI:1",
            "< \\brief [24:24] Force Interrupt CDSI (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_TORI:1",
            "< \\brief [25:25] Force Interrupt TORI (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_SORI:1",
            "< \\brief [26:26] Force Interrupt SORI (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_DCGI:1",
            "< \\brief [27:27] Force interrupt DCGI (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_IRQ_MODE_Bits": [
        [
            "-",
            "\\brief DPLL Interrupt Mode Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "IRQ_MODE:2",
            "< \\brief [1:0] IRQ mode selection (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_IRQ_NOTIFY_Bits": [
        [
            "-",
            "\\brief DPLL Interrupt Notification Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "PDI:1",
            "< \\brief [0:0] DPLL disable interrupt; announces the switch off of the DEN bit (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PEI:1",
            "< \\brief [1:1] DPLL enable interrupt (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TINI:1",
            "< \\brief [2:2] TRIGGER minimum hold time violation interrupt (dt <= THMI > 0) (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TAXI:1",
            "< \\brief [3:3] TRIGGER maximum hold time violation interrupt (dt > THMA > 0) (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SISI:1",
            "< \\brief [4:4] STATE inactive slope interrupt (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TISI:1",
            "< \\brief [5:5] TRIGGER inactive slope interrupt (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MSI:1",
            "< \\brief [6:6] Missing STATE interrupt (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MTI:1",
            "< \\brief [7:7] Missing TRIGGER interrupt (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SASI:1",
            "< \\brief [8:8] STATE active slope interrupt (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TASI:1",
            "< \\brief [9:9] TRIGGER active slope interrupt (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PWI:1",
            "< \\brief [10:10] Plausibility window (PVT) violation interrupt of TRIGGER (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "W2I:1",
            "< \\brief [11:11] RAM write access to RAM region 2 interrupt (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "W1I:1",
            "< \\brief [12:12] Write access to RAM region 1b or 1c interrupt (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "GL1I:1",
            "< \\brief [13:13] Get of lock interrupt, for SUB_INC1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "LL1I:1",
            "< \\brief [14:14] Loss of lock interrupt for SUB_INC1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EI:1",
            "< \\brief [15:15] Error interrupt (see status register bit 31) (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "GL2I:1",
            "< \\brief [16:16] Get of lock interrupt, for SUB_INC2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "LL2I:1",
            "< \\brief [17:17] Loss of lock interrupt for SUB_INC2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TE0I:1",
            "< \\brief [18:18] TRIGGER event interrupt 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TE1I:1",
            "< \\brief [19:19] TRIGGER event interrupt 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TE2I:1",
            "< \\brief [20:20] TRIGGER event interrupt 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TE3I:1",
            "< \\brief [21:21] TRIGGER event interrupt 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TE4I:1",
            "< \\brief [22:22] TRIGGER event interrupt 4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CDTI:1",
            "< \\brief [23:23] Calculation of TRIGGER duration done, only while NTI_CNT is zero (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CDSI:1",
            "< \\brief [24:24] Calculation of STATE duration done (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TORI:1",
            "< \\brief [25:25] TRIGGER out of range interrupt (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SORI:1",
            "< \\brief [26:26] STATE out of range (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DCGI:1",
            "< \\brief [27:27] Direction change interrupt (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_MEDT_S_Bits": [
        [
            "-",
            "\\brief DPLL Weighted Difference of Prediction Errors of STATE",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "MEDT_S:24",
            "< \\brief [23:0] Signed middle weighted difference between actual value and prediction of the last STATE increments: sint24; only calculated for SYS=1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_MEDT_T_Bits": [
        [
            "-",
            "\\brief DPLL Weighted Difference of Prediction Errors of TRIGGER",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "MEDT_T:24",
            "< \\brief [23:0] Signed middle weighted difference between actual value and prediction of the last TRIGGER increments: sint24 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_MLS1_Bits": [
        [
            "-",
            "\\brief DPLL Calculated Number of Sub-Pulses between two Nominal STATE Events for SMC = 0",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "MLS1:18",
            "< \\brief [17:0] Number of pulses between two STATE events (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_18:6",
            "< \\brief [23:18] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_MLS2_Bits": [
        [
            "-",
            "\\brief DPLL Calculated Number of Sub-Pulses between two Nominal STATE Events for SMC = 1 and RMO = 1",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "MLS2:18",
            "< \\brief [17:0] Number of pulses between two STATE events (to be set and updated by the CPU) (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_18:6",
            "< \\brief [23:18] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_MPVAL1_Bits": [
        [
            "-",
            "\\brief DPLL Missing Pulses to be Added or Subtracted Directly 1",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "MPVAL1:16",
            "< \\brief [15:0] Missing pulses for direct correction of SUB_INC1 pulses by the CPU (sint16) (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SIX1:8",
            "< \\brief [23:16] Sign extension for MPVAL1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_MPVAL2_Bits": [
        [
            "-",
            "\\brief DPLL Missing Pulses to be Added or Subtracted Directly 2",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "MPVAL2:16",
            "< \\brief [15:0] Missing pulses for direct correction of SUB_INC2 pulses by the CPU (sint16) (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SIX2:8",
            "< \\brief [23:16] Sign extension for MPVAL2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_NA_Bits": [
        [
            "-",
            "\\brief DPLL Calculated Number of TRIGGER/STATE Increments to ACTION_${i}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DB:10",
            "< \\brief [9:0] Number of events to Action_i (fractional part) (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DW:10",
            "< \\brief [19:10] Number of events to Action_i (integer part) (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_20:4",
            "< \\brief [23:20] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_NMB_S_Bits": [
        [
            "-",
            "\\brief DPLL Number of Pulses to be Sent in Emergency Mode",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "NMB_S:20",
            "< \\brief [19:0] Number of pulses for STATE (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_20:4",
            "< \\brief [23:20] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_NMB_S_TAR_Bits": [
        [
            "-",
            "\\brief DPLL Target Number of Pulses to be Sent in Emergency Mode",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "NMB_S_TAR:20",
            "< \\brief [19:0] Target Number of pulses for STATE (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_20:4",
            "< \\brief [23:20] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_NMB_S_TAR_OLD_Bits": [
        [
            "-",
            "\\brief DPLL Last but One Target Number of Pulses to be Sent in Emergency Mode",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "NMB_S_TAR_OLD:20",
            "< \\brief [19:0] Target Number of pulses for STATE (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_20:4",
            "< \\brief [23:20] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_NMB_T_Bits": [
        [
            "-",
            "\\brief DPLL Number of Pulses to be Sent in Normal Mode",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "NMB_T:16",
            "< \\brief [15:0] Number of pulses for TRIGGER (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:8",
            "< \\brief [23:16] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_NMB_T_TAR_Bits": [
        [
            "-",
            "\\brief DPLL Target Number of Pulses to be Sent in Normal Mode",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "NMB_T_TAR:16",
            "< \\brief [15:0] Target Number of pulses for TRIGGER (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:8",
            "< \\brief [23:16] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_NMB_T_TAR_OLD_Bits": [
        [
            "-",
            "\\brief DPLL Last but One Target Number of Pulses to be Sent in Normal Mode",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "NMB_T_TAR_OLD:16",
            "< \\brief [15:0] Target Number of pulses for TRIGGER (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:8",
            "< \\brief [23:16] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_NTI_CNT_Bits": [
        [
            "-",
            "\\brief DPLL Number of Active TRIGGER Events to Interrupt",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "NTI_CNT:10",
            "< \\brief [9:0] Number of TRIGGERs to interrupt (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_10:22",
            "< \\brief [31:10] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_NUSC_Bits": [
        [
            "-",
            "\\brief DPLL Number of Recent STATE Events Used for Calculations",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "NUSE:6",
            "< \\brief [5:0] Number of recent STATE events used for SUB_INCx calculations modulo 2*(SNUmax+1) (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FSS:1",
            "< \\brief [6:6] FULL_SCALE of STATE (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SYN_S:6",
            "< \\brief [12:7] Number of real and virtual events to be considered for the current increment (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SYN_S_OLD:6",
            "< \\brief [18:13] Number of real and virtual events to be considered for the last increment (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "VSN:6",
            "< \\brief [24:19] Virtual STATE number (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_25:4",
            "< \\brief [28:25] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "WNUS:1",
            "< \\brief [29:29] Write control bit for NUSE (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WSYN:1",
            "< \\brief [30:30] Write control bit for SYN_S and SYN_S_OLD (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WVSN:1",
            "< \\brief [31:31] Write control bit for VS - WVSN (rw)"
        ]
    ],
    "Ifx_GTM_DPLL_NUSC_EXT1_Bits": [
        [
            "-",
            "\\brief DPLL Extension Register Number 1 for DPLL_NUSC 4",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "SYN_S:7",
            "< \\brief [6:0] Number of real and virtual events to be considered for the current increment (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_7:9",
            "< \\brief [15:7] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "SYN_S_OLD:7",
            "< \\brief [22:16] Number of real and virtual events to be considered for the last increment (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_23:7",
            "< \\brief [29:23] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "WSYN:1",
            "< \\brief [30:30] Write control bit for SYN_S and SYN_S_OLD (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_NUSC_EXT2_Bits": [
        [
            "-",
            "\\brief DPLL Extension Register Number 2 for DPLL_NUSC 4",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "NUSE:7",
            "< \\brief [6:0] Number of recent STATE events used for SUB_INCx calculations modulo 2*(SNUmax+1) (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_7:8",
            "< \\brief [14:7] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "FSS:1",
            "< \\brief [15:15] This value is to be set, when NUSE is set to FULL_SCALE (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "VSN:7",
            "< \\brief [22:16] Number of virtual state increments in the current NUSE region (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_23:6",
            "< \\brief [28:23] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "WNUS:1",
            "< \\brief [29:29] Write control bit for NUSE (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_30:1",
            "< \\brief [30:30] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "WVSN:1",
            "< \\brief [31:31] Write control bit for VSN (rw)"
        ]
    ],
    "Ifx_GTM_DPLL_NUTC_Bits": [
        [
            "-",
            "\\brief DPLL Number of Recent TRIGGER Events Used for Calculations",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "NUTE:10",
            "< \\brief [9:0] Number of recent TRIGGER events used for SUB_INC1 and action calculations modulo 2*(TNUmax+1) (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FST:1",
            "< \\brief [10:10] FULL_SCALE of TRIGGER (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_11:2",
            "< \\brief [12:11] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "SYN_T:3",
            "< \\brief [15:13] Number of real and virtual events to be considered for the current increment (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SYN_T_OLD:3",
            "< \\brief [18:16] Number of real and virtual events to be considered for the last increment (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "VTN:6",
            "< \\brief [24:19] Virtual TRIGGER number (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_25:4",
            "< \\brief [28:25] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "WNUT:1",
            "< \\brief [29:29] Write control bit for NUTE and FST (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WSYN:1",
            "< \\brief [30:30] Write control bit for SYN_T and SYN_T_OLD (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WVTN:1",
            "< \\brief [31:31] Write control bit for VTN (rw)"
        ]
    ],
    "Ifx_GTM_DPLL_OSW_Bits": [
        [
            "-",
            "\\brief DPLL Offset and Switch Old/New Address Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "SWON_S:1",
            "< \\brief [0:0] Switch of new STATE (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SWON_T:1",
            "< \\brief [1:1] Switch of new TRIGGER (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_2:6",
            "< \\brief [7:2] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "OSS:2",
            "< \\brief [9:8] Offset size of RAM region 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_10:22",
            "< \\brief [31:10] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_PDT_Bits": [
        [
            "-",
            "\\brief DPLL Projected Increment Sum Relations for Action ${z}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DB:14",
            "< \\brief [13:0] Fractional part of relation between TRIGGER or STATE increments (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DW:10",
            "< \\brief [23:14] Integer part of relation between TRIGGER or STATE increments (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_PSA_Bits": [
        [
            "-",
            "\\brief DPLL ACTION_${i} Position/Value Request",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSA:24",
            "< \\brief [23:0] Position information of a desired action i (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_PSAC_Bits": [
        [
            "-",
            "\\brief DPLL ACTION Position/Value Action ${z} Request Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSAC:24",
            "< \\brief [23:0] Calculated position value for the start of ACTION_z in normal or emergency mode according to equations DPLL-17 or DPLL-20, respectively (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_PSSC_Bits": [
        [
            "-",
            "\\brief DPLL Actual Calculated Position Stamp of STATE",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSSC:24",
            "< \\brief [23:0] Calculated position stamp for the last STATE input (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_PSSM_Bits": [
        [
            "-",
            "\\brief DPLL Measured Position Stamp at Last STATE Input",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSSM:24",
            "< \\brief [23:0] Position stamp of STATE, measured (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_PSSM_OLD_Bits": [
        [
            "-",
            "\\brief DPLL Measured Position Stamp at Last but One STATE Input",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSSM_OLD:24",
            "< \\brief [23:0] Last but one position stamp of STATE, measured (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_PSTC_Bits": [
        [
            "-",
            "\\brief DPLL Actual Calculated Position Stamp of TRIGGER",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSTC:24",
            "< \\brief [23:0] Calculated position stamp of last TRIGGER input (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_PSTM_Bits": [
        [
            "-",
            "\\brief DPLL Measured Position Stamp at Last TRIGGER Input",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSTM:24",
            "< \\brief [23:0] Position stamp of TRIGGER, measured (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_PSTM_OLD_Bits": [
        [
            "-",
            "\\brief DPLL Measured Position Stamp at Last but One TRIGGER Input",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSTM_OLD:24",
            "< \\brief [23:0] Last but one position stamp of TRIGGER, measured (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_PVT_Bits": [
        [
            "-",
            "\\brief DPLL Plausibility Value of Next TRIGGER Slope",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "PVT:24",
            "< \\brief [23:0] Plausibility value of next active TRIGGER slope (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_RAM_INI_Bits": [
        [
            "-",
            "\\brief DPLL RAM Initialization Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "INIT_1A:1",
            "< \\brief [0:0] RAM region 1a initialization in progress (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "INIT_1BC:1",
            "< \\brief [1:1] RAM region 1b and 1c initialization in progress (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "INIT_2:1",
            "< \\brief [2:2] RAM region 2 initialization in progress (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_3:1",
            "< \\brief [3:3] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "INIT_RAM:1",
            "< \\brief [4:4] RAM regions 1a, 1b and 2 are to be initialized (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_5:27",
            "< \\brief [31:5] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_RCDT_SX_Bits": [
        [
            "-",
            "\\brief DPLL Reciprocal Value of the Expected Increment Duration of STATE",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "RCDT_SX:24",
            "< \\brief [23:0] Reciprocal value of expected increment duration *2^32 while only the lower 24 bits are used (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_RCDT_SX_NOM_Bits": [
        [
            "-",
            "\\brief DPLL Reciprocal Value of the Expected Nominal Increment Duration of STATE",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "RCDT_SX_NOM:24",
            "< \\brief [23:0] Reciprocal value of nominal increment duration *2^32 while only the lower 24 bits are used (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_RCDT_TX_Bits": [
        [
            "-",
            "\\brief DPLL Reciprocal Value of the Expected Increment Duration of TRIGGER",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "RCDT_TX:24",
            "< \\brief [23:0] Reciprocal value of expected increment duration *2^32 while only the lower 24 bits are used (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_RCDT_TX_NOM_Bits": [
        [
            "-",
            "\\brief DPLL Reciprocal Value of the Expected Nominal Increment Duration of TRIGGER",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "RCDT_TX_NOM:24",
            "< \\brief [23:0] Reciprocal value of nominal increment duration *2^32 while only the lower 24 bits are used (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_RDT_S_Bits": [
        [
            "-",
            "\\brief DPLL Reciprocal Values of the Nominal STATE ${i} Increment Duration in FULL_SCALE",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "RDT_S:24",
            "< \\brief [23:0] Reciprocal difference time of STATE (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_RDT_S_ACT_Bits": [
        [
            "-",
            "\\brief DPLL Reciprocal Value of the Last Increment of STATE",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "RDT_S_ACT:24",
            "< \\brief [23:0] Reciprocal value of last STATE increment *2^32, only the lower 24 bits are used (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_RDT_TI_Bits": [
        [
            "-",
            "\\brief Region 2a. Reciprocal value of the corresponding successive increment i, for each true nominal increment.",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "RDT_T:24",
            "< \\brief [23:0] Reciprocal difference time of TRIGGER; 2* (TNU+1- SYN_NT) stored values nominal reciprocal value of the number of time stamp clocks measured in the corresponding increment (which is divided by the number of nominal increments); multiplied by *232 while only the lower 24 bits are used; the LSB is rounded up, when the next truncated bit is 1. - RDT_T (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_RDT_T_ACT_Bits": [
        [
            "-",
            "\\brief DPLL Reciprocal Value of the Last Increment of TRIGGER",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "RDT_T_ACT:24",
            "< \\brief [23:0] Reciprocal value of last TRIGGER increment *2^32, only the lower 24 bits are used (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_SIDEL_Bits": [
        [
            "-",
            "\\brief DPLL Additional STATE Input Delay Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "SIDEL:24",
            "< \\brief [23:0] STATE input delay (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_SLR_Bits": [
        [
            "-",
            "\\brief DPLL STATE Locking Range",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "SLR:8",
            "< \\brief [7:0] Value is to be multiplied with the last nominal STATE duration in order to get the range for the next STATE event without setting SOR in the DPLL_STATUS register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_8:16",
            "< \\brief [23:8] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_STA_Bits": [
        [
            "-",
            "\\brief DPLL Status of the State Machine States Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "STA_T:8",
            "< \\brief [7:0] Status of TRIGGER state machine; state binary coded (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_8:1",
            "< \\brief [8:8] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "CNT_T:3",
            "< \\brief [11:9] Count TRIGGER (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "STA_S:8",
            "< \\brief [19:12] Status of STATE state machine (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_20:1",
            "< \\brief [20:20] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "CNT_S:3",
            "< \\brief [23:21] Count STATE (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_STATUS_Bits": [
        [
            "-",
            "\\brief DPLL Status Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "FPCE:1",
            "< \\brief [0:0] Fast pulse correction error (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CSO:1",
            "< \\brief [1:1] Calculated STATE duration overflow (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "CTO:1",
            "< \\brief [3:3] Calculated TRIGGER duration overflow (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CRO:1",
            "< \\brief [4:4] Calculated Reciprocal value overflow (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RCS:1",
            "< \\brief [5:5] Resolution conflict STATE (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RCT:1",
            "< \\brief [6:6] Resolution conflict TRIGGER (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSE:1",
            "< \\brief [7:7] Prediction space configuration error (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SOR:1",
            "< \\brief [8:8] STATE out of range (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MS:1",
            "< \\brief [9:9] Missing STATE detected according to SOV (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOR:1",
            "< \\brief [10:10] TRIGGER out of range (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MT:1",
            "< \\brief [11:11] Missing TRIGGER detected according to TOV (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RAM2_ERR:1",
            "< \\brief [12:12] DPLL internal access to not configured RAM2 memory space (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_13:2",
            "< \\brief [14:13] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "LOW_RES:1",
            "< \\brief [15:15] Low resolution of TBU_TS0 is used for DPLL input (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CSVS:1",
            "< \\brief [16:16] Current signal value STATE (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CSVT:1",
            "< \\brief [17:17] Current signal value TRIGGER (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CAIP2:1",
            "< \\brief [18:18] Calculation of upper half actions in progress (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CAIP1:1",
            "< \\brief [19:19] Calculation of lower half actionsin progress (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ISN:1",
            "< \\brief [20:20] Increment number of STATE is not plausible (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ITN:1",
            "< \\brief [21:21] Increment number of TRIGGER is not plausible (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "BWD2:1",
            "< \\brief [22:22] Backwards drive of SUB_INC2 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "BWD1:1",
            "< \\brief [23:23] Backwards drive of SUB_INC1 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:1",
            "< \\brief [24:24] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "LOCK2:1",
            "< \\brief [25:25] DPLL Lock status concerning SUB_INC2 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SYS:1",
            "< \\brief [26:26] Synchronization condition of STATE fixed (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SYT:1",
            "< \\brief [27:27] Synchronization condition of TRIGGER fixed (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FSD:1",
            "< \\brief [28:28] First STATE detected (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FTD:1",
            "< \\brief [29:29] First TRIGGER detected (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "LOCK1:1",
            "< \\brief [30:30] DPLL Lock status concerning SUB_INC1 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ERR:1",
            "< \\brief [31:31] Error during configuration or operation resulting in unexpected values (r)"
        ]
    ],
    "Ifx_GTM_DPLL_STA_FLAG_Bits": [
        [
            "-",
            "\\brief DPLL STA Flag Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "STA_FLAG_T:1",
            "< \\brief [0:0] Flag according to DPLL_MASK.STA_NOTIFY_T (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_1:7",
            "< \\brief [7:1] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "STA_FLAG_S:1",
            "< \\brief [8:8] Flag according to DPLL_STA_MASK.STA_NOTIFY_S (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "INC_CNT1_FLAG:1",
            "< \\brief [9:9] Flag according to DPLL_INC_CNT1_MASK.INC_CNT1_NOTIFY (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "INC_CNT2_FLAG:1",
            "< \\brief [10:10] Flag according to DPLL_INC_CNT2_MASK.INC_CNT2_NOTIFY (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_11:21",
            "< \\brief [31:11] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_STA_MASK_Bits": [
        [
            "-",
            "\\brief DPLL Trigger Masks for Signals DPLL_STA_T and DPLL_STA_S",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "STA_NOTIFY_T:8",
            "< \\brief [7:0] Notify value for STA_T of register DPLL_STA (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "STA_NOTIFY_S:8",
            "< \\brief [15:8] Notify value for STA_S of register DPLL_STA (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_TBU_TS0_S_Bits": [
        [
            "-",
            "\\brief DPLL TBU_TS0 Value at Last STATE Event",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBU_TS0_S:24",
            "< \\brief [23:0] Value of TBU_TS0 at the last STATE event (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_TBU_TS0_T_Bits": [
        [
            "-",
            "\\brief DPLL TBU_TS0 Value at Last TRIGGER Event",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBU_TS0_T:24",
            "< \\brief [23:0] Value of TBU_TS0 at the last TRIGGER event (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_THMA_Bits": [
        [
            "-",
            "\\brief DPLL TRIGGER Hold Time Maximum Value",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "THMA:16",
            "< \\brief [15:0] Maximal time between active and inactive TRIGGER slope (uint16) (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:8",
            "< \\brief [23:16] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_THMI_Bits": [
        [
            "-",
            "\\brief DPLL TRIGGER Hold Time Minimum Value",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "THMI:16",
            "< \\brief [15:0] Minimal time between active and inactive TRIGGER slope (uint16) (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:8",
            "< \\brief [23:16] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_THVAL_Bits": [
        [
            "-",
            "\\brief DPLL Measured TRIGGER Hold Time Value",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "THVAL:24",
            "< \\brief [23:0] Measured time from the last active slope to the next inactive TRIGGER slope in time stamp clock counts: this does mean the clock selected for the TBU_CH0_BASE (uint16) (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_THVAL2_Bits": [
        [
            "-",
            "\\brief DPLL Immediate THVAL Value Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "THVAL:24",
            "< \\brief [23:0] Measured last pulse time from active to inactive slope of TRIGGER after correction of input slope filter delays (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_TIDEL_Bits": [
        [
            "-",
            "\\brief DPLL Additional TRIGGER Input Delay Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIDEL:24",
            "< \\brief [23:0] TRIGGER input delay (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_TLR_Bits": [
        [
            "-",
            "\\brief DPLL TRIGGER Locking Range",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TLR:8",
            "< \\brief [7:0] Value is to be multiplied with the last nominal TRIGGER duration in order to get the range for the next TRIGGER event without setting TOR in the DPLL_STATUS register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_8:16",
            "< \\brief [23:8] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_TOV_Bits": [
        [
            "-",
            "\\brief DPLL Time Out Value of Active TRIGGER Slope",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOV_DB:10",
            "< \\brief [9:0] Decision value (fractional part) for missing TRIGGER interrupt (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOV_DW:6",
            "< \\brief [15:10] Decision value (integer part) for missing TRIGGER interrupt (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:8",
            "< \\brief [23:16] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_TOV_S_Bits": [
        [
            "-",
            "\\brief DPLL Time Out Value of Active STATE Slope",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DB:10",
            "< \\brief [9:0] Decision value (fractional part) for missing STATE interrupt (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DW:6",
            "< \\brief [15:10] Decision value (integer part) for missing STATE interrupt (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:8",
            "< \\brief [23:16] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_TSAC_Bits": [
        [
            "-",
            "\\brief DPLL Calculated Time Value to start Action ${z} Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TSAC:24",
            "< \\brief [23:0] Calculated time stamp for ACTION_z (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_TSF_S_Bits": [
        [
            "-",
            "\\brief DPLL Time Stamp Values of the Nominal STATE ${i} Events in FULL_SCALE",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TSF_S:24",
            "< \\brief [23:0] Time stamp field of STATE (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_TSF_TI_Bits": [
        [
            "-",
            "\\brief Region 2b. Time Stamp Field for TRIGGER event i, for each true nominal increment plus each virtual increment.",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TSF_T:24",
            "< \\brief [23:0] Time stamp field of active TRIGGER slopes - TSF_T (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_TS_S_Bits": [
        [
            "-",
            "\\brief DPLL Actual STATE Time Stamp",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "STATE_TS:24",
            "< \\brief [23:0] Time stamp value of the last active STATE input (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_TS_S_OLD_Bits": [
        [
            "-",
            "\\brief DPLL Previous STATE Time Stamp",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "STATE_TS_OLD:24",
            "< \\brief [23:0] Time stamp value of the last active STATE input (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_TS_T_Bits": [
        [
            "-",
            "\\brief DPLL Actual TRIGGER Time Stamp Value",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRIGGER_TS:24",
            "< \\brief [23:0] Time stamp value of the last active TRIGGER input (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_TS_T_OLD_Bits": [
        [
            "-",
            "\\brief DPLL Previous TRIGGER Time Stamp Value",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRIGGER_TS_OLD:24",
            "< \\brief [23:0] Time stamp value of the last but one active TRIGGER input (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DSADCINSEL_Bits": [
        [
            "-",
            "\\brief DSADC Input Select i Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "INSEL0:4",
            "< \\brief [3:0] In Selection for DSADCn GTM connection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INSEL1:4",
            "< \\brief [7:4] In Selection for DSADCn GTM connection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INSEL2:4",
            "< \\brief [11:8] In Selection for DSADCn GTM connection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INSEL3:4",
            "< \\brief [15:12] In Selection for DSADCn GTM connection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INSEL4:4",
            "< \\brief [19:16] In Selection for DSADCn GTM connection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INSEL5:4",
            "< \\brief [23:20] In Selection for DSADCn GTM connection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INSEL6:4",
            "< \\brief [27:24] In Selection for DSADCn GTM connection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INSEL7:4",
            "< \\brief [31:28] In Selection for DSADCn GTM connection (rw)"
        ]
    ],
    "Ifx_GTM_DSADC_OUTSEL0_Bits": [
        [
            "-",
            "\\brief DSADC Output Select i0 Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL0:4",
            "< \\brief [3:0] Output Selection for DSADC0 GTM connection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL1:4",
            "< \\brief [7:4] Output Selection for DSADC1 GTM connection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL2:4",
            "< \\brief [11:8] Output Selection for DSADC2 GTM connection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL3:4",
            "< \\brief [15:12] Output Selection for DSADC3 GTM connection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL4:4",
            "< \\brief [19:16] Output Selection for DSADC4 GTM connection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL5:4",
            "< \\brief [23:20] Output Selection for DSADC5 GTM connection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DTMAUXINSEL_Bits": [
        [
            "-",
            "\\brief DTM_AUX Input Selection Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ASEL0:2",
            "< \\brief [1:0] CDTM0_DTM4_AUX Input Selection (ATOMx_CH0...3) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ASEL1:2",
            "< \\brief [3:2] CDTM1_DTM4_AUX Input Selection (ATOMx_CH0...3) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ASEL2:2",
            "< \\brief [5:4] CDTM2_DTM4_AUX Input Selection (ATOMx_CH0...3) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ASEL3:2",
            "< \\brief [7:6] CDTM3_DTM4_AUX Input Selection (ATOMx_CH0...3) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ASEL4:2",
            "< \\brief [9:8] CDTM4_DTM4_AUX Input Selection (ATOMx_CH0...3) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:6",
            "< \\brief [15:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSEL0:2",
            "< \\brief [17:16] CDTM0_DTM0_AUX Input Selection (TOMx_CH0...3) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSEL1:2",
            "< \\brief [19:18] CDTM1_DTM0_AUX Input Selection (TOMx_CH0...3) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSEL2:2",
            "< \\brief [21:20] CDTM2_DTM0_AUX Input Selection (TOMx_CH0...3) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:10",
            "< \\brief [31:22] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DXINCON_Bits": [
        [
            "-",
            "\\brief Data Exchange Input Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "IN0:1",
            "< \\brief [0:0] Input 00 Control (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IN1:1",
            "< \\brief [1:1] Input 01 Control (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IN2:1",
            "< \\brief [2:2] Input 02 Control (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IN3:1",
            "< \\brief [3:3] Input 03 Control (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IN4:1",
            "< \\brief [4:4] Input 04 Control (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:11",
            "< \\brief [15:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DSS0:1",
            "< \\brief [16:16] Data Source Select 00 Control (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DSS1:1",
            "< \\brief [17:17] Data Source Select 01 Control (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DSS2:1",
            "< \\brief [18:18] Data Source Select 02 Control (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DSS3:1",
            "< \\brief [19:19] Data Source Select 03 Control (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DSS4:1",
            "< \\brief [20:20] Data Source Select 04 Control (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:11",
            "< \\brief [31:21] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DXOUTCON_Bits": [
        [
            "-",
            "\\brief Data Exchange Output Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "OUT0:1",
            "< \\brief [0:0] Output 00 Control (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OUT1:1",
            "< \\brief [1:1] Output 01 Control (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OUT2:1",
            "< \\brief [2:2] Output 02 Control (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OUT3:1",
            "< \\brief [3:3] Output 03 Control (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OUT4:1",
            "< \\brief [4:4] Output 04 Control (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:27",
            "< \\brief [31:5] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_EIRQ_EN_Bits": [
        [
            "-",
            "\\brief GTM Error Interrupt Enable Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEI_TO_XPT_EIRQ_EN:1",
            "< \\brief [0:0] AEI_TO_XPT_EIRQ error interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEI_USP_ADDR_EIRQ_EN:1",
            "< \\brief [1:1] AEI_USP_ADDR_EIRQ error interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEI_IM_ADDR_EIRQ_EN:1",
            "< \\brief [2:2] AEI_IM_ADDR_EIRQ error interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEI_USP_BE_EIRQ_EN:1",
            "< \\brief [3:3] AEI_USP_BE_EIRQ error interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEIM_USP_ADDR_EIRQ_EN:1",
            "< \\brief [4:4] AEIM_USP_ADDR_EIRQ error interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEIM_IM_ADDR_EIRQ_EN:1",
            "< \\brief [5:5] AEIM_IM_ADDR_EIRQ error interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEIM_USP_BE_EIRQ_EN:1",
            "< \\brief [6:6] AEIM_USP_BE_EIRQ error interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLK_EN_ERR_EIRQ_EN:1",
            "< \\brief [7:7] CLK_EN_ERR_EIRQ interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLK_PER_ERR_EIRQ_EN:1",
            "< \\brief [8:8] CLK_PER_ERR_EIRQ interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_9:23",
            "< \\brief [31:9] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_EXT_CAP_EN_Bits": [
        [
            "-",
            "\\brief GTM External Capture Trigger Enable ${i}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM_I_EXT_CAP_EN:8",
            "< \\brief [7:0] TIM[i]_EXT_CAPTURE signal forwarding enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM_IP1_EXT_CAP_EN:8",
            "< \\brief [15:8] TIM[i+1]_EXT_CAPTURE signal forwarding enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_HW_CONF_Bits": [
        [
            "-",
            "\\brief GTM Hardware Configuration Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "GRSTEN:1",
            "< \\brief [0:0] Global Reset Enable (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "BRIDGE_MODE_RST:1",
            "< \\brief [1:1] Bridge mode after reset (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SYNC_INPUT_REG:1",
            "< \\brief [2:2] Additional pipelined stage in synchronous bridge mode (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CFG_CLOCK_RATE:1",
            "< \\brief [3:3] Clocks per ARU transfer (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM_OUT_RST:1",
            "< \\brief [4:4] ATOM_OUT reset level (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM_TRIG_CHAIN:3",
            "< \\brief [7:5] ATOM trigger chain length without synchronization register (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM_OUT_RST:1",
            "< \\brief [8:8] TOM_OUT reset level (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM_TRIG_CHAIN:3",
            "< \\brief [11:9] TOM trigger chain length without synchronization register (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RAM_INIT_RST:1",
            "< \\brief [12:12] RAM initialization from reset (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ERM:1",
            "< \\brief [13:13] Enable RAM1 MSB for available MCS modules (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ARU_CONNECT_CONFIG:1",
            "< \\brief [14:14] Defines number of parallel ARU ports (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "IRQ_MODE_LEVEL:1",
            "< \\brief [16:16] IRQ_MODE_LEVEL (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IRQ_MODE_PULSE:1",
            "< \\brief [17:17] IRQ_MODE_PULSE (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IRQ_MODE_PULSE_NOTIFY:1",
            "< \\brief [18:18] IRQ_MODE_PULSE_NOTIFY (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IRQ_MODE_SINGLE_PULSE:1",
            "< \\brief [19:19] IRQ_MODE_SINGLE_PULSE (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM_TRIG_INTCHAIN:4",
            "< \\brief [23:20] ATOM internal trigger chain length without synchronization register (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM_TRIG_INTCHAIN:5",
            "< \\brief [28:24] TOM internal trigger chain length without synchronization register (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "INT_CLK_EN_GEN:1",
            "< \\brief [29:29] Internal clock enable generation (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ICM_IRQG_CEI0_Bits": [
        [
            "-",
            "\\brief ICM Interrupt Group Register 0 for Channel Error Interrupt Information",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIFO0_CH0_EIRQ:1",
            "< \\brief [0:0] FIFO0 channel 0 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIFO0_CH1_EIRQ:1",
            "< \\brief [1:1] FIFO0 channel 1 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIFO0_CH2_EIRQ:1",
            "< \\brief [2:2] FIFO0 channel 2 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIFO0_CH3_EIRQ:1",
            "< \\brief [3:3] FIFO0 channel 3 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIFO0_CH4_EIRQ:1",
            "< \\brief [4:4] FIFO0 channel 4 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIFO0_CH5_EIRQ:1",
            "< \\brief [5:5] FIFO0 channel 5 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIFO0_CH6_EIRQ:1",
            "< \\brief [6:6] FIFO0 channel 6 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIFO0_CH7_EIRQ:1",
            "< \\brief [7:7] FIFO0 channel 7 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIFO1_CH0_EIRQ:1",
            "< \\brief [8:8] FIFO1 channel 0 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIFO1_CH1_EIRQ:1",
            "< \\brief [9:9] FIFO1 channel 1 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIFO1_CH2_EIRQ:1",
            "< \\brief [10:10] FIFO1 channel 2 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIFO1_CH3_EIRQ:1",
            "< \\brief [11:11] FIFO1 channel 3 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIFO1_CH4_EIRQ:1",
            "< \\brief [12:12] FIFO1 channel 4 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIFO1_CH5_EIRQ:1",
            "< \\brief [13:13] FIFO1 channel 5 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIFO1_CH6_EIRQ:1",
            "< \\brief [14:14] FIFO1 channel 6 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIFO1_CH7_EIRQ:1",
            "< \\brief [15:15] FIFO1 channel 7 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIFO2_CH0_EIRQ:1",
            "< \\brief [16:16] FIFO2 channel 0 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIFO2_CH1_EIRQ:1",
            "< \\brief [17:17] FIFO2 channel 1 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIFO2_CH2_EIRQ:1",
            "< \\brief [18:18] FIFO2 channel 2 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIFO2_CH3_EIRQ:1",
            "< \\brief [19:19] FIFO2 channel 3 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIFO2_CH4_EIRQ:1",
            "< \\brief [20:20] FIFO2 channel 4 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIFO2_CH5_EIRQ:1",
            "< \\brief [21:21] FIFO2 channel 5 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIFO2_CH6_EIRQ:1",
            "< \\brief [22:22] FIFO2 channel 6 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIFO2_CH7_EIRQ:1",
            "< \\brief [23:23] FIFO2 channel 7 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ICM_IRQG_CEI1_Bits": [
        [
            "-",
            "\\brief ICM Interrupt Group Register 1 for Channel Error Interrupt Information",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM0_CH0_EIRQ:1",
            "< \\brief [0:0] TIM0 channel 0 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM0_CH1_EIRQ:1",
            "< \\brief [1:1] TIM0 channel 1 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM0_CH2_EIRQ:1",
            "< \\brief [2:2] TIM0 channel 2 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM0_CH3_EIRQ:1",
            "< \\brief [3:3] TIM0 channel 3 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM0_CH4_EIRQ:1",
            "< \\brief [4:4] TIM0 channel 4 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM0_CH5_EIRQ:1",
            "< \\brief [5:5] TIM0 channel 5 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM0_CH6_EIRQ:1",
            "< \\brief [6:6] TIM0 channel 6 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM0_CH7_EIRQ:1",
            "< \\brief [7:7] TIM0 channel 7 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM1_CH0_EIRQ:1",
            "< \\brief [8:8] TIM1 channel 0 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM1_CH1_EIRQ:1",
            "< \\brief [9:9] TIM1 channel 1 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM1_CH2_EIRQ:1",
            "< \\brief [10:10] TIM1 channel 2 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM1_CH3_EIRQ:1",
            "< \\brief [11:11] TIM1 channel 3 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM1_CH4_EIRQ:1",
            "< \\brief [12:12] TIM1 channel 4 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM1_CH5_EIRQ:1",
            "< \\brief [13:13] TIM1 channel 5 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM1_CH6_EIRQ:1",
            "< \\brief [14:14] TIM1 channel 6 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM1_CH7_EIRQ:1",
            "< \\brief [15:15] TIM1 channel 7 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM2_CH0_EIRQ:1",
            "< \\brief [16:16] TIM2 channel 0 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM2_CH1_EIRQ:1",
            "< \\brief [17:17] TIM2 channel 1 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM2_CH2_EIRQ:1",
            "< \\brief [18:18] TIM2 channel 2 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM2_CH3_EIRQ:1",
            "< \\brief [19:19] TIM2 channel 3 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM2_CH4_EIRQ:1",
            "< \\brief [20:20] TIM2 channel 4 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM2_CH5_EIRQ:1",
            "< \\brief [21:21] TIM2 channel 5 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM2_CH6_EIRQ:1",
            "< \\brief [22:22] TIM2 channel 6 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM2_CH7_EIRQ:1",
            "< \\brief [23:23] TIM2 channel 7 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM3_CH0_EIRQ:1",
            "< \\brief [24:24] TIM3 channel 0 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM3_CH1_EIRQ:1",
            "< \\brief [25:25] TIM3 channel 1 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM3_CH2_EIRQ:1",
            "< \\brief [26:26] TIM3 channel 2 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM3_CH3_EIRQ:1",
            "< \\brief [27:27] TIM3 channel 3 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM3_CH4_EIRQ:1",
            "< \\brief [28:28] TIM3 channel 4 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM3_CH5_EIRQ:1",
            "< \\brief [29:29] TIM3 channel 5 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM3_CH6_EIRQ:1",
            "< \\brief [30:30] TIM3 channel 6 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM3_CH7_EIRQ:1",
            "< \\brief [31:31] TIM3 channel 7 error interrupt (r)"
        ]
    ],
    "Ifx_GTM_ICM_IRQG_CEI2_Bits": [
        [
            "-",
            "\\brief ICM Interrupt Group Register 2 for Channel Error Interrupt Information",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM4_CH0_EIRQ:1",
            "< \\brief [0:0] TIM4 channel 0 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM4_CH1_EIRQ:1",
            "< \\brief [1:1] TIM4 channel 1 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM4_CH2_EIRQ:1",
            "< \\brief [2:2] TIM4 channel 2 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM4_CH3_EIRQ:1",
            "< \\brief [3:3] TIM4 channel 3 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM4_CH4_EIRQ:1",
            "< \\brief [4:4] TIM4 channel 4 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM4_CH5_EIRQ:1",
            "< \\brief [5:5] TIM4 channel 5 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM4_CH6_EIRQ:1",
            "< \\brief [6:6] TIM4 channel 6 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM4_CH7_EIRQ:1",
            "< \\brief [7:7] TIM4 channel 7 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM5_CH0_EIRQ:1",
            "< \\brief [8:8] TIM5 channel 0 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM5_CH1_EIRQ:1",
            "< \\brief [9:9] TIM5 channel 1 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM5_CH2_EIRQ:1",
            "< \\brief [10:10] TIM5 channel 2 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM5_CH3_EIRQ:1",
            "< \\brief [11:11] TIM5 channel 3 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM5_CH4_EIRQ:1",
            "< \\brief [12:12] TIM5 channel 4 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM5_CH5_EIRQ:1",
            "< \\brief [13:13] TIM5 channel 5 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM5_CH6_EIRQ:1",
            "< \\brief [14:14] TIM5 channel 6 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM5_CH7_EIRQ:1",
            "< \\brief [15:15] TIM5 channel 7 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM6_CH0_EIRQ:1",
            "< \\brief [16:16] TIM6 channel 0 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM6_CH1_EIRQ:1",
            "< \\brief [17:17] TIM6 channel 1 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM6_CH2_EIRQ:1",
            "< \\brief [18:18] TIM6 channel 2 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM6_CH3_EIRQ:1",
            "< \\brief [19:19] TIM6 channel 3 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM6_CH4_EIRQ:1",
            "< \\brief [20:20] TIM6 channel 4 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM6_CH5_EIRQ:1",
            "< \\brief [21:21] TIM6 channel 5 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM6_CH6_EIRQ:1",
            "< \\brief [22:22] TIM6 channel 6 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM6_CH7_EIRQ:1",
            "< \\brief [23:23] TIM6 channel 7 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM7_CH0_EIRQ:1",
            "< \\brief [24:24] TIM7 channel 0 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM7_CH1_EIRQ:1",
            "< \\brief [25:25] TIM7 channel 1 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM7_CH2_EIRQ:1",
            "< \\brief [26:26] TIM7 channel 2 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM7_CH3_EIRQ:1",
            "< \\brief [27:27] TIM7 channel 3 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM7_CH4_EIRQ:1",
            "< \\brief [28:28] TIM7 channel 4 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM7_CH5_EIRQ:1",
            "< \\brief [29:29] TIM7 channel 5 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM7_CH6_EIRQ:1",
            "< \\brief [30:30] TIM7 channel 6 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM7_CH7_EIRQ:1",
            "< \\brief [31:31] TIM7 channel 7 error interrupt (r)"
        ]
    ],
    "Ifx_GTM_ICM_IRQG_CEI3_Bits": [
        [
            "-",
            "\\brief ICM Interrupt Group Register 3 for Channel Error Interrupt Information",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS0_CH0_EIRQ:1",
            "< \\brief [0:0] MCS0 channel 0 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS0_CH1_EIRQ:1",
            "< \\brief [1:1] MCS0 channel 1 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS0_CH2_EIRQ:1",
            "< \\brief [2:2] MCS0 channel 2 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS0_CH3_EIRQ:1",
            "< \\brief [3:3] MCS0 channel 3 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS0_CH4_EIRQ:1",
            "< \\brief [4:4] MCS0 channel 4 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS0_CH5_EIRQ:1",
            "< \\brief [5:5] MCS0 channel 5 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS0_CH6_EIRQ:1",
            "< \\brief [6:6] MCS0 channel 6 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS0_CH7_EIRQ:1",
            "< \\brief [7:7] MCS0 channel 7 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS1_CH0_EIRQ:1",
            "< \\brief [8:8] MCS1 channel 0 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS1_CH1_EIRQ:1",
            "< \\brief [9:9] MCS1 channel 1 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS1_CH2_EIRQ:1",
            "< \\brief [10:10] MCS1 channel 2 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS1_CH3_EIRQ:1",
            "< \\brief [11:11] MCS1 channel 3 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS1_CH4_EIRQ:1",
            "< \\brief [12:12] MCS1 channel 4 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS1_CH5_EIRQ:1",
            "< \\brief [13:13] MCS1 channel 5 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS1_CH6_EIRQ:1",
            "< \\brief [14:14] MCS1 channel 6 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS1_CH7_EIRQ:1",
            "< \\brief [15:15] MCS1 channel 7 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS2_CH0_EIRQ:1",
            "< \\brief [16:16] MCS2 channel 0 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS2_CH1_EIRQ:1",
            "< \\brief [17:17] MCS2 channel 1 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS2_CH2_EIRQ:1",
            "< \\brief [18:18] MCS2 channel 2 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS2_CH3_EIRQ:1",
            "< \\brief [19:19] MCS2 channel 3 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS2_CH4_EIRQ:1",
            "< \\brief [20:20] MCS2 channel 4 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS2_CH5_EIRQ:1",
            "< \\brief [21:21] MCS2 channel 5 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS2_CH6_EIRQ:1",
            "< \\brief [22:22] MCS2 channel 6 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS2_CH7_EIRQ:1",
            "< \\brief [23:23] MCS2 channel 7 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS3_CH0_EIRQ:1",
            "< \\brief [24:24] MCS3 channel 0 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS3_CH1_EIRQ:1",
            "< \\brief [25:25] MCS3 channel 1 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS3_CH2_EIRQ:1",
            "< \\brief [26:26] MCS3 channel 2 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS3_CH3_EIRQ:1",
            "< \\brief [27:27] MCS3 channel 3 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS3_CH4_EIRQ:1",
            "< \\brief [28:28] MCS3 channel 4 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS3_CH5_EIRQ:1",
            "< \\brief [29:29] MCS3 channel 5 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS3_CH6_EIRQ:1",
            "< \\brief [30:30] MCS3 channel 6 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS3_CH7_EIRQ:1",
            "< \\brief [31:31] MCS3 channel 7 error interrupt (r)"
        ]
    ],
    "Ifx_GTM_ICM_IRQG_CEI4_Bits": [
        [
            "-",
            "\\brief ICM Interrupt Group Register 4 for Channel Error Interrupt Information",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS4_CH0_EIRQ:1",
            "< \\brief [0:0] MCS4 channel 0 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS4_CH1_EIRQ:1",
            "< \\brief [1:1] MCS4 channel 1 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS4_CH2_EIRQ:1",
            "< \\brief [2:2] MCS4 channel 2 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS4_CH3_EIRQ:1",
            "< \\brief [3:3] MCS4 channel 3 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS4_CH4_EIRQ:1",
            "< \\brief [4:4] MCS4 channel 4 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS4_CH5_EIRQ:1",
            "< \\brief [5:5] MCS4 channel 5 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS4_CH6_EIRQ:1",
            "< \\brief [6:6] MCS4 channel 6 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS4_CH7_EIRQ:1",
            "< \\brief [7:7] MCS4 channel 7 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS5_CH0_EIRQ:1",
            "< \\brief [8:8] MCS5 channel 0 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS5_CH1_EIRQ:1",
            "< \\brief [9:9] MCS5 channel 1 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS5_CH2_EIRQ:1",
            "< \\brief [10:10] MCS5 channel 2 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS5_CH3_EIRQ:1",
            "< \\brief [11:11] MCS5 channel 3 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS5_CH4_EIRQ:1",
            "< \\brief [12:12] MCS5 channel 4 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS5_CH5_EIRQ:1",
            "< \\brief [13:13] MCS5 channel 5 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS5_CH6_EIRQ:1",
            "< \\brief [14:14] MCS5 channel 6 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS5_CH7_EIRQ:1",
            "< \\brief [15:15] MCS5 channel 7 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS6_CH0_EIRQ:1",
            "< \\brief [16:16] MCS6 channel 0 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS6_CH1_EIRQ:1",
            "< \\brief [17:17] MCS6 channel 1 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS6_CH2_EIRQ:1",
            "< \\brief [18:18] MCS6 channel 2 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS6_CH3_EIRQ:1",
            "< \\brief [19:19] MCS6 channel 3 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS6_CH4_EIRQ:1",
            "< \\brief [20:20] MCS6 channel 4 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS6_CH5_EIRQ:1",
            "< \\brief [21:21] MCS6 channel 5 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS6_CH6_EIRQ:1",
            "< \\brief [22:22] MCS6 channel 6 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS6_CH7_EIRQ:1",
            "< \\brief [23:23] MCS6 channel 7 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS7_CH0_EIRQ:1",
            "< \\brief [24:24] MCS7 channel 0 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS7_CH1_EIRQ:1",
            "< \\brief [25:25] MCS7 channel 1 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS7_CH2_EIRQ:1",
            "< \\brief [26:26] MCS7 channel 2 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS7_CH3_EIRQ:1",
            "< \\brief [27:27] MCS7 channel 3 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS7_CH4_EIRQ:1",
            "< \\brief [28:28] MCS7 channel 4 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS7_CH5_EIRQ:1",
            "< \\brief [29:29] MCS7 channel 5 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS7_CH6_EIRQ:1",
            "< \\brief [30:30] MCS7 channel 6 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS7_CH7_EIRQ:1",
            "< \\brief [31:31] MCS7 channel 7 error interrupt (r)"
        ]
    ],
    "Ifx_GTM_ICM_IRQG_CEI_MCS_Bits": [
        [
            "-",
            "\\brief ICM Interrupt Group MCS ${i} for Channel Error Interrupt information",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS_CH0_EIRQ:1",
            "< \\brief [0:0] MCS channel 0 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS_CH1_EIRQ:1",
            "< \\brief [1:1] MCS channel 1 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS_CH2_EIRQ:1",
            "< \\brief [2:2] MCS channel 2 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS_CH3_EIRQ:1",
            "< \\brief [3:3] MCS channel 3 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS_CH4_EIRQ:1",
            "< \\brief [4:4] MCS channel 4 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS_CH5_EIRQ:1",
            "< \\brief [5:5] MCS channel 5 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS_CH6_EIRQ:1",
            "< \\brief [6:6] MCS channel 6 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS_CH7_EIRQ:1",
            "< \\brief [7:7] MCS channel 7 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ICM_IRQG_CEI_PSM_Bits": [
        [
            "-",
            "\\brief ICM Interrupt Group PSM 0 for Channel Error Interrupt information of FIFO0, FIFO1, FIFO2",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M0_CH0_EIRQ:1",
            "< \\brief [0:0] PSM0 channel 0 error interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M0_CH1_EIRQ:1",
            "< \\brief [1:1] PSM0 channel 1 error interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M0_CH2_EIRQ:1",
            "< \\brief [2:2] PSM0 channel 2 error interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M0_CH3_EIRQ:1",
            "< \\brief [3:3] PSM0 channel 3 error interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M0_CH4_EIRQ:1",
            "< \\brief [4:4] PSM0 channel 4 error interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M0_CH5_EIRQ:1",
            "< \\brief [5:5] PSM0 channel 5 error interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M0_CH6_EIRQ:1",
            "< \\brief [6:6] PSM0 channel 6 error interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M0_CH7_EIRQ:1",
            "< \\brief [7:7] PSM0 channel 7 error interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M1_CH0_EIRQ:1",
            "< \\brief [8:8] PSM1 channel 0 error interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M1_CH1_EIRQ:1",
            "< \\brief [9:9] PSM1 channel 1 error interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M1_CH2_EIRQ:1",
            "< \\brief [10:10] PSM1 channel 2 error interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M1_CH3_EIRQ:1",
            "< \\brief [11:11] PSM1 channel 3 error interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M1_CH4_EIRQ:1",
            "< \\brief [12:12] PSM1 channel 4 error interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M1_CH5_EIRQ:1",
            "< \\brief [13:13] PSM1 channel 5 error interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M1_CH6_EIRQ:1",
            "< \\brief [14:14] PSM1 channel 6 error interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M1_CH7_EIRQ:1",
            "< \\brief [15:15] PSM1 channel 7 error interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M2_CH0_EIRQ:1",
            "< \\brief [16:16] PSM2 channel 0 error interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M2_CH1_EIRQ:1",
            "< \\brief [17:17] PSM2 channel 1 error interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M2_CH2_EIRQ:1",
            "< \\brief [18:18] PSM2 channel 2 error interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M2_CH3_EIRQ:1",
            "< \\brief [19:19] PSM2 channel 3 error interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M2_CH4_EIRQ:1",
            "< \\brief [20:20] PSM2 channel 4 error interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M2_CH5_EIRQ:1",
            "< \\brief [21:21] PSM2 channel 5 error interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M2_CH6_EIRQ:1",
            "< \\brief [22:22] PSM2 channel 6 error interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M2_CH7_EIRQ:1",
            "< \\brief [23:23] PSM2 channel 7 error interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ICM_IRQG_CEI_SPE_Bits": [
        [
            "-",
            "\\brief ICM Interrupt Group SPE for Module Error Interrupt Information",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE0_EIRQ:1",
            "< \\brief [0:0] SPE channel 0 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE1_EIRQ:1",
            "< \\brief [1:1] SPE channel 1 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE2_EIRQ:1",
            "< \\brief [2:2] SPE channel 2 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE3_EIRQ:1",
            "< \\brief [3:3] SPE channel 3 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE4_EIRQ:1",
            "< \\brief [4:4] SPE channel 4 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE5_EIRQ:1",
            "< \\brief [5:5] SPE channel 5 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_6:26",
            "< \\brief [31:6] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ICM_IRQG_CI_MCS_Bits": [
        [
            "-",
            "\\brief ICM Interrupt Group MCS ${i} for Channel Interrupt Information",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS_CH0_IRQ:1",
            "< \\brief [0:0] MCS channel 0 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS_CH1_IRQ:1",
            "< \\brief [1:1] MCS channel 1 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS_CH2_IRQ:1",
            "< \\brief [2:2] MCS channel 2 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS_CH3_IRQ:1",
            "< \\brief [3:3] MCS channel 3 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS_CH4_IRQ:1",
            "< \\brief [4:4] MCS channel 4 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS_CH5_IRQ:1",
            "< \\brief [5:5] MCS channel 5 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS_CH6_IRQ:1",
            "< \\brief [6:6] MCS channel 6 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS_CH7_IRQ:1",
            "< \\brief [7:7] MCS channel 7 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ICM_IRQG_CI_PSM_Bits": [
        [
            "-",
            "\\brief ICM Interrupt Group PSM 0 for Channel Interrupt Information of FIFO0, FIFO1, FIFO2",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M0_CH0_IRQ:1",
            "< \\brief [0:0] PSM0 channel 0 shared interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M0_CH1_IRQ:1",
            "< \\brief [1:1] PSM0 channel 1 shared interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M0_CH2_IRQ:1",
            "< \\brief [2:2] PSM0 channel 2 shared interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M0_CH3_IRQ:1",
            "< \\brief [3:3] PSM0 channel 3 shared interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M0_CH4_IRQ:1",
            "< \\brief [4:4] PSM0 channel 4 shared interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M0_CH5_IRQ:1",
            "< \\brief [5:5] PSM0 channel 5 shared interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M0_CH6_IRQ:1",
            "< \\brief [6:6] PSM0 channel 6 shared interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M0_CH7_IRQ:1",
            "< \\brief [7:7] PSM0 channel 7 shared interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M1_CH0_IRQ:1",
            "< \\brief [8:8] PSM1 channel 0 shared interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M1_CH1_IRQ:1",
            "< \\brief [9:9] PSM1 channel 1 shared interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M1_CH2_IRQ:1",
            "< \\brief [10:10] PSM1 channel 2 shared interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M1_CH3_IRQ:1",
            "< \\brief [11:11] PSM1 channel 3 shared interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M1_CH4_IRQ:1",
            "< \\brief [12:12] PSM1 channel 4 shared interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M1_CH5_IRQ:1",
            "< \\brief [13:13] PSM1 channel 5 shared interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M1_CH6_IRQ:1",
            "< \\brief [14:14] PSM1 channel 6 shared interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M1_CH7_IRQ:1",
            "< \\brief [15:15] PSM1 channel 7 shared interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M2_CH0_IRQ:1",
            "< \\brief [16:16] PSM2 channel 0 shared interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M2_CH1_IRQ:1",
            "< \\brief [17:17] PSM2 channel 1 shared interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M2_CH2_IRQ:1",
            "< \\brief [18:18] PSM2 channel 2 shared interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M2_CH3_IRQ:1",
            "< \\brief [19:19] PSM2 channel 3 shared interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M2_CH4_IRQ:1",
            "< \\brief [20:20] PSM2 channel 4 shared interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M2_CH5_IRQ:1",
            "< \\brief [21:21] PSM2 channel 5 shared interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M2_CH6_IRQ:1",
            "< \\brief [22:22] PSM2 channel 6 shared interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM_M2_CH7_IRQ:1",
            "< \\brief [23:23] PSM2 channel 7 shared interrupt (m=4*0+0) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ICM_IRQG_CI_SPE_Bits": [
        [
            "-",
            "\\brief ICM Interrupt Group SPE for Module Interrupt Information",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE0_IRQ:1",
            "< \\brief [0:0] SPE channel 0 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE1_IRQ:1",
            "< \\brief [1:1] SPE channel 1 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE2_IRQ:1",
            "< \\brief [2:2] SPE channel 2 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE3_IRQ:1",
            "< \\brief [3:3] SPE channel 3 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE4_IRQ:1",
            "< \\brief [4:4] SPE channel 4 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE5_IRQ:1",
            "< \\brief [5:5] SPE channel 5 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_6:26",
            "< \\brief [31:6] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ICM_IRQG_MEI_Bits": [
        [
            "-",
            "\\brief ICM Interrupt Group Register for Module Error Interrupt Information",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "GTM_EIRQ:1",
            "< \\brief [0:0] AEI Error interrupt request (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "BRC_EIRQ:1",
            "< \\brief [1:1] BRC error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIFO0_EIRQ:1",
            "< \\brief [2:2] FIFO0 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIFO1_EIRQ:1",
            "< \\brief [3:3] FIFO1 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM0_EIRQ:1",
            "< \\brief [4:4] TIM0 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM1_EIRQ:1",
            "< \\brief [5:5] TIM1 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM2_EIRQ:1",
            "< \\brief [6:6] TIM2 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM3_EIRQ:1",
            "< \\brief [7:7] TIM3 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM4_EIRQ:1",
            "< \\brief [8:8] TIM4 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM5_EIRQ:1",
            "< \\brief [9:9] TIM5 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM6_EIRQ:1",
            "< \\brief [10:10] TIM6 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM7_EIRQ:1",
            "< \\brief [11:11] TIM7 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS0_EIRQ:1",
            "< \\brief [12:12] MCS0 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS1_EIRQ:1",
            "< \\brief [13:13] MCS1 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS2_EIRQ:1",
            "< \\brief [14:14] MCS2 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS3_EIRQ:1",
            "< \\brief [15:15] MCS3 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS4_EIRQ:1",
            "< \\brief [16:16] MCS4 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS5_EIRQ:1",
            "< \\brief [17:17] MCS5 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS6_EIRQ:1",
            "< \\brief [18:18] MCS6 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS7_EIRQ:1",
            "< \\brief [19:19] MCS7 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE0_EIRQ:1",
            "< \\brief [20:20] SPE0 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE1_EIRQ:1",
            "< \\brief [21:21] SPE1 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE2_EIRQ:1",
            "< \\brief [22:22] SPE2 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE3_EIRQ:1",
            "< \\brief [23:23] SPE3 error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CMP_EIRQ:1",
            "< \\brief [24:24] CMP error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DPLL_EIRQ:1",
            "< \\brief [25:25] DPLL error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_26:6",
            "< \\brief [31:26] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ICM_IRQG_R0_Bits": [
        [
            "-",
            "\\brief ICM Interrupt Group Register Covering Infrastructural and Safety Components ARU, BRC, AEI, PSM0, PSM1, MAP, CMP, SPE",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ARU_NEW_DATA0_IRQ:1",
            "< \\brief [0:0] ARU_NEW_DATA0 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ARU_NEW_DATA1_IRQ:1",
            "< \\brief [1:1] ARU_NEW_DATA1 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ARU_ACC_ACK_IRQ:1",
            "< \\brief [2:2] ARU_ACC_ACK interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "BRC_IRQ:1",
            "< \\brief [3:3] BRC shared sub-module interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEI_IRQ:1",
            "< \\brief [4:4] AEI_IRQ interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CMP_IRQ:1",
            "< \\brief [5:5] CMP shared sub-module interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE0_IRQ:1",
            "< \\brief [6:6] SPE0 shared sub-module interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE1_IRQ:1",
            "< \\brief [7:7] SPE1 shared sub-module interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE2_IRQ:1",
            "< \\brief [8:8] SPE2 shared sub-module interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE3_IRQ:1",
            "< \\brief [9:9] SPE3 shared sub-module interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE4_IRQ:1",
            "< \\brief [10:10] SPE4 shared sub-module interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE5_IRQ:1",
            "< \\brief [11:11] SPE5 shared sub-module interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM0_CH0_IRQ:1",
            "< \\brief [16:16] PSM0 shared sub-module channel 0 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM0_CH1_IRQ:1",
            "< \\brief [17:17] PSM0 shared sub-module channel 1 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM0_CH2_IRQ:1",
            "< \\brief [18:18] PSM0 shared sub-module channel 2 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM0_CH3_IRQ:1",
            "< \\brief [19:19] PSM0 shared sub-module channel 3 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM0_CH4_IRQ:1",
            "< \\brief [20:20] PSM0 shared sub-module channel 4 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM0_CH5_IRQ:1",
            "< \\brief [21:21] PSM0 shared sub-module channel 5 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM0_CH6_IRQ:1",
            "< \\brief [22:22] PSM0 shared sub-module channel 6 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM0_CH7_IRQ:1",
            "< \\brief [23:23] PSM0 shared sub-module channel 7 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM1_CH0_IRQ:1",
            "< \\brief [24:24] PSM1 shared sub-module channel 0 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM1_CH1_IRQ:1",
            "< \\brief [25:25] PSM1 shared sub-module channel 1 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM1_CH2_IRQ:1",
            "< \\brief [26:26] PSM1 shared sub-module channel 2 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM1_CH3_IRQ:1",
            "< \\brief [27:27] PSM1 shared sub-module channel 3 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM1_CH4_IRQ:1",
            "< \\brief [28:28] PSM1 shared sub-module channel 4 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM1_CH5_IRQ:1",
            "< \\brief [29:29] PSM1 shared sub-module channel 5 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM1_CH6_IRQ:1",
            "< \\brief [30:30] PSM1 shared sub-module channel 6 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PSM1_CH7_IRQ:1",
            "< \\brief [31:31] PSM1 shared sub-module channel 7 interrupt (r)"
        ]
    ],
    "Ifx_GTM_ICM_IRQG_R1_Bits": [
        [
            "-",
            "\\brief ICM Interrupt Group Register Covering DPLL",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DPLL_DCGI_IRQ:1",
            "< \\brief [0:0] TRIGGER direction change detected (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DPLL_EDI_IRQ:1",
            "< \\brief [1:1] DPLL enable/disable interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DPLL_TINI_IRQ:1",
            "< \\brief [2:2] TRIGGER minimum hold time (THMI) violation detected interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DPLL_TAXI_IRQ:1",
            "< \\brief [3:3] TRIGGER maximum hold time (THMA) violation detected interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DPLL_SISI_IRQ:1",
            "< \\brief [4:4] STATE inactive slope detected interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DPLL_TISI_IRQ:1",
            "< \\brief [5:5] TRIGGER inactive slope detected interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DPLL_MSI_IRQ:1",
            "< \\brief [6:6] Missing STATE interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DPLL_MTI_IRQ:1",
            "< \\brief [7:7] Missing TRIGGER interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DPLL_SASI_IRQ:1",
            "< \\brief [8:8] STATE active slope detected (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DPLL_TASI_IRQ:1",
            "< \\brief [9:9] TRIGGER active slope detected while NTI_CNT is zero (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DPLL_PWI_IRQ:1",
            "< \\brief [10:10] Plausibility window (PVT) violation interrupt of TRIGGER (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DPLL_W2I_IRQ:1",
            "< \\brief [11:11] Write access to RAM region 2 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DPLL_W1I_IRQ:1",
            "< \\brief [12:12] Write access to RAM region 1b or 1c interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DPLL_GL1I_IRQ:1",
            "< \\brief [13:13] Get of lock interrupt for SUB_INC1 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DPLL_LL1I_IRQ:1",
            "< \\brief [14:14] Loss of lock interrupt for SUB_INC1 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DPLL_EI_IRQ:1",
            "< \\brief [15:15] Error interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DPLL_GL2I_IRQ:1",
            "< \\brief [16:16] Get of lock interrupt for SUB_INC2 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DPLL_LL2I_IRQ:1",
            "< \\brief [17:17] Loss of lock interrupt for SUB_INC2 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DPLL_TE0I_IRQ:1",
            "< \\brief [18:18] TRIGGER event interrupt 0 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DPLL_TE1I_IRQ:1",
            "< \\brief [19:19] TRIGGER event interrupt 1 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DPLL_TE2I_IRQ:1",
            "< \\brief [20:20] TRIGGER event interrupt 2 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DPLL_TE3I_IRQ:1",
            "< \\brief [21:21] TRIGGER event interrupt 3 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DPLL_TE4I_IRQ:1",
            "< \\brief [22:22] TRIGGER event interrupt 4 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DPLL_CDTI_IRQ:1",
            "< \\brief [23:23] DPLL calculated duration interrupt for trigger (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DPLL_CDSI_IRQ:1",
            "< \\brief [24:24] DPLL calculated duration interrupt for state (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DPLL_TORI_IRQ:1",
            "< \\brief [25:25] DPLL calculated duration interrupt for state (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DPLL_SORI_IRQ:1",
            "< \\brief [26:26] DPLL calculated duration interrupt for state (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_27:5",
            "< \\brief [31:27] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ICM_IRQG_R10_Bits": [
        [
            "-",
            "\\brief ICM Interrupt Group Register Covering GTM Output Sub-Modules ATOM4 to ATOM7",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM4_CH0_IRQ:1",
            "< \\brief [0:0] ATOM4 channel 0 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM4_CH1_IRQ:1",
            "< \\brief [1:1] ATOM4 channel 1 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM4_CH2_IRQ:1",
            "< \\brief [2:2] ATOM4 channel 2 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM4_CH3_IRQ:1",
            "< \\brief [3:3] ATOM4 channel 3 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM4_CH4_IRQ:1",
            "< \\brief [4:4] ATOM4 channel 4 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM4_CH5_IRQ:1",
            "< \\brief [5:5] ATOM4 channel 5 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM4_CH6_IRQ:1",
            "< \\brief [6:6] ATOM4 channel 6 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM4_CH7_IRQ:1",
            "< \\brief [7:7] ATOM4 channel 7 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM5_CH0_IRQ:1",
            "< \\brief [8:8] ATOM5 channel 0 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM5_CH1_IRQ:1",
            "< \\brief [9:9] ATOM5 channel 1 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM5_CH2_IRQ:1",
            "< \\brief [10:10] ATOM5 channel 2 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM5_CH3_IRQ:1",
            "< \\brief [11:11] ATOM5 channel 3 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM5_CH4_IRQ:1",
            "< \\brief [12:12] ATOM5 channel 4 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM5_CH5_IRQ:1",
            "< \\brief [13:13] ATOM5 channel 5 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM5_CH6_IRQ:1",
            "< \\brief [14:14] ATOM5 channel 6 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM5_CH7_IRQ:1",
            "< \\brief [15:15] ATOM5 channel 7 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM6_CH0_IRQ:1",
            "< \\brief [16:16] ATOM6 channel 0 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM6_CH1_IRQ:1",
            "< \\brief [17:17] ATOM6 channel 1 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM6_CH2_IRQ:1",
            "< \\brief [18:18] ATOM6 channel 2 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM6_CH3_IRQ:1",
            "< \\brief [19:19] ATOM6 channel 3 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM6_CH4_IRQ:1",
            "< \\brief [20:20] ATOM6 channel 4 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM6_CH5_IRQ:1",
            "< \\brief [21:21] ATOM6 channel 5 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM6_CH6_IRQ:1",
            "< \\brief [22:22] ATOM6 channel 6 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM6_CH7_IRQ:1",
            "< \\brief [23:23] ATOM6 channel 7 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM7_CH0_IRQ:1",
            "< \\brief [24:24] ATOM7 channel 0 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM7_CH1_IRQ:1",
            "< \\brief [25:25] ATOM7 channel 1 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM7_CH2_IRQ:1",
            "< \\brief [26:26] ATOM7 channel 2 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM7_CH3_IRQ:1",
            "< \\brief [27:27] ATOM7 channel 3 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM7_CH4_IRQ:1",
            "< \\brief [28:28] ATOM7 channel 4 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM7_CH5_IRQ:1",
            "< \\brief [29:29] ATOM7 channel 5 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM7_CH6_IRQ:1",
            "< \\brief [30:30] ATOM7 channel 6 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM7_CH7_IRQ:1",
            "< \\brief [31:31] ATOM7 channel 7 shared interrupt (r)"
        ]
    ],
    "Ifx_GTM_ICM_IRQG_R2_Bits": [
        [
            "-",
            "\\brief ICM Interrupt Group Register Covering TIM0, TIM1, TIM2, TIM3",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM0_CH0_IRQ:1",
            "< \\brief [0:0] TIM0 shared interrupt channel 0 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM0_CH1_IRQ:1",
            "< \\brief [1:1] TIM0 shared interrupt channel 1 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM0_CH2_IRQ:1",
            "< \\brief [2:2] TIM0 shared interrupt channel 2 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM0_CH3_IRQ:1",
            "< \\brief [3:3] TIM0 shared interrupt channel 3 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM0_CH4_IRQ:1",
            "< \\brief [4:4] TIM0 shared interrupt channel 4 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM0_CH5_IRQ:1",
            "< \\brief [5:5] TIM0 shared interrupt channel 5 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM0_CH6_IRQ:1",
            "< \\brief [6:6] TIM0 shared interrupt channel 6 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM0_CH7_IRQ:1",
            "< \\brief [7:7] TIM0 shared interrupt channel 7 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM1_CH0_IRQ:1",
            "< \\brief [8:8] TIM1 shared interrupt channel 0 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM1_CH1_IRQ:1",
            "< \\brief [9:9] TIM1 shared interrupt channel 1 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM1_CH2_IRQ:1",
            "< \\brief [10:10] TIM1 shared interrupt channel 2 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM1_CH3_IRQ:1",
            "< \\brief [11:11] TIM1 shared interrupt channel 3 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM1_CH4_IRQ:1",
            "< \\brief [12:12] TIM1 shared interrupt channel 4 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM1_CH5_IRQ:1",
            "< \\brief [13:13] TIM1 shared interrupt channel 5 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM1_CH6_IRQ:1",
            "< \\brief [14:14] TIM1 shared interrupt channel 6 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM1_CH7_IRQ:1",
            "< \\brief [15:15] TIM1 shared interrupt channel 7 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM2_CH0_IRQ:1",
            "< \\brief [16:16] TIM2 shared interrupt channel 0 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM2_CH1_IRQ:1",
            "< \\brief [17:17] TIM2 shared interrupt channel 1 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM2_CH2_IRQ:1",
            "< \\brief [18:18] TIM2 shared interrupt channel 2 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM2_CH3_IRQ:1",
            "< \\brief [19:19] TIM2 shared interrupt channel 3 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM2_CH4_IRQ:1",
            "< \\brief [20:20] TIM2 shared interrupt channel 4 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM2_CH5_IRQ:1",
            "< \\brief [21:21] TIM2 shared interrupt channel 5 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM2_CH6_IRQ:1",
            "< \\brief [22:22] TIM2 shared interrupt channel 6 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM2_CH7_IRQ:1",
            "< \\brief [23:23] TIM2 shared interrupt channel 7 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM3_CH0_IRQ:1",
            "< \\brief [24:24] TIM2 shared interrupt channel 0 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM3_CH1_IRQ:1",
            "< \\brief [25:25] TIM2 shared interrupt channel 1 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM3_CH2_IRQ:1",
            "< \\brief [26:26] TIM2 shared interrupt channel 2 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM3_CH3_IRQ:1",
            "< \\brief [27:27] TIM2 shared interrupt channel 3 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM3_CH4_IRQ:1",
            "< \\brief [28:28] TIM2 shared interrupt channel 4 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM3_CH5_IRQ:1",
            "< \\brief [29:29] TIM2 shared interrupt channel 5 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM3_CH6_IRQ:1",
            "< \\brief [30:30] TIM2 shared interrupt channel 6 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM3_CH7_IRQ:1",
            "< \\brief [31:31] TIM2 shared interrupt channel 7 (r)"
        ]
    ],
    "Ifx_GTM_ICM_IRQG_R3_Bits": [
        [
            "-",
            "\\brief ICM Interrupt Group Register Covering TIM4, TIM5, TIM6, TIM7",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM4_CH0_IRQ:1",
            "< \\brief [0:0] TIM4 shared interrupt channel 0 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM4_CH1_IRQ:1",
            "< \\brief [1:1] TIM4 shared interrupt channel 1 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM4_CH2_IRQ:1",
            "< \\brief [2:2] TIM4 shared interrupt channel 2 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM4_CH3_IRQ:1",
            "< \\brief [3:3] TIM4 shared interrupt channel 3 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM4_CH4_IRQ:1",
            "< \\brief [4:4] TIM4 shared interrupt channel 4 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM4_CH5_IRQ:1",
            "< \\brief [5:5] TIM4 shared interrupt channel 5 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM4_CH6_IRQ:1",
            "< \\brief [6:6] TIM4 shared interrupt channel 6 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM4_CH7_IRQ:1",
            "< \\brief [7:7] TIM4 shared interrupt channel 7 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM5_CH0_IRQ:1",
            "< \\brief [8:8] TIM5 shared interrupt channel 0 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM5_CH1_IRQ:1",
            "< \\brief [9:9] TIM5 shared interrupt channel 1 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM5_CH2_IRQ:1",
            "< \\brief [10:10] TIM5 shared interrupt channel 2 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM5_CH3_IRQ:1",
            "< \\brief [11:11] TIM5 shared interrupt channel 3 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM5_CH4_IRQ:1",
            "< \\brief [12:12] TIM5 shared interrupt channel 4 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM5_CH5_IRQ:1",
            "< \\brief [13:13] TIM5 shared interrupt channel 5 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM5_CH6_IRQ:1",
            "< \\brief [14:14] TIM5 shared interrupt channel 6 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM5_CH7_IRQ:1",
            "< \\brief [15:15] TIM5 shared interrupt channel 7 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM6_CH0_IRQ:1",
            "< \\brief [16:16] TIM6 shared interrupt channel 0 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM6_CH1_IRQ:1",
            "< \\brief [17:17] TIM6 shared interrupt channel 1 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM6_CH2_IRQ:1",
            "< \\brief [18:18] TIM6 shared interrupt channel 2 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM6_CH3_IRQ:1",
            "< \\brief [19:19] TIM6 shared interrupt channel 3 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM6_CH4_IRQ:1",
            "< \\brief [20:20] TIM6 shared interrupt channel 4 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM6_CH5_IRQ:1",
            "< \\brief [21:21] TIM6 shared interrupt channel 5 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM6_CH6_IRQ:1",
            "< \\brief [22:22] TIM6 shared interrupt channel 6 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM6_CH7_IRQ:1",
            "< \\brief [23:23] TIM6 shared interrupt channel 7 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM7_CH0_IRQ:1",
            "< \\brief [24:24] TIM7 shared interrupt channel 0 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM7_CH1_IRQ:1",
            "< \\brief [25:25] TIM7 shared interrupt channel 1 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM7_CH2_IRQ:1",
            "< \\brief [26:26] TIM7 shared interrupt channel 2 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM7_CH3_IRQ:1",
            "< \\brief [27:27] TIM7 shared interrupt channel 3 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM7_CH4_IRQ:1",
            "< \\brief [28:28] TIM7 shared interrupt channel 4 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM7_CH5_IRQ:1",
            "< \\brief [29:29] TIM7 shared interrupt channel 5 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM7_CH6_IRQ:1",
            "< \\brief [30:30] TIM7 shared interrupt channel 6 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM7_CH7_IRQ:1",
            "< \\brief [31:31] TIM7 shared interrupt channel 7 (r)"
        ]
    ],
    "Ifx_GTM_ICM_IRQG_R4_Bits": [
        [
            "-",
            "\\brief ICM Interrupt Group Register Covering MCS0 to MCS3 Sub-Modules",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS0_CH0_IRQ:1",
            "< \\brief [0:0] MCS0 channel 0 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS0_CH1_IRQ:1",
            "< \\brief [1:1] MCS0 channel 1 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS0_CH2_IRQ:1",
            "< \\brief [2:2] MCS0 channel 2 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS0_CH3_IRQ:1",
            "< \\brief [3:3] MCS0 channel 3 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS0_CH4_IRQ:1",
            "< \\brief [4:4] MCS0 channel 4 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS0_CH5_IRQ:1",
            "< \\brief [5:5] MCS0 channel 5 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS0_CH6_IRQ:1",
            "< \\brief [6:6] MCS0 channel 6 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS0_CH7_IRQ:1",
            "< \\brief [7:7] MCS0 channel 7 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS1_CH0_IRQ:1",
            "< \\brief [8:8] MCS1 channel 0 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS1_CH1_IRQ:1",
            "< \\brief [9:9] MCS1 channel 1 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS1_CH2_IRQ:1",
            "< \\brief [10:10] MCS1 channel 2 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS1_CH3_IRQ:1",
            "< \\brief [11:11] MCS1 channel 3 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS1_CH4_IRQ:1",
            "< \\brief [12:12] MCS1 channel 4 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS1_CH5_IRQ:1",
            "< \\brief [13:13] MCS1 channel 5 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS1_CH6_IRQ:1",
            "< \\brief [14:14] MCS1 channel 6 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS1_CH7_IRQ:1",
            "< \\brief [15:15] MCS1 channel 7 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS2_CH0_IRQ:1",
            "< \\brief [16:16] MCS2 channel 0 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS2_CH1_IRQ:1",
            "< \\brief [17:17] MCS2 channel 1 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS2_CH2_IRQ:1",
            "< \\brief [18:18] MCS2 channel 2 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS2_CH3_IRQ:1",
            "< \\brief [19:19] MCS2 channel 3 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS2_CH4_IRQ:1",
            "< \\brief [20:20] MCS2 channel 4 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS2_CH5_IRQ:1",
            "< \\brief [21:21] MCS2 channel 5 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS2_CH6_IRQ:1",
            "< \\brief [22:22] MCS2 channel 6 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS2_CH7_IRQ:1",
            "< \\brief [23:23] MCS2 channel 7 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS3_CH0_IRQ:1",
            "< \\brief [24:24] MCS3 channel 0 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS3_CH1_IRQ:1",
            "< \\brief [25:25] MCS3 channel 1 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS3_CH2_IRQ:1",
            "< \\brief [26:26] MCS3 channel 2 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS3_CH3_IRQ:1",
            "< \\brief [27:27] MCS3 channel 3 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS3_CH4_IRQ:1",
            "< \\brief [28:28] MCS3 channel 4 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS3_CH5_IRQ:1",
            "< \\brief [29:29] MCS3 channel 5 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS3_CH6_IRQ:1",
            "< \\brief [30:30] MCS3 channel 6 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS3_CH7_IRQ:1",
            "< \\brief [31:31] MCS3 channel 7 interrupt (r)"
        ]
    ],
    "Ifx_GTM_ICM_IRQG_R5_Bits": [
        [
            "-",
            "\\brief ICM Interrupt Group Register Covering MCS4 to MCS6 Sub-Modules",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS4_CH0_IRQ:1",
            "< \\brief [0:0] MCS4 channel 0 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS4_CH1_IRQ:1",
            "< \\brief [1:1] MCS4 channel 1 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS4_CH2_IRQ:1",
            "< \\brief [2:2] MCS4 channel 2 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS4_CH3_IRQ:1",
            "< \\brief [3:3] MCS4 channel 3 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS4_CH4_IRQ:1",
            "< \\brief [4:4] MCS4 channel 4 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS4_CH5_IRQ:1",
            "< \\brief [5:5] MCS4 channel 5 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS4_CH6_IRQ:1",
            "< \\brief [6:6] MCS4 channel 6 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS4_CH7_IRQ:1",
            "< \\brief [7:7] MCS4 channel 7 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS5_CH0_IRQ:1",
            "< \\brief [8:8] MCS5 channel 0 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS5_CH1_IRQ:1",
            "< \\brief [9:9] MCS5 channel 1 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS5_CH2_IRQ:1",
            "< \\brief [10:10] MCS5 channel 2 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS5_CH3_IRQ:1",
            "< \\brief [11:11] MCS5 channel 3 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS5_CH4_IRQ:1",
            "< \\brief [12:12] MCS5 channel 4 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS5_CH5_IRQ:1",
            "< \\brief [13:13] MCS5 channel 5 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS5_CH6_IRQ:1",
            "< \\brief [14:14] MCS5 channel 6 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS5_CH7_IRQ:1",
            "< \\brief [15:15] MCS5 channel 7 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS6_CH0_IRQ:1",
            "< \\brief [16:16] MCS6 channel 0 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS6_CH1_IRQ:1",
            "< \\brief [17:17] MCS6 channel 1 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS6_CH2_IRQ:1",
            "< \\brief [18:18] MCS6 channel 2 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS6_CH3_IRQ:1",
            "< \\brief [19:19] MCS6 channel 3 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS6_CH4_IRQ:1",
            "< \\brief [20:20] MCS6 channel 4 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS6_CH5_IRQ:1",
            "< \\brief [21:21] MCS6 channel 5 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS6_CH6_IRQ:1",
            "< \\brief [22:22] MCS6 channel 6 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS6_CH7_IRQ:1",
            "< \\brief [23:23] MCS6 channel 7 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS7_CH0_IRQ:1",
            "< \\brief [24:24] MCS7 channel 0 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS7_CH1_IRQ:1",
            "< \\brief [25:25] MCS7 channel 1 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS7_CH2_IRQ:1",
            "< \\brief [26:26] MCS7 channel 2 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS7_CH3_IRQ:1",
            "< \\brief [27:27] MCS7 channel 3 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS7_CH4_IRQ:1",
            "< \\brief [28:28] MCS7 channel 4 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS7_CH5_IRQ:1",
            "< \\brief [29:29] MCS7 channel 5 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS7_CH6_IRQ:1",
            "< \\brief [30:30] MCS7 channel 6 interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS7_CH7_IRQ:1",
            "< \\brief [31:31] MCS7 channel 7 interrupt (r)"
        ]
    ],
    "Ifx_GTM_ICM_IRQG_R6_Bits": [
        [
            "-",
            "\\brief ICM Interrupt Group Register Covering GTM Output Sub-Modules TOM0 to TOM1",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM0_CH0_IRQ:1",
            "< \\brief [0:0] TOM0 channel 0 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM0_CH1_IRQ:1",
            "< \\brief [1:1] TOM0 channel 1 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM0_CH2_IRQ:1",
            "< \\brief [2:2] TOM0 channel 2 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM0_CH3_IRQ:1",
            "< \\brief [3:3] TOM0 channel 3 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM0_CH4_IRQ:1",
            "< \\brief [4:4] TOM0 channel 4 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM0_CH5_IRQ:1",
            "< \\brief [5:5] TOM0 channel 5 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM0_CH6_IRQ:1",
            "< \\brief [6:6] TOM0 channel 6 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM0_CH7_IRQ:1",
            "< \\brief [7:7] TOM0 channel 7 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM0_CH8_IRQ:1",
            "< \\brief [8:8] TOM0 channel 8 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM0_CH9_IRQ:1",
            "< \\brief [9:9] TOM0 channel 9 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM0_CH10_IRQ:1",
            "< \\brief [10:10] TOM0 channel 10 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM0_CH11_IRQ:1",
            "< \\brief [11:11] TOM0 channel 11 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM0_CH12_IRQ:1",
            "< \\brief [12:12] TOM0 channel 12 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM0_CH13_IRQ:1",
            "< \\brief [13:13] TOM0 channel 13 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM0_CH14_IRQ:1",
            "< \\brief [14:14] TOM0 channel 14 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM0_CH15_IRQ:1",
            "< \\brief [15:15] TOM0 channel 15 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM1_CH0_IRQ:1",
            "< \\brief [16:16] TOM1 channel 0 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM1_CH1_IRQ:1",
            "< \\brief [17:17] TOM1 channel 1 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM1_CH2_IRQ:1",
            "< \\brief [18:18] TOM1 channel 2 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM1_CH3_IRQ:1",
            "< \\brief [19:19] TOM1 channel 3 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM1_CH4_IRQ:1",
            "< \\brief [20:20] TOM1 channel 4 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM1_CH5_IRQ:1",
            "< \\brief [21:21] TOM1 channel 5 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM1_CH6_IRQ:1",
            "< \\brief [22:22] TOM1 channel 6 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM1_CH7_IRQ:1",
            "< \\brief [23:23] TOM1 channel 7 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM1_CH8_IRQ:1",
            "< \\brief [24:24] TOM1 channel 8 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM1_CH9_IRQ:1",
            "< \\brief [25:25] TOM1 channel 9 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM1_CH10_IRQ:1",
            "< \\brief [26:26] TOM1 channel 10 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM1_CH11_IRQ:1",
            "< \\brief [27:27] TOM1 channel 11 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM1_CH12_IRQ:1",
            "< \\brief [28:28] TOM1 channel 12 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM1_CH13_IRQ:1",
            "< \\brief [29:29] TOM1 channel 13 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM1_CH14_IRQ:1",
            "< \\brief [30:30] TOM1 channel 14 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM1_CH15_IRQ:1",
            "< \\brief [31:31] TOM1 channel 15 shared interrupt (r)"
        ]
    ],
    "Ifx_GTM_ICM_IRQG_R7_Bits": [
        [
            "-",
            "\\brief ICM Interrupt Group Register Covering GTM Output Sub-Modules TOM2 to TOM3",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM2_CH0_IRQ:1",
            "< \\brief [0:0] TOM2 channel 0 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM2_CH1_IRQ:1",
            "< \\brief [1:1] TOM2 channel 1 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM2_CH2_IRQ:1",
            "< \\brief [2:2] TOM2 channel 2 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM2_CH3_IRQ:1",
            "< \\brief [3:3] TOM2 channel 3 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM2_CH4_IRQ:1",
            "< \\brief [4:4] TOM2 channel 4 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM2_CH5_IRQ:1",
            "< \\brief [5:5] TOM2 channel 5 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM2_CH6_IRQ:1",
            "< \\brief [6:6] TOM2 channel 6 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM2_CH7_IRQ:1",
            "< \\brief [7:7] TOM2 channel 7 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM2_CH8_IRQ:1",
            "< \\brief [8:8] TOM2 channel 8 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM2_CH9_IRQ:1",
            "< \\brief [9:9] TOM2 channel 9 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM2_CH10_IRQ:1",
            "< \\brief [10:10] TOM2 channel 10 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM2_CH11_IRQ:1",
            "< \\brief [11:11] TOM2 channel 11 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM2_CH12_IRQ:1",
            "< \\brief [12:12] TOM2 channel 12 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM2_CH13_IRQ:1",
            "< \\brief [13:13] TOM2 channel 13 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM2_CH14_IRQ:1",
            "< \\brief [14:14] TOM2 channel 14 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM2_CH15_IRQ:1",
            "< \\brief [15:15] TOM2 channel 15 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM3_CH0_IRQ:1",
            "< \\brief [16:16] TOM3 channel 0 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM3_CH1_IRQ:1",
            "< \\brief [17:17] TOM3 channel 1 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM3_CH2_IRQ:1",
            "< \\brief [18:18] TOM3 channel 2 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM3_CH3_IRQ:1",
            "< \\brief [19:19] TOM3 channel 3 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM3_CH4_IRQ:1",
            "< \\brief [20:20] TOM3 channel 4 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM3_CH5_IRQ:1",
            "< \\brief [21:21] TOM3 channel 5 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM3_CH6_IRQ:1",
            "< \\brief [22:22] TOM3 channel 6 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM3_CH7_IRQ:1",
            "< \\brief [23:23] TOM3 channel 7 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM3_CH8_IRQ:1",
            "< \\brief [24:24] TOM3 channel 8 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM3_CH9_IRQ:1",
            "< \\brief [25:25] TOM3 channel 9 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM3_CH10_IRQ:1",
            "< \\brief [26:26] TOM3 channel 10 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM3_CH11_IRQ:1",
            "< \\brief [27:27] TOM3 channel 11 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM3_CH12_IRQ:1",
            "< \\brief [28:28] TOM3 channel 12 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM3_CH13_IRQ:1",
            "< \\brief [29:29] TOM3 channel 13 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM3_CH14_IRQ:1",
            "< \\brief [30:30] TOM3 channel 14 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM3_CH15_IRQ:1",
            "< \\brief [31:31] TOM3 channel 15 shared interrupt (r)"
        ]
    ],
    "Ifx_GTM_ICM_IRQG_R9_Bits": [
        [
            "-",
            "\\brief ICM Interrupt Group Register Covering GTM Output Sub-Modules ATOM0, ATOM1, ATOM2 and ATOM3",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM0_CH0_IRQ:1",
            "< \\brief [0:0] ATOM0 channel 0 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM0_CH1_IRQ:1",
            "< \\brief [1:1] ATOM0 channel 1 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM0_CH2_IRQ:1",
            "< \\brief [2:2] ATOM0 channel 2 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM0_CH3_IRQ:1",
            "< \\brief [3:3] ATOM0 channel 3 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM0_CH4_IRQ:1",
            "< \\brief [4:4] ATOM0 channel 4 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM0_CH5_IRQ:1",
            "< \\brief [5:5] ATOM0 channel 5 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM0_CH6_IRQ:1",
            "< \\brief [6:6] ATOM0 channel 6 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM0_CH7_IRQ:1",
            "< \\brief [7:7] ATOM0 channel 7 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM1_CH0_IRQ:1",
            "< \\brief [8:8] ATOM1 channel 0 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM1_CH1_IRQ:1",
            "< \\brief [9:9] ATOM1 channel 1 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM1_CH2_IRQ:1",
            "< \\brief [10:10] ATOM1 channel 2 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM1_CH3_IRQ:1",
            "< \\brief [11:11] ATOM1 channel 3 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM1_CH4_IRQ:1",
            "< \\brief [12:12] ATOM1 channel 4 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM1_CH5_IRQ:1",
            "< \\brief [13:13] ATOM1 channel 5 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM1_CH6_IRQ:1",
            "< \\brief [14:14] ATOM1 channel 6 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM1_CH7_IRQ:1",
            "< \\brief [15:15] ATOM1 channel 7 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM2_CH0_IRQ:1",
            "< \\brief [16:16] ATOM2 channel 0 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM2_CH1_IRQ:1",
            "< \\brief [17:17] ATOM2 channel 1 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM2_CH2_IRQ:1",
            "< \\brief [18:18] ATOM2 channel 2 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM2_CH3_IRQ:1",
            "< \\brief [19:19] ATOM2 channel 3 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM2_CH4_IRQ:1",
            "< \\brief [20:20] ATOM2 channel 4 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM2_CH5_IRQ:1",
            "< \\brief [21:21] ATOM2 channel 5 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM2_CH6_IRQ:1",
            "< \\brief [22:22] ATOM2 channel 6 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM2_CH7_IRQ:1",
            "< \\brief [23:23] ATOM2 channel 7 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM3_CH0_IRQ:1",
            "< \\brief [24:24] ATOM3 channel 0 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM3_CH1_IRQ:1",
            "< \\brief [25:25] ATOM3 channel 1 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM3_CH2_IRQ:1",
            "< \\brief [26:26] ATOM3 channel 2 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM3_CH3_IRQ:1",
            "< \\brief [27:27] ATOM3 channel 3 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM3_CH4_IRQ:1",
            "< \\brief [28:28] ATOM3 channel 4 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM3_CH5_IRQ:1",
            "< \\brief [29:29] ATOM3 channel 5 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM3_CH6_IRQ:1",
            "< \\brief [30:30] ATOM3 channel 6 shared interrupt (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM3_CH7_IRQ:1",
            "< \\brief [31:31] ATOM3 channel 7 shared interrupt (r)"
        ]
    ],
    "Ifx_GTM_INTOUT_Bits": [
        [
            "-",
            "\\brief Interrupt Output Register ${n}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "INT0:2",
            "< \\brief [1:0] Interrupt Trigger Request 0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_IRQ_EN_Bits": [
        [
            "-",
            "\\brief GTM Interrupt Enable Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEI_TO_XPT_IRQ_EN:1",
            "< \\brief [0:0] AEI_TO_XPT_IRQ interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEI_USP_ADDR_IRQ_EN:1",
            "< \\brief [1:1] AEI_USP_ADDR_IRQ interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEI_IM_ADDR_IRQ_EN:1",
            "< \\brief [2:2] AEI_IM_ADDR_IRQ interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEI_USP_BE_IRQ_EN:1",
            "< \\brief [3:3] AEI_USP_BE_IRQ interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEIM_USP_ADDR_IRQ_EN:1",
            "< \\brief [4:4] AEI_MUSP_ADDR_IRQ interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEIM_IM_ADDR_IRQ_EN:1",
            "< \\brief [5:5] AEIM_IM_ADDR_IRQ interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEIM_USP_BE_IRQ_EN:1",
            "< \\brief [6:6] AEIM_USP_BE_IRQ interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLK_EN_ERR_IRQ_EN:1",
            "< \\brief [7:7] CLK_EN_ERR_IRQ interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLK_PER_ERR_IRQ_EN:1",
            "< \\brief [8:8] CLK_PER_ERR_IRQ interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_9:23",
            "< \\brief [31:9] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_IRQ_FORCINT_Bits": [
        [
            "-",
            "\\brief GTM Software Interrupt Generation Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_AEI_TO_XPT:1",
            "< \\brief [0:0] Trigger AEI_TO_XPT_IRQ interrupt by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_AEI_USP_ADDR:1",
            "< \\brief [1:1] Trigger AEI_USP_ADDR_IRQ interrupt by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_AEI_IM_ADDR:1",
            "< \\brief [2:2] Trigger AEI_IM_ADDR_IRQ interrupt by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_AEI_USP_BE:1",
            "< \\brief [3:3] Trigger AEI_USP_BE_IRQ interrupt by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_AEIM_USP_ADDR:1",
            "< \\brief [4:4] Trigger AEIM_USP_ADDR_IRQ interrupt by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_AEIM_IM_ADDR:1",
            "< \\brief [5:5] Trigger AEIM_IM_ADDR_IRQ interrupt by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_AEIM_USP_BE:1",
            "< \\brief [6:6] Trigger AEIM_USP_BE_IRQ interrupt by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_CLK_EN_ERR:1",
            "< \\brief [7:7] Trigger CLK_EN_ERR_IRQ interrupt by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_CLK_PER_ERR:1",
            "< \\brief [8:8] Trigger CLK_PER_ERR_IRQ interrupt by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_9:23",
            "< \\brief [31:9] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_IRQ_MODE_Bits": [
        [
            "-",
            "\\brief GTM Top Level Interrupts Mode Selection Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "IRQ_MODE:2",
            "< \\brief [1:0] Interrupt strategy mode selection for the AEI timeout and address monitoring interrupts (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_IRQ_NOTIFY_Bits": [
        [
            "-",
            "\\brief GTM Interrupt Notification Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEI_TO_XPT:1",
            "< \\brief [0:0] AEI timeout exception occurred (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEI_USP_ADDR:1",
            "< \\brief [1:1] AEI unsupported address interrupt (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEI_IM_ADDR:1",
            "< \\brief [2:2] AEI illegal Module address interrupt (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEI_USP_BE:1",
            "< \\brief [3:3] AEI unsupported byte enable interrupt (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEIM_USP_ADDR:1",
            "< \\brief [4:4] AEI master port unsupported address interrupt (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEIM_IM_ADDR:1",
            "< \\brief [5:5] AEI master port illegal Module address interrupt (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AEIM_USP_BE:1",
            "< \\brief [6:6] AEI master port unsupported byte enable interrupt (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLK_EN_ERR:1",
            "< \\brief [7:7] Clock enable error interrupt (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLK_PER_ERR:1",
            "< \\brief [8:8] Clock period error interrupt (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_9:15",
            "< \\brief [23:9] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLK_EN_ERR_STATE0:1",
            "< \\brief [24:24] Erroneous clock enable state (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLK_EN_ERR_STATE1:1",
            "< \\brief [25:25] Erroneous clock enable state (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_26:2",
            "< \\brief [27:26] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLK_EN_EXP_STATE0:1",
            "< \\brief [28:28] Expected clock enable state (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLK_EN_EXP_STATE1:1",
            "< \\brief [29:29] Expected clock enable state (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_LCDCDCOUTSEL_Bits": [
        [
            "-",
            "\\brief LCDCDC Output Select Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL:4",
            "< \\brief [3:0] Output Selection for GTM to LCDCDC connection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_MAP_CTRL_Bits": [
        [
            "-",
            "\\brief MAP Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TSEL:1",
            "< \\brief [0:0] TRIGGER signal output select (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SSL:3",
            "< \\brief [3:1] STATE signal output select (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "LSEL:1",
            "< \\brief [4:4] TIM0_IN6 input level selection (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_5:11",
            "< \\brief [15:5] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "TSPP0_EN:1",
            "< \\brief [16:16] Enable of TSPP0 subunit (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TSPP0_DLD:1",
            "< \\brief [17:17] DIR level definition bit (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_18:2",
            "< \\brief [19:18] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "TSPP0_I0V:1",
            "< \\brief [20:20] Disable of TSPP0 TIM0_CHx(48) input line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TSPP0_I1V:1",
            "< \\brief [21:21] Disable of TSPP0 TIM0_CHy(48) input line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TSPP0_I2V:1",
            "< \\brief [22:22] Disable of TSPP0 TIM0_CHz(48) input line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_23:1",
            "< \\brief [23:23] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "TSPP1_EN:1",
            "< \\brief [24:24] Enable of TSPP1 subunit (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TSPP1_DLD:1",
            "< \\brief [25:25] DIR level definition bit (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_26:2",
            "< \\brief [27:26] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "TSPP1_I0V:1",
            "< \\brief [28:28] Disable of TSPP1 TIM0_CHx(48) input line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TSPP1_I1V:1",
            "< \\brief [29:29] Disable of TSPP1 TIM0_CHy(48) input line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TSPP1_I2V:1",
            "< \\brief [30:30] Disable of TSPP1 TIM0_CHz(48) input line (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_MCFG_CTRL_Bits": [
        [
            "-",
            "\\brief MCFG Memory Layout Configuration Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "MEM0:2",
            "< \\brief [1:0] Configure Memory pages for MCS-instance MCS0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MEM1:2",
            "< \\brief [3:2] Configure Memory pages for MCS-instance MCS1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MEM2:2",
            "< \\brief [5:4] Configure Memory pages for MCS-instance MCS2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MEM3:2",
            "< \\brief [7:6] Configure Memory pages for MCS-instance MCS3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MEM4:2",
            "< \\brief [9:8] Configure Memory pages for MCS-instance MCS4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_10:2",
            "< \\brief [11:10] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_12:2",
            "< \\brief [13:12] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_14:2",
            "< \\brief [15:14] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:2",
            "< \\brief [17:16] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_18:2",
            "< \\brief [19:18] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_20:12",
            "< \\brief [31:20] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_MCSINTCLR_Bits": [
        [
            "-",
            "\\brief MCS Interrupt Clear Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MCS0:1",
            "< \\brief [0:0] MCSn RAM0 Interrupt 0 Status Clear Bit (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MCS1:1",
            "< \\brief [1:1] MCSn RAM0 Interrupt 0 Status Clear Bit (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MCS2:1",
            "< \\brief [2:2] MCSn RAM0 Interrupt 0 Status Clear Bit (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MCS3:1",
            "< \\brief [3:3] MCSn RAM0 Interrupt 0 Status Clear Bit (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MCS4:1",
            "< \\brief [4:4] MCSn RAM0 Interrupt 0 Status Clear Bit (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:27",
            "< \\brief [31:5] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_MCSINTSTAT_Bits": [
        [
            "-",
            "\\brief MCS Interrupt Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MCS00:1",
            "< \\brief [0:0] MCS0 RAM0 Interrupt 0 Status Flag (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MCS10:1",
            "< \\brief [1:1] MCS1 RAM0 Interrupt 0 Status Flag (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MCS20:1",
            "< \\brief [2:2] MCS2 RAM0 Interrupt 0 Status Flag (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MCS30:1",
            "< \\brief [3:3] MCS3 RAM0 Interrupt 0 Status Flag (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MCS40:1",
            "< \\brief [4:4] MCS4 RAM0 Interrupt 0 Status Flag (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:27",
            "< \\brief [31:5] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_MCSTRIGOUTSEL_Bits": [
        [
            "-",
            "\\brief Trigger Output Select Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL0:4",
            "< \\brief [3:0] Selects which MCS triggers go to FC0BFDAT/SEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL1:4",
            "< \\brief [7:4] Selects which MCS triggers go to FC1BFDAT/SEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL2:4",
            "< \\brief [11:8] Selects which MCS triggers go to FC2BFDAT/SEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL3:4",
            "< \\brief [15:12] Selects which MCS triggers go to FC3BFDAT/SEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:4",
            "< \\brief [19:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:4",
            "< \\brief [23:20] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:4",
            "< \\brief [27:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_MCS_AEM_DIS_Bits": [
        [
            "-",
            "\\brief GTM MCS Master Port Disable Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DIS_CLS0:2",
            "< \\brief [1:0] Disable MCS AEIM access in cluster 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DIS_CLS1:2",
            "< \\brief [3:2] Disable MCS AEIM access in cluster 1, see bit DIS_CLS0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DIS_CLS2:2",
            "< \\brief [5:4] Disable MCS AEIM access in cluster 2, see bit DIS_CLS0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DIS_CLS3:2",
            "< \\brief [7:6] Disable MCS AEIM access in cluster 3, see bit DIS_CLS0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DIS_CLS4:2",
            "< \\brief [9:8] Disable MCS AEIM access in cluster 4, see bit DIS_CLS0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DIS_CLS5:2",
            "< \\brief [11:10] Disable MCS AEIM access in cluster 5, see bit DIS_CLS0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DIS_CLS6:2",
            "< \\brief [13:12] Disable MCS AEIM access in cluster 6, see bit DIS_CLS0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DIS_CLS7:2",
            "< \\brief [15:14] Disable MCS AEIM access in cluster 7, see bit DIS_CLS0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DIS_CLS8:2",
            "< \\brief [17:16] Disable MCS AEIM access in cluster 8, see bit DIS_CLS0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DIS_CLS9:2",
            "< \\brief [19:18] Disable MCS AEIM access in cluster 9, see bit DIS_CLS0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DIS_CLS10:2",
            "< \\brief [21:20] Disable MCS AEIM access in cluster 10, see bit DIS_CLS0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DIS_CLS11:2",
            "< \\brief [23:22] Disable MCS AEIM access in cluster 11, see bit DIS_CLS0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_MCS_CAT_Bits": [
        [
            "-",
            "\\brief MCS${i} Cancel ARU Transfer Instruction Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CAT0:1",
            "< \\brief [0:0] Cancel ARU transfer for channel 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CAT1:1",
            "< \\brief [1:1] Cancel ARU transfer for channel 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CAT2:1",
            "< \\brief [2:2] Cancel ARU transfer for channel 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CAT3:1",
            "< \\brief [3:3] Cancel ARU transfer for channel 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CAT4:1",
            "< \\brief [4:4] Cancel ARU transfer for channel 4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CAT5:1",
            "< \\brief [5:5] Cancel ARU transfer for channel 5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CAT6:1",
            "< \\brief [6:6] Cancel ARU transfer for channel 6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CAT7:1",
            "< \\brief [7:7] Cancel ARU transfer for channel 7 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_MCS_CH_ACB_Bits": [
        [
            "-",
            "\\brief MCS${i} Channel ${x} ARU Control Bit Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ACB0:1",
            "< \\brief [0:0] ARU Control bit 0 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ACB1:1",
            "< \\brief [1:1] ARU Control bit 1 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ACB2:1",
            "< \\brief [2:2] ARU Control bit 2 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ACB3:1",
            "< \\brief [3:3] ARU Control bit 3 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ACB4:1",
            "< \\brief [4:4] ARU Control bit 4 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_5:27",
            "< \\brief [31:5] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_MCS_CH_CTRG_Bits": [
        [
            "-",
            "\\brief MCS${i} Clear Trigger Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG0:1",
            "< \\brief [0:0] Trigger bit 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG1:1",
            "< \\brief [1:1] Trigger bit 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG2:1",
            "< \\brief [2:2] Trigger bit 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG3:1",
            "< \\brief [3:3] Trigger bit 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG4:1",
            "< \\brief [4:4] Trigger bit 4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG5:1",
            "< \\brief [5:5] Trigger bit 5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG6:1",
            "< \\brief [6:6] Trigger bit 6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG7:1",
            "< \\brief [7:7] Trigger bit 7 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG8:1",
            "< \\brief [8:8] Trigger bit 8 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG9:1",
            "< \\brief [9:9] Trigger bit 9 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG10:1",
            "< \\brief [10:10] Trigger bit 10 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG11:1",
            "< \\brief [11:11] Trigger bit 11 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG12:1",
            "< \\brief [12:12] Trigger bit 12 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG13:1",
            "< \\brief [13:13] Trigger bit 13 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG14:1",
            "< \\brief [14:14] Trigger bit 14 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG15:1",
            "< \\brief [15:15] Trigger bit 15 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG16:1",
            "< \\brief [16:16] Trigger bit 16 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG17:1",
            "< \\brief [17:17] Trigger bit 17 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG18:1",
            "< \\brief [18:18] Trigger bit 18 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG19:1",
            "< \\brief [19:19] Trigger bit 19 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG20:1",
            "< \\brief [20:20] Trigger bit 20 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG21:1",
            "< \\brief [21:21] Trigger bit 21 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG22:1",
            "< \\brief [22:22] Trigger bit 22 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG23:1",
            "< \\brief [23:23] Trigger bit 23 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_MCS_CH_CTRL_Bits": [
        [
            "-",
            "\\brief MCS${i} Channel ${x} Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN:1",
            "< \\brief [0:0] Enable MCS-channel (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IRQ:1",
            "< \\brief [1:1] Interrupt state (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ERR:1",
            "< \\brief [2:2] Error state (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_3:1",
            "< \\brief [3:3] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "CY:1",
            "< \\brief [4:4] Carry bit state (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "Z:1",
            "< \\brief [5:5] Zero bit state (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "V:1",
            "< \\brief [6:6] Overflow bit state (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "N:1",
            "< \\brief [7:7] Negative bit state (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CAT:1",
            "< \\brief [8:8] Cancel ARU transfer state (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CWT:1",
            "< \\brief [9:9] Cancel WURM instruction state (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SAT:1",
            "< \\brief [10:10] Successful ARU transfer bit (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_11:5",
            "< \\brief [15:11] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "SP_CNT:3",
            "< \\brief [18:16] Stack pointer counter value (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_19:13",
            "< \\brief [31:19] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_MCS_CH_EIRQ_EN_Bits": [
        [
            "-",
            "\\brief MCS${i} Channel ${x} Error Interrupt Enable Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS_EIRQ_EN0:1",
            "< \\brief [0:0] MCS channel x MCS_EIRQ error interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "STK_ERR_EIRQ_EN:1",
            "< \\brief [1:1] MCS channel x STK_ERR_IRQ error interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ERR_EIRQ_EN:1",
            "< \\brief [2:2] MCS channel x ERR_EIRQ error interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_3:29",
            "< \\brief [31:3] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_MCS_CH_IRQ_EN_Bits": [
        [
            "-",
            "\\brief MCS${i} Channel ${x} Interrupt Enable Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS_IRQ_EN:1",
            "< \\brief [0:0] MCS channel x MCS_IRQ interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "STK_ERR_IRQ_EN:1",
            "< \\brief [1:1] MCS channel x STK_ERR_IRQ interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ERR_IRQ_EN:1",
            "< \\brief [2:2] MCS channel x ERR_IRQ interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_3:29",
            "< \\brief [31:3] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_MCS_CH_IRQ_FORCINT_Bits": [
        [
            "-",
            "\\brief MCS${i} Channel ${x} Force Interrupt Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_MCS_IRQ:1",
            "< \\brief [0:0] Trigger IRQ bit in MCS_CH_[x]_IRQ_NOTIFY register by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_STK_ERR_IRQ:1",
            "< \\brief [1:1] Trigger IRQ bit in MCS_CH_[x]_IRQ_NOTIFY register by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_ERR_IRQ:1",
            "< \\brief [2:2] Trigger IRQ bit in MCS_CH_[x]_IRQ_NOTIFY register by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_3:29",
            "< \\brief [31:3] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_MCS_CH_IRQ_MODE_Bits": [
        [
            "-",
            "\\brief MCS${i} Channel ${x} Interrupt Mode Configuration Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "IRQ_MODE:2",
            "< \\brief [1:0] IRQ mode selection (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_MCS_CH_IRQ_NOTIFY_Bits": [
        [
            "-",
            "\\brief MCS${i} Channel ${x} Interrupt Notification Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS_IRQ:1",
            "< \\brief [0:0] Interrupt request by MCS-channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "STK_ERR_IRQ:1",
            "< \\brief [1:1] Stack counter overflow/underflow of channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ERR_IRQ:1",
            "< \\brief [2:2] MCS channel x ERR interrupt (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_3:29",
            "< \\brief [31:3] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_MCS_CH_MHB_Bits": [
        [
            "-",
            "\\brief MCS${i} Channel ${x} Memory High Byte Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DATA:8",
            "< \\brief [7:0] Data of memory high bit register MHB (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_MCS_CH_PC_Bits": [
        [
            "-",
            "\\brief MCS${i} Channel ${x} Program Counter Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "PC:16",
            "< \\brief [15:0] Current Program Counter (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_MCS_CH_R_Bits": [
        [
            "-",
            "\\brief MCS${i} Channel ${x} General Purpose Register ${y}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DATA:24",
            "< \\brief [23:0] Data of general purpose register R[y] (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_MCS_CH_STRG_Bits": [
        [
            "-",
            "\\brief MCS${i} Set Trigger Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG0:1",
            "< \\brief [0:0] Trigger bit 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG1:1",
            "< \\brief [1:1] Trigger bit 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG2:1",
            "< \\brief [2:2] Trigger bit 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG3:1",
            "< \\brief [3:3] Trigger bit 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG4:1",
            "< \\brief [4:4] Trigger bit 4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG5:1",
            "< \\brief [5:5] Trigger bit 5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG6:1",
            "< \\brief [6:6] Trigger bit 6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG7:1",
            "< \\brief [7:7] Trigger bit 7 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG8:1",
            "< \\brief [8:8] Trigger bit 8 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG9:1",
            "< \\brief [9:9] Trigger bit 9 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG10:1",
            "< \\brief [10:10] Trigger bit 10 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG11:1",
            "< \\brief [11:11] Trigger bit 11 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG12:1",
            "< \\brief [12:12] Trigger bit 12 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG13:1",
            "< \\brief [13:13] Trigger bit 13 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG14:1",
            "< \\brief [14:14] Trigger bit 14 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG15:1",
            "< \\brief [15:15] Trigger bit 15 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG16:1",
            "< \\brief [16:16] Trigger bit 16 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG17:1",
            "< \\brief [17:17] Trigger bit 17 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG18:1",
            "< \\brief [18:18] Trigger bit 18 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG19:1",
            "< \\brief [19:19] Trigger bit 19 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG20:1",
            "< \\brief [20:20] Trigger bit 20 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG21:1",
            "< \\brief [21:21] Trigger bit 21 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG22:1",
            "< \\brief [22:22] Trigger bit 22 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG23:1",
            "< \\brief [23:23] Trigger bit 23 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_MCS_CTRL_STAT_Bits": [
        [
            "-",
            "\\brief MCS${i} Control and Status Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "SCD_MODE:2",
            "< \\brief [1:0] Select MCS scheduling mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_2:6",
            "< \\brief [7:2] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "SCD_CH:4",
            "< \\brief [11:8] Channel selection for scheduling algorithm (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "RAM_RST:1",
            "< \\brief [16:16] RAM reset bit (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "HLT_SP_OFL:1",
            "< \\brief [17:17] Halt on stack pointer overflow (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_18:2",
            "< \\brief [19:18] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "ERR_SRC_ID:3",
            "< \\brief [22:20] Error source identifier (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_23:1",
            "< \\brief [23:23] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_TIM_FOUT:1",
            "< \\brief [24:24] Enable routing of TIM[i]_CH[x]_F_OUT signal (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN_XOREG:1",
            "< \\brief [25:25] Enable extended register set (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "HLT_AEIM_ERR:1",
            "< \\brief [26:26] Halt on AEI bus master error (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_27:5",
            "< \\brief [31:27] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_MCS_CWT_Bits": [
        [
            "-",
            "\\brief MCS${i} Cancel WURM Instruction Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CWT0:1",
            "< \\brief [0:0] Cancel WURM instruction for channel 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CWT1:1",
            "< \\brief [1:1] Cancel WURM instruction for channel 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CWT2:1",
            "< \\brief [2:2] Cancel WURM instruction for channel 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CWT3:1",
            "< \\brief [3:3] Cancel WURM instruction for channel 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CWT4:1",
            "< \\brief [4:4] Cancel WURM instruction for channel 4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CWT5:1",
            "< \\brief [5:5] Cancel WURM instruction for channel 5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CWT6:1",
            "< \\brief [6:6] Cancel WURM instruction for channel 6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CWT7:1",
            "< \\brief [7:7] Cancel WURM instruction for channel 7 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_MCS_ERR_Bits": [
        [
            "-",
            "\\brief MCS${i} error register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ERR0:1",
            "< \\brief [0:0] Error State of MCS-channel 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ERR1:1",
            "< \\brief [1:1] Error State of MCS-channel 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ERR2:1",
            "< \\brief [2:2] Error State of MCS-channel 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ERR3:1",
            "< \\brief [3:3] Error State of MCS-channel 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ERR4:1",
            "< \\brief [4:4] Error State of MCS-channel 4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ERR5:1",
            "< \\brief [5:5] Error State of MCS-channel 5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ERR6:1",
            "< \\brief [6:6] Error State of MCS-channel 6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ERR7:1",
            "< \\brief [7:7] Error State of MCS-channel 7 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_MCS_REG_PROT_Bits": [
        [
            "-",
            "\\brief MCS${i} Write Protection Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "WPROT0:2",
            "< \\brief [1:0] Register Write Protection of MCS-channel 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WPROT1:2",
            "< \\brief [3:2] Register Write Protection of MCS-channel 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WPROT2:2",
            "< \\brief [5:4] Register Write Protection of MCS-channel 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WPROT3:2",
            "< \\brief [7:6] Register Write Protection of MCS-channel 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WPROT4:2",
            "< \\brief [9:8] Register Write Protection of MCS-channel 4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WPROT5:2",
            "< \\brief [11:10] Register Write Protection of MCS-channel 5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WPROT6:2",
            "< \\brief [13:12] Register Write Protection of MCS-channel 6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WPROT7:2",
            "< \\brief [15:14] Register Write Protection of MCS-channel 7 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_MCS_RESET_Bits": [
        [
            "-",
            "\\brief MCS${i} Reset Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST0:1",
            "< \\brief [0:0] Software reset of channel 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST1:1",
            "< \\brief [1:1] Software reset of channel 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST2:1",
            "< \\brief [2:2] Software reset of channel 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST3:1",
            "< \\brief [3:3] Software reset of channel 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST4:1",
            "< \\brief [4:4] Software reset of channel 4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST5:1",
            "< \\brief [5:5] Software reset of channel 5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST6:1",
            "< \\brief [6:6] Software reset of channel 6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST7:1",
            "< \\brief [7:7] Software reset of channel 7 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_MON_ACTIVITY_MCS_Bits": [
        [
            "-",
            "\\brief Monitor Activity Register for MCS ${z}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_0:1",
            "< \\brief [0:0] Activity of check performed in module MCS[z] at channel 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_1:1",
            "< \\brief [1:1] Activity of check performed in module MCS[z] at channel 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_2:1",
            "< \\brief [2:2] Activity of check performed in module MCS[z] at channel 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_3:1",
            "< \\brief [3:3] Activity of check performed in module MCS[z] at channel 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_4:1",
            "< \\brief [4:4] Activity of check performed in module MCS[z] at channel 4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_5:1",
            "< \\brief [5:5] Activity of check performed in module MCS[z] at channel 5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_6:1",
            "< \\brief [6:6] Activity of check performed in module MCS[z] at channel 6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_7:1",
            "< \\brief [7:7] Activity of check performed in module MCS[z] at channel 7 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_MON_ACTIVITY_R0_Bits": [
        [
            "-",
            "\\brief Monitor Activity Register 0",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_0_0:1",
            "< \\brief [0:0] Activity of check performed in module MCS 0 at channel 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_0_1:1",
            "< \\brief [1:1] Activity of check performed in module MCS 0 at channel 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_0_2:1",
            "< \\brief [2:2] Activity of check performed in module MCS 0 at channel 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_0_3:1",
            "< \\brief [3:3] Activity of check performed in module MCS 0 at channel 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_0_4:1",
            "< \\brief [4:4] Activity of check performed in module MCS 0 at channel 4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_0_5:1",
            "< \\brief [5:5] Activity of check performed in module MCS 0 at channel 5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_0_6:1",
            "< \\brief [6:6] Activity of check performed in module MCS 0 at channel 6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_0_7:1",
            "< \\brief [7:7] Activity of check performed in module MCS 0 at channel 7 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_1_0:1",
            "< \\brief [8:8] Activity of check performed in module MCS 1 at channel 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_1_1:1",
            "< \\brief [9:9] Activity of check performed in module MCS 1 at channel 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_1_2:1",
            "< \\brief [10:10] Activity of check performed in module MCS 1 at channel 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_1_3:1",
            "< \\brief [11:11] Activity of check performed in module MCS 1 at channel 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_1_4:1",
            "< \\brief [12:12] Activity of check performed in module MCS 1 at channel 4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_1_5:1",
            "< \\brief [13:13] Activity of check performed in module MCS 1 at channel 5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_1_6:1",
            "< \\brief [14:14] Activity of check performed in module MCS 1 at channel 6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_1_7:1",
            "< \\brief [15:15] Activity of check performed in module MCS 1 at channel 7 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_2_0:1",
            "< \\brief [16:16] Activity of check performed in module MCS 2 at channel 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_2_1:1",
            "< \\brief [17:17] Activity of check performed in module MCS 2 at channel 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_2_2:1",
            "< \\brief [18:18] Activity of check performed in module MCS 2 at channel 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_2_3:1",
            "< \\brief [19:19] Activity of check performed in module MCS 2 at channel 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_2_4:1",
            "< \\brief [20:20] Activity of check performed in module MCS 2 at channel 4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_2_5:1",
            "< \\brief [21:21] Activity of check performed in module MCS 2 at channel 5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_2_6:1",
            "< \\brief [22:22] Activity of check performed in module MCS 2 at channel 6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_2_7:1",
            "< \\brief [23:23] Activity of check performed in module MCS 2 at channel 7 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_3_0:1",
            "< \\brief [24:24] Activity of check performed in module MCS 3 at channel 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_3_1:1",
            "< \\brief [25:25] Activity of check performed in module MCS 3 at channel 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_3_2:1",
            "< \\brief [26:26] Activity of check performed in module MCS 3 at channel 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_3_3:1",
            "< \\brief [27:27] Activity of check performed in module MCS 3 at channel 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_3_4:1",
            "< \\brief [28:28] Activity of check performed in module MCS 3 at channel 4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_3_5:1",
            "< \\brief [29:29] Activity of check performed in module MCS 3 at channel 5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_3_6:1",
            "< \\brief [30:30] Activity of check performed in module MCS 3 at channel 6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_3_7:1",
            "< \\brief [31:31] Activity of check performed in module MCS 3 at channel 7 (rw)"
        ]
    ],
    "Ifx_GTM_MON_ACTIVITY_R1_Bits": [
        [
            "-",
            "\\brief Monitor Activity Register 1",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_4_0:1",
            "< \\brief [0:0] Activity of check performed in module MCS 4 at channel 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_4_1:1",
            "< \\brief [1:1] Activity of check performed in module MCS 4 at channel 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_4_2:1",
            "< \\brief [2:2] Activity of check performed in module MCS 4 at channel 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_4_3:1",
            "< \\brief [3:3] Activity of check performed in module MCS 4 at channel 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_4_4:1",
            "< \\brief [4:4] Activity of check performed in module MCS 4 at channel 4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_4_5:1",
            "< \\brief [5:5] Activity of check performed in module MCS 4 at channel 5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_4_6:1",
            "< \\brief [6:6] Activity of check performed in module MCS 4 at channel 6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_4_7:1",
            "< \\brief [7:7] Activity of check performed in module MCS 4 at channel 7 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_5_0:1",
            "< \\brief [8:8] Activity of check performed in module MCS 5 at channel 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_5_1:1",
            "< \\brief [9:9] Activity of check performed in module MCS 5 at channel 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_5_2:1",
            "< \\brief [10:10] Activity of check performed in module MCS 5 at channel 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_5_3:1",
            "< \\brief [11:11] Activity of check performed in module MCS 5 at channel 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_5_4:1",
            "< \\brief [12:12] Activity of check performed in module MCS 5 at channel 4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_5_5:1",
            "< \\brief [13:13] Activity of check performed in module MCS 5 at channel 5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_5_6:1",
            "< \\brief [14:14] Activity of check performed in module MCS 5 at channel 6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_5_7:1",
            "< \\brief [15:15] Activity of check performed in module MCS 5 at channel 7 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_6_0:1",
            "< \\brief [16:16] Activity of check performed in module MCS 6 at channel 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_6_1:1",
            "< \\brief [17:17] Activity of check performed in module MCS 6 at channel 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_6_2:1",
            "< \\brief [18:18] Activity of check performed in module MCS 6 at channel 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_6_3:1",
            "< \\brief [19:19] Activity of check performed in module MCS 6 at channel 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_6_4:1",
            "< \\brief [20:20] Activity of check performed in module MCS 6 at channel 4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_6_5:1",
            "< \\brief [21:21] Activity of check performed in module MCS 6 at channel 5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_6_6:1",
            "< \\brief [22:22] Activity of check performed in module MCS 6 at channel 6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_6_7:1",
            "< \\brief [23:23] Activity of check performed in module MCS 6 at channel 7 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_7_0:1",
            "< \\brief [24:24] Activity of check performed in module MCS 7 at channel 0 - MCA_7_0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_7_1:1",
            "< \\brief [25:25] Activity of check performed in module MCS 7 at channel 1 - MCA_7_1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_7_2:1",
            "< \\brief [26:26] Activity of check performed in module MCS 7 at channel 2 - MCA_7_2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_7_3:1",
            "< \\brief [27:27] Activity of check performed in module MCS 7 at channel 3 - MCA_7_3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_7_4:1",
            "< \\brief [28:28] Activity of check performed in module MCS 7 at channel 4 - MCA_7_4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_7_5:1",
            "< \\brief [29:29] Activity of check performed in module MCS 7 at channel 5 - MCA_7_5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_7_6:1",
            "< \\brief [30:30] Activity of check performed in module MCS 7 at channel 6 - MCA_7_6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCA_7_7:1",
            "< \\brief [31:31] Activity of check performed in module MCS 7 at channel 7 - MCA_7_7 (rw)"
        ]
    ],
    "Ifx_GTM_MON_STATUS_Bits": [
        [
            "-",
            "\\brief Monitor Status Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ACT_CMU0:1",
            "< \\brief [0:0] CMU_CLK0 activity (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ACT_CMU1:1",
            "< \\brief [1:1] CMU_CLK1 activity (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ACT_CMU2:1",
            "< \\brief [2:2] CMU_CLK2 activity (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ACT_CMU3:1",
            "< \\brief [3:3] CMU_CLK3 activity (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ACT_CMU4:1",
            "< \\brief [4:4] CMU_CLK4 activity (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ACT_CMU5:1",
            "< \\brief [5:5] CMU_CLK5 activity (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ACT_CMU6:1",
            "< \\brief [6:6] CMU_CLK6 activity (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ACT_CMU7:1",
            "< \\brief [7:7] CMU_CLK7 activity (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ACT_CMUFX0:1",
            "< \\brief [8:8] CMU_CLKFX0 activity (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ACT_CMUFX1:1",
            "< \\brief [9:9] CMU_CLKFX1 activity (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ACT_CMUFX2:1",
            "< \\brief [10:10] CMU_CLKFX2 activity (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ACT_CMUFX3:1",
            "< \\brief [11:11] CMU_CLKFX3 activity (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ACT_CMUFX4:1",
            "< \\brief [12:12] CMU_CLKFX4 activity (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_13:1",
            "< \\brief [13:13] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "ACT_CMU8:1",
            "< \\brief [14:14] CMU_CLK8 activity (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "CMP_ERR:1",
            "< \\brief [16:16] Error detected at CMP (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_17:3",
            "< \\brief [19:17] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS0_ERR:1",
            "< \\brief [20:20] Error detected at MCS0 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS1_ERR:1",
            "< \\brief [21:21] Error detected at MCS1 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS2_ERR:1",
            "< \\brief [22:22] Error detected at MCS2 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS3_ERR:1",
            "< \\brief [23:23] Error detected at MCS3 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MCS4_ERR:1",
            "< \\brief [24:24] Error detected at MCS4 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_25:1",
            "< \\brief [25:25] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_26:1",
            "< \\brief [26:26] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_27:1",
            "< \\brief [27:27] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_28:1",
            "< \\brief [28:28] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_29:1",
            "< \\brief [29:29] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_MSC_MSCQ_INHCON_Bits": [
        [
            "-",
            "\\brief MSC${i} Input High Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL0:2",
            "< \\brief [1:0] GTM MSCq High 0 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL1:2",
            "< \\brief [3:2] GTM MSCq High 1 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL2:2",
            "< \\brief [5:4] GTM MSCq High 2 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL3:2",
            "< \\brief [7:6] GTM MSCq High 3 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL4:2",
            "< \\brief [9:8] GTM MSCq High 4 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL5:2",
            "< \\brief [11:10] GTM MSCq High 5 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL6:2",
            "< \\brief [13:12] GTM MSCq High 6 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL7:2",
            "< \\brief [15:14] GTM MSCq High 7 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL8:2",
            "< \\brief [17:16] GTM MSCq High 8 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL9:2",
            "< \\brief [19:18] GTM MSCq High 9 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL10:2",
            "< \\brief [21:20] GTM MSCq High 10 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL11:2",
            "< \\brief [23:22] GTM MSCq High 11 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL12:2",
            "< \\brief [25:24] GTM MSCq High 12 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL13:2",
            "< \\brief [27:26] GTM MSCq High 13 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL14:2",
            "< \\brief [29:28] GTM MSCq High 14 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL15:2",
            "< \\brief [31:30] GTM MSCq High 15 Output Selection (rw)"
        ]
    ],
    "Ifx_GTM_MSC_MSCQ_INLCON_Bits": [
        [
            "-",
            "\\brief MSC${i} Input Low Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL0:2",
            "< \\brief [1:0] GTM MSCq Low 0 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL1:2",
            "< \\brief [3:2] GTM MSCq Low 1 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL2:2",
            "< \\brief [5:4] GTM MSCq Low 2 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL3:2",
            "< \\brief [7:6] GTM MSCq Low 3 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL4:2",
            "< \\brief [9:8] GTM MSCq Low 4 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL5:2",
            "< \\brief [11:10] GTM MSCq Low 5 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL6:2",
            "< \\brief [13:12] GTM MSCq Low 6 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL7:2",
            "< \\brief [15:14] GTM MSCq Low 7 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL8:2",
            "< \\brief [17:16] GTM MSCq Low 8 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL9:2",
            "< \\brief [19:18] GTM MSCq Low 9 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL10:2",
            "< \\brief [21:20] GTM MSCq Low 10 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL11:2",
            "< \\brief [23:22] GTM MSCq Low 11 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL12:2",
            "< \\brief [25:24] GTM MSCq Low 12 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL13:2",
            "< \\brief [27:26] GTM MSCq Low 13 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL14:2",
            "< \\brief [29:28] GTM MSCq Low 14 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL15:2",
            "< \\brief [31:30] GTM MSCq Low 15 Output Selection (rw)"
        ]
    ],
    "Ifx_GTM_MSC_MSCQ_INLEXTCON_Bits": [
        [
            "-",
            "\\brief MSC${i} Input Low Extended Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL0:2",
            "< \\brief [1:0] GTM MSCq LowExtended 0 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL1:2",
            "< \\brief [3:2] GTM MSCq LowExtended 1 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL2:2",
            "< \\brief [5:4] GTM MSCq LowExtended 2 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL3:2",
            "< \\brief [7:6] GTM MSCq LowExtended 3 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL4:2",
            "< \\brief [9:8] GTM MSCq LowExtended 4 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL5:2",
            "< \\brief [11:10] GTM MSCq LowExtended 5 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL6:2",
            "< \\brief [13:12] GTM MSCq LowExtended 6 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL7:2",
            "< \\brief [15:14] GTM MSCq LowExtended 7 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL8:2",
            "< \\brief [17:16] GTM MSCq LowExtended 8 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL9:2",
            "< \\brief [19:18] GTM MSCq LowExtended 9 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL10:2",
            "< \\brief [21:20] GTM MSCq LowExtended 10 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL11:2",
            "< \\brief [23:22] GTM MSCq LowExtended 11 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL12:2",
            "< \\brief [25:24] GTM MSCq LowExtended 12 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL13:2",
            "< \\brief [27:26] GTM MSCq LowExtended 13 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL14:2",
            "< \\brief [29:28] GTM MSCq LowExtended 14 Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL15:2",
            "< \\brief [31:30] GTM MSCq LowExtended 15 Output Selection (rw)"
        ]
    ],
    "Ifx_GTM_MSC_SET_CON0_Bits": [
        [
            "-",
            "\\brief MSC Set 0 Control 0 Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL0:5",
            "< \\brief [4:0] Set 0[0] Input Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:3",
            "< \\brief [7:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL1:5",
            "< \\brief [12:8] Set 0[1] Input Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:3",
            "< \\brief [15:13] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL2:5",
            "< \\brief [20:16] Set 0[2] Input Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:3",
            "< \\brief [23:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL3:5",
            "< \\brief [28:24] Set 0[3] Input Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:3",
            "< \\brief [31:29] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_MSC_SET_CON1_Bits": [
        [
            "-",
            "\\brief MSC Set 0 Control 1 Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL4:5",
            "< \\brief [4:0] Set 0[4] Input Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:3",
            "< \\brief [7:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL5:5",
            "< \\brief [12:8] Set 0[5] Input Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:3",
            "< \\brief [15:13] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL6:5",
            "< \\brief [20:16] Set 0[6] Input Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:3",
            "< \\brief [23:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL7:5",
            "< \\brief [28:24] Set 0[7] Input Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:3",
            "< \\brief [31:29] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_MSC_SET_CON2_Bits": [
        [
            "-",
            "\\brief MSC Set 0 Control 2 Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL8:5",
            "< \\brief [4:0] Set 0[8] Input Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:3",
            "< \\brief [7:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL9:5",
            "< \\brief [12:8] Set 0[9] Input Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:3",
            "< \\brief [15:13] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL10:5",
            "< \\brief [20:16] Set 0[10] Input Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:3",
            "< \\brief [23:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL11:5",
            "< \\brief [28:24] Set 0[11] Input Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:3",
            "< \\brief [31:29] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_MSC_SET_CON3_Bits": [
        [
            "-",
            "\\brief MSC Set 0 Control 3 Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL12:5",
            "< \\brief [4:0] Set 0[12] Input Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:3",
            "< \\brief [7:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL13:5",
            "< \\brief [12:8] Set 0[13] Input Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:3",
            "< \\brief [15:13] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL14:5",
            "< \\brief [20:16] Set 0[14] Input Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:3",
            "< \\brief [23:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL15:5",
            "< \\brief [28:24] Set 0[15] Input Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:3",
            "< \\brief [31:29] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_OCDS_OCS_Bits": [
        [
            "-",
            "\\brief OCDS Control and Status",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:24",
            "< \\brief [23:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUS:4",
            "< \\brief [27:24] OCDS Suspend Control (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUS_P:1",
            "< \\brief [28:28] SUS Write Protection (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUSSTA:1",
            "< \\brief [29:29] Suspend State (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_OCDS_ODA_Bits": [
        [
            "-",
            "\\brief OCDS Debug Access Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DRAC:2",
            "< \\brief [1:0] Debug Read Access Control (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_OCDS_OTBU0T_Bits": [
        [
            "-",
            "\\brief OCDS TBU0 Trigger Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CV:27",
            "< \\brief [26:0] Compare Value (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:1",
            "< \\brief [27:27] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CM:2",
            "< \\brief [29:28] Compare Mode (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_OCDS_OTBU1T_Bits": [
        [
            "-",
            "\\brief OCDS TBU1 Trigger Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CV:24",
            "< \\brief [23:0] Compare Value (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:4",
            "< \\brief [27:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN:1",
            "< \\brief [28:28] Enable (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:3",
            "< \\brief [31:29] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_OCDS_OTBU2T_Bits": [
        [
            "-",
            "\\brief OCDS TBU2 Trigger Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CV:24",
            "< \\brief [23:0] Compare Value (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:4",
            "< \\brief [27:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN:1",
            "< \\brief [28:28] Enable (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:3",
            "< \\brief [31:29] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_OCDS_OTBU3T_Bits": [
        [
            "-",
            "\\brief OCDS TBU3 Trigger Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CV:24",
            "< \\brief [23:0] Compare Value (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:4",
            "< \\brief [27:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN:1",
            "< \\brief [28:28] Enable (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:3",
            "< \\brief [31:29] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_OCDS_OTSC0_Bits": [
        [
            "-",
            "\\brief OCDS Trigger Set Control 0 Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "B0LMT:3",
            "< \\brief [2:0] OTGB0 TS16_IOS Low Byte Module Type (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:1",
            "< \\brief [3:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "B0LMI:4",
            "< \\brief [7:4] OTGB0 TS16_IOS Low Byte Module Instance (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "B0HMT:3",
            "< \\brief [10:8] OTGB0 TS16_IOS High Byte Module Type (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:1",
            "< \\brief [11:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "B0HMI:4",
            "< \\brief [15:12] OTGB0 TS16_IOS High Byte Module Instance (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "B1LMT:3",
            "< \\brief [18:16] OTGB1 TS16_IOS Low Byte Module Type (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:1",
            "< \\brief [19:19] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "B1LMI:4",
            "< \\brief [23:20] OTGB1 TS16_IOS Low Byte Module Instance (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "B1HMT:3",
            "< \\brief [26:24] OTGB1 TS16_IOS High Byte Module Type (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:1",
            "< \\brief [27:27] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "B1HMI:4",
            "< \\brief [31:28] OTGB1 TS16_IOS High Byte Module Instance (rw)"
        ]
    ],
    "Ifx_GTM_OCDS_OTSC1_Bits": [
        [
            "-",
            "\\brief OCDS Trigger Set Control 1 Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MCS:4",
            "< \\brief [3:0] MCS Channel Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MI:4",
            "< \\brief [7:4] MCS Instance (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:1",
            "< \\brief [8:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOE:1",
            "< \\brief [9:9] MCS Opcode Trace Enable (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:22",
            "< \\brief [31:10] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_OCDS_OTSS_Bits": [
        [
            "-",
            "\\brief OCDS Trigger Set Select Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "OTGB0:4",
            "< \\brief [3:0] Trigger Set for OTGB0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:4",
            "< \\brief [7:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "OTGB1:4",
            "< \\brief [11:8] Trigger Set for OTGB1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "OTGBM0:4",
            "< \\brief [19:16] Trigger Set for OTGBM0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:4",
            "< \\brief [23:20] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "OTGBM1:4",
            "< \\brief [27:24] Trigger Set for OTGBM1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_OUT_ATOM_Bits": [
        [
            "-",
            "\\brief",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM_I_OUT:8",
            "< \\brief [7:0] Output level snapshot of ATOM[k]_OUT all channels (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM_I_OUT_N:8",
            "< \\brief [15:8] Output level snapshot of ATOM[k]_OUT_N all channels (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM_IP1_OUT:8",
            "< \\brief [23:16] Output level snapshot of ATOM[k+1]_OUT all channels (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ATOM_IP1_OUT_N:8",
            "< \\brief [31:24] Output level snapshot of ATOM[k+1]_OUT_N all channels (rh)"
        ]
    ],
    "Ifx_GTM_OUT_TOM_Bits": [
        [
            "-",
            "\\brief GTM TOM ${i} Output Level",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM_OUT:16",
            "< \\brief [15:0] Output level snapshot of TOM[i]_OUT all channels (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOM_OUT_N:16",
            "< \\brief [31:16] Output level snapshot of TOM[i]_OUT_N all channels (rh)"
        ]
    ],
    "Ifx_GTM_PSI5OUTSEL_Bits": [
        [
            "-",
            "\\brief PSI5 Output Select Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL0:4",
            "< \\brief [3:0] Output Selection for GTM to PSI50 connection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL1:4",
            "< \\brief [7:4] Output Selection for GTM to PSI51 connection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL2:4",
            "< \\brief [11:8] Output Selection for GTM to PSI52 connection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL3:4",
            "< \\brief [15:12] Output Selection for GTM to PSI53 connection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL4:4",
            "< \\brief [19:16] Output Selection for GTM to PSI54 connection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL5:4",
            "< \\brief [23:20] Output Selection for GTM to PSI55 connection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_PSI5SOUTSEL_Bits": [
        [
            "-",
            "\\brief PSI5-S Output Select Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL0:4",
            "< \\brief [3:0] Output Selection for GTM to PSI5-S connection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL1:4",
            "< \\brief [7:4] Output Selection for GTM to PSI5-S connection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL2:4",
            "< \\brief [11:8] Output Selection for GTM to PSI5-S connection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL3:4",
            "< \\brief [15:12] Output Selection for GTM to PSI5-S connection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL4:4",
            "< \\brief [19:16] Output Selection for GTM to PSI5-S connection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL5:4",
            "< \\brief [23:20] Output Selection for GTM to PSI5-S connection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL6:4",
            "< \\brief [27:24] Output Selection for GTM to PSI5-S connection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL7:4",
            "< \\brief [31:28] Output Selection for GTM to PSI5-S connection (rw)"
        ]
    ],
    "Ifx_GTM_PSM_AFD_CH_BUF_ACC_Bits": [
        [
            "-",
            "\\brief AFD ${i} FIFO ${x} Buffer Access Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DATA:29",
            "< \\brief [28:0] Read/write data from/to FIFO (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_29:3",
            "< \\brief [31:29] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_PSM_F2A_ENABLE_Bits": [
        [
            "-",
            "\\brief F2A${i} Stream Activation Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "STR0_EN:2",
            "< \\brief [1:0] Enable/disable stream 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "STR1_EN:2",
            "< \\brief [3:2] Enable/disable stream 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "STR2_EN:2",
            "< \\brief [5:4] Enable/disable stream 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "STR3_EN:2",
            "< \\brief [7:6] Enable/disable stream 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "STR4_EN:2",
            "< \\brief [9:8] Enable/disable stream 4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "STR5_EN:2",
            "< \\brief [11:10] Enable/disable stream 5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "STR6_EN:2",
            "< \\brief [13:12] Enable/disable stream 6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "STR7_EN:2",
            "< \\brief [15:14] Enable/disable stream 7 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_PSM_F2A_F2A_CTRL_Bits": [
        [
            "-",
            "\\brief F2A${i} Stream Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "STR4_CONF:2",
            "< \\brief [1:0] Reconfiguration of stream 4 to FIFO channel 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "STR5_CONF:2",
            "< \\brief [3:2] Reconfiguration of stream 5 to FIFO channel 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "STR6_CONF:2",
            "< \\brief [5:4] Reconfiguration of stream 6 to FIFO channel 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "STR7_CONF:2",
            "< \\brief [7:6] Reconfiguration of stream 7 to FIFO channel 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_PSM_F2A_RD_CH_ARU_RD_FIFO_Bits": [
        [
            "-",
            "\\brief F2A${i} Stream ${z} Read Address Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ADDR:9",
            "< \\brief [8:0] ARU Read address (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_9:23",
            "< \\brief [31:9] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_PSM_F2A_STR_CH_STR_CFG_Bits": [
        [
            "-",
            "\\brief F2A${i} Stream ${z} Configuration Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:16",
            "< \\brief [15:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "TMODE:2",
            "< \\brief [17:16] Transfer mode for 53 bit ARU data from/to FIFO (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DIR:1",
            "< \\brief [18:18] Data transfer direction (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_19:13",
            "< \\brief [31:19] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_PSM_FIFO_CH_CTRL_Bits": [
        [
            "-",
            "\\brief FIFO${i} Channel ${z} Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "RBM:1",
            "< \\brief [0:0] Ring buffer mode enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RAP:1",
            "< \\brief [1:1] RAM access priority (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FLUSH:1",
            "< \\brief [2:2] FIFO Flush control (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WULOCK:1",
            "< \\brief [3:3] RAM write unlock (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_PSM_FIFO_CH_EIRQ_EN_Bits": [
        [
            "-",
            "\\brief FIFO${i} Channel ${z} Error Interrupt Enable Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIFO_EMPTY_EIRQ_EN:1",
            "< \\brief [0:0] FIFO Empty error interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIFO_FULL_EIRQ_EN:1",
            "< \\brief [1:1] FIFO Full error interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIFO_LWM_EIRQ_EN:1",
            "< \\brief [2:2] FIFO Lower Watermark error interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIFO_UWM_EIRQ_EN:1",
            "< \\brief [3:3] FIFO Upper Watermark error interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_PSM_FIFO_CH_END_ADDR_Bits": [
        [
            "-",
            "\\brief FIFO${i} Channel ${z} End Address Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ADDR:10",
            "< \\brief [9:0] End address for FIFO channel z (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_10:22",
            "< \\brief [31:10] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_PSM_FIFO_CH_FILL_LEVEL_Bits": [
        [
            "-",
            "\\brief FIFO${i} Channel ${z} Fill Level Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "LEVEL:11",
            "< \\brief [10:0] Fill level of the current FIFO (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_11:21",
            "< \\brief [31:11] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_PSM_FIFO_CH_IRQ_EN_Bits": [
        [
            "-",
            "\\brief FIFO${i} Channel ${z} Interrupt Enable Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIFO_EMPTY_IRQ_EN:1",
            "< \\brief [0:0] FIFO Empty interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIFO_FULL_IRQ_EN:1",
            "< \\brief [1:1] FIFO Full interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIFO_LWM_IRQ_EN:1",
            "< \\brief [2:2] FIFO Lower Watermark interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIFO_UWM_IRQ_EN:1",
            "< \\brief [3:3] FIFO Upper Watermark interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_PSM_FIFO_CH_IRQ_FORCINT_Bits": [
        [
            "-",
            "\\brief FIFO${i} Channel ${z} Force Interrupt Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_FIFO_EMPTY:1",
            "< \\brief [0:0] Force interrupt of FIFO Empty status (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_FIFO_FULL:1",
            "< \\brief [1:1] Force interrupt of FIFO Full status (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_FIFO_LWM:1",
            "< \\brief [2:2] Force interrupt of Lower Watermark (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_FIFO_UWM:1",
            "< \\brief [3:3] Force interrupt of Upper Watermark (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_PSM_FIFO_CH_IRQ_MODE_Bits": [
        [
            "-",
            "\\brief FIFO${i} Channel ${z} Interrupt Mode Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "IRQ_MODE:2",
            "< \\brief [1:0] IRQ mode selection (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DMA_HYSTERESIS:1",
            "< \\brief [2:2] Enable DMA hysteresis mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DMA_HYST_DIR:1",
            "< \\brief [3:3] DMA direction in hysteresis mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_PSM_FIFO_CH_IRQ_NOTIFY_Bits": [
        [
            "-",
            "\\brief FIFO${i} Channel ${z} Interrupt Notification Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIFO_EMPTY:1",
            "< \\brief [0:0] FIFO is empty (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIFO_FULL:1",
            "< \\brief [1:1] FIFO is full (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIFO_LWM:1",
            "< \\brief [2:2] FIFO lower watermark was under-run (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FIFO_UWM:1",
            "< \\brief [3:3] FIFO upper watermark was over-run (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_PSM_FIFO_CH_LOWER_WM_Bits": [
        [
            "-",
            "\\brief FIFO${i} Channel ${z} Lower Watermark Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ADDR:10",
            "< \\brief [9:0] Lower watermark address for channel z (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_10:22",
            "< \\brief [31:10] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_PSM_FIFO_CH_RD_PTR_Bits": [
        [
            "-",
            "\\brief FIFO${i} Channel ${z} Read Pointer Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ADDR:10",
            "< \\brief [9:0] Position of the read pointer (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_10:22",
            "< \\brief [31:10] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_PSM_FIFO_CH_START_ADDR_Bits": [
        [
            "-",
            "\\brief FIFO${i} Channel ${z} Start Address Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ADDR:10",
            "< \\brief [9:0] Start address for FIFO channel z (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_10:22",
            "< \\brief [31:10] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_PSM_FIFO_CH_STATUS_Bits": [
        [
            "-",
            "\\brief FIFO${i} Channel ${z} Status Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "EMPTY:1",
            "< \\brief [0:0] FIFO is empty (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FULL:1",
            "< \\brief [1:1] FIFO is full (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "LOW_WM:1",
            "< \\brief [2:2] Lower watermark reached (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "UP_WM:1",
            "< \\brief [3:3] Upper watermark reached (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_PSM_FIFO_CH_UPPER_WM_Bits": [
        [
            "-",
            "\\brief FIFO${i} Channel ${z} Upper Watermark Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ADDR:10",
            "< \\brief [9:0] Upper watermark address for channel z (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_10:22",
            "< \\brief [31:10] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_PSM_FIFO_CH_WR_PTR_Bits": [
        [
            "-",
            "\\brief FIFO${i} Channel ${z} Write Pointer Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ADDR:10",
            "< \\brief [9:0] Position of the write pointer (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_10:22",
            "< \\brief [31:10] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_RESET1_Bits": [
        [
            "-",
            "\\brief Kernel Reset Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSTSTAT:1",
            "< \\brief [1:1] Kernel Reset Status (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_RESET2_Bits": [
        [
            "-",
            "\\brief Kernel Reset Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_RESET_CLR_Bits": [
        [
            "-",
            "\\brief Kernel Reset Status Clear Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR:1",
            "< \\brief [0:0] Kernel Reset Status Clear (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_REV_Bits": [
        [
            "-",
            "\\brief GTM Version Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "STEP:8",
            "< \\brief [7:0] Release step (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "NO:4",
            "< \\brief [11:8] Delivery number (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MINOR:4",
            "< \\brief [15:12] Minor version number (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MAJOR:4",
            "< \\brief [19:16] Major version number (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DEV_CODE0:4",
            "< \\brief [23:20] Device encoding digit 0 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DEV_CODE1:4",
            "< \\brief [27:24] Device encoding digit 1 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DEV_CODE2:4",
            "< \\brief [31:28] Device encoding digit 2 (r)"
        ]
    ],
    "Ifx_GTM_RST_Bits": [
        [
            "-",
            "\\brief GTM Global Reset Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_1:26",
            "< \\brief [26:1] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "BRIDGE_MODE_WRDIS:1",
            "< \\brief [27:27] GTM_BRIDGE_MODE write disable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_SPE_CMD_Bits": [
        [
            "-",
            "\\brief SPE${i} Command register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE_CTRL_CMD:2",
            "< \\brief [1:0] SPE control command (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_2:14",
            "< \\brief [15:2] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE_UPD_TRIG:1",
            "< \\brief [16:16] SPE updater trigger (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_17:15",
            "< \\brief [31:17] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_SPE_CTRL_STAT_Bits": [
        [
            "-",
            "\\brief SPE${i} Control Status Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN:1",
            "< \\brief [0:0] SPE Submodule enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SIE0:1",
            "< \\brief [1:1] SPE Input enable for TIM_CHx(48) (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SIE1:1",
            "< \\brief [2:2] SPE Input enable for TIM_CHy(48) (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SIE2:1",
            "< \\brief [3:3] SPE Input enable for TIM_CHz(48) (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRIG_SEL:2",
            "< \\brief [5:4] Select trigger input signal (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM_SEL:1",
            "< \\brief [6:6] Select TIM input signal (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FSOM:1",
            "< \\brief [7:7] Fast Shutoff Mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE_PAT_PTR:3",
            "< \\brief [10:8] Pattern selector for TOM output signals (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_11:1",
            "< \\brief [11:11] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "AIP:3",
            "< \\brief [14:12] Actual input pattern that was detected by a regular input pattern change (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ADIR:1",
            "< \\brief [15:15] Actual rotation direction (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PIP:3",
            "< \\brief [18:16] Previous input pattern that was detected by a regular input pattern change (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PDIR:1",
            "< \\brief [19:19] Previous rotation direction (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "NIP:3",
            "< \\brief [22:20] New input pattern that was detected (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ETRIG_SEL:1",
            "< \\brief [23:23] Extended TRIG_SEL (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FSOL:8",
            "< \\brief [31:24] Fast Shutoff Level for TOM[i] channel 0 to 7 (rw)"
        ]
    ],
    "Ifx_GTM_SPE_CTRL_STAT2_Bits": [
        [
            "-",
            "\\brief SPE${i} Control Status Register 2",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:8",
            "< \\brief [7:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE_PAT_PTR_BWD:3",
            "< \\brief [10:8] Pattern selector for TOM output signals in case of SPE_CTRL_CMD = 0b01 (e.g. backward direction) (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_11:21",
            "< \\brief [31:11] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_SPE_EIRQ_EN_Bits": [
        [
            "-",
            "\\brief SPE${i} Error Interrupt Enable Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE_NIPD_EIRQ_EN:1",
            "< \\brief [0:0] SPE_NIPD_EIRQ interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE_DCHG_EIRQ_EN:1",
            "< \\brief [1:1] SPE_DCHG_EIRQ error interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE_PERR_EIRQ_EN:1",
            "< \\brief [2:2] SPE_PERR_EIRQ error interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE_BIS_EIRQ_EN:1",
            "< \\brief [3:3] SPE_BIS_EIRQ error interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE_RCMP_EIRQ_EN:1",
            "< \\brief [4:4] SPE_RCMP_EIRQ error interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_5:27",
            "< \\brief [31:5] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_SPE_IRQ_EN_Bits": [
        [
            "-",
            "\\brief SPE${i} Interrupt Enable Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE_NIPD_IRQ_EN:1",
            "< \\brief [0:0] SPE_NIPD_IRQ interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE_DCHG_IRQ_EN:1",
            "< \\brief [1:1] SPE_DCHG_IRQ interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE_PERR_IRQ_EN:1",
            "< \\brief [2:2] SPE_PERR_IRQ interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE_BIS_IRQ_EN:1",
            "< \\brief [3:3] SPE_BIS_IRQ interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE_RCMP_IRQ_EN:1",
            "< \\brief [4:4] SPE_RCMP_IRQ interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_5:27",
            "< \\brief [31:5] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_SPE_IRQ_FORCINT_Bits": [
        [
            "-",
            "\\brief SPE${i} Interrupt Generation by Software",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_SPE_NIPD:1",
            "< \\brief [0:0] Force interrupt of SPE_NIPD (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_SPE_DCHG:1",
            "< \\brief [1:1] Force interrupt of SPE_DCHG (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_SPE_PERR:1",
            "< \\brief [2:2] Force interrupt of SPE_PERR (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_SPE_BIS:1",
            "< \\brief [3:3] Force interrupt of SPE_BIS (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_SPE_RCMP:1",
            "< \\brief [4:4] Force interrupt of SPE_RCMP (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_5:27",
            "< \\brief [31:5] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_SPE_IRQ_MODE_Bits": [
        [
            "-",
            "\\brief SPE${i} Interrupt Mode Configuration Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "IRQ_MODE:2",
            "< \\brief [1:0] IRQ mode selection (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_SPE_IRQ_NOTIFY_Bits": [
        [
            "-",
            "\\brief SPE${i} Interrupt Notification Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE_NIPD:1",
            "< \\brief [0:0] New input pattern interrupt occurred (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE_DCHG:1",
            "< \\brief [1:1] SPE_DIR bit changed on behalf of new input pattern (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE_PERR:1",
            "< \\brief [2:2] Wrong or invalid pattern detected at input (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE_BIS:1",
            "< \\brief [3:3] Bouncing input signal detected (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE_RCMP:1",
            "< \\brief [4:4] SPE revolution counter match event (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_5:27",
            "< \\brief [31:5] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_SPE_OUT_CTRL_Bits": [
        [
            "-",
            "\\brief SPE${i} Output Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE_OUT_CTRL:16",
            "< \\brief [15:0] SPE output control value for TOM_CH0 to TOM_CH7 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_SPE_OUT_PAT_Bits": [
        [
            "-",
            "\\brief SPE${i} Output Definition Register z",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE_OUT_PAT:16",
            "< \\brief [15:0] SPE output control value for TOM_CH0 to TOM_CH7 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_SPE_PAT_Bits": [
        [
            "-",
            "\\brief SPE${i} Input Pattern Definition Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "IP0_VAL:1",
            "< \\brief [0:0] Input pattern 0 is a valid pattern (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IP0_PAT:3",
            "< \\brief [3:1] Input pattern 0 - IP0_PAT (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IP1_VAL:1",
            "< \\brief [4:4] Input pattern 1 is a valid pattern (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IP1_PAT:3",
            "< \\brief [7:5] Input pattern 1 - IP1_PAT (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IP2_VAL:1",
            "< \\brief [8:8] Input pattern 2 is a valid pattern (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IP2_PAT:3",
            "< \\brief [11:9] Input pattern 2 - IP2_PAT (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IP3_VAL:1",
            "< \\brief [12:12] Input pattern 3 is a valid pattern (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IP3_PAT:3",
            "< \\brief [15:13] Input pattern 3 - IP3_PAT (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IP4_VAL:1",
            "< \\brief [16:16] Input pattern 4 is a valid pattern (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IP4_PAT:3",
            "< \\brief [19:17] Input pattern 4 - IP4_PAT (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IP5_VAL:1",
            "< \\brief [20:20] Input pattern 5 is a valid pattern (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IP5_PAT:3",
            "< \\brief [23:21] Input pattern 5 - IP5_PAT (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IP6_VAL:1",
            "< \\brief [24:24] Input pattern 6 is a valid pattern (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IP6_PAT:3",
            "< \\brief [27:25] Input pattern 6 - IP6_PAT (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IP7_VAL:1",
            "< \\brief [28:28] Input pattern 7 is a valid pattern (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IP7_PAT:3",
            "< \\brief [31:29] Input pattern 7 - IP7_PAT (rw)"
        ]
    ],
    "Ifx_GTM_SPE_REV_CMP_Bits": [
        [
            "-",
            "\\brief SPE${i} Revolution Counter Compare Value",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "REV_CMP:24",
            "< \\brief [23:0] Input signal revolution counter compare value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_SPE_REV_CNT_Bits": [
        [
            "-",
            "\\brief SPE${i} Input Revolution Counter",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "REV_CNT:24",
            "< \\brief [23:0] Input signal revolution counter (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TBU_CH0_BASE_Bits": [
        [
            "-",
            "\\brief TBU Channel 0 Base Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "BASE:27",
            "< \\brief [26:0] Time base value for channel 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_27:5",
            "< \\brief [31:27] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TBU_CH0_CTRL_Bits": [
        [
            "-",
            "\\brief TBU Channel 0 Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "LOW_RES:1",
            "< \\brief [0:0] TBU_CH0_BASE register resolution (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CH_CLK_SRC:3",
            "< \\brief [3:1] Clock source for channel x (x:0...2) time base counter (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TBU_CH1_BASE_Bits": [
        [
            "-",
            "\\brief TBU Channel 1 Base Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "BASE:24",
            "< \\brief [23:0] Time base value for channel y (y: 1, 2) (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TBU_CH1_CTRL_Bits": [
        [
            "-",
            "\\brief TBU Channel 1 Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CH_MODE:1",
            "< \\brief [0:0] Channel mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CH_CLK_SRC:3",
            "< \\brief [3:1] Clock source for channel 1 time base counter (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TBU_CH2_BASE_Bits": [
        [
            "-",
            "\\brief TBU Channel 2 Base Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "BASE:24",
            "< \\brief [23:0] Time base value for channel y (y: 1, 2) (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TBU_CH2_CTRL_Bits": [
        [
            "-",
            "\\brief TBU Channel 2 Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CH_MODE:1",
            "< \\brief [0:0] Channel mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CH_CLK_SRC:3",
            "< \\brief [3:1] Clock source for channel 2 time base counter (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TBU_CH3_BASE_Bits": [
        [
            "-",
            "\\brief TBU Channel 3 Base Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "BASE:24",
            "< \\brief [23:0] Time base value for channel 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TBU_CH3_BASE_CAPTURE_Bits": [
        [
            "-",
            "\\brief TBU Channel 3 Base Captured Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "BASE_CAPTURE:24",
            "< \\brief [23:0] Captured value of time base channel 1 or 2 (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TBU_CH3_BASE_MARK_Bits": [
        [
            "-",
            "\\brief TBU Channel 3 Modulo Value Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "BASE_MARK:24",
            "< \\brief [23:0] Modulo value for channel 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TBU_CH3_CTRL_Bits": [
        [
            "-",
            "\\brief TBU Channel 3 Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CH_MODE:1",
            "< \\brief [0:0] Channel mode (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_1:3",
            "< \\brief [3:1] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "USE_CH2:1",
            "< \\brief [4:4] Channel selector for modulo counter (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_5:27",
            "< \\brief [31:5] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TBU_CHEN_Bits": [
        [
            "-",
            "\\brief TBU Global Channel Enable",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDIS_CH0:2",
            "< \\brief [1:0] TBU channel 0 enable/disable control (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDIS_CH1:2",
            "< \\brief [3:2] TBU channel 1 enable/disable control (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDIS_CH2:2",
            "< \\brief [5:4] TBU channel 2 enable/disable control (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDIS_CH3:2",
            "< \\brief [7:6] TBU channel 3 enable/disable control (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TIMINSEL_Bits": [
        [
            "-",
            "\\brief TIM${n} Input Select Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CH0SEL:4",
            "< \\brief [3:0] TIM Channel 0 Input Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CH1SEL:4",
            "< \\brief [7:4] TIM Channel 1 Input Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CH2SEL:4",
            "< \\brief [11:8] TIM Channel 2 Input Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CH3SEL:4",
            "< \\brief [15:12] TIM Channel 3 Input Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CH4SEL:4",
            "< \\brief [19:16] TIM Channel 4 Input Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CH5SEL:4",
            "< \\brief [23:20] TIM Channel 5 Input Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CH6SEL:4",
            "< \\brief [27:24] TIM Channel 6 Input Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CH7SEL:4",
            "< \\brief [31:28] TIM Channel 7 Input Selection (rw)"
        ]
    ],
    "Ifx_GTM_TIM_CH_CNT_Bits": [
        [
            "-",
            "\\brief TIM${i} Channel ${x} SMU Counter Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CNT:24",
            "< \\brief [23:0] Actual SMU counter value (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TIM_CH_CNTS_Bits": [
        [
            "-",
            "\\brief TIM${i} Channel ${x} SMU Shadow Counter Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CNTS:24",
            "< \\brief [23:0] Counter shadow register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ECNT:8",
            "< \\brief [31:24] Edge counter - ECNT (r)"
        ]
    ],
    "Ifx_GTM_TIM_CH_CTRL_Bits": [
        [
            "-",
            "\\brief TIM${i} Channel ${x} Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM_EN:1",
            "< \\brief [0:0] TIM channel x enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM_MODE:3",
            "< \\brief [3:1] TIM channel x mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OSM:1",
            "< \\brief [4:4] One-shot mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ARU_EN:1",
            "< \\brief [5:5] GPR0 and GPR1 register values routed to ARU (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CICTRL:1",
            "< \\brief [6:6] Channel Input Control (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBU0_SEL:1",
            "< \\brief [7:7] TBU_TS0 bits input select for TIM0_CH[x]_GPRz (z: 0, 1) (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "GPR0_SEL:2",
            "< \\brief [9:8] Selection for GPR0 register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "GPR1_SEL:2",
            "< \\brief [11:10] Selection for GPR1 register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CNTS_SEL:1",
            "< \\brief [12:12] Selection for CNTS register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DSL:1",
            "< \\brief [13:13] Signal level control (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ISL:1",
            "< \\brief [14:14] Ignore signal level (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ECNT_RESET:1",
            "< \\brief [15:15] Enables resetting of counter in certain modes (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FLT_EN:1",
            "< \\brief [16:16] Filter enable for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FLT_CNT_FRQ:2",
            "< \\brief [18:17] Filter counter frequency select (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EXT_CAP_EN:1",
            "< \\brief [19:19] Enables external capture mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FLT_MODE_RE:1",
            "< \\brief [20:20] Filter mode for rising edge (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FLT_CTR_RE:1",
            "< \\brief [21:21] Filter counter mode for rising edge (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FLT_MODE_FE:1",
            "< \\brief [22:22] Filter mode for falling edge (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FLT_CTR_FE:1",
            "< \\brief [23:23] Filter counter mode for falling edge (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLK_SEL:3",
            "< \\brief [26:24] CMU clock source select for channel (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FR_ECNT_OFL:1",
            "< \\brief [27:27] Extended Edge counter overflow behavior (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EGPR0_SEL:1",
            "< \\brief [28:28] Extension of GPR0_SEL bit field (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EGPR1_SEL:1",
            "< \\brief [29:29] Extension of GPR1_SEL bit field (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOCTRL:2",
            "< \\brief [31:30] Timeout control (rw)"
        ]
    ],
    "Ifx_GTM_TIM_CH_ECNT_Bits": [
        [
            "-",
            "\\brief TIM${i} Channel ${x} SMU Edge Counter Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ECNT:16",
            "< \\brief [15:0] Edge counter (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TIM_CH_ECTRL_Bits": [
        [
            "-",
            "\\brief TIM${i} Channel ${x} Extended Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "EXT_CAP_SRC:4",
            "< \\brief [3:0] Defines selected source for triggering the EXT_CAPTURE functionality (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_4:1",
            "< \\brief [4:4] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "USE_PREV_TDU_IN:1",
            "< \\brief [5:5] Select input data source for TDU (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TODET_IRQ_SRC:2",
            "< \\brief [7:6] selection of source for TODET_IRQ (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TDU_START:3",
            "< \\brief [10:8] Defines condition which will start the TDU unit (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_11:1",
            "< \\brief [11:11] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "TDU_STOP:3",
            "< \\brief [14:12] Defines condition which will stop the TDU unit (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "TDU_RESYNC:4",
            "< \\brief [19:16] Defines condition which will resynchronize the TDU unit (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_20:2",
            "< \\brief [21:20] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "USE_LUT:2",
            "< \\brief [23:22] Generate Filter input by lookup table (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EFLT_CTR_RE:1",
            "< \\brief [24:24] Extension of bit field FLT_CTR_RE (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EFLT_CTR_FE:1",
            "< \\brief [25:25] Extension of bit field FLT_CTR_FE (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_26:2",
            "< \\brief [27:26] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "SWAP_CAPTURE:1",
            "< \\brief [28:28] Swap point of time of capturing CNTS and GPR1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IMM_START:1",
            "< \\brief [29:29] Start immediately the measurement (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ECLK_SEL:1",
            "< \\brief [30:30] Extension of bit field CLK_SEL (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "USE_PREV_CH_IN:1",
            "< \\brief [31:31] Select input data source for TIM channel (rw)"
        ]
    ],
    "Ifx_GTM_TIM_CH_EIRQ_EN_Bits": [
        [
            "-",
            "\\brief TIM${i} Channel ${x} Error Interrupt Enable Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "NEWVAL_EIRQ_EN:1",
            "< \\brief [0:0] TIM_NEWVALx_EIRQ error interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ECNTOFL_EIRQ_EN:1",
            "< \\brief [1:1] TIM_ECNTOFLx_IRQ interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CNTOFL_EIRQ_EN:1",
            "< \\brief [2:2] TIM_CNTOFLx_IRQ interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "GPROFL_EIRQ_EN:1",
            "< \\brief [3:3] TIM_GPROFL_IRQ interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TODET_EIRQ_EN:1",
            "< \\brief [4:4] TIM_TODETx_IRQ interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "GLITCHDET_EIRQ_EN:1",
            "< \\brief [5:5] TIM_GLITCHDETx_IRQ interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_6:26",
            "< \\brief [31:6] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TIM_CH_FLT_FE_Bits": [
        [
            "-",
            "\\brief TIM${i} Channel ${x} Filter Parameter 1 Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "FLT_FE:24",
            "< \\brief [23:0] Filter parameter for falling edge (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TIM_CH_FLT_RE_Bits": [
        [
            "-",
            "\\brief TIM${i} Channel ${x} Filter Parameter 0 Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "FLT_RE:24",
            "< \\brief [23:0] Filter parameter for rising edge (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TIM_CH_GPR0_Bits": [
        [
            "-",
            "\\brief TIM${i} Channel ${x} General Purpose 0 Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "GPR0:24",
            "< \\brief [23:0] Input signal characteristic parameter 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ECNT:8",
            "< \\brief [31:24] Edge counter (rh)"
        ]
    ],
    "Ifx_GTM_TIM_CH_GPR1_Bits": [
        [
            "-",
            "\\brief TIM${i} Channel ${x} General Purpose 1 Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "GPR1:24",
            "< \\brief [23:0] Input signal characteristic parameter 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ECNT:8",
            "< \\brief [31:24] Edge counter (rh)"
        ]
    ],
    "Ifx_GTM_TIM_CH_IRQ_EN_Bits": [
        [
            "-",
            "\\brief TIM${i} Channel ${x} Interrupt Enable Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "NEWVAL_IRQ_EN:1",
            "< \\brief [0:0] TIM_NEWVALx_IRQ interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ECNTOFL_IRQ_EN:1",
            "< \\brief [1:1] TIM_ECNTOFLx_IRQ interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CNTOFL_IRQ_EN:1",
            "< \\brief [2:2] TIM_CNTOFLx_IRQ interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "GPROFL_IRQ_EN:1",
            "< \\brief [3:3] TIM_GPROFL_IRQ interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TODET_IRQ_EN:1",
            "< \\brief [4:4] TIM_TODETx_IRQ interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "GLITCHDET_IRQ_EN:1",
            "< \\brief [5:5] TIM_GLITCHDETx_IRQ interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_6:26",
            "< \\brief [31:6] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TIM_CH_IRQ_FORCINT_Bits": [
        [
            "-",
            "\\brief TIM${i} Channel ${x} Force Interrupt Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_NEWVAL:1",
            "< \\brief [0:0] Trigger NEWVAL bit in TIM_CHx_IRQ_NOTIFY register by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_ECNTOFL:1",
            "< \\brief [1:1] Trigger ECNTOFL bit in TIM_CHx_IRQ_NOTIFY register by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_CNTOFL:1",
            "< \\brief [2:2] Trigger CNTOFL bit in TIM_CHx_IRQ_NOTIFY register by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_GPROFL:1",
            "< \\brief [3:3] Trigger GPROFL bit in TIM_CHx_IRQ_NOTIFY register by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_TODET:1",
            "< \\brief [4:4] Trigger TODET bit in TIM_CHx_IRQ_NOTIFY register by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_GLITCHDET:1",
            "< \\brief [5:5] Trigger GLITCHDET bit in TIM_CHx_IRQ_NOTIFY register by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_6:26",
            "< \\brief [31:6] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TIM_CH_IRQ_MODE_Bits": [
        [
            "-",
            "\\brief TIM${i} Channel ${x} Interrupt Mode Configuration Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "IRQ_MODE:2",
            "< \\brief [1:0] IRQ mode selection (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TIM_CH_IRQ_NOTIFY_Bits": [
        [
            "-",
            "\\brief TIM${i} Channel ${x} Interrupt Notification Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "NEWVAL:1",
            "< \\brief [0:0] New measurement value detected by in channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ECNTOFL:1",
            "< \\brief [1:1] counter overflow of channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CNTOFL:1",
            "< \\brief [2:2] SMU CNT counter overflow of channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "GPROFL:1",
            "< \\brief [3:3] GPR0 and GPR1 data overflow (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TODET:1",
            "< \\brief [4:4] Timeout reached for input signal of channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "GLITCHDET:1",
            "< \\brief [5:5] Glitch detected on channel x, (x:0...m-1) (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_6:26",
            "< \\brief [31:6] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TIM_CH_TDUC_Bits": [
        [
            "-",
            "\\brief TIM${i} Channel ${x} TDU Counter Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TO_CNT:8",
            "< \\brief [7:0] Current Timeout value slice0 for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TO_CNT1:8",
            "< \\brief [15:8] Current Timeout value slice1 for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TO_CNT2:8",
            "< \\brief [23:16] Current Timeout value slice2 for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TIM_CH_TDUV_Bits": [
        [
            "-",
            "\\brief TIM${i} Channel ${x} TDU Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOV:8",
            "< \\brief [7:0] Time out compare value slice0 for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOV1:8",
            "< \\brief [15:8] Time out compare value slice1 for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOV2:8",
            "< \\brief [23:16] Time out compare value slice2 for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SLICING:2",
            "< \\brief [25:24] Cascading of counter slices (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TCS_USE_SAMPLE_EVT:1",
            "< \\brief [26:26] Use tdu_sample_evt as Timeout Clock (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TDU_SAME_CNT_CLK:1",
            "< \\brief [27:27] Define clocking of TO_CNT, TO_CNT1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TCS:3",
            "< \\brief [30:28] Timeout Clock selection (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TIM_INP_VAL_Bits": [
        [
            "-",
            "\\brief TIM${i} Input Value Observation Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "F_OUT:8",
            "< \\brief [7:0] Signals after TIM FLT unit (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "F_IN:8",
            "< \\brief [15:8] Signals after INPSRC selection, before TIM FLT unit (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TIM_IN:8",
            "< \\brief [23:16] Signals after TIM input signal synchronization (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TIM_IN_SRC_Bits": [
        [
            "-",
            "\\brief TIM${i} AUX IN Source Selection Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "VAL_0:2",
            "< \\brief [1:0] Value to be fed to Channel 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MODE_0:2",
            "< \\brief [3:2] Input source to Channel 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "VAL_1:2",
            "< \\brief [5:4] Value to be fed to Channel 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MODE_1:2",
            "< \\brief [7:6] Input source to Channel 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "VAL_2:2",
            "< \\brief [9:8] Value to be fed to Channel 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MODE_2:2",
            "< \\brief [11:10] Input source to Channel 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "VAL_3:2",
            "< \\brief [13:12] Value to be fed to Channel 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MODE_3:2",
            "< \\brief [15:14] Input source to Channel 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "VAL_4:2",
            "< \\brief [17:16] Value to be fed to Channel 4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MODE_4:2",
            "< \\brief [19:18] Input source to Channel 4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "VAL_5:2",
            "< \\brief [21:20] Value to be fed to Channel 5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MODE_5:2",
            "< \\brief [23:22] Input source to Channel 5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "VAL_6:2",
            "< \\brief [25:24] Value to be fed to Channel 6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MODE_6:2",
            "< \\brief [27:26] Input source to Channel 6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "VAL_7:2",
            "< \\brief [29:28] Value to be fed to Channel 7 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MODE_7:2",
            "< \\brief [31:30] Input source to Channel 7 (rw)"
        ]
    ],
    "Ifx_GTM_TIM_RST_Bits": [
        [
            "-",
            "\\brief TIM${i} Global Software Reset Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST_CH0:1",
            "< \\brief [0:0] Software reset of channel 0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST_CH1:1",
            "< \\brief [1:1] Software reset of channel 1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST_CH2:1",
            "< \\brief [2:2] Software reset of channel 2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST_CH3:1",
            "< \\brief [3:3] Software reset of channel 3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST_CH4:1",
            "< \\brief [4:4] Software reset of channel 4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST_CH5:1",
            "< \\brief [5:5] Software reset of channel 5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST_CH6:1",
            "< \\brief [6:6] Software reset of channel 6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST_CH7:1",
            "< \\brief [7:7] Software reset of channel 7 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TOM_CH_CM0_Bits": [
        [
            "-",
            "\\brief TOM${i} Channel ${x} CCU0 Compare Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CM0:16",
            "< \\brief [15:0] TOM CCU0 compare register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TOM_CH_CM1_Bits": [
        [
            "-",
            "\\brief TOM${i} Channel ${x} CCU1 Compare Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CM1:16",
            "< \\brief [15:0] TOM CCU1 compare register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TOM_CH_CN0_Bits": [
        [
            "-",
            "\\brief TOM${i} Channel ${x} CCU0 Counter Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CN0:16",
            "< \\brief [15:0] TOM CCU0 counter register (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TOM_CH_CTRL_Bits": [
        [
            "-",
            "\\brief TOM${i} Channel ${x} Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:7",
            "< \\brief [6:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "SR0_TRIG:1",
            "< \\brief [7:7] SR0 is used to generate a trigger on output TOM[i]_CH[x]_OUT_T if equal to CN0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_8:3",
            "< \\brief [10:8] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "SL:1",
            "< \\brief [11:11] Signal level for duty cycle (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLK_SRC_SR:3",
            "< \\brief [14:12] Clock source select for channel (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ECLK_SRC:1",
            "< \\brief [15:15] Extend CLK_SRC (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:1",
            "< \\brief [16:16] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRIG_PULSE:1",
            "< \\brief [17:17] Trigger output pulse length of one SYS_CLK period (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "UDMODE:2",
            "< \\brief [19:18] Up-down counter mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST_CCU0:1",
            "< \\brief [20:20] Reset source of CCU0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OSM_TRIG:1",
            "< \\brief [21:21] Enable trigger of one-shot pulse by trigger signal OSM_TRIG (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EXT_TRIG:1",
            "< \\brief [22:22] Select TIM_EXT_CAPTURE(x) as trigger signal (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EXTTRIGOUT:1",
            "< \\brief [23:23] TIM_EXT_CAPTURE(x) as potential output signal TRIG_[x] (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRIGOUT:1",
            "< \\brief [24:24] Trigger output selection (output signal TRIG_[x]) of module TOM_CH[x] (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPE_TRIG:1",
            "< \\brief [25:25] SPE trigger to reset CN0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OSM:1",
            "< \\brief [26:26] One-shot mode (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "BITREV:1",
            "< \\brief [27:27] Bit-reversing of output of counter register CN0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SPEM:1",
            "< \\brief [28:28] SPE output mode enable for channel (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "GCM:1",
            "< \\brief [29:29] Gated Counter Mode enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_30:1",
            "< \\brief [30:30] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "FREEZE:1",
            "< \\brief [31:31] FREEZE (rw)"
        ]
    ],
    "Ifx_GTM_TOM_CH_IRQ_EN_Bits": [
        [
            "-",
            "\\brief TOM${i} Channel ${x} Interrupt Enable Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CCU0TC_IRQ_EN:1",
            "< \\brief [0:0] TOM_CCU0TC_IRQ interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CCU1TC_IRQ_EN:1",
            "< \\brief [1:1] TOM_CCU1TC_IRQ interrupt enable (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TOM_CH_IRQ_FORCINT_Bits": [
        [
            "-",
            "\\brief TOM${i} Channel ${x} Force Interrupt Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_CCU0TC0:1",
            "< \\brief [0:0] Trigger TOM_CCU0TC0_IRQ interrupt by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG_CCU1TC0:1",
            "< \\brief [1:1] Trigger TOM_CCU1TC0_IRQ interrupt by software (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TOM_CH_IRQ_MODE_Bits": [
        [
            "-",
            "\\brief TOM${i} Channel ${x} Interrupt Mode Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "IRQ_MODE:2",
            "< \\brief [1:0] IRQ mode selection (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TOM_CH_IRQ_NOTIFY_Bits": [
        [
            "-",
            "\\brief TOM${i} Channel ${x} Interrupt Notification Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CCU0TC:1",
            "< \\brief [0:0] CCU0 Trigger condition interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CCU1TC:1",
            "< \\brief [1:1] CCU1 Trigger condition interrupt for channel x (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TOM_CH_SR0_Bits": [
        [
            "-",
            "\\brief TOM${i} Channel ${x} CCU0 Compare Shadow Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "SR0:16",
            "< \\brief [15:0] TOM channel x shadow register SR0 for update of compare register CM0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TOM_CH_SR1_Bits": [
        [
            "-",
            "\\brief TOM${i} Channel ${x} CCU1 Compare Shadow Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "SR1:16",
            "< \\brief [15:0] TOM channel x shadow register SR1 for update of compare register CM1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TOM_CH_STAT_Bits": [
        [
            "-",
            "\\brief TOM${i} Channel ${x} Status Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "OL:1",
            "< \\brief [0:0] Output level of output TOM_OUT(x) (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TOM_TGC_ACT_TB_Bits": [
        [
            "-",
            "\\brief",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ACT_TB:24",
            "< \\brief [23:0] Time base value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TB_TRIG:1",
            "< \\brief [24:24] Set trigger request (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TBU_SEL:2",
            "< \\brief [26:25] Selection of time base used for comparison (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_27:5",
            "< \\brief [31:27] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TOM_TGC_ENDIS_CTRL_Bits": [
        [
            "-",
            "\\brief",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDIS_CTRL0:2",
            "< \\brief [1:0] TOM channel 0 enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDIS_CTRL1:2",
            "< \\brief [3:2] TOM channel 1 enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDIS_CTRL2:2",
            "< \\brief [5:4] TOM channel 2 enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDIS_CTRL3:2",
            "< \\brief [7:6] TOM channel 3 enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDIS_CTRL4:2",
            "< \\brief [9:8] TOM channel 4 enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDIS_CTRL5:2",
            "< \\brief [11:10] TOM channel 5 enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDIS_CTRL6:2",
            "< \\brief [13:12] TOM channel 6 enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDIS_CTRL7:2",
            "< \\brief [15:14] TOM channel 7 enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TOM_TGC_ENDIS_STAT_Bits": [
        [
            "-",
            "\\brief",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDIS_STAT0:2",
            "< \\brief [1:0] TOM channel 0 enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDIS_STAT1:2",
            "< \\brief [3:2] TOM channel 1 enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDIS_STAT2:2",
            "< \\brief [5:4] TOM channel 2 enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDIS_STAT3:2",
            "< \\brief [7:6] TOM channel 3 enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDIS_STAT4:2",
            "< \\brief [9:8] TOM channel 4 enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDIS_STAT5:2",
            "< \\brief [11:10] TOM channel 5 enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDIS_STAT6:2",
            "< \\brief [13:12] TOM channel 6 enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDIS_STAT7:2",
            "< \\brief [15:14] TOM channel 7 enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TOM_TGC_FUPD_CTRL_Bits": [
        [
            "-",
            "\\brief",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "FUPD_CTRL0:2",
            "< \\brief [1:0] Force update of TOM channel 0 operation registers (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FUPD_CTRL1:2",
            "< \\brief [3:2] Force update of TOM channel 1 operation registers (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FUPD_CTRL2:2",
            "< \\brief [5:4] Force update of TOM channel 2 operation registers (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FUPD_CTRL3:2",
            "< \\brief [7:6] Force update of TOM channel 3 operation registers (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FUPD_CTRL4:2",
            "< \\brief [9:8] Force update of TOM channel 4 operation registers (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FUPD_CTRL5:2",
            "< \\brief [11:10] Force update of TOM channel 5 operation registers (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FUPD_CTRL6:2",
            "< \\brief [13:12] Force update of TOM channel 6 operation registers (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FUPD_CTRL7:2",
            "< \\brief [15:14] Force update of TOM channel 7 operation registers (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RSTCN0_CH0:2",
            "< \\brief [17:16] Reset CN0 of channel 0 on force update event (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RSTCN0_CH1:2",
            "< \\brief [19:18] Reset CN0 of channel 1 on force update event (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RSTCN0_CH2:2",
            "< \\brief [21:20] Reset CN0 of channel 2 on force update event (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RSTCN0_CH3:2",
            "< \\brief [23:22] Reset CN0 of channel 3 on force update event (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RSTCN0_CH4:2",
            "< \\brief [25:24] Reset CN0 of channel 4 on force update event (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RSTCN0_CH5:2",
            "< \\brief [27:26] Reset CN0 of channel 5 on force update event (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RSTCN0_CH6:2",
            "< \\brief [29:28] Reset CN0 of channel 6 on force update event (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RSTCN0_CH7:2",
            "< \\brief [31:30] Reset CN0 of channel 7 on force update event (rw)"
        ]
    ],
    "Ifx_GTM_TOM_TGC_GLB_CTRL_Bits": [
        [
            "-",
            "\\brief",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "HOST_TRIG:1",
            "< \\brief [0:0] Trigger request signal (see TGC0, TGC1) to update the register ENDIS_STAT and OUTEN_STAT (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_1:7",
            "< \\brief [7:1] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST_CH0:1",
            "< \\brief [8:8] Software reset of channel 0 (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST_CH1:1",
            "< \\brief [9:9] Software reset of channel 1 (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST_CH2:1",
            "< \\brief [10:10] Software reset of channel 2 (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST_CH3:1",
            "< \\brief [11:11] Software reset of channel 3 (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST_CH4:1",
            "< \\brief [12:12] Software reset of channel 4 (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST_CH5:1",
            "< \\brief [13:13] Software reset of channel 5 (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST_CH6:1",
            "< \\brief [14:14] Software reset of channel 6 (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST_CH7:1",
            "< \\brief [15:15] Software reset of channel 7 (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "UPEN_CTRL0:2",
            "< \\brief [17:16] TOM channel 0 enable update of register CM0, CM1 and CLK_SRC from SR0, SR1 and CLK_SRC_SR (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "UPEN_CTRL1:2",
            "< \\brief [19:18] TOM channel 1 enable update of register CM0, CM1 and CLK_SRC from SR0, SR1 and CLK_SRC_SR (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "UPEN_CTRL2:2",
            "< \\brief [21:20] TOM channel 2 enable update of register CM0, CM1 and CLK_SRC from SR0, SR1 and CLK_SRC_SR (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "UPEN_CTRL3:2",
            "< \\brief [23:22] TOM channel 3 enable update of register CM0, CM1 and CLK_SRC from SR0, SR1 and CLK_SRC_SR (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "UPEN_CTRL4:2",
            "< \\brief [25:24] TOM channel 4 enable update of register CM0, CM1 and CLK_SRC from SR0, SR1 and CLK_SRC_SR (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "UPEN_CTRL5:2",
            "< \\brief [27:26] TOM channel 5 enable update of register CM0, CM1 and CLK_SRC from SR0, SR1 and CLK_SRC_SR (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "UPEN_CTRL6:2",
            "< \\brief [29:28] TOM channel 6 enable update of register CM0, CM1 and CLK_SRC from SR0, SR1 and CLK_SRC_SR (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "UPEN_CTRL7:2",
            "< \\brief [31:30] TOM channel 7 enable update of register CM0, CM1 and CLK_SRC from SR0, SR1 and CLK_SRC_SR (rw)"
        ]
    ],
    "Ifx_GTM_TOM_TGC_INT_TRIG_Bits": [
        [
            "-",
            "\\brief",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "INT_TRIG0:2",
            "< \\brief [1:0] Select input signal TRIG_0 as a trigger source (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "INT_TRIG1:2",
            "< \\brief [3:2] Select input signal TRIG_1 as a trigger source (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "INT_TRIG2:2",
            "< \\brief [5:4] Select input signal TRIG_2 as a trigger source (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "INT_TRIG3:2",
            "< \\brief [7:6] Select input signal TRIG_3 as a trigger source (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "INT_TRIG4:2",
            "< \\brief [9:8] Select input signal TRIG_4 as a trigger source (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "INT_TRIG5:2",
            "< \\brief [11:10] Select input signal TRIG_5 as a trigger source (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "INT_TRIG6:2",
            "< \\brief [13:12] Select input signal TRIG_6 as a trigger source (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "INT_TRIG7:2",
            "< \\brief [15:14] Select input signal TRIG_7 as a trigger source (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TOM_TGC_OUTEN_CTRL_Bits": [
        [
            "-",
            "\\brief",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "OUTEN_CTRL0:2",
            "< \\brief [1:0] Output TOM[i]_CH0_OUT enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OUTEN_CTRL1:2",
            "< \\brief [3:2] Output TOM[i]_CH1_OUT enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OUTEN_CTRL2:2",
            "< \\brief [5:4] Output TOM[i]_CH2_OUT enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OUTEN_CTRL3:2",
            "< \\brief [7:6] Output TOM[i]_CH3_OUT enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OUTEN_CTRL4:2",
            "< \\brief [9:8] Output TOM[i]_CH4_OUT enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OUTEN_CTRL5:2",
            "< \\brief [11:10] Output TOM[i]_CH5_OUT enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OUTEN_CTRL6:2",
            "< \\brief [13:12] Output TOM[i]_CH6_OUT enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OUTEN_CTRL7:2",
            "< \\brief [15:14] Output TOM[i]_CH7_OUT enable/disable update value (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TOM_TGC_OUTEN_STAT_Bits": [
        [
            "-",
            "\\brief",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "OUTEN_STAT0:2",
            "< \\brief [1:0] Control/status of output TOM[i]_CH0_OUT (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OUTEN_STAT1:2",
            "< \\brief [3:2] Control/status of output TOM[i]_CH1_OUT (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OUTEN_STAT2:2",
            "< \\brief [5:4] Control/status of output TOM[i]_CH2_OUT (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OUTEN_STAT3:2",
            "< \\brief [7:6] Control/status of output TOM[i]_CH3_OUT (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OUTEN_STAT4:2",
            "< \\brief [9:8] Control/status of output TOM[i]_CH4_OUT (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OUTEN_STAT5:2",
            "< \\brief [11:10] Control/status of output TOM[i]_CH5_OUT (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OUTEN_STAT6:2",
            "< \\brief [13:12] Control/status of output TOM[i]_CH6_OUT (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "OUTEN_STAT7:2",
            "< \\brief [15:14] Control/status of output TOM[i]_CH7_OUT (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_TOUTSEL_Bits": [
        [
            "-",
            "\\brief Timer Output Select Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL0:4",
            "< \\brief [3:0] TOUT(n*8 + 0) Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL1:4",
            "< \\brief [7:4] TOUT(n*8 + 1) Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL2:4",
            "< \\brief [11:8] TOUT(n*8 + 2) Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL3:4",
            "< \\brief [15:12] TOUT(n*8 + 3) Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL4:4",
            "< \\brief [19:16] TOUT(n*8 + 4) Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL5:4",
            "< \\brief [23:20] TOUT(n*8 + 5) Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL6:4",
            "< \\brief [27:24] TOUT(n*8 + 6) Output Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL7:4",
            "< \\brief [31:28] TOUT(n*8 + 7) Output Selection (rw)"
        ]
    ],
    "Ifx_GTM_TRIGOUT_Bits": [
        [
            "-",
            "\\brief Trigger Output Register ${n}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRIG0:2",
            "< \\brief [1:0] Trigger 0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRIG1:2",
            "< \\brief [3:2] Trigger 1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRIG2:2",
            "< \\brief [5:4] Trigger 2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRIG3:2",
            "< \\brief [7:6] Trigger 3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRIG4:2",
            "< \\brief [9:8] Trigger 4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRIG5:2",
            "< \\brief [11:10] Trigger 5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRIG6:2",
            "< \\brief [13:12] Trigger 6 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRIG7:2",
            "< \\brief [15:14] Trigger 7 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_GTM_IRQ": [
        [
            "-",
            "\\brief IRQ object",
            "-"
        ],
        [
            "Ifx_GTM_IRQ_NOTIFY",
            "NOTIFY",
            "< \\brief 0, GTM Interrupt Notification Register"
        ],
        [
            "Ifx_GTM_IRQ_EN",
            "EN",
            "< \\brief 4, GTM Interrupt Enable Register"
        ],
        [
            "Ifx_GTM_IRQ_FORCINT",
            "FORCINT",
            "< \\brief 8, GTM Software Interrupt Generation Register"
        ],
        [
            "Ifx_GTM_IRQ_MODE",
            "MODE",
            "< \\brief C, GTM Top Level Interrupts Mode Selection Register"
        ]
    ],
    "Ifx_GTM_BRIDGE": [
        [
            "-",
            "\\brief BRIDGE object",
            "-"
        ],
        [
            "Ifx_GTM_BRIDGE_MODE",
            "MODE",
            "< \\brief 0, GTM AEI Bridge Mode Register"
        ],
        [
            "Ifx_GTM_BRIDGE_PTR1",
            "PTR1",
            "< \\brief 4, GTM AEI Bridge Pointer 1 Register"
        ],
        [
            "Ifx_GTM_BRIDGE_PTR2",
            "PTR2",
            "< \\brief 8, GTM AEI Bridge Pointer 2 Register"
        ]
    ],
    "struct _Ifx_GTM_AUX_IN_SRC": [
        [
            "-",
            "\\brief AUX_IN_SRC object",
            "-"
        ]
    ],
    "struct _Ifx_GTM_OUT": [
        [
            "-",
            "\\brief OUT object",
            "-"
        ]
    ],
    "Ifx_GTM_TBU": [
        [
            "-",
            "\\brief TBU object",
            "-"
        ],
        [
            "Ifx_GTM_TBU_CHEN",
            "CHEN",
            "< \\brief 0, TBU Global Channel Enable"
        ],
        [
            "Ifx_GTM_TBU_CH0_CTRL",
            "CH0_CTRL",
            "< \\brief 4, TBU Channel 0 Control Register"
        ],
        [
            "Ifx_GTM_TBU_CH0_BASE",
            "CH0_BASE",
            "< \\brief 8, TBU Channel 0 Base Register"
        ],
        [
            "Ifx_GTM_TBU_CH1_CTRL",
            "CH1_CTRL",
            "< \\brief C, TBU Channel 1 Control Register"
        ],
        [
            "Ifx_GTM_TBU_CH1_BASE",
            "CH1_BASE",
            "< \\brief 10, TBU Channel 1 Base Register"
        ],
        [
            "Ifx_GTM_TBU_CH2_CTRL",
            "CH2_CTRL",
            "< \\brief 14, TBU Channel 2 Control Register"
        ],
        [
            "Ifx_GTM_TBU_CH2_BASE",
            "CH2_BASE",
            "< \\brief 18, TBU Channel 2 Base Register"
        ],
        [
            "Ifx_GTM_TBU_CH3_CTRL",
            "CH3_CTRL",
            "< \\brief 1C, TBU Channel 3 Control Register"
        ],
        [
            "Ifx_GTM_TBU_CH3_BASE",
            "CH3_BASE",
            "< \\brief 20, TBU Channel 3 Base Register"
        ],
        [
            "Ifx_GTM_TBU_CH3_BASE_MARK",
            "CH3_BASE_MARK",
            "< \\brief 24, TBU Channel 3 Modulo Value Register"
        ],
        [
            "Ifx_GTM_TBU_CH3_BASE_CAPTURE",
            "CH3_BASE_CAPTURE",
            "< \\brief 28, TBU Channel 3 Base Captured Register"
        ]
    ],
    "struct _Ifx_GTM_MON_ACTIVITY": [
        [
            "-",
            "\\brief ACTIVITY object",
            "-"
        ],
        [
            "Ifx_GTM_MON_ACTIVITY_R0",
            "R0",
            "< \\brief 0, Monitor Activity Register 0"
        ],
        [
            "Ifx_GTM_MON_ACTIVITY_R1",
            "R1",
            "< \\brief 4, Monitor Activity Register 1"
        ]
    ],
    "Ifx_GTM_MON": [
        [
            "-",
            "\\brief MON object",
            "-"
        ],
        [
            "Ifx_GTM_MON_STATUS",
            "STATUS",
            "< \\brief 0, Monitor Status Register"
        ],
        [
            "Ifx_GTM_MON_ACTIVITY",
            "ACTIVITY",
            "< \\brief 4,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_20[20]",
            "< \\brief 20, \\internal Reserved"
        ]
    ],
    "Ifx_GTM_CMP_IRQ": [
        [
            "-",
            "\\brief IRQ object",
            "-"
        ],
        [
            "Ifx_GTM_CMP_IRQ_NOTIFY",
            "NOTIFY",
            "< \\brief 0, CMP Event Notification Register"
        ],
        [
            "Ifx_GTM_CMP_IRQ_EN",
            "EN",
            "< \\brief 4, CMP Interrupt Enable Register"
        ],
        [
            "Ifx_GTM_CMP_IRQ_FORCINT",
            "FORCINT",
            "< \\brief 8, CMP Interrupt Force Register"
        ],
        [
            "Ifx_GTM_CMP_IRQ_MODE",
            "MODE",
            "< \\brief C, CMP Interrupt Mode Configuration Register"
        ]
    ],
    "Ifx_GTM_CMP": [
        [
            "-",
            "\\brief CMP object",
            "-"
        ],
        [
            "Ifx_GTM_CMP_EN",
            "EN",
            "< \\brief 0, CMP Comparator Enable Register"
        ],
        [
            "Ifx_GTM_CMP_IRQ",
            "IRQ",
            "< \\brief 4, CMP Interrupt Mode Configuration Register"
        ],
        [
            "Ifx_GTM_CMP_EIRQ_EN",
            "EIRQ_EN",
            "< \\brief 14, CMP error interrupt enable register"
        ]
    ],
    "Ifx_GTM_ARU_DBG": [
        [
            "-",
            "\\brief DBG object",
            "-"
        ],
        [
            "Ifx_GTM_ARU_DBG_ACCESS0",
            "ACCESS0",
            "< \\brief 0, ARU Debug Access Channel 0"
        ],
        [
            "Ifx_GTM_ARU_DBG_DATA0_H",
            "DATA0_H",
            "< \\brief 4, ARU Debug Access 0 Transfer Register Upper Data Word"
        ],
        [
            "Ifx_GTM_ARU_DBG_DATA0_L",
            "DATA0_L",
            "< \\brief 8, ARU Debug Access 0 Transfer Register Lower Data Word"
        ],
        [
            "Ifx_GTM_ARU_DBG_ACCESS1",
            "ACCESS1",
            "< \\brief C, ARU Debug Access Channel 1"
        ],
        [
            "Ifx_GTM_ARU_DBG_DATA1_H",
            "DATA1_H",
            "< \\brief 10, ARU Debug Access 1 Transfer Register Upper Data Word"
        ],
        [
            "Ifx_GTM_ARU_DBG_DATA1_L",
            "DATA1_L",
            "< \\brief 14, ARU Debug Access 1 Transfer Register Lower Data Word"
        ]
    ],
    "Ifx_GTM_ARU_IRQ": [
        [
            "-",
            "\\brief IRQ object",
            "-"
        ],
        [
            "Ifx_GTM_ARU_IRQ_NOTIFY",
            "NOTIFY",
            "< \\brief 0, ARU Interrupt Notification Register"
        ],
        [
            "Ifx_GTM_ARU_IRQ_EN",
            "EN",
            "< \\brief 4, ARU Interrupt Enable Register"
        ],
        [
            "Ifx_GTM_ARU_IRQ_FORCINT",
            "FORCINT",
            "< \\brief 8, ARU Force Interrupt Register"
        ],
        [
            "Ifx_GTM_ARU_IRQ_MODE",
            "MODE",
            "< \\brief C, ARU Interrupt Mode Register"
        ]
    ],
    "struct _Ifx_GTM_ARU": [
        [
            "-",
            "\\brief ARU object",
            "-"
        ],
        [
            "Ifx_GTM_ARU_ACCESS",
            "ACCESS",
            "< \\brief 0, ARU Access Register"
        ],
        [
            "Ifx_GTM_ARU_DATA_H",
            "DATA_H",
            "< \\brief 4, ARU Access Register Upper Data Word"
        ],
        [
            "Ifx_GTM_ARU_DATA_L",
            "DATA_L",
            "< \\brief 8, ARU Access Register Lower Data Word"
        ],
        [
            "Ifx_GTM_ARU_DBG",
            "DBG",
            "< \\brief C, ARU Debug Access 1 Transfer Register Lower Data Word"
        ],
        [
            "Ifx_GTM_ARU_IRQ",
            "IRQ",
            "< \\brief 24, ARU Interrupt Mode Register"
        ],
        [
            "Ifx_GTM_ARU_CADDR_END",
            "CADDR_END",
            "< \\brief 34, ARU caddr Counter End Value Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_38[4]",
            "< \\brief 38, \\internal Reserved"
        ],
        [
            "Ifx_GTM_ARU_CTRL",
            "CTRL",
            "< \\brief 3C, ARU Enable Dynamic Routing Register"
        ]
    ],
    "CTRL": [
        [
            "-",
            "\\brief DTM object",
            "-"
        ]
    ],
    "NUM": [
        [
            "-",
            "\\brief ECLK object",
            "-"
        ]
    ],
    "Ifx_GTM_CMU_FXCLK": [
        [
            "-",
            "\\brief FXCLK object",
            "-"
        ],
        [
            "Ifx_GTM_CMU_FXCLK_CTRL",
            "CTRL",
            "< \\brief 0, CMU Control FXCLK Sub-Unit Input Clock"
        ]
    ],
    "struct _Ifx_GTM_CMU": [
        [
            "-",
            "\\brief CMU object",
            "-"
        ],
        [
            "Ifx_GTM_CMU_CLK_EN",
            "CLK_EN",
            "< \\brief 0, CMU Clock Enable Register"
        ],
        [
            "Ifx_GTM_CMU_GCLK_NUM",
            "GCLK_NUM",
            "< \\brief 4, CMU Global Clock Control Numerator"
        ],
        [
            "Ifx_GTM_CMU_GCLK_DEN",
            "GCLK_DEN",
            "< \\brief 8, CMU Global Clock Control Denominator"
        ]
    ],
    "ADDR": [
        [
            "-",
            "\\brief SRC object",
            "-"
        ]
    ],
    "Ifx_GTM_BRC_IRQ": [
        [
            "-",
            "\\brief IRQ object",
            "-"
        ],
        [
            "Ifx_GTM_BRC_IRQ_NOTIFY",
            "NOTIFY",
            "< \\brief 0, BRC Interrupt Notification Register"
        ],
        [
            "Ifx_GTM_BRC_IRQ_EN",
            "EN",
            "< \\brief 4, BRC Interrupt Enable Register"
        ],
        [
            "Ifx_GTM_BRC_IRQ_FORCINT",
            "FORCINT",
            "< \\brief 8, BRC Force Interrupt Register"
        ],
        [
            "Ifx_GTM_BRC_IRQ_MODE",
            "MODE",
            "< \\brief C, BRC Interrupt Mode Configuration Register"
        ]
    ],
    "Ifx_GTM_BRC": [
        [
            "-",
            "\\brief BRC object",
            "-"
        ],
        [
            "Ifx_GTM_BRC_SRC",
            "SRC[12]",
            "< \\brief 0,"
        ],
        [
            "Ifx_GTM_BRC_IRQ",
            "IRQ",
            "< \\brief 60, BRC Interrupt Mode Configuration Register"
        ],
        [
            "Ifx_GTM_BRC_RST",
            "RST",
            "< \\brief 70, BRC Software Reset Register"
        ],
        [
            "Ifx_GTM_BRC_EIRQ_EN",
            "EIRQ_EN",
            "< \\brief 74, BRC Error Interrupt Enable Register"
        ]
    ],
    "struct _Ifx_GTM_ICM_IRQG": [
        [
            "-",
            "\\brief IRQG object",
            "-"
        ],
        [
            "Ifx_GTM_ICM_IRQG_R0",
            "R0",
            "< \\brief 0, ICM Interrupt Group Register Covering Infrastructural and Safety Components ARU, BRC, AEI, PSM0, PSM1, MAP, CMP, SPE"
        ],
        [
            "Ifx_GTM_ICM_IRQG_R1",
            "R1",
            "< \\brief 4, ICM Interrupt Group Register Covering DPLL"
        ],
        [
            "Ifx_GTM_ICM_IRQG_R2",
            "R2",
            "< \\brief 8, ICM Interrupt Group Register Covering TIM0, TIM1, TIM2, TIM3"
        ],
        [
            "Ifx_GTM_ICM_IRQG_R3",
            "R3",
            "< \\brief C, ICM Interrupt Group Register Covering TIM4, TIM5, TIM6, TIM7"
        ],
        [
            "Ifx_GTM_ICM_IRQG_R4",
            "R4",
            "< \\brief 10, ICM Interrupt Group Register Covering MCS0 to MCS3 Sub-Modules"
        ],
        [
            "Ifx_GTM_ICM_IRQG_R5",
            "R5",
            "< \\brief 14, ICM Interrupt Group Register Covering MCS4 to MCS6 Sub-Modules"
        ],
        [
            "Ifx_GTM_ICM_IRQG_R6",
            "R6",
            "< \\brief 18, ICM Interrupt Group Register Covering GTM Output Sub-Modules TOM0 to TOM1"
        ],
        [
            "Ifx_GTM_ICM_IRQG_R7",
            "R7",
            "< \\brief 1C, ICM Interrupt Group Register Covering GTM Output Sub-Modules TOM2 to TOM3"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_20[4]",
            "< \\brief 20, \\internal Reserved"
        ],
        [
            "Ifx_GTM_ICM_IRQG_R9",
            "R9",
            "< \\brief 24, ICM Interrupt Group Register Covering GTM Output Sub-Modules ATOM0, ATOM1, ATOM2 and ATOM3"
        ],
        [
            "Ifx_GTM_ICM_IRQG_R10",
            "R10",
            "< \\brief 28, ICM Interrupt Group Register Covering GTM Output Sub-Modules ATOM4 to ATOM7"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_2C[4]",
            "< \\brief 2C, \\internal Reserved"
        ],
        [
            "Ifx_GTM_ICM_IRQG_MEI",
            "MEI",
            "< \\brief 30, ICM Interrupt Group Register for Module Error Interrupt Information"
        ],
        [
            "Ifx_GTM_ICM_IRQG_CEI0",
            "CEI0",
            "< \\brief 34, ICM Interrupt Group Register 0 for Channel Error Interrupt Information"
        ],
        [
            "Ifx_GTM_ICM_IRQG_CEI1",
            "CEI1",
            "< \\brief 38, ICM Interrupt Group Register 1 for Channel Error Interrupt Information"
        ],
        [
            "Ifx_GTM_ICM_IRQG_CEI2",
            "CEI2",
            "< \\brief 3C, ICM Interrupt Group Register 2 for Channel Error Interrupt Information"
        ],
        [
            "Ifx_GTM_ICM_IRQG_CEI3",
            "CEI3",
            "< \\brief 40, ICM Interrupt Group Register 3 for Channel Error Interrupt Information"
        ],
        [
            "Ifx_GTM_ICM_IRQG_CEI4",
            "CEI4",
            "< \\brief 44, ICM Interrupt Group Register 4 for Channel Error Interrupt Information"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_48[28]",
            "< \\brief 48, \\internal Reserved"
        ]
    ],
    "Ifx_GTM_ICM": [
        [
            "-",
            "\\brief ICM object",
            "-"
        ],
        [
            "Ifx_GTM_ICM_IRQG",
            "IRQG",
            "< \\brief 0,"
        ]
    ],
    "NOTIFY": [
        [
            "-",
            "\\brief IRQ object",
            "-"
        ]
    ],
    "CTRL_STAT": [
        [
            "-",
            "\\brief SPE object",
            "-"
        ]
    ],
    "GPR0": [
        [
            "-",
            "\\brief CH object",
            "-"
        ]
    ],
    "INP_VAL": [
        [
            "-",
            "\\brief TIM object",
            "-"
        ],
        [
            "Ifx_GTM_TIM_CH",
            "CH0",
            "< \\brief 0,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_40[52]",
            "< \\brief 40, \\internal Reserved"
        ]
    ],
    "TGC0_GLB_CTRL": [
        [
            "-",
            "\\brief TOM object",
            "-"
        ],
        [
            "Ifx_GTM_TOM_CH",
            "CH0",
            "< \\brief 0,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_2C[4]",
            "< \\brief 2C, \\internal Reserved"
        ]
    ],
    "ARU_RD_FIFO": [
        [
            "-",
            "\\brief RD_CH object",
            "-"
        ]
    ],
    "STR_CFG": [
        [
            "-",
            "\\brief STR_CH object",
            "-"
        ]
    ],
    "struct _Ifx_GTM_PSM_F2A": [
        [
            "-",
            "\\brief F2A object",
            "-"
        ]
    ],
    "BUF_ACC": [
        [
            "-",
            "\\brief CH object",
            "-"
        ]
    ],
    "Ifx_GTM_PSM_AFD": [
        [
            "-",
            "\\brief AFD object",
            "-"
        ],
        [
            "Ifx_GTM_PSM_AFD_CH",
            "CH[8]",
            "< \\brief 0,"
        ]
    ],
    "Ifx_GTM_PSM_FIFO": [
        [
            "-",
            "\\brief FIFO object",
            "-"
        ],
        [
            "Ifx_GTM_PSM_FIFO_CH",
            "CH[8]",
            "< \\brief 0,"
        ]
    ],
    "Ifx_GTM_PSM": [
        [
            "-",
            "\\brief PSM object",
            "-"
        ],
        [
            "Ifx_GTM_PSM_F2A",
            "F2A",
            "< \\brief 0,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_48[56]",
            "< \\brief 48, \\internal Reserved"
        ],
        [
            "Ifx_GTM_PSM_AFD",
            "AFD",
            "< \\brief 80,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_100[768]",
            "< \\brief 100, \\internal Reserved"
        ],
        [
            "Ifx_GTM_PSM_FIFO",
            "FIFO",
            "< \\brief 400,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_600[14848]",
            "< \\brief 600, \\internal Reserved"
        ]
    ],
    "Ifx_GTM_DPLL_IRQ": [
        [
            "-",
            "\\brief IRQ object",
            "-"
        ],
        [
            "Ifx_GTM_DPLL_IRQ_NOTIFY",
            "NOTIFY",
            "< \\brief 0, DPLL Interrupt Notification Register"
        ],
        [
            "Ifx_GTM_DPLL_IRQ_EN",
            "EN",
            "< \\brief 4, DPLL Interrupt Enable Register"
        ],
        [
            "Ifx_GTM_DPLL_IRQ_FORCINT",
            "FORCINT",
            "< \\brief 8, DPLL Interrupt Force Register"
        ],
        [
            "Ifx_GTM_DPLL_IRQ_MODE",
            "MODE",
            "< \\brief C, DPLL Interrupt Mode Register"
        ]
    ],
    "struct _Ifx_GTM_DPLL": [
        [
            "-",
            "\\brief DPLL object",
            "-"
        ],
        [
            "Ifx_GTM_DPLL_CTRL_0",
            "CTRL_0",
            "< \\brief 0, DPLL Control Register 0"
        ],
        [
            "Ifx_GTM_DPLL_CTRL_1",
            "CTRL_1",
            "< \\brief 4, DPLL Control Register 1"
        ],
        [
            "Ifx_GTM_DPLL_CTRL_2",
            "CTRL_2",
            "< \\brief 8, DPLL Control Register 2"
        ],
        [
            "Ifx_GTM_DPLL_CTRL_3",
            "CTRL_3",
            "< \\brief C, DPLL Control Register 3"
        ],
        [
            "Ifx_GTM_DPLL_CTRL_4",
            "CTRL_4",
            "< \\brief 10, DPLL Control Register 4"
        ],
        [
            "Ifx_GTM_DPLL_CTRL_5",
            "CTRL_5",
            "< \\brief 14, DPLL Control Register 5"
        ],
        [
            "Ifx_GTM_DPLL_ACT_STA",
            "ACT_STA",
            "< \\brief 18, DPLL ACTION Status Register with Connected Shadow Register"
        ],
        [
            "Ifx_GTM_DPLL_OSW",
            "OSW",
            "< \\brief 1C, DPLL Offset and Switch Old/New Address Register"
        ],
        [
            "Ifx_GTM_DPLL_AOSV_2",
            "AOSV_2",
            "< \\brief 20, DPLL Address Offset Register of RAM 2 Regions"
        ],
        [
            "Ifx_GTM_DPLL_APT",
            "APT",
            "< \\brief 24, DPLL Actual RAM Pointer Address for TRIGGER"
        ],
        [
            "Ifx_GTM_DPLL_APS",
            "APS",
            "< \\brief 28, DPLL Actual RAM Pointer Address for STATE"
        ],
        [
            "Ifx_GTM_DPLL_APT_2C",
            "APT_2C",
            "< \\brief 2C, DPLL Actual RAM Pointer for Region 2C"
        ],
        [
            "Ifx_GTM_DPLL_APS_1C3",
            "APS_1C3",
            "< \\brief 30, DPLL Actual RAM Pointer for RAM Region 1C3"
        ],
        [
            "Ifx_GTM_DPLL_NUTC",
            "NUTC",
            "< \\brief 34, DPLL Number of Recent TRIGGER Events Used for Calculations"
        ],
        [
            "Ifx_GTM_DPLL_NUSC",
            "NUSC",
            "< \\brief 38, DPLL Number of Recent STATE Events Used for Calculations"
        ],
        [
            "Ifx_GTM_DPLL_NTI_CNT",
            "NTI_CNT",
            "< \\brief 3C, DPLL Number of Active TRIGGER Events to Interrupt"
        ],
        [
            "Ifx_GTM_DPLL_IRQ",
            "IRQ",
            "< \\brief 40, DPLL Interrupt Mode Register"
        ],
        [
            "Ifx_GTM_DPLL_EIRQ_EN",
            "EIRQ_EN",
            "< \\brief 50, DPLL Error Interrupt Enable Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_54[92]",
            "< \\brief 54, \\internal Reserved"
        ],
        [
            "Ifx_GTM_DPLL_INC_CNT1",
            "INC_CNT1",
            "< \\brief B0, DPLL Counter for Pulses for TBU_CH1_BASE to be Sent in Automatic End Mode"
        ],
        [
            "Ifx_GTM_DPLL_INC_CNT2",
            "INC_CNT2",
            "< \\brief B4, DPLL Counter for Pulses for TBU_TS2 to be Sent in Automatic End Mode"
        ],
        [
            "Ifx_GTM_DPLL_APT_SYNC",
            "APT_SYNC",
            "< \\brief B8, DPLL Old RAM Pointer and Offset Value for TRIGGER"
        ],
        [
            "Ifx_GTM_DPLL_APS_SYNC",
            "APS_SYNC",
            "< \\brief BC, DPLL Old RAM Pointer and Offset Value for STATE"
        ],
        [
            "Ifx_GTM_DPLL_TBU_TS0_T",
            "TBU_TS0_T",
            "< \\brief C0, DPLL TBU_TS0 Value at Last TRIGGER Event"
        ],
        [
            "Ifx_GTM_DPLL_TBU_TS0_S",
            "TBU_TS0_S",
            "< \\brief C4, DPLL TBU_TS0 Value at Last STATE Event"
        ],
        [
            "Ifx_GTM_DPLL_ADD_IN_LD1",
            "ADD_IN_LD1",
            "< \\brief C8, DPLL Direct Load Input Value for SUB_INC1"
        ],
        [
            "Ifx_GTM_DPLL_ADD_IN_LD2",
            "ADD_IN_LD2",
            "< \\brief CC, DPLL Direct Load Input Value for SUB_INC2"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_D0[44]",
            "< \\brief D0, \\internal Reserved"
        ],
        [
            "Ifx_GTM_DPLL_STATUS",
            "STATUS",
            "< \\brief FC, DPLL Status Register"
        ]
    ],
    "Ifx_GTM_MCS_RAM": [
        [
            "-",
            "\\brief MCS object",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEM[2048]",
            "< \\brief 0, Mapped section of embedded RAM 0"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEM1[1024]",
            "< \\brief 2000, Mapped section of embedded RAM 1"
        ]
    ],
    "Ifx_GTM_OCDS": [
        [
            "-",
            "\\brief OCDS object",
            "-"
        ],
        [
            "Ifx_GTM_OCDS_OTBU0T",
            "OTBU0T",
            "< \\brief 0, OCDS TBU0 Trigger Register"
        ],
        [
            "Ifx_GTM_OCDS_OTBU1T",
            "OTBU1T",
            "< \\brief 4, OCDS TBU1 Trigger Register"
        ],
        [
            "Ifx_GTM_OCDS_OTBU2T",
            "OTBU2T",
            "< \\brief 8, OCDS TBU2 Trigger Register"
        ],
        [
            "Ifx_GTM_OCDS_OTBU3T",
            "OTBU3T",
            "< \\brief C, OCDS TBU3 Trigger Register"
        ],
        [
            "Ifx_GTM_OCDS_OTSS",
            "OTSS",
            "< \\brief 10, OCDS Trigger Set Select Register"
        ],
        [
            "Ifx_GTM_OCDS_OTSC0",
            "OTSC0",
            "< \\brief 14, OCDS Trigger Set Control 0 Register"
        ],
        [
            "Ifx_GTM_OCDS_OTSC1",
            "OTSC1",
            "< \\brief 18, OCDS Trigger Set Control 1 Register"
        ],
        [
            "Ifx_GTM_OCDS_ODA",
            "ODA",
            "< \\brief 1C, OCDS Debug Access Register"
        ],
        [
            "Ifx_GTM_OCDS_OCS",
            "OCS",
            "< \\brief 20, OCDS Control and Status"
        ]
    ],
    "Ifx_GTM_DSADC": [
        [
            "-",
            "\\brief DSADC object",
            "-"
        ],
        [
            "Ifx_GTM_DSADC_OUTSEL0",
            "OUTSEL0",
            "< \\brief 0, DSADC Output Select i0 Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_4[4]",
            "< \\brief 4, \\internal Reserved"
        ]
    ],
    "OUT0": [
        [
            "-",
            "\\brief ADCTRIG object",
            "-"
        ]
    ],
    "CON0": [
        [
            "-",
            "\\brief SET object",
            "-"
        ]
    ],
    "INLCON": [
        [
            "-",
            "\\brief MSCQ object",
            "-"
        ]
    ],
    "struct _Ifx_GTM_MSC": [
        [
            "-",
            "\\brief MSC object",
            "-"
        ],
        [
            "Ifx_GTM_MSC_SET",
            "SET[4]",
            "< \\brief 0,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_40[80]",
            "< \\brief 40, \\internal Reserved"
        ]
    ],
    "AEIM_STA": [
        [
            "-",
            "\\brief CCM object",
            "-"
        ],
        [
            "Ifx_GTM_CCM_ARP",
            "ARP[10]",
            "< \\brief 0,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_50[392]",
            "< \\brief 50, \\internal Reserved"
        ]
    ],
    "DTV": [
        [
            "-",
            "\\brief CH object",
            "-"
        ]
    ],
    "Ifx_GTM_CDTM": [
        [
            "-",
            "\\brief CDTM object",
            "-"
        ],
        [
            "Ifx_GTM_CDTM_DTM",
            "DTM[6]",
            "< \\brief 0,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_180[640]",
            "< \\brief 180, \\internal Reserved"
        ]
    ],
    "RDADDR": [
        [
            "-",
            "\\brief CH object",
            "-"
        ]
    ],
    "GLB_CTRL": [
        [
            "-",
            "\\brief AGC object",
            "-"
        ]
    ],
    "Ifx_GTM_ATOM": [
        [
            "-",
            "\\brief ATOM object",
            "-"
        ],
        [
            "Ifx_GTM_ATOM_CH",
            "CH0",
            "< \\brief 0,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_30[16]",
            "< \\brief 30, \\internal Reserved"
        ],
        [
            "Ifx_GTM_ATOM_AGC",
            "AGC",
            "< \\brief 40,"
        ],
        [
            "Ifx_GTM_ATOM_CH",
            "CH1",
            "< \\brief 80,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_B0[80]",
            "< \\brief B0, \\internal Reserved"
        ],
        [
            "Ifx_GTM_ATOM_CH",
            "CH2",
            "< \\brief 100,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_130[80]",
            "< \\brief 130, \\internal Reserved"
        ],
        [
            "Ifx_GTM_ATOM_CH",
            "CH3",
            "< \\brief 180,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_1B0[80]",
            "< \\brief 1B0, \\internal Reserved"
        ],
        [
            "Ifx_GTM_ATOM_CH",
            "CH4",
            "< \\brief 200,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_230[80]",
            "< \\brief 230, \\internal Reserved"
        ],
        [
            "Ifx_GTM_ATOM_CH",
            "CH5",
            "< \\brief 280,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_2B0[80]",
            "< \\brief 2B0, \\internal Reserved"
        ],
        [
            "Ifx_GTM_ATOM_CH",
            "CH6",
            "< \\brief 300,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_330[80]",
            "< \\brief 330, \\internal Reserved"
        ],
        [
            "Ifx_GTM_ATOM_CH",
            "CH7",
            "< \\brief 380,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_3B0[1104]",
            "< \\brief 3B0, \\internal Reserved"
        ]
    ],
    "struct _Ifx_GTM_MCS_CH": [
        [
            "-",
            "\\brief CH object",
            "-"
        ]
    ],
    "REG_PROT": [
        [
            "-",
            "\\brief MCS object",
            "-"
        ],
        [
            "Ifx_GTM_MCS_CH",
            "CH0",
            "< \\brief 0,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_58[8]",
            "< \\brief 58, \\internal Reserved"
        ]
    ],
    "struct _Ifx_GTM": [
        [
            "-",
            "\\brief GTM object",
            "-"
        ],
        [
            "Ifx_GTM_REV",
            "REV",
            "< \\brief 0, GTM Version Control Register"
        ],
        [
            "Ifx_GTM_RST",
            "RST",
            "< \\brief 4, GTM Global Reset Register"
        ],
        [
            "Ifx_GTM_CTRL",
            "CTRL",
            "< \\brief 8, GTM Global Control Register"
        ],
        [
            "Ifx_GTM_AEI_ADDR_XPT",
            "AEI_ADDR_XPT",
            "< \\brief C, GTM AEI Timeout Exception Address Register"
        ],
        [
            "Ifx_GTM_IRQ",
            "IRQ",
            "< \\brief 10, GTM Top Level Interrupts Mode Selection Register"
        ],
        [
            "Ifx_GTM_EIRQ_EN",
            "EIRQ_EN",
            "< \\brief 20, GTM Error Interrupt Enable Register"
        ],
        [
            "Ifx_GTM_HW_CONF",
            "HW_CONF",
            "< \\brief 24, GTM Hardware Configuration Register"
        ],
        [
            "Ifx_GTM_CFG",
            "CFG",
            "< \\brief 28, GTM Configuration Register"
        ],
        [
            "Ifx_GTM_AEI_STA_XPT",
            "AEI_STA_XPT",
            "< \\brief 2C, GTM AEI Non Zero Status Register"
        ],
        [
            "Ifx_GTM_BRIDGE",
            "BRIDGE",
            "< \\brief 30, GTM AEI Bridge Pointer 2 Register"
        ],
        [
            "Ifx_GTM_MCS_AEM_DIS",
            "MCS_AEM_DIS",
            "< \\brief 3C, GTM MCS Master Port Disable Register"
        ],
        [
            "Ifx_GTM_AUX_IN_SRC",
            "AUX_IN_SRC",
            "< \\brief 40,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_58[4]",
            "< \\brief 58, \\internal Reserved"
        ]
    ],
    "Ifx_HSCT_ACCEN0_Bits": [
        [
            "-",
            "\\brief Access Enable Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw)"
        ]
    ],
    "Ifx_HSCT_ACCEN1_Bits": [
        [
            "-",
            "\\brief Access Enable Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:32",
            "< \\brief [31:0] \\internal Reserved"
        ]
    ],
    "Ifx_HSCT_CLC_Bits": [
        [
            "-",
            "\\brief Clock Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISR:1",
            "< \\brief [0:0] Module Disable Request Bit - DISR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISS:1",
            "< \\brief [1:1] Module Disable Status Bit - DISS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EDIS:1",
            "< \\brief [3:3] Chip System Sleep Mode Control - EDIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_HSCT_CONFIGPHY_Bits": [
        [
            "-",
            "\\brief Configuration Physical Layer Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PON:1",
            "< \\brief [0:0] Physical Layer Power On. - PON (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:15",
            "< \\brief [15:1] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CORCEN:5",
            "< \\brief [20:16] Correlator phase enable - allows to enable/disable each of the 5 Phase outputs separately. - CORCEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:11",
            "< \\brief [31:21] \\internal Reserved"
        ]
    ],
    "Ifx_HSCT_CTSCTRL_Bits": [
        [
            "-",
            "\\brief Clear To Send Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CTS_FRAME:1",
            "< \\brief [0:0] Transmit CTS Frame Generation - CTS_FRAME (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CTS_TXD:1",
            "< \\brief [1:1] Disable TX CTS signaling - CTS_TXD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CTS_RXD:1",
            "< \\brief [2:2] Disable RX CTS detection - CTS_RXD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSSL_CTS_FBD:1",
            "< \\brief [3:3] Disable HSSL interface CTS Frame Blocking - HSSL_CTS_FBD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_HSCT_DISABLE_Bits": [
        [
            "-",
            "\\brief Transmission Disable Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TX_DIS:1",
            "< \\brief [0:0] Disable HSCT Transmit path in Master interface - TX_DIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RX_DIS:1",
            "< \\brief [1:1] Disable HSCT Receive path in Master interface - RX_DIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RX_HEPD:1",
            "< \\brief [2:2] Disable RX Header Error Discard Payload data. - RX_HEPD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:29",
            "< \\brief [31:3] \\internal Reserved"
        ]
    ],
    "Ifx_HSCT_ID_Bits": [
        [
            "-",
            "\\brief Module Identification Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_REV:8",
            "< \\brief [7:0] Module Revision Number - MOD_REV (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_TYPE:8",
            "< \\brief [15:8] Module Number Type - MOD_TYPE (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_NUM:16",
            "< \\brief [31:16] Module Number for module identification - MOD_NUM (r)"
        ]
    ],
    "Ifx_HSCT_IFCTRL_Bits": [
        [
            "-",
            "\\brief Interface Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "IFCVS:8",
            "< \\brief [7:0] Master Mode - Trigger for Interface Control Value to be send to Slave interface - IFCVS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SIFCV:1",
            "< \\brief [8:8] Master Mode - Slave IF control frame trigger - SIFCV (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:7",
            "< \\brief [15:9] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MRXSPEED:2",
            "< \\brief [17:16] Master Mode RX speed - MRXSPEED (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MTXSPEED:2",
            "< \\brief [19:18] Master Mode TX speed - MTXSPEED (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IFTESTMD:1",
            "< \\brief [20:20] Interface TX Test Mode - IFTESTMD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:11",
            "< \\brief [31:21] \\internal Reserved"
        ]
    ],
    "Ifx_HSCT_IFSTAT_Bits": [
        [
            "-",
            "\\brief Interface Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RX_STAT:3",
            "< \\brief [2:0] HSCT Slave interface Status for RX link - RX_STAT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TX_STAT:2",
            "< \\brief [4:3] HSCT Slave interface Status for TX link - TX_STAT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TX_EN:1",
            "< \\brief [5:5] HSCT LVDS Slave interface TX enable - TX_EN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:26",
            "< \\brief [31:6] \\internal Reserved"
        ]
    ],
    "Ifx_HSCT_INIT_Bits": [
        [
            "-",
            "\\brief Initialization Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SYS_CLK_EN:1",
            "< \\brief [1:1] Enable HSCT SysClk in Master interface - SYS_CLK_EN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "IFM:1",
            "< \\brief [3:3] Select Interface Mode - IFM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SRCF:2",
            "< \\brief [5:4] Select Reference Clock Frequency Divider - SRCF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SSCF:2",
            "< \\brief [7:6] Select SysClk Frequency Divider - SSCF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:8",
            "< \\brief [15:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXHD:3",
            "< \\brief [18:16] Transmit High Speed Divider. - TXHD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXHD:3",
            "< \\brief [21:19] Receive High Speed Divider. - RXHD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:10",
            "< \\brief [31:22] \\internal Reserved"
        ]
    ],
    "Ifx_HSCT_IRQ_Bits": [
        [
            "-",
            "\\brief Interrupt register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "HER:1",
            "< \\brief [1:1] Header error detected - HER (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PYER:1",
            "< \\brief [2:2] Payload error detected - PYER (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CER:1",
            "< \\brief [3:3] HSCT command error - CER (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IFCFS:1",
            "< \\brief [4:4] HSCT interface control frame send - IFCFS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SMER:1",
            "< \\brief [5:5] Speed Mode Switch Error (Master Mode only) - SMER (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "USMSF:1",
            "< \\brief [6:6] Unsolicited message frame send finished - USMSF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PLER:1",
            "< \\brief [7:7] PLL lost lock error - PLER (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "USM:1",
            "< \\brief [8:8] Unsolicited Message Received - USM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PAR:1",
            "< \\brief [9:9] PING Answer Received - PAR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXTE:1",
            "< \\brief [10:10] TX transfer error occurred on a disabled TX channel. - TXTE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SFO:1",
            "< \\brief [11:11] Synchronization FIFO overflow (in RX direction) - SFO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SFU:1",
            "< \\brief [12:12] Synchronization FIFO underflow (in TX direction) - SFU (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSCE:1",
            "< \\brief [13:13] Multi Slave scenario Command Error - MSCE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:18",
            "< \\brief [31:14] \\internal Reserved"
        ]
    ],
    "Ifx_HSCT_IRQCLR_Bits": [
        [
            "-",
            "\\brief Interrupt Clear Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "HERCLR:1",
            "< \\brief [1:1] Header error detected interrupt clear - HERCLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PYERCLR:1",
            "< \\brief [2:2] Payload error detected interrupt clear - PYERCLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CERCLR:1",
            "< \\brief [3:3] HSCT command error interrupt clear - CERCLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IFCFSCLR:1",
            "< \\brief [4:4] HSCT interface control command send interrupt clear - IFCFSCLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SMERCLR:1",
            "< \\brief [5:5] Speed Mode Switch Error interrupt clear - SMERCLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "USMSFCLR:1",
            "< \\brief [6:6] Unsolicited message frame send finished interrupt clear - USMSFCLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PLERCLR:1",
            "< \\brief [7:7] PLL lost lock error interrupt clear - PLERCLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "USMCLR:1",
            "< \\brief [8:8] Unsolicited Message received clear - USMCLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PARCLR:1",
            "< \\brief [9:9] PING Answer received clear - PARCLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXTECLR:1",
            "< \\brief [10:10] TX disable error interrupt clear - TXTECLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SFOCLR:1",
            "< \\brief [11:11] Synchronization FIFO overflow (in RX direction) interrupt clear - SFOCLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SFUCLR:1",
            "< \\brief [12:12] Synchronization FIFO underflow (in TX direction) interrupt clear - SFUCLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSCELR:1",
            "< \\brief [13:13] Multi Slave scenario Command Error interrupt clear - MSCELR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:18",
            "< \\brief [31:14] \\internal Reserved"
        ]
    ],
    "Ifx_HSCT_IRQEN_Bits": [
        [
            "-",
            "\\brief Interrupt Enable Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "HEREN:1",
            "< \\brief [1:1] Header error detected interrupt enable - HEREN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PYEREN:1",
            "< \\brief [2:2] Payload error detected interrupt enable - PYEREN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEREN:1",
            "< \\brief [3:3] HSCT command error interrupt enable - CEREN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IFCFSEN:1",
            "< \\brief [4:4] HSCT interface control command send enable - IFCFSEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SMEREN:1",
            "< \\brief [5:5] Speed Mode Switch Error interrupt enable - SMEREN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "USMSFEN:1",
            "< \\brief [6:6] Unsolicited message frame send finished - USMSFEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PLEREN:1",
            "< \\brief [7:7] PLL lost lock error interrupt enable - PLEREN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "USMEN:1",
            "< \\brief [8:8] Unsolicited Message received enable - USMEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PAREN:1",
            "< \\brief [9:9] PING Answer Received enable - PAREN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXTEEN:1",
            "< \\brief [10:10] TX disable error interrupt enable - TXTEEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SFOEN:1",
            "< \\brief [11:11] Synchronization FIFO overflow (in RX direction) interrupt enable - SFOEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SFUEN:1",
            "< \\brief [12:12] Synchronization FIFO underflow (in TX direction) interrupt enable - SFUEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSCEEN:1",
            "< \\brief [13:13] Multi Slave scenario Command Error interrupt enable - MSCEEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:18",
            "< \\brief [31:14] \\internal Reserved"
        ]
    ],
    "Ifx_HSCT_KRST0_Bits": [
        [
            "-",
            "\\brief Reset Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSTSTAT:1",
            "< \\brief [1:1] Kernel Reset Status - RSTSTAT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_HSCT_KRST1_Bits": [
        [
            "-",
            "\\brief Reset Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_HSCT_KRSTCLR_Bits": [
        [
            "-",
            "\\brief Reset Status Clear Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR:1",
            "< \\brief [0:0] Kernel Reset Status Clear - CLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_HSCT_OCS_Bits": [
        [
            "-",
            "\\brief OCDS Control and Status",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TGS:2",
            "< \\brief [1:0] Trigger Set for OTGB0/1 - TGS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TGB:1",
            "< \\brief [2:2] OTGB0/1 Bus Select - TGB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TG_P:1",
            "< \\brief [3:3] TGS, TGB Write Protection - TG_P (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:20",
            "< \\brief [23:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUS:4",
            "< \\brief [27:24] OCDS Suspend Control - SUS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUS_P:1",
            "< \\brief [28:28] SUS Write Protection - SUS_P (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUSSTA:1",
            "< \\brief [29:29] Suspend State - SUSSTA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_HSCT_SLEEPCTRL_Bits": [
        [
            "-",
            "\\brief Sleep Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SLPEN:1",
            "< \\brief [0:0] Sleep mode enabled - SLPEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SLPCLKG:1",
            "< \\brief [1:1] Clock Gating in Sleep Mode - SLPCLKG (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:14",
            "< \\brief [15:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "WKUPCNT:8",
            "< \\brief [23:16] Counter Value for Determining the Wake-up Time of the LVDS Line Driver - WKUPCNT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_HSCT_STAT_Bits": [
        [
            "-",
            "\\brief Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RX_PSIZE:3",
            "< \\brief [2:0] RX (Receiving) Payload Size - RX_PSIZE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RX_CHANNEL:4",
            "< \\brief [6:3] RX (Receiving) Logical Channel Type - RX_CHANNEL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RX_SLEEP:1",
            "< \\brief [7:7] RX (Receiving) Sleep Mode Status - RX_SLEEP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TX_SLEEP:1",
            "< \\brief [8:8] TX (Transmission) Sleep Mode Status - TX_SLEEP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:3",
            "< \\brief [11:9] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TX_PSIZE:3",
            "< \\brief [14:12] Transmission Payload Size - TX_PSIZE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TX_CHANNEL_TYPE:4",
            "< \\brief [19:16] Transmission Logical Channel Type - TX_CHANNEL_TYPE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:4",
            "< \\brief [23:20] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "LIFCCMDR:8",
            "< \\brief [31:24] Last Interface Control Command Received - LIFCCMDR (rh)"
        ]
    ],
    "Ifx_HSCT_STATPHY_Bits": [
        [
            "-",
            "\\brief STATPHY",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PLOCK:1",
            "< \\brief [0:0] PLL locked - PLOCK (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:1",
            "< \\brief [1:1] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXSA:2",
            "< \\brief [3:2] Transmitter speed - TXSA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXSA:2",
            "< \\brief [5:4] Receiver speed - RXSA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:26",
            "< \\brief [31:6] \\internal Reserved"
        ]
    ],
    "Ifx_HSCT_TESTCTRL_Bits": [
        [
            "-",
            "\\brief Test Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXENS:1",
            "< \\brief [0:0] Enable Slave TX path (Slave interface mode only) - TXENS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXDISS:1",
            "< \\brief [1:1] Disable Slave TX path (Slave Interface mode only) - TXDISS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LLOPTXRX:1",
            "< \\brief [2:2] LVDS loop back TX to RX enable - LLOPTXRX (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PRBSEN:1",
            "< \\brief [3:3] PRBS Pattern enable - PRBSEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_HSCT_USMR_Bits": [
        [
            "-",
            "\\brief Unsolicited Status Message Received",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "USMR:32",
            "< \\brief [31:0] Unsolicited status message received - USMR (rh)"
        ]
    ],
    "Ifx_HSCT_USMS_Bits": [
        [
            "-",
            "\\brief Unsolicited Status Message Send",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "USMS:32",
            "< \\brief [31:0] Unsolicited status message send - USMS (rw)"
        ]
    ],
    "Ifx_HSCT": [
        [
            "-",
            "\\brief HSCT object",
            "-"
        ],
        [
            "Ifx_HSCT_CLC",
            "CLC",
            "< \\brief 0, Clock Control Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_4[4]",
            "< \\brief 4, \\internal Reserved"
        ],
        [
            "Ifx_HSCT_ID",
            "ID",
            "< \\brief 8, Module Identification Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_C[4]",
            "< \\brief C, \\internal Reserved"
        ],
        [
            "Ifx_HSCT_INIT",
            "INIT",
            "< \\brief 10, Initialization Register"
        ],
        [
            "Ifx_HSCT_IFCTRL",
            "IFCTRL",
            "< \\brief 14, Interface Control Register"
        ],
        [
            "Ifx_HSCT_SLEEPCTRL",
            "SLEEPCTRL",
            "< \\brief 18, Sleep Control Register"
        ],
        [
            "Ifx_HSCT_CTSCTRL",
            "CTSCTRL",
            "< \\brief 1C, Clear To Send Control Register"
        ],
        [
            "Ifx_HSCT_DISABLE",
            "DISABLE",
            "< \\brief 20, Transmission Disable Register"
        ],
        [
            "Ifx_HSCT_STAT",
            "STAT",
            "< \\brief 24, Status Register"
        ],
        [
            "Ifx_HSCT_IFSTAT",
            "IFSTAT",
            "< \\brief 28, Interface Status Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_2C[4]",
            "< \\brief 2C, \\internal Reserved"
        ],
        [
            "Ifx_HSCT_CONFIGPHY",
            "CONFIGPHY",
            "< \\brief 30, Configuration Physical Layer Register"
        ],
        [
            "Ifx_HSCT_STATPHY",
            "STATPHY",
            "< \\brief 34, STATPHY"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_38[8]",
            "< \\brief 38, \\internal Reserved"
        ],
        [
            "Ifx_HSCT_IRQ",
            "IRQ",
            "< \\brief 40, Interrupt register"
        ],
        [
            "Ifx_HSCT_IRQEN",
            "IRQEN",
            "< \\brief 44, Interrupt Enable Register"
        ],
        [
            "Ifx_HSCT_IRQCLR",
            "IRQCLR",
            "< \\brief 48, Interrupt Clear Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_4C[4]",
            "< \\brief 4C, \\internal Reserved"
        ],
        [
            "Ifx_HSCT_USMR",
            "USMR",
            "< \\brief 50, Unsolicited Status Message Received"
        ],
        [
            "Ifx_HSCT_USMS",
            "USMS",
            "< \\brief 54, Unsolicited Status Message Send"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_58[8]",
            "< \\brief 58, \\internal Reserved"
        ],
        [
            "Ifx_HSCT_TESTCTRL",
            "TESTCTRL",
            "< \\brief 60, Test Control Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_64[65412]",
            "< \\brief 64, \\internal Reserved"
        ],
        [
            "Ifx_HSCT_OCS",
            "OCS",
            "< \\brief FFE8, OCDS Control and Status"
        ],
        [
            "Ifx_HSCT_KRSTCLR",
            "KRSTCLR",
            "< \\brief FFEC, Reset Status Clear Register"
        ],
        [
            "Ifx_HSCT_KRST1",
            "KRST1",
            "< \\brief FFF0, Reset Register 1"
        ],
        [
            "Ifx_HSCT_KRST0",
            "KRST0",
            "< \\brief FFF4, Reset Register 0"
        ],
        [
            "Ifx_HSCT_ACCEN1",
            "ACCEN1",
            "< \\brief FFF8, Access Enable Register 1"
        ],
        [
            "Ifx_HSCT_ACCEN0",
            "ACCEN0",
            "< \\brief FFFC, Access Enable Register 0"
        ]
    ],
    "Ifx_HSSL_ACCEN0_Bits": [
        [
            "-",
            "\\brief Access Enable Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw)"
        ]
    ],
    "Ifx_HSSL_ACCEN1_Bits": [
        [
            "-",
            "\\brief Access Enable Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:32",
            "< \\brief [31:0] \\internal Reserved"
        ]
    ],
    "Ifx_HSSL_AR_Bits": [
        [
            "-",
            "\\brief Access Rules Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ARW0:2",
            "< \\brief [1:0] Access Rule for Window 0 - ARW0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ARW1:2",
            "< \\brief [3:2] Access Rule for Window 1 - ARW1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ARW2:2",
            "< \\brief [5:4] Access Rule for Window 2 - ARW2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ARW3:2",
            "< \\brief [7:6] Access Rule for Window 3 - ARW3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:8",
            "< \\brief [15:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MAVCH:2",
            "< \\brief [17:16] Memory Access Violation Channel - MAVCH (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:14",
            "< \\brief [31:18] \\internal Reserved"
        ]
    ],
    "Ifx_HSSL_AW_AWEND_Bits": [
        [
            "-",
            "\\brief Access Window End Register ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:8",
            "< \\brief [7:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "AWE:24",
            "< \\brief [31:8] Access Window End Address - AWE (rw)"
        ]
    ],
    "Ifx_HSSL_AW_AWSTART_Bits": [
        [
            "-",
            "\\brief Access Window Start Register ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:8",
            "< \\brief [7:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "AWS:24",
            "< \\brief [31:8] Access Window Start Address - AWS (rw)"
        ]
    ],
    "Ifx_HSSL_CFG_Bits": [
        [
            "-",
            "\\brief Configuration Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PREDIV:14",
            "< \\brief [13:0] Global Predivider - PREDIV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:2",
            "< \\brief [15:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SMT:1",
            "< \\brief [16:16] Streaming Mode Transmitter - SMT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SMR:1",
            "< \\brief [17:17] Streaming Mode Receiver - SMR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCM:1",
            "< \\brief [18:18] Streaming Channel Mode - SCM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CCC:1",
            "< \\brief [19:19] Channel Code Control - CCC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:12",
            "< \\brief [31:20] \\internal Reserved"
        ]
    ],
    "Ifx_HSSL_CLC_Bits": [
        [
            "-",
            "\\brief Clock Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISR:1",
            "< \\brief [0:0] Module Disable Request Bit - DISR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISS:1",
            "< \\brief [1:1] Module Disable Status Bit - DISS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EDIS:1",
            "< \\brief [3:3] Sleep Mode Enable Control - EDIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_HSSL_CRC_Bits": [
        [
            "-",
            "\\brief CRC Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "XORMASK:16",
            "< \\brief [15:0] Value to be XORed with the Calculated CRC - XORMASK (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "XEN:1",
            "< \\brief [16:16] Enable the Error Injection via XORMASK - XEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:15",
            "< \\brief [31:17] \\internal Reserved"
        ]
    ],
    "Ifx_HSSL_ID_Bits": [
        [
            "-",
            "\\brief Module Identification Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODREV:8",
            "< \\brief [7:0] Module Revision Number - MODREV (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODTYPE:8",
            "< \\brief [15:8] Module Type - MODTYPE (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODNUMBER:16",
            "< \\brief [31:16] Module Number Value - MODNUMBER (r)"
        ]
    ],
    "Ifx_HSSL_IS_CA_Bits": [
        [
            "-",
            "\\brief Initiator Stream Current Address Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:5",
            "< \\brief [4:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CURR:27",
            "< \\brief [31:5] Address of the Memory Location for the Current Transfer - CURR (rh)"
        ]
    ],
    "Ifx_HSSL_IS_FC_Bits": [
        [
            "-",
            "\\brief Initiator Stream Frame Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RELCOUNT:16",
            "< \\brief [15:0] Reload Count Number - RELCOUNT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CURCOUNT:16",
            "< \\brief [31:16] Current Count Number - CURCOUNT (rh)"
        ]
    ],
    "Ifx_HSSL_IS_SA_Bits": [
        [
            "-",
            "\\brief Initiator Stream Start Address Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:5",
            "< \\brief [4:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "START:27",
            "< \\brief [31:5] Start Address for the Memory Range - START (rw)"
        ]
    ],
    "Ifx_HSSL_I_ICON_Bits": [
        [
            "-",
            "\\brief Initiator Control Data Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "IDQ:1",
            "< \\brief [0:0] Read ID Request - IDQ (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TQ:1",
            "< \\brief [1:1] Trigger Request - TQ (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LETT:3",
            "< \\brief [4:2] Last Error Transaction Tag - LETT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CETT:3",
            "< \\brief [7:5] Currently Expected Transaction Tag - CETT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TOCV:8",
            "< \\brief [15:8] Time Out Current Value - TOCV (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DATLEN:2",
            "< \\brief [17:16] Data Length - DATLEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RWT:2",
            "< \\brief [19:18] Read Write Trigger Command Type - RWT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BSY:1",
            "< \\brief [20:20] Channel Busy - BSY (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ITTAG:3",
            "< \\brief [23:21] Initiator Transaction Tag - ITTAG (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TOREL:8",
            "< \\brief [31:24] Time Out Reload Value - TOREL (rw)"
        ]
    ],
    "Ifx_HSSL_I_IRD_Bits": [
        [
            "-",
            "\\brief Initiator Read Data Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DATA:32",
            "< \\brief [31:0] Data Delivered by a Read Response Frame - DATA (rh)"
        ]
    ],
    "Ifx_HSSL_I_IRWA_Bits": [
        [
            "-",
            "\\brief Initiator Read Write Address Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ADDRESS:32",
            "< \\brief [31:0] Address Part of the Payload of a Write Frame - ADDRESS (rw)"
        ]
    ],
    "Ifx_HSSL_I_IWD_Bits": [
        [
            "-",
            "\\brief Initiator Write Data Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DATA:32",
            "< \\brief [31:0] Data Part of the Payload of a Write Frame - DATA (rw)"
        ]
    ],
    "Ifx_HSSL_KRST0_Bits": [
        [
            "-",
            "\\brief Kernel Reset Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSTSTAT:1",
            "< \\brief [1:1] Kernel Reset Status - RSTSTAT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_HSSL_KRST1_Bits": [
        [
            "-",
            "\\brief Kernel Reset Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_HSSL_KRSTCLR_Bits": [
        [
            "-",
            "\\brief Kernel Reset Status Clear Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR:1",
            "< \\brief [0:0] Kernel Reset Status Clear - CLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_HSSL_MFLAGS_Bits": [
        [
            "-",
            "\\brief Miscellaneous Flags Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "NACK:4",
            "< \\brief [3:0] Not Acknowledge Error - Target Error - NACK (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TTE:4",
            "< \\brief [7:4] Transaction Tag Error - TTE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIMEOUT:4",
            "< \\brief [11:8] Timeout Error - TIMEOUT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UNEXPECTED:4",
            "< \\brief [15:12] Unexpected Type of Frame Error - UNEXPECTED (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:2",
            "< \\brief [17:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TMB:1",
            "< \\brief [18:18] Target Memory Block - TMB (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IMB:1",
            "< \\brief [19:19] Initiator Memory Block - IMB (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ISB:1",
            "< \\brief [20:20] Initiator Stream Block Request - ISB (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MAV:1",
            "< \\brief [21:21] Memory Access Violation - MAV (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SRIE:1",
            "< \\brief [22:22] SRI/SPB Bus Access Error - SRIE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PIE1:1",
            "< \\brief [23:23] PHY Inconsistency Error 1(Channel Number Code Error) - PIE1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PIE2:1",
            "< \\brief [24:24] PHY Inconsistency Error 2(Data Length Error) - PIE2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCE:1",
            "< \\brief [25:25] CRC Error - CRCE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:2",
            "< \\brief [27:26] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSE:1",
            "< \\brief [28:28] Target Stream Enable - TSE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI:1",
            "< \\brief [29:29] Transmit Enable Input - TEI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEO:1",
            "< \\brief [30:30] Transmit Enable Output - TEO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INI:1",
            "< \\brief [31:31] Initialize Mode - INI (rh)"
        ]
    ],
    "Ifx_HSSL_MFLAGSCL_Bits": [
        [
            "-",
            "\\brief Miscellaneous Flags Clear Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "NACKC:4",
            "< \\brief [3:0] NACK Flags Clear - NACKC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TTEC:4",
            "< \\brief [7:4] Transaction Tag Error Flags Clear - TTEC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIMEOUTC:4",
            "< \\brief [11:8] Timeout Error Flags Clear - TIMEOUTC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UNEXPECTEDC:4",
            "< \\brief [15:12] Unexpected Error Flags Clear - UNEXPECTEDC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:2",
            "< \\brief [17:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TMBC:1",
            "< \\brief [18:18] Target Memory Block Flag Clear - TMBC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IMBC:1",
            "< \\brief [19:19] Initiator Memory Block Flag Clear - IMBC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ISBC:1",
            "< \\brief [20:20] Initiator Stream Block Request Clear - ISBC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MAVC:1",
            "< \\brief [21:21] MAV Flag Clear - MAVC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SRIEC:1",
            "< \\brief [22:22] SRI/SPB Bus Access Error Flag Clear - SRIEC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PIE1C:1",
            "< \\brief [23:23] PIE1 Error Flag Clear - PIE1C (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PIE2C:1",
            "< \\brief [24:24] PIE2 Error Flag Clear - PIE2C (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCEC:1",
            "< \\brief [25:25] CRC Error Flag Clear - CRCEC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:2",
            "< \\brief [27:26] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSEC:1",
            "< \\brief [28:28] Target Stream Enable Flag Clear - TSEC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:1",
            "< \\brief [29:29] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEOC:1",
            "< \\brief [30:30] Transmit Enable Flag Clear - TEOC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INIC:1",
            "< \\brief [31:31] Initialize Mode Flag Clear - INIC (w)"
        ]
    ],
    "Ifx_HSSL_MFLAGSEN_Bits": [
        [
            "-",
            "\\brief Flags Enable Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "NACKEN:4",
            "< \\brief [3:0] Not Acknowledge Error Enable Bits - NACKEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TTEEN:4",
            "< \\brief [7:4] Transaction Tag Error Enable Bits - TTEEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIMEOUTEN:4",
            "< \\brief [11:8] Timeout Error Enable Bits - TIMEOUTEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UNEXPECTEDEN:4",
            "< \\brief [15:12] Unexpected Error Enable Bits - UNEXPECTEDEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:5",
            "< \\brief [20:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MAVEN:1",
            "< \\brief [21:21] MAV Enable Bit - MAVEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SRIEEN:1",
            "< \\brief [22:22] SRI/SPB Bus Access Error Enable Bit - SRIEEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PIE1EN:1",
            "< \\brief [23:23] PIE1 Error Enable Bit - PIE1EN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PIE2EN:1",
            "< \\brief [24:24] PIE2 Error Enable Bit - PIE2EN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCEEN:1",
            "< \\brief [25:25] CRC Error Enable Bit - CRCEEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:3",
            "< \\brief [28:26] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEIEN:1",
            "< \\brief [29:29] TEI Enable Bit - TEIEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_HSSL_MFLAGSSET_Bits": [
        [
            "-",
            "\\brief Miscellaneous Flags Set Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "NACKS:4",
            "< \\brief [3:0] NACK Flags Set - NACKS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TTES:4",
            "< \\brief [7:4] Transaction Tag Error Flags Set - TTES (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIMEOUTS:4",
            "< \\brief [11:8] Timeout Error Flags Set - TIMEOUTS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UNEXPECTEDS:4",
            "< \\brief [15:12] Unexpected Error Flags Set - UNEXPECTEDS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:2",
            "< \\brief [17:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TMBS:1",
            "< \\brief [18:18] Target Memory Block Flag Set - TMBS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IMBS:1",
            "< \\brief [19:19] Initiator Memory Block Flag Set - IMBS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ISBS:1",
            "< \\brief [20:20] Initiator Stream Block Request Set - ISBS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MAVS:1",
            "< \\brief [21:21] MAV Flag Set - MAVS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SRIES:1",
            "< \\brief [22:22] SRI/SPB Bus Access Error Flag Set - SRIES (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PIE1S:1",
            "< \\brief [23:23] PIE1 Error Flag Set - PIE1S (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PIE2S:1",
            "< \\brief [24:24] PIE2 Error Flag Set - PIE2S (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCES:1",
            "< \\brief [25:25] CRC Error Flag Set - CRCES (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:2",
            "< \\brief [27:26] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSES:1",
            "< \\brief [28:28] Target Stream Enable Flag Set - TSES (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:1",
            "< \\brief [29:29] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEOS:1",
            "< \\brief [30:30] Transmit Enable Flag Set - TEOS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INIS:1",
            "< \\brief [31:31] Initialize Mode Flag Set - INIS (w)"
        ]
    ],
    "Ifx_HSSL_MSCR_Bits": [
        [
            "-",
            "\\brief Multi Slave Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN:1",
            "< \\brief [0:0] Multi Slave Mode Enable - EN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SLAVETAG:2",
            "< \\brief [2:1] Slave Tag - SLAVETAG (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:13",
            "< \\brief [15:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ITXSTOP:1",
            "< \\brief [16:16] Initiator Transmission Stop - ITXSTOP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:15",
            "< \\brief [31:17] \\internal Reserved"
        ]
    ],
    "Ifx_HSSL_OCS_Bits": [
        [
            "-",
            "\\brief OCDS Control and Status",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TGS:2",
            "< \\brief [1:0] Trigger Set for OTGB0/1 - TGS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TGB:1",
            "< \\brief [2:2] OTGB0/1 Bus Select - TGB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TG_P:1",
            "< \\brief [3:3] TGS, TGB Write Protection - TG_P (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:20",
            "< \\brief [23:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUS:4",
            "< \\brief [27:24] OCDS Suspend Control - SUS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUS_P:1",
            "< \\brief [28:28] SUS Write Protection - SUS_P (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUSSTA:1",
            "< \\brief [29:29] Suspend State - SUSSTA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_HSSL_QFLAGS_Bits": [
        [
            "-",
            "\\brief Request Flags Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "I:4",
            "< \\brief [3:0] Request Flags for Initiated Commands - I (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "T:4",
            "< \\brief [7:4] Request Flags for Commands Arrived at Target - T (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "R:4",
            "< \\brief [11:8] Request Flags for Response Frames at the Target - R (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "E0:2",
            "< \\brief [17:16] Expect Flags for Activated Timeout Timer 0 - E0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "E1:2",
            "< \\brief [19:18] Expect Flags for Activated Timeout Timer 1 - E1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "E2:2",
            "< \\brief [21:20] Expect Flags for Activated Timeout Timer 2 - E2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "E3:2",
            "< \\brief [23:22] Expect Flags for Activated Timeout Timer 3 - E3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:4",
            "< \\brief [27:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "IS:1",
            "< \\brief [28:28] I Flag for Stream Frames - IS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RS:1",
            "< \\brief [29:29] R Flag for Stream Frames - RS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TS:1",
            "< \\brief [30:30] T Flag for Stream Frames - TS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ES:1",
            "< \\brief [31:31] E Flag for Stream Frames - ES (rh)"
        ]
    ],
    "Ifx_HSSL_SEC_Bits": [
        [
            "-",
            "\\brief Security Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "LCK:1",
            "< \\brief [0:0] Lock the HSSL Module - LCK (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LAW:1",
            "< \\brief [1:1] Lock the Address Windows Registers - LAW (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_HSSL_SFSFLAGS_Bits": [
        [
            "-",
            "\\brief Stream FIFOs Status Flags Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXFL:2",
            "< \\brief [1:0] Stream RxFIFO Filling Level - RXFL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXFL:2",
            "< \\brief [3:2] Stream TxFIFO Filling Level - TXFL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EXFL:2",
            "< \\brief [5:4] Stream Expect FIFO Filling Level - EXFL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:9",
            "< \\brief [14:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ISF:1",
            "< \\brief [15:15] Initiator Stream Frame Request - ISF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_HSSL_TIDADD_Bits": [
        [
            "-",
            "\\brief Target ID Address Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "A:32",
            "< \\brief [31:0] Address Pointer - A (rw)"
        ]
    ],
    "Ifx_HSSL_TSTAT_Bits": [
        [
            "-",
            "\\brief Target Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "LASTCC0:5",
            "< \\brief [4:0] Last Command Code - LASTCC0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LASTTT0:3",
            "< \\brief [7:5] Last Transaction Tag - LASTTT0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LASTCC1:5",
            "< \\brief [12:8] Last Command Code - LASTCC1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LASTTT1:3",
            "< \\brief [15:13] Last Transaction Tag - LASTTT1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LASTCC2:5",
            "< \\brief [20:16] Last Command Code - LASTCC2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LASTTT2:3",
            "< \\brief [23:21] Last Transaction Tag - LASTTT2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LASTCC3:5",
            "< \\brief [28:24] Last Command Code - LASTCC3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LASTTT3:3",
            "< \\brief [31:29] Last Transaction Tag - LASTTT3 (rh)"
        ]
    ],
    "Ifx_HSSL_TS_CA_Bits": [
        [
            "-",
            "\\brief Target Stream Current Address Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:5",
            "< \\brief [4:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CURR:27",
            "< \\brief [31:5] Address of the Memory Location for the Current Transfer - CURR (rh)"
        ]
    ],
    "Ifx_HSSL_TS_FC_Bits": [
        [
            "-",
            "\\brief Target Stream Frame Count Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RELCOUNT:16",
            "< \\brief [15:0] Reload Count Number - RELCOUNT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CURCOUNT:16",
            "< \\brief [31:16] Current Count Number - CURCOUNT (rh)"
        ]
    ],
    "Ifx_HSSL_TS_SA_Bits": [
        [
            "-",
            "\\brief Target Stream Start Address Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:5",
            "< \\brief [4:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ADDR:27",
            "< \\brief [31:5] Start Address for the Memory Range - ADDR (rw)"
        ]
    ],
    "Ifx_HSSL_T_TCA_Bits": [
        [
            "-",
            "\\brief Target Current Address Register ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "A:32",
            "< \\brief [31:0] Address Part of the Payload of a Write Command Frame or a Read Command Frame or ID Frame - A (rh)"
        ]
    ],
    "Ifx_HSSL_T_TCD_Bits": [
        [
            "-",
            "\\brief Target Current Data Register ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "D:32",
            "< \\brief [31:0] Data Part of the Payload of a Write Command Frame or Read Data of a Read Command Frame - D (rh)"
        ]
    ],
    "IWD": [
        [
            "-",
            "\\brief I object",
            "-"
        ]
    ],
    "TCD": [
        [
            "-",
            "\\brief T object",
            "-"
        ]
    ],
    "Ifx_HSSL_IS": [
        [
            "-",
            "\\brief IS object",
            "-"
        ],
        [
            "Ifx_HSSL_IS_SA",
            "SA[2]",
            "< \\brief 0, Initiator Stream Start Address Register"
        ],
        [
            "Ifx_HSSL_IS_CA",
            "CA",
            "< \\brief 8, Initiator Stream Current Address Register"
        ],
        [
            "Ifx_HSSL_IS_FC",
            "FC",
            "< \\brief C, Initiator Stream Frame Count Register"
        ]
    ],
    "struct _Ifx_HSSL_TS": [
        [
            "-",
            "\\brief TS object",
            "-"
        ]
    ],
    "AWSTART": [
        [
            "-",
            "\\brief AW object",
            "-"
        ]
    ],
    "struct _Ifx_HSSL": [
        [
            "-",
            "\\brief HSSL object",
            "-"
        ],
        [
            "Ifx_HSSL_CLC",
            "CLC",
            "< \\brief 0, Clock Control Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_4[4]",
            "< \\brief 4, \\internal Reserved"
        ],
        [
            "Ifx_HSSL_ID",
            "ID",
            "< \\brief 8, Module Identification Register"
        ],
        [
            "Ifx_HSSL_CRC",
            "CRC",
            "< \\brief C, CRC Control Register"
        ],
        [
            "Ifx_HSSL_CFG",
            "CFG",
            "< \\brief 10, Configuration Register"
        ],
        [
            "Ifx_HSSL_QFLAGS",
            "QFLAGS",
            "< \\brief 14, Request Flags Register"
        ],
        [
            "Ifx_HSSL_MFLAGS",
            "MFLAGS",
            "< \\brief 18, Miscellaneous Flags Register"
        ],
        [
            "Ifx_HSSL_MFLAGSSET",
            "MFLAGSSET",
            "< \\brief 1C, Miscellaneous Flags Set Register"
        ],
        [
            "Ifx_HSSL_MFLAGSCL",
            "MFLAGSCL",
            "< \\brief 20, Miscellaneous Flags Clear Register"
        ],
        [
            "Ifx_HSSL_MFLAGSEN",
            "MFLAGSEN",
            "< \\brief 24, Flags Enable Register"
        ],
        [
            "Ifx_HSSL_SFSFLAGS",
            "SFSFLAGS",
            "< \\brief 28, Stream FIFOs Status Flags Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_2C[4]",
            "< \\brief 2C, \\internal Reserved"
        ]
    ],
    "Ifx_I2C_ACCEN0_Bits": [
        [
            "-",
            "\\brief Access Enable Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw)"
        ]
    ],
    "Ifx_I2C_ACCEN1_Bits": [
        [
            "-",
            "\\brief Access Enable Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:32",
            "< \\brief [31:0] \\internal Reserved"
        ]
    ],
    "Ifx_I2C_ADDRCFG_Bits": [
        [
            "-",
            "\\brief Address Configuration Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ADR:10",
            "< \\brief [9:0] I2C-bus Device Address - ADR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:6",
            "< \\brief [15:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TBAM:1",
            "< \\brief [16:16] Ten Bit Address Mode - TBAM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "GCE:1",
            "< \\brief [17:17] General Call Enable - GCE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MCE:1",
            "< \\brief [18:18] Master Code Enable - MCE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MNS:1",
            "< \\brief [19:19] Master / not Slave - MnS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SONA:1",
            "< \\brief [20:20] Stop on Not-acknowledge - SONA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SOPE:1",
            "< \\brief [21:21] Stop on Packet End - SOPE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:10",
            "< \\brief [31:22] \\internal Reserved"
        ]
    ],
    "Ifx_I2C_BUSSTAT_Bits": [
        [
            "-",
            "\\brief Bus Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "BS:2",
            "< \\brief [1:0] Bus Status - BS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RNW:1",
            "< \\brief [2:2] Read/not Write - RnW (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:29",
            "< \\brief [31:3] \\internal Reserved"
        ]
    ],
    "Ifx_I2C_CLC_Bits": [
        [
            "-",
            "\\brief Clock Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISR:1",
            "< \\brief [0:0] Module Disable Request Bit - DISR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISS:1",
            "< \\brief [1:1] Module Disable Status Bit - DISS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_I2C_CLC1_Bits": [
        [
            "-",
            "\\brief Clock Control 1 Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISR:1",
            "< \\brief [0:0] Module Disable Request Bit - DISR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISS:1",
            "< \\brief [1:1] Module Disable Status Bit - DISS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SPEN:1",
            "< \\brief [2:2] Module Suspend Enable Bit for OCDS - SPEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EDIS:1",
            "< \\brief [3:3] External Request Disable - EDIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SBWE:1",
            "< \\brief [4:4] Module Suspend Bit Write Enable for OCDS - SBWE (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FSOE:1",
            "< \\brief [5:5] Fast Switch Off Enable - FSOE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:2",
            "< \\brief [7:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMC:8",
            "< \\brief [15:8] Clock Divider for Standard Run Mode - RMC (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:8",
            "< \\brief [23:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_I2C_ENDDCTRL_Bits": [
        [
            "-",
            "\\brief End Data Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SETRSC:1",
            "< \\brief [0:0] Set Restart Condition - SETRSC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SETEND:1",
            "< \\brief [1:1] Set End of Transmission - SETEND (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_I2C_ERRIRQSC_Bits": [
        [
            "-",
            "\\brief Error Interrupt Request Source Clear Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXF_UFL:1",
            "< \\brief [0:0] RX FIFO Underflow - RXF_UFL (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXF_OFL:1",
            "< \\brief [1:1] RX FIFO Overflow - RXF_OFL (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXF_UFL:1",
            "< \\brief [2:2] TX FIFO Underflow - TXF_UFL (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXF_OFL:1",
            "< \\brief [3:3] TX FIFO Overflow - TXF_OFL (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_I2C_ERRIRQSM_Bits": [
        [
            "-",
            "\\brief Error Interrupt Request Source Mask Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXF_UFL:1",
            "< \\brief [0:0] RX FIFO Underflow - RXF_UFL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXF_OFL:1",
            "< \\brief [1:1] RX FIFO Overflow - RXF_OFL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXF_UFL:1",
            "< \\brief [2:2] TX FIFO Underflow - TXF_UFL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXF_OFL:1",
            "< \\brief [3:3] TX FIFO Overflow - TXF_OFL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_I2C_ERRIRQSS_Bits": [
        [
            "-",
            "\\brief Error Interrupt Request Source Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXF_UFL:1",
            "< \\brief [0:0] RX FIFO Underflow - RXF_UFL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXF_OFL:1",
            "< \\brief [1:1] RX FIFO Overflow - RXF_OFL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXF_UFL:1",
            "< \\brief [2:2] TX FIFO Underflow - TXF_UFL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXF_OFL:1",
            "< \\brief [3:3] TX FIFO Overflow - TXF_OFL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_I2C_FDIVCFG_Bits": [
        [
            "-",
            "\\brief Fractional Divider Configuration Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DEC:11",
            "< \\brief [10:0] Decrement Value of Fractional Divider - DEC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:5",
            "< \\brief [15:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "INC:8",
            "< \\brief [23:16] Increment Value of Fractional Divider - INC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_I2C_FDIVHIGHCFG_Bits": [
        [
            "-",
            "\\brief Fractional Divider High-speed Mode Configuration Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DEC:11",
            "< \\brief [10:0] Decrement Value of Fractional Divider - DEC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:5",
            "< \\brief [15:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "INC:8",
            "< \\brief [23:16] Increment Value of Fractional Divider - INC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:7",
            "< \\brief [30:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_I2C_FFSSTAT_Bits": [
        [
            "-",
            "\\brief Filled FIFO Stages Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "FFS:6",
            "< \\brief [5:0] Filled FIFO Stages - FFS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:26",
            "< \\brief [31:6] \\internal Reserved"
        ]
    ],
    "Ifx_I2C_FIFOCFG_Bits": [
        [
            "-",
            "\\brief FIFO Configuration Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXBS:2",
            "< \\brief [1:0] RX Burst Size - RXBS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:2",
            "< \\brief [3:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXBS:2",
            "< \\brief [5:4] TX Burst Size - TXBS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:2",
            "< \\brief [7:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXFA:2",
            "< \\brief [9:8] RX FIFO Alignment - RXFA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:2",
            "< \\brief [11:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXFA:2",
            "< \\brief [13:12] TX FIFO Alignment - TXFA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:2",
            "< \\brief [15:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXFC:1",
            "< \\brief [16:16] RX FIFO Flow Control - RXFC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXFC:1",
            "< \\brief [17:17] TX FIFO Flow Control - TXFC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRBC:1",
            "< \\brief [18:18] Clear Request Behavior Configuration - CRBC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:13",
            "< \\brief [31:19] \\internal Reserved"
        ]
    ],
    "Ifx_I2C_GPCTL_Bits": [
        [
            "-",
            "\\brief General Purpose Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PISEL:3",
            "< \\brief [2:0] Port Input Select - PISEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:29",
            "< \\brief [31:3] \\internal Reserved"
        ]
    ],
    "Ifx_I2C_ICR_Bits": [
        [
            "-",
            "\\brief Interrupt Clear Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "LSREQ_INT:1",
            "< \\brief [0:0] Last Single Request Interrupt - LSREQ_INT (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SREQ_INT:1",
            "< \\brief [1:1] Single Request Interrupt - SREQ_INT (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LBREQ_INT:1",
            "< \\brief [2:2] Last Burst Request Interrupt - LBREQ_INT (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BREQ_INT:1",
            "< \\brief [3:3] Burst Request Interrupt - BREQ_INT (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_I2C_ID_Bits": [
        [
            "-",
            "\\brief Module Identification Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_REV:8",
            "< \\brief [7:0] Module Revision Number - MOD_REV (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_NUMBER:8",
            "< \\brief [15:8] Module Number - MOD_NUMBER (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_I2C_IMSC_Bits": [
        [
            "-",
            "\\brief Interrupt Mask Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "LSREQ_INT:1",
            "< \\brief [0:0] Last Single Request Interrupt - LSREQ_INT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SREQ_INT:1",
            "< \\brief [1:1] Single Request Interrupt - SREQ_INT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LBREQ_INT:1",
            "< \\brief [2:2] Last Burst Request Interrupt - LBREQ_INT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BREQ_INT:1",
            "< \\brief [3:3] Burst Request Interrupt - BREQ_INT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "I2C_ERR_INT:1",
            "< \\brief [4:4] I2C Error Interrupt - I2C_ERR_INT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "I2C_P_INT:1",
            "< \\brief [5:5] I2C Protocol Interrupt - I2C_P_INT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:26",
            "< \\brief [31:6] \\internal Reserved"
        ]
    ],
    "Ifx_I2C_ISR_Bits": [
        [
            "-",
            "\\brief Interrupt Set Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "LSREQ_INT:1",
            "< \\brief [0:0] Last Single Request Interrupt - LSREQ_INT (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SREQ_INT:1",
            "< \\brief [1:1] Single Request Interrupt - SREQ_INT (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LBREQ_INT:1",
            "< \\brief [2:2] Last Burst Request Interrupt - LBREQ_INT (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BREQ_INT:1",
            "< \\brief [3:3] Burst Request Interrupt - BREQ_INT (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "I2C_ERR_INT:1",
            "< \\brief [4:4] I2C Error Interrupt - I2C_ERR_INT (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "I2C_P_INT:1",
            "< \\brief [5:5] I2C Protocol Interrupt - I2C_P_INT (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:26",
            "< \\brief [31:6] \\internal Reserved"
        ]
    ],
    "Ifx_I2C_KRST0_Bits": [
        [
            "-",
            "\\brief Kernel Reset Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSTSTAT:1",
            "< \\brief [1:1] Kernel Reset Status - RSTSTAT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_I2C_KRST1_Bits": [
        [
            "-",
            "\\brief Kernel Reset Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_I2C_KRSTCLR_Bits": [
        [
            "-",
            "\\brief Kernel Reset Status Clear Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR:1",
            "< \\brief [0:0] Kernel Reset Status Clear - CLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_I2C_MIS_Bits": [
        [
            "-",
            "\\brief Masked Interrupt Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "LSREQ_INT:1",
            "< \\brief [0:0] Last Single Request Interrupt - LSREQ_INT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SREQ_INT:1",
            "< \\brief [1:1] Single Request Interrupt - SREQ_INT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LBREQ_INT:1",
            "< \\brief [2:2] Last Burst Request Interrupt - LBREQ_INT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BREQ_INT:1",
            "< \\brief [3:3] Burst Request Interrupt - BREQ_INT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "I2C_ERR_INT:1",
            "< \\brief [4:4] I2C Error Interrupt - I2C_ERR_INT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "I2C_P_INT:1",
            "< \\brief [5:5] I2C Protocol Interrupt - I2C_P_INT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:26",
            "< \\brief [31:6] \\internal Reserved"
        ]
    ],
    "Ifx_I2C_MODID_Bits": [
        [
            "-",
            "\\brief Module Identification Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_REV:8",
            "< \\brief [7:0] Module Revision Number - MOD_REV (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_TYPE:8",
            "< \\brief [15:8] Module Type - MOD_TYPE (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_NUMBER:16",
            "< \\brief [31:16] Module Number Value - MOD_NUMBER (r)"
        ]
    ],
    "Ifx_I2C_MRPSCTRL_Bits": [
        [
            "-",
            "\\brief Maximum Received Packet Size Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MRPS:14",
            "< \\brief [13:0] Maximum Received Packet Size - MRPS (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:18",
            "< \\brief [31:14] \\internal Reserved"
        ]
    ],
    "Ifx_I2C_PIRQSC_Bits": [
        [
            "-",
            "\\brief Protocol Interrupt Request Source Clear Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "AM:1",
            "< \\brief [0:0] Address Match - AM (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "GC:1",
            "< \\brief [1:1] General Call - GC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MC:1",
            "< \\brief [2:2] Master Code - MC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AL:1",
            "< \\brief [3:3] Arbitration Lost - AL (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NACK:1",
            "< \\brief [4:4] Not-acknowledge Received - NACK (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TX_END:1",
            "< \\brief [5:5] Transmission End - TX_END (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RX:1",
            "< \\brief [6:6] Receive Mode - RX (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:25",
            "< \\brief [31:7] \\internal Reserved"
        ]
    ],
    "Ifx_I2C_PIRQSM_Bits": [
        [
            "-",
            "\\brief Protocol Interrupt Request Source Mask Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "AM:1",
            "< \\brief [0:0] Address Match - AM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "GC:1",
            "< \\brief [1:1] General Call - GC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MC:1",
            "< \\brief [2:2] Master Code - MC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AL:1",
            "< \\brief [3:3] Arbitration Lost - AL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NACK:1",
            "< \\brief [4:4] Not-acknowledge Received - NACK (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TX_END:1",
            "< \\brief [5:5] Transmission End - TX_END (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RX:1",
            "< \\brief [6:6] Receive Mode - RX (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:25",
            "< \\brief [31:7] \\internal Reserved"
        ]
    ],
    "Ifx_I2C_PIRQSS_Bits": [
        [
            "-",
            "\\brief Protocol Interrupt Request Source Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "AM:1",
            "< \\brief [0:0] Address Match - AM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "GC:1",
            "< \\brief [1:1] General Call - GC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MC:1",
            "< \\brief [2:2] Master Code - MC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AL:1",
            "< \\brief [3:3] Arbitration Lost - AL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NACK:1",
            "< \\brief [4:4] Not-acknowledge Received - NACK (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TX_END:1",
            "< \\brief [5:5] Transmission End - TX_END (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RX:1",
            "< \\brief [6:6] Receive Mode - RX (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:25",
            "< \\brief [31:7] \\internal Reserved"
        ]
    ],
    "Ifx_I2C_RIS_Bits": [
        [
            "-",
            "\\brief Raw Interrupt Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "LSREQ_INT:1",
            "< \\brief [0:0] Last Single Request Interrupt - LSREQ_INT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SREQ_INT:1",
            "< \\brief [1:1] Single Request Interrupt - SREQ_INT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LBREQ_INT:1",
            "< \\brief [2:2] Last Burst Request Interrupt - LBREQ_INT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BREQ_INT:1",
            "< \\brief [3:3] Burst Request Interrupt - BREQ_INT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "I2C_ERR_INT:1",
            "< \\brief [4:4] I2C Error Interrupt - I2C_ERR_INT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "I2C_P_INT:1",
            "< \\brief [5:5] I2C Protocol Interrupt - I2C_P_INT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:26",
            "< \\brief [31:6] \\internal Reserved"
        ]
    ],
    "Ifx_I2C_RPSSTAT_Bits": [
        [
            "-",
            "\\brief Received Packet Size Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RPS:14",
            "< \\brief [13:0] Received Packet Size - RPS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:18",
            "< \\brief [31:14] \\internal Reserved"
        ]
    ],
    "Ifx_I2C_RUNCTRL_Bits": [
        [
            "-",
            "\\brief RUN Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RUN:1",
            "< \\brief [0:0] Enable I2C-bus Interface - RUN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_I2C_RXD_Bits": [
        [
            "-",
            "\\brief Reception Data Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXD:32",
            "< \\brief [31:0] Reception Data - RXD (rh)"
        ]
    ],
    "Ifx_I2C_TIMCFG_Bits": [
        [
            "-",
            "\\brief Timing Configuration Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDA_DEL_HD_DAT:6",
            "< \\brief [5:0] SDA Delay Stages for Data Hold Time in Standard and Fast modes - SDA_DEL_HD_DAT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HS_SDA_DEL_HD_DAT:3",
            "< \\brief [8:6] SDA Delay Stages for Data Hold Time in High-speed Mode - HS_SDA_DEL_HD_DAT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCL_DEL_HD_STA:3",
            "< \\brief [11:9] SCL Delay Stages for Hold Time Start (Restart) Bit - SCL_DEL_HD_STA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:2",
            "< \\brief [13:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN_SCL_LOW_LEN:1",
            "< \\brief [14:14] Enable Direct Configuration of SCL Low Period Length in Fast Mode - EN_SCL_LOW_LEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FS_SCL_LOW:1",
            "< \\brief [15:15] Set Fast Mode SCL Low Period Timing - FS_SCL_LOW (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HS_SDA_DEL:5",
            "< \\brief [20:16] SDA Delay Stages for Start/Stop bit in High-speed Mode - HS_SDA_DEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:3",
            "< \\brief [23:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCL_LOW_LEN:8",
            "< \\brief [31:24] SCL Low Length in Fast Mode - SCL_LOW_LEN (rw)"
        ]
    ],
    "Ifx_I2C_TPSCTRL_Bits": [
        [
            "-",
            "\\brief Transmit Packet Size Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TPS:14",
            "< \\brief [13:0] Transmit Packet Size - TPS (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:18",
            "< \\brief [31:14] \\internal Reserved"
        ]
    ],
    "Ifx_I2C_TXD_Bits": [
        [
            "-",
            "\\brief Transmission Data Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXD:32",
            "< \\brief [31:0] Transmission Data - TXD (w)"
        ]
    ],
    "Ifx_I2C": [
        [
            "-",
            "\\brief I2C object",
            "-"
        ],
        [
            "Ifx_I2C_CLC1",
            "CLC1",
            "< \\brief 0, Clock Control 1 Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_4[4]",
            "< \\brief 4, \\internal Reserved"
        ],
        [
            "Ifx_I2C_ID",
            "ID",
            "< \\brief 8, Module Identification Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_C[4]",
            "< \\brief C, \\internal Reserved"
        ],
        [
            "Ifx_I2C_RUNCTRL",
            "RUNCTRL",
            "< \\brief 10, RUN Control Register"
        ],
        [
            "Ifx_I2C_ENDDCTRL",
            "ENDDCTRL",
            "< \\brief 14, End Data Control Register"
        ],
        [
            "Ifx_I2C_FDIVCFG",
            "FDIVCFG",
            "< \\brief 18, Fractional Divider Configuration Register"
        ],
        [
            "Ifx_I2C_FDIVHIGHCFG",
            "FDIVHIGHCFG",
            "< \\brief 1C, Fractional Divider High-speed Mode Configuration Register"
        ],
        [
            "Ifx_I2C_ADDRCFG",
            "ADDRCFG",
            "< \\brief 20, Address Configuration Register"
        ],
        [
            "Ifx_I2C_BUSSTAT",
            "BUSSTAT",
            "< \\brief 24, Bus Status Register"
        ],
        [
            "Ifx_I2C_FIFOCFG",
            "FIFOCFG",
            "< \\brief 28, FIFO Configuration Register"
        ],
        [
            "Ifx_I2C_MRPSCTRL",
            "MRPSCTRL",
            "< \\brief 2C, Maximum Received Packet Size Control Register"
        ],
        [
            "Ifx_I2C_RPSSTAT",
            "RPSSTAT",
            "< \\brief 30, Received Packet Size Status Register"
        ],
        [
            "Ifx_I2C_TPSCTRL",
            "TPSCTRL",
            "< \\brief 34, Transmit Packet Size Control Register"
        ],
        [
            "Ifx_I2C_FFSSTAT",
            "FFSSTAT",
            "< \\brief 38, Filled FIFO Stages Status Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_3C[4]",
            "< \\brief 3C, \\internal Reserved"
        ],
        [
            "Ifx_I2C_TIMCFG",
            "TIMCFG",
            "< \\brief 40, Timing Configuration Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_44[28]",
            "< \\brief 44, \\internal Reserved"
        ],
        [
            "Ifx_I2C_ERRIRQSM",
            "ERRIRQSM",
            "< \\brief 60, Error Interrupt Request Source Mask Register"
        ],
        [
            "Ifx_I2C_ERRIRQSS",
            "ERRIRQSS",
            "< \\brief 64, Error Interrupt Request Source Status Register"
        ],
        [
            "Ifx_I2C_ERRIRQSC",
            "ERRIRQSC",
            "< \\brief 68, Error Interrupt Request Source Clear Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_6C[4]",
            "< \\brief 6C, \\internal Reserved"
        ],
        [
            "Ifx_I2C_PIRQSM",
            "PIRQSM",
            "< \\brief 70, Protocol Interrupt Request Source Mask Register"
        ],
        [
            "Ifx_I2C_PIRQSS",
            "PIRQSS",
            "< \\brief 74, Protocol Interrupt Request Source Status Register"
        ],
        [
            "Ifx_I2C_PIRQSC",
            "PIRQSC",
            "< \\brief 78, Protocol Interrupt Request Source Clear Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_7C[4]",
            "< \\brief 7C, \\internal Reserved"
        ],
        [
            "Ifx_I2C_RIS",
            "RIS",
            "< \\brief 80, Raw Interrupt Status Register"
        ],
        [
            "Ifx_I2C_IMSC",
            "IMSC",
            "< \\brief 84, Interrupt Mask Control Register"
        ],
        [
            "Ifx_I2C_MIS",
            "MIS",
            "< \\brief 88, Masked Interrupt Status Register"
        ],
        [
            "Ifx_I2C_ICR",
            "ICR",
            "< \\brief 8C, Interrupt Clear Register"
        ],
        [
            "Ifx_I2C_ISR",
            "ISR",
            "< \\brief 90, Interrupt Set Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_94[32620]",
            "< \\brief 94, \\internal Reserved"
        ],
        [
            "Ifx_I2C_TXD",
            "TXD",
            "< \\brief 8000, Transmission Data Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_8004[16380]",
            "< \\brief 8004, \\internal Reserved"
        ],
        [
            "Ifx_I2C_RXD",
            "RXD",
            "< \\brief C000, Reception Data Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_C004[16380]",
            "< \\brief C004, \\internal Reserved"
        ],
        [
            "Ifx_I2C_CLC",
            "CLC",
            "< \\brief 10000, Clock Control Register"
        ],
        [
            "Ifx_I2C_MODID",
            "MODID",
            "< \\brief 10004, Module Identification Register"
        ],
        [
            "Ifx_I2C_GPCTL",
            "GPCTL",
            "< \\brief 10008, General Purpose Control Register"
        ],
        [
            "Ifx_I2C_ACCEN0",
            "ACCEN0",
            "< \\brief 1000C, Access Enable Register 0"
        ],
        [
            "Ifx_I2C_ACCEN1",
            "ACCEN1",
            "< \\brief 10010, Access Enable Register 1"
        ],
        [
            "Ifx_I2C_KRST0",
            "KRST0",
            "< \\brief 10014, Kernel Reset Register 0"
        ],
        [
            "Ifx_I2C_KRST1",
            "KRST1",
            "< \\brief 10018, Kernel Reset Register 1"
        ],
        [
            "Ifx_I2C_KRSTCLR",
            "KRSTCLR",
            "< \\brief 1001C, Kernel Reset Status Clear Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_10020[222]",
            "< \\brief 10020, \\internal Reserved"
        ]
    ],
    "Ifx_INT_ACCEN_CONFIG0_Bits": [
        [
            "-",
            "\\brief Access Enable covering all INT_ECRx and all SRCy[15:0], Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw)"
        ]
    ],
    "Ifx_INT_ACCEN_CONFIG1_Bits": [
        [
            "-",
            "\\brief Access Enable covering all INT_ECRx and all SRCy[15:0], Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:32",
            "< \\brief [31:0] \\internal Reserved"
        ]
    ],
    "Ifx_INT_ACCEN_SRB0_Bits": [
        [
            "-",
            "\\brief Access Enable covering SRB${x}, Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 (rw)"
        ]
    ],
    "Ifx_INT_ACCEN_SRB1_Bits": [
        [
            "-",
            "\\brief Access Enable covering SRB${x}, Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:32",
            "< \\brief [31:0] \\internal Reserved"
        ]
    ],
    "Ifx_INT_ACCEN_SRC_TOS0_Bits": [
        [
            "-",
            "\\brief Access Enable covering all SRCx[31:16] mapped to ICU${x}, Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 (rw)"
        ]
    ],
    "Ifx_INT_ACCEN_SRC_TOS1_Bits": [
        [
            "-",
            "\\brief Access Enable covering all SRCx[31:16] mapped to ICU${x}, Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:32",
            "< \\brief [31:0] \\internal Reserved"
        ]
    ],
    "Ifx_INT_CH_ECR_Bits": [
        [
            "-",
            "\\brief Error Capture Register ${x}, related to ICU${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PN:8",
            "< \\brief [7:0] Service Request Priority Number (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:2",
            "< \\brief [9:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ECC:5",
            "< \\brief [14:10] Service Request ECC (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ID:10",
            "< \\brief [25:16] Service Request Node ID (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:2",
            "< \\brief [27:26] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EOVCLR:1",
            "< \\brief [28:28] Error Overflow Bit (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STATCLR:1",
            "< \\brief [29:29] Error Status Bit (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EOV:1",
            "< \\brief [30:30] Error Overflow Bit (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STAT:1",
            "< \\brief [31:31] Error Status Bit (rh)"
        ]
    ],
    "Ifx_INT_CH_LASR_Bits": [
        [
            "-",
            "\\brief Last Acknowledged Service Request Register ${x}, related to ICU${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PN:8",
            "< \\brief [7:0] Last Acknowledged Service Request Priority Number (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:2",
            "< \\brief [9:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ECC:5",
            "< \\brief [14:10] Last Acknowledged Interrupt ECC (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ID:10",
            "< \\brief [25:16] Last Acknowledged Interrupt SRN ID (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:6",
            "< \\brief [31:26] \\internal Reserved"
        ]
    ],
    "Ifx_INT_CH_LWSR_Bits": [
        [
            "-",
            "\\brief Latest Winning Service Request Register ${x}, related to ICU${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PN:8",
            "< \\brief [7:0] Latest Winner Priority Number (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:2",
            "< \\brief [9:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ECC:5",
            "< \\brief [14:10] Latest Winner ECC (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ID:10",
            "< \\brief [25:16] Latest Winner Index Number (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:5",
            "< \\brief [30:26] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "STAT:1",
            "< \\brief [31:31] LWSR Register Status (r)"
        ]
    ],
    "Ifx_INT_ID_Bits": [
        [
            "-",
            "\\brief Module Identification Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_REV:8",
            "< \\brief [7:0] Module Revision Number (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_TYPE:8",
            "< \\brief [15:8] Module Type (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_NUMBER:16",
            "< \\brief [31:16] Module Number Value (r)"
        ]
    ],
    "Ifx_INT_OIT_Bits": [
        [
            "-",
            "\\brief OTGM IRQ Trace",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TOS0:3",
            "< \\brief [2:0] Type of Service for Observation on OTGB0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:4",
            "< \\brief [6:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "OE0:1",
            "< \\brief [7:7] Output Enable for OTGB0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TOS1:3",
            "< \\brief [10:8] Type of Service for Observation on OTGB1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:4",
            "< \\brief [14:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "OE1:1",
            "< \\brief [15:15] Output Enable for OTGB1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_INT_OIXMS_Bits": [
        [
            "-",
            "\\brief OTGM IRQ MUX Missed IRQ Select",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MIRQ:10",
            "< \\brief [9:0] SRN Index for Missed Interrupt Trigger (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:22",
            "< \\brief [31:10] \\internal Reserved"
        ]
    ],
    "Ifx_INT_OIXS0_Bits": [
        [
            "-",
            "\\brief OTGM IRQ MUX Select 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "IRQ0:10",
            "< \\brief [9:0] SRN Index for Interrupt Trigger 0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:6",
            "< \\brief [15:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "IRQ1:10",
            "< \\brief [25:16] SRN Index for Interrupt Trigger 1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:6",
            "< \\brief [31:26] \\internal Reserved"
        ]
    ],
    "Ifx_INT_OIXS1_Bits": [
        [
            "-",
            "\\brief OTGM IRQ MUX Select 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "IRQ2:10",
            "< \\brief [9:0] SRN Index for Interrupt Trigger 2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:6",
            "< \\brief [15:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "IRQ3:10",
            "< \\brief [25:16] SRN Index for Interrupt Trigger 3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:6",
            "< \\brief [31:26] \\internal Reserved"
        ]
    ],
    "Ifx_INT_OIXTS_Bits": [
        [
            "-",
            "\\brief OTGM IRQ MUX Trigger Set Select",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TGS:2",
            "< \\brief [1:0] Trigger Set Select for OTGB0/1 Overlay (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:6",
            "< \\brief [7:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "OBS:2",
            "< \\brief [9:8] Overlay Byte Select (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:22",
            "< \\brief [31:10] \\internal Reserved"
        ]
    ],
    "Ifx_INT_OMISN_Bits": [
        [
            "-",
            "\\brief OTGM MCDS I/F Sensitivity Negedge",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "OTGB0:16",
            "< \\brief [15:0] Bitwise Negedge Sensitivity for OTGB0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OTGB1:16",
            "< \\brief [31:16] Bitwise Negedge Sensitivity for OTGB1 (rw)"
        ]
    ],
    "Ifx_INT_OMISP_Bits": [
        [
            "-",
            "\\brief OTGM MCDS I/F Sensitivity Posedge",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "OTGB0:16",
            "< \\brief [15:0] Bitwise Posedge Sensitivity for OTGB0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OTGB1:16",
            "< \\brief [31:16] Bitwise Posedge Sensitivity for OTGB1 (rw)"
        ]
    ],
    "Ifx_INT_OOBS_Bits": [
        [
            "-",
            "\\brief OTGM OTGB0/1 Status",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "OTGB0:16",
            "< \\brief [15:0] Status of OTGB0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OTGB1:16",
            "< \\brief [31:16] Status of OTGB1 (rh)"
        ]
    ],
    "Ifx_INT_OSSIC_Bits": [
        [
            "-",
            "\\brief OTGM SSI Control",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TGS:2",
            "< \\brief [1:0] Trigger Set for OTGB0/1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TGB:1",
            "< \\brief [2:2] OTGB0/1 Bus Select (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:29",
            "< \\brief [31:3] \\internal Reserved"
        ]
    ],
    "Ifx_INT_SRB_Bits": [
        [
            "-",
            "\\brief Service Request Broadcast Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRIG0:1",
            "< \\brief [0:0] General Purpose Service Request Trigger 0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRIG1:1",
            "< \\brief [1:1] General Purpose Service Request Trigger 1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRIG2:1",
            "< \\brief [2:2] General Purpose Service Request Trigger 2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRIG3:1",
            "< \\brief [3:3] General Purpose Service Request Trigger 3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRIG4:1",
            "< \\brief [4:4] General Purpose Service Request Trigger 4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRIG5:1",
            "< \\brief [5:5] General Purpose Service Request Trigger 5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRIG6:1",
            "< \\brief [6:6] General Purpose Service Request Trigger 6 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRIG7:1",
            "< \\brief [7:7] General Purpose Service Request Trigger 7 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "SRB0": [
        [
            "-",
            "\\brief ACCEN object",
            "-"
        ]
    ],
    "TOS0": [
        [
            "-",
            "\\brief ACCEN_SRC object",
            "-"
        ]
    ],
    "LWSR": [
        [
            "-",
            "\\brief CH object",
            "-"
        ]
    ],
    "struct _Ifx_INT": [
        [
            "-",
            "\\brief INT object",
            "-"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_0[8]",
            "< \\brief 0, \\internal Reserved"
        ],
        [
            "Ifx_INT_ID",
            "ID",
            "< \\brief 8, Module Identification Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_C[4]",
            "< \\brief C, \\internal Reserved"
        ]
    ],
    "Ifx_IOM_ACCEN0_Bits": [
        [
            "-",
            "\\brief IOM Access Enable Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw)"
        ]
    ],
    "Ifx_IOM_ACCEN1_Bits": [
        [
            "-",
            "\\brief IOM Access Enable Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:32",
            "< \\brief [31:0] \\internal Reserved"
        ]
    ],
    "Ifx_IOM_CLC_Bits": [
        [
            "-",
            "\\brief IOM Clock Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISR:1",
            "< \\brief [0:0] Module Disable Request Bit - DISR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISS:1",
            "< \\brief [1:1] Module Disable Status Bit - DISS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EDIS:1",
            "< \\brief [3:3] Sleep Mode Enable Control - EDIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:4",
            "< \\brief [7:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMC:8",
            "< \\brief [15:8] 8-bit Clock Divider Value in RUN Mode - RMC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_IOM_ECMCCFG_Bits": [
        [
            "-",
            "\\brief IOM Event Combiner Module Counter Configuration Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SELC0:4",
            "< \\brief [3:0] Event Channel Select (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "THRC0:4",
            "< \\brief [7:4] Channel Event Counter Threshold (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SELC1:4",
            "< \\brief [11:8] Event Channel Select (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "THRC1:4",
            "< \\brief [15:12] Channel Event Counter Threshold (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SELC2:4",
            "< \\brief [19:16] Event Channel Select (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "THRC2:4",
            "< \\brief [23:20] Channel Event Counter Threshold (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SELC3:4",
            "< \\brief [27:24] Event Channel Select (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "THRC3:4",
            "< \\brief [31:28] Channel Event Counter Threshold (rw)"
        ]
    ],
    "Ifx_IOM_ECMETH0_Bits": [
        [
            "-",
            "\\brief IOM Event Combiner Module Event Trigger History Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETA0:1",
            "< \\brief [0:0] LAM 0-15 Eve0t Trigger Activity (last) - ETA0 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETA1:1",
            "< \\brief [1:1] LAM 0-15 Eve1t Trigger Activity (last) - ETA1 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETA2:1",
            "< \\brief [2:2] LAM 0-15 Eve2t Trigger Activity (last) - ETA2 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETA3:1",
            "< \\brief [3:3] LAM 0-15 Eve3t Trigger Activity (last) - ETA3 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETA4:1",
            "< \\brief [4:4] LAM 0-15 Eve4t Trigger Activity (last) - ETA4 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETA5:1",
            "< \\brief [5:5] LAM 0-15 Eve5t Trigger Activity (last) - ETA5 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETA6:1",
            "< \\brief [6:6] LAM 0-15 Eve6t Trigger Activity (last) - ETA6 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETA7:1",
            "< \\brief [7:7] LAM 0-15 Eve7t Trigger Activity (last) - ETA7 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETA8:1",
            "< \\brief [8:8] LAM 0-15 Eve8t Trigger Activity (last) - ETA8 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETA9:1",
            "< \\brief [9:9] LAM 0-15 Eve9t Trigger Activity (last) - ETA9 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETA10:1",
            "< \\brief [10:10] LAM 0-15 Eve10t Trigger Activity (last) - ETA10 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETA11:1",
            "< \\brief [11:11] LAM 0-15 Eve11t Trigger Activity (last) - ETA11 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETA12:1",
            "< \\brief [12:12] LAM 0-15 Eve12t Trigger Activity (last) - ETA12 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETA13:1",
            "< \\brief [13:13] LAM 0-15 Eve13t Trigger Activity (last) - ETA13 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETA14:1",
            "< \\brief [14:14] LAM 0-15 Eve14t Trigger Activity (last) - ETA14 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETA15:1",
            "< \\brief [15:15] LAM 0-15 Eve15t Trigger Activity (last) - ETA15 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETB0:1",
            "< \\brief [16:16] LAM 0-15 Eve0t Trigger Activity (previous ETA0-15) - ETB0 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETB1:1",
            "< \\brief [17:17] LAM 0-15 Eve1t Trigger Activity (previous ETA0-15) - ETB1 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETB2:1",
            "< \\brief [18:18] LAM 0-15 Eve2t Trigger Activity (previous ETA0-15) - ETB2 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETB3:1",
            "< \\brief [19:19] LAM 0-15 Eve3t Trigger Activity (previous ETA0-15) - ETB3 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETB4:1",
            "< \\brief [20:20] LAM 0-15 Eve4t Trigger Activity (previous ETA0-15) - ETB4 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETB5:1",
            "< \\brief [21:21] LAM 0-15 Eve5t Trigger Activity (previous ETA0-15) - ETB5 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETB6:1",
            "< \\brief [22:22] LAM 0-15 Eve6t Trigger Activity (previous ETA0-15) - ETB6 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETB7:1",
            "< \\brief [23:23] LAM 0-15 Eve7t Trigger Activity (previous ETA0-15) - ETB7 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETB8:1",
            "< \\brief [24:24] LAM 0-15 Eve8t Trigger Activity (previous ETA0-15) - ETB8 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETB9:1",
            "< \\brief [25:25] LAM 0-15 Eve9t Trigger Activity (previous ETA0-15) - ETB9 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETB10:1",
            "< \\brief [26:26] LAM 0-15 Eve10t Trigger Activity (previous ETA0-15) - ETB10 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETB11:1",
            "< \\brief [27:27] LAM 0-15 Eve11t Trigger Activity (previous ETA0-15) - ETB11 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETB12:1",
            "< \\brief [28:28] LAM 0-15 Eve12t Trigger Activity (previous ETA0-15) - ETB12 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETB13:1",
            "< \\brief [29:29] LAM 0-15 Eve13t Trigger Activity (previous ETA0-15) - ETB13 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETB14:1",
            "< \\brief [30:30] LAM 0-15 Eve14t Trigger Activity (previous ETA0-15) - ETB14 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETB15:1",
            "< \\brief [31:31] LAM 0-15 Eve15t Trigger Activity (previous ETA0-15) - ETB15 (rwh)"
        ]
    ],
    "Ifx_IOM_ECMETH1_Bits": [
        [
            "-",
            "\\brief IOM Event Combiner Module Event Trigger History Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETC0:1",
            "< \\brief [0:0] LAM 0-15 Eve0t Trigger Activity (previous ETB0-15) - ETC0 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETC1:1",
            "< \\brief [1:1] LAM 0-15 Eve1t Trigger Activity (previous ETB0-15) - ETC1 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETC2:1",
            "< \\brief [2:2] LAM 0-15 Eve2t Trigger Activity (previous ETB0-15) - ETC2 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETC3:1",
            "< \\brief [3:3] LAM 0-15 Eve3t Trigger Activity (previous ETB0-15) - ETC3 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETC4:1",
            "< \\brief [4:4] LAM 0-15 Eve4t Trigger Activity (previous ETB0-15) - ETC4 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETC5:1",
            "< \\brief [5:5] LAM 0-15 Eve5t Trigger Activity (previous ETB0-15) - ETC5 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETC6:1",
            "< \\brief [6:6] LAM 0-15 Eve6t Trigger Activity (previous ETB0-15) - ETC6 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETC7:1",
            "< \\brief [7:7] LAM 0-15 Eve7t Trigger Activity (previous ETB0-15) - ETC7 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETC8:1",
            "< \\brief [8:8] LAM 0-15 Eve8t Trigger Activity (previous ETB0-15) - ETC8 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETC9:1",
            "< \\brief [9:9] LAM 0-15 Eve9t Trigger Activity (previous ETB0-15) - ETC9 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETC10:1",
            "< \\brief [10:10] LAM 0-15 Eve10t Trigger Activity (previous ETB0-15) - ETC10 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETC11:1",
            "< \\brief [11:11] LAM 0-15 Eve11t Trigger Activity (previous ETB0-15) - ETC11 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETC12:1",
            "< \\brief [12:12] LAM 0-15 Eve12t Trigger Activity (previous ETB0-15) - ETC12 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETC13:1",
            "< \\brief [13:13] LAM 0-15 Eve13t Trigger Activity (previous ETB0-15) - ETC13 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETC14:1",
            "< \\brief [14:14] LAM 0-15 Eve14t Trigger Activity (previous ETB0-15) - ETC14 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETC15:1",
            "< \\brief [15:15] LAM 0-15 Eve15t Trigger Activity (previous ETB0-15) - ETC15 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETD0:1",
            "< \\brief [16:16] \"LAM 0-15 Eve0t Trigger Activity (previous contents of ETC0-15 OR'ed with the previous value of ETD0-15) - ETD0\" (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETD1:1",
            "< \\brief [17:17] \"LAM 0-15 Eve1t Trigger Activity (previous contents of ETC0-15 OR'ed with the previous value of ETD0-15) - ETD1\" (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETD2:1",
            "< \\brief [18:18] \"LAM 0-15 Eve2t Trigger Activity (previous contents of ETC0-15 OR'ed with the previous value of ETD0-15) - ETD2\" (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETD3:1",
            "< \\brief [19:19] \"LAM 0-15 Eve3t Trigger Activity (previous contents of ETC0-15 OR'ed with the previous value of ETD0-15) - ETD3\" (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETD4:1",
            "< \\brief [20:20] \"LAM 0-15 Eve4t Trigger Activity (previous contents of ETC0-15 OR'ed with the previous value of ETD0-15) - ETD4\" (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETD5:1",
            "< \\brief [21:21] \"LAM 0-15 Eve5t Trigger Activity (previous contents of ETC0-15 OR'ed with the previous value of ETD0-15) - ETD5\" (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETD6:1",
            "< \\brief [22:22] \"LAM 0-15 Eve6t Trigger Activity (previous contents of ETC0-15 OR'ed with the previous value of ETD0-15) - ETD6\" (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETD7:1",
            "< \\brief [23:23] \"LAM 0-15 Eve7t Trigger Activity (previous contents of ETC0-15 OR'ed with the previous value of ETD0-15) - ETD7\" (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETD8:1",
            "< \\brief [24:24] \"LAM 0-15 Eve8t Trigger Activity (previous contents of ETC0-15 OR'ed with the previous value of ETD0-15) - ETD8\" (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETD9:1",
            "< \\brief [25:25] \"LAM 0-15 Eve9t Trigger Activity (previous contents of ETC0-15 OR'ed with the previous value of ETD0-15) - ETD9\" (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETD10:1",
            "< \\brief [26:26] \"LAM 0-15 Eve10t Trigger Activity (previous contents of ETC0-15 OR'ed with the previous value of ETD0-15) - ETD10\" (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETD11:1",
            "< \\brief [27:27] \"LAM 0-15 Eve11t Trigger Activity (previous contents of ETC0-15 OR'ed with the previous value of ETD0-15) - ETD11\" (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETD12:1",
            "< \\brief [28:28] \"LAM 0-15 Eve12t Trigger Activity (previous contents of ETC0-15 OR'ed with the previous value of ETD0-15) - ETD12\" (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETD13:1",
            "< \\brief [29:29] \"LAM 0-15 Eve13t Trigger Activity (previous contents of ETC0-15 OR'ed with the previous value of ETD0-15) - ETD13\" (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETD14:1",
            "< \\brief [30:30] \"LAM 0-15 Eve14t Trigger Activity (previous contents of ETC0-15 OR'ed with the previous value of ETD0-15) - ETD14\" (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETD15:1",
            "< \\brief [31:31] \"LAM 0-15 Eve15t Trigger Activity (previous contents of ETC0-15 OR'ed with the previous value of ETD0-15) - ETD15\" (rwh)"
        ]
    ],
    "Ifx_IOM_ECMSELR_Bits": [
        [
            "-",
            "\\brief IOM Event Combiner Module Global Event Selection Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CES0:1",
            "< \\brief [0:0] Eve0t Combiner Selection - CES0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CES1:1",
            "< \\brief [1:1] Eve1t Combiner Selection - CES1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CES2:1",
            "< \\brief [2:2] Eve2t Combiner Selection - CES2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CES3:1",
            "< \\brief [3:3] Eve3t Combiner Selection - CES3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CES4:1",
            "< \\brief [4:4] Eve4t Combiner Selection - CES4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CES5:1",
            "< \\brief [5:5] Eve5t Combiner Selection - CES5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CES6:1",
            "< \\brief [6:6] Eve6t Combiner Selection - CES6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CES7:1",
            "< \\brief [7:7] Eve7t Combiner Selection - CES7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CES8:1",
            "< \\brief [8:8] Eve8t Combiner Selection - CES8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CES9:1",
            "< \\brief [9:9] Eve9t Combiner Selection - CES9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CES10:1",
            "< \\brief [10:10] Eve10t Combiner Selection - CES10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CES11:1",
            "< \\brief [11:11] Eve11t Combiner Selection - CES11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CES12:1",
            "< \\brief [12:12] Eve12t Combiner Selection - CES12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CES13:1",
            "< \\brief [13:13] Eve13t Combiner Selection - CES13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CES14:1",
            "< \\brief [14:14] Eve14t Combiner Selection - CES14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CES15:1",
            "< \\brief [15:15] Eve15t Combiner Selection - CES15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CTS0:1",
            "< \\brief [16:16] Accumulated (Cou0ted) Event Combiner Selection - CTS0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CTS1:1",
            "< \\brief [17:17] Accumulated (Cou1ted) Event Combiner Selection - CTS1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CTS2:1",
            "< \\brief [18:18] Accumulated (Cou2ted) Event Combiner Selection - CTS2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CTS3:1",
            "< \\brief [19:19] Accumulated (Cou3ted) Event Combiner Selection - CTS3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:12",
            "< \\brief [31:20] \\internal Reserved"
        ]
    ],
    "Ifx_IOM_FPCCTR_Bits": [
        [
            "-",
            "\\brief IOM Filter and Prescaler Channel Control Register ${k}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CMP:16",
            "< \\brief [15:0] Threshold Value of Filter & Prescaler Channel k - CMP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD:3",
            "< \\brief [18:16] Operation Mode Selection for Filter & Prescaler Channel k - MOD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ISM:2",
            "< \\brief [20:19] Monitor Input Signal Selection for Filter & Prescaler Channel k - ISM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:1",
            "< \\brief [21:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RTG:1",
            "< \\brief [22:22] Reset Timer behavior for Filter & Prescaler Channel k on Glitch - RTG (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:1",
            "< \\brief [23:23] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ISR:3",
            "< \\brief [26:24] Reference Input Signal Selection for Filter & Prescaler Channel k - ISR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:5",
            "< \\brief [31:27] \\internal Reserved"
        ]
    ],
    "Ifx_IOM_FPCESR_Bits": [
        [
            "-",
            "\\brief IOM Filter and Prescaler Channels Rising & Falling Edge Status Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "FEG0:1",
            "< \\brief [0:0] Falling Edge Glitch Flag for FPC0 - FEG0 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FEG1:1",
            "< \\brief [1:1] Falling Edge Glitch Flag for FPC1 - FEG1 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FEG2:1",
            "< \\brief [2:2] Falling Edge Glitch Flag for FPC2 - FEG2 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FEG3:1",
            "< \\brief [3:3] Falling Edge Glitch Flag for FPC3 - FEG3 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FEG4:1",
            "< \\brief [4:4] Falling Edge Glitch Flag for FPC4 - FEG4 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FEG5:1",
            "< \\brief [5:5] Falling Edge Glitch Flag for FPC5 - FEG5 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FEG6:1",
            "< \\brief [6:6] Falling Edge Glitch Flag for FPC6 - FEG6 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FEG7:1",
            "< \\brief [7:7] Falling Edge Glitch Flag for FPC7 - FEG7 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FEG8:1",
            "< \\brief [8:8] Falling Edge Glitch Flag for FPC8 - FEG8 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FEG9:1",
            "< \\brief [9:9] Falling Edge Glitch Flag for FPC9 - FEG9 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FEG10:1",
            "< \\brief [10:10] Falling Edge Glitch Flag for FPC10 - FEG10 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FEG11:1",
            "< \\brief [11:11] Falling Edge Glitch Flag for FPC11 - FEG11 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FEG12:1",
            "< \\brief [12:12] Falling Edge Glitch Flag for FPC12 - FEG12 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FEG13:1",
            "< \\brief [13:13] Falling Edge Glitch Flag for FPC13 - FEG13 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FEG14:1",
            "< \\brief [14:14] Falling Edge Glitch Flag for FPC14 - FEG14 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FEG15:1",
            "< \\brief [15:15] Falling Edge Glitch Flag for FPC15 - FEG15 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "REG0:1",
            "< \\brief [16:16] Rising Edge Glitch Flag for FPC0 - REG0 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "REG1:1",
            "< \\brief [17:17] Rising Edge Glitch Flag for FPC1 - REG1 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "REG2:1",
            "< \\brief [18:18] Rising Edge Glitch Flag for FPC2 - REG2 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "REG3:1",
            "< \\brief [19:19] Rising Edge Glitch Flag for FPC3 - REG3 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "REG4:1",
            "< \\brief [20:20] Rising Edge Glitch Flag for FPC4 - REG4 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "REG5:1",
            "< \\brief [21:21] Rising Edge Glitch Flag for FPC5 - REG5 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "REG6:1",
            "< \\brief [22:22] Rising Edge Glitch Flag for FPC6 - REG6 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "REG7:1",
            "< \\brief [23:23] Rising Edge Glitch Flag for FPC7 - REG7 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "REG8:1",
            "< \\brief [24:24] Rising Edge Glitch Flag for FPC8 - REG8 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "REG9:1",
            "< \\brief [25:25] Rising Edge Glitch Flag for FPC9 - REG9 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "REG10:1",
            "< \\brief [26:26] Rising Edge Glitch Flag for FPC10 - REG10 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "REG11:1",
            "< \\brief [27:27] Rising Edge Glitch Flag for FPC11 - REG11 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "REG12:1",
            "< \\brief [28:28] Rising Edge Glitch Flag for FPC12 - REG12 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "REG13:1",
            "< \\brief [29:29] Rising Edge Glitch Flag for FPC13 - REG13 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "REG14:1",
            "< \\brief [30:30] Rising Edge Glitch Flag for FPC14 - REG14 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "REG15:1",
            "< \\brief [31:31] Rising Edge Glitch Flag for FPC15 - REG15 (rwh)"
        ]
    ],
    "Ifx_IOM_FPCTIM_Bits": [
        [
            "-",
            "\\brief IOM Filter and Prescaler Channel Timer Register ${k}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIM:16",
            "< \\brief [15:0] Timer Value of Filter and Prescaler Channel k - TIM (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_IOM_GTMEXR_Bits": [
        [
            "-",
            "\\brief IOM GTM Input EXOR Combiner Selection Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] GTM input 0 selection for EXOR combiner - EN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] GTM input 1 selection for EXOR combiner - EN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] GTM input 2 selection for EXOR combiner - EN2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] GTM input 3 selection for EXOR combiner - EN3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] GTM input 4 selection for EXOR combiner - EN4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] GTM input 5 selection for EXOR combiner - EN5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] GTM input 6 selection for EXOR combiner - EN6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] GTM input 7 selection for EXOR combiner - EN7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_IOM_ID_Bits": [
        [
            "-",
            "\\brief IOM Identification Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_REV:8",
            "< \\brief [7:0] Module Revision Number - MOD_REV (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_TYPE:8",
            "< \\brief [15:8] Module Number Value - MOD_TYPE (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_NUM:16",
            "< \\brief [31:16] Module Number Value - MOD_NUM (r)"
        ]
    ],
    "Ifx_IOM_KRST0_Bits": [
        [
            "-",
            "\\brief IOM Kernel Reset Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSTSTAT:1",
            "< \\brief [1:1] Kernel Reset Status - RSTSTAT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_IOM_KRST1_Bits": [
        [
            "-",
            "\\brief IOM Kernel Reset Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_IOM_KRSTCLR_Bits": [
        [
            "-",
            "\\brief IOM Kernel Reset Status Clear Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR:1",
            "< \\brief [0:0] Kernel Reset Status Clear - CLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_IOM_LAMCFG_Bits": [
        [
            "-",
            "\\brief IOM Logic Analyzer Module Configuration Register ${m}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "IVR:1",
            "< \\brief [0:0] Invert Reference LAM block m - IVR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IVM:1",
            "< \\brief [1:1] Invert Monitor LAM block m - IVM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOS:1",
            "< \\brief [2:2] Monitor Source Select LAM block m - MOS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMS:1",
            "< \\brief [3:3] Runmode Select LAM block m - RMS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EWS:1",
            "< \\brief [4:4] Event Window Select LAM block m - EWS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISEV:1",
            "< \\brief [5:5] Disable Events LAM block m - DISEV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:2",
            "< \\brief [7:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EDS:4",
            "< \\brief [11:8] Event Window Active Edge Selection LAM block m - EDS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IVW:1",
            "< \\brief [12:12] Invert Event Window LAM block m - IVW (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:3",
            "< \\brief [15:13] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MCS:4",
            "< \\brief [19:16] Monitor Input Signal Selection LAM block m - MCS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RCS:4",
            "< \\brief [23:20] Reference Input Signal Selection LAM block m - RCS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_IOM_LAMEWC_Bits": [
        [
            "-",
            "\\brief IOM Logic Analyzer Module Event Window Count Status Register ${m}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CNT:24",
            "< \\brief [23:0] Event Window Count Value LAM block m - CNT (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:7",
            "< \\brief [30:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CNTO:1",
            "< \\brief [31:31] Count Overflow Flag LAM block m - CNTO (rwh)"
        ]
    ],
    "Ifx_IOM_LAMEWS_Bits": [
        [
            "-",
            "\\brief IOM Logic Analyzer Module Event Window Configuration Register ${m}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "THR:24",
            "< \\brief [23:0] Event Window Count Threshold - THR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "struct _Ifx_IOM": [
        [
            "-",
            "\\brief IOM object",
            "-"
        ],
        [
            "Ifx_IOM_CLC",
            "CLC",
            "< \\brief 0, IOM Clock Control Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_4[4]",
            "< \\brief 4, \\internal Reserved"
        ],
        [
            "Ifx_IOM_ID",
            "ID",
            "< \\brief 8, IOM Identification Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_C[16]",
            "< \\brief C, \\internal Reserved"
        ],
        [
            "Ifx_IOM_KRSTCLR",
            "KRSTCLR",
            "< \\brief 1C, IOM Kernel Reset Status Clear Register"
        ],
        [
            "Ifx_IOM_KRST1",
            "KRST1",
            "< \\brief 20, IOM Kernel Reset Register 1"
        ],
        [
            "Ifx_IOM_KRST0",
            "KRST0",
            "< \\brief 24, IOM Kernel Reset Register 0"
        ],
        [
            "Ifx_IOM_ACCEN1",
            "ACCEN1",
            "< \\brief 28, IOM Access Enable Register 1"
        ],
        [
            "Ifx_IOM_ACCEN0",
            "ACCEN0",
            "< \\brief 2C, IOM Access Enable Register 0"
        ],
        [
            "Ifx_IOM_ECMCCFG",
            "ECMCCFG",
            "< \\brief 30, IOM Event Combiner Module Counter Configuration Register"
        ],
        [
            "Ifx_IOM_ECMSELR",
            "ECMSELR",
            "< \\brief 34, IOM Event Combiner Module Global Event Selection Register"
        ],
        [
            "Ifx_IOM_ECMETH0",
            "ECMETH0",
            "< \\brief 38, IOM Event Combiner Module Event Trigger History Register 0"
        ],
        [
            "Ifx_IOM_ECMETH1",
            "ECMETH1",
            "< \\brief 3C, IOM Event Combiner Module Event Trigger History Register 1"
        ],
        [
            "Ifx_IOM_GTMEXR",
            "GTMEXR",
            "< \\brief 40, IOM GTM Input EXOR Combiner Selection Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_44[52]",
            "< \\brief 44, \\internal Reserved"
        ],
        [
            "Ifx_IOM_FPCESR",
            "FPCESR",
            "< \\brief 78, IOM Filter and Prescaler Channels Rising & Falling Edge Status Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_7C[4]",
            "< \\brief 7C, \\internal Reserved"
        ]
    ],
    "Ifx_MINIMCDS_CLC_Bits": [
        [
            "-",
            "\\brief Clock Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "DISR:1",
            "< \\brief [0:0] Disable Request Bit - DISR (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DISS:1",
            "< \\brief [1:1] Disable Status Bit - DISS (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_MINIMCDS_CT_Bits": [
        [
            "-",
            "\\brief MCDS Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:5",
            "< \\brief [4:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "KOK:1",
            "< \\brief [5:5] Key OK Flag - KOK (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_6:1",
            "< \\brief [6:6] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "KAV:1",
            "< \\brief [7:7] Key Available Flag - KAV (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_8:5",
            "< \\brief [12:8] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN:1",
            "< \\brief [13:13] MCDS Enable Flag - EN (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLRE:1",
            "< \\brief [14:14] Clear MCDS Enable Flag - CLRE (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SETE:1",
            "< \\brief [15:15] Set MCDS Enable Flag - SETE (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "BED:1",
            "< \\brief [16:16] Bus Error Disable Flag - BED (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_17:2",
            "< \\brief [18:17] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "BED_P:1",
            "< \\brief [19:19] Bus Error Disable Protection - BED_P (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_20:1",
            "< \\brief [20:20] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "IRA:1",
            "< \\brief [21:21] Invalid Read Access Flag - IRA (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLRI:1",
            "< \\brief [22:22] Clear Invalid Access Bits - CLRI (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IWA:1",
            "< \\brief [23:23] Invalid Write Access Flag - IWA (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:5",
            "< \\brief [28:24] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "RES:1",
            "< \\brief [29:29] MCDS ResetFlag - RES (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_30:1",
            "< \\brief [30:30] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "SETR:1",
            "< \\brief [31:31] MCDS ResetRequest Bit - SETR (w)"
        ]
    ],
    "Ifx_MINIMCDS_FIFOBOT_Bits": [
        [
            "-",
            "\\brief Trace Buffer Bottom Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:10",
            "< \\brief [9:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "BOTTOM:3",
            "< \\brief [12:10] Trace Buffer lower Bound - BOTTOM (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_13:19",
            "< \\brief [31:13] \\internal Reserved"
        ]
    ],
    "Ifx_MINIMCDS_FIFOCTL_Bits": [
        [
            "-",
            "\\brief Trace Buffer Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRG:1",
            "< \\brief [0:0] Trigger Received Flag - TRG (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FFE:1",
            "< \\brief [1:1] FIFO Feeder Empty - FFE (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_2:7",
            "< \\brief [8:2] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRDIS:1",
            "< \\brief [9:9] Trigger DisableFlag - TRDIS (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TRON:1",
            "< \\brief [10:10] ClearTrigger DisableFlag - TRON (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TROFF:1",
            "< \\brief [11:11] SetTrigger DisableFlag - TROFF (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_12:1",
            "< \\brief [12:12] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "FLSH:1",
            "< \\brief [13:13] FlushFlag - FLSH (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLR:1",
            "< \\brief [14:14] ClearFlushFlag - CLR (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SET:1",
            "< \\brief [15:15] SetFlushFlag - SET (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_MINIMCDS_FIFONOW_Bits": [
        [
            "-",
            "\\brief Trace Buffer Write Pointer",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:5",
            "< \\brief [4:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "NOW:8",
            "< \\brief [12:5] Trace Buffer Current Write Pointer - NOW (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_13:19",
            "< \\brief [31:13] \\internal Reserved"
        ]
    ],
    "Ifx_MINIMCDS_FIFOOVRCNT_Bits": [
        [
            "-",
            "\\brief FIFO Overflow Counter Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "COUNT:8",
            "< \\brief [7:0] FIFO Overflow Counter - COUNT (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_8:7",
            "< \\brief [14:8] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLR:1",
            "< \\brief [15:15] Clear counter - CLR (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_MINIMCDS_FIFOPRE_Bits": [
        [
            "-",
            "\\brief Trace Buffer PRE/POST Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:5",
            "< \\brief [4:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "PRE:8",
            "< \\brief [12:5] Trace Buffer Pre-Trigger Area Size - PRE (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_13:19",
            "< \\brief [31:13] \\internal Reserved"
        ]
    ],
    "Ifx_MINIMCDS_FIFOTOP_Bits": [
        [
            "-",
            "\\brief Trace Buffer Top Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:5",
            "< \\brief [4:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "TOP:8",
            "< \\brief [12:5] Trace Buffer upper Bound - TOP (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_13:19",
            "< \\brief [31:13] \\internal Reserved"
        ]
    ],
    "Ifx_MINIMCDS_FIFOWARN_Bits": [
        [
            "-",
            "\\brief Trace Buffer Comparator Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:5",
            "< \\brief [4:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "WARN:8",
            "< \\brief [12:5] Trace Buffer Warn Level - WARN (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_13:18",
            "< \\brief [30:13] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN:1",
            "< \\brief [31:31] Enable Trigger Generation - EN (rw)"
        ]
    ],
    "Ifx_MINIMCDS_ID_Bits": [
        [
            "-",
            "\\brief Module Identification Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "MOD_REV:8",
            "< \\brief [7:0] Module Revision - MOD_REV (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MOD_TYPE:8",
            "< \\brief [15:8] Module Type - MOD_TYPE (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MOD_NUMBER:16",
            "< \\brief [31:16] Module Number - MOD_NUMBER (r)"
        ]
    ],
    "Ifx_MINIMCDS_MCX_ACT_Bits": [
        [
            "-",
            "\\brief Action Definition Register ${x}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "AIS0:5",
            "< \\brief [4:0] Action Input Selector - AIS0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AIQ0:2",
            "< \\brief [6:5] Action Input Qualifier - AIQ0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "LV0:1",
            "< \\brief [7:7] Action Input Level Mode - LV0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AIS1:5",
            "< \\brief [12:8] Action Input Selector - AIS1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AIQ1:2",
            "< \\brief [14:13] Action Input Qualifier - AIQ1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "LV1:1",
            "< \\brief [15:15] Action Input Level Mode - LV1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AIS2:5",
            "< \\brief [20:16] Action Input Selector - AIS2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AIQ2:2",
            "< \\brief [22:21] Action Input Qualifier - AIQ2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "LV2:1",
            "< \\brief [23:23] Action Input Level Mode - LV2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AIS3:5",
            "< \\brief [28:24] Action Input Selector - AIS3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "AIQ3:2",
            "< \\brief [30:29] Action Input Qualifier - AIQ3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "LV3:1",
            "< \\brief [31:31] Action Input Level Mode - LV3 (rw)"
        ]
    ],
    "Ifx_MINIMCDS_MCX_CNT_CCL_Bits": [
        [
            "-",
            "\\brief Counter Control Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "INC0:7",
            "< \\brief [6:0] Count Input Selector - INC0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ILV0:1",
            "< \\brief [7:7] Count Input Level Mode - ILV0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLR0:6",
            "< \\brief [13:8] Clear Input Selector - CLR0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_14:1",
            "< \\brief [14:14] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLV0:1",
            "< \\brief [15:15] Clear Input Level Mode - CLV0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "INC1:7",
            "< \\brief [22:16] Count Input Selector - INC1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ILV1:1",
            "< \\brief [23:23] Count Input Level Mode - ILV1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLR1:6",
            "< \\brief [29:24] Clear Input Selector - CLR1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_30:1",
            "< \\brief [30:30] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLV1:1",
            "< \\brief [31:31] Clear Input Level Mode - CLV1 (rw)"
        ]
    ],
    "Ifx_MINIMCDS_MCX_CNT_CNT_Bits": [
        [
            "-",
            "\\brief Current Count Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "COUNT:16",
            "< \\brief [15:0] Current Counter - COUNT (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_MINIMCDS_MCX_CNT_LMT_Bits": [
        [
            "-",
            "\\brief Counter Limit Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "LIMIT:16",
            "< \\brief [15:0] Counter Limit - LIMIT (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:14",
            "< \\brief [29:16] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "MOD0:1",
            "< \\brief [30:30] Modulo Count Control - MOD0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MOD1:1",
            "< \\brief [31:31] Modulo Count Control - MOD1 (rw)"
        ]
    ],
    "Ifx_MINIMCDS_MCX_EVT_Bits": [
        [
            "-",
            "\\brief Event Definition Register ${x}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "EIQ0:2",
            "< \\brief [1:0] Event Input Qualifier - EIQ0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EIQ1:2",
            "< \\brief [3:2] Event Input Qualifier - EIQ1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EIQ2:2",
            "< \\brief [5:4] Event Input Qualifier - EIQ2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EIQ3:2",
            "< \\brief [7:6] Event Input Qualifier - EIQ3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EIQ4:2",
            "< \\brief [9:8] Event Input Qualifier - EIQ4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EIQ5:2",
            "< \\brief [11:10] Event Input Qualifier - EIQ5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EIQ6:2",
            "< \\brief [13:12] Event Input Qualifier - EIQ6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EIQ7:2",
            "< \\brief [15:14] Event Input Qualifier - EIQ7 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EIQ8:2",
            "< \\brief [17:16] Event Input Qualifier - EIQ8 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EIQ9:2",
            "< \\brief [19:18] Event Input Qualifier - EIQ9 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EIQ10:2",
            "< \\brief [21:20] Event Input Qualifier - EIQ10 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EIQ11:2",
            "< \\brief [23:22] Event Input Qualifier - EIQ11 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EIQ12:2",
            "< \\brief [25:24] Event Input Qualifier - EIQ12 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EIQ13:2",
            "< \\brief [27:26] Event Input Qualifier - EIQ13 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EIQ14:2",
            "< \\brief [29:28] Event Input Qualifier - EIQ14 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EIQ15:2",
            "< \\brief [31:30] Event Input Qualifier - EIQ15 (rw)"
        ]
    ],
    "Ifx_MINIMCDS_MUX_Bits": [
        [
            "-",
            "\\brief MCDS Signal Source Control",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TMUX0:4",
            "< \\brief [3:0] Trace Source Select 0 - TMUX0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_4:3",
            "< \\brief [6:4] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "TM0_P:1",
            "< \\brief [7:7] Trace Source Select 0 Protection - TM0_P (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TMUX1:4",
            "< \\brief [11:8] Trace Source Select 1 - TMUX1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_12:3",
            "< \\brief [14:12] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "TM1_P:1",
            "< \\brief [15:15] Trace Source Select 1 Protection - TM1_P (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TMUX2:4",
            "< \\brief [19:16] Trace Source Select 2 - TMUX2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_20:3",
            "< \\brief [22:20] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "TM2_P:1",
            "< \\brief [23:23] Trace Source Select 2 Protection - TM2_P (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TMUX3:4",
            "< \\brief [27:24] Trace Source Select 3 - TMUX3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_28:3",
            "< \\brief [30:28] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "TM3_P:1",
            "< \\brief [31:31] Trace Source Select 3 Protection - TM3_P (w)"
        ]
    ],
    "Ifx_MINIMCDS_MUX_TC_RC_Bits": [
        [
            "-",
            "\\brief MCDS_TC Signal Source Control",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TC_MUX0:2",
            "< \\brief [1:0] TC_MUX Trace Source Select - TC_MUX0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TC_MUX1:2",
            "< \\brief [3:2] TC_MUX Trace Source Select - TC_MUX1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TC_MUX2:2",
            "< \\brief [5:4] TC_MUX Trace Source Select - TC_MUX2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TC_MUX3:2",
            "< \\brief [7:6] TC_MUX Trace Source Select - TC_MUX3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TC_MUX4:2",
            "< \\brief [9:8] TC_MUX Trace Source Select - TC_MUX4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TC_MUX5:2",
            "< \\brief [11:10] TC_MUX Trace Source Select - TC_MUX5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_12:3",
            "< \\brief [14:12] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "TC_TM_P:1",
            "< \\brief [15:15] TC_MUX Trace Source Select Protection - TC_TM_P (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:8",
            "< \\brief [23:16] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "RC:1",
            "< \\brief [24:24] Reference Clock Select - RC (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_25:2",
            "< \\brief [26:25] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "RC_P:1",
            "< \\brief [27:27] Reference Clock Select Protection - RC_P (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_MINIMCDS_OCS_Bits": [
        [
            "-",
            "\\brief OCDS Control and Status",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:24",
            "< \\brief [23:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "SUS:4",
            "< \\brief [27:24] OCDS Suspend Control - SUS (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SUS_P:1",
            "< \\brief [28:28] SUS Write Protection - SUS_P (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SUSSTA:1",
            "< \\brief [29:29] Suspend State(inverted busy_o) - SUSSTA (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_MINIMCDS_TCX_AC_BND_Bits": [
        [
            "-",
            "\\brief Comparator Bound Register ${j}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "BOUND:14",
            "< \\brief [13:0] Mode Comparator range lower bound - BOUND (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_14:18",
            "< \\brief [31:14] \\internal Reserved"
        ]
    ],
    "Ifx_MINIMCDS_TCX_AC_MSK_Bits": [
        [
            "-",
            "\\brief Comparator Mask Register ${j}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "SVM:1",
            "< \\brief [0:0] Comparator bit mask for Supervisor Mode - SVM (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MASTER:4",
            "< \\brief [4:1] Comparator bit mask for Master ID - MASTER (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SUBCHANNEL:7",
            "< \\brief [11:5] Comparator bit mask for Sub-channel ID - SUBCHANNEL (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "WR:1",
            "< \\brief [12:12] Comparator bit mask for Direction Write - WR (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RD:1",
            "< \\brief [13:13] Comparator bit mask for Direction Read - RD (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MSK:1",
            "< \\brief [14:14] Bit mask for Transaction Type - MSK (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_15:17",
            "< \\brief [31:15] \\internal Reserved"
        ]
    ],
    "Ifx_MINIMCDS_TCX_AC_RNG_Bits": [
        [
            "-",
            "\\brief Comparator Range Register ${j}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "RANGE:14",
            "< \\brief [13:0] Mode Comparator range size - RANGE (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_14:18",
            "< \\brief [31:14] \\internal Reserved"
        ]
    ],
    "Ifx_MINIMCDS_TCX_CFT_Bits": [
        [
            "-",
            "\\brief Compact Function Trace Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "VSHRT_FCT:10",
            "< \\brief [9:0] Length of very short leaf function - VSHRT_FCT (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_10:6",
            "< \\brief [15:10] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "SHRT_FCT:10",
            "< \\brief [25:16] Length of short leaf function - SHRT_FCT (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_26:6",
            "< \\brief [31:26] \\internal Reserved"
        ]
    ],
    "Ifx_MINIMCDS_TCX_CIP_Bits": [
        [
            "-",
            "\\brief Current Instruction Pointer",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "CURRENT:31",
            "< \\brief [31:1] Current Instruction Pointer - CURRENT (rh)"
        ]
    ],
    "Ifx_MINIMCDS_TCX_DCSTS_Bits": [
        [
            "-",
            "\\brief Debug Status Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "SUS:1",
            "< \\brief [0:0] Suspended Flag - SUS (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IDLE:1",
            "< \\brief [1:1] Run Flag - IDLE (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "HALT:1",
            "< \\brief [2:2] Halted Flag - HALT (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ISR:1",
            "< \\brief [3:3] Interrupt Service Flag - ISR (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "HBRK:1",
            "< \\brief [4:4] Hardware Break Flag - HBRK (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SBRK:1",
            "< \\brief [5:5] Software Break Flag - SBRK (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_6:1",
            "< \\brief [6:6] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "IEN:1",
            "< \\brief [7:7] Interrupt Enable Flag - IEN (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "DBGEN:1",
            "< \\brief [8:8] Debug Enabled Flag - DBGEN (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CLKDIV:2",
            "< \\brief [10:9] Current Clock Divider - CLKDIV (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "NESTED_ISR:4",
            "< \\brief [14:11] Nested Interrupt Level - NESTED_ISR (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_15:17",
            "< \\brief [31:15] \\internal Reserved"
        ]
    ],
    "Ifx_MINIMCDS_TCX_EA_BND_Bits": [
        [
            "-",
            "\\brief Comparator Bound Register ${j}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "BOUND:32",
            "< \\brief [31:0] Address Comparator range lower bound - BOUND (rw)"
        ]
    ],
    "Ifx_MINIMCDS_TCX_EA_RNG_Bits": [
        [
            "-",
            "\\brief Comparator Range Register ${j}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "RANGE:32",
            "< \\brief [31:0] Address Comparator range size - RANGE (rw)"
        ]
    ],
    "Ifx_MINIMCDS_TCX_IP_BND_Bits": [
        [
            "-",
            "\\brief Comparator Bound Register ${j}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "BOUND:31",
            "< \\brief [31:1] IP Comparator range lower bound - BOUND (rw)"
        ]
    ],
    "Ifx_MINIMCDS_TCX_IP_RNG_Bits": [
        [
            "-",
            "\\brief Comparator Range Register ${j}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "RANGE:31",
            "< \\brief [31:1] IP Comparator range size - RANGE (rw)"
        ]
    ],
    "Ifx_MINIMCDS_TCX_WD_BND_Bits": [
        [
            "-",
            "\\brief Comparator Bound Register ${j}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "BOUND:32",
            "< \\brief [31:0] Data Comparator range lower bound - BOUND (rw)"
        ]
    ],
    "Ifx_MINIMCDS_TCX_WD_MSK_Bits": [
        [
            "-",
            "\\brief Comparator Mask Register ${j}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "MASK:32",
            "< \\brief [31:0] Data Comparator bit mask - MASK (rw)"
        ]
    ],
    "Ifx_MINIMCDS_TCX_WD_RNG_Bits": [
        [
            "-",
            "\\brief Comparator Range Register ${j}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "RANGE:32",
            "< \\brief [31:0] Data Comparator range size - RANGE (rw)"
        ]
    ],
    "Ifx_MINIMCDS_TCX_WD_SGN_Bits": [
        [
            "-",
            "\\brief Comparator Sign Register ${j}",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "SIGN:5",
            "< \\brief [4:0] Bit number (1\\u202631) of sign bit - SIGN (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_5:15",
            "< \\brief [19:5] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_20:12",
            "< \\brief [31:20] \\internal Reserved"
        ]
    ],
    "Ifx_MINIMCDS_TSUEMUCNT_Bits": [
        [
            "-",
            "\\brief Clock Counter Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "COUNT:32",
            "< \\brief [31:0] Current Count Value - COUNT (rh)"
        ]
    ],
    "Ifx_MINIMCDS_TSUPRSCL_Bits": [
        [
            "-",
            "\\brief Clock Prescaler Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "RELOAD:32",
            "< \\brief [31:0] Prescaler Reload Value - RELOAD (rw)"
        ]
    ],
    "Ifx_MINIMCDS_TSUREFCNT_Bits": [
        [
            "-",
            "\\brief Clock Counter Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "COUNT:32",
            "< \\brief [31:0] Current Count Value - COUNT (rh)"
        ]
    ],
    "Ifx_MINIMCDS_MCX_CNT": [
        [
            "-",
            "\\brief CNT object",
            "-"
        ],
        [
            "Ifx_MINIMCDS_MCX_CNT_CCL",
            "CCL",
            "< \\brief 0, Counter Control Register"
        ],
        [
            "Ifx_MINIMCDS_MCX_CNT_LMT",
            "LMT",
            "< \\brief 4, Counter Limit Register"
        ],
        [
            "Ifx_MINIMCDS_MCX_CNT_CNT",
            "CNT",
            "< \\brief 8, Current Count Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_C[4]",
            "< \\brief C, \\internal Reserved"
        ]
    ],
    "struct _Ifx_MINIMCDS_MCX": [
        [
            "-",
            "\\brief MCX object",
            "-"
        ]
    ],
    "BND": [
        [
            "-",
            "\\brief IP object",
            "-"
        ]
    ],
    "Ifx_MINIMCDS_TCX": [
        [
            "-",
            "\\brief TCX object",
            "-"
        ],
        [
            "Ifx_MINIMCDS_TCX_DCSTS",
            "DCSTS",
            "< \\brief 0, Debug Status Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_4[4]",
            "< \\brief 4, \\internal Reserved"
        ],
        [
            "Ifx_MINIMCDS_TCX_CIP",
            "CIP",
            "< \\brief 8, Current Instruction Pointer"
        ],
        [
            "Ifx_MINIMCDS_TCX_CFT",
            "CFT",
            "< \\brief C, Compact Function Trace Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_10[1008]",
            "< \\brief 10, \\internal Reserved"
        ],
        [
            "Ifx_MINIMCDS_TCX_EA",
            "EA[2]",
            "< \\brief 400,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_420[96]",
            "< \\brief 420, \\internal Reserved"
        ],
        [
            "Ifx_MINIMCDS_TCX_WD",
            "WD[2]",
            "< \\brief 480,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_4C0[64]",
            "< \\brief 4C0, \\internal Reserved"
        ],
        [
            "Ifx_MINIMCDS_TCX_AC",
            "AC[2]",
            "< \\brief 500,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_530[2768]",
            "< \\brief 530, \\internal Reserved"
        ],
        [
            "Ifx_MINIMCDS_TCX_IP",
            "IP[2]",
            "< \\brief 1000,"
        ]
    ],
    "Ifx_MINIMCDS": [
        [
            "-",
            "\\brief MINIMCDS object",
            "-"
        ],
        [
            "Ifx_MINIMCDS_CLC",
            "CLC",
            "< \\brief 0, Clock Control Register"
        ],
        [
            "Ifx_MINIMCDS_OCS",
            "OCS",
            "< \\brief 4, OCDS Control and Status"
        ],
        [
            "Ifx_MINIMCDS_ID",
            "ID",
            "< \\brief 8, Module Identification Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_C[4]",
            "< \\brief C, \\internal Reserved"
        ],
        [
            "Ifx_MINIMCDS_CT",
            "CT",
            "< \\brief 10, MCDS Control Register"
        ],
        [
            "Ifx_MINIMCDS_MUX",
            "MUX",
            "< \\brief 14, MCDS Signal Source Control"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_18[8]",
            "< \\brief 18, \\internal Reserved"
        ],
        [
            "Ifx_MINIMCDS_MUX_TC_RC",
            "MUX_TC_RC",
            "< \\brief 20, MCDS_TC Signal Source Control"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_24[476]",
            "< \\brief 24, \\internal Reserved"
        ],
        [
            "Ifx_MINIMCDS_FIFONOW",
            "FIFONOW",
            "< \\brief 200, Trace Buffer Write Pointer"
        ],
        [
            "Ifx_MINIMCDS_FIFOBOT",
            "FIFOBOT",
            "< \\brief 204, Trace Buffer Bottom Register"
        ],
        [
            "Ifx_MINIMCDS_FIFOPRE",
            "FIFOPRE",
            "< \\brief 208, Trace Buffer PRE/POST Register"
        ],
        [
            "Ifx_MINIMCDS_FIFOTOP",
            "FIFOTOP",
            "< \\brief 20C, Trace Buffer Top Register"
        ],
        [
            "Ifx_MINIMCDS_FIFOCTL",
            "FIFOCTL",
            "< \\brief 210, Trace Buffer Control Register"
        ],
        [
            "Ifx_MINIMCDS_FIFOWARN",
            "FIFOWARN[2]",
            "< \\brief 214, Trace Buffer Comparator Register"
        ],
        [
            "Ifx_MINIMCDS_FIFOOVRCNT",
            "FIFOOVRCNT",
            "< \\brief 21C, FIFO Overflow Counter Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_220[480]",
            "< \\brief 220, \\internal Reserved"
        ],
        [
            "Ifx_MINIMCDS_TSUREFCNT",
            "TSUREFCNT",
            "< \\brief 400, Clock Counter Register"
        ],
        [
            "Ifx_MINIMCDS_TSUPRSCL",
            "TSUPRSCL",
            "< \\brief 404, Clock Prescaler Register"
        ],
        [
            "Ifx_MINIMCDS_TSUEMUCNT",
            "TSUEMUCNT",
            "< \\brief 408, Clock Counter Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_40C[1012]",
            "< \\brief 40C, \\internal Reserved"
        ],
        [
            "Ifx_MINIMCDS_MCX",
            "MCX",
            "< \\brief 800,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_A80[5504]",
            "< \\brief A80, \\internal Reserved"
        ],
        [
            "Ifx_MINIMCDS_TCX",
            "TCX",
            "< \\brief 2000,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_3020[20448]",
            "< \\brief 3020, \\internal Reserved"
        ]
    ],
    "Ifx_MSC_ABC_Bits": [
        [
            "-",
            "\\brief Asynchronous Block Configuration Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "LOW:4",
            "< \\brief [3:0] Duration of the Low Phase of the Shift Clock - LOW (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HIGH:4",
            "< \\brief [7:4] Duration of the High Phase of the Shift Clock - HIGH (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OIP:2",
            "< \\brief [9:8] Overflow Interrupt Node Pointer - OIP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OASR:1",
            "< \\brief [10:10] Overflow Alternate Service Request - OASR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:1",
            "< \\brief [11:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "OVF:1",
            "< \\brief [12:12] Overflow Flag - OVF (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OFM:2",
            "< \\brief [14:13] Overflow Flag Modify - OFM (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OIE:1",
            "< \\brief [15:15] Overflow Interrupt Enable - OIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDA:3",
            "< \\brief [18:16] N Divider ABRA - NDA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UIP:2",
            "< \\brief [20:19] Underflow Interrupt Node Pointer - UIP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UASR:1",
            "< \\brief [21:21] Underflow Alternate Service Request - UASR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:1",
            "< \\brief [22:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "UNF:1",
            "< \\brief [23:23] Underflow Flag - UNF (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UFM:2",
            "< \\brief [25:24] Underflow Flag Modify - UFM (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UIE:1",
            "< \\brief [26:26] Underflow Interrupt Enable - UIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLKSEL:3",
            "< \\brief [29:27] Clock Select - CLKSEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:1",
            "< \\brief [30:30] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ABB:1",
            "< \\brief [31:31] Asynchronous Block Bypass - ABB (rw)"
        ]
    ],
    "Ifx_MSC_ACCEN0_Bits": [
        [
            "-",
            "\\brief Access Enable Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw)"
        ]
    ],
    "Ifx_MSC_ACCEN1_Bits": [
        [
            "-",
            "\\brief Access Enable Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:32",
            "< \\brief [31:0] \\internal Reserved"
        ]
    ],
    "Ifx_MSC_CLC_Bits": [
        [
            "-",
            "\\brief Clock Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISR:1",
            "< \\brief [0:0] Module Disable Request Bit - DISR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISS:1",
            "< \\brief [1:1] Module Disable Status Bit - DISS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EDIS:1",
            "< \\brief [3:3] Sleep Mode Enable Control - EDIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_MSC_DC_Bits": [
        [
            "-",
            "\\brief Downstream Command Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DCL:16",
            "< \\brief [15:0] Downstream Command for SRL Shift Register - DCL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DCH:16",
            "< \\brief [31:16] Downstream Command for SRH Shift Register - DCH (rw)"
        ]
    ],
    "Ifx_MSC_DCE_Bits": [
        [
            "-",
            "\\brief Downstream Command Extension Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DCEH:32",
            "< \\brief [31:0] Downstream Command Extension for SRH Shift Register - DCEH (rw)"
        ]
    ],
    "Ifx_MSC_DCM_Bits": [
        [
            "-",
            "\\brief Downstream Command Mirror Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DCLM:16",
            "< \\brief [15:0] Downstream Command Mirror of the DC.DCL Bit Field - DCLM (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DCHM:16",
            "< \\brief [31:16] Downstream Command Mirror of the DC.DCH Bit Field - DCHM (w)"
        ]
    ],
    "Ifx_MSC_DD_Bits": [
        [
            "-",
            "\\brief Downstream Data Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DDL:16",
            "< \\brief [15:0] Downstream Data for SRL Shift Register - DDL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DDH:16",
            "< \\brief [31:16] Downstream Data for SRH Shift Register - DDH (rw)"
        ]
    ],
    "Ifx_MSC_DDE_Bits": [
        [
            "-",
            "\\brief Downstream Data Extension Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DDLE:16",
            "< \\brief [15:0] Downstream Data Extension for SRL Shift Register - DDLE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DDHE:16",
            "< \\brief [31:16] Downstream Data Extension for SRH Shift Register - DDHE (rw)"
        ]
    ],
    "Ifx_MSC_DDM_Bits": [
        [
            "-",
            "\\brief Downstream Data Mirror Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DDLM:16",
            "< \\brief [15:0] Downstream Data Mirror for SRL Shift Register - DDLM (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DDHM:16",
            "< \\brief [31:16] Downstream Data Mirror for SRH Shift Register - DDHM (w)"
        ]
    ],
    "Ifx_MSC_DSC_Bits": [
        [
            "-",
            "\\brief Downstream Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TM:1",
            "< \\brief [0:0] Transmission Mode - TM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CP:1",
            "< \\brief [1:1] Command Pending - CP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DP:1",
            "< \\brief [2:2] Data Pending - DP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDBL:5",
            "< \\brief [7:3] Number of SRL Bits Shifted at Data Frames - NDBL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDBH:5",
            "< \\brief [12:8] Number of SRH Bits Shifted at Data Frames - NDBH (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENSELL:1",
            "< \\brief [13:13] Enable SRL Active Phase Selection Bit - ENSELL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENSELH:1",
            "< \\brief [14:14] Enable SRH Active Phase Selection Bit - ENSELH (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DSDIS:1",
            "< \\brief [15:15] Downstream Disable - DSDIS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBC:6",
            "< \\brief [21:16] Number of Bits Shifted at Command Frames - NBC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:2",
            "< \\brief [23:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PPD:5",
            "< \\brief [28:24] Passive Phase Length at Data Frames - PPD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:3",
            "< \\brief [31:29] \\internal Reserved"
        ]
    ],
    "Ifx_MSC_DSCE_Bits": [
        [
            "-",
            "\\brief Downstream Control Enhanced Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDBHE:1",
            "< \\brief [0:0] Number of SRH Bits Shifted at Data Frames Extension - NDBHE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDBLE:1",
            "< \\brief [1:1] Number of SRL Bits Shifted at Data Frames Extension - NDBLE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:12",
            "< \\brief [13:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EXEN:1",
            "< \\brief [14:14] Extension Enable - EXEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CCF:1",
            "< \\brief [15:15] Command-Command Flag - CCF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INJENP0:1",
            "< \\brief [16:16] Injection Enable of the Pin 0 Signal - INJENP0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INJPOSP0:6",
            "< \\brief [22:17] Injection Position of the Pin 0 Signal - INJPOSP0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:1",
            "< \\brief [23:23] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "INJENP1:1",
            "< \\brief [24:24] Injection Enable of the Pin 1 Signal - INJENP1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INJPOSP1:6",
            "< \\brief [30:25] Injection Position of the Pin 1 Signal - INJPOSP1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CDCM:1",
            "< \\brief [31:31] Command-Data-Command in Data Repetition Mode - CDCM (rw)"
        ]
    ],
    "Ifx_MSC_DSDSH_Bits": [
        [
            "-",
            "\\brief Downstream Select Data Source High Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SH0:2",
            "< \\brief [1:0] Select Source for SRH - SH0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SH1:2",
            "< \\brief [3:2] Select Source for SRH - SH1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SH2:2",
            "< \\brief [5:4] Select Source for SRH - SH2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SH3:2",
            "< \\brief [7:6] Select Source for SRH - SH3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SH4:2",
            "< \\brief [9:8] Select Source for SRH - SH4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SH5:2",
            "< \\brief [11:10] Select Source for SRH - SH5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SH6:2",
            "< \\brief [13:12] Select Source for SRH - SH6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SH7:2",
            "< \\brief [15:14] Select Source for SRH - SH7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SH8:2",
            "< \\brief [17:16] Select Source for SRH - SH8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SH9:2",
            "< \\brief [19:18] Select Source for SRH - SH9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SH10:2",
            "< \\brief [21:20] Select Source for SRH - SH10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SH11:2",
            "< \\brief [23:22] Select Source for SRH - SH11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SH12:2",
            "< \\brief [25:24] Select Source for SRH - SH12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SH13:2",
            "< \\brief [27:26] Select Source for SRH - SH13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SH14:2",
            "< \\brief [29:28] Select Source for SRH - SH14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SH15:2",
            "< \\brief [31:30] Select Source for SRH - SH15 (rw)"
        ]
    ],
    "Ifx_MSC_DSDSHE_Bits": [
        [
            "-",
            "\\brief Downstream Select Data Source High Extension Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SH16:2",
            "< \\brief [1:0] Select Source for SRH - SH16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SH17:2",
            "< \\brief [3:2] Select Source for SRH - SH17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SH18:2",
            "< \\brief [5:4] Select Source for SRH - SH18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SH19:2",
            "< \\brief [7:6] Select Source for SRH - SH19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SH20:2",
            "< \\brief [9:8] Select Source for SRH - SH20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SH21:2",
            "< \\brief [11:10] Select Source for SRH - SH21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SH22:2",
            "< \\brief [13:12] Select Source for SRH - SH22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SH23:2",
            "< \\brief [15:14] Select Source for SRH - SH23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SH24:2",
            "< \\brief [17:16] Select Source for SRH - SH24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SH25:2",
            "< \\brief [19:18] Select Source for SRH - SH25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SH26:2",
            "< \\brief [21:20] Select Source for SRH - SH26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SH27:2",
            "< \\brief [23:22] Select Source for SRH - SH27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SH28:2",
            "< \\brief [25:24] Select Source for SRH - SH28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SH29:2",
            "< \\brief [27:26] Select Source for SRH - SH29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SH30:2",
            "< \\brief [29:28] Select Source for SRH - SH30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SH31:2",
            "< \\brief [31:30] Select Source for SRH - SH31 (rw)"
        ]
    ],
    "Ifx_MSC_DSDSL_Bits": [
        [
            "-",
            "\\brief Downstream Select Data Source Low Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SL0:2",
            "< \\brief [1:0] Select Source for SRL - SL0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SL1:2",
            "< \\brief [3:2] Select Source for SRL - SL1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SL2:2",
            "< \\brief [5:4] Select Source for SRL - SL2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SL3:2",
            "< \\brief [7:6] Select Source for SRL - SL3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SL4:2",
            "< \\brief [9:8] Select Source for SRL - SL4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SL5:2",
            "< \\brief [11:10] Select Source for SRL - SL5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SL6:2",
            "< \\brief [13:12] Select Source for SRL - SL6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SL7:2",
            "< \\brief [15:14] Select Source for SRL - SL7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SL8:2",
            "< \\brief [17:16] Select Source for SRL - SL8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SL9:2",
            "< \\brief [19:18] Select Source for SRL - SL9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SL10:2",
            "< \\brief [21:20] Select Source for SRL - SL10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SL11:2",
            "< \\brief [23:22] Select Source for SRL - SL11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SL12:2",
            "< \\brief [25:24] Select Source for SRL - SL12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SL13:2",
            "< \\brief [27:26] Select Source for SRL - SL13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SL14:2",
            "< \\brief [29:28] Select Source for SRL - SL14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SL15:2",
            "< \\brief [31:30] Select Source for SRL - SL15 (rw)"
        ]
    ],
    "Ifx_MSC_DSDSLE_Bits": [
        [
            "-",
            "\\brief Downstream Select Data Source Low Extension Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SL16:2",
            "< \\brief [1:0] Select Source for SRL - SL16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SL17:2",
            "< \\brief [3:2] Select Source for SRL - SL17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SL18:2",
            "< \\brief [5:4] Select Source for SRL - SL18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SL19:2",
            "< \\brief [7:6] Select Source for SRL - SL19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SL20:2",
            "< \\brief [9:8] Select Source for SRL - SL20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SL21:2",
            "< \\brief [11:10] Select Source for SRL - SL21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SL22:2",
            "< \\brief [13:12] Select Source for SRL - SL22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SL23:2",
            "< \\brief [15:14] Select Source for SRL - SL23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SL24:2",
            "< \\brief [17:16] Select Source for SRL - SL24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SL25:2",
            "< \\brief [19:18] Select Source for SRL - SL25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SL26:2",
            "< \\brief [21:20] Select Source for SRL - SL26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SL27:2",
            "< \\brief [23:22] Select Source for SRL - SL27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SL28:2",
            "< \\brief [25:24] Select Source for SRL - SL28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SL29:2",
            "< \\brief [27:26] Select Source for SRL - SL29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SL30:2",
            "< \\brief [29:28] Select Source for SRL - SL30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SL31:2",
            "< \\brief [31:30] Select Source for SRL - SL31 (rw)"
        ]
    ],
    "Ifx_MSC_DSS_Bits": [
        [
            "-",
            "\\brief Downstream Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PFC:4",
            "< \\brief [3:0] Passive Time Frame Counter - PFC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:4",
            "< \\brief [7:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "NPTF:4",
            "< \\brief [11:8] Number Of Passive Time Frames - NPTF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DC:8",
            "< \\brief [23:16] Downstream Counter - DC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DFA:1",
            "< \\brief [24:24] Data Frame Active - DFA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFA:1",
            "< \\brief [25:25] Command Frame Active - CFA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:6",
            "< \\brief [31:26] \\internal Reserved"
        ]
    ],
    "Ifx_MSC_DSTE_Bits": [
        [
            "-",
            "\\brief Downstream Timing Extension Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PPDE:2",
            "< \\brief [1:0] Passive Phase Length at Data Frames Extension - PPDE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PPCE:6",
            "< \\brief [7:2] Passive Phase Length at Control Frames Extension - PPCE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDD:4",
            "< \\brief [11:8] N Divider Downstream - NDD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PPCEM:1",
            "< \\brief [12:12] PPCE Extension Bit on the MSB Side - PPCEM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:3",
            "< \\brief [15:13] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FM:1",
            "< \\brief [16:16] Fast Mode - FM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:11",
            "< \\brief [27:17] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CX:1",
            "< \\brief [28:28] Command Extension Mode - CX (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:2",
            "< \\brief [30:29] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "UL1:1",
            "< \\brief [31:31] Unlock CX and FM for one write access - UL1 (w)"
        ]
    ],
    "Ifx_MSC_ESR_Bits": [
        [
            "-",
            "\\brief Emergency Stop Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENL0:1",
            "< \\brief [0:0] Emergency Stop Enable for Bit 0 in SRL - ENL0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENL1:1",
            "< \\brief [1:1] Emergency Stop Enable for Bit 1 in SRL - ENL1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENL2:1",
            "< \\brief [2:2] Emergency Stop Enable for Bit 2 in SRL - ENL2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENL3:1",
            "< \\brief [3:3] Emergency Stop Enable for Bit 3 in SRL - ENL3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENL4:1",
            "< \\brief [4:4] Emergency Stop Enable for Bit 4 in SRL - ENL4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENL5:1",
            "< \\brief [5:5] Emergency Stop Enable for Bit 5 in SRL - ENL5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENL6:1",
            "< \\brief [6:6] Emergency Stop Enable for Bit 6 in SRL - ENL6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENL7:1",
            "< \\brief [7:7] Emergency Stop Enable for Bit 7 in SRL - ENL7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENL8:1",
            "< \\brief [8:8] Emergency Stop Enable for Bit 8 in SRL - ENL8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENL9:1",
            "< \\brief [9:9] Emergency Stop Enable for Bit 9 in SRL - ENL9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENL10:1",
            "< \\brief [10:10] Emergency Stop Enable for Bit 10 in SRL - ENL10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENL11:1",
            "< \\brief [11:11] Emergency Stop Enable for Bit 11 in SRL - ENL11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENL12:1",
            "< \\brief [12:12] Emergency Stop Enable for Bit 12 in SRL - ENL12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENL13:1",
            "< \\brief [13:13] Emergency Stop Enable for Bit 13 in SRL - ENL13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENL14:1",
            "< \\brief [14:14] Emergency Stop Enable for Bit 14 in SRL - ENL14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENL15:1",
            "< \\brief [15:15] Emergency Stop Enable for Bit 15 in SRL - ENL15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENH0:1",
            "< \\brief [16:16] Emergency Stop Enable for Bit 0 in SRH - ENH0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENH1:1",
            "< \\brief [17:17] Emergency Stop Enable for Bit 1 in SRH - ENH1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENH2:1",
            "< \\brief [18:18] Emergency Stop Enable for Bit 2 in SRH - ENH2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENH3:1",
            "< \\brief [19:19] Emergency Stop Enable for Bit 3 in SRH - ENH3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENH4:1",
            "< \\brief [20:20] Emergency Stop Enable for Bit 4 in SRH - ENH4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENH5:1",
            "< \\brief [21:21] Emergency Stop Enable for Bit 5 in SRH - ENH5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENH6:1",
            "< \\brief [22:22] Emergency Stop Enable for Bit 6 in SRH - ENH6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENH7:1",
            "< \\brief [23:23] Emergency Stop Enable for Bit 7 in SRH - ENH7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENH8:1",
            "< \\brief [24:24] Emergency Stop Enable for Bit 8 in SRH - ENH8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENH9:1",
            "< \\brief [25:25] Emergency Stop Enable for Bit 9 in SRH - ENH9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENH10:1",
            "< \\brief [26:26] Emergency Stop Enable for Bit 10 in SRH - ENH10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENH11:1",
            "< \\brief [27:27] Emergency Stop Enable for Bit 11 in SRH - ENH11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENH12:1",
            "< \\brief [28:28] Emergency Stop Enable for Bit 12 in SRH - ENH12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENH13:1",
            "< \\brief [29:29] Emergency Stop Enable for Bit 13 in SRH - ENH13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENH14:1",
            "< \\brief [30:30] Emergency Stop Enable for Bit 14 in SRH - ENH14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENH15:1",
            "< \\brief [31:31] Emergency Stop Enable for Bit 15 in SRH - ENH15 (rw)"
        ]
    ],
    "Ifx_MSC_ESRE_Bits": [
        [
            "-",
            "\\brief Emergency Stop Extension Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENL16:1",
            "< \\brief [0:0] Emergency Stop Enable for Bit 16 in SRL - ENL16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENL17:1",
            "< \\brief [1:1] Emergency Stop Enable for Bit 17 in SRL - ENL17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENL18:1",
            "< \\brief [2:2] Emergency Stop Enable for Bit 18 in SRL - ENL18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENL19:1",
            "< \\brief [3:3] Emergency Stop Enable for Bit 19 in SRL - ENL19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENL20:1",
            "< \\brief [4:4] Emergency Stop Enable for Bit 20 in SRL - ENL20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENL21:1",
            "< \\brief [5:5] Emergency Stop Enable for Bit 21 in SRL - ENL21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENL22:1",
            "< \\brief [6:6] Emergency Stop Enable for Bit 22 in SRL - ENL22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENL23:1",
            "< \\brief [7:7] Emergency Stop Enable for Bit 23 in SRL - ENL23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENL24:1",
            "< \\brief [8:8] Emergency Stop Enable for Bit 24 in SRL - ENL24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENL25:1",
            "< \\brief [9:9] Emergency Stop Enable for Bit 25 in SRL - ENL25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENL26:1",
            "< \\brief [10:10] Emergency Stop Enable for Bit 26 in SRL - ENL26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENL27:1",
            "< \\brief [11:11] Emergency Stop Enable for Bit 27 in SRL - ENL27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENL28:1",
            "< \\brief [12:12] Emergency Stop Enable for Bit 28 in SRL - ENL28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENL29:1",
            "< \\brief [13:13] Emergency Stop Enable for Bit 29 in SRL - ENL29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENL30:1",
            "< \\brief [14:14] Emergency Stop Enable for Bit 30 in SRL - ENL30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENL31:1",
            "< \\brief [15:15] Emergency Stop Enable for Bit 31 in SRL - ENL31 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENH16:1",
            "< \\brief [16:16] Emergency Stop Enable for Bit 16 in SRH - ENH16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENH17:1",
            "< \\brief [17:17] Emergency Stop Enable for Bit 17 in SRH - ENH17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENH18:1",
            "< \\brief [18:18] Emergency Stop Enable for Bit 18 in SRH - ENH18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENH19:1",
            "< \\brief [19:19] Emergency Stop Enable for Bit 19 in SRH - ENH19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENH20:1",
            "< \\brief [20:20] Emergency Stop Enable for Bit 20 in SRH - ENH20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENH21:1",
            "< \\brief [21:21] Emergency Stop Enable for Bit 21 in SRH - ENH21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENH22:1",
            "< \\brief [22:22] Emergency Stop Enable for Bit 22 in SRH - ENH22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENH23:1",
            "< \\brief [23:23] Emergency Stop Enable for Bit 23 in SRH - ENH23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENH24:1",
            "< \\brief [24:24] Emergency Stop Enable for Bit 24 in SRH - ENH24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENH25:1",
            "< \\brief [25:25] Emergency Stop Enable for Bit 25 in SRH - ENH25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENH26:1",
            "< \\brief [26:26] Emergency Stop Enable for Bit 26 in SRH - ENH26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENH27:1",
            "< \\brief [27:27] Emergency Stop Enable for Bit 27 in SRH - ENH27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENH28:1",
            "< \\brief [28:28] Emergency Stop Enable for Bit 28 in SRH - ENH28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENH29:1",
            "< \\brief [29:29] Emergency Stop Enable for Bit 29 in SRH - ENH29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENH30:1",
            "< \\brief [30:30] Emergency Stop Enable for Bit 30 in SRH - ENH30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENH31:1",
            "< \\brief [31:31] Emergency Stop Enable for Bit 31 in SRH - ENH31 (rw)"
        ]
    ],
    "Ifx_MSC_FDR_Bits": [
        [
            "-",
            "\\brief Fractional Divider Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "STEP:10",
            "< \\brief [9:0] Step Value - STEP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:1",
            "< \\brief [10:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:1",
            "< \\brief [11:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:2",
            "< \\brief [13:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DM:2",
            "< \\brief [15:14] Divider Mode - DM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RESULT:10",
            "< \\brief [25:16] Result Value - RESULT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:2",
            "< \\brief [27:26] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:1",
            "< \\brief [28:28] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:1",
            "< \\brief [29:29] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENHW:1",
            "< \\brief [30:30] Enable Hardware Clock Control - ENHW (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISCLK:1",
            "< \\brief [31:31] Disable Clock - DISCLK (rwh)"
        ]
    ],
    "Ifx_MSC_ICR_Bits": [
        [
            "-",
            "\\brief Interrupt Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EDIP:2",
            "< \\brief [1:0] Data Frame Interrupt Node Pointer - EDIP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EDIE:2",
            "< \\brief [3:2] Data Frame Interrupt Enable - EDIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ECIP:2",
            "< \\brief [5:4] Command Frame Interrupt Node Pointer - ECIP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:1",
            "< \\brief [6:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ECIE:1",
            "< \\brief [7:7] Command Frame Interrupt Enable - ECIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TFIP:2",
            "< \\brief [9:8] Time Frame Interrupt Pointer - TFIP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:1",
            "< \\brief [10:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TFIE:1",
            "< \\brief [11:11] Time Frame Interrupt Enable - TFIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDIP:2",
            "< \\brief [13:12] Receive Data Interrupt Pointer - RDIP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDIE:2",
            "< \\brief [15:14] Receive Data Interrupt Enable - RDIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_MSC_ID_Bits": [
        [
            "-",
            "\\brief Module Identification Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODREV:8",
            "< \\brief [7:0] Module Revision Number - MODREV (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODTYPE:8",
            "< \\brief [15:8] Module Type - MODTYPE (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODNUM:16",
            "< \\brief [31:16] Module Number Value - MODNUM (r)"
        ]
    ],
    "Ifx_MSC_ISC_Bits": [
        [
            "-",
            "\\brief Interrupt Set Clear Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CDEDI:1",
            "< \\brief [0:0] Clear DEDI Flag - CDEDI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CDECI:1",
            "< \\brief [1:1] Clear DECI Flag - CDECI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CDTFI:1",
            "< \\brief [2:2] Clear DTFI Flag - CDTFI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CURDI:1",
            "< \\brief [3:3] Clear URDI Flag - CURDI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CDP:1",
            "< \\brief [4:4] Clear DP Flag - CDP (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CCP:1",
            "< \\brief [5:5] Clear CP Flag - CCP (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CDDIS:1",
            "< \\brief [6:6] Clear DSDIS Flag - CDDIS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:9",
            "< \\brief [15:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDEDI:1",
            "< \\brief [16:16] Set DEDI Flag - SDEDI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDECI:1",
            "< \\brief [17:17] Set DECI Flag - SDECI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDTFI:1",
            "< \\brief [18:18] Set DTFI Flag - SDTFI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SURDI:1",
            "< \\brief [19:19] Set URDI Flag - SURDI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDP:1",
            "< \\brief [20:20] Set DP Bit - SDP (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCP:1",
            "< \\brief [21:21] Set CP Flag - SCP (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDDIS:1",
            "< \\brief [22:22] Set DSDIS Flag - SDDIS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:9",
            "< \\brief [31:23] \\internal Reserved"
        ]
    ],
    "Ifx_MSC_ISR_Bits": [
        [
            "-",
            "\\brief Interrupt Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DEDI:1",
            "< \\brief [0:0] Data Frame Interrupt Flag - DEDI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DECI:1",
            "< \\brief [1:1] Command Frame Interrupt Flag - DECI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DTFI:1",
            "< \\brief [2:2] Time Frame Interrupt Flag - DTFI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "URDI:1",
            "< \\brief [3:3] Receive Data Interrupt Flag - URDI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_MSC_KRST0_Bits": [
        [
            "-",
            "\\brief Kernel Reset Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSTSTAT:1",
            "< \\brief [1:1] Kernel Reset Status - RSTSTAT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_MSC_KRST1_Bits": [
        [
            "-",
            "\\brief Kernel Reset Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_MSC_KRSTCLR_Bits": [
        [
            "-",
            "\\brief Kernel Reset Status Clear Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR:1",
            "< \\brief [0:0] Kernel Reset Status Clear - CLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_MSC_OCR_Bits": [
        [
            "-",
            "\\brief Output Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLP:1",
            "< \\brief [0:0] FCLP Line Polarity - CLP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SLP:1",
            "< \\brief [1:1] SOP Line Polarity - SLP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CSLP:1",
            "< \\brief [2:2] Chip Selection Lines Polarity - CSLP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ILP:1",
            "< \\brief [3:3] SDI Line Polarity - ILP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:4",
            "< \\brief [7:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLKCTRL:1",
            "< \\brief [8:8] Clock Control - CLKCTRL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CSL:2",
            "< \\brief [10:9] Chip Enable Selection for ENL - CSL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CSH:2",
            "< \\brief [12:11] Chip Enable Selection for ENH - CSH (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CSC:2",
            "< \\brief [14:13] Chip Enable Selection for ENC - CSC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDISEL:3",
            "< \\brief [18:16] Serial Data Input Selection - SDISEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:13",
            "< \\brief [31:19] \\internal Reserved"
        ]
    ],
    "Ifx_MSC_OCS_Bits": [
        [
            "-",
            "\\brief OCDS Control and Status",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:24",
            "< \\brief [23:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUS:4",
            "< \\brief [27:24] OCDS Suspend Control - SUS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUS_P:1",
            "< \\brief [28:28] SUS Write Protection - SUS_P (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUSSTA:1",
            "< \\brief [29:29] Suspend State - SUSSTA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_MSC_UD_Bits": [
        [
            "-",
            "\\brief Upstream Data Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DATA:8",
            "< \\brief [7:0] Received Data - DATA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:8",
            "< \\brief [15:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "V:1",
            "< \\brief [16:16] Valid Bit - V (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P:1",
            "< \\brief [17:17] Parity Bit - P (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "C:1",
            "< \\brief [18:18] Clear Bit - C (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LABF:2",
            "< \\brief [20:19] Lower Address Bit Field - LABF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPF:1",
            "< \\brief [21:21] Internal Parity Flag - IPF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PERR:1",
            "< \\brief [22:22] Parity Error - PERR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:9",
            "< \\brief [31:23] \\internal Reserved"
        ]
    ],
    "Ifx_MSC_USCE_Bits": [
        [
            "-",
            "\\brief Upstream Control Enhanced Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "USTOPRE:4",
            "< \\brief [3:0] Upstream Time-out Prescaler - USTOPRE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "USTOVAL:4",
            "< \\brief [7:4] Upstream Time-out Value - USTOVAL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "USTOEN:1",
            "< \\brief [8:8] Upstream Time-out Interrupt Enable - USTOEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "USTF:1",
            "< \\brief [9:9] Upstream Time-out Flag - USTF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "USTC:1",
            "< \\brief [10:10] Upstream Time-out Clear - USTC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "USTS:1",
            "< \\brief [11:11] Upstream Time-out Set - USTS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:1",
            "< \\brief [12:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "UTASR:1",
            "< \\brief [13:13] Upstream Time-out Alternate Service Request - UTASR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "USTOIP:2",
            "< \\brief [15:14] Upstream Time-out Interrupt Node Pointer - USTOIP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_MSC_USR_Bits": [
        [
            "-",
            "\\brief Upstream Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "UFT:1",
            "< \\brief [0:0] Upstream Channel Frame Type - UFT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "URR:3",
            "< \\brief [3:1] Upstream Channel Receiving Rate - URR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCTR:1",
            "< \\brief [4:4] Parity Control - PCTR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SRDC:1",
            "< \\brief [5:5] Service Request Delay Control - SRDC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:10",
            "< \\brief [15:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "UC:5",
            "< \\brief [20:16] Upstream Counter - UC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:11",
            "< \\brief [31:21] \\internal Reserved"
        ]
    ],
    "struct _Ifx_MSC": [
        [
            "-",
            "\\brief MSC object",
            "-"
        ],
        [
            "Ifx_MSC_CLC",
            "CLC",
            "< \\brief 0, Clock Control Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_4[4]",
            "< \\brief 4, \\internal Reserved"
        ],
        [
            "Ifx_MSC_ID",
            "ID",
            "< \\brief 8, Module Identification Register"
        ],
        [
            "Ifx_MSC_FDR",
            "FDR",
            "< \\brief C, Fractional Divider Register"
        ],
        [
            "Ifx_MSC_USR",
            "USR",
            "< \\brief 10, Upstream Status Register"
        ],
        [
            "Ifx_MSC_DSC",
            "DSC",
            "< \\brief 14, Downstream Control Register"
        ],
        [
            "Ifx_MSC_DSS",
            "DSS",
            "< \\brief 18, Downstream Status Register"
        ],
        [
            "Ifx_MSC_DD",
            "DD",
            "< \\brief 1C, Downstream Data Register"
        ],
        [
            "Ifx_MSC_DC",
            "DC",
            "< \\brief 20, Downstream Command Register"
        ],
        [
            "Ifx_MSC_DSDSL",
            "DSDSL",
            "< \\brief 24, Downstream Select Data Source Low Register"
        ],
        [
            "Ifx_MSC_DSDSH",
            "DSDSH",
            "< \\brief 28, Downstream Select Data Source High Register"
        ],
        [
            "Ifx_MSC_ESR",
            "ESR",
            "< \\brief 2C, Emergency Stop Register"
        ]
    ],
    "Ifx_MTU_ACCEN0_Bits": [
        [
            "-",
            "\\brief Access Enable Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw)"
        ]
    ],
    "Ifx_MTU_ACCEN1_Bits": [
        [
            "-",
            "\\brief Access Enable Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:32",
            "< \\brief [31:0] \\internal Reserved"
        ]
    ],
    "Ifx_MTU_CLC_Bits": [
        [
            "-",
            "\\brief Clock Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISR:1",
            "< \\brief [0:0] Module Disable Request Bit - DISR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISS:1",
            "< \\brief [1:1] Module Disable Status Bit - DISS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RESVD:1",
            "< \\brief [2:2] Resvd - Resvd (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EDIS:1",
            "< \\brief [3:3] Sleep Mode Enable Control - EDIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:4",
            "< \\brief [7:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:8",
            "< \\brief [15:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_MTU_ID_Bits": [
        [
            "-",
            "\\brief Identification Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODREV:8",
            "< \\brief [7:0] Module Revision Number - MODREV (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODTYPE:8",
            "< \\brief [15:8] Module Type - MODTYPE (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODNUMBER:16",
            "< \\brief [31:16] Module Number - MODNUMBER (r)"
        ]
    ],
    "Ifx_MTU_MC_ALMSRCS_Bits": [
        [
            "-",
            "\\brief Alarm Sources Configuration Register",
            "-"
        ],
        [
            "Ifx_Strict_16Bit",
            "SBE:1",
            "< \\brief [0:0] Single Bit Error Notification & Tracking Enable - SBE (rw)"
        ],
        [
            "Ifx_Strict_16Bit",
            "DBE:1",
            "< \\brief [1:1] Double Bit Error Notification and Tracking Enable - DBE (rw)"
        ],
        [
            "Ifx_Strict_16Bit",
            "ADDRE:1",
            "< \\brief [2:2] Address Error Notification Enable - ADDRE (rw)"
        ],
        [
            "Ifx_Strict_16Bit",
            "OVFE:1",
            "< \\brief [3:3] ETRR Overflow notification enable- OVFE (rw)"
        ],
        [
            "Ifx_Strict_16Bit",
            "OPENE:1",
            "< \\brief [4:4] SSH Operational Error Notification Enable - OPENE (rw)"
        ],
        [
            "Ifx_Strict_16Bit",
            "MISCE:1",
            "< \\brief [5:5] SSH Misc. Errors Notification Enable - MISCE (rw)"
        ],
        [
            "Ifx_Strict_16Bit",
            "reserved_6:10",
            "< \\brief [15:6] \\internal Reserved"
        ]
    ],
    "Ifx_MTU_MC_CONFIG0_Bits": [
        [
            "-",
            "\\brief Configuration Registers",
            "-"
        ],
        [
            "Ifx_Strict_16Bit",
            "ACCSTYPE:8",
            "< \\brief [7:0] Access type - ACCSTYPE (rw)"
        ],
        [
            "Ifx_Strict_16Bit",
            "reserved_8:4",
            "< \\brief [11:8] \\internal Reserved"
        ],
        [
            "Ifx_Strict_16Bit",
            "NUMACCS:4",
            "< \\brief [15:12] Number of accesses per address - NUMACCS (rw)"
        ]
    ],
    "Ifx_MTU_MC_CONFIG1_Bits": [
        [
            "-",
            "\\brief Configuration Register 1",
            "-"
        ],
        [
            "Ifx_Strict_16Bit",
            "ACCSPAT:8",
            "< \\brief [7:0] Access pattern - ACCSPAT (rw)"
        ],
        [
            "Ifx_Strict_16Bit",
            "SELFASTB:4",
            "< \\brief [11:8] Select Fast Bit - SELFASTB (rw)"
        ],
        [
            "Ifx_Strict_16Bit",
            "AG_MOD:4",
            "< \\brief [15:12] Address Generator Mode - AG_MOD (rw)"
        ]
    ],
    "Ifx_MTU_MC_ECCD_Bits": [
        [
            "-",
            "\\brief Memory ECC Detection Register",
            "-"
        ],
        [
            "Ifx_Strict_16Bit",
            "SERR:1",
            "< \\brief [0:0] Error Detected - SERR (rwh)"
        ],
        [
            "Ifx_Strict_16Bit",
            "CERR:1",
            "< \\brief [1:1] CE alarm occured - CERR (rwh)"
        ],
        [
            "Ifx_Strict_16Bit",
            "UCERR:1",
            "< \\brief [2:2] Uncorrectable Error Alarm Occured - UCERR (rwh)"
        ],
        [
            "Ifx_Strict_16Bit",
            "MERR:1",
            "< \\brief [3:3] Miscellaneous Error Alarm Occured - MERR (rwh)"
        ],
        [
            "Ifx_Strict_16Bit",
            "TRC:1",
            "< \\brief [4:4] Tracking Clear - TRC (w)"
        ],
        [
            "Ifx_Strict_16Bit",
            "VAL:5",
            "< \\brief [9:5] Valid Bits - VAL (rh)"
        ],
        [
            "Ifx_Strict_16Bit",
            "PERMERR:5",
            "< \\brief [14:10] Permanent Error in ETRR Entry - PERMERR (rw)"
        ],
        [
            "Ifx_Strict_16Bit",
            "EOV:1",
            "< \\brief [15:15] Error Overflow - EOV (rh)"
        ]
    ],
    "Ifx_MTU_MC_ECCS_Bits": [
        [
            "-",
            "\\brief ECC Safety Register",
            "-"
        ],
        [
            "Ifx_Strict_16Bit",
            "CENE:1",
            "< \\brief [0:0] ECC Correction Event Alarm Notification Enable - CENE (rw)"
        ],
        [
            "Ifx_Strict_16Bit",
            "UCENE:1",
            "< \\brief [1:1] Uncorrectable Error Affecting SRAM / SSH Operation: Alarm Notification Enable - UENE (rw)"
        ],
        [
            "Ifx_Strict_16Bit",
            "MENE:1",
            "< \\brief [2:2] Miscellaneous Alarm Notification Enable: MENE (rw)"
        ],
        [
            "Ifx_Strict_16Bit",
            "ECE:1",
            "< \\brief [3:3] Error Correction Enable - ECE (rw)"
        ],
        [
            "Ifx_Strict_16Bit",
            "TRE:1",
            "< \\brief [4:4] Tracking Enable - TRE (rw)"
        ],
        [
            "Ifx_Strict_16Bit",
            "BFLE:1",
            "< \\brief [5:5] Bit Flip Enable - BFLE (rw)"
        ],
        [
            "Ifx_Strict_16Bit",
            "SFLE:1",
            "< \\brief [6:6] Signature Bit Flip Enables - SFLE (rw)"
        ],
        [
            "Ifx_Strict_16Bit",
            "reserved_7:1",
            "< \\brief [7:7] \\internal Reserved"
        ],
        [
            "Ifx_Strict_16Bit",
            "ECCMAP:2",
            "< \\brief [9:8] ECC Bit Mapping Mode - ECCMAP (rw)"
        ],
        [
            "Ifx_Strict_16Bit",
            "TC_TWR_SEL:1",
            "< \\brief [10:10] TriCore Tower Select - TC_TWR_SEL (rw)"
        ],
        [
            "Ifx_Strict_16Bit",
            "SFFD:1",
            "< \\brief [11:11] Safety Flip-Flop Diagnostics - SFFD (rwh)"
        ],
        [
            "Ifx_Strict_16Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ]
    ],
    "Ifx_MTU_MC_ERRINFO_Bits": [
        [
            "-",
            "\\brief Error Information Register ${x}",
            "-"
        ],
        [
            "Ifx_Strict_16Bit",
            "SBERR:1",
            "< \\brief [0:0] Single Bit Error Detected - SBERR (rh)"
        ],
        [
            "Ifx_Strict_16Bit",
            "DBERR:1",
            "< \\brief [1:1] Double Bit Error Detected - DBERR (rh)"
        ],
        [
            "Ifx_Strict_16Bit",
            "ADDRERR:1",
            "< \\brief [2:2] Address Fault Detected - ADDRERR (rh)"
        ],
        [
            "Ifx_Strict_16Bit",
            "reserved_3:13",
            "< \\brief [15:3] \\internal Reserved"
        ]
    ],
    "Ifx_MTU_MC_ETRR_Bits": [
        [
            "-",
            "\\brief Error Tracking Register ${x}",
            "-"
        ],
        [
            "Ifx_Strict_16Bit",
            "ADDR:13",
            "< \\brief [12:0] Address of Error(i) - ADDR (rh)"
        ],
        [
            "Ifx_Strict_16Bit",
            "MBI:3",
            "< \\brief [15:13] Memory Block Index of Error(i) - MBI (rh)"
        ]
    ],
    "Ifx_MTU_MC_FAULTSTS_Bits": [
        [
            "-",
            "\\brief SSH Safety Faults Status Register",
            "-"
        ],
        [
            "Ifx_Strict_16Bit",
            "OPERR:6",
            "< \\brief [5:0] SSH Critical Operation Error Occured - OPERR (rwh)"
        ],
        [
            "Ifx_Strict_16Bit",
            "reserved_6:2",
            "< \\brief [7:6] \\internal Reserved"
        ],
        [
            "Ifx_Strict_16Bit",
            "MISCERR:6",
            "< \\brief [13:8] SSH Miscellaneous Error Status- MISCERR (rwh)"
        ],
        [
            "Ifx_Strict_16Bit",
            "reserved_14:2",
            "< \\brief [15:14] \\internal Reserved"
        ]
    ],
    "Ifx_MTU_MC_MCONTROL_Bits": [
        [
            "-",
            "\\brief MBIST Control Register",
            "-"
        ],
        [
            "Ifx_Strict_16Bit",
            "START:1",
            "< \\brief [0:0] START - START (rw)"
        ],
        [
            "Ifx_Strict_16Bit",
            "RESUME:1",
            "< \\brief [1:1] Resume failed test - RESUME (rwh)"
        ],
        [
            "Ifx_Strict_16Bit",
            "ESTF:1",
            "< \\brief [2:2] Enable Sticky Fail Bit - ESTF (rw)"
        ],
        [
            "Ifx_Strict_16Bit",
            "DIR:1",
            "< \\brief [3:3] Direction Select - DIR (rw)"
        ],
        [
            "Ifx_Strict_16Bit",
            "DINIT:1",
            "< \\brief [4:4] Data Initialization Enable - DINIT (rw)"
        ],
        [
            "Ifx_Strict_16Bit",
            "RCADR:1",
            "< \\brief [5:5] Fast Row / Fast Column Addressing Scheme Select - RCADR (rw)"
        ],
        [
            "Ifx_Strict_16Bit",
            "ROWTOG:1",
            "< \\brief [6:6] Row toggling - ROWTOG (rw)"
        ],
        [
            "Ifx_Strict_16Bit",
            "BITTOG:1",
            "< \\brief [7:7] Bit toggling - BITTOG (rw)"
        ],
        [
            "Ifx_Strict_16Bit",
            "reserved_8:1",
            "< \\brief [8:8] \\internal Reserved"
        ],
        [
            "Ifx_Strict_16Bit",
            "FAILDMP:1",
            "< \\brief [9:9] Fail bitmap dump - FAILDMP (rw)"
        ],
        [
            "Ifx_Strict_16Bit",
            "EN_DESCR:1",
            "< \\brief [10:10] Enable Descrambling (rw)"
        ],
        [
            "Ifx_Strict_16Bit",
            "reserved_11:1",
            "< \\brief [11:11] \\internal Reserved"
        ],
        [
            "Ifx_Strict_16Bit",
            "reserved_12:1",
            "< \\brief [12:12] \\internal Reserved"
        ],
        [
            "Ifx_Strict_16Bit",
            "reserved_13:1",
            "< \\brief [13:13] \\internal Reserved"
        ],
        [
            "Ifx_Strict_16Bit",
            "reserved_14:1",
            "< \\brief [14:14] \\internal Reserved"
        ],
        [
            "Ifx_Strict_16Bit",
            "SRAM_CLR:1",
            "< \\brief [15:15] Clear the SRAM - SRAM_CLR (rw)"
        ]
    ],
    "Ifx_MTU_MC_MSTATUS_Bits": [
        [
            "-",
            "\\brief Status Register",
            "-"
        ],
        [
            "Ifx_Strict_16Bit",
            "DONE:1",
            "< \\brief [0:0] DONE - DONE (rh)"
        ],
        [
            "Ifx_Strict_16Bit",
            "FAIL:1",
            "< \\brief [1:1] FAIL - FAIL (rh)"
        ],
        [
            "Ifx_Strict_16Bit",
            "FDA:1",
            "< \\brief [2:2] Fail Dump Available - FDA (rh)"
        ],
        [
            "Ifx_Strict_16Bit",
            "SFAIL:1",
            "< \\brief [3:3] Sticky Fail Bit - SFAIL (rh)"
        ],
        [
            "Ifx_Strict_16Bit",
            "reserved_4:1",
            "< \\brief [4:4] \\internal Reserved"
        ],
        [
            "Ifx_Strict_16Bit",
            "reserved_5:11",
            "< \\brief [15:5] \\internal Reserved"
        ]
    ],
    "Ifx_MTU_MC_RANGE_Bits": [
        [
            "-",
            "\\brief Range Register, single address mode",
            "-"
        ],
        [
            "Ifx_Strict_16Bit",
            "ADDR:14",
            "< \\brief [13:0] Address - ADDR (rw)"
        ],
        [
            "Ifx_Strict_16Bit",
            "INJERR:1",
            "< \\brief [14:14] Inject Error - INJERR (rw)"
        ],
        [
            "Ifx_Strict_16Bit",
            "RAEN:1",
            "< \\brief [15:15] Range Enable - RAEN (rw)"
        ]
    ],
    "Ifx_MTU_MC_RDBFL_Bits": [
        [
            "-",
            "\\brief Read Data and Bit Flip Register ${y}",
            "-"
        ],
        [
            "Ifx_Strict_16Bit",
            "WDATA:16",
            "< \\brief [15:0] Word Data - WDATA (rwh)"
        ]
    ],
    "Ifx_MTU_MC_REVID_Bits": [
        [
            "-",
            "\\brief Revision ID Register",
            "-"
        ],
        [
            "Ifx_Strict_16Bit",
            "REV_ID:16",
            "< \\brief [15:0] Revision Identifier - REV_ID (r)"
        ]
    ],
    "Ifx_MTU_MEMDONE0_Bits": [
        [
            "-",
            "\\brief Memory Test Done Status Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU0_DMEM_DONE:1",
            "< \\brief [0:0] CPU0 DMEM Test Done Status - CPU0_DMEM_DONE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU0_DTAG_DONE:1",
            "< \\brief [1:1] CPU0 DTAG Test Done Status - CPU0_DTAG_DONE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU0_PMEM_DONE:1",
            "< \\brief [2:2] CPU0 PMEM Test Done Status - CPU0_PMEM_DONE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU0_PTAG_DONE:1",
            "< \\brief [3:3] CPU0 PTAG Test Done Status - CPU0_PTAG_DONE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU0_DLMU_STBY_DONE:1",
            "< \\brief [4:4] CPU0 STANDBY DLMU Test Done Status - CPU0_DLMU_STBY_DONE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU1_DMEM_DONE:1",
            "< \\brief [5:5] CPU1 DMEM Test Done Status - CPU1_DMEM_DONE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU1_DTAG_DONE:1",
            "< \\brief [6:6] CPU1 DTAG Test Done Status - CPU1_DTAG_DONE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU1_PMEM_DONE:1",
            "< \\brief [7:7] CPU1 PMEM Test Done Status - CPU1_PMEM_DONE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU1_PTAG_DONE:1",
            "< \\brief [8:8] CPU1 PTAG Test Done Status - CPU1_PTAG_DONE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU1_DLMU_STBY_DONE:1",
            "< \\brief [9:9] CPU1 STANDBY DLMU Test Done Status - CPU1_DLMU_STBY_DONE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU2_DMEM_DONE:1",
            "< \\brief [10:10] CPU2 DMEM Test Done Status - CPU2_DMEM_DONE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU2_DTAG_DONE:1",
            "< \\brief [11:11] CPU2 DTAG Test Done Status - CPU2_DTAG_DONE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU2_PMEM_DONE:1",
            "< \\brief [12:12] CPU2 PMEM Test Done Status - CPU2_PMEM_DONE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU2_PTAG_DONE:1",
            "< \\brief [13:13] CPU2 PTAG Test Done Status - CPU2_PTAG_DONE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU2_DLMU_DONE:1",
            "< \\brief [14:14] CPU2 DLMU memory Test Done Status - CPU2_DLMU_DONE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:1",
            "< \\brief [16:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:1",
            "< \\brief [17:17] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:1",
            "< \\brief [18:18] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:1",
            "< \\brief [19:19] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:1",
            "< \\brief [20:20] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:1",
            "< \\brief [21:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:1",
            "< \\brief [22:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:1",
            "< \\brief [23:23] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:1",
            "< \\brief [24:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_25:1",
            "< \\brief [25:25] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:1",
            "< \\brief [26:26] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:1",
            "< \\brief [27:27] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:1",
            "< \\brief [28:28] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:1",
            "< \\brief [29:29] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:1",
            "< \\brief [30:30] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_MTU_MEMDONE1_Bits": [
        [
            "-",
            "\\brief Memory Test Done Status Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:1",
            "< \\brief [1:1] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU0_DMEM1_DONE:1",
            "< \\brief [2:2] CPU0 DMEM1 Test Done Status - CPU0_DMEM1_DONE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU1_DMEM1_DONE:1",
            "< \\brief [3:3] CPU1 DMEM1 Test Done Status - CPU1_DMEM1_DONE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:2",
            "< \\brief [5:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DAM0_DONE:1",
            "< \\brief [6:6] DAM0 Test Done Status - DAM0_DONE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:1",
            "< \\brief [7:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:1",
            "< \\brief [8:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SADMA_DONE:1",
            "< \\brief [9:9] Safety DMA Test Done Status - SADMA_DONE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MINI_MCDS_DONE:1",
            "< \\brief [10:10] MINI MCDS memory Test Done Status - MINI_MCDS_DONE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:1",
            "< \\brief [11:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:1",
            "< \\brief [12:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:1",
            "< \\brief [13:13] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:1",
            "< \\brief [14:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:1",
            "< \\brief [16:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:1",
            "< \\brief [17:17] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:1",
            "< \\brief [18:18] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:1",
            "< \\brief [19:19] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:1",
            "< \\brief [20:20] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "GTM_FIFO_DONE:1",
            "< \\brief [21:21] GTM FIFO memory Test Done Status - GTM_FIFO_DONE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:1",
            "< \\brief [22:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "GTM_MCS0FAST_DONE:1",
            "< \\brief [23:23] GTM MCS0 FAST memory Test Done Status - GTM_MCS0FAST_DONE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:1",
            "< \\brief [24:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "GTM_MCS1FAST_DONE:1",
            "< \\brief [25:25] GTM MCS1 FAST memory Test Done Status - GTM_MCS1FAST_DONE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "GTM_DPLL1A_DONE:1",
            "< \\brief [26:26] GTM DPLL1A memory Test Done Status - GTM_DPLL1A_DONE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "GTM_DPLL1BC_DONE:1",
            "< \\brief [27:27] GTM DPLL1BC memory Test Done Status - GTM_DPLL1BC_DONE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "GTM_DPLL2_DONE:1",
            "< \\brief [28:28] GTM DPLL2 memory Test Done Status - GTM_DPLL2_DONE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:1",
            "< \\brief [29:29] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MCAN10_DONE:1",
            "< \\brief [30:30] MCAN10 memory Test Done Status - MCAN10_DONE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MCAN20_DONE:1",
            "< \\brief [31:31] MCAN20 memory Test Done Status - MCAN20_DONE (rh)"
        ]
    ],
    "Ifx_MTU_MEMDONE2_Bits": [
        [
            "-",
            "\\brief Memory Test Done Status Register 2",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PSI5_DONE:1",
            "< \\brief [1:1] PSI5 memory Test Done Status - PSI5_DONE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERAY_OBF0_DONE:1",
            "< \\brief [2:2] ERAY OBF0 Test Done Status - ERAY_OBF0_DONE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:1",
            "< \\brief [3:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERAY_TBF_IBF0_DONE:1",
            "< \\brief [4:4] ERAY TBF IBF0 memory Test Done Status - ERAY_TBF_IBF0_DONE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:1",
            "< \\brief [5:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERAY_MBF0_DONE:1",
            "< \\brief [6:6] ERAY MBF0 memory Test Done Status - ERAY_MBF0_DONE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:1",
            "< \\brief [7:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:1",
            "< \\brief [8:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:1",
            "< \\brief [9:9] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:1",
            "< \\brief [10:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:1",
            "< \\brief [11:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:1",
            "< \\brief [12:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCR_XRAM_DONE:1",
            "< \\brief [13:13] SCR XRAM Test Done Status - SCR_XRAM_DONE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCR_RAMINT_DONE:1",
            "< \\brief [14:14] SCR Internal RAM Test Done Status - SCR_RAMINT_DONE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:1",
            "< \\brief [16:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:1",
            "< \\brief [17:17] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "GIGETH_RX_DONE:1",
            "< \\brief [18:18] Gigabit Ethernet RX memoryTest Done Status - GIGETH_RX_DONE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "GIGETH_TX_DONE:1",
            "< \\brief [19:19] Gigabit Ethernet TX memoryTest Done Status - GIGETH_TX_DONE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:1",
            "< \\brief [20:20] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:1",
            "< \\brief [21:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:1",
            "< \\brief [22:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:1",
            "< \\brief [23:23] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:1",
            "< \\brief [24:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_25:1",
            "< \\brief [25:25] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:1",
            "< \\brief [26:26] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:1",
            "< \\brief [27:27] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:1",
            "< \\brief [28:28] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:1",
            "< \\brief [29:29] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:1",
            "< \\brief [30:30] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_MTU_MEMFDA0_Bits": [
        [
            "-",
            "\\brief Memory Test FDA Status Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU0_DMEM_FDA:1",
            "< \\brief [0:0] CPU0 DMEM Test FDA Status - CPU0_DMEM_FDA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU0_DTAG_FDA:1",
            "< \\brief [1:1] CPU0 DTAG Test FDA Status - CPU0_DTAG_FDA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU0_PMEM_FDA:1",
            "< \\brief [2:2] CPU0 PMEM Test FDA Status - CPU0_PMEM_FDA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU0_PTAG_FDA:1",
            "< \\brief [3:3] CPU0 PTAG Test FDA Status - CPU0_PTAG_FDA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU0_DLMU_STBY_FDA:1",
            "< \\brief [4:4] CPU0 STANDBY DLMU Test FDA Status - CPU0_DLMU_STBY_FDA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU1_DMEM_FDA:1",
            "< \\brief [5:5] CPU1 DMEM Test FDA Status - CPU1_DMEM_FDA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU1_DTAG_FDA:1",
            "< \\brief [6:6] CPU1 DTAG Test FDA Status - CPU1_DTAG_FDA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU1_PMEM_FDA:1",
            "< \\brief [7:7] CPU1 PMEM Test FDA Status - CPU1_PMEM_FDA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU1_PTAG_FDA:1",
            "< \\brief [8:8] CPU1 PTAG Test FDA Status - CPU1_PTAG_FDA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU1_DLMU_STBY_FDA:1",
            "< \\brief [9:9] CPU1 STANDBY DLMU Test FDA Status - CPU1_DLMU_STBY_FDA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU2_DMEM_FDA:1",
            "< \\brief [10:10] CPU2 DMEM Test FDA Status - CPU2_DMEM_FDA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU2_DTAG_FDA:1",
            "< \\brief [11:11] CPU2 DTAG Test FDA Status - CPU2_DTAG_FDA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU2_PMEM_FDA:1",
            "< \\brief [12:12] CPU2 PMEM Test FDA Status - CPU2_PMEM_FDA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU2_PTAG_FDA:1",
            "< \\brief [13:13] CPU2 PTAG Test FDA Status - CPU2_PTAG_FDA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU2_DLMU_FDA:1",
            "< \\brief [14:14] CPU2 DLMU memory Test FDA Status - CPU2_DLMU_FDA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:1",
            "< \\brief [16:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:1",
            "< \\brief [17:17] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:1",
            "< \\brief [18:18] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:1",
            "< \\brief [19:19] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:1",
            "< \\brief [20:20] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:1",
            "< \\brief [21:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:1",
            "< \\brief [22:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:1",
            "< \\brief [23:23] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:1",
            "< \\brief [24:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_25:1",
            "< \\brief [25:25] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:1",
            "< \\brief [26:26] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:1",
            "< \\brief [27:27] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:1",
            "< \\brief [28:28] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:1",
            "< \\brief [29:29] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:1",
            "< \\brief [30:30] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_MTU_MEMFDA1_Bits": [
        [
            "-",
            "\\brief Memory Test FDA Status Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:1",
            "< \\brief [1:1] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU0_DMEM1_FDA:1",
            "< \\brief [2:2] CPU0 DMEM1 Test FDA Status - CPU0_DMEM1_FDA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU1_DMEM1_FDA:1",
            "< \\brief [3:3] CPU1 DMEM1 Test FDA Status - CPU1_DMEM1_FDA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:2",
            "< \\brief [5:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DAM0_FDA:1",
            "< \\brief [6:6] DAM0 Test FDA Status - DAM0_FDA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:1",
            "< \\brief [7:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:1",
            "< \\brief [8:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SADMA_FDA:1",
            "< \\brief [9:9] Safety DMA Test FDA Status - SADMA_FDA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MINI_MCDS_FDA:1",
            "< \\brief [10:10] MINI MCDS memory Test FDA Status - MINI_MCDS_FDA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:1",
            "< \\brief [11:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:1",
            "< \\brief [12:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:1",
            "< \\brief [13:13] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:1",
            "< \\brief [14:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:1",
            "< \\brief [16:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:1",
            "< \\brief [17:17] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:1",
            "< \\brief [18:18] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:1",
            "< \\brief [19:19] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:1",
            "< \\brief [20:20] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "GTM_FIFO_FDA:1",
            "< \\brief [21:21] GTM FIFO memory Test FDA Status - GTM_FIFO_FDA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:1",
            "< \\brief [22:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "GTM_MCS0FAST_FDA:1",
            "< \\brief [23:23] GTM MCS0 FAST memory Test FDA Status - GTM_MCS0FAST_FDA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:1",
            "< \\brief [24:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "GTM_MCS1FAST_FDA:1",
            "< \\brief [25:25] GTM MCS1 FAST memory Test FDA Status - GTM_MCS1FAST_FDA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "GTM_DPLL1A_FDA:1",
            "< \\brief [26:26] GTM DPLL1A memory Test FDA Status - GTM_DPLL1A_FDA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "GTM_DPLL1BC_FDA:1",
            "< \\brief [27:27] GTM DPLL1BC memory Test FDA Status - GTM_DPLL1BC_FDA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "GTM_DPLL2_FDA:1",
            "< \\brief [28:28] GTM DPLL2 memory Test FDA Status - GTM_DPLL2_FDA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:1",
            "< \\brief [29:29] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MCAN10_FDA:1",
            "< \\brief [30:30] MCAN10 memory Test FDA Status - MCAN10_FDA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MCAN20_FDA:1",
            "< \\brief [31:31] MCAN20 memory Test FDA Status - MCAN20_FDA (rh)"
        ]
    ],
    "Ifx_MTU_MEMFDA2_Bits": [
        [
            "-",
            "\\brief Memory Test FDA Status Register 2",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PSI5_FDA:1",
            "< \\brief [1:1] PSI5 memory Test FDA Status - PSI5_FDA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERAY_OBF0_FDA:1",
            "< \\brief [2:2] ERAY OBF0 Test FDA Status - ERAY_OBF0_FDA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:1",
            "< \\brief [3:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERAY_TBF_IBF0_FDA:1",
            "< \\brief [4:4] ERAY TBF IBF0 memory Test FDA Status - ERAY_TBF_IBF0_FDA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:1",
            "< \\brief [5:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERAY_MBF0_FDA:1",
            "< \\brief [6:6] ERAY MBF0 memory Test FDA Status - ERAY_MBF0_FDA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:1",
            "< \\brief [7:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:1",
            "< \\brief [8:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:1",
            "< \\brief [9:9] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:1",
            "< \\brief [10:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:1",
            "< \\brief [11:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:1",
            "< \\brief [12:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCR_XRAM_FDA:1",
            "< \\brief [13:13] SCR XRAM Test FDA Status - SCR_XRAM_FDA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCR_RAMINT_FDA:1",
            "< \\brief [14:14] SCR Internal RAM Test FDA Status - SCR_RAMINT_FDA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:1",
            "< \\brief [16:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:1",
            "< \\brief [17:17] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "GIGETH_RX_FDA:1",
            "< \\brief [18:18] Gigabit Ethernet RX memory Test FDA Status - GIGETH_RX_FDA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "GIGETH_TX_FDA:1",
            "< \\brief [19:19] Gigabit Ethernet TX SSH memory Test FDA Status - GIGETH_TX_FDA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:1",
            "< \\brief [20:20] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:1",
            "< \\brief [21:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:1",
            "< \\brief [22:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:1",
            "< \\brief [23:23] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:1",
            "< \\brief [24:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_25:1",
            "< \\brief [25:25] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:1",
            "< \\brief [26:26] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:1",
            "< \\brief [27:27] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:1",
            "< \\brief [28:28] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:1",
            "< \\brief [29:29] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:1",
            "< \\brief [30:30] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_MTU_MEMMAP_Bits": [
        [
            "-",
            "\\brief Memory Mapping Enable Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU0_DCMAP:1",
            "< \\brief [0:0] CPU0 DCache Mapping - CPU0_DCMAP (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU0_DTMAP:1",
            "< \\brief [1:1] CPU0 DTAG Mapping - CPU0_DTMAP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU0_PCMAP:1",
            "< \\brief [2:2] CPU0 PCACHE Mapping - CPU0_PCMAP (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU0_PTMAP:1",
            "< \\brief [3:3] CPU0 PTAG Mapping - CPU0_PTMAP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:1",
            "< \\brief [4:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU1_DCMAP:1",
            "< \\brief [5:5] CPU1 DCache Mapping - CPU1_DCMAP (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU1_DTMAP:1",
            "< \\brief [6:6] CPU1 DTAG Mapping - CPU1_DTMAP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU1_PCMAP:1",
            "< \\brief [7:7] CPU1 PCACHE Mapping - CPU1_PCMAP (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU1_PTMAP:1",
            "< \\brief [8:8] CPU1 PTAG Mapping - CPU1_PTMAP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:1",
            "< \\brief [9:9] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU2_DCMAP:1",
            "< \\brief [10:10] CPU2 DCache Mapping - CPU2_DCMAP (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU2_DTMAP:1",
            "< \\brief [11:11] CPU2 DTAG Mapping - CPU2_DTMAP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU2_PCMAP:1",
            "< \\brief [12:12] CPU2 PCACHE Mapping - CPU2_PCMAP (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU2_PTMAP:1",
            "< \\brief [13:13] CPU2 PTAG Mapping - CPU2_PTMAP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:1",
            "< \\brief [14:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEM15MAP:1",
            "< \\brief [15:15] MEM15 Mapping Enable - MEM15MAP (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEM16MAP:1",
            "< \\brief [16:16] MEM16 Mapping Enable - MEM16MAP (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEM17MAP:1",
            "< \\brief [17:17] MEM17 Mapping Enable - MEM17MAP (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEM18MAP:1",
            "< \\brief [18:18] MEM18 Mapping Enable - MEM18MAP (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:1",
            "< \\brief [19:19] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEM20MAP:1",
            "< \\brief [20:20] MEM20 Mapping Enable - MEM20MAP (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEM21MAP:1",
            "< \\brief [21:21] MEM21 Mapping Enable - MEM21MAP (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEM22MAP:1",
            "< \\brief [22:22] MEM22 Mapping Enable - MEM22MAP (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEM23MAP:1",
            "< \\brief [23:23] MEM23 Mapping Enable - MEM23MAP (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:1",
            "< \\brief [24:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEM25MAP:1",
            "< \\brief [25:25] MEM25 Mapping Enable - MEM25MAP (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEM26MAP:1",
            "< \\brief [26:26] MEM26 Mapping Enable - MEM26MAP (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEM27MAP:1",
            "< \\brief [27:27] MEM27 Mapping Enable - MEM27MAP (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEM28MAP:1",
            "< \\brief [28:28] MEM28 Mapping Enable - MEM28MAP (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:3",
            "< \\brief [31:29] \\internal Reserved"
        ]
    ],
    "Ifx_MTU_MEMSTAT0_Bits": [
        [
            "-",
            "\\brief Memory Status Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU0_DMEM_AIU:1",
            "< \\brief [0:0] CPU0 DMEM Partial AutoInitialize of Cache Partition Underway - CPU0_DMEM_AIU (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU0_DTAG_AIU:1",
            "< \\brief [1:1] CPU0 DTAG MBIST AutoInitialize Underway - CPU0_DTAG_AIU (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU0_PMEM_AIU:1",
            "< \\brief [2:2] CPU0 PMEM Partial AutoInitialize of Cache Partition Underway - CPU0_PMEM_AIU (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU0_PTAG_AIU:1",
            "< \\brief [3:3] CPU0 PTAG MBIST AutoInitialize Underway - CPU0_PTAG_AIU (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:1",
            "< \\brief [4:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU1_DMEM_AIU:1",
            "< \\brief [5:5] CPU1 DMEM Partial AutoInitialize of Cache Partition Underway - CPU1_DMEM_AIU (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU1_DTAG_AIU:1",
            "< \\brief [6:6] CPU1 DTAG MBIST AutoInitialize Underway - CPU1_DTAG_AIU (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU1_PMEM_AIU:1",
            "< \\brief [7:7] CPU1 PMEM Partial AutoInitialize of Cache Partition Underway - CPU1_PMEM_AIU (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU1_PTAG_AIU:1",
            "< \\brief [8:8] CPU1 PTAG MBIST AutoInitialize Underway - CPU1_PTAG_AIU (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:1",
            "< \\brief [9:9] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU2_DMEM_AIU:1",
            "< \\brief [10:10] CPU2 DMEM Partial AutoInitialize of Cache Partition Underway - CPU2_DMEM_AIU (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU2_DTAG_AIU:1",
            "< \\brief [11:11] CPU2 DTAG MBIST AutoInitialize Underway - CPU2_DTAG_AIU (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU2_PMEM_AIU:1",
            "< \\brief [12:12] CPU2 PMEM Partial AutoInitialize of Cache Partition Underway - CPU2_PMEM_AIU (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU2_PTAG_AIU:1",
            "< \\brief [13:13] CPU2 PTAG MBIST AutoInitialize Underway - CPU2_PTAG_AIU (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:1",
            "< \\brief [14:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:1",
            "< \\brief [16:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:1",
            "< \\brief [17:17] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:1",
            "< \\brief [18:18] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:1",
            "< \\brief [19:19] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:1",
            "< \\brief [20:20] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:1",
            "< \\brief [21:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:1",
            "< \\brief [22:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:1",
            "< \\brief [23:23] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:1",
            "< \\brief [24:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_25:1",
            "< \\brief [25:25] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:1",
            "< \\brief [26:26] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:1",
            "< \\brief [27:27] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:1",
            "< \\brief [28:28] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:3",
            "< \\brief [31:29] \\internal Reserved"
        ]
    ],
    "Ifx_MTU_MEMSTAT1_Bits": [
        [
            "-",
            "\\brief Memory Status Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:2",
            "< \\brief [1:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU0_DMEM1_AIU:1",
            "< \\brief [2:2] CPU0 DMEM1 Partial AutoInitialize of Cache Partition Underway - CPU0_DMEM1_AIU (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU1_DMEM1_AIU:1",
            "< \\brief [3:3] CPU1 DMEM1 Partial AutoInitialize of Cache Partition Underway - CPU1_DMEM1_AIU (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:1",
            "< \\brief [4:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:3",
            "< \\brief [7:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:1",
            "< \\brief [8:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:23",
            "< \\brief [31:9] \\internal Reserved"
        ]
    ],
    "Ifx_MTU_MEMSTAT2_Bits": [
        [
            "-",
            "\\brief Memory Status Register 2",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:2",
            "< \\brief [1:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:2",
            "< \\brief [3:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:1",
            "< \\brief [4:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:3",
            "< \\brief [7:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:1",
            "< \\brief [8:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:1",
            "< \\brief [9:9] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:1",
            "< \\brief [10:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:1",
            "< \\brief [11:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:1",
            "< \\brief [12:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:19",
            "< \\brief [31:13] \\internal Reserved"
        ]
    ],
    "Ifx_MTU_MEMTEST0_Bits": [
        [
            "-",
            "\\brief Memory MBIST Enable Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU0_DMEM_EN:1",
            "< \\brief [0:0] CPU0 DMEM SSH instance Enable - CPU0_DMEM_EN (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU0_DTAG_EN:1",
            "< \\brief [1:1] CPU0 DTAG SSH instance Enable - CPU0_DTAG_EN (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU0_PMEM_EN:1",
            "< \\brief [2:2] CPU0 PMEM SSH instance Enable - CPU0_PMEM_EN (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU0_PTAG_EN:1",
            "< \\brief [3:3] CPU0 PTAG SSH instance Enable - CPU0_PTAG_EN (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU0_DLMU_STBY_EN:1",
            "< \\brief [4:4] CPU0 STANDBY DLMU SSH instance Enable - CPU0_DLMU_STBY_EN (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU1_DMEM_EN:1",
            "< \\brief [5:5] CPU1 DMEM SSH instance Enable - CPU1_DMEM_EN (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU1_DTAG_EN:1",
            "< \\brief [6:6] CPU1 DTAG SSH instance Enable - CPU1_DTAG_EN (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU1_PMEM_EN:1",
            "< \\brief [7:7] CPU1 PMEM SSH instance Enable - CPU1_PMEM_EN (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU1_PTAG_EN:1",
            "< \\brief [8:8] CPU1 PTAG SSH instance Enable - CPU1_PTAG_EN (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU1_DLMU_STBY_EN:1",
            "< \\brief [9:9] CPU1 STANDBY DLMU SSH instance Enable - CPU1_DLMU_STBY_EN (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU2_DMEM_EN:1",
            "< \\brief [10:10] CPU2 DMEM SSH instance Enable - CPU2_DMEM_EN (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU2_DTAG_EN:1",
            "< \\brief [11:11] CPU2 DTAG SSH instance Enable - CPU2_DTAG_EN (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU2_PMEM_EN:1",
            "< \\brief [12:12] CPU2 PMEM SSH instance Enable - CPU2_PMEM_EN (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU2_PTAG_EN:1",
            "< \\brief [13:13] CPU2 PTAG SSH instance Enable - CPU2_PTAG_EN (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU2_DLMU_EN:1",
            "< \\brief [14:14] CPU2 DLMU memory SSH instance Enable - CPU2_DLMU_EN (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:1",
            "< \\brief [16:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:1",
            "< \\brief [17:17] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:1",
            "< \\brief [18:18] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:1",
            "< \\brief [19:19] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:1",
            "< \\brief [20:20] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:1",
            "< \\brief [21:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:1",
            "< \\brief [22:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:1",
            "< \\brief [23:23] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:1",
            "< \\brief [24:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_25:1",
            "< \\brief [25:25] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:1",
            "< \\brief [26:26] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:1",
            "< \\brief [27:27] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:1",
            "< \\brief [28:28] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:1",
            "< \\brief [29:29] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:1",
            "< \\brief [30:30] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_MTU_MEMTEST1_Bits": [
        [
            "-",
            "\\brief Memory MBIST Enable Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:1",
            "< \\brief [1:1] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU0_DMEM1_EN:1",
            "< \\brief [2:2] CPU0 DMEM1 SSH instance Enable - CPU0_DMEM1_EN (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU1_DMEM1_EN:1",
            "< \\brief [3:3] CPU1 DMEM1 SSH instance Enable - CPU1_DMEM1_EN (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:2",
            "< \\brief [5:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DAM0_EN:1",
            "< \\brief [6:6] DAM0 SSH instance Enable - DAM0_EN (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:1",
            "< \\brief [7:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:1",
            "< \\brief [8:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SADMA_EN:1",
            "< \\brief [9:9] Safety DMA SSH instance Enable - SADMA_EN (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MINI_MCDS_EN:1",
            "< \\brief [10:10] MINI MCDS memory SSH instance Enable - MINI_MCDS_EN (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:1",
            "< \\brief [11:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:1",
            "< \\brief [12:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:1",
            "< \\brief [13:13] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:1",
            "< \\brief [14:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:1",
            "< \\brief [16:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:1",
            "< \\brief [17:17] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:1",
            "< \\brief [18:18] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:1",
            "< \\brief [19:19] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:1",
            "< \\brief [20:20] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "GTM_FIFO_EN:1",
            "< \\brief [21:21] GTM FIFO memory SSH instance Enable - GTM_FIFO_EN (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:1",
            "< \\brief [22:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "GTM_MCS0FAST_EN:1",
            "< \\brief [23:23] GTM MCS0 FAST memory SSH instance Enable - GTM_MCS0FAST_EN (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:1",
            "< \\brief [24:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "GTM_MCS1FAST_EN:1",
            "< \\brief [25:25] GTM MCS1 FAST memory SSH instance Enable - GTM_MCS1FAST_EN (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "GTM_DPLL1A_EN:1",
            "< \\brief [26:26] GTM DPLL1A memory SSH instance Enable - GTM_DPLL1A_EN (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "GTM_DPLL1BC_EN:1",
            "< \\brief [27:27] GTM DPLL1BC memory SSH instance Enable - GTM_DPLL1BC_EN (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "GTM_DPLL2_EN:1",
            "< \\brief [28:28] GTM DPLL2 memory SSH instance Enable - GTM_DPLL2_EN (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:1",
            "< \\brief [29:29] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MCAN10_EN:1",
            "< \\brief [30:30] MCAN10 memory SSH instance Enable - MCAN10_EN (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MCAN20_EN:1",
            "< \\brief [31:31] MCAN20 memory SSH instance Enable - MCAN20_EN (rwh)"
        ]
    ],
    "Ifx_MTU_MEMTEST2_Bits": [
        [
            "-",
            "\\brief Memory MBIST Enable Register 2",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PSI5_EN:1",
            "< \\brief [1:1] PSI5 memory SSH instance Enable - PSI5_EN (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERAY_OBF0_EN:1",
            "< \\brief [2:2] ERAY OBF0 SSH instance Enable - ERAY_OBF0_EN (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:1",
            "< \\brief [3:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERAY_TBF_IBF0_EN:1",
            "< \\brief [4:4] ERAY TBF IBF0 memory SSH instance Enable - ERAY_TBF_IBF0_EN (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:1",
            "< \\brief [5:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERAY_MBF0_EN:1",
            "< \\brief [6:6] ERAY MBF0 memory SSH instance Enable - ERAY_MBF0_EN (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:1",
            "< \\brief [7:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:1",
            "< \\brief [8:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:1",
            "< \\brief [9:9] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:1",
            "< \\brief [10:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:1",
            "< \\brief [11:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:1",
            "< \\brief [12:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCR_XRAM_EN:1",
            "< \\brief [13:13] SCR XRAM SSH instance Enable - SCR_XRAM_EN (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCR_RAMINT_EN:1",
            "< \\brief [14:14] SCR Internal RAM SSH instance Enable - SCR_RAMINT_EN (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:1",
            "< \\brief [16:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:1",
            "< \\brief [17:17] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "GIGETH_RX_EN:1",
            "< \\brief [18:18] Gigabit Ethernet RX SSH instance Enable - GIGETH_RX_EN (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "GIGETH_TX_EN:1",
            "< \\brief [19:19] Gigabit Ethernet TX SSH instance Enable - GIGETH_TX_EN (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:1",
            "< \\brief [20:20] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:1",
            "< \\brief [21:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:1",
            "< \\brief [22:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:1",
            "< \\brief [23:23] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:1",
            "< \\brief [24:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_25:1",
            "< \\brief [25:25] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:1",
            "< \\brief [26:26] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:1",
            "< \\brief [27:27] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:1",
            "< \\brief [28:28] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:1",
            "< \\brief [29:29] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:1",
            "< \\brief [30:30] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "struct _Ifx_MTU_MC": [
        [
            "-",
            "\\brief MC object",
            "-"
        ],
        [
            "Ifx_MTU_MC_CONFIG0",
            "CONFIG0",
            "< \\brief 0, Configuration Registers"
        ],
        [
            "Ifx_MTU_MC_CONFIG1",
            "CONFIG1",
            "< \\brief 2, Configuration Register 1"
        ],
        [
            "Ifx_MTU_MC_MCONTROL",
            "MCONTROL",
            "< \\brief 4, MBIST Control Register"
        ],
        [
            "Ifx_MTU_MC_MSTATUS",
            "MSTATUS",
            "< \\brief 6, Status Register"
        ],
        [
            "Ifx_MTU_MC_RANGE",
            "RANGE",
            "< \\brief 8, Range Register, single address mode"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_A[2]",
            "< \\brief A, \\internal Reserved"
        ],
        [
            "Ifx_MTU_MC_REVID",
            "REVID",
            "< \\brief C, Revision ID Register"
        ],
        [
            "Ifx_MTU_MC_ECCS",
            "ECCS",
            "< \\brief E, ECC Safety Register"
        ],
        [
            "Ifx_MTU_MC_ECCD",
            "ECCD",
            "< \\brief 10, Memory ECC Detection Register"
        ]
    ],
    "MEMTEST0": [
        [
            "-",
            "\\brief MTU object",
            "-"
        ],
        [
            "Ifx_MTU_CLC",
            "CLC",
            "< \\brief 0, Clock Control Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_4[4]",
            "< \\brief 4, \\internal Reserved"
        ],
        [
            "Ifx_MTU_ID",
            "ID",
            "< \\brief 8, Identification Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_C[4]",
            "< \\brief C, \\internal Reserved"
        ]
    ],
    "Ifx_PFI_DBAB_DBABRECORD_Bits": [
        [
            "-",
            "\\brief DBAB Record ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:5",
            "< \\brief [4:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ADDR:19",
            "< \\brief [23:5] Address - ADDR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:3",
            "< \\brief [26:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ECMK:1",
            "< \\brief [27:27] Erase Counter Marker - ECMK (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RES:3",
            "< \\brief [30:28] Reserved - RES (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VLD:1",
            "< \\brief [31:31] Valid - VLD (rh)"
        ]
    ],
    "Ifx_PFI_ECCR_Bits": [
        [
            "-",
            "\\brief ECC Read Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RCODE:22",
            "< \\brief [21:0] Error Correction Read Code - RCODE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:2",
            "< \\brief [23:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_PFI_ECCS_Bits": [
        [
            "-",
            "\\brief ECC Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERR1:1",
            "< \\brief [0:0] Read Access Single Bit ECC Error - ERR1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERR2:1",
            "< \\brief [1:1] Read Access Double Bit ECC Error - ERR2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERRM:1",
            "< \\brief [3:3] Read Access Multi-bit ECC Error - ERRM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERRA:1",
            "< \\brief [4:4] Read Access ECC Error Within the Address - ERRA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ALL0:1",
            "< \\brief [5:5] Read Access All Zeros - ALL0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ALL1:1",
            "< \\brief [6:6] All Ones - ALL1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERRANY:1",
            "< \\brief [7:7] Any Read Access ECC Error - ERRANY (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:8",
            "< \\brief [15:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "AER1:1",
            "< \\brief [16:16] Accumulated Single Bit ECC Errors - AER1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AER2:1",
            "< \\brief [17:17] Accumulated Double Bit ECC Errors - AER2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:1",
            "< \\brief [18:18] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "AERM:1",
            "< \\brief [19:19] Accumulated Multi-bit ECC Errors - AERM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ARRA:1",
            "< \\brief [20:20] Accumulated ECC Error Within the Address - ARRA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AAL0:1",
            "< \\brief [21:21] Accumulated All Zeros - AAL0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AAL1:1",
            "< \\brief [22:22] Accumulated All Ones - AAL1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AERANY:1",
            "< \\brief [23:23] Accumulated Any Read Access ECC Error - AERANY (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_PFI_MBAB_MBABRECORD_Bits": [
        [
            "-",
            "\\brief MBAB Record 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:5",
            "< \\brief [4:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ADDR:19",
            "< \\brief [23:5] Address - ADDR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:3",
            "< \\brief [26:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ECMK:1",
            "< \\brief [27:27] Erase Counter Marker - ECMK (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RES:3",
            "< \\brief [30:28] Reserved - RES (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VLD:1",
            "< \\brief [31:31] Valid - VLD (rh)"
        ]
    ],
    "Ifx_PFI_SBAB_SBABRECORD_Bits": [
        [
            "-",
            "\\brief SBAB Record ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:5",
            "< \\brief [4:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ADDR:19",
            "< \\brief [23:5] Address - ADDR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:3",
            "< \\brief [26:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ECMK:1",
            "< \\brief [27:27] Erase Counter Marker - ECMK (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RES:3",
            "< \\brief [30:28] Reserved - RES (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VLD:1",
            "< \\brief [31:31] Valid - VLD (rh)"
        ]
    ],
    "Ifx_PFI_ZBAB_ZBABRECORD_Bits": [
        [
            "-",
            "\\brief ZBAB Record ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:5",
            "< \\brief [4:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ADDR:19",
            "< \\brief [23:5] Address - ADDR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:3",
            "< \\brief [26:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ECMK:1",
            "< \\brief [27:27] Erase Counter Marker - ECMK (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RES:3",
            "< \\brief [30:28] Reserved - RES (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VLD:1",
            "< \\brief [31:31] Valid - VLD (rh)"
        ]
    ],
    "SBABRECORD": [
        [
            "-",
            "\\brief SBAB object",
            "-"
        ]
    ],
    "DBABRECORD": [
        [
            "-",
            "\\brief DBAB object",
            "-"
        ]
    ],
    "Ifx_PFI_MBAB": [
        [
            "-",
            "\\brief MBAB object",
            "-"
        ],
        [
            "Ifx_PFI_MBAB_MBABRECORD",
            "MBABRECORD",
            "< \\brief 0, MBAB Record 0"
        ]
    ],
    "ZBABRECORD": [
        [
            "-",
            "\\brief ZBAB object",
            "-"
        ]
    ],
    "Ifx_PFI": [
        [
            "-",
            "\\brief PFI object",
            "-"
        ],
        [
            "Ifx_PFI_ECCR",
            "ECCR",
            "< \\brief 0, ECC Read Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_4[28]",
            "< \\brief 4, \\internal Reserved"
        ],
        [
            "Ifx_PFI_ECCS",
            "ECCS",
            "< \\brief 20, ECC Status Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_24[8156]",
            "< \\brief 24, \\internal Reserved"
        ],
        [
            "Ifx_PFI_SBAB",
            "SBAB[17]",
            "< \\brief 2000,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_2220[7648]",
            "< \\brief 2220, \\internal Reserved"
        ],
        [
            "Ifx_PFI_DBAB",
            "DBAB[2]",
            "< \\brief 4000,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_4040[16320]",
            "< \\brief 4040, \\internal Reserved"
        ],
        [
            "Ifx_PFI_MBAB",
            "MBAB[1]",
            "< \\brief 8000, MBAB Record 0"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_8004[16380]",
            "< \\brief 8004, \\internal Reserved"
        ],
        [
            "Ifx_PFI_ZBAB",
            "ZBAB[4]",
            "< \\brief C000,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_C080[475008]",
            "< \\brief C080, \\internal Reserved"
        ]
    ],
    "Ifx_PMS_ACCEN0_Bits": [
        [
            "-",
            "\\brief Access Enable Register 0",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw)"
        ]
    ],
    "Ifx_PMS_ACCEN1_Bits": [
        [
            "-",
            "\\brief Access Enable Register 1",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:32",
            "< \\brief [31:0] \\internal Reserved"
        ]
    ],
    "Ifx_PMS_AGFSP_STDBY0_Bits": [
        [
            "-",
            "\\brief SMU_stdby FSP Configuration Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:1",
            "< \\brief [1:1] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:1",
            "< \\brief [3:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FE4:1",
            "< \\brief [4:4] Fault signaling configuration flag for alarm 4 belonging to alarm group i. - FE4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FE5:1",
            "< \\brief [5:5] Fault signaling configuration flag for alarm 5 belonging to alarm group i. - FE5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FE6:1",
            "< \\brief [6:6] Fault signaling configuration flag for alarm 6 belonging to alarm group i. - FE6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FE7:1",
            "< \\brief [7:7] Fault signaling configuration flag for alarm 7 belonging to alarm group i. - FE7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FE8:1",
            "< \\brief [8:8] Fault signaling configuration flag for alarm 8 belonging to alarm group i. - FE8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FE9:1",
            "< \\brief [9:9] Fault signaling configuration flag for alarm 9 belonging to alarm group i. - FE9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FE10:1",
            "< \\brief [10:10] Fault signaling configuration flag for alarm 10 belonging to alarm group i. - FE10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FE11:1",
            "< \\brief [11:11] Fault signaling configuration flag for alarm 11 belonging to alarm group i. - FE11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FE12:1",
            "< \\brief [12:12] Fault signaling configuration flag for alarm 12 belonging to alarm group i. - FE12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FE13:1",
            "< \\brief [13:13] Fault signaling configuration flag for alarm 13 belonging to alarm group i. - FE13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FE14:1",
            "< \\brief [14:14] Fault signaling configuration flag for alarm 14 belonging to alarm group i. - FE14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FE15:1",
            "< \\brief [15:15] Fault signaling configuration flag for alarm 15 belonging to alarm group i. - FE15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:1",
            "< \\brief [16:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:13",
            "< \\brief [29:17] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "BITPROT:1",
            "< \\brief [30:30] AG2iFSP_STDBY register bits protection (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_PMS_AGFSP_STDBY1_Bits": [
        [
            "-",
            "\\brief SMU_stdby FSP Configuration Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "FE0:1",
            "< \\brief [0:0] Fault signaling configuration flag for alarm 0 belonging to alarm group i. - FE0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FE1:1",
            "< \\brief [1:1] Fault signaling configuration flag for alarm 1 belonging to alarm group i. - FE1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FE2:1",
            "< \\brief [2:2] Fault signaling configuration flag for alarm 2 belonging to alarm group i. - FE2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FE3:1",
            "< \\brief [3:3] Fault signaling configuration flag for alarm 3 belonging to alarm group i. - FE3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FE4:1",
            "< \\brief [4:4] Fault signaling configuration flag for alarm 4 belonging to alarm group i. - FE4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FE5:1",
            "< \\brief [5:5] Fault signaling configuration flag for alarm 5 belonging to alarm group i. - FE5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:1",
            "< \\brief [6:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FE7:1",
            "< \\brief [7:7] Fault signaling configuration flag for alarm 7 belonging to alarm group i. - FE7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FE8:1",
            "< \\brief [8:8] Fault signaling configuration flag for alarm 8 belonging to alarm group i. - FE8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FE9:1",
            "< \\brief [9:9] Fault signaling configuration flag for alarm 9 belonging to alarm group i. - FE9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FE10:1",
            "< \\brief [10:10] Fault signaling configuration flag for alarm 10 belonging to alarm group i. - FE10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FE11:1",
            "< \\brief [11:11] Fault signaling configuration flag for alarm 11 belonging to alarm group i. - FE11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FE12:1",
            "< \\brief [12:12] Fault signaling configuration flag for alarm 12 belonging to alarm group i. - FE12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FE13:1",
            "< \\brief [13:13] Fault signaling configuration flag for alarm 13 belonging to alarm group i. - FE13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FE14:1",
            "< \\brief [14:14] Fault signaling configuration flag for alarm 14 belonging to alarm group i. - FE14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FE15:1",
            "< \\brief [15:15] Fault signaling configuration flag for alarm 15 belonging to alarm group i. - FE15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FE16:1",
            "< \\brief [16:16] Fault signaling configuration flag for alarm 16 belonging to alarm group i. - FE16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:13",
            "< \\brief [29:17] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "BITPROT:1",
            "< \\brief [30:30] AG2iFSP_STDBY register bits protection (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_PMS_AG_STDBY0_Bits": [
        [
            "-",
            "\\brief Alarm Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:1",
            "< \\brief [1:1] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:1",
            "< \\brief [3:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SF4:1",
            "< \\brief [4:4] Status flag for alarm 4 belonging to alarm group i. - SF4 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SF5:1",
            "< \\brief [5:5] Status flag for alarm 5 belonging to alarm group i. - SF5 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SF6:1",
            "< \\brief [6:6] Status flag for alarm 6 belonging to alarm group i. - SF6 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SF7:1",
            "< \\brief [7:7] Status flag for alarm 7 belonging to alarm group i. - SF7 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SF8:1",
            "< \\brief [8:8] Status flag for alarm 8 belonging to alarm group i. - SF8 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SF9:1",
            "< \\brief [9:9] Status flag for alarm 9 belonging to alarm group i. - SF9 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SF10:1",
            "< \\brief [10:10] Status flag for alarm 10 belonging to alarm group i. - SF10 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SF11:1",
            "< \\brief [11:11] Status flag for alarm 11 belonging to alarm group i. - SF11 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SF12:1",
            "< \\brief [12:12] Status flag for alarm 12 belonging to alarm group i. - SF12 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SF13:1",
            "< \\brief [13:13] Status flag for alarm 13 belonging to alarm group i. - SF13 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SF14:1",
            "< \\brief [14:14] Status flag for alarm 14 belonging to alarm group i. - SF14 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SF15:1",
            "< \\brief [15:15] Status flag for alarm 15 belonging to alarm group i. - SF15 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:1",
            "< \\brief [16:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:13",
            "< \\brief [29:17] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FSPERR:1",
            "< \\brief [30:30] Error Pin Fault State Status Bit - FSPERR (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_PMS_AG_STDBY1_Bits": [
        [
            "-",
            "\\brief Alarm Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SF0:1",
            "< \\brief [0:0] Status flag for alarm 0 belonging to alarm group i. - SF0 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SF1:1",
            "< \\brief [1:1] Status flag for alarm 1 belonging to alarm group i. - SF1 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SF2:1",
            "< \\brief [2:2] Status flag for alarm 2 belonging to alarm group i. - SF2 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SF3:1",
            "< \\brief [3:3] Status flag for alarm 3 belonging to alarm group i. - SF3 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SF4:1",
            "< \\brief [4:4] Status flag for alarm 4 belonging to alarm group i. - SF4 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SF5:1",
            "< \\brief [5:5] Status flag for alarm 5 belonging to alarm group i. - SF5 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:1",
            "< \\brief [6:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SF7:1",
            "< \\brief [7:7] Status flag for alarm 7 belonging to alarm group i. - SF7 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SF8:1",
            "< \\brief [8:8] Status flag for alarm 8 belonging to alarm group i. - SF8 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SF9:1",
            "< \\brief [9:9] Status flag for alarm 9 belonging to alarm group i. - SF9 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SF10:1",
            "< \\brief [10:10] Status flag for alarm 10 belonging to alarm group i. - SF10 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SF11:1",
            "< \\brief [11:11] Status flag for alarm 11 belonging to alarm group i. - SF11 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SF12:1",
            "< \\brief [12:12] Status flag for alarm 12 belonging to alarm group i. - SF12 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SF13:1",
            "< \\brief [13:13] Status flag for alarm 13 belonging to alarm group i. - SF13 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SF14:1",
            "< \\brief [14:14] Status flag for alarm 14 belonging to alarm group i. - SF14 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SF15:1",
            "< \\brief [15:15] Status flag for alarm 15 belonging to alarm group i. - SF15 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SF16:1",
            "< \\brief [16:16] Status flag for alarm 16 belonging to alarm group i. - SF16 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:13",
            "< \\brief [29:17] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:1",
            "< \\brief [30:30] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_PMS_CMD_STDBY_Bits": [
        [
            "-",
            "\\brief SMU_stdby Command Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SMUEN:1",
            "< \\brief [0:0] SMU_stdby Module Enable - SMUEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FSP0EN:1",
            "< \\brief [1:1] SMU_stdby FSP0 Error pin enable - FSP0EN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FSP1EN:1",
            "< \\brief [2:2] SMU_stdby FSP1 Error pin enable - FSP1EN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ASCE:1",
            "< \\brief [3:3] SMU_stdby alarm status clear enable - ASCE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:26",
            "< \\brief [29:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "BITPROT:1",
            "< \\brief [30:30] CMD_STDBY register bits protection (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_PMS_DTSLIM_Bits": [
        [
            "-",
            "\\brief Die Temperature Sensor Limit Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "LOWER:12",
            "< \\brief [11:0] Lower Limit - LOWER (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:3",
            "< \\brief [14:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "LLU:1",
            "< \\brief [15:15] Lower Limit Underflow - LLU (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UPPER:12",
            "< \\brief [27:16] Upper Limit - UPPER (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:2",
            "< \\brief [29:28] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SLCK:1",
            "< \\brief [30:30] HSM Security Lock - SLCK (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UOF:1",
            "< \\brief [31:31] Upper Limit Overflow - UOF (rwh)"
        ]
    ],
    "Ifx_PMS_DTSSTAT_Bits": [
        [
            "-",
            "\\brief Die Temperature Sensor Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RESULT:12",
            "< \\brief [11:0] Result of the DTS Measurement - RESULT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:20",
            "< \\brief [31:12] \\internal Reserved"
        ]
    ],
    "Ifx_PMS_EVRADCSTAT_Bits": [
        [
            "-",
            "\\brief EVR Primary ADC Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ADCCV:8",
            "< \\brief [7:0] ADC VDD Core Voltage Conversion Result - ADCCV (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ADC33V:8",
            "< \\brief [15:8] ADC VDDP3 Voltage Conversion Result - ADC33V (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ADCSWDV:8",
            "< \\brief [23:16] ADC VEXT Supply Conversion Result - ADCSWDV (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OVC:1",
            "< \\brief [24:24] EVRC Regulator or VDD Over-voltage event flag - OVC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OV33:1",
            "< \\brief [25:25] EVR33 Regulator or VDDP3 Over-voltage event flag - OV33 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OVSWD:1",
            "< \\brief [26:26] Supply Watchdog (SWD) or VEXT Over-voltage event flag - OVSWD (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UVC:1",
            "< \\brief [27:27] EVRC Regulator or VDD Under-voltage event flag - UVC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UV33:1",
            "< \\brief [28:28] EVR33 Regulator or VDDP3 Under-voltage event flag - UV33 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UVSWD:1",
            "< \\brief [29:29] Supply Watchdog (SWD) or VEXT Under-voltage event flag - UVSWD (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_PMS_EVROSCCTRL_Bits": [
        [
            "-",
            "\\brief EVR Oscillator Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "OSCFTRIM:6",
            "< \\brief [5:0] Back-up Clock Fine Trim Value - OSCFTRIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:10",
            "< \\brief [15:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "OSCFPTRIM:6",
            "< \\brief [21:16] OSC Fine Trim Signed Value - OSCFPTRIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:7",
            "< \\brief [28:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "OSCTEMPOFFS:1",
            "< \\brief [29:29] Oscillator Temperature Offset Coefficient - OSCTEMPOFFS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:1",
            "< \\brief [30:30] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "OSCTRIMEN:1",
            "< \\brief [31:31] Dynamic Oscillator Trim Enable - OSCTRIMEN (rw)"
        ]
    ],
    "Ifx_PMS_EVRRSTCON_Bits": [
        [
            "-",
            "\\brief EVR Reset Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSTCTRIM:8",
            "< \\brief [7:0] VDD Supply Reset Trim Value - RSTCTRIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST33TRIM:8",
            "< \\brief [15:8] VDDP3 Supply Reset Trim Value - RST33TRIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSTSWDTRIM:8",
            "< \\brief [23:16] VEXT Supply Reset Trim Value - RSTSWDTRIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSTCOFF:1",
            "< \\brief [24:24] VDD Reset Enable - RSTCOFF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BPRSTCOFF:1",
            "< \\brief [25:25] Bit Protection RSTCOFF - BPRSTCOFF (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST33OFF:1",
            "< \\brief [26:26] VDDP3 Reset Enable - RST33OFF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BPRST33OFF:1",
            "< \\brief [27:27] Bit Protection RST33OFF - BPRST33OFF (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSTSWDOFF:1",
            "< \\brief [28:28] VEXT Reset Enable - RSTSWDOFF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BPRSTSWDOFF:1",
            "< \\brief [29:29] Bit Protection RSTSWDOFF - BPRSTSWDOFF (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SLCK:1",
            "< \\brief [30:30] HSM Security Lock - SLCK (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_PMS_EVRRSTSTAT_Bits": [
        [
            "-",
            "\\brief EVR Reset Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSTC:8",
            "< \\brief [7:0] VDD Supply Reset Value Status - RSTC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST33:8",
            "< \\brief [15:8] VDDP3 Supply Reset Value Status - RST33 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSTSWD:8",
            "< \\brief [23:16] VEXT Supply Reset Value Status - RSTSWD (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSTCOFF:1",
            "< \\brief [24:24] EVRC Reset Enable Status - RSTCOFF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_25:1",
            "< \\brief [25:25] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST33OFF:1",
            "< \\brief [26:26] EVR33 Reset Enable Status - RST33OFF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:1",
            "< \\brief [27:27] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSTSWDOFF:1",
            "< \\brief [28:28] EVR SWD Reset Enable - RSTSWDOFF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:3",
            "< \\brief [31:29] \\internal Reserved"
        ]
    ],
    "Ifx_PMS_EVRSDCOEFF0_Bits": [
        [
            "-",
            "\\brief EVRC SD Coefficient Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "M0S0EN:1",
            "< \\brief [0:0] S0 Enable(m0en_s0en_i) - M0S0EN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M0S2EN:1",
            "< \\brief [1:1] S2 Enable(m0en_s2en_i) - M0S2EN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M0S3EN:1",
            "< \\brief [2:2] S3 Enable(m0en_s3en_i) - M0S3EN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M0S3CLIP:1",
            "< \\brief [3:3] S3 Clip(m0en_s3clip_i) - M0S3CLIP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M0S4EN:1",
            "< \\brief [4:4] S4 Enable(m0en_s4en_i) - M0S4EN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M0RAMPEN:1",
            "< \\brief [5:5] Ramp Enable(m0en_rampen_i) - M0RAMPEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M0SFRGET:1",
            "< \\brief [6:6] SFRGET(m0en_sfrget_i) - M0SFRGET (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M0SKIPEN:1",
            "< \\brief [7:7] Skip Enable(m0en_skipen_i) - M0SKIPEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M0S3COEFF:4",
            "< \\brief [11:8] S3 Coefficient(m0s3_coeff_i) - M0S3COEFF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M0S4COEFF:4",
            "< \\brief [15:12] S4 Coefficient(m0s4_coeff_i) - M0S4COEFF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M0SRMPCOEFF:4",
            "< \\brief [19:16] S Ramp Coefficient(m0srmp_coeff_i) - M0SRMPCOEFF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M0FGETCOEFF:4",
            "< \\brief [23:20] S2 Forgetting Factor(m0fget_coeff_i) - M0FGETCOEFF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M0S2COEFF:4",
            "< \\brief [27:24] S2 Coefficient(m0s2_coeff_i) - M0S2COEFF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M0S2VINSRC:1",
            "< \\brief [28:28] S2 Vin Source(m0s2_vinsrc_i) - M0S2VINSRC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M0S2VOSRC:1",
            "< \\brief [29:29] S2 Vout Source(m0s2_vosrc_i) - M0S2VOSRC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M0SRMPCOEFFFRAC:1",
            "< \\brief [30:30] S Ramp Fractional Coefficient (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LCK:1",
            "< \\brief [31:31] Lock Status - LCK (rh)"
        ]
    ],
    "Ifx_PMS_EVRSDCOEFF1_Bits": [
        [
            "-",
            "\\brief EVRC SD Coefficient Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "M0VOCFLPF:4",
            "< \\brief [3:0] LPF Coefficient(m0vocf_lpf_i) - M0VOCFLPF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M0VOCFINC:4",
            "< \\brief [7:4] Output Voltage Ramp Coefficient(m0vocf_inc_i) - M0VOCFINC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M0VOUT:8",
            "< \\brief [15:8] Digital representation of the target voltage(m0vo_lb_i) - M0VOUT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M0VIN:11",
            "< \\brief [26:16] Digital representation of the input voltage(m0vinh_vin_i+m0vinl_vin_i)) - M0VIN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M0S3COEFFFRAC:2",
            "< \\brief [28:27] S3 Fractional Coefficient (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M0S2COEFFFRAC:2",
            "< \\brief [30:29] S2 Fractional Coefficient (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LCK:1",
            "< \\brief [31:31] Lock Status - LCK (rh)"
        ]
    ],
    "Ifx_PMS_EVRSDCOEFF2_Bits": [
        [
            "-",
            "\\brief EVRC SD Coefficient Register 2",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "M1S0EN:1",
            "< \\brief [0:0] S0 Enable(m1en_s0en_i) - M1S0EN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M1S2EN:1",
            "< \\brief [1:1] S2 Enable(m1en_s2en_i) - M1S2EN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M1S3EN:1",
            "< \\brief [2:2] S3 Enable(m1en_s3en_i) - M1S3EN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M1S3CLIP:1",
            "< \\brief [3:3] S3 Clip(m1en_s3clip_i) - M1S3CLIP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M1S4EN:1",
            "< \\brief [4:4] S4 Enable(m1en_s4en_i) - M1S4EN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M1RAMPEN:1",
            "< \\brief [5:5] Ramp Enable(m1en_rampen_i) - M1RAMPEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M1SFRGET:1",
            "< \\brief [6:6] SFRGET(m1en_sfrget_i) - M1SFRGET (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M1SKIPEN:1",
            "< \\brief [7:7] Skip Enable(m1en_skipen_i) - M1SKIPEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M1S3COEFF:4",
            "< \\brief [11:8] S3 Coefficient(m1s3_coeff_i) - M1S3COEFF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M1S4COEFF:4",
            "< \\brief [15:12] S4 Coefficient(m1s4_coeff_i) - M1S4COEFF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M1SRMPCOEFF:4",
            "< \\brief [19:16] S Ramp Coefficient(m1srmp_coeff_i) - M1SRMPCOEFF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M1FGETCOEFF:4",
            "< \\brief [23:20] S2 Forgetting Factor(m1fget_coeff_i) - M1FGETCOEFF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M1S2COEFF:4",
            "< \\brief [27:24] S2 Coefficient(m1s2_coeff_i) - M1S2COEFF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M1S2VINSRC:1",
            "< \\brief [28:28] S2 Vin Source(m1s2_vinsrc_i) - M1S2VINSRC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M1S2VOSRC:1",
            "< \\brief [29:29] S2 Vout Source(m1s2_vosrc_i) - M1S2VOSRC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_PMS_EVRSDCOEFF3_Bits": [
        [
            "-",
            "\\brief EVRC SD Coefficient Register 3",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "M1VOCFLPF:4",
            "< \\brief [3:0] LPF Coefficient(m1vocf_lpf_i) - M1VOCFLPF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M1VOCFINC:4",
            "< \\brief [7:4] Output Voltage Ramp Coefficient(m1vocf_inc_i) - M1VOCFINC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M1VOUT:8",
            "< \\brief [15:8] Digital representation of the target voltage(m1vo_lb_i) - M1VOUT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M1VIN:11",
            "< \\brief [26:16] Digital representation of the input voltage(m1vinh_vin_i+m1vinl_vin_i) - M1VIN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M1S3COEFFFRAC:2",
            "< \\brief [28:27] S3 Fractional Coefficient (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M1S2COEFFFRAC:2",
            "< \\brief [30:29] S2 Fractional Coefficient (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M1SRMPCOEFFFRAC:1",
            "< \\brief [31:31] S Ramp Fractional Coefficient (rw)"
        ]
    ],
    "Ifx_PMS_EVRSDCOEFF4_Bits": [
        [
            "-",
            "\\brief EVRC SD Coefficient Register 4",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "M2S0EN:1",
            "< \\brief [0:0] S0 Enable(m2en_s0en_i) - M2S0EN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M2S2EN:1",
            "< \\brief [1:1] S2 Enable(m2en_s2en_i) - M2S2EN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M2S3EN:1",
            "< \\brief [2:2] S3 Enable(m2en_s3en_i) - M2S3EN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M2S3CLIP:1",
            "< \\brief [3:3] S3 Clip(m2en_s3clip_i) - M2S3CLIP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M2S4EN:1",
            "< \\brief [4:4] S4 Enable(m2en_s4en_i) - M2S4EN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M2RAMPEN:1",
            "< \\brief [5:5] Ramp Enable(m2en_rampen_i) - M2RAMPEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M2SFRGET:1",
            "< \\brief [6:6] SFRGET(m2en_sfrget_i) - M2SFRGET (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M2SKIPEN:1",
            "< \\brief [7:7] Skip Enable(m2en_skipen_i) - M2SKIPEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M2S3COEFF:4",
            "< \\brief [11:8] S3 Coefficient(m2s3_coeff_i) - M2S3COEFF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M2S4COEFF:4",
            "< \\brief [15:12] S4 Coefficient(m2s4_coeff_i) - M2S4COEFF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M2SRMPCOEFF:4",
            "< \\brief [19:16] S Ramp Coefficient(m2srmp_coeff_i) - M2SRMPCOEFF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M2FGETCOEFF:4",
            "< \\brief [23:20] S2 Forgetting Factor(m2fget_coeff_i) - M2FGETCOEFF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M2S2COEFF:4",
            "< \\brief [27:24] S2 Coefficient(m2s2_coeff_i) - M2S2COEFF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M2S2VINSRC:1",
            "< \\brief [28:28] S2 Vin Source(m2s2_vinsrc_i) - M2S2VINSRC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M2S2VOSRC:1",
            "< \\brief [29:29] S2 Vout Source(m2s2_vosrc_i) - M2S2VOSRC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_PMS_EVRSDCOEFF5_Bits": [
        [
            "-",
            "\\brief EVRC SD Coefficient Register 5",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "M2VOCFLPF:4",
            "< \\brief [3:0] LPF Coefficient(m2vocf_lpf_i) - M2VOCFLPF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M2VOCFINC:4",
            "< \\brief [7:4] Output Voltage Ramp Coefficient(m2vocf_inc_i) - M2VOCFINC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M2VOUT:8",
            "< \\brief [15:8] Digital representation of the target voltage(m2vo_lb_i) - M2VOUT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M2VIN:11",
            "< \\brief [26:16] Digital representation of the input voltage(m2vinh_vin_i+m2vinl_vin_i) - M2VIN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M2S3COEFFFRAC:2",
            "< \\brief [28:27] S3 Fractional Coefficient (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M2S2COEFFFRAC:2",
            "< \\brief [30:29] S2 Fractional Coefficient (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M2SRMPCOEFFFRAC:1",
            "< \\brief [31:31] S Ramp Fractional Coefficient (rw)"
        ]
    ],
    "Ifx_PMS_EVRSDCOEFF6_Bits": [
        [
            "-",
            "\\brief EVRC SD Coefficient Register 6",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CT5REG0:8",
            "< \\brief [7:0] Commutation trimming and Slope Control(drv5v0_trim_i) - CT5REG0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CT5REG1:8",
            "< \\brief [15:8] Commutation trimming(drv5v1_trim_i) - CT5REG1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CT5REG2:8",
            "< \\brief [23:16] Commutation trimming(drv5v2_trim_i) - CT5REG2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:7",
            "< \\brief [30:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "LCK:1",
            "< \\brief [31:31] Lock Status - LCK (rh)"
        ]
    ],
    "Ifx_PMS_EVRSDCOEFF7_Bits": [
        [
            "-",
            "\\brief EVRC SD Coefficient Register 7",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CT5REG3:8",
            "< \\brief [7:0] Commutation trimming(drv5v3_trim_i) - CT5REG3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CT5REG4:8",
            "< \\brief [15:8] Commutation trimming(drv5v4_trim_i) - CT5REG4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:15",
            "< \\brief [30:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "LCK:1",
            "< \\brief [31:31] Lock Status - LCK (rh)"
        ]
    ],
    "Ifx_PMS_EVRSDCOEFF8_Bits": [
        [
            "-",
            "\\brief EVRC SD Coefficient Register 8",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CT33REG0:8",
            "< \\brief [7:0] Commutation trimming(drv3v0_trim_i) - CT33REG0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CT33REG1:8",
            "< \\brief [15:8] Commutation trimming(drv3v1_trim_i) - CT33REG1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CT33REG2:8",
            "< \\brief [23:16] Commutation trimming(drv3v2_trim_i) - CT33REG2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:7",
            "< \\brief [30:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "LCK:1",
            "< \\brief [31:31] Lock Status - LCK (rh)"
        ]
    ],
    "Ifx_PMS_EVRSDCOEFF9_Bits": [
        [
            "-",
            "\\brief EVRC SD Coefficient Register 9",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CT33REG3:8",
            "< \\brief [7:0] Commutation trimming(drv3v3_trim_i) - CT33REG3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CT33REG4:8",
            "< \\brief [15:8] Commutation trimming(drv3v4_trim_i) - CT33REG4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:15",
            "< \\brief [30:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "LCK:1",
            "< \\brief [31:31] Lock Status - LCK (rh)"
        ]
    ],
    "Ifx_PMS_EVRSDCTRL0_Bits": [
        [
            "-",
            "\\brief EVRC SD Control Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDFREQSPRD:16",
            "< \\brief [15:0] Frequency Spread Threshold(freqsp_coeff_i) - SDFREQSPRD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDFREQ:12",
            "< \\brief [27:16] Regulator Switching Frequency or Over-sampling Factor(m0osfl_fact_i+m0osfh_fact_i) - SDFREQ (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NGOFF:1",
            "< \\brief [28:28] NMOS level during OFF state(drvslo_ngoff_i) - NGOFF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PGOFF:1",
            "< \\brief [29:29] PMOS level during OFF state(drvslo_pgoff_i) - PGOFF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UP:1",
            "< \\brief [30:30] Update request for SMPS register values - UP (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LCK:1",
            "< \\brief [31:31] Lock Status - LCK (rh)"
        ]
    ],
    "Ifx_PMS_EVRSDCTRL1_Bits": [
        [
            "-",
            "\\brief EVRC SD Control Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "M0TOFF:8",
            "< \\brief [7:0] Minimum Off Time(m0toff_mintof_i) - M0TOFF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M0TON:8",
            "< \\brief [15:8] Minimum On Time(m0ton_minton_i) - M0TON (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M0S0COEFF:4",
            "< \\brief [19:16] S0 coefficient(m0s0_coeff_i) - M0S0COEFF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M0DEADBD:2",
            "< \\brief [21:20] Dead Band(m0s0_deadbd_i) - M0DEADBD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M0ADCZB:2",
            "< \\brief [23:22] ADC Zero Bin(m0fcfg_adczb_i) - M0ADCZB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M0SKIP:4",
            "< \\brief [27:24] Skip Pulse Threshold(m0skip_thres_i) - M0SKIP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:2",
            "< \\brief [29:28] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SYNCEN:1",
            "< \\brief [30:30] EVRC Synchronization input enable(synci0_en_i) - SYNCEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LCK:1",
            "< \\brief [31:31] Lock Status - LCK (rh)"
        ]
    ],
    "Ifx_PMS_EVRSDCTRL10_Bits": [
        [
            "-",
            "\\brief EVRC SD Control Register 10",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SHVH:8",
            "< \\brief [7:0] Short to High Voltage Threshold(shrth1_shvh_i) - SHVH (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SHVL:8",
            "< \\brief [15:8] Short to Low Voltage Threshold(shrtl1_shvl_i) - SHVL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:12",
            "< \\brief [27:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SHHVEN:1",
            "< \\brief [28:28] Short to High Detection Enable(shrth0_shhven_i) - SHHVEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SHLVEN:1",
            "< \\brief [29:29] Short to Low Detection Enable(shrtl0_shlven_i) - SHLVEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_PMS_EVRSDCTRL11_Bits": [
        [
            "-",
            "\\brief EVRC SD Control Register 11",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DROOPVH:5",
            "< \\brief [4:0] High VDD Limit for Droop request(droopvh_thres_i) - DROOPVH (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:3",
            "< \\brief [7:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DROOPVL:5",
            "< \\brief [12:8] Low VDD Limit for Droop request(droopvl_thres_i) - DROOPVL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:3",
            "< \\brief [15:13] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SYNCMAXDEV:5",
            "< \\brief [20:16] Maximum Deviation of the Synchronization Input Frequency(synci1_maxdev_i) - SYNCMAXDEV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:3",
            "< \\brief [23:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SYNCHYST:3",
            "< \\brief [26:24] Lock Unlock Hysteresis Window(synci0_hyst_i) - SYNCHYST (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:1",
            "< \\brief [27:27] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SYNCMUXSEL:2",
            "< \\brief [29:28] Synchronisation Input Multiplexer - SYNCMUXSEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:1",
            "< \\brief [30:30] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "LCK:1",
            "< \\brief [31:31] Lock Status - LCK (rh)"
        ]
    ],
    "Ifx_PMS_EVRSDCTRL2_Bits": [
        [
            "-",
            "\\brief EVRC SD Control Register 2",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "LPBNDOFFSET:4",
            "< \\brief [3:0] Low Power Mode Hysteresis OFFSET(lpbnd_offset_i) - LPBNDOFFSET (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LPBNDWIDTH:4",
            "< \\brief [7:4] Low Power Mode Hysteresis Band Width(lpbnd_width_i) - LPBNDWIDTH (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LPLPFCOEFF:4",
            "< \\brief [11:8] Low Pass Filter Coefficient(lplpf_coeff_i) - LPLPFCOEFF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDFREQLP:12",
            "< \\brief [27:16] Regulator Over-sampling Factor(m1osfl_fact_i+m1osfh_fact_i) - SDFREQLP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:2",
            "< \\brief [29:28] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVRCMOD:1",
            "< \\brief [30:30] LPM or PWM EVRC Mode Activation - EVRCMOD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LCK:1",
            "< \\brief [31:31] Lock Status - LCK (rh)"
        ]
    ],
    "Ifx_PMS_EVRSDCTRL3_Bits": [
        [
            "-",
            "\\brief EVRC SD Control Register 3",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "M1TOFF:8",
            "< \\brief [7:0] Minimum Off Time(m1toff_mintof_i) - M1TOFF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M1TON:8",
            "< \\brief [15:8] Minimum On Time(m1ton_minton_i) - M1TON (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M1S0COEFF:4",
            "< \\brief [19:16] S0 coefficient(m1s0_coeff_i) - M1S0COEFF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M1DEADBD:2",
            "< \\brief [21:20] Dead Band(m1s0_deadbd_i) - M1DEADBD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M1ADCZB:2",
            "< \\brief [23:22] ADC Zero Bin(m1fcfg_adczb_i) - M1ADCZB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M1SKIP:4",
            "< \\brief [27:24] Skip Pulse Threshold(m1skip_thres_i) - M1SKIP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_PMS_EVRSDCTRL4_Bits": [
        [
            "-",
            "\\brief EVRC SD Control Register 4",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "VOKCFG:6",
            "< \\brief [5:0] Voltage OK Circuit Configuration(vokcfg_config_i) - VOKCFG (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:10",
            "< \\brief [15:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDFREQST:12",
            "< \\brief [27:16] Regulator Switching Frequency or Over-sampling Factor(m2osfl_fact_i+m2osfh_fact_i) - SDFREQST (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_PMS_EVRSDCTRL5_Bits": [
        [
            "-",
            "\\brief EVRC SD Control Register 5",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "M2TOFF:8",
            "< \\brief [7:0] Minimum Off Time(m2toff_mintof_i) - M2TOFF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M2TON:8",
            "< \\brief [15:8] Minimum On Time(m2ton_minton_i) - M2TON (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M2S0COEFF:4",
            "< \\brief [19:16] S0 coefficient(m2s0_coeff_i) - M2S0COEFF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M2DEADBD:2",
            "< \\brief [21:20] Dead Band(m2s0_deadbd_i) - M2DEADBD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M2ADCZB:2",
            "< \\brief [23:22] ADC Zero Bin(m2fcfg_adczb_i) - M2ADCZB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "M2SKIP:4",
            "< \\brief [27:24] Skip Pulse Threshold(m2skip_thres_i) - M2SKIP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_PMS_EVRSDCTRL6_Bits": [
        [
            "-",
            "\\brief EVRC SD Control Register 6",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SVINTH:8",
            "< \\brief [7:0] Vin threshold to switch between SINCLO or SINCHI.(svinth_thres_i) - SVINTH (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SVOTH:8",
            "< \\brief [15:8] Vout threshold to switch from open loop start-up to closed loop mode.(svoth_thres_i) - SVOTH (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SINCLO:3",
            "< \\brief [18:16] Increment for low input voltage.(sinc_sinclo_i) - SINCLO (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:1",
            "< \\brief [19:19] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SINCHI:3",
            "< \\brief [22:20] Increment for high input voltage.(sinc_sinchi_i) - SINCHI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:8",
            "< \\brief [30:23] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "LCK:1",
            "< \\brief [31:31] Lock Status - LCK (rh)"
        ]
    ],
    "Ifx_PMS_EVRSDCTRL7_Bits": [
        [
            "-",
            "\\brief EVRC SD Control Register 7",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DRVNI:2",
            "< \\brief [1:0] Selection of N-driver current - DRVNI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DRVPCBF:2",
            "< \\brief [3:2] P-Driver Current Boost Factor(drvp_strgth_i) - DRVPCBF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DRVP:4",
            "< \\brief [7:4] P-Driver Current(drvp_strgth_i) - DRVP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DRVSLOMODE:2",
            "< \\brief [9:8] Switching Configuration(drvslo_mode_i) - DRVSLOMODE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:6",
            "< \\brief [15:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DRVSPR:8",
            "< \\brief [23:16] Spare bits(drvspr_x_i) - DRVSPR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SYNCDIVFAC:3",
            "< \\brief [26:24] Switching frequency division factor for external synchronisation(synco_divfac_i) - SYNCDIVFAC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:4",
            "< \\brief [30:27] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "LCK:1",
            "< \\brief [31:31] Lock Status - LCK (rh)"
        ]
    ],
    "Ifx_PMS_EVRSDCTRL8_Bits": [
        [
            "-",
            "\\brief EVRC SD Control Register 8",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "FBADCOFFS:8",
            "< \\brief [7:0] Feedback Converted Counter Value Offset(fbadc2_offset_i) - FBADCOFFS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FBADCSMP:6",
            "< \\brief [13:8] FB ADC Sampling period(fbadc1_smpthr_i) - FBADCSMP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:2",
            "< \\brief [15:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FBADCBLNK:2",
            "< \\brief [17:16] FB ADC Blanked Samples Number(fbadc0_blank_i) - FBADCBLNK (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:2",
            "< \\brief [19:18] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FBADCLPF:2",
            "< \\brief [21:20] FB ADC Counter LPF Coefficient(fbadc0_lpfcnt_i) - FBADCLPF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:2",
            "< \\brief [23:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FBADCERR:2",
            "< \\brief [25:24] FB ADC Error LPF Coefficient(fbadc3_lpferr_i) - FBADCERR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:2",
            "< \\brief [27:26] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FBADCLSB:1",
            "< \\brief [28:28] FB ADC LSB for Error Computation(fbadc3_lsb_i) - FBADCLSB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:2",
            "< \\brief [30:29] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "LCK:1",
            "< \\brief [31:31] Lock Status - LCK (rh)"
        ]
    ],
    "Ifx_PMS_EVRSDCTRL9_Bits": [
        [
            "-",
            "\\brief EVRC SD Control Register 9",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "FFADCOFFS:8",
            "< \\brief [7:0] Feed Forward Converted Counter Value Offset(ffadc1_offset_i) - FFADCOFFS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FFADCLPF:3",
            "< \\brief [10:8] FF ADC Counter LPF Coefficient(ffadc0_lpfcnt_i) - FFADCLPF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:20",
            "< \\brief [30:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "LCK:1",
            "< \\brief [31:31] Lock Status - LCK (rh)"
        ]
    ],
    "Ifx_PMS_EVRSDSTAT0_Bits": [
        [
            "-",
            "\\brief EVR SD Status Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ADCFBCV:8",
            "< \\brief [7:0] Step Down Converter Core Voltage Feedback ADC Conversion Result - ADCFBCV (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:8",
            "< \\brief [15:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DPWMOUT:12",
            "< \\brief [27:16] DPWM Control Output Status - DPWMOUT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_PMS_EVRSTAT_Bits": [
        [
            "-",
            "\\brief EVR Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVRC:1",
            "< \\brief [0:0] EVRC status - EVRC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OVC:1",
            "< \\brief [1:1] VDD Over-voltage event flag - OVC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVR33:1",
            "< \\brief [2:2] EVR33 status - EVR33 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OV33:1",
            "< \\brief [3:3] VDDP3 Over-voltage event flag - OV33 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OVSWD:1",
            "< \\brief [4:4] VEXT Over-voltage event flag - OVSWD (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UVC:1",
            "< \\brief [5:5] VDD Under-voltage event flag - UVC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UV33:1",
            "< \\brief [6:6] VDDP3 Under-voltage event flag - UV33 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UVSWD:1",
            "< \\brief [7:7] VEXT Under-voltage event flag - UVSWD (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SYNCLCK:1",
            "< \\brief [8:8] EVRC Synchronization Input Locked status(sd_sync_in_locked_o) - SYNCLCK (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVR33VOK:1",
            "< \\brief [9:9] EVR33 Regulator Voltage OK status - EVR33VOK (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:3",
            "< \\brief [12:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSTC:1",
            "< \\brief [13:13] EVRC Reset Trigger - RSTC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST33:1",
            "< \\brief [14:14] EVR33 Reset Trigger - RST33 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSTSWD:1",
            "< \\brief [15:15] EVR SWD Reset Trigger - RSTSWD (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVRCSHLV:1",
            "< \\brief [16:16] Short to ground - EVRCSHLV (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVRCSHHV:1",
            "< \\brief [17:17] Short to supply - EVRCSHHV (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVR33SHLV:1",
            "< \\brief [18:18] Short to ground - EVR33SHLV (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVR33SHHV:1",
            "< \\brief [19:19] Short to supply - EVR33SHHV (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SWDLVL:1",
            "< \\brief [20:20] VEXT External Supply Level Status - SWDLVL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDVOK:1",
            "< \\brief [21:21] EVRC Regulator Voltage OK status - SDVOK (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVRCMOD:2",
            "< \\brief [23:22] EVRC Mode - EVRCMOD (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OVPRE:1",
            "< \\brief [24:24] Pre Regulator VDDPD Over-voltage event flag - OVPRE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OVSB:1",
            "< \\brief [25:25] Standby Supply or VEVRSB Over-voltage event flag - OVSB (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OVDDM:1",
            "< \\brief [26:26] ADC VDDM Supply Over-voltage event flag - OVDDM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UVPRE:1",
            "< \\brief [27:27] Pre Regulator VDDPD Under-voltage event flag - UVPRE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UVSB:1",
            "< \\brief [28:28] Standby Supply or VEVRSB Under-voltage event flag - UVSB (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UVDDM:1",
            "< \\brief [29:29] ADC VDDM Supply Under-voltage event flag - UVDDM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_PMS_EVRTRIM_Bits": [
        [
            "-",
            "\\brief EVR Trim Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVR33VOUTSEL:8",
            "< \\brief [7:0] EVR33 Regulator Output Voltage Target Value - EVR33VOUTSEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDVOUTSEL:8",
            "< \\brief [15:8] EVRC Regulator Output Voltage Target Value - SDVOUTSEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVR33VOUTTRIM:6",
            "< \\brief [21:16] EVR33 Regulator Output Voltage Trim Value - EVR33VOUTTRIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:2",
            "< \\brief [23:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDVOUTTRIM:6",
            "< \\brief [29:24] EVRC Regulator Output Voltage Trim Value(vtrim_trim_i) - SDVOUTTRIM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SLCK:1",
            "< \\brief [30:30] HSM Security Lock - SLCK (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LCK:1",
            "< \\brief [31:31] Lock Status - LCK (rh)"
        ]
    ],
    "Ifx_PMS_EVRTRIMSTAT_Bits": [
        [
            "-",
            "\\brief EVR Trim Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVR33VOUTSEL:8",
            "< \\brief [7:0] EVR33 Regulator Output Voltage Target Value - EVR33VOUTSEL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDVOUTSEL:8",
            "< \\brief [15:8] EVRC Regulator Output Voltage Target Value - SDVOUTSEL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVR33VOUTTRIM:6",
            "< \\brief [21:16] EVR33 Regulator Output Voltage Trim Value - EVR33VOUTTRIM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:2",
            "< \\brief [23:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDVOUTTRIM:6",
            "< \\brief [29:24] EVRC Regulator Output Voltage Trim Value(vtrim_trim_o) - SDVOUTTRIM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_PMS_HSMOVMON_Bits": [
        [
            "-",
            "\\brief EVR Primary HSM Over-voltage Monitor Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVRCOVVAL:8",
            "< \\brief [7:0] VDD Supply Primary Monitor Alarm Over-voltage threshold - EVRCOVVAL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVR33OVVAL:8",
            "< \\brief [15:8] VDDP3 Supply Primary Monitor Alarm Over-voltage threshold - EVR33OVVAL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SWDOVVAL:8",
            "< \\brief [23:16] VEXT Supply Primary Monitor Alarm Over-voltage threshold - SWDOVVAL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVRCOFF:1",
            "< \\brief [24:24] VDD Primary Monitor OV Alarm Disable - EVRCOFF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVR33OFF:1",
            "< \\brief [25:25] VDDP3 Primary Monitor OV Alarm Disable - EVR33OFF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SWDOFF:1",
            "< \\brief [26:26] VEXT Primary Monitor OV Alarm Disable - SWDOFF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:4",
            "< \\brief [30:27] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SLCK:1",
            "< \\brief [31:31] HSM Security Lock - SLCK (rw)"
        ]
    ],
    "Ifx_PMS_HSMUVMON_Bits": [
        [
            "-",
            "\\brief EVR Primary HSM Under-voltage Monitor Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVRCUVVAL:8",
            "< \\brief [7:0] VDD Supply Primary Monitor Alarm Under-voltage threshold - EVRCUVVAL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVR33UVVAL:8",
            "< \\brief [15:8] VDDP3 Supply Primary Monitor Alarm Under-voltage threshold - EVR33UVVAL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SWDUVVAL:8",
            "< \\brief [23:16] VEXT Supply Primary Monitor Alarm Under-voltage threshold - SWDUVVAL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVRCOFF:1",
            "< \\brief [24:24] VDD Primary Monitor UV Alarm Disable - EVRCOFF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVR33OFF:1",
            "< \\brief [25:25] VDDP3 Primary Monitor UV Alarm Disable - EVR33OFF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SWDOFF:1",
            "< \\brief [26:26] VEXT Primary Monitor UV Alarm Disable - SWDOFF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSMFIL:4",
            "< \\brief [30:27] HSM Voltage Filter - HSMFIL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SLCK:1",
            "< \\brief [31:31] HSM Security Lock - SLCK (rw)"
        ]
    ],
    "Ifx_PMS_ID_Bits": [
        [
            "-",
            "\\brief Identification Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODREV:8",
            "< \\brief [7:0] Module Revision Number - MODREV (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODTYPE:8",
            "< \\brief [15:8] Module Type - MODTYPE (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODNUMBER:16",
            "< \\brief [31:16] Module Number - MODNUMBER (r)"
        ]
    ],
    "Ifx_PMS_MONBISTCTRL_Bits": [
        [
            "-",
            "\\brief SMU_stdby BIST Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSTEN:1",
            "< \\brief [0:0] SMU_stdby alarm BIST enable - TSTEN (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSTCLR:1",
            "< \\brief [1:1] SMU_stdby BIST flag clear - TSTCLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:28",
            "< \\brief [29:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "BITPROT:1",
            "< \\brief [30:30] Bit Protection TSTEN - BITPROT (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_PMS_MONBISTSTAT_Bits": [
        [
            "-",
            "\\brief SMU_stdby BIST Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSTOK:1",
            "< \\brief [0:0] SMU_stdby BIST ok bit - TSTOK (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:1",
            "< \\brief [1:1] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSTRUN:1",
            "< \\brief [2:2] SMU_stdby BIST run bit - TSTRUN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSTDONE:1",
            "< \\brief [3:3] SMU_stdby BIST done bit - TSTDONE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SMUERR:1",
            "< \\brief [4:4] Error found in SMU_stdby found by SMU_stdby BIST (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PMSERR:1",
            "< \\brief [5:5] Error found in PMS SARADC by SMU_stdby BIST (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:26",
            "< \\brief [31:6] \\internal Reserved"
        ]
    ],
    "Ifx_PMS_MONCTRL_Bits": [
        [
            "-",
            "\\brief EVR Secondary Monitor Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVRCOVMOD:2",
            "< \\brief [1:0] VDD Over-voltage monitoring mode - EVRCOVMOD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PREOVMOD:2",
            "< \\brief [3:2] EVRPR or VDDPD Over-voltage monitoring mode - PREOVMOD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVRCUVMOD:2",
            "< \\brief [5:4] VDD Under-voltage monitoring mode - EVRCUVMOD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PREUVMOD:2",
            "< \\brief [7:6] EVRPR or VDDPD Under-voltage monitoring mode - PREUVMOD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVR33OVMOD:2",
            "< \\brief [9:8] VDDP3 Supply Over-voltage monitoring mode - EVR33OVMOD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VDDMOVMOD:2",
            "< \\brief [11:10] VDDM ADC Supply Over-voltage monitoring mode - VDDMOVMOD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVR33UVMOD:2",
            "< \\brief [13:12] VDDP3 Supply Under-voltage monitoring mode - EVR33UVMOD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VDDMUVMOD:2",
            "< \\brief [15:14] VDDM ADC Supply Under-voltage monitoring mode - VDDMUVMOD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SWDOVMOD:2",
            "< \\brief [17:16] VEXT Over-voltage monitoring mode - SWDOVMOD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SBOVMOD:2",
            "< \\brief [19:18] EVR Standby Supply or VEVRSB Over-voltage monitoring mode - SBOVMOD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SWDUVMOD:2",
            "< \\brief [21:20] VEXT Under-voltage monitoring mode - SWDUVMOD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SBUVMOD:2",
            "< \\brief [23:22] EVR Standby Supply or VEVRSB Under-voltage monitoring mode - SBUVMOD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:6",
            "< \\brief [29:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SLCK:1",
            "< \\brief [30:30] HSM Security Lock - SLCK (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_PMS_MONFILT_Bits": [
        [
            "-",
            "\\brief EVR Secondary Monitor Filter Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVRCFIL:4",
            "< \\brief [3:0] VDD Secondary ADC Supply Filter - EVRCFIL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PREFIL:4",
            "< \\brief [7:4] VDDPD Secondary ADC Supply Filter - PREFIL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVR33FIL:4",
            "< \\brief [11:8] VDDP3 Secondary ADC Supply Filter - EVR33FIL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VDDMFIL:4",
            "< \\brief [15:12] VDDM Secondary ADC Supply Filter - VDDMFIL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SWDFIL:4",
            "< \\brief [19:16] VEXT Secondary ADC Supply Filter - SWDFIL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SBFIL:4",
            "< \\brief [23:20] VEVRSB Secondary ADC Supply Filter - SBFIL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:5",
            "< \\brief [28:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLRFIL:1",
            "< \\brief [29:29] Clear all Spike Filters - CLRFIL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SLCK:1",
            "< \\brief [30:30] HSM Security Lock - SLCK (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_PMS_MONSTAT1_Bits": [
        [
            "-",
            "\\brief EVR Secondary ADC Status Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ADCCV:8",
            "< \\brief [7:0] VDD Supply Secondary ADC Conversion Result - ADCCV (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ADC33V:8",
            "< \\brief [15:8] VDDP3 Supply Secondary ADC Conversion Result - ADC33V (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ADCSWDV:8",
            "< \\brief [23:16] VEXT Supply Secondary ADC Conversion Result - ADCSWDV (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ACTVCNT:6",
            "< \\brief [29:24] Secondary Monitor Activity Counter - ACTVCNT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_PMS_MONSTAT2_Bits": [
        [
            "-",
            "\\brief EVR Secondary ADC Status Register 2",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ADCPRE:8",
            "< \\brief [7:0] VDDPD Supply Secondary ADC Conversion Result - ADCPRE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ADCSB:8",
            "< \\brief [15:8] VEVRSB Supply Secondary ADC Conversion Result - ADCSB (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ADCVDDM:8",
            "< \\brief [23:16] VDDM Supply Secondary ADC Conversion Result - ADCVDDM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_PMS_OTSC0_Bits": [
        [
            "-",
            "\\brief OCDS Trigger Set Control 0 Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "B0LAM:4",
            "< \\brief [3:0] OTGB0 TS16_ADCMON Low Byte - B0LAM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:4",
            "< \\brief [7:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "B0HAM:4",
            "< \\brief [11:8] OTGB0 TS16_ADCMON High Byte - B0HAM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "B1LAM:4",
            "< \\brief [19:16] OTGB1 TS16_ADCMON Low Byte - B1LAM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:4",
            "< \\brief [23:20] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "B1HAM:4",
            "< \\brief [27:24] OTGB1 TS16_ADCMON High Byte - B1HAM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_PMS_OTSC1_Bits": [
        [
            "-",
            "\\brief OCDS Trigger Set Control 1 Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "B0EC:4",
            "< \\brief [3:0] OTGB0 TS16_EVRCON - B0EC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:4",
            "< \\brief [7:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "B1EC:4",
            "< \\brief [11:8] OTGB1 TS16_EVRCON - B1EC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DMONAD:8",
            "< \\brief [23:16] OTGB0 TS16_EVRCON DMONAD - DMONAD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SMCDBG:8",
            "< \\brief [31:24] OTGB0 TS16_EVRCON SMCDBG - SMCDBG (rw)"
        ]
    ],
    "Ifx_PMS_OTSS_Bits": [
        [
            "-",
            "\\brief OCDS Trigger Set Select Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "OTGB0:4",
            "< \\brief [3:0] Trigger Set for OTGB0 - OTGB0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:4",
            "< \\brief [7:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "OTGB1:4",
            "< \\brief [11:8] Trigger Set for OTGB1 - OTGB1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_PMS_OVMON_Bits": [
        [
            "-",
            "\\brief EVR Secondary Over-voltage Monitor Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVRCOVVAL:8",
            "< \\brief [7:0] VDD Supply Secondary Monitor Over-voltage threshold - EVRCOVVAL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVR33OVVAL:8",
            "< \\brief [15:8] VDDP3 Supply Secondary Monitor Over-voltage threshold - EVR33OVVAL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SWDOVVAL:8",
            "< \\brief [23:16] VEXT Supply Secondary Monitor Over-voltage threshold - SWDOVVAL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:6",
            "< \\brief [29:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SLCK:1",
            "< \\brief [30:30] HSM Security Lock - SLCK (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_PMS_OVMON2_Bits": [
        [
            "-",
            "\\brief EVR Secondary Over-voltage Monitor Register 2",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PREOVVAL:8",
            "< \\brief [7:0] VDDPD Supply Secondary Monitor Over-voltage threshold - PREOVVAL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VDDMOVVAL:8",
            "< \\brief [15:8] VDDM Supply Secondary Monitor Over-voltage threshold - VDDMOVVAL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SBOVVAL:8",
            "< \\brief [23:16] VEVRSB Supply Secondary Monitor Over-voltage threshold - SBOVVAL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:6",
            "< \\brief [29:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SLCK:1",
            "< \\brief [30:30] HSM Security Lock - SLCK (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_PMS_PMSIEN_Bits": [
        [
            "-",
            "\\brief PMS Interrupt Enable Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "OVSWD:1",
            "< \\brief [0:0] OVSWD Interrupt enable - OVSWD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UVSWD:1",
            "< \\brief [1:1] UVSWD Interrupt enable - UVSWD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OV33:1",
            "< \\brief [2:2] OV33 Interrupt enable - OV33 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UV33:1",
            "< \\brief [3:3] UV33 Interrupt enable - UV33 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OVC:1",
            "< \\brief [4:4] OVC Interrupt enable - OVC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UVC:1",
            "< \\brief [5:5] UVC Interrupt enable - UVC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OVPRE:1",
            "< \\brief [6:6] OVPRE Interrupt enable - OVPRE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UVPRE:1",
            "< \\brief [7:7] UVPRE Interrupt enable - UVPRE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OVDDM:1",
            "< \\brief [8:8] OVDDM Interrupt enable - OVDDM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UVDDM:1",
            "< \\brief [9:9] UVDDM Interrupt enable - UVDDM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OVSB:1",
            "< \\brief [10:10] OVSB Interrupt enable - OVSB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UVSB:1",
            "< \\brief [11:11] UVSB Interrupt enable - UVSB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVRCMOD:1",
            "< \\brief [16:16] EVRCMOD Interrupt enable - EVRCMOD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDVOK:1",
            "< \\brief [17:17] SDVOK Interrupt enable - SDVOK (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SYNCLCK:1",
            "< \\brief [18:18] SD SYNCLCK Interrupt enable - SYNCLCK (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SWDLVL:1",
            "< \\brief [19:19] SWDLVL Interrupt enable - SWDLVL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:1",
            "< \\brief [20:20] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "WUTWKP:1",
            "< \\brief [21:21] WUTWKP Interrupt enable - WUTWKP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESR0WKP:1",
            "< \\brief [22:22] ESR0WKP Interrupt enable - ESR0WKP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESR1WKP:1",
            "< \\brief [23:23] ESR1WKP Interrupt enable - ESR1WKP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PINAWKP:1",
            "< \\brief [24:24] PINAWKP Interrupt enable - PINAWKP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PINBWKP:1",
            "< \\brief [25:25] PINBWKP Interrupt enable - PINBWKP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRINT:1",
            "< \\brief [26:26] SCRINT Interrupt enable - SCRINT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRRST:1",
            "< \\brief [27:27] SCRRST Interrupt enable - SCRRST (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRECC:1",
            "< \\brief [28:28] SCRECC Interrupt enable - SCRECC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRWDT:1",
            "< \\brief [29:29] SCRWDT Interrupt enable - SCRWDT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_PMS_PMSWCR0_Bits": [
        [
            "-",
            "\\brief Standby and Wake-up Control Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:2",
            "< \\brief [1:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "VEXTSTBYEN:1",
            "< \\brief [2:2] Standby Entry on VEXT Supply ramp-down - VEXTSTBYEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VDDSTBYEN:1",
            "< \\brief [3:3] Standby Entry on VDD Supply ramp-down - VDDSTBYEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESR0DFEN:1",
            "< \\brief [4:4] ESR0 Digital Filter Enable - ESR0DFEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESR0EDCON:2",
            "< \\brief [6:5] ESR0 Edge Detection Control - ESR0EDCON (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESR1DFEN:1",
            "< \\brief [7:7] ESR1 Digital Filter Enable - ESR1DFEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESR1EDCON:2",
            "< \\brief [9:8] ESR1 Edge Detection Control - ESR1EDCON (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PINADFEN:1",
            "< \\brief [10:10] PINA Digital Filter Enable - PINADFEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PINAEDCON:2",
            "< \\brief [12:11] PINA Edge Detection Control - PINAEDCON (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PINBDFEN:1",
            "< \\brief [13:13] PINB Digital Filter Enable - PINBDFEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PINBEDCON:2",
            "< \\brief [15:14] PINB Edge Detection Control - PINBEDCON (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STBYRAMSEL:3",
            "< \\brief [18:16] Standby RAM supply in Standby Mode - STBYRAMSEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:1",
            "< \\brief [19:19] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "BLNKFIL:4",
            "< \\brief [23:20] Blanking Filter delay for Wake-up - BLNKFIL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESR0WKEN:1",
            "< \\brief [24:24] ESR0 Wake-up enable from Standby - ESR0WKEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESR1WKEN:1",
            "< \\brief [25:25] ESR1 Wake-up enable from Standby - ESR1WKEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PINAWKEN:1",
            "< \\brief [26:26] Pin A Wake-up enable from Standby - PINAWKEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PINBWKEN:1",
            "< \\brief [27:27] Pin B Wake-up enable from Standby - PINBWKEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PWRWKEN:1",
            "< \\brief [28:28] Standby Wake-up Enable on VEXT Supply ramp-up - PWRWKEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRWKEN:1",
            "< \\brief [29:29] Standby Controller Wake-up enable from Standby - SCRWKEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PORSTWKEN:1",
            "< \\brief [30:30] PORST pin Wake-up enable from Standby - PORSTWKEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WUTWKEN:1",
            "< \\brief [31:31] WUT Wake-up enable from Standby - WUTWKEN (rw)"
        ]
    ],
    "Ifx_PMS_PMSWCR2_Bits": [
        [
            "-",
            "\\brief Standby and Wake-up Control Register 2",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRINT:8",
            "< \\brief [7:0] Data exchange from Standby Controller to PMS main domain. - SCRINT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:1",
            "< \\brief [8:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRECC:1",
            "< \\brief [9:9] SCR RAM ECC error / reset flag - SCRECC (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRWDT:1",
            "< \\brief [10:10] SCR Watchdog Timer error / reset flag - SCRWDT (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRRST:1",
            "< \\brief [11:11] SCR Software reset flag - SCRRST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TCINT:8",
            "< \\brief [23:16] Data exchange from PMS main domain to Standby Controller. - TCINT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TCINTREQ:1",
            "< \\brief [24:24] SW Interrupt request from PMS to Standby Controller. - TCINTREQ (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SMURST:1",
            "< \\brief [25:25] SMU Reset indication flag - SMURST (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [26:26] Application or System Reset indication flag - RST (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:5",
            "< \\brief [31:27] \\internal Reserved"
        ]
    ],
    "Ifx_PMS_PMSWCR3_Bits": [
        [
            "-",
            "\\brief Standby and Wake-up Control Register 3",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "WUTREL:24",
            "< \\brief [23:0] WUT reload value. - WUTREL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:3",
            "< \\brief [26:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "WUTEN:1",
            "< \\brief [27:27] WUT enable - WUTEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BUSY:1",
            "< \\brief [28:28] Lock Status - LCK (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WUTDIV:1",
            "< \\brief [29:29] WUT clock divider - WUTDIV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WUTMODE:1",
            "< \\brief [30:30] WUT mode selection - WUTMODE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_PMS_PMSWCR4_Bits": [
        [
            "-",
            "\\brief Standby and Wake-up Control Register 4",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "BPSCRSTREQ:1",
            "< \\brief [0:0] Standby Controller Reset request enable - SCRSTEN (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRSTREQ:1",
            "< \\brief [1:1] Standby Controller Reset request - SCRSTREQ (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:2",
            "< \\brief [3:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "BPPORSTREQ:1",
            "< \\brief [4:4] Bit Protection for PORSTREQ - PORSTEN (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PORSTREQ:1",
            "< \\brief [5:5] SCR Reset behavior on warm PORST in Normal RUN / SLEEP mode - PORSTREQ (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRCLKSEL:1",
            "< \\brief [6:6] Default Clock selection on Standby Mode Entry - SCRCLKSEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:9",
            "< \\brief [15:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRCFG:8",
            "< \\brief [23:16] Hardware configuration of the 8 bit SCR controller. - SCRCFG (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BPSCREN:1",
            "< \\brief [24:24] Standby Controller Reset request enable - BPSCREN (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCREN:1",
            "< \\brief [25:25] Standby Controller Enable request - SCREN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:6",
            "< \\brief [31:26] \\internal Reserved"
        ]
    ],
    "Ifx_PMS_PMSWCR5_Bits": [
        [
            "-",
            "\\brief Standby and Wake-up Control Register 5",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "BPTRISTREQ:1",
            "< \\brief [0:0] Bit protection for Tristate request bit (TRISTREQ) - BPTRISTREQ (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRISTREQ:1",
            "< \\brief [1:1] Tristate enable - TRISTREQ (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESR0TRIST:1",
            "< \\brief [2:2] ESR0 Tristate enable - ESR0TRIST (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:1",
            "< \\brief [3:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PORSTDF:1",
            "< \\brief [4:4] PORST Digital Filter enable - PORSTDF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:1",
            "< \\brief [5:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DCDCSYNCO:1",
            "< \\brief [6:6] DC-DC Synchronisation Output (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:25",
            "< \\brief [31:7] \\internal Reserved"
        ]
    ],
    "Ifx_PMS_PMSWSTAT_Bits": [
        [
            "-",
            "\\brief Standby and Wake-up Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "HWCFGEVR:2",
            "< \\brief [2:1] EVR Hardware Configuration status - HWCFGEVR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:1",
            "< \\brief [3:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "HWCFG4:1",
            "< \\brief [4:4] Hardware Configuration Pin 4 status - HWCFG4 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HWCFG5:1",
            "< \\brief [5:5] Hardware Configuration Pin 5 status - HWCFG5 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRIST:1",
            "< \\brief [6:6] Pad Tristate / Pull-up status - TRIST (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TESTMODE:1",
            "< \\brief [7:7] TESTMODE Pin status - TESTMODE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESR0TRIST:1",
            "< \\brief [8:8] ESR0 pin status during Standby - ESR0TRIST (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:2",
            "< \\brief [10:9] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PORSTDF:1",
            "< \\brief [11:11] PORST Digital Filter status - PORSTDF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCR:1",
            "< \\brief [16:16] Standby Controller status - SCR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRST:1",
            "< \\brief [17:17] Standby Controller Reset Indication flag - SCRST (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRCLK:1",
            "< \\brief [18:18] Current Clock configuration for SCR before Standby Mode Entry - SCRCLK (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PORSTREQ:1",
            "< \\brief [19:19] Standby Controller Reset on warm PORST - PORSTREQ (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:4",
            "< \\brief [23:20] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "WUTEN:1",
            "< \\brief [24:24] WUT Enable status - WUTEN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WUTRUN:1",
            "< \\brief [25:25] WUT Run status - WUTRUN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WUTMODE:1",
            "< \\brief [26:26] WUT Mode status - WUTMODE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:1",
            "< \\brief [27:27] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESR0INT:1",
            "< \\brief [28:28] ESR0 Interrupt flag - ESR0INT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESR1INT:1",
            "< \\brief [29:29] ESR1 Interrupt flag - ESR1INT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PINAINT:1",
            "< \\brief [30:30] Pin A Interrupt flag - PINAINT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PINBINT:1",
            "< \\brief [31:31] Pin B Interrupt flag - PINBINT (rh)"
        ]
    ],
    "Ifx_PMS_PMSWSTAT2_Bits": [
        [
            "-",
            "\\brief Standby and Wake-up Status Register 2",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESR0WKP:1",
            "< \\brief [0:0] ESR0 Wake-up flag - ESR0WKP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESR1WKP:1",
            "< \\brief [1:1] ESR1 Wake-up flag - ESR1WKP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PINAWKP:1",
            "< \\brief [2:2] Pin Wake-up flag - PINAWKP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PINBWKP:1",
            "< \\brief [3:3] Pin B Wake-up flag - PINBWKP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PWRWKP:1",
            "< \\brief [4:4] Wake-up event on VEXT Supply ramp-up - PWRWKP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRWKP:1",
            "< \\brief [5:5] SCR Wake-up flag - SCRWKP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PORSTWKP:1",
            "< \\brief [6:6] PORST Wake-up flag - PORSTWKP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WUTWKP:1",
            "< \\brief [7:7] WUT Wake-up flag - WUTWKP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESR0OVRUN:1",
            "< \\brief [8:8] ESR0 Overrun status flag - ESR0OVRUN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESR1OVRUN:1",
            "< \\brief [9:9] ESR1 Overrun status flag - ESR1OVRUN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PINAOVRUN:1",
            "< \\brief [10:10] Pin A Overrun status flag - PINAOVRUN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PINBOVRUN:1",
            "< \\brief [11:11] Pin B Overrun status flag - PINBOVRUN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VDDSTBYEN:1",
            "< \\brief [12:12] Standby Entry Enable status on VDD Supply ramp-down - VDDSTBYWKEN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCROVRUN:1",
            "< \\brief [13:13] SCR Overrun status flag - SCROVRUN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PORSTOVRUN:1",
            "< \\brief [14:14] PORST Overrun status flag - PORSTOVRUN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WUTOVRUN:1",
            "< \\brief [15:15] WUT Overrun status flag - WUTOVRUN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STBYRAM:3",
            "< \\brief [18:16] Standby RAM Supply status - STBYRAM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VEXTSTBYEN:1",
            "< \\brief [19:19] Standby Entry Enable status on VEXT Supply ramp-down - VEXTSTBYWKEN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BLNKFIL:4",
            "< \\brief [23:20] Blanking Filter Delay for VEXT Supply Wake-up - BLNKFIL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESR0WKEN:1",
            "< \\brief [24:24] ESR0 Wake-up enable status - ESR0WKEN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESR1WKEN:1",
            "< \\brief [25:25] ESR1 Wake-up enable status - ESR1WKEN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PINAWKEN:1",
            "< \\brief [26:26] Pin A Wake-up enable status - PINAWKEN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PINBWKEN:1",
            "< \\brief [27:27] Pin B Wake-up enable status - PINBWKEN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PWRWKEN:1",
            "< \\brief [28:28] Standby Wake-up Enable status on VEXT Supply ramp-up - PWRWKEN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRWKEN:1",
            "< \\brief [29:29] Standby Controller Wake-up Enable status - SCRWKEN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PORSTWKEN:1",
            "< \\brief [30:30] PORST pin Wake-up enable status from Standby - PORSTWKEN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WUTWKEN:1",
            "< \\brief [31:31] WUT Wake-up enable status - WUTWKEN (rh)"
        ]
    ],
    "Ifx_PMS_PMSWSTATCLR_Bits": [
        [
            "-",
            "\\brief Standby and Wake-up Status Clear Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESR0WKPCLR:1",
            "< \\brief [0:0] ESR0 Wake-up indication flag clear - ESR0WKPCLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESR1WKPCLR:1",
            "< \\brief [1:1] ESR1 Wake-up indication flag clear - ESR1WKPCLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PINAWKPCLR:1",
            "< \\brief [2:2] PINA Wake-up indication flag clear - PINAWKPCLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PINBWKPCLR:1",
            "< \\brief [3:3] PINB Wake-up indication flag clear - PINBWKPCLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PWRWKPCLR:1",
            "< \\brief [4:4] PWRWKP Wake-up indication flag clear - PWRWKPCLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRWKPCLR:1",
            "< \\brief [5:5] SCR Wake-up indication flag clear - SCRWKPCLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PORSTWKPCLR:1",
            "< \\brief [6:6] PORST Wake-up indication flag clear - PORSTWKPCLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WUTWKPCLR:1",
            "< \\brief [7:7] WUT Wake-up indication flag clear - WUTWKPCLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESR0OVRUNCLR:1",
            "< \\brief [8:8] ESR0 Overrun status indication flag clear - ESR0OVRUNCLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESR1OVRUNCLR:1",
            "< \\brief [9:9] ESR1 Overrun status indication flag clear - ESR1OVRUNCLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PINAOVRUNCLR:1",
            "< \\brief [10:10] PINA Overrun status indication flag clear - PINAOVRUNCLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PINBOVRUNCLR:1",
            "< \\brief [11:11] PINB Overrun status indication flag clear - PINBOVRUNCLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:1",
            "< \\brief [12:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCROVRUNCLR:1",
            "< \\brief [13:13] SCR Overrun status indication flag clear - SCROVRUNCLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PORSTOVRUNCLR:1",
            "< \\brief [14:14] PORST Overrun status indication flag clear - PORSTOVRUNCLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WUTOVRUNCLR:1",
            "< \\brief [15:15] WUT Overrun status indication flag clear - WUTOVRUNCLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRSTCLR:1",
            "< \\brief [16:16] Standby controller SCRST indication flag clear - SCRSTCLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:11",
            "< \\brief [27:17] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESR0INTCLR:1",
            "< \\brief [28:28] ESR0 Interrupt indication flag clear - ESR0INTCLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESR1INTCLR:1",
            "< \\brief [29:29] ESR1 Interrupt indication flag clear - ESR1INTCLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PINAINTCLR:1",
            "< \\brief [30:30] PINA Interrupt indication flag clear - PINAINTCLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PINBINTCLR:1",
            "< \\brief [31:31] PINB Interrupt indication flag clear - PINBINTCLR (w)"
        ]
    ],
    "Ifx_PMS_PMSWUTCNT_Bits": [
        [
            "-",
            "\\brief Standby WUT Counter Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "WUTCNT:24",
            "< \\brief [23:0] WUT counter value. - WUTCNT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_PMS_UVMON_Bits": [
        [
            "-",
            "\\brief EVR Secondary Under-voltage Monitor Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVRCUVVAL:8",
            "< \\brief [7:0] VDD Supply Secondary Monitor Under-voltage threshold - EVRCUVVAL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVR33UVVAL:8",
            "< \\brief [15:8] VDDP3 Supply Secondary Monitor Under-voltage threshold - EVR33UVVAL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SWDUVVAL:8",
            "< \\brief [23:16] VEXT Supply Secondary Monitor Under-voltage threshold - SWDUVVAL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:6",
            "< \\brief [29:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SLCK:1",
            "< \\brief [30:30] HSM Security Lock - SLCK (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_PMS_UVMON2_Bits": [
        [
            "-",
            "\\brief EVR Secondary Under-voltage Monitor Register 2",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PREUVVAL:8",
            "< \\brief [7:0] VDDPD Supply Secondary Monitor Under-voltage threshold - PREUVVAL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VDDMUVVAL:8",
            "< \\brief [15:8] VDDM Supply Secondary Monitor Under-voltage threshold - VDDMUVVAL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SBUVVAL:8",
            "< \\brief [23:16] VEVRSB Supply Secondary Monitor Under-voltage threshold - SBUVVAL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VDDMLVLSEL:6",
            "< \\brief [29:24] VDDM Level Select - VDDMLVLSEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SLCK:1",
            "< \\brief [30:30] HSM Security Lock - SLCK (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_PMS": [
        [
            "-",
            "\\brief PMS object",
            "-"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_0[8]",
            "< \\brief 0, \\internal Reserved"
        ],
        [
            "Ifx_PMS_ID",
            "ID",
            "< \\brief 8, Identification Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_C[32]",
            "< \\brief C, \\internal Reserved"
        ],
        [
            "Ifx_PMS_EVRSTAT",
            "EVRSTAT",
            "< \\brief 2C, EVR Status Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_30[4]",
            "< \\brief 30, \\internal Reserved"
        ],
        [
            "Ifx_PMS_EVRADCSTAT",
            "EVRADCSTAT",
            "< \\brief 34, EVR Primary ADC Status Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_38[4]",
            "< \\brief 38, \\internal Reserved"
        ],
        [
            "Ifx_PMS_EVRRSTCON",
            "EVRRSTCON",
            "< \\brief 3C, EVR Reset Control Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_40[4]",
            "< \\brief 40, \\internal Reserved"
        ],
        [
            "Ifx_PMS_EVRRSTSTAT",
            "EVRRSTSTAT",
            "< \\brief 44, EVR Reset Status Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_48[4]",
            "< \\brief 48, \\internal Reserved"
        ],
        [
            "Ifx_PMS_EVRTRIM",
            "EVRTRIM",
            "< \\brief 4C, EVR Trim Control Register"
        ],
        [
            "Ifx_PMS_EVRTRIMSTAT",
            "EVRTRIMSTAT",
            "< \\brief 50, EVR Trim Status Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_54[12]",
            "< \\brief 54, \\internal Reserved"
        ],
        [
            "Ifx_PMS_MONSTAT1",
            "MONSTAT1",
            "< \\brief 60, EVR Secondary ADC Status Register 1"
        ],
        [
            "Ifx_PMS_MONSTAT2",
            "MONSTAT2",
            "< \\brief 64, EVR Secondary ADC Status Register 2"
        ],
        [
            "Ifx_PMS_MONCTRL",
            "MONCTRL",
            "< \\brief 68, EVR Secondary Monitor Control Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_6C[4]",
            "< \\brief 6C, \\internal Reserved"
        ],
        [
            "Ifx_PMS_MONFILT",
            "MONFILT",
            "< \\brief 70, EVR Secondary Monitor Filter Register"
        ],
        [
            "Ifx_PMS_PMSIEN",
            "PMSIEN",
            "< \\brief 74, PMS Interrupt Enable Register"
        ],
        [
            "Ifx_PMS_UVMON",
            "UVMON",
            "< \\brief 78, EVR Secondary Under-voltage Monitor Register"
        ],
        [
            "Ifx_PMS_OVMON",
            "OVMON",
            "< \\brief 7C, EVR Secondary Over-voltage Monitor Register"
        ],
        [
            "Ifx_PMS_UVMON2",
            "UVMON2",
            "< \\brief 80, EVR Secondary Under-voltage Monitor Register 2"
        ],
        [
            "Ifx_PMS_OVMON2",
            "OVMON2",
            "< \\brief 84, EVR Secondary Over-voltage Monitor Register 2"
        ],
        [
            "Ifx_PMS_HSMUVMON",
            "HSMUVMON",
            "< \\brief 88, EVR Primary HSM Under-voltage Monitor Register"
        ],
        [
            "Ifx_PMS_HSMOVMON",
            "HSMOVMON",
            "< \\brief 8C, EVR Primary HSM Over-voltage Monitor Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_90[16]",
            "< \\brief 90, \\internal Reserved"
        ],
        [
            "Ifx_PMS_EVROSCCTRL",
            "EVROSCCTRL",
            "< \\brief A0, EVR Oscillator Control Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_A4[16]",
            "< \\brief A4, \\internal Reserved"
        ],
        [
            "Ifx_PMS_PMSWCR0",
            "PMSWCR0",
            "< \\brief B4, Standby and Wake-up Control Register 0"
        ],
        [
            "Ifx_PMS_PMSWCR2",
            "PMSWCR2",
            "< \\brief B8, Standby and Wake-up Control Register 2"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_BC[4]",
            "< \\brief BC, \\internal Reserved"
        ],
        [
            "Ifx_PMS_PMSWCR3",
            "PMSWCR3",
            "< \\brief C0, Standby and Wake-up Control Register 3"
        ],
        [
            "Ifx_PMS_PMSWCR4",
            "PMSWCR4",
            "< \\brief C4, Standby and Wake-up Control Register 4"
        ],
        [
            "Ifx_PMS_PMSWCR5",
            "PMSWCR5",
            "< \\brief C8, Standby and Wake-up Control Register 5"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_CC[8]",
            "< \\brief CC, \\internal Reserved"
        ],
        [
            "Ifx_PMS_PMSWSTAT",
            "PMSWSTAT",
            "< \\brief D4, Standby and Wake-up Status Register"
        ],
        [
            "Ifx_PMS_PMSWSTAT2",
            "PMSWSTAT2",
            "< \\brief D8, Standby and Wake-up Status Register 2"
        ],
        [
            "Ifx_PMS_PMSWUTCNT",
            "PMSWUTCNT",
            "< \\brief DC, Standby WUT Counter Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_E0[8]",
            "< \\brief E0, \\internal Reserved"
        ],
        [
            "Ifx_PMS_PMSWSTATCLR",
            "PMSWSTATCLR",
            "< \\brief E8, Standby and Wake-up Status Clear Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_EC[16]",
            "< \\brief EC, \\internal Reserved"
        ],
        [
            "Ifx_PMS_EVRSDSTAT0",
            "EVRSDSTAT0",
            "< \\brief FC, EVR SD Status Register 0"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_100[8]",
            "< \\brief 100, \\internal Reserved"
        ],
        [
            "Ifx_PMS_EVRSDCTRL0",
            "EVRSDCTRL0",
            "< \\brief 108, EVRC SD Control Register 0"
        ],
        [
            "Ifx_PMS_EVRSDCTRL1",
            "EVRSDCTRL1",
            "< \\brief 10C, EVRC SD Control Register 1"
        ],
        [
            "Ifx_PMS_EVRSDCTRL2",
            "EVRSDCTRL2",
            "< \\brief 110, EVRC SD Control Register 2"
        ],
        [
            "Ifx_PMS_EVRSDCTRL3",
            "EVRSDCTRL3",
            "< \\brief 114, EVRC SD Control Register 3"
        ],
        [
            "Ifx_PMS_EVRSDCTRL4",
            "EVRSDCTRL4",
            "< \\brief 118, EVRC SD Control Register 4"
        ],
        [
            "Ifx_PMS_EVRSDCTRL5",
            "EVRSDCTRL5",
            "< \\brief 11C, EVRC SD Control Register 5"
        ],
        [
            "Ifx_PMS_EVRSDCTRL6",
            "EVRSDCTRL6",
            "< \\brief 120, EVRC SD Control Register 6"
        ],
        [
            "Ifx_PMS_EVRSDCTRL7",
            "EVRSDCTRL7",
            "< \\brief 124, EVRC SD Control Register 7"
        ],
        [
            "Ifx_PMS_EVRSDCTRL8",
            "EVRSDCTRL8",
            "< \\brief 128, EVRC SD Control Register 8"
        ],
        [
            "Ifx_PMS_EVRSDCTRL9",
            "EVRSDCTRL9",
            "< \\brief 12C, EVRC SD Control Register 9"
        ],
        [
            "Ifx_PMS_EVRSDCTRL10",
            "EVRSDCTRL10",
            "< \\brief 130, EVRC SD Control Register 10"
        ],
        [
            "Ifx_PMS_EVRSDCTRL11",
            "EVRSDCTRL11",
            "< \\brief 134, EVRC SD Control Register 11"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_138[16]",
            "< \\brief 138, \\internal Reserved"
        ],
        [
            "Ifx_PMS_EVRSDCOEFF0",
            "EVRSDCOEFF0",
            "< \\brief 148, EVRC SD Coefficient Register 0"
        ],
        [
            "Ifx_PMS_EVRSDCOEFF1",
            "EVRSDCOEFF1",
            "< \\brief 14C, EVRC SD Coefficient Register 1"
        ],
        [
            "Ifx_PMS_EVRSDCOEFF2",
            "EVRSDCOEFF2",
            "< \\brief 150, EVRC SD Coefficient Register 2"
        ],
        [
            "Ifx_PMS_EVRSDCOEFF3",
            "EVRSDCOEFF3",
            "< \\brief 154, EVRC SD Coefficient Register 3"
        ],
        [
            "Ifx_PMS_EVRSDCOEFF4",
            "EVRSDCOEFF4",
            "< \\brief 158, EVRC SD Coefficient Register 4"
        ],
        [
            "Ifx_PMS_EVRSDCOEFF5",
            "EVRSDCOEFF5",
            "< \\brief 15C, EVRC SD Coefficient Register 5"
        ],
        [
            "Ifx_PMS_EVRSDCOEFF6",
            "EVRSDCOEFF6",
            "< \\brief 160, EVRC SD Coefficient Register 6"
        ],
        [
            "Ifx_PMS_EVRSDCOEFF7",
            "EVRSDCOEFF7",
            "< \\brief 164, EVRC SD Coefficient Register 7"
        ],
        [
            "Ifx_PMS_EVRSDCOEFF8",
            "EVRSDCOEFF8",
            "< \\brief 168, EVRC SD Coefficient Register 8"
        ],
        [
            "Ifx_PMS_EVRSDCOEFF9",
            "EVRSDCOEFF9",
            "< \\brief 16C, EVRC SD Coefficient Register 9"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_170[24]",
            "< \\brief 170, \\internal Reserved"
        ],
        [
            "Ifx_PMS_AG_STDBY0",
            "AG_STDBY0",
            "< \\brief 188, Alarm Status Register"
        ],
        [
            "Ifx_PMS_AG_STDBY1",
            "AG_STDBY1",
            "< \\brief 18C, Alarm Status Register"
        ],
        [
            "Ifx_PMS_MONBISTSTAT",
            "MONBISTSTAT",
            "< \\brief 190, SMU_stdby BIST Status Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_194[4]",
            "< \\brief 194, \\internal Reserved"
        ],
        [
            "Ifx_PMS_MONBISTCTRL",
            "MONBISTCTRL",
            "< \\brief 198, SMU_stdby BIST Control Register"
        ],
        [
            "Ifx_PMS_CMD_STDBY",
            "CMD_STDBY",
            "< \\brief 19C, SMU_stdby Command Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_1A0[4]",
            "< \\brief 1A0, \\internal Reserved"
        ],
        [
            "Ifx_PMS_AGFSP_STDBY0",
            "AGFSP_STDBY0",
            "< \\brief 1A4, SMU_stdby FSP Configuration Register"
        ],
        [
            "Ifx_PMS_AGFSP_STDBY1",
            "AGFSP_STDBY1",
            "< \\brief 1A8, SMU_stdby FSP Configuration Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_1AC[20]",
            "< \\brief 1AC, \\internal Reserved"
        ],
        [
            "Ifx_PMS_DTSSTAT",
            "DTSSTAT",
            "< \\brief 1C0, Die Temperature Sensor Status Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_1C4[4]",
            "< \\brief 1C4, \\internal Reserved"
        ],
        [
            "Ifx_PMS_DTSLIM",
            "DTSLIM",
            "< \\brief 1C8, Die Temperature Sensor Limit Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_1CC[20]",
            "< \\brief 1CC, \\internal Reserved"
        ],
        [
            "Ifx_PMS_OTSS",
            "OTSS",
            "< \\brief 1E0, OCDS Trigger Set Select Register"
        ],
        [
            "Ifx_PMS_OTSC0",
            "OTSC0",
            "< \\brief 1E4, OCDS Trigger Set Control 0 Register"
        ],
        [
            "Ifx_PMS_OTSC1",
            "OTSC1",
            "< \\brief 1E8, OCDS Trigger Set Control 1 Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_1EC[12]",
            "< \\brief 1EC, \\internal Reserved"
        ],
        [
            "Ifx_PMS_ACCEN1",
            "ACCEN1",
            "< \\brief 1F8, Access Enable Register 1"
        ],
        [
            "Ifx_PMS_ACCEN0",
            "ACCEN0",
            "< \\brief 1FC, Access Enable Register 0"
        ]
    ],
    "Ifx_PMU_ID_Bits": [
        [
            "-",
            "\\brief Module Identification Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_REV:8",
            "< \\brief [7:0] Module Revision Number - MOD_REV (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_TYPE:8",
            "< \\brief [15:8] Module Type - MOD_TYPE (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_NUMBER:16",
            "< \\brief [31:16] Module Number Value - MOD_NUMBER (r)"
        ]
    ],
    "Ifx_PMU": [
        [
            "-",
            "\\brief PMU object",
            "-"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_0[1288]",
            "< \\brief 0, \\internal Reserved"
        ],
        [
            "Ifx_PMU_ID",
            "ID",
            "< \\brief 508, Module Identification Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_50C[31476]",
            "< \\brief 50C, \\internal Reserved"
        ]
    ],
    "Ifx_P_ACCEN0_Bits": [
        [
            "-",
            "\\brief Port n Access Enable Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 (rw)"
        ]
    ],
    "Ifx_P_ACCEN1_Bits": [
        [
            "-",
            "\\brief Port n Access Enable Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:32",
            "< \\brief [31:0] \\internal Reserved"
        ]
    ],
    "Ifx_P_ESR_Bits": [
        [
            "-",
            "\\brief Port n Emergency Stop Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Emergency Stop Enable for Pin 0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Emergency Stop Enable for Pin 1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Emergency Stop Enable for Pin 2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Emergency Stop Enable for Pin 3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Emergency Stop Enable for Pin 4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Emergency Stop Enable for Pin 5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Emergency Stop Enable for Pin 6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Emergency Stop Enable for Pin 7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Emergency Stop Enable for Pin 8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Emergency Stop Enable for Pin 9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Emergency Stop Enable for Pin 10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Emergency Stop Enable for Pin 11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Emergency Stop Enable for Pin 12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Emergency Stop Enable for Pin 13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Emergency Stop Enable for Pin 14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Emergency Stop Enable for Pin 15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_P_ID_Bits": [
        [
            "-",
            "\\brief Port n Identification Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODREV:8",
            "< \\brief [7:0] Module Revision Number (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODTYPE:8",
            "< \\brief [15:8] Module Type (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODNUMBER:16",
            "< \\brief [31:16] Module Number (r)"
        ]
    ],
    "Ifx_P_IN_Bits": [
        [
            "-",
            "\\brief Port n Input Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "P0:1",
            "< \\brief [0:0] Input Bit 0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P1:1",
            "< \\brief [1:1] Input Bit 1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P2:1",
            "< \\brief [2:2] Input Bit 2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P3:1",
            "< \\brief [3:3] Input Bit 3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P4:1",
            "< \\brief [4:4] Input Bit 4 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P5:1",
            "< \\brief [5:5] Input Bit 5 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P6:1",
            "< \\brief [6:6] Input Bit 6 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P7:1",
            "< \\brief [7:7] Input Bit 7 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P8:1",
            "< \\brief [8:8] Input Bit 8 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P9:1",
            "< \\brief [9:9] Input Bit 9 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P10:1",
            "< \\brief [10:10] Input Bit 10 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P11:1",
            "< \\brief [11:11] Input Bit 11 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P12:1",
            "< \\brief [12:12] Input Bit 12 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P13:1",
            "< \\brief [13:13] Input Bit 13 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P14:1",
            "< \\brief [14:14] Input Bit 14 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P15:1",
            "< \\brief [15:15] Input Bit 15 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_P_IOCR0_Bits": [
        [
            "-",
            "\\brief Port n Input/Output Control Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:3",
            "< \\brief [2:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PC0:5",
            "< \\brief [7:3] Port Control for Pin 0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:3",
            "< \\brief [10:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PC1:5",
            "< \\brief [15:11] Port Control for Pin 1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:3",
            "< \\brief [18:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PC2:5",
            "< \\brief [23:19] Port Control for Pin 2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:3",
            "< \\brief [26:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PC3:5",
            "< \\brief [31:27] Port Control for Pin 3 (rw)"
        ]
    ],
    "Ifx_P_IOCR12_Bits": [
        [
            "-",
            "\\brief Port n Input/Output Control Register 12",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:3",
            "< \\brief [2:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PC12:5",
            "< \\brief [7:3] Port Control for Port n Pin 12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:3",
            "< \\brief [10:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PC13:5",
            "< \\brief [15:11] Port Control for Port n Pin 13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:3",
            "< \\brief [18:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PC14:5",
            "< \\brief [23:19] Port Control for Port n Pin 14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:3",
            "< \\brief [26:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PC15:5",
            "< \\brief [31:27] Port Control for Port n Pin 15 (rw)"
        ]
    ],
    "Ifx_P_IOCR4_Bits": [
        [
            "-",
            "\\brief Port n Input/Output Control Register 4",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:3",
            "< \\brief [2:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PC4:5",
            "< \\brief [7:3] Port Control for Port n Pin 4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:3",
            "< \\brief [10:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PC5:5",
            "< \\brief [15:11] Port Control for Port n Pin 5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:3",
            "< \\brief [18:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PC6:5",
            "< \\brief [23:19] Port Control for Port n Pin 6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:3",
            "< \\brief [26:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PC7:5",
            "< \\brief [31:27] Port Control for Port n Pin 7 (rw)"
        ]
    ],
    "Ifx_P_IOCR8_Bits": [
        [
            "-",
            "\\brief Port n Input/Output Control Register 8",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:3",
            "< \\brief [2:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PC8:5",
            "< \\brief [7:3] Port Control for Port n Pin 8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:3",
            "< \\brief [10:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PC9:5",
            "< \\brief [15:11] Port Control for Port n Pin 9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:3",
            "< \\brief [18:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PC10:5",
            "< \\brief [23:19] Port Control for Port n Pin 10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:3",
            "< \\brief [26:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PC11:5",
            "< \\brief [31:27] Port Control for Port n Pin 11 (rw)"
        ]
    ],
    "Ifx_P_LPCR_Bits": [
        [
            "-",
            "\\brief Port n LVDS Pad Control Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "REN_CTRL:1",
            "< \\brief [0:0] LVDS RX_EN controller (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RX_EN:1",
            "< \\brief [1:1] Enable Receive LVDS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TERM:1",
            "< \\brief [2:2] Select Receiver Termination Mode (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LRXTERM:3",
            "< \\brief [5:3] LVDS RX Poly-resistor configuration value (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LVDSM:1",
            "< \\brief [6:6] LVDS-M Mode (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS:1",
            "< \\brief [7:7] Pad Supply Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEN_CTRL:1",
            "< \\brief [8:8] LVDS TX_EN controller (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TX_EN:1",
            "< \\brief [9:9] Enable Transmit LVDS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VDIFFADJ:2",
            "< \\brief [11:10] LVDS Output Amplitude Tuning (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VOSDYN:1",
            "< \\brief [12:12] Tune Bit of VOS Control Loop Static/Dynamic (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VOSEXT:1",
            "< \\brief [13:13] Tune Bit of VOS Control Loop Internal/External (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TX_PD:1",
            "< \\brief [14:14] LVDS Power Down (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TX_PWDPD:1",
            "< \\brief [15:15] Enable TX Power down pull down. (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_P_OMCR_Bits": [
        [
            "-",
            "\\brief Port n Output Modification Clear Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:16",
            "< \\brief [15:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL0:1",
            "< \\brief [16:16] Clear Bit 0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL1:1",
            "< \\brief [17:17] Clear Bit 1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL2:1",
            "< \\brief [18:18] Clear Bit 2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL3:1",
            "< \\brief [19:19] Clear Bit 3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL4:1",
            "< \\brief [20:20] Clear Bit 4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL5:1",
            "< \\brief [21:21] Clear Bit 5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL6:1",
            "< \\brief [22:22] Clear Bit 6 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL7:1",
            "< \\brief [23:23] Clear Bit 7 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL8:1",
            "< \\brief [24:24] Clear Bit 8 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL9:1",
            "< \\brief [25:25] Clear Bit 9 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL10:1",
            "< \\brief [26:26] Clear Bit 10 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL11:1",
            "< \\brief [27:27] Clear Bit 11 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL12:1",
            "< \\brief [28:28] Clear Bit 12 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL13:1",
            "< \\brief [29:29] Clear Bit 13 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL14:1",
            "< \\brief [30:30] Clear Bit 14 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL15:1",
            "< \\brief [31:31] Clear Bit 15 (w)"
        ]
    ],
    "Ifx_P_OMCR0_Bits": [
        [
            "-",
            "\\brief Port n Output Modification Clear Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:16",
            "< \\brief [15:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL0:1",
            "< \\brief [16:16] Clear Bit 0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL1:1",
            "< \\brief [17:17] Clear Bit 1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL2:1",
            "< \\brief [18:18] Clear Bit 2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL3:1",
            "< \\brief [19:19] Clear Bit 3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:12",
            "< \\brief [31:20] \\internal Reserved"
        ]
    ],
    "Ifx_P_OMCR12_Bits": [
        [
            "-",
            "\\brief Port n Output Modification Clear Register 12",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:28",
            "< \\brief [27:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL12:1",
            "< \\brief [28:28] Clear Bit 12 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL13:1",
            "< \\brief [29:29] Clear Bit 13 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL14:1",
            "< \\brief [30:30] Clear Bit 14 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL15:1",
            "< \\brief [31:31] Clear Bit 15 (w)"
        ]
    ],
    "Ifx_P_OMCR4_Bits": [
        [
            "-",
            "\\brief Port n Output Modification Clear Register 4",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:20",
            "< \\brief [19:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL4:1",
            "< \\brief [20:20] Clear Bit 4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL5:1",
            "< \\brief [21:21] Clear Bit 5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL6:1",
            "< \\brief [22:22] Clear Bit 6 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL7:1",
            "< \\brief [23:23] Clear Bit 7 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_P_OMCR8_Bits": [
        [
            "-",
            "\\brief Port n Output Modification Clear Register 8",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:24",
            "< \\brief [23:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL8:1",
            "< \\brief [24:24] Clear Bit 8 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL9:1",
            "< \\brief [25:25] Clear Bit 9 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL10:1",
            "< \\brief [26:26] Clear Bit 10 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL11:1",
            "< \\brief [27:27] Clear Bit 11 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_P_OMR_Bits": [
        [
            "-",
            "\\brief Port n Output Modification Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS0:1",
            "< \\brief [0:0] Set Bit 0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS1:1",
            "< \\brief [1:1] Set Bit 1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS2:1",
            "< \\brief [2:2] Set Bit 2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS3:1",
            "< \\brief [3:3] Set Bit 3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS4:1",
            "< \\brief [4:4] Set Bit 4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS5:1",
            "< \\brief [5:5] Set Bit 5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS6:1",
            "< \\brief [6:6] Set Bit 6 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS7:1",
            "< \\brief [7:7] Set Bit 7 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS8:1",
            "< \\brief [8:8] Set Bit 8 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS9:1",
            "< \\brief [9:9] Set Bit 9 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS10:1",
            "< \\brief [10:10] Set Bit 10 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS11:1",
            "< \\brief [11:11] Set Bit 11 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS12:1",
            "< \\brief [12:12] Set Bit 12 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS13:1",
            "< \\brief [13:13] Set Bit 13 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS14:1",
            "< \\brief [14:14] Set Bit 14 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS15:1",
            "< \\brief [15:15] Set Bit 15 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL0:1",
            "< \\brief [16:16] Clear Bit 0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL1:1",
            "< \\brief [17:17] Clear Bit 1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL2:1",
            "< \\brief [18:18] Clear Bit 2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL3:1",
            "< \\brief [19:19] Clear Bit 3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL4:1",
            "< \\brief [20:20] Clear Bit 4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL5:1",
            "< \\brief [21:21] Clear Bit 5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL6:1",
            "< \\brief [22:22] Clear Bit 6 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL7:1",
            "< \\brief [23:23] Clear Bit 7 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL8:1",
            "< \\brief [24:24] Clear Bit 8 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL9:1",
            "< \\brief [25:25] Clear Bit 9 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL10:1",
            "< \\brief [26:26] Clear Bit 10 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL11:1",
            "< \\brief [27:27] Clear Bit 11 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL12:1",
            "< \\brief [28:28] Clear Bit 12 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL13:1",
            "< \\brief [29:29] Clear Bit 13 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL14:1",
            "< \\brief [30:30] Clear Bit 14 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL15:1",
            "< \\brief [31:31] Clear Bit 15 (w)"
        ]
    ],
    "Ifx_P_OMSR_Bits": [
        [
            "-",
            "\\brief Port n Output Modification Set Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS0:1",
            "< \\brief [0:0] Set Bit 0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS1:1",
            "< \\brief [1:1] Set Bit 1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS2:1",
            "< \\brief [2:2] Set Bit 2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS3:1",
            "< \\brief [3:3] Set Bit 3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS4:1",
            "< \\brief [4:4] Set Bit 4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS5:1",
            "< \\brief [5:5] Set Bit 5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS6:1",
            "< \\brief [6:6] Set Bit 6 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS7:1",
            "< \\brief [7:7] Set Bit 7 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS8:1",
            "< \\brief [8:8] Set Bit 8 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS9:1",
            "< \\brief [9:9] Set Bit 9 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS10:1",
            "< \\brief [10:10] Set Bit 10 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS11:1",
            "< \\brief [11:11] Set Bit 11 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS12:1",
            "< \\brief [12:12] Set Bit 12 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS13:1",
            "< \\brief [13:13] Set Bit 13 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS14:1",
            "< \\brief [14:14] Set Bit 14 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS15:1",
            "< \\brief [15:15] Set Bit 15 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_P_OMSR0_Bits": [
        [
            "-",
            "\\brief Port n Output Modification Set Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS0:1",
            "< \\brief [0:0] Set Bit 0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS1:1",
            "< \\brief [1:1] Set Bit 1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS2:1",
            "< \\brief [2:2] Set Bit 2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS3:1",
            "< \\brief [3:3] Set Bit 3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_P_OMSR12_Bits": [
        [
            "-",
            "\\brief Port n Output Modification Set Register 12",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:12",
            "< \\brief [11:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS12:1",
            "< \\brief [12:12] Set Bit 12 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS13:1",
            "< \\brief [13:13] Set Bit 13 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS14:1",
            "< \\brief [14:14] Set Bit 14 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS15:1",
            "< \\brief [15:15] Set Bit 15 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_P_OMSR4_Bits": [
        [
            "-",
            "\\brief Port n Output Modification Set Register 4",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:4",
            "< \\brief [3:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS4:1",
            "< \\brief [4:4] Set Bit 4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS5:1",
            "< \\brief [5:5] Set Bit 5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS6:1",
            "< \\brief [6:6] Set Bit 6 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS7:1",
            "< \\brief [7:7] Set Bit 7 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_P_OMSR8_Bits": [
        [
            "-",
            "\\brief Port n Output Modification Set Register 8",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:8",
            "< \\brief [7:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS8:1",
            "< \\brief [8:8] Set Bit 8 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS9:1",
            "< \\brief [9:9] Set Bit 9 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS10:1",
            "< \\brief [10:10] Set Bit 10 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS11:1",
            "< \\brief [11:11] Set Bit 11 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:20",
            "< \\brief [31:12] \\internal Reserved"
        ]
    ],
    "Ifx_P_OUT_Bits": [
        [
            "-",
            "\\brief Port n Output Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "P0:1",
            "< \\brief [0:0] Output Bit 0 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P1:1",
            "< \\brief [1:1] Output Bit 1 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P2:1",
            "< \\brief [2:2] Output Bit 2 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P3:1",
            "< \\brief [3:3] Output Bit 3 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P4:1",
            "< \\brief [4:4] Output Bit 4 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P5:1",
            "< \\brief [5:5] Output Bit 5 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P6:1",
            "< \\brief [6:6] Output Bit 6 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P7:1",
            "< \\brief [7:7] Output Bit 7 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P8:1",
            "< \\brief [8:8] Output Bit 8 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P9:1",
            "< \\brief [9:9] Output Bit 9 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P10:1",
            "< \\brief [10:10] Output Bit 10 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P11:1",
            "< \\brief [11:11] Output Bit 11 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P12:1",
            "< \\brief [12:12] Output Bit 12 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P13:1",
            "< \\brief [13:13] Output Bit 13 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P14:1",
            "< \\brief [14:14] Output Bit 14 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P15:1",
            "< \\brief [15:15] Output Bit 15 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_P_PCSR_Bits": [
        [
            "-",
            "\\brief Port n Pin Controller Select Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL0:1",
            "< \\brief [0:0] Output Select for Pin 0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL1:1",
            "< \\brief [1:1] Output Select for Pin 1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL2:1",
            "< \\brief [2:2] Output Select for Pin 2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL3:1",
            "< \\brief [3:3] Output Select for Pin 3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL4:1",
            "< \\brief [4:4] Output Select for Pin 4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL5:1",
            "< \\brief [5:5] Output Select for Pin 5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL6:1",
            "< \\brief [6:6] Output Select for Pin 6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL7:1",
            "< \\brief [7:7] Output Select for Pin 7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL8:1",
            "< \\brief [8:8] Output Select for Pin 8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL9:1",
            "< \\brief [9:9] Output Select for Pin 9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL10:1",
            "< \\brief [10:10] Output Select for Pin 10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL11:1",
            "< \\brief [11:11] Output Select for Pin 11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL12:1",
            "< \\brief [12:12] Output Select for Pin 12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL13:1",
            "< \\brief [13:13] Output Select for Pin 13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL14:1",
            "< \\brief [14:14] Output Select for Pin 14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL15:1",
            "< \\brief [15:15] Output Select for Pin 15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:15",
            "< \\brief [30:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "LCK:1",
            "< \\brief [31:31] Lock Status (rh)"
        ]
    ],
    "Ifx_P_PDISC_Bits": [
        [
            "-",
            "\\brief Port n Pin Function Decision Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDIS0:1",
            "< \\brief [0:0] Pin Function Decision Control for Pin 0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDIS1:1",
            "< \\brief [1:1] Pin Function Decision Control for Pin 1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDIS2:1",
            "< \\brief [2:2] Pin Function Decision Control for Pin 2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDIS3:1",
            "< \\brief [3:3] Pin Function Decision Control for Pin 3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDIS4:1",
            "< \\brief [4:4] Pin Function Decision Control for Pin 4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDIS5:1",
            "< \\brief [5:5] Pin Function Decision Control for Pin 5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDIS6:1",
            "< \\brief [6:6] Pin Function Decision Control for Pin 6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDIS7:1",
            "< \\brief [7:7] Pin Function Decision Control for Pin 7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDIS8:1",
            "< \\brief [8:8] Pin Function Decision Control for Pin 8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDIS9:1",
            "< \\brief [9:9] Pin Function Decision Control for Pin 9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDIS10:1",
            "< \\brief [10:10] Pin Function Decision Control for Pin 10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDIS11:1",
            "< \\brief [11:11] Pin Function Decision Control for Pin 11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDIS12:1",
            "< \\brief [12:12] Pin Function Decision Control for Pin 12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDIS13:1",
            "< \\brief [13:13] Pin Function Decision Control for Pin 13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDIS14:1",
            "< \\brief [14:14] Pin Function Decision Control for Pin 14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDIS15:1",
            "< \\brief [15:15] Pin Function Decision Control for Pin 15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_P_PDR0_Bits": [
        [
            "-",
            "\\brief Port n Pad Driver Mode Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PD0:2",
            "< \\brief [1:0] Pad Driver Mode for Pin 0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PL0:2",
            "< \\brief [3:2] Pad Level Selection for Pin 0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PD1:2",
            "< \\brief [5:4] Pad Driver Mode for Pin 1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PL1:2",
            "< \\brief [7:6] Pad Level Selection for Pin 1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PD2:2",
            "< \\brief [9:8] Pad Driver Mode for Pin 2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PL2:2",
            "< \\brief [11:10] Pad Level Selection for Pin 2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PD3:2",
            "< \\brief [13:12] Pad Driver Mode for Pin 3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PL3:2",
            "< \\brief [15:14] Pad Level Selection for Pin 3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PD4:2",
            "< \\brief [17:16] Pad Driver Mode for Pin 4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PL4:2",
            "< \\brief [19:18] Pad Level Selection for Pin 4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PD5:2",
            "< \\brief [21:20] Pad Driver Mode for Pin 5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PL5:2",
            "< \\brief [23:22] Pad Level Selection for Pin 5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PD6:2",
            "< \\brief [25:24] Pad Driver Mode for Pin 6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PL6:2",
            "< \\brief [27:26] Pad Level Selection for Pin 6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PD7:2",
            "< \\brief [29:28] Pad Driver Mode for Pin 7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PL7:2",
            "< \\brief [31:30] Pad Level Selection for Pin 7 (rw)"
        ]
    ],
    "Ifx_P_PDR1_Bits": [
        [
            "-",
            "\\brief Port n Pad Driver Mode Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PD8:2",
            "< \\brief [1:0] Pad Driver Mode for Pin 8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PL8:2",
            "< \\brief [3:2] Pad Level Selection for Pin 8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PD9:2",
            "< \\brief [5:4] Pad Driver Mode for Pin 9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PL9:2",
            "< \\brief [7:6] Pad Level Selection for Pin 9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PD10:2",
            "< \\brief [9:8] Pad Driver Mode for Pin 10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PL10:2",
            "< \\brief [11:10] Pad Level Selection for Pin 10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PD11:2",
            "< \\brief [13:12] Pad Driver Mode for Pin 11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PL11:2",
            "< \\brief [15:14] Pad Level Selection for Pin 11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PD12:2",
            "< \\brief [17:16] Pad Driver Mode for Pin 12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PL12:2",
            "< \\brief [19:18] Pad Level Selection for Pin 12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PD13:2",
            "< \\brief [21:20] Pad Driver Mode for Pin 13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PL13:2",
            "< \\brief [23:22] Pad Level Selection for Pin 13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PD14:2",
            "< \\brief [25:24] Pad Driver Mode for Pin 14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PL14:2",
            "< \\brief [27:26] Pad Level Selection for Pin 14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PD15:2",
            "< \\brief [29:28] Pad Driver Mode for Pin 15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PL15:2",
            "< \\brief [31:30] Pad Level Selection for Pin 15 (rw)"
        ]
    ],
    "struct _Ifx_P": [
        [
            "-",
            "\\brief P object",
            "-"
        ],
        [
            "Ifx_P_OUT",
            "OUT",
            "< \\brief 0, Port n Output Register"
        ],
        [
            "Ifx_P_OMR",
            "OMR",
            "< \\brief 4, Port n Output Modification Register"
        ],
        [
            "Ifx_P_ID",
            "ID",
            "< \\brief 8, Port n Identification Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_C[4]",
            "< \\brief C, \\internal Reserved"
        ],
        [
            "Ifx_P_IOCR0",
            "IOCR0",
            "< \\brief 10, Port n Input/Output Control Register 0"
        ],
        [
            "Ifx_P_IOCR4",
            "IOCR4",
            "< \\brief 14, Port n Input/Output Control Register 4"
        ],
        [
            "Ifx_P_IOCR8",
            "IOCR8",
            "< \\brief 18, Port n Input/Output Control Register 8"
        ],
        [
            "Ifx_P_IOCR12",
            "IOCR12",
            "< \\brief 1C, Port n Input/Output Control Register 12"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_20[4]",
            "< \\brief 20, \\internal Reserved"
        ],
        [
            "Ifx_P_IN",
            "IN",
            "< \\brief 24, Port n Input Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_28[24]",
            "< \\brief 28, \\internal Reserved"
        ],
        [
            "Ifx_P_PDR0",
            "PDR0",
            "< \\brief 40, Port n Pad Driver Mode Register 0"
        ],
        [
            "Ifx_P_PDR1",
            "PDR1",
            "< \\brief 44, Port n Pad Driver Mode Register 1"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_48[8]",
            "< \\brief 48, \\internal Reserved"
        ],
        [
            "Ifx_P_ESR",
            "ESR",
            "< \\brief 50, Port n Emergency Stop Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_54[12]",
            "< \\brief 54, \\internal Reserved"
        ],
        [
            "Ifx_P_PDISC",
            "PDISC",
            "< \\brief 60, Port n Pin Function Decision Control Register"
        ],
        [
            "Ifx_P_PCSR",
            "PCSR",
            "< \\brief 64, Port n Pin Controller Select Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_68[8]",
            "< \\brief 68, \\internal Reserved"
        ],
        [
            "Ifx_P_OMSR0",
            "OMSR0",
            "< \\brief 70, Port n Output Modification Set Register 0"
        ],
        [
            "Ifx_P_OMSR4",
            "OMSR4",
            "< \\brief 74, Port n Output Modification Set Register 4"
        ],
        [
            "Ifx_P_OMSR8",
            "OMSR8",
            "< \\brief 78, Port n Output Modification Set Register 8"
        ],
        [
            "Ifx_P_OMSR12",
            "OMSR12",
            "< \\brief 7C, Port n Output Modification Set Register 12"
        ],
        [
            "Ifx_P_OMCR0",
            "OMCR0",
            "< \\brief 80, Port n Output Modification Clear Register 0"
        ],
        [
            "Ifx_P_OMCR4",
            "OMCR4",
            "< \\brief 84, Port n Output Modification Clear Register 4"
        ],
        [
            "Ifx_P_OMCR8",
            "OMCR8",
            "< \\brief 88, Port n Output Modification Clear Register 8"
        ],
        [
            "Ifx_P_OMCR12",
            "OMCR12",
            "< \\brief 8C, Port n Output Modification Clear Register 12"
        ],
        [
            "Ifx_P_OMSR",
            "OMSR",
            "< \\brief 90, Port n Output Modification Set Register"
        ],
        [
            "Ifx_P_OMCR",
            "OMCR",
            "< \\brief 94, Port n Output Modification Clear Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_98[8]",
            "< \\brief 98, \\internal Reserved"
        ]
    ],
    "Ifx_PSI5S_ACCEN0_Bits": [
        [
            "-",
            "\\brief Access Enable Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw)"
        ]
    ],
    "Ifx_PSI5S_ACCEN1_Bits": [
        [
            "-",
            "\\brief Access Enable Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:32",
            "< \\brief [31:0] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5S_BAR_Bits": [
        [
            "-",
            "\\brief Base Address Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:2",
            "< \\brief [1:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "BA:30",
            "< \\brief [31:2] Base Address - BA (rw)"
        ]
    ],
    "Ifx_PSI5S_BG_Bits": [
        [
            "-",
            "\\brief Baud Rate Timer/Reload Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "BR_VALUE:13",
            "< \\brief [12:0] Baud Rate Timer/Reload Register Value - BR_VALUE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:19",
            "< \\brief [31:13] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5S_CDW_Bits": [
        [
            "-",
            "\\brief CPU Direct Write Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD0:1",
            "< \\brief [0:0] SD0 - SD0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD1:1",
            "< \\brief [1:1] SD1 - SD1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD2:1",
            "< \\brief [2:2] SD2 - SD2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD3:1",
            "< \\brief [3:3] SD3 - SD3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD4:1",
            "< \\brief [4:4] SD4 - SD4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD5:1",
            "< \\brief [5:5] SD5 - SD5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD6:1",
            "< \\brief [6:6] SD6 - SD6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD7:1",
            "< \\brief [7:7] SD7 - SD7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSI:1",
            "< \\brief [8:8] Trigger Pulse Indicator - TSI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:23",
            "< \\brief [31:9] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5S_CLC_Bits": [
        [
            "-",
            "\\brief Clock Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISR:1",
            "< \\brief [0:0] Module Disable Request Bit - DISR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISS:1",
            "< \\brief [1:1] Module Disable Status Bit - DISS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EDIS:1",
            "< \\brief [3:3] External Sleep Mode Request Disable Bit - EDIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5S_CON_Bits": [
        [
            "-",
            "\\brief Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "M:3",
            "< \\brief [2:0] Mode Selection - M (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STP:1",
            "< \\brief [3:3] Number of Stop Bit Selection - STP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REN:1",
            "< \\brief [4:4] Receiver Enable Control - REN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PEN:1",
            "< \\brief [5:5] Parity Check Enable (asynchronous mode only) - PEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FEN:1",
            "< \\brief [6:6] Framing Check Enable (asynchronous mode only) - FEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OEN:1",
            "< \\brief [7:7] Overrun Check Enable - OEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PE:1",
            "< \\brief [8:8] ASC Parity Error Flag - PE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FE:1",
            "< \\brief [9:9] ASC Framing Error Flag - FE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OE:1",
            "< \\brief [10:10] ASC Overrun Error Flag - OE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FDE:1",
            "< \\brief [11:11] Fractional Divider Enable - FDE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ODD:1",
            "< \\brief [12:12] Parity Selection - ODD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BRS:1",
            "< \\brief [13:13] Baud Rate Selection - BRS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LB:1",
            "< \\brief [14:14] Loop-back Mode Enable - LB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "R:1",
            "< \\brief [15:15] Baud Rate Generator Run Control - R (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MTX:3",
            "< \\brief [18:16] Mode Selection TX direction - MTX (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:9",
            "< \\brief [27:19] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ODDTX:1",
            "< \\brief [28:28] Parity Selection TX direction - ODDTX (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:3",
            "< \\brief [31:29] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5S_CTV_Bits": [
        [
            "-",
            "\\brief Channel Trigger Value Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CTV:16",
            "< \\brief [15:0] Channel Trigger Value CTV - CTV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CTC:16",
            "< \\brief [31:16] Channel Trigger Counter - CTC (rwh)"
        ]
    ],
    "Ifx_PSI5S_FCNT_Bits": [
        [
            "-",
            "\\brief Frame Counter Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "FC0:3",
            "< \\brief [2:0] Frame Counter for Channel 0 - FC0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FC1:3",
            "< \\brief [5:3] Frame Counter for Channel 1 - FC1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FC2:3",
            "< \\brief [8:6] Frame Counter for Channel 2 - FC2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FC3:3",
            "< \\brief [11:9] Frame Counter for Channel 3 - FC3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FC4:3",
            "< \\brief [14:12] Frame Counter for Channel 4 - FC4 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FC5:3",
            "< \\brief [17:15] Frame Counter for Channel 5 - FC5 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FC6:3",
            "< \\brief [20:18] Frame Counter for Channel 6 - FC6 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FC7:3",
            "< \\brief [23:21] Frame Counter for Channel 7 - FC7 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFCLR0:1",
            "< \\brief [24:24] Clear Number of Frame Counter for Channel 0 - NFCLR0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFCLR1:1",
            "< \\brief [25:25] Clear Number of Frame Counter for Channel 1 - NFCLR1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFCLR2:1",
            "< \\brief [26:26] Clear Number of Frame Counter for Channel 2 - NFCLR2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFCLR3:1",
            "< \\brief [27:27] Clear Number of Frame Counter for Channel 3 - NFCLR3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFCLR4:1",
            "< \\brief [28:28] Clear Number of Frame Counter for Channel 4 - NFCLR4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFCLR5:1",
            "< \\brief [29:29] Clear Number of Frame Counter for Channel 5 - NFCLR5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFCLR6:1",
            "< \\brief [30:30] Clear Number of Frame Counter for Channel 6 - NFCLR6 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFCLR7:1",
            "< \\brief [31:31] Clear Number of Frame Counter for Channel 7 - NFCLR7 (w)"
        ]
    ],
    "Ifx_PSI5S_FDO_Bits": [
        [
            "-",
            "\\brief Fractional Divider for Output CLK Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "STEP:11",
            "< \\brief [10:0] Step Value - STEP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:3",
            "< \\brief [13:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DM:2",
            "< \\brief [15:14] Divider Mode - DM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5S_FDR_Bits": [
        [
            "-",
            "\\brief PSI5-S Fractional Divider Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "STEP:10",
            "< \\brief [9:0] Step Value - STEP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:4",
            "< \\brief [13:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DM:2",
            "< \\brief [15:14] Divider Mode - DM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RESULT:10",
            "< \\brief [25:16] Result Value - RESULT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:6",
            "< \\brief [31:26] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5S_FDRT_Bits": [
        [
            "-",
            "\\brief Fractional Divider Register for Time Stamp",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "STEP:10",
            "< \\brief [9:0] Step Value - STEP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:4",
            "< \\brief [13:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DM:2",
            "< \\brief [15:14] Divider Mode - DM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RESULT:10",
            "< \\brief [25:16] Result Value - RESULT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ECS:3",
            "< \\brief [28:26] External Time Stamp Clear Source Select - ECS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ECEA:1",
            "< \\brief [29:29] External Time Stamp Clear Enable A - ECEA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ECEB:1",
            "< \\brief [30:30] External Time Stamp Clear Enable B - ECEB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5S_FDV_Bits": [
        [
            "-",
            "\\brief Fractional Divider Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "FD_VALUE:11",
            "< \\brief [10:0] Fractional Divider Register Value - FD_VALUE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:21",
            "< \\brief [31:11] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5S_GCR_Bits": [
        [
            "-",
            "\\brief Global Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI:1",
            "< \\brief [0:0] CRCI - CRCI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "XCRCI:1",
            "< \\brief [1:1] XCRCI - XCRCI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI:1",
            "< \\brief [2:2] TEI - TEI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PE:1",
            "< \\brief [3:3] PE - PE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FE:1",
            "< \\brief [4:4] FE - FE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OE:1",
            "< \\brief [5:5] OE - OE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RBI:1",
            "< \\brief [6:6] RBI - RBI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HDI:1",
            "< \\brief [7:7] HDI - HDI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETC0:1",
            "< \\brief [8:8] Enable Channel Trigger Counter CTV0.CTC - ETC0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETC1:1",
            "< \\brief [9:9] Enable Channel Trigger Counter CTV1.CTC - ETC1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETC2:1",
            "< \\brief [10:10] Enable Channel Trigger Counter CTV2.CTC - ETC2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETC3:1",
            "< \\brief [11:11] Enable Channel Trigger Counter CTV3.CTC - ETC3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETC4:1",
            "< \\brief [12:12] Enable Channel Trigger Counter CTV4.CTC - ETC4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETC5:1",
            "< \\brief [13:13] Enable Channel Trigger Counter CTV5.CTC - ETC5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETC6:1",
            "< \\brief [14:14] Enable Channel Trigger Counter CTV6.CTC - ETC6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETC7:1",
            "< \\brief [15:15] Enable Channel Trigger Counter CTV7.CTC - ETC7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEN0:1",
            "< \\brief [16:16] Enable Channel 0 - CEN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEN1:1",
            "< \\brief [17:17] Enable Channel 1 - CEN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEN2:1",
            "< \\brief [18:18] Enable Channel 2 - CEN2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEN3:1",
            "< \\brief [19:19] Enable Channel 3 - CEN3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEN4:1",
            "< \\brief [20:20] Enable Channel 4 - CEN4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEN5:1",
            "< \\brief [21:21] Enable Channel 5 - CEN5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEN6:1",
            "< \\brief [22:22] Enable Channel 6 - CEN6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEN7:1",
            "< \\brief [23:23] Enable Channel 7 - CEN7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IDT:4",
            "< \\brief [27:24] Idle Time (GLOBAL VALUE FOR ALL CHANNELS) - IDT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:3",
            "< \\brief [30:28] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ASC:1",
            "< \\brief [31:31] ASC only Mode - ASC (rw)"
        ]
    ],
    "Ifx_PSI5S_ID_Bits": [
        [
            "-",
            "\\brief Module Identification Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODREV:8",
            "< \\brief [7:0] Module Revision Number - MODREV (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODTYPE:8",
            "< \\brief [15:8] Module Type - MODTYPE (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODNUM:16",
            "< \\brief [31:16] Module Number Value - MODNUM (r)"
        ]
    ],
    "Ifx_PSI5S_INP_Bits": [
        [
            "-",
            "\\brief Interrupt Node Pointer Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI:3",
            "< \\brief [2:0] Interrupt Node Pointer for Interrupt RSI - RSI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI:3",
            "< \\brief [5:3] Interrupt Node Pointer for Interrupt RDI - RDI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RBI:3",
            "< \\brief [8:6] Interrupt Node Pointer for Interrupt RBI - RBI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI:3",
            "< \\brief [11:9] Interrupt Node Pointer for Interrupt TEI - TEI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CHCI:3",
            "< \\brief [14:12] Interrupt Node Pointer for Interrupt CHCI - CHCI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI:3",
            "< \\brief [17:15] Interrupt Node Pointer for Interrupt CRCI - CRCI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TPI:3",
            "< \\brief [20:18] Interrupt Node Pointer for Interrupt TOI - TPI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TPOI:3",
            "< \\brief [23:21] Interrupt Node Pointer for TPOI - TPOI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HDI:3",
            "< \\brief [26:24] Interrupt Node Pointer for HDI - HDI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:5",
            "< \\brief [31:27] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5S_INPG_Bits": [
        [
            "-",
            "\\brief Interrupt Node Pointer Register Global",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIR:3",
            "< \\brief [2:0] Interrupt Node Pointer for Interrupt TIR - TIR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RIR:3",
            "< \\brief [5:3] Interrupt Node Pointer for Interrupt RIR - RIR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EIR:3",
            "< \\brief [8:6] Interrupt Node Pointer for Interrupt EIR - EIR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TBIR:3",
            "< \\brief [11:9] Interrupt Node Pointer for Interrupt TBIR - TBIR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "XCRCI:3",
            "< \\brief [14:12] Interrupt Node Pointer for Interrupt XCRCI - XCRCI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FOI:3",
            "< \\brief [17:15] Interrupt Node Pointer for Interrupt FOI - FOI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:14",
            "< \\brief [31:18] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5S_INTCLR_Bits": [
        [
            "-",
            "\\brief Interrupt Clear Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI:1",
            "< \\brief [0:0] Clear Interrupt Request Flag RSI - RSI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI:1",
            "< \\brief [1:1] Clear Interrupt Request Flag RDI - RDI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RBI:1",
            "< \\brief [2:2] Clear Interrupt Request Flag RBI - RBI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI:1",
            "< \\brief [3:3] Clear Interrupt Request Flag TEI - TEI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CHCI:1",
            "< \\brief [4:4] Clear Interrupt Request Flag CHCI - CHCI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI:1",
            "< \\brief [5:5] Clear Interrupt Request Flag CRCI - CRCI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TPI:1",
            "< \\brief [6:6] Clear Interrupt Request Flag TPI - TPI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TPOI:1",
            "< \\brief [7:7] Clear Interrupt Request Flag TPOI - TPOI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HDI:1",
            "< \\brief [8:8] Clear Interrupt Request Flag HDI - HDI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:23",
            "< \\brief [31:9] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5S_INTCLRG_Bits": [
        [
            "-",
            "\\brief Interrupt Clear Register Global",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIR:1",
            "< \\brief [0:0] Clear Interrupt Request Flag TIR - TIR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RIR:1",
            "< \\brief [1:1] Clear Interrupt Request Flag RIR - RIR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EIR:1",
            "< \\brief [2:2] Clear Interrupt Request Flag EIR - EIR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TBIR:1",
            "< \\brief [3:3] Clear Interrupt Request Flag TBIR - TBIR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "XCRCI:1",
            "< \\brief [4:4] Clear Interrupt Request Flag XCRCI - XCRCI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FOI:1",
            "< \\brief [5:5] Clear Interrupt Request Flag FOI - FOI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:26",
            "< \\brief [31:6] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5S_INTEN_Bits": [
        [
            "-",
            "\\brief Interrupt Enable Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI:1",
            "< \\brief [0:0] Enable Interrupt Request RSI - RSI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI:1",
            "< \\brief [1:1] Enable Interrupt Request RDI - RDI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RBI:1",
            "< \\brief [2:2] Enable Interrupt Request RBI - RBI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI:1",
            "< \\brief [3:3] Enable Interrupt Request TEI - TEI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CHCI:1",
            "< \\brief [4:4] Enable Interrupt Request CHCI - CHCI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI:1",
            "< \\brief [5:5] Enable Interrupt Request CRCI - CRCI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TPI:1",
            "< \\brief [6:6] Enable Interrupt Request TPI - TPI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TPOI:1",
            "< \\brief [7:7] Enable Interrupt Request TPOI - TPOI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HDI:1",
            "< \\brief [8:8] Enable Interrupt Request HDI - HDI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:23",
            "< \\brief [31:9] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5S_INTENG_Bits": [
        [
            "-",
            "\\brief Interrupt Enable Register Global",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIR:1",
            "< \\brief [0:0] Enable Interrupt Request TIR - TIR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RIR:1",
            "< \\brief [1:1] Enable Interrupt Request RIR - RIR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EIR:1",
            "< \\brief [2:2] Enable Interrupt Request EIR - EIR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TBIR:1",
            "< \\brief [3:3] Enable Interrupt Request TBIR - TBIR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "XCRCI:1",
            "< \\brief [4:4] Enable Interrupt Request XCRCI - XCRCI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FOI:1",
            "< \\brief [5:5] Enable Interrupt Request FOI - FOI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:26",
            "< \\brief [31:6] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5S_INTOV_Bits": [
        [
            "-",
            "\\brief Interrupt Overview Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI:1",
            "< \\brief [0:0] Interrupt Pending on Node Pointer RSI - RSI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI:1",
            "< \\brief [1:1] Interrupt Pending on Node Pointer RDI - RDI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RBI:1",
            "< \\brief [2:2] Interrupt Pending on Node Pointer RBI - RBI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI:1",
            "< \\brief [3:3] Interrupt Pending on Node Pointer TEI - TEI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CHCI:1",
            "< \\brief [4:4] Interrupt Pending on Node Pointer CHCI - CHCI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI:1",
            "< \\brief [5:5] Interrupt Pending on Node Pointer CRCI - CRCI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TPI:1",
            "< \\brief [6:6] Interrupt Pending on Node Pointer TPI - TPI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TPOI:1",
            "< \\brief [7:7] Interrupt Pending on Node Pointer TPOI - TPOI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HDI:1",
            "< \\brief [8:8] Interrupt Pending on Node Pointer HDI - HDI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIR:1",
            "< \\brief [9:9] Interrupt Pending on Node Pointer TIR - TIR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RIR:1",
            "< \\brief [10:10] Interrupt Pending on Node Pointer RIR - RIR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EIR:1",
            "< \\brief [11:11] Interrupt Pending on Node Pointer EIR - EIR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TBIR:1",
            "< \\brief [12:12] Interrupt Pending on Node Pointer TBIR - TBIR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "XCRCI:1",
            "< \\brief [13:13] Interrupt Pending on Node Pointer XCRCI - XCRCI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FOI:1",
            "< \\brief [14:14] Interrupt Pending on Node Pointer FOI - FOI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:17",
            "< \\brief [31:15] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5S_INTSET_Bits": [
        [
            "-",
            "\\brief Interrupt Set Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI:1",
            "< \\brief [0:0] Set Interrupt Request Flag RSI - RSI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI:1",
            "< \\brief [1:1] Set Interrupt Request Flag RDI - RDI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RBI:1",
            "< \\brief [2:2] Set Interrupt Request Flag RBI - RBI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI:1",
            "< \\brief [3:3] Set Interrupt Request Flag TEI - TEI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CHCI:1",
            "< \\brief [4:4] Set Interrupt Request Flag CHCI - CHCI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI:1",
            "< \\brief [5:5] Set Interrupt Request Flag CRCI - CRCI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TPI:1",
            "< \\brief [6:6] Set Interrupt Request Flag TPI - TPI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TPOI:1",
            "< \\brief [7:7] Set Interrupt Request Flag TPOI - TPOI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HDI:1",
            "< \\brief [8:8] Set Interrupt Request Flag HDI - HDI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:23",
            "< \\brief [31:9] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5S_INTSETG_Bits": [
        [
            "-",
            "\\brief Interrupt Set Register Global",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIR:1",
            "< \\brief [0:0] Set Interrupt Request Flag TIR - TIR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RIR:1",
            "< \\brief [1:1] Set Interrupt Request Flag RIR - RIR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EIR:1",
            "< \\brief [2:2] Set Interrupt Request Flag EIR - EIR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TBIR:1",
            "< \\brief [3:3] Set Interrupt Request Flag TBIR - TBIR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "XCRCI:1",
            "< \\brief [4:4] Set Interrupt Request Flag XCRCI - XCRCI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FOI:1",
            "< \\brief [5:5] Set Interrupt Request Flag FOI - FOI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:26",
            "< \\brief [31:6] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5S_INTSTAT_Bits": [
        [
            "-",
            "\\brief Interrupt Status Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI:1",
            "< \\brief [0:0] Receive Success Interrupt Request Flag - RSI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI:1",
            "< \\brief [1:1] Receive Data Interrupt Request Flag - RDI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RBI:1",
            "< \\brief [2:2] Receive Buffer Overflow Interrupt Request Flag - RBI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI:1",
            "< \\brief [3:3] Timing Error Interrupt Request Flag - TEI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CHCI:1",
            "< \\brief [4:4] Channel Completed Interrupt Request Flag - CHCI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI:1",
            "< \\brief [5:5] CRC Error Request Flag - CRCI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TPI:1",
            "< \\brief [6:6] Transfer Preparation Interrupt Request Flag - TPI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TPOI:1",
            "< \\brief [7:7] Transmit Preparation Overflow Interrupt Request Flag - TPOI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HDI:1",
            "< \\brief [8:8] Header Error Signalled Flag - HDI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:23",
            "< \\brief [31:9] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5S_INTSTATG_Bits": [
        [
            "-",
            "\\brief Interrupt Status Register Global",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIR:1",
            "< \\brief [0:0] Transmit Interrupt Request Flag - TIR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RIR:1",
            "< \\brief [1:1] Receive Interrupt Request Flag - RIR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EIR:1",
            "< \\brief [2:2] Error Interrupt Request Flag - EIR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TBIR:1",
            "< \\brief [3:3] Transmit Buffer Interrupt Request Flag - TBIR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "XCRCI:1",
            "< \\brief [4:4] XCRC Error Request Flag - XCRCI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FOI:1",
            "< \\brief [5:5] FIFO Error Request Flag - FOI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:26",
            "< \\brief [31:6] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5S_IOCR_Bits": [
        [
            "-",
            "\\brief Input and Output Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ALTI:2",
            "< \\brief [1:0] Alternate Input Select - ALTI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5S_KRST0_Bits": [
        [
            "-",
            "\\brief Kernel Reset Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSTSTAT:1",
            "< \\brief [1:1] Kernel Reset Status - RSTSTAT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5S_KRST1_Bits": [
        [
            "-",
            "\\brief Kernel Reset Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5S_KRSTCLR_Bits": [
        [
            "-",
            "\\brief Kernel Reset Status Clear Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR:1",
            "< \\brief [0:0] Kernel Reset Status Clear - CLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5S_NFC_Bits": [
        [
            "-",
            "\\brief Number of Frames Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "NF0:3",
            "< \\brief [2:0] Number of expected Frames on Channel 0 - NF0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NF1:3",
            "< \\brief [5:3] Number of expected Frames on Channel 1 - NF1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NF2:3",
            "< \\brief [8:6] Number of expected Frames on Channel 2 - NF2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NF3:3",
            "< \\brief [11:9] Number of expected Frames on Channel 3 - NF3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NF4:3",
            "< \\brief [14:12] Number of expected Frames on Channel 4 - NF4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NF5:3",
            "< \\brief [17:15] Number of expected Frames on Channel 5 - NF5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NF6:3",
            "< \\brief [20:18] Number of expected Frames on Channel 6 - NF6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NF7:3",
            "< \\brief [23:21] Number of expected Frames on Channel 7 - NF7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5S_OCS_Bits": [
        [
            "-",
            "\\brief OCDS Control and Status",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:24",
            "< \\brief [23:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUS:4",
            "< \\brief [27:24] OCDS Suspend Control - SUS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUS_P:1",
            "< \\brief [28:28] SUS Write Protection - SUS_P (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUSSTA:1",
            "< \\brief [29:29] Suspend State - SUSSTA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5S_PGC_Bits": [
        [
            "-",
            "\\brief Pulse Generation Control Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXCMD:5",
            "< \\brief [4:0] TX Command - TXCMD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:3",
            "< \\brief [7:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ATXCMD:5",
            "< \\brief [12:8] Alternate TX Command - ATXCMD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:2",
            "< \\brief [14:13] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TBS:1",
            "< \\brief [15:15] Time Base Select - TBS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETB:3",
            "< \\brief [18:16] External Time Base Select - ETB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PTE:1",
            "< \\brief [19:19] Periodic Trigger Enable - PTE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETS:3",
            "< \\brief [22:20] External Trigger Select - ETS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETE:1",
            "< \\brief [23:23] External Trigger Enable - ETE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5S_RBUF_Bits": [
        [
            "-",
            "\\brief Receive Buffer Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD_VALUE:9",
            "< \\brief [8:0] Receive Data Register Value - RD_VALUE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:23",
            "< \\brief [31:9] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5S_RCRA_Bits": [
        [
            "-",
            "\\brief Receiver Control Register A${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRC0:1",
            "< \\brief [0:0] CRC or Parit0 Selection - CRC0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRC1:1",
            "< \\brief [1:1] CRC or Parit1 Selection - CRC1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRC2:1",
            "< \\brief [2:2] CRC or Parit2 Selection - CRC2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRC3:1",
            "< \\brief [3:3] CRC or Parit3 Selection - CRC3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRC4:1",
            "< \\brief [4:4] CRC or Parit4 Selection - CRC4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRC5:1",
            "< \\brief [5:5] CRC or Parit5 Selection - CRC5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSEN:1",
            "< \\brief [6:6] Time Stamp Enable - TSEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSP:1",
            "< \\brief [7:7] Time Stamp Select - TSP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSTS:1",
            "< \\brief [8:8] Time Stamp Trigger Select - TSTS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FIDS:1",
            "< \\brief [9:9] Frame ID Select - FIDS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WDMS:1",
            "< \\brief [10:10] Watch Dog Timer Mode Select - WDMS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:5",
            "< \\brief [15:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "UFC0:2",
            "< \\brief [17:16] UART Frame Count per Packet Frame in Slot 0 - UFC0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UFC1:2",
            "< \\brief [19:18] UART Frame Count per Packet Frame in Slot 1 - UFC1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UFC2:2",
            "< \\brief [21:20] UART Frame Count per Packet Frame in Slot 2 - UFC2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UFC3:2",
            "< \\brief [23:22] UART Frame Count per Packet Frame in Slot 3 - UFC3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UFC4:2",
            "< \\brief [25:24] UART Frame Count per Packet Frame in Slot 4 - UFC4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UFC5:2",
            "< \\brief [27:26] UART Frame Count per Packet Frame in Slot 5 - UFC5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5S_RCRB_Bits": [
        [
            "-",
            "\\brief Receiver Control Register B${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDL0:5",
            "< \\brief [4:0] Payload Data Length - PDL0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDL1:5",
            "< \\brief [9:5] Payload Data Length - PDL1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDL2:5",
            "< \\brief [14:10] Payload Data Length - PDL2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDL3:5",
            "< \\brief [19:15] Payload Data Length - PDL3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDL4:5",
            "< \\brief [24:20] Payload Data Length - PDL4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDL5:5",
            "< \\brief [29:25] Payload Data Length - PDL5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5S_RDR_Bits": [
        [
            "-",
            "\\brief Receive Data Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD0:1",
            "< \\brief [0:0] PSI5 Receive Data - RD0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD1:1",
            "< \\brief [1:1] PSI5 Receive Data - RD1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD2:1",
            "< \\brief [2:2] PSI5 Receive Data - RD2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD3:1",
            "< \\brief [3:3] PSI5 Receive Data - RD3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD4:1",
            "< \\brief [4:4] PSI5 Receive Data - RD4 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD5:1",
            "< \\brief [5:5] PSI5 Receive Data - RD5 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD6:1",
            "< \\brief [6:6] PSI5 Receive Data - RD6 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD7:1",
            "< \\brief [7:7] PSI5 Receive Data - RD7 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD8:1",
            "< \\brief [8:8] PSI5 Receive Data - RD8 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD9:1",
            "< \\brief [9:9] PSI5 Receive Data - RD9 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD10:1",
            "< \\brief [10:10] PSI5 Receive Data - RD10 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD11:1",
            "< \\brief [11:11] PSI5 Receive Data - RD11 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD12:1",
            "< \\brief [12:12] PSI5 Receive Data - RD12 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD13:1",
            "< \\brief [13:13] PSI5 Receive Data - RD13 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD14:1",
            "< \\brief [14:14] PSI5 Receive Data - RD14 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD15:1",
            "< \\brief [15:15] PSI5 Receive Data - RD15 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD16:1",
            "< \\brief [16:16] PSI5 Receive Data - RD16 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD17:1",
            "< \\brief [17:17] PSI5 Receive Data - RD17 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD18:1",
            "< \\brief [18:18] PSI5 Receive Data - RD18 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD19:1",
            "< \\brief [19:19] PSI5 Receive Data - RD19 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD20:1",
            "< \\brief [20:20] PSI5 Receive Data - RD20 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD21:1",
            "< \\brief [21:21] PSI5 Receive Data - RD21 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD22:1",
            "< \\brief [22:22] PSI5 Receive Data - RD22 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD23:1",
            "< \\brief [23:23] PSI5 Receive Data - RD23 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD24:1",
            "< \\brief [24:24] PSI5 Receive Data - RD24 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD25:1",
            "< \\brief [25:25] PSI5 Receive Data - RD25 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD26:1",
            "< \\brief [26:26] PSI5 Receive Data - RD26 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD27:1",
            "< \\brief [27:27] PSI5 Receive Data - RD27 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PFC:4",
            "< \\brief [31:28] Packet Frame Count - PFC (rh)"
        ]
    ],
    "Ifx_PSI5S_RDS_Bits": [
        [
            "-",
            "\\brief Receive Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "XCRC0:1",
            "< \\brief [0:0] XCRC - XCRC0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "XCRC1:1",
            "< \\brief [1:1] XCRC - XCRC1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "XCRC2:1",
            "< \\brief [2:2] XCRC - XCRC2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "XCRC3:1",
            "< \\brief [3:3] XCRC - XCRC3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "XCRC4:1",
            "< \\brief [4:4] XCRC - XCRC4 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "XCRC5:1",
            "< \\brief [5:5] XCRC - XCRC5 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "XCRCI:1",
            "< \\brief [6:6] XCRC Error Flag - XCRCI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRC0:1",
            "< \\brief [7:7] CRC - CRC0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRC1:1",
            "< \\brief [8:8] CRC - CRC1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRC2:1",
            "< \\brief [9:9] CRC - CRC2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI:1",
            "< \\brief [10:10] CRC Error Flag - CRCI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERR0:1",
            "< \\brief [11:11] Error signalling Flag 0 - ERR0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERR1:1",
            "< \\brief [12:12] Error signalling Flag 1 - ERR1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HDI:1",
            "< \\brief [13:13] Header Error Signalled Flag - HDI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PE:1",
            "< \\brief [14:14] ASC Parity Error Flag - PE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FE:1",
            "< \\brief [15:15] ASC Framing Error Flag - FE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OE:1",
            "< \\brief [16:16] ASC Overrun Error Flag - OE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI:1",
            "< \\brief [17:17] Time Error Flag - TEI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RBI:1",
            "< \\brief [18:18] Receive Buffer Overflow Flag - RBI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FID:3",
            "< \\brief [21:19] Frame ID (Frame Number) - FID (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CID:3",
            "< \\brief [24:22] Channel ID (Channel Number) - CID (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AFC:3",
            "< \\brief [27:25] Actual UART Frame Count - AFC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PFC:4",
            "< \\brief [31:28] Packet Frame Count - PFC (rh)"
        ]
    ],
    "Ifx_PSI5S_SCR_Bits": [
        [
            "-",
            "\\brief Send Control Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PLL:5",
            "< \\brief [4:0] Pay Load Length of Registers SDRx - PLL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:1",
            "< \\brief [5:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EPS:2",
            "< \\brief [7:6] Enhanced Protocol Selection - EPS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BSC:1",
            "< \\brief [8:8] Bit Stuffing Control - BSC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:5",
            "< \\brief [13:9] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FLUS:1",
            "< \\brief [14:14] Flush SDRx - FLUS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:7",
            "< \\brief [21:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRC:1",
            "< \\brief [22:22] CRC Generation Control - CRC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STA:1",
            "< \\brief [23:23] Start Sequence Generation Control - STA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:2",
            "< \\brief [25:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TPF:1",
            "< \\brief [26:26] Transmit in Progress Flag - TPF (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:5",
            "< \\brief [31:27] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5S_SDR_Bits": [
        [
            "-",
            "\\brief Send Data Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD0:1",
            "< \\brief [0:0] SD0 - SD0 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD1:1",
            "< \\brief [1:1] SD1 - SD1 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD2:1",
            "< \\brief [2:2] SD2 - SD2 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD3:1",
            "< \\brief [3:3] SD3 - SD3 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD4:1",
            "< \\brief [4:4] SD4 - SD4 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD5:1",
            "< \\brief [5:5] SD5 - SD5 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD6:1",
            "< \\brief [6:6] SD6 - SD6 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD7:1",
            "< \\brief [7:7] SD7 - SD7 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD8:1",
            "< \\brief [8:8] SD8 - SD8 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD9:1",
            "< \\brief [9:9] SD9 - SD9 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD10:1",
            "< \\brief [10:10] SD10 - SD10 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD11:1",
            "< \\brief [11:11] SD11 - SD11 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD12:1",
            "< \\brief [12:12] SD12 - SD12 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD13:1",
            "< \\brief [13:13] SD13 - SD13 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD14:1",
            "< \\brief [14:14] SD14 - SD14 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD15:1",
            "< \\brief [15:15] SD15 - SD15 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD16:1",
            "< \\brief [16:16] SD16 - SD16 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD17:1",
            "< \\brief [17:17] SD17 - SD17 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD18:1",
            "< \\brief [18:18] SD18 - SD18 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD19:1",
            "< \\brief [19:19] SD19 - SD19 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD20:1",
            "< \\brief [20:20] SD20 - SD20 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD21:1",
            "< \\brief [21:21] SD21 - SD21 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD22:1",
            "< \\brief [22:22] SD22 - SD22 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD23:1",
            "< \\brief [23:23] SD23 - SD23 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5S_TAR_Bits": [
        [
            "-",
            "\\brief Target Address Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:2",
            "< \\brief [1:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TA:30",
            "< \\brief [31:2] Target Address - TA (rh)"
        ]
    ],
    "Ifx_PSI5S_TBUF_Bits": [
        [
            "-",
            "\\brief Transmit Buffer Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TD_VALUE:9",
            "< \\brief [8:0] Transmit Data Register Value - TD_VALUE (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:23",
            "< \\brief [31:9] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5S_TSCNTA_Bits": [
        [
            "-",
            "\\brief Time Stamp Count Register A",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CTS:24",
            "< \\brief [23:0] Current Time Stamp for the Module - CTS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETB:3",
            "< \\brief [26:24] External Time Base Select - ETB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TBS:1",
            "< \\brief [27:27] Time Base Select - TBS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TBEA:1",
            "< \\brief [28:28] Time Base Enable TSCNTA - TBEA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TBEB:1",
            "< \\brief [29:29] Time Base Enable TSCNTB - TBEB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLRA:1",
            "< \\brief [30:30] Clear Time Stamp Counter A - CLRA (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLRB:1",
            "< \\brief [31:31] Clear Time Stamp Counter B - CLRB (w)"
        ]
    ],
    "Ifx_PSI5S_TSCNTB_Bits": [
        [
            "-",
            "\\brief Time Stamp Count Register B",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CTS:24",
            "< \\brief [23:0] Current Time Stamp for the Module - CTS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETB:3",
            "< \\brief [26:24] External Time Base Select - ETB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TBS:1",
            "< \\brief [27:27] Time Base Select - TBS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5S_TSCR_Bits": [
        [
            "-",
            "\\brief Capture Register TSCR${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TS:24",
            "< \\brief [23:0] Time Stamp - TS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5S_TSM_Bits": [
        [
            "-",
            "\\brief Time Stamp Mirror Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TS:24",
            "< \\brief [23:0] Time Stamp - TS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:4",
            "< \\brief [27:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PFC:4",
            "< \\brief [31:28] Packet Frame Count - PFC (rh)"
        ]
    ],
    "Ifx_PSI5S_WDT_Bits": [
        [
            "-",
            "\\brief Watch Dog Timer Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "WDL:24",
            "< \\brief [23:0] Watch Dog Timer Limit - WDL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5S_WHBCON_Bits": [
        [
            "-",
            "\\brief Write Hardware Bits Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:4",
            "< \\brief [3:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLRREN:1",
            "< \\brief [4:4] Clear Receiver Enable Bit - CLRREN (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SETREN:1",
            "< \\brief [5:5] Set Receiver Enable Bit - SETREN (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:2",
            "< \\brief [7:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLRPE:1",
            "< \\brief [8:8] Clear Parity Error Flag - CLRPE (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLRFE:1",
            "< \\brief [9:9] Clear Framing Error Flag - CLRFE (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLROE:1",
            "< \\brief [10:10] Clear Overrun Error Flag - CLROE (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SETPE:1",
            "< \\brief [11:11] Set Parity Error Flag - SETPE (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SETFE:1",
            "< \\brief [12:12] Set Framing Error Flag - SETFE (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SETOE:1",
            "< \\brief [13:13] Set Overrun Error Flag - SETOE (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:18",
            "< \\brief [31:14] \\internal Reserved"
        ]
    ],
    "struct _Ifx_PSI5S": [
        [
            "-",
            "\\brief PSI5S object",
            "-"
        ],
        [
            "Ifx_PSI5S_CLC",
            "CLC",
            "< \\brief 0, Clock Control Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_4[4]",
            "< \\brief 4, \\internal Reserved"
        ],
        [
            "Ifx_PSI5S_ID",
            "ID",
            "< \\brief 8, Module Identification Register"
        ],
        [
            "Ifx_PSI5S_FDR",
            "FDR",
            "< \\brief C, PSI5-S Fractional Divider Register"
        ],
        [
            "Ifx_PSI5S_FDRT",
            "FDRT",
            "< \\brief 10, Fractional Divider Register for Time Stamp"
        ],
        [
            "Ifx_PSI5S_TSCNTA",
            "TSCNTA",
            "< \\brief 14, Time Stamp Count Register A"
        ],
        [
            "Ifx_PSI5S_TSCNTB",
            "TSCNTB",
            "< \\brief 18, Time Stamp Count Register B"
        ],
        [
            "Ifx_PSI5S_GCR",
            "GCR",
            "< \\brief 1C, Global Control Register"
        ],
        [
            "Ifx_PSI5S_NFC",
            "NFC",
            "< \\brief 20, Number of Frames Control Register"
        ],
        [
            "Ifx_PSI5S_FCNT",
            "FCNT",
            "< \\brief 24, Frame Counter Register"
        ],
        [
            "Ifx_PSI5S_IOCR",
            "IOCR",
            "< \\brief 28, Input and Output Control Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_2C[4]",
            "< \\brief 2C, \\internal Reserved"
        ]
    ],
    "Ifx_PSI5_ACCEN0_Bits": [
        [
            "-",
            "\\brief Access Enable Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw)"
        ]
    ],
    "Ifx_PSI5_ACCEN1_Bits": [
        [
            "-",
            "\\brief Access Enable Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:32",
            "< \\brief [31:0] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5_CH_CTV_Bits": [
        [
            "-",
            "\\brief Channel Trigger Value Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CTV:16",
            "< \\brief [15:0] Channel Trigger Value CTV - CTV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CTC:16",
            "< \\brief [31:16] Channel Trigger Counter - CTC (rwh)"
        ]
    ],
    "Ifx_PSI5_CH_IOCR_Bits": [
        [
            "-",
            "\\brief Input and Output Control Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ALTI:2",
            "< \\brief [1:0] Alternate Input Select - ALTI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:2",
            "< \\brief [3:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DEPTH:4",
            "< \\brief [7:4] Digital Glitch Filter Depth - DEPTH (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OIE:1",
            "< \\brief [8:8] Output Inverter Enable Channel x - OIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IIE:1",
            "< \\brief [9:9] Input Inverter Enable Channel x - IIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:2",
            "< \\brief [11:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "REG:1",
            "< \\brief [12:12] Rising Edge Glitch Flag for Channel x - REG (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FEG:1",
            "< \\brief [13:13] Falling Edge Glitch Flag for Channel x - FEG (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CREG:1",
            "< \\brief [14:14] Clear Rising Edge Glitch Flag for Channel x - CREG (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFEG:1",
            "< \\brief [15:15] Clear Falling Edge Glitch Flag for Channel x - CFEG (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:14",
            "< \\brief [29:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXM:1",
            "< \\brief [30:30] Receive Monitor for Channel x - RXM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXM:1",
            "< \\brief [31:31] Transmit Monitor for Channel x - TXM (rh)"
        ]
    ],
    "Ifx_PSI5_CH_PGC_Bits": [
        [
            "-",
            "\\brief Pulse Generation Control Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PLEN:6",
            "< \\brief [5:0] Pulse Length - PLEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:2",
            "< \\brief [7:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DEL:6",
            "< \\brief [13:8] Delay Length - DEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:1",
            "< \\brief [14:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TBS:1",
            "< \\brief [15:15] Time Base Select - TBS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETB:3",
            "< \\brief [18:16] External Time Base Select - ETB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PTE:1",
            "< \\brief [19:19] Periodic Trigger Enable - PTE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETS:3",
            "< \\brief [22:20] External Trigger Select - ETS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETE:1",
            "< \\brief [23:23] External Trigger Enable - ETE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BYP:1",
            "< \\brief [24:24] Bypass Enable - BYP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BOT:7",
            "< \\brief [31:25] Blank Out Time - BOT (rw)"
        ]
    ],
    "Ifx_PSI5_CH_RCRA_Bits": [
        [
            "-",
            "\\brief Receiver Control Register A ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDL0:5",
            "< \\brief [4:0] Payload Data Length - PDL0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDL1:5",
            "< \\brief [9:5] Payload Data Length - PDL1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDL2:5",
            "< \\brief [14:10] Payload Data Length - PDL2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDL3:5",
            "< \\brief [19:15] Payload Data Length - PDL3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDL4:5",
            "< \\brief [24:20] Payload Data Length - PDL4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDL5:5",
            "< \\brief [29:25] Payload Data Length - PDL5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ASYN:1",
            "< \\brief [30:30] Asynchronous Mode - ASYN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AVBS:1",
            "< \\brief [31:31] Verbose Mode for Asynchronous Mode - AVBS (rw)"
        ]
    ],
    "Ifx_PSI5_CH_RCRB_Bits": [
        [
            "-",
            "\\brief Receiver Control Register B ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSG0:1",
            "< \\brief [0:0] Messaging Bits - MSG0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRC0:1",
            "< \\brief [1:1] CRC or Parit0 Selection - CRC0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FEC0:1",
            "< \\brief [2:2] Frame Expectation Control - FEC0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VBS0:1",
            "< \\brief [3:3] Verbose Mode - VBS0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSG1:1",
            "< \\brief [4:4] Messaging Bits - MSG1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRC1:1",
            "< \\brief [5:5] CRC or Parit1 Selection - CRC1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FEC1:1",
            "< \\brief [6:6] Frame Expectation Control - FEC1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VBS1:1",
            "< \\brief [7:7] Verbose Mode - VBS1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSG2:1",
            "< \\brief [8:8] Messaging Bits - MSG2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRC2:1",
            "< \\brief [9:9] CRC or Parit2 Selection - CRC2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FEC2:1",
            "< \\brief [10:10] Frame Expectation Control - FEC2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VBS2:1",
            "< \\brief [11:11] Verbose Mode - VBS2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSG3:1",
            "< \\brief [12:12] Messaging Bits - MSG3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRC3:1",
            "< \\brief [13:13] CRC or Parit3 Selection - CRC3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FEC3:1",
            "< \\brief [14:14] Frame Expectation Control - FEC3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VBS3:1",
            "< \\brief [15:15] Verbose Mode - VBS3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSG4:1",
            "< \\brief [16:16] Messaging Bits - MSG4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRC4:1",
            "< \\brief [17:17] CRC or Parit4 Selection - CRC4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FEC4:1",
            "< \\brief [18:18] Frame Expectation Control - FEC4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VBS4:1",
            "< \\brief [19:19] Verbose Mode - VBS4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSG5:1",
            "< \\brief [20:20] Messaging Bits - MSG5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRC5:1",
            "< \\brief [21:21] CRC or Parit5 Selection - CRC5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FEC5:1",
            "< \\brief [22:22] Frame Expectation Control - FEC5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VBS5:1",
            "< \\brief [23:23] Verbose Mode - VBS5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5_CH_RCRC_Bits": [
        [
            "-",
            "\\brief Receiver Control Register C ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "BRS:1",
            "< \\brief [0:0] Bit Rate Select - BRS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSP:2",
            "< \\brief [2:1] Time Stamp Select for Pulses - TSP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSF:2",
            "< \\brief [4:3] Time Stamp Select for Start of Frame (SOF) - TSF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSR:1",
            "< \\brief [5:5] Time Stamp Select for Receive Data Registers - TSR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:26",
            "< \\brief [31:6] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5_CH_RDRH_Bits": [
        [
            "-",
            "\\brief Receive Data Register High ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TS:24",
            "< \\brief [23:0] Time Stamp - TS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SC:3",
            "< \\brief [26:24] Slot Counter - SC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI:1",
            "< \\brief [27:27] Time Slot Error Flag - TEI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI:1",
            "< \\brief [28:28] Number of bits Error Flag - NBI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI:1",
            "< \\brief [29:29] Error in Message Bits Flag - MEI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI:1",
            "< \\brief [30:30] No Frame Received Flag - NFI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RBI:1",
            "< \\brief [31:31] Receive Buffer Overflow Flag - RBI (rh)"
        ]
    ],
    "Ifx_PSI5_CH_RDRL_Bits": [
        [
            "-",
            "\\brief Receive Data Register Low ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI:1",
            "< \\brief [0:0] CRC Error Flag - CRCI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRC:3",
            "< \\brief [3:1] CRC - CRC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD:28",
            "< \\brief [31:4] RD - RD (rh)"
        ]
    ],
    "Ifx_PSI5_CH_RSR_Bits": [
        [
            "-",
            "\\brief Receive Status Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRC:3",
            "< \\brief [2:0] CRC - CRC (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:5",
            "< \\brief [7:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSG:2",
            "< \\brief [9:8] Messaging Bits - MSG (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:22",
            "< \\brief [31:10] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5_CH_SCR_Bits": [
        [
            "-",
            "\\brief Send Control Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PLL:6",
            "< \\brief [5:0] Pay Load Length of Registers SDRL/H - PLL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EPS:1",
            "< \\brief [6:6] Enhanced Protocol Selection - EPS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BSC:1",
            "< \\brief [7:7] Bit Stuffing Control - BSC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SSL:6",
            "< \\brief [13:8] Pay Load Length of Registers SSRL/H - SSL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FLUS:1",
            "< \\brief [14:14] Flush SSRH/Lx - FLUS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FLUO:1",
            "< \\brief [15:15] Flush SORH/Lx - FLUO (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SOL:6",
            "< \\brief [21:16] Pay Load Length of Registers SORL/H - SOL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRC:1",
            "< \\brief [22:22] CRC Generation Control - CRC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STA:1",
            "< \\brief [23:23] Start Sequence Generation Control - STA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INH:1",
            "< \\brief [24:24] Inhibit Transfer - INH (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "GO:1",
            "< \\brief [25:25] Release prepared Send data - GO (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TPF:1",
            "< \\brief [26:26] Transmit Preparation Flag - TPF (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSF:1",
            "< \\brief [27:27] Transmit Shift Flag - TSF (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TOF:1",
            "< \\brief [28:28] Transmit Output Flag - TOF (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:2",
            "< \\brief [30:29] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRQ:1",
            "< \\brief [31:31] Transfer Request in Progress - TRQ (r)"
        ]
    ],
    "Ifx_PSI5_CH_SDRH_Bits": [
        [
            "-",
            "\\brief Send Data Register High ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD32:1",
            "< \\brief [0:0] SD32 - SD32 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD33:1",
            "< \\brief [1:1] SD33 - SD33 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD34:1",
            "< \\brief [2:2] SD34 - SD34 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD35:1",
            "< \\brief [3:3] SD35 - SD35 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD36:1",
            "< \\brief [4:4] SD36 - SD36 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD37:1",
            "< \\brief [5:5] SD37 - SD37 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD38:1",
            "< \\brief [6:6] SD38 - SD38 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD39:1",
            "< \\brief [7:7] SD39 - SD39 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD40:1",
            "< \\brief [8:8] SD40 - SD40 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD41:1",
            "< \\brief [9:9] SD41 - SD41 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD42:1",
            "< \\brief [10:10] SD42 - SD42 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD43:1",
            "< \\brief [11:11] SD43 - SD43 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD44:1",
            "< \\brief [12:12] SD44 - SD44 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD45:1",
            "< \\brief [13:13] SD45 - SD45 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD46:1",
            "< \\brief [14:14] SD46 - SD46 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD47:1",
            "< \\brief [15:15] SD47 - SD47 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD48:1",
            "< \\brief [16:16] SD48 - SD48 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD49:1",
            "< \\brief [17:17] SD49 - SD49 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD50:1",
            "< \\brief [18:18] SD50 - SD50 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD51:1",
            "< \\brief [19:19] SD51 - SD51 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD52:1",
            "< \\brief [20:20] SD52 - SD52 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD53:1",
            "< \\brief [21:21] SD53 - SD53 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD54:1",
            "< \\brief [22:22] SD54 - SD54 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD55:1",
            "< \\brief [23:23] SD55 - SD55 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD56:1",
            "< \\brief [24:24] SD56 - SD56 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD57:1",
            "< \\brief [25:25] SD57 - SD57 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD58:1",
            "< \\brief [26:26] SD58 - SD58 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD59:1",
            "< \\brief [27:27] SD59 - SD59 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD60:1",
            "< \\brief [28:28] SD60 - SD60 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD61:1",
            "< \\brief [29:29] SD61 - SD61 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD62:1",
            "< \\brief [30:30] SD62 - SD62 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD63:1",
            "< \\brief [31:31] SD63 - SD63 (rw)"
        ]
    ],
    "Ifx_PSI5_CH_SDRL_Bits": [
        [
            "-",
            "\\brief Send Data Register Low ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD0:1",
            "< \\brief [0:0] SD0 - SD0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD1:1",
            "< \\brief [1:1] SD1 - SD1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD2:1",
            "< \\brief [2:2] SD2 - SD2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD3:1",
            "< \\brief [3:3] SD3 - SD3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD4:1",
            "< \\brief [4:4] SD4 - SD4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD5:1",
            "< \\brief [5:5] SD5 - SD5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD6:1",
            "< \\brief [6:6] SD6 - SD6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD7:1",
            "< \\brief [7:7] SD7 - SD7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD8:1",
            "< \\brief [8:8] SD8 - SD8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD9:1",
            "< \\brief [9:9] SD9 - SD9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD10:1",
            "< \\brief [10:10] SD10 - SD10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD11:1",
            "< \\brief [11:11] SD11 - SD11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD12:1",
            "< \\brief [12:12] SD12 - SD12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD13:1",
            "< \\brief [13:13] SD13 - SD13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD14:1",
            "< \\brief [14:14] SD14 - SD14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD15:1",
            "< \\brief [15:15] SD15 - SD15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD16:1",
            "< \\brief [16:16] SD16 - SD16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD17:1",
            "< \\brief [17:17] SD17 - SD17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD18:1",
            "< \\brief [18:18] SD18 - SD18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD19:1",
            "< \\brief [19:19] SD19 - SD19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD20:1",
            "< \\brief [20:20] SD20 - SD20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD21:1",
            "< \\brief [21:21] SD21 - SD21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD22:1",
            "< \\brief [22:22] SD22 - SD22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD23:1",
            "< \\brief [23:23] SD23 - SD23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD24:1",
            "< \\brief [24:24] SD24 - SD24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD25:1",
            "< \\brief [25:25] SD25 - SD25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD26:1",
            "< \\brief [26:26] SD26 - SD26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD27:1",
            "< \\brief [27:27] SD27 - SD27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD28:1",
            "< \\brief [28:28] SD28 - SD28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD29:1",
            "< \\brief [29:29] SD29 - SD29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD30:1",
            "< \\brief [30:30] SD30 - SD30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD31:1",
            "< \\brief [31:31] SD31 - SD31 (rw)"
        ]
    ],
    "Ifx_PSI5_CH_SDS_Bits": [
        [
            "-",
            "\\brief Serial Data and Status Register ${x}${z}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD:16",
            "< \\brief [15:0] Serial Data - SD (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MID:8",
            "< \\brief [23:16] Message ID - MID (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRC:6",
            "< \\brief [29:24] SCRC - SCRC (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRI:1",
            "< \\brief [30:30] CRC of Serial Message failed Interrupt Flag. - SCRI (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CON:1",
            "< \\brief [31:31] Configuration bit - CON (r)"
        ]
    ],
    "Ifx_PSI5_CH_SFTSC_Bits": [
        [
            "-",
            "\\brief Start of Frame Time Stamp Capture Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TS:24",
            "< \\brief [23:0] Time Stamp - TS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5_CH_SORH_Bits": [
        [
            "-",
            "\\brief Send Output Register High ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD32:1",
            "< \\brief [0:0] SD32 - SD32 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD33:1",
            "< \\brief [1:1] SD33 - SD33 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD34:1",
            "< \\brief [2:2] SD34 - SD34 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD35:1",
            "< \\brief [3:3] SD35 - SD35 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD36:1",
            "< \\brief [4:4] SD36 - SD36 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD37:1",
            "< \\brief [5:5] SD37 - SD37 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD38:1",
            "< \\brief [6:6] SD38 - SD38 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD39:1",
            "< \\brief [7:7] SD39 - SD39 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD40:1",
            "< \\brief [8:8] SD40 - SD40 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD41:1",
            "< \\brief [9:9] SD41 - SD41 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD42:1",
            "< \\brief [10:10] SD42 - SD42 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD43:1",
            "< \\brief [11:11] SD43 - SD43 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD44:1",
            "< \\brief [12:12] SD44 - SD44 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD45:1",
            "< \\brief [13:13] SD45 - SD45 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD46:1",
            "< \\brief [14:14] SD46 - SD46 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD47:1",
            "< \\brief [15:15] SD47 - SD47 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD48:1",
            "< \\brief [16:16] SD48 - SD48 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD49:1",
            "< \\brief [17:17] SD49 - SD49 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD50:1",
            "< \\brief [18:18] SD50 - SD50 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD51:1",
            "< \\brief [19:19] SD51 - SD51 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD52:1",
            "< \\brief [20:20] SD52 - SD52 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD53:1",
            "< \\brief [21:21] SD53 - SD53 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD54:1",
            "< \\brief [22:22] SD54 - SD54 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD55:1",
            "< \\brief [23:23] SD55 - SD55 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD56:1",
            "< \\brief [24:24] SD56 - SD56 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD57:1",
            "< \\brief [25:25] SD57 - SD57 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD58:1",
            "< \\brief [26:26] SD58 - SD58 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD59:1",
            "< \\brief [27:27] SD59 - SD59 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD60:1",
            "< \\brief [28:28] SD60 - SD60 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD61:1",
            "< \\brief [29:29] SD61 - SD61 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD62:1",
            "< \\brief [30:30] SD62 - SD62 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD63:1",
            "< \\brief [31:31] SD63 - SD63 (rwh)"
        ]
    ],
    "Ifx_PSI5_CH_SORL_Bits": [
        [
            "-",
            "\\brief Send Output Register Low ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD0:1",
            "< \\brief [0:0] SD0 - SD0 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD1:1",
            "< \\brief [1:1] SD1 - SD1 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD2:1",
            "< \\brief [2:2] SD2 - SD2 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD3:1",
            "< \\brief [3:3] SD3 - SD3 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD4:1",
            "< \\brief [4:4] SD4 - SD4 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD5:1",
            "< \\brief [5:5] SD5 - SD5 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD6:1",
            "< \\brief [6:6] SD6 - SD6 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD7:1",
            "< \\brief [7:7] SD7 - SD7 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD8:1",
            "< \\brief [8:8] SD8 - SD8 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD9:1",
            "< \\brief [9:9] SD9 - SD9 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD10:1",
            "< \\brief [10:10] SD10 - SD10 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD11:1",
            "< \\brief [11:11] SD11 - SD11 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD12:1",
            "< \\brief [12:12] SD12 - SD12 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD13:1",
            "< \\brief [13:13] SD13 - SD13 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD14:1",
            "< \\brief [14:14] SD14 - SD14 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD15:1",
            "< \\brief [15:15] SD15 - SD15 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD16:1",
            "< \\brief [16:16] SD16 - SD16 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD17:1",
            "< \\brief [17:17] SD17 - SD17 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD18:1",
            "< \\brief [18:18] SD18 - SD18 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD19:1",
            "< \\brief [19:19] SD19 - SD19 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD20:1",
            "< \\brief [20:20] SD20 - SD20 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD21:1",
            "< \\brief [21:21] SD21 - SD21 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD22:1",
            "< \\brief [22:22] SD22 - SD22 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD23:1",
            "< \\brief [23:23] SD23 - SD23 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD24:1",
            "< \\brief [24:24] SD24 - SD24 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD25:1",
            "< \\brief [25:25] SD25 - SD25 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD26:1",
            "< \\brief [26:26] SD26 - SD26 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD27:1",
            "< \\brief [27:27] SD27 - SD27 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD28:1",
            "< \\brief [28:28] SD28 - SD28 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD29:1",
            "< \\brief [29:29] SD29 - SD29 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD30:1",
            "< \\brief [30:30] SD30 - SD30 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD31:1",
            "< \\brief [31:31] SD31 - SD31 (rwh)"
        ]
    ],
    "Ifx_PSI5_CH_SPTSC_Bits": [
        [
            "-",
            "\\brief Start of Pulse Time Stamp Capture Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TS:24",
            "< \\brief [23:0] Time Stamp - TS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5_CH_SSRH_Bits": [
        [
            "-",
            "\\brief Send Shift Register High ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD32:1",
            "< \\brief [0:0] SD32 - SD32 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD33:1",
            "< \\brief [1:1] SD33 - SD33 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD34:1",
            "< \\brief [2:2] SD34 - SD34 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD35:1",
            "< \\brief [3:3] SD35 - SD35 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD36:1",
            "< \\brief [4:4] SD36 - SD36 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD37:1",
            "< \\brief [5:5] SD37 - SD37 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD38:1",
            "< \\brief [6:6] SD38 - SD38 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD39:1",
            "< \\brief [7:7] SD39 - SD39 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD40:1",
            "< \\brief [8:8] SD40 - SD40 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD41:1",
            "< \\brief [9:9] SD41 - SD41 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD42:1",
            "< \\brief [10:10] SD42 - SD42 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD43:1",
            "< \\brief [11:11] SD43 - SD43 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD44:1",
            "< \\brief [12:12] SD44 - SD44 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD45:1",
            "< \\brief [13:13] SD45 - SD45 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD46:1",
            "< \\brief [14:14] SD46 - SD46 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD47:1",
            "< \\brief [15:15] SD47 - SD47 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD48:1",
            "< \\brief [16:16] SD48 - SD48 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD49:1",
            "< \\brief [17:17] SD49 - SD49 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD50:1",
            "< \\brief [18:18] SD50 - SD50 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD51:1",
            "< \\brief [19:19] SD51 - SD51 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD52:1",
            "< \\brief [20:20] SD52 - SD52 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD53:1",
            "< \\brief [21:21] SD53 - SD53 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD54:1",
            "< \\brief [22:22] SD54 - SD54 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD55:1",
            "< \\brief [23:23] SD55 - SD55 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD56:1",
            "< \\brief [24:24] SD56 - SD56 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD57:1",
            "< \\brief [25:25] SD57 - SD57 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD58:1",
            "< \\brief [26:26] SD58 - SD58 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD59:1",
            "< \\brief [27:27] SD59 - SD59 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD60:1",
            "< \\brief [28:28] SD60 - SD60 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD61:1",
            "< \\brief [29:29] SD61 - SD61 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD62:1",
            "< \\brief [30:30] SD62 - SD62 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD63:1",
            "< \\brief [31:31] SD63 - SD63 (rwh)"
        ]
    ],
    "Ifx_PSI5_CH_SSRL_Bits": [
        [
            "-",
            "\\brief Send Shift Register Low ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD0:1",
            "< \\brief [0:0] SD0 - SD0 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD1:1",
            "< \\brief [1:1] SD1 - SD1 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD2:1",
            "< \\brief [2:2] SD2 - SD2 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD3:1",
            "< \\brief [3:3] SD3 - SD3 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD4:1",
            "< \\brief [4:4] SD4 - SD4 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD5:1",
            "< \\brief [5:5] SD5 - SD5 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD6:1",
            "< \\brief [6:6] SD6 - SD6 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD7:1",
            "< \\brief [7:7] SD7 - SD7 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD8:1",
            "< \\brief [8:8] SD8 - SD8 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD9:1",
            "< \\brief [9:9] SD9 - SD9 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD10:1",
            "< \\brief [10:10] SD10 - SD10 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD11:1",
            "< \\brief [11:11] SD11 - SD11 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD12:1",
            "< \\brief [12:12] SD12 - SD12 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD13:1",
            "< \\brief [13:13] SD13 - SD13 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD14:1",
            "< \\brief [14:14] SD14 - SD14 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD15:1",
            "< \\brief [15:15] SD15 - SD15 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD16:1",
            "< \\brief [16:16] SD16 - SD16 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD17:1",
            "< \\brief [17:17] SD17 - SD17 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD18:1",
            "< \\brief [18:18] SD18 - SD18 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD19:1",
            "< \\brief [19:19] SD19 - SD19 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD20:1",
            "< \\brief [20:20] SD20 - SD20 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD21:1",
            "< \\brief [21:21] SD21 - SD21 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD22:1",
            "< \\brief [22:22] SD22 - SD22 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD23:1",
            "< \\brief [23:23] SD23 - SD23 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD24:1",
            "< \\brief [24:24] SD24 - SD24 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD25:1",
            "< \\brief [25:25] SD25 - SD25 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD26:1",
            "< \\brief [26:26] SD26 - SD26 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD27:1",
            "< \\brief [27:27] SD27 - SD27 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD28:1",
            "< \\brief [28:28] SD28 - SD28 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD29:1",
            "< \\brief [29:29] SD29 - SD29 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD30:1",
            "< \\brief [30:30] SD30 - SD30 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD31:1",
            "< \\brief [31:31] SD31 - SD31 (rwh)"
        ]
    ],
    "Ifx_PSI5_CH_WDT_Bits": [
        [
            "-",
            "\\brief Watch Dog Timer Register ${x}${w}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "WDL:16",
            "< \\brief [15:0] Watch Dog Timer Limit - WDL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5_CLC_Bits": [
        [
            "-",
            "\\brief Clock Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISR:1",
            "< \\brief [0:0] Module Disable Request Bit - DISR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISS:1",
            "< \\brief [1:1] Module Disable Status Bit - DISS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EDIS:1",
            "< \\brief [3:3] External Sleep Mode Request Disable Bit - EDIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5_CRCICLR_Bits": [
        [
            "-",
            "\\brief CRCI Overview Clear Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI0:1",
            "< \\brief [0:0] Clear CRCI Flag of Buffer 0 - CRCI0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI1:1",
            "< \\brief [1:1] Clear CRCI Flag of Buffer 1 - CRCI1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI2:1",
            "< \\brief [2:2] Clear CRCI Flag of Buffer 2 - CRCI2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI3:1",
            "< \\brief [3:3] Clear CRCI Flag of Buffer 3 - CRCI3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI4:1",
            "< \\brief [4:4] Clear CRCI Flag of Buffer 4 - CRCI4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI5:1",
            "< \\brief [5:5] Clear CRCI Flag of Buffer 5 - CRCI5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI6:1",
            "< \\brief [6:6] Clear CRCI Flag of Buffer 6 - CRCI6 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI7:1",
            "< \\brief [7:7] Clear CRCI Flag of Buffer 7 - CRCI7 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI8:1",
            "< \\brief [8:8] Clear CRCI Flag of Buffer 8 - CRCI8 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI9:1",
            "< \\brief [9:9] Clear CRCI Flag of Buffer 9 - CRCI9 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI10:1",
            "< \\brief [10:10] Clear CRCI Flag of Buffer 10 - CRCI10 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI11:1",
            "< \\brief [11:11] Clear CRCI Flag of Buffer 11 - CRCI11 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI12:1",
            "< \\brief [12:12] Clear CRCI Flag of Buffer 12 - CRCI12 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI13:1",
            "< \\brief [13:13] Clear CRCI Flag of Buffer 13 - CRCI13 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI14:1",
            "< \\brief [14:14] Clear CRCI Flag of Buffer 14 - CRCI14 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI15:1",
            "< \\brief [15:15] Clear CRCI Flag of Buffer 15 - CRCI15 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI16:1",
            "< \\brief [16:16] Clear CRCI Flag of Buffer 16 - CRCI16 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI17:1",
            "< \\brief [17:17] Clear CRCI Flag of Buffer 17 - CRCI17 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI18:1",
            "< \\brief [18:18] Clear CRCI Flag of Buffer 18 - CRCI18 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI19:1",
            "< \\brief [19:19] Clear CRCI Flag of Buffer 19 - CRCI19 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI20:1",
            "< \\brief [20:20] Clear CRCI Flag of Buffer 20 - CRCI20 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI21:1",
            "< \\brief [21:21] Clear CRCI Flag of Buffer 21 - CRCI21 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI22:1",
            "< \\brief [22:22] Clear CRCI Flag of Buffer 22 - CRCI22 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI23:1",
            "< \\brief [23:23] Clear CRCI Flag of Buffer 23 - CRCI23 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI24:1",
            "< \\brief [24:24] Clear CRCI Flag of Buffer 24 - CRCI24 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI25:1",
            "< \\brief [25:25] Clear CRCI Flag of Buffer 25 - CRCI25 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI26:1",
            "< \\brief [26:26] Clear CRCI Flag of Buffer 26 - CRCI26 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI27:1",
            "< \\brief [27:27] Clear CRCI Flag of Buffer 27 - CRCI27 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI28:1",
            "< \\brief [28:28] Clear CRCI Flag of Buffer 28 - CRCI28 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI29:1",
            "< \\brief [29:29] Clear CRCI Flag of Buffer 29 - CRCI29 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI30:1",
            "< \\brief [30:30] Clear CRCI Flag of Buffer 30 - CRCI30 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI31:1",
            "< \\brief [31:31] Clear CRCI Flag of Buffer 31 - CRCI31 (w)"
        ]
    ],
    "Ifx_PSI5_CRCIOV_Bits": [
        [
            "-",
            "\\brief CRCI Overview Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI0:1",
            "< \\brief [0:0] CRCI Flag of Buffer 0 - CRCI0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI1:1",
            "< \\brief [1:1] CRCI Flag of Buffer 1 - CRCI1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI2:1",
            "< \\brief [2:2] CRCI Flag of Buffer 2 - CRCI2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI3:1",
            "< \\brief [3:3] CRCI Flag of Buffer 3 - CRCI3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI4:1",
            "< \\brief [4:4] CRCI Flag of Buffer 4 - CRCI4 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI5:1",
            "< \\brief [5:5] CRCI Flag of Buffer 5 - CRCI5 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI6:1",
            "< \\brief [6:6] CRCI Flag of Buffer 6 - CRCI6 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI7:1",
            "< \\brief [7:7] CRCI Flag of Buffer 7 - CRCI7 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI8:1",
            "< \\brief [8:8] CRCI Flag of Buffer 8 - CRCI8 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI9:1",
            "< \\brief [9:9] CRCI Flag of Buffer 9 - CRCI9 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI10:1",
            "< \\brief [10:10] CRCI Flag of Buffer 10 - CRCI10 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI11:1",
            "< \\brief [11:11] CRCI Flag of Buffer 11 - CRCI11 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI12:1",
            "< \\brief [12:12] CRCI Flag of Buffer 12 - CRCI12 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI13:1",
            "< \\brief [13:13] CRCI Flag of Buffer 13 - CRCI13 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI14:1",
            "< \\brief [14:14] CRCI Flag of Buffer 14 - CRCI14 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI15:1",
            "< \\brief [15:15] CRCI Flag of Buffer 15 - CRCI15 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI16:1",
            "< \\brief [16:16] CRCI Flag of Buffer 16 - CRCI16 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI17:1",
            "< \\brief [17:17] CRCI Flag of Buffer 17 - CRCI17 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI18:1",
            "< \\brief [18:18] CRCI Flag of Buffer 18 - CRCI18 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI19:1",
            "< \\brief [19:19] CRCI Flag of Buffer 19 - CRCI19 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI20:1",
            "< \\brief [20:20] CRCI Flag of Buffer 20 - CRCI20 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI21:1",
            "< \\brief [21:21] CRCI Flag of Buffer 21 - CRCI21 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI22:1",
            "< \\brief [22:22] CRCI Flag of Buffer 22 - CRCI22 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI23:1",
            "< \\brief [23:23] CRCI Flag of Buffer 23 - CRCI23 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI24:1",
            "< \\brief [24:24] CRCI Flag of Buffer 24 - CRCI24 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI25:1",
            "< \\brief [25:25] CRCI Flag of Buffer 25 - CRCI25 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI26:1",
            "< \\brief [26:26] CRCI Flag of Buffer 26 - CRCI26 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI27:1",
            "< \\brief [27:27] CRCI Flag of Buffer 27 - CRCI27 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI28:1",
            "< \\brief [28:28] CRCI Flag of Buffer 28 - CRCI28 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI29:1",
            "< \\brief [29:29] CRCI Flag of Buffer 29 - CRCI29 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI30:1",
            "< \\brief [30:30] CRCI Flag of Buffer 30 - CRCI30 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI31:1",
            "< \\brief [31:31] CRCI Flag of Buffer 31 - CRCI31 (rh)"
        ]
    ],
    "Ifx_PSI5_CRCISET_Bits": [
        [
            "-",
            "\\brief CRCI Overview Set Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI0:1",
            "< \\brief [0:0] Set CRCI Flag of Buffer 0 - CRCI0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI1:1",
            "< \\brief [1:1] Set CRCI Flag of Buffer 1 - CRCI1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI2:1",
            "< \\brief [2:2] Set CRCI Flag of Buffer 2 - CRCI2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI3:1",
            "< \\brief [3:3] Set CRCI Flag of Buffer 3 - CRCI3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI4:1",
            "< \\brief [4:4] Set CRCI Flag of Buffer 4 - CRCI4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI5:1",
            "< \\brief [5:5] Set CRCI Flag of Buffer 5 - CRCI5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI6:1",
            "< \\brief [6:6] Set CRCI Flag of Buffer 6 - CRCI6 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI7:1",
            "< \\brief [7:7] Set CRCI Flag of Buffer 7 - CRCI7 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI8:1",
            "< \\brief [8:8] Set CRCI Flag of Buffer 8 - CRCI8 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI9:1",
            "< \\brief [9:9] Set CRCI Flag of Buffer 9 - CRCI9 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI10:1",
            "< \\brief [10:10] Set CRCI Flag of Buffer 10 - CRCI10 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI11:1",
            "< \\brief [11:11] Set CRCI Flag of Buffer 11 - CRCI11 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI12:1",
            "< \\brief [12:12] Set CRCI Flag of Buffer 12 - CRCI12 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI13:1",
            "< \\brief [13:13] Set CRCI Flag of Buffer 13 - CRCI13 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI14:1",
            "< \\brief [14:14] Set CRCI Flag of Buffer 14 - CRCI14 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI15:1",
            "< \\brief [15:15] Set CRCI Flag of Buffer 15 - CRCI15 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI16:1",
            "< \\brief [16:16] Set CRCI Flag of Buffer 16 - CRCI16 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI17:1",
            "< \\brief [17:17] Set CRCI Flag of Buffer 17 - CRCI17 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI18:1",
            "< \\brief [18:18] Set CRCI Flag of Buffer 18 - CRCI18 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI19:1",
            "< \\brief [19:19] Set CRCI Flag of Buffer 19 - CRCI19 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI20:1",
            "< \\brief [20:20] Set CRCI Flag of Buffer 20 - CRCI20 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI21:1",
            "< \\brief [21:21] Set CRCI Flag of Buffer 21 - CRCI21 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI22:1",
            "< \\brief [22:22] Set CRCI Flag of Buffer 22 - CRCI22 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI23:1",
            "< \\brief [23:23] Set CRCI Flag of Buffer 23 - CRCI23 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI24:1",
            "< \\brief [24:24] Set CRCI Flag of Buffer 24 - CRCI24 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI25:1",
            "< \\brief [25:25] Set CRCI Flag of Buffer 25 - CRCI25 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI26:1",
            "< \\brief [26:26] Set CRCI Flag of Buffer 26 - CRCI26 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI27:1",
            "< \\brief [27:27] Set CRCI Flag of Buffer 27 - CRCI27 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI28:1",
            "< \\brief [28:28] Set CRCI Flag of Buffer 28 - CRCI28 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI29:1",
            "< \\brief [29:29] Set CRCI Flag of Buffer 29 - CRCI29 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI30:1",
            "< \\brief [30:30] Set CRCI Flag of Buffer 30 - CRCI30 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI31:1",
            "< \\brief [31:31] Set CRCI Flag of Buffer 31 - CRCI31 (w)"
        ]
    ],
    "Ifx_PSI5_FDR_Bits": [
        [
            "-",
            "\\brief PSI5 Fractional Divider Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "STEP:10",
            "< \\brief [9:0] Step Value - STEP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:4",
            "< \\brief [13:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DM:2",
            "< \\brief [15:14] Divider Mode - DM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RESULT:10",
            "< \\brief [25:16] Result Value - RESULT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:6",
            "< \\brief [31:26] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5_FDRH_Bits": [
        [
            "-",
            "\\brief Fractional Divider Register for Higher Bit Rate",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "STEP:10",
            "< \\brief [9:0] Step Value - STEP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:4",
            "< \\brief [13:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DM:2",
            "< \\brief [15:14] Divider Mode - DM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RESULT:10",
            "< \\brief [25:16] Result Value - RESULT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:6",
            "< \\brief [31:26] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5_FDRL_Bits": [
        [
            "-",
            "\\brief Fractional Divider Register for Lower Bit Rate",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "STEP:10",
            "< \\brief [9:0] Step Value - STEP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:4",
            "< \\brief [13:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DM:2",
            "< \\brief [15:14] Divider Mode - DM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RESULT:10",
            "< \\brief [25:16] Result Value - RESULT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:6",
            "< \\brief [31:26] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5_FDRT_Bits": [
        [
            "-",
            "\\brief Fractional Divider Register for Time Stamp",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "STEP:10",
            "< \\brief [9:0] Step Value - STEP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:4",
            "< \\brief [13:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DM:2",
            "< \\brief [15:14] Divider Mode - DM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RESULT:10",
            "< \\brief [25:16] Result Value - RESULT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ECS:3",
            "< \\brief [28:26] External Time Stamp Clear Source Select - ECS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ECEA:1",
            "< \\brief [29:29] External Time Stamp Clear Enable A - ECEA (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ECEB:1",
            "< \\brief [30:30] External Time Stamp Clear Enable B - ECEB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ECEC:1",
            "< \\brief [31:31] External Time Stamp Clear Enable C - ECEC (rw)"
        ]
    ],
    "Ifx_PSI5_GCR_Bits": [
        [
            "-",
            "\\brief Global Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI:1",
            "< \\brief [0:0] CRCI - CRCI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI:1",
            "< \\brief [1:1] NBI - NBI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI:1",
            "< \\brief [2:2] MEI - MEI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI:1",
            "< \\brief [3:3] NFI - NFI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI:1",
            "< \\brief [4:4] TEI - TEI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:3",
            "< \\brief [7:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETC0:1",
            "< \\brief [8:8] Enable Channel Trigger Counter CTV0.CTC - ETC0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETC1:1",
            "< \\brief [9:9] Enable Channel Trigger Counter CTV1.CTC - ETC1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETC2:1",
            "< \\brief [10:10] Enable Channel Trigger Counter CTV2.CTC - ETC2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETC3:1",
            "< \\brief [11:11] Enable Channel Trigger Counter CTV3.CTC - ETC3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETC4:1",
            "< \\brief [12:12] Enable Channel Trigger Counter CTV4.CTC - ETC4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:3",
            "< \\brief [15:13] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEN0:1",
            "< \\brief [16:16] Enable Channel - CEN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEN1:1",
            "< \\brief [17:17] Enable Channel - CEN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEN2:1",
            "< \\brief [18:18] Enable Channel - CEN2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEN3:1",
            "< \\brief [19:19] Enable Channel - CEN3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEN4:1",
            "< \\brief [20:20] Enable Channel - CEN4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:11",
            "< \\brief [31:21] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5_ID_Bits": [
        [
            "-",
            "\\brief Module Identification Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODREV:8",
            "< \\brief [7:0] Module Revision Number - MODREV (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODTYPE:8",
            "< \\brief [15:8] Module Type - MODTYPE (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODNUM:16",
            "< \\brief [31:16] Module Number Value - MODNUM (r)"
        ]
    ],
    "Ifx_PSI5_INP_Bits": [
        [
            "-",
            "\\brief Interrupt Node Pointer Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI:4",
            "< \\brief [3:0] Interrupt Node Pointer for Interrupt RSI - RSI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI:4",
            "< \\brief [7:4] Interrupt Node Pointer for Interrupt RDI - RDI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RBI:4",
            "< \\brief [11:8] Interrupt Node Pointer for Interrupt RBI - RBI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TDI:4",
            "< \\brief [15:12] Interrupt Node Pointer for Interrupt TDI - TDI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TBI:4",
            "< \\brief [19:16] Interrupt Node Pointer for Interrupt TBI - TBI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERRI:4",
            "< \\brief [23:20] Interrupt Node Pointer for Interrupt ERRI - ERRI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDI:4",
            "< \\brief [27:24] Interrupt Node Pointer for Interrupt SDI - SDI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FWI:4",
            "< \\brief [31:28] Interrupt Node Pointer for FWI - FWI (rw)"
        ]
    ],
    "Ifx_PSI5_INTCLRA_Bits": [
        [
            "-",
            "\\brief Interrupt Clear Register A ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI:1",
            "< \\brief [0:0] Clear Interrupt Request Flag RSI - RSI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI:1",
            "< \\brief [1:1] Clear Interrupt Request Flag RDI - RDI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RBI:1",
            "< \\brief [2:2] Clear Interrupt Request Flag RBI - RBI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI:1",
            "< \\brief [3:3] Clear Interrupt Request Flag TEI - TEI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI:1",
            "< \\brief [4:4] Clear Interrupt Request Flag NBI - NBI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI:1",
            "< \\brief [5:5] Clear Interrupt Request Flag MEI - MEI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI:1",
            "< \\brief [6:6] Clear Interrupt Request Flag CRCI - CRCI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FWI:1",
            "< \\brief [7:7] Clear Interrupt Request Flag FWI - FWI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RUI:1",
            "< \\brief [8:8] Clear Interrupt Request Flag RUI - RUI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI:1",
            "< \\brief [9:9] Clear Interrupt Request Flag RMI - RMI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TPI:1",
            "< \\brief [10:10] Clear Interrupt Request Flag TPI - TPI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TPOI:1",
            "< \\brief [11:11] Clear Interrupt Request Flag TPOI - TPOI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSI:1",
            "< \\brief [12:12] Clear Interrupt Request Flag TSI - TSI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSOI:1",
            "< \\brief [13:13] Clear Interrupt Request Flag TSOI - TSOI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TOI:1",
            "< \\brief [14:14] Clear Interrupt Request Flag TOI - TOI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TOOI:1",
            "< \\brief [15:15] Clear Interrupt Request Flag TOOI - TOOI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI:1",
            "< \\brief [16:16] Clear Interrupt Request Flag NFI - NFI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:15",
            "< \\brief [31:17] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5_INTCLRB_Bits": [
        [
            "-",
            "\\brief Interrupt Clear Register A ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "WSI0:1",
            "< \\brief [0:0] Clear Interrupt Request Flag WSI0 - WSI0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WSI1:1",
            "< \\brief [1:1] Clear Interrupt Request Flag WSI1 - WSI1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WSI2:1",
            "< \\brief [2:2] Clear Interrupt Request Flag WSI2 - WSI2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WSI3:1",
            "< \\brief [3:3] Clear Interrupt Request Flag WSI3 - WSI3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WSI4:1",
            "< \\brief [4:4] Clear Interrupt Request Flag WSI4 - WSI4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WSI5:1",
            "< \\brief [5:5] Clear Interrupt Request Flag WSI5 - WSI5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDI0:1",
            "< \\brief [6:6] Clear Interrupt Request Flag SDI0 - SDI0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDI1:1",
            "< \\brief [7:7] Clear Interrupt Request Flag SDI1 - SDI1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDI2:1",
            "< \\brief [8:8] Clear Interrupt Request Flag SDI2 - SDI2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDI3:1",
            "< \\brief [9:9] Clear Interrupt Request Flag SDI3 - SDI3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDI4:1",
            "< \\brief [10:10] Clear Interrupt Request Flag SDI4 - SDI4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDI5:1",
            "< \\brief [11:11] Clear Interrupt Request Flag SDI5 - SDI5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SOI0:1",
            "< \\brief [12:12] Clear Interrupt Request Flag SOI0 - SOI0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SOI1:1",
            "< \\brief [13:13] Clear Interrupt Request Flag SOI1 - SOI1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SOI2:1",
            "< \\brief [14:14] Clear Interrupt Request Flag SOI2 - SOI2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SOI3:1",
            "< \\brief [15:15] Clear Interrupt Request Flag SOI3 - SOI3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SOI4:1",
            "< \\brief [16:16] Clear Interrupt Request Flag SOI4 - SOI4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SOI5:1",
            "< \\brief [17:17] Clear Interrupt Request Flag SOI5 - SOI5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRI0:1",
            "< \\brief [18:18] Clear Interrupt Request Flag SCRI0 - SCRI0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRI1:1",
            "< \\brief [19:19] Clear Interrupt Request Flag SCRI1 - SCRI1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRI2:1",
            "< \\brief [20:20] Clear Interrupt Request Flag SCRI2 - SCRI2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRI3:1",
            "< \\brief [21:21] Clear Interrupt Request Flag SCRI3 - SCRI3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRI4:1",
            "< \\brief [22:22] Clear Interrupt Request Flag SCRI4 - SCRI4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRI5:1",
            "< \\brief [23:23] Clear Interrupt Request Flag SCRI5 - SCRI5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5_INTENA_Bits": [
        [
            "-",
            "\\brief Interrupt Enable Register A ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI:1",
            "< \\brief [0:0] Enable Interrupt Request RSI - RSI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI:1",
            "< \\brief [1:1] Enable Interrupt Request RDI - RDI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RBI:1",
            "< \\brief [2:2] Enable Interrupt Request RBI - RBI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI:1",
            "< \\brief [3:3] Enable Interrupt Request TEI - TEI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI:1",
            "< \\brief [4:4] Enable Interrupt Request NBI - NBI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI:1",
            "< \\brief [5:5] Enable Interrupt Request MEII - MEI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI:1",
            "< \\brief [6:6] Enable Interrupt Request CRCI - CRCI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FWI:1",
            "< \\brief [7:7] Enable Interrupt Request FWI - FWI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RUI:1",
            "< \\brief [8:8] Enable Interrupt Request RUI - RUI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI:1",
            "< \\brief [9:9] Enable Interrupt Request RMII - RMI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TPI:1",
            "< \\brief [10:10] Enable Interrupt Request TPI - TPI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TPOI:1",
            "< \\brief [11:11] Enable Interrupt Request TPOI - TPOI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSI:1",
            "< \\brief [12:12] Enable Interrupt Request TSI - TSI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSOI:1",
            "< \\brief [13:13] Enable Interrupt Request TSOI - TSOI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TOI:1",
            "< \\brief [14:14] Enable Interrupt Request TOI - TOI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TOOI:1",
            "< \\brief [15:15] Enable Interrupt Request TOOI - TOOI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI:1",
            "< \\brief [16:16] Enable Interrupt Request NFI - NFI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:15",
            "< \\brief [31:17] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5_INTENB_Bits": [
        [
            "-",
            "\\brief Interrupt Enable Register B ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "WSI0:1",
            "< \\brief [0:0] Enable Interrupt Request WSI0 - WSI0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WSI1:1",
            "< \\brief [1:1] Enable Interrupt Request WSI1 - WSI1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WSI2:1",
            "< \\brief [2:2] Enable Interrupt Request WSI2 - WSI2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WSI3:1",
            "< \\brief [3:3] Enable Interrupt Request WSI3 - WSI3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WSI4:1",
            "< \\brief [4:4] Enable Interrupt Request WSI4 - WSI4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WSI5:1",
            "< \\brief [5:5] Enable Interrupt Request WSI5 - WSI5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDI0:1",
            "< \\brief [6:6] Enable Interrupt Request SDI0 - SDI0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDI1:1",
            "< \\brief [7:7] Enable Interrupt Request SDI1 - SDI1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDI2:1",
            "< \\brief [8:8] Enable Interrupt Request SDI2 - SDI2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDI3:1",
            "< \\brief [9:9] Enable Interrupt Request SDI3 - SDI3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDI4:1",
            "< \\brief [10:10] Enable Interrupt Request SDI4 - SDI4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDI5:1",
            "< \\brief [11:11] Enable Interrupt Request SDI5 - SDI5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SOI0:1",
            "< \\brief [12:12] Enable Interrupt Request SOI0 - SOI0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SOI1:1",
            "< \\brief [13:13] Enable Interrupt Request SOI1 - SOI1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SOI2:1",
            "< \\brief [14:14] Enable Interrupt Request SOI2 - SOI2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SOI3:1",
            "< \\brief [15:15] Enable Interrupt Request SOI3 - SOI3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SOI4:1",
            "< \\brief [16:16] Enable Interrupt Request SOI4 - SOI4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SOI5:1",
            "< \\brief [17:17] Enable Interrupt Request SOI5 - SOI5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRI0:1",
            "< \\brief [18:18] Enable Interrupt Request SCRI0 - SCRI0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRI1:1",
            "< \\brief [19:19] Enable Interrupt Request SCRI1 - SCRI1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRI2:1",
            "< \\brief [20:20] Enable Interrupt Request SCRI2 - SCRI2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRI3:1",
            "< \\brief [21:21] Enable Interrupt Request SCRI3 - SCRI3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRI4:1",
            "< \\brief [22:22] Enable Interrupt Request SCRI4 - SCRI4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRI5:1",
            "< \\brief [23:23] Enable Interrupt Request SCRI5 - SCRI5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5_INTOV_Bits": [
        [
            "-",
            "\\brief Interrupt Overview Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI:1",
            "< \\brief [0:0] Interrupt Pending on any Node Pointer RSI - RSI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI:1",
            "< \\brief [1:1] Interrupt Pending on any Node Pointer RDI - RDI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RBI:1",
            "< \\brief [2:2] Interrupt Pending on any Node Pointer RBI - RBI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TDI:1",
            "< \\brief [3:3] Interrupt Pending on any Node Pointer TDI - TDI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TBI:1",
            "< \\brief [4:4] Interrupt Pending on any Node Pointer TBI - TBI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERRI:1",
            "< \\brief [5:5] Interrupt Pending on any Node Pointer ERRI - ERRI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDI:1",
            "< \\brief [6:6] Interrupt Pending on any Node Pointer SDI - SDI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FWI:1",
            "< \\brief [7:7] Interrupt Pending on any Node Pointer FWI - FWI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5_INTSETA_Bits": [
        [
            "-",
            "\\brief Interrupt Set Register A ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI:1",
            "< \\brief [0:0] Set Interrupt Request Flag RSI - RSI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI:1",
            "< \\brief [1:1] Set Interrupt Request Flag RDI - RDI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RBI:1",
            "< \\brief [2:2] Set Interrupt Request Flag RBI - RBI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI:1",
            "< \\brief [3:3] Set Interrupt Request Flag TEI - TEI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI:1",
            "< \\brief [4:4] Set Interrupt Request Flag NBI - NBI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI:1",
            "< \\brief [5:5] Set Interrupt Request Flag MEI - MEI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI:1",
            "< \\brief [6:6] Set Interrupt Request Flag CRCI - CRCI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FWI:1",
            "< \\brief [7:7] Set Interrupt Request Flag FWI - FWI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RUI:1",
            "< \\brief [8:8] Set Interrupt Request Flag RUI - RUI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI:1",
            "< \\brief [9:9] Set Interrupt Request Flag RMI - RMI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TPI:1",
            "< \\brief [10:10] Set Interrupt Request Flag TPI - TPI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TPOI:1",
            "< \\brief [11:11] Set Interrupt Request Flag TPOI - TPOI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSI:1",
            "< \\brief [12:12] Set Interrupt Request Flag TSI - TSI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSOI:1",
            "< \\brief [13:13] Set Interrupt Request Flag TSOI - TSOI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TOI:1",
            "< \\brief [14:14] Set Interrupt Request Flag TOI - TOI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TOOI:1",
            "< \\brief [15:15] Set Interrupt Request Flag TOOI - TOOI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI:1",
            "< \\brief [16:16] Set Interrupt Request Flag NFI - NFI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:15",
            "< \\brief [31:17] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5_INTSETB_Bits": [
        [
            "-",
            "\\brief Interrupt Set Register B ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "WSI0:1",
            "< \\brief [0:0] Set Interrupt Request Flag WSI0 - WSI0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WSI1:1",
            "< \\brief [1:1] Set Interrupt Request Flag WSI1 - WSI1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WSI2:1",
            "< \\brief [2:2] Set Interrupt Request Flag WSI2 - WSI2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WSI3:1",
            "< \\brief [3:3] Set Interrupt Request Flag WSI3 - WSI3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WSI4:1",
            "< \\brief [4:4] Set Interrupt Request Flag WSI4 - WSI4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WSI5:1",
            "< \\brief [5:5] Set Interrupt Request Flag WSI5 - WSI5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDI0:1",
            "< \\brief [6:6] Set Interrupt Request Flag SDI0 - SDI0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDI1:1",
            "< \\brief [7:7] Set Interrupt Request Flag SDI1 - SDI1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDI2:1",
            "< \\brief [8:8] Set Interrupt Request Flag SDI2 - SDI2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDI3:1",
            "< \\brief [9:9] Set Interrupt Request Flag SDI3 - SDI3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDI4:1",
            "< \\brief [10:10] Set Interrupt Request Flag SDI4 - SDI4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDI5:1",
            "< \\brief [11:11] Set Interrupt Request Flag SDI5 - SDI5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SOI0:1",
            "< \\brief [12:12] Set Interrupt Request Flag SOI0 - SOI0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SOI1:1",
            "< \\brief [13:13] Set Interrupt Request Flag SOI1 - SOI1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SOI2:1",
            "< \\brief [14:14] Set Interrupt Request Flag SOI2 - SOI2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SOI3:1",
            "< \\brief [15:15] Set Interrupt Request Flag SOI3 - SOI3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SOI4:1",
            "< \\brief [16:16] Set Interrupt Request Flag SOI4 - SOI4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SOI5:1",
            "< \\brief [17:17] Set Interrupt Request Flag SOI5 - SOI5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRI0:1",
            "< \\brief [18:18] Set Interrupt Request Flag SCRI0 - SCRI0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRI1:1",
            "< \\brief [19:19] Set Interrupt Request Flag SCRI1 - SCRI1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRI2:1",
            "< \\brief [20:20] Set Interrupt Request Flag SCRI2 - SCRI2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRI3:1",
            "< \\brief [21:21] Set Interrupt Request Flag SCRI3 - SCRI3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRI4:1",
            "< \\brief [22:22] Set Interrupt Request Flag SCRI4 - SCRI4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRI5:1",
            "< \\brief [23:23] Set Interrupt Request Flag SCRI5 - SCRI5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5_INTSTATA_Bits": [
        [
            "-",
            "\\brief Interrupt Status Register A ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI:1",
            "< \\brief [0:0] Receive Success Interrupt Request Flag - RSI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI:1",
            "< \\brief [1:1] Receive Data Interrupt Request Flag - RDI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RBI:1",
            "< \\brief [2:2] Receive Buffer Overflow Interrupt Request Flag - RBI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI:1",
            "< \\brief [3:3] Time Slot Error Interrupt Request Flag - TEI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI:1",
            "< \\brief [4:4] Number of Bits Wrong Request Flag - NBI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI:1",
            "< \\brief [5:5] Error in Message Bits Flag - MEI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI:1",
            "< \\brief [6:6] CRC Error Request Flag - CRCI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FWI:1",
            "< \\brief [7:7] FIFO Warning Level Request Flag - FWI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RUI:1",
            "< \\brief [8:8] Receive Memory Underrun Interrupt Request Flag - RUI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI:1",
            "< \\brief [9:9] Receive Memory Overflow Flag - RMI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TPI:1",
            "< \\brief [10:10] Transfer Preparation Interrupt Request Flag - TPI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TPOI:1",
            "< \\brief [11:11] Transmit Preparation Overflow Interrupt Request Flag - TPOI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSI:1",
            "< \\brief [12:12] Transfer Shift Interrupt Request Flag - TSI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TSOI:1",
            "< \\brief [13:13] Transmit Shift Overflow Interrupt Request Flag - TSOI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TOI:1",
            "< \\brief [14:14] Transfer Output Interrupt Request Flag - TOI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TOOI:1",
            "< \\brief [15:15] Transmit Shift Overflow Interrupt Request Flag - TOOI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI:1",
            "< \\brief [16:16] No Frame Received Interrupt Flag - NFI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:15",
            "< \\brief [31:17] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5_INTSTATB_Bits": [
        [
            "-",
            "\\brief Interrupt Status Register B ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "WSI0:1",
            "< \\brief [0:0] Wrong Serial Protocol Error Request Flag - WSI0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WSI1:1",
            "< \\brief [1:1] Wrong Serial Protocol Error Request Flag - WSI1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WSI2:1",
            "< \\brief [2:2] Wrong Serial Protocol Error Request Flag - WSI2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WSI3:1",
            "< \\brief [3:3] Wrong Serial Protocol Error Request Flag - WSI3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WSI4:1",
            "< \\brief [4:4] Wrong Serial Protocol Error Request Flag - WSI4 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WSI5:1",
            "< \\brief [5:5] Wrong Serial Protocol Error Request Flag - WSI5 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDI0:1",
            "< \\brief [6:6] Serial Data Receive Interrupt Request Flag - SDI0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDI1:1",
            "< \\brief [7:7] Serial Data Receive Interrupt Request Flag - SDI1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDI2:1",
            "< \\brief [8:8] Serial Data Receive Interrupt Request Flag - SDI2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDI3:1",
            "< \\brief [9:9] Serial Data Receive Interrupt Request Flag - SDI3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDI4:1",
            "< \\brief [10:10] Serial Data Receive Interrupt Request Flag - SDI4 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDI5:1",
            "< \\brief [11:11] Serial Data Receive Interrupt Request Flag - SDI5 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SOI0:1",
            "< \\brief [12:12] Serial Data Buffer Overrun Interrupt Request Flag - SOI0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SOI1:1",
            "< \\brief [13:13] Serial Data Buffer Overrun Interrupt Request Flag - SOI1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SOI2:1",
            "< \\brief [14:14] Serial Data Buffer Overrun Interrupt Request Flag - SOI2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SOI3:1",
            "< \\brief [15:15] Serial Data Buffer Overrun Interrupt Request Flag - SOI3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SOI4:1",
            "< \\brief [16:16] Serial Data Buffer Overrun Interrupt Request Flag - SOI4 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SOI5:1",
            "< \\brief [17:17] Serial Data Buffer Overrun Interrupt Request Flag - SOI5 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRI0:1",
            "< \\brief [18:18] Serial Data CRC Error Request Flag - SCRI0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRI1:1",
            "< \\brief [19:19] Serial Data CRC Error Request Flag - SCRI1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRI2:1",
            "< \\brief [20:20] Serial Data CRC Error Request Flag - SCRI2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRI3:1",
            "< \\brief [21:21] Serial Data CRC Error Request Flag - SCRI3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRI4:1",
            "< \\brief [22:22] Serial Data CRC Error Request Flag - SCRI4 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRI5:1",
            "< \\brief [23:23] Serial Data CRC Error Request Flag - SCRI5 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5_KRST0_Bits": [
        [
            "-",
            "\\brief Kernel Reset Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSTSTAT:1",
            "< \\brief [1:1] Kernel Reset Status - RSTSTAT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5_KRST1_Bits": [
        [
            "-",
            "\\brief Kernel Reset Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5_KRSTCLR_Bits": [
        [
            "-",
            "\\brief Kernel Reset Status Clear Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR:1",
            "< \\brief [0:0] Kernel Reset Status Clear - CLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5_MEICLR_Bits": [
        [
            "-",
            "\\brief MEI Overview Clear Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI0:1",
            "< \\brief [0:0] Clear MEI Flag of Buffer 0 - MEI0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI1:1",
            "< \\brief [1:1] Clear MEI Flag of Buffer 1 - MEI1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI2:1",
            "< \\brief [2:2] Clear MEI Flag of Buffer 2 - MEI2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI3:1",
            "< \\brief [3:3] Clear MEI Flag of Buffer 3 - MEI3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI4:1",
            "< \\brief [4:4] Clear MEI Flag of Buffer 4 - MEI4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI5:1",
            "< \\brief [5:5] Clear MEI Flag of Buffer 5 - MEI5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI6:1",
            "< \\brief [6:6] Clear MEI Flag of Buffer 6 - MEI6 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI7:1",
            "< \\brief [7:7] Clear MEI Flag of Buffer 7 - MEI7 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI8:1",
            "< \\brief [8:8] Clear MEI Flag of Buffer 8 - MEI8 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI9:1",
            "< \\brief [9:9] Clear MEI Flag of Buffer 9 - MEI9 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI10:1",
            "< \\brief [10:10] Clear MEI Flag of Buffer 10 - MEI10 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI11:1",
            "< \\brief [11:11] Clear MEI Flag of Buffer 11 - MEI11 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI12:1",
            "< \\brief [12:12] Clear MEI Flag of Buffer 12 - MEI12 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI13:1",
            "< \\brief [13:13] Clear MEI Flag of Buffer 13 - MEI13 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI14:1",
            "< \\brief [14:14] Clear MEI Flag of Buffer 14 - MEI14 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI15:1",
            "< \\brief [15:15] Clear MEI Flag of Buffer 15 - MEI15 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI16:1",
            "< \\brief [16:16] Clear MEI Flag of Buffer 16 - MEI16 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI17:1",
            "< \\brief [17:17] Clear MEI Flag of Buffer 17 - MEI17 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI18:1",
            "< \\brief [18:18] Clear MEI Flag of Buffer 18 - MEI18 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI19:1",
            "< \\brief [19:19] Clear MEI Flag of Buffer 19 - MEI19 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI20:1",
            "< \\brief [20:20] Clear MEI Flag of Buffer 20 - MEI20 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI21:1",
            "< \\brief [21:21] Clear MEI Flag of Buffer 21 - MEI21 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI22:1",
            "< \\brief [22:22] Clear MEI Flag of Buffer 22 - MEI22 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI23:1",
            "< \\brief [23:23] Clear MEI Flag of Buffer 23 - MEI23 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI24:1",
            "< \\brief [24:24] Clear MEI Flag of Buffer 24 - MEI24 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI25:1",
            "< \\brief [25:25] Clear MEI Flag of Buffer 25 - MEI25 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI26:1",
            "< \\brief [26:26] Clear MEI Flag of Buffer 26 - MEI26 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI27:1",
            "< \\brief [27:27] Clear MEI Flag of Buffer 27 - MEI27 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI28:1",
            "< \\brief [28:28] Clear MEI Flag of Buffer 28 - MEI28 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI29:1",
            "< \\brief [29:29] Clear MEI Flag of Buffer 29 - MEI29 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI30:1",
            "< \\brief [30:30] Clear MEI Flag of Buffer 30 - MEI30 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI31:1",
            "< \\brief [31:31] Clear MEI Flag of Buffer 31 - MEI31 (w)"
        ]
    ],
    "Ifx_PSI5_MEIOV_Bits": [
        [
            "-",
            "\\brief MEI Overview Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI0:1",
            "< \\brief [0:0] MEI Flag of Buffer 0 - MEI0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI1:1",
            "< \\brief [1:1] MEI Flag of Buffer 1 - MEI1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI2:1",
            "< \\brief [2:2] MEI Flag of Buffer 2 - MEI2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI3:1",
            "< \\brief [3:3] MEI Flag of Buffer 3 - MEI3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI4:1",
            "< \\brief [4:4] MEI Flag of Buffer 4 - MEI4 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI5:1",
            "< \\brief [5:5] MEI Flag of Buffer 5 - MEI5 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI6:1",
            "< \\brief [6:6] MEI Flag of Buffer 6 - MEI6 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI7:1",
            "< \\brief [7:7] MEI Flag of Buffer 7 - MEI7 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI8:1",
            "< \\brief [8:8] MEI Flag of Buffer 8 - MEI8 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI9:1",
            "< \\brief [9:9] MEI Flag of Buffer 9 - MEI9 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI10:1",
            "< \\brief [10:10] MEI Flag of Buffer 10 - MEI10 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI11:1",
            "< \\brief [11:11] MEI Flag of Buffer 11 - MEI11 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI12:1",
            "< \\brief [12:12] MEI Flag of Buffer 12 - MEI12 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI13:1",
            "< \\brief [13:13] MEI Flag of Buffer 13 - MEI13 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI14:1",
            "< \\brief [14:14] MEI Flag of Buffer 14 - MEI14 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI15:1",
            "< \\brief [15:15] MEI Flag of Buffer 15 - MEI15 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI16:1",
            "< \\brief [16:16] MEI Flag of Buffer 16 - MEI16 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI17:1",
            "< \\brief [17:17] MEI Flag of Buffer 17 - MEI17 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI18:1",
            "< \\brief [18:18] MEI Flag of Buffer 18 - MEI18 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI19:1",
            "< \\brief [19:19] MEI Flag of Buffer 19 - MEI19 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI20:1",
            "< \\brief [20:20] MEI Flag of Buffer 20 - MEI20 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI21:1",
            "< \\brief [21:21] MEI Flag of Buffer 21 - MEI21 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI22:1",
            "< \\brief [22:22] MEI Flag of Buffer 22 - MEI22 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI23:1",
            "< \\brief [23:23] MEI Flag of Buffer 23 - MEI23 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI24:1",
            "< \\brief [24:24] MEI Flag of Buffer 24 - MEI24 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI25:1",
            "< \\brief [25:25] MEI Flag of Buffer 25 - MEI25 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI26:1",
            "< \\brief [26:26] MEI Flag of Buffer 26 - MEI26 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI27:1",
            "< \\brief [27:27] MEI Flag of Buffer 27 - MEI27 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI28:1",
            "< \\brief [28:28] MEI Flag of Buffer 28 - MEI28 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI29:1",
            "< \\brief [29:29] MEI Flag of Buffer 29 - MEI29 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI30:1",
            "< \\brief [30:30] MEI Flag of Buffer 30 - MEI30 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI31:1",
            "< \\brief [31:31] MEI Flag of Buffer 31 - MEI31 (rh)"
        ]
    ],
    "Ifx_PSI5_MEISET_Bits": [
        [
            "-",
            "\\brief MEI Overview Set Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI0:1",
            "< \\brief [0:0] Set MEI Flag of Buffer 0 - MEI0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI1:1",
            "< \\brief [1:1] Set MEI Flag of Buffer 1 - MEI1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI2:1",
            "< \\brief [2:2] Set MEI Flag of Buffer 2 - MEI2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI3:1",
            "< \\brief [3:3] Set MEI Flag of Buffer 3 - MEI3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI4:1",
            "< \\brief [4:4] Set MEI Flag of Buffer 4 - MEI4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI5:1",
            "< \\brief [5:5] Set MEI Flag of Buffer 5 - MEI5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI6:1",
            "< \\brief [6:6] Set MEI Flag of Buffer 6 - MEI6 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI7:1",
            "< \\brief [7:7] Set MEI Flag of Buffer 7 - MEI7 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI8:1",
            "< \\brief [8:8] Set MEI Flag of Buffer 8 - MEI8 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI9:1",
            "< \\brief [9:9] Set MEI Flag of Buffer 9 - MEI9 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI10:1",
            "< \\brief [10:10] Set MEI Flag of Buffer 10 - MEI10 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI11:1",
            "< \\brief [11:11] Set MEI Flag of Buffer 11 - MEI11 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI12:1",
            "< \\brief [12:12] Set MEI Flag of Buffer 12 - MEI12 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI13:1",
            "< \\brief [13:13] Set MEI Flag of Buffer 13 - MEI13 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI14:1",
            "< \\brief [14:14] Set MEI Flag of Buffer 14 - MEI14 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI15:1",
            "< \\brief [15:15] Set MEI Flag of Buffer 15 - MEI15 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI16:1",
            "< \\brief [16:16] Set MEI Flag of Buffer 16 - MEI16 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI17:1",
            "< \\brief [17:17] Set MEI Flag of Buffer 17 - MEI17 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI18:1",
            "< \\brief [18:18] Set MEI Flag of Buffer 18 - MEI18 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI19:1",
            "< \\brief [19:19] Set MEI Flag of Buffer 19 - MEI19 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI20:1",
            "< \\brief [20:20] Set MEI Flag of Buffer 20 - MEI20 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI21:1",
            "< \\brief [21:21] Set MEI Flag of Buffer 21 - MEI21 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI22:1",
            "< \\brief [22:22] Set MEI Flag of Buffer 22 - MEI22 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI23:1",
            "< \\brief [23:23] Set MEI Flag of Buffer 23 - MEI23 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI24:1",
            "< \\brief [24:24] Set MEI Flag of Buffer 24 - MEI24 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI25:1",
            "< \\brief [25:25] Set MEI Flag of Buffer 25 - MEI25 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI26:1",
            "< \\brief [26:26] Set MEI Flag of Buffer 26 - MEI26 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI27:1",
            "< \\brief [27:27] Set MEI Flag of Buffer 27 - MEI27 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI28:1",
            "< \\brief [28:28] Set MEI Flag of Buffer 28 - MEI28 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI29:1",
            "< \\brief [29:29] Set MEI Flag of Buffer 29 - MEI29 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI30:1",
            "< \\brief [30:30] Set MEI Flag of Buffer 30 - MEI30 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI31:1",
            "< \\brief [31:31] Set MEI Flag of Buffer 31 - MEI31 (w)"
        ]
    ],
    "Ifx_PSI5_NBICLR_Bits": [
        [
            "-",
            "\\brief NBI Overview Clear Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI0:1",
            "< \\brief [0:0] Clear NBI Flag of Buffer 0 - NBI0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI1:1",
            "< \\brief [1:1] Clear NBI Flag of Buffer 1 - NBI1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI2:1",
            "< \\brief [2:2] Clear NBI Flag of Buffer 2 - NBI2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI3:1",
            "< \\brief [3:3] Clear NBI Flag of Buffer 3 - NBI3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI4:1",
            "< \\brief [4:4] Clear NBI Flag of Buffer 4 - NBI4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI5:1",
            "< \\brief [5:5] Clear NBI Flag of Buffer 5 - NBI5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI6:1",
            "< \\brief [6:6] Clear NBI Flag of Buffer 6 - NBI6 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI7:1",
            "< \\brief [7:7] Clear NBI Flag of Buffer 7 - NBI7 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI8:1",
            "< \\brief [8:8] Clear NBI Flag of Buffer 8 - NBI8 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI9:1",
            "< \\brief [9:9] Clear NBI Flag of Buffer 9 - NBI9 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI10:1",
            "< \\brief [10:10] Clear NBI Flag of Buffer 10 - NBI10 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI11:1",
            "< \\brief [11:11] Clear NBI Flag of Buffer 11 - NBI11 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI12:1",
            "< \\brief [12:12] Clear NBI Flag of Buffer 12 - NBI12 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI13:1",
            "< \\brief [13:13] Clear NBI Flag of Buffer 13 - NBI13 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI14:1",
            "< \\brief [14:14] Clear NBI Flag of Buffer 14 - NBI14 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI15:1",
            "< \\brief [15:15] Clear NBI Flag of Buffer 15 - NBI15 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI16:1",
            "< \\brief [16:16] Clear NBI Flag of Buffer 16 - NBI16 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI17:1",
            "< \\brief [17:17] Clear NBI Flag of Buffer 17 - NBI17 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI18:1",
            "< \\brief [18:18] Clear NBI Flag of Buffer 18 - NBI18 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI19:1",
            "< \\brief [19:19] Clear NBI Flag of Buffer 19 - NBI19 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI20:1",
            "< \\brief [20:20] Clear NBI Flag of Buffer 20 - NBI20 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI21:1",
            "< \\brief [21:21] Clear NBI Flag of Buffer 21 - NBI21 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI22:1",
            "< \\brief [22:22] Clear NBI Flag of Buffer 22 - NBI22 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI23:1",
            "< \\brief [23:23] Clear NBI Flag of Buffer 23 - NBI23 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI24:1",
            "< \\brief [24:24] Clear NBI Flag of Buffer 24 - NBI24 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI25:1",
            "< \\brief [25:25] Clear NBI Flag of Buffer 25 - NBI25 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI26:1",
            "< \\brief [26:26] Clear NBI Flag of Buffer 26 - NBI26 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI27:1",
            "< \\brief [27:27] Clear NBI Flag of Buffer 27 - NBI27 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI28:1",
            "< \\brief [28:28] Clear NBI Flag of Buffer 28 - NBI28 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI29:1",
            "< \\brief [29:29] Clear NBI Flag of Buffer 29 - NBI29 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI30:1",
            "< \\brief [30:30] Clear NBI Flag of Buffer 30 - NBI30 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI31:1",
            "< \\brief [31:31] Clear NBI Flag of Buffer 31 - NBI31 (w)"
        ]
    ],
    "Ifx_PSI5_NBIOV_Bits": [
        [
            "-",
            "\\brief NBI Overview Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI0:1",
            "< \\brief [0:0] NBI Flag of Buffer 0 - NBI0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI1:1",
            "< \\brief [1:1] NBI Flag of Buffer 1 - NBI1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI2:1",
            "< \\brief [2:2] NBI Flag of Buffer 2 - NBI2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI3:1",
            "< \\brief [3:3] NBI Flag of Buffer 3 - NBI3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI4:1",
            "< \\brief [4:4] NBI Flag of Buffer 4 - NBI4 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI5:1",
            "< \\brief [5:5] NBI Flag of Buffer 5 - NBI5 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI6:1",
            "< \\brief [6:6] NBI Flag of Buffer 6 - NBI6 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI7:1",
            "< \\brief [7:7] NBI Flag of Buffer 7 - NBI7 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI8:1",
            "< \\brief [8:8] NBI Flag of Buffer 8 - NBI8 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI9:1",
            "< \\brief [9:9] NBI Flag of Buffer 9 - NBI9 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI10:1",
            "< \\brief [10:10] NBI Flag of Buffer 10 - NBI10 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI11:1",
            "< \\brief [11:11] NBI Flag of Buffer 11 - NBI11 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI12:1",
            "< \\brief [12:12] NBI Flag of Buffer 12 - NBI12 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI13:1",
            "< \\brief [13:13] NBI Flag of Buffer 13 - NBI13 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI14:1",
            "< \\brief [14:14] NBI Flag of Buffer 14 - NBI14 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI15:1",
            "< \\brief [15:15] NBI Flag of Buffer 15 - NBI15 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI16:1",
            "< \\brief [16:16] NBI Flag of Buffer 16 - NBI16 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI17:1",
            "< \\brief [17:17] NBI Flag of Buffer 17 - NBI17 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI18:1",
            "< \\brief [18:18] NBI Flag of Buffer 18 - NBI18 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI19:1",
            "< \\brief [19:19] NBI Flag of Buffer 19 - NBI19 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI20:1",
            "< \\brief [20:20] NBI Flag of Buffer 20 - NBI20 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI21:1",
            "< \\brief [21:21] NBI Flag of Buffer 21 - NBI21 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI22:1",
            "< \\brief [22:22] NBI Flag of Buffer 22 - NBI22 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI23:1",
            "< \\brief [23:23] NBI Flag of Buffer 23 - NBI23 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI24:1",
            "< \\brief [24:24] NBI Flag of Buffer 24 - NBI24 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI25:1",
            "< \\brief [25:25] NBI Flag of Buffer 25 - NBI25 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI26:1",
            "< \\brief [26:26] NBI Flag of Buffer 26 - NBI26 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI27:1",
            "< \\brief [27:27] NBI Flag of Buffer 27 - NBI27 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI28:1",
            "< \\brief [28:28] NBI Flag of Buffer 28 - NBI28 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI29:1",
            "< \\brief [29:29] NBI Flag of Buffer 29 - NBI29 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI30:1",
            "< \\brief [30:30] NBI Flag of Buffer 30 - NBI30 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI31:1",
            "< \\brief [31:31] NBI Flag of Buffer 31 - NBI31 (rh)"
        ]
    ],
    "Ifx_PSI5_NBISET_Bits": [
        [
            "-",
            "\\brief NBI Overview Set Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI0:1",
            "< \\brief [0:0] Set NBI Flag of Buffer 0 - NBI0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI1:1",
            "< \\brief [1:1] Set NBI Flag of Buffer 1 - NBI1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI2:1",
            "< \\brief [2:2] Set NBI Flag of Buffer 2 - NBI2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI3:1",
            "< \\brief [3:3] Set NBI Flag of Buffer 3 - NBI3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI4:1",
            "< \\brief [4:4] Set NBI Flag of Buffer 4 - NBI4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI5:1",
            "< \\brief [5:5] Set NBI Flag of Buffer 5 - NBI5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI6:1",
            "< \\brief [6:6] Set NBI Flag of Buffer 6 - NBI6 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI7:1",
            "< \\brief [7:7] Set NBI Flag of Buffer 7 - NBI7 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI8:1",
            "< \\brief [8:8] Set NBI Flag of Buffer 8 - NBI8 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI9:1",
            "< \\brief [9:9] Set NBI Flag of Buffer 9 - NBI9 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI10:1",
            "< \\brief [10:10] Set NBI Flag of Buffer 10 - NBI10 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI11:1",
            "< \\brief [11:11] Set NBI Flag of Buffer 11 - NBI11 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI12:1",
            "< \\brief [12:12] Set NBI Flag of Buffer 12 - NBI12 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI13:1",
            "< \\brief [13:13] Set NBI Flag of Buffer 13 - NBI13 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI14:1",
            "< \\brief [14:14] Set NBI Flag of Buffer 14 - NBI14 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI15:1",
            "< \\brief [15:15] Set NBI Flag of Buffer 15 - NBI15 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI16:1",
            "< \\brief [16:16] Set NBI Flag of Buffer 16 - NBI16 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI17:1",
            "< \\brief [17:17] Set NBI Flag of Buffer 17 - NBI17 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI18:1",
            "< \\brief [18:18] Set NBI Flag of Buffer 18 - NBI18 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI19:1",
            "< \\brief [19:19] Set NBI Flag of Buffer 19 - NBI19 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI20:1",
            "< \\brief [20:20] Set NBI Flag of Buffer 20 - NBI20 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI21:1",
            "< \\brief [21:21] Set NBI Flag of Buffer 21 - NBI21 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI22:1",
            "< \\brief [22:22] Set NBI Flag of Buffer 22 - NBI22 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI23:1",
            "< \\brief [23:23] Set NBI Flag of Buffer 23 - NBI23 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI24:1",
            "< \\brief [24:24] Set NBI Flag of Buffer 24 - NBI24 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI25:1",
            "< \\brief [25:25] Set NBI Flag of Buffer 25 - NBI25 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI26:1",
            "< \\brief [26:26] Set NBI Flag of Buffer 26 - NBI26 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI27:1",
            "< \\brief [27:27] Set NBI Flag of Buffer 27 - NBI27 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI28:1",
            "< \\brief [28:28] Set NBI Flag of Buffer 28 - NBI28 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI29:1",
            "< \\brief [29:29] Set NBI Flag of Buffer 29 - NBI29 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI30:1",
            "< \\brief [30:30] Set NBI Flag of Buffer 30 - NBI30 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI31:1",
            "< \\brief [31:31] Set NBI Flag of Buffer 31 - NBI31 (w)"
        ]
    ],
    "Ifx_PSI5_NFICLR_Bits": [
        [
            "-",
            "\\brief NFI Overview Clear Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI0:1",
            "< \\brief [0:0] Clear NFI Flag of Buffer 0 - NFI0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI1:1",
            "< \\brief [1:1] Clear NFI Flag of Buffer 1 - NFI1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI2:1",
            "< \\brief [2:2] Clear NFI Flag of Buffer 2 - NFI2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI3:1",
            "< \\brief [3:3] Clear NFI Flag of Buffer 3 - NFI3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI4:1",
            "< \\brief [4:4] Clear NFI Flag of Buffer 4 - NFI4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI5:1",
            "< \\brief [5:5] Clear NFI Flag of Buffer 5 - NFI5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI6:1",
            "< \\brief [6:6] Clear NFI Flag of Buffer 6 - NFI6 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI7:1",
            "< \\brief [7:7] Clear NFI Flag of Buffer 7 - NFI7 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI8:1",
            "< \\brief [8:8] Clear NFI Flag of Buffer 8 - NFI8 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI9:1",
            "< \\brief [9:9] Clear NFI Flag of Buffer 9 - NFI9 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI10:1",
            "< \\brief [10:10] Clear NFI Flag of Buffer 10 - NFI10 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI11:1",
            "< \\brief [11:11] Clear NFI Flag of Buffer 11 - NFI11 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI12:1",
            "< \\brief [12:12] Clear NFI Flag of Buffer 12 - NFI12 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI13:1",
            "< \\brief [13:13] Clear NFI Flag of Buffer 13 - NFI13 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI14:1",
            "< \\brief [14:14] Clear NFI Flag of Buffer 14 - NFI14 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI15:1",
            "< \\brief [15:15] Clear NFI Flag of Buffer 15 - NFI15 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI16:1",
            "< \\brief [16:16] Clear NFI Flag of Buffer 16 - NFI16 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI17:1",
            "< \\brief [17:17] Clear NFI Flag of Buffer 17 - NFI17 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI18:1",
            "< \\brief [18:18] Clear NFI Flag of Buffer 18 - NFI18 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI19:1",
            "< \\brief [19:19] Clear NFI Flag of Buffer 19 - NFI19 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI20:1",
            "< \\brief [20:20] Clear NFI Flag of Buffer 20 - NFI20 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI21:1",
            "< \\brief [21:21] Clear NFI Flag of Buffer 21 - NFI21 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI22:1",
            "< \\brief [22:22] Clear NFI Flag of Buffer 22 - NFI22 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI23:1",
            "< \\brief [23:23] Clear NFI Flag of Buffer 23 - NFI23 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI24:1",
            "< \\brief [24:24] Clear NFI Flag of Buffer 24 - NFI24 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI25:1",
            "< \\brief [25:25] Clear NFI Flag of Buffer 25 - NFI25 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI26:1",
            "< \\brief [26:26] Clear NFI Flag of Buffer 26 - NFI26 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI27:1",
            "< \\brief [27:27] Clear NFI Flag of Buffer 27 - NFI27 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI28:1",
            "< \\brief [28:28] Clear NFI Flag of Buffer 28 - NFI28 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI29:1",
            "< \\brief [29:29] Clear NFI Flag of Buffer 29 - NFI29 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI30:1",
            "< \\brief [30:30] Clear NFI Flag of Buffer 30 - NFI30 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI31:1",
            "< \\brief [31:31] Clear NFI Flag of Buffer 31 - NFI31 (w)"
        ]
    ],
    "Ifx_PSI5_NFIOV_Bits": [
        [
            "-",
            "\\brief NFI Overview Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI0:1",
            "< \\brief [0:0] NFI Flag of Buffer 0 - NFI0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI1:1",
            "< \\brief [1:1] NFI Flag of Buffer 1 - NFI1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI2:1",
            "< \\brief [2:2] NFI Flag of Buffer 2 - NFI2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI3:1",
            "< \\brief [3:3] NFI Flag of Buffer 3 - NFI3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI4:1",
            "< \\brief [4:4] NFI Flag of Buffer 4 - NFI4 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI5:1",
            "< \\brief [5:5] NFI Flag of Buffer 5 - NFI5 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI6:1",
            "< \\brief [6:6] NFI Flag of Buffer 6 - NFI6 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI7:1",
            "< \\brief [7:7] NFI Flag of Buffer 7 - NFI7 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI8:1",
            "< \\brief [8:8] NFI Flag of Buffer 8 - NFI8 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI9:1",
            "< \\brief [9:9] NFI Flag of Buffer 9 - NFI9 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI10:1",
            "< \\brief [10:10] NFI Flag of Buffer 10 - NFI10 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI11:1",
            "< \\brief [11:11] NFI Flag of Buffer 11 - NFI11 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI12:1",
            "< \\brief [12:12] NFI Flag of Buffer 12 - NFI12 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI13:1",
            "< \\brief [13:13] NFI Flag of Buffer 13 - NFI13 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI14:1",
            "< \\brief [14:14] NFI Flag of Buffer 14 - NFI14 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI15:1",
            "< \\brief [15:15] NFI Flag of Buffer 15 - NFI15 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI16:1",
            "< \\brief [16:16] NFI Flag of Buffer 16 - NFI16 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI17:1",
            "< \\brief [17:17] NFI Flag of Buffer 17 - NFI17 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI18:1",
            "< \\brief [18:18] NFI Flag of Buffer 18 - NFI18 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI19:1",
            "< \\brief [19:19] NFI Flag of Buffer 19 - NFI19 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI20:1",
            "< \\brief [20:20] NFI Flag of Buffer 20 - NFI20 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI21:1",
            "< \\brief [21:21] NFI Flag of Buffer 21 - NFI21 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI22:1",
            "< \\brief [22:22] NFI Flag of Buffer 22 - NFI22 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI23:1",
            "< \\brief [23:23] NFI Flag of Buffer 23 - NFI23 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI24:1",
            "< \\brief [24:24] NFI Flag of Buffer 24 - NFI24 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI25:1",
            "< \\brief [25:25] NFI Flag of Buffer 25 - NFI25 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI26:1",
            "< \\brief [26:26] NFI Flag of Buffer 26 - NFI26 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI27:1",
            "< \\brief [27:27] NFI Flag of Buffer 27 - NFI27 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI28:1",
            "< \\brief [28:28] NFI Flag of Buffer 28 - NFI28 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI29:1",
            "< \\brief [29:29] NFI Flag of Buffer 29 - NFI29 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI30:1",
            "< \\brief [30:30] NFI Flag of Buffer 30 - NFI30 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI31:1",
            "< \\brief [31:31] NFI Flag of Buffer 31 - NFI31 (rh)"
        ]
    ],
    "Ifx_PSI5_NFISET_Bits": [
        [
            "-",
            "\\brief NFI Overview Set Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI0:1",
            "< \\brief [0:0] Set NFI Flag of Buffer 0 - NFI0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI1:1",
            "< \\brief [1:1] Set NFI Flag of Buffer 1 - NFI1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI2:1",
            "< \\brief [2:2] Set NFI Flag of Buffer 2 - NFI2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI3:1",
            "< \\brief [3:3] Set NFI Flag of Buffer 3 - NFI3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI4:1",
            "< \\brief [4:4] Set NFI Flag of Buffer 4 - NFI4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI5:1",
            "< \\brief [5:5] Set NFI Flag of Buffer 5 - NFI5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI6:1",
            "< \\brief [6:6] Set NFI Flag of Buffer 6 - NFI6 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI7:1",
            "< \\brief [7:7] Set NFI Flag of Buffer 7 - NFI7 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI8:1",
            "< \\brief [8:8] Set NFI Flag of Buffer 8 - NFI8 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI9:1",
            "< \\brief [9:9] Set NFI Flag of Buffer 9 - NFI9 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI10:1",
            "< \\brief [10:10] Set NFI Flag of Buffer 10 - NFI10 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI11:1",
            "< \\brief [11:11] Set NFI Flag of Buffer 11 - NFI11 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI12:1",
            "< \\brief [12:12] Set NFI Flag of Buffer 12 - NFI12 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI13:1",
            "< \\brief [13:13] Set NFI Flag of Buffer 13 - NFI13 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI14:1",
            "< \\brief [14:14] Set NFI Flag of Buffer 14 - NFI14 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI15:1",
            "< \\brief [15:15] Set NFI Flag of Buffer 15 - NFI15 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI16:1",
            "< \\brief [16:16] Set NFI Flag of Buffer 16 - NFI16 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI17:1",
            "< \\brief [17:17] Set NFI Flag of Buffer 17 - NFI17 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI18:1",
            "< \\brief [18:18] Set NFI Flag of Buffer 18 - NFI18 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI19:1",
            "< \\brief [19:19] Set NFI Flag of Buffer 19 - NFI19 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI20:1",
            "< \\brief [20:20] Set NFI Flag of Buffer 20 - NFI20 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI21:1",
            "< \\brief [21:21] Set NFI Flag of Buffer 21 - NFI21 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI22:1",
            "< \\brief [22:22] Set NFI Flag of Buffer 22 - NFI22 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI23:1",
            "< \\brief [23:23] Set NFI Flag of Buffer 23 - NFI23 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI24:1",
            "< \\brief [24:24] Set NFI Flag of Buffer 24 - NFI24 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI25:1",
            "< \\brief [25:25] Set NFI Flag of Buffer 25 - NFI25 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI26:1",
            "< \\brief [26:26] Set NFI Flag of Buffer 26 - NFI26 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI27:1",
            "< \\brief [27:27] Set NFI Flag of Buffer 27 - NFI27 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI28:1",
            "< \\brief [28:28] Set NFI Flag of Buffer 28 - NFI28 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI29:1",
            "< \\brief [29:29] Set NFI Flag of Buffer 29 - NFI29 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI30:1",
            "< \\brief [30:30] Set NFI Flag of Buffer 30 - NFI30 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI31:1",
            "< \\brief [31:31] Set NFI Flag of Buffer 31 - NFI31 (w)"
        ]
    ],
    "Ifx_PSI5_OCS_Bits": [
        [
            "-",
            "\\brief OCDS Control and Status",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:24",
            "< \\brief [23:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUS:4",
            "< \\brief [27:24] OCDS Suspend Control - SUS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUS_P:1",
            "< \\brief [28:28] SUS Write Protection - SUS_P (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUSSTA:1",
            "< \\brief [29:29] Suspend State - SUSSTA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_PSI5_RDF_Bits": [
        [
            "-",
            "\\brief Receive Data FIFO ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD:32",
            "< \\brief [31:0] RD - RD (rh)"
        ]
    ],
    "Ifx_PSI5_RDICLR_Bits": [
        [
            "-",
            "\\brief RDI Overview Clear Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI0:1",
            "< \\brief [0:0] Clear RDI Flag of Buffer 0 - RDI0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI1:1",
            "< \\brief [1:1] Clear RDI Flag of Buffer 1 - RDI1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI2:1",
            "< \\brief [2:2] Clear RDI Flag of Buffer 2 - RDI2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI3:1",
            "< \\brief [3:3] Clear RDI Flag of Buffer 3 - RDI3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI4:1",
            "< \\brief [4:4] Clear RDI Flag of Buffer 4 - RDI4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI5:1",
            "< \\brief [5:5] Clear RDI Flag of Buffer 5 - RDI5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI6:1",
            "< \\brief [6:6] Clear RDI Flag of Buffer 6 - RDI6 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI7:1",
            "< \\brief [7:7] Clear RDI Flag of Buffer 7 - RDI7 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI8:1",
            "< \\brief [8:8] Clear RDI Flag of Buffer 8 - RDI8 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI9:1",
            "< \\brief [9:9] Clear RDI Flag of Buffer 9 - RDI9 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI10:1",
            "< \\brief [10:10] Clear RDI Flag of Buffer 10 - RDI10 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI11:1",
            "< \\brief [11:11] Clear RDI Flag of Buffer 11 - RDI11 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI12:1",
            "< \\brief [12:12] Clear RDI Flag of Buffer 12 - RDI12 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI13:1",
            "< \\brief [13:13] Clear RDI Flag of Buffer 13 - RDI13 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI14:1",
            "< \\brief [14:14] Clear RDI Flag of Buffer 14 - RDI14 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI15:1",
            "< \\brief [15:15] Clear RDI Flag of Buffer 15 - RDI15 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI16:1",
            "< \\brief [16:16] Clear RDI Flag of Buffer 16 - RDI16 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI17:1",
            "< \\brief [17:17] Clear RDI Flag of Buffer 17 - RDI17 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI18:1",
            "< \\brief [18:18] Clear RDI Flag of Buffer 18 - RDI18 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI19:1",
            "< \\brief [19:19] Clear RDI Flag of Buffer 19 - RDI19 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI20:1",
            "< \\brief [20:20] Clear RDI Flag of Buffer 20 - RDI20 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI21:1",
            "< \\brief [21:21] Clear RDI Flag of Buffer 21 - RDI21 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI22:1",
            "< \\brief [22:22] Clear RDI Flag of Buffer 22 - RDI22 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI23:1",
            "< \\brief [23:23] Clear RDI Flag of Buffer 23 - RDI23 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI24:1",
            "< \\brief [24:24] Clear RDI Flag of Buffer 24 - RDI24 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI25:1",
            "< \\brief [25:25] Clear RDI Flag of Buffer 25 - RDI25 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI26:1",
            "< \\brief [26:26] Clear RDI Flag of Buffer 26 - RDI26 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI27:1",
            "< \\brief [27:27] Clear RDI Flag of Buffer 27 - RDI27 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI28:1",
            "< \\brief [28:28] Clear RDI Flag of Buffer 28 - RDI28 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI29:1",
            "< \\brief [29:29] Clear RDI Flag of Buffer 29 - RDI29 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI30:1",
            "< \\brief [30:30] Clear RDI Flag of Buffer 30 - RDI30 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI31:1",
            "< \\brief [31:31] Clear RDI Flag of Buffer 31 - RDI31 (w)"
        ]
    ],
    "Ifx_PSI5_RDIOV_Bits": [
        [
            "-",
            "\\brief RDI Overview Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI0:1",
            "< \\brief [0:0] RDI Flag of Buffer 0 - RDI0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI1:1",
            "< \\brief [1:1] RDI Flag of Buffer 1 - RDI1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI2:1",
            "< \\brief [2:2] RDI Flag of Buffer 2 - RDI2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI3:1",
            "< \\brief [3:3] RDI Flag of Buffer 3 - RDI3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI4:1",
            "< \\brief [4:4] RDI Flag of Buffer 4 - RDI4 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI5:1",
            "< \\brief [5:5] RDI Flag of Buffer 5 - RDI5 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI6:1",
            "< \\brief [6:6] RDI Flag of Buffer 6 - RDI6 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI7:1",
            "< \\brief [7:7] RDI Flag of Buffer 7 - RDI7 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI8:1",
            "< \\brief [8:8] RDI Flag of Buffer 8 - RDI8 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI9:1",
            "< \\brief [9:9] RDI Flag of Buffer 9 - RDI9 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI10:1",
            "< \\brief [10:10] RDI Flag of Buffer 10 - RDI10 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI11:1",
            "< \\brief [11:11] RDI Flag of Buffer 11 - RDI11 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI12:1",
            "< \\brief [12:12] RDI Flag of Buffer 12 - RDI12 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI13:1",
            "< \\brief [13:13] RDI Flag of Buffer 13 - RDI13 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI14:1",
            "< \\brief [14:14] RDI Flag of Buffer 14 - RDI14 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI15:1",
            "< \\brief [15:15] RDI Flag of Buffer 15 - RDI15 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI16:1",
            "< \\brief [16:16] RDI Flag of Buffer 16 - RDI16 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI17:1",
            "< \\brief [17:17] RDI Flag of Buffer 17 - RDI17 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI18:1",
            "< \\brief [18:18] RDI Flag of Buffer 18 - RDI18 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI19:1",
            "< \\brief [19:19] RDI Flag of Buffer 19 - RDI19 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI20:1",
            "< \\brief [20:20] RDI Flag of Buffer 20 - RDI20 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI21:1",
            "< \\brief [21:21] RDI Flag of Buffer 21 - RDI21 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI22:1",
            "< \\brief [22:22] RDI Flag of Buffer 22 - RDI22 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI23:1",
            "< \\brief [23:23] RDI Flag of Buffer 23 - RDI23 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI24:1",
            "< \\brief [24:24] RDI Flag of Buffer 24 - RDI24 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI25:1",
            "< \\brief [25:25] RDI Flag of Buffer 25 - RDI25 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI26:1",
            "< \\brief [26:26] RDI Flag of Buffer 26 - RDI26 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI27:1",
            "< \\brief [27:27] RDI Flag of Buffer 27 - RDI27 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI28:1",
            "< \\brief [28:28] RDI Flag of Buffer 28 - RDI28 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI29:1",
            "< \\brief [29:29] RDI Flag of Buffer 29 - RDI29 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI30:1",
            "< \\brief [30:30] RDI Flag of Buffer 30 - RDI30 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI31:1",
            "< \\brief [31:31] RDI Flag of Buffer 31 - RDI31 (rh)"
        ]
    ],
    "Ifx_PSI5_RDISET_Bits": [
        [
            "-",
            "\\brief RDI Overview Set Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI0:1",
            "< \\brief [0:0] Set RDI Flag of Buffer 0 - RDI0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI1:1",
            "< \\brief [1:1] Set RDI Flag of Buffer 1 - RDI1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI2:1",
            "< \\brief [2:2] Set RDI Flag of Buffer 2 - RDI2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI3:1",
            "< \\brief [3:3] Set RDI Flag of Buffer 3 - RDI3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI4:1",
            "< \\brief [4:4] Set RDI Flag of Buffer 4 - RDI4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI5:1",
            "< \\brief [5:5] Set RDI Flag of Buffer 5 - RDI5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI6:1",
            "< \\brief [6:6] Set RDI Flag of Buffer 6 - RDI6 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI7:1",
            "< \\brief [7:7] Set RDI Flag of Buffer 7 - RDI7 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI8:1",
            "< \\brief [8:8] Set RDI Flag of Buffer 8 - RDI8 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI9:1",
            "< \\brief [9:9] Set RDI Flag of Buffer 9 - RDI9 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI10:1",
            "< \\brief [10:10] Set RDI Flag of Buffer 10 - RDI10 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI11:1",
            "< \\brief [11:11] Set RDI Flag of Buffer 11 - RDI11 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI12:1",
            "< \\brief [12:12] Set RDI Flag of Buffer 12 - RDI12 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI13:1",
            "< \\brief [13:13] Set RDI Flag of Buffer 13 - RDI13 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI14:1",
            "< \\brief [14:14] Set RDI Flag of Buffer 14 - RDI14 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI15:1",
            "< \\brief [15:15] Set RDI Flag of Buffer 15 - RDI15 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI16:1",
            "< \\brief [16:16] Set RDI Flag of Buffer 16 - RDI16 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI17:1",
            "< \\brief [17:17] Set RDI Flag of Buffer 17 - RDI17 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI18:1",
            "< \\brief [18:18] Set RDI Flag of Buffer 18 - RDI18 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI19:1",
            "< \\brief [19:19] Set RDI Flag of Buffer 19 - RDI19 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI20:1",
            "< \\brief [20:20] Set RDI Flag of Buffer 20 - RDI20 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI21:1",
            "< \\brief [21:21] Set RDI Flag of Buffer 21 - RDI21 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI22:1",
            "< \\brief [22:22] Set RDI Flag of Buffer 22 - RDI22 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI23:1",
            "< \\brief [23:23] Set RDI Flag of Buffer 23 - RDI23 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI24:1",
            "< \\brief [24:24] Set RDI Flag of Buffer 24 - RDI24 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI25:1",
            "< \\brief [25:25] Set RDI Flag of Buffer 25 - RDI25 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI26:1",
            "< \\brief [26:26] Set RDI Flag of Buffer 26 - RDI26 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI27:1",
            "< \\brief [27:27] Set RDI Flag of Buffer 27 - RDI27 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI28:1",
            "< \\brief [28:28] Set RDI Flag of Buffer 28 - RDI28 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI29:1",
            "< \\brief [29:29] Set RDI Flag of Buffer 29 - RDI29 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI30:1",
            "< \\brief [30:30] Set RDI Flag of Buffer 30 - RDI30 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI31:1",
            "< \\brief [31:31] Set RDI Flag of Buffer 31 - RDI31 (w)"
        ]
    ],
    "Ifx_PSI5_RDM_H_Bits": [
        [
            "-",
            "\\brief Receive Data Memory High ${x}${y}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TS:24",
            "< \\brief [23:0] Time Stamp - TS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SC:3",
            "< \\brief [26:24] Slot Counter - SC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI:1",
            "< \\brief [27:27] Time Slot Error Flag - TEI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NBI:1",
            "< \\brief [28:28] Number of bits Error Flag - NBI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEI:1",
            "< \\brief [29:29] Error in Messaging Bits Flag - MEI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NFI:1",
            "< \\brief [30:30] No Frame Received Flag - NFI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI:1",
            "< \\brief [31:31] Receive Memory Overflow Flag - RMI (rh)"
        ]
    ],
    "Ifx_PSI5_RDM_L_Bits": [
        [
            "-",
            "\\brief Receive Data Memory Low ${x}${y}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI:1",
            "< \\brief [0:0] CRC Error Flag - CRCI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRC:3",
            "< \\brief [3:1] CRC - CRC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD:28",
            "< \\brief [31:4] RD - RD (rh)"
        ]
    ],
    "Ifx_PSI5_RFC_Bits": [
        [
            "-",
            "\\brief Receive FIFO Control Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "REP:6",
            "< \\brief [5:0] FIFO Read Pointer - REP (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:2",
            "< \\brief [7:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "WRP:6",
            "< \\brief [13:8] FIFO/Ring Buffer Write Pointer - WRP (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:2",
            "< \\brief [15:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FWL:5",
            "< \\brief [20:16] FIFO Warning Level - FWL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:8",
            "< \\brief [28:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "WRAP:1",
            "< \\brief [29:29] Write Pointer WRAP Indicator - WRAP (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FRQ:1",
            "< \\brief [30:30] Flush Request - FRQ (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FLU:1",
            "< \\brief [31:31] Flush - FLU (w)"
        ]
    ],
    "Ifx_PSI5_RMICLR_Bits": [
        [
            "-",
            "\\brief RMI Overview Clear Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI0:1",
            "< \\brief [0:0] Clear RMI Flag of Buffer 0 - RMI0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI1:1",
            "< \\brief [1:1] Clear RMI Flag of Buffer 1 - RMI1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI2:1",
            "< \\brief [2:2] Clear RMI Flag of Buffer 2 - RMI2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI3:1",
            "< \\brief [3:3] Clear RMI Flag of Buffer 3 - RMI3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI4:1",
            "< \\brief [4:4] Clear RMI Flag of Buffer 4 - RMI4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI5:1",
            "< \\brief [5:5] Clear RMI Flag of Buffer 5 - RMI5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI6:1",
            "< \\brief [6:6] Clear RMI Flag of Buffer 6 - RMI6 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI7:1",
            "< \\brief [7:7] Clear RMI Flag of Buffer 7 - RMI7 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI8:1",
            "< \\brief [8:8] Clear RMI Flag of Buffer 8 - RMI8 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI9:1",
            "< \\brief [9:9] Clear RMI Flag of Buffer 9 - RMI9 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI10:1",
            "< \\brief [10:10] Clear RMI Flag of Buffer 10 - RMI10 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI11:1",
            "< \\brief [11:11] Clear RMI Flag of Buffer 11 - RMI11 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI12:1",
            "< \\brief [12:12] Clear RMI Flag of Buffer 12 - RMI12 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI13:1",
            "< \\brief [13:13] Clear RMI Flag of Buffer 13 - RMI13 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI14:1",
            "< \\brief [14:14] Clear RMI Flag of Buffer 14 - RMI14 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI15:1",
            "< \\brief [15:15] Clear RMI Flag of Buffer 15 - RMI15 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI16:1",
            "< \\brief [16:16] Clear RMI Flag of Buffer 16 - RMI16 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI17:1",
            "< \\brief [17:17] Clear RMI Flag of Buffer 17 - RMI17 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI18:1",
            "< \\brief [18:18] Clear RMI Flag of Buffer 18 - RMI18 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI19:1",
            "< \\brief [19:19] Clear RMI Flag of Buffer 19 - RMI19 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI20:1",
            "< \\brief [20:20] Clear RMI Flag of Buffer 20 - RMI20 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI21:1",
            "< \\brief [21:21] Clear RMI Flag of Buffer 21 - RMI21 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI22:1",
            "< \\brief [22:22] Clear RMI Flag of Buffer 22 - RMI22 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI23:1",
            "< \\brief [23:23] Clear RMI Flag of Buffer 23 - RMI23 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI24:1",
            "< \\brief [24:24] Clear RMI Flag of Buffer 24 - RMI24 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI25:1",
            "< \\brief [25:25] Clear RMI Flag of Buffer 25 - RMI25 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI26:1",
            "< \\brief [26:26] Clear RMI Flag of Buffer 26 - RMI26 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI27:1",
            "< \\brief [27:27] Clear RMI Flag of Buffer 27 - RMI27 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI28:1",
            "< \\brief [28:28] Clear RMI Flag of Buffer 28 - RMI28 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI29:1",
            "< \\brief [29:29] Clear RMI Flag of Buffer 29 - RMI29 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI30:1",
            "< \\brief [30:30] Clear RMI Flag of Buffer 30 - RMI30 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI31:1",
            "< \\brief [31:31] Clear RMI Flag of Buffer 31 - RMI31 (w)"
        ]
    ],
    "Ifx_PSI5_RMIOV_Bits": [
        [
            "-",
            "\\brief RMI Overview Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI0:1",
            "< \\brief [0:0] RMI Flag of Buffer 0 - RMI0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI1:1",
            "< \\brief [1:1] RMI Flag of Buffer 1 - RMI1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI2:1",
            "< \\brief [2:2] RMI Flag of Buffer 2 - RMI2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI3:1",
            "< \\brief [3:3] RMI Flag of Buffer 3 - RMI3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI4:1",
            "< \\brief [4:4] RMI Flag of Buffer 4 - RMI4 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI5:1",
            "< \\brief [5:5] RMI Flag of Buffer 5 - RMI5 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI6:1",
            "< \\brief [6:6] RMI Flag of Buffer 6 - RMI6 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI7:1",
            "< \\brief [7:7] RMI Flag of Buffer 7 - RMI7 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI8:1",
            "< \\brief [8:8] RMI Flag of Buffer 8 - RMI8 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI9:1",
            "< \\brief [9:9] RMI Flag of Buffer 9 - RMI9 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI10:1",
            "< \\brief [10:10] RMI Flag of Buffer 10 - RMI10 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI11:1",
            "< \\brief [11:11] RMI Flag of Buffer 11 - RMI11 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI12:1",
            "< \\brief [12:12] RMI Flag of Buffer 12 - RMI12 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI13:1",
            "< \\brief [13:13] RMI Flag of Buffer 13 - RMI13 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI14:1",
            "< \\brief [14:14] RMI Flag of Buffer 14 - RMI14 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI15:1",
            "< \\brief [15:15] RMI Flag of Buffer 15 - RMI15 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI16:1",
            "< \\brief [16:16] RMI Flag of Buffer 16 - RMI16 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI17:1",
            "< \\brief [17:17] RMI Flag of Buffer 17 - RMI17 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI18:1",
            "< \\brief [18:18] RMI Flag of Buffer 18 - RMI18 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI19:1",
            "< \\brief [19:19] RMI Flag of Buffer 19 - RMI19 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI20:1",
            "< \\brief [20:20] RMI Flag of Buffer 20 - RMI20 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI21:1",
            "< \\brief [21:21] RMI Flag of Buffer 21 - RMI21 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI22:1",
            "< \\brief [22:22] RMI Flag of Buffer 22 - RMI22 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI23:1",
            "< \\brief [23:23] RMI Flag of Buffer 23 - RMI23 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI24:1",
            "< \\brief [24:24] RMI Flag of Buffer 24 - RMI24 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI25:1",
            "< \\brief [25:25] RMI Flag of Buffer 25 - RMI25 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI26:1",
            "< \\brief [26:26] RMI Flag of Buffer 26 - RMI26 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI27:1",
            "< \\brief [27:27] RMI Flag of Buffer 27 - RMI27 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI28:1",
            "< \\brief [28:28] RMI Flag of Buffer 28 - RMI28 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI29:1",
            "< \\brief [29:29] RMI Flag of Buffer 29 - RMI29 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI30:1",
            "< \\brief [30:30] RMI Flag of Buffer 30 - RMI30 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI31:1",
            "< \\brief [31:31] RMI Flag of Buffer 31 - RMI31 (rh)"
        ]
    ],
    "Ifx_PSI5_RMISET_Bits": [
        [
            "-",
            "\\brief RMI Overview Set Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI0:1",
            "< \\brief [0:0] Set RMI Flag of Buffer 0 - RMI0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI1:1",
            "< \\brief [1:1] Set RMI Flag of Buffer 1 - RMI1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI2:1",
            "< \\brief [2:2] Set RMI Flag of Buffer 2 - RMI2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI3:1",
            "< \\brief [3:3] Set RMI Flag of Buffer 3 - RMI3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI4:1",
            "< \\brief [4:4] Set RMI Flag of Buffer 4 - RMI4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI5:1",
            "< \\brief [5:5] Set RMI Flag of Buffer 5 - RMI5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI6:1",
            "< \\brief [6:6] Set RMI Flag of Buffer 6 - RMI6 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI7:1",
            "< \\brief [7:7] Set RMI Flag of Buffer 7 - RMI7 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI8:1",
            "< \\brief [8:8] Set RMI Flag of Buffer 8 - RMI8 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI9:1",
            "< \\brief [9:9] Set RMI Flag of Buffer 9 - RMI9 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI10:1",
            "< \\brief [10:10] Set RMI Flag of Buffer 10 - RMI10 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI11:1",
            "< \\brief [11:11] Set RMI Flag of Buffer 11 - RMI11 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI12:1",
            "< \\brief [12:12] Set RMI Flag of Buffer 12 - RMI12 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI13:1",
            "< \\brief [13:13] Set RMI Flag of Buffer 13 - RMI13 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI14:1",
            "< \\brief [14:14] Set RMI Flag of Buffer 14 - RMI14 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI15:1",
            "< \\brief [15:15] Set RMI Flag of Buffer 15 - RMI15 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI16:1",
            "< \\brief [16:16] Set RMI Flag of Buffer 16 - RMI16 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI17:1",
            "< \\brief [17:17] Set RMI Flag of Buffer 17 - RMI17 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI18:1",
            "< \\brief [18:18] Set RMI Flag of Buffer 18 - RMI18 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI19:1",
            "< \\brief [19:19] Set RMI Flag of Buffer 19 - RMI19 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI20:1",
            "< \\brief [20:20] Set RMI Flag of Buffer 20 - RMI20 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI21:1",
            "< \\brief [21:21] Set RMI Flag of Buffer 21 - RMI21 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI22:1",
            "< \\brief [22:22] Set RMI Flag of Buffer 22 - RMI22 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI23:1",
            "< \\brief [23:23] Set RMI Flag of Buffer 23 - RMI23 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI24:1",
            "< \\brief [24:24] Set RMI Flag of Buffer 24 - RMI24 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI25:1",
            "< \\brief [25:25] Set RMI Flag of Buffer 25 - RMI25 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI26:1",
            "< \\brief [26:26] Set RMI Flag of Buffer 26 - RMI26 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI27:1",
            "< \\brief [27:27] Set RMI Flag of Buffer 27 - RMI27 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI28:1",
            "< \\brief [28:28] Set RMI Flag of Buffer 28 - RMI28 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI29:1",
            "< \\brief [29:29] Set RMI Flag of Buffer 29 - RMI29 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI30:1",
            "< \\brief [30:30] Set RMI Flag of Buffer 30 - RMI30 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RMI31:1",
            "< \\brief [31:31] Set RMI Flag of Buffer 31 - RMI31 (w)"
        ]
    ],
    "Ifx_PSI5_RSICLR_Bits": [
        [
            "-",
            "\\brief RSI Overview Clear Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI0:1",
            "< \\brief [0:0] Clear RSI Flag of Buffer 0 - RSI0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI1:1",
            "< \\brief [1:1] Clear RSI Flag of Buffer 1 - RSI1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI2:1",
            "< \\brief [2:2] Clear RSI Flag of Buffer 2 - RSI2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI3:1",
            "< \\brief [3:3] Clear RSI Flag of Buffer 3 - RSI3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI4:1",
            "< \\brief [4:4] Clear RSI Flag of Buffer 4 - RSI4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI5:1",
            "< \\brief [5:5] Clear RSI Flag of Buffer 5 - RSI5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI6:1",
            "< \\brief [6:6] Clear RSI Flag of Buffer 6 - RSI6 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI7:1",
            "< \\brief [7:7] Clear RSI Flag of Buffer 7 - RSI7 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI8:1",
            "< \\brief [8:8] Clear RSI Flag of Buffer 8 - RSI8 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI9:1",
            "< \\brief [9:9] Clear RSI Flag of Buffer 9 - RSI9 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI10:1",
            "< \\brief [10:10] Clear RSI Flag of Buffer 10 - RSI10 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI11:1",
            "< \\brief [11:11] Clear RSI Flag of Buffer 11 - RSI11 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI12:1",
            "< \\brief [12:12] Clear RSI Flag of Buffer 12 - RSI12 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI13:1",
            "< \\brief [13:13] Clear RSI Flag of Buffer 13 - RSI13 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI14:1",
            "< \\brief [14:14] Clear RSI Flag of Buffer 14 - RSI14 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI15:1",
            "< \\brief [15:15] Clear RSI Flag of Buffer 15 - RSI15 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI16:1",
            "< \\brief [16:16] Clear RSI Flag of Buffer 16 - RSI16 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI17:1",
            "< \\brief [17:17] Clear RSI Flag of Buffer 17 - RSI17 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI18:1",
            "< \\brief [18:18] Clear RSI Flag of Buffer 18 - RSI18 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI19:1",
            "< \\brief [19:19] Clear RSI Flag of Buffer 19 - RSI19 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI20:1",
            "< \\brief [20:20] Clear RSI Flag of Buffer 20 - RSI20 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI21:1",
            "< \\brief [21:21] Clear RSI Flag of Buffer 21 - RSI21 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI22:1",
            "< \\brief [22:22] Clear RSI Flag of Buffer 22 - RSI22 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI23:1",
            "< \\brief [23:23] Clear RSI Flag of Buffer 23 - RSI23 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI24:1",
            "< \\brief [24:24] Clear RSI Flag of Buffer 24 - RSI24 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI25:1",
            "< \\brief [25:25] Clear RSI Flag of Buffer 25 - RSI25 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI26:1",
            "< \\brief [26:26] Clear RSI Flag of Buffer 26 - RSI26 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI27:1",
            "< \\brief [27:27] Clear RSI Flag of Buffer 27 - RSI27 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI28:1",
            "< \\brief [28:28] Clear RSI Flag of Buffer 28 - RSI28 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI29:1",
            "< \\brief [29:29] Clear RSI Flag of Buffer 29 - RSI29 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI30:1",
            "< \\brief [30:30] Clear RSI Flag of Buffer 30 - RSI30 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI31:1",
            "< \\brief [31:31] Clear RSI Flag of Buffer 31 - RSI31 (w)"
        ]
    ],
    "Ifx_PSI5_RSIOV_Bits": [
        [
            "-",
            "\\brief RSI Overview Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI0:1",
            "< \\brief [0:0] RSI Flag of Buffer 0 - RSI0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI1:1",
            "< \\brief [1:1] RSI Flag of Buffer 1 - RSI1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI2:1",
            "< \\brief [2:2] RSI Flag of Buffer 2 - RSI2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI3:1",
            "< \\brief [3:3] RSI Flag of Buffer 3 - RSI3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI4:1",
            "< \\brief [4:4] RSI Flag of Buffer 4 - RSI4 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI5:1",
            "< \\brief [5:5] RSI Flag of Buffer 5 - RSI5 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI6:1",
            "< \\brief [6:6] RSI Flag of Buffer 6 - RSI6 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI7:1",
            "< \\brief [7:7] RSI Flag of Buffer 7 - RSI7 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI8:1",
            "< \\brief [8:8] RSI Flag of Buffer 8 - RSI8 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI9:1",
            "< \\brief [9:9] RSI Flag of Buffer 9 - RSI9 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI10:1",
            "< \\brief [10:10] RSI Flag of Buffer 10 - RSI10 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI11:1",
            "< \\brief [11:11] RSI Flag of Buffer 11 - RSI11 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI12:1",
            "< \\brief [12:12] RSI Flag of Buffer 12 - RSI12 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI13:1",
            "< \\brief [13:13] RSI Flag of Buffer 13 - RSI13 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI14:1",
            "< \\brief [14:14] RSI Flag of Buffer 14 - RSI14 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI15:1",
            "< \\brief [15:15] RSI Flag of Buffer 15 - RSI15 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI16:1",
            "< \\brief [16:16] RSI Flag of Buffer 16 - RSI16 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI17:1",
            "< \\brief [17:17] RSI Flag of Buffer 17 - RSI17 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI18:1",
            "< \\brief [18:18] RSI Flag of Buffer 18 - RSI18 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI19:1",
            "< \\brief [19:19] RSI Flag of Buffer 19 - RSI19 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI20:1",
            "< \\brief [20:20] RSI Flag of Buffer 20 - RSI20 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI21:1",
            "< \\brief [21:21] RSI Flag of Buffer 21 - RSI21 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI22:1",
            "< \\brief [22:22] RSI Flag of Buffer 22 - RSI22 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI23:1",
            "< \\brief [23:23] RSI Flag of Buffer 23 - RSI23 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI24:1",
            "< \\brief [24:24] RSI Flag of Buffer 24 - RSI24 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI25:1",
            "< \\brief [25:25] RSI Flag of Buffer 25 - RSI25 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI26:1",
            "< \\brief [26:26] RSI Flag of Buffer 26 - RSI26 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI27:1",
            "< \\brief [27:27] RSI Flag of Buffer 27 - RSI27 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI28:1",
            "< \\brief [28:28] RSI Flag of Buffer 28 - RSI28 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI29:1",
            "< \\brief [29:29] RSI Flag of Buffer 29 - RSI29 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI30:1",
            "< \\brief [30:30] RSI Flag of Buffer 30 - RSI30 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI31:1",
            "< \\brief [31:31] RSI Flag of Buffer 31 - RSI31 (rh)"
        ]
    ],
    "Ifx_PSI5_RSISET_Bits": [
        [
            "-",
            "\\brief RSI Overview Set Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI0:1",
            "< \\brief [0:0] Set RSI Flag of Buffer 0 - RSI0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI1:1",
            "< \\brief [1:1] Set RSI Flag of Buffer 1 - RSI1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI2:1",
            "< \\brief [2:2] Set RSI Flag of Buffer 2 - RSI2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI3:1",
            "< \\brief [3:3] Set RSI Flag of Buffer 3 - RSI3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI4:1",
            "< \\brief [4:4] Set RSI Flag of Buffer 4 - RSI4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI5:1",
            "< \\brief [5:5] Set RSI Flag of Buffer 5 - RSI5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI6:1",
            "< \\brief [6:6] Set RSI Flag of Buffer 6 - RSI6 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI7:1",
            "< \\brief [7:7] Set RSI Flag of Buffer 7 - RSI7 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI8:1",
            "< \\brief [8:8] Set RSI Flag of Buffer 8 - RSI8 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI9:1",
            "< \\brief [9:9] Set RSI Flag of Buffer 9 - RSI9 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI10:1",
            "< \\brief [10:10] Set RSI Flag of Buffer 10 - RSI10 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI11:1",
            "< \\brief [11:11] Set RSI Flag of Buffer 11 - RSI11 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI12:1",
            "< \\brief [12:12] Set RSI Flag of Buffer 12 - RSI12 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI13:1",
            "< \\brief [13:13] Set RSI Flag of Buffer 13 - RSI13 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI14:1",
            "< \\brief [14:14] Set RSI Flag of Buffer 14 - RSI14 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI15:1",
            "< \\brief [15:15] Set RSI Flag of Buffer 15 - RSI15 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI16:1",
            "< \\brief [16:16] Set RSI Flag of Buffer 16 - RSI16 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI17:1",
            "< \\brief [17:17] Set RSI Flag of Buffer 17 - RSI17 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI18:1",
            "< \\brief [18:18] Set RSI Flag of Buffer 18 - RSI18 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI19:1",
            "< \\brief [19:19] Set RSI Flag of Buffer 19 - RSI19 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI20:1",
            "< \\brief [20:20] Set RSI Flag of Buffer 20 - RSI20 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI21:1",
            "< \\brief [21:21] Set RSI Flag of Buffer 21 - RSI21 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI22:1",
            "< \\brief [22:22] Set RSI Flag of Buffer 22 - RSI22 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI23:1",
            "< \\brief [23:23] Set RSI Flag of Buffer 23 - RSI23 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI24:1",
            "< \\brief [24:24] Set RSI Flag of Buffer 24 - RSI24 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI25:1",
            "< \\brief [25:25] Set RSI Flag of Buffer 25 - RSI25 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI26:1",
            "< \\brief [26:26] Set RSI Flag of Buffer 26 - RSI26 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI27:1",
            "< \\brief [27:27] Set RSI Flag of Buffer 27 - RSI27 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI28:1",
            "< \\brief [28:28] Set RSI Flag of Buffer 28 - RSI28 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI29:1",
            "< \\brief [29:29] Set RSI Flag of Buffer 29 - RSI29 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI30:1",
            "< \\brief [30:30] Set RSI Flag of Buffer 30 - RSI30 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI31:1",
            "< \\brief [31:31] Set RSI Flag of Buffer 31 - RSI31 (w)"
        ]
    ],
    "Ifx_PSI5_TEICLR_Bits": [
        [
            "-",
            "\\brief TEI Overview Clear Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI0:1",
            "< \\brief [0:0] Clear TEI Flag of Buffer 0 - TEI0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI1:1",
            "< \\brief [1:1] Clear TEI Flag of Buffer 1 - TEI1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI2:1",
            "< \\brief [2:2] Clear TEI Flag of Buffer 2 - TEI2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI3:1",
            "< \\brief [3:3] Clear TEI Flag of Buffer 3 - TEI3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI4:1",
            "< \\brief [4:4] Clear TEI Flag of Buffer 4 - TEI4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI5:1",
            "< \\brief [5:5] Clear TEI Flag of Buffer 5 - TEI5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI6:1",
            "< \\brief [6:6] Clear TEI Flag of Buffer 6 - TEI6 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI7:1",
            "< \\brief [7:7] Clear TEI Flag of Buffer 7 - TEI7 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI8:1",
            "< \\brief [8:8] Clear TEI Flag of Buffer 8 - TEI8 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI9:1",
            "< \\brief [9:9] Clear TEI Flag of Buffer 9 - TEI9 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI10:1",
            "< \\brief [10:10] Clear TEI Flag of Buffer 10 - TEI10 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI11:1",
            "< \\brief [11:11] Clear TEI Flag of Buffer 11 - TEI11 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI12:1",
            "< \\brief [12:12] Clear TEI Flag of Buffer 12 - TEI12 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI13:1",
            "< \\brief [13:13] Clear TEI Flag of Buffer 13 - TEI13 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI14:1",
            "< \\brief [14:14] Clear TEI Flag of Buffer 14 - TEI14 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI15:1",
            "< \\brief [15:15] Clear TEI Flag of Buffer 15 - TEI15 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI16:1",
            "< \\brief [16:16] Clear TEI Flag of Buffer 16 - TEI16 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI17:1",
            "< \\brief [17:17] Clear TEI Flag of Buffer 17 - TEI17 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI18:1",
            "< \\brief [18:18] Clear TEI Flag of Buffer 18 - TEI18 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI19:1",
            "< \\brief [19:19] Clear TEI Flag of Buffer 19 - TEI19 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI20:1",
            "< \\brief [20:20] Clear TEI Flag of Buffer 20 - TEI20 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI21:1",
            "< \\brief [21:21] Clear TEI Flag of Buffer 21 - TEI21 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI22:1",
            "< \\brief [22:22] Clear TEI Flag of Buffer 22 - TEI22 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI23:1",
            "< \\brief [23:23] Clear TEI Flag of Buffer 23 - TEI23 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI24:1",
            "< \\brief [24:24] Clear TEI Flag of Buffer 24 - TEI24 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI25:1",
            "< \\brief [25:25] Clear TEI Flag of Buffer 25 - TEI25 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI26:1",
            "< \\brief [26:26] Clear TEI Flag of Buffer 26 - TEI26 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI27:1",
            "< \\brief [27:27] Clear TEI Flag of Buffer 27 - TEI27 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI28:1",
            "< \\brief [28:28] Clear TEI Flag of Buffer 28 - TEI28 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI29:1",
            "< \\brief [29:29] Clear TEI Flag of Buffer 29 - TEI29 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI30:1",
            "< \\brief [30:30] Clear TEI Flag of Buffer 30 - TEI30 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI31:1",
            "< \\brief [31:31] Clear TEI Flag of Buffer 31 - TEI31 (w)"
        ]
    ],
    "Ifx_PSI5_TEIOV_Bits": [
        [
            "-",
            "\\brief TEI Overview Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI0:1",
            "< \\brief [0:0] TEI Flag of Buffer 0 - TEI0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI1:1",
            "< \\brief [1:1] TEI Flag of Buffer 1 - TEI1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI2:1",
            "< \\brief [2:2] TEI Flag of Buffer 2 - TEI2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI3:1",
            "< \\brief [3:3] TEI Flag of Buffer 3 - TEI3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI4:1",
            "< \\brief [4:4] TEI Flag of Buffer 4 - TEI4 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI5:1",
            "< \\brief [5:5] TEI Flag of Buffer 5 - TEI5 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI6:1",
            "< \\brief [6:6] TEI Flag of Buffer 6 - TEI6 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI7:1",
            "< \\brief [7:7] TEI Flag of Buffer 7 - TEI7 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI8:1",
            "< \\brief [8:8] TEI Flag of Buffer 8 - TEI8 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI9:1",
            "< \\brief [9:9] TEI Flag of Buffer 9 - TEI9 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI10:1",
            "< \\brief [10:10] TEI Flag of Buffer 10 - TEI10 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI11:1",
            "< \\brief [11:11] TEI Flag of Buffer 11 - TEI11 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI12:1",
            "< \\brief [12:12] TEI Flag of Buffer 12 - TEI12 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI13:1",
            "< \\brief [13:13] TEI Flag of Buffer 13 - TEI13 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI14:1",
            "< \\brief [14:14] TEI Flag of Buffer 14 - TEI14 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI15:1",
            "< \\brief [15:15] TEI Flag of Buffer 15 - TEI15 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI16:1",
            "< \\brief [16:16] TEI Flag of Buffer 16 - TEI16 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI17:1",
            "< \\brief [17:17] TEI Flag of Buffer 17 - TEI17 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI18:1",
            "< \\brief [18:18] TEI Flag of Buffer 18 - TEI18 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI19:1",
            "< \\brief [19:19] TEI Flag of Buffer 19 - TEI19 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI20:1",
            "< \\brief [20:20] TEI Flag of Buffer 20 - TEI20 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI21:1",
            "< \\brief [21:21] TEI Flag of Buffer 21 - TEI21 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI22:1",
            "< \\brief [22:22] TEI Flag of Buffer 22 - TEI22 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI23:1",
            "< \\brief [23:23] TEI Flag of Buffer 23 - TEI23 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI24:1",
            "< \\brief [24:24] TEI Flag of Buffer 24 - TEI24 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI25:1",
            "< \\brief [25:25] TEI Flag of Buffer 25 - TEI25 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI26:1",
            "< \\brief [26:26] TEI Flag of Buffer 26 - TEI26 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI27:1",
            "< \\brief [27:27] TEI Flag of Buffer 27 - TEI27 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI28:1",
            "< \\brief [28:28] TEI Flag of Buffer 28 - TEI28 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI29:1",
            "< \\brief [29:29] TEI Flag of Buffer 29 - TEI29 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI30:1",
            "< \\brief [30:30] TEI Flag of Buffer 30 - TEI30 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI31:1",
            "< \\brief [31:31] TEI Flag of Buffer 31 - TEI31 (rh)"
        ]
    ],
    "Ifx_PSI5_TEISET_Bits": [
        [
            "-",
            "\\brief TEI Overview Set Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI0:1",
            "< \\brief [0:0] Set TEI Flag of Buffer 0 - TEI0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI1:1",
            "< \\brief [1:1] Set TEI Flag of Buffer 1 - TEI1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI2:1",
            "< \\brief [2:2] Set TEI Flag of Buffer 2 - TEI2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI3:1",
            "< \\brief [3:3] Set TEI Flag of Buffer 3 - TEI3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI4:1",
            "< \\brief [4:4] Set TEI Flag of Buffer 4 - TEI4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI5:1",
            "< \\brief [5:5] Set TEI Flag of Buffer 5 - TEI5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI6:1",
            "< \\brief [6:6] Set TEI Flag of Buffer 6 - TEI6 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI7:1",
            "< \\brief [7:7] Set TEI Flag of Buffer 7 - TEI7 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI8:1",
            "< \\brief [8:8] Set TEI Flag of Buffer 8 - TEI8 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI9:1",
            "< \\brief [9:9] Set TEI Flag of Buffer 9 - TEI9 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI10:1",
            "< \\brief [10:10] Set TEI Flag of Buffer 10 - TEI10 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI11:1",
            "< \\brief [11:11] Set TEI Flag of Buffer 11 - TEI11 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI12:1",
            "< \\brief [12:12] Set TEI Flag of Buffer 12 - TEI12 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI13:1",
            "< \\brief [13:13] Set TEI Flag of Buffer 13 - TEI13 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI14:1",
            "< \\brief [14:14] Set TEI Flag of Buffer 14 - TEI14 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI15:1",
            "< \\brief [15:15] Set TEI Flag of Buffer 15 - TEI15 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI16:1",
            "< \\brief [16:16] Set TEI Flag of Buffer 16 - TEI16 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI17:1",
            "< \\brief [17:17] Set TEI Flag of Buffer 17 - TEI17 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI18:1",
            "< \\brief [18:18] Set TEI Flag of Buffer 18 - TEI18 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI19:1",
            "< \\brief [19:19] Set TEI Flag of Buffer 19 - TEI19 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI20:1",
            "< \\brief [20:20] Set TEI Flag of Buffer 20 - TEI20 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI21:1",
            "< \\brief [21:21] Set TEI Flag of Buffer 21 - TEI21 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI22:1",
            "< \\brief [22:22] Set TEI Flag of Buffer 22 - TEI22 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI23:1",
            "< \\brief [23:23] Set TEI Flag of Buffer 23 - TEI23 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI24:1",
            "< \\brief [24:24] Set TEI Flag of Buffer 24 - TEI24 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI25:1",
            "< \\brief [25:25] Set TEI Flag of Buffer 25 - TEI25 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI26:1",
            "< \\brief [26:26] Set TEI Flag of Buffer 26 - TEI26 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI27:1",
            "< \\brief [27:27] Set TEI Flag of Buffer 27 - TEI27 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI28:1",
            "< \\brief [28:28] Set TEI Flag of Buffer 28 - TEI28 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI29:1",
            "< \\brief [29:29] Set TEI Flag of Buffer 29 - TEI29 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI30:1",
            "< \\brief [30:30] Set TEI Flag of Buffer 30 - TEI30 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TEI31:1",
            "< \\brief [31:31] Set TEI Flag of Buffer 31 - TEI31 (w)"
        ]
    ],
    "Ifx_PSI5_TSRA_Bits": [
        [
            "-",
            "\\brief Module Time Stamp Register A",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CTS:24",
            "< \\brief [23:0] Current Time Stamp for the Module - CTS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETB:3",
            "< \\brief [26:24] External Time Base Select - ETB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TBS:1",
            "< \\brief [27:27] Time Base Select - TBS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:2",
            "< \\brief [29:28] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ACLR:1",
            "< \\brief [30:30] Clear All Current Time Stamp Counters - ACLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR:1",
            "< \\brief [31:31] Clear Current Time Stamp for the Module - CLR (w)"
        ]
    ],
    "Ifx_PSI5_TSRB_Bits": [
        [
            "-",
            "\\brief Time Stamp Register B",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CTS:24",
            "< \\brief [23:0] Current Time Stamp for the Module - CTS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETB:3",
            "< \\brief [26:24] External Time Base Select - ETB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TBS:1",
            "< \\brief [27:27] Time Base Select - TBS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:2",
            "< \\brief [29:28] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ACLR:1",
            "< \\brief [30:30] Clear All Current Time Stamp Counters - ACLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR:1",
            "< \\brief [31:31] Clear Current Time Stamp for the Module - CLR (w)"
        ]
    ],
    "Ifx_PSI5_TSRC_Bits": [
        [
            "-",
            "\\brief Module Time Stamp Register C",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CTS:24",
            "< \\brief [23:0] Current Time Stamp for the Module - CTS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETB:3",
            "< \\brief [26:24] External Time Base Select - ETB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TBS:1",
            "< \\brief [27:27] Time Base Select - TBS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:2",
            "< \\brief [29:28] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ACLR:1",
            "< \\brief [30:30] Clear All Current Time Stamp Counters - ACLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR:1",
            "< \\brief [31:31] Clear Current Time Stamp for the Module - CLR (w)"
        ]
    ],
    "IOCR": [
        [
            "-",
            "\\brief CH object",
            "-"
        ]
    ],
    "struct _Ifx_PSI5": [
        [
            "-",
            "\\brief PSI5 object",
            "-"
        ],
        [
            "Ifx_PSI5_CLC",
            "CLC",
            "< \\brief 0, Clock Control Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_4[4]",
            "< \\brief 4, \\internal Reserved"
        ],
        [
            "Ifx_PSI5_ID",
            "ID",
            "< \\brief 8, Module Identification Register"
        ],
        [
            "Ifx_PSI5_FDR",
            "FDR",
            "< \\brief C, PSI5 Fractional Divider Register"
        ],
        [
            "Ifx_PSI5_FDRL",
            "FDRL",
            "< \\brief 10, Fractional Divider Register for Lower Bit Rate"
        ],
        [
            "Ifx_PSI5_FDRH",
            "FDRH",
            "< \\brief 14, Fractional Divider Register for Higher Bit Rate"
        ],
        [
            "Ifx_PSI5_FDRT",
            "FDRT",
            "< \\brief 18, Fractional Divider Register for Time Stamp"
        ],
        [
            "Ifx_PSI5_TSRA",
            "TSRA",
            "< \\brief 1C, Module Time Stamp Register A"
        ],
        [
            "Ifx_PSI5_TSRB",
            "TSRB",
            "< \\brief 20, Time Stamp Register B"
        ],
        [
            "Ifx_PSI5_TSRC",
            "TSRC",
            "< \\brief 24, Module Time Stamp Register C"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_28[4]",
            "< \\brief 28, \\internal Reserved"
        ],
        [
            "Ifx_PSI5_GCR",
            "GCR",
            "< \\brief 2C, Global Control Register"
        ],
        [
            "Ifx_PSI5_CH",
            "CH[2]",
            "< \\brief 30,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_150[424]",
            "< \\brief 150, \\internal Reserved"
        ],
        [
            "Ifx_PSI5_INTOV",
            "INTOV",
            "< \\brief 2F8, Interrupt Overview Register"
        ]
    ],
    "Ifx_QSPI_ACCEN0_Bits": [
        [
            "-",
            "\\brief Access Enable Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw)"
        ]
    ],
    "Ifx_QSPI_ACCEN1_Bits": [
        [
            "-",
            "\\brief Access Enable Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:32",
            "< \\brief [31:0] \\internal Reserved"
        ]
    ],
    "Ifx_QSPI_BACON_Bits": [
        [
            "-",
            "\\brief Basic Configuration Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "LAST:1",
            "< \\brief [0:0] Last Word in a Frame - LAST (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPRE:3",
            "< \\brief [3:1] Prescaler for the Idle Delay - IPRE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IDLE:3",
            "< \\brief [6:4] Idle Delay Length - IDLE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LPRE:3",
            "< \\brief [9:7] Prescaler for the Leading Delay - LPRE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LEAD:3",
            "< \\brief [12:10] Leading Delay Length - LEAD (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TPRE:3",
            "< \\brief [15:13] Prescaler for the Trailing Delay - TPRE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRAIL:3",
            "< \\brief [18:16] Trailing Delay Length - TRAIL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PARTYP:1",
            "< \\brief [19:19] Parity Type - PARTYP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UINT:1",
            "< \\brief [20:20] User Interrupt at the PT1 Event in the Subsequent Frames - UINT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSB:1",
            "< \\brief [21:21] Shift MSB or LSB First - MSB (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BYTE:1",
            "< \\brief [22:22] Byte - BYTE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DL:5",
            "< \\brief [27:23] Data Length - DL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CS:4",
            "< \\brief [31:28] Channel Select - CS (rh)"
        ]
    ],
    "Ifx_QSPI_BACONENTRY_Bits": [
        [
            "-",
            "\\brief BACON_ENTRY Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "E:32",
            "< \\brief [31:0] Entry Point to the TxFIFO - E (w)"
        ]
    ],
    "Ifx_QSPI_CAPCON_Bits": [
        [
            "-",
            "\\brief Capture Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CAP:15",
            "< \\brief [14:0] Captured Value - CAP (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OVF:1",
            "< \\brief [15:15] Overflow Flag - OVF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EDGECON:2",
            "< \\brief [17:16] Edge Configuration - EDGECON (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INS:2",
            "< \\brief [19:18] Input Selection - INS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN:1",
            "< \\brief [20:20] Enable Bit of the Capture Timer - EN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:7",
            "< \\brief [27:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CAPC:1",
            "< \\brief [28:28] Capture Flag Clear - CAPC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CAPS:1",
            "< \\brief [29:29] Capture Flag Set - CAPS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CAPF:1",
            "< \\brief [30:30] Capture Flag - CAPF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CAPSEL:1",
            "< \\brief [31:31] Capture Interrupt Select Bit - CAPSEL (rw)"
        ]
    ],
    "Ifx_QSPI_CLC_Bits": [
        [
            "-",
            "\\brief Clock Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISR:1",
            "< \\brief [0:0] Module Disable Request Bit - DISR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISS:1",
            "< \\brief [1:1] Module Disable Status Bit - DISS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EDIS:1",
            "< \\brief [3:3] Sleep Mode Enable Control - EDIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_QSPI_DATAENTRY_Bits": [
        [
            "-",
            "\\brief DATA_ENTRY Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "E:32",
            "< \\brief [31:0] Entry Point to the TxFIFO - E (w)"
        ]
    ],
    "Ifx_QSPI_ECON_Bits": [
        [
            "-",
            "\\brief Configuration Extension ${z}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "Q:6",
            "< \\brief [5:0] Time Quantum - Q (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "A:2",
            "< \\brief [7:6] Bit Segment 1 - A (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "B:2",
            "< \\brief [9:8] Bit Segment 2 - B (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "C:2",
            "< \\brief [11:10] Bit Segment 3 - C (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPH:1",
            "< \\brief [12:12] Clock Phase - CPH (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPOL:1",
            "< \\brief [13:13] Clock Polarity - CPOL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PAREN:1",
            "< \\brief [14:14] Enable Parity Check - PAREN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:15",
            "< \\brief [29:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "BE:2",
            "< \\brief [31:30] Permutate bytes to / from Big Endian - BE (rw)"
        ]
    ],
    "Ifx_QSPI_FLAGSCLEAR_Bits": [
        [
            "-",
            "\\brief Flags Clear Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERRORCLEARS:9",
            "< \\brief [8:0] Write Only Bits for Clearing the Error Flags - ERRORCLEARS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXC:1",
            "< \\brief [9:9] Transmit Event Flag Clear - TXC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXC:1",
            "< \\brief [10:10] Receive Event Flag Clear - RXC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PT1C:1",
            "< \\brief [11:11] PT1 Event Flag Clear - PT1C (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PT2C:1",
            "< \\brief [12:12] PT2 Event Flag Clear - PT2C (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:1",
            "< \\brief [13:13] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:1",
            "< \\brief [14:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "USRC:1",
            "< \\brief [15:15] User Event Flag Clear - USRC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_QSPI_GLOBALCON_Bits": [
        [
            "-",
            "\\brief Global Configuration Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TQ:8",
            "< \\brief [7:0] Global Time Quantum Length - TQ (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:1",
            "< \\brief [8:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SI:1",
            "< \\brief [9:9] Status Injection - SI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EXPECT:4",
            "< \\brief [13:10] Time-Out Value for the Expect Phase - EXPECT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LB:1",
            "< \\brief [14:14] Loop-Back Control - LB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DEL0:1",
            "< \\brief [15:15] Delayed Mode for SLSO0 - DEL0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STROBE:5",
            "< \\brief [20:16] Strobe Delay for SLSO0 in Delayed Mode - STROBE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SRF:1",
            "< \\brief [21:21] Stop on RxFIFO Full - SRF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STIP:1",
            "< \\brief [22:22] Slave Transmit Idle State Polarity - STIP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:1",
            "< \\brief [23:23] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN:1",
            "< \\brief [24:24] Enable Bit - EN (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MS:2",
            "< \\brief [26:25] Master Slave Mode - MS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AREN:1",
            "< \\brief [27:27] Automatic Reset Enable - AREN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:1",
            "< \\brief [28:28] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLKSEL:1",
            "< \\brief [29:29] Clock Select - CLKSEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RESETS:2",
            "< \\brief [31:30] Bits for resetting sub-modules per software - RESETS (w)"
        ]
    ],
    "Ifx_QSPI_GLOBALCON1_Bits": [
        [
            "-",
            "\\brief Global Configuration Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERRORENS:9",
            "< \\brief [8:0] Error Enable Bits - ERRORENS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXEN:1",
            "< \\brief [9:9] Tx Interrupt Event Enable - TXEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXEN:1",
            "< \\brief [10:10] RX Interrupt Event Enable - RXEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PT1EN:1",
            "< \\brief [11:11] Interrupt on PT1 Event Enable - PT1EN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PT2EN:1",
            "< \\brief [12:12] Interrupt on PT2 Event Enable - PT2EN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:1",
            "< \\brief [13:13] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:1",
            "< \\brief [14:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "USREN:1",
            "< \\brief [15:15] Interrupt on USR Event Enable - USREN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXFIFOINT:2",
            "< \\brief [17:16] Transmit FIFO Interrupt Threshold - TXFIFOINT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXFIFOINT:2",
            "< \\brief [19:18] Receive FIFO Interrupt Threshold - RXFIFOINT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PT1:3",
            "< \\brief [22:20] Phase Transition Event 1 - PT1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PT2:3",
            "< \\brief [25:23] Phase Transition Event 2 - PT2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXFM:2",
            "< \\brief [27:26] TXFIFO Mode - TXFM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXFM:2",
            "< \\brief [29:28] RXFIFO Mode - RXFM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:1",
            "< \\brief [30:30] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_QSPI_ID_Bits": [
        [
            "-",
            "\\brief Module Identification Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODREV:8",
            "< \\brief [7:0] Module Revision Number - MODREV (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODTYPE:8",
            "< \\brief [15:8] Module Type - MODTYPE (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODNUMBER:16",
            "< \\brief [31:16] Module Number Value - MODNUMBER (r)"
        ]
    ],
    "Ifx_QSPI_KRST0_Bits": [
        [
            "-",
            "\\brief Kernel Reset Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSTSTAT:1",
            "< \\brief [1:1] Kernel Reset Status - RSTSTAT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_QSPI_KRST1_Bits": [
        [
            "-",
            "\\brief Kernel Reset Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_QSPI_KRSTCLR_Bits": [
        [
            "-",
            "\\brief Kernel Reset Status Clear Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR:1",
            "< \\brief [0:0] Kernel Reset Status Clear - CLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_QSPI_MC_Bits": [
        [
            "-",
            "\\brief Move Counter Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MCOUNT:13",
            "< \\brief [12:0] Move Count - MCOUNT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:3",
            "< \\brief [15:13] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CURRENT:13",
            "< \\brief [28:16] Current Status of the Move Counter - CURRENT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:3",
            "< \\brief [31:29] \\internal Reserved"
        ]
    ],
    "Ifx_QSPI_MCCON_Bits": [
        [
            "-",
            "\\brief Move Counter control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TPRE2:3",
            "< \\brief [2:0] Prescaler for the Trailing Delay 2 - TPRE2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRAIL2:3",
            "< \\brief [5:3] Last Trailing Delay - TRAIL2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:10",
            "< \\brief [15:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "IBLEN:1",
            "< \\brief [16:16] Interrupt Before Last Enable - IBLEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IBLF:1",
            "< \\brief [17:17] Interrupt Before Last Flag - IBLF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IBLC:1",
            "< \\brief [18:18] Clear Bit for IBLF - IBLC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IBLS:1",
            "< \\brief [19:19] Set Bit for IBLF - IBLS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IALEN:1",
            "< \\brief [20:20] Interrupt After Last Enable - IALEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IALF:1",
            "< \\brief [21:21] Interrupt After Last Flag - IALF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IALC:1",
            "< \\brief [22:22] Clear Bit for IALF - IALC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IALS:1",
            "< \\brief [23:23] Set Bit for IALF - IALS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:6",
            "< \\brief [29:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "T2EN:1",
            "< \\brief [30:30] TRAIL 2 Injection Enable - T2EN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MCEN:1",
            "< \\brief [31:31] Move Counter Enable - MCEN (rw)"
        ]
    ],
    "Ifx_QSPI_MIXENTRY_Bits": [
        [
            "-",
            "\\brief MIX_ENTRY Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "E:32",
            "< \\brief [31:0] Entry Point to the TxFIFO - E (w)"
        ]
    ],
    "Ifx_QSPI_OCS_Bits": [
        [
            "-",
            "\\brief OCDS Control and Status",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:4",
            "< \\brief [3:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:20",
            "< \\brief [23:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUS:4",
            "< \\brief [27:24] OCDS Suspend Control - SUS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUS_P:1",
            "< \\brief [28:28] SUS Write Protection - SUS_P (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUSSTA:1",
            "< \\brief [29:29] Suspend State - SUSSTA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_QSPI_PISEL_Bits": [
        [
            "-",
            "\\brief Port Input Select Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MRIS:3",
            "< \\brief [2:0] Master Mode Receive Input Select (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:1",
            "< \\brief [3:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SRIS:3",
            "< \\brief [6:4] Slave Mode Receive Input Select (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:1",
            "< \\brief [7:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCIS:3",
            "< \\brief [10:8] Slave Mode Clock Input Select (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:1",
            "< \\brief [11:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SLSIS:3",
            "< \\brief [14:12] Slave Mode Slave Select Input Selection (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:17",
            "< \\brief [31:15] \\internal Reserved"
        ]
    ],
    "Ifx_QSPI_RXEXIT_Bits": [
        [
            "-",
            "\\brief RX_EXIT Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "E:32",
            "< \\brief [31:0] Read Point from the RxFIFO - E (r)"
        ]
    ],
    "Ifx_QSPI_RXEXITD_Bits": [
        [
            "-",
            "\\brief RX_EXIT Debug Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "E:32",
            "< \\brief [31:0] Read Point from the RxFIFO - E (r)"
        ]
    ],
    "Ifx_QSPI_SSOC_Bits": [
        [
            "-",
            "\\brief Slave Select Output Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "AOL:16",
            "< \\brief [15:0] Active Output Level for the SLSO Outputs - AOL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OEN:16",
            "< \\brief [31:16] Enable Bits for the SLSO Outputs - OEN (rw)"
        ]
    ],
    "Ifx_QSPI_STATUS_Bits": [
        [
            "-",
            "\\brief Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERRORFLAGS:9",
            "< \\brief [8:0] Sticky Flags Signalling Errors - ERRORFLAGS (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXF:1",
            "< \\brief [9:9] Transmit Interrupt Request Flag - TXF (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXF:1",
            "< \\brief [10:10] Receive Interrupt Request Flag - RXF (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PT1F:1",
            "< \\brief [11:11] Phase Transition 1 Flag - PT1F (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PT2F:1",
            "< \\brief [12:12] Phase Transition 2 Flag - PT2F (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:1",
            "< \\brief [13:13] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:1",
            "< \\brief [14:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "USRF:1",
            "< \\brief [15:15] User Interrupt Request Flag - USRF (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXFIFOLEVEL:3",
            "< \\brief [18:16] TXFIFO Filling Level - TXFIFOLEVEL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXFIFOLEVEL:3",
            "< \\brief [21:19] RXFIFO Filling Level - RXFIFOLEVEL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SLAVESEL:4",
            "< \\brief [25:22] Currently Active Slave Select Flag - SLAVESEL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RPV:1",
            "< \\brief [26:26] Received Parity Value - RPV (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TPV:1",
            "< \\brief [27:27] Transmitted Parity Value - TPV (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PHASE:4",
            "< \\brief [31:28] Flags the ongoing phase - PHASE (rh)"
        ]
    ],
    "Ifx_QSPI_STATUS1_Bits": [
        [
            "-",
            "\\brief Status Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "BITCOUNT:8",
            "< \\brief [7:0] Number of bits shifted out - BITCOUNT (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:20",
            "< \\brief [27:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "BRDEN:1",
            "< \\brief [28:28] Baud Rate Deviation Enable - BRDEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BRD:1",
            "< \\brief [29:29] Baud Rate Deviation Flag - BRD (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SPDEN:1",
            "< \\brief [30:30] Spike Detection Enable - SPDEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SPD:1",
            "< \\brief [31:31] Spike Detection Flag - SPD (rwh)"
        ]
    ],
    "Ifx_QSPI_XXLCON_Bits": [
        [
            "-",
            "\\brief Extra Large Data Configuration Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "XDL:16",
            "< \\brief [15:0] Extended Data Length - XDL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BYTECOUNT:16",
            "< \\brief [31:16] Extended Data Length - BYTECOUNT (r)"
        ]
    ],
    "struct _Ifx_QSPI": [
        [
            "-",
            "\\brief QSPI object",
            "-"
        ],
        [
            "Ifx_QSPI_CLC",
            "CLC",
            "< \\brief 0, Clock Control Register"
        ],
        [
            "Ifx_QSPI_PISEL",
            "PISEL",
            "< \\brief 4, Port Input Select Register"
        ],
        [
            "Ifx_QSPI_ID",
            "ID",
            "< \\brief 8, Module Identification Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_C[4]",
            "< \\brief C, \\internal Reserved"
        ],
        [
            "Ifx_QSPI_GLOBALCON",
            "GLOBALCON",
            "< \\brief 10, Global Configuration Register"
        ],
        [
            "Ifx_QSPI_GLOBALCON1",
            "GLOBALCON1",
            "< \\brief 14, Global Configuration Register 1"
        ],
        [
            "Ifx_QSPI_BACON",
            "BACON",
            "< \\brief 18, Basic Configuration Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_1C[4]",
            "< \\brief 1C, \\internal Reserved"
        ]
    ],
    "Ifx_SBCU_ACCEN0_Bits": [
        [
            "-",
            "\\brief Access Enable Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 (rw)"
        ]
    ],
    "Ifx_SBCU_ACCEN1_Bits": [
        [
            "-",
            "\\brief Access Enable Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:32",
            "< \\brief [31:0] \\internal Reserved"
        ]
    ],
    "Ifx_SBCU_ALCLR_Bits": [
        [
            "-",
            "\\brief BCU EDC Alarm Clear Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR00:1",
            "< \\brief [0:0] Clear alarm 0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR01:1",
            "< \\brief [1:1] Clear alarm 1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR02:1",
            "< \\brief [2:2] Clear alarm 2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR03:1",
            "< \\brief [3:3] Clear alarm 3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR04:1",
            "< \\brief [4:4] Clear alarm 4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR05:1",
            "< \\brief [5:5] Clear alarm 5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR06:1",
            "< \\brief [6:6] Clear alarm 6 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR07:1",
            "< \\brief [7:7] Clear alarm 7 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR08:1",
            "< \\brief [8:8] Clear alarm 8 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR09:1",
            "< \\brief [9:9] Clear alarm 9 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR10:1",
            "< \\brief [10:10] Clear alarm 10 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR11:1",
            "< \\brief [11:11] Clear alarm 11 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR12:1",
            "< \\brief [12:12] Clear alarm 12 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR13:1",
            "< \\brief [13:13] Clear alarm 13 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR14:1",
            "< \\brief [14:14] Clear alarm 14 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR15:1",
            "< \\brief [15:15] Clear alarm 15 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR16:1",
            "< \\brief [16:16] Clear alarm 16 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR17:1",
            "< \\brief [17:17] Clear alarm 17 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR18:1",
            "< \\brief [18:18] Clear alarm 18 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR19:1",
            "< \\brief [19:19] Clear alarm 19 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR20:1",
            "< \\brief [20:20] Clear alarm 20 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR21:1",
            "< \\brief [21:21] Clear alarm 21 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR22:1",
            "< \\brief [22:22] Clear alarm 22 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR23:1",
            "< \\brief [23:23] Clear alarm 23 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR24:1",
            "< \\brief [24:24] Clear alarm 24 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR25:1",
            "< \\brief [25:25] Clear alarm 25 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR26:1",
            "< \\brief [26:26] Clear alarm 26 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR27:1",
            "< \\brief [27:27] Clear alarm 27 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR28:1",
            "< \\brief [28:28] Clear alarm 28 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR29:1",
            "< \\brief [29:29] Clear alarm 29 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR30:1",
            "< \\brief [30:30] Clear alarm 30 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR31:1",
            "< \\brief [31:31] Clear alarm 31 (w)"
        ]
    ],
    "Ifx_SBCU_ALCTRL_Bits": [
        [
            "-",
            "\\brief BCU EDC Alarm Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ALOV:1",
            "< \\brief [0:0] Alarm Overflow (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ALOVCLR:1",
            "< \\brief [1:1] Alarm Overflow Clear (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_SBCU_ALSTAT_Bits": [
        [
            "-",
            "\\brief BCU EDC Alarm Status Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "AL00:1",
            "< \\brief [0:0] Alarm 0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AL01:1",
            "< \\brief [1:1] Alarm 1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AL02:1",
            "< \\brief [2:2] Alarm 2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AL03:1",
            "< \\brief [3:3] Alarm 3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AL04:1",
            "< \\brief [4:4] Alarm 4 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AL05:1",
            "< \\brief [5:5] Alarm 5 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AL06:1",
            "< \\brief [6:6] Alarm 6 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AL07:1",
            "< \\brief [7:7] Alarm 7 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AL08:1",
            "< \\brief [8:8] Alarm 8 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AL09:1",
            "< \\brief [9:9] Alarm 9 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AL10:1",
            "< \\brief [10:10] Alarm 10 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AL11:1",
            "< \\brief [11:11] Alarm 11 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AL12:1",
            "< \\brief [12:12] Alarm 12 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AL13:1",
            "< \\brief [13:13] Alarm 13 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AL14:1",
            "< \\brief [14:14] Alarm 14 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AL15:1",
            "< \\brief [15:15] Alarm 15 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AL16:1",
            "< \\brief [16:16] Alarm 16 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AL17:1",
            "< \\brief [17:17] Alarm 17 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AL18:1",
            "< \\brief [18:18] Alarm 18 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AL19:1",
            "< \\brief [19:19] Alarm 19 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AL20:1",
            "< \\brief [20:20] Alarm 20 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AL21:1",
            "< \\brief [21:21] Alarm 21 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AL22:1",
            "< \\brief [22:22] Alarm 22 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AL23:1",
            "< \\brief [23:23] Alarm 23 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AL24:1",
            "< \\brief [24:24] Alarm 24 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AL25:1",
            "< \\brief [25:25] Alarm 25 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AL26:1",
            "< \\brief [26:26] Alarm 26 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AL27:1",
            "< \\brief [27:27] Alarm 27 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AL28:1",
            "< \\brief [28:28] Alarm 28 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AL29:1",
            "< \\brief [29:29] Alarm 29 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AL30:1",
            "< \\brief [30:30] Alarm 30 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AL31:1",
            "< \\brief [31:31] Alarm 31 (rh)"
        ]
    ],
    "Ifx_SBCU_CON_Bits": [
        [
            "-",
            "\\brief BCU Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TOUT:16",
            "< \\brief [15:0] BCU Bus Time-Out Value (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DBG:1",
            "< \\brief [16:16] BCU Debug Trace Enable (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:2",
            "< \\brief [18:17] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:1",
            "< \\brief [19:19] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:4",
            "< \\brief [23:20] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SPC:8",
            "< \\brief [31:24] Starvation Period Control (rw)"
        ]
    ],
    "Ifx_SBCU_DBADR1_Bits": [
        [
            "-",
            "\\brief BCU Debug Address 1 Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ADR1:32",
            "< \\brief [31:0] Debug Trigger Address 1 (rw)"
        ]
    ],
    "Ifx_SBCU_DBADR2_Bits": [
        [
            "-",
            "\\brief BCU Debug Address 2 Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ADR2:32",
            "< \\brief [31:0] Debug Trigger Address 2 (rw)"
        ]
    ],
    "Ifx_SBCU_DBADRT_Bits": [
        [
            "-",
            "\\brief BCU Debug Trapped Address Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "FPIADR:32",
            "< \\brief [31:0] FPI Bus Address Status (rh)"
        ]
    ],
    "Ifx_SBCU_DBBOS_Bits": [
        [
            "-",
            "\\brief BCU Debug Bus Operation Signals Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "OPC:4",
            "< \\brief [3:0] Opcode for Signal Status Debug Trigger (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SVM:1",
            "< \\brief [4:4] SVM Signal for Status Debug Trigger (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:3",
            "< \\brief [7:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "WR:1",
            "< \\brief [8:8] Write Signal for Status Debug Trigger (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:3",
            "< \\brief [11:9] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD:1",
            "< \\brief [12:12] Write Signal for Status Debug Trigger (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:19",
            "< \\brief [31:13] \\internal Reserved"
        ]
    ],
    "Ifx_SBCU_DBBOST_Bits": [
        [
            "-",
            "\\brief BCU Debug Trapped Bus Operation Signals Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "FPIOPC:4",
            "< \\brief [3:0] FPI Bus Opcode Status (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FPISVM:1",
            "< \\brief [4:4] FPI Bus Supervisor Mode Status (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FPIACK:2",
            "< \\brief [6:5] FPI Bus Acknowledge Status (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FPIRDY:1",
            "< \\brief [7:7] FPI Bus Ready Status (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FPIWR:1",
            "< \\brief [8:8] FPI Bus Write Indication Status (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FPIRST:2",
            "< \\brief [10:9] FPI Bus Reset Status (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FPIOPS:1",
            "< \\brief [11:11] FPI Bus OCDS Suspend Status (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FPIRD:1",
            "< \\brief [12:12] FPI Bus Read Indication Status (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FPIABORT:1",
            "< \\brief [13:13] FPI Bus Abort Status (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FPITOUT:1",
            "< \\brief [14:14] FPI Bus Time-out Status (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENDINIT:1",
            "< \\brief [15:15] FPI Bus Endinit Status (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FPITAG:6",
            "< \\brief [21:16] FPI Bus Master TAG Status (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:10",
            "< \\brief [31:22] \\internal Reserved"
        ]
    ],
    "Ifx_SBCU_DBCNTL_Bits": [
        [
            "-",
            "\\brief BCU Debug Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EO:1",
            "< \\brief [0:0] Status of BCU Debug Support Enable (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OA:1",
            "< \\brief [1:1] Status of BCU Breakpoint Logic (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:2",
            "< \\brief [3:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RA:1",
            "< \\brief [4:4] Rearm BCU Breakpoint Logic (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSMTRTREN:2",
            "< \\brief [6:5] Status of HSM Transaction Trace Logic (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSMDBGEN:1",
            "< \\brief [7:7] Status of HSM Debug Mode (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:4",
            "< \\brief [11:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CONCOM0:1",
            "< \\brief [12:12] Grant and Address Trigger Relation (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CONCOM1:1",
            "< \\brief [13:13] Address 1 and Address 2 Trigger Relation (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CONCOM2:1",
            "< \\brief [14:14] Address and Signal Trigger Relation (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ONG:1",
            "< \\brief [16:16] Grant Trigger Enable (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:3",
            "< \\brief [19:17] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ONA1:2",
            "< \\brief [21:20] Address 1 Trigger Control (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:2",
            "< \\brief [23:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ONA2:2",
            "< \\brief [25:24] Address 2 Trigger Control (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:2",
            "< \\brief [27:26] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ONBOS0:1",
            "< \\brief [28:28] Op code Signal Status Trigger Condition (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ONBOS1:1",
            "< \\brief [29:29] Supervisor Mode Signal Trigger Condition (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ONBOS2:1",
            "< \\brief [30:30] Write Signal Trigger Condition (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ONBOS3:1",
            "< \\brief [31:31] Read Signal Trigger Condition (rw)"
        ]
    ],
    "Ifx_SBCU_DBDAT_Bits": [
        [
            "-",
            "\\brief BCU Debug Data Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "FPIDATA:32",
            "< \\brief [31:0] FPI Bus Data Status (rh)"
        ]
    ],
    "Ifx_SBCU_DBGNTT_Bits": [
        [
            "-",
            "\\brief SBCU Debug Trapped Master Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DMA:1",
            "< \\brief [0:0] DMA / Cerberus FPI Bus Master Status (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:1",
            "< \\brief [1:1] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSSL0:1",
            "< \\brief [3:3] HSSL 0 FPI Bus Master Status (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:1",
            "< \\brief [4:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:1",
            "< \\brief [5:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU0:1",
            "< \\brief [6:6] CPU0 FPI Bus Master Status (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU1:1",
            "< \\brief [7:7] CPU1 FPI Bus Master Status (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU2:1",
            "< \\brief [8:8] CPU2 Grant Trigger Enable (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:1",
            "< \\brief [9:9] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:1",
            "< \\brief [10:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:1",
            "< \\brief [11:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSMRMI:1",
            "< \\brief [12:12] HSM Register FPI Bus Master Interface Status (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSMCMI:1",
            "< \\brief [13:13] HSM Cache FPI Bus Master Interface Status (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:1",
            "< \\brief [14:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_SBCU_DBGRNT_Bits": [
        [
            "-",
            "\\brief SBCU Debug Grant Mask Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DMA:1",
            "< \\brief [0:0] DMA / Cerberus Trigger Enable (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:1",
            "< \\brief [1:1] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSSL0:1",
            "< \\brief [3:3] HSSL0 Trigger Enable (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:1",
            "< \\brief [4:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:1",
            "< \\brief [5:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU0:1",
            "< \\brief [6:6] CPU0 Grant Trigger Enable (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU1:1",
            "< \\brief [7:7] CPU1 Grant Trigger Enable (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU2:1",
            "< \\brief [8:8] CPU2 Grant Trigger Enable (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:1",
            "< \\brief [9:9] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:1",
            "< \\brief [10:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:1",
            "< \\brief [11:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSMRMI:1",
            "< \\brief [12:12] HSM Register Master Interface Grant Trigger Enable (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSMCMI:1",
            "< \\brief [13:13] HSM Cache Master Interface Grant Trigger Enable (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:1",
            "< \\brief [14:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_SBCU_EADD_Bits": [
        [
            "-",
            "\\brief BCU Error Address Capture Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "FPIADR:32",
            "< \\brief [31:0] Captured FPI Bus Address - FPIADR (rwh)"
        ]
    ],
    "Ifx_SBCU_ECON_Bits": [
        [
            "-",
            "\\brief BCU Error Control Capture Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERRCNT:14",
            "< \\brief [13:0] FPI Bus Error Counter (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TOUT:1",
            "< \\brief [14:14] State of FPI Bus Time-Out Signal (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDY:1",
            "< \\brief [15:15] State of FPI Bus Ready Signal (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ABT:1",
            "< \\brief [16:16] State of FPI Bus Abort Signal (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ACK:2",
            "< \\brief [18:17] State of FPI Bus Acknowledge Signals (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SVM:1",
            "< \\brief [19:19] State of FPI Bus Supervisor Mode Signal (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WRN:1",
            "< \\brief [20:20] State of FPI Bus Write Signal (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDN:1",
            "< \\brief [21:21] State of FPI Bus Read Signal (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TAG:6",
            "< \\brief [27:22] FPI Bus Master Tag Number Signals (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OPC:4",
            "< \\brief [31:28] FPI Bus Operation Code Signals (rwh)"
        ]
    ],
    "Ifx_SBCU_EDAT_Bits": [
        [
            "-",
            "\\brief BCU Error Data Capture Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "FPIDAT:32",
            "< \\brief [31:0] Captured FPI Bus Data - FPIDAT (rwh)"
        ]
    ],
    "Ifx_SBCU_FEGEN_Bits": [
        [
            "-",
            "\\brief FPI Error Generation Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEDM:3",
            "< \\brief [2:0] SEDM (Slave Encoder) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:5",
            "< \\brief [7:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEDM:3",
            "< \\brief [10:8] MEDM (Master Encoder) Type of Error (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:5",
            "< \\brief [15:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN:3",
            "< \\brief [18:16] Enable Signal Type of Error (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:5",
            "< \\brief [23:19] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "BCU:2",
            "< \\brief [25:24] BCU Type of Error (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:6",
            "< \\brief [31:26] \\internal Reserved"
        ]
    ],
    "Ifx_SBCU_ID_Bits": [
        [
            "-",
            "\\brief Module Identification Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_REV:8",
            "< \\brief [7:0] Module Revision Number - MOD_REV (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_NUMBER:8",
            "< \\brief [15:8] Module Number Value - MOD_NUMBER (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_SBCU_PRIOH_Bits": [
        [
            "-",
            "\\brief Arbiter Priority Register High",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU2:4",
            "< \\brief [3:0] CPU2 Priority (Index 8) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:4",
            "< \\brief [7:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:4",
            "< \\brief [11:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSMRMI:4",
            "< \\brief [19:16] HSMRMI Priority (Index 12) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSMCMI:4",
            "< \\brief [23:20] HSMCMI Priority (Index 13) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:4",
            "< \\brief [27:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_SBCU_PRIOL_Bits": [
        [
            "-",
            "\\brief Arbiter Priority Register Low",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DMA:4",
            "< \\brief [3:0] DMA / Cerberus Priority (Index 0) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:4",
            "< \\brief [7:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:4",
            "< \\brief [11:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSSL0:4",
            "< \\brief [15:12] HSSL0 Priority (Index 3) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:4",
            "< \\brief [19:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:4",
            "< \\brief [23:20] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU0:4",
            "< \\brief [27:24] CPU0 Priority (Index 6) (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU1:4",
            "< \\brief [31:28] CPU1 Priority (Index 7) (rw)"
        ]
    ],
    "struct _Ifx_SBCU": [
        [
            "-",
            "\\brief SBCU object",
            "-"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_0[8]",
            "< \\brief 0, \\internal Reserved"
        ],
        [
            "Ifx_SBCU_ID",
            "ID",
            "< \\brief 8, Module Identification Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_C[4]",
            "< \\brief C, \\internal Reserved"
        ],
        [
            "Ifx_SBCU_CON",
            "CON",
            "< \\brief 10, BCU Control Register"
        ],
        [
            "Ifx_SBCU_PRIOH",
            "PRIOH",
            "< \\brief 14,"
        ],
        [
            "Ifx_SBCU_PRIOL",
            "PRIOL",
            "< \\brief 18,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_1C[4]",
            "< \\brief 1C, \\internal Reserved"
        ],
        [
            "Ifx_SBCU_ECON",
            "ECON",
            "< \\brief 20, BCU Error Control Capture Register"
        ],
        [
            "Ifx_SBCU_EADD",
            "EADD",
            "< \\brief 24, BCU Error Address Capture Register"
        ],
        [
            "Ifx_SBCU_EDAT",
            "EDAT",
            "< \\brief 28, BCU Error Data Capture Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_2C[4]",
            "< \\brief 2C, \\internal Reserved"
        ],
        [
            "Ifx_SBCU_DBCNTL",
            "DBCNTL",
            "< \\brief 30, BCU Debug Control Register"
        ],
        [
            "Ifx_SBCU_DBGRNT",
            "DBGRNT",
            "< \\brief 34,"
        ],
        [
            "Ifx_SBCU_DBADR1",
            "DBADR1",
            "< \\brief 38, BCU Debug Address 1 Register"
        ],
        [
            "Ifx_SBCU_DBADR2",
            "DBADR2",
            "< \\brief 3C, BCU Debug Address 2 Register"
        ],
        [
            "Ifx_SBCU_DBBOS",
            "DBBOS",
            "< \\brief 40, BCU Debug Bus Operation Signals Register"
        ],
        [
            "Ifx_SBCU_DBGNTT",
            "DBGNTT",
            "< \\brief 44,"
        ],
        [
            "Ifx_SBCU_DBADRT",
            "DBADRT",
            "< \\brief 48, BCU Debug Trapped Address Register"
        ],
        [
            "Ifx_SBCU_DBBOST",
            "DBBOST",
            "< \\brief 4C, BCU Debug Trapped Bus Operation Signals Register"
        ],
        [
            "Ifx_SBCU_DBDAT",
            "DBDAT",
            "< \\brief 50, BCU Debug Data Status Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_54[12]",
            "< \\brief 54, \\internal Reserved"
        ]
    ],
    "Ifx_SCU_ACCEN00_Bits": [
        [
            "-",
            "\\brief Access Enable Register 00",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw)"
        ]
    ],
    "Ifx_SCU_ACCEN01_Bits": [
        [
            "-",
            "\\brief Access Enable Register 01",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:32",
            "< \\brief [31:0] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_ACCEN10_Bits": [
        [
            "-",
            "\\brief Access Enable Register 10",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw)"
        ]
    ],
    "Ifx_SCU_ACCEN11_Bits": [
        [
            "-",
            "\\brief Access Enable Register 11",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:32",
            "< \\brief [31:0] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_ARSTDIS_Bits": [
        [
            "-",
            "\\brief Application Reset Disable Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "STM0DIS:1",
            "< \\brief [0:0] STM0 Disable Reset - STM0DIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STM1DIS:1",
            "< \\brief [1:1] STM1 Disable Reset - STM1DIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STM2DIS:1",
            "< \\brief [2:2] STM2 Disable Reset - STM2DIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:1",
            "< \\brief [3:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:1",
            "< \\brief [4:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:1",
            "< \\brief [5:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:2",
            "< \\brief [7:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_CCUCON0_Bits": [
        [
            "-",
            "\\brief CCU Clock Control Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "STMDIV:4",
            "< \\brief [3:0] STM Divider Reload Value - STMDIV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "GTMDIV:4",
            "< \\brief [7:4] GTM Divider Reload Value - GTMDIV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SRIDIV:4",
            "< \\brief [11:8] SRI Divider Reload Value - SRIDIV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LPDIV:3",
            "< \\brief [14:12] Low Power Divider Reload Value - LPDIV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SPBDIV:4",
            "< \\brief [19:16] SPB Divider Reload Value - SPBDIV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BBBDIV:4",
            "< \\brief [23:20] BBB Divider Reload Value - BBBDIV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FSIDIV:2",
            "< \\brief [25:24] FSI Divider Reload Value - FSIDIV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FSI2DIV:2",
            "< \\brief [27:26] FSI2 Divider Reload Value - FSI2DIV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLKSEL:2",
            "< \\brief [29:28] Clock Selection for Source - CLKSEL (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UP:1",
            "< \\brief [30:30] Update Request - UP (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LCK:1",
            "< \\brief [31:31] Lock Status - LCK (rh)"
        ]
    ],
    "Ifx_SCU_CCUCON1_Bits": [
        [
            "-",
            "\\brief CCU Clock Control Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MCANDIV:4",
            "< \\brief [3:0] MCAN Divider Reload Value - MCANDIV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLKSELMCAN:2",
            "< \\brief [5:4] Clock Selection for MCAN - CLKSELMCAN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:1",
            "< \\brief [6:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PLL1DIVDIS:1",
            "< \\brief [7:7] Divider Disable for fPLL1 - PLL1DIVDIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "I2CDIV:4",
            "< \\brief [11:8] I2C Divider Reload Value - I2CDIV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSCDIV:4",
            "< \\brief [19:16] MSC Divider Reload Value - MSCDIV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLKSELMSC:2",
            "< \\brief [21:20] Clock Selection for MSC - CLKSELMSC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:2",
            "< \\brief [23:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "QSPIDIV:4",
            "< \\brief [27:24] QSPI Divider Reload Value - QSPIDIV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLKSELQSPI:2",
            "< \\brief [29:28] Clock Selection for QSPI - CLKSELQSPI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:1",
            "< \\brief [30:30] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "LCK:1",
            "< \\brief [31:31] Lock Status - LCK (rh)"
        ]
    ],
    "Ifx_SCU_CCUCON2_Bits": [
        [
            "-",
            "\\brief CCU Clock Control Register 2",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ASCLINFDIV:4",
            "< \\brief [3:0] ASCLIN Fast Divider Reload Value - ASCLINFDIV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:4",
            "< \\brief [7:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ASCLINSDIV:4",
            "< \\brief [11:8] ASCLIN Slow Divider Reload Value - ASCLINSDIV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLKSELASCLINS:2",
            "< \\brief [13:12] Clock Selection for ASCLINS - CLKSELASCLINS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:10",
            "< \\brief [23:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:1",
            "< \\brief [24:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERAYPERON:1",
            "< \\brief [25:25] Power Safe SwitchOff for ERAY Clock - ERAYPERON (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:1",
            "< \\brief [26:26] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:4",
            "< \\brief [30:27] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "LCK:1",
            "< \\brief [31:31] Lock Status - LCK (rh)"
        ]
    ],
    "Ifx_SCU_CCUCON3_Bits": [
        [
            "-",
            "\\brief CCU Clock Control Register 3",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PLL0MONEN:1",
            "< \\brief [0:0] PLL0 Clock Monitor Enable - PLL0MONEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PLL1MONEN:1",
            "< \\brief [1:1] PLL1 Clock Monitor Enable - PLL1MONEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PLL2MONEN:1",
            "< \\brief [2:2] PLL2 Clock Monitor Enable - PLL2MONEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SPBMONEN:1",
            "< \\brief [3:3] SPB Clock Monitor Enable - SPBMONEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BACKMONEN:1",
            "< \\brief [4:4] Backup Clock Monitor Enable - BACKMONEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:3",
            "< \\brief [7:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PLL0MONTST:1",
            "< \\brief [8:8] PLL0 Clock Monitor Test - PLL0MONTST (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PLL1MONTST:1",
            "< \\brief [9:9] PLL1 Clock Monitor Test - PLL1MONTST (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PLL2MONTST:1",
            "< \\brief [10:10] PLL2 Clock Monitor Test - PLL2MONTST (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SPBMONTST:1",
            "< \\brief [11:11] SPB Clock Monitor Test - SPBMONTST (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BACKMONTST:1",
            "< \\brief [12:12] Backup Clock Monitor Test - BACKMONTST (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:11",
            "< \\brief [23:13] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:6",
            "< \\brief [29:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "UP:1",
            "< \\brief [30:30] Update Request - UP (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LCK:1",
            "< \\brief [31:31] Lock Status - LCK (rh)"
        ]
    ],
    "Ifx_SCU_CCUCON4_Bits": [
        [
            "-",
            "\\brief CCU Clock Control Register 4",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "LOTHR:12",
            "< \\brief [11:0] Backup Clock Monitor Lower Threshold - LOTHR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UPTHR:12",
            "< \\brief [23:12] Backup Clock Monitor Upper Threshold - UPTHR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MONEN:1",
            "< \\brief [24:24] Backup Clock Monitor Enable - MONEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MONTST:1",
            "< \\brief [25:25] Backup Clock Monitor Test - MONTST (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:4",
            "< \\brief [29:26] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "UP:1",
            "< \\brief [30:30] Update Request - UP (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LCK:1",
            "< \\brief [31:31] Lock Status - LCK (rh)"
        ]
    ],
    "Ifx_SCU_CCUCON5_Bits": [
        [
            "-",
            "\\brief CCU Clock Control Register 5",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "GETHDIV:4",
            "< \\brief [3:0] GETH Divider Reload Value - GETHDIV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MCANHDIV:4",
            "< \\brief [7:4] MCANH Divider Reload Value - MCANHDIV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:4",
            "< \\brief [11:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:18",
            "< \\brief [29:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "UP:1",
            "< \\brief [30:30] Update Request - UP (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LCK:1",
            "< \\brief [31:31] Lock Status - LCK (rh)"
        ]
    ],
    "Ifx_SCU_CCUCON6_Bits": [
        [
            "-",
            "\\brief CCU Clock Control Register 6",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU0DIV:6",
            "< \\brief [5:0] CPU0 Divider Reload Value - CPU0DIV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:26",
            "< \\brief [31:6] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_CCUCON7_Bits": [
        [
            "-",
            "\\brief CCU Clock Control Register 7",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU1DIV:6",
            "< \\brief [5:0] CPU1 Divider Reload Value - CPU1DIV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:26",
            "< \\brief [31:6] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_CCUCON8_Bits": [
        [
            "-",
            "\\brief CCU Clock Control Register 8",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU2DIV:6",
            "< \\brief [5:0] CPU2 Divider Reload Value - CPU2DIV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:26",
            "< \\brief [31:6] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_CHIPID_Bits": [
        [
            "-",
            "\\brief Chip Identification Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CHREV:6",
            "< \\brief [5:0] Chip Revision Number - CHREV (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CHTEC:2",
            "< \\brief [7:6] Chip Family - CHTEC (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CHPK:4",
            "< \\brief [11:8] Chip Package - CHPK (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CHID:4",
            "< \\brief [15:12] Chip Product - CHID (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EEA:1",
            "< \\brief [16:16] Emulation or ADAS Extension Available - EEA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UCODE:7",
            "< \\brief [23:17] \\xb5Code Version - UCODE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FSIZE:4",
            "< \\brief [27:24] Program Flash Size - FSIZE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VART:3",
            "< \\brief [30:28] Variant - VART (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEC:1",
            "< \\brief [31:31] Security Device Available - SEC (rw)"
        ]
    ],
    "Ifx_SCU_DTSCLIM_Bits": [
        [
            "-",
            "\\brief Core Die Temperature Sensor Limit Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "LOWER:12",
            "< \\brief [11:0] DTSC Lower Limit - LOWER (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:1",
            "< \\brief [12:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "BGPOK:1",
            "< \\brief [13:13] DTSC Bandgap OK (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN:1",
            "< \\brief [14:14] DTSC Enable (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LLU:1",
            "< \\brief [15:15] DTSC Lower Limit Underflow - LLU (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UPPER:12",
            "< \\brief [27:16] DTSC Upper Limit - UPPER (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INTEN:1",
            "< \\brief [28:28] DTSC Interrupt Enable (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:1",
            "< \\brief [29:29] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "INT:1",
            "< \\brief [30:30] DTSC Interrupt status flag (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UOF:1",
            "< \\brief [31:31] DTSC Upper Limit Overflow - UOF (rwh)"
        ]
    ],
    "Ifx_SCU_DTSCSTAT_Bits": [
        [
            "-",
            "\\brief Core Die Temperature Sensor Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RESULT:12",
            "< \\brief [11:0] Result of the DTSC Measurement - RESULT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:20",
            "< \\brief [31:12] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_EICON0_Bits": [
        [
            "-",
            "\\brief ENDINIT Global Control Register 0",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDINIT:1",
            "< \\brief [1:1] End-of-Initialization Control Bit - ENDINIT (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EPW:14",
            "< \\brief [15:2] User-Definable ENDINIT Password Field - EPW (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "REL:16",
            "< \\brief [31:16] Reload Value for the ENDINIT Timeout Counter - REL (r)"
        ]
    ],
    "Ifx_SCU_EICON1_Bits": [
        [
            "-",
            "\\brief ENDINIT Global Control Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:1",
            "< \\brief [1:1] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "IR0:1",
            "< \\brief [2:2] Input Frequency Request Control - IR1,IR0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DR:1",
            "< \\brief [3:3] Disable Request Control Bit - DR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:1",
            "< \\brief [4:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "IR1:1",
            "< \\brief [5:5] Input Frequency Request Control - IR1,IR0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:26",
            "< \\brief [31:6] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_EICR_Bits": [
        [
            "-",
            "\\brief External Input Channel Register ${i}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:4",
            "< \\brief [3:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EXIS0:3",
            "< \\brief [6:4] External Input Selection 0 - EXIS0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:1",
            "< \\brief [7:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FEN0:1",
            "< \\brief [8:8] Falling Edge Enable 0 - FEN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REN0:1",
            "< \\brief [9:9] Rising Edge Enable 0 - REN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LDEN0:1",
            "< \\brief [10:10] Level Detection Enable 0 - LDEN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EIEN0:1",
            "< \\brief [11:11] External Input Enable 0 - EIEN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INP0:3",
            "< \\brief [14:12] Input Node Pointer - INP0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:5",
            "< \\brief [19:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EXIS1:3",
            "< \\brief [22:20] External Input Selection 1 - EXIS1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:1",
            "< \\brief [23:23] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FEN1:1",
            "< \\brief [24:24] Falling Edge Enable 1 - FEN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "REN1:1",
            "< \\brief [25:25] Rising Edge Enable 1 - REN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LDEN1:1",
            "< \\brief [26:26] Level Detection Enable 1 - LDEN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EIEN1:1",
            "< \\brief [27:27] External Input Enable 1 - EIEN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INP1:3",
            "< \\brief [30:28] Input Node Pointer - INP1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_EIFILT_Bits": [
        [
            "-",
            "\\brief External Input Filter Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "FILRQ0A:1",
            "< \\brief [0:0] Filter Enable for REQ0A - FILRQ0A (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FILRQ5A:1",
            "< \\brief [1:1] Filter Enable for REQ5A - FILRQ5A (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FILRQ2A:1",
            "< \\brief [2:2] Filter Enable for REQ2A - FILRQ2A (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FILRQ3A:1",
            "< \\brief [3:3] Filter Enable for REQ3A - FILRQ3A (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FILRQ0C:1",
            "< \\brief [4:4] Filter Enable for REQ0C - FILRQ0C (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FILRQ1C:1",
            "< \\brief [5:5] Filter Enable for REQ1C - FILRQ1C (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FILRQ3C:1",
            "< \\brief [6:6] Filter Enable for REQ3C - FILRQ3C (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FILRQ2C:1",
            "< \\brief [7:7] Filter Enable for REQ2C - FILRQ2C (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FILRQ4A:1",
            "< \\brief [8:8] Filter Enable for REQ4A - FILRQ4A (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FILRQ6A:1",
            "< \\brief [9:9] Filter Enable for REQ6A - FILRQ6A (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FILRQ1A:1",
            "< \\brief [10:10] Filter Enable for REQ1A - FILRQ1A (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FILRQ7A:1",
            "< \\brief [11:11] Filter Enable for REQ7A - FILRQ7A (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FILRQ6D:1",
            "< \\brief [12:12] Filter Enable for REQ6D - FILRQ6D (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FILRQ4D:1",
            "< \\brief [13:13] Filter Enable for REQ4D - FILRQ4D (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FILRQ2B:1",
            "< \\brief [14:14] Filter Enable for REQ2B - FILRQ2B (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FILRQ3B:1",
            "< \\brief [15:15] Filter Enable for REQ3B - FILRQ3B (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FILRQ7C:1",
            "< \\brief [16:16] Filter Enable for REQ7C - FILRQ7C (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:7",
            "< \\brief [23:17] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FILTDIV:4",
            "< \\brief [27:24] Digital Glitch Filter Clock Predivider - FILTDIV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DEPTH:4",
            "< \\brief [31:28] Digital Glitch Filter Depth - DEPTH (rw)"
        ]
    ],
    "Ifx_SCU_EIFR_Bits": [
        [
            "-",
            "\\brief External Input Flag Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "INTF0:1",
            "< \\brief [0:0] External Event Flag of Channel 0 - INTF0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INTF1:1",
            "< \\brief [1:1] External Event Flag of Channel 1 - INTF1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INTF2:1",
            "< \\brief [2:2] External Event Flag of Channel 2 - INTF2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INTF3:1",
            "< \\brief [3:3] External Event Flag of Channel 3 - INTF3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INTF4:1",
            "< \\brief [4:4] External Event Flag of Channel 4 - INTF4 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INTF5:1",
            "< \\brief [5:5] External Event Flag of Channel 5 - INTF5 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INTF6:1",
            "< \\brief [6:6] External Event Flag of Channel 6 - INTF6 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "INTF7:1",
            "< \\brief [7:7] External Event Flag of Channel 7 - INTF7 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_EISR_Bits": [
        [
            "-",
            "\\brief ENDINIT Timeout Counter Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "AE:1",
            "< \\brief [0:0] EICON0 Access Error Status Flag - AE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OE:1",
            "< \\brief [1:1] EI Timeout Overflow Error Status Flag - OE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IS0:1",
            "< \\brief [2:2] EI Timeout Input Clock Status - IS1,IS0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DS:1",
            "< \\brief [3:3] EI Timeout Enable/Disable Status Flag - DS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TO:1",
            "< \\brief [4:4] EI Time-Out Mode Flag - TO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IS1:1",
            "< \\brief [5:5] EI Timeout Input Clock Status - IS1,IS0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:10",
            "< \\brief [15:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIM:16",
            "< \\brief [31:16] Timer Value - TIM (rh)"
        ]
    ],
    "Ifx_SCU_EMSR_Bits": [
        [
            "-",
            "\\brief Emergency Stop Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "POL:1",
            "< \\brief [0:0] Input Polarity - POL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODE:1",
            "< \\brief [1:1] Mode Selection - MODE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ENON:1",
            "< \\brief [2:2] Enable ON - ENON (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PSEL:1",
            "< \\brief [3:3] PORT Select - PSEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:12",
            "< \\brief [15:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EMSF:1",
            "< \\brief [16:16] Emergency Stop Flag - EMSF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEMSF:1",
            "< \\brief [17:17] SMU Emergency Stop Flag - SEMSF (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:14",
            "< \\brief [31:18] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_EMSSW_Bits": [
        [
            "-",
            "\\brief Emergency Stop Software set and clear register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:24",
            "< \\brief [23:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EMSFM:2",
            "< \\brief [25:24] Emergency Stop Flag Modification - EMSFM (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEMSFM:2",
            "< \\brief [27:26] SMU Emergency Stop Flag Modification - SEMSFM (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_ESRCFGX_ESRCFGX_Bits": [
        [
            "-",
            "\\brief ESR${x} Input Configuration Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:7",
            "< \\brief [6:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EDCON:2",
            "< \\brief [8:7] Edge Detection Control - EDCON (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:23",
            "< \\brief [31:9] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_ESROCFG_Bits": [
        [
            "-",
            "\\brief ESR Output Configuration Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ARI:1",
            "< \\brief [0:0] Application Reset Indicator - ARI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ARC:1",
            "< \\brief [1:1] Application Reset Indicator Clear - ARC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_EXTCON_Bits": [
        [
            "-",
            "\\brief External Clock Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] External Clock Enable for EXTCLK0 - EN0 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:1",
            "< \\brief [1:1] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL0:4",
            "< \\brief [5:2] External Clock Select for EXTCLK0 - SEL0 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:10",
            "< \\brief [15:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [16:16] External Clock Enable for EXTCLK1 - EN1 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NSEL:1",
            "< \\brief [17:17] Negation Selection - NSEL (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEL1:4",
            "< \\brief [21:18] External Clock Select for EXTCLK1 - SEL1 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:2",
            "< \\brief [23:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DIV1:8",
            "< \\brief [31:24] External Clock Divider for EXTCLK1 - DIV1 (rw)"
        ]
    ],
    "Ifx_SCU_FDR_Bits": [
        [
            "-",
            "\\brief Fractional Divider Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "STEP:10",
            "< \\brief [9:0] Step Value - STEP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:4",
            "< \\brief [13:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DM:2",
            "< \\brief [15:14] Divider Mode - DM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RESULT:10",
            "< \\brief [25:16] Result Value - RESULT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:5",
            "< \\brief [30:26] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISCLK:1",
            "< \\brief [31:31] Disable Clock - DISCLK (rwh)"
        ]
    ],
    "Ifx_SCU_FMR_Bits": [
        [
            "-",
            "\\brief Flag Modification Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "FS0:1",
            "< \\brief [0:0] Set Flag INTFx for Channel 0 - FS0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FS1:1",
            "< \\brief [1:1] Set Flag INTFx for Channel 1 - FS1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FS2:1",
            "< \\brief [2:2] Set Flag INTFx for Channel 2 - FS2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FS3:1",
            "< \\brief [3:3] Set Flag INTFx for Channel 3 - FS3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FS4:1",
            "< \\brief [4:4] Set Flag INTFx for Channel 4 - FS4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FS5:1",
            "< \\brief [5:5] Set Flag INTFx for Channel 5 - FS5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FS6:1",
            "< \\brief [6:6] Set Flag INTFx for Channel 6 - FS6 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FS7:1",
            "< \\brief [7:7] Set Flag INTFx for Channel 7 - FS7 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:8",
            "< \\brief [15:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FC0:1",
            "< \\brief [16:16] Clear Flag INTFx for Channel 0 - FC0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FC1:1",
            "< \\brief [17:17] Clear Flag INTFx for Channel 1 - FC1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FC2:1",
            "< \\brief [18:18] Clear Flag INTFx for Channel 2 - FC2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FC3:1",
            "< \\brief [19:19] Clear Flag INTFx for Channel 3 - FC3 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FC4:1",
            "< \\brief [20:20] Clear Flag INTFx for Channel 4 - FC4 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FC5:1",
            "< \\brief [21:21] Clear Flag INTFx for Channel 5 - FC5 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FC6:1",
            "< \\brief [22:22] Clear Flag INTFx for Channel 6 - FC6 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FC7:1",
            "< \\brief [23:23] Clear Flag INTFx for Channel 7 - FC7 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:8",
            "< \\brief [31:24] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_ID_Bits": [
        [
            "-",
            "\\brief Identification Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODREV:8",
            "< \\brief [7:0] Module Revision Number - MODREV (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODTYPE:8",
            "< \\brief [15:8] Module Type - MODTYPE (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODNUMBER:16",
            "< \\brief [31:16] Module Number - MODNUMBER (r)"
        ]
    ],
    "Ifx_SCU_IGCR_Bits": [
        [
            "-",
            "\\brief Flag Gating Register ${j}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPEN00:1",
            "< \\brief [0:0] Flag Pattern Enable for Channel 0 - IPEN00 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPEN01:1",
            "< \\brief [1:1] Flag Pattern Enable for Channel 0 - IPEN01 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPEN02:1",
            "< \\brief [2:2] Flag Pattern Enable for Channel 0 - IPEN02 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPEN03:1",
            "< \\brief [3:3] Flag Pattern Enable for Channel 0 - IPEN03 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPEN04:1",
            "< \\brief [4:4] Flag Pattern Enable for Channel 0 - IPEN04 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPEN05:1",
            "< \\brief [5:5] Flag Pattern Enable for Channel 0 - IPEN05 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPEN06:1",
            "< \\brief [6:6] Flag Pattern Enable for Channel 0 - IPEN06 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPEN07:1",
            "< \\brief [7:7] Flag Pattern Enable for Channel 0 - IPEN07 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:5",
            "< \\brief [12:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "GEEN0:1",
            "< \\brief [13:13] Generate Event Enable 0 - GEEN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IGP0:2",
            "< \\brief [15:14] Interrupt Gating Pattern 0 - IGP0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPEN10:1",
            "< \\brief [16:16] Interrupt Pattern Enable for Channel 1 - IPEN10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPEN11:1",
            "< \\brief [17:17] Interrupt Pattern Enable for Channel 1 - IPEN11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPEN12:1",
            "< \\brief [18:18] Interrupt Pattern Enable for Channel 1 - IPEN12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPEN13:1",
            "< \\brief [19:19] Interrupt Pattern Enable for Channel 1 - IPEN13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPEN14:1",
            "< \\brief [20:20] Interrupt Pattern Enable for Channel 1 - IPEN14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPEN15:1",
            "< \\brief [21:21] Interrupt Pattern Enable for Channel 1 - IPEN15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPEN16:1",
            "< \\brief [22:22] Interrupt Pattern Enable for Channel 1 - IPEN16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPEN17:1",
            "< \\brief [23:23] Interrupt Pattern Enable for Channel 1 - IPEN17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:5",
            "< \\brief [28:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "GEEN1:1",
            "< \\brief [29:29] Generate Event Enable 1 - GEEN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IGP1:2",
            "< \\brief [31:30] Interrupt Gating Pattern 1 - IGP1 (rw)"
        ]
    ],
    "Ifx_SCU_IN_Bits": [
        [
            "-",
            "\\brief ESR Input Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "P0:1",
            "< \\brief [0:0] Input Bit 0 - P0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P1:1",
            "< \\brief [1:1] Input Bit 1 - P1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_IOCR_Bits": [
        [
            "-",
            "\\brief Input/Output Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:4",
            "< \\brief [3:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PC0:4",
            "< \\brief [7:4] Control for ESR0 Pin - PC0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:4",
            "< \\brief [11:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PC1:4",
            "< \\brief [15:12] Control for ESR1 Pin - PC1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_LBISTCTRL0_Bits": [
        [
            "-",
            "\\brief Logic BIST Control 0 Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "LBISTREQ:1",
            "< \\brief [0:0] LBIST Request - LBISTREQ (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LBISTRES:1",
            "< \\brief [1:1] LBIST-Reset- LBISTRES (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PATTERNS:18",
            "< \\brief [19:2] LBIST Pattern Number - PATTERNS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:8",
            "< \\brief [27:20] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "LBISTDONE:1",
            "< \\brief [28:28] LBIST Execution Indicator - LBISTDONE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:1",
            "< \\brief [29:29] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "LBISTERRINJ:1",
            "< \\brief [30:30] LBIST / Test-Mode Alarm Error Injection (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LBISTREQRED:1",
            "< \\brief [31:31] LBIST Request Redundancy (w)"
        ]
    ],
    "Ifx_SCU_LBISTCTRL1_Bits": [
        [
            "-",
            "\\brief Logic BIST Control 1 Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SEED:19",
            "< \\brief [18:0] LBIST Seed - SEED (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:5",
            "< \\brief [23:19] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SPLITSH:3",
            "< \\brief [26:24] LBIST Split-Shift Selection - SPLITSH (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BODY:1",
            "< \\brief [27:27] Body Application Indicator - BODY (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LBISTFREQU:4",
            "< \\brief [31:28] LBIST Frequency Selection - LBISTFREQU (rw)"
        ]
    ],
    "Ifx_SCU_LBISTCTRL2_Bits": [
        [
            "-",
            "\\brief Logic BIST Control 2 Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "LENGTH:12",
            "< \\brief [11:0] LBIST Maximum Scan-Chain Length - LENGTH (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:20",
            "< \\brief [31:12] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_LBISTCTRL3_Bits": [
        [
            "-",
            "\\brief Logic BIST Control 3 Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SIGNATURE:32",
            "< \\brief [31:0] LBIST Signature - SIGNATURE (rh)"
        ]
    ],
    "Ifx_SCU_LCLCON0_Bits": [
        [
            "-",
            "\\brief LCL CPU0 and CPU2 Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:14",
            "< \\brief [14:1] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "LS0:1",
            "< \\brief [16:16] Lockstep Mode Status - LS0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:14",
            "< \\brief [30:17] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "LSEN0:1",
            "< \\brief [31:31] Lockstep Enable - LSEN0 (rw)"
        ]
    ],
    "Ifx_SCU_LCLCON1_Bits": [
        [
            "-",
            "\\brief LCL CPU1 and CPU3 Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:14",
            "< \\brief [14:1] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "LS1:1",
            "< \\brief [16:16] Lockstep Mode Status - LS1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:14",
            "< \\brief [30:17] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "LSEN1:1",
            "< \\brief [31:31] Lockstep Enable - LSEN1 (rw)"
        ]
    ],
    "Ifx_SCU_LCLTEST_Bits": [
        [
            "-",
            "\\brief LCL Test Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "LCLT0:1",
            "< \\brief [0:0] LCL0 Lockstep Test - LCLT0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LCLT1:1",
            "< \\brief [1:1] LCL1 Lockstep Test - LCLT1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LCLT2:1",
            "< \\brief [2:2] LCL2 Lockstep Test - LCLT2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:1",
            "< \\brief [3:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:1",
            "< \\brief [4:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:1",
            "< \\brief [5:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:10",
            "< \\brief [15:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PLCLT0:1",
            "< \\brief [16:16] PFI0 Lockstep Test (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PLCLT1:1",
            "< \\brief [17:17] PFI1 Lockstep Test (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PLCLT2:1",
            "< \\brief [18:18] PFI2 Lockstep Test (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:1",
            "< \\brief [19:19] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:1",
            "< \\brief [20:20] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:1",
            "< \\brief [21:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:10",
            "< \\brief [31:22] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_MANID_Bits": [
        [
            "-",
            "\\brief Manufacturer Identification Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DEPT:5",
            "< \\brief [4:0] Department Identification Number - DEPT (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MANUF:11",
            "< \\brief [15:5] Manufacturer Identification Number - MANUF (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_OMR_Bits": [
        [
            "-",
            "\\brief ESR Output Modification Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS0:1",
            "< \\brief [0:0] ESRx Pin Set Bit 0 - PS0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PS1:1",
            "< \\brief [1:1] ESRx Pin Set Bit 1 - PS1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:14",
            "< \\brief [15:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL0:1",
            "< \\brief [16:16] ESRx Pin Clear Bit 0 - PCL0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PCL1:1",
            "< \\brief [17:17] ESRx Pin Clear Bit 1 - PCL1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:14",
            "< \\brief [31:18] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_OSCCON_Bits": [
        [
            "-",
            "\\brief OSC Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PLLLV:1",
            "< \\brief [1:1] Oscillator for PLL Valid Low Status Bit - PLLLV (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OSCRES:1",
            "< \\brief [2:2] Oscillator Watchdog Reset - OSCRES (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "GAINSEL:2",
            "< \\brief [4:3] Oscillator Gain Selection - GAINSEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODE:2",
            "< \\brief [6:5] Oscillator Mode - MODE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SHBY:1",
            "< \\brief [7:7] Shaper Bypass - SHBY (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PLLHV:1",
            "< \\brief [8:8] Oscillator for PLL Valid High Status Bit - PLLHV (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HYSEN:1",
            "< \\brief [9:9] Hysteresis Enable (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HYSCTL:2",
            "< \\brief [11:10] Hysteresis Control (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "AMPCTL:2",
            "< \\brief [13:12] Amplitude Control (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:2",
            "< \\brief [15:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "OSCVAL:5",
            "< \\brief [20:16] OSC Frequency Value - OSCVAL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:2",
            "< \\brief [22:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "APREN:1",
            "< \\brief [23:23] Amplitude Regulation Enable - APREN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CAP0EN:1",
            "< \\brief [24:24] Capacitance 0 Enable - CAP0EN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CAP1EN:1",
            "< \\brief [25:25] Capacitance 1 Enable - CAP1EN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CAP2EN:1",
            "< \\brief [26:26] Capacitance 2 Enable - CAP2EN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CAP3EN:1",
            "< \\brief [27:27] Capacitance 3 Enable - CAP3EN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_OUT_Bits": [
        [
            "-",
            "\\brief ESR Output Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "P0:1",
            "< \\brief [0:0] Output Bit 0 - P0 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "P1:1",
            "< \\brief [1:1] Output Bit 1 - P1 (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_OVCCON_Bits": [
        [
            "-",
            "\\brief Overlay Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CSEL0:1",
            "< \\brief [0:0] CPU Select 0 - CSEL0 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CSEL1:1",
            "< \\brief [1:1] CPU Select 1 (If product has CPU1) - CSEL1 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CSEL2:1",
            "< \\brief [2:2] CPU Select 2 (If product has CPU2) - CSEL2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:1",
            "< \\brief [3:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:1",
            "< \\brief [4:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:1",
            "< \\brief [5:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:10",
            "< \\brief [15:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "OVSTRT:1",
            "< \\brief [16:16] Overlay Start - OVSTRT (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OVSTP:1",
            "< \\brief [17:17] Overlay Stop - OVSTP (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DCINVAL:1",
            "< \\brief [18:18] Data Cache Invalidate - DCINVAL (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:5",
            "< \\brief [23:19] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "OVCONF:1",
            "< \\brief [24:24] Overlay Configured - OVCONF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "POVCONF:1",
            "< \\brief [25:25] Write Protection for OVCONF - POVCONF (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:6",
            "< \\brief [31:26] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_OVCENABLE_Bits": [
        [
            "-",
            "\\brief Overlay Enable Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "OVEN0:1",
            "< \\brief [0:0] Overlay Enable 0 - OVEN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OVEN1:1",
            "< \\brief [1:1] Overlay Enable 1 (If product has CPU1) - OVEN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OVEN2:1",
            "< \\brief [2:2] Overlay Enable 2 (If product has CPU2) - OVEN2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:1",
            "< \\brief [3:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:1",
            "< \\brief [4:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:1",
            "< \\brief [5:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:26",
            "< \\brief [31:6] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_PDISC_Bits": [
        [
            "-",
            "\\brief Pad Disable Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDIS0:1",
            "< \\brief [0:0] Pad Disable for ESR Pin 0 - PDIS0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDIS1:1",
            "< \\brief [1:1] Pad Disable for ESR Pin 1 - PDIS1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_PDR_Bits": [
        [
            "-",
            "\\brief ESR Pad Driver Mode Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PD0:2",
            "< \\brief [1:0] Pad Driver Mode for ESR Pins 0 - PD0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PL0:2",
            "< \\brief [3:2] Pad Level Selection for ESR Pins 0 - PL0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PD1:2",
            "< \\brief [5:4] Pad Driver Mode for ESR Pins 1 - PD1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PL1:2",
            "< \\brief [7:6] Pad Level Selection for ESR Pins 1 - PL1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_PDRR_Bits": [
        [
            "-",
            "\\brief Pattern Detection Result Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDR0:1",
            "< \\brief [0:0] Pattern Detection Result of Channel 0 - PDR0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDR1:1",
            "< \\brief [1:1] Pattern Detection Result of Channel 1 - PDR1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDR2:1",
            "< \\brief [2:2] Pattern Detection Result of Channel 2 - PDR2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDR3:1",
            "< \\brief [3:3] Pattern Detection Result of Channel 3 - PDR3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDR4:1",
            "< \\brief [4:4] Pattern Detection Result of Channel 4 - PDR4 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDR5:1",
            "< \\brief [5:5] Pattern Detection Result of Channel 5 - PDR5 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDR6:1",
            "< \\brief [6:6] Pattern Detection Result of Channel 6 - PDR6 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDR7:1",
            "< \\brief [7:7] Pattern Detection Result of Channel 7 - PDR7 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_PERPLLCON0_Bits": [
        [
            "-",
            "\\brief Peripheral PLL Configuration 0 Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DIVBY:1",
            "< \\brief [0:0] Divider Bypass - DIVBY (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:8",
            "< \\brief [8:1] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIV:7",
            "< \\brief [15:9] N-Divider Value - NDIV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PLLPWD:1",
            "< \\brief [16:16] Peripheral PLL Power Saving Mode - PLLPWD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:1",
            "< \\brief [17:17] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RESLD:1",
            "< \\brief [18:18] Restart DCO Lock Detection - RESLD (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:5",
            "< \\brief [23:19] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDIV:3",
            "< \\brief [26:24] P-Divider Value - PDIV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:5",
            "< \\brief [31:27] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_PERPLLCON1_Bits": [
        [
            "-",
            "\\brief Peripheral PLL Configuration 1 Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "K2DIV:3",
            "< \\brief [2:0] K2-Divider Value - K2DIV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:5",
            "< \\brief [7:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "K3DIV:3",
            "< \\brief [10:8] K3-Divider Value - K3DIV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:21",
            "< \\brief [31:11] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_PERPLLSTAT_Bits": [
        [
            "-",
            "\\brief Peripheral PLL Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PWDSTAT:1",
            "< \\brief [1:1] Peripheral PLL Power-saving Mode Status - PWDSTAT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LOCK:1",
            "< \\brief [2:2] Peripheral PLL Lock Status - LOCK (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:1",
            "< \\brief [3:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "K3RDY:1",
            "< \\brief [4:4] K3 Divider Ready Status - K3RDY (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "K2RDY:1",
            "< \\brief [5:5] K2 Divider Ready Status - K2RDY (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:1",
            "< \\brief [6:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:25",
            "< \\brief [31:7] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_PMCSR0_Bits": [
        [
            "-",
            "\\brief Power Management Control and Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "REQSLP:2",
            "< \\brief [1:0] Idle Mode and Sleep Mode Request - REQSLP (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:6",
            "< \\brief [7:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PMST:3",
            "< \\brief [10:8] Power management Status - PMST (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:21",
            "< \\brief [31:11] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_PMCSR1_Bits": [
        [
            "-",
            "\\brief Power Management Control and Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "REQSLP:2",
            "< \\brief [1:0] Idle Mode and Sleep Mode Request - REQSLP (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:6",
            "< \\brief [7:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PMST:3",
            "< \\brief [10:8] Power management Status - PMST (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:21",
            "< \\brief [31:11] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_PMCSR2_Bits": [
        [
            "-",
            "\\brief Power Management Control and Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "REQSLP:2",
            "< \\brief [1:0] Idle Mode and Sleep Mode Request - REQSLP (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:6",
            "< \\brief [7:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PMST:3",
            "< \\brief [10:8] Power management Status - PMST (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:21",
            "< \\brief [31:11] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_PMCSR3_Bits": [
        [
            "-",
            "\\brief Power Management Control and Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "REQSLP:2",
            "< \\brief [1:0] Idle Mode and Sleep Mode Request - REQSLP (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:6",
            "< \\brief [7:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PMST:3",
            "< \\brief [10:8] Power management Status - PMST (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:21",
            "< \\brief [31:11] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_PMCSR4_Bits": [
        [
            "-",
            "\\brief Power Management Control and Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "REQSLP:2",
            "< \\brief [1:0] Idle Mode and Sleep Mode Request - REQSLP (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:6",
            "< \\brief [7:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PMST:3",
            "< \\brief [10:8] Power management Status - PMST (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:21",
            "< \\brief [31:11] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_PMCSR5_Bits": [
        [
            "-",
            "\\brief Power Management Control and Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "REQSLP:2",
            "< \\brief [1:0] Idle Mode and Sleep Mode Request - REQSLP (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:6",
            "< \\brief [7:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PMST:3",
            "< \\brief [10:8] Power management Status - PMST (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:21",
            "< \\brief [31:11] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_PMSTAT0_Bits": [
        [
            "-",
            "\\brief Power Management Status Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU0:1",
            "< \\brief [0:0] CPU0 Status - CPU0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU1:1",
            "< \\brief [1:1] CPU1 Status - CPU1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU2:1",
            "< \\brief [2:2] CPU2 Status - CPU2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU3:1",
            "< \\brief [3:3] CPU3 Status - CPU3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU4:1",
            "< \\brief [4:4] CPU4 Status - CPU4 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU5:1",
            "< \\brief [5:5] CPU5 Status - CPU5 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:10",
            "< \\brief [15:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU0LS:1",
            "< \\brief [16:16] CPU0LS Status - CPU0LS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU1LS:1",
            "< \\brief [17:17] CPU1LS Status - CPU1LS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU2LS:1",
            "< \\brief [18:18] CPU2LS Status - CPU2LS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU3LS:1",
            "< \\brief [19:19] CPU3LS Status - CPU3LS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:12",
            "< \\brief [31:20] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_PMSWCR1_Bits": [
        [
            "-",
            "\\brief Standby and Wake-up Control Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:8",
            "< \\brief [7:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPUIDLSEL:3",
            "< \\brief [10:8] CPU selection for Idle mode - CPUIDLSEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:1",
            "< \\brief [11:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "IRADIS:1",
            "< \\brief [12:12] Idle-Request-Acknowledge Sequence Disable - IRADIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:11",
            "< \\brief [23:13] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPUSEL:3",
            "< \\brief [26:24] CPU selection for Sleep and Standby mode - CPUSEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STBYEVEN:1",
            "< \\brief [27:27] Standby Entry Event configuration enable - STBYEVEN (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STBYEV:3",
            "< \\brief [30:28] Standby Entry Event Configuration - STBYEV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_PMTRCSR0_Bits": [
        [
            "-",
            "\\brief Power Management Transition Control and Status Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "LJTEN:1",
            "< \\brief [0:0] Load Jump Timer Enable - LJTEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LJTOVEN:1",
            "< \\brief [1:1] Load Jump Timer Overflow Enable - LJTOVEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LJTOVIEN:1",
            "< \\brief [2:2] Load Jump Timer Overflow Interrupt Enable - LJTOVIEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LJTSTRT:1",
            "< \\brief [3:3] Load Jump Timer Start - LJTSTRT (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LJTSTP:1",
            "< \\brief [4:4] Load Jump Timer Stop - LJTSTP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LJTCLR:1",
            "< \\brief [5:5] Load Jump Timer Clear - LJTCLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:6",
            "< \\brief [11:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDSTEP:4",
            "< \\brief [15:12] Droop Voltage Step(vdroop_step_i) - SDSTEP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VDTEN:1",
            "< \\brief [16:16] Voltage Droop Timer Enable - VDTEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VDTOVEN:1",
            "< \\brief [17:17] Voltage Droop Timer Overflow Enable - VDTOVEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VDTOVIEN:1",
            "< \\brief [18:18] Voltage Droop Timer Overflow Interrupt Enable - VDTOVIEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VDTSTRT:1",
            "< \\brief [19:19] Voltage Droop Timer Start - VDTSTRT (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VDTSTP:1",
            "< \\brief [20:20] Voltage Droop Timer Stop - VDTSTP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VDTCLR:1",
            "< \\brief [21:21] Voltage Droop Timer Clear - VDTCLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:7",
            "< \\brief [28:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "LPSLPEN:1",
            "< \\brief [29:29] EVRC Low Power Mode activation on a Sleep Request - LPSLPEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_PMTRCSR1_Bits": [
        [
            "-",
            "\\brief Power Management Transition Control and Status Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "LJTCV:16",
            "< \\brief [15:0] Load Jump Timer Compare Setpoint Value - LJTCV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "VDTCV:10",
            "< \\brief [25:16] Voltage Droop Timer Compare Setpoint Value - VDTCV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:6",
            "< \\brief [31:26] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_PMTRCSR2_Bits": [
        [
            "-",
            "\\brief Power Management Transition Control and Status Register 2",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "LDJMPREQ:2",
            "< \\brief [1:0] Load Jump Request - LDJMPREQ (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:2",
            "< \\brief [3:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "LJTRUN:2",
            "< \\brief [5:4] Load Jump Timer Run Status - LJTRUN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:2",
            "< \\brief [7:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "LJTOV:1",
            "< \\brief [8:8] Load Jump Timer Overflow Status - LJTOV (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:3",
            "< \\brief [11:9] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "LJTOVCLR:1",
            "< \\brief [12:12] Load Jump Timer Overflow Status Clear - LJTOVCLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:3",
            "< \\brief [15:13] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "LJTCNT:16",
            "< \\brief [31:16] Load Jump Timer Value - LJTCNT (rh)"
        ]
    ],
    "Ifx_SCU_PMTRCSR3_Bits": [
        [
            "-",
            "\\brief Power Management Transition Control and Status Register 3",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "VDROOPREQ:2",
            "< \\brief [1:0] Voltage Droop Request - VDROOPREQ (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:2",
            "< \\brief [3:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "VDTRUN:2",
            "< \\brief [5:4] Voltage Droop Timer Run Status - VDTRUN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:2",
            "< \\brief [7:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "VDTOV:1",
            "< \\brief [8:8] Voltage Droop Timer Overflow Status - VDTOV (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:3",
            "< \\brief [11:9] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "VDTOVCLR:1",
            "< \\brief [12:12] Voltage Droop Timer Overflow Status Clear - VDTOVCLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:3",
            "< \\brief [15:13] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "VDTCNT:10",
            "< \\brief [25:16] Voltage Droop Timer Value - VDTCNT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:6",
            "< \\brief [31:26] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_RSTCON_Bits": [
        [
            "-",
            "\\brief Reset Configuration Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESR0:2",
            "< \\brief [1:0] ESR0 Reset Request Trigger Reset Configuration - ESR0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESR1:2",
            "< \\brief [3:2] ESR1 Reset Request Trigger Reset Configuration - ESR1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:2",
            "< \\brief [5:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SMU:2",
            "< \\brief [7:6] SMU Reset Request Trigger Reset Configuration - SMU (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SW:2",
            "< \\brief [9:8] SW Reset Request Trigger Reset Configuration - SW (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STM0:2",
            "< \\brief [11:10] STM0 Reset Request Trigger Reset Configuration - STM0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STM1:2",
            "< \\brief [13:12] STM1 Reset Request Trigger Reset Configuration (If Product has STM1) - STM1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STM2:2",
            "< \\brief [15:14] STM2 Reset Request Trigger Reset Configuration (If Product has STM2) - STM2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:2",
            "< \\brief [17:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:2",
            "< \\brief [19:18] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:2",
            "< \\brief [21:20] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:10",
            "< \\brief [31:22] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_RSTCON2_Bits": [
        [
            "-",
            "\\brief Additional Reset Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "FRTO:1",
            "< \\brief [0:0] Force Reset Timeout - FRTO (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLRC:1",
            "< \\brief [1:1] Clear Cold Reset Status - CLRC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:1",
            "< \\brief [3:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:1",
            "< \\brief [4:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:1",
            "< \\brief [5:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:1",
            "< \\brief [6:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CSSX:6",
            "< \\brief [12:7] CPU x Shutdown State Reached - CSSx (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:1",
            "< \\brief [13:13] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:1",
            "< \\brief [14:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "USRINFO:16",
            "< \\brief [31:16] User Information - USRINFO (rw)"
        ]
    ],
    "Ifx_SCU_RSTCON3_Bits": [
        [
            "-",
            "\\brief Reset Configuration Register 3",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:32",
            "< \\brief [31:0] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_RSTSTAT_Bits": [
        [
            "-",
            "\\brief Reset Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESR0:1",
            "< \\brief [0:0] Reset Request Trigger Reset Status for ESR0 - ESR0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESR1:1",
            "< \\brief [1:1] Reset Request Trigger Reset Status for ESR1 - ESR1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SMU:1",
            "< \\brief [3:3] Reset Request Trigger Reset Status for SMU - SMU (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SW:1",
            "< \\brief [4:4] Reset Request Trigger Reset Status for SW - SW (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STM0:1",
            "< \\brief [5:5] Reset Request Trigger Reset Status for STM0 Compare Match - STM0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STM1:1",
            "< \\brief [6:6] Reset Request Trigger Reset Status for STM1 Compare Match (If Product has STM1) - STM1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STM2:1",
            "< \\brief [7:7] Reset Request Trigger Reset Status for STM2 Compare Match (If Product has STM2) - STM2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:1",
            "< \\brief [8:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:1",
            "< \\brief [9:9] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:1",
            "< \\brief [10:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:5",
            "< \\brief [15:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PORST:1",
            "< \\brief [16:16] Reset Request Trigger Reset Status for PORST - PORST (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:1",
            "< \\brief [17:17] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CB0:1",
            "< \\brief [18:18] Reset Request Trigger Reset Status for Cerberus System Reset - CB0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CB1:1",
            "< \\brief [19:19] Reset Request Trigger Reset Status for Cerberus Debug Reset - CB1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CB3:1",
            "< \\brief [20:20] Reset Request Trigger Reset Status for Cerberus Application Reset - CB3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:1",
            "< \\brief [21:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:1",
            "< \\brief [22:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVRC:1",
            "< \\brief [23:23] Reset Request Trigger Reset Status for EVRC - EVRC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EVR33:1",
            "< \\brief [24:24] Reset Request Trigger Reset Status for EVR33 - EVR33 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SWD:1",
            "< \\brief [25:25] Reset Request Trigger Reset Status for Supply Watchdog (SWD) - SWD (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSMS:1",
            "< \\brief [26:26] Reset Request Trigger Reset Status for HSM System Reset (HSM S) - HSMS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "HSMA:1",
            "< \\brief [27:27] Reset Request Trigger Reset Status for HSM Application Reset (HSM A) - HSMA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STBYR:1",
            "< \\brief [28:28] Reset Request Trigger Reset Status for Standby Regulator Watchdog (STBYR) - STBYR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LBPORST:1",
            "< \\brief [29:29] LBIST termination due to PORST (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LBTERM:1",
            "< \\brief [30:30] LBIST was properly terminated (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_SEICON0_Bits": [
        [
            "-",
            "\\brief Safety ENDINIT Control Register 0",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDINIT:1",
            "< \\brief [1:1] End-of-Initialization Control Bit - ENDINIT (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EPW:14",
            "< \\brief [15:2] User-Definable Safety ENDINIT Password Field - EPW (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "REL:16",
            "< \\brief [31:16] Reload Value for the Safety  ENDINIT Timeout Counter - REL (r)"
        ]
    ],
    "Ifx_SCU_SEICON1_Bits": [
        [
            "-",
            "\\brief Safety ENDINIT Control Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:1",
            "< \\brief [1:1] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "IR0:1",
            "< \\brief [2:2] Input Frequency Request Control - IR1,IR0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DR:1",
            "< \\brief [3:3] Disable Request Control Bit - DR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:1",
            "< \\brief [4:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "IR1:1",
            "< \\brief [5:5] Input Frequency Request Control - IR1,IR0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:26",
            "< \\brief [31:6] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_SEISR_Bits": [
        [
            "-",
            "\\brief Safety ENDINIT Timeout Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "AE:1",
            "< \\brief [0:0] SEICON0 Access Error Status Flag - AE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OE:1",
            "< \\brief [1:1] SEI Timeout Overflow Error Status Flag - OE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IS0:1",
            "< \\brief [2:2] SEI Timeout Input Clock Status - IS0, IS1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DS:1",
            "< \\brief [3:3] SEI Enable/Disable Status Flag - DS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TO:1",
            "< \\brief [4:4] SEI Time-Out Mode Flag - TO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IS1:1",
            "< \\brief [5:5] SEI Timeout Input Clock Status - IS0, IS1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:10",
            "< \\brief [15:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIM:16",
            "< \\brief [31:16] Timer Value - TIM (rh)"
        ]
    ],
    "Ifx_SCU_STCON_Bits": [
        [
            "-",
            "\\brief Start-up Configuration Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:13",
            "< \\brief [12:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SFCBAE:1",
            "< \\brief [13:13] Set Flash Config. Sector Access Enable - SFCBAE (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFCBAE:1",
            "< \\brief [14:14] Clear Flash Config. Sector Access Enable - CFCBAE (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "STP:1",
            "< \\brief [15:15] Start-up Protection Setting - STP (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_STMEM1_Bits": [
        [
            "-",
            "\\brief Start-up Memory Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEM:32",
            "< \\brief [31:0] Memory - MEM (rw)"
        ]
    ],
    "Ifx_SCU_STMEM2_Bits": [
        [
            "-",
            "\\brief Start-up Memory Register 2",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEM:32",
            "< \\brief [31:0] Memory - MEM (rw)"
        ]
    ],
    "Ifx_SCU_STMEM3_Bits": [
        [
            "-",
            "\\brief Start-up Memory Register 3",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEM:32",
            "< \\brief [31:0] Memory - MEM (rw)"
        ]
    ],
    "Ifx_SCU_STMEM4_Bits": [
        [
            "-",
            "\\brief Start-up Memory Register 4",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEM:32",
            "< \\brief [31:0] Memory - MEM (rw)"
        ]
    ],
    "Ifx_SCU_STMEM5_Bits": [
        [
            "-",
            "\\brief Start-up Memory Register 5",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEM:32",
            "< \\brief [31:0] Memory - MEM (rw)"
        ]
    ],
    "Ifx_SCU_STMEM6_Bits": [
        [
            "-",
            "\\brief Start-up Memory Register 6",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MEM:32",
            "< \\brief [31:0] Memory - MEM (rw)"
        ]
    ],
    "Ifx_SCU_STSTAT_Bits": [
        [
            "-",
            "\\brief Start-up Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "HWCFG:8",
            "< \\brief [7:0] Hardware Configuration Setting - HWCFG (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FTM:7",
            "< \\brief [14:8] Firmware Test Setting - FTM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODE:1",
            "< \\brief [15:15] MODE - MODE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FCBAE:1",
            "< \\brief [16:16] Flash Config. Sector Access Enable - FCBAE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LUDIS:1",
            "< \\brief [17:17] Latch Update Disable - LUDIS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_18:1",
            "< \\brief [18:18] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRSTL:1",
            "< \\brief [19:19] TRSTL Status - TRSTL (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SPDEN:1",
            "< \\brief [20:20] Single Pin DAP Mode Enable - SPDEN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:1",
            "< \\brief [21:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_22:1",
            "< \\brief [22:22] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:1",
            "< \\brief [23:23] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RAMINT:1",
            "< \\brief [24:24] RAM Content Security Integrity - RAMINT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_25:3",
            "< \\brief [27:25] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_SWAPCTRL_Bits": [
        [
            "-",
            "\\brief Address Map Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ADDRCFG:2",
            "< \\brief [1:0] Address Configuration (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SPARE:14",
            "< \\brief [15:2] Spare address configuration registers (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_SWRSTCON_Bits": [
        [
            "-",
            "\\brief Software Reset Configuration Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SWRSTREQ:1",
            "< \\brief [1:1] Software Reset Request - SWRSTREQ (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:6",
            "< \\brief [7:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:8",
            "< \\brief [15:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_SYSCON_Bits": [
        [
            "-",
            "\\brief System Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CCTRIG0:1",
            "< \\brief [0:0] Capture Compare Trigger 0 - CCTRIG0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:1",
            "< \\brief [1:1] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RAMINTM:2",
            "< \\brief [3:2] RAM Integrity Modify - RAMINTM (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SETLUDIS:1",
            "< \\brief [4:4] Set Latch Update Disable - SETLUDIS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:1",
            "< \\brief [5:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:1",
            "< \\brief [6:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:1",
            "< \\brief [7:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DDC:1",
            "< \\brief [8:8] Disable DXCPL - DDC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_9:7",
            "< \\brief [15:9] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_SYSPLLCON0_Bits": [
        [
            "-",
            "\\brief System PLL Configuration 0 Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:2",
            "< \\brief [1:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODEN:1",
            "< \\brief [2:2] Modulation Enable - MODEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:6",
            "< \\brief [8:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "NDIV:7",
            "< \\brief [15:9] N-Divider Value - NDIV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PLLPWD:1",
            "< \\brief [16:16] System PLL Power Saving Mode - PLLPWD (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_17:1",
            "< \\brief [17:17] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RESLD:1",
            "< \\brief [18:18] Restart DCO Lock Detection - RESLD (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:5",
            "< \\brief [23:19] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDIV:3",
            "< \\brief [26:24] P-Divider Value - PDIV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:3",
            "< \\brief [29:27] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "INSEL:2",
            "< \\brief [31:30] Input Selection - INSEL (rw)"
        ]
    ],
    "Ifx_SCU_SYSPLLCON1_Bits": [
        [
            "-",
            "\\brief System PLL Configuration 1 Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "K2DIV:3",
            "< \\brief [2:0] K2-Divider Value - K2DIV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:29",
            "< \\brief [31:3] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_SYSPLLCON2_Bits": [
        [
            "-",
            "\\brief System PLL Configuration 2 Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODCFG:16",
            "< \\brief [15:0] Modulation Configuration - MODCFG (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_SYSPLLSTAT_Bits": [
        [
            "-",
            "\\brief System PLL Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "PWDSTAT:1",
            "< \\brief [1:1] System PLL Power-saving Mode Status - PWDSTAT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "LOCK:1",
            "< \\brief [2:2] System PLL Lock Status - LOCK (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:2",
            "< \\brief [4:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "K2RDY:1",
            "< \\brief [5:5] K2 Divider Ready Status - K2RDY (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:1",
            "< \\brief [6:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODRUN:1",
            "< \\brief [7:7] Modulation Run - MODRUN (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_TRAPCLR_Bits": [
        [
            "-",
            "\\brief Trap Clear Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESR0T:1",
            "< \\brief [0:0] Clear Trap Request Flag ESR0T - ESR0T (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESR1T:1",
            "< \\brief [1:1] Clear Trap Request Flag ESR1T - ESR1T (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRAP2:1",
            "< \\brief [2:2] Clear Trap Request Flag TRAP2 - TRAP2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SMUT:1",
            "< \\brief [3:3] Clear Trap Request Flag SMUT - SMUT (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_TRAPDIS0_Bits": [
        [
            "-",
            "\\brief Trap Disable Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU0ESR0T:1",
            "< \\brief [0:0] Disable Trap Request ESR0T on CPU0 - CPU0ESR0T (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU0ESR1T:1",
            "< \\brief [1:1] Disable Trap Request ESR1T on CPU0 - CPU0ESR1T (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU0TRAP2T:1",
            "< \\brief [2:2] Disable Trap Request TRAP2T on CPU0 - CPU0TRAP2T (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU0SMUT:1",
            "< \\brief [3:3] Disable Trap Request SMUT on CPU0 - CPU0SMUT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:4",
            "< \\brief [7:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU1ESR0T:1",
            "< \\brief [8:8] Disable Trap Request ESR0T on CPU1 (If product has CPU1) - CPU1ESR0T (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU1ESR1T:1",
            "< \\brief [9:9] Disable Trap Request ESR1T on CPU1 (If product has CPU1) - CPU1ESR1T (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU1TRAP2T:1",
            "< \\brief [10:10] Disable Trap Request TRAP2T on CPU1 (If product has CPU1) - CPU1TRAP2T (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU1SMUT:1",
            "< \\brief [11:11] Disable Trap Request SMUT on CPU1 (If product has CPU1) - CPU1SMUT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU2ESR0T:1",
            "< \\brief [16:16] Disable Trap Request ESR0T on CPU2 (If product has CPU2) - CPU2ESR0T (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU2ESR1T:1",
            "< \\brief [17:17] Disable Trap Request ESR1T on CPU2 (If product has CPU2) - CPU2ESR1T (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU2TRAP2T:1",
            "< \\brief [18:18] Disable Trap Request TRAP2T on CPU2 (If product has CPU2) - CPU2TRAP2T (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CPU2SMUT:1",
            "< \\brief [19:19] Disable Trap Request SMUT on CPU2 (If product has CPU2) - CPU2SMUT (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:4",
            "< \\brief [23:20] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_24:4",
            "< \\brief [27:24] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_TRAPDIS1_Bits": [
        [
            "-",
            "\\brief Trap Disable Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:4",
            "< \\brief [3:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:4",
            "< \\brief [7:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:4",
            "< \\brief [11:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_TRAPSET_Bits": [
        [
            "-",
            "\\brief Trap Set Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESR0T:1",
            "< \\brief [0:0] Set Trap Request Flag ESR0T - ESR0T (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESR1T:1",
            "< \\brief [1:1] Set Trap Request Flag ESR1T - ESR1T (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRAP2:1",
            "< \\brief [2:2] Set Trap Request Flag TRAP2 - TRAP2 (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SMUT:1",
            "< \\brief [3:3] Set Trap Request Flag SMUT - SMUT (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_TRAPSTAT_Bits": [
        [
            "-",
            "\\brief Trap Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESR0T:1",
            "< \\brief [0:0] ESR0 Trap Request Flag - ESR0T (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESR1T:1",
            "< \\brief [1:1] ESR1 Trap Request Flag - ESR1T (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRAP2:1",
            "< \\brief [2:2] Trap Bit 2 Request Flag - TRAP2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SMUT:1",
            "< \\brief [3:3] SMU Alarm Trap Request Flag - SMUT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_WDTCPU_CON0_Bits": [
        [
            "-",
            "\\brief CPU${y} WDT Control Register 0",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDINIT:1",
            "< \\brief [0:0] End-of-Initialization Control Bit - ENDINIT (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "LCK:1",
            "< \\brief [1:1] Lock Bit to Control Access to WDTxCON0 - LCK (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PW:14",
            "< \\brief [15:2] User-Definable Password Field for Access to WDTxCON0 - PW (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "REL:16",
            "< \\brief [31:16] Reload Value for the WDT (also Time Check Value) - REL (rw)"
        ]
    ],
    "Ifx_SCU_WDTCPU_CON1_Bits": [
        [
            "-",
            "\\brief CPU${y} WDT Control Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:1",
            "< \\brief [0:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:1",
            "< \\brief [1:1] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "IR0:1",
            "< \\brief [2:2] Input Frequency Request Control - IR1,IR0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DR:1",
            "< \\brief [3:3] Disable Request Control Bit - DR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:1",
            "< \\brief [4:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "IR1:1",
            "< \\brief [5:5] Input Frequency Request Control - IR1,IR0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UR:1",
            "< \\brief [6:6] Unlock Restriction Request Control Bit - UR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PAR:1",
            "< \\brief [7:7] Password Auto-sequence Request Bit - PAR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TCR:1",
            "< \\brief [8:8] Counter Check Request Bit - TCR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TCTR:7",
            "< \\brief [15:9] Timer Check Tolerance Request - TCTR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_WDTCPU_SR_Bits": [
        [
            "-",
            "\\brief CPU${y} WDT Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "AE:1",
            "< \\brief [0:0] Watchdog Access Error Status Flag - AE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OE:1",
            "< \\brief [1:1] Watchdog Overflow Error Status Flag - OE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IS0:1",
            "< \\brief [2:2] Watchdog Input Clock Status - IS1,IS0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DS:1",
            "< \\brief [3:3] Watchdog Enable/Disable Status Flag - DS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TO:1",
            "< \\brief [4:4] Watchdog Time-Out Mode Flag - TO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IS1:1",
            "< \\brief [5:5] Watchdog Input Clock Status - IS1,IS0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "US:1",
            "< \\brief [6:6] SMU Unlock Restriction Status Flag - US (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PAS:1",
            "< \\brief [7:7] Password Auto-sequence Status Flag - PAS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TCS:1",
            "< \\brief [8:8] Timer Check Status Flag - TCS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TCT:7",
            "< \\brief [15:9] Timer Check Tolerance - TCT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIM:16",
            "< \\brief [31:16] Timer Value - TIM (rh)"
        ]
    ],
    "Ifx_SCU_WDTS_CON0_Bits": [
        [
            "-",
            "\\brief Safety WDT Control Register 0",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "ENDINIT:1",
            "< \\brief [0:0] End-of-Initialization Control Bit - ENDINIT (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "LCK:1",
            "< \\brief [1:1] Lock Bit to Control Access to WDTxCON0 - LCK (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PW:14",
            "< \\brief [15:2] User-Definable Password Field for Access to WDTxCON0 - PW (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "REL:16",
            "< \\brief [31:16] Reload Value for the WDT (also Time Check Value) - REL (rw)"
        ]
    ],
    "Ifx_SCU_WDTS_CON1_Bits": [
        [
            "-",
            "\\brief Safety WDT Control Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLRIRF:1",
            "< \\brief [0:0] Clear Internal Reset Flag - CLRIRF (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:1",
            "< \\brief [1:1] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "IR0:1",
            "< \\brief [2:2] Input Frequency Request Control - IR1,IR0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DR:1",
            "< \\brief [3:3] Disable Request Control Bit - DR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:1",
            "< \\brief [4:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "IR1:1",
            "< \\brief [5:5] Input Frequency Request Control - IR1,IR0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "UR:1",
            "< \\brief [6:6] Unlock Restriction Request Control Bit - UR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PAR:1",
            "< \\brief [7:7] Password Auto-sequence Request Bit - PAR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TCR:1",
            "< \\brief [8:8] Counter Check Request Bit - TCR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TCTR:7",
            "< \\brief [15:9] Timer Check Tolerance Request - TCTR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_SCU_WDTS_SR_Bits": [
        [
            "-",
            "\\brief Safety WDT Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "AE:1",
            "< \\brief [0:0] Watchdog Access Error Status Flag - AE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OE:1",
            "< \\brief [1:1] Watchdog Overflow Error Status Flag - OE (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IS0:1",
            "< \\brief [2:2] Watchdog Input Clock Status - IS1,IS0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DS:1",
            "< \\brief [3:3] Watchdog Enable/Disable Status Flag - DS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TO:1",
            "< \\brief [4:4] Watchdog Time-Out Mode Flag - TO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IS1:1",
            "< \\brief [5:5] Watchdog Input Clock Status - IS1,IS0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "US:1",
            "< \\brief [6:6] SMU Unlock Restriction Status Flag - US (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "PAS:1",
            "< \\brief [7:7] Password Auto-sequence Status Flag - PAS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TCS:1",
            "< \\brief [8:8] Timer Check Status Flag - TCS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TCT:7",
            "< \\brief [15:9] Timer Check Tolerance - TCT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TIM:16",
            "< \\brief [31:16] Timer Value - TIM (rh)"
        ]
    ],
    "ESRCFGX": [
        [
            "-",
            "\\brief ESRCFGX object",
            "-"
        ]
    ],
    "Ifx_SCU_WDTCPU": [
        [
            "-",
            "\\brief WDTCPU object",
            "-"
        ],
        [
            "Ifx_SCU_WDTCPU_CON0",
            "CON0",
            "< \\brief 0,"
        ],
        [
            "Ifx_SCU_WDTCPU_CON1",
            "CON1",
            "< \\brief 4,"
        ],
        [
            "Ifx_SCU_WDTCPU_SR",
            "SR",
            "< \\brief 8,"
        ]
    ],
    "Ifx_SCU_WDTS": [
        [
            "-",
            "\\brief WDTS object",
            "-"
        ],
        [
            "Ifx_SCU_WDTS_CON0",
            "CON0",
            "< \\brief 0, Safety WDT Control Register 0"
        ],
        [
            "Ifx_SCU_WDTS_CON1",
            "CON1",
            "< \\brief 4, Safety WDT Control Register 1"
        ],
        [
            "Ifx_SCU_WDTS_SR",
            "SR",
            "< \\brief 8, Safety WDT Status Register"
        ]
    ],
    "struct _Ifx_SCU": [
        [
            "-",
            "\\brief SCU object",
            "-"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_0[8]",
            "< \\brief 0, \\internal Reserved"
        ],
        [
            "Ifx_SCU_ID",
            "ID",
            "< \\brief 8, Identification Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_C[4]",
            "< \\brief C, \\internal Reserved"
        ],
        [
            "Ifx_SCU_OSCCON",
            "OSCCON",
            "< \\brief 10, OSC Control Register"
        ],
        [
            "Ifx_SCU_SYSPLLSTAT",
            "SYSPLLSTAT",
            "< \\brief 14, System PLL Status Register"
        ],
        [
            "Ifx_SCU_SYSPLLCON0",
            "SYSPLLCON0",
            "< \\brief 18, System PLL Configuration 0 Register"
        ],
        [
            "Ifx_SCU_SYSPLLCON1",
            "SYSPLLCON1",
            "< \\brief 1C, System PLL Configuration 1 Register"
        ],
        [
            "Ifx_SCU_SYSPLLCON2",
            "SYSPLLCON2",
            "< \\brief 20, System PLL Configuration 2 Register"
        ],
        [
            "Ifx_SCU_PERPLLSTAT",
            "PERPLLSTAT",
            "< \\brief 24, Peripheral PLL Status Register"
        ],
        [
            "Ifx_SCU_PERPLLCON0",
            "PERPLLCON0",
            "< \\brief 28, Peripheral PLL Configuration 0 Register"
        ],
        [
            "Ifx_SCU_PERPLLCON1",
            "PERPLLCON1",
            "< \\brief 2C, Peripheral PLL Configuration 1 Register"
        ],
        [
            "Ifx_SCU_CCUCON0",
            "CCUCON0",
            "< \\brief 30, CCU Clock Control Register 0"
        ],
        [
            "Ifx_SCU_CCUCON1",
            "CCUCON1",
            "< \\brief 34, CCU Clock Control Register 1"
        ],
        [
            "Ifx_SCU_FDR",
            "FDR",
            "< \\brief 38, Fractional Divider Register"
        ],
        [
            "Ifx_SCU_EXTCON",
            "EXTCON",
            "< \\brief 3C, External Clock Control Register"
        ],
        [
            "Ifx_SCU_CCUCON2",
            "CCUCON2",
            "< \\brief 40, CCU Clock Control Register 2"
        ],
        [
            "Ifx_SCU_CCUCON3",
            "CCUCON3",
            "< \\brief 44, CCU Clock Control Register 3"
        ],
        [
            "Ifx_SCU_CCUCON4",
            "CCUCON4",
            "< \\brief 48, CCU Clock Control Register 4"
        ],
        [
            "Ifx_SCU_CCUCON5",
            "CCUCON5",
            "< \\brief 4C, CCU Clock Control Register 5"
        ],
        [
            "Ifx_SCU_RSTSTAT",
            "RSTSTAT",
            "< \\brief 50,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_54[4]",
            "< \\brief 54, \\internal Reserved"
        ],
        [
            "Ifx_SCU_RSTCON",
            "RSTCON",
            "< \\brief 58,"
        ],
        [
            "Ifx_SCU_ARSTDIS",
            "ARSTDIS",
            "< \\brief 5C,"
        ],
        [
            "Ifx_SCU_SWRSTCON",
            "SWRSTCON",
            "< \\brief 60,"
        ],
        [
            "Ifx_SCU_RSTCON2",
            "RSTCON2",
            "< \\brief 64,"
        ],
        [
            "Ifx_SCU_RSTCON3",
            "RSTCON3",
            "< \\brief 68,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_6C[4]",
            "< \\brief 6C, \\internal Reserved"
        ]
    ],
    "Ifx_SENT_ACCEN0_Bits": [
        [
            "-",
            "\\brief Access Enable Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw)"
        ]
    ],
    "Ifx_SENT_ACCEN1_Bits": [
        [
            "-",
            "\\brief Access Enable Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:32",
            "< \\brief [31:0] \\internal Reserved"
        ]
    ],
    "Ifx_SENT_CH_CFDR_Bits": [
        [
            "-",
            "\\brief Channel Fractional Divider Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DIV:16",
            "< \\brief [15:0] Divider Value - DIV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DIVM:16",
            "< \\brief [31:16] Measured Divider Value - DIVM (rh)"
        ]
    ],
    "Ifx_SENT_CH_CPDR_Bits": [
        [
            "-",
            "\\brief Channel Pre Divider Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PDIV:12",
            "< \\brief [11:0] Divider Factor of Pre Divider for Channel x - PDIV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:20",
            "< \\brief [31:12] \\internal Reserved"
        ]
    ],
    "Ifx_SENT_CH_INP_Bits": [
        [
            "-",
            "\\brief Interrupt Node Pointer Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI:4",
            "< \\brief [3:0] Interrupt Node Pointer for Interrupt RSI - RSI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI:4",
            "< \\brief [7:4] Interrupt Node Pointer for Interrupt RDI - RDI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RBI:4",
            "< \\brief [11:8] Interrupt Node Pointer for Interrupt RBI - RBI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TDI:4",
            "< \\brief [15:12] Interrupt Node Pointer for Interrupt TDI - TDI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TBI:4",
            "< \\brief [19:16] Interrupt Node Pointer for Interrupt TBI - TBI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ERRI:4",
            "< \\brief [23:20] Interrupt Node Pointer for Interrupt FRI, FDI, NNI, NVI, CRCI, WSI, SCRI - ERRI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDI:4",
            "< \\brief [27:24] Interrupt Node Pointer for Interrupt SDI - SDI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WDI:4",
            "< \\brief [31:28] Interrupt Node Pointer for Interrupt WDI - WDI (rw)"
        ]
    ],
    "Ifx_SENT_CH_INTCLR_Bits": [
        [
            "-",
            "\\brief Interrupt Clear Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI:1",
            "< \\brief [0:0] Clear Interrupt Request Flag RSI - RSI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI:1",
            "< \\brief [1:1] Clear Interrupt Request Flag RDI - RDI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RBI:1",
            "< \\brief [2:2] Clear Interrupt Request Flag RBI - RBI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TDI:1",
            "< \\brief [3:3] Clear Interrupt Request Flag TDI - TDI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TBI:1",
            "< \\brief [4:4] Clear Interrupt Request Flag TBI - TBI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FRI:1",
            "< \\brief [5:5] Clear Interrupt Request Flag FRI - FRI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FDI:1",
            "< \\brief [6:6] Clear Interrupt Request Flag FDI - FDI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NNI:1",
            "< \\brief [7:7] Clear Interrupt Request Flag NNI - NNI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NVI:1",
            "< \\brief [8:8] Clear Interrupt Request Flag NVI - NVI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI:1",
            "< \\brief [9:9] Clear Interrupt Request Flag CRCI - CRCI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WSI:1",
            "< \\brief [10:10] Clear Interrupt Request Flag WSI - WSI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDI:1",
            "< \\brief [11:11] Clear Interrupt Request Flag SDI - SDI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRI:1",
            "< \\brief [12:12] Clear Interrupt Request Flag SCRI - SCRI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WDI:1",
            "< \\brief [13:13] Clear Interrupt Request Flag WDI - WDI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:18",
            "< \\brief [31:14] \\internal Reserved"
        ]
    ],
    "Ifx_SENT_CH_INTEN_Bits": [
        [
            "-",
            "\\brief Interrupt Enable Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI:1",
            "< \\brief [0:0] Enable Interrupt Request RSI - RSI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI:1",
            "< \\brief [1:1] Enable Interrupt Request RDI - RDI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RBI:1",
            "< \\brief [2:2] Enable Interrupt Request RBI - RBI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TDI:1",
            "< \\brief [3:3] Enable Interrupt Request TDI - TDI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TBI:1",
            "< \\brief [4:4] Enable Interrupt Request TBI - TBI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FRI:1",
            "< \\brief [5:5] Enable Interrupt Request FRI - FRI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FDI:1",
            "< \\brief [6:6] Enable Interrupt Request FDI - FDI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NNI:1",
            "< \\brief [7:7] Enable Interrupt Request NNI - NNI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NVI:1",
            "< \\brief [8:8] Enable Interrupt Request NVI - NVI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI:1",
            "< \\brief [9:9] Enable Interrupt Request CRCI - CRCI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WSI:1",
            "< \\brief [10:10] Enable Interrupt Request WSI - WSI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDI:1",
            "< \\brief [11:11] Enable Interrupt Request SDI - SDI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRI:1",
            "< \\brief [12:12] Enable Interrupt Request SCRI - SCRI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WDI:1",
            "< \\brief [13:13] Enable Interrupt Request WDI - WDI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:18",
            "< \\brief [31:14] \\internal Reserved"
        ]
    ],
    "Ifx_SENT_CH_INTSET_Bits": [
        [
            "-",
            "\\brief Interrupt Set Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI:1",
            "< \\brief [0:0] Set Interrupt Request Flag RSI - RSI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI:1",
            "< \\brief [1:1] Set Interrupt Request Flag RDI - RDI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RBI:1",
            "< \\brief [2:2] Set Interrupt Request Flag RBI - RBI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TDI:1",
            "< \\brief [3:3] Set Interrupt Request Flag TDI - TDI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TBI:1",
            "< \\brief [4:4] Set Interrupt Request Flag TBI - TBI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FRI:1",
            "< \\brief [5:5] Set Interrupt Request Flag FRI - FRI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FDI:1",
            "< \\brief [6:6] Set Interrupt Request Flag FDI - FDI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NNI:1",
            "< \\brief [7:7] Set Interrupt Request Flag NNI - NNI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NVI:1",
            "< \\brief [8:8] Set Interrupt Request Flag NVI - NVI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI:1",
            "< \\brief [9:9] Set Interrupt Request Flag CRCI - CRCI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WSI:1",
            "< \\brief [10:10] Set Interrupt Request Flag WSI - WSI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDI:1",
            "< \\brief [11:11] Set Interrupt Request Flag SDI - SDI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRI:1",
            "< \\brief [12:12] Set Interrupt Request Flag SCRI - SCRI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WDI:1",
            "< \\brief [13:13] Set Interrupt Request Flag WDI - WDI (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:18",
            "< \\brief [31:14] \\internal Reserved"
        ]
    ],
    "Ifx_SENT_CH_INTSTAT_Bits": [
        [
            "-",
            "\\brief Interrupt Status Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSI:1",
            "< \\brief [0:0] Receive Success Interrupt Request Flag - RSI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDI:1",
            "< \\brief [1:1] Receive Data Interrupt Request Flag - RDI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RBI:1",
            "< \\brief [2:2] Receive Buffer Overflow Interrupt Request Flag - RBI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TDI:1",
            "< \\brief [3:3] Transfer Data Interrupt Request Flag - TDI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TBI:1",
            "< \\brief [4:4] Transmit Buffer Underflow Interrupt Request Flag - TBI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FRI:1",
            "< \\brief [5:5] Frequency Range Interrupt Request Flag - FRI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FDI:1",
            "< \\brief [6:6] Frequency Drift Interrupt Request Flag - FDI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NNI:1",
            "< \\brief [7:7] Number of Nibbles Wrong Request Flag - NNI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NVI:1",
            "< \\brief [8:8] Nibbles Value out of Range Request Flag - NVI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRCI:1",
            "< \\brief [9:9] CRC Error Request Flag - CRCI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WSI:1",
            "< \\brief [10:10] Wrong Status and Communication Nibble Error Request Flag - WSI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDI:1",
            "< \\brief [11:11] Serial Data Receive Interrupt Request Flag - SDI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRI:1",
            "< \\brief [12:12] Serial Data CRC Error Request Flag - SCRI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "WDI:1",
            "< \\brief [13:13] Watch Dog Error Request Flag - WDI (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:18",
            "< \\brief [31:14] \\internal Reserved"
        ]
    ],
    "Ifx_SENT_CH_IOCR_Bits": [
        [
            "-",
            "\\brief Input and Output Control Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "ALTI:2",
            "< \\brief [1:0] Alternate Input Select - ALTI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:2",
            "< \\brief [3:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DEPTH:4",
            "< \\brief [7:4] Digital Glitch Filter Depth - DEPTH (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "OIE:1",
            "< \\brief [8:8] Output Inverter Enable Channel x - OIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IIE:1",
            "< \\brief [9:9] Input Inverter Enable Channel x - IIE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEC:1",
            "< \\brief [10:10] Clear Edge Counter - CEC (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:1",
            "< \\brief [11:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "REG:1",
            "< \\brief [12:12] Rising Edge Glitch Flag for Channel x - REG (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FEG:1",
            "< \\brief [13:13] Falling Edge Glitch Flag for Channel x - FEG (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CREG:1",
            "< \\brief [14:14] Clear Rising Edge Glitch Flag for Channel x - CREG (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFEG:1",
            "< \\brief [15:15] Clear Falling Edge Glitch Flag for Channel x - CFEG (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ETS:4",
            "< \\brief [19:16] External Trigger Select - ETS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EC:8",
            "< \\brief [27:20] Edge Counter - EC (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CTR:1",
            "< \\brief [28:28] Clear Trigger Monitor Flag for Channel x - CTR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRM:1",
            "< \\brief [29:29] Trigger Monitor Flag for Channel x - TRM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RXM:1",
            "< \\brief [30:30] Receive Monitor for Channel x - RXM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TXM:1",
            "< \\brief [31:31] Transmit Monitor for Channel x - TXM (rh)"
        ]
    ],
    "Ifx_SENT_CH_RCR_Bits": [
        [
            "-",
            "\\brief Receiver Control Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CEN:1",
            "< \\brief [0:0] Channel Enable - CEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IEP:1",
            "< \\brief [1:1] Ignore End Pulse - IEP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ACE:1",
            "< \\brief [2:2] Alternative CRC Mode Enable - ACE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SNI:1",
            "< \\brief [3:3] Status Nibble Included in CRC - SNI (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SDP:1",
            "< \\brief [4:4] Serial Data Processing Mode - SDP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCDIS:1",
            "< \\brief [5:5] CRC for Serial Data Disabled Mode - SCDIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CDIS:1",
            "< \\brief [6:6] CRC Disabled Mode - CDIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CFC:1",
            "< \\brief [7:7] Consecutive Frame Check - CFC (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FRL:8",
            "< \\brief [15:8] Frame Length - FRL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRZ:1",
            "< \\brief [16:16] CRC with Zero Nibble for Serial Data - CRZ (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ESF:1",
            "< \\brief [17:17] Enhanced Serial Frame Mode - ESF (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IDE:1",
            "< \\brief [18:18] Ignore Drift Error Mode - IDE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUSEN:1",
            "< \\brief [19:19] Suspend Enable - SUSEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "FDFL:1",
            "< \\brief [20:20] Frequency Drift Check based on Frame Length - FDFL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:11",
            "< \\brief [31:21] \\internal Reserved"
        ]
    ],
    "Ifx_SENT_CH_RSR_Bits": [
        [
            "-",
            "\\brief Receive Status Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CRC:4",
            "< \\brief [3:0] CRC - CRC (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CST:2",
            "< \\brief [5:4] Channel Status - CST (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_6:2",
            "< \\brief [7:6] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCN:4",
            "< \\brief [11:8] Status and Communication Nibble - SCN (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FRLEN:16",
            "< \\brief [31:16] Frame Length including Pause Nibble - FRLEN (r)"
        ]
    ],
    "Ifx_SENT_CH_SCR_Bits": [
        [
            "-",
            "\\brief SPC Control Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "PLEN:6",
            "< \\brief [5:0] Pulse Length - PLEN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRIG:2",
            "< \\brief [7:6] Trigger Source and Mode Selection - TRIG (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DEL:6",
            "< \\brief [13:8] Delay Length - DEL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "BASE:1",
            "< \\brief [14:14] Time Base - BASE (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TRQ:1",
            "< \\brief [15:15] Transfer Request in Progress - TRQ (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_SENT_CH_SDS_Bits": [
        [
            "-",
            "\\brief Serial Data and Status Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SD:16",
            "< \\brief [15:0] Serial Data - SD (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MID:8",
            "< \\brief [23:16] Message ID - MID (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SCRC:6",
            "< \\brief [29:24] SCRC - SCRC (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:1",
            "< \\brief [30:30] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CON:1",
            "< \\brief [31:31] Configuration bit - CON (r)"
        ]
    ],
    "Ifx_SENT_CH_VIEW_Bits": [
        [
            "-",
            "\\brief Receive Data View Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDNP0:3",
            "< \\brief [2:0] Receive Data Target Nibble Pointer 0 - RDNP0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:1",
            "< \\brief [3:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDNP1:3",
            "< \\brief [6:4] Receive Data Target Nibble Pointer 1 - RDNP1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:1",
            "< \\brief [7:7] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDNP2:3",
            "< \\brief [10:8] Receive Data Target Nibble Pointer 2 - RDNP2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_11:1",
            "< \\brief [11:11] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDNP3:3",
            "< \\brief [14:12] Receive Data Target Nibble Pointer 3 - RDNP3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDNP4:3",
            "< \\brief [18:16] Receive Data Target Nibble Pointer 4 - RDNP4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_19:1",
            "< \\brief [19:19] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDNP5:3",
            "< \\brief [22:20] Receive Data Target Nibble Pointer 5 - RDNP5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_23:1",
            "< \\brief [23:23] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDNP6:3",
            "< \\brief [26:24] Receive Data Target Nibble Pointer 6 - RDNP6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_27:1",
            "< \\brief [27:27] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "RDNP7:3",
            "< \\brief [30:28] Receive Data Target Nibble Pointer 7 - RDNP7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_SENT_CH_WDT_Bits": [
        [
            "-",
            "\\brief Watch Dog Timer Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "WDL:16",
            "< \\brief [15:0] Watch Dog Timer Limit - WDL (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_SENT_CLC_Bits": [
        [
            "-",
            "\\brief Clock Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISR:1",
            "< \\brief [0:0] Module Disable Request Bit - DISR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISS:1",
            "< \\brief [1:1] Module Disable Status Bit - DISS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EDIS:1",
            "< \\brief [3:3] Sleep Mode Enable Control - EDIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_SENT_FDR_Bits": [
        [
            "-",
            "\\brief SENT Fractional Divider Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "STEP:10",
            "< \\brief [9:0] Step Value - STEP (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:4",
            "< \\brief [13:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "DM:2",
            "< \\brief [15:14] Divider Mode - DM (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RESULT:10",
            "< \\brief [25:16] Result Value - RESULT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:6",
            "< \\brief [31:26] \\internal Reserved"
        ]
    ],
    "Ifx_SENT_ID_Bits": [
        [
            "-",
            "\\brief Module Identification Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODREV:8",
            "< \\brief [7:0] Module Revision Number - MODREV (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODTYPE:8",
            "< \\brief [15:8] Module Type - MODTYPE (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODNUM:16",
            "< \\brief [31:16] Module Number Value - MODNUM (r)"
        ]
    ],
    "Ifx_SENT_INTOV_Bits": [
        [
            "-",
            "\\brief Interrupt Overview Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPC0:1",
            "< \\brief [0:0] Interrupt Pending on Channel 0 - IPC0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPC1:1",
            "< \\brief [1:1] Interrupt Pending on Channel 1 - IPC1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPC2:1",
            "< \\brief [2:2] Interrupt Pending on Channel 2 - IPC2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPC3:1",
            "< \\brief [3:3] Interrupt Pending on Channel 3 - IPC3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPC4:1",
            "< \\brief [4:4] Interrupt Pending on Channel 4 - IPC4 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPC5:1",
            "< \\brief [5:5] Interrupt Pending on Channel 5 - IPC5 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPC6:1",
            "< \\brief [6:6] Interrupt Pending on Channel 6 - IPC6 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPC7:1",
            "< \\brief [7:7] Interrupt Pending on Channel 7 - IPC7 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPC8:1",
            "< \\brief [8:8] Interrupt Pending on Channel 8 - IPC8 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPC9:1",
            "< \\brief [9:9] Interrupt Pending on Channel 9 - IPC9 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPC10:1",
            "< \\brief [10:10] Interrupt Pending on Channel 10 - IPC10 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPC11:1",
            "< \\brief [11:11] Interrupt Pending on Channel 11 - IPC11 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPC12:1",
            "< \\brief [12:12] Interrupt Pending on Channel 12 - IPC12 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPC13:1",
            "< \\brief [13:13] Interrupt Pending on Channel 13 - IPC13 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPC14:1",
            "< \\brief [14:14] Interrupt Pending on Channel 14 - IPC14 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPC15:1",
            "< \\brief [15:15] Interrupt Pending on Channel 15 - IPC15 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPC16:1",
            "< \\brief [16:16] Interrupt Pending on Channel 16 - IPC16 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPC17:1",
            "< \\brief [17:17] Interrupt Pending on Channel 17 - IPC17 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPC18:1",
            "< \\brief [18:18] Interrupt Pending on Channel 18 - IPC18 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPC19:1",
            "< \\brief [19:19] Interrupt Pending on Channel 19 - IPC19 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPC20:1",
            "< \\brief [20:20] Interrupt Pending on Channel 20 - IPC20 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPC21:1",
            "< \\brief [21:21] Interrupt Pending on Channel 21 - IPC21 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPC22:1",
            "< \\brief [22:22] Interrupt Pending on Channel 22 - IPC22 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPC23:1",
            "< \\brief [23:23] Interrupt Pending on Channel 23 - IPC23 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IPC24:1",
            "< \\brief [24:24] Interrupt Pending on Channel 24 - IPC24 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_25:7",
            "< \\brief [31:25] \\internal Reserved"
        ]
    ],
    "Ifx_SENT_KRST0_Bits": [
        [
            "-",
            "\\brief Kernel Reset Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSTSTAT:1",
            "< \\brief [1:1] Kernel Reset Status - RSTSTAT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_SENT_KRST1_Bits": [
        [
            "-",
            "\\brief Kernel Reset Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_SENT_KRSTCLR_Bits": [
        [
            "-",
            "\\brief Kernel Reset Status Clear Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR:1",
            "< \\brief [0:0] Kernel Reset Status Clear - CLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_SENT_OCS_Bits": [
        [
            "-",
            "\\brief OCDS Control and Status",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:24",
            "< \\brief [23:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUS:4",
            "< \\brief [27:24] OCDS Suspend Control - SUS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUS_P:1",
            "< \\brief [28:28] SUS Write Protection - SUS_P (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUSSTA:1",
            "< \\brief [29:29] Suspend State - SUSSTA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_SENT_RDR_Bits": [
        [
            "-",
            "\\brief Receive Data Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD0:4",
            "< \\brief [3:0] Receive Data Nibble 0 - RD0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD1:4",
            "< \\brief [7:4] Receive Data Nibble 1 - RD1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD2:4",
            "< \\brief [11:8] Receive Data Nibble 2 - RD2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD3:4",
            "< \\brief [15:12] Receive Data Nibble 3 - RD3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD4:4",
            "< \\brief [19:16] Receive Data Nibble 4 - RD4 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD5:4",
            "< \\brief [23:20] Receive Data Nibble 5 - RD5 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD6:4",
            "< \\brief [27:24] Receive Data Nibble 6 - RD6 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RD7:4",
            "< \\brief [31:28] Receive Data Nibble 7 - RD7 (rh)"
        ]
    ],
    "Ifx_SENT_RTS_Bits": [
        [
            "-",
            "\\brief Receive Time Stamp Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "LTS:32",
            "< \\brief [31:0] Last Receive Time Stamp for Channel x - LTS (r)"
        ]
    ],
    "Ifx_SENT_TPD_Bits": [
        [
            "-",
            "\\brief Time Stamp Predivider Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TDIV:20",
            "< \\brief [19:0] Divider Factor of Pre Divider for TSR - TDIV (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_20:12",
            "< \\brief [31:20] \\internal Reserved"
        ]
    ],
    "Ifx_SENT_TSR_Bits": [
        [
            "-",
            "\\brief Module Time Stamp Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CTS:32",
            "< \\brief [31:0] Current Time Stamp for the Module - CTS (r)"
        ]
    ],
    "CPDR": [
        [
            "-",
            "\\brief CH object",
            "-"
        ]
    ],
    "struct _Ifx_SENT": [
        [
            "-",
            "\\brief SENT object",
            "-"
        ],
        [
            "Ifx_SENT_CLC",
            "CLC",
            "< \\brief 0, Clock Control Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_4[4]",
            "< \\brief 4, \\internal Reserved"
        ],
        [
            "Ifx_SENT_ID",
            "ID",
            "< \\brief 8, Module Identification Register"
        ],
        [
            "Ifx_SENT_FDR",
            "FDR",
            "< \\brief C, SENT Fractional Divider Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_10[4]",
            "< \\brief 10, \\internal Reserved"
        ],
        [
            "Ifx_SENT_INTOV",
            "INTOV",
            "< \\brief 14, Interrupt Overview Register"
        ],
        [
            "Ifx_SENT_TSR",
            "TSR",
            "< \\brief 18, Module Time Stamp Register"
        ],
        [
            "Ifx_SENT_TPD",
            "TPD",
            "< \\brief 1C, Time Stamp Predivider Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_20[96]",
            "< \\brief 20, \\internal Reserved"
        ]
    ],
    "Ifx_SMU_ACCEN0_Bits": [
        [
            "-",
            "\\brief SMU_core Access Enable Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw)"
        ]
    ],
    "Ifx_SMU_ACCEN1_Bits": [
        [
            "-",
            "\\brief SMU_core Access Enable Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:32",
            "< \\brief [31:0] \\internal Reserved"
        ]
    ],
    "Ifx_SMU_AD_Bits": [
        [
            "-",
            "\\brief Alarm Debug Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DF0:1",
            "< \\brief [0:0] Diagnosis flag for alarm 0 belonging to alarm group i. - DF0 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DF1:1",
            "< \\brief [1:1] Diagnosis flag for alarm 1 belonging to alarm group i. - DF1 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DF2:1",
            "< \\brief [2:2] Diagnosis flag for alarm 2 belonging to alarm group i. - DF2 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DF3:1",
            "< \\brief [3:3] Diagnosis flag for alarm 3 belonging to alarm group i. - DF3 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DF4:1",
            "< \\brief [4:4] Diagnosis flag for alarm 4 belonging to alarm group i. - DF4 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DF5:1",
            "< \\brief [5:5] Diagnosis flag for alarm 5 belonging to alarm group i. - DF5 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DF6:1",
            "< \\brief [6:6] Diagnosis flag for alarm 6 belonging to alarm group i. - DF6 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DF7:1",
            "< \\brief [7:7] Diagnosis flag for alarm 7 belonging to alarm group i. - DF7 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DF8:1",
            "< \\brief [8:8] Diagnosis flag for alarm 8 belonging to alarm group i. - DF8 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DF9:1",
            "< \\brief [9:9] Diagnosis flag for alarm 9 belonging to alarm group i. - DF9 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DF10:1",
            "< \\brief [10:10] Diagnosis flag for alarm 10 belonging to alarm group i. - DF10 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DF11:1",
            "< \\brief [11:11] Diagnosis flag for alarm 11 belonging to alarm group i. - DF11 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DF12:1",
            "< \\brief [12:12] Diagnosis flag for alarm 12 belonging to alarm group i. - DF12 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DF13:1",
            "< \\brief [13:13] Diagnosis flag for alarm 13 belonging to alarm group i. - DF13 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DF14:1",
            "< \\brief [14:14] Diagnosis flag for alarm 14 belonging to alarm group i. - DF14 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DF15:1",
            "< \\brief [15:15] Diagnosis flag for alarm 15 belonging to alarm group i. - DF15 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DF16:1",
            "< \\brief [16:16] Diagnosis flag for alarm 16 belonging to alarm group i. - DF16 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DF17:1",
            "< \\brief [17:17] Diagnosis flag for alarm 17 belonging to alarm group i. - DF17 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DF18:1",
            "< \\brief [18:18] Diagnosis flag for alarm 18 belonging to alarm group i. - DF18 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DF19:1",
            "< \\brief [19:19] Diagnosis flag for alarm 19 belonging to alarm group i. - DF19 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DF20:1",
            "< \\brief [20:20] Diagnosis flag for alarm 20 belonging to alarm group i. - DF20 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DF21:1",
            "< \\brief [21:21] Diagnosis flag for alarm 21 belonging to alarm group i. - DF21 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DF22:1",
            "< \\brief [22:22] Diagnosis flag for alarm 22 belonging to alarm group i. - DF22 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DF23:1",
            "< \\brief [23:23] Diagnosis flag for alarm 23 belonging to alarm group i. - DF23 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DF24:1",
            "< \\brief [24:24] Diagnosis flag for alarm 24 belonging to alarm group i. - DF24 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DF25:1",
            "< \\brief [25:25] Diagnosis flag for alarm 25 belonging to alarm group i. - DF25 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DF26:1",
            "< \\brief [26:26] Diagnosis flag for alarm 26 belonging to alarm group i. - DF26 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DF27:1",
            "< \\brief [27:27] Diagnosis flag for alarm 27 belonging to alarm group i. - DF27 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DF28:1",
            "< \\brief [28:28] Diagnosis flag for alarm 28 belonging to alarm group i. - DF28 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DF29:1",
            "< \\brief [29:29] Diagnosis flag for alarm 29 belonging to alarm group i. - DF29 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DF30:1",
            "< \\brief [30:30] Diagnosis flag for alarm 30 belonging to alarm group i. - DF30 (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DF31:1",
            "< \\brief [31:31] Diagnosis flag for alarm 31 belonging to alarm group i. - DF31 (rh)"
        ]
    ],
    "Ifx_SMU_AEX_Bits": [
        [
            "-",
            "\\brief Alarm Executed Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "IRQ0STS:1",
            "< \\brief [0:0] IRQ0 Request Status - IRQ0STS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IRQ1STS:1",
            "< \\brief [1:1] IRQ1 Request Status - IRQ1STS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IRQ2STS:1",
            "< \\brief [2:2] IRQ2 Request Status - IRQ2STS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST0STS:1",
            "< \\brief [3:3] RST0 Request Status - RST0STS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST1STS:1",
            "< \\brief [4:4] RST1 Request Status - RST1STS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST2STS:1",
            "< \\brief [5:5] RST2 Request Status - RST2STS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST3STS:1",
            "< \\brief [6:6] RST3 Request Status - RST3STS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST4STS:1",
            "< \\brief [7:7] RST4 Request Status - RST4STS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST5STS:1",
            "< \\brief [8:8] RST5 Request Status - RST5STS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NMISTS:1",
            "< \\brief [9:9] NMI Request Status - NMISTS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_10:1",
            "< \\brief [10:10] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EMSSTS:1",
            "< \\brief [11:11] EMS Request Status - EMSSTS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "IRQ0AEM:1",
            "< \\brief [16:16] IRQ0 AEM - IRQ0AEM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IRQ1AEM:1",
            "< \\brief [17:17] IRQ1 AEM - IRQ1AEM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IRQ2AEM:1",
            "< \\brief [18:18] IRQ2 AEM - IRQ2AEM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST0AEM:1",
            "< \\brief [19:19] RST0 AEM - RST0AEM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST1AEM:1",
            "< \\brief [20:20] RST1 AEM - RST1AEM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST2AEM:1",
            "< \\brief [21:21] RST2 AEM - RST2AEM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST3AEM:1",
            "< \\brief [22:22] RST3 AEM - RST3AEM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST4AEM:1",
            "< \\brief [23:23] RST4 AEM - RST4AEM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST5AEM:1",
            "< \\brief [24:24] RST5 AEM - RST5AEM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "NMIAEM:1",
            "< \\brief [25:25] NMI AEM - NMIAEM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_26:1",
            "< \\brief [26:26] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EMSAEM:1",
            "< \\brief [27:27] EMS AEM - EMSAEM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_SMU_AEXCLR_Bits": [
        [
            "-",
            "\\brief Alarm Executed Status Clear Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "IRQ0CLR:1",
            "< \\brief [0:0] IRQ0 Request Status Clear - IRQ0CLR (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IRQ1CLR:1",
            "< \\brief [1:1] IRQ1 Request Status Clear - IRQ1CLR (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IRQ2CLR:1",
            "< \\brief [2:2] IRQ2 Request Status Clear - IRQ2CLR (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST0CLR:1",
            "< \\brief [3:3] RST0 Request Status Clear - RST0CLR (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST1CLR:1",
            "< \\brief [4:4] RST1 Request Status Clear - RST1CLR (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST2CLR:1",
            "< \\brief [5:5] RST2 Request Status Clear - RST2CLR (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST3CLR:1",
            "< \\brief [6:6] RST3 Request Status Clear - RST3CLR (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST4CLR:1",
            "< \\brief [7:7] RST4 Request Status Clear - RST4CLR (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST5CLR:1",
            "< \\brief [8:8] RST5 Request Status Clear - RST5CLR (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "NMICLR:1",
            "< \\brief [9:9] NMI Request Status Clear - NMICLR (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_10:1",
            "< \\brief [10:10] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "EMSCLR:1",
            "< \\brief [11:11] EMS Request Status Clear - EMSCLR (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_12:4",
            "< \\brief [15:12] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "IRQ0AEMCLR:1",
            "< \\brief [16:16] IRQ0 AEM Status Clear - IRQ0AEMCLR (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IRQ1AEMCLR:1",
            "< \\brief [17:17] IRQ1 AEM Status Clear - IRQ1AEMCLR (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "IRQ2AEMCLR:1",
            "< \\brief [18:18] IRQ2 AEM Status Clear - IRQ2AEMCLR (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST0AEMCLR:1",
            "< \\brief [19:19] RST0 AEM Status Clear - RST0AEMCLR (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST1AEMCLR:1",
            "< \\brief [20:20] RST1 AEM Status Clear - RST1AEMCLR (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST2AEMCLR:1",
            "< \\brief [21:21] RST2 AEM Status Clear - RST2AEMCLR (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST3AEMCLR:1",
            "< \\brief [22:22] RST3 AEM Status Clear - RST3AEMCLR (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST4AEMCLR:1",
            "< \\brief [23:23] RST4 AEM Status Clear - RST4AEMCLR (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RST5AEMCLR:1",
            "< \\brief [24:24] RST5 AEM Status Clear - RST5AEMCLR (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "NMIAEMCLR:1",
            "< \\brief [25:25] NMI AEM Status Clear - NMIAEMCLR (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_26:1",
            "< \\brief [26:26] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "EMSAEMCLR:1",
            "< \\brief [27:27] EMS AEM Status Clear - EMSAEMCLR (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_28:4",
            "< \\brief [31:28] \\internal Reserved"
        ]
    ],
    "Ifx_SMU_AFCNT_Bits": [
        [
            "-",
            "\\brief Alarm and Fault Counter",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "FCNT:4",
            "< \\brief [3:0] Fault Counter. - FCNT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ACNT:12",
            "< \\brief [15:4] Alarm Counter. - ACNT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_16:14",
            "< \\brief [29:16] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "FCO:1",
            "< \\brief [30:30] Fault Counter Overflow. - FCO (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "ACO:1",
            "< \\brief [31:31] Alarm Counter Overflow. - ACO (rh)"
        ]
    ],
    "Ifx_SMU_AG_Bits": [
        [
            "-",
            "\\brief Alarm Status Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "SF0:1",
            "< \\brief [0:0] Status flag for alarm 0 belonging to alarm group i. - SF0 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SF1:1",
            "< \\brief [1:1] Status flag for alarm 1 belonging to alarm group i. - SF1 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SF2:1",
            "< \\brief [2:2] Status flag for alarm 2 belonging to alarm group i. - SF2 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SF3:1",
            "< \\brief [3:3] Status flag for alarm 3 belonging to alarm group i. - SF3 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SF4:1",
            "< \\brief [4:4] Status flag for alarm 4 belonging to alarm group i. - SF4 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SF5:1",
            "< \\brief [5:5] Status flag for alarm 5 belonging to alarm group i. - SF5 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SF6:1",
            "< \\brief [6:6] Status flag for alarm 6 belonging to alarm group i. - SF6 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SF7:1",
            "< \\brief [7:7] Status flag for alarm 7 belonging to alarm group i. - SF7 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SF8:1",
            "< \\brief [8:8] Status flag for alarm 8 belonging to alarm group i. - SF8 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SF9:1",
            "< \\brief [9:9] Status flag for alarm 9 belonging to alarm group i. - SF9 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SF10:1",
            "< \\brief [10:10] Status flag for alarm 10 belonging to alarm group i. - SF10 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SF11:1",
            "< \\brief [11:11] Status flag for alarm 11 belonging to alarm group i. - SF11 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SF12:1",
            "< \\brief [12:12] Status flag for alarm 12 belonging to alarm group i. - SF12 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SF13:1",
            "< \\brief [13:13] Status flag for alarm 13 belonging to alarm group i. - SF13 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SF14:1",
            "< \\brief [14:14] Status flag for alarm 14 belonging to alarm group i. - SF14 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SF15:1",
            "< \\brief [15:15] Status flag for alarm 15 belonging to alarm group i. - SF15 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SF16:1",
            "< \\brief [16:16] Status flag for alarm 16 belonging to alarm group i. - SF16 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SF17:1",
            "< \\brief [17:17] Status flag for alarm 17 belonging to alarm group i. - SF17 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SF18:1",
            "< \\brief [18:18] Status flag for alarm 18 belonging to alarm group i. - SF18 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SF19:1",
            "< \\brief [19:19] Status flag for alarm 19 belonging to alarm group i. - SF19 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SF20:1",
            "< \\brief [20:20] Status flag for alarm 20 belonging to alarm group i. - SF20 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SF21:1",
            "< \\brief [21:21] Status flag for alarm 21 belonging to alarm group i. - SF21 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SF22:1",
            "< \\brief [22:22] Status flag for alarm 22 belonging to alarm group i. - SF22 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SF23:1",
            "< \\brief [23:23] Status flag for alarm 23 belonging to alarm group i. - SF23 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SF24:1",
            "< \\brief [24:24] Status flag for alarm 24 belonging to alarm group i. - SF24 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SF25:1",
            "< \\brief [25:25] Status flag for alarm 25 belonging to alarm group i. - SF25 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SF26:1",
            "< \\brief [26:26] Status flag for alarm 26 belonging to alarm group i. - SF26 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SF27:1",
            "< \\brief [27:27] Status flag for alarm 27 belonging to alarm group i. - SF27 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SF28:1",
            "< \\brief [28:28] Status flag for alarm 28 belonging to alarm group i. - SF28 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SF29:1",
            "< \\brief [29:29] Status flag for alarm 29 belonging to alarm group i. - SF29 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SF30:1",
            "< \\brief [30:30] Status flag for alarm 30 belonging to alarm group i. - SF30 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "SF31:1",
            "< \\brief [31:31] Status flag for alarm 31 belonging to alarm group i. - SF31 (rwh)"
        ]
    ],
    "Ifx_SMU_AGC_Bits": [
        [
            "-",
            "\\brief Alarm Global Configuration",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "IGCS0:3",
            "< \\brief [2:0] Interrupt Generation Configuration Set 0 - IGCS0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_3:1",
            "< \\brief [3:3] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "IGCS1:3",
            "< \\brief [6:4] Interrupt Generation Configuration Set 1 - IGCS1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_7:1",
            "< \\brief [7:7] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "IGCS2:3",
            "< \\brief [10:8] Interrupt Generation Configuration Set 2 - IGCS2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_11:5",
            "< \\brief [15:11] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "RCS:6",
            "< \\brief [21:16] CPU Reset Configuration Set - RCS (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_22:2",
            "< \\brief [23:22] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "PES:5",
            "< \\brief [28:24] Port Emergency Stop - PES (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EFRST:1",
            "< \\brief [29:29] Enable FAULT to RUN State Transition - EFRST (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_SMU_AGCF_Bits": [
        [
            "-",
            "\\brief Alarm Configuration Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CF0:1",
            "< \\brief [0:0] Configuration flag x (x=0-2) for alarm 0 belonging to alarm group i. - CF0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CF1:1",
            "< \\brief [1:1] Configuration flag x (x=0-2) for alarm 1 belonging to alarm group i. - CF1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CF2:1",
            "< \\brief [2:2] Configuration flag x (x=0-2) for alarm 2 belonging to alarm group i. - CF2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CF3:1",
            "< \\brief [3:3] Configuration flag x (x=0-2) for alarm 3 belonging to alarm group i. - CF3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CF4:1",
            "< \\brief [4:4] Configuration flag x (x=0-2) for alarm 4 belonging to alarm group i. - CF4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CF5:1",
            "< \\brief [5:5] Configuration flag x (x=0-2) for alarm 5 belonging to alarm group i. - CF5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CF6:1",
            "< \\brief [6:6] Configuration flag x (x=0-2) for alarm 6 belonging to alarm group i. - CF6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CF7:1",
            "< \\brief [7:7] Configuration flag x (x=0-2) for alarm 7 belonging to alarm group i. - CF7 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CF8:1",
            "< \\brief [8:8] Configuration flag x (x=0-2) for alarm 8 belonging to alarm group i. - CF8 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CF9:1",
            "< \\brief [9:9] Configuration flag x (x=0-2) for alarm 9 belonging to alarm group i. - CF9 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CF10:1",
            "< \\brief [10:10] Configuration flag x (x=0-2) for alarm 10 belonging to alarm group i. - CF10 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CF11:1",
            "< \\brief [11:11] Configuration flag x (x=0-2) for alarm 11 belonging to alarm group i. - CF11 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CF12:1",
            "< \\brief [12:12] Configuration flag x (x=0-2) for alarm 12 belonging to alarm group i. - CF12 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CF13:1",
            "< \\brief [13:13] Configuration flag x (x=0-2) for alarm 13 belonging to alarm group i. - CF13 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CF14:1",
            "< \\brief [14:14] Configuration flag x (x=0-2) for alarm 14 belonging to alarm group i. - CF14 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CF15:1",
            "< \\brief [15:15] Configuration flag x (x=0-2) for alarm 15 belonging to alarm group i. - CF15 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CF16:1",
            "< \\brief [16:16] Configuration flag x (x=0-2) for alarm 16 belonging to alarm group i. - CF16 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CF17:1",
            "< \\brief [17:17] Configuration flag x (x=0-2) for alarm 17 belonging to alarm group i. - CF17 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CF18:1",
            "< \\brief [18:18] Configuration flag x (x=0-2) for alarm 18 belonging to alarm group i. - CF18 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CF19:1",
            "< \\brief [19:19] Configuration flag x (x=0-2) for alarm 19 belonging to alarm group i. - CF19 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CF20:1",
            "< \\brief [20:20] Configuration flag x (x=0-2) for alarm 20 belonging to alarm group i. - CF20 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CF21:1",
            "< \\brief [21:21] Configuration flag x (x=0-2) for alarm 21 belonging to alarm group i. - CF21 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CF22:1",
            "< \\brief [22:22] Configuration flag x (x=0-2) for alarm 22 belonging to alarm group i. - CF22 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CF23:1",
            "< \\brief [23:23] Configuration flag x (x=0-2) for alarm 23 belonging to alarm group i. - CF23 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CF24:1",
            "< \\brief [24:24] Configuration flag x (x=0-2) for alarm 24 belonging to alarm group i. - CF24 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CF25:1",
            "< \\brief [25:25] Configuration flag x (x=0-2) for alarm 25 belonging to alarm group i. - CF25 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CF26:1",
            "< \\brief [26:26] Configuration flag x (x=0-2) for alarm 26 belonging to alarm group i. - CF26 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CF27:1",
            "< \\brief [27:27] Configuration flag x (x=0-2) for alarm 27 belonging to alarm group i. - CF27 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CF28:1",
            "< \\brief [28:28] Configuration flag x (x=0-2) for alarm 28 belonging to alarm group i. - CF28 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CF29:1",
            "< \\brief [29:29] Configuration flag x (x=0-2) for alarm 29 belonging to alarm group i. - CF29 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CF30:1",
            "< \\brief [30:30] Configuration flag x (x=0-2) for alarm 30 belonging to alarm group i. - CF30 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "CF31:1",
            "< \\brief [31:31] Configuration flag x (x=0-2) for alarm 31 belonging to alarm group i. - CF31 (rw)"
        ]
    ],
    "Ifx_SMU_AGFSP_Bits": [
        [
            "-",
            "\\brief SMU_core FSP Configuration Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "FE0:1",
            "< \\brief [0:0] Fault signaling configuration flag for alarm 0 belonging to alarm group i. - FE0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FE1:1",
            "< \\brief [1:1] Fault signaling configuration flag for alarm 1 belonging to alarm group i. - FE1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FE2:1",
            "< \\brief [2:2] Fault signaling configuration flag for alarm 2 belonging to alarm group i. - FE2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FE3:1",
            "< \\brief [3:3] Fault signaling configuration flag for alarm 3 belonging to alarm group i. - FE3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FE4:1",
            "< \\brief [4:4] Fault signaling configuration flag for alarm 4 belonging to alarm group i. - FE4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FE5:1",
            "< \\brief [5:5] Fault signaling configuration flag for alarm 5 belonging to alarm group i. - FE5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FE6:1",
            "< \\brief [6:6] Fault signaling configuration flag for alarm 6 belonging to alarm group i. - FE6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FE7:1",
            "< \\brief [7:7] Fault signaling configuration flag for alarm 7 belonging to alarm group i. - FE7 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FE8:1",
            "< \\brief [8:8] Fault signaling configuration flag for alarm 8 belonging to alarm group i. - FE8 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FE9:1",
            "< \\brief [9:9] Fault signaling configuration flag for alarm 9 belonging to alarm group i. - FE9 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FE10:1",
            "< \\brief [10:10] Fault signaling configuration flag for alarm 10 belonging to alarm group i. - FE10 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FE11:1",
            "< \\brief [11:11] Fault signaling configuration flag for alarm 11 belonging to alarm group i. - FE11 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FE12:1",
            "< \\brief [12:12] Fault signaling configuration flag for alarm 12 belonging to alarm group i. - FE12 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FE13:1",
            "< \\brief [13:13] Fault signaling configuration flag for alarm 13 belonging to alarm group i. - FE13 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FE14:1",
            "< \\brief [14:14] Fault signaling configuration flag for alarm 14 belonging to alarm group i. - FE14 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FE15:1",
            "< \\brief [15:15] Fault signaling configuration flag for alarm 15 belonging to alarm group i. - FE15 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FE16:1",
            "< \\brief [16:16] Fault signaling configuration flag for alarm 16 belonging to alarm group i. - FE16 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FE17:1",
            "< \\brief [17:17] Fault signaling configuration flag for alarm 17 belonging to alarm group i. - FE17 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FE18:1",
            "< \\brief [18:18] Fault signaling configuration flag for alarm 18 belonging to alarm group i. - FE18 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FE19:1",
            "< \\brief [19:19] Fault signaling configuration flag for alarm 19 belonging to alarm group i. - FE19 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FE20:1",
            "< \\brief [20:20] Fault signaling configuration flag for alarm 20 belonging to alarm group i. - FE20 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FE21:1",
            "< \\brief [21:21] Fault signaling configuration flag for alarm 21 belonging to alarm group i. - FE21 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FE22:1",
            "< \\brief [22:22] Fault signaling configuration flag for alarm 22 belonging to alarm group i. - FE22 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FE23:1",
            "< \\brief [23:23] Fault signaling configuration flag for alarm 23 belonging to alarm group i. - FE23 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FE24:1",
            "< \\brief [24:24] Fault signaling configuration flag for alarm 24 belonging to alarm group i. - FE24 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FE25:1",
            "< \\brief [25:25] Fault signaling configuration flag for alarm 25 belonging to alarm group i. - FE25 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FE26:1",
            "< \\brief [26:26] Fault signaling configuration flag for alarm 26 belonging to alarm group i. - FE26 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FE27:1",
            "< \\brief [27:27] Fault signaling configuration flag for alarm 27 belonging to alarm group i. - FE27 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FE28:1",
            "< \\brief [28:28] Fault signaling configuration flag for alarm 28 belonging to alarm group i. - FE28 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FE29:1",
            "< \\brief [29:29] Fault signaling configuration flag for alarm 29 belonging to alarm group i. - FE29 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FE30:1",
            "< \\brief [30:30] Fault signaling configuration flag for alarm 30 belonging to alarm group i. - FE30 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FE31:1",
            "< \\brief [31:31] Fault signaling configuration flag for alarm 31 belonging to alarm group i. - FE31 (rw)"
        ]
    ],
    "Ifx_SMU_CLC_Bits": [
        [
            "-",
            "\\brief Clock Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISR:1",
            "< \\brief [0:0] Module Disable Request Bit - DISR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISS:1",
            "< \\brief [1:1] Module Disable Status Bit - DISS (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EDIS:1",
            "< \\brief [3:3] Sleep Mode Enable Control - EDIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_SMU_CMD_Bits": [
        [
            "-",
            "\\brief Command Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CMD:4",
            "< \\brief [3:0] Implements the SMU_core Command Interface. - CMD (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ARG:4",
            "< \\brief [7:4] Implements the SMU_core Command Interface. - ARG (w)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_8:24",
            "< \\brief [31:8] \\internal Reserved"
        ]
    ],
    "Ifx_SMU_DBG_Bits": [
        [
            "-",
            "\\brief Debug Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SSM:2",
            "< \\brief [1:0] Running state of the SMU_core State Machine - SSM (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_SMU_FSP_Bits": [
        [
            "-",
            "\\brief Fault Signaling Protocol",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "PRE1:3",
            "< \\brief [2:0] Prescaler1 - PRE1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PRE2:2",
            "< \\brief [4:3] Prescaler2 - PRE2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "MODE:2",
            "< \\brief [6:5] Fault Signaling Protocol configuration - MODE (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PES:1",
            "< \\brief [7:7] Port Emergency Stop (PES) - PES (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TFSP_LOW:14",
            "< \\brief [21:8] Specifies the FSP fault state duration - TFSP_LOW (r)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TFSP_HIGH:10",
            "< \\brief [31:22] Specifies the FSP fault state duration - TFSP_HIGH (rw)"
        ]
    ],
    "Ifx_SMU_ID_Bits": [
        [
            "-",
            "\\brief Module Identification Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_REV:8",
            "< \\brief [7:0] Module Revision Number - MOD_REV (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_TYPE:8",
            "< \\brief [15:8] Module Type - MOD_TYPE (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MOD_NUMBER:16",
            "< \\brief [31:16] Module Number Value - MOD_NUMBER (r)"
        ]
    ],
    "Ifx_SMU_KEYS_Bits": [
        [
            "-",
            "\\brief Key Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CFGLCK:8",
            "< \\brief [7:0] Configuration Lock - CFGLCK (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "PERLCK:8",
            "< \\brief [15:8] Permanent Lock - PERLCK (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:16",
            "< \\brief [31:16] \\internal Reserved"
        ]
    ],
    "Ifx_SMU_OCS_Bits": [
        [
            "-",
            "\\brief OCDS Control and Status",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "TGS:2",
            "< \\brief [1:0] Trigger Set for OTGB0/1 - TGS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TGB:1",
            "< \\brief [2:2] OTGB0/1 Bus Select - TGB (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TG_P:1",
            "< \\brief [3:3] TGS, TGB Write Protection - TG_P (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:20",
            "< \\brief [23:4] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUS:4",
            "< \\brief [27:24] OCDS Suspend Control - SUS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUS_P:1",
            "< \\brief [28:28] SUS Write Protection - SUS_P (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUSSTA:1",
            "< \\brief [29:29] Suspend State - SUSSTA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_SMU_PCTL_Bits": [
        [
            "-",
            "\\brief Port Control",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "HWDIR:2",
            "< \\brief [1:0] Port Direction. - HWDIR (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "HWEN:2",
            "< \\brief [3:2] Port Enable - HWEN (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "GFSCU_EN:1",
            "< \\brief [4:4] Glitch Filter for ErrorPin SMU_FSP0 to SCU enable - GFSCU_EN (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "GFSTS_EN:1",
            "< \\brief [5:5] Glitch Filter for ErrorPin SMU_FSP0 to register SMU_STS enable - GFSTS_EN (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_6:1",
            "< \\brief [6:6] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "PCS:1",
            "< \\brief [7:7] PAD Configuration Select - PCS (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_8:6",
            "< \\brief [13:8] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_14:9",
            "< \\brief [22:14] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_23:9",
            "< \\brief [31:23] \\internal Reserved"
        ]
    ],
    "Ifx_SMU_RMCTL_Bits": [
        [
            "-",
            "\\brief Register Monitor Control",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "TE0:1",
            "< \\brief [0:0] Test Enable. - TE0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TE1:1",
            "< \\brief [1:1] Test Enable. - TE1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TE2:1",
            "< \\brief [2:2] Test Enable. - TE2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TE3:1",
            "< \\brief [3:3] Test Enable. - TE3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TE4:1",
            "< \\brief [4:4] Test Enable. - TE4 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TE5:1",
            "< \\brief [5:5] Test Enable. - TE5 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TE6:1",
            "< \\brief [6:6] Test Enable. - TE6 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TE7:1",
            "< \\brief [7:7] Test Enable. - TE7 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TE8:1",
            "< \\brief [8:8] Test Enable. - TE8 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TE9:1",
            "< \\brief [9:9] Test Enable. - TE9 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "TE10:1",
            "< \\brief [10:10] Test Enable. - TE10 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_11:1",
            "< \\brief [11:11] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_12:1",
            "< \\brief [12:12] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_13:1",
            "< \\brief [13:13] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_14:1",
            "< \\brief [14:14] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:1",
            "< \\brief [16:16] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_17:1",
            "< \\brief [17:17] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_18:1",
            "< \\brief [18:18] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_19:1",
            "< \\brief [19:19] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_20:1",
            "< \\brief [20:20] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_21:1",
            "< \\brief [21:21] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_22:1",
            "< \\brief [22:22] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_23:1",
            "< \\brief [23:23] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:1",
            "< \\brief [24:24] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_25:1",
            "< \\brief [25:25] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_26:1",
            "< \\brief [26:26] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_27:1",
            "< \\brief [27:27] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_28:1",
            "< \\brief [28:28] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_29:1",
            "< \\brief [29:29] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_30:1",
            "< \\brief [30:30] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_SMU_RMEF_Bits": [
        [
            "-",
            "\\brief Register Monitor Error Flags",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "EF0:1",
            "< \\brief [0:0] Status flag related to the different instances of the register monitor safety mechanism. - EF0 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EF1:1",
            "< \\brief [1:1] Status flag related to the different instances of the register monitor safety mechanism. - EF1 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EF2:1",
            "< \\brief [2:2] Status flag related to the different instances of the register monitor safety mechanism. - EF2 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EF3:1",
            "< \\brief [3:3] Status flag related to the different instances of the register monitor safety mechanism. - EF3 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EF4:1",
            "< \\brief [4:4] Status flag related to the different instances of the register monitor safety mechanism. - EF4 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EF5:1",
            "< \\brief [5:5] Status flag related to the different instances of the register monitor safety mechanism. - EF5 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EF6:1",
            "< \\brief [6:6] Status flag related to the different instances of the register monitor safety mechanism. - EF6 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EF7:1",
            "< \\brief [7:7] Status flag related to the different instances of the register monitor safety mechanism. - EF7 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EF8:1",
            "< \\brief [8:8] Status flag related to the different instances of the register monitor safety mechanism. - EF8 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EF9:1",
            "< \\brief [9:9] Status flag related to the different instances of the register monitor safety mechanism. - EF9 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "EF10:1",
            "< \\brief [10:10] Status flag related to the different instances of the register monitor safety mechanism. - EF10 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_11:1",
            "< \\brief [11:11] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_12:1",
            "< \\brief [12:12] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_13:1",
            "< \\brief [13:13] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_14:1",
            "< \\brief [14:14] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:1",
            "< \\brief [16:16] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_17:1",
            "< \\brief [17:17] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_18:1",
            "< \\brief [18:18] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_19:1",
            "< \\brief [19:19] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_20:1",
            "< \\brief [20:20] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_21:1",
            "< \\brief [21:21] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_22:1",
            "< \\brief [22:22] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_23:1",
            "< \\brief [23:23] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:1",
            "< \\brief [24:24] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_25:1",
            "< \\brief [25:25] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_26:1",
            "< \\brief [26:26] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_27:1",
            "< \\brief [27:27] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_28:1",
            "< \\brief [28:28] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_29:1",
            "< \\brief [29:29] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_30:1",
            "< \\brief [30:30] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_SMU_RMSTS_Bits": [
        [
            "-",
            "\\brief Register Monitor Self Test Status",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "STS0:1",
            "< \\brief [0:0] Ready flag related to the different instances of the register monitor safety mechanism. - STS0 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "STS1:1",
            "< \\brief [1:1] Ready flag related to the different instances of the register monitor safety mechanism. - STS1 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "STS2:1",
            "< \\brief [2:2] Ready flag related to the different instances of the register monitor safety mechanism. - STS2 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "STS3:1",
            "< \\brief [3:3] Ready flag related to the different instances of the register monitor safety mechanism. - STS3 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "STS4:1",
            "< \\brief [4:4] Ready flag related to the different instances of the register monitor safety mechanism. - STS4 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "STS5:1",
            "< \\brief [5:5] Ready flag related to the different instances of the register monitor safety mechanism. - STS5 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "STS6:1",
            "< \\brief [6:6] Ready flag related to the different instances of the register monitor safety mechanism. - STS6 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "STS7:1",
            "< \\brief [7:7] Ready flag related to the different instances of the register monitor safety mechanism. - STS7 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "STS8:1",
            "< \\brief [8:8] Ready flag related to the different instances of the register monitor safety mechanism. - STS8 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "STS9:1",
            "< \\brief [9:9] Ready flag related to the different instances of the register monitor safety mechanism. - STS9 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "STS10:1",
            "< \\brief [10:10] Ready flag related to the different instances of the register monitor safety mechanism. - STS10 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_11:1",
            "< \\brief [11:11] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_12:1",
            "< \\brief [12:12] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_13:1",
            "< \\brief [13:13] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_14:1",
            "< \\brief [14:14] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_15:1",
            "< \\brief [15:15] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_16:1",
            "< \\brief [16:16] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_17:1",
            "< \\brief [17:17] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_18:1",
            "< \\brief [18:18] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_19:1",
            "< \\brief [19:19] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_20:1",
            "< \\brief [20:20] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_21:1",
            "< \\brief [21:21] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_22:1",
            "< \\brief [22:22] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_23:1",
            "< \\brief [23:23] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_24:1",
            "< \\brief [24:24] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_25:1",
            "< \\brief [25:25] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_26:1",
            "< \\brief [26:26] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_27:1",
            "< \\brief [27:27] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_28:1",
            "< \\brief [28:28] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_29:1",
            "< \\brief [29:29] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_30:1",
            "< \\brief [30:30] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "Ifx_SMU_RTAC00_Bits": [
        [
            "-",
            "\\brief Recovery Timer 0 Alarm Configuration 0",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "GID0:4",
            "< \\brief [3:0] Group Index 0. - GID0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ALID0:5",
            "< \\brief [8:4] Alarm Identifier 0. - ALID0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_9:7",
            "< \\brief [15:9] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "GID1:4",
            "< \\brief [19:16] Group Index 1. - GID1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ALID1:5",
            "< \\brief [24:20] Alarm Identifier 1. - ALID1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_25:7",
            "< \\brief [31:25] \\internal Reserved"
        ]
    ],
    "Ifx_SMU_RTAC01_Bits": [
        [
            "-",
            "\\brief Recovery Timer 0 Alarm Configuration 1",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "GID2:4",
            "< \\brief [3:0] Group Index 2. - GID2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ALID2:5",
            "< \\brief [8:4] Alarm Identifier 0. - ALID2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_9:7",
            "< \\brief [15:9] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "GID3:4",
            "< \\brief [19:16] Group Index 3. - GID3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ALID3:5",
            "< \\brief [24:20] Alarm Identifier 1. - ALID3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_25:7",
            "< \\brief [31:25] \\internal Reserved"
        ]
    ],
    "Ifx_SMU_RTAC10_Bits": [
        [
            "-",
            "\\brief Recovery Timer 1 Alarm Configuration 0",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "GID0:4",
            "< \\brief [3:0] Group Index 0. - GID0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ALID0:5",
            "< \\brief [8:4] Alarm Identifier 0. - ALID0 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_9:7",
            "< \\brief [15:9] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "GID1:4",
            "< \\brief [19:16] Group Index 1. - GID1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ALID1:5",
            "< \\brief [24:20] Alarm Identifier 1. - ALID1 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_25:7",
            "< \\brief [31:25] \\internal Reserved"
        ]
    ],
    "Ifx_SMU_RTAC11_Bits": [
        [
            "-",
            "\\brief Recovery Timer 1 Alarm Configuration 1",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "GID2:4",
            "< \\brief [3:0] Group Index 2. - GID2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ALID2:5",
            "< \\brief [8:4] Alarm Identifier 2. - ALID2 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_9:7",
            "< \\brief [15:9] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "GID3:4",
            "< \\brief [19:16] Group Index 3. - GID3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ALID3:5",
            "< \\brief [24:20] Alarm Identifier 3. - ALID3 (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_25:7",
            "< \\brief [31:25] \\internal Reserved"
        ]
    ],
    "Ifx_SMU_RTC_Bits": [
        [
            "-",
            "\\brief Recovery Timer Configuration",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "RT0E:1",
            "< \\brief [0:0] RT0 Enable Bit - RT0E (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RT1E:1",
            "< \\brief [1:1] RT1 Enable Bit - RT1E (rw)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_2:6",
            "< \\brief [7:2] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "RTD:24",
            "< \\brief [31:8] Recovery Timer Duration - RTD (rw)"
        ]
    ],
    "Ifx_SMU_STS_Bits": [
        [
            "-",
            "\\brief Status Register",
            "-"
        ],
        [
            "Ifx_Strict_32Bit",
            "CMD:4",
            "< \\brief [3:0] Last command received - CMD (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ARG:4",
            "< \\brief [7:4] Last command argument received - ARG (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RES:1",
            "< \\brief [8:8] Result of last received command - RES (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "ASCE:1",
            "< \\brief [9:9] Alarm Status Clear Enable - ASCE (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FSP:2",
            "< \\brief [11:10] Fault Signaling Protocol status - FSP (rh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "FSTS:1",
            "< \\brief [12:12] Fault State Timing Status - FSTS (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_13:3",
            "< \\brief [15:13] \\internal Reserved"
        ],
        [
            "Ifx_Strict_32Bit",
            "RTS0:1",
            "< \\brief [16:16] Recovery Timer 0 Status - RTS0 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RTME0:1",
            "< \\brief [17:17] Recovery Timer 0 Missed Event - RTME0 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RTS1:1",
            "< \\brief [18:18] Recovery Timer 1 Status - RTS1 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "RTME1:1",
            "< \\brief [19:19] Recovery Timer 1 Missed Event - RTME1 (rwh)"
        ],
        [
            "Ifx_Strict_32Bit",
            "reserved_20:12",
            "< \\brief [31:20] \\internal Reserved"
        ]
    ],
    "Ifx_SMU": [
        [
            "-",
            "\\brief SMU object",
            "-"
        ],
        [
            "Ifx_SMU_CLC",
            "CLC",
            "< \\brief 0, Clock Control Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_4[4]",
            "< \\brief 4, \\internal Reserved"
        ],
        [
            "Ifx_SMU_ID",
            "ID",
            "< \\brief 8, Module Identification Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_C[20]",
            "< \\brief C, \\internal Reserved"
        ],
        [
            "Ifx_SMU_CMD",
            "CMD",
            "< \\brief 20, Command Register"
        ],
        [
            "Ifx_SMU_STS",
            "STS",
            "< \\brief 24, Status Register"
        ],
        [
            "Ifx_SMU_FSP",
            "FSP",
            "< \\brief 28, Fault Signaling Protocol"
        ],
        [
            "Ifx_SMU_AGC",
            "AGC",
            "< \\brief 2C, Alarm Global Configuration"
        ],
        [
            "Ifx_SMU_RTC",
            "RTC",
            "< \\brief 30, Recovery Timer Configuration"
        ],
        [
            "Ifx_SMU_KEYS",
            "KEYS",
            "< \\brief 34, Key Register"
        ],
        [
            "Ifx_SMU_DBG",
            "DBG",
            "< \\brief 38, Debug Register"
        ],
        [
            "Ifx_SMU_PCTL",
            "PCTL",
            "< \\brief 3C, Port Control"
        ],
        [
            "Ifx_SMU_AFCNT",
            "AFCNT",
            "< \\brief 40, Alarm and Fault Counter"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_44[28]",
            "< \\brief 44, \\internal Reserved"
        ],
        [
            "Ifx_SMU_RTAC00",
            "RTAC00",
            "< \\brief 60, Recovery Timer 0 Alarm Configuration 0"
        ],
        [
            "Ifx_SMU_RTAC01",
            "RTAC01",
            "< \\brief 64, Recovery Timer 0 Alarm Configuration 1"
        ],
        [
            "Ifx_SMU_RTAC10",
            "RTAC10",
            "< \\brief 68, Recovery Timer 1 Alarm Configuration 0"
        ],
        [
            "Ifx_SMU_RTAC11",
            "RTAC11",
            "< \\brief 6C, Recovery Timer 1 Alarm Configuration 1"
        ],
        [
            "Ifx_SMU_AEX",
            "AEX",
            "< \\brief 70, Alarm Executed Status Register"
        ],
        [
            "Ifx_SMU_AEXCLR",
            "AEXCLR",
            "< \\brief 74, Alarm Executed Status Clear Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_78[136]",
            "< \\brief 78, \\internal Reserved"
        ],
        [
            "Ifx_SMU_AGCF",
            "AGCF[12][3]",
            "< \\brief 100,"
        ],
        [
            "Ifx_SMU_AGFSP",
            "AGFSP[12]",
            "< \\brief 190, SMU_core FSP Configuration Register"
        ],
        [
            "Ifx_SMU_AG",
            "AG[12]",
            "< \\brief 1C0, Alarm Status Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_1F0[16]",
            "< \\brief 1F0, \\internal Reserved"
        ],
        [
            "Ifx_SMU_AD",
            "AD[12]",
            "< \\brief 200, Alarm Debug Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_230[208]",
            "< \\brief 230, \\internal Reserved"
        ],
        [
            "Ifx_SMU_RMCTL",
            "RMCTL",
            "< \\brief 300, Register Monitor Control"
        ],
        [
            "Ifx_SMU_RMEF",
            "RMEF",
            "< \\brief 304, Register Monitor Error Flags"
        ],
        [
            "Ifx_SMU_RMSTS",
            "RMSTS",
            "< \\brief 308, Register Monitor Self Test Status"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_30C[1244]",
            "< \\brief 30C, \\internal Reserved"
        ],
        [
            "Ifx_SMU_OCS",
            "OCS",
            "< \\brief 7E8, OCDS Control and Status"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_7EC[12]",
            "< \\brief 7EC, \\internal Reserved"
        ],
        [
            "Ifx_SMU_ACCEN1",
            "ACCEN1",
            "< \\brief 7F8, SMU_core Access Enable Register 1"
        ],
        [
            "Ifx_SMU_ACCEN0",
            "ACCEN0",
            "< \\brief 7FC, SMU_core Access Enable Register 0"
        ]
    ],
    "Ifx_SRC_SRCR_Bits": [
        [
            "-",
            "\\brief",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "SRPN:8",
            "< \\brief [7:0] Service Request Priority Number (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_8:2",
            "< \\brief [9:8] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SRE:1",
            "< \\brief [10:10] Service Request Enable (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "TOS:3",
            "< \\brief [13:11] Type of Service Control (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_14:2",
            "< \\brief [15:14] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "ECC:5",
            "< \\brief [20:16] Error Correction Code (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:3",
            "< \\brief [23:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SRR:1",
            "< \\brief [24:24] Service Request Flag (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLRR:1",
            "< \\brief [25:25] Request Clear Bit (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SETR:1",
            "< \\brief [26:26] Request Set Bit (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IOV:1",
            "< \\brief [27:27] Interrupt Trigger Overflow Bit (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "IOVCLR:1",
            "< \\brief [28:28] Interrupt Trigger Overflow Clear Bit (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SWS:1",
            "< \\brief [29:29] SW Sticky Bit (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SWSCLR:1",
            "< \\brief [30:30] SW Sticky Clear Bit (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_31:1",
            "< \\brief [31:31] \\internal Reserved"
        ]
    ],
    "SB": [
        [
            "-",
            "\\brief CPU object",
            "-"
        ]
    ],
    "struct _Ifx_SRC_CPU": [
        [
            "-",
            "\\brief CPU object",
            "-"
        ]
    ],
    "struct _Ifx_SRC_CERBERUS_CERBERUS": [
        [
            "-",
            "\\brief CERBERUS object",
            "-"
        ]
    ],
    "Ifx_SRC_CERBERUS": [
        [
            "-",
            "\\brief CERBERUS object",
            "-"
        ],
        [
            "Ifx_SRC_CERBERUS_CERBERUS",
            "CERBERUS",
            "< \\brief 0,"
        ]
    ],
    "TX": [
        [
            "-",
            "\\brief QSPI object",
            "-"
        ]
    ],
    "struct _Ifx_SRC_ASCLIN": [
        [
            "-",
            "\\brief ASCLIN object",
            "-"
        ]
    ],
    "struct _Ifx_SRC_QSPI": [
        [
            "-",
            "\\brief QSPI object",
            "-"
        ]
    ],
    "Ifx_SRC_HSCT_HSCT": [
        [
            "-",
            "\\brief HSCT object",
            "-"
        ],
        [
            "Ifx_SRC_SRCR",
            "SR",
            "< \\brief 0, HSCT0 Service Request"
        ]
    ],
    "Ifx_SRC_HSCT": [
        [
            "-",
            "\\brief HSCT object",
            "-"
        ],
        [
            "Ifx_SRC_HSCT_HSCT",
            "HSCT[1]",
            "< \\brief 0, HSCT0 Service Request"
        ]
    ],
    "COK": [
        [
            "-",
            "\\brief CH object",
            "-"
        ]
    ],
    "struct _Ifx_SRC_HSSL_HSSL": [
        [
            "-",
            "\\brief HSSL object",
            "-"
        ]
    ],
    "struct _Ifx_SRC_HSSL": [
        [
            "-",
            "\\brief HSSL object",
            "-"
        ]
    ],
    "DTR": [
        [
            "-",
            "\\brief I2C object",
            "-"
        ]
    ],
    "Ifx_SRC_I2C": [
        [
            "-",
            "\\brief I2C object",
            "-"
        ],
        [
            "Ifx_SRC_I2C_I2C",
            "I2C[1]",
            "< \\brief 0,"
        ]
    ],
    "SR": [
        [
            "-",
            "\\brief PMS object",
            "-"
        ]
    ],
    "struct _Ifx_SRC_SENT": [
        [
            "-",
            "\\brief SENT object",
            "-"
        ]
    ],
    "struct _Ifx_SRC_MSC_MSC": [
        [
            "-",
            "\\brief MSC object",
            "-"
        ]
    ],
    "Ifx_SRC_MSC": [
        [
            "-",
            "\\brief MSC object",
            "-"
        ],
        [
            "Ifx_SRC_MSC_MSC",
            "MSC[2]",
            "< \\brief 0,"
        ]
    ],
    "struct _Ifx_SRC_CCU6_CCU": [
        [
            "-",
            "\\brief CCU object",
            "-"
        ]
    ],
    "Ifx_SRC_CCU6": [
        [
            "-",
            "\\brief CCU6 object",
            "-"
        ],
        [
            "Ifx_SRC_CCU6_CCU",
            "CCU[2]",
            "< \\brief 0,"
        ]
    ],
    "Ifx_SRC_GPT12_GPT12": [
        [
            "-",
            "\\brief GPT12 object",
            "-"
        ],
        [
            "Ifx_SRC_SRCR",
            "CIRQ",
            "< \\brief 0, GPT120 CAPREL Service Request"
        ],
        [
            "Ifx_SRC_SRCR",
            "T2",
            "< \\brief 4, GPT120 Timer 2 Service Request"
        ],
        [
            "Ifx_SRC_SRCR",
            "T3",
            "< \\brief 8, GPT120 Timer 3 Service Request"
        ],
        [
            "Ifx_SRC_SRCR",
            "T4",
            "< \\brief C, GPT120 Timer 4 Service Request"
        ],
        [
            "Ifx_SRC_SRCR",
            "T5",
            "< \\brief 10, GPT120 Timer 5 Service Request"
        ],
        [
            "Ifx_SRC_SRCR",
            "T6",
            "< \\brief 14, GPT120 Timer 6 Service Request"
        ]
    ],
    "Ifx_SRC_GPT12": [
        [
            "-",
            "\\brief GPT12 object",
            "-"
        ],
        [
            "Ifx_SRC_GPT12_GPT12",
            "GPT12[1]",
            "< \\brief 0, GPT120 Timer 6 Service Request"
        ]
    ],
    "struct _Ifx_SRC_STM_STM": [
        [
            "-",
            "\\brief STM object",
            "-"
        ]
    ],
    "Ifx_SRC_STM": [
        [
            "-",
            "\\brief STM object",
            "-"
        ],
        [
            "Ifx_SRC_STM_STM",
            "STM[3]",
            "< \\brief 0,"
        ]
    ],
    "Ifx_SRC_FCE_FCE0": [
        [
            "-",
            "\\brief FCE0 object",
            "-"
        ],
        [
            "Ifx_SRC_SRCR",
            "SR",
            "< \\brief 0, FCE0 Error Service Request"
        ]
    ],
    "Ifx_SRC_FCE": [
        [
            "-",
            "\\brief FCE object",
            "-"
        ],
        [
            "Ifx_SRC_FCE_FCE0",
            "FCE0",
            "< \\brief 0, FCE0 Error Service Request"
        ]
    ],
    "struct _Ifx_SRC_DMA_DMA": [
        [
            "-",
            "\\brief DMA object",
            "-"
        ]
    ],
    "Ifx_SRC_DMA": [
        [
            "-",
            "\\brief DMA object",
            "-"
        ],
        [
            "Ifx_SRC_DMA_DMA",
            "DMA[1]",
            "< \\brief 0,"
        ]
    ],
    "struct _Ifx_SRC_GETH_GETH": [
        [
            "-",
            "\\brief GETH object",
            "-"
        ]
    ],
    "Ifx_SRC_GETH": [
        [
            "-",
            "\\brief GETH object",
            "-"
        ],
        [
            "Ifx_SRC_GETH_GETH",
            "GETH[1]",
            "< \\brief 0,"
        ]
    ],
    "struct _Ifx_SRC_CAN_CAN": [
        [
            "-",
            "\\brief CAN object",
            "-"
        ]
    ],
    "Ifx_SRC_CAN": [
        [
            "-",
            "\\brief CAN object",
            "-"
        ],
        [
            "Ifx_SRC_CAN_CAN",
            "CAN[2]",
            "< \\brief 0,"
        ]
    ],
    "SR0": [
        [
            "-",
            "\\brief FC object",
            "-"
        ]
    ],
    "struct _Ifx_SRC_VADC": [
        [
            "-",
            "\\brief VADC object",
            "-"
        ],
        [
            "Ifx_SRC_VADC_G",
            "G[4]",
            "< \\brief 0,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_40[64]",
            "< \\brief 40, \\internal Reserved"
        ],
        [
            "Ifx_SRC_VADC_G",
            "G8",
            "< \\brief 80,"
        ],
        [
            "Ifx_SRC_VADC_G",
            "G9",
            "< \\brief 90,"
        ],
        [
            "Ifx_SRC_VADC_G",
            "G10",
            "< \\brief A0,"
        ],
        [
            "Ifx_SRC_VADC_G",
            "G11",
            "< \\brief B0,"
        ]
    ],
    "SRM": [
        [
            "-",
            "\\brief DSADC object",
            "-"
        ]
    ],
    "struct _Ifx_SRC_DSADC": [
        [
            "-",
            "\\brief DSADC object",
            "-"
        ]
    ],
    "INT0": [
        [
            "-",
            "\\brief ERAY object",
            "-"
        ]
    ],
    "Ifx_SRC_ERAY": [
        [
            "-",
            "\\brief ERAY object",
            "-"
        ],
        [
            "Ifx_SRC_ERAY_ERAY",
            "ERAY[1]",
            "< \\brief 0,"
        ]
    ],
    "struct _Ifx_SRC_HSM_HSM": [
        [
            "-",
            "\\brief HSM object",
            "-"
        ]
    ],
    "Ifx_SRC_HSM": [
        [
            "-",
            "\\brief HSM object",
            "-"
        ],
        [
            "Ifx_SRC_HSM_HSM",
            "HSM[1]",
            "< \\brief 0,"
        ]
    ],
    "struct _Ifx_SRC_SCU": [
        [
            "-",
            "\\brief SCU object",
            "-"
        ]
    ],
    "struct _Ifx_SRC_PMS": [
        [
            "-",
            "\\brief PMS object",
            "-"
        ]
    ],
    "struct _Ifx_SRC_SMU_SMU": [
        [
            "-",
            "\\brief SMU object",
            "-"
        ]
    ],
    "Ifx_SRC_SMU": [
        [
            "-",
            "\\brief SMU object",
            "-"
        ],
        [
            "Ifx_SRC_SMU_SMU",
            "SMU[1]",
            "< \\brief 0,"
        ]
    ],
    "struct _Ifx_SRC_PSI5_PSI5": [
        [
            "-",
            "\\brief PSI5 object",
            "-"
        ]
    ],
    "Ifx_SRC_PSI5": [
        [
            "-",
            "\\brief PSI5 object",
            "-"
        ],
        [
            "Ifx_SRC_PSI5_PSI5",
            "PSI5[1]",
            "< \\brief 0,"
        ]
    ],
    "LI0": [
        [
            "-",
            "\\brief DAM object",
            "-"
        ]
    ],
    "Ifx_SRC_DAM": [
        [
            "-",
            "\\brief DAM object",
            "-"
        ],
        [
            "Ifx_SRC_DAM_DAM",
            "DAM[1]",
            "< \\brief 0,"
        ]
    ],
    "struct _Ifx_SRC_PSI5S_PSI5S": [
        [
            "-",
            "\\brief PSI5S object",
            "-"
        ]
    ],
    "Ifx_SRC_PSI5S": [
        [
            "-",
            "\\brief PSI5S object",
            "-"
        ],
        [
            "Ifx_SRC_PSI5S_PSI5S",
            "PSI5S[1]",
            "< \\brief 0,"
        ]
    ],
    "struct _Ifx_SRC_GPSR_GPSR": [
        [
            "-",
            "\\brief GPSR object",
            "-"
        ]
    ],
    "Ifx_SRC_GPSR": [
        [
            "-",
            "\\brief GPSR object",
            "-"
        ],
        [
            "Ifx_SRC_GPSR_GPSR",
            "GPSR[3]",
            "< \\brief 0,"
        ]
    ],
    "struct _Ifx_SRC": [
        [
            "-",
            "\\brief SRC object",
            "-"
        ],
        [
            "Ifx_SRC_CPU",
            "CPU",
            "< \\brief 0,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_C[20]",
            "< \\brief C, \\internal Reserved"
        ],
        [
            "Ifx_SRC_SRCR",
            "SBCU",
            "< \\brief 20, SBCU Service Request (SPB Bus Control Unit)"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_24[12]",
            "< \\brief 24, \\internal Reserved"
        ],
        [
            "Ifx_SRC_SRCR",
            "XBAR0",
            "< \\brief 30, SRI Domain 0 Service Request"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_34[12]",
            "< \\brief 34, \\internal Reserved"
        ],
        [
            "Ifx_SRC_CERBERUS",
            "CERBERUS",
            "< \\brief 40,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_48[8]",
            "< \\brief 48, \\internal Reserved"
        ],
        [
            "Ifx_SRC_ASCLIN",
            "ASCLIN",
            "< \\brief 50,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_E0[12]",
            "< \\brief E0, \\internal Reserved"
        ],
        [
            "Ifx_SRC_SRCR",
            "MTUDONE",
            "< \\brief EC, MTU Done Service Request"
        ],
        [
            "Ifx_SRC_QSPI",
            "QSPI",
            "< \\brief F0,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_154[44]",
            "< \\brief 154, \\internal Reserved"
        ],
        [
            "Ifx_SRC_HSCT",
            "HSCT",
            "< \\brief 180,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_184[12]",
            "< \\brief 184, \\internal Reserved"
        ],
        [
            "Ifx_SRC_HSSL",
            "HSSL",
            "< \\brief 190,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_1D4[76]",
            "< \\brief 1D4, \\internal Reserved"
        ],
        [
            "Ifx_SRC_I2C",
            "I2C",
            "< \\brief 220,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_230[16]",
            "< \\brief 230, \\internal Reserved"
        ],
        [
            "Ifx_SRC_SENT",
            "SENT",
            "< \\brief 240,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_268[8]",
            "< \\brief 268, \\internal Reserved"
        ],
        [
            "Ifx_SRC_MSC",
            "MSC",
            "< \\brief 270,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_298[40]",
            "< \\brief 298, \\internal Reserved"
        ],
        [
            "Ifx_SRC_CCU6",
            "CCU6",
            "< \\brief 2C0,"
        ],
        [
            "Ifx_SRC_GPT12",
            "GPT12",
            "< \\brief 2E0,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_2F8[8]",
            "< \\brief 2F8, \\internal Reserved"
        ],
        [
            "Ifx_SRC_STM",
            "STM",
            "< \\brief 300,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_318[24]",
            "< \\brief 318, \\internal Reserved"
        ],
        [
            "Ifx_SRC_FCE",
            "FCE",
            "< \\brief 330,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_334[12]",
            "< \\brief 334, \\internal Reserved"
        ],
        [
            "Ifx_SRC_DMA",
            "DMA",
            "< \\brief 340,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_570[16]",
            "< \\brief 570, \\internal Reserved"
        ],
        [
            "Ifx_SRC_GETH",
            "GETH",
            "< \\brief 580,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_5A8[8]",
            "< \\brief 5A8, \\internal Reserved"
        ],
        [
            "Ifx_SRC_CAN",
            "CAN",
            "< \\brief 5B0,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_630[64]",
            "< \\brief 630, \\internal Reserved"
        ],
        [
            "Ifx_SRC_VADC",
            "VADC",
            "< \\brief 670,"
        ],
        [
            "Ifx_SRC_DSADC",
            "DSADC",
            "< \\brief 770,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_7A0[96]",
            "< \\brief 7A0, \\internal Reserved"
        ],
        [
            "Ifx_SRC_ERAY",
            "ERAY",
            "< \\brief 800,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_830[48]",
            "< \\brief 830, \\internal Reserved"
        ],
        [
            "Ifx_SRC_SRCR",
            "DMUHOST",
            "< \\brief 860, DMU Host Service Request"
        ],
        [
            "Ifx_SRC_SRCR",
            "DMUFSI",
            "< \\brief 864, DMU FSI Service Request"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_868[8]",
            "< \\brief 868, \\internal Reserved"
        ],
        [
            "Ifx_SRC_HSM",
            "HSM",
            "< \\brief 870,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_878[8]",
            "< \\brief 878, \\internal Reserved"
        ],
        [
            "Ifx_SRC_SCU",
            "SCU",
            "< \\brief 880,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_890[28]",
            "< \\brief 890, \\internal Reserved"
        ],
        [
            "Ifx_SRC_SRCR",
            "PMSDTS",
            "< \\brief 8AC, PMS DTS Service Request"
        ],
        [
            "Ifx_SRC_PMS",
            "PMS",
            "< \\brief 8B0,"
        ],
        [
            "Ifx_SRC_SRCR",
            "SCR",
            "< \\brief 8C0, Stand By Controller Service Request"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_8C4[12]",
            "< \\brief 8C4, \\internal Reserved"
        ],
        [
            "Ifx_SRC_SMU",
            "SMU",
            "< \\brief 8D0,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_8DC[4]",
            "< \\brief 8DC, \\internal Reserved"
        ],
        [
            "Ifx_SRC_PSI5",
            "PSI5",
            "< \\brief 8E0,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_900[16]",
            "< \\brief 900, \\internal Reserved"
        ],
        [
            "Ifx_SRC_DAM",
            "DAM",
            "< \\brief 910,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_928[40]",
            "< \\brief 928, \\internal Reserved"
        ],
        [
            "Ifx_SRC_PSI5S",
            "PSI5S",
            "< \\brief 950,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_970[32]",
            "< \\brief 970, \\internal Reserved"
        ],
        [
            "Ifx_SRC_GPSR",
            "GPSR",
            "< \\brief 990,"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_9F0[128]",
            "< \\brief 9F0, \\internal Reserved"
        ],
        [
            "Ifx_SRC_SRCR",
            "GTM_AEIIRQ",
            "< \\brief A70, AEI Shared Service Request"
        ]
    ],
    "Ifx_STM_ACCEN0_Bits": [
        [
            "-",
            "\\brief Access Enable Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN0:1",
            "< \\brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN1:1",
            "< \\brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN2:1",
            "< \\brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN3:1",
            "< \\brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN4:1",
            "< \\brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN5:1",
            "< \\brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN6:1",
            "< \\brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN7:1",
            "< \\brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN8:1",
            "< \\brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN9:1",
            "< \\brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN10:1",
            "< \\brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN11:1",
            "< \\brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN12:1",
            "< \\brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN13:1",
            "< \\brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN14:1",
            "< \\brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN15:1",
            "< \\brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN16:1",
            "< \\brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN17:1",
            "< \\brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN18:1",
            "< \\brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN19:1",
            "< \\brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN20:1",
            "< \\brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN21:1",
            "< \\brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN22:1",
            "< \\brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN23:1",
            "< \\brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN24:1",
            "< \\brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN25:1",
            "< \\brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN26:1",
            "< \\brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN27:1",
            "< \\brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN28:1",
            "< \\brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN29:1",
            "< \\brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN30:1",
            "< \\brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "EN31:1",
            "< \\brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw)"
        ]
    ],
    "Ifx_STM_ACCEN1_Bits": [
        [
            "-",
            "\\brief Access Enable Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:32",
            "< \\brief [31:0] \\internal Reserved"
        ]
    ],
    "Ifx_STM_CAP_Bits": [
        [
            "-",
            "\\brief Timer Capture Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "STMCAP_63_32:32",
            "< \\brief [31:0] Captured System Timer Bits [63:32] - STMCAP[63:32] (rh)"
        ]
    ],
    "Ifx_STM_CAPSV_Bits": [
        [
            "-",
            "\\brief Timer Capture Register Second View",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "STMCAP_63_32:32",
            "< \\brief [31:0] Captured System Timer Bits [63:32] - STMCAP[63:32] (rh)"
        ]
    ],
    "Ifx_STM_CLC_Bits": [
        [
            "-",
            "\\brief Clock Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISR:1",
            "< \\brief [0:0] Module Disable Request Bit - DISR (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "DISS:1",
            "< \\brief [1:1] Module Disable Status Bit - DISS (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:1",
            "< \\brief [2:2] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "EDIS:1",
            "< \\brief [3:3] Sleep Mode Enable Control - EDIS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_STM_CMCON_Bits": [
        [
            "-",
            "\\brief Compare Match Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIZE0:5",
            "< \\brief [4:0] Compare Register Size for CMP0 - MSIZE0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_5:3",
            "< \\brief [7:5] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSTART0:5",
            "< \\brief [12:8] Start Bit Location for CMP0 - MSTART0 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_13:3",
            "< \\brief [15:13] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSIZE1:5",
            "< \\brief [20:16] Compare Register Size for CMP1 - MSIZE1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_21:3",
            "< \\brief [23:21] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "MSTART1:5",
            "< \\brief [28:24] Start Bit Location for CMP1 - MSTART1 (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_29:3",
            "< \\brief [31:29] \\internal Reserved"
        ]
    ],
    "Ifx_STM_CMP_Bits": [
        [
            "-",
            "\\brief Compare Register ${x}",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CMPVAL:32",
            "< \\brief [31:0] Compare Value of Compare Register x - CMPVAL (rw)"
        ]
    ],
    "Ifx_STM_ICR_Bits": [
        [
            "-",
            "\\brief Interrupt Control Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CMP0EN:1",
            "< \\brief [0:0] Compare Register CMP0 Interrupt Enable Control - CMP0EN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CMP0IR:1",
            "< \\brief [1:1] Compare Register CMP0 Interrupt Request Flag - CMP0IR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CMP0OS:1",
            "< \\brief [2:2] Compare Register CMP0 Interrupt Output Selection - CMP0OS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:1",
            "< \\brief [3:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "CMP1EN:1",
            "< \\brief [4:4] Compare Register CMP1 Interrupt Enable Control - CMP1EN (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CMP1IR:1",
            "< \\brief [5:5] Compare Register CMP1 Interrupt Request Flag - CMP1IR (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CMP1OS:1",
            "< \\brief [6:6] Compare Register CMP1 Interrupt Output Selection - CMP1OS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_7:25",
            "< \\brief [31:7] \\internal Reserved"
        ]
    ],
    "Ifx_STM_ID_Bits": [
        [
            "-",
            "\\brief Module Identification Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODREV:8",
            "< \\brief [7:0] Module Revision Number - MODREV (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODTYPE:8",
            "< \\brief [15:8] Module Type - MODTYPE (r)"
        ],
        [
            "Ifx_UReg_32Bit",
            "MODNUM:16",
            "< \\brief [31:16] Module Number Value - MODNUM (r)"
        ]
    ],
    "Ifx_STM_ISCR_Bits": [
        [
            "-",
            "\\brief Interrupt Set/Clear Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CMP0IRR:1",
            "< \\brief [0:0] Reset Compare Register CMP0 Interrupt Flag - CMP0IRR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CMP0IRS:1",
            "< \\brief [1:1] Set Compare Register CMP0 Interrupt Flag - CMP0IRS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CMP1IRR:1",
            "< \\brief [2:2] Reset Compare Register CMP1 Interrupt Flag - CMP1IRR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "CMP1IRS:1",
            "< \\brief [3:3] Set Compare Register CMP1 Interrupt Flag - CMP1IRS (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_4:28",
            "< \\brief [31:4] \\internal Reserved"
        ]
    ],
    "Ifx_STM_KRST0_Bits": [
        [
            "-",
            "\\brief Kernel Reset Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "RSTSTAT:1",
            "< \\brief [1:1] Kernel Reset Status - RSTSTAT (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_2:30",
            "< \\brief [31:2] \\internal Reserved"
        ]
    ],
    "Ifx_STM_KRST1_Bits": [
        [
            "-",
            "\\brief Kernel Reset Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "RST:1",
            "< \\brief [0:0] Kernel Reset - RST (rwh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_STM_KRSTCLR_Bits": [
        [
            "-",
            "\\brief Kernel Reset Status Clear Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "CLR:1",
            "< \\brief [0:0] Kernel Reset Status Clear - CLR (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_1:31",
            "< \\brief [31:1] \\internal Reserved"
        ]
    ],
    "Ifx_STM_OCS_Bits": [
        [
            "-",
            "\\brief OCDS Control and Status Register",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_0:3",
            "< \\brief [2:0] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_3:21",
            "< \\brief [23:3] \\internal Reserved"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUS:4",
            "< \\brief [27:24] OCDS Suspend Control - SUS (rw)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUS_P:1",
            "< \\brief [28:28] SUS Write Protection - SUS_P (w)"
        ],
        [
            "Ifx_UReg_32Bit",
            "SUSSTA:1",
            "< \\brief [29:29] Suspend State - SUSSTA (rh)"
        ],
        [
            "Ifx_UReg_32Bit",
            "reserved_30:2",
            "< \\brief [31:30] \\internal Reserved"
        ]
    ],
    "Ifx_STM_TIM0_Bits": [
        [
            "-",
            "\\brief Timer Register 0",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "STM_31_0:32",
            "< \\brief [31:0] System Timer Bits [31:0] - STM[31:0] (r)"
        ]
    ],
    "Ifx_STM_TIM0SV_Bits": [
        [
            "-",
            "\\brief Timer Register 0 Second View",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "STM_31_0:32",
            "< \\brief [31:0] System Timer Bits [31:0] - STM[31:0] (r)"
        ]
    ],
    "Ifx_STM_TIM1_Bits": [
        [
            "-",
            "\\brief Timer Register 1",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "STM_35_4:32",
            "< \\brief [31:0] System Timer Bits [35:4] - STM[35:4] (r)"
        ]
    ],
    "Ifx_STM_TIM2_Bits": [
        [
            "-",
            "\\brief Timer Register 2",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "STM_39_8:32",
            "< \\brief [31:0] System Timer Bits [39:8] - STM[39:8] (r)"
        ]
    ],
    "Ifx_STM_TIM3_Bits": [
        [
            "-",
            "\\brief Timer Register 3",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "STM_43_12:32",
            "< \\brief [31:0] System Timer Bits [43:12] - STM[43:12] (r)"
        ]
    ],
    "Ifx_STM_TIM4_Bits": [
        [
            "-",
            "\\brief Timer Register 4",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "STM_47_16:32",
            "< \\brief [31:0] System Timer Bits [47:16] - STM[47:16] (r)"
        ]
    ],
    "Ifx_STM_TIM5_Bits": [
        [
            "-",
            "\\brief Timer Register 5",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "STM_51_20:32",
            "< \\brief [31:0] System Timer Bits [51:20] - STM[51:20] (r)"
        ]
    ],
    "Ifx_STM_TIM6_Bits": [
        [
            "-",
            "\\brief Timer Register 6",
            "-"
        ],
        [
            "Ifx_UReg_32Bit",
            "STM_63_32:32",
            "< \\brief [31:0] System Timer Bits [63:32] - STM[63:32] (r)"
        ]
    ],
    "struct _Ifx_STM": [
        [
            "-",
            "\\brief STM object",
            "-"
        ],
        [
            "Ifx_STM_CLC",
            "CLC",
            "< \\brief 0, Clock Control Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_4[4]",
            "< \\brief 4, \\internal Reserved"
        ],
        [
            "Ifx_STM_ID",
            "ID",
            "< \\brief 8, Module Identification Register"
        ],
        [
            "Ifx_UReg_8Bit",
            "reserved_C[4]",
            "< \\brief C, \\internal Reserved"
        ],
        [
            "Ifx_STM_TIM0",
            "TIM0",
            "< \\brief 10, Timer Register 0"
        ],
        [
            "Ifx_STM_TIM1",
            "TIM1",
            "< \\brief 14, Timer Register 1"
        ],
        [
            "Ifx_STM_TIM2",
            "TIM2",
            "< \\brief 18, Timer Register 2"
        ],
        [
            "Ifx_STM_TIM3",
            "TIM3",
            "< \\brief 1C, Timer Register 3"
        ],
        [
            "Ifx_STM_TIM4",
            "TIM4",
            "< \\brief 20, Timer Register 4"
        ],
        [
            "Ifx_STM_TIM5",
            "TIM5",
            "< \\brief 24, Timer Register 5"
        ],
        [
            "Ifx_STM_TIM6",
            "TIM6",
            "< \\brief 28, Timer Register 6"
        ],
        [
            "Ifx_STM_CAP",
            "CAP",
            "< \\brief 2C, Timer Capture Register"
        ]
    ],
    "Ifx_Ssw_Bmhd": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "unsigned short",
            "bmi",
            "< \\brief 0x000: Boot Mode Index (BMI)"
        ],
        [
            "unsigned short",
            "bmhdid",
            "< \\brief 0x002: Boot Mode Header ID (CODE) = B359H"
        ],
        [
            "unsigned int",
            "stad",
            "< \\brief 0x004: User Code start address"
        ],
        [
            "unsigned int",
            "crc",
            "< \\brief 0x008: Check Result for the BMI Header (offset 000H - 007H)"
        ],
        [
            "unsigned int",
            "crcInv",
            "< \\brief 0x00C: Inverted Check Result for the BMI Header (offset 000H - 007H)"
        ],
        [
            "unsigned int",
            "reserved0[60]",
            "< \\brief 0x010: Reserved area (60 words) till the offset 0x100"
        ],
        [
            "unsigned int",
            "pw[8]",
            "< \\brief 0x100: Password protection (8 words) till the offset 0x120"
        ],
        [
            "unsigned int",
            "reserved1[52]",
            "< \\brief 0x120: Reserved area (52 words) till the offset 0x1F0"
        ],
        [
            "unsigned int",
            "confirmation",
            "< \\brief 0x1F0: 32-bit CODE, (always same)"
        ]
    ],
    "Icu_Functions": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Icu_StartCapture",
            "startCapture",
            "Meaning_variable_struct-None"
        ],
        [
            "Icu_StopCapture",
            "stopCapture",
            "Meaning_variable_struct-None"
        ],
        [
            "Icu_GetTimeStamp",
            "getTimeStamp",
            "Meaning_variable_struct-None"
        ]
    ],
    "struct Icu_s": [
        [
            "-",
            "\\brief Structure of the Icu interface",
            "-"
        ],
        [
            "float32",
            "frequency",
            "< \\brief dummy member to avoid error"
        ],
        [
            "Icu_Functions",
            "functions",
            "< \\brief Actual timer period"
        ]
    ],
    "Icu_Config": [
        [
            "-",
            "\\brief Configuration structure of the Icu interface",
            "-"
        ],
        [
            "float32",
            "frequency",
            "< \\brief dummy member to avoid error"
        ]
    ],
    "PwmHl_Functions": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "PwmHl_Start",
            "start",
            "Meaning_variable_struct-None"
        ],
        [
            "PwmHl_Stop",
            "stop",
            "Meaning_variable_struct-None"
        ]
    ],
    "struct PwmHl_s": [
        [
            "-",
            "\\brief Structure of the TPwm interface",
            "-"
        ],
        [
            "float32",
            "t12Frequency",
            "< \\brief Actual timer12 frequency"
        ],
        [
            "Ifx_TimerValue",
            "t12Period",
            "< \\brief Actual timer 12 period"
        ],
        [
            "float32",
            "t13Frequency",
            "< \\brief Actual timer13 frequency"
        ],
        [
            "Ifx_TimerValue",
            "t13Period",
            "< \\brief Actual timer 13 period"
        ],
        [
            "PwmHl_Functions",
            "functions",
            "< \\brief Actual timer period"
        ]
    ],
    "PwmHl_Config": [
        [
            "-",
            "\\brief Configuration structure of the TPwm interface",
            "-"
        ],
        [
            "float32",
            "t12Frequency",
            "< \\brief Specify expected T12 PWM frequency in Hertz"
        ],
        [
            "Ifx_TimerValue",
            "t12Period",
            "< \\brief Specify expected T12 PWM period in ticks."
        ],
        [
            "float32",
            "t13Frequency",
            "< \\brief Specify expected T13 PWM frequency in Hertz"
        ],
        [
            "Ifx_TimerValue",
            "t13Period",
            "< \\brief Specify expected T13 PWM period in ticks."
        ],
        [
            "Ifx_TimerValue",
            "phaseDelay",
            "< \\brief Specify the ticks before before updating each ouput hall pattern"
        ],
        [
            "Ifx_TimerValue",
            "noiseFilter",
            "< \\brief Specify hall sensor noise filter"
        ],
        [
            "Ifx_ActiveState",
            "activeState",
            "< \\brief Active state select for PWM output. Active high means that the PWM edge is rising at the elapsed of waitingTicks"
        ]
    ],
    "Timer_Functions": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Timer_Start",
            "start",
            "Meaning_variable_struct-None"
        ],
        [
            "Timer_Stop",
            "stop",
            "Meaning_variable_struct-None"
        ],
        [
            "Timer_SynchronousStart",
            "synchronousStart",
            "Meaning_variable_struct-None"
        ],
        [
            "Timer_SynchronousStop",
            "synchronousStop",
            "Meaning_variable_struct-None"
        ],
        [
            "Timer_CountOneStep",
            "countOneStep",
            "Meaning_variable_struct-None"
        ],
        [
            "Timer_StartSingleShotMode",
            "startSingleShotMode",
            "Meaning_variable_struct-None"
        ]
    ],
    "struct Timer_s": [
        [
            "-",
            "\\brief Structure of the Timer interface",
            "-"
        ],
        [
            "float32",
            "t12Frequency",
            "< \\brief Actual timer12 frequency"
        ],
        [
            "Ifx_TimerValue",
            "t12Period",
            "< \\brief Actual timer 12 period"
        ],
        [
            "float32",
            "t13Frequency",
            "< \\brief Actual timer13 frequency"
        ],
        [
            "Ifx_TimerValue",
            "t13Period",
            "< \\brief Actual timer 13 period"
        ],
        [
            "Timer_Functions",
            "functions",
            "< \\brief  timer functions"
        ]
    ],
    "Timer_Config": [
        [
            "-",
            "\\brief Configuration structure of the Timer interface",
            "-"
        ],
        [
            "float32",
            "t12Frequency",
            "< \\brief Specify expected T12 PWM frequency in Hertz"
        ],
        [
            "Ifx_TimerValue",
            "t12Period",
            "< \\brief Specify expected T12 PWM period in ticks."
        ],
        [
            "float32",
            "t13Frequency",
            "< \\brief Specify expected T13 PWM frequency in Hertz"
        ],
        [
            "Ifx_TimerValue",
            "t13Period",
            "< \\brief Specify expected T13 PWM period in ticks."
        ],
        [
            "Ifx_TimerValue",
            "waitingTime",
            "< \\brief Specify the expected ticks before timer starts (TWAIT)"
        ],
        [
            "Ifx_TimerValue",
            "activeCount",
            "< \\brief Specify active PWM period (TCOUNT)"
        ]
    ],
    "TPwm_Functions": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "TPwm_Start",
            "start",
            "Meaning_variable_struct-None"
        ],
        [
            "TPwm_Pause",
            "pause",
            "Meaning_variable_struct-None"
        ],
        [
            "TPwm_Resume",
            "resume",
            "Meaning_variable_struct-None"
        ],
        [
            "TPwm_Stop",
            "stop",
            "Meaning_variable_struct-None"
        ]
    ],
    "struct TPwm_s": [
        [
            "-",
            "\\brief Structure of the TPwm interface",
            "-"
        ],
        [
            "float32",
            "frequency",
            "< \\brief Actual frequency"
        ],
        [
            "Ifx_TimerValue",
            "period",
            "< \\brief Actual timer period"
        ],
        [
            "TPwm_Functions",
            "functions",
            "< \\brief Actual timer period"
        ]
    ],
    "TPwm_Config": [
        [
            "-",
            "\\brief Configuration structure of the TPwm interface",
            "-"
        ],
        [
            "float32",
            "frequency",
            "< \\brief Specify expected PWM frequency in Hertz"
        ],
        [
            "Ifx_TimerValue",
            "waitingTime",
            "< \\brief Specify the expected ticks before timer starts (TWAIT)"
        ],
        [
            "Ifx_TimerValue",
            "activeCount",
            "< \\brief Specify active PWM period (TCOUNT)"
        ],
        [
            "Ifx_TimerValue",
            "period",
            "< \\brief Specify expected PWM period in ticks."
        ],
        [
            "Ifx_ActiveState",
            "activeState",
            "< \\brief Active state select for PWM output. Active high means that the PWM edge is rising at the elapsed of waitingTicks"
        ]
    ],
    "SpiIf_Flags": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "onTransfer : 1",
            "< \\brief Channel status: On transfer"
        ],
        [
            "uint32",
            "byteAccess : 1",
            "< \\brief Channel status: 8bit / 16 bit access"
        ]
    ],
    "SpiIf_Job": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "void",
            "*data",
            "Meaning_variable_struct-None"
        ],
        [
            "Ifx_SizeT",
            "remaining",
            "Meaning_variable_struct-None"
        ]
    ],
    "SpiIf_funcs": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "SpiIf_Exchange",
            "exchange",
            "Meaning_variable_struct-None"
        ],
        [
            "SpiIf_GetStatus",
            "getStatus",
            "Meaning_variable_struct-None"
        ],
        [
            "SpiIf_OnEvent",
            "onTx",
            "Meaning_variable_struct-None"
        ],
        [
            "SpiIf_OnEvent",
            "onRx",
            "Meaning_variable_struct-None"
        ],
        [
            "SpiIf_OnEvent",
            "onError",
            "Meaning_variable_struct-None"
        ]
    ],
    "struct SpiIf_": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "pvoid",
            "driver",
            "< \\brief Spi specific driver"
        ],
        [
            "uint32",
            "sending",
            "< \\brief"
        ],
        [
            "SpiIf_Ch",
            "*activeChannel",
            "< \\brief Channel actually transmitting / receiving"
        ],
        [
            "uint32",
            "txCount",
            "Meaning_variable_struct-None"
        ],
        [
            "uint32",
            "rxCount",
            "Meaning_variable_struct-None"
        ],
        [
            "SpiIf_funcs",
            "functions",
            "Meaning_variable_struct-None"
        ]
    ],
    "SpiIf_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "SpiIf_Mode",
            "mode",
            "< \\brief Specifies the interface operation mode"
        ],
        [
            "Ifx_Priority",
            "rxPriority",
            "< \\brief Specifies the priority of the receive interrupt"
        ],
        [
            "Ifx_Priority",
            "txPriority",
            "< \\brief Specifies the priority of the transmit interrupt"
        ],
        [
            "Ifx_Priority",
            "erPriority",
            "< \\brief Specifies the priority of the error interrupt"
        ],
        [
            "IfxSrc_Tos",
            "isrProvider",
            "< \\brief Specifies the handler of the interrupts"
        ],
        [
            "Ifx_SizeT",
            "bufferSize",
            "< \\brief Specifies the number of channels that can be buffered. If 0, buffering is disabled"
        ],
        [
            "void",
            "*buffer                /**< \\brief Specifies the buffer location.The buffer parameter must point on a free memory location where the",
            "Meaning_variable_struct-None"
        ],
        [
            "float32",
            "maximumBaudrate",
            "< \\brief Maximum baudrate used by the channels, this value is used to optimise the SPI internal clock"
        ]
    ],
    "Spi_ErrorChecks": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "baudrate : 1",
            "< \\brief TRUE = checked, FALSE = ignored"
        ],
        [
            "uint32",
            "phase : 1",
            "< \\brief TRUE = checked, FALSE = ignored"
        ],
        [
            "uint32",
            "receive : 1",
            "< \\brief TRUE = checked, FALSE = ignored"
        ],
        [
            "uint32",
            "transmit : 1",
            "< \\brief TRUE = checked, FALSE = ignored"
        ],
        [
            "uint32",
            "reserved : 28",
            "Meaning_variable_struct-None"
        ]
    ],
    "SpiIf_ChMode": [
        [
            "-",
            "Channel operation mode",
            "-"
        ],
        [
            "uint32",
            "enabled : 1",
            "< \\brief 1 = channel enabled, 0 = channel disabled"
        ],
        [
            "uint32",
            "autoCS : 1",
            "< \\brief 1 = chip select is controlled by the hardware module or, 0 = by software."
        ],
        [
            "uint32",
            "loopback : 1",
            "< \\brief 0 = normal mode, 1 = loopback mode"
        ],
        [
            "uint32",
            "clockPolarity : 1",
            "< \\brief \\ref SpiIf_ClockPolarity"
        ],
        [
            "uint32",
            "shiftClock : 1",
            "< \\brief \\ref SpiIf_ShiftClock"
        ],
        [
            "uint32",
            "dataHeading : 1",
            "< \\brief \\ref SpiIf_DataHeading"
        ],
        [
            "uint32",
            "dataWidth : 6",
            "< \\brief range 2 .. 32 bits (note 2 = 2-bits, 3 = 3-bits ..."
        ],
        [
            "uint32",
            "csActiveLevel : 1",
            "< \\brief \\ref Ifx_ActiveState"
        ],
        [
            "uint32",
            "parityCheck : 1",
            "< \\brief 0 = disabled, 1 = enabled"
        ],
        [
            "uint32",
            "parityMode : 1",
            "< \\brief \\ref Ifx_ParityMode"
        ],
        [
            "SpiIf_SlsoTiming_HalfTsclk",
            "csInactiveDelay",
            "< \\brief CS Inactive Delay in Tsclk/2 units"
        ],
        [
            "SpiIf_SlsoTiming_HalfTsclk",
            "csLeadDelay",
            "< \\brief CS Lead Delay in Tsclk/2 units"
        ],
        [
            "SpiIf_SlsoTiming_HalfTsclk",
            "csTrailDelay",
            "< \\brief CS Trail Delay in Tsclk/2 units"
        ]
    ],
    "struct SpiIf_Ch_": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "SpiIf",
            "*driver",
            "< \\brief Pointer to the SPI interface driver"
        ],
        [
            "SpiIf_Flags",
            "flags",
            "Meaning_variable_struct-None"
        ],
        [
            "Spi_ErrorChecks",
            "errorChecks",
            "< \\brief Error checks"
        ],
        [
            "sint32",
            "baudrate",
            "< \\brief Real baudrate"
        ],
        [
            "SpiIf_Job",
            "tx",
            "Meaning_variable_struct-None"
        ],
        [
            "SpiIf_Job",
            "rx",
            "Meaning_variable_struct-None"
        ],
        [
            "SpiIf_Cbk",
            "onExchangeEnd",
            "< \\brief Specifies the callback function on end of exchange"
        ],
        [
            "void",
            "*callbackData",
            "< \\brief Specifies pointer to the user specific data on transmit end"
        ],
        [
            "TxRxHandler",
            "txHandler",
            "Meaning_variable_struct-None"
        ],
        [
            "TxRxHandler",
            "rxHandler",
            "Meaning_variable_struct-None"
        ]
    ],
    "struct SpiIf_ChConfig_": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "SpiIf",
            "*driver",
            "< \\brief Pointer to an implementation of SPI interface driver, e.g. \\ref IfxQspi_SpiMaster_ChannelConfig"
        ],
        [
            "float32",
            "baudrate",
            "< \\brief Specifies the SPI baudrate"
        ],
        [
            "SpiIf_ChMode",
            "mode",
            "< \\brief"
        ],
        [
            "Spi_ErrorChecks",
            "errorChecks",
            "< \\brief"
        ]
    ],
    "struct IfxStdIf_DPipe_": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxStdIf_InterfaceDriver",
            "driver",
            "< \\brief Pointer to the specific driver object"
        ],
        [
            "boolean",
            "txDisabled",
            "< \\brief If disabled is set to TRUE, the output is disabled, else enabled"
        ],
        [
            "IfxStdIf_DPipe_Write",
            "write",
            "< \\brief \\see IfxStdIf_DPipe_Write"
        ],
        [
            "IfxStdIf_DPipe_Read",
            "read",
            "< \\brief \\see IfxStdIf_DPipe_Read"
        ],
        [
            "IfxStdIf_DPipe_GetReadCount",
            "getReadCount",
            "< \\brief \\see IfxStdIf_DPipe_GetReadCount"
        ],
        [
            "IfxStdIf_DPipe_GetReadEvent",
            "getReadEvent",
            "< \\brief \\see IfxStdIf_DPipe_GetReadEvent"
        ],
        [
            "IfxStdIf_DPipe_GetWriteCount",
            "getWriteCount",
            "< \\brief \\see IfxStdIf_DPipe_GetWriteCount"
        ],
        [
            "IfxStdIf_DPipe_GetWriteEvent",
            "getWriteEvent",
            "< \\brief \\see IfxStdIf_DPipe_GetWriteEvent"
        ],
        [
            "IfxStdIf_DPipe_CanReadCount",
            "canReadCount",
            "< \\brief \\see IfxStdIf_DPipe_CanReadCount"
        ],
        [
            "IfxStdIf_DPipe_CanWriteCount",
            "canWriteCount",
            "< \\brief \\see IfxStdIf_DPipe_CanWriteCount"
        ],
        [
            "IfxStdIf_DPipe_FlushTx",
            "flushTx",
            "< \\brief \\see IfxStdIf_DPipe_FlushTx"
        ],
        [
            "IfxStdIf_DPipe_ClearTx",
            "clearTx",
            "< \\brief \\see IfxStdIf_DPipe_ClearTx"
        ],
        [
            "IfxStdIf_DPipe_ClearRx",
            "clearRx",
            "< \\brief \\see IfxStdIf_DPipe_ClearRx"
        ],
        [
            "IfxStdIf_DPipe_OnReceive",
            "onReceive",
            "< \\brief \\see IfxStdIf_DPipe_OnReceive"
        ],
        [
            "IfxStdIf_DPipe_OnTransmit",
            "onTransmit",
            "< \\brief \\see IfxStdIf_DPipe_OnTransmit"
        ],
        [
            "IfxStdIf_DPipe_OnError",
            "onError",
            "< \\brief \\see IfxStdIf_DPipe_OnError"
        ],
        [
            "IfxStdIf_DPipe_GetSendCount",
            "getSendCount",
            "< \\brief \\see IfxStdIf_DPipe_GetSendCount"
        ],
        [
            "IfxStdIf_DPipe_GetTxTimeStamp",
            "getTxTimeStamp",
            "< \\brief \\see IfxStdIf_DPipe_GetTxTimeStamp"
        ],
        [
            "IfxStdIf_DPipe_ResetSendCount",
            "resetSendCount",
            "< \\brief \\see IfxStdIf_DPipe_ResetSendCount"
        ]
    ],
    "B": [
        [
            "-",
            "< \\brief Global status access",
            "-"
        ],
        [
            "uint32",
            "notSynchronised : 1",
            "< \\brief Sensor is not synchronized"
        ],
        [
            "uint32",
            "signalLoss : 1",
            "< \\brief Loss of signal error"
        ],
        [
            "uint32",
            "signalDegradation : 1",
            "< \\brief Signal degradation warning"
        ],
        [
            "uint32",
            "trackingLoss : 1",
            "< \\brief Tracking loss error"
        ],
        [
            "uint32",
            "commError : 1",
            "< \\brief Communication error"
        ]
    ],
    "struct IfxStdIf_Pos_": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxStdIf_InterfaceDriver",
            "driver",
            "< \\brief Interface driver object"
        ],
        [
            "IfxStdIf_Pos_OnZeroIrq",
            "onZeroIrq",
            "< \\brief \\see IfxStdIf_Pos_OnZeroIrq"
        ],
        [
            "IfxStdIf_Pos_GetAbsolutePosition",
            "getAbsolutePosition",
            "< \\brief Return the absolute position"
        ],
        [
            "IfxStdIf_Pos_GetOffset",
            "getOffset",
            "< \\brief \\see IfxStdIf_Pos_GetOffset"
        ],
        [
            "IfxStdIf_Pos_GetPosition",
            "getPosition",
            "< \\brief \\see IfxStdIf_Pos_GetPosition"
        ],
        [
            "IfxStdIf_Pos_GetDirection",
            "getDirection",
            "< \\brief \\see IfxStdIf_Pos_GetDirection"
        ],
        [
            "IfxStdIf_Pos_GetFault",
            "getFault",
            "< \\brief \\see IfxStdIf_Pos_GetFault"
        ],
        [
            "IfxStdIf_Pos_GetRawPosition",
            "getRawPosition",
            "< \\brief \\see IfxStdIf_Pos_GetRawPosition"
        ],
        [
            "IfxStdIf_Pos_GetPeriodPerRotation",
            "getPeriodPerRotation",
            "< \\brief \\see IfxStdIf_Pos_GetPeriodPerRotation"
        ],
        [
            "IfxStdIf_Pos_GetRefreshPeriod",
            "getRefreshPeriod",
            "< \\brief \\see IfxStdIf_Pos_GetRefreshPeriod"
        ],
        [
            "IfxStdIf_Pos_GetResolution",
            "getResolution",
            "< \\brief \\see IfxStdIf_Pos_GetResolution"
        ],
        [
            "IfxStdIf_Pos_GetSensorType",
            "getSensorType",
            "< \\brief \\see IfxStdIf_Pos_GetSensorType"
        ],
        [
            "IfxStdIf_Pos_GetTurn",
            "getTurn",
            "< \\brief \\see IfxStdIf_Pos_GetTurn"
        ],
        [
            "IfxStdIf_Pos_OnEventA",
            "onEventA",
            "< \\brief \\see IfxStdIf_Pos_OnEventA"
        ],
        [
            "IfxStdIf_Pos_Reset",
            "reset",
            "< \\brief \\see IfxStdIf_Pos_Reset"
        ],
        [
            "IfxStdIf_Pos_ResetFaults",
            "resetFaults",
            "< \\brief \\see IfxStdIf_Pos_ResetFaults"
        ],
        [
            "IfxStdIf_Pos_GetSpeed",
            "getSpeed",
            "< \\brief \\see IfxStdIf_Pos_GetSpeed"
        ],
        [
            "IfxStdIf_Pos_Update",
            "update",
            "< \\brief \\see IfxStdIf_Pos_Update"
        ],
        [
            "IfxStdIf_Pos_SetOffset",
            "setOffset",
            "< \\brief \\see IfxStdIf_Pos_SetOffset"
        ],
        [
            "IfxStdIf_Pos_SetPosition",
            "setPosition",
            "< \\brief \\see IfxStdIf_Pos_SetPosition"
        ],
        [
            "IfxStdIf_Pos_SetRawPosition",
            "setRawPosition",
            "< \\brief \\see IfxStdIf_Pos_SetRawPosition"
        ],
        [
            "IfxStdIf_Pos_SetSpeed",
            "setSpeed",
            "< \\brief \\see IfxStdIf_Pos_SetSpeed"
        ],
        [
            "IfxStdIf_Pos_SetRefreshPeriod",
            "setRefreshPeriod",
            "< \\brief \\see IfxStdIf_Pos_SetRefreshPeriod"
        ]
    ],
    "IfxStdIf_Pos_Config": [
        [
            "-",
            "\\brief Position interface configuration",
            "-"
        ],
        [
            "sint32",
            "offset",
            "< \\brief Position sensor offset"
        ],
        [
            "boolean",
            "reversed",
            "< \\brief If true, the sensor direction is reversed"
        ],
        [
            "sint32",
            "resolution",
            "< \\brief Sensor resolution. For encoder with 1024 pulse per revolution, the value should be 1024"
        ],
        [
            "uint16",
            "periodPerRotation",
            "< \\brief Number of period per rotation. Is usually 1 for encoder"
        ],
        [
            "IfxStdIf_Pos_ResolutionFactor",
            "resolutionFactor",
            "< \\brief Resolution multiplier for encoder interface, valid is 2, 4."
        ],
        [
            "float32",
            "updatePeriod",
            "< \\brief period in seconds, at which the application calls IfxStdIf_Pos_update()"
        ],
        [
            "float32",
            "speedModeThreshold",
            "< \\brief Speed threshold used for the speed calculation mode. For encoder, above the threshold the pulse count mode is used, below the threshold, the time delta is used"
        ],
        [
            "float32",
            "minSpeed",
            "< \\brief Absolute minimal allowed speed. below speed is recognized as 0rad/s"
        ],
        [
            "float32",
            "maxSpeed",
            "< \\brief Absolute maximal allowed speed. Above speed is recognized as error"
        ],
        [
            "boolean",
            "speedFilterEnabled",
            "< \\brief Enable / disable the speed low pass filter"
        ],
        [
            "float32",
            "speedFilerCutOffFrequency",
            "< \\brief Speed low pass filter cut off frequency"
        ]
    ],
    "struct IfxStdIf_PwmHl_": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxStdIf_InterfaceDriver",
            "driver",
            "< \\brief Interface driver object"
        ],
        [
            "IfxStdIf_PwmHl_SetDeadtime",
            "setDeadtime",
            "< \\brief IfxStdIf_PwmHl_SetDeadtime"
        ],
        [
            "IfxStdIf_PwmHl_GetDeadtime",
            "getDeadtime",
            "< \\brief IfxStdIf_PwmHl_GetDeadtime"
        ],
        [
            "IfxStdIf_PwmHl_SetMinPulse",
            "setMinPulse",
            "< \\brief IfxStdIf_PwmHl_SetMinPulse"
        ],
        [
            "IfxStdIf_PwmHl_GetMinPulse",
            "getMinPulse",
            "< \\brief IfxStdIf_PwmHl_GetMinPulse"
        ],
        [
            "IfxStdIf_PwmHl_GetMode",
            "getMode",
            "< \\brief IfxStdIf_PwmHl_GetMode"
        ],
        [
            "IfxStdIf_PwmHl_SetMode",
            "setMode",
            "< \\brief IfxStdIf_PwmHl_SetMode"
        ],
        [
            "IfxStdIf_PwmHl_SetOnTime",
            "setOnTime",
            "< \\brief IfxStdIf_PwmHl_SetOnTime"
        ],
        [
            "IfxStdIf_PwmHl_SetOnTimeAndShift",
            "setOnTimeAndShift",
            "< \\brief IfxStdIf_PwmHl_SetOnTime"
        ],
        [
            "IfxStdIf_PwmHl_SetPulse",
            "setPulse",
            "< \\brief IfxStdIf_PwmHl_Pulse"
        ],
        [
            "IfxStdIf_PwmHl_SetupChannels",
            "setupChannels",
            "< \\brief IfxStdIf_PwmHl_SetupChannels"
        ],
        [
            "IfxStdIf_Timer",
            "timer",
            "< \\brief Timer related standard interface"
        ]
    ],
    "IfxStdIf_PwmHl_Config": [
        [
            "-",
            "\\brief Multi-channels PWM object configuration",
            "-"
        ],
        [
            "float32",
            "deadtime",
            "< \\brief Dead time between the top and bottom channels in seconds"
        ],
        [
            "float32",
            "minPulse",
            "< \\brief Min pulse allowed as active state for the top and bottom PWM in seconds"
        ],
        [
            "uint8",
            "channelCount",
            "< \\brief Number of PWM channels, one channel is made of a top and bottom channel"
        ],
        [
            "boolean",
            "emergencyEnabled",
            "< \\brief Specifies if the emergency stop should be enabled or not"
        ],
        [
            "IfxPort_OutputMode",
            "outputMode",
            "< \\brief Output mode of ccx and coutx pins"
        ],
        [
            "IfxPort_PadDriver",
            "outputDriver",
            "< \\brief Output pad driver of ccx and coutx pins"
        ],
        [
            "Ifx_ActiveState",
            "ccxActiveState",
            "< \\brief Top PWM active state"
        ],
        [
            "Ifx_ActiveState",
            "coutxActiveState",
            "< \\brief Bottom PWM active state"
        ]
    ],
    "struct IfxStdIf_Timer_": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxStdIf_InterfaceDriver",
            "driver",
            "< \\brief Interface driver object"
        ],
        [
            "IfxStdIf_Timer_GetFrequency",
            "getFrequency",
            "< \\brief \\see IfxStdIf_Timer_GetFrequency"
        ],
        [
            "IfxStdIf_Timer_GetPeriod",
            "getPeriod",
            "< \\brief \\see IfxStdIf_Timer_GetPeriod"
        ],
        [
            "IfxStdIf_Timer_GetResolution",
            "getResolution",
            "< \\brief \\see IfxStdIf_Timer_GetResolution"
        ],
        [
            "IfxStdIf_Timer_GetTrigger",
            "getTrigger",
            "< \\brief \\see IfxStdIf_Timer_GetTrigger"
        ],
        [
            "IfxStdIf_Timer_SetFrequency",
            "setFrequency",
            "< \\brief \\see IfxStdIf_Timer_SetFrequency"
        ],
        [
            "IfxStdIf_Timer_UpdateInputFrequency",
            "updateInputFrequency",
            "< \\brief \\see IfxStdIf_Timer_UpdateInputFrequency"
        ],
        [
            "IfxStdIf_Timer_ApplyUpdate",
            "applyUpdate",
            "< \\brief \\see IfxStdIf_Timer_ApplyUpdate"
        ],
        [
            "IfxStdIf_Timer_DisableUpdate",
            "disableUpdate",
            "< \\brief \\see IfxStdIf_Timer_DisableUpdate"
        ],
        [
            "IfxStdIf_Timer_GetInputFrequency",
            "getInputFrequency",
            "< \\brief \\see IfxStdIf_Timer_GetInputFrequency"
        ],
        [
            "IfxStdIf_Timer_Run",
            "run",
            "< \\brief \\see IfxStdIf_Timer_Run"
        ],
        [
            "IfxStdIf_Timer_SetPeriod",
            "setPeriod",
            "< \\brief \\see IfxStdIf_Timer_SetPeriod"
        ],
        [
            "IfxStdIf_Timer_SetSingleMode",
            "setSingleMode",
            "< \\brief \\see IfxStdIf_Timer_SetSingleMode"
        ],
        [
            "IfxStdIf_Timer_SetTrigger",
            "setTrigger",
            "< \\brief \\see IfxStdIf_Timer_SetTrigger"
        ],
        [
            "IfxStdIf_Timer_Stop",
            "stop",
            "< \\brief \\see IfxStdIf_Timer_Stop"
        ],
        [
            "IfxStdIf_Timer_AckTimerIrq",
            "ackTimerIrq",
            "< \\brief \\see IfxStdIf_Timer_AckTimerIrq"
        ],
        [
            "IfxStdIf_Timer_AckTriggerIrq",
            "ackTriggerIrq",
            "< \\brief \\see IfxStdIf_Timer_AckTriggerIrq"
        ]
    ],
    "IfxStdIf_Timer_TrigConfig": [
        [
            "-",
            "\\brief Trigger configuration",
            "-"
        ],
        [
            "boolean",
            "enabled",
            "< \\brief If true, the trigger functionality is Initialised, else ignored"
        ],
        [
            "Ifx_TimerValue",
            "triggerPoint",
            "< \\brief Trigger point in timer ticks"
        ],
        [
            "Ifx_Priority",
            "isrPriority",
            "< \\brief Interrupt isrPriority of the trigger interrupt, if 0 the interrupt is disable"
        ],
        [
            "IfxSrc_Tos",
            "isrProvider",
            "< \\brief Interrupt service provider for the trigger interrupt"
        ],
        [
            "IfxPort_OutputMode",
            "outputMode",
            "< \\brief Output mode"
        ],
        [
            "IfxPort_PadDriver",
            "outputDriver",
            "< \\brief Output pad driver"
        ],
        [
            "boolean",
            "risingEdgeAtPeriod",
            "< \\brief Set the clock signal polarity, if TRUE, the rising edge is at the period, else at the trigger offset. When the timer is stopped, the output is set to high"
        ],
        [
            "boolean",
            "outputEnabled",
            "< \\brief If TRUE, the output pin is enabled, else disabled. In case the output is disabled, the output pin is not initialized."
        ]
    ],
    "IfxStdIf_Timer_Config": [
        [
            "-",
            "\\brief Timer configuration",
            "-"
        ],
        [
            "float32",
            "frequency",
            "< \\brief PWM frequency in Hz. This parameter is only used to initialise the timer structure. An additional cell is required to build the timer."
        ],
        [
            "Ifx_Priority",
            "isrPriority",
            "< \\brief Interrupt isrPriority of the timer interrupt, if 0 the interrupt is disable"
        ],
        [
            "IfxSrc_Tos",
            "isrProvider",
            "< \\brief Interrupt service provider for the timer interrupt"
        ],
        [
            "float32",
            "minResolution",
            "< \\brief Minimum resolution of the timer in seconds. if 0, this parameter is ignored. If the configuration does not enable this setting a warning is given"
        ],
        [
            "IfxStdIf_Timer_TrigConfig",
            "trigger",
            "< \\brief Trigger configuration"
        ],
        [
            "IfxStdIf_Timer_CountDir",
            "countDir",
            "< \\brief Timer counting mode"
        ],
        [
            "float32",
            "startOffset",
            "< \\brief FIXME make startOffset as Ifx_TimerValue. Timer initial offset in % of the period"
        ]
    ],
    "Ifx_Console": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxStdIf_DPipe",
            "*standardIo",
            "<\\brief Pointer to the \\ref IfxStdIf_DPipe object used as general console"
        ],
        [
            "sint16",
            "align",
            "<\\brief Variable for storing the actual (left)indentation level of the \\ref Ifx_g_console"
        ]
    ],
    "Ifx_Shell_Command": [
        [
            "-",
            "\\brief Shell command object",
            "-"
        ],
        [
            "pchar",
            "commandLine",
            "Meaning_variable_struct-None"
        ],
        [
            "pchar",
            "help",
            "Meaning_variable_struct-None"
        ],
        [
            "void",
            "*data",
            "Meaning_variable_struct-None"
        ],
        [
            "Ifx_Shell_Call",
            "call",
            "Meaning_variable_struct-None"
        ]
    ],
    "Ifx_Shell_CmdLine": [
        [
            "-",
            "\\brief Command line editing state",
            "-"
        ],
        [
            "char",
            "*cmdStr",
            "< \\brief Pointer to current string containing command line as so far processed"
        ],
        [
            "Ifx_SizeT",
            "cursor",
            "< \\brief Pointer to variable containing position of cursor in so-far-processed command line"
        ],
        [
            "Ifx_SizeT",
            "length",
            "< \\brief Pointer to variable containing total length of command line"
        ],
        [
            "boolean",
            "historyAdd",
            "< \\brief If TRUE, when Enter is pressed, the current cmdLine should be added to the command history (in parent)"
        ],
        [
            "Ifx_SizeT",
            "historyItem",
            "< \\brief Item ID in command history list, or IFX_SHELL_CMD_HISTORY_NO_ITEM if not using list (e.g. new command)"
        ]
    ],
    "Ifx_Shell_Protocol": [
        [
            "-",
            "\\brief Shell protocol configuration",
            "-"
        ],
        [
            "boolean",
            "(*start)(void *protocol, IfxStdIf_DPipe *io)",
            "Meaning_variable_struct-None"
        ],
        [
            "void",
            "(*execute)( *protocol)",
            "Meaning_variable_struct-None"
        ],
        [
            "void",
            "(*onStart)( *protocol,  *data)",
            "Meaning_variable_struct-None"
        ],
        [
            "void",
            "*onStartData",
            "Meaning_variable_struct-None"
        ],
        [
            "void",
            "*object",
            "Meaning_variable_struct-None"
        ],
        [
            "boolean",
            "started",
            "Meaning_variable_struct-None"
        ]
    ],
    "Ifx_Shell_Flags": [
        [
            "-",
            "\\brief Shell control flags",
            "-"
        ],
        [
            "uint16",
            "showPrompt : 1",
            "Meaning_variable_struct-None"
        ],
        [
            "uint16",
            "enabled : 1",
            "Meaning_variable_struct-None"
        ],
        [
            "uint16",
            "sendResultCode : 1",
            "Meaning_variable_struct-None"
        ],
        [
            "uint16",
            "echo : 1",
            "Meaning_variable_struct-None"
        ],
        [
            "uint16",
            "echoError : 1",
            "Meaning_variable_struct-None"
        ]
    ],
    "Ifx_Shell_Runtime": [
        [
            "-",
            "\\brief internal Shell run-time data",
            "-"
        ],
        [
            "char",
            "echo[2]",
            "Meaning_variable_struct-None"
        ],
        [
            "char",
            "inputbuffer[IFX_CFG_SHELL_CMD_LINE_SIZE + 1]",
            "Meaning_variable_struct-None"
        ],
        [
            "char",
            "cmdStr[IFX_CFG_SHELL_CMD_LINE_SIZE]",
            "Meaning_variable_struct-None"
        ],
        [
            "Ifx_Shell_CmdState",
            "cmdState",
            "Meaning_variable_struct-None"
        ],
        [
            "char",
            "escBracketNum",
            "Meaning_variable_struct-None"
        ]
    ],
    "Ifx_Shell": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxStdIf_DPipe",
            "*io",
            "< \\brief Pointer to IfxStdIf_DPipe object used by the Shell"
        ],
        [
            "Ifx_Shell_Flags",
            "control",
            "< \\brief control flags"
        ],
        [
            "char",
            "*cmdHistory[IFX_CFG_SHELL_CMD_HISTORY_SIZE]",
            "Meaning_variable_struct-None"
        ],
        [
            "Ifx_Shell_CmdLine",
            "cmd",
            "Meaning_variable_struct-None"
        ],
        [
            "Ifx_Shell_Runtime",
            "locals",
            "< \\brief Runtime data"
        ],
        [
            "Ifx_Shell_CommandListConst",
            "commandList[IFX_CFG_SHELL_COMMAND_LISTS]",
            "Meaning_variable_struct-None"
        ],
        [
            "Ifx_Shell_Protocol",
            "protocol",
            "< \\brief Protocol handler data"
        ]
    ],
    "Ifx_Shell_Config": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxStdIf_DPipe",
            "*standardIo",
            "<\\brief Pointer to a IfxStdIf_DPipe object used by the Shell"
        ],
        [
            "boolean",
            "echo",
            "<\\brief Specifies whether each command shall be echoed back to user"
        ],
        [
            "boolean",
            "showPrompt",
            "<\\brief Specifies whether the IFX_CFG_SHELL_PROMPT shall be displayed after each command"
        ],
        [
            "boolean",
            "sendResultCode",
            "<\\brief Specifies whether the Ifx_Shell_ResultCode shall be sent to user"
        ],
        [
            "Ifx_Shell_CommandListConst",
            "commandList[IFX_CFG_SHELL_COMMAND_LISTS]",
            "< \\brief Specifies pointer to the command list"
        ],
        [
            "Ifx_Shell_Protocol",
            "protocol",
            "<\\brief Configuration for the Ifx_Shell_Protocol"
        ]
    ],
    "Ifx_Shell_Syntax": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "pchar",
            "syntax",
            "<\\brief syntax"
        ],
        [
            "pchar",
            "description",
            "<\\brief description"
        ]
    ],
    "Ifx_GlobalResources_Item": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "void",
            "*resource",
            "Meaning_variable_struct-None"
        ],
        [
            "pchar",
            "name",
            "Meaning_variable_struct-None"
        ]
    ],
    "Ifx_AngleTrkF32_Config": [
        [
            "-",
            "\\brief Angle Tracking Observer configuration",
            "-"
        ],
        [
            "float32",
            "kp",
            "< \\brief Proportional gain"
        ],
        [
            "float32",
            "ki",
            "< \\brief Integrator gain"
        ],
        [
            "float32",
            "kd",
            "< \\brief Derivative gain"
        ],
        [
            "float32",
            "speedLpfFc",
            "< \\brief Cut-off frequency of speed low-pass filter."
        ],
        [
            "float32",
            "errorThreshold",
            "< \\brief Threshold of error value in the tracking loop"
        ],
        [
            "sint32",
            "sqrAmplMax",
            "< \\brief Maximum value for square of signal amplitudes"
        ],
        [
            "sint32",
            "sqrAmplMin",
            "< \\brief Minimum value for square of signal amplitudes"
        ],
        [
            "uint16",
            "periodPerRotation",
            "< \\brief Number of electrical periods per mechanical rotation"
        ],
        [
            "boolean",
            "reversed",
            "< \\brief TRUE: reversed direction, FALSE: straight direction"
        ],
        [
            "sint32",
            "resolution",
            "< \\brief Sensor resolution"
        ],
        [
            "IfxStdIf_Pos_RawAngle",
            "offset",
            "< \\brief Offset in ticks. [0 .. (\\ref Ifx_AngleTrkF32_Config.resolution - 1)]"
        ],
        [
            "sint16",
            "*sinIn",
            "< \\brief Pointer to SIN input variable"
        ],
        [
            "sint16",
            "*cosIn",
            "< \\brief Pointer to COS input variable"
        ]
    ],
    "Ifx_AngleTrkF32_CfgData": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "float32",
            "kp",
            "< \\brief Proportional gain"
        ],
        [
            "float32",
            "ki",
            "< \\brief Integrator gain"
        ],
        [
            "float32",
            "kd",
            "< \\brief Derivative gain"
        ],
        [
            "float32",
            "errorThreshold",
            "< \\brief Threshold of error value in the tracking loop"
        ],
        [
            "sint32",
            "sqrAmplMax",
            "< \\brief Maximum value for square of signal amplitudes"
        ],
        [
            "sint32",
            "sqrAmplMin",
            "< \\brief Minimum value for square of signal amplitudes"
        ]
    ],
    "Ifx_AngleTrkF32_PosIf": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "IfxStdIf_Pos_RawAngle",
            "rawPosition",
            "< \\brief raw position in ticks. \\note: the value already contains the offset"
        ],
        [
            "sint32",
            "turn",
            "< \\brief number of mechanical turns. FIXME to be implemented"
        ],
        [
            "IfxStdIf_Pos_Dir",
            "direction",
            "< \\brief rotation direction"
        ],
        [
            "IfxStdIf_Pos_Status",
            "status",
            "< \\brief error code (0 = no error)"
        ],
        [
            "IfxStdIf_Pos_RawAngle",
            "offset",
            "< \\brief raw position offset"
        ],
        [
            "boolean",
            "reversed",
            "< \\brief reverse direction"
        ],
        [
            "uint16",
            "periodPerRotation",
            "< \\brief sensor 'electrical' periods per mechanical rotation"
        ],
        [
            "IfxStdIf_Pos_RawAngle",
            "resolution",
            "< \\brief resolution of this position sensor interface"
        ],
        [
            "float32",
            "Ts",
            "< \\brief update period in seconds"
        ],
        [
            "float32",
            "positionConst",
            "< \\brief constant for calculating mechanical position (in rad) from raw position"
        ]
    ],
    "Ifx_AngleTrkF32": [
        [
            "-",
            "\\brief Angle Tracking Observer object",
            "-"
        ],
        [
            "Ifx_AngleTrkF32_PosIf",
            "base",
            "Meaning_variable_struct-None"
        ],
        [
            "Ifx_AngleTrkF32_CfgData",
            "cfgData",
            "Meaning_variable_struct-None"
        ],
        [
            "sint16",
            "*sinIn",
            "< \\brief Pointer to SIN input variable"
        ],
        [
            "sint16",
            "*cosIn",
            "< \\brief Pointer to COS input variable"
        ],
        [
            "float32",
            "halfTs",
            "Meaning_variable_struct-None"
        ],
        [
            "float32",
            "angleAtan",
            "Meaning_variable_struct-None"
        ],
        [
            "float32",
            "angleRef",
            "Meaning_variable_struct-None"
        ],
        [
            "float32",
            "angleEst",
            "Meaning_variable_struct-None"
        ],
        [
            "float32",
            "speedEstA",
            "Meaning_variable_struct-None"
        ],
        [
            "float32",
            "speedEstB",
            "Meaning_variable_struct-None"
        ],
        [
            "float32",
            "accelEst",
            "Meaning_variable_struct-None"
        ],
        [
            "float32",
            "angleErr",
            "Meaning_variable_struct-None"
        ],
        [
            "Ifx_LowPassPt1F32",
            "speedLpf",
            "< Only used if IFX_CFG_ANGLETRKF32_SPEED_FILTER is set"
        ]
    ],
    "Ifc_Crc_Table": [
        [
            "-",
            "---------------------------------------------------------------------------",
            "-"
        ],
        [
            "sint32",
            "order",
            "Meaning_variable_struct-None"
        ],
        [
            "uint32",
            "polynom",
            "Meaning_variable_struct-None"
        ],
        [
            "sint32",
            "refin",
            "Meaning_variable_struct-None"
        ],
        [
            "uint32",
            "crchighbit",
            "Meaning_variable_struct-None"
        ],
        [
            "uint32",
            "crcmask",
            "Meaning_variable_struct-None"
        ]
    ],
    "Ifc_Crc_Table8": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifc_Crc_Table",
            "data",
            "< \\brief CRC data, must be 1st member of the struct"
        ],
        [
            "uint8",
            "crctab[256]",
            "< \\brief CRC Table, must be 2st member of the struct"
        ]
    ],
    "Ifc_Crc_Table16": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifc_Crc_Table",
            "data",
            "< \\brief CRC data, must be 1st member of the struct"
        ],
        [
            "uint16",
            "crctab[256]",
            "< \\brief CRC Table, must be 2st member of the struct"
        ]
    ],
    "Ifc_Crc_Table32": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "Ifc_Crc_Table",
            "data",
            "< \\brief CRC data, must be 1st member of the struct"
        ],
        [
            "uint32",
            "crctab[256]",
            "< \\brief CRC Table, must be 2st member of the struct"
        ]
    ],
    "Ifc_Crc": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint32",
            "crcxor",
            "Meaning_variable_struct-None"
        ],
        [
            "sint32",
            "refout",
            "Meaning_variable_struct-None"
        ],
        [
            "uint32",
            "crcinit_direct",
            "Meaning_variable_struct-None"
        ],
        [
            "uint32",
            "crcinit_nondirect",
            "Meaning_variable_struct-None"
        ],
        [
            "const Ifc_Crc_Table",
            "*table",
            "Meaning_variable_struct-None"
        ]
    ],
    "Ifx_IntegralF32": [
        [
            "-",
            "\\brief Integrator object for float32 data type",
            "-"
        ],
        [
            "float32",
            "uk",
            "Meaning_variable_struct-None"
        ],
        [
            "float32",
            "ik",
            "Meaning_variable_struct-None"
        ],
        [
            "float32",
            "delta",
            "Meaning_variable_struct-None"
        ]
    ],
    "Ifx_ClpxFloat32_Integral": [
        [
            "-",
            "\\brief Integrator object for cfloat32 data type",
            "-"
        ],
        [
            "cfloat32",
            "uk",
            "Meaning_variable_struct-None"
        ],
        [
            "cfloat32",
            "ik",
            "Meaning_variable_struct-None"
        ],
        [
            "float32",
            "delta",
            "Meaning_variable_struct-None"
        ]
    ],
    "Ifx_LowPassPt1F32": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "float32",
            "a",
            "< \\brief a parameter"
        ],
        [
            "float32",
            "b",
            "< \\brief b parameter"
        ],
        [
            "float32",
            "out",
            "< \\brief last output"
        ]
    ],
    "Ifx_LowPassPt1F32_Config": [
        [
            "-",
            "\\brief PT1 configuration",
            "-"
        ],
        [
            "float32",
            "cutOffFrequency",
            "< \\brief Cut off frequency"
        ],
        [
            "float32",
            "gain",
            "< \\brief Gain"
        ],
        [
            "float32",
            "samplingTime",
            "< \\brief Sampling time"
        ]
    ],
    "Ifx_LutIndexedLinearF32_Item": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "float32",
            "gain",
            "< \\brief channel gain"
        ],
        [
            "float32",
            "offset",
            "< \\brief channel offset"
        ]
    ],
    "Ifx_LutIndexedLinearF32": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "uint16",
            "segmentCount",
            "Meaning_variable_struct-None"
        ],
        [
            "sint8",
            "shift",
            "Meaning_variable_struct-None"
        ],
        [
            "const Ifx_LutIndexedLinearF32_Item",
            "*segments",
            "Meaning_variable_struct-None"
        ]
    ],
    "Ifx_LutLinearF32_Item": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "float32",
            "gain",
            "< \\brief channel gain"
        ],
        [
            "float32",
            "offset",
            "< \\brief channel offset"
        ],
        [
            "float32",
            "boundary",
            "< \\brief segment input upper limit"
        ]
    ],
    "Ifx_LutLinearF32": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "sint8",
            "segmentCount",
            "Meaning_variable_struct-None"
        ],
        [
            "const Ifx_LutLinearF32_Item",
            "*segments",
            "Meaning_variable_struct-None"
        ]
    ],
    "Ifx_RampF32": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "float32",
            "uk",
            "Meaning_variable_struct-None"
        ],
        [
            "float32",
            "ik",
            "Meaning_variable_struct-None"
        ],
        [
            "float32",
            "delta",
            "Meaning_variable_struct-None"
        ]
    ],
    "Ifx_DateTime": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "sint32",
            "hours",
            "Meaning_variable_struct-None"
        ],
        [
            "sint32",
            "minutes",
            "Meaning_variable_struct-None"
        ],
        [
            "sint32",
            "seconds",
            "Meaning_variable_struct-None"
        ]
    ],
    "TAG_DTO_FFDTINFO": [
        [
            "-",
            "FFﾃﾞｰﾀ収集用構造体",
            "-"
        ],
        [
            "UCHAR",
            "ucK_OH_IGBT_LIM",
            "IGBT温度制限率"
        ],
        [
            "UCHAR",
            "ucK_OH_MOT1_LIM",
            "ﾓｰﾀ温度1制限率"
        ],
        [
            "UCHAR",
            "ucK_OH_MOT2_LIM",
            "ﾓｰﾀ温度2制限率"
        ],
        [
            "UCHAR",
            "ucK_OH_FCAP_LIM",
            "ﾌｨﾙﾑｺﾝﾃﾞﾝｻ温度による制限率"
        ],
        [
            "UCHAR",
            "ucK_OH_WATER_LIM",
            "水温による制限率"
        ],
        [
            "UCHAR",
            "ucK_OV_VDC_LIM",
            "直流過電圧制限率"
        ],
        [
            "UCHAR",
            "ucK_UV_VDC_LIM",
            "直流低電圧制限率"
        ],
        [
            "UCHAR",
            "ucK_OV_VDC_LIM_fromVCU",
            "VCU指示制限：直流過電圧制限率"
        ],
        [
            "UCHAR",
            "ucK_UV_VDC_LIM_fromVCU",
            "VCU指示制限：直流低電圧制限率"
        ],
        [
            "UCHAR",
            "ucK_OC_IDC_P_LIM",
            "直流過電流(力行)制限率"
        ],
        [
            "UCHAR",
            "ucK_OC_IDC_N_LIM",
            "直流過電流(回生)制限率"
        ],
        [
            "UCHAR",
            "ucK_OC_IDC_P_LIM_fromVCU",
            "VCU指示制限：直流過電流(力行)制限率"
        ],
        [
            "UCHAR",
            "ucK_OC_IDC_N_LIM_fromVCU",
            "VCU指示制限：直流過電流(回生)制限率"
        ],
        [
            "UCHAR",
            "ucK_OC_IU_LIM",
            "出力過電流制限(U相)率"
        ],
        [
            "UCHAR",
            "ucK_OC_IV_LIM",
            "出力過電流制限(V相)率"
        ],
        [
            "UCHAR",
            "ucK_OC_IW_LIM",
            "出力過電流制限(W相)率"
        ],
        [
            "UCHAR",
            "ucK_OS_MOT_LIM",
            "ﾓｰﾀ過速度制限率"
        ],
        [
            "UCHAR",
            "uclLMT_BY_HEAT",
            "推定温度による出力制限率"
        ],
        [
            "UCHAR",
            "uclFDRTO_MTRQ",
            "目標ｱｼｽﾄﾄﾙｸ用ﾌｪｰﾄﾞﾚｼｵ"
        ]
    ],
    "TAG_NVH_COR": [
        [
            "-",
            "NVH補正用ﾃﾞｰﾀ構造体",
            "-"
        ],
        [
            "UCHAR",
            "ucVHM6IQ_GAIN",
            "6次Iq 振幅補正ｹﾞｲﾝ\t \t\t2^-6/LSB"
        ],
        [
            "UCHAR",
            "ucVHM6IQ_OFS",
            "6次Iq 位相補正ｵﾌｾｯﾄ\t\t\t360 x 2^-8/LSB"
        ],
        [
            "UCHAR",
            "ucVHM12IQ_GAIN",
            "12次Iq 振幅補正ｹﾞｲﾝ\t \t\t2^-6/LSB"
        ],
        [
            "UCHAR",
            "ucVHM12IQ_OFS",
            "12次Iq 位相補正ｵﾌｾｯﾄ\t\t\t360 x 2^-8/LSB"
        ],
        [
            "UCHAR",
            "ucVHM24IQ_GAIN",
            "24次Iq 振幅補正ゲイン \t\t2^-6/LSB"
        ],
        [
            "UCHAR",
            "ucVHM24IQ_OFS",
            "24次Iq 位相補正ｵﾌｾｯﾄ\t\t\t360 x 2^-8/LSB"
        ],
        [
            "UCHAR",
            "ucVHM12VQ_GAIN",
            "12次Vq 振幅補正ゲイン \t\t2^-6/LSB"
        ],
        [
            "UCHAR",
            "ucVHM12VQ_OFS",
            "12次Vq 位相補正ｵﾌｾｯﾄ\t\t\t360 x 2^-8/LSB"
        ],
        [
            "UCHAR",
            "ucVHM12VD_GAIN",
            "12次Vd 振幅補正ゲイン \t\t2^-6/LSB"
        ],
        [
            "UCHAR",
            "ucVHM12VD_OFS",
            "12次Vd 位相補正ｵﾌｾｯﾄ\t\t\t360 x 2^-8/LSB"
        ],
        [
            "UCHAR",
            "ucVHM24VQ_GAIN",
            "24次Vq 振幅補正ゲイン \t\t2^-6/LSB"
        ],
        [
            "UCHAR",
            "ucVHM24VQ_OFS",
            "24次Vq 位相補正ｵﾌｾｯﾄ\t\t\t360 x 2^-8/LSB"
        ]
    ],
    "Std_VersionInfoType": [
        [
            "-",
            "Version information.",
            "-"
        ],
        [
            "uint16",
            "vendorID",
            "Meaning_variable_struct-None"
        ],
        [
            "uint16",
            "moduleID",
            "Meaning_variable_struct-None"
        ],
        [
            "uint8",
            "sw_major_version",
            "Meaning_variable_struct-None"
        ],
        [
            "uint8",
            "sw_minor_version",
            "Meaning_variable_struct-None"
        ],
        [
            "uint8",
            "sw_patch_version",
            "Meaning_variable_struct-None"
        ]
    ],
    "TAG_ITPTBL_2DEM": [
        [
            "-",
            "ｲﾝﾊﾞｰﾀ効率ﾏｯﾌﾟ用構造体",
            "-"
        ],
        [
            "const FLOAT",
            "* const\t\t\tx_tbl",
            "Meaning_variable_struct-None"
        ],
        [
            "const USHORT",
            "x_size",
            "Meaning_variable_struct-None"
        ],
        [
            "const FLOAT",
            "* const\t\t\ty_tbl",
            "Meaning_variable_struct-None"
        ],
        [
            "const USHORT",
            "y_size",
            "Meaning_variable_struct-None"
        ],
        [
            "const FLOAT",
            "* const *const\tout_tbl",
            "Meaning_variable_struct-None"
        ]
    ],
    "TAG_DcDc_OutPut": [
        [
            "-",
            "DCDC Output Struct",
            "-"
        ],
        [
            "UCHAR",
            "Phase",
            "DCDC Output Phase"
        ],
        [
            "UCHAR",
            "mode",
            "Buck/Boost/NoDCDC"
        ],
        [
            "ULONG",
            "CM1",
            "First Change Point"
        ],
        [
            "ULONG",
            "CM0",
            "Second Change Point"
        ],
        [
            "ULONG",
            "zc",
            "ZeroCross Count"
        ],
        [
            "ULONG",
            "zc_mask",
            "ZeroCross Mask Time"
        ]
    ],
    "TAG_PIC_INFO": [
        [
            "-",
            "PIC管理ﾃｰﾌﾞﾙ",
            "-"
        ],
        [
            "FLAG",
            "fgPIC_TARGET",
            "PIC対象"
        ],
        [
            "UCHAR",
            "ucPIC_TIMERPURPOSE",
            "ﾀｲﾏ用途"
        ],
        [
            "ULONG",
            "ulPIC_DELAY",
            "ﾀｲﾏﾃﾞｨﾚｲ時間(同期の為の初回ｵﾌｾｯﾄ時間)"
        ],
        [
            "ULONG",
            "ulPIC_NORMAL",
            "ﾀｲﾏ定常時間"
        ],
        [
            "FLAG",
            "fgPIC_FREQCHANGE",
            "周波数切り替え対象"
        ]
    ],
    "TAG_PIC_SSER_INFO": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "UCHAR",
            "ucPIC_GRPID",
            "同時ｽﾀｰﾄ制御ﾚｼﾞｽﾀｸﾞﾙｰﾌﾟ"
        ],
        [
            "USHORT",
            "usBITMASK",
            "同時ｽﾀｰﾄ制御ﾚｼﾞｽﾀﾋﾞｯﾄﾏｽｸ"
        ]
    ],
    "TAG_GTM_MCS4_RAM_SHARED_PHASE": [
        [
            "-",
            "TriCoreとMCSで共通の定義を利用すること。",
            "-"
        ],
        [
            "ULONG",
            "mode",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "cm0_h",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "cm1_h",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "cm0_l",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "cm1_l",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "zc_count",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "zcmask_time",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "cm0",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "cm1",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "zc_dtct_time",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "zc_dtct_to_mask_wait_time",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "zc_dtct_time_period",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "phase_adjust_offset",
            "位相調整 ｵﾌｾｯﾄ値"
        ],
        [
            "ULONG",
            "period",
            "周期"
        ],
        [
            "ULONG",
            "offset",
            "ｵﾌｾｯﾄ"
        ]
    ],
    "TAG_GTM_MCS4_RAM_SHARED": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "TAG_GTM_MCS4_RAM_SHARED_PHASE",
            "phase[ ZGTM_MCS_RAM_SHARED_PHASE_NUM ]",
            "Meaning_variable_struct-None"
        ]
    ],
    "TAG_GTM_MCS3_RAM_SHARED_PHASE": [
        [
            "-",
            "TriCoreとMCSで共通の定義を利用すること。",
            "-"
        ],
        [
            "ULONG",
            "period",
            "周期"
        ],
        [
            "ULONG",
            "offset",
            "ｵﾌｾｯﾄ"
        ]
    ],
    "TAG_GTM_MCS3_RAM_SHARED": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "TAG_GTM_MCS3_RAM_SHARED_PHASE",
            "phase[ ZGTM_MCS_RAM_SHARED_PHASE_NUM ]",
            "Meaning_variable_struct-None"
        ]
    ],
    "TAG_GTM_TIM_CONFIG": [
        [
            "-",
            "TIMｺﾝﾌｨｸﾞ",
            "-"
        ],
        [
            "ULONG",
            "in_src",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "tim_insel",
            "Meaning_variable_struct-None"
        ]
    ],
    "TAG_GTM_TIM_CH_CONFIG": [
        [
            "-",
            "TIMﾁｬﾈﾙｺﾝﾌｨｸﾞ",
            "-"
        ],
        [
            "ULONG",
            "ctrl",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "flt_re",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "flt_fe",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "irq_mode",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "irq_en",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "eirq_en",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "tduv",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "tduc",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "ectrl",
            "Meaning_variable_struct-None"
        ]
    ],
    "TAG_GTM_ATOM_CONFIG": [
        [
            "-",
            "ATOMｺﾝﾌｨｸﾞ",
            "-"
        ],
        [
            "ULONG",
            "glb_ctrl",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "endis_ctrl",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "endis_stat",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "act_tb",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "outen_ctrl",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "outen_stat",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "fupd_ctrl",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "int_trig",
            "Meaning_variable_struct-None"
        ]
    ],
    "TAG_GTM_ATOM_CH_CONFIG": [
        [
            "-",
            "ATOMﾁｬﾈﾙｺﾝﾌｨｸﾞ",
            "-"
        ],
        [
            "ULONG",
            "ctrl",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "sr0",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "sr1",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "cm0",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "cm1",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "cn0",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "rdaddr",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "irq_mode",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "irq_en",
            "Meaning_variable_struct-None"
        ]
    ],
    "TAG_GTM_ADCTRIG_CONFIG": [
        [
            "-",
            "ADCTRIGｺﾝﾌｨｸﾞ",
            "-"
        ],
        [
            "ULONG",
            "out0",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "out1",
            "Meaning_variable_struct-None"
        ]
    ],
    "TAG_GTM_MCS_CH_CONFIG": [
        [
            "-",
            "MCSﾁｬﾈﾙｺﾝﾌｨｸﾞ",
            "-"
        ],
        [
            "ULONG",
            "pc",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "irq_mode",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "irq_en",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "eirq_en",
            "Meaning_variable_struct-None"
        ]
    ],
    "TAG_GTM_MCS_CONFIG": [
        [
            "-",
            "MCSｺﾝﾌｨｸﾞ",
            "-"
        ],
        [
            "ULONG",
            "ctrl_stat",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "reg_prot",
            "Meaning_variable_struct-None"
        ],
        [
            "TAG_GTM_MCS_CH_CONFIG",
            "ch[ ZGTM_MCS_CHANNEL_NUM ]",
            "Meaning_variable_struct-None"
        ]
    ],
    "TAG_GTM_CCM_ARP_CONFIG": [
        [
            "-",
            "CCM_ARPｺﾝﾌｨｸﾞ",
            "-"
        ],
        [
            "ULONG",
            "ctrl",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "prot",
            "Meaning_variable_struct-None"
        ]
    ],
    "TAG_GTM_CCM_CH_CONFIG": [
        [
            "-",
            "CCMﾁｬﾝﾈﾙｺﾝﾌｨｸﾞ",
            "-"
        ],
        [
            "ULONG",
            "cfg",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "cmu_clk_cfg",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "cmu_fxclk_cfg",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "tim_aux_in_src",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "ext_cap_en",
            "Meaning_variable_struct-None"
        ],
        [
            "TAG_GTM_CCM_ARP_CONFIG",
            "arp[ ZGTM_CCM_ARP_NUM ]",
            "Meaning_variable_struct-None"
        ]
    ],
    "TAG_Pwm_Flag": [
        [
            "-",
            "Flag Data Struct",
            "-"
        ],
        [
            "UCHAR",
            "uc_ptn",
            "Pwm Patern Flag"
        ],
        [
            "FLAG",
            "fl_no_deadtime",
            "Pwm no deadtime"
        ]
    ],
    "TAG_Pwm_Duty": [
        [
            "-",
            "Duty Data Struct",
            "-"
        ],
        [
            "ULONG",
            "ul_duty_tim",
            "Phase duty Output"
        ],
        [
            "ULONG",
            "ul_mmt",
            "Phase Set Duty"
        ],
        [
            "ULONG",
            "ul_duty_100_cnt",
            "Duty"
        ],
        [
            "ULONG",
            "ul_duty_CM",
            "CM"
        ],
        [
            "LONG",
            "sl_duty_CM",
            "CM(signed)"
        ],
        [
            "ULONG",
            "ul_duty_CM_PRE",
            "CM(Previous value)"
        ]
    ],
    "TAG_Pwm_Deadtime": [
        [
            "-",
            "Deadtime Data Struct",
            "-"
        ],
        [
            "ULONG",
            "us_deadtime_relrise",
            "DTM rise Value"
        ],
        [
            "ULONG",
            "us_deadtime_relfall",
            "DTM fall Value"
        ],
        [
            "USHORT",
            "us_deadtime",
            "Dead Time Value"
        ]
    ],
    "TAG_Phase": [
        [
            "-",
            "Phase Data Struct",
            "-"
        ],
        [
            "TAG_Pwm_Flag",
            "tg_Flag_pwm",
            "Pwm Flag Struct"
        ],
        [
            "TAG_Pwm_Deadtime",
            "tg_Dtm_dt",
            "Dtm Deadtime Data Struct"
        ],
        [
            "TAG_Pwm_Duty",
            "tg_Duty",
            "Duty Data Struct"
        ]
    ],
    "TAG_Atom_Reg": [
        [
            "-",
            "ATOM Register Struct",
            "-"
        ],
        [
            "ULONG",
            "*pul_U_phase_Duty",
            "U Phase Duty"
        ],
        [
            "ULONG",
            "*pul_U_phase_Period",
            "U Phase Period"
        ],
        [
            "ULONG",
            "*pul_V_phase_Duty",
            "V Phase Duty"
        ],
        [
            "ULONG",
            "*pul_V_phase_Period",
            "V Phase Period"
        ],
        [
            "ULONG",
            "*pul_W_phase_Duty",
            "W Phase Duty"
        ],
        [
            "ULONG",
            "*pul_W_phase_Period",
            "W Phase Period"
        ],
        [
            "ULONG",
            "*pul_Adctrg_Duty",
            "AdcTrg Duty"
        ],
        [
            "ULONG",
            "*pul_Adctrg_Period",
            "AdcTrg Period"
        ]
    ],
    "TAG_Dtm_Reg": [
        [
            "-",
            "DTM Motor Register Struct",
            "-"
        ],
        [
            "ULONG",
            "*pul_U_Dtm",
            "U Dtm DTV"
        ],
        [
            "ULONG",
            "*pul_V_Dtm",
            "V Dtm DTV"
        ],
        [
            "ULONG",
            "*pul_W_Dtm",
            "W Dtm DTV"
        ]
    ],
    "TAG_Pwm_Output": [
        [
            "-",
            "TSG3 PWM Output Main Struct",
            "-"
        ],
        [
            "TAG_Phase",
            "tg_Phase[Phase_Num]",
            "U,V,W AdcTrg Struct"
        ],
        [
            "FLAG",
            "fl_Cnt_direction",
            "Counter Direction Flag"
        ],
        [
            "TAG_Atom_Reg",
            "tg_Atom_Reg",
            "Atom Register Struct"
        ],
        [
            "TAG_Dtm_Reg",
            "tg_Dtm_Reg",
            "Dtm Register Struct"
        ],
        [
            "ULONG",
            "*pul_Dtm_Ctrl2SR",
            "Dtm CTRL2_SR"
        ]
    ],
    "TAG_ADC_CONVTMP": [
        [
            "-",
            "AD値-温度変換ﾃｰﾌﾞﾙ",
            "-"
        ],
        [
            "SHORT",
            "ssTMP",
            "温度値\t\t\t\t\t\t\t\t[℃]"
        ],
        [
            "USHORT",
            "usADC_INPUT",
            "AD値\t\t\t\t\t\t\t\t5V/65536"
        ]
    ],
    "TAG_ITPTBL_2DEM1": [
        [
            "-",
            "ｲﾝﾊﾞｰﾀ効率ﾏｯﾌﾟ用構造体",
            "-"
        ],
        [
            "const FLOAT",
            "* const\t\t\tx_tbl",
            "Meaning_variable_struct-None"
        ],
        [
            "const USHORT",
            "x_size",
            "Meaning_variable_struct-None"
        ],
        [
            "const FLOAT",
            "* const\t\t\ty_tbl",
            "Meaning_variable_struct-None"
        ],
        [
            "const USHORT",
            "y_size",
            "Meaning_variable_struct-None"
        ],
        [
            "const FLOAT",
            "* const *const\tout_tbl",
            "Meaning_variable_struct-None"
        ]
    ],
    "TAG_PRELOOKUP": [
        [
            "-",
            "NVH",
            "-"
        ],
        [
            "FLOAT",
            "f",
            "Meaning_variable_struct-None"
        ],
        [
            "USHORT",
            "idx",
            "Meaning_variable_struct-None"
        ]
    ],
    "TAG_VHM": [
        [
            "-",
            "NVH",
            "-"
        ],
        [
            "FLOAT",
            "flAMP",
            "Meaning_variable_struct-None"
        ],
        [
            "FLOAT",
            "flPHASE",
            "Meaning_variable_struct-None"
        ],
        [
            "FLOAT",
            "flSPDLIM",
            "Meaning_variable_struct-None"
        ],
        [
            "UCHAR",
            "ucORDER_E",
            "Meaning_variable_struct-None"
        ],
        [
            "FLAG",
            "fgENABLED",
            "Meaning_variable_struct-None"
        ]
    ],
    "TAG_MODGRP_MOTC_IDQCTRL": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "UCHAR",
            "ucFLAG_ICTRL_SELECT",
            "髮ｻ豬∵耳螳壼､驕ｸ謚樒嶌ｾ鯉ｾ暦ｽｸｾ(0:U逶ｸ, 1:V逶ｸ, 2:W逶ｸ, 3:3逶ｸ蜈ｨ縺ｦ)"
        ],
        [
            "FLOAT",
            "flKP_VDQCTRL",
            "Unit=-:蠑ｱ繧∫｣∵據豈比ｾ具ｽｹｾ橸ｽｲｾ"
        ],
        [
            "FLOAT",
            "flKI_VDQCTRL",
            "Unit=-:蠑ｱ繧∫｣∵據遨榊ｽｹｾ橸ｽｲｾ"
        ],
        [
            "FLOAT",
            "flK_VDQ_VCTRL",
            "Unit=-:蠑ｱ繧∫｣∵據蛻ｶ蠕｡髮ｻ蝨ｧ豈皮紫(K*VDC)"
        ],
        [
            "FLOAT",
            "flIDQ_MAX",
            "Unit=A:髮ｻ豬ｾ搾ｾ橸ｽｸｾｾ吝宛髯仙､"
        ],
        [
            "FLOAT",
            "flID_MAX",
            "Unit=A:d霆ｸ髮ｻ豬∝宛髯仙､"
        ],
        [
            "FLOAT",
            "flWC_LPF_IREF_LO",
            "Unit=rad/s:dq霆ｸ髮ｻ豬´PFｽｶｽｯｾｽｵｾ瑚ｧ貞捉豕｢謨ｰ菴"
        ],
        [
            "FLOAT",
            "flWC_LPF_IREF_HI",
            "Unit=rad/s:dq霆ｸ髮ｻ豬´PFｽｶｽｯｾｽｵｾ瑚ｧ貞捉豕｢謨ｰ鬮"
        ],
        [
            "FLOAT",
            "flWC_LPF_IQ_TH1",
            "Unit=A:dq霆ｸ髮ｻ豬´PFｽｶｽｯｾｽｵｾ瑚ｧ貞捉豕｢謨ｰ蛻譖ｿ髢ｾ蛟､1"
        ],
        [
            "FLOAT",
            "flWC_LPF_IQ_TH2",
            "Unit=A:dq霆ｸ髮ｻ豬´PFｽｶｽｯｾｽｵｾ瑚ｧ貞捉豕｢謨ｰ蛻譖ｿ髢ｾ蛟､2"
        ],
        [
            "FLOAT",
            "flWC_LPF_IREF_A",
            "Unit=-:dq霆ｸ髮ｻ豬´PFｽｶｽｯｾｽｵｾ瑚ｧ貞捉豕｢謨ｰ蛻譖ｿ菫よ焚A"
        ],
        [
            "FLOAT",
            "flWC_LPF_IREF_B",
            "Unit=-:dq霆ｸ髮ｻ豬´PFｽｶｽｯｾｽｵｾ瑚ｧ貞捉豕｢謨ｰ蛻譖ｿ菫よ焚B"
        ],
        [
            "FLOAT",
            "flVHM6IQ_SPDLIM",
            "q霆ｸ髮ｻ豬6谺｡ 鬮倩ｪｿ豕｢莉伜刈螳滓命ｾ難ｽｰｾ蝗櫁ｻ｢謨ｰ髢ｾ蛟､"
        ],
        [
            "FLAG",
            "fgVHM6IQ_ENABLED",
            "q霆ｸ髮ｻ豬6谺｡ 鬮倩ｪｿ豕｢譛牙柑ｾ鯉ｾ暦ｽｸｾ"
        ],
        [
            "FLOAT",
            "flVHM12IQ_SPDLIM",
            "q霆ｸ髮ｻ豬12谺｡ 鬮倩ｪｿ豕｢莉伜刈螳滓命ｾ難ｽｰｾ蝗櫁ｻ｢謨ｰ髢ｾ蛟､"
        ],
        [
            "FLAG",
            "fgVHM12IQ_ENABLED",
            "q霆ｸ髮ｻ豬12谺｡ 鬮倩ｪｿ豕｢譛牙柑ｾ鯉ｾ暦ｽｸｾ"
        ],
        [
            "FLOAT",
            "flVHM24IQ_SPDLIM",
            "q霆ｸ髮ｻ豬24谺｡ 鬮倩ｪｿ豕｢莉伜刈螳滓命ｾ難ｽｰｾ蝗櫁ｻ｢謨ｰ髢ｾ蛟､"
        ],
        [
            "FLAG",
            "fgVHM24IQ_ENABLED",
            "q霆ｸ髮ｻ豬24谺｡ 鬮倩ｪｿ豕｢譛牙柑ｾ鯉ｾ暦ｽｸｾ"
        ],
        [
            "FLOAT",
            "flIAMAXRATIO",
            "Unit=-:Iq縺ｫ蟇ｾ縺吶ｋ6谺｡鬮倩ｪｿ豕｢縺ｮ譛螟ｧ蜑ｲ蜷"
        ]
    ],
    "TAG_MODGRP_MOTC_VDQCTRL": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "UCHAR",
            "ucFLAG_LDQ_MODE",
            "dq霆ｸｽｲｾ晢ｾｾ橸ｽｸｾｾ晢ｽｽ貍皮ｮ ｾ難ｽｰｾｾ(0:d霆ｸ蝗ｺ螳, 1:ｾ搾ｾ橸ｾ晢ｾｾ擾ｽｯｾ鯉ｾ滂ｾｾ橸ｽｰｾ)"
        ],
        [
            "UCHAR",
            "ucFLAG_ENABLE_KICTRL",
            "髮ｻ豬∝宛蠕｡遨榊ｾ難ｽｰｾｾ櫁ｨｭ螳 (0:P蛻ｶ蠕｡, 1:PI蛻ｶ蠕｡)"
        ],
        [
            "FLOAT",
            "flKP_IDQ_CMP",
            "Unit=-:髮ｻ豬∝宛蠕｡豈比ｾ具ｽｹｾ橸ｽｲｾ晁｣懈ｭ｣蛟､"
        ],
        [
            "FLOAT",
            "flVDQ_ICTRL_MAX",
            "Unit=V:dq霆ｸ髮ｻ豬！蛻ｶ蠕｡髮ｻ蝨ｧ蛻ｶ髯"
        ],
        [
            "FLOAT",
            "flVDQ_ICTRL_MAX_TMP",
            "Unit=V:dq霆ｸ髮ｻ豬￣I蛻ｶ蠕｡髮ｻ蝨ｧ蛻ｶ髯(蝙ゆｸ狗音諤ｧ蠕)"
        ],
        [
            "FLOAT",
            "flCURPIINTRFER_GAIN",
            "Unit=-:髮ｻ豬∝宛蠕｡ 豈比ｾ矩髱槫ｹｲ貂蛾ｽｹｾ橸ｽｲｾ"
        ],
        [
            "FLOAT",
            "flK_VOLSAT",
            "Unit=-:髮ｻ豬∝宛蠕｡ 遨榊鬆髱槫ｹｲ貂蛾ｽｹｾ橸ｽｲｾ"
        ],
        [
            "FLOAT",
            "flRS",
            "Unit=ﾎｩ:蝗ｺ螳壼ｭ先慣謚"
        ],
        [
            "FLOAT",
            "flFM",
            "Unit=Wb:豌ｸ荵逎∫浹骼紋ｺ､逎∵據"
        ],
        [
            "FLOAT",
            "flLD_CONST",
            "Unit=H:d霆ｸｽｲｾ晢ｾｾ橸ｽｸｾｾ晢ｽｽ螳壼ｸｸ蛟､"
        ],
        [
            "FLOAT",
            "flI_LD_ISAT",
            "Unit=A:d霆ｸｽｲｾ晢ｾｾ橸ｽｸｾｾ晢ｽｽ鬟ｽ蜥碁幕蟋矩崕豬"
        ],
        [
            "FLOAT",
            "flK1_LD_ISAT",
            "Unit=-:d霆ｸｽｲｾ晢ｾｾ橸ｽｸｾｾ晢ｽｽ鬟ｽ蜥檎音諤ｧｽｹｾ橸ｽｲｾ1"
        ],
        [
            "FLOAT",
            "flK2_LD_ISAT",
            "Unit=-:d霆ｸｽｲｾ晢ｾｾ橸ｽｸｾｾ晢ｽｽ鬟ｽ蜥檎音諤ｧｽｹｾ橸ｽｲｾ2"
        ],
        [
            "FLOAT",
            "flLQ_CONST",
            "Unit=H:q霆ｸｽｲｾ晢ｾｾ橸ｽｸｾｾ晢ｽｽ螳壼ｸｸ蛟､"
        ],
        [
            "FLOAT",
            "flI_IQ_ISAT",
            "Unit=A:q霆ｸｽｲｾ晢ｾｾ橸ｽｸｾｾ晢ｽｽ鬟ｽ蜥碁幕蟋矩崕豬"
        ],
        [
            "FLOAT",
            "flK1_LQ_ISAT",
            "Unit=-:q霆ｸｽｲｾ晢ｾｾ橸ｽｸｾｾ晢ｽｽ鬟ｽ蜥檎音諤ｧｽｹｾ橸ｽｲｾ1"
        ],
        [
            "FLOAT",
            "flK2_LQ_ISAT",
            "Unit=-:q霆ｸｽｲｾ晢ｾｾ橸ｽｸｾｾ晢ｽｽ鬟ｽ蜥檎音諤ｧｽｹｾ橸ｽｲｾ2"
        ],
        [
            "FLOAT",
            "flTMP_RS",
            "Unit=邃:蝗ｺ螳壼ｭ先慣謚怜渕貅匁ｸｩ蠎ｦ"
        ],
        [
            "FLOAT",
            "flK_VDQ_MAX",
            "Unit=ｼ:dq霆ｸ髮ｻ蝨ｧ謖莉､蛟､蛻ｶ髯仙､豈皮紫"
        ],
        [
            "FLOAT",
            "flK_WC_LPF_VDQ",
            "Unit=-:dq霆ｸ髮ｻ蝨ｧLPFｽｶｽｯｾｽｵｾ瑚｣懈ｭ｣ｽｹｾ橸ｽｲｾ(K*WR)"
        ],
        [
            "FLOAT",
            "flWC_LPF_VDQ_MAX",
            "Unit=rad/s:dq霆ｸ髮ｻ蝨ｧLPFｽｶｽｯｾｽｵｾ悟捉豕｢謨ｰ荳企剞蛟､"
        ],
        [
            "FLOAT",
            "flWC_LPF_VDQ_MIN",
            "Unit=rad/s:dq霆ｸ髮ｻ蝨ｧLPFｽｶｽｯｾｽｵｾ悟捉豕｢謨ｰ荳矩剞蛟､"
        ],
        [
            "FLOAT",
            "flVHM12VD_SPDLIM",
            "d霆ｸ髮ｻ蝨ｧ12谺｡ 鬮倩ｪｿ豕｢莉伜刈螳滓命ｾ難ｽｰｾ蝗櫁ｻ｢謨ｰ髢ｾ蛟､"
        ],
        [
            "FLAG",
            "fgVHM12VD_ENABLED",
            "d霆ｸ髮ｻ蝨ｧ12谺｡ 鬮倩ｪｿ豕｢譛牙柑ｾ鯉ｾ暦ｽｸｾ"
        ],
        [
            "FLOAT",
            "flVHM_LOLIMIT",
            "Unit=rad/s:鬮倩ｪｿ豕｢莉伜刈髢ｾ蛟､(縺薙ｮ蜻ｨ豕｢謨ｰ莉･荳九ｯ蜃ｺ蜉帙＠縺ｪ縺)"
        ],
        [
            "FLOAT",
            "flKI_HO",
            "Unit=-:Kiｽｹｾ橸ｽｲｾ晞ｫ倬溷屓霆｢譎りｨｭ螳壼､"
        ],
        [
            "FLOAT",
            "flKI_TH",
            "Unit=rpm:Kiｽｹｾ橸ｽｲｾ晏､画峩髢ｾ蛟､"
        ],
        [
            "FLOAT",
            "flKI_TH_T",
            "Unit=sec:Kiｽｹｾ橸ｽｲｾ晏､画峩髢ｾ蛟､"
        ],
        [
            "FLOAT",
            "flKI_RATE",
            "Unit=-:Kiｽｹｾ橸ｽｲｾ晏､画峩ｾ夲ｽｰｾ"
        ],
        [
            "FLAG",
            "fgF_KI_RATE",
            "Unit=-:Kiｽｹｾ橸ｽｲｾ晏､画峩ｾ夲ｽｰｾ譛牙柑ｾ鯉ｾ暦ｽｸｾ"
        ]
    ],
    "TAG_DCDC_LPF": [
        [
            "-",
            "★暫定★",
            "-"
        ],
        [
            "LONG",
            "sl_lpf_dat_q24",
            "LPF後の値"
        ],
        [
            "LONG",
            "sl_lpf_gain_q31",
            "LPFｹﾞｲﾝ"
        ]
    ],
    "TAG_DCDC_ONTIME_SYNC": [
        [
            "-",
            "同期整流用ﾊﾟﾗﾒｰﾀ",
            "-"
        ],
        [
            "LONG",
            "sl_swlimit_q18",
            "正規化された時間単位でのｽｲｯﾁﾝｸﾞ上限ﾘﾐｯﾄ"
        ],
        [
            "LONG",
            "sl_act_inductance_q15",
            "制御に使うｲﾝﾀﾞｸﾀﾝｽの，設計時ｲﾝﾀﾞｸﾀﾝｽとの比"
        ],
        [
            "LONG",
            "sl_zcmask_time_boost_buck_q24[ZDCDC_INDEX_BOOST_BUCK]",
            "ZCﾏｽｸ時間計算用係数"
        ],
        [
            "LONG",
            "sl_conv_batt2link_q24",
            "低電圧側に正規化された値を電圧側に正規化された値へ変換する係数"
        ],
        [
            "LONG",
            "sl_ontime_per_ton_q16",
            "正規化されたON時間から，実PWMｸﾛｯｸ単位に変換する係数"
        ],
        [
            "LONG",
            "sl_ton_per_zccnt_q30",
            "実PWMｸﾛｯｸ単位の共振周期から,正規化された時間単位に変換する係数"
        ],
        [
            "LONG",
            "sl_iota_per_iref_q18[ZDCDC_INDEX_BOOST_BUCK]",
            "OTA/Iref\t0:Buck時の係数\t1:Boost時の係数"
        ],
        [
            "LONG",
            "sl_squared_dcbatt_q18",
            "Meaning_variable_struct-None"
        ],
        [
            "LONG",
            "sl_squared_dclink_q18",
            "Meaning_variable_struct-None"
        ],
        [
            "LONG",
            "sl_iref_th_q28[ZDCDC_ZCNUM_INDEX]",
            "ZC回数を何回にするかを，電流目標値から選ぶためのﾏｯﾌﾟ"
        ],
        [
            "LONG",
            "sl_treso_th_q18[ZDCDC_ZCNUM_INDEX]",
            "ZC共振周期ﾏｯﾌﾟ"
        ],
        [
            "ULONG",
            "ul_dcbatt_per_dclink_lim_q24",
            "Meaning_variable_struct-None"
        ],
        [
            "ULONG",
            "ul_vdet_diff_lim_q12",
            "Meaning_variable_struct-None"
        ],
        [
            "SHORT",
            "ss_iref_direction[ZDCDC_INDEX_BOOST_BUCK]",
            "ON時間の正負(buck/boost)を決める係数\t0:Buck\t1:Boost"
        ]
    ],
    "TAG_DCDC_ONTIME_ASYNC": [
        [
            "-",
            "非同期整流用ﾊﾟﾗﾒｰﾀ",
            "-"
        ],
        [
            "LONG",
            "sl_swlimit_q18",
            "正規化された時間単位でのｽｲｯﾁﾝｸﾞ上限ﾘﾐｯﾄ"
        ],
        [
            "LONG",
            "sl_act_inductance_q28",
            "制御に使うｲﾝﾀﾞｸﾀﾝｽの，設計時ｲﾝﾀﾞｸﾀﾝｽとの比"
        ],
        [
            "LONG",
            "sl_ontime_per_ton_q16",
            "正規化されたON時間から，実PWMｸﾛｯｸ単位に変換する係数"
        ],
        [
            "LONG",
            "sl_conv_batt2link_q24",
            "低電圧側に正規化された値を電圧側に正規化された値へ変換する係数"
        ],
        [
            "ULONG",
            "ul_ton_buck_per_iref_q18",
            "Buck時、目標電流値をBCMに変換する係数"
        ],
        [
            "LONG",
            "sl_ton_boost_per_iref_q18",
            "Boost時、目標電流値をBCMに変換する係数"
        ],
        [
            "LONG",
            "sl_squared_dcbatt_q18",
            "Meaning_variable_struct-None"
        ],
        [
            "LONG",
            "sl_squared_dclink_q18",
            "Meaning_variable_struct-None"
        ]
    ],
    "TAG_DCDC_ZCISR": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "LONG",
            "sl_offtime_ratio_q12",
            "OFF時間を求めるための比 OFF = ratio * ON"
        ],
        [
            "LONG",
            "sl_zcmask_time[ZDCDC_PHASE_NUM]",
            "ZCﾏｽｸ時間\t\t\tLSB:10nsec"
        ],
        [
            "LONG",
            "sl_zccount_num",
            "ZCｶｳﾝﾄ回数"
        ],
        [
            "ULONG",
            "ul_ontime_period[ZDCDC_PHASE_NUM]",
            "ZC周期\t\t\t\tLSB:10nsec"
        ],
        [
            "ULONG",
            "ul_zcpoint",
            "ZC検知時のｶｳﾝﾀ数"
        ],
        [
            "USHORT",
            "us_ontime_cm1[ZDCDC_PHASE_NUM]",
            "主整流側のON時間\tCM1\tLSB:10nsec"
        ],
        [
            "USHORT",
            "us_ontime_cm0[ZDCDC_PHASE_NUM]",
            "同期整流側のON時間(ﾚｼﾞｽﾀ設定値)\tCM0"
        ],
        [
            "USHORT",
            "us_offsynctime[ZDCDC_PHASE_NUM]",
            "同期整流側のON時間\tLSB:10nsec"
        ],
        [
            "USHORT",
            "us_offtime[ZDCDC_PHASE_NUM]",
            "OFF時間\t\t\t\tLSB:10nsec"
        ],
        [
            "UCHAR",
            "uc_phase_num",
            "DCDC\t制御相\t0:A相\t1:B相\t2:C相"
        ],
        [
            "UCHAR",
            "uc_ontime_sts",
            "DCDC ｽﾃｰﾀｽ\t0:Stop\t1:Buck\t2:Boost"
        ],
        [
            "LONG",
            "sl_zcoffset[ZDCDC_PHASE_NUM]",
            "ZC位相ｵﾌｾｯﾄ\t\t\tLSB:10nsec"
        ],
        [
            "FLAG",
            "fg_ontime_limit_flag",
            "ON時間ﾘﾐｯﾄﾌﾗｸﾞ\t0:ﾘﾐｯﾄ無し\t1:ﾘﾐｯﾄ中"
        ]
    ],
    "TAG_DCDC_RATELIM": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "LONG",
            "sl_ratelimited_q24",
            "ﾚｰﾄﾘﾐｯﾄ後の値"
        ],
        [
            "LONG",
            "sl_ratelim_inc_q24",
            "上昇ﾚｰﾄ"
        ],
        [
            "LONG",
            "sl_ratelim_dec_q24",
            "下降ﾚｰﾄ"
        ]
    ],
    "TAG_DCDC_TARLCUR": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "LONG",
            "sl_vref_q24",
            "電圧目標値"
        ],
        [
            "LONG",
            "sl_iref_lim_q24",
            "目標電流上限値"
        ],
        [
            "LONG",
            "sl_kp_gain_q24",
            "比例ｹﾞｲﾝ"
        ],
        [
            "LONG",
            "sl_ki_gain_q24",
            "積分ｹﾞｲﾝ"
        ],
        [
            "LONG",
            "sl_kp_boost_lim_q24",
            "Boostﾘﾐｯﾄ 比例ｹﾞｲﾝ"
        ],
        [
            "LONG",
            "sl_kp_buck_lim_q24",
            "Buckﾘﾐｯﾄ  比例ｹﾞｲﾝ"
        ],
        [
            "LONG",
            "sl_vref_boost_dlim_q24",
            "Boostﾘﾐｯﾄ 電流目標値が0未満にﾘﾐｯﾄされる電圧の，目標値からの幅"
        ],
        [
            "LONG",
            "sl_vref_buck_dlim_q24",
            "Buckﾘﾐｯﾄ  電流目標値が0未満にﾘﾐｯﾄされる電圧の，目標値からの幅"
        ],
        [
            "LONG",
            "sl_iref_boost_lim_q24",
            "Boost電流のﾘﾐｯﾄ値"
        ],
        [
            "LONG",
            "sl_iref_buck_lim_q24",
            "Buck電流のﾘﾐｯﾄ値"
        ],
        [
            "LONG",
            "sl_vref_boost_ratelim_q24",
            "Boostﾘﾐｯﾄを開いていくﾚｰﾄ"
        ],
        [
            "LONG",
            "sl_vdet_q24",
            "電圧検出値"
        ],
        [
            "LONG",
            "sl_zkpu_q24",
            "比例成分"
        ],
        [
            "LONG",
            "sl_piout_q24",
            "PI出力"
        ],
        [
            "LONG",
            "sl_delta_piout_q24",
            "PI出力に足し込む成分"
        ],
        [
            "LONG",
            "sl_vref_boost_lim_q24",
            "Boostﾘﾐｯﾄ 電流目標値が0未満にﾘﾐｯﾄされる点"
        ],
        [
            "LONG",
            "sl_vref_buck_lim_q24",
            "Buckﾘﾐｯﾄ  電流目標値が0未満にﾘﾐｯﾄされる点"
        ],
        [
            "LONG",
            "sl_iref_maxlim_q24",
            "CCとBoost電流ﾘﾐｯﾄのうち，小さな方"
        ],
        [
            "LONG",
            "sl_iref_minlim_q24",
            "CCとBuck電流ﾘﾐｯﾄのうち，小さな方"
        ],
        [
            "LONG",
            "sl_vref_boost_deltaratelim_q24",
            "目標値からの幅をﾚｰﾄﾘﾐｯﾄ 制御開始から徐々に開いていく"
        ]
    ],
    "TAG_MAP_3D": [
        [
            "-",
            "構造体",
            "-"
        ],
        [
            "USHORT",
            "usNX",
            "X軸点数"
        ],
        [
            "USHORT",
            "usNY",
            "Y軸点数"
        ],
        [
            "CUSHORT*",
            "pusTABLE_X",
            "X軸ﾃｰﾌﾞﾙ"
        ],
        [
            "CUSHORT*",
            "pusTABLE_Y",
            "Y軸ﾃｰﾌﾞﾙ"
        ],
        [
            "CUSHORT*",
            "pusTABLE_Z",
            "Z軸ﾃｰﾌﾞﾙ"
        ]
    ],
    "TAG_MAP_2D": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "USHORT",
            "usNX",
            "X軸点数"
        ],
        [
            "CUSHORT*",
            "pusTABLE_X",
            "X軸ﾃｰﾌﾞﾙ"
        ],
        [
            "CUSHORT*",
            "pusTABLE_Y",
            "Y軸ﾃｰﾌﾞﾙ"
        ]
    ],
    "TAG_LOOKUPTABLE_US": [
        [
            "-",
            "Lookup Table (USHORT型)",
            "-"
        ],
        [
            "CUSHORT*",
            "usDATA",
            "ﾃｰﾌﾞﾙﾃﾞｰﾀ"
        ],
        [
            "USHORT",
            "usUBOUND",
            "添字の最大値 (ｻｲｽﾞ - 1)"
        ],
        [
            "USHORT",
            "usMASK",
            "補間用のﾏｽｸ値"
        ],
        [
            "UCHAR",
            "ucX_SHIFT",
            "入力値に対する右ｼﾌﾄ数"
        ]
    ],
    "TAG_LOOKUPTABLE_SS": [
        [
            "-",
            "Lookup Table (SHORT型)",
            "-"
        ],
        [
            "CSHORT*",
            "ssDATA",
            "ﾃｰﾌﾞﾙﾃﾞｰﾀ"
        ],
        [
            "USHORT",
            "usUBOUND",
            "添字の最大値 (ｻｲｽﾞ - 1)"
        ],
        [
            "USHORT",
            "usMASK",
            "補間用のﾏｽｸ値"
        ],
        [
            "UCHAR",
            "ucX_SHIFT",
            "入力値に対する右ｼﾌﾄ数"
        ]
    ],
    "TAG_LOOKUPTABLE_UC": [
        [
            "-",
            "Lookup Table (UCHAR型)",
            "-"
        ],
        [
            "CUCHAR*",
            "ucDATA",
            "ﾃｰﾌﾞﾙﾃﾞｰﾀ"
        ],
        [
            "USHORT",
            "usUBOUND",
            "添字の最大値 (ｻｲｽﾞ - 1)"
        ],
        [
            "USHORT",
            "usMASK",
            "補間用のﾏｽｸ値"
        ],
        [
            "UCHAR",
            "ucX_SHIFT",
            "入力値に対する右ｼﾌﾄ数"
        ],
        [
            "UCHAR",
            "ucY_SHIFT",
            "出力値の左ｼﾌﾄ数"
        ]
    ],
    "TAG_PRELOOKUPTABLE": [
        [
            "-",
            "Pre-Lookup Table",
            "-"
        ],
        [
            "CUSHORT*",
            "usbreak_points",
            "ﾌﾞﾚｰｸﾎﾟｲﾝﾄ"
        ],
        [
            "USHORT*",
            "usdiff_inv",
            "ﾌﾞﾚｰｸﾎﾟｲﾝﾄ階差数列の逆数"
        ],
        [
            "USHORT",
            "usbp_size",
            "ﾌﾞﾚｰｸﾎﾟｲﾝﾄの点数"
        ],
        [
            "UCHAR",
            "ucdiffinv_lsb",
            "ﾌﾞﾚｰｸﾎﾟｲﾝﾄ階差数列の逆数のLSB"
        ]
    ],
    "TAG_CSW": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "FBT",
            "fbtF_BIT0:1",
            "Meaning_variable_struct-None"
        ],
        [
            "FBT",
            "fbtF_BIT1:1",
            "Meaning_variable_struct-None"
        ],
        [
            "FBT",
            "fbtF_BIT2:1",
            "Meaning_variable_struct-None"
        ],
        [
            "FBT",
            "fbtF_BIT3:1",
            "Meaning_variable_struct-None"
        ],
        [
            "FBT",
            "fbtF_BIT4:1",
            "Meaning_variable_struct-None"
        ],
        [
            "FBT",
            "fbtF_BIT5:1",
            "Meaning_variable_struct-None"
        ],
        [
            "FBT",
            "fbtF_BIT6:1",
            "Meaning_variable_struct-None"
        ],
        [
            "FBT",
            "fbtF_BIT7:1",
            "Meaning_variable_struct-None"
        ]
    ],
    "TAG_PRELOOKUPTABLE_FL": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "SHORT*",
            "ssbreak_points",
            "ﾌﾞﾚｰｸﾎﾟｲﾝﾄ"
        ],
        [
            "FLOAT*",
            "fldiff_inv",
            "ﾌﾞﾚｰｸﾎﾟｲﾝﾄ階差数列の逆数"
        ],
        [
            "USHORT",
            "usbp_size",
            "ﾌﾞﾚｰｸﾎﾟｲﾝﾄの点数"
        ]
    ],
    "CC_MEM_MODIF": [
        [
            "-",
            "Complete and Compatible block定義",
            "-"
        ],
        [
            "ULONG",
            "start_cc_sig[2]",
            "\"StartSig\" 0x5374617274536967(BigEndian)"
        ],
        [
            "ULONG",
            "app_start_addr",
            "Application start address"
        ],
        [
            "ULONG",
            "cc_func_addr",
            "CompleteCompatibleFunction address"
        ],
        [
            "ULONG",
            "end_cc_sig_addr",
            "Pointer to End Signature"
        ]
    ],
    "TAG_CAN_FRAME": [
        [
            "-",
            "CAN_FRAME定義",
            "-"
        ],
        [
            "ULONG",
            "ulID",
            "Message ID"
        ],
        [
            "UCHAR",
            "ucDLC",
            "Data Length"
        ],
        [
            "UCHAR",
            "ucDATA[ ZCAN_FRAME_LEN ]",
            "DATA"
        ]
    ],
    "TAG_IBL_STARTUP": [
        [
            "-",
            "----------------------------------------------------------------------------------------------------------",
            "-"
        ],
        [
            "UCHAR",
            "ucC7MS_WDT",
            "7msWWDTｸﾘｱｶｳﾝﾀ 1ms/1count"
        ],
        [
            "UCHAR",
            "ucC1MS_PD",
            "PD/ﾘｾｯﾄ時 1ms周期生成用ｶｳﾝﾀ"
        ],
        [
            "FLAG",
            "fgF_WDP_REQ",
            "WDP操作要求\t\t\t\t\t0:OFF\t1:ON"
        ],
        [
            "FLAG",
            "fgF_RAM_INITILIZED",
            "RAM初期化済みﾌﾗｸﾞ\t\t\t1:初期化済み"
        ],
        [
            "ULONG",
            "ulRBASE",
            "ﾘｾｯﾄﾍﾞｸﾀｱﾄﾞﾚｽ"
        ],
        [
            "FLAG",
            "fgF_STOP_WDP",
            "外部WDP出力停止ﾌﾗｸﾞ\t\t\t1:停止"
        ],
        [
            "UCHAR",
            "ucDmy",
            "ﾀﾞﾐｰ\tDSCﾊﾟﾀｰﾝを固定アドレスに配置するため"
        ],
        [
            "UCHAR",
            "vucDCAN_REPRO_REQ",
            "DSCﾊﾟﾀｰﾝ"
        ]
    ],
    "TAG_CFK_CRY_DATA": [
        [
            "-",
            "CRP RAM移行時引継ﾃﾞｰﾀ構造(32Byte)",
            "-"
        ],
        [
            "ULONG",
            "ulCCR_SADDR",
            "ﾘﾌﾟﾛ用ｽﾀｰﾄｱﾄﾞﾚｽ"
        ],
        [
            "ULONG",
            "ulCCR_LENGTH",
            "ﾘﾌﾟﾛ用ﾚﾝｸﾞｽ"
        ],
        [
            "UCHAR",
            "ucCCR_CTR",
            "ﾘﾌﾟﾛ用CTR"
        ],
        [
            "UCHAR",
            "vucRESERVE1[ 23 ]",
            "Meaning_variable_struct-None"
        ]
    ],
    "TAG_NF_STAT": [
        [
            "-",
            "ノッチフィルタ用FLOAT型ﾃﾞｰﾀ構造",
            "-"
        ],
        [
            "FLOAT",
            "flZ1",
            "Meaning_variable_struct-None"
        ],
        [
            "FLOAT",
            "flZ2",
            "Meaning_variable_struct-None"
        ],
        [
            "FLAG",
            "fgF",
            "Meaning_variable_struct-None"
        ]
    ],
    "TAG_NF_PARAMS": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "FLOAT",
            "flA1",
            "Meaning_variable_struct-None"
        ],
        [
            "FLOAT",
            "flA2",
            "Meaning_variable_struct-None"
        ],
        [
            "FLOAT",
            "flB",
            "Meaning_variable_struct-None"
        ],
        [
            "FLOAT",
            "flC",
            "Meaning_variable_struct-None"
        ]
    ],
    "TAG_LPF_SS": [
        [
            "-",
            "LPF用符号付SHORT型ﾃﾞｰﾀ構造",
            "-"
        ],
        [
            "SHORT",
            "ssD0LP",
            "伝達関数係数(分子1)"
        ],
        [
            "SHORT",
            "ssD1LP",
            "伝達関数係数(分子2)"
        ],
        [
            "SHORT",
            "ssD2LP",
            "伝達関数係数(分母)"
        ],
        [
            "UCHAR",
            "ucNUMSHIFT",
            "出力値の右ｼﾌﾄ数"
        ],
        [
            "SHORT",
            "ssXLP",
            "入力前回値"
        ],
        [
            "SHORT",
            "ssYLP",
            "出力前回値"
        ],
        [
            "FLAG",
            "fgF_ACT",
            "初期化済ﾌﾗｸﾞ"
        ]
    ],
    "TAG_LPF_US": [
        [
            "-",
            "LPF用符号無SHORT型ﾃﾞｰﾀ構造",
            "-"
        ],
        [
            "SHORT",
            "ssD0LP",
            "伝達関数係数(分子1)"
        ],
        [
            "SHORT",
            "ssD1LP",
            "伝達関数係数(分子2)"
        ],
        [
            "SHORT",
            "ssD2LP",
            "伝達関数係数(分母)"
        ],
        [
            "UCHAR",
            "ucNUMSHIFT",
            "出力値の右ｼﾌﾄ数"
        ],
        [
            "USHORT",
            "usXLP",
            "入力前回値"
        ],
        [
            "USHORT",
            "usYLP",
            "出力前回値"
        ],
        [
            "FLAG",
            "fgF_ACT",
            "初期化済ﾌﾗｸﾞ"
        ]
    ],
    "TAG_LPF_US_2": [
        [
            "-",
            "LPF用符号無SHORT型ﾃﾞｰﾀ構造(定常偏差無)",
            "-"
        ],
        [
            "SHORT",
            "ssD0LP",
            "伝達関数係数(分子1)"
        ],
        [
            "SHORT",
            "ssD1LP",
            "伝達関数係数(分子2)"
        ],
        [
            "SHORT",
            "ssD2LP",
            "伝達関数係数(分母)"
        ],
        [
            "USHORT",
            "us0XLP",
            "入力前回値"
        ],
        [
            "USHORT",
            "us0YLP_H",
            "出力前回値(整数部)"
        ],
        [
            "USHORT",
            "us15YLP_L",
            "出力前回値(小数部)"
        ],
        [
            "FLAG",
            "fgF_ACT",
            "初期化済ﾌﾗｸﾞ"
        ]
    ],
    "TAG_Filt1st_FL": [
        [
            "-",
            "LPF用FLOAT型ﾃﾞｰﾀ構造",
            "-"
        ],
        [
            "FLOAT",
            "flD0",
            "伝達関数係数(分子1)"
        ],
        [
            "FLOAT",
            "flD1",
            "伝達関数係数(分子2)"
        ],
        [
            "FLOAT",
            "flD2",
            "伝達関数係数(分母)"
        ],
        [
            "FLOAT",
            "flX0",
            "入力前回値"
        ],
        [
            "FLOAT",
            "flY0",
            "出力前回値"
        ],
        [
            "FLAG",
            "fgF_ACT",
            "初期化済ﾌﾗｸﾞ"
        ]
    ],
    "TAG_Filt2nd_FL": [
        [
            "-",
            "BPF用FLOAT型ﾃﾞｰﾀ構造",
            "-"
        ],
        [
            "FLOAT",
            "flD0",
            "伝達関数係数(分子1)"
        ],
        [
            "FLOAT",
            "flD1",
            "伝達関数係数(分子2)"
        ],
        [
            "FLOAT",
            "flD2",
            "伝達関数係数(分子3)"
        ],
        [
            "FLOAT",
            "flD3",
            "伝達関数係数(分母1)"
        ],
        [
            "FLOAT",
            "flD4",
            "伝達関数係数(分母2)"
        ],
        [
            "FLOAT",
            "flX0",
            "入力前回値"
        ],
        [
            "FLOAT",
            "flX1",
            "入力前々回値"
        ],
        [
            "FLOAT",
            "flY0",
            "出力前回値"
        ],
        [
            "FLOAT",
            "flY1",
            "出力前々回値"
        ],
        [
            "FLAG",
            "fgF_ACT",
            "初期化済ﾌﾗｸﾞ"
        ]
    ],
    "TAG_MAPGROUPE_INFO": [
        [
            "-",
            "Meaning_struct-None",
            "-"
        ],
        [
            "UCHAR*",
            "pucADR",
            "ﾏｯﾌﾟｸﾞﾙｰﾌﾟのﾎﾟｲﾝﾀ"
        ],
        [
            "SIZE_T",
            "ulSIZE",
            "ﾏｯﾌﾟｸﾞﾙｰﾌﾟのｻｲｽﾞ"
        ],
        [
            "VOID",
            "(*fnSWITCH_MAPDT)( UCHAR )",
            "ﾏｯﾌﾟﾃﾞｰﾀ(Flash/RAM)切替関数のﾎﾟｲﾝﾀ"
        ],
        [
            "VOID",
            "(*fnRENEWAL_VARIDT)(  )",
            "制御変数演算、退避用関数のﾎﾟｲﾝﾀ"
        ]
    ]
}