// Seed: 1068656716
module module_0 (
    output tri   id_0,
    output tri   id_1,
    input  wand  id_2
    , id_6,
    output wire  id_3,
    output uwire id_4
);
  assign id_6 = 1;
  wire id_7;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output tri  id_0,
    output wor  id_1,
    output tri1 id_2,
    input  tri  id_3
);
  wand id_5 = id_3;
  logic [7:0] id_6;
  assign id_5 = 1'd0;
  wire id_7;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_5,
      id_2,
      id_2
  );
  assign id_0 = 1;
  assign id_6[1] = 1 == id_6[1];
endmodule
