#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001a35d89fe20 .scope module, "pipeline_ALU_tb" "pipeline_ALU_tb" 2 4;
 .timescale -12 -12;
v000001a35d90a8f0_0 .net "Z", 3 0, L_000001a35d90b1b0;  1 drivers
v000001a35d90b6b0_0 .var "addr", 7 0;
v000001a35d90b610_0 .var "clk1", 0 0;
v000001a35d90ae90_0 .var "clk2", 0 0;
v000001a35d90b430_0 .var "func", 3 0;
v000001a35d90b070_0 .var/i "k", 31 0;
v000001a35d90b4d0_0 .var "rd", 3 0;
v000001a35d90aad0_0 .var "rs1", 3 0;
v000001a35d90a990_0 .var "rs2", 3 0;
S_000001a35d8a21a0 .scope module, "mypipe" "pipeline_ALU" 2 13, 3 1 0, S_000001a35d89fe20;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "rs1";
    .port_info 1 /INPUT 4 "rs2";
    .port_info 2 /INPUT 4 "rd";
    .port_info 3 /INPUT 4 "func";
    .port_info 4 /INPUT 8 "addr";
    .port_info 5 /INPUT 1 "clk1";
    .port_info 6 /INPUT 1 "clk2";
    .port_info 7 /OUTPUT 4 "Z";
v000001a35d8a2330_0 .var "L12_A", 15 0;
v000001a35d81bce0_0 .var "L12_B", 15 0;
v000001a35d81bd80_0 .var "L12_addr", 7 0;
v000001a35d872d20_0 .var "L12_func", 3 0;
v000001a35d872dc0_0 .var "L12_rd", 3 0;
v000001a35d872e60_0 .var "L23_Z", 15 0;
v000001a35d872f00_0 .var "L23_addr", 7 0;
v000001a35d872fa0_0 .var "L23_rd", 3 0;
v000001a35d873040_0 .var "L34_Z", 15 0;
v000001a35d8730e0_0 .var "L34_addr", 7 0;
v000001a35d8a4880_0 .net "Z", 3 0, L_000001a35d90b1b0;  alias, 1 drivers
v000001a35d8a4920_0 .net "addr", 7 0, v000001a35d90b6b0_0;  1 drivers
v000001a35d8a49c0_0 .net "clk1", 0 0, v000001a35d90b610_0;  1 drivers
v000001a35d8a4a60_0 .net "clk2", 0 0, v000001a35d90ae90_0;  1 drivers
v000001a35d90b570_0 .net "func", 3 0, v000001a35d90b430_0;  1 drivers
v000001a35d90af30 .array "mem", 255 0, 15 0;
v000001a35d90afd0_0 .net "rd", 3 0, v000001a35d90b4d0_0;  1 drivers
v000001a35d90b2f0 .array "regbank", 15 0, 15 0;
v000001a35d90b390_0 .net "rs1", 3 0, v000001a35d90aad0_0;  1 drivers
v000001a35d90b7f0_0 .net "rs2", 3 0, v000001a35d90a990_0;  1 drivers
E_000001a35d8a0d10 .event negedge, v000001a35d8a4a60_0;
E_000001a35d8a03d0 .event posedge, v000001a35d8a49c0_0;
L_000001a35d90b1b0 .part v000001a35d873040_0, 0, 4;
    .scope S_000001a35d8a21a0;
T_0 ;
    %wait E_000001a35d8a03d0;
    %load/vec4 v000001a35d90b390_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001a35d90b2f0, 4;
    %assign/vec4 v000001a35d8a2330_0, 2;
    %load/vec4 v000001a35d90b7f0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001a35d90b2f0, 4;
    %assign/vec4 v000001a35d81bce0_0, 2;
    %load/vec4 v000001a35d90b570_0;
    %assign/vec4 v000001a35d872d20_0, 2;
    %load/vec4 v000001a35d8a4920_0;
    %assign/vec4 v000001a35d81bd80_0, 2;
    %load/vec4 v000001a35d90afd0_0;
    %assign/vec4 v000001a35d872dc0_0, 2;
    %jmp T_0;
    .thread T_0;
    .scope S_000001a35d8a21a0;
T_1 ;
    %wait E_000001a35d8a0d10;
    %load/vec4 v000001a35d90b570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v000001a35d872e60_0, 2;
    %jmp T_1.13;
T_1.0 ;
    %load/vec4 v000001a35d8a2330_0;
    %load/vec4 v000001a35d81bce0_0;
    %add;
    %assign/vec4 v000001a35d872e60_0, 2;
    %jmp T_1.13;
T_1.1 ;
    %load/vec4 v000001a35d8a2330_0;
    %load/vec4 v000001a35d81bce0_0;
    %sub;
    %assign/vec4 v000001a35d872e60_0, 2;
    %jmp T_1.13;
T_1.2 ;
    %load/vec4 v000001a35d8a2330_0;
    %load/vec4 v000001a35d81bce0_0;
    %mul;
    %assign/vec4 v000001a35d872e60_0, 2;
    %jmp T_1.13;
T_1.3 ;
    %load/vec4 v000001a35d8a2330_0;
    %assign/vec4 v000001a35d872e60_0, 2;
    %jmp T_1.13;
T_1.4 ;
    %load/vec4 v000001a35d81bce0_0;
    %assign/vec4 v000001a35d872e60_0, 2;
    %jmp T_1.13;
T_1.5 ;
    %load/vec4 v000001a35d8a2330_0;
    %load/vec4 v000001a35d81bce0_0;
    %and;
    %assign/vec4 v000001a35d872e60_0, 2;
    %jmp T_1.13;
T_1.6 ;
    %load/vec4 v000001a35d8a2330_0;
    %load/vec4 v000001a35d81bce0_0;
    %or;
    %assign/vec4 v000001a35d872e60_0, 2;
    %jmp T_1.13;
T_1.7 ;
    %load/vec4 v000001a35d8a2330_0;
    %load/vec4 v000001a35d81bce0_0;
    %xor;
    %assign/vec4 v000001a35d872e60_0, 2;
    %jmp T_1.13;
T_1.8 ;
    %load/vec4 v000001a35d8a2330_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %assign/vec4 v000001a35d872e60_0, 2;
    %jmp T_1.13;
T_1.9 ;
    %load/vec4 v000001a35d81bce0_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %assign/vec4 v000001a35d872e60_0, 2;
    %jmp T_1.13;
T_1.10 ;
    %load/vec4 v000001a35d8a2330_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v000001a35d872e60_0, 2;
    %jmp T_1.13;
T_1.11 ;
    %load/vec4 v000001a35d8a2330_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001a35d872e60_0, 2;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
    %load/vec4 v000001a35d81bd80_0;
    %assign/vec4 v000001a35d872f00_0, 2;
    %load/vec4 v000001a35d872dc0_0;
    %assign/vec4 v000001a35d872fa0_0, 2;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a35d8a21a0;
T_2 ;
    %wait E_000001a35d8a03d0;
    %load/vec4 v000001a35d872e60_0;
    %load/vec4 v000001a35d872fa0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 2, 0; Constant delay
    %assign/vec4/a/d v000001a35d90b2f0, 0, 4;
    %load/vec4 v000001a35d872e60_0;
    %assign/vec4 v000001a35d873040_0, 2;
    %load/vec4 v000001a35d872f00_0;
    %assign/vec4 v000001a35d8730e0_0, 2;
    %jmp T_2;
    .thread T_2;
    .scope S_000001a35d8a21a0;
T_3 ;
    %wait E_000001a35d8a0d10;
    %load/vec4 v000001a35d873040_0;
    %load/vec4 v000001a35d8730e0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; Constant delay
    %assign/vec4/a/d v000001a35d90af30, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_000001a35d89fe20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a35d90b610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a35d90ae90_0, 0, 1;
    %pushi/vec4 50, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a35d90b610_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a35d90b610_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a35d90ae90_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a35d90ae90_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %end;
    .thread T_4;
    .scope S_000001a35d89fe20;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a35d90b070_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001a35d90b070_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001a35d90b070_0;
    %pad/s 16;
    %ix/getv/s 4, v000001a35d90b070_0;
    %store/vec4a v000001a35d90b2f0, 4, 0;
    %load/vec4 v000001a35d90b070_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a35d90b070_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001a35d89fe20;
T_6 ;
    %delay 5, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001a35d90aad0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001a35d90a990_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001a35d90b4d0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a35d90b430_0, 0, 4;
    %pushi/vec4 125, 0, 8;
    %store/vec4 v000001a35d90b6b0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001a35d90aad0_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001a35d90a990_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001a35d90b4d0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001a35d90b430_0, 0, 4;
    %pushi/vec4 126, 0, 8;
    %store/vec4 v000001a35d90b6b0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001a35d90aad0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001a35d90a990_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000001a35d90b4d0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001a35d90b430_0, 0, 4;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v000001a35d90b6b0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001a35d90aad0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001a35d90a990_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001a35d90b4d0_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001a35d90b430_0, 0, 4;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v000001a35d90b6b0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001a35d90aad0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001a35d90a990_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001a35d90b4d0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001a35d90b430_0, 0, 4;
    %pushi/vec4 129, 0, 8;
    %store/vec4 v000001a35d90b6b0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001a35d90aad0_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001a35d90a990_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a35d90b4d0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a35d90b430_0, 0, 4;
    %pushi/vec4 130, 0, 8;
    %store/vec4 v000001a35d90b6b0_0, 0, 8;
    %delay 100, 0;
    %pushi/vec4 125, 0, 32;
    %store/vec4 v000001a35d90b070_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001a35d90b070_0;
    %cmpi/s 130, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %vpi_call 2 42 "$display", "Mem[%3d] = %d", v000001a35d90b070_0, &A<v000001a35d90af30, v000001a35d90b070_0 > {0 0 0};
    %load/vec4 v000001a35d90b070_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a35d90b070_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_000001a35d89fe20;
T_7 ;
    %vpi_call 2 47 "$monitor", "Time: %3d, Z = %3d", $time, v000001a35d90a8f0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001a35d89fe20;
T_8 ;
    %vpi_call 2 51 "$dumpfile", "pipeline_ALU.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001a35d89fe20 {0 0 0};
    %delay 300, 0;
    %vpi_call 2 53 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "pipeline_ALU_tb.v";
    "./pipeline_ALU.v";
