// SPDX-License-Identifier: GPL-3.0-or-later
// Host-only Ampere -> real Maxwell CFG -> optimized IR -> SPIR-V emission.
// Synthetic shader only; not a Vulkan pipeline or a PS5 execution test.
#include <array>
#include <algorithm>
#include <cstring>
#include <cstdio>
#include <cstdlib>
#include <fstream>
#include <memory>
#include <string>
#include <spirv/unified1/spirv.hpp>
#include <vector>
#define CANNOT_EXPLICITLY_INSTANTIATE
#include "common/settings.h"
#include "shader_recompiler/frontend/ampere/renderer_spirv_bridge.h"
#include "shader_recompiler/frontend/ampere/native_qmd_compute_environment.h"
#include "shader_recompiler/frontend/ampere/native_indirect_cbuf.h"
#include "shader_recompiler/frontend/ir/modifiers.h"
#include "shader_recompiler/backend/spirv/emit_spirv.h"
#include "shader_recompiler/object_pool.h"
#include "video_core/ns2_shader_spirv_compile.h"
#include "core/hle/service/nvdrv/devices/native_gpu_process_registry.h"
#include "shader_recompiler/frontend/ampere/ir_bridge.h"
#include "shader_recompiler/host_translate_info.h"
#include "shader_recompiler/profile.h"
#include "shader_recompiler/runtime_info.h"

namespace Settings { Values values{}; }
using namespace Shader::Ampere;
static void Require(bool ok, const char* why) {
    if (!ok) { std::fprintf(stderr, "NS2 SPIR-V: %s\n", why); std::exit(1); }
}
struct SyntheticSource final : Shader::Environment {
    explicit SyntheticSource(Shader::Stage stage_=Shader::Stage::VertexB) { stage=stage_; start_address=0; }
    u64 ReadInstruction(u32) override { std::abort(); }
    u32 ReadCbufValue(u32,u32) override { return 0; }
    Shader::TextureType ReadTextureType(u32) override { return {}; }
    Shader::TexturePixelFormat ReadTexturePixelFormat(u32) override { return {}; }
    bool IsTexturePixelFormatInteger(u32) override { return false; }
    u32 ReadViewportTransformState() override { return 0; }
    u32 TextureBoundBuffer() const override { return 0; }
    u32 LocalMemorySize() const override { return 0; }
    u32 SharedMemorySize() const override { return 0; }
    std::array<u32,3> WorkgroupSize() const override {
        return stage == Shader::Stage::Compute ?
            std::array<u32,3>{2,4,8} : std::array<u32,3>{};
    }
    bool HasHLEMacroState() const override { return false; }
    std::optional<Shader::ReplaceConstant> GetReplaceConstBuffer(u32,u32) override { return {}; }
    void Dump(u64,u64) override { std::abort(); }
};
static void Emit(std::vector<u8>& out,u32 a,u32 b=0,u32 c=0,u32 d=0) {
    for (u32 w:{a,b,c,d})
        for (u32 shift=0;shift<32;shift+=8) out.push_back(static_cast<u8>(w>>shift));
}
namespace Kernel { class KProcess {}; }
namespace VideoCommon {
// Host-only link stand-in for the real GMMU reader. The actual compiled
// integration test below directly supplies a bounded fake guest reader.
bool ReadNs2GpuShader(void*, u64, void*, std::size_t) { return false; }
}
struct GuestFixture {
    std::vector<u8> bytes;
    u64 address{0x100000};
    std::size_t reads{};
    Kernel::KProcess* unregister_on_read{};
};
static bool ReadGuest(void* ptr,u64 address,void* output,std::size_t count) {
    auto& fixture=*static_cast<GuestFixture*>(ptr);
    ++fixture.reads;
    if (address<fixture.address) return false;
    const u64 offset=address-fixture.address;
    if (offset>fixture.bytes.size() || count>fixture.bytes.size()-offset)
        return false;
    std::memcpy(output,fixture.bytes.data()+offset,count);
    if (fixture.unregister_on_read) {
        auto* process=fixture.unregister_on_read;
        fixture.unregister_on_read=nullptr;
        Service::Nvidia::Devices::NativeGpuProcessRegistry::Instance().Unregister(process);
    }
    return true;
}
// Exercise the real IR instruction owners used by the QMD3 Compute bridge.
// These are not models of the metadata algorithm: Normalize inspects the
// actual BasicBlock and OpCode/Value objects later passed to SPIR-V.
static void CheckNativeQmdIndirectCbufIR() {
    // This shader compiler is shared with NS1. An opt-in Ampere compilation
    // must restore its thread-local mode on normal, nested and early return.
    Require(!NativeSpirvCbufBoundsActive(), "native CBUF mode leaked into NS1");
    {
        NativeSpirvCbufBoundsScope native;
        Require(NativeSpirvCbufBoundsActive(), "native CBUF mode not enabled");
        {
            NativeSpirvCbufBoundsScope nested;
            Require(NativeSpirvCbufBoundsActive(), "nested native CBUF lost mode");
        }
        Require(NativeSpirvCbufBoundsActive(), "native CBUF nested scope leaked");
    }
    Require(!NativeSpirvCbufBoundsActive(), "native CBUF mode not restored");
    const auto run = [](u32 enabled_mask, bool indirect_bank, bool indirect_offset,
                        u32 bank, u32 byte_offset, bool expected_ok,
                        u32 expected_size) {
        Shader::ObjectPool<Shader::IR::Inst> inst_pool{16};
        Shader::IR::Block block{inst_pool};
        Shader::IR::Program program{};
        program.stage = Shader::Stage::Compute;
        program.blocks.push_back(&block);
        program.info.uses_cbuf_indirect = true;
        for (u32 index = 0; index < Shader::Info::MAX_INDIRECT_CBUFS; ++index) {
            program.info.constant_buffer_descriptors.push_back({index, 1});
            program.info.constant_buffer_mask |= u32{1} << index;
            program.info.constant_buffer_used_sizes[index] = 0x10000U;
        }
        Shader::IR::Value index_value{bank};
        Shader::IR::Value offset_value{byte_offset};
        if (indirect_bank) {
            block.AppendNewInst(Shader::IR::Opcode::IAdd32,
                {Shader::IR::Value{u32{0}}, Shader::IR::Value{u32{1}}});
            index_value = Shader::IR::Value{&block.back()};
        }
        if (indirect_offset) {
            block.AppendNewInst(Shader::IR::Opcode::IAdd32,
                {Shader::IR::Value{u32{0}}, Shader::IR::Value{u32{48}}});
            offset_value = Shader::IR::Value{&block.back()};
        }
        block.AppendNewInst(Shader::IR::Opcode::GetCbufU32,
                            {index_value, offset_value});
        const bool accepted = NormalizeNativeQmdIndirectCbufIR(program, enabled_mask);
        Require(accepted == expected_ok, "IR bank/offset admission mismatch");
        if (!accepted) return;
        Require(program.info.constant_buffer_mask == enabled_mask,
                "IR reflection dropped or fabricated a QMD3 bank");
        u32 seen{};
        for (const auto& desc : program.info.constant_buffer_descriptors) {
            Require(desc.index < 8 && desc.count == 1 &&
                    (enabled_mask & (u32{1} << desc.index)) &&
                    !(seen & (u32{1} << desc.index)),
                    "IR generated an invalid native CBUF descriptor");
            seen |= u32{1} << desc.index;
            Require(program.info.constant_buffer_used_sizes[desc.index] == expected_size,
                    "IR shortened a dynamic CBUF offset or miscomputed static extent");
        }
        Require(seen == enabled_mask, "IR omitted an enabled sparse bank");
    };
    constexpr u32 sparse = (1U << 0) | (1U << 3) | (1U << 7);
    run(sparse, true, false, 0, 28, true, 32);
    run(sparse, true, false, 0, 0xfffc, true, 0x10000);
    run(sparse, true, false, 0, 0xffff, false, 0); // U32 overreads 64 KiB
    run(sparse, true, true, 0, 0, true, 0x10000);
    run(sparse, false, false, 1, 28, false, 0);
    run(sparse, true, false, 0, 0x10000, false, 0);
    run(0, true, false, 0, 28, false, 0);
    // A stale compiler reflection flag cannot conceal a real dynamically
    // selected bank. Otherwise SPIR-V would call an uninitialized indirect
    // CBUF accessor after metadata normalization.
    const auto non_indirect = [&](bool dynamic_bank, bool dynamic_offset,
                                  u32 bank, u32 offset, u32 enabled_mask,
                                  bool accepted) {
        Shader::ObjectPool<Shader::IR::Inst> pool{8};
        Shader::IR::Block block{pool};
        Shader::IR::Program program{};
        program.stage=Shader::Stage::Compute;
        program.blocks.push_back(&block);
        program.info.uses_cbuf_indirect=false;
        program.info.constant_buffer_mask=1;
        program.info.constant_buffer_descriptors.push_back({0,1});
        Shader::IR::Value bank_arg{bank};
        Shader::IR::Value offset_arg{offset};
        if(dynamic_bank) {
            block.AppendNewInst(Shader::IR::Opcode::IAdd32,
                                {Shader::IR::Value{u32{0}},
                                 Shader::IR::Value{u32{1}}});
            bank_arg=Shader::IR::Value{&block.back()};
        }
        if(dynamic_offset) {
            block.AppendNewInst(Shader::IR::Opcode::IAdd32,
                                {Shader::IR::Value{u32{0}},
                                 Shader::IR::Value{u32{16}}});
            offset_arg=Shader::IR::Value{&block.back()};
        }
        block.AppendNewInst(Shader::IR::Opcode::GetCbufU32,
                            {bank_arg,offset_arg});
        Require(NormalizeNativeQmdIndirectCbufIR(program,enabled_mask)==accepted,
                "non-indirect reflection must match actual CBUF selector and 64-KiB bounds");
        if (accepted) {
            const u32 expected=dynamic_offset ? 0x10000U : NativeQmdStaticCbufReadExtent(offset);
            if (program.info.constant_buffer_used_sizes[0] != expected)
                std::fprintf(stderr, "CBUF bank=%u offset=%x dynamic=%d actual=%u expected=%u\n", bank,offset,dynamic_offset,program.info.constant_buffer_used_sizes[0],expected);
            Require(program.info.constant_buffer_used_sizes[0]==expected,
                    "direct QMD3 CBUF read must require the real source extent");
        }
    };
    non_indirect(false,false,0,0,1,true);
    non_indirect(false,true,0,0,1,true);
    non_indirect(true,false,0,0,1,false);
    non_indirect(false,false,8,0,1,false);
    non_indirect(false,false,0,0x10000U,1,false);
    non_indirect(false,false,0,0,2,false);
    non_indirect(false,false,1,0,3,false); // enabled, but NOT reflected
    non_indirect(false,false,0,0xfffc,1,true); // last aligned U32
    non_indirect(false,false,0,0xffff,1,false); // U32 crosses 64-KiB
    non_indirect(false,false,1,16,1,false); // unreflected bank
    std::puts("NS2 QMD3 real IR CBUF sparse/static/dynamic admission: PASS");
}
// P2.3: construct the actual Compute IR used by the native QMD3 binder
// and submit it to the production SPIR-V emitter, not a handwritten SPV.
// Every one of the seven existing float CAS paths must emit valid Vulkan
// modules, not merely compile the emitter's C++ owner.
static void VerifyRealFloatCasSpirv(const std::string& prefix) {
    using Shader::IR::Opcode;
    using Shader::IR::Value;
    constexpr std::array<std::pair<Opcode, const char*>,8> cases{{
        {Opcode::StorageAtomicCompareExchange32,"u32-cas"},
        {Opcode::StorageAtomicAddF32,"f32-add"},
        {Opcode::StorageAtomicAddF16x2,"f16x2-add"},
        {Opcode::StorageAtomicMinF16x2,"f16x2-min"},
        {Opcode::StorageAtomicMaxF16x2,"f16x2-max"},
        {Opcode::StorageAtomicAddF32x2,"f32x2-add"},
        {Opcode::StorageAtomicMinF32x2,"f32x2-min"},
        {Opcode::StorageAtomicMaxF32x2,"f32x2-max"},
    }};
    for (const auto& [opcode,label] : cases) {
        Shader::ObjectPool<Shader::IR::Inst> pool{32};
        Shader::IR::Block block{pool};
        Shader::IR::Program program{};
        program.stage=Shader::Stage::Compute;
        program.workgroup_size={1,1,1};
        program.blocks.push_back(&block);
        auto& node=program.syntax_list.emplace_back();
        node.type=Shader::IR::AbstractSyntaxNode::Type::Block;
        node.data.block=&block;
        program.syntax_list.emplace_back().type=
            Shader::IR::AbstractSyntaxNode::Type::Return;
        auto& info=program.info;
        info.storage_buffers_descriptors.push_back({0,0,1,true});
        info.used_storage_buffer_types=Shader::IR::Type::U32;
        Value value{f32{1.25f}};
        switch(opcode) {
        case Opcode::StorageAtomicCompareExchange32:
            value=Value{u32{9}};
            break;
        case Opcode::StorageAtomicAddF32:
            info.uses_atomic_f32_add=true;
            break;
        case Opcode::StorageAtomicAddF16x2:
        case Opcode::StorageAtomicMinF16x2:
        case Opcode::StorageAtomicMaxF16x2:
            info.uses_fp16=true;
            if(opcode==Opcode::StorageAtomicAddF16x2)info.uses_atomic_f16x2_add=true;
            if(opcode==Opcode::StorageAtomicMinF16x2)info.uses_atomic_f16x2_min=true;
            if(opcode==Opcode::StorageAtomicMaxF16x2)info.uses_atomic_f16x2_max=true;
            block.AppendNewInst(Opcode::UnpackFloat2x16,{Value{u32{0x3c00bc00}}});
            value=Value{&block.back()};
            break;
        default:
            if(opcode==Opcode::StorageAtomicAddF32x2)info.uses_atomic_f32x2_add=true;
            if(opcode==Opcode::StorageAtomicMinF32x2)info.uses_atomic_f32x2_min=true;
            if(opcode==Opcode::StorageAtomicMaxF32x2)info.uses_atomic_f32x2_max=true;
            block.AppendNewInst(Opcode::CompositeConstructF32x2,
                                {Value{f32{1.25f}},Value{f32{-2.0f}}});
            value=Value{&block.back()};
            break;
        }
        if (opcode == Opcode::StorageAtomicCompareExchange32) {
            block.AppendNewInst(opcode,{Value{u32{0}},Value{u32{4}},
                                        Value{u32{7}}, value});
        } else {
            block.AppendNewInst(opcode,{Value{u32{0}},Value{u32{4}},value});
        }
        Shader::Backend::Bindings bindings{};
        Shader::Profile profile{};
        profile.supported_spirv=0x00010500;
        profile.support_int16=true;
        profile.support_descriptor_aliasing=true;
        std::vector<u32> words;
        try {
            words=Shader::Backend::SPIRV::EmitSPIRV(
                profile,Shader::RuntimeInfo{},program,bindings);
        } catch(const std::exception& ex) {
            std::fprintf(stderr,"CAS SPIR-V %s: %s\n",label,ex.what());
            Require(false,"real CAS SPIR-V emission threw");
        }
        Require(words.size()>5 && words[0]==0x07230203U,
                "real floating CAS failed to produce a SPIR-V module");
        u32 atomic_exchanges{};
        for (std::size_t pos=5;pos<words.size();) {
            const u32 encoded=words[pos];
            const u32 count=encoded>>16;
            Require(count && count<=words.size()-pos,
                    "real CAS SPIR-V has malformed instruction stream");
            atomic_exchanges+=(encoded&0xffffU)==230U; // OpAtomicCompareExchange
            pos+=count;
        }
        Require(atomic_exchanges>=1,
                "floating CAS did not emit an atomic compare-exchange");
        const auto path=prefix+"-"+label+".spv";
        std::ofstream file{path,std::ios::binary|std::ios::trunc};
        Require(bool(file),"cannot export real float CAS module");
        file.write(reinterpret_cast<const char*>(words.data()),
                   static_cast<std::streamsize>(words.size()*sizeof(u32)));
        Require(bool(file),"cannot flush real float CAS SPIR-V module");
        std::printf("P2_3_REAL_CAS_SPIRV_EMITTED %s %zu\n",label,words.size());
    }
}
// P2.4: emit real Task and Mesh EXT modules through the same maintained
// IR -> SPIR-V backend as native NS2 graphics. Syntax-only tests cannot
// prove OpEmitMeshTasksEXT or OpSetMeshOutputsEXT are present and valid.
static void VerifyRealTaskMeshSpirv(const std::string& prefix) {
    using Shader::IR::Opcode;
    for (const auto stage : {Shader::Stage::Task, Shader::Stage::Mesh}) {
        const bool is_task = stage == Shader::Stage::Task;
        Shader::ObjectPool<Shader::IR::Inst> pool{16};
        Shader::IR::Block block{pool};
        Shader::IR::Program program{};
        program.stage = stage;
        program.workgroup_size = {1, 1, 1};
        program.mesh.payload_words = 2;
        program.info.is_task = is_task;
        program.info.is_mesh = !is_task;
        program.info.uses_local_invocation_id = !is_task;
        program.info.uses_workgroup_id = true;
        if (!is_task) {
            program.mesh.max_vertices = 3;
            program.mesh.max_primitives = 1;
            program.mesh.topology = 4;
            for (const auto component : {
                    Shader::IR::Attribute::PositionX,
                    Shader::IR::Attribute::PositionY,
                    Shader::IR::Attribute::PositionZ,
                    Shader::IR::Attribute::PositionW}) {
                program.mesh.vertex_lines.push_back(static_cast<u32>(component));
            }
        }
        program.blocks.push_back(&block);
        block.AppendNewInst(Opcode::Prologue, {});
        // Lower actual ISBERD/ISBEWR IR through the maintained backend.
        // The prior Task/Mesh fixture emitted only Prologue/Epilogue,
        // which never exercised guest stage-buffer data transfers.
        block.AppendNewInst(Opcode::IsbeRead, {Shader::IR::Value{u32{0}}});
        const Shader::IR::Value incoming{&block.back()};
        block.AppendNewInst(Opcode::IsbeWriteAttribute,
                            {Shader::IR::Value{u32{0}}, incoming});
        if (is_task) {
            // Task output payload word 1 carries the mesh-group count.
            block.AppendNewInst(Opcode::IsbeWriteAttribute,
                                {Shader::IR::Value{u32{4}},
                                 Shader::IR::Value{u32{1}}});
        } else {
            // Mesh primitive count and three vertex-index bytes must be
            // written through the real stage-buffer map ABI.
            block.AppendNewInst(Opcode::IsbeWriteMapU32,
                                {Shader::IR::Value{u32{3}},
                                 Shader::IR::Value{u32{1}}});
            for (u32 lane = 0; lane < 3; ++lane) {
                block.AppendNewInst(Opcode::IsbeWriteMapU8,
                                    {Shader::IR::Value{u32{4 + lane}},
                                     Shader::IR::Value{lane}});
            }
        }
        block.AppendNewInst(Opcode::Epilogue, {});
        auto& node = program.syntax_list.emplace_back();
        node.type = Shader::IR::AbstractSyntaxNode::Type::Block;
        node.data.block = &block;
        program.syntax_list.emplace_back().type =
            Shader::IR::AbstractSyntaxNode::Type::Return;
        Shader::Backend::Bindings bindings{};
        Shader::Profile profile{};
        profile.supported_spirv = 0x00010500;
        std::vector<u32> words;
        try {
            words = Shader::Backend::SPIRV::EmitSPIRV(
                profile, Shader::RuntimeInfo{}, program, bindings);
        } catch (const std::exception& ex) {
            std::fprintf(stderr, "Native %s SPIR-V: %s\n",
                         is_task ? "Task" : "Mesh", ex.what());
            Require(false, "real Task/Mesh SPIR-V emission threw");
        }
        Require(words.size() > 5 && words[0] == 0x07230203U,
                "real Task/Mesh emission did not produce a SPIR-V module");
        const u32 required_opcode = static_cast<u32>(is_task
            ? spv::Op::OpEmitMeshTasksEXT : spv::Op::OpSetMeshOutputsEXT);
        u32 found{};
        for (std::size_t pos = 5; pos < words.size();) {
            const u32 encoded = words[pos];
            const u32 count = encoded >> 16;
            Require(count && count <= words.size() - pos,
                    "invalid instruction length in real Task/Mesh SPIR-V");
            found += (encoded & 0xffffU) == required_opcode;
            pos += count;
        }
        Require(found == 1, "native Task/Mesh terminal/output opcode missing");
        const auto path = prefix + (is_task ? "-task.spv" : "-mesh.spv");
        std::ofstream file{path, std::ios::binary | std::ios::trunc};
        Require(bool(file), "cannot open Task/Mesh SPIR-V module output");
        file.write(reinterpret_cast<const char*>(words.data()),
                   static_cast<std::streamsize>(words.size() * sizeof(u32)));
        Require(bool(file), "cannot write Task/Mesh SPIR-V module");
        std::printf("P2_4_REAL_%s_SPIRV_EMITTED words=%zu\n",
                    is_task ? "TASK" : "MESH", words.size());
    }
}
// Negative P2.4 ABI cases: an invalid Task/Mesh program must fail before
// declaring a SPIR-V module, not clamp a zero-sized array or overflow a
// workgroup allocation. Check the actual rejection reason, not any exception.
static void VerifyTaskMeshInvalidDimensions() {
    struct Case {
        Shader::Stage stage;
        u32 threads;
        u32 payload;
        u32 vertices;
        u32 primitives;
        const char* expected;
    };
    const std::array cases{
        Case{Shader::Stage::Task, 1, 0, 0, 0, "Invalid native Task/Mesh shader dimensions"},
        Case{Shader::Stage::Task, 1, 1, 0, 0, "Invalid native Task/Mesh shader dimensions"},
        Case{Shader::Stage::Task, 0, 2, 0, 0, "Invalid native Task/Mesh shader dimensions"},
        Case{Shader::Stage::Mesh, 0, 0, 3, 1, "Invalid native Task/Mesh shader dimensions"},
        Case{Shader::Stage::Mesh, 1, 0, 0, 1, "Invalid native Task/Mesh shader dimensions"},
        Case{Shader::Stage::Mesh, 1, 0, 3, 0, "Invalid native Task/Mesh shader dimensions"},
        Case{Shader::Stage::Mesh, 1, 0, 3, 0xffffffffU,
             "Native Mesh output region exceeds u32 indexing"},
        Case{Shader::Stage::Mesh, 1, 0, 0xffffffffU, 1,
             "Native Mesh output region exceeds u32 indexing"},
    };
    for (const Case& t : cases) {
        Shader::IR::Program program{};
        program.stage = t.stage;
        program.workgroup_size = {t.threads, 1, 1};
        program.mesh.payload_words = t.payload;
        program.mesh.max_vertices = t.vertices;
        program.mesh.max_primitives = t.primitives;
        program.mesh.vertex_lines.push_back(
            static_cast<u32>(Shader::IR::Attribute::PositionX));
        Shader::Backend::Bindings bindings{};
        Shader::Profile profile{};
        profile.supported_spirv = 0x00010500;
        bool expected_rejection{};
        try {
            (void)Shader::Backend::SPIRV::EmitSPIRV(
                profile, Shader::RuntimeInfo{}, program, bindings);
        } catch (const std::exception& exception) {
            expected_rejection = std::string(exception.what()).find(t.expected)
                                 != std::string::npos;
        }
        Require(expected_rejection, "native Task/Mesh invalid dimension not rejected");
    }
    std::puts("P2_4_REAL_TASK_MESH_NEGATIVE_DIMENSIONS_PASS count=8");
}
// P2.2c: verify descriptor arrays through the actual native SPIR-V
// emitter. A CMake-selected DefineTextureBuffers implementation is not
// enough until OpTypeArray and Vulkan validation accept a live module.
static void VerifyRealTextureBufferArraySpirv(const std::string& prefix) {
    const auto compile = [&](u32 descriptor_count, bool expect_reject) {
        Shader::ObjectPool<Shader::IR::Inst> pool{8};
        Shader::IR::Block block{pool};
        Shader::IR::Program program{};
        program.stage = Shader::Stage::Compute;
        program.workgroup_size = {1, 1, 1};
        program.blocks.push_back(&block);
        auto& node = program.syntax_list.emplace_back();
        node.type = Shader::IR::AbstractSyntaxNode::Type::Block;
        node.data.block = &block;
        program.syntax_list.emplace_back().type =
            Shader::IR::AbstractSyntaxNode::Type::Return;
        Shader::TextureBufferDescriptor descriptor{};
        descriptor.count = descriptor_count;
        program.info.texture_buffer_descriptors.push_back(descriptor);
        if (descriptor_count == 2) {
            // Verify an actual element-1 texel read in the real SPIR-V
            // backend, not merely an unused declaration of OpTypeArray.
            Shader::IR::TextureInstInfo info{};
            // This maintained IR ABI stores the texture kind in raw bits
            // 16..18; its BitField assignment operators are intentionally
            // deleted, so construct the flag word in one operation.
            info.raw = static_cast<u32>(Shader::TextureType::Buffer) << 16;
            block.AppendNewInst(
                Shader::IR::Opcode::ImageFetch,
                {Shader::IR::Value{u32{1}}, Shader::IR::Value{u32{4}},
                 Shader::IR::Value{}, Shader::IR::Value{},
                 Shader::IR::Value{}});
            block.back().SetFlags(info);
            // Exercise the non-immediate index path too. This IR value
            // remains an OpIAdd result at emission time, not a literal
            // descriptor index baked into OpAccessChain.
            block.AppendNewInst(
                Shader::IR::Opcode::IAdd32,
                {Shader::IR::Value{u32{0}}, Shader::IR::Value{u32{1}}});
            const Shader::IR::Value dynamic_index{&block.back()};
            block.AppendNewInst(
                Shader::IR::Opcode::ImageFetch,
                {dynamic_index, Shader::IR::Value{u32{8}},
                 Shader::IR::Value{}, Shader::IR::Value{},
                 Shader::IR::Value{}});
            block.back().SetFlags(info);
        }
        Shader::Profile profile{};
        profile.supported_spirv = 0x00010500;
        Shader::Backend::Bindings bindings{};
        std::vector<u32> words;
        try {
            words = Shader::Backend::SPIRV::EmitSPIRV(
                profile, Shader::RuntimeInfo{}, program, bindings);
        } catch (const std::exception& ex) {
            Require(expect_reject && std::string(ex.what()).find(
                        "Empty texture buffer descriptor array") != std::string::npos,
                    "texture-buffer descriptor rejection was not the expected ABI guard");
            return;
        }
        Require(!expect_reject && words.size() > 5 && words[0] == 0x07230203U,
                "native texture-buffer descriptor array produced no SPIR-V");
        u32 arrays{};
        u32 fetches{};
        u32 address_chains{};
        for (std::size_t pos = 5; pos < words.size();) {
            const u32 encoded = words[pos];
            const u32 count = encoded >> 16;
            Require(count && count <= words.size() - pos,
                    "invalid real texture-buffer SPIR-V instruction stream");
            arrays += (encoded & 0xffffU) == static_cast<u32>(spv::Op::OpTypeArray);
            fetches += (encoded & 0xffffU) == static_cast<u32>(spv::Op::OpImageFetch);
            address_chains += (encoded & 0xffffU) == static_cast<u32>(spv::Op::OpAccessChain);
            pos += count;
        }
        Require(arrays >= 1, "missing SPIR-V OpTypeArray for texture buffers");
        Require(fetches == 2 && address_chains >= 2,
                "native literal/dynamic texel fetch did not index the real descriptor array");
        const std::string file_name = prefix + "-texbuf-array.spv";
        std::ofstream output{file_name, std::ios::binary | std::ios::trunc};
        Require(bool(output), "cannot open descriptor array module");
        output.write(reinterpret_cast<const char*>(words.data()),
                     static_cast<std::streamsize>(words.size() * sizeof(u32)));
        Require(bool(output), "cannot write descriptor array module");
    };
    compile(2, false);
    compile(0, true);
    std::puts("P2_2C_REAL_TEXTURE_BUFFER_ARRAY_SPIRV_EMITTED count=2 indexed_fetch=2 dynamic_index=1 zero_rejected=1");
}
// P2.4/G03: exercise actual non-generic tessellation patch inputs/outputs.
// The SPIR-V backend must not treat TessLevelOuter/Inner as generic location
// attributes: they are built-in Patch variables on *different* stages.
static void VerifyRealTessPatchSpirv(const std::string& prefix) {
    using Shader::IR::Opcode;
    using Shader::IR::Patch;
    using Shader::IR::Value;
    constexpr std::array<Patch, 6> patches{
        Patch::TessellationLodLeft, Patch::TessellationLodTop,
        Patch::TessellationLodRight, Patch::TessellationLodBottom,
        Patch::TessellationLodInteriorU, Patch::TessellationLodInteriorV,
    };
    for (const Shader::Stage stage : {Shader::Stage::TessellationControl,
                                      Shader::Stage::TessellationEval}) {
        const bool control = stage == Shader::Stage::TessellationControl;
        Shader::ObjectPool<Shader::IR::Inst> pool{32};
        Shader::IR::Block block{pool};
        Shader::IR::Program program{};
        program.stage = stage;
        program.invocations = 3;
        program.blocks.push_back(&block);
        if (control) {
            program.info.stores_tess_level_outer = true;
            program.info.stores_tess_level_inner = true;
        }
        for (const Patch patch : patches) {
            if (control) {
                block.AppendNewInst(
                    Opcode::SetPatch, {Value{patch}, Value{f32{2.5f}}});
            }
            block.AppendNewInst(Opcode::GetPatch, {Value{patch}});
        }
        auto& node = program.syntax_list.emplace_back();
        node.type = Shader::IR::AbstractSyntaxNode::Type::Block;
        node.data.block = &block;
        program.syntax_list.emplace_back().type =
            Shader::IR::AbstractSyntaxNode::Type::Return;
        Shader::Backend::Bindings bindings{};
        Shader::Profile profile{};
        profile.supported_spirv = 0x00010500;
        Shader::RuntimeInfo runtime{};
        runtime.tess_primitive = Shader::TessPrimitive::Triangles;
        runtime.tess_spacing = Shader::TessSpacing::Equal;
        std::vector<u32> words;
        try {
            words = Shader::Backend::SPIRV::EmitSPIRV(
                profile, runtime, program, bindings);
        } catch (const std::exception& ex) {
            std::fprintf(stderr, "Real TCS/TES patch emitter: %s\n", ex.what());
            Require(false, "tessellation patch ABI unexpectedly rejected");
        }
        Require(words.size() > 5 && words[0] == 0x07230203U,
                "TCS/TES patch emitter produced no SPIR-V");
        // Stable wire-format SPIR-V decoration/builtin numbers, independent
        // of the scoped/unscoped C++ enumerator spelling in pinned headers.
        constexpr u32 DecorationBuiltIn = 11U;
        constexpr u32 DecorationPatch = 15U;
        constexpr u32 BuiltInTessLevelOuter = 11U;
        constexpr u32 BuiltInTessLevelInner = 12U;
        u32 reads{}, writes{}, outer{}, inner{}, patch_decorations{};
        for (std::size_t i = 5; i < words.size();) {
            const u32 op = words[i], count = op >> 16;
            Require(count && count <= words.size() - i,
                    "malformed real TCS/TES patch module");
            reads += (op & 0xffffU) == static_cast<u32>(spv::Op::OpLoad);
            writes += (op & 0xffffU) == static_cast<u32>(spv::Op::OpStore);
            if ((op & 0xffffU) == static_cast<u32>(spv::Op::OpDecorate) &&
                count >= 3) {
                patch_decorations += words[i + 2] == DecorationPatch;
                if (count >= 4 &&
                    words[i + 2] == DecorationBuiltIn) {
                    outer += words[i + 3] == BuiltInTessLevelOuter;
                    inner += words[i + 3] == BuiltInTessLevelInner;
                }
            }
            i += count;
        }
        Require(reads >= 6 && (!control || writes >= 6),
                "TCS/TES real patch levels not loaded/stored");
        Require(outer >= 1 && inner >= 1 && patch_decorations >= 2,
                "TCS/TES SPIR-V built-in Patch decorations missing");
        const auto path = prefix +
            (control ? "-tess-control.spv" : "-tess-eval.spv");
        std::ofstream file{path, std::ios::binary | std::ios::trunc};
        Require(bool(file), "cannot open real TCS/TES patch module output");
        file.write(reinterpret_cast<const char*>(words.data()),
                   static_cast<std::streamsize>(words.size() * sizeof(u32)));
        Require(bool(file), "cannot write real TCS/TES patch module output");
        std::printf("P2_4_REAL_TESS_%s_PATCH_SPIRV_EMITTED slots=6 words=%zu\n",
                    control ? "CONTROL" : "EVAL", words.size());
    }
}

int main(int argc,char** argv) {
    Require(argc==2,"missing output prefix");
    CheckNativeQmdIndirectCbufIR();
    VerifyRealFloatCasSpirv(argv[1]);
    VerifyRealTaskMeshSpirv(argv[1]);
    VerifyTaskMeshInvalidDimensions();
    VerifyRealTextureBufferArraySpirv(argv[1]);
    VerifyRealTessPatchSpirv(argv[1]);
    std::array<u8,0x50> header{};
    constexpr u32 pred=7U<<12,exit_true=7U<<23;
    std::vector<u8> code;
    Emit(code,pred|0x918);
    Emit(code,pred|0x202|(1U<<16),2,15U<<8);
    Emit(code,pred|0x918);
    Emit(code,pred|0x918);
    Emit(code,pred|0x94d,0,exit_true);
    auto image=BuildMaxwellShaderImage(header,code,static_cast<u32>(Shader::Stage::VertexB));
    Require(image.ValidForCompiler(),"verified native shader image absent");
    auto env=NativeMaxwellEnvironment::CreateOwned(std::make_unique<SyntheticSource>(),std::move(image));
    Require(bool(env),"owned environment creation failed");
    Shader::HostTranslateInfo host{};
    host.min_ssbo_alignment=64;
    host.support_float64=true;
    host.support_float16=true;
    host.support_int64=true;
    host.support_conditional_barrier=true;
    Shader::Profile profile{};
    profile.supported_spirv=0x00010500; // SPIR-V 1.5
    // P2.4: verify the reviewed BRX dispatch against the REAL graphics
    // Maxwell CFG/IR optimizer and Sirit, beyond the CFG-only spy fixture.
    // All guest addresses here come from a synthetic validated two-target
    // table. No game-specific shader or unchecked Maxwell JMX is involved.
    std::vector<u8> brx_native;
    Emit(brx_native,pred|0x817U|(4U<<16),15U,0x03800000U);
    Emit(brx_native,pred|0x819U|(5U<<16)|(4U<<24),2U,0x000006ffU);
    Emit(brx_native,pred|0xb82U|(6U<<16)|(5U<<24),
         (7U<<22)|(0xffc0U<<6),0x00000800U);
    Emit(brx_native,pred|0x949U|(6U<<24),0xffffffc0U,0x0383ffffU);
    Emit(brx_native,pred|0x94dU,0,exit_true);
    for (u32 i=0;i<4;++i) Emit(brx_native,pred|0x918U);
    Emit(brx_native,pred|0x94dU,0,exit_true);
    NativeIndirectBranchPlan brx_plan{};
    brx_plan.branch_instruction_index=3;
    brx_plan.raw_pc_base=0x80;
    brx_plan.targets={{0x80U,0U},{0x100U,8U}};
    auto brx_image=BuildMaxwellShaderImage(
        header,brx_native,static_cast<u32>(Shader::Stage::VertexB),
        std::span<const NativeIndirectBranchPlan>{&brx_plan,1});
    Require(brx_image.ValidForCompiler(),"checked BRX image not compilable");
    auto brx_env=NativeMaxwellEnvironment::CreateOwned(
        std::make_unique<SyntheticSource>(),std::move(brx_image));
    Require(bool(brx_env),"checked BRX environment not owned");
    const auto brx_spirv=CompileReviewedNativeVertexSpirv(
        *brx_env,host,profile,Shader::RuntimeInfo{},false);
    Require(brx_spirv.PipelineMetadataReady() &&
            brx_spirv.words.size()>5 && brx_spirv.words[0]==0x07230203U,
            "actual BRX CFG/IR/SPIR-V graphics compilation failed");
    // Parsing instruction boundaries proves this SPIR-V still contains a
    // dynamic dispatch instead of merely a valid header and dead branches.
    u32 conditional_branches{};
    u32 loop_merges{};
    for (std::size_t i=5;i<brx_spirv.words.size();) {
        const u32 op=brx_spirv.words[i];
        const u32 words=op>>16;
        Require(words!=0 && words<=brx_spirv.words.size()-i,
                "BRX SPIR-V instruction stream malformed");
        conditional_branches+=(op&0xffffU)==250U; // OpBranchConditional
        loop_merges+=(op&0xffffU)==246U;          // OpLoopMerge
        i+=words;
    }
    Require(conditional_branches>=2 && loop_merges>=1,
            "checked BRX dispatch was optimized out of real shader IR");
    {
        const auto output=std::string(argv[1])+"-brx.spv";
        std::ofstream file{output,std::ios::binary|std::ios::trunc};
        Require(bool(file),"cannot write BRX SPIR-V");
        file.write(reinterpret_cast<const char*>(brx_spirv.words.data()),
                   static_cast<std::streamsize>(brx_spirv.words.size()*sizeof(u32)));
        Require(bool(file),"BRX SPIR-V export failed");
    }
    // Emit an authentic Compute execution model from the same synthetic
    // 128-bit Ampere instruction sequence, without a graphics SPH.
    auto compute_image=BuildMaxwellShaderImage(
        header,code,static_cast<u32>(Shader::Stage::Compute));
    Require(compute_image.ValidForCompiler(),"compute native lowering invalid");
    auto compute_env=NativeMaxwellEnvironment::CreateComputeOwned(
        std::make_unique<SyntheticSource>(Shader::Stage::Compute),
        std::move(compute_image));
    Require(bool(compute_env) && compute_env->StartAddress()==0x50,
            "compute translation environment rejected");
    const auto compute=CompileReviewedNativeComputeSpirv(
        *compute_env,host,profile,Shader::RuntimeInfo{});
    Require(compute.ComputeMetadataReady() &&
            !compute.PipelineMetadataReady() &&
            compute.words.size()>5 && compute.words[0]==0x07230203U,
            "Ampere Compute CFG/IR -> actual SPIR-V failed");

    // Exercise the production-facing QMD3 metadata environment with the
    // ACTUAL reviewed Maxwell CFG/IR/SPIR-V compiler. The earlier synthetic
    // source has no native 49-bit CBUF metadata, so it cannot prove this ABI.
    Tegra::NativeQmdScheduler::Descriptor native_qmd{};
    native_qmd[8]=0x80;
    native_qmd[12]=3; native_qmd[13]=4; native_qmd[14]=5;
    native_qmd[17]=16U; // STS-backed LDC fixture needs real workgroup memory
    native_qmd[18]=0x30U | (2U<<16);
    native_qmd[19]=4U | (8U<<16);
    native_qmd[20]=1U; // Enabled CBUF0.
    native_qmd[32]=0x12340000U;
    native_qmd[33]=0x10000U | (1U<<19); // GPU VA above 40 bits, 16 bytes.
    native_qmd[48]=0x100000U; native_qmd[49]=0x10000U;
    const auto launch=Tegra::DecodeNativeComputeLaunch(native_qmd);
    Require(launch && launch->constant_buffers[0].gpu_address==0x1000012340000ULL,
            "QMD3 Compute compiler lost native CBUF upper address bits");
    GuestFixture cbuf_guest{};
    cbuf_guest.address=launch->constant_buffers[0].gpu_address;
    cbuf_guest.bytes.resize(16);
    cbuf_guest.bytes[0]=0x78; cbuf_guest.bytes[1]=0x56;
    cbuf_guest.bytes[2]=0x34; cbuf_guest.bytes[3]=0x12;
    auto native_qmd_context=std::make_unique<NativeQmdComputeEnvironment>(
        *launch,ReadGuest,&cbuf_guest,
        std::make_unique<SyntheticSource>(Shader::Stage::Compute));
    Require(native_qmd_context->ReadCbufValue(0,0)==0x12345678 &&
            (native_qmd_context->WorkgroupSize()==std::array<u32,3>{2,4,8}),
            "real QMD context must provide 49-bit mapped CBUF and workgroups");
    auto qmd_image=BuildMaxwellShaderImage(
        header,code,static_cast<u32>(Shader::Stage::Compute));
    auto qmd_compiler_env=NativeMaxwellEnvironment::CreateComputeOwned(
        std::move(native_qmd_context),std::move(qmd_image));
    Require(bool(qmd_compiler_env) && qmd_compiler_env->StartAddress()==0x50,
            "native QMD environment did not enter compiler CFG");
    const auto real_qmd_spirv=CompileReviewedNativeComputeSpirv(
        *qmd_compiler_env,host,profile,Shader::RuntimeInfo{});
    Require(real_qmd_spirv.ComputeMetadataReady() &&
            real_qmd_spirv.words.size()>5 &&
            real_qmd_spirv.words[0]==0x07230203U,
            "native QMD3 metadata failed real Ampere IR/SPIR-V emission");
    // P2.3: compile real native LDC.U32 (0xb82) through Ampere lowering,
    // Maxwell's byte-offset translator and the native QMD3 CBUF binder.
    // The encoded LDC uses RZ as the byte-offset register, so this is a
    // real direct-bank shader, not synthetic IR manually inserted downstream.
    const auto verify_native_ldc = [&](u32 bank, u32 enabled_mask,
                                        bool should_compile) {
        std::vector<u8> ldc_code;
        Emit(ldc_code, pred | 0x918);
        Emit(ldc_code, pred | 0xb82 | (1U << 16) | (255U << 24),
             bank << 22, 4U << 9); // LDC.U32 R1, c[bank][RZ+0]
        Emit(ldc_code, pred | 0x388 | (255U << 24),
             1U, 4U << 9); // STS.U32 [RZ+0], R1: keep LDC observable
        Emit(ldc_code, pred | 0x918);
        Emit(ldc_code, pred | 0x918);
        Emit(ldc_code, pred | 0x94d, 0, exit_true);
        auto ldc_image = BuildMaxwellShaderImage(
            header, ldc_code, static_cast<u32>(Shader::Stage::Compute));
        Require(ldc_image.ValidForCompiler(), "native LDC image rejected");
        auto ldc_launch = *launch;
        for (u32 i = 0; i < ldc_launch.constant_buffers.size(); ++i) {
            ldc_launch.constant_buffers[i].enabled =
                (enabled_mask & (1U << i)) != 0;
            if (ldc_launch.constant_buffers[i].enabled) {
                ldc_launch.constant_buffers[i].gpu_address = cbuf_guest.address;
                ldc_launch.constant_buffers[i].size = 16;
            }
        }
        auto reader = std::make_unique<NativeQmdComputeEnvironment>(
            ldc_launch, ReadGuest, &cbuf_guest,
            std::make_unique<SyntheticSource>(Shader::Stage::Compute));
        auto* const planner = reader.get();
        auto ldc_env = NativeMaxwellEnvironment::CreateComputeOwned(
            std::move(reader), std::move(ldc_image));
        Require(bool(ldc_env), "native LDC compute environment rejected");
        const auto compiled = CompileReviewedNativeComputeSpirv(
            *ldc_env, host, profile, Shader::RuntimeInfo{},
            Shader::Backend::Bindings{}, enabled_mask);
        if (!should_compile) {
            Require(compiled.status == NativeSpirvStatus::CompilationFailed &&
                    compiled.words.empty(),
                    "unbacked QMD3 bank was accepted by native SPIR-V");
            return;
        }
        Require(compiled.ComputeMetadataReady() &&
                compiled.words.size() > 5 &&
                compiled.words[0] == 0x07230203U,
                "authentic LDC 0xb82 did not reach SPIR-V");
        auto plan = planner->BuildResourcePlan(*compiled.info);
        Require(plan && plan->uniform_buffers.size() == 1 &&
                plan->uniform_buffers[0].qmd_index == bank &&
                plan->uniform_buffers[0].gpu_address == cbuf_guest.address &&
                plan->uniform_buffers[0].bytes == 16,
                "native LDC QMD3 bank and reflected descriptor differ");
        // Validate the actual live LDC path with spirv-val, not just the
        // header-only Compute fixture which has no CBUF instructions.
        const auto output=std::string(argv[1])+"-cbuf"+std::to_string(bank)+".spv";
        std::ofstream file{output,std::ios::binary|std::ios::trunc};
        Require(bool(file),"cannot write native LDC SPIR-V");
        file.write(reinterpret_cast<const char*>(compiled.words.data()),
                   static_cast<std::streamsize>(compiled.words.size()*sizeof(u32)));
        Require(bool(file),"native LDC SPIR-V export failed");
    };
    verify_native_ldc(0, 0x01U, true);
    verify_native_ldc(7, 0x80U, true);
    verify_native_ldc(7, 0x01U, false);
    verify_native_ldc(8, 0xffU, false);
    std::puts("NS2 QMD3 native LDC 0xb82 direct-bank SPIR-V: PASS");

    // The real host Vulkan shader-module/pipeline/queue test consumes THIS
    // QMD3-backed compiler output, rather than the earlier mock source.
    {
        const auto output=std::string(argv[1])+"-compute.spv";
        std::ofstream file{output,std::ios::binary|std::ios::trunc};
        Require(bool(file),"cannot write Compute SPIR-V");
        file.write(reinterpret_cast<const char*>(real_qmd_spirv.words.data()),
                   static_cast<std::streamsize>(real_qmd_spirv.words.size()*sizeof(u32)));
        file.close();
        Require(bool(file),"could not flush Compute SPIR-V");
        std::printf("QMD3 SPIR-V emitted: %s (%zu words)\\n",
                    output.c_str(),real_qmd_spirv.words.size());
    }
    // Distinct workgroups, CB metadata and program ownership must be carried
    // through this real compiler; no guest execution is asserted here.
    std::vector<u32> baseline_direct;
    for (bool dispatcher:{false,true}) {
        const auto compiled=CompileReviewedNativeVertexSpirv(
            *env,host,profile,Shader::RuntimeInfo{},dispatcher);
        Require(compiled.PipelineMetadataReady() && compiled.stage == Shader::Stage::VertexB,
                "native VertexB shader must return pipeline Info and stage");
        const auto& words=compiled.words;
        if (!dispatcher) baseline_direct=words;
        Require(words.size()>5&&words[0]==0x07230203U,"missing SPIR-V magic");
        Require(words[1]==profile.supported_spirv&&words[3]>0,"bad version or ID bound");
        const auto output=std::string(argv[1])+(dispatcher?"-dispatcher.spv":"-direct.spv");
        std::ofstream file{output,std::ios::binary|std::ios::trunc};
        Require(bool(file),"cannot create validation file");
        file.write(reinterpret_cast<const char*>(words.data()),
                   static_cast<std::streamsize>(words.size()*sizeof(u32)));
        file.close();
        Require(bool(file),"cannot flush complete SPIR-V");
        std::printf("SPIR-V emitted: %s (%zu words)\n",output.c_str(),words.size());
    }
    // Compile an actual native Fragment stage through Maxwell IR and Sirit.
    // The explicit stage-aware path must emit a real Fragment execution model;
    // it must not relabel the old VertexB module as Fragment.
    auto fragment_image=BuildMaxwellShaderImage(
        header,code,static_cast<u32>(Shader::Stage::Fragment));
    Require(fragment_image.ValidForCompiler(),"fragment shader lowering invalid");
    auto fragment_env=NativeMaxwellEnvironment::CreateOwned(
        std::make_unique<SyntheticSource>(Shader::Stage::Fragment),
        std::move(fragment_image));
    Require(bool(fragment_env),"fragment source ownership rejected");
    const auto fragment_via_legacy=CompileReviewedNativeVertexSpirv(
        *fragment_env,host,profile,Shader::RuntimeInfo{});
    Require(fragment_via_legacy.status==NativeSpirvStatus::UnsupportedStage &&
            fragment_via_legacy.words.empty(),
            "legacy VertexB API must reject a real Fragment stage");
    const auto fragment=CompileReviewedNativeGraphicsSpirv(
        *fragment_env,host,profile,Shader::RuntimeInfo{});
    Require(fragment.PipelineMetadataReady() && fragment.stage == Shader::Stage::Fragment &&
            fragment.words.size()>5 &&
            fragment.words[0]==0x07230203U && fragment.words[3]!=0,
            "stage-aware native Fragment SPIR-V emission failed");
    {
        const auto output=std::string(argv[1])+"-fragment.spv";
        std::ofstream file{output,std::ios::binary|std::ios::trunc};
        Require(bool(file),"cannot write Fragment SPIR-V");
        file.write(reinterpret_cast<const char*>(fragment.words.data()),
                   static_cast<std::streamsize>(fragment.words.size()*sizeof(u32)));
        file.close();
        Require(bool(file),"could not flush actual Fragment SPIR-V");
    }
    // The VertexA program must run before VertexB, exactly as in the real
    // maintained Vulkan pipeline's MergeDualVertexPrograms call.
    auto merge_a=BuildMaxwellShaderImage(
        header,code,static_cast<u32>(Shader::Stage::VertexA));
    auto merge_b=BuildMaxwellShaderImage(
        header,code,static_cast<u32>(Shader::Stage::VertexB));
    auto merge_env_a=NativeMaxwellEnvironment::CreateOwned(
        std::make_unique<SyntheticSource>(Shader::Stage::VertexA),std::move(merge_a));
    auto merge_env_b=NativeMaxwellEnvironment::CreateOwned(
        std::make_unique<SyntheticSource>(Shader::Stage::VertexB),std::move(merge_b));
    Require(merge_env_a && merge_env_b,
            "both native vertex stages need owned Maxwell environments");
    const auto merged=CompileReviewedNativeMergedVertexSpirv(
        *merge_env_a,*merge_env_b,host,profile,Shader::RuntimeInfo{});
    Require(merged.PipelineMetadataReady() && merged.stage == Shader::Stage::VertexB &&
            merged.words.size()>5 &&
            merged.words[0]==0x07230203U && merged.words[3]!=0,
            "real VertexA+VertexB Maxwell merge SPIR-V emission failed");
    {
        const auto output=std::string(argv[1])+"-merged.spv";
        std::ofstream file{output,std::ios::binary|std::ios::trunc};
        Require(bool(file),"cannot write merged vertex SPIR-V");
        file.write(reinterpret_cast<const char*>(merged.words.data()),
                   static_cast<std::streamsize>(merged.words.size()*sizeof(u32)));
        file.close();Require(bool(file),"could not flush merged native vertex SPIR-V");
    }
    // Native stages must share the same descriptor binding sequence as the
    // maintained Vulkan graphics pipeline; each stage may not restart at 0.
    Shader::Backend::Bindings initial_bindings{};
    initial_bindings.uniform_buffer = 3;
    initial_bindings.texture = 11;
    const auto chained_vertex = CompileReviewedNativeMergedVertexSpirv(
        *merge_env_a,*merge_env_b,host,profile,Shader::RuntimeInfo{},initial_bindings);
    Require(chained_vertex.PipelineMetadataReady() &&
            chained_vertex.next_bindings.uniform_buffer >= initial_bindings.uniform_buffer &&
            chained_vertex.next_bindings.texture >= initial_bindings.texture,
            "native merged vertex pipeline lost the incoming binding seed");
    const auto chained_fragment = CompileReviewedNativeGraphicsSpirv(
        *fragment_env,host,profile,Shader::RuntimeInfo{},false,
        chained_vertex.next_bindings);
    Require(chained_fragment.PipelineMetadataReady() &&
            chained_fragment.stage == Shader::Stage::Fragment &&
            chained_fragment.next_bindings.uniform_buffer >= chained_vertex.next_bindings.uniform_buffer &&
            chained_fragment.next_bindings.texture >= chained_vertex.next_bindings.texture,
            "native graphics stages lost their cumulative Vulkan descriptor bindings");
    const auto rejected_merge=CompileReviewedNativeMergedVertexSpirv(
        *merge_env_b,*merge_env_a,host,profile,Shader::RuntimeInfo{});
    Require(rejected_merge.status==NativeSpirvStatus::UnsupportedStage &&
            rejected_merge.words.empty(),
            "swapped native vertex stages must never generate a module");
    auto vertex_a_image=BuildMaxwellShaderImage(
        header,code,static_cast<u32>(Shader::Stage::VertexA));
    Require(vertex_a_image.ValidForCompiler(),"VertexA negative fixture failed");
    auto vertex_a_env=NativeMaxwellEnvironment::CreateOwned(
        std::make_unique<SyntheticSource>(Shader::Stage::VertexA),
        std::move(vertex_a_image));
    Require(bool(vertex_a_env),"VertexA environment must exist before stage gate");
    const auto rejected=CompileReviewedNativeVertexSpirv(
        *vertex_a_env,host,profile,Shader::RuntimeInfo{});
    Require(rejected.status==NativeSpirvStatus::UnsupportedStage &&
            rejected.words.empty(),"unmerged VertexA must fail closed");
    auto& registry=Service::Nvidia::Devices::NativeGpuProcessRegistry::Instance();
    Kernel::KProcess process{};
    GuestFixture guest{};
    guest.bytes.resize(0x1000+0x80+code.size());
    std::copy(header.begin(),header.end(),guest.bytes.begin());
    std::copy(code.begin(),code.end(),guest.bytes.begin()+0x80);
    std::copy(header.begin(),header.end(),guest.bytes.begin()+0x1000);
    std::copy(code.begin(),code.end(),guest.bytes.begin()+0x1000+0x80);
    auto compile=[&](Shader::Stage stage,bool dispatcher=false) {
        return VideoCommon::CompileCapturedNs2VertexSpirvFromReader(
            &process,std::make_unique<SyntheticSource>(stage),
            guest.address,ReadGuest,&guest,host,profile,Shader::RuntimeInfo{},
            nullptr,dispatcher);
    };
    const auto missing=compile(Shader::Stage::VertexB);
    Require(missing.status==NativeSpirvStatus::InactiveSession &&
            missing.words.empty() && guest.reads==0,
            "unregistered process must not access guest GPU memory");
    Require(registry.Register(&process),"failed creating NS2 session fixture");
    // The explicit session-owned Compute API reads only code bytes, not a
    // shader graphics header. Reject unrelated stages before GMMU access.
    guest.reads=0;
    const auto wrong_compute_stage=VideoCommon::CompileCapturedNs2ComputeSpirvFromReader(
        &process,std::make_unique<SyntheticSource>(Shader::Stage::VertexB),
        guest.address+0x80,ReadGuest,&guest,host,profile,Shader::RuntimeInfo{});
    Require(wrong_compute_stage.status==NativeSpirvStatus::UnsupportedStage &&
            wrong_compute_stage.words.empty() && guest.reads==0,
            "QMD Compute compiler must reject graphics stages before GMMU read");
    const auto session_compute=VideoCommon::CompileCapturedNs2ComputeSpirvFromReader(
        &process,std::make_unique<SyntheticSource>(Shader::Stage::Compute),
        guest.address+0x80,ReadGuest,&guest,host,profile,Shader::RuntimeInfo{});
    Require(session_compute.ComputeMetadataReady() &&
            session_compute.words==compute.words && guest.reads>0,
            "QMD-owned compute capture did not compile identical SPIR-V");
    // The existing graphics-stage isolation tests must begin with a clean
    // guest read counter; the Compute test intentionally performed real reads.
    guest.reads=0;
    const auto token=registry.CaptureTicket(&process);
    Require(token.has_value(),"no live NS2 GPU ticket");
    const auto no_vertex_a=compile(Shader::Stage::VertexA);
    Require(no_vertex_a.status==NativeSpirvStatus::UnsupportedStage &&
            no_vertex_a.words.empty() && guest.reads==0,
            "unmerged VertexA must reject without GMMU reads");
    const auto fragment_legacy=compile(Shader::Stage::Fragment);
    Require(fragment_legacy.status==NativeSpirvStatus::UnsupportedStage &&
            fragment_legacy.words.empty() && guest.reads==0,
            "legacy vertex session API must reject Fragment before GMMU read");
    const auto fragment_capture=VideoCommon::CompileCapturedNs2GraphicsSpirvFromReader(
        &process,std::make_unique<SyntheticSource>(Shader::Stage::Fragment),
        guest.address,ReadGuest,&guest,host,profile,Shader::RuntimeInfo{});
    Require(fragment_capture.PipelineMetadataReady() &&
            fragment_capture.words==fragment.words,
            "authenticated Fragment capture must compile the same SPIR-V module");
    guest.reads=0;
    const auto seeded_guest_fragment=VideoCommon::CompileCapturedNs2GraphicsSpirvFromReader(
        &process,std::make_unique<SyntheticSource>(Shader::Stage::Fragment),
        guest.address,ReadGuest,&guest,host,profile,Shader::RuntimeInfo{},
        nullptr,false,chained_vertex.next_bindings);
    Require(seeded_guest_fragment.PipelineMetadataReady() &&
            seeded_guest_fragment.stage == Shader::Stage::Fragment &&
            seeded_guest_fragment.next_bindings.uniform_buffer >= chained_vertex.next_bindings.uniform_buffer &&
            seeded_guest_fragment.next_bindings.texture >= chained_vertex.next_bindings.texture &&
            guest.reads>0,
            "authenticated GPU capture failed to propagate graphics binding seed");
    guest.reads=0;
    const auto merged_capture=VideoCommon::CompileCapturedNs2MergedVertexSpirvFromReader(
        &process,std::make_unique<SyntheticSource>(Shader::Stage::VertexA),
        std::make_unique<SyntheticSource>(Shader::Stage::VertexB),
        guest.address,guest.address+0x1000,ReadGuest,&guest,
        host,profile,Shader::RuntimeInfo{});
    Require(merged_capture.PipelineMetadataReady() && merged_capture.words==merged.words,
            "same-process native VertexA/B capture must match real merged IR/SPIR-V");
    const auto rejected_pair=VideoCommon::CompileCapturedNs2MergedVertexSpirvFromReader(
        &process,std::make_unique<SyntheticSource>(Shader::Stage::VertexA),
        std::make_unique<SyntheticSource>(Shader::Stage::VertexB),
        guest.address,guest.address,ReadGuest,&guest,
        host,profile,Shader::RuntimeInfo{});
    Require(rejected_pair.status==NativeSpirvStatus::UnsupportedStage &&
            rejected_pair.words.empty(),
            "ambiguous same-address native dual vertex pair must reject");
    const auto complete=compile(Shader::Stage::VertexB);
    Require(complete.PipelineMetadataReady() && complete.words==baseline_direct && guest.reads>0,
            "registered guest shader capture must match real Maxwell SPIR-V");
    guest.reads=0;
    guest.unregister_on_read=&process;
    const auto torn_down=compile(Shader::Stage::VertexB);
    Require(torn_down.status==NativeSpirvStatus::InactiveSession &&
            torn_down.words.empty() && guest.reads>0,
            "session teardown during shader capture must not publish SPIR-V");
    Require(!registry.IsCurrent(*token),"closed session ticket still authorized");
    Require(registry.Register(&process),"failed reopening NS2 session");
    const auto reopened=registry.CaptureTicket(&process);
    Require(reopened && reopened->generation!=token->generation &&
            !registry.IsCurrent(*token),"reopened session reused old ticket");
    const auto after_reopen=compile(Shader::Stage::VertexB,true);
    Require(after_reopen.Ready(),"reopened authenticated session must compile");
    registry.Unregister(&process);
    Require(registry.Count()==0,"test session leaked");
    std::puts("NS2 verified GMMU reader -> Maxwell IR -> SPIR-V: PASS "
              "(no-session/VertexA reject, mid-capture teardown, reopen)");
    std::puts("NS2 real SPIR-V emitter PASS (host-only; Vulkan and PS5 not executed)");
}
