// Seed: 1550629683
module module_0;
  always begin
    id_1 <= 1;
    id_1 = id_1[1 : 1];
    @(posedge 1'h0) id_1 = 1;
  end
endmodule
module module_1 (
    id_1
);
  input id_1;
  logic id_2;
  type_7 id_3 (
      id_2,
      id_2,
      id_4,
      id_2 - 1,
      id_1,
      1,
      1,
      1'b0 * 1,
      1 ^ 1'b0,
      1
  );
  logic id_5;
endmodule
