<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/ARM/Thumb1InstrInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_4394675d1fa84070817ace1e93b57e8a.html">ARM</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">Thumb1InstrInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="Thumb1InstrInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- Thumb1InstrInfo.cpp - Thumb-1 Instruction Information -------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file contains the Thumb-1 implementation of the TargetInstrInfo class.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Thumb1InstrInfo_8h.html">Thumb1InstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMSubtarget_8h.html">ARMSubtarget.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineMemOperand_8h.html">llvm/CodeGen/MachineMemOperand.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInst_8h.html">llvm/MC/MCInst.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="classllvm_1_1Thumb1InstrInfo.html#a0b2db65bc0fdda9727974edf6a99b0ec">   22</a></span>&#160;<a class="code" href="classllvm_1_1Thumb1InstrInfo.html#a0b2db65bc0fdda9727974edf6a99b0ec">Thumb1InstrInfo::Thumb1InstrInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;STI)</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;    : <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a>(STI), RI() {}</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/// Return the noop instruction to use for a noop.</span></div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="classllvm_1_1Thumb1InstrInfo.html#a2c930fbc5727dea4ddc86e1e6e69c66c">   26</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1Thumb1InstrInfo.html#a2c930fbc5727dea4ddc86e1e6e69c66c">Thumb1InstrInfo::getNoop</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;NopInst)<span class="keyword"> const </span>{</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;  NopInst.<a class="code" href="classllvm_1_1MCInst.html#ae844d6ff99f067e6672e004ed7613c24">setOpcode</a>(ARM::tMOVr);</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;  NopInst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(ARM::R8));</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;  NopInst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(ARM::R8));</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  NopInst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>));</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  NopInst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(0));</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;}</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="classllvm_1_1Thumb1InstrInfo.html#aa2040e85554cd2338608849d197e5693">   34</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Thumb1InstrInfo.html#aa2040e85554cd2338608849d197e5693">Thumb1InstrInfo::getUnindexedOpcode</a>(<span class="keywordtype">unsigned</span> Opc)<span class="keyword"> const </span>{</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;}</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="classllvm_1_1Thumb1InstrInfo.html#a52942e678b0a6da9d4397a12c3ea3792">   38</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1Thumb1InstrInfo.html#a52942e678b0a6da9d4397a12c3ea3792">Thumb1InstrInfo::copyPhysReg</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;                                  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg,</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;                                  <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, <span class="keywordtype">bool</span> KillSrc)<span class="keyword"> const </span>{</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <span class="comment">// Need to check the arch.</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;st = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a>&gt;();</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ARM::GPRRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg) &amp;&amp;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;         <span class="stringliteral">&quot;Thumb1 can only copy GPR registers&quot;</span>);</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="keywordflow">if</span> (st.<a class="code" href="classllvm_1_1ARMSubtarget.html#a145d01cda478613c330c4fe25ded73b0">hasV6Ops</a>() || ARM::hGPRRegClass.contains(SrcReg)</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;      || !ARM::tGPRRegClass.contains(DestReg))</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(ARM::tMOVr), DestReg)</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        .addReg(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc))</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(<a class="code" href="namespacellvm.html#ad1ad73bdbf4299e0a2a33854fe76c585">predOps</a>(<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>));</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <span class="comment">// FIXME: Can also use &#39;mov hi, $src; mov $dst, hi&#39;,</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <span class="comment">// with hi as either r10 or r11.</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *RegInfo = st.<a class="code" href="classllvm_1_1ARMSubtarget.html#a5485dfe9e347ea47856fb5e305e90d73">getRegisterInfo</a>();</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="keywordflow">if</span> (MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a12e2e21a2dde8a8ecc00af0b8a31954b">computeRegisterLiveness</a>(RegInfo, ARM::CPSR, I)</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        == <a class="code" href="classllvm_1_1MachineBasicBlock.html#af0288e181965a5ff9f0c7a75201fd142a092531ae27becd74d96d4a6fae76f863">MachineBasicBlock::LQR_Dead</a>) {</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(ARM::tMOVSr), DestReg)</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc))</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;          -&gt;<a class="code" href="classllvm_1_1MachineInstr.html#afda2c0f22be043ae42b0ec71b661f565">addRegisterDead</a>(ARM::CPSR, RegInfo);</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    }</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="comment">// &#39;MOV lo, lo&#39; is unpredictable on &lt; v6, so use the stack to do it</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(ARM::tPUSH))</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(<a class="code" href="namespacellvm.html#ad1ad73bdbf4299e0a2a33854fe76c585">predOps</a>(<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>))</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(ARM::tPOP))</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(<a class="code" href="namespacellvm.html#ad1ad73bdbf4299e0a2a33854fe76c585">predOps</a>(<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>))</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DestReg, <a class="code" href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">getDefRegState</a>(<span class="keyword">true</span>));</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  }</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;}</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1Thumb1InstrInfo.html#a20ef19bd1c4a2e237eef252ae87220d5">Thumb1InstrInfo::</a></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="classllvm_1_1Thumb1InstrInfo.html#a20ef19bd1c4a2e237eef252ae87220d5">   78</a></span>&#160;<a class="code" href="classllvm_1_1Thumb1InstrInfo.html#a20ef19bd1c4a2e237eef252ae87220d5">storeRegToStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                    <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> FI,</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((RC == &amp;ARM::tGPRRegClass ||</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;          (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(SrcReg) &amp;&amp; <a class="code" href="namespacellvm.html#a69b805d50f05b869ab969f6853b8531c">isARMLowRegister</a>(SrcReg))) &amp;&amp;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;         <span class="stringliteral">&quot;Unknown regclass!&quot;</span>);</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="keywordflow">if</span> (RC == &amp;ARM::tGPRRegClass ||</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;      (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(SrcReg) &amp;&amp; <a class="code" href="namespacellvm.html#a69b805d50f05b869ab969f6853b8531c">isARMLowRegister</a>(SrcReg))) {</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="keywordflow">if</span> (I != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>()) DL = I-&gt;getDebugLoc();</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = MF.<a class="code" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        <a class="code" href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">MachinePointerInfo::getFixedStack</a>(MF, FI), <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">MachineMemOperand::MOStore</a>,</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a9284fd53296d2a2f8ae654d000971000">getObjectSize</a>(FI), MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">getObjectAlignment</a>(FI));</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(ARM::tSTRspi))</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(isKill))</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">addFrameIndex</a>(FI)</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(MMO)</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(<a class="code" href="namespacellvm.html#ad1ad73bdbf4299e0a2a33854fe76c585">predOps</a>(<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>));</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  }</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;}</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1Thumb1InstrInfo.html#aa8d41d949913782773ae04876a972f81">Thumb1InstrInfo::</a></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="classllvm_1_1Thumb1InstrInfo.html#aa8d41d949913782773ae04876a972f81">  106</a></span>&#160;<a class="code" href="classllvm_1_1Thumb1InstrInfo.html#aa8d41d949913782773ae04876a972f81">loadRegFromStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                     <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">int</span> FI,</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;      (RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">hasSuperClassEq</a>(&amp;ARM::tGPRRegClass) ||</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;       (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(DestReg) &amp;&amp; <a class="code" href="namespacellvm.html#a69b805d50f05b869ab969f6853b8531c">isARMLowRegister</a>(DestReg))) &amp;&amp;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;      <span class="stringliteral">&quot;Unknown regclass!&quot;</span>);</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="keywordflow">if</span> (RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">hasSuperClassEq</a>(&amp;ARM::tGPRRegClass) ||</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;      (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(DestReg) &amp;&amp; <a class="code" href="namespacellvm.html#a69b805d50f05b869ab969f6853b8531c">isARMLowRegister</a>(DestReg))) {</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="keywordflow">if</span> (I != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>()) DL = I-&gt;getDebugLoc();</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = MF.<a class="code" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        <a class="code" href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">MachinePointerInfo::getFixedStack</a>(MF, FI), <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a>,</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a9284fd53296d2a2f8ae654d000971000">getObjectSize</a>(FI), MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">getObjectAlignment</a>(FI));</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(ARM::tLDRspi), DestReg)</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">addFrameIndex</a>(FI)</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(MMO)</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(<a class="code" href="namespacellvm.html#ad1ad73bdbf4299e0a2a33854fe76c585">predOps</a>(<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>));</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  }</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;}</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="keywordtype">void</span> Thumb1InstrInfo::expandLoadStackGuard(</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MI-&gt;getParent()-&gt;getParent();</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">TM</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>();</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="keywordflow">if</span> (TM.<a class="code" href="classllvm_1_1TargetMachine.html#a0e5ffac7fd84af772a216629f8bd6da9">isPositionIndependent</a>())</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a83de3f9ab24662688a50952de742a4dd">expandLoadStackGuardBase</a>(MI, ARM::tLDRLIT_ga_pcrel, ARM::tLDRi);</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a83de3f9ab24662688a50952de742a4dd">expandLoadStackGuardBase</a>(MI, ARM::tLDRLIT_ga_abs, ARM::tLDRi);</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;}</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="classllvm_1_1Thumb1InstrInfo.html#abf4cc4a5813e990f6bbdac57138e6638">  143</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1Thumb1InstrInfo.html#abf4cc4a5813e990f6bbdac57138e6638">Thumb1InstrInfo::canCopyGluedNodeDuringSchedule</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="comment">// In Thumb1 the scheduler may need to schedule a cross-copy between GPRS and CPSR</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="comment">// but this is not always possible there, so allow the Scheduler to clone tADCS and tSBCS</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="comment">// even if they have glue.</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="comment">// FIXME. Actually implement the cross-copy where it is possible (post v6)</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="comment">// because these copies entail more spilling.</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">getMachineOpcode</a>();</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="keywordflow">if</span> (Opcode == ARM::tADCS || Opcode == ARM::tSBCS)</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;}</div><div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a1ac8d27532cfd1d1f032ecbff2ba3611"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">llvm::MachineInstrBuilder::add</a></div><div class="ttdeci">const MachineInstrBuilder &amp; add(const MachineOperand &amp;MO) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00215">MachineInstrBuilder.h:215</a></div></div>
<div class="ttc" id="MachineMemOperand_8h_html"><div class="ttname"><a href="MachineMemOperand_8h.html">MachineMemOperand.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00022">MCRegister.h:22</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a12e2e21a2dde8a8ecc00af0b8a31954b"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a12e2e21a2dde8a8ecc00af0b8a31954b">llvm::MachineBasicBlock::computeRegisterLiveness</a></div><div class="ttdeci">LivenessQueryResult computeRegisterLiveness(const TargetRegisterInfo *TRI, unsigned Reg, const_iterator Before, unsigned Neighborhood=10) const</div><div class="ttdoc">Return whether (physical) register Reg has been defined and not killed as of just before Before...</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l01385">MachineBasicBlock.cpp:1385</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1Thumb1InstrInfo_html_aa2040e85554cd2338608849d197e5693"><div class="ttname"><a href="classllvm_1_1Thumb1InstrInfo.html#aa2040e85554cd2338608849d197e5693">llvm::Thumb1InstrInfo::getUnindexedOpcode</a></div><div class="ttdeci">unsigned getUnindexedOpcode(unsigned Opc) const override</div><div class="ttdef"><b>Definition:</b> <a href="Thumb1InstrInfo_8cpp_source.html#l00034">Thumb1InstrInfo.cpp:34</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_af4aef3aa547629015801993f9d393109"><div class="ttname"><a href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">llvm::Register::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00063">Register.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_afda2c0f22be043ae42b0ec71b661f565"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#afda2c0f22be043ae42b0ec71b661f565">llvm::MachineInstr::addRegisterDead</a></div><div class="ttdeci">bool addRegisterDead(Register Reg, const TargetRegisterInfo *RegInfo, bool AddIfNotFound=false)</div><div class="ttdoc">We have determined MI defined a register without a use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01864">MachineInstr.cpp:1864</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location. </div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a145d01cda478613c330c4fe25ded73b0"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a145d01cda478613c330c4fe25ded73b0">llvm::ARMSubtarget::hasV6Ops</a></div><div class="ttdeci">bool hasV6Ops() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00571">ARMSubtarget.h:571</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00218">MachineBasicBlock.h:218</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_a1112b818386ec01ddfdf3a5d0024eb17"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a></div><div class="ttdeci">return AArch64::GPR64RegClass contains(Reg)</div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00126">MachineMemOperand.h:126</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a1005b6b527af4d982305f28b559b709d"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">llvm::MCOperand::createReg</a></div><div class="ttdeci">static MCOperand createReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00115">MCInst.h:115</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="MachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00035">ARMBaseInstrInfo.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_aab286010c5d6d400df9eee0ef4d196f0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">llvm::MachineFunction::getMachineMemOperand</a></div><div class="ttdeci">MachineMemOperand * getMachineMemOperand(MachinePointerInfo PtrInfo, MachineMemOperand::Flags f, uint64_t s, unsigned base_alignment, const AAMDNodes &amp;AAInfo=AAMDNodes(), const MDNode *Ranges=nullptr, SyncScope::ID SSID=SyncScope::System, AtomicOrdering Ordering=AtomicOrdering::NotAtomic, AtomicOrdering FailureOrdering=AtomicOrdering::NotAtomic)</div><div class="ttdoc">getMachineMemOperand - Allocate a new MachineMemOperand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00415">MachineFunction.cpp:415</a></div></div>
<div class="ttc" id="classllvm_1_1Thumb1InstrInfo_html_abf4cc4a5813e990f6bbdac57138e6638"><div class="ttname"><a href="classllvm_1_1Thumb1InstrInfo.html#abf4cc4a5813e990f6bbdac57138e6638">llvm::Thumb1InstrInfo::canCopyGluedNodeDuringSchedule</a></div><div class="ttdeci">bool canCopyGluedNodeDuringSchedule(SDNode *N) const override</div><div class="ttdef"><b>Definition:</b> <a href="Thumb1InstrInfo_8cpp_source.html#l00143">Thumb1InstrInfo.cpp:143</a></div></div>
<div class="ttc" id="namespacellvm_html_ad1ad73bdbf4299e0a2a33854fe76c585"><div class="ttname"><a href="namespacellvm.html#ad1ad73bdbf4299e0a2a33854fe76c585">llvm::predOps</a></div><div class="ttdeci">static std::array&lt; MachineOperand, 2 &gt; predOps(ARMCC::CondCodes Pred, unsigned PredReg=0)</div><div class="ttdoc">Get the operands corresponding to the given Pred value. </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00465">ARMBaseInstrInfo.h:465</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">llvm::SystemZISD::TM</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00068">SystemZISelLowering.h:68</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a9284fd53296d2a2f8ae654d000971000"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a9284fd53296d2a2f8ae654d000971000">llvm::MachineFrameInfo::getObjectSize</a></div><div class="ttdeci">int64_t getObjectSize(int ObjectIdx) const</div><div class="ttdoc">Return the size of the specified object. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00450">MachineFrameInfo.h:450</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="namespacellvm_html_aac57d4100e9a9d02522fbd724568397d"><div class="ttname"><a href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">llvm::getKillRegState</a></div><div class="ttdeci">unsigned getKillRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00476">MachineInstrBuilder.h:476</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html">llvm::ARMSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00044">ARMSubtarget.h:44</a></div></div>
<div class="ttc" id="namespacellvm_html_aa5e4d7acf58e87826a15b94d37144f2b"><div class="ttname"><a href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">llvm::getDefRegState</a></div><div class="ttdeci">unsigned getDefRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00470">MachineInstrBuilder.h:470</a></div></div>
<div class="ttc" id="namespacellvm_html_abe63d9ba16515b8df95d8b2a677d39d8"><div class="ttname"><a href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const DebugLoc &amp;DL, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00316">MachineInstrBuilder.h:316</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a160722f9cc0cc58c8d02808a95c58b34"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">llvm::MachineFrameInfo::getObjectAlignment</a></div><div class="ttdeci">unsigned getObjectAlignment(int ObjectIdx) const</div><div class="ttdoc">Return the alignment of the specified stack object. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00464">MachineFrameInfo.h:464</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_abee1c3236731101b249f6eeffd8cd7ba"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">llvm::TargetRegisterClass::hasSuperClassEq</a></div><div class="ttdeci">bool hasSuperClassEq(const TargetRegisterClass *RC) const</div><div class="ttdoc">Returns true if RC is a super-class of or equal to this class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00135">TargetRegisterInfo.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a18fcadd076ad53e6df94e0ca7a80a9ef"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00485">MachineFunction.h:485</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a83de3f9ab24662688a50952de742a4dd"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a83de3f9ab24662688a50952de742a4dd">llvm::ARMBaseInstrInfo::expandLoadStackGuardBase</a></div><div class="ttdeci">void expandLoadStackGuardBase(MachineBasicBlock::iterator MI, unsigned LoadImmOpc, unsigned LoadOpc) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l04762">ARMBaseInstrInfo.cpp:4762</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_af0288e181965a5ff9f0c7a75201fd142a092531ae27becd74d96d4a6fae76f863"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#af0288e181965a5ff9f0c7a75201fd142a092531ae27becd74d96d4a6fae76f863">llvm::MachineBasicBlock::LQR_Dead</a></div><div class="ttdoc">Register is known to be fully dead. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00771">MachineBasicBlock.h:771</a></div></div>
<div class="ttc" id="MCInst_8h_html"><div class="ttname"><a href="MCInst_8h.html">MCInst.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a03258ce69ceadb08e189389468f7fd0a"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">llvm::MachineInstrBuilder::addFrameIndex</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addFrameIndex(int Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00143">MachineInstrBuilder.h:143</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">llvm::MachineMemOperand::MOStore</a></div><div class="ttdoc">The memory access writes data. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00135">MachineMemOperand.h:135</a></div></div>
<div class="ttc" id="ARMSubtarget_8h_html"><div class="ttname"><a href="ARMSubtarget_8h.html">ARMSubtarget.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_ae844d6ff99f067e6672e004ed7613c24"><div class="ttname"><a href="classllvm_1_1MCInst.html#ae844d6ff99f067e6672e004ed7613c24">llvm::MCInst::setOpcode</a></div><div class="ttdeci">void setOpcode(unsigned Op)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00171">MCInst.h:171</a></div></div>
<div class="ttc" id="classllvm_1_1Thumb1InstrInfo_html_a52942e678b0a6da9d4397a12c3ea3792"><div class="ttname"><a href="classllvm_1_1Thumb1InstrInfo.html#a52942e678b0a6da9d4397a12c3ea3792">llvm::Thumb1InstrInfo::copyPhysReg</a></div><div class="ttdeci">void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc) const override</div><div class="ttdef"><b>Definition:</b> <a href="Thumb1InstrInfo_8cpp_source.html#l00038">Thumb1InstrInfo.cpp:38</a></div></div>
<div class="ttc" id="FileCheck_8cpp_html_a1e23cc505a17287914489e2d7f7093ba"><div class="ttname"><a href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a></div><div class="ttdeci">static uint64_t add(uint64_t LeftOp, uint64_t RightOp)</div><div class="ttdef"><b>Definition:</b> <a href="FileCheck_8cpp_source.html#l00208">FileCheck.cpp:208</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a47760ffd22a82283df0f5da521feca2a"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">llvm::MachineInstrBuilder::addMemOperand</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMemOperand(MachineMemOperand *MMO) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00193">MachineInstrBuilder.h:193</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00499">SelectionDAGNodes.h:499</a></div></div>
<div class="ttc" id="classllvm_1_1Thumb1InstrInfo_html_a2c930fbc5727dea4ddc86e1e6e69c66c"><div class="ttname"><a href="classllvm_1_1Thumb1InstrInfo.html#a2c930fbc5727dea4ddc86e1e6e69c66c">llvm::Thumb1InstrInfo::getNoop</a></div><div class="ttdeci">void getNoop(MCInst &amp;NopInst) const override</div><div class="ttdoc">Return the noop instruction to use for a noop. </div><div class="ttdef"><b>Definition:</b> <a href="Thumb1InstrInfo_8cpp_source.html#l00026">Thumb1InstrInfo.cpp:26</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">llvm::MachineMemOperand::MOLoad</a></div><div class="ttdoc">The memory access reads data. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00133">MachineMemOperand.h:133</a></div></div>
<div class="ttc" id="structllvm_1_1MachinePointerInfo_html_ad8ce1aee13dbdcc05d20284a30e83170"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">llvm::MachinePointerInfo::getFixedStack</a></div><div class="ttdeci">static MachinePointerInfo getFixedStack(MachineFunction &amp;MF, int FI, int64_t Offset=0)</div><div class="ttdoc">Return a MachinePointerInfo record that refers to the specified FrameIndex. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00984">MachineOperand.cpp:984</a></div></div>
<div class="ttc" id="namespacellvm_html_a69b805d50f05b869ab969f6853b8531c"><div class="ttname"><a href="namespacellvm.html#a69b805d50f05b869ab969f6853b8531c">llvm::isARMLowRegister</a></div><div class="ttdeci">static bool isARMLowRegister(unsigned Reg)</div><div class="ttdoc">isARMLowRegister - Returns true if the register is a low register (r0-r7). </div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00160">ARMBaseInfo.h:160</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00173">MachineBasicBlock.h:173</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a4f1ceb770fe3446bfb2b3fa26858098f"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00122">MachineInstrBuilder.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a0e5ffac7fd84af772a216629f8bd6da9"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a0e5ffac7fd84af772a216629f8bd6da9">llvm::TargetMachine::isPositionIndependent</a></div><div class="ttdeci">bool isPositionIndependent() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetMachine_8cpp_source.html#l00044">TargetMachine.cpp:44</a></div></div>
<div class="ttc" id="classllvm_1_1Thumb1InstrInfo_html_a0b2db65bc0fdda9727974edf6a99b0ec"><div class="ttname"><a href="classllvm_1_1Thumb1InstrInfo.html#a0b2db65bc0fdda9727974edf6a99b0ec">llvm::Thumb1InstrInfo::Thumb1InstrInfo</a></div><div class="ttdeci">Thumb1InstrInfo(const ARMSubtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="Thumb1InstrInfo_8cpp_source.html#l00022">Thumb1InstrInfo.cpp:22</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a5485dfe9e347ea47856fb5e305e90d73"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a5485dfe9e347ea47856fb5e305e90d73">llvm::ARMSubtarget::getRegisterInfo</a></div><div class="ttdeci">const ARMBaseRegisterInfo * getRegisterInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00538">ARMSubtarget.h:538</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">llvm::ARMCC::AL</a></div><div class="ttdef"><b>Definition:</b> <a href="Utils_2ARMBaseInfo_8h_source.html#l00045">ARMBaseInfo.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ae68d159179d37dc7969439d842e2644f"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">llvm::MachineFunction::getTarget</a></div><div class="ttdeci">const LLVMTargetMachine &amp; getTarget() const</div><div class="ttdoc">getTarget - Return the target machine this machine code is compiled with </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00465">MachineFunction.h:465</a></div></div>
<div class="ttc" id="Thumb1InstrInfo_8h_html"><div class="ttname"><a href="Thumb1InstrInfo_8h.html">Thumb1InstrInfo.h</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a7f96a3399d86d6f136aaa121de4217a3"><div class="ttname"><a href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">llvm::SDNode::getMachineOpcode</a></div><div class="ttdeci">unsigned getMachineOpcode() const</div><div class="ttdoc">This may only be called if isMachineOpcode returns true. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00718">SelectionDAGNodes.h:718</a></div></div>
<div class="ttc" id="classllvm_1_1Thumb1InstrInfo_html_a20ef19bd1c4a2e237eef252ae87220d5"><div class="ttname"><a href="classllvm_1_1Thumb1InstrInfo.html#a20ef19bd1c4a2e237eef252ae87220d5">llvm::Thumb1InstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="Thumb1InstrInfo_8cpp_source.html#l00078">Thumb1InstrInfo.cpp:78</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdoc">Primary interface to the complete machine description for the target machine. </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00065">TargetMachine.h:65</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00184">MCInst.h:184</a></div></div>
<div class="ttc" id="classllvm_1_1Thumb1InstrInfo_html_aa8d41d949913782773ae04876a972f81"><div class="ttname"><a href="classllvm_1_1Thumb1InstrInfo.html#aa8d41d949913782773ae04876a972f81">llvm::Thumb1InstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="Thumb1InstrInfo_8cpp_source.html#l00106">Thumb1InstrInfo.cpp:106</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a595e70d3c4ee2ed95ece67a1957167a4"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">llvm::MCOperand::createImm</a></div><div class="ttdeci">static MCOperand createImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00122">MCInst.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_ad08ed580345a51c50d9477dec1e65818"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(Register RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00088">MachineInstrBuilder.h:88</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:57 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
