
---------- Begin Simulation Statistics ----------
final_tick                                42666129000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  74899                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684096                       # Number of bytes of host memory used
host_op_rate                                   106331                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   133.51                       # Real time elapsed on the host
host_tick_rate                              319565813                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      14196517                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042666                       # Number of seconds simulated
sim_ticks                                 42666129000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.535929                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  561734                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               564353                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               925                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            560990                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 13                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             138                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              125                       # Number of indirect misses.
system.cpu.branchPred.lookups                  567790                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2301                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           51                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000001                       # Number of instructions committed
system.cpu.committedOps                      14196517                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.266612                       # CPI: cycles per instruction
system.cpu.discardedOps                          2853                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4890940                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2075514                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           166768                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        26343292                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.234378                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         42666129                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 7650230     53.89%     53.89% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114597      0.81%     54.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               17      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::MemRead                2073890     14.61%     69.30% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4357783     30.70%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 14196517                       # Class of committed instruction
system.cpu.tickCycles                        16322837                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       260663                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        525706                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          628                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       317010                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          379                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       634816                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            379                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  42666129000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                564                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       260396                       # Transaction distribution
system.membus.trans_dist::CleanEvict              267                       # Transaction distribution
system.membus.trans_dist::ReadExReq            264479                       # Transaction distribution
system.membus.trans_dist::ReadExResp           264479                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           564                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       790749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 790749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     33628096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                33628096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            265043                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  265043    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              265043                       # Request fanout histogram
system.membus.respLayer1.occupancy         1394835000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1567290000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  42666129000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             50147                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       551191                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          192                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           26665                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           267659                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          267659                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           476                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        49671                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1144                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       951478                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                952622                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        42752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     38920000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               38962752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          261038                       # Total snoops (count)
system.tol2bus.snoopTraffic                  16665344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           578844                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001740                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.041673                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 577837     99.83%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1007      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             578844                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1216790000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         951995994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1428999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  42666129000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   65                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                52692                       # number of demand (read+write) hits
system.l2.demand_hits::total                    52757                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  65                       # number of overall hits
system.l2.overall_hits::.cpu.data               52692                       # number of overall hits
system.l2.overall_hits::total                   52757                       # number of overall hits
system.l2.demand_misses::.cpu.inst                411                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             264638                       # number of demand (read+write) misses
system.l2.demand_misses::total                 265049                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               411                       # number of overall misses
system.l2.overall_misses::.cpu.data            264638                       # number of overall misses
system.l2.overall_misses::total                265049                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     40709000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  26394364000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      26435073000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     40709000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  26394364000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     26435073000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              476                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           317330                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               317806                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             476                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          317330                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              317806                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.863445                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.833952                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.833996                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.863445                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.833952                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.833996                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99048.661800                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99737.618936                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99736.550600                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99048.661800                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99737.618936                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99736.550600                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              260396                       # number of writebacks
system.l2.writebacks::total                    260396                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           410                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        264633                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            265043                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          410                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       264633                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           265043                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32406000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  21101072000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21133478000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32406000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  21101072000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21133478000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.861345                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.833936                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.833977                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.861345                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.833936                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.833977                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79039.024390                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79737.115175                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79736.035285                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79039.024390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79737.115175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79736.035285                       # average overall mshr miss latency
system.l2.replacements                         261038                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       290795                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           290795                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       290795                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       290795                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          189                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              189                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          189                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          189                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              3180                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3180                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          264479                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              264479                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  26378469000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   26378469000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        267659                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            267659                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.988119                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.988119                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 99737.480102                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99737.480102                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       264479                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         264479                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  21088889000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21088889000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.988119                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.988119                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79737.480102                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79737.480102                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             65                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 65                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          411                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              411                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40709000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40709000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          476                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            476                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.863445                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.863445                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99048.661800                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99048.661800                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          410                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          410                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32406000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32406000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.861345                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.861345                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79039.024390                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79039.024390                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         49512                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             49512                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          159                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             159                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     15895000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     15895000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        49671                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         49671                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.003201                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.003201                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99968.553459                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99968.553459                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          154                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          154                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     12183000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     12183000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.003100                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.003100                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79110.389610                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79110.389610                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  42666129000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3728.444282                       # Cycle average of tags in use
system.l2.tags.total_refs                      634178                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    265134                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.391915                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.290321                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        52.314048                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3674.839913                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000315                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.012772                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.897178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.910265                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          677                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3343                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1533510                       # Number of tag accesses
system.l2.tags.data_accesses                  1533510                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  42666129000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          26240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16936512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16962752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        26240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         26240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     16665344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16665344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             410                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          264633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              265043                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       260396                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             260396                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            615008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         396954502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             397569510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       615008                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           615008                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      390598922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            390598922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      390598922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           615008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        396954502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            788168432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    260396.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    264628.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014480352500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        16271                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        16271                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              785149                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             244101                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      265043                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     260396                       # Number of write requests accepted
system.mem_ctrls.readBursts                    265043                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   260396                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16200                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2577237750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1325190000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7546700250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9724.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28474.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   240774                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  241966                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                265043                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               260396                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  264849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  16271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        42663                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    788.154232                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   597.288420                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   363.569343                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5040     11.81%     11.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1961      4.60%     16.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1399      3.28%     19.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1345      3.15%     22.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          483      1.13%     23.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1346      3.15%     27.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1504      3.53%     30.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4964     11.64%     42.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        24621     57.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        42663                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        16271                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.288181                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.055778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     19.608685                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         16268     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16271                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16271                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.001844                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001728                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.063664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16257     99.91%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               12      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16271                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16962432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16663424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16962752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16665344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       397.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       390.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    397.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    390.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   42666076000                       # Total gap between requests
system.mem_ctrls.avgGap                      81200.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        26240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16936192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     16663424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 615007.750058600446                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 396947002.152456820011                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 390553921.589652538300                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          410                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       264633                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       260396                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     11359250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7535341000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1003640663000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27705.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28474.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3854286.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            152596080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             81102945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           944600580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          678166740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3367612560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       9158923590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       8671016160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        23054018655                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        540.335371                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  22315303000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1424540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  18926286000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            152024880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             80803140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           947770740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          680943780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3367612560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       9146123100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       8681795520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        23057073720                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        540.406975                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  22343060250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1424540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  18898528750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     42666129000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  42666129000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1870578                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1870578                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1870578                       # number of overall hits
system.cpu.icache.overall_hits::total         1870578                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          476                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            476                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          476                       # number of overall misses
system.cpu.icache.overall_misses::total           476                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     44497000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     44497000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     44497000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     44497000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1871054                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1871054                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1871054                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1871054                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000254                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000254                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000254                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000254                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 93481.092437                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 93481.092437                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 93481.092437                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 93481.092437                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          192                       # number of writebacks
system.cpu.icache.writebacks::total               192                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          476                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          476                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          476                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          476                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     43545000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     43545000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     43545000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     43545000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000254                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000254                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000254                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000254                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 91481.092437                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91481.092437                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 91481.092437                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91481.092437                       # average overall mshr miss latency
system.cpu.icache.replacements                    192                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1870578                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1870578                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          476                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           476                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     44497000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     44497000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1871054                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1871054                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000254                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000254                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 93481.092437                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 93481.092437                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          476                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          476                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     43545000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     43545000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000254                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000254                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 91481.092437                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91481.092437                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  42666129000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           279.243815                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1871054                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               476                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3930.785714                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   279.243815                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.545398                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.545398                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          284                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          284                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.554688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1871530                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1871530                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  42666129000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  42666129000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  42666129000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      5813439                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5813439                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5813469                       # number of overall hits
system.cpu.dcache.overall_hits::total         5813469                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       579306                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         579306                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       579333                       # number of overall misses
system.cpu.dcache.overall_misses::total        579333                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  57586177998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  57586177998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  57586177998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  57586177998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      6392745                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6392745                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6392802                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6392802                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.090619                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.090619                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.090623                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.090623                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 99405.457561                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 99405.457561                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 99400.824738                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 99400.824738                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          102                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           34                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       290795                       # number of writebacks
system.cpu.dcache.writebacks::total            290795                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       262000                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       262000                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       262000                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       262000                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       317306                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       317306                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       317330                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       317330                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  29273876000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29273876000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  29276304000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29276304000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.049635                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.049635                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.049639                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.049639                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 92257.555798                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 92257.555798                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 92258.229603                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 92258.229603                       # average overall mshr miss latency
system.cpu.dcache.replacements                 316818                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1985390                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1985390                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49675                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49675                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2116120000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2116120000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2035065                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2035065                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.024410                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024410                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42599.295420                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42599.295420                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        49647                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        49647                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2014772000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2014772000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024396                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024396                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40581.948557                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40581.948557                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3828049                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3828049                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       529631                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       529631                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  55470057998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  55470057998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4357680                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4357680                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.121540                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.121540                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 104733.404952                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 104733.404952                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       261972                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       261972                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       267659                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       267659                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  27259104000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  27259104000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.061422                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.061422                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 101842.658009                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 101842.658009                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           30                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            30                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.473684                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.473684                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2428000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2428000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.421053                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.421053                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 101166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 101166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42666129000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.898236                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6130839                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            317330                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.320074                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.898236                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995895                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995895                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          436                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6710172                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6710172                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  42666129000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  42666129000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
