C:/lscc/diamond/3.14/questasim/win64/VisualizerRls/bin/viscom.exe -nolock -quiet -jmem_size 32768 work.subtrador_completo_behav_tf -quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc -allow_unnamed -o _opt -id 1-ac675dfda9e9-681bfe49-2ef-569c +__design_bin_path+D:/RTL_FPGA/VERILOG/aula22_subtrator/sim_full_sub +__betafsm