

================================================================
== Vivado HLS Report for 'rotate_half'
================================================================
* Date:           Wed Dec 11 23:42:51 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.501 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1569|     1569| 15.690 us | 15.690 us |  1569|  1569|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_h_0_h1   |     1568|     1568|        98|          -|          -|    16|    no    |
        | + l_S_d_0_d1  |       96|       96|         2|          -|          -|    48|    no    |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:240]   --->   Operation 5 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%h1_0 = phi i5 [ 0, %0 ], [ %h1, %l_S_s_0_s1_end ]"   --->   Operation 6 'phi' 'h1_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (1.36ns)   --->   "%icmp_ln240 = icmp eq i5 %h1_0, -16" [kernel.cpp:240]   --->   Operation 7 'icmp' 'icmp_ln240' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 8 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.78ns)   --->   "%h1 = add i5 %h1_0, 1" [kernel.cpp:240]   --->   Operation 9 'add' 'h1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %icmp_ln240, label %4, label %l_S_s_0_s1_begin" [kernel.cpp:240]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str13) nounwind" [kernel.cpp:240]   --->   Operation 11 'specloopname' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_s = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %h1_0, i7 0)" [kernel.cpp:243]   --->   Operation 12 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_8 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %h1_0, i5 0)" [kernel.cpp:243]   --->   Operation 13 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln243 = zext i10 %tmp_8 to i12" [kernel.cpp:243]   --->   Operation 14 'zext' 'zext_ln243' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.54ns)   --->   "%sub_ln243 = sub i12 %tmp_s, %zext_ln243" [kernel.cpp:243]   --->   Operation 15 'sub' 'sub_ln243' <Predicate = (!icmp_ln240)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str14)" [kernel.cpp:241]   --->   Operation 16 'specregionbegin' 'tmp' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:242]   --->   Operation 17 'br' <Predicate = (!icmp_ln240)> <Delay = 1.76>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:251]   --->   Operation 18 'ret' <Predicate = (icmp_ln240)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.67>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%d1_0_0 = phi i6 [ 0, %l_S_s_0_s1_begin ], [ %add_ln242, %3 ]" [kernel.cpp:242]   --->   Operation 19 'phi' 'd1_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln242 = zext i6 %d1_0_0 to i7" [kernel.cpp:242]   --->   Operation 20 'zext' 'zext_ln242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.42ns)   --->   "%icmp_ln242 = icmp eq i6 %d1_0_0, -16" [kernel.cpp:242]   --->   Operation 21 'icmp' 'icmp_ln242' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)"   --->   Operation 22 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.82ns)   --->   "%add_ln242 = add i6 %d1_0_0, 1" [kernel.cpp:242]   --->   Operation 23 'add' 'add_ln242' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln242, label %l_S_s_0_s1_end, label %3" [kernel.cpp:242]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.87ns)   --->   "%add_ln243 = add i7 %zext_ln242, 48" [kernel.cpp:243]   --->   Operation 25 'add' 'add_ln243' <Predicate = (!icmp_ln242)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln243_1 = zext i7 %add_ln243 to i12" [kernel.cpp:243]   --->   Operation 26 'zext' 'zext_ln243_1' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.54ns)   --->   "%add_ln243_1 = add i12 %sub_ln243, %zext_ln243_1" [kernel.cpp:243]   --->   Operation 27 'add' 'add_ln243_1' <Predicate = (!icmp_ln242)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln243 = sext i12 %add_ln243_1 to i64" [kernel.cpp:243]   --->   Operation 28 'sext' 'sext_ln243' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%v147_0_addr = getelementptr [1536 x float]* %v147_0, i64 0, i64 %sext_ln243" [kernel.cpp:243]   --->   Operation 29 'getelementptr' 'v147_0_addr' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (3.25ns)   --->   "%v147_0_load = load float* %v147_0_addr, align 4" [kernel.cpp:243]   --->   Operation 30 'load' 'v147_0_load' <Predicate = (!icmp_ln242)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln246 = zext i6 %d1_0_0 to i12" [kernel.cpp:246]   --->   Operation 31 'zext' 'zext_ln246' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.54ns)   --->   "%add_ln246 = add i12 %sub_ln243, %zext_ln246" [kernel.cpp:246]   --->   Operation 32 'add' 'add_ln246' <Predicate = (!icmp_ln242)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln246 = sext i12 %add_ln246 to i64" [kernel.cpp:246]   --->   Operation 33 'sext' 'sext_ln246' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%v147_0_addr_1 = getelementptr [1536 x float]* %v147_0, i64 0, i64 %sext_ln246" [kernel.cpp:246]   --->   Operation 34 'getelementptr' 'v147_0_addr_1' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (3.25ns)   --->   "%v147_0_load_1 = load float* %v147_0_addr_1, align 4" [kernel.cpp:246]   --->   Operation 35 'load' 'v147_0_load_1' <Predicate = (!icmp_ln242)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str14, i32 %tmp)" [kernel.cpp:249]   --->   Operation 36 'specregionend' 'empty_38' <Predicate = (icmp_ln242)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:240]   --->   Operation 37 'br' <Predicate = (icmp_ln242)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.50>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str15) nounwind" [kernel.cpp:242]   --->   Operation 38 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%v148_0_addr_1 = getelementptr [1536 x float]* %v148_0, i64 0, i64 %sext_ln243" [kernel.cpp:247]   --->   Operation 39 'getelementptr' 'v148_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/2] (3.25ns)   --->   "%v147_0_load = load float* %v147_0_addr, align 4" [kernel.cpp:243]   --->   Operation 40 'load' 'v147_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%bitcast_ln244 = bitcast float %v147_0_load to i32" [kernel.cpp:244]   --->   Operation 41 'bitcast' 'bitcast_ln244' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.99ns)   --->   "%xor_ln244 = xor i32 %bitcast_ln244, -2147483648" [kernel.cpp:244]   --->   Operation 42 'xor' 'xor_ln244' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln244_1 = bitcast i32 %xor_ln244 to float" [kernel.cpp:244]   --->   Operation 43 'bitcast' 'bitcast_ln244_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%v148_0_addr = getelementptr [1536 x float]* %v148_0, i64 0, i64 %sext_ln246" [kernel.cpp:245]   --->   Operation 44 'getelementptr' 'v148_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (3.25ns)   --->   "store float %bitcast_ln244_1, float* %v148_0_addr, align 4" [kernel.cpp:245]   --->   Operation 45 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_4 : Operation 46 [1/2] (3.25ns)   --->   "%v147_0_load_1 = load float* %v147_0_addr_1, align 4" [kernel.cpp:246]   --->   Operation 46 'load' 'v147_0_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_4 : Operation 47 [1/1] (3.25ns)   --->   "store float %v147_0_load_1, float* %v148_0_addr_1, align 4" [kernel.cpp:247]   --->   Operation 47 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:242]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('h1') with incoming values : ('h1', kernel.cpp:240) [5]  (1.77 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('h1') with incoming values : ('h1', kernel.cpp:240) [5]  (0 ns)
	'add' operation ('h1', kernel.cpp:240) [8]  (1.78 ns)

 <State 3>: 6.67ns
The critical path consists of the following:
	'phi' operation ('d1_0_0', kernel.cpp:242) with incoming values : ('add_ln242', kernel.cpp:242) [19]  (0 ns)
	'add' operation ('add_ln243', kernel.cpp:243) [27]  (1.87 ns)
	'add' operation ('add_ln243_1', kernel.cpp:243) [29]  (1.55 ns)
	'getelementptr' operation ('v147_0_addr', kernel.cpp:243) [31]  (0 ns)
	'load' operation ('v147_0_load', kernel.cpp:243) on array 'v147_0' [33]  (3.25 ns)

 <State 4>: 7.5ns
The critical path consists of the following:
	'load' operation ('v147_0_load', kernel.cpp:243) on array 'v147_0' [33]  (3.25 ns)
	'xor' operation ('xor_ln244', kernel.cpp:244) [35]  (0.993 ns)
	'store' operation ('store_ln245', kernel.cpp:245) of variable 'bitcast_ln244_1', kernel.cpp:244 on array 'v148_0' [42]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
