// Seed: 2028113685
module module_0 (
    id_1,
    id_2
);
  output id_2;
  output id_1;
  type_5(
      id_1, id_2, id_1[1]
  ); type_6(
      1, 1, 1
  );
  wire  id_2;
  logic id_3;
  logic id_4 = (id_4 && 1 || 1);
endmodule
