// Seed: 592596270
module module_0 (
    id_1
);
  output id_1;
  always @(posedge 1) begin
    if (1 - 1) id_1 <= 1;
  end
  assign id_1 = !id_1;
  always @(posedge 1'b0 or id_1) begin
    id_1 <= "";
    #1 begin
      id_1 = 1'b0;
    end
  end
  logic id_3;
endmodule
