/**************************************************************************************************
 *
 * Copyright (c) 2019-2024 Axera Semiconductor Co., Ltd. All Rights Reserved.
 *
 * This source file is the property of Axera Semiconductor Co., Ltd. and
 * may not be copied or distributed in any isomorphic form without the prior
 * written consent of Axera Semiconductor Co., Ltd.
 *
 **************************************************************************************************/

#include "ax_vo_common.h"
#include "ax_simple_logo.h"
// ### SIPEED EDIT ###
u8 init_seq[] = {0x39, 0x3c, 0x06, 0xff, 0x77, 0x01, 0x00, 0x00, 0x13,
		0x15, 0x00, 0x02, 0xef, 0x08,
		0x39, 0x00, 0x06, 0xff, 0x77, 0x01, 0x00, 0x00, 0x10,
		0x39, 0x00, 0x03, 0xc0, 0x4f, 0x00,
		0x39, 0x00, 0x03, 0xc1, 0x10, 0x0c,
		0x39, 0x00, 0x03, 0xc2, 0x01, 0x14,
		0x15, 0x00, 0x02, 0xcc, 0x10,
		0x39, 0x00, 0x11, 0xb0, 0x00, 0x0b, 0x13, 0x0d, 0x10, 0x07, 0x02, 0x08, 0x07, 0x1f, 0x04, 0x11, 0x0f, 0x28, 0x2f, 0x1f,
		0x39, 0x00, 0x11, 0xb1, 0x00, 0x0c, 0x13, 0x0c, 0x10, 0x05, 0x02, 0x08, 0x08, 0x1e, 0x05, 0x13, 0x11, 0x27, 0x30, 0x1f,
		0x39, 0x00, 0x06, 0xff, 0x77, 0x01, 0x00, 0x00, 0x11,
		0x15, 0x00, 0x02, 0xb0, 0x4d,
		0x15, 0x00, 0x02, 0xb1, 0x6a,
		0x15, 0x00, 0x02, 0xb2, 0x87,
		0x15, 0x00, 0x02, 0xb3, 0x80,
		0x15, 0x00, 0x02, 0xb5, 0x45,
		0x15, 0x00, 0x02, 0xb7, 0x85,
		0x15, 0x00, 0x02, 0xb8, 0x20,
		0x15, 0x00, 0x02, 0xc1, 0x78,
		0x15, 0x00, 0x02, 0xc2, 0x78,
		0x15, 0x64, 0x02, 0xd0, 0x88,
		0x39, 0x00, 0x04, 0xe0, 0x00, 0x00, 0x02,
		0x39, 0x00, 0x0c, 0xe1, 0x04, 0xb0, 0x06, 0xb0, 0x05, 0xb0, 0x07, 0xb0, 0x00, 0x44, 0x44,
		0x39, 0x00, 0x0d, 0xe2, 0x20, 0x20, 0x44, 0x44, 0x96, 0xa0, 0x00, 0x00, 0x96, 0xa0, 0x00, 0x00,
		0x39, 0x00, 0x05, 0xe3, 0x00, 0x00, 0x22, 0x22,
		0x39, 0x00, 0x03, 0xe4, 0x44, 0x44,
		0x39, 0x00, 0x11, 0xe5, 0x0c, 0x90, 0xb0, 0xa0, 0x0e, 0x92, 0xb0, 0xa0, 0x08, 0x8c, 0xb0, 0xa0, 0x0a, 0x8e, 0xb0, 0xa0,
		0x39, 0x00, 0x05, 0xe6, 0x00, 0x00, 0x22, 0x22,
		0x39, 0x00, 0x03, 0xe7, 0x44, 0x44,
		0x39, 0x00, 0x11, 0xe8, 0x0d, 0x91, 0xb0, 0xa0, 0x0f, 0x93, 0xb0, 0xa0, 0x09, 0x8d, 0xb0, 0xa0, 0x0b, 0x8f, 0xb0, 0xa0,
		0x39, 0x00, 0x03, 0xe9, 0x36, 0x00,
		0x39, 0x00, 0x08, 0xeb, 0x00, 0x00, 0xe4, 0xe4, 0x44, 0x88, 0x40,
		0x39, 0x00, 0x11, 0xed, 0xf1, 0xb2, 0xac, 0x0f, 0x67, 0x45, 0xff, 0xff, 0xff, 0xff, 0x54, 0x76, 0xf0, 0xca, 0x2b, 0x1f,
		0x39, 0x00, 0x07, 0xef, 0x10, 0x0d, 0x04, 0x08, 0x3f, 0x1f,
		0x39, 0x00, 0x06, 0xff, 0x77, 0x01, 0x00, 0x00, 0x13,
		0x39, 0x00, 0x03, 0xe8, 0x00, 0x0e,
		0x39, 0x00, 0x06, 0xff, 0x77, 0x01, 0x00, 0x00, 0x00,
		0x05, 0x78, 0x01, 0x11,
		0x39, 0x00, 0x06, 0xff, 0x77, 0x01, 0x00, 0x00, 0x13,
		0x39, 0x0A, 0x04, 0x11, 0xe8, 0x00, 0x0c,
		0x39, 0x00, 0x03, 0xe8, 0x00, 0x00,
		0x39, 0x00, 0x06, 0xff, 0x77, 0x01, 0x00, 0x00, 0x00,
		0x15, 0x00, 0x02, 0x36, 0x10,
		0x05, 0x14, 0x01, 0x29};

struct mipi_dsi_panel_cfg g_dsi_panel = {
		.nlanes = 2,
		.format = MIPI_DSI_FMT_RGB888,
		.mode_flags = MIPI_DSI_MODE_VIDEO_SYNC_PULSE | MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_LPM |MIPI_DSI_CLOCK_NON_CONTINUOUS,
		.gpio_num = 23,
		.pwms = 3,
		.pwm_period = 4167,
		.pwm_duty = 2084,
		.panel_init_seq = init_seq,
		.init_seq_len = sizeof(init_seq)/sizeof(init_seq[0]),
		.reset_delay_ms = 100,
};
// ### SIPEED EDIT END ###

u32 g_vdev_id = 0;

#ifdef CONFIG_DISPLAY_AXERA_MIPI
u32 g_out_mode = AX_DISP_OUT_MODE_DSI_DPI_VIDEO;
#elif CONFIG_DISPLAY_AXERA_DPI
u32 g_out_mode = AX_DISP_OUT_MODE_DPI;
#elif CONFIG_DISPLAY_AXERA_BT656
u32 g_out_mode = AX_DISP_OUT_MODE_BT656;
#else
u32 g_out_mode = AX_DISP_OUT_MODE_BUT;
#endif

u32 g_fixed_sync = AX_VO_OUTPUT_BUTT;

