

================================================================
== Synthesis Summary Report of 'dft'
================================================================
+ General Information: 
    * Date:           Thu Oct 20 19:42:55 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        dft_256
    * Solution:       solution2 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+
    |              Modules             | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |        |           |           |     |
    |              & Loops             | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP  |     FF    |    LUT    | URAM|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+
    |+ dft                             |     -|  0.04|   331527|  3.315e+06|         -|   331528|     -|        no|   5 (1%)|  5 (2%)|  975 (~0%)|  1482 (2%)|    -|
    | + dft_Pipeline_VITIS_LOOP_11_1   |     -|  0.79|      258|  2.580e+03|         -|      258|     -|        no|        -|       -|   21 (~0%)|   63 (~0%)|    -|
    |  o VITIS_LOOP_11_1               |     -|  7.30|      256|  2.560e+03|         2|        1|   256|       yes|        -|       -|          -|          -|    -|
    | + dft_Pipeline_VITIS_LOOP_26_4   |     -|  0.79|      258|  2.580e+03|         -|      258|     -|        no|        -|       -|   21 (~0%)|   63 (~0%)|    -|
    |  o VITIS_LOOP_26_4               |     -|  7.30|      256|  2.560e+03|         2|        1|   256|       yes|        -|       -|          -|          -|    -|
    | o VITIS_LOOP_17_2                |     -|  7.30|   331008|  3.310e+06|      1293|        -|   256|        no|        -|       -|          -|          -|    -|
    |  + dft_Pipeline_VITIS_LOOP_19_3  |     -|  0.04|     1289|  1.289e+04|         -|     1289|     -|        no|  2 (~0%)|  5 (2%)|  842 (~0%)|  1050 (1%)|    -|
    |   o VITIS_LOOP_19_3              |    II|  7.30|     1287|  1.287e+04|        13|        5|   256|       yes|        -|       -|          -|          -|    -|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------------+----------+
| Interface            | Bitwidth |
+----------------------+----------+
| imag_sample_address0 | 8        |
| imag_sample_d0       | 32       |
| real_sample_address0 | 8        |
| real_sample_d0       | 32       |
| real_sample_q0       | 32       |
+----------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+----------+
| Argument    | Direction | Datatype |
+-------------+-----------+----------+
| real_sample | inout     | float*   |
| imag_sample | out       | float*   |
+-------------+-----------+----------+

* SW-to-HW Mapping
+-------------+----------------------+---------+----------+
| Argument    | HW Interface         | HW Type | HW Usage |
+-------------+----------------------+---------+----------+
| real_sample | real_sample_address0 | port    | offset   |
| real_sample | real_sample_ce0      | port    |          |
| real_sample | real_sample_we0      | port    |          |
| real_sample | real_sample_d0       | port    |          |
| real_sample | real_sample_q0       | port    |          |
| imag_sample | imag_sample_address0 | port    | offset   |
| imag_sample | imag_sample_ce0      | port    |          |
| imag_sample | imag_sample_we0      | port    |          |
| imag_sample | imag_sample_d0       | port    |          |
+-------------+----------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+----------+------+---------+---------+
| Name                                 | DSP | Pragma | Variable | Op   | Impl    | Latency |
+--------------------------------------+-----+--------+----------+------+---------+---------+
| + dft                                | 5   |        |          |      |         |         |
|   add_ln17_fu_141_p2                 | -   |        | add_ln17 | add  | fabric  | 0       |
|  + dft_Pipeline_VITIS_LOOP_11_1      | 0   |        |          |      |         |         |
|    add_ln11_fu_114_p2                | -   |        | add_ln11 | add  | fabric  | 0       |
|  + dft_Pipeline_VITIS_LOOP_26_4      | 0   |        |          |      |         |         |
|    add_ln26_fu_110_p2                | -   |        | add_ln26 | add  | fabric  | 0       |
|  + dft_Pipeline_VITIS_LOOP_19_3      | 5   |        |          |      |         |         |
|    add_ln19_fu_202_p2                | -   |        | add_ln19 | add  | fabric  | 0       |
|    add_ln20_fu_216_p2                | -   |        | add_ln20 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U6  | 3   |        | mul      | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U6  | 3   |        | mul1     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add1     | fadd | fulldsp | 4       |
+--------------------------------------+-----+--------+----------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------------+------+------+--------+------------------------+---------+------+---------+
| Name                            | BRAM | URAM | Pragma | Variable               | Storage | Impl | Latency |
+---------------------------------+------+------+--------+------------------------+---------+------+---------+
| + dft                           | 5    | 0    |        |                        |         |      |         |
|   sum_r_U                       | 1    | -    |        | sum_r                  | ram_1p  | auto | 1       |
|   sum_i_U                       | 1    | -    |        | sum_i                  | ram_1p  | auto | 1       |
|   temp_U                        | 2    | -    |        | temp                   | ram_1p  | auto | 1       |
|  + dft_Pipeline_VITIS_LOOP_19_3 | 2    | 0    |        |                        |         |      |         |
|    cos_coefficients_table_U     | 1    | -    |        | cos_coefficients_table | rom_1p  | auto | 1       |
|    sin_coefficients_table_U     | 1    | -    |        | sin_coefficients_table | rom_1p  | auto | 1       |
+---------------------------------+------+------+--------+------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

