#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001df8a6d6bf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001df8a6c0ee0 .scope package, "Axi_Bridge_fsm" "Axi_Bridge_fsm" 3 1;
 .timescale 0 0;
enum000001df8a6cdde0 .enum4 (2)
   "bridge_IDLE" 2'b00,
   "bridge_READ" 2'b01,
   "bridge_WRITE" 2'b10,
   "bridge_WAIT" 2'b11
 ;
S_000001df8a6c1070 .scope module, "axi_tb" "axi_tb" 4 3;
 .timescale -9 -10;
P_000001df8a6d35e0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v000001df8a731030_0 .var "i_ARDATA", 31 0;
v000001df8a731a30_0 .var "i_ARVALID", 0 0;
v000001df8a730ef0_0 .var "i_AWREADY", 0 0;
v000001df8a731170_0 .var "i_CALC_END", 0 0;
v000001df8a731210_0 .var "i_DATA_FROM_RAM", 31 0;
v000001df8a731490_0 .var "i_SAMPLES_NUMBER", 11 0;
v000001df8a731530_0 .var "i_clk", 0 0;
v000001df8a7315d0_0 .var "i_rstn", 0 0;
v000001df8a731670_0 .net "o_ARBURST", 1 0, v000001df8a730db0_0;  1 drivers
v000001df8a7317b0_0 .net "o_ARREADY", 0 0, v000001df8a730c70_0;  1 drivers
v000001df8a731850_0 .net "o_AWBURST", 1 0, v000001df8a7310d0_0;  1 drivers
v000001df8a7337d0_0 .net "o_AWDATA", 31 0, v000001df8a731350_0;  1 drivers
v000001df8a7335f0_0 .net "o_AWVALID", 0 0, v000001df8a7318f0_0;  1 drivers
v000001df8a7323d0_0 .net "o_DATA_LOADED", 0 0, v000001df8a730bd0_0;  1 drivers
v000001df8a7332d0_0 .net "o_READ_ram", 0 0, v000001df8a731990_0;  1 drivers
v000001df8a733370_0 .net "o_SAMPLE_INDEX_ram", 11 0, v000001df8a730d10_0;  1 drivers
v000001df8a731e30_0 .net "o_SAMPLE_ram", 31 0, v000001df8a7313f0_0;  1 drivers
v000001df8a732470_0 .net "o_WRITE_ram", 0 0, v000001df8a731710_0;  1 drivers
E_000001df8a6d3f60 .event posedge, v000001df8a7309a0_0;
E_000001df8a6d3860 .event negedge, v000001df8a7309a0_0;
S_000001df8a6b4a70 .scope module, "uut" "Axi_Bridge" 4 19, 5 3 0, S_000001df8a6c1070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rstn";
    .port_info 2 /INPUT 32 "i_ARDATA";
    .port_info 3 /INPUT 32 "i_DATA_FROM_RAM";
    .port_info 4 /INPUT 1 "i_ARVALID";
    .port_info 5 /INPUT 1 "i_AWREADY";
    .port_info 6 /INPUT 1 "i_CALC_END";
    .port_info 7 /INPUT 12 "i_SAMPLES_NUMBER";
    .port_info 8 /OUTPUT 1 "o_ARREADY";
    .port_info 9 /OUTPUT 1 "o_AWVALID";
    .port_info 10 /OUTPUT 1 "o_DATA_LOADED";
    .port_info 11 /OUTPUT 32 "o_AWDATA";
    .port_info 12 /OUTPUT 32 "o_SAMPLE_ram";
    .port_info 13 /OUTPUT 2 "o_AWBURST";
    .port_info 14 /OUTPUT 2 "o_ARBURST";
    .port_info 15 /OUTPUT 12 "o_SAMPLE_INDEX_ram";
    .port_info 16 /OUTPUT 1 "o_WRITE_ram";
    .port_info 17 /OUTPUT 1 "o_READ_ram";
P_000001df8a6d4220 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000100000>;
v000001df8a66e080_0 .var/2u "cnt_clr", 0 0;
v000001df8a6d7fc0_0 .var/2u "cnt_en", 0 0;
v000001df8a6d8060_0 .net "i_ARDATA", 31 0, v000001df8a731030_0;  1 drivers
v000001df8a6b4d90_0 .net "i_ARVALID", 0 0, v000001df8a731a30_0;  1 drivers
v000001df8a6b4e30_0 .net "i_AWREADY", 0 0, v000001df8a730ef0_0;  1 drivers
v000001df8a6c1200_0 .net "i_CALC_END", 0 0, v000001df8a731170_0;  1 drivers
v000001df8a6c12a0_0 .net "i_DATA_FROM_RAM", 31 0, v000001df8a731210_0;  1 drivers
v000001df8a730900_0 .net "i_SAMPLES_NUMBER", 11 0, v000001df8a731490_0;  1 drivers
v000001df8a7309a0_0 .net "i_clk", 0 0, v000001df8a731530_0;  1 drivers
v000001df8a730a40_0 .net "i_rstn", 0 0, v000001df8a7315d0_0;  1 drivers
v000001df8a7312b0_0 .var "index_cnt", 11 0;
v000001df8a730b30_0 .var "next_state", 1 0;
v000001df8a730db0_0 .var "o_ARBURST", 1 0;
v000001df8a730c70_0 .var "o_ARREADY", 0 0;
v000001df8a7310d0_0 .var "o_AWBURST", 1 0;
v000001df8a731350_0 .var "o_AWDATA", 31 0;
v000001df8a7318f0_0 .var "o_AWVALID", 0 0;
v000001df8a730bd0_0 .var "o_DATA_LOADED", 0 0;
v000001df8a731990_0 .var "o_READ_ram", 0 0;
v000001df8a730d10_0 .var "o_SAMPLE_INDEX_ram", 11 0;
v000001df8a7313f0_0 .var "o_SAMPLE_ram", 31 0;
v000001df8a731710_0 .var "o_WRITE_ram", 0 0;
v000001df8a730e50_0 .var "state", 1 0;
E_000001df8a6d3da0/0 .event anyedge, v000001df8a730e50_0, v000001df8a6b4d90_0, v000001df8a7312b0_0, v000001df8a6d8060_0;
E_000001df8a6d3da0/1 .event anyedge, v000001df8a730900_0, v000001df8a6c1200_0, v000001df8a6b4e30_0, v000001df8a6c12a0_0;
E_000001df8a6d3da0 .event/or E_000001df8a6d3da0/0, E_000001df8a6d3da0/1;
E_000001df8a6d3b20/0 .event negedge, v000001df8a730a40_0;
E_000001df8a6d3b20/1 .event posedge, v000001df8a7309a0_0;
E_000001df8a6d3b20 .event/or E_000001df8a6d3b20/0, E_000001df8a6d3b20/1;
S_000001df8a6b4c00 .scope begin, "p_fsm_comb" "p_fsm_comb" 5 40, 5 40 0, S_000001df8a6b4a70;
 .timescale 0 0;
S_000001df8a6d9270 .scope begin, "p_fsm_sync" "p_fsm_sync" 5 24, 5 24 0, S_000001df8a6b4a70;
 .timescale 0 0;
    .scope S_000001df8a6b4a70;
T_0 ;
    %wait E_000001df8a6d3b20;
    %fork t_1, S_000001df8a6d9270;
    %jmp t_0;
    .scope S_000001df8a6d9270;
t_1 ;
    %load/vec4 v000001df8a730a40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001df8a730e50_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001df8a7312b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001df8a730b30_0;
    %assign/vec4 v000001df8a730e50_0, 0;
    %load/vec4 v000001df8a66e080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001df8a7312b0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001df8a6d7fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001df8a7312b0_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001df8a7312b0_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %end;
    .scope S_000001df8a6b4a70;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_000001df8a6b4a70;
T_1 ;
Ewait_0 .event/or E_000001df8a6d3da0, E_0x0;
    %wait Ewait_0;
    %fork t_3, S_000001df8a6b4c00;
    %jmp t_2;
    .scope S_000001df8a6b4c00;
t_3 ;
    %pushi/vec4 0, 0, 5;
    %split/vec4 1;
    %store/vec4 v000001df8a730bd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001df8a731990_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001df8a731710_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001df8a7318f0_0, 0, 1;
    %store/vec4 v000001df8a730c70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001df8a6d7fc0_0, 0, 1;
    %store/vec4 v000001df8a66e080_0, 0, 1;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 65535, 65535, 16;
    %split/vec4 12;
    %store/vec4 v000001df8a730d10_0, 0, 12;
    %split/vec4 2;
    %store/vec4 v000001df8a730db0_0, 0, 2;
    %split/vec4 2;
    %store/vec4 v000001df8a7310d0_0, 0, 2;
    %split/vec4 32;
    %store/vec4 v000001df8a7313f0_0, 0, 32;
    %store/vec4 v000001df8a731350_0, 0, 32;
    %load/vec4 v000001df8a730e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001df8a730b30_0, 0, 2;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df8a730c70_0, 0, 1;
    %load/vec4 v000001df8a6b4d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001df8a730b30_0, 0, 2;
T_1.6 ;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df8a730c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df8a731710_0, 0, 1;
    %load/vec4 v000001df8a7312b0_0;
    %store/vec4 v000001df8a730d10_0, 0, 12;
    %load/vec4 v000001df8a6d8060_0;
    %store/vec4 v000001df8a7313f0_0, 0, 32;
    %load/vec4 v000001df8a7312b0_0;
    %pad/u 32;
    %load/vec4 v000001df8a730900_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df8a730bd0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001df8a730b30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df8a66e080_0, 0, 1;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v000001df8a6b4d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df8a6d7fc0_0, 0, 1;
T_1.10 ;
T_1.9 ;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df8a7318f0_0, 0, 1;
    %load/vec4 v000001df8a6c1200_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.14, 9;
    %load/vec4 v000001df8a6b4e30_0;
    %and;
T_1.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001df8a730b30_0, 0, 2;
T_1.12 ;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df8a7318f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df8a731990_0, 0, 1;
    %load/vec4 v000001df8a7312b0_0;
    %store/vec4 v000001df8a730d10_0, 0, 12;
    %load/vec4 v000001df8a6c12a0_0;
    %store/vec4 v000001df8a731350_0, 0, 32;
    %load/vec4 v000001df8a7312b0_0;
    %pad/u 32;
    %load/vec4 v000001df8a730900_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_1.15, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df8a66e080_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001df8a730b30_0, 0, 2;
    %jmp T_1.16;
T_1.15 ;
    %load/vec4 v000001df8a6b4e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df8a6d7fc0_0, 0, 1;
T_1.17 ;
T_1.16 ;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %end;
    .scope S_000001df8a6b4a70;
t_2 %join;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001df8a6c1070;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df8a731530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df8a7315d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df8a731030_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df8a731210_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df8a731170_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001df8a731490_0, 0, 12;
T_2.0 ;
    %delay 50, 0;
    %load/vec4 v000001df8a731530_0;
    %inv;
    %store/vec4 v000001df8a731530_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_000001df8a6c1070;
T_3 ;
    %wait E_000001df8a6d3f60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001df8a731030_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001df8a731030_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001df8a731210_0;
    %pushi/vec4 2, 0, 32;
    %add;
    %store/vec4 v000001df8a731210_0, 0, 32;
    %jmp T_3;
    .thread T_3;
    .scope S_000001df8a6c1070;
T_4 ;
    %wait E_000001df8a6d3860;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df8a7315d0_0, 0, 1;
    %wait E_000001df8a6d3f60;
    %pushi/vec4 10, 0, 12;
    %store/vec4 v000001df8a731490_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df8a731a30_0, 0, 1;
    %load/vec4 v000001df8a731490_0;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 12;
    %sub;
    %wait E_000001df8a6d3f60;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df8a731a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df8a730ef0_0, 0, 1;
    %wait E_000001df8a6d3f60;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df8a731170_0, 0, 1;
    %load/vec4 v000001df8a731490_0;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 12;
    %sub;
    %wait E_000001df8a6d3f60;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %wait E_000001df8a6d3f60;
    %wait E_000001df8a6d3f60;
    %vpi_call/w 4 49 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001df8a6c1070;
T_5 ;
    %vpi_call/w 4 53 "$dumpfile", "bridge.vcd" {0 0 0};
    %vpi_call/w 4 54 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001df8a6b4a70 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "./Axi_Bridge_fsm.sv";
    "axi_tb.sv";
    "./Axi_Bridge.sv";
