<module name="GPU0_KLIOMP1_HL_MMRS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="GPU_REVISION" acronym="GPU_REVISION" offset="0x0" width="32" description="See IPG spec for more details.">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x40000000" description="" range="" rwaccess="R"/>
  </register>
  <register id="GPU_HWINFO" acronym="GPU_HWINFO" offset="0x4" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MEM_BUS_WIDTH" width="1" begin="2" end="2" resetval="0x0" description="Memory bus width Read 0h = 64 bits Read 1h = 128 bits" range="" rwaccess="R"/>
    <bitfield id="SYS_BUS_WIDTH" width="2" begin="1" end="0" resetval="0x0" description="System bus width" range="" rwaccess="R"/>
  </register>
  <register id="GPU_SYSCONFIG" acronym="GPU_SYSCONFIG" offset="0x10" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STANDBY_MODE" width="2" begin="5" end="4" resetval="0x0" description="Clock standby mode:" range="" rwaccess="RW"/>
    <bitfield id="IDLE_MODE" width="2" begin="3" end="2" resetval="0x0" description="Clock idle mode:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="GPU_IRQSTATUS_RAW_0" acronym="GPU_IRQSTATUS_RAW_0" offset="0x24" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INIT_MINTERRUPT_RAW" width="1" begin="0" end="0" resetval="0x0" description="Interrupt 0 raw event:" range="" rwaccess="RW"/>
  </register>
  <register id="GPU_IRQSTATUS_RAW_1" acronym="GPU_IRQSTATUS_RAW_1" offset="0x28" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TARGET_SINTERRUPT_RAW" width="1" begin="0" end="0" resetval="0x0" description="Interrupt 1 raw event:" range="" rwaccess="RW"/>
  </register>
  <register id="GPU_IRQSTATUS_RAW_2" acronym="GPU_IRQSTATUS_RAW_2" offset="0x2C" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="THALIA_IRQ_RAW" width="1" begin="0" end="0" resetval="0x0" description="Interrupt 1 raw event:" range="" rwaccess="RW"/>
  </register>
  <register id="GPU_IRQSTATUS_0" acronym="GPU_IRQSTATUS_0" offset="0x30" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INIT_MINTERRUPT_STATUS" width="1" begin="0" end="0" resetval="0x0" description="Interrupt 0 raw event:" range="" rwaccess="RW"/>
  </register>
  <register id="GPU_IRQSTATUS_1" acronym="GPU_IRQSTATUS_1" offset="0x34" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TARGET_SINTERRUPT_STATUS" width="1" begin="0" end="0" resetval="0x0" description="Interrupt 0 raw event:" range="" rwaccess="RW"/>
  </register>
  <register id="GPU_IRQSTATUS_2" acronym="GPU_IRQSTATUS_2" offset="0x38" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="THALIA_IRQ_STATUS" width="1" begin="0" end="0" resetval="0x0" description="Interrupt 0 raw event:" range="" rwaccess="RW"/>
  </register>
  <register id="GPU_IRQENABLE_SET_0" acronym="GPU_IRQENABLE_SET_0" offset="0x3C" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INIT_MINTERRUPT_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="To enable interrupt:" range="" rwaccess="RW"/>
  </register>
  <register id="GPU_IRQENABLE_SET_1" acronym="GPU_IRQENABLE_SET_1" offset="0x40" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TARGET_SINTERRUPT_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="To enable interrupt:" range="" rwaccess="RW"/>
  </register>
  <register id="GPU_IRQENABLE_SET_2" acronym="GPU_IRQENABLE_SET_2" offset="0x44" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="THALIA_IRQ_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="To enable interrupt:" range="" rwaccess="RW"/>
  </register>
  <register id="GPU_IRQENABLE_CLR_0" acronym="GPU_IRQENABLE_CLR_0" offset="0x48" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INIT_MINTERRUPT_DISABLE" width="1" begin="0" end="0" resetval="0x0" description="To disable interrupt:" range="" rwaccess="RW"/>
  </register>
  <register id="GPU_IRQENABLE_CLR_1" acronym="GPU_IRQENABLE_CLR_1" offset="0x4C" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TARGET_SINTERRUPT_DISABLE" width="1" begin="0" end="0" resetval="0x0" description="To disable interrupt:" range="" rwaccess="RW"/>
  </register>
  <register id="GPU_IRQENABLE_CLR_2" acronym="GPU_IRQENABLE_CLR_2" offset="0x50" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="THALIA_IRQ_DISABLE" width="1" begin="0" end="0" resetval="0x0" description="To disable interrupt:" range="" rwaccess="RW"/>
  </register>
  <register id="GPU_PAGE_CONFIG" acronym="GPU_PAGE_CONFIG" offset="0x100" width="32" description="">
    <bitfield id="THALIA_INT_BYPASS" width="1" begin="31" end="31" resetval="0x0" description="Bypass OCP IPG interrupt logic" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="26" begin="30" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OCP_PAGE_SIZE" width="2" begin="4" end="3" resetval="0x0" description="Defines the page size on OCP memory interface:" range="" rwaccess="RW"/>
    <bitfield id="MEM_PAGE_CHECK_EN" width="1" begin="2" end="2" resetval="0x0" description="To enable page boundary checking:" range="" rwaccess="RW"/>
    <bitfield id="MEM_PAGE_SIZE" width="2" begin="1" end="0" resetval="0x0" description="Defines the page size on internal memory interface:" range="" rwaccess="RW"/>
  </register>
  <register id="GPU_INTERRUPT_EVENT" acronym="GPU_INTERRUPT_EVENT" offset="0x104" width="32" description="">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TARGET_INVALID_OCP_CMD" width="1" begin="18" end="18" resetval="0x0" description="Invalid command from OCP:" range="" rwaccess="RW"/>
    <bitfield id="TARGET_CMD_FIFO_FULL" width="1" begin="17" end="17" resetval="0x0" description="Command FIFO full:" range="" rwaccess="RW"/>
    <bitfield id="TARGET_RESP_FIFO_FULL" width="1" begin="16" end="16" resetval="0x0" description="Response FIFO full:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INT_MEM_REQ_FIFO_OVERRUN_1" width="1" begin="13" end="13" resetval="0x0" description="Memory request FIFO overrun:" range="" rwaccess="RW"/>
    <bitfield id="INIT_READ_TAG_FIFO_OVERRUN_1" width="1" begin="12" end="12" resetval="0x0" description="Read tag FIFO overrun:" range="" rwaccess="RW"/>
    <bitfield id="INIT_PAGE_CROSS_ERROR_1" width="1" begin="11" end="11" resetval="0x0" description="Memory page had been crossed during a burst:" range="" rwaccess="RW"/>
    <bitfield id="INIT_RESP_ERROR_1" width="1" begin="10" end="10" resetval="0x0" description="Receiving error response:" range="" rwaccess="RW"/>
    <bitfield id="INIT_RESP_UNUSED_TAG_1" width="1" begin="9" end="9" resetval="0x0" description="Receiving response on an unused OCP TAG:" range="" rwaccess="RW"/>
    <bitfield id="INIT_RESP_UNEXPECTED_1" width="1" begin="8" end="8" resetval="0x0" description="Receiving response when not expected:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INIT_MEM_REQ_FIFO_OVERRUN_0" width="1" begin="5" end="5" resetval="0x0" description="Memory request FIFO overrun:" range="" rwaccess="RW"/>
    <bitfield id="INIT_READ_TAG_FIFO_OVERRUN_0" width="1" begin="4" end="4" resetval="0x0" description="Read tag FIFO overrun:" range="" rwaccess="RW"/>
    <bitfield id="INIT_PAGE_CROSS_ERROR_0" width="1" begin="3" end="3" resetval="0x0" description="Memory page had been crossed during a burst." range="" rwaccess="RW"/>
    <bitfield id="INIT_RESP_ERROR_0" width="1" begin="2" end="2" resetval="0x0" description="Receiving error response:" range="" rwaccess="RW"/>
    <bitfield id="INIT_RESP_UNUSED_TAG_0" width="1" begin="1" end="1" resetval="0x0" description="Receiving response on an unused OCP TAG:" range="" rwaccess="RW"/>
    <bitfield id="INIT_RESP_UNEXPECTED_0" width="1" begin="0" end="0" resetval="0x0" description="Receiving response when not expected:" range="" rwaccess="RW"/>
  </register>
  <register id="GPU_DEBUG_CONFIG" acronym="GPU_DEBUG_CONFIG" offset="0x108" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SELECT_INT_IDLE" width="1" begin="5" end="5" resetval="0x0" description="To select which idle the disconnect protocol should act on:" range="" rwaccess="RW"/>
    <bitfield id="FORCE_PASS_DATA" width="1" begin="4" end="4" resetval="0x0" description="Forces the initiator to pass data independent of disconnect protocol:" range="" rwaccess="RW"/>
    <bitfield id="FORCE_INIT_IDLE" width="2" begin="3" end="2" resetval="0x0" description="Forces initiator idle:" range="" rwaccess="RW"/>
    <bitfield id="FORCE_TARGET_IDLE" width="2" begin="1" end="0" resetval="0x0" description="Forces target idle:" range="" rwaccess="RW"/>
  </register>
  <register id="GPU_DEBUG_STATUS_0" acronym="GPU_DEBUG_STATUS_0" offset="0x10C" width="32" description="Port0 Debug Status Register">
    <bitfield id="CMD_DEBUG_STATE" width="1" begin="31" end="31" resetval="0x0" description="Target command state-machine:" range="" rwaccess="R"/>
    <bitfield id="CMD_RESP_DEBUG_STATE" width="1" begin="30" end="30" resetval="0x0" description="Target response state-machine:" range="" rwaccess="R"/>
    <bitfield id="TARGET_IDLE" width="1" begin="29" end="29" resetval="0x0" description="Target idle" range="" rwaccess="R"/>
    <bitfield id="RESP_FIFO_FULL" width="1" begin="28" end="28" resetval="0x0" description="Target response FIFO full" range="" rwaccess="R"/>
    <bitfield id="CMD_FIFO_FULL" width="1" begin="27" end="27" resetval="0x0" description="Target command FIFO full" range="" rwaccess="R"/>
    <bitfield id="RESP_ERROR" width="1" begin="26" end="26" resetval="0x0" description="Respond to OCP with error, which could be caused by either address misalignment or invalid byte enable." range="" rwaccess="R"/>
    <bitfield id="WHICH_TARGET_REGISTER" width="5" begin="25" end="21" resetval="0x0" description="Indicates which OCP target registers to read" range="" rwaccess="R"/>
    <bitfield id="TARGET_CMD_OUT" width="3" begin="20" end="18" resetval="0x0" description="Command received from OCP:" range="" rwaccess="R"/>
    <bitfield id="INIT_MSTANDBY" width="1" begin="17" end="17" resetval="0x0" description="Status of init_MStandby signal" range="" rwaccess="R"/>
    <bitfield id="INIT_MWAIT" width="1" begin="16" end="16" resetval="0x0" description="Status of init_MWait signal" range="" rwaccess="R"/>
    <bitfield id="INIT_MDISCREQ" width="1" begin="15" end="15" resetval="0x0" description="Request to disconnect from OCP interface" range="" rwaccess="R"/>
    <bitfield id="INIT_MDISCACK" width="2" begin="14" end="13" resetval="0x0" description="Disconnect status of the OCP interface:" range="" rwaccess="R"/>
    <bitfield id="INIT_SCONNECT_2" width="1" begin="12" end="12" resetval="0x0" description="Defines whether to wait in M_WAIT state for MConnect FSM:" range="" rwaccess="R"/>
    <bitfield id="INIT_SCONNECT_1" width="1" begin="11" end="11" resetval="0x0" description="Defines the busy-ness state of the slave:" range="" rwaccess="R"/>
    <bitfield id="INIT_SCONNECT_0" width="1" begin="10" end="10" resetval="0x0" description="Disconnect from slave:" range="" rwaccess="R"/>
    <bitfield id="INIT_MCONNECT" width="2" begin="9" end="8" resetval="0x0" description="Initiator MConnect state:" range="" rwaccess="R"/>
    <bitfield id="TARGET_SIDLEACK" width="2" begin="7" end="6" resetval="0x0" description="Acknowledge the SIdleAck state-machine:" range="" rwaccess="R"/>
    <bitfield id="TARGET_SDISCACK" width="2" begin="5" end="4" resetval="0x0" description="Acknowledge the SDiscAck state-machine:" range="" rwaccess="R"/>
    <bitfield id="TARGET_SIDLEREQ" width="1" begin="3" end="3" resetval="0x0" description="Request the target to go idle:" range="" rwaccess="R"/>
    <bitfield id="TARGET_SCONNECT" width="1" begin="2" end="2" resetval="0x0" description="Target SConnect bit 0 state:" range="" rwaccess="R"/>
    <bitfield id="TARGET_MCONNECT" width="2" begin="1" end="0" resetval="0x0" description="Target MConnect state:" range="" rwaccess="R"/>
  </register>
  <register id="GPU_DEBUG_STATUS_1" acronym="GPU_DEBUG_STATUS_1" offset="0x110" width="32" description="Port1 Debug Status Register">
    <bitfield id="CMD_DEBUG_STATE" width="1" begin="31" end="31" resetval="0x0" description="Target command state-machine:" range="" rwaccess="R"/>
    <bitfield id="CMD_RESP_DEBUG_STATE" width="1" begin="30" end="30" resetval="0x0" description="Target response state-machine:" range="" rwaccess="R"/>
    <bitfield id="TARGET_IDLE" width="1" begin="29" end="29" resetval="0x0" description="Target idle" range="" rwaccess="R"/>
    <bitfield id="RESP_FIFO_FULL" width="1" begin="28" end="28" resetval="0x0" description="Target response FIFO full" range="" rwaccess="R"/>
    <bitfield id="CMD_FIFO_FULL" width="1" begin="27" end="27" resetval="0x0" description="Target command FIFO full" range="" rwaccess="R"/>
    <bitfield id="RESP_ERROR" width="1" begin="26" end="26" resetval="0x0" description="Respond to OCP with error, which could be caused by either address misalignment or invalid byte enable." range="" rwaccess="R"/>
    <bitfield id="WHICH_TARGET_REGISTER" width="5" begin="25" end="21" resetval="0x0" description="Indicates which OCP target registers to read" range="" rwaccess="R"/>
    <bitfield id="TARGET_CMD_OUT" width="3" begin="20" end="18" resetval="0x0" description="Command received from OCP:" range="" rwaccess="R"/>
    <bitfield id="INIT_MSTANDBY" width="1" begin="17" end="17" resetval="0x0" description="Status of init_MStandby signal" range="" rwaccess="R"/>
    <bitfield id="INIT_MWAIT" width="1" begin="16" end="16" resetval="0x0" description="Status of init_MWait signal" range="" rwaccess="R"/>
    <bitfield id="INIT_MDISCREQ" width="1" begin="15" end="15" resetval="0x0" description="Request to disconnect from OCP interface" range="" rwaccess="R"/>
    <bitfield id="INIT_MDISCACK" width="2" begin="14" end="13" resetval="0x0" description="Disconnect status of the OCP interface:" range="" rwaccess="R"/>
    <bitfield id="INIT_SCONNECT_2" width="1" begin="12" end="12" resetval="0x0" description="Defines whether to wait in M_WAIT state for MConnect FSM:" range="" rwaccess="R"/>
    <bitfield id="INIT_SCONNECT_1" width="1" begin="11" end="11" resetval="0x0" description="Defines the busy-ness state of the slave:" range="" rwaccess="R"/>
    <bitfield id="INIT_SCONNECT_0" width="1" begin="10" end="10" resetval="0x0" description="Disconnect from slave:" range="" rwaccess="R"/>
    <bitfield id="INIT_MCONNECT" width="2" begin="9" end="8" resetval="0x0" description="Initiator MConnect state:" range="" rwaccess="R"/>
    <bitfield id="TARGET_SIDLEACK" width="2" begin="7" end="6" resetval="0x0" description="Acknowledge the SIdleAck state-machine:" range="" rwaccess="R"/>
    <bitfield id="TARGET_SDISCACK" width="2" begin="5" end="4" resetval="0x0" description="Acknowledge the SDiscAck state-machine:" range="" rwaccess="R"/>
    <bitfield id="TARGET_SIDLEREQ" width="1" begin="3" end="3" resetval="0x0" description="Request the target to go idle:" range="" rwaccess="R"/>
    <bitfield id="TARGET_SCONNECT" width="1" begin="2" end="2" resetval="0x0" description="Target SConnect bit 0 state:" range="" rwaccess="R"/>
    <bitfield id="TARGET_MCONNECT" width="2" begin="1" end="0" resetval="0x0" description="Target MConnect state:" range="" rwaccess="R"/>
  </register>
</module>
