{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491458522382 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491458522386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr  6 03:02:02 2017 " "Processing started: Thu Apr  6 03:02:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491458522386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491458522386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CircuitoBase -c CircuitoBase " "Command: quartus_map --read_settings_files=on --write_settings_files=off CircuitoBase -c CircuitoBase" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491458522387 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1491458523460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/hex7seg_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/hex7seg_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex7seg_en-hex7seg_en " "Found design unit 1: hex7seg_en-hex7seg_en" {  } { { "VHDL/hex7seg_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hex7seg_en.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491458543983 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex7seg_en " "Found entity 1: hex7seg_en" {  } { { "VHDL/hex7seg_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hex7seg_en.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491458543983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491458543983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-controlador " "Found design unit 1: controlador-controlador" {  } { { "VHDL/controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491458543985 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "VHDL/controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491458543985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491458543985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/reg16bits_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/reg16bits_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16bits_en-reg16bits_en " "Found design unit 1: reg16bits_en-reg16bits_en" {  } { { "VHDL/reg16bits_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491458543986 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16bits_en " "Found entity 1: reg16bits_en" {  } { { "VHDL/reg16bits_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491458543986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491458543986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare-Behavioral " "Found design unit 1: compare-Behavioral" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491458543988 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491458543988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491458543988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/IC_74163.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/IC_74163.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IC_74163-IC_74163_1 " "Found design unit 1: IC_74163-IC_74163_1" {  } { { "VHDL/IC_74163.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/IC_74163.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491458543990 ""} { "Info" "ISGN_ENTITY_NAME" "1 IC_74163 " "Found entity 1: IC_74163" {  } { { "VHDL/IC_74163.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/IC_74163.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491458543990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491458543990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle-controle " "Found design unit 1: controle-controle" {  } { { "VHDL/controle.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controle.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491458543992 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "VHDL/controle.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491458543992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491458543992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Four_Digit_BCD_Counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Four_Digit_BCD_Counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Four_Digit_BCD_Counter-Four_Digit_BCD_Counter_1 " "Found design unit 1: Four_Digit_BCD_Counter-Four_Digit_BCD_Counter_1" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491458543994 ""} { "Info" "ISGN_ENTITY_NAME" "1 Four_Digit_BCD_Counter " "Found entity 1: Four_Digit_BCD_Counter" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491458543994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491458543994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/medidor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/medidor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 medidor-medidor " "Found design unit 1: medidor-medidor" {  } { { "VHDL/medidor.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491458543996 ""} { "Info" "ISGN_ENTITY_NAME" "1 medidor " "Found entity 1: medidor" {  } { { "VHDL/medidor.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491458543996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491458543996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/hierarquico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/hierarquico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hierarquico-hierarquica " "Found design unit 1: hierarquico-hierarquica" {  } { { "VHDL/hierarquico.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491458543998 ""} { "Info" "ISGN_ENTITY_NAME" "1 hierarquico " "Found entity 1: hierarquico" {  } { { "VHDL/hierarquico.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491458543998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491458543998 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hierarquico " "Elaborating entity \"hierarquico\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1491458544085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "medidor medidor:M1 " "Elaborating entity \"medidor\" for hierarchy \"medidor:M1\"" {  } { { "VHDL/hierarquico.vhd" "M1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491458544092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle medidor:M1\|controle:C1 " "Elaborating entity \"controle\" for hierarchy \"medidor:M1\|controle:C1\"" {  } { { "VHDL/medidor.vhd" "C1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491458544094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_Digit_BCD_Counter medidor:M1\|Four_Digit_BCD_Counter:D1 " "Elaborating entity \"Four_Digit_BCD_Counter\" for hierarchy \"medidor:M1\|Four_Digit_BCD_Counter:D1\"" {  } { { "VHDL/medidor.vhd" "D1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491458544097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IC_74163 medidor:M1\|Four_Digit_BCD_Counter:D1\|IC_74163:IC_1 " "Elaborating entity \"IC_74163\" for hierarchy \"medidor:M1\|Four_Digit_BCD_Counter:D1\|IC_74163:IC_1\"" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "IC_1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491458544099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare medidor:M1\|compare:geraRCO1 " "Elaborating entity \"compare\" for hierarchy \"medidor:M1\|compare:geraRCO1\"" {  } { { "VHDL/medidor.vhd" "geraRCO1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491458544103 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_A compare.vhd(11) " "Verilog HDL or VHDL warning at compare.vhd(11): object \"s_A\" assigned a value but never read" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491458544105 "|medidor|compare:geraRCO1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_B compare.vhd(11) " "Verilog HDL or VHDL warning at compare.vhd(11): object \"S_B\" assigned a value but never read" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491458544105 "|medidor|compare:geraRCO1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador controlador:C1 " "Elaborating entity \"controlador\" for hierarchy \"controlador:C1\"" {  } { { "VHDL/hierarquico.vhd" "C1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491458544107 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ereg controlador.vhd(24) " "VHDL Process Statement warning at controlador.vhd(24): signal \"Ereg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491458544109 "|hierarquico|controlador:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bits_en reg16bits_en:R1 " "Elaborating entity \"reg16bits_en\" for hierarchy \"reg16bits_en:R1\"" {  } { { "VHDL/hierarquico.vhd" "R1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491458544128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg_en hex7seg_en:D1 " "Elaborating entity \"hex7seg_en\" for hierarchy \"hex7seg_en:D1\"" {  } { { "VHDL/hierarquico.vhd" "D1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491458544137 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1491458545580 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1491458545883 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1491458546159 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491458546159 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "172 " "Implemented 172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1491458546348 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1491458546348 ""} { "Info" "ICUT_CUT_TM_LCELLS" "103 " "Implemented 103 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1491458546348 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1491458546348 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1247 " "Peak virtual memory: 1247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491458546366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr  6 03:02:26 2017 " "Processing ended: Thu Apr  6 03:02:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491458546366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491458546366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491458546366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1491458546366 ""}
