Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul 25 16:21:03 2019
| Host         : LAPTOP-EK0UNFM6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: uno/clkout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.824        0.000                      0                   98        0.117        0.000                      0                   98        4.500        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.824        0.000                      0                   98        0.117        0.000                      0                   98        4.500        0.000                       0                    64  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 recibidor/r_Clock_Count_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recibidor/r_Clock_Count_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.828ns (23.034%)  route 2.767ns (76.966%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.724     5.327    recibidor/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDSE                                         r  recibidor/r_Clock_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDSE (Prop_fdse_C_Q)         0.456     5.783 r  recibidor/r_Clock_Count_reg[4]/Q
                         net (fo=9, routed)           0.805     6.588    recibidor/r_Clock_Count_reg_n_0_[4]
    SLICE_X2Y93          LUT2 (Prop_lut2_I0_O)        0.124     6.712 r  recibidor/r_Clock_Count[7]_i_10/O
                         net (fo=1, routed)           0.670     7.382    recibidor/r_Clock_Count[7]_i_10_n_0
    SLICE_X2Y93          LUT6 (Prop_lut6_I5_O)        0.124     7.506 r  recibidor/r_Clock_Count[7]_i_6/O
                         net (fo=2, routed)           0.602     8.108    recibidor/r_Clock_Count[7]_i_6_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     8.232 r  recibidor/r_Clock_Count[7]_i_1/O
                         net (fo=8, routed)           0.690     8.921    recibidor/r_Clock_Count[7]_i_1_n_0
    SLICE_X2Y92          FDSE                                         r  recibidor/r_Clock_Count_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.604    15.027    recibidor/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y92          FDSE                                         r  recibidor/r_Clock_Count_reg[7]/C
                         clock pessimism              0.278    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X2Y92          FDSE (Setup_fdse_C_S)       -0.524    14.745    recibidor/r_Clock_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 recibidor/r_Clock_Count_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recibidor/r_Clock_Count_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.828ns (23.034%)  route 2.767ns (76.966%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.724     5.327    recibidor/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDSE                                         r  recibidor/r_Clock_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDSE (Prop_fdse_C_Q)         0.456     5.783 r  recibidor/r_Clock_Count_reg[4]/Q
                         net (fo=9, routed)           0.805     6.588    recibidor/r_Clock_Count_reg_n_0_[4]
    SLICE_X2Y93          LUT2 (Prop_lut2_I0_O)        0.124     6.712 r  recibidor/r_Clock_Count[7]_i_10/O
                         net (fo=1, routed)           0.670     7.382    recibidor/r_Clock_Count[7]_i_10_n_0
    SLICE_X2Y93          LUT6 (Prop_lut6_I5_O)        0.124     7.506 r  recibidor/r_Clock_Count[7]_i_6/O
                         net (fo=2, routed)           0.602     8.108    recibidor/r_Clock_Count[7]_i_6_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     8.232 r  recibidor/r_Clock_Count[7]_i_1/O
                         net (fo=8, routed)           0.690     8.921    recibidor/r_Clock_Count[7]_i_1_n_0
    SLICE_X3Y92          FDSE                                         r  recibidor/r_Clock_Count_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.604    15.027    recibidor/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDSE                                         r  recibidor/r_Clock_Count_reg[4]/C
                         clock pessimism              0.300    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X3Y92          FDSE (Setup_fdse_C_S)       -0.429    14.862    recibidor/r_Clock_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 recibidor/r_Clock_Count_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recibidor/r_Clock_Count_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.828ns (23.034%)  route 2.767ns (76.966%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.724     5.327    recibidor/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDSE                                         r  recibidor/r_Clock_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDSE (Prop_fdse_C_Q)         0.456     5.783 r  recibidor/r_Clock_Count_reg[4]/Q
                         net (fo=9, routed)           0.805     6.588    recibidor/r_Clock_Count_reg_n_0_[4]
    SLICE_X2Y93          LUT2 (Prop_lut2_I0_O)        0.124     6.712 r  recibidor/r_Clock_Count[7]_i_10/O
                         net (fo=1, routed)           0.670     7.382    recibidor/r_Clock_Count[7]_i_10_n_0
    SLICE_X2Y93          LUT6 (Prop_lut6_I5_O)        0.124     7.506 r  recibidor/r_Clock_Count[7]_i_6/O
                         net (fo=2, routed)           0.602     8.108    recibidor/r_Clock_Count[7]_i_6_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     8.232 r  recibidor/r_Clock_Count[7]_i_1/O
                         net (fo=8, routed)           0.690     8.921    recibidor/r_Clock_Count[7]_i_1_n_0
    SLICE_X3Y92          FDSE                                         r  recibidor/r_Clock_Count_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.604    15.027    recibidor/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDSE                                         r  recibidor/r_Clock_Count_reg[5]/C
                         clock pessimism              0.300    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X3Y92          FDSE (Setup_fdse_C_S)       -0.429    14.862    recibidor/r_Clock_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 recibidor/r_Clock_Count_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recibidor/r_Clock_Count_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.828ns (23.034%)  route 2.767ns (76.966%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.724     5.327    recibidor/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDSE                                         r  recibidor/r_Clock_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDSE (Prop_fdse_C_Q)         0.456     5.783 r  recibidor/r_Clock_Count_reg[4]/Q
                         net (fo=9, routed)           0.805     6.588    recibidor/r_Clock_Count_reg_n_0_[4]
    SLICE_X2Y93          LUT2 (Prop_lut2_I0_O)        0.124     6.712 r  recibidor/r_Clock_Count[7]_i_10/O
                         net (fo=1, routed)           0.670     7.382    recibidor/r_Clock_Count[7]_i_10_n_0
    SLICE_X2Y93          LUT6 (Prop_lut6_I5_O)        0.124     7.506 r  recibidor/r_Clock_Count[7]_i_6/O
                         net (fo=2, routed)           0.602     8.108    recibidor/r_Clock_Count[7]_i_6_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     8.232 r  recibidor/r_Clock_Count[7]_i_1/O
                         net (fo=8, routed)           0.690     8.921    recibidor/r_Clock_Count[7]_i_1_n_0
    SLICE_X3Y92          FDSE                                         r  recibidor/r_Clock_Count_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.604    15.027    recibidor/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDSE                                         r  recibidor/r_Clock_Count_reg[6]/C
                         clock pessimism              0.300    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X3Y92          FDSE (Setup_fdse_C_S)       -0.429    14.862    recibidor/r_Clock_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 recibidor/r_Clock_Count_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recibidor/r_Clock_Count_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.820ns (22.053%)  route 2.898ns (77.947%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.723     5.326    recibidor/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDSE                                         r  recibidor/r_Clock_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDSE (Prop_fdse_C_Q)         0.456     5.782 r  recibidor/r_Clock_Count_reg[2]/Q
                         net (fo=12, routed)          1.279     7.061    recibidor/r_Clock_Count_reg_n_0_[2]
    SLICE_X2Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.185 r  recibidor/r_SM_Main[1]_i_3/O
                         net (fo=3, routed)           0.611     7.796    recibidor/r_SM_Main[1]_i_3_n_0
    SLICE_X2Y93          LUT6 (Prop_lut6_I0_O)        0.124     7.920 r  recibidor/r_Clock_Count[7]_i_7/O
                         net (fo=8, routed)           0.523     8.443    recibidor/r_Clock_Count[7]_i_7_n_0
    SLICE_X2Y93          LUT4 (Prop_lut4_I0_O)        0.116     8.559 r  recibidor/r_Clock_Count[7]_i_3/O
                         net (fo=1, routed)           0.485     9.044    recibidor/r_Clock_Count[7]_i_3_n_0
    SLICE_X2Y92          FDSE                                         r  recibidor/r_Clock_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.604    15.027    recibidor/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y92          FDSE                                         r  recibidor/r_Clock_Count_reg[7]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y92          FDSE (Setup_fdse_C_D)       -0.235    15.015    recibidor/r_Clock_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                          -9.044    
  -------------------------------------------------------------------
                         slack                                  5.971    

Slack (MET) :             6.034ns  (required time - arrival time)
  Source:                 recibidor/r_Clock_Count_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recibidor/r_Clock_Count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.458ns  (logic 0.828ns (23.942%)  route 2.630ns (76.058%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.724     5.327    recibidor/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDSE                                         r  recibidor/r_Clock_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDSE (Prop_fdse_C_Q)         0.456     5.783 r  recibidor/r_Clock_Count_reg[4]/Q
                         net (fo=9, routed)           0.805     6.588    recibidor/r_Clock_Count_reg_n_0_[4]
    SLICE_X2Y93          LUT2 (Prop_lut2_I0_O)        0.124     6.712 r  recibidor/r_Clock_Count[7]_i_10/O
                         net (fo=1, routed)           0.670     7.382    recibidor/r_Clock_Count[7]_i_10_n_0
    SLICE_X2Y93          LUT6 (Prop_lut6_I5_O)        0.124     7.506 r  recibidor/r_Clock_Count[7]_i_6/O
                         net (fo=2, routed)           0.602     8.108    recibidor/r_Clock_Count[7]_i_6_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     8.232 r  recibidor/r_Clock_Count[7]_i_1/O
                         net (fo=8, routed)           0.553     8.785    recibidor/r_Clock_Count[7]_i_1_n_0
    SLICE_X4Y92          FDSE                                         r  recibidor/r_Clock_Count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.602    15.025    recibidor/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDSE                                         r  recibidor/r_Clock_Count_reg[0]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y92          FDSE (Setup_fdse_C_S)       -0.429    14.819    recibidor/r_Clock_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  6.034    

Slack (MET) :             6.034ns  (required time - arrival time)
  Source:                 recibidor/r_Clock_Count_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recibidor/r_Clock_Count_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.458ns  (logic 0.828ns (23.942%)  route 2.630ns (76.058%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.724     5.327    recibidor/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDSE                                         r  recibidor/r_Clock_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDSE (Prop_fdse_C_Q)         0.456     5.783 r  recibidor/r_Clock_Count_reg[4]/Q
                         net (fo=9, routed)           0.805     6.588    recibidor/r_Clock_Count_reg_n_0_[4]
    SLICE_X2Y93          LUT2 (Prop_lut2_I0_O)        0.124     6.712 r  recibidor/r_Clock_Count[7]_i_10/O
                         net (fo=1, routed)           0.670     7.382    recibidor/r_Clock_Count[7]_i_10_n_0
    SLICE_X2Y93          LUT6 (Prop_lut6_I5_O)        0.124     7.506 r  recibidor/r_Clock_Count[7]_i_6/O
                         net (fo=2, routed)           0.602     8.108    recibidor/r_Clock_Count[7]_i_6_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     8.232 r  recibidor/r_Clock_Count[7]_i_1/O
                         net (fo=8, routed)           0.553     8.785    recibidor/r_Clock_Count[7]_i_1_n_0
    SLICE_X4Y92          FDSE                                         r  recibidor/r_Clock_Count_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.602    15.025    recibidor/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDSE                                         r  recibidor/r_Clock_Count_reg[1]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y92          FDSE (Setup_fdse_C_S)       -0.429    14.819    recibidor/r_Clock_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  6.034    

Slack (MET) :             6.034ns  (required time - arrival time)
  Source:                 recibidor/r_Clock_Count_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recibidor/r_Clock_Count_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.458ns  (logic 0.828ns (23.942%)  route 2.630ns (76.058%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.724     5.327    recibidor/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDSE                                         r  recibidor/r_Clock_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDSE (Prop_fdse_C_Q)         0.456     5.783 r  recibidor/r_Clock_Count_reg[4]/Q
                         net (fo=9, routed)           0.805     6.588    recibidor/r_Clock_Count_reg_n_0_[4]
    SLICE_X2Y93          LUT2 (Prop_lut2_I0_O)        0.124     6.712 r  recibidor/r_Clock_Count[7]_i_10/O
                         net (fo=1, routed)           0.670     7.382    recibidor/r_Clock_Count[7]_i_10_n_0
    SLICE_X2Y93          LUT6 (Prop_lut6_I5_O)        0.124     7.506 r  recibidor/r_Clock_Count[7]_i_6/O
                         net (fo=2, routed)           0.602     8.108    recibidor/r_Clock_Count[7]_i_6_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     8.232 r  recibidor/r_Clock_Count[7]_i_1/O
                         net (fo=8, routed)           0.553     8.785    recibidor/r_Clock_Count[7]_i_1_n_0
    SLICE_X4Y92          FDSE                                         r  recibidor/r_Clock_Count_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.602    15.025    recibidor/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDSE                                         r  recibidor/r_Clock_Count_reg[2]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y92          FDSE (Setup_fdse_C_S)       -0.429    14.819    recibidor/r_Clock_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  6.034    

Slack (MET) :             6.034ns  (required time - arrival time)
  Source:                 recibidor/r_Clock_Count_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recibidor/r_Clock_Count_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.458ns  (logic 0.828ns (23.942%)  route 2.630ns (76.058%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.724     5.327    recibidor/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDSE                                         r  recibidor/r_Clock_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDSE (Prop_fdse_C_Q)         0.456     5.783 r  recibidor/r_Clock_Count_reg[4]/Q
                         net (fo=9, routed)           0.805     6.588    recibidor/r_Clock_Count_reg_n_0_[4]
    SLICE_X2Y93          LUT2 (Prop_lut2_I0_O)        0.124     6.712 r  recibidor/r_Clock_Count[7]_i_10/O
                         net (fo=1, routed)           0.670     7.382    recibidor/r_Clock_Count[7]_i_10_n_0
    SLICE_X2Y93          LUT6 (Prop_lut6_I5_O)        0.124     7.506 r  recibidor/r_Clock_Count[7]_i_6/O
                         net (fo=2, routed)           0.602     8.108    recibidor/r_Clock_Count[7]_i_6_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     8.232 r  recibidor/r_Clock_Count[7]_i_1/O
                         net (fo=8, routed)           0.553     8.785    recibidor/r_Clock_Count[7]_i_1_n_0
    SLICE_X4Y92          FDSE                                         r  recibidor/r_Clock_Count_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.602    15.025    recibidor/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDSE                                         r  recibidor/r_Clock_Count_reg[3]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y92          FDSE (Setup_fdse_C_S)       -0.429    14.819    recibidor/r_Clock_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  6.034    

Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 recibidor/r_Clock_Count_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recibidor/r_Clock_Count_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 0.828ns (23.799%)  route 2.651ns (76.201%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.724     5.327    recibidor/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDSE                                         r  recibidor/r_Clock_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDSE (Prop_fdse_C_Q)         0.456     5.783 r  recibidor/r_Clock_Count_reg[4]/Q
                         net (fo=9, routed)           0.805     6.588    recibidor/r_Clock_Count_reg_n_0_[4]
    SLICE_X2Y93          LUT2 (Prop_lut2_I0_O)        0.124     6.712 r  recibidor/r_Clock_Count[7]_i_10/O
                         net (fo=1, routed)           0.670     7.382    recibidor/r_Clock_Count[7]_i_10_n_0
    SLICE_X2Y93          LUT6 (Prop_lut6_I5_O)        0.124     7.506 r  recibidor/r_Clock_Count[7]_i_6/O
                         net (fo=2, routed)           0.599     8.105    recibidor/r_Clock_Count[7]_i_6_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     8.229 r  recibidor/r_Clock_Count[7]_i_2/O
                         net (fo=8, routed)           0.577     8.806    recibidor/r_Clock_Count[7]_i_2_n_0
    SLICE_X4Y92          FDSE                                         r  recibidor/r_Clock_Count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.602    15.025    recibidor/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDSE                                         r  recibidor/r_Clock_Count_reg[0]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y92          FDSE (Setup_fdse_C_CE)      -0.205    15.043    recibidor/r_Clock_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  6.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 recibidor/r_Rx_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bancoA/salida_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.604     1.523    recibidor/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  recibidor/r_Rx_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  recibidor/r_Rx_Byte_reg[3]/Q
                         net (fo=2, routed)           0.065     1.730    bancoA/D[3]
    SLICE_X2Y96          FDCE                                         r  bancoA/salida_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.877     2.042    bancoA/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  bancoA/salida_reg[3]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X2Y96          FDCE (Hold_fdce_C_D)         0.076     1.612    bancoA/salida_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 recibidor/r_Rx_Byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bancoA/salida_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.452%)  route 0.113ns (44.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.604     1.523    recibidor/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  recibidor/r_Rx_Byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  recibidor/r_Rx_Byte_reg[1]/Q
                         net (fo=2, routed)           0.113     1.778    bancoA/D[1]
    SLICE_X2Y96          FDCE                                         r  bancoA/salida_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.877     2.042    bancoA/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  bancoA/salida_reg[1]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y96          FDCE (Hold_fdce_C_D)         0.075     1.614    bancoA/salida_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 recibidor/r_Rx_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bancoA/salida_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.911%)  route 0.125ns (47.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.604     1.523    recibidor/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  recibidor/r_Rx_Byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  recibidor/r_Rx_Byte_reg[2]/Q
                         net (fo=2, routed)           0.125     1.790    bancoA/D[2]
    SLICE_X2Y96          FDCE                                         r  bancoA/salida_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.877     2.042    bancoA/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  bancoA/salida_reg[2]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X2Y96          FDCE (Hold_fdce_C_D)         0.076     1.612    bancoA/salida_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 recibidor/r_Rx_Byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bancoA/salida_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.604     1.523    recibidor/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  recibidor/r_Rx_Byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  recibidor/r_Rx_Byte_reg[6]/Q
                         net (fo=2, routed)           0.112     1.776    bancoA/D[6]
    SLICE_X2Y96          FDCE                                         r  bancoA/salida_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.877     2.042    bancoA/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  bancoA/salida_reg[6]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y96          FDCE (Hold_fdce_C_D)         0.053     1.592    bancoA/salida_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 recibidor/r_Rx_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bancoA/salida_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.604     1.523    recibidor/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  recibidor/r_Rx_Byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  recibidor/r_Rx_Byte_reg[0]/Q
                         net (fo=2, routed)           0.127     1.792    bancoA/D[0]
    SLICE_X2Y95          FDCE                                         r  bancoA/salida_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.877     2.042    bancoA/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  bancoA/salida_reg[0]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X2Y95          FDCE (Hold_fdce_C_D)         0.059     1.595    bancoA/salida_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 recibidor/r_Clock_Count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recibidor/r_Clock_Count_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.797%)  route 0.166ns (47.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.602     1.521    recibidor/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDSE                                         r  recibidor/r_Clock_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDSE (Prop_fdse_C_Q)         0.141     1.662 r  recibidor/r_Clock_Count_reg[0]/Q
                         net (fo=11, routed)          0.166     1.829    recibidor/r_Clock_Count_reg_n_0_[0]
    SLICE_X3Y92          LUT6 (Prop_lut6_I5_O)        0.045     1.874 r  recibidor/r_Clock_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.874    recibidor/r_Clock_Count[4]_i_1_n_0
    SLICE_X3Y92          FDSE                                         r  recibidor/r_Clock_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.876     2.041    recibidor/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDSE                                         r  recibidor/r_Clock_Count_reg[4]/C
                         clock pessimism             -0.479     1.561    
    SLICE_X3Y92          FDSE (Hold_fdse_C_D)         0.092     1.653    recibidor/r_Clock_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 recibidor/r_Rx_DV_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bancoA/salida_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.604     1.523    recibidor/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  recibidor/r_Rx_DV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  recibidor/r_Rx_DV_reg/Q
                         net (fo=10, routed)          0.079     1.743    bancoA/E[0]
    SLICE_X2Y95          FDCE                                         r  bancoA/salida_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.877     2.042    bancoA/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  bancoA/salida_reg[0]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X2Y95          FDCE (Hold_fdce_C_CE)       -0.016     1.520    bancoA/salida_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 recibidor/r_Rx_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bancoA/salida_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.994%)  route 0.172ns (55.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.604     1.523    recibidor/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  recibidor/r_Rx_Byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  recibidor/r_Rx_Byte_reg[7]/Q
                         net (fo=2, routed)           0.172     1.837    bancoA/D[7]
    SLICE_X2Y96          FDCE                                         r  bancoA/salida_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.877     2.042    bancoA/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  bancoA/salida_reg[7]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y96          FDCE (Hold_fdce_C_D)         0.064     1.603    bancoA/salida_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 ctrl/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.557%)  route 0.174ns (51.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.603     1.522    ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y96          FDPE                                         r  ctrl/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDPE (Prop_fdpe_C_Q)         0.164     1.686 r  ctrl/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.174     1.860    ctrl/FSM_onehot_state_reg_n_0_[0]
    SLICE_X6Y97          FDCE                                         r  ctrl/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.875     2.040    ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y97          FDCE                                         r  ctrl/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X6Y97          FDCE (Hold_fdce_C_D)         0.083     1.622    ctrl/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 recibidor/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recibidor/r_Bit_Index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.688%)  route 0.160ns (46.312%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.604     1.523    recibidor/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  recibidor/r_Bit_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  recibidor/r_Bit_Index_reg[0]/Q
                         net (fo=12, routed)          0.160     1.825    recibidor/r_Bit_Index_reg_n_0_[0]
    SLICE_X1Y95          LUT5 (Prop_lut5_I2_O)        0.045     1.870 r  recibidor/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.870    recibidor/r_Bit_Index[1]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  recibidor/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.877     2.042    recibidor/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  recibidor/r_Bit_Index_reg[1]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.092     1.631    recibidor/r_Bit_Index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y95     bancoA/salida_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y96     bancoA/salida_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y96     bancoA/salida_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y96     bancoA/salida_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y96     bancoA/salida_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y96     bancoA/salida_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y96     bancoA/salida_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y96     bancoA/salida_reg[7]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X6Y96     ctrl/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     bancoA/salida_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     bancoA/salida_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     bancoA/salida_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     bancoA/salida_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     bancoA/salida_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     bancoA/salida_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     bancoA/salida_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     bancoA/salida_reg[7]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X6Y96     ctrl/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y96     ctrl/FSM_onehot_state_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     bancoA/salida_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     bancoA/salida_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     bancoA/salida_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     bancoA/salida_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     bancoA/salida_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     bancoA/salida_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     bancoA/salida_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     bancoA/salida_reg[7]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X6Y96     ctrl/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X6Y96     ctrl/FSM_onehot_state_reg[0]/C



