arch	circuit	vpr_revision	vpr_status	min_chan_width	critical_path_delay	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	routed_wirelength	max_odin_mem	max_abc_mem	max_vpr_mem	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_clb	num_io	num_outputs	num_memories	num_mult	error	
k6_N10_mem32K_40nm.xml	ch_intrinsics.v	3019530-dirty	success	44	3.66508	0.242902	0.372175	0.712591	0.078294	3366	-1	-1	-1	741	847	398	41	99	106	1	0		
