{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716526745575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716526745580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 16:59:05 2024 " "Processing started: Fri May 24 16:59:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716526745580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716526745580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AveragingFilter -c AveragingFilter " "Command: quartus_map --read_settings_files=on --write_settings_files=off AveragingFilter -c AveragingFilter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716526745580 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716526745941 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716526745941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-rtl " "Found design unit 1: TopLevel-rtl" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716526752637 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716526752637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716526752637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/tdmaminfifo/tdmaminfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/tdmaminfifo/tdmaminfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdmaminfifo-SYN " "Found design unit 1: tdmaminfifo-SYN" {  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716526752640 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinFifo " "Found entity 1: TdmaMinFifo" {  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716526752640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716526752640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audiorom/audiorom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/audiorom/audiorom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audiorom-SYN " "Found design unit 1: audiorom-SYN" {  } { { "ip/AudioRom/AudioRom.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/AudioRom/AudioRom.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716526752642 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioRom " "Found entity 1: AudioRom" {  } { { "ip/AudioRom/AudioRom.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/AudioRom/AudioRom.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716526752642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716526752642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audiofifo/audiofifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/audiofifo/audiofifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audiofifo-SYN " "Found design unit 1: audiofifo-SYN" {  } { { "ip/AudioFifo/AudioFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/AudioFifo/AudioFifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716526752645 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioFifo " "Found entity 1: AudioFifo" {  } { { "ip/AudioFifo/AudioFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/AudioFifo/AudioFifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716526752645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716526752645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audioclock_2/audioclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/audioclock_2/audioclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AudioClock-rtl " "Found design unit 1: AudioClock-rtl" {  } { { "ip/AudioClock_2/AudioClock.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/AudioClock_2/AudioClock.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716526752646 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioClock " "Found entity 1: AudioClock" {  } { { "ip/AudioClock_2/AudioClock.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/AudioClock_2/AudioClock.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716526752646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716526752646 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/AudioClock_1/AudioClock.vhd C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/AudioClock_2/AudioClock.vhd " "File \"C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/AudioClock_1/AudioClock.vhd\" is a duplicate of already analyzed file \"C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/AudioClock_2/AudioClock.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1716526752648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audioclock_1/audioclock.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ip/audioclock_1/audioclock.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716526752648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmamintypes.vhd 2 0 " "Found 2 design units, including 0 entities, in source file tdmamin/tdmamintypes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinTypes " "Found design unit 1: TdmaMinTypes" {  } { { "TdmaMin/TdmaMinTypes.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinTypes.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716526752651 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 TdmaMinTypes-body " "Found design unit 2: TdmaMinTypes-body" {  } { { "TdmaMin/TdmaMinTypes.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinTypes.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716526752651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716526752651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmaminswitch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmaminswitch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinSwitch-rtl " "Found design unit 1: TdmaMinSwitch-rtl" {  } { { "TdmaMin/TdmaMinSwitch.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinSwitch.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716526752653 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinSwitch " "Found entity 1: TdmaMinSwitch" {  } { { "TdmaMin/TdmaMinSwitch.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinSwitch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716526752653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716526752653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmaminstage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmaminstage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinStage-rtl " "Found design unit 1: TdmaMinStage-rtl" {  } { { "TdmaMin/TdmaMinStage.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinStage.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716526752656 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinStage " "Found entity 1: TdmaMinStage" {  } { { "TdmaMin/TdmaMinStage.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinStage.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716526752656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716526752656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmaminslots.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmaminslots.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinSlots-rtl " "Found design unit 1: TdmaMinSlots-rtl" {  } { { "TdmaMin/TdmaMinSlots.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinSlots.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716526752658 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinSlots " "Found entity 1: TdmaMinSlots" {  } { { "TdmaMin/TdmaMinSlots.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinSlots.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716526752658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716526752658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmamininterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmamininterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinInterface-rtl " "Found design unit 1: TdmaMinInterface-rtl" {  } { { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716526752660 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinInterface " "Found entity 1: TdmaMinInterface" {  } { { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716526752660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716526752660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmaminfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmaminfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinFabric-rtl " "Found design unit 1: TdmaMinFabric-rtl" {  } { { "TdmaMin/TdmaMinFabric.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinFabric.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716526752662 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinFabric " "Found entity 1: TdmaMinFabric" {  } { { "TdmaMin/TdmaMinFabric.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinFabric.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716526752662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716526752662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmamin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmamin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMin-rtl " "Found design unit 1: TdmaMin-rtl" {  } { { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716526752664 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMin " "Found entity 1: TdmaMin" {  } { { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716526752664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716526752664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "averagecalculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file averagecalculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AverageCalculator-Behavioral " "Found design unit 1: AverageCalculator-Behavioral" {  } { { "AverageCalculator.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716526752666 ""} { "Info" "ISGN_ENTITY_NAME" "1 AverageCalculator " "Found entity 1: AverageCalculator" {  } { { "AverageCalculator.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716526752666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716526752666 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716526753063 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_I2C_SCLK TopLevel.vhd(18) " "VHDL Signal Declaration warning at TopLevel.vhd(18): used implicit default value for signal \"FPGA_I2C_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716526753079 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_DACDAT TopLevel.vhd(23) " "VHDL Signal Declaration warning at TopLevel.vhd(23): used implicit default value for signal \"AUD_DACDAT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716526753079 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_XCK TopLevel.vhd(25) " "VHDL Signal Declaration warning at TopLevel.vhd(25): used implicit default value for signal \"AUD_XCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716526753079 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR TopLevel.vhd(29) " "VHDL Signal Declaration warning at TopLevel.vhd(29): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716526753079 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 TopLevel.vhd(30) " "VHDL Signal Declaration warning at TopLevel.vhd(30): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716526753080 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 TopLevel.vhd(31) " "VHDL Signal Declaration warning at TopLevel.vhd(31): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716526753080 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 TopLevel.vhd(32) " "VHDL Signal Declaration warning at TopLevel.vhd(32): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716526753080 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 TopLevel.vhd(33) " "VHDL Signal Declaration warning at TopLevel.vhd(33): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716526753080 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 TopLevel.vhd(34) " "VHDL Signal Declaration warning at TopLevel.vhd(34): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716526753080 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 TopLevel.vhd(35) " "VHDL Signal Declaration warning at TopLevel.vhd(35): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716526753080 "|TopLevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "send_port\[1..4\] TopLevel.vhd(49) " "Using initial value X (don't care) for net \"send_port\[1..4\]\" at TopLevel.vhd(49)" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 49 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716526753084 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMin TdmaMin:tdma_min " "Elaborating entity \"TdmaMin\" for hierarchy \"TdmaMin:tdma_min\"" {  } { { "TopLevel.vhd" "tdma_min" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716526753120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinSlots TdmaMin:tdma_min\|TdmaMinSlots:slots " "Elaborating entity \"TdmaMinSlots\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinSlots:slots\"" {  } { { "TdmaMin/TdmaMin.vhd" "slots" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716526753135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinFabric TdmaMin:tdma_min\|TdmaMinFabric:fabric " "Elaborating entity \"TdmaMinFabric\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinFabric:fabric\"" {  } { { "TdmaMin/TdmaMin.vhd" "fabric" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716526753149 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "links " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"links\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1716526753161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinStage TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:2:stage " "Elaborating entity \"TdmaMinStage\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:2:stage\"" {  } { { "TdmaMin/TdmaMinFabric.vhd" "\\staging:2:stage" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinFabric.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716526753162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinSwitch TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:2:stage\|TdmaMinSwitch:\\switches:0:switch " "Elaborating entity \"TdmaMinSwitch\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:2:stage\|TdmaMinSwitch:\\switches:0:switch\"" {  } { { "TdmaMin/TdmaMinStage.vhd" "\\switches:0:switch" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinStage.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716526753174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\"" {  } { { "TdmaMin/TdmaMin.vhd" "\\interfaces:0:interface" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716526753197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinFifo TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo " "Elaborating entity \"TdmaMinFifo\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\"" {  } { { "TdmaMin/TdmaMinInterface.vhd" "fifo" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716526753202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\"" {  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "scfifo_component" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716526753491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\"" {  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716526753502 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716526753503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716526753503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716526753503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716526753503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716526753503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 40 " "Parameter \"lpm_width\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716526753503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716526753503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716526753503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716526753503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716526753503 ""}  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716526753503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_l191.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_l191.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_l191 " "Found entity 1: scfifo_l191" {  } { { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716526753564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716526753564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_l191 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated " "Elaborating entity \"scfifo_l191\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716526753565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_s791.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_s791.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_s791 " "Found entity 1: a_dpfifo_s791" {  } { { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716526753585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716526753585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_s791 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo " "Elaborating entity \"a_dpfifo_s791\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\"" {  } { { "db/scfifo_l191.tdf" "dpfifo" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716526753586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3i1 " "Found entity 1: altsyncram_r3i1" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716526753637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716526753637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3i1 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram " "Elaborating entity \"altsyncram_r3i1\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\"" {  } { { "db/a_dpfifo_s791.tdf" "FIFOram" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716526753638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7l8 " "Found entity 1: cmpr_7l8" {  } { { "db/cmpr_7l8.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/cmpr_7l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716526753687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716526753687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:almost_full_comparer " "Elaborating entity \"cmpr_7l8\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_s791.tdf" "almost_full_comparer" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716526753690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:three_comparison " "Elaborating entity \"cmpr_7l8\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:three_comparison\"" {  } { { "db/a_dpfifo_s791.tdf" "three_comparison" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716526753712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716526753754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716526753754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_i2b:rd_ptr_msb " "Elaborating entity \"cntr_i2b\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_i2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_s791.tdf" "rd_ptr_msb" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716526753755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v27 " "Found entity 1: cntr_v27" {  } { { "db/cntr_v27.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/cntr_v27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716526753796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716526753796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v27 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_v27:usedw_counter " "Elaborating entity \"cntr_v27\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_v27:usedw_counter\"" {  } { { "db/a_dpfifo_s791.tdf" "usedw_counter" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716526753797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j2b " "Found entity 1: cntr_j2b" {  } { { "db/cntr_j2b.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/cntr_j2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716526753841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716526753841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_j2b TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_j2b:wr_ptr " "Elaborating entity \"cntr_j2b\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_j2b:wr_ptr\"" {  } { { "db/a_dpfifo_s791.tdf" "wr_ptr" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716526753842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\"" {  } { { "TdmaMin/TdmaMin.vhd" "\\interfaces:1:interface" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716526753858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\"" {  } { { "TdmaMin/TdmaMin.vhd" "\\interfaces:2:interface" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716526753998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\"" {  } { { "TdmaMin/TdmaMin.vhd" "\\interfaces:3:interface" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716526754129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\"" {  } { { "TdmaMin/TdmaMin.vhd" "\\interfaces:4:interface" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716526754257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AverageCalculator AverageCalculator:avg_calc " "Elaborating entity \"AverageCalculator\" for hierarchy \"AverageCalculator:avg_calc\"" {  } { { "TopLevel.vhd" "avg_calc" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716526754387 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nextAddr AverageCalculator.vhd(98) " "VHDL Process Statement warning at AverageCalculator.vhd(98): signal \"nextAddr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AverageCalculator.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716526754393 "|TopLevel|AverageCalculator:avg_calc"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 517 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754661 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 607 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754661 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 757 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754661 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 787 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754661 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 817 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754661 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 847 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754661 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 517 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754661 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 607 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754661 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 757 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754661 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 787 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754661 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 817 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754661 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 847 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754661 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 517 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754661 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 607 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754661 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 757 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754661 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 787 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754661 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 817 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754661 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 847 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754661 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 517 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754661 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 607 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754661 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 757 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754661 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 787 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754661 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 817 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754661 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 847 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754661 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 517 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754661 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 607 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754661 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 757 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754661 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 787 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754661 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 817 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754661 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 847 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754661 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a27"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1716526754661 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1716526754661 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 37 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 67 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 97 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 127 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 157 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 187 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 217 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 247 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 277 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 307 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 337 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 367 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 397 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 427 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 457 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 487 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 547 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 577 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 637 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 667 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 697 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 727 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 877 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 907 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 937 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 967 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 997 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 1027 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 1057 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 1087 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 1117 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 1147 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 1177 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 1207 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 37 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 67 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 97 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 127 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 157 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 187 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 217 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 247 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 277 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 307 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 337 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 367 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 397 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 427 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 457 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 487 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 547 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 577 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 637 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 667 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 697 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 727 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 877 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 907 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 937 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 967 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 997 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 1027 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 1057 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 1087 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 1117 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 1147 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 1177 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 1207 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 37 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 67 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 97 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 127 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 157 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 187 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 217 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 247 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 277 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 307 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 337 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 367 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 397 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 427 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 457 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 487 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 547 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 577 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 637 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 667 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 697 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 727 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 877 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 907 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 937 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 967 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 997 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 1027 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 1057 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 1087 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 1117 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 1147 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 1177 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 1207 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 37 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 67 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 97 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 127 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 157 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 187 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 217 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 247 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 277 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 307 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 337 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 367 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 397 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 427 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 457 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 487 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 547 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 577 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 637 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 667 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 697 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 727 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 877 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 907 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 937 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 967 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 997 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 1027 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 1057 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 1087 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 1117 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 1147 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 1177 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 1207 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 37 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 67 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 97 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 127 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 157 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 187 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 217 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 247 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 277 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 307 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 337 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 367 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 397 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 427 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 457 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 487 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 547 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 577 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 637 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 667 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 697 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 727 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 877 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 907 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 937 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 967 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 997 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 1027 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 1057 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 1087 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 1117 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 1147 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 1177 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/altsyncram_r3i1.tdf" 1207 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526754671 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a39"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1716526754671 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1716526754671 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1716526755010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1716526755010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1716526755010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1716526755010 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1716526755010 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716526755062 "|TopLevel|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716526755062 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "348 " "348 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716526755105 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716526755430 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716526755430 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526755626 "|TopLevel|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526755626 "|TopLevel|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526755626 "|TopLevel|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526755626 "|TopLevel|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526755626 "|TopLevel|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526755626 "|TopLevel|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526755626 "|TopLevel|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526755626 "|TopLevel|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526755626 "|TopLevel|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526755626 "|TopLevel|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526755626 "|TopLevel|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526755626 "|TopLevel|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526755626 "|TopLevel|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526755626 "|TopLevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526755626 "|TopLevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526755626 "|TopLevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526755626 "|TopLevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526755626 "|TopLevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TopLevel.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716526755626 "|TopLevel|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1716526755626 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "78 " "Implemented 78 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716526755628 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716526755628 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1716526755628 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716526755628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 298 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 298 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716526755666 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 16:59:15 2024 " "Processing ended: Fri May 24 16:59:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716526755666 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716526755666 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716526755666 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716526755666 ""}
