\hypertarget{struct_e_n_e_t___m_a_c___t}{\section{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T Struct Reference}
\label{struct_e_n_e_t___m_a_c___t}\index{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T@{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T}}
}


Ethernet M\+A\+C register block structure.  




{\ttfamily \#include $<$enet\+\_\+17xx\+\_\+40xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_e_n_e_t___m_a_c___t_a1e758365774fda3ac9c11922c4a7ef35}{M\+A\+C1}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_e_n_e_t___m_a_c___t_a925a92dbe2a48105e6497378a8cdfcac}{M\+A\+C2}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_e_n_e_t___m_a_c___t_ac73d8d2cf290a3b9dc117340fc093d7e}{I\+P\+G\+T}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_e_n_e_t___m_a_c___t_adcccddf8623def0f5a9aeee408312664}{I\+P\+G\+R}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_e_n_e_t___m_a_c___t_afdf0e932f04510c6e77bb13a4592cf13}{C\+L\+R\+T}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_e_n_e_t___m_a_c___t_a5e6d2bc05984b815f245d2ebd3c067a3}{M\+A\+X\+F}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_e_n_e_t___m_a_c___t_ad7232a883f980074136d81f8a15d8bb5}{S\+U\+P\+P}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_e_n_e_t___m_a_c___t_a3ba308b4a368f475aa4b2136faa88f6f}{T\+E\+S\+T}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_e_n_e_t___m_a_c___t_a1e733caa47928bbd88205c10549db3b6}{M\+C\+F\+G}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_e_n_e_t___m_a_c___t_af5015dd00c915a85f7aa387444349f59}{M\+C\+M\+D}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_e_n_e_t___m_a_c___t_afc17c49a8ba00a4a4db6dc0b87d949b7}{M\+A\+D\+R}
\item 
\+\_\+\+\_\+\+O uint32\+\_\+t \hyperlink{struct_e_n_e_t___m_a_c___t_a588ac0beb769e9cabb7039582625a3e0}{M\+W\+T\+D}
\item 
\+\_\+\+\_\+\+I uint32\+\_\+t \hyperlink{struct_e_n_e_t___m_a_c___t_a98a3f303ec4276150d3d4b8586f2a71d}{M\+R\+D\+D}
\item 
\+\_\+\+\_\+\+I uint32\+\_\+t \hyperlink{struct_e_n_e_t___m_a_c___t_a6d107736b77b59d7188fb6faa04ea549}{M\+I\+N\+D}
\item 
\hypertarget{struct_e_n_e_t___m_a_c___t_a6e6d5f331b8f5ab0012d265d0a1ff6b1}{uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}2\mbox{]}}\label{struct_e_n_e_t___m_a_c___t_a6e6d5f331b8f5ab0012d265d0a1ff6b1}

\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_e_n_e_t___m_a_c___t_a25214ef3698b23b87fea95b7158a11ad}{S\+A} \mbox{[}3\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Ethernet M\+A\+C register block structure. 

\subsection{Member Data Documentation}
\hypertarget{struct_e_n_e_t___m_a_c___t_afdf0e932f04510c6e77bb13a4592cf13}{\index{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T@{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T}!C\+L\+R\+T@{C\+L\+R\+T}}
\index{C\+L\+R\+T@{C\+L\+R\+T}!E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T@{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T}}
\subsubsection[{C\+L\+R\+T}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T\+::\+C\+L\+R\+T}}\label{struct_e_n_e_t___m_a_c___t_afdf0e932f04510c6e77bb13a4592cf13}
Collision window / Retry register \hypertarget{struct_e_n_e_t___m_a_c___t_adcccddf8623def0f5a9aeee408312664}{\index{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T@{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T}!I\+P\+G\+R@{I\+P\+G\+R}}
\index{I\+P\+G\+R@{I\+P\+G\+R}!E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T@{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T}}
\subsubsection[{I\+P\+G\+R}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T\+::\+I\+P\+G\+R}}\label{struct_e_n_e_t___m_a_c___t_adcccddf8623def0f5a9aeee408312664}
Non Back-\/to-\/\+Back Inter-\/\+Packet-\/\+Gap register \hypertarget{struct_e_n_e_t___m_a_c___t_ac73d8d2cf290a3b9dc117340fc093d7e}{\index{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T@{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T}!I\+P\+G\+T@{I\+P\+G\+T}}
\index{I\+P\+G\+T@{I\+P\+G\+T}!E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T@{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T}}
\subsubsection[{I\+P\+G\+T}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T\+::\+I\+P\+G\+T}}\label{struct_e_n_e_t___m_a_c___t_ac73d8d2cf290a3b9dc117340fc093d7e}
Back-\/to-\/\+Back Inter-\/\+Packet-\/\+Gap register \hypertarget{struct_e_n_e_t___m_a_c___t_a1e758365774fda3ac9c11922c4a7ef35}{\index{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T@{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T}!M\+A\+C1@{M\+A\+C1}}
\index{M\+A\+C1@{M\+A\+C1}!E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T@{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T}}
\subsubsection[{M\+A\+C1}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T\+::\+M\+A\+C1}}\label{struct_e_n_e_t___m_a_c___t_a1e758365774fda3ac9c11922c4a7ef35}
M\+A\+C Configuration register 1 \hypertarget{struct_e_n_e_t___m_a_c___t_a925a92dbe2a48105e6497378a8cdfcac}{\index{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T@{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T}!M\+A\+C2@{M\+A\+C2}}
\index{M\+A\+C2@{M\+A\+C2}!E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T@{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T}}
\subsubsection[{M\+A\+C2}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T\+::\+M\+A\+C2}}\label{struct_e_n_e_t___m_a_c___t_a925a92dbe2a48105e6497378a8cdfcac}
M\+A\+C Configuration register 2 \hypertarget{struct_e_n_e_t___m_a_c___t_afc17c49a8ba00a4a4db6dc0b87d949b7}{\index{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T@{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T}!M\+A\+D\+R@{M\+A\+D\+R}}
\index{M\+A\+D\+R@{M\+A\+D\+R}!E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T@{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T}}
\subsubsection[{M\+A\+D\+R}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T\+::\+M\+A\+D\+R}}\label{struct_e_n_e_t___m_a_c___t_afc17c49a8ba00a4a4db6dc0b87d949b7}
M\+I\+I Mgmt Address register \hypertarget{struct_e_n_e_t___m_a_c___t_a5e6d2bc05984b815f245d2ebd3c067a3}{\index{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T@{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T}!M\+A\+X\+F@{M\+A\+X\+F}}
\index{M\+A\+X\+F@{M\+A\+X\+F}!E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T@{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T}}
\subsubsection[{M\+A\+X\+F}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T\+::\+M\+A\+X\+F}}\label{struct_e_n_e_t___m_a_c___t_a5e6d2bc05984b815f245d2ebd3c067a3}
Maximum Frame register \hypertarget{struct_e_n_e_t___m_a_c___t_a1e733caa47928bbd88205c10549db3b6}{\index{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T@{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T}!M\+C\+F\+G@{M\+C\+F\+G}}
\index{M\+C\+F\+G@{M\+C\+F\+G}!E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T@{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T}}
\subsubsection[{M\+C\+F\+G}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T\+::\+M\+C\+F\+G}}\label{struct_e_n_e_t___m_a_c___t_a1e733caa47928bbd88205c10549db3b6}
M\+I\+I Mgmt Configuration register \hypertarget{struct_e_n_e_t___m_a_c___t_af5015dd00c915a85f7aa387444349f59}{\index{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T@{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T}!M\+C\+M\+D@{M\+C\+M\+D}}
\index{M\+C\+M\+D@{M\+C\+M\+D}!E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T@{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T}}
\subsubsection[{M\+C\+M\+D}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T\+::\+M\+C\+M\+D}}\label{struct_e_n_e_t___m_a_c___t_af5015dd00c915a85f7aa387444349f59}
M\+I\+I Mgmt Command register \hypertarget{struct_e_n_e_t___m_a_c___t_a6d107736b77b59d7188fb6faa04ea549}{\index{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T@{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T}!M\+I\+N\+D@{M\+I\+N\+D}}
\index{M\+I\+N\+D@{M\+I\+N\+D}!E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T@{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T}}
\subsubsection[{M\+I\+N\+D}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I uint32\+\_\+t E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T\+::\+M\+I\+N\+D}}\label{struct_e_n_e_t___m_a_c___t_a6d107736b77b59d7188fb6faa04ea549}
M\+I\+I Mgmt Indicators register \hypertarget{struct_e_n_e_t___m_a_c___t_a98a3f303ec4276150d3d4b8586f2a71d}{\index{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T@{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T}!M\+R\+D\+D@{M\+R\+D\+D}}
\index{M\+R\+D\+D@{M\+R\+D\+D}!E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T@{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T}}
\subsubsection[{M\+R\+D\+D}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I uint32\+\_\+t E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T\+::\+M\+R\+D\+D}}\label{struct_e_n_e_t___m_a_c___t_a98a3f303ec4276150d3d4b8586f2a71d}
M\+I\+I Mgmt Read Data register \hypertarget{struct_e_n_e_t___m_a_c___t_a588ac0beb769e9cabb7039582625a3e0}{\index{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T@{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T}!M\+W\+T\+D@{M\+W\+T\+D}}
\index{M\+W\+T\+D@{M\+W\+T\+D}!E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T@{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T}}
\subsubsection[{M\+W\+T\+D}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+O uint32\+\_\+t E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T\+::\+M\+W\+T\+D}}\label{struct_e_n_e_t___m_a_c___t_a588ac0beb769e9cabb7039582625a3e0}
M\+I\+I Mgmt Write Data register \hypertarget{struct_e_n_e_t___m_a_c___t_a25214ef3698b23b87fea95b7158a11ad}{\index{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T@{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T}!S\+A@{S\+A}}
\index{S\+A@{S\+A}!E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T@{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T}}
\subsubsection[{S\+A}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T\+::\+S\+A\mbox{[}3\mbox{]}}}\label{struct_e_n_e_t___m_a_c___t_a25214ef3698b23b87fea95b7158a11ad}
Station Address registers \hypertarget{struct_e_n_e_t___m_a_c___t_ad7232a883f980074136d81f8a15d8bb5}{\index{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T@{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T}!S\+U\+P\+P@{S\+U\+P\+P}}
\index{S\+U\+P\+P@{S\+U\+P\+P}!E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T@{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T}}
\subsubsection[{S\+U\+P\+P}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T\+::\+S\+U\+P\+P}}\label{struct_e_n_e_t___m_a_c___t_ad7232a883f980074136d81f8a15d8bb5}
P\+H\+Y Support register \hypertarget{struct_e_n_e_t___m_a_c___t_a3ba308b4a368f475aa4b2136faa88f6f}{\index{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T@{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T}!T\+E\+S\+T@{T\+E\+S\+T}}
\index{T\+E\+S\+T@{T\+E\+S\+T}!E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T@{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T}}
\subsubsection[{T\+E\+S\+T}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T\+::\+T\+E\+S\+T}}\label{struct_e_n_e_t___m_a_c___t_a3ba308b4a368f475aa4b2136faa88f6f}
Test register 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
enet\+\_\+17xx\+\_\+40xx.\+h\end{DoxyCompactItemize}
