Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Jan  2 09:58:31 2024
| Host         : DESKTOP-A37P5SP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cpu_top_timing_summary_routed.rpt -pb cpu_top_timing_summary_routed.pb -rpx cpu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    250         
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (250)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (695)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (250)
--------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: clk50_reg/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: clk_btn_debounced_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (695)
--------------------------------------------------
 There are 695 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.913        0.000                      0                  130        0.263        0.000                      0                  130        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk100MHz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100MHz           3.913        0.000                      0                  130        0.263        0.000                      0                  130        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      clk100MHz     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz
  To Clock:  clk100MHz

Setup :            0  Failing Endpoints,  Worst Slack        3.913ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 clk_divider.counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider.counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 2.869ns (50.402%)  route 2.823ns (49.598%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.633     5.236    clk100MHz_IBUF_BUFG
    SLICE_X48Y92         FDRE                                         r  clk_divider.counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  clk_divider.counter_reg[1]/Q
                         net (fo=2, routed)           0.818     6.510    clk_divider.counter_reg[1]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.166 r  clk_divider.counter_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.166    clk_divider.counter_reg[0]_i_38_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  clk_divider.counter_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.280    clk_divider.counter_reg[0]_i_29_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  clk_divider.counter_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.394    clk_divider.counter_reg[0]_i_37_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  clk_divider.counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.508    clk_divider.counter_reg[0]_i_22_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  clk_divider.counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.622    clk_divider.counter_reg[0]_i_15_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  clk_divider.counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.736    clk_divider.counter_reg[0]_i_14_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.070 f  clk_divider.counter_reg[0]_i_7/O[1]
                         net (fo=2, routed)           0.816     8.886    clk_divider.counter_reg[0]_i_7_n_6
    SLICE_X53Y97         LUT2 (Prop_lut2_I0_O)        0.303     9.189 r  clk_divider.counter[0]_i_10/O
                         net (fo=1, routed)           0.000     9.189    clk_divider.counter[0]_i_10_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.739 r  clk_divider.counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.189    10.928    clear
    SLICE_X48Y93         FDRE                                         r  clk_divider.counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.513    14.936    clk100MHz_IBUF_BUFG
    SLICE_X48Y93         FDRE                                         r  clk_divider.counter_reg[4]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X48Y93         FDRE (Setup_fdre_C_R)       -0.335    14.841    clk_divider.counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -10.928    
  -------------------------------------------------------------------
                         slack                                  3.913    

Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 clk_divider.counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider.counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 2.869ns (50.402%)  route 2.823ns (49.598%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.633     5.236    clk100MHz_IBUF_BUFG
    SLICE_X48Y92         FDRE                                         r  clk_divider.counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  clk_divider.counter_reg[1]/Q
                         net (fo=2, routed)           0.818     6.510    clk_divider.counter_reg[1]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.166 r  clk_divider.counter_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.166    clk_divider.counter_reg[0]_i_38_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  clk_divider.counter_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.280    clk_divider.counter_reg[0]_i_29_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  clk_divider.counter_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.394    clk_divider.counter_reg[0]_i_37_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  clk_divider.counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.508    clk_divider.counter_reg[0]_i_22_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  clk_divider.counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.622    clk_divider.counter_reg[0]_i_15_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  clk_divider.counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.736    clk_divider.counter_reg[0]_i_14_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.070 f  clk_divider.counter_reg[0]_i_7/O[1]
                         net (fo=2, routed)           0.816     8.886    clk_divider.counter_reg[0]_i_7_n_6
    SLICE_X53Y97         LUT2 (Prop_lut2_I0_O)        0.303     9.189 r  clk_divider.counter[0]_i_10/O
                         net (fo=1, routed)           0.000     9.189    clk_divider.counter[0]_i_10_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.739 r  clk_divider.counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.189    10.928    clear
    SLICE_X48Y93         FDRE                                         r  clk_divider.counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.513    14.936    clk100MHz_IBUF_BUFG
    SLICE_X48Y93         FDRE                                         r  clk_divider.counter_reg[5]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X48Y93         FDRE (Setup_fdre_C_R)       -0.335    14.841    clk_divider.counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -10.928    
  -------------------------------------------------------------------
                         slack                                  3.913    

Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 clk_divider.counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider.counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 2.869ns (50.402%)  route 2.823ns (49.598%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.633     5.236    clk100MHz_IBUF_BUFG
    SLICE_X48Y92         FDRE                                         r  clk_divider.counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  clk_divider.counter_reg[1]/Q
                         net (fo=2, routed)           0.818     6.510    clk_divider.counter_reg[1]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.166 r  clk_divider.counter_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.166    clk_divider.counter_reg[0]_i_38_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  clk_divider.counter_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.280    clk_divider.counter_reg[0]_i_29_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  clk_divider.counter_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.394    clk_divider.counter_reg[0]_i_37_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  clk_divider.counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.508    clk_divider.counter_reg[0]_i_22_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  clk_divider.counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.622    clk_divider.counter_reg[0]_i_15_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  clk_divider.counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.736    clk_divider.counter_reg[0]_i_14_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.070 f  clk_divider.counter_reg[0]_i_7/O[1]
                         net (fo=2, routed)           0.816     8.886    clk_divider.counter_reg[0]_i_7_n_6
    SLICE_X53Y97         LUT2 (Prop_lut2_I0_O)        0.303     9.189 r  clk_divider.counter[0]_i_10/O
                         net (fo=1, routed)           0.000     9.189    clk_divider.counter[0]_i_10_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.739 r  clk_divider.counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.189    10.928    clear
    SLICE_X48Y93         FDRE                                         r  clk_divider.counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.513    14.936    clk100MHz_IBUF_BUFG
    SLICE_X48Y93         FDRE                                         r  clk_divider.counter_reg[6]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X48Y93         FDRE (Setup_fdre_C_R)       -0.335    14.841    clk_divider.counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -10.928    
  -------------------------------------------------------------------
                         slack                                  3.913    

Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 clk_divider.counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider.counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 2.869ns (50.402%)  route 2.823ns (49.598%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.633     5.236    clk100MHz_IBUF_BUFG
    SLICE_X48Y92         FDRE                                         r  clk_divider.counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  clk_divider.counter_reg[1]/Q
                         net (fo=2, routed)           0.818     6.510    clk_divider.counter_reg[1]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.166 r  clk_divider.counter_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.166    clk_divider.counter_reg[0]_i_38_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  clk_divider.counter_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.280    clk_divider.counter_reg[0]_i_29_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  clk_divider.counter_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.394    clk_divider.counter_reg[0]_i_37_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  clk_divider.counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.508    clk_divider.counter_reg[0]_i_22_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  clk_divider.counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.622    clk_divider.counter_reg[0]_i_15_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  clk_divider.counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.736    clk_divider.counter_reg[0]_i_14_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.070 f  clk_divider.counter_reg[0]_i_7/O[1]
                         net (fo=2, routed)           0.816     8.886    clk_divider.counter_reg[0]_i_7_n_6
    SLICE_X53Y97         LUT2 (Prop_lut2_I0_O)        0.303     9.189 r  clk_divider.counter[0]_i_10/O
                         net (fo=1, routed)           0.000     9.189    clk_divider.counter[0]_i_10_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.739 r  clk_divider.counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.189    10.928    clear
    SLICE_X48Y93         FDRE                                         r  clk_divider.counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.513    14.936    clk100MHz_IBUF_BUFG
    SLICE_X48Y93         FDRE                                         r  clk_divider.counter_reg[7]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X48Y93         FDRE (Setup_fdre_C_R)       -0.335    14.841    clk_divider.counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -10.928    
  -------------------------------------------------------------------
                         slack                                  3.913    

Slack (MET) :             3.917ns  (required time - arrival time)
  Source:                 clk_divider.counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider.counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 2.869ns (50.431%)  route 2.820ns (49.569%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.633     5.236    clk100MHz_IBUF_BUFG
    SLICE_X48Y92         FDRE                                         r  clk_divider.counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  clk_divider.counter_reg[1]/Q
                         net (fo=2, routed)           0.818     6.510    clk_divider.counter_reg[1]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.166 r  clk_divider.counter_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.166    clk_divider.counter_reg[0]_i_38_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  clk_divider.counter_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.280    clk_divider.counter_reg[0]_i_29_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  clk_divider.counter_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.394    clk_divider.counter_reg[0]_i_37_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  clk_divider.counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.508    clk_divider.counter_reg[0]_i_22_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  clk_divider.counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.622    clk_divider.counter_reg[0]_i_15_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  clk_divider.counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.736    clk_divider.counter_reg[0]_i_14_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.070 f  clk_divider.counter_reg[0]_i_7/O[1]
                         net (fo=2, routed)           0.816     8.886    clk_divider.counter_reg[0]_i_7_n_6
    SLICE_X53Y97         LUT2 (Prop_lut2_I0_O)        0.303     9.189 r  clk_divider.counter[0]_i_10/O
                         net (fo=1, routed)           0.000     9.189    clk_divider.counter[0]_i_10_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.739 r  clk_divider.counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.186    10.925    clear
    SLICE_X48Y94         FDRE                                         r  clk_divider.counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.513    14.936    clk100MHz_IBUF_BUFG
    SLICE_X48Y94         FDRE                                         r  clk_divider.counter_reg[10]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X48Y94         FDRE (Setup_fdre_C_R)       -0.335    14.841    clk_divider.counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -10.925    
  -------------------------------------------------------------------
                         slack                                  3.917    

Slack (MET) :             3.917ns  (required time - arrival time)
  Source:                 clk_divider.counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider.counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 2.869ns (50.431%)  route 2.820ns (49.569%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.633     5.236    clk100MHz_IBUF_BUFG
    SLICE_X48Y92         FDRE                                         r  clk_divider.counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  clk_divider.counter_reg[1]/Q
                         net (fo=2, routed)           0.818     6.510    clk_divider.counter_reg[1]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.166 r  clk_divider.counter_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.166    clk_divider.counter_reg[0]_i_38_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  clk_divider.counter_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.280    clk_divider.counter_reg[0]_i_29_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  clk_divider.counter_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.394    clk_divider.counter_reg[0]_i_37_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  clk_divider.counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.508    clk_divider.counter_reg[0]_i_22_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  clk_divider.counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.622    clk_divider.counter_reg[0]_i_15_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  clk_divider.counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.736    clk_divider.counter_reg[0]_i_14_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.070 f  clk_divider.counter_reg[0]_i_7/O[1]
                         net (fo=2, routed)           0.816     8.886    clk_divider.counter_reg[0]_i_7_n_6
    SLICE_X53Y97         LUT2 (Prop_lut2_I0_O)        0.303     9.189 r  clk_divider.counter[0]_i_10/O
                         net (fo=1, routed)           0.000     9.189    clk_divider.counter[0]_i_10_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.739 r  clk_divider.counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.186    10.925    clear
    SLICE_X48Y94         FDRE                                         r  clk_divider.counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.513    14.936    clk100MHz_IBUF_BUFG
    SLICE_X48Y94         FDRE                                         r  clk_divider.counter_reg[11]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X48Y94         FDRE (Setup_fdre_C_R)       -0.335    14.841    clk_divider.counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -10.925    
  -------------------------------------------------------------------
                         slack                                  3.917    

Slack (MET) :             3.917ns  (required time - arrival time)
  Source:                 clk_divider.counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider.counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 2.869ns (50.431%)  route 2.820ns (49.569%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.633     5.236    clk100MHz_IBUF_BUFG
    SLICE_X48Y92         FDRE                                         r  clk_divider.counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  clk_divider.counter_reg[1]/Q
                         net (fo=2, routed)           0.818     6.510    clk_divider.counter_reg[1]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.166 r  clk_divider.counter_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.166    clk_divider.counter_reg[0]_i_38_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  clk_divider.counter_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.280    clk_divider.counter_reg[0]_i_29_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  clk_divider.counter_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.394    clk_divider.counter_reg[0]_i_37_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  clk_divider.counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.508    clk_divider.counter_reg[0]_i_22_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  clk_divider.counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.622    clk_divider.counter_reg[0]_i_15_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  clk_divider.counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.736    clk_divider.counter_reg[0]_i_14_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.070 f  clk_divider.counter_reg[0]_i_7/O[1]
                         net (fo=2, routed)           0.816     8.886    clk_divider.counter_reg[0]_i_7_n_6
    SLICE_X53Y97         LUT2 (Prop_lut2_I0_O)        0.303     9.189 r  clk_divider.counter[0]_i_10/O
                         net (fo=1, routed)           0.000     9.189    clk_divider.counter[0]_i_10_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.739 r  clk_divider.counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.186    10.925    clear
    SLICE_X48Y94         FDRE                                         r  clk_divider.counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.513    14.936    clk100MHz_IBUF_BUFG
    SLICE_X48Y94         FDRE                                         r  clk_divider.counter_reg[8]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X48Y94         FDRE (Setup_fdre_C_R)       -0.335    14.841    clk_divider.counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -10.925    
  -------------------------------------------------------------------
                         slack                                  3.917    

Slack (MET) :             3.917ns  (required time - arrival time)
  Source:                 clk_divider.counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider.counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 2.869ns (50.431%)  route 2.820ns (49.569%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.633     5.236    clk100MHz_IBUF_BUFG
    SLICE_X48Y92         FDRE                                         r  clk_divider.counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  clk_divider.counter_reg[1]/Q
                         net (fo=2, routed)           0.818     6.510    clk_divider.counter_reg[1]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.166 r  clk_divider.counter_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.166    clk_divider.counter_reg[0]_i_38_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  clk_divider.counter_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.280    clk_divider.counter_reg[0]_i_29_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  clk_divider.counter_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.394    clk_divider.counter_reg[0]_i_37_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  clk_divider.counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.508    clk_divider.counter_reg[0]_i_22_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  clk_divider.counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.622    clk_divider.counter_reg[0]_i_15_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  clk_divider.counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.736    clk_divider.counter_reg[0]_i_14_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.070 f  clk_divider.counter_reg[0]_i_7/O[1]
                         net (fo=2, routed)           0.816     8.886    clk_divider.counter_reg[0]_i_7_n_6
    SLICE_X53Y97         LUT2 (Prop_lut2_I0_O)        0.303     9.189 r  clk_divider.counter[0]_i_10/O
                         net (fo=1, routed)           0.000     9.189    clk_divider.counter[0]_i_10_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.739 r  clk_divider.counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.186    10.925    clear
    SLICE_X48Y94         FDRE                                         r  clk_divider.counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.513    14.936    clk100MHz_IBUF_BUFG
    SLICE_X48Y94         FDRE                                         r  clk_divider.counter_reg[9]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X48Y94         FDRE (Setup_fdre_C_R)       -0.335    14.841    clk_divider.counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -10.925    
  -------------------------------------------------------------------
                         slack                                  3.917    

Slack (MET) :             3.930ns  (required time - arrival time)
  Source:                 clk_divider.counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider.counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        5.675ns  (logic 2.869ns (50.553%)  route 2.806ns (49.447%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.633     5.236    clk100MHz_IBUF_BUFG
    SLICE_X48Y92         FDRE                                         r  clk_divider.counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  clk_divider.counter_reg[1]/Q
                         net (fo=2, routed)           0.818     6.510    clk_divider.counter_reg[1]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.166 r  clk_divider.counter_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.166    clk_divider.counter_reg[0]_i_38_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  clk_divider.counter_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.280    clk_divider.counter_reg[0]_i_29_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  clk_divider.counter_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.394    clk_divider.counter_reg[0]_i_37_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  clk_divider.counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.508    clk_divider.counter_reg[0]_i_22_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  clk_divider.counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.622    clk_divider.counter_reg[0]_i_15_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  clk_divider.counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.736    clk_divider.counter_reg[0]_i_14_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.070 f  clk_divider.counter_reg[0]_i_7/O[1]
                         net (fo=2, routed)           0.816     8.886    clk_divider.counter_reg[0]_i_7_n_6
    SLICE_X53Y97         LUT2 (Prop_lut2_I0_O)        0.303     9.189 r  clk_divider.counter[0]_i_10/O
                         net (fo=1, routed)           0.000     9.189    clk_divider.counter[0]_i_10_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.739 r  clk_divider.counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.172    10.911    clear
    SLICE_X48Y95         FDRE                                         r  clk_divider.counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.513    14.936    clk100MHz_IBUF_BUFG
    SLICE_X48Y95         FDRE                                         r  clk_divider.counter_reg[12]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X48Y95         FDRE (Setup_fdre_C_R)       -0.335    14.841    clk_divider.counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -10.911    
  -------------------------------------------------------------------
                         slack                                  3.930    

Slack (MET) :             3.930ns  (required time - arrival time)
  Source:                 clk_divider.counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider.counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        5.675ns  (logic 2.869ns (50.553%)  route 2.806ns (49.447%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.633     5.236    clk100MHz_IBUF_BUFG
    SLICE_X48Y92         FDRE                                         r  clk_divider.counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  clk_divider.counter_reg[1]/Q
                         net (fo=2, routed)           0.818     6.510    clk_divider.counter_reg[1]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.166 r  clk_divider.counter_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.166    clk_divider.counter_reg[0]_i_38_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  clk_divider.counter_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.280    clk_divider.counter_reg[0]_i_29_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  clk_divider.counter_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.394    clk_divider.counter_reg[0]_i_37_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  clk_divider.counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.508    clk_divider.counter_reg[0]_i_22_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  clk_divider.counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.622    clk_divider.counter_reg[0]_i_15_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  clk_divider.counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.736    clk_divider.counter_reg[0]_i_14_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.070 f  clk_divider.counter_reg[0]_i_7/O[1]
                         net (fo=2, routed)           0.816     8.886    clk_divider.counter_reg[0]_i_7_n_6
    SLICE_X53Y97         LUT2 (Prop_lut2_I0_O)        0.303     9.189 r  clk_divider.counter[0]_i_10/O
                         net (fo=1, routed)           0.000     9.189    clk_divider.counter[0]_i_10_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.739 r  clk_divider.counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.172    10.911    clear
    SLICE_X48Y95         FDRE                                         r  clk_divider.counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.513    14.936    clk100MHz_IBUF_BUFG
    SLICE_X48Y95         FDRE                                         r  clk_divider.counter_reg[13]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X48Y95         FDRE (Setup_fdre_C_R)       -0.335    14.841    clk_divider.counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -10.911    
  -------------------------------------------------------------------
                         slack                                  3.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk50_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.565     1.484    clk100MHz_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  clk50_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clk50_reg/Q
                         net (fo=2, routed)           0.168     1.794    clk__0
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.839 r  clk50_i_1/O
                         net (fo=1, routed)           0.000     1.839    clk50_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  clk50_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.835     2.000    clk100MHz_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  clk50_reg/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.091     1.575    clk50_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 debounce_proc.counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_proc.counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.485    clk100MHz_IBUF_BUFG
    SLICE_X46Y95         FDRE                                         r  debounce_proc.counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  debounce_proc.counter_reg[14]/Q
                         net (fo=3, routed)           0.125     1.775    debounce_proc.counter_reg[14]
    SLICE_X46Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.885 r  debounce_proc.counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.885    debounce_proc.counter_reg[12]_i_1_n_5
    SLICE_X46Y95         FDRE                                         r  debounce_proc.counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     2.002    clk100MHz_IBUF_BUFG
    SLICE_X46Y95         FDRE                                         r  debounce_proc.counter_reg[14]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X46Y95         FDRE (Hold_fdre_C_D)         0.134     1.619    debounce_proc.counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 debounce_proc.counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_proc.counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.485    clk100MHz_IBUF_BUFG
    SLICE_X46Y96         FDRE                                         r  debounce_proc.counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  debounce_proc.counter_reg[18]/Q
                         net (fo=2, routed)           0.125     1.775    debounce_proc.counter_reg[18]
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.885 r  debounce_proc.counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.885    debounce_proc.counter_reg[16]_i_1_n_5
    SLICE_X46Y96         FDRE                                         r  debounce_proc.counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     2.002    clk100MHz_IBUF_BUFG
    SLICE_X46Y96         FDRE                                         r  debounce_proc.counter_reg[18]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X46Y96         FDRE (Hold_fdre_C_D)         0.134     1.619    debounce_proc.counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 debounce_proc.counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_proc.counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.485    clk100MHz_IBUF_BUFG
    SLICE_X46Y94         FDRE                                         r  debounce_proc.counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  debounce_proc.counter_reg[10]/Q
                         net (fo=2, routed)           0.127     1.776    debounce_proc.counter_reg[10]
    SLICE_X46Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.886 r  debounce_proc.counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.886    debounce_proc.counter_reg[8]_i_1_n_5
    SLICE_X46Y94         FDRE                                         r  debounce_proc.counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     2.002    clk100MHz_IBUF_BUFG
    SLICE_X46Y94         FDRE                                         r  debounce_proc.counter_reg[10]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X46Y94         FDRE (Hold_fdre_C_D)         0.134     1.619    debounce_proc.counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 debounce_proc.counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_proc.counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.567     1.486    clk100MHz_IBUF_BUFG
    SLICE_X46Y97         FDRE                                         r  debounce_proc.counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  debounce_proc.counter_reg[22]/Q
                         net (fo=3, routed)           0.127     1.777    debounce_proc.counter_reg[22]
    SLICE_X46Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.887 r  debounce_proc.counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.887    debounce_proc.counter_reg[20]_i_1_n_5
    SLICE_X46Y97         FDRE                                         r  debounce_proc.counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.838     2.003    clk100MHz_IBUF_BUFG
    SLICE_X46Y97         FDRE                                         r  debounce_proc.counter_reg[22]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X46Y97         FDRE (Hold_fdre_C_D)         0.134     1.620    debounce_proc.counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 debounce_proc.counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_proc.counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.567     1.486    clk100MHz_IBUF_BUFG
    SLICE_X46Y98         FDRE                                         r  debounce_proc.counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  debounce_proc.counter_reg[26]/Q
                         net (fo=3, routed)           0.127     1.777    debounce_proc.counter_reg[26]
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.887 r  debounce_proc.counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.887    debounce_proc.counter_reg[24]_i_1_n_5
    SLICE_X46Y98         FDRE                                         r  debounce_proc.counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.838     2.003    clk100MHz_IBUF_BUFG
    SLICE_X46Y98         FDRE                                         r  debounce_proc.counter_reg[26]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X46Y98         FDRE (Hold_fdre_C_D)         0.134     1.620    debounce_proc.counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 debounce_proc.counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_proc.counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.485    clk100MHz_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  debounce_proc.counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  debounce_proc.counter_reg[6]/Q
                         net (fo=3, routed)           0.127     1.776    debounce_proc.counter_reg[6]
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.886 r  debounce_proc.counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.886    debounce_proc.counter_reg[4]_i_1_n_5
    SLICE_X46Y93         FDRE                                         r  debounce_proc.counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     2.002    clk100MHz_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  debounce_proc.counter_reg[6]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X46Y93         FDRE (Hold_fdre_C_D)         0.134     1.619    debounce_proc.counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 debounce_proc.counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_proc.counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.567     1.486    clk100MHz_IBUF_BUFG
    SLICE_X46Y99         FDRE                                         r  debounce_proc.counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  debounce_proc.counter_reg[30]/Q
                         net (fo=3, routed)           0.127     1.777    debounce_proc.counter_reg[30]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.887 r  debounce_proc.counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.887    debounce_proc.counter_reg[28]_i_1_n_5
    SLICE_X46Y99         FDRE                                         r  debounce_proc.counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.838     2.003    clk100MHz_IBUF_BUFG
    SLICE_X46Y99         FDRE                                         r  debounce_proc.counter_reg[30]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.134     1.620    debounce_proc.counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 clk_btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_btn_debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.485    clk100MHz_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  clk_btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 f  clk_btn_debounced_reg/Q
                         net (fo=3, routed)           0.179     1.806    clk_btn_debounced_reg_n_0_BUFG_inst_n_0
    SLICE_X49Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.851 r  clk_btn_debounced_i_1/O
                         net (fo=1, routed)           0.000     1.851    clk_btn_debounced_i_1_n_0
    SLICE_X49Y96         FDRE                                         r  clk_btn_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     2.002    clk100MHz_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  clk_btn_debounced_reg/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.091     1.576    clk_btn_debounced_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_divider.counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider.counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.485    clk100MHz_IBUF_BUFG
    SLICE_X48Y94         FDRE                                         r  clk_divider.counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  clk_divider.counter_reg[10]/Q
                         net (fo=2, routed)           0.134     1.760    clk_divider.counter_reg[10]
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.871 r  clk_divider.counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.871    clk_divider.counter_reg[8]_i_1_n_5
    SLICE_X48Y94         FDRE                                         r  clk_divider.counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     2.002    clk100MHz_IBUF_BUFG
    SLICE_X48Y94         FDRE                                         r  clk_divider.counter_reg[10]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X48Y94         FDRE (Hold_fdre_C_D)         0.105     1.590    clk_divider.counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    clk50_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y96    clk_btn_debounced_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y92    clk_divider.counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y94    clk_divider.counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y94    clk_divider.counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y95    clk_divider.counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y95    clk_divider.counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y95    clk_divider.counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y95    clk_divider.counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    clk50_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    clk50_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    clk_btn_debounced_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    clk_btn_debounced_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y92    clk_divider.counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y92    clk_divider.counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    clk_divider.counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    clk_divider.counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    clk_divider.counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    clk_divider.counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    clk50_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    clk50_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    clk_btn_debounced_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    clk_btn_debounced_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y92    clk_divider.counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y92    clk_divider.counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    clk_divider.counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    clk_divider.counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    clk_divider.counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    clk_divider.counter_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           707 Endpoints
Min Delay           707 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.499ns  (logic 5.762ns (42.683%)  route 7.737ns (57.317%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  switches_IBUF[1]_inst/O
                         net (fo=20, routed)          2.351     3.833    cpu_inst/switches_IBUF[1]
    SLICE_X82Y71         LUT4 (Prop_lut4_I3_O)        0.124     3.957 r  cpu_inst/CA_OBUF_inst_i_20/O
                         net (fo=7, routed)           1.321     5.278    cpu_inst/CA_OBUF_inst_i_20_n_0
    SLICE_X84Y70         LUT4 (Prop_lut4_I1_O)        0.152     5.430 f  cpu_inst/CF_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.787     6.217    display/CF_OBUF_inst_i_1_0
    SLICE_X87Y70         LUT6 (Prop_lut6_I0_O)        0.348     6.565 r  display/CF_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.812     7.377    display/CF_OBUF_inst_i_4_n_0
    SLICE_X87Y71         LUT5 (Prop_lut5_I4_O)        0.124     7.501 r  display/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.466     9.967    CF_OBUF
    M2                   OBUF (Prop_obuf_I_O)         3.532    13.499 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    13.499    CF
    M2                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.837ns  (logic 5.502ns (42.862%)  route 7.335ns (57.138%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  switches_IBUF[1]_inst/O
                         net (fo=20, routed)          2.351     3.833    cpu_inst/switches_IBUF[1]
    SLICE_X82Y71         LUT4 (Prop_lut4_I3_O)        0.124     3.957 r  cpu_inst/CA_OBUF_inst_i_20/O
                         net (fo=7, routed)           1.321     5.278    cpu_inst/CA_OBUF_inst_i_20_n_0
    SLICE_X84Y70         LUT4 (Prop_lut4_I3_O)        0.124     5.402 f  cpu_inst/CD_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.813     6.215    display/CD_OBUF_inst_i_1_0
    SLICE_X83Y71         LUT6 (Prop_lut6_I0_O)        0.124     6.339 r  display/CD_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.414     6.753    display/CD_OBUF_inst_i_4_n_0
    SLICE_X84Y71         LUT5 (Prop_lut5_I4_O)        0.124     6.877 r  display/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.435     9.313    CD_OBUF
    L4                   OBUF (Prop_obuf_I_O)         3.524    12.837 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    12.837    CD
    L4                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.697ns  (logic 5.961ns (46.946%)  route 6.736ns (53.054%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  switches_IBUF[1]_inst/O
                         net (fo=20, routed)          2.167     3.649    mem_inst/switches_IBUF[1]
    SLICE_X83Y71         LUT4 (Prop_lut4_I0_O)        0.152     3.801 r  mem_inst/CE_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.962     4.763    cpu_inst/CE_OBUF_inst_i_4_0
    SLICE_X83Y72         LUT4 (Prop_lut4_I3_O)        0.354     5.117 f  cpu_inst/CE_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.597     5.714    display/CE_OBUF_inst_i_1_1
    SLICE_X83Y70         LUT6 (Prop_lut6_I2_O)        0.326     6.040 r  display/CE_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.321     6.361    display/CE_OBUF_inst_i_4_n_0
    SLICE_X84Y71         LUT5 (Prop_lut5_I4_O)        0.124     6.485 r  display/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.690     9.174    CE_OBUF
    K3                   OBUF (Prop_obuf_I_O)         3.523    12.697 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    12.697    CE
    K3                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.454ns  (logic 5.617ns (45.104%)  route 6.837ns (54.896%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  switches_IBUF[1]_inst/O
                         net (fo=20, routed)          2.509     3.991    cpu_inst/switches_IBUF[1]
    SLICE_X82Y72         LUT4 (Prop_lut4_I3_O)        0.124     4.115 r  cpu_inst/CA_OBUF_inst_i_22/O
                         net (fo=7, routed)           1.036     5.151    cpu_inst/CA_OBUF_inst_i_22_n_0
    SLICE_X85Y72         LUT4 (Prop_lut4_I2_O)        0.152     5.303 f  cpu_inst/CB_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.959     6.262    display/CB
    SLICE_X86Y70         LUT5 (Prop_lut5_I2_O)        0.326     6.588 r  display/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.333     8.920    CB_OBUF
    N1                   OBUF (Prop_obuf_I_O)         3.533    12.454 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    12.454    CB
    N1                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.348ns  (logic 5.735ns (46.445%)  route 6.613ns (53.555%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  switches_IBUF[1]_inst/O
                         net (fo=20, routed)          2.571     4.052    cpu_inst/switches_IBUF[1]
    SLICE_X83Y69         LUT4 (Prop_lut4_I3_O)        0.150     4.202 r  cpu_inst/CA_OBUF_inst_i_9/O
                         net (fo=7, routed)           0.969     5.171    cpu_inst/CA_OBUF_inst_i_9_n_0
    SLICE_X86Y69         LUT4 (Prop_lut4_I2_O)        0.332     5.503 f  cpu_inst/CG_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.638     6.141    display/CG_OBUF_inst_i_1_1
    SLICE_X87Y70         LUT6 (Prop_lut6_I2_O)        0.124     6.265 r  display/CG_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.149     6.414    display/CG_OBUF_inst_i_4_n_0
    SLICE_X87Y70         LUT5 (Prop_lut5_I4_O)        0.124     6.538 r  display/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.287     8.825    CG_OBUF
    L6                   OBUF (Prop_obuf_I_O)         3.523    12.348 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    12.348    CG
    L6                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.339ns  (logic 5.376ns (43.569%)  route 6.963ns (56.431%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  switches_IBUF[1]_inst/O
                         net (fo=20, routed)          2.509     3.991    cpu_inst/switches_IBUF[1]
    SLICE_X82Y72         LUT4 (Prop_lut4_I3_O)        0.124     4.115 r  cpu_inst/CA_OBUF_inst_i_22/O
                         net (fo=7, routed)           1.036     5.151    cpu_inst/CA_OBUF_inst_i_22_n_0
    SLICE_X85Y72         LUT4 (Prop_lut4_I1_O)        0.124     5.275 f  cpu_inst/CA_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.761     6.035    cpu_inst/CA_OBUF_inst_i_7_n_0
    SLICE_X85Y71         LUT6 (Prop_lut6_I5_O)        0.124     6.159 r  cpu_inst/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.658     8.817    CA_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.522    12.339 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    12.339    CA
    L3                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.316ns  (logic 5.520ns (44.816%)  route 6.797ns (55.184%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    U9                   IBUF (Prop_ibuf_I_O)         1.513     1.513 r  switches_IBUF[0]_inst/O
                         net (fo=20, routed)          2.315     3.828    cpu_inst/switches_IBUF[0]
    SLICE_X82Y70         LUT4 (Prop_lut4_I1_O)        0.124     3.952 r  cpu_inst/CA_OBUF_inst_i_19/O
                         net (fo=6, routed)           1.198     5.150    cpu_inst/CA_OBUF_inst_i_19_n_0
    SLICE_X83Y70         LUT4 (Prop_lut4_I2_O)        0.124     5.274 f  cpu_inst/CC_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.639     5.913    display/CC_OBUF_inst_i_1_0
    SLICE_X83Y71         LUT6 (Prop_lut6_I0_O)        0.124     6.037 r  display/CC_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.507     6.544    display/CC_OBUF_inst_i_4_n_0
    SLICE_X84Y71         LUT5 (Prop_lut5_I4_O)        0.124     6.668 r  display/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.138     8.806    CC_OBUF
    L5                   OBUF (Prop_obuf_I_O)         3.510    12.316 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    12.316    CC
    L5                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem_inst/DO_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.654ns  (logic 1.631ns (15.309%)  route 9.023ns (84.691%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=171, routed)         7.747     9.254    cpu_inst/reset_IBUF
    SLICE_X85Y70         LUT6 (Prop_lut6_I5_O)        0.124     9.378 r  cpu_inst/DO[7]_i_1/O
                         net (fo=4, routed)           1.276    10.654    mem_inst/DO_reg[4]_0
    SLICE_X78Y80         FDRE                                         r  mem_inst/DO_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem_inst/DO_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.563ns  (logic 1.631ns (15.441%)  route 8.932ns (84.559%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=171, routed)         7.747     9.254    cpu_inst/reset_IBUF
    SLICE_X85Y70         LUT6 (Prop_lut6_I5_O)        0.124     9.378 r  cpu_inst/DO[7]_i_1/O
                         net (fo=4, routed)           1.185    10.563    mem_inst/DO_reg[4]_0
    SLICE_X78Y79         FDRE                                         r  mem_inst/DO_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem_inst/DO_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.239ns  (logic 1.631ns (15.930%)  route 8.608ns (84.070%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=171, routed)         7.747     9.254    cpu_inst/reset_IBUF
    SLICE_X85Y70         LUT6 (Prop_lut6_I5_O)        0.124     9.378 r  cpu_inst/DO[7]_i_1/O
                         net (fo=4, routed)           0.861    10.239    mem_inst/DO_reg[4]_0
    SLICE_X80Y80         FDRE                                         r  mem_inst/DO_reg[6]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_inst/temp_result_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_inst/accu_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y70         FDRE                         0.000     0.000 r  cpu_inst/temp_result_reg[2]/C
    SLICE_X81Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu_inst/temp_result_reg[2]/Q
                         net (fo=1, routed)           0.054     0.195    cpu_inst/temp_result_reg_n_0_[2]
    SLICE_X80Y70         LUT4 (Prop_lut4_I0_O)        0.045     0.240 r  cpu_inst/accu[2]_i_1/O
                         net (fo=1, routed)           0.000     0.240    cpu_inst/accu[2]_i_1_n_0
    SLICE_X80Y70         FDCE                                         r  cpu_inst/accu_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/temp_result_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_inst/accu_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDRE                         0.000     0.000 r  cpu_inst/temp_result_reg[6]/C
    SLICE_X81Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu_inst/temp_result_reg[6]/Q
                         net (fo=1, routed)           0.054     0.195    cpu_inst/temp_result_reg_n_0_[6]
    SLICE_X80Y71         LUT4 (Prop_lut4_I0_O)        0.045     0.240 r  cpu_inst/accu[6]_i_1/O
                         net (fo=1, routed)           0.000     0.240    cpu_inst/accu[6]_i_1_n_0
    SLICE_X80Y71         FDCE                                         r  cpu_inst/accu_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/FSM_onehot_fsm_proc.state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu_inst/dw_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.404%)  route 0.105ns (42.596%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y72         FDCE                         0.000     0.000 r  cpu_inst/FSM_onehot_fsm_proc.state_reg[2]/C
    SLICE_X83Y72         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu_inst/FSM_onehot_fsm_proc.state_reg[2]/Q
                         net (fo=12, routed)          0.105     0.246    cpu_inst/FSM_onehot_fsm_proc.state_reg_n_0_[2]
    SLICE_X82Y72         FDCE                                         r  cpu_inst/dw_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/FSM_onehot_fsm_proc.state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu_inst/dw_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.404%)  route 0.105ns (42.596%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y72         FDCE                         0.000     0.000 r  cpu_inst/FSM_onehot_fsm_proc.state_reg[2]/C
    SLICE_X83Y72         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu_inst/FSM_onehot_fsm_proc.state_reg[2]/Q
                         net (fo=12, routed)          0.105     0.246    cpu_inst/FSM_onehot_fsm_proc.state_reg_n_0_[2]
    SLICE_X82Y72         FDCE                                         r  cpu_inst/dw_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/temp_result_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_inst/accu_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDRE                         0.000     0.000 r  cpu_inst/temp_result_reg[4]/C
    SLICE_X81Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu_inst/temp_result_reg[4]/Q
                         net (fo=1, routed)           0.087     0.228    cpu_inst/temp_result_reg_n_0_[4]
    SLICE_X80Y71         LUT4 (Prop_lut4_I0_O)        0.045     0.273 r  cpu_inst/accu[4]_i_1/O
                         net (fo=1, routed)           0.000     0.273    cpu_inst/accu[4]_i_1_n_0
    SLICE_X80Y71         FDCE                                         r  cpu_inst/accu_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/pc_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu_inst/addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.727%)  route 0.137ns (49.273%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y71         FDCE                         0.000     0.000 r  cpu_inst/pc_reg[5]/C
    SLICE_X82Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu_inst/pc_reg[5]/Q
                         net (fo=4, routed)           0.137     0.278    cpu_inst/pc[5]
    SLICE_X84Y70         FDCE                                         r  cpu_inst/addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/pc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu_inst/addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.141ns (48.872%)  route 0.148ns (51.128%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y69         FDCE                         0.000     0.000 r  cpu_inst/pc_reg[4]/C
    SLICE_X82Y69         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu_inst/pc_reg[4]/Q
                         net (fo=5, routed)           0.148     0.289    cpu_inst/pc[4]
    SLICE_X85Y70         FDCE                                         r  cpu_inst/addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/pc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu_inst/addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.673%)  route 0.149ns (51.327%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y69         FDCE                         0.000     0.000 r  cpu_inst/pc_reg[1]/C
    SLICE_X82Y69         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu_inst/pc_reg[1]/Q
                         net (fo=8, routed)           0.149     0.290    cpu_inst/pc[1]
    SLICE_X83Y70         FDCE                                         r  cpu_inst/addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu_inst/addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.141ns (47.857%)  route 0.154ns (52.143%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y70         FDCE                         0.000     0.000 r  cpu_inst/pc_reg[2]/C
    SLICE_X82Y70         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu_inst/pc_reg[2]/Q
                         net (fo=8, routed)           0.154     0.295    cpu_inst/pc[2]
    SLICE_X83Y69         FDCE                                         r  cpu_inst/addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/dw_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem_inst/ram_data_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.164ns (54.563%)  route 0.137ns (45.437%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y73         FDCE                         0.000     0.000 r  cpu_inst/dw_reg[0]/C
    SLICE_X78Y73         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu_inst/dw_reg[0]/Q
                         net (fo=16, routed)          0.137     0.301    mem_inst/D[0]
    SLICE_X81Y74         FDCE                                         r  mem_inst/ram_data_reg[3][0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100MHz

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            debounce_proc.counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.342ns  (logic 1.625ns (25.617%)  route 4.717ns (74.383%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R10                  IBUF (Prop_ibuf_I_O)         1.501     1.501 f  clk_IBUF_inst/O
                         net (fo=2, routed)           3.901     5.402    clk_IBUF
    SLICE_X49Y96         LUT3 (Prop_lut3_I2_O)        0.124     5.526 r  debounce_proc.counter[0]_i_1/O
                         net (fo=32, routed)          0.816     6.342    debounce_proc.counter[0]_i_1_n_0
    SLICE_X46Y92         FDRE                                         r  debounce_proc.counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.512     4.935    clk100MHz_IBUF_BUFG
    SLICE_X46Y92         FDRE                                         r  debounce_proc.counter_reg[0]/C

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            debounce_proc.counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.342ns  (logic 1.625ns (25.617%)  route 4.717ns (74.383%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R10                  IBUF (Prop_ibuf_I_O)         1.501     1.501 f  clk_IBUF_inst/O
                         net (fo=2, routed)           3.901     5.402    clk_IBUF
    SLICE_X49Y96         LUT3 (Prop_lut3_I2_O)        0.124     5.526 r  debounce_proc.counter[0]_i_1/O
                         net (fo=32, routed)          0.816     6.342    debounce_proc.counter[0]_i_1_n_0
    SLICE_X46Y92         FDRE                                         r  debounce_proc.counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.512     4.935    clk100MHz_IBUF_BUFG
    SLICE_X46Y92         FDRE                                         r  debounce_proc.counter_reg[1]/C

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            debounce_proc.counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.342ns  (logic 1.625ns (25.617%)  route 4.717ns (74.383%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R10                  IBUF (Prop_ibuf_I_O)         1.501     1.501 f  clk_IBUF_inst/O
                         net (fo=2, routed)           3.901     5.402    clk_IBUF
    SLICE_X49Y96         LUT3 (Prop_lut3_I2_O)        0.124     5.526 r  debounce_proc.counter[0]_i_1/O
                         net (fo=32, routed)          0.816     6.342    debounce_proc.counter[0]_i_1_n_0
    SLICE_X46Y92         FDRE                                         r  debounce_proc.counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.512     4.935    clk100MHz_IBUF_BUFG
    SLICE_X46Y92         FDRE                                         r  debounce_proc.counter_reg[2]/C

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            debounce_proc.counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.342ns  (logic 1.625ns (25.617%)  route 4.717ns (74.383%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R10                  IBUF (Prop_ibuf_I_O)         1.501     1.501 f  clk_IBUF_inst/O
                         net (fo=2, routed)           3.901     5.402    clk_IBUF
    SLICE_X49Y96         LUT3 (Prop_lut3_I2_O)        0.124     5.526 r  debounce_proc.counter[0]_i_1/O
                         net (fo=32, routed)          0.816     6.342    debounce_proc.counter[0]_i_1_n_0
    SLICE_X46Y92         FDRE                                         r  debounce_proc.counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.512     4.935    clk100MHz_IBUF_BUFG
    SLICE_X46Y92         FDRE                                         r  debounce_proc.counter_reg[3]/C

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            debounce_proc.counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.327ns  (logic 1.625ns (25.679%)  route 4.702ns (74.321%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R10                  IBUF (Prop_ibuf_I_O)         1.501     1.501 f  clk_IBUF_inst/O
                         net (fo=2, routed)           3.901     5.402    clk_IBUF
    SLICE_X49Y96         LUT3 (Prop_lut3_I2_O)        0.124     5.526 r  debounce_proc.counter[0]_i_1/O
                         net (fo=32, routed)          0.801     6.327    debounce_proc.counter[0]_i_1_n_0
    SLICE_X46Y99         FDRE                                         r  debounce_proc.counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.514     4.937    clk100MHz_IBUF_BUFG
    SLICE_X46Y99         FDRE                                         r  debounce_proc.counter_reg[28]/C

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            debounce_proc.counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.327ns  (logic 1.625ns (25.679%)  route 4.702ns (74.321%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R10                  IBUF (Prop_ibuf_I_O)         1.501     1.501 f  clk_IBUF_inst/O
                         net (fo=2, routed)           3.901     5.402    clk_IBUF
    SLICE_X49Y96         LUT3 (Prop_lut3_I2_O)        0.124     5.526 r  debounce_proc.counter[0]_i_1/O
                         net (fo=32, routed)          0.801     6.327    debounce_proc.counter[0]_i_1_n_0
    SLICE_X46Y99         FDRE                                         r  debounce_proc.counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.514     4.937    clk100MHz_IBUF_BUFG
    SLICE_X46Y99         FDRE                                         r  debounce_proc.counter_reg[29]/C

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            debounce_proc.counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.327ns  (logic 1.625ns (25.679%)  route 4.702ns (74.321%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R10                  IBUF (Prop_ibuf_I_O)         1.501     1.501 f  clk_IBUF_inst/O
                         net (fo=2, routed)           3.901     5.402    clk_IBUF
    SLICE_X49Y96         LUT3 (Prop_lut3_I2_O)        0.124     5.526 r  debounce_proc.counter[0]_i_1/O
                         net (fo=32, routed)          0.801     6.327    debounce_proc.counter[0]_i_1_n_0
    SLICE_X46Y99         FDRE                                         r  debounce_proc.counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.514     4.937    clk100MHz_IBUF_BUFG
    SLICE_X46Y99         FDRE                                         r  debounce_proc.counter_reg[30]/C

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            debounce_proc.counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.327ns  (logic 1.625ns (25.679%)  route 4.702ns (74.321%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R10                  IBUF (Prop_ibuf_I_O)         1.501     1.501 f  clk_IBUF_inst/O
                         net (fo=2, routed)           3.901     5.402    clk_IBUF
    SLICE_X49Y96         LUT3 (Prop_lut3_I2_O)        0.124     5.526 r  debounce_proc.counter[0]_i_1/O
                         net (fo=32, routed)          0.801     6.327    debounce_proc.counter[0]_i_1_n_0
    SLICE_X46Y99         FDRE                                         r  debounce_proc.counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.514     4.937    clk100MHz_IBUF_BUFG
    SLICE_X46Y99         FDRE                                         r  debounce_proc.counter_reg[31]/C

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            debounce_proc.counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.201ns  (logic 1.625ns (26.199%)  route 4.577ns (73.801%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R10                  IBUF (Prop_ibuf_I_O)         1.501     1.501 f  clk_IBUF_inst/O
                         net (fo=2, routed)           3.901     5.402    clk_IBUF
    SLICE_X49Y96         LUT3 (Prop_lut3_I2_O)        0.124     5.526 r  debounce_proc.counter[0]_i_1/O
                         net (fo=32, routed)          0.675     6.201    debounce_proc.counter[0]_i_1_n_0
    SLICE_X46Y93         FDRE                                         r  debounce_proc.counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.513     4.936    clk100MHz_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  debounce_proc.counter_reg[4]/C

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            debounce_proc.counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.201ns  (logic 1.625ns (26.199%)  route 4.577ns (73.801%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R10                  IBUF (Prop_ibuf_I_O)         1.501     1.501 f  clk_IBUF_inst/O
                         net (fo=2, routed)           3.901     5.402    clk_IBUF
    SLICE_X49Y96         LUT3 (Prop_lut3_I2_O)        0.124     5.526 r  debounce_proc.counter[0]_i_1/O
                         net (fo=32, routed)          0.675     6.201    debounce_proc.counter[0]_i_1_n_0
    SLICE_X46Y93         FDRE                                         r  debounce_proc.counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.513     4.936    clk100MHz_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  debounce_proc.counter_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            clk_btn_debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.006ns  (logic 0.313ns (15.620%)  route 1.692ns (84.380%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R10                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.692     1.961    clk_IBUF
    SLICE_X49Y96         LUT3 (Prop_lut3_I1_O)        0.045     2.006 r  clk_btn_debounced_i_1/O
                         net (fo=1, routed)           0.000     2.006    clk_btn_debounced_i_1_n_0
    SLICE_X49Y96         FDRE                                         r  clk_btn_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     2.002    clk100MHz_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  clk_btn_debounced_reg/C

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            debounce_proc.counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.143ns  (logic 0.313ns (14.620%)  route 1.830ns (85.380%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R10                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.691     1.960    clk_IBUF
    SLICE_X49Y96         LUT3 (Prop_lut3_I2_O)        0.045     2.005 r  debounce_proc.counter[0]_i_1/O
                         net (fo=32, routed)          0.138     2.143    debounce_proc.counter[0]_i_1_n_0
    SLICE_X46Y96         FDRE                                         r  debounce_proc.counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     2.002    clk100MHz_IBUF_BUFG
    SLICE_X46Y96         FDRE                                         r  debounce_proc.counter_reg[16]/C

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            debounce_proc.counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.143ns  (logic 0.313ns (14.620%)  route 1.830ns (85.380%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R10                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.691     1.960    clk_IBUF
    SLICE_X49Y96         LUT3 (Prop_lut3_I2_O)        0.045     2.005 r  debounce_proc.counter[0]_i_1/O
                         net (fo=32, routed)          0.138     2.143    debounce_proc.counter[0]_i_1_n_0
    SLICE_X46Y96         FDRE                                         r  debounce_proc.counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     2.002    clk100MHz_IBUF_BUFG
    SLICE_X46Y96         FDRE                                         r  debounce_proc.counter_reg[17]/C

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            debounce_proc.counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.143ns  (logic 0.313ns (14.620%)  route 1.830ns (85.380%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R10                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.691     1.960    clk_IBUF
    SLICE_X49Y96         LUT3 (Prop_lut3_I2_O)        0.045     2.005 r  debounce_proc.counter[0]_i_1/O
                         net (fo=32, routed)          0.138     2.143    debounce_proc.counter[0]_i_1_n_0
    SLICE_X46Y96         FDRE                                         r  debounce_proc.counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     2.002    clk100MHz_IBUF_BUFG
    SLICE_X46Y96         FDRE                                         r  debounce_proc.counter_reg[18]/C

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            debounce_proc.counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.143ns  (logic 0.313ns (14.620%)  route 1.830ns (85.380%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R10                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.691     1.960    clk_IBUF
    SLICE_X49Y96         LUT3 (Prop_lut3_I2_O)        0.045     2.005 r  debounce_proc.counter[0]_i_1/O
                         net (fo=32, routed)          0.138     2.143    debounce_proc.counter[0]_i_1_n_0
    SLICE_X46Y96         FDRE                                         r  debounce_proc.counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     2.002    clk100MHz_IBUF_BUFG
    SLICE_X46Y96         FDRE                                         r  debounce_proc.counter_reg[19]/C

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            debounce_proc.counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.197ns  (logic 0.313ns (14.258%)  route 1.884ns (85.742%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R10                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.691     1.960    clk_IBUF
    SLICE_X49Y96         LUT3 (Prop_lut3_I2_O)        0.045     2.005 r  debounce_proc.counter[0]_i_1/O
                         net (fo=32, routed)          0.193     2.197    debounce_proc.counter[0]_i_1_n_0
    SLICE_X46Y95         FDRE                                         r  debounce_proc.counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     2.002    clk100MHz_IBUF_BUFG
    SLICE_X46Y95         FDRE                                         r  debounce_proc.counter_reg[12]/C

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            debounce_proc.counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.197ns  (logic 0.313ns (14.258%)  route 1.884ns (85.742%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R10                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.691     1.960    clk_IBUF
    SLICE_X49Y96         LUT3 (Prop_lut3_I2_O)        0.045     2.005 r  debounce_proc.counter[0]_i_1/O
                         net (fo=32, routed)          0.193     2.197    debounce_proc.counter[0]_i_1_n_0
    SLICE_X46Y95         FDRE                                         r  debounce_proc.counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     2.002    clk100MHz_IBUF_BUFG
    SLICE_X46Y95         FDRE                                         r  debounce_proc.counter_reg[13]/C

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            debounce_proc.counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.197ns  (logic 0.313ns (14.258%)  route 1.884ns (85.742%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R10                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.691     1.960    clk_IBUF
    SLICE_X49Y96         LUT3 (Prop_lut3_I2_O)        0.045     2.005 r  debounce_proc.counter[0]_i_1/O
                         net (fo=32, routed)          0.193     2.197    debounce_proc.counter[0]_i_1_n_0
    SLICE_X46Y95         FDRE                                         r  debounce_proc.counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     2.002    clk100MHz_IBUF_BUFG
    SLICE_X46Y95         FDRE                                         r  debounce_proc.counter_reg[14]/C

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            debounce_proc.counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.197ns  (logic 0.313ns (14.258%)  route 1.884ns (85.742%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R10                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.691     1.960    clk_IBUF
    SLICE_X49Y96         LUT3 (Prop_lut3_I2_O)        0.045     2.005 r  debounce_proc.counter[0]_i_1/O
                         net (fo=32, routed)          0.193     2.197    debounce_proc.counter[0]_i_1_n_0
    SLICE_X46Y95         FDRE                                         r  debounce_proc.counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     2.002    clk100MHz_IBUF_BUFG
    SLICE_X46Y95         FDRE                                         r  debounce_proc.counter_reg[15]/C

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            debounce_proc.counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.198ns  (logic 0.313ns (14.252%)  route 1.885ns (85.748%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R10                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.691     1.960    clk_IBUF
    SLICE_X49Y96         LUT3 (Prop_lut3_I2_O)        0.045     2.005 r  debounce_proc.counter[0]_i_1/O
                         net (fo=32, routed)          0.193     2.198    debounce_proc.counter[0]_i_1_n_0
    SLICE_X46Y94         FDRE                                         r  debounce_proc.counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     2.002    clk100MHz_IBUF_BUFG
    SLICE_X46Y94         FDRE                                         r  debounce_proc.counter_reg[10]/C





