Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Feb  1 10:24:08 2021
| Host         : Jarvis running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file stream_adapt_fil_timing_summary_routed.rpt -pb stream_adapt_fil_timing_summary_routed.pb -rpx stream_adapt_fil_timing_summary_routed.rpx -warn_on_violation
| Design       : stream_adapt_fil
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.863        0.000                      0                 1940        0.059        0.000                      0                 1940        3.000        0.000                       0                  1010  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
TCK                   {0.000 7.576}      15.152          65.998          
sysclk                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
TCK                         7.863        0.000                      0                  943        0.119        0.000                      0                  943        6.596        0.000                       0                   508  
sysclk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       29.854        0.000                      0                  997        0.059        0.000                      0                  997       18.750        0.000                       0                   498  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  TCK
  To Clock:  TCK

Setup :            0  Failing Endpoints,  Worst Slack        7.863ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.863ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.890ns  (logic 1.101ns (15.981%)  route 5.789ns (84.019%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.366ns = ( 18.518 - 15.152 ) 
    Source Clock Delay      (SCD):    3.838ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.714     3.838    u_jtag_mac/TCK_BUFG
    SLICE_X76Y26         FDRE                                         r  u_jtag_mac/sm_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y26         FDRE (Prop_fdre_C_Q)         0.456     4.294 f  u_jtag_mac/sm_cnt_reg[1]/Q
                         net (fo=22, routed)          1.521     5.815    u_jtag_mac/sm_cnt_reg_n_0_[1]
    SLICE_X75Y22         LUT6 (Prop_lut6_I2_O)        0.124     5.939 f  u_jtag_mac/act_rd_len[12]_i_15/O
                         net (fo=1, routed)           0.848     6.787    u_jtag_mac/act_rd_len[12]_i_15_n_0
    SLICE_X75Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.911 f  u_jtag_mac/act_rd_len[12]_i_12/O
                         net (fo=1, routed)           0.797     7.708    u_jtag_mac/act_rd_len[12]_i_12_n_0
    SLICE_X75Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.832 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=1, routed)           0.966     8.799    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X71Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.923 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          1.015     9.937    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X68Y20         LUT5 (Prop_lut5_I3_O)        0.149    10.086 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[9]_i_1/O
                         net (fo=1, routed)           0.641    10.728    u_jtag_mac/u_post_chif_fifo_n_13
    SLICE_X69Y20         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.544    18.518    u_jtag_mac/TCK_BUFG
    SLICE_X69Y20         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[9]/C
                         clock pessimism              0.417    18.935    
                         clock uncertainty           -0.035    18.900    
    SLICE_X69Y20         FDRE (Setup_fdre_C_D)       -0.309    18.591    u_jtag_mac/act_rd_len_sft_reg[9]
  -------------------------------------------------------------------
                         required time                         18.591    
                         arrival time                         -10.728    
  -------------------------------------------------------------------
                         slack                                  7.863    

Slack (MET) :             7.891ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 1.102ns (15.976%)  route 5.796ns (84.024%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.362ns = ( 18.514 - 15.152 ) 
    Source Clock Delay      (SCD):    3.838ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.714     3.838    u_jtag_mac/TCK_BUFG
    SLICE_X76Y26         FDRE                                         r  u_jtag_mac/sm_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y26         FDRE (Prop_fdre_C_Q)         0.456     4.294 f  u_jtag_mac/sm_cnt_reg[1]/Q
                         net (fo=22, routed)          1.521     5.815    u_jtag_mac/sm_cnt_reg_n_0_[1]
    SLICE_X75Y22         LUT6 (Prop_lut6_I2_O)        0.124     5.939 f  u_jtag_mac/act_rd_len[12]_i_15/O
                         net (fo=1, routed)           0.848     6.787    u_jtag_mac/act_rd_len[12]_i_15_n_0
    SLICE_X75Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.911 f  u_jtag_mac/act_rd_len[12]_i_12/O
                         net (fo=1, routed)           0.797     7.708    u_jtag_mac/act_rd_len[12]_i_12_n_0
    SLICE_X75Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.832 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=1, routed)           0.966     8.799    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X71Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.923 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          0.879     9.801    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X72Y19         LUT5 (Prop_lut5_I3_O)        0.150     9.951 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[0]_i_1/O
                         net (fo=1, routed)           0.785    10.736    u_jtag_mac/u_post_chif_fifo_n_22
    SLICE_X70Y26         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.540    18.514    u_jtag_mac/TCK_BUFG
    SLICE_X70Y26         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[0]/C
                         clock pessimism              0.417    18.931    
                         clock uncertainty           -0.035    18.896    
    SLICE_X70Y26         FDRE (Setup_fdre_C_D)       -0.269    18.627    u_jtag_mac/act_rd_len_sft_reg[0]
  -------------------------------------------------------------------
                         required time                         18.627    
                         arrival time                         -10.736    
  -------------------------------------------------------------------
                         slack                                  7.891    

Slack (MET) :             7.985ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.787ns  (logic 1.104ns (16.266%)  route 5.683ns (83.734%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.366ns = ( 18.518 - 15.152 ) 
    Source Clock Delay      (SCD):    3.838ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.714     3.838    u_jtag_mac/TCK_BUFG
    SLICE_X76Y26         FDRE                                         r  u_jtag_mac/sm_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y26         FDRE (Prop_fdre_C_Q)         0.456     4.294 f  u_jtag_mac/sm_cnt_reg[1]/Q
                         net (fo=22, routed)          1.521     5.815    u_jtag_mac/sm_cnt_reg_n_0_[1]
    SLICE_X75Y22         LUT6 (Prop_lut6_I2_O)        0.124     5.939 f  u_jtag_mac/act_rd_len[12]_i_15/O
                         net (fo=1, routed)           0.848     6.787    u_jtag_mac/act_rd_len[12]_i_15_n_0
    SLICE_X75Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.911 f  u_jtag_mac/act_rd_len[12]_i_12/O
                         net (fo=1, routed)           0.797     7.708    u_jtag_mac/act_rd_len[12]_i_12_n_0
    SLICE_X75Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.832 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=1, routed)           0.966     8.799    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X71Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.923 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          1.164    10.086    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X68Y19         LUT5 (Prop_lut5_I3_O)        0.152    10.238 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[3]_i_1/O
                         net (fo=1, routed)           0.387    10.625    u_jtag_mac/u_post_chif_fifo_n_19
    SLICE_X69Y19         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.544    18.518    u_jtag_mac/TCK_BUFG
    SLICE_X69Y19         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[3]/C
                         clock pessimism              0.417    18.935    
                         clock uncertainty           -0.035    18.900    
    SLICE_X69Y19         FDRE (Setup_fdre_C_D)       -0.289    18.611    u_jtag_mac/act_rd_len_sft_reg[3]
  -------------------------------------------------------------------
                         required time                         18.611    
                         arrival time                         -10.625    
  -------------------------------------------------------------------
                         slack                                  7.985    

Slack (MET) :             8.000ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_act_rd_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 1.310ns (20.043%)  route 5.226ns (79.957%))
  Logic Levels:           5  (LUT2=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.362ns = ( 18.514 - 15.152 ) 
    Source Clock Delay      (SCD):    3.836ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.712     3.836    u_jtag_mac/TCK_BUFG
    SLICE_X78Y25         FDRE                                         r  u_jtag_mac/sm_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y25         FDRE (Prop_fdre_C_Q)         0.456     4.292 f  u_jtag_mac/sm_cnt_reg[4]/Q
                         net (fo=18, routed)          1.376     5.668    u_jtag_mac/sm_cnt_reg_n_0_[4]
    SLICE_X78Y25         LUT5 (Prop_lut5_I1_O)        0.124     5.792 f  u_jtag_mac/FSM_onehot_cs[11]_i_5/O
                         net (fo=5, routed)           0.854     6.645    u_jtag_mac/FSM_onehot_cs[11]_i_5_n_0
    SLICE_X75Y23         LUT5 (Prop_lut5_I0_O)        0.124     6.769 r  u_jtag_mac/act_rd_len[12]_i_10/O
                         net (fo=3, routed)           0.813     7.582    u_jtag_mac/act_rd_len[12]_i_10_n_0
    SLICE_X72Y23         LUT2 (Prop_lut2_I0_O)        0.150     7.732 r  u_jtag_mac/act_rd_cnt[15]_i_7/O
                         net (fo=2, routed)           0.828     8.560    u_jtag_mac/act_rd_cnt[15]_i_7_n_0
    SLICE_X71Y23         LUT6 (Prop_lut6_I5_O)        0.332     8.892 r  u_jtag_mac/ver_act_rd_cnt[15]_i_5/O
                         net (fo=4, routed)           0.435     9.327    u_jtag_mac/ver_act_rd_cnt[15]_i_5_n_0
    SLICE_X71Y24         LUT5 (Prop_lut5_I3_O)        0.124     9.451 r  u_jtag_mac/ver_act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.921    10.372    u_jtag_mac/ver_act_rd_cnt[15]_i_1_n_0
    SLICE_X66Y27         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.540    18.514    u_jtag_mac/TCK_BUFG
    SLICE_X66Y27         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[12]/C
                         clock pessimism              0.417    18.931    
                         clock uncertainty           -0.035    18.896    
    SLICE_X66Y27         FDRE (Setup_fdre_C_R)       -0.524    18.372    u_jtag_mac/ver_act_rd_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -10.372    
  -------------------------------------------------------------------
                         slack                                  8.000    

Slack (MET) :             8.000ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_act_rd_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 1.310ns (20.043%)  route 5.226ns (79.957%))
  Logic Levels:           5  (LUT2=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.362ns = ( 18.514 - 15.152 ) 
    Source Clock Delay      (SCD):    3.836ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.712     3.836    u_jtag_mac/TCK_BUFG
    SLICE_X78Y25         FDRE                                         r  u_jtag_mac/sm_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y25         FDRE (Prop_fdre_C_Q)         0.456     4.292 f  u_jtag_mac/sm_cnt_reg[4]/Q
                         net (fo=18, routed)          1.376     5.668    u_jtag_mac/sm_cnt_reg_n_0_[4]
    SLICE_X78Y25         LUT5 (Prop_lut5_I1_O)        0.124     5.792 f  u_jtag_mac/FSM_onehot_cs[11]_i_5/O
                         net (fo=5, routed)           0.854     6.645    u_jtag_mac/FSM_onehot_cs[11]_i_5_n_0
    SLICE_X75Y23         LUT5 (Prop_lut5_I0_O)        0.124     6.769 r  u_jtag_mac/act_rd_len[12]_i_10/O
                         net (fo=3, routed)           0.813     7.582    u_jtag_mac/act_rd_len[12]_i_10_n_0
    SLICE_X72Y23         LUT2 (Prop_lut2_I0_O)        0.150     7.732 r  u_jtag_mac/act_rd_cnt[15]_i_7/O
                         net (fo=2, routed)           0.828     8.560    u_jtag_mac/act_rd_cnt[15]_i_7_n_0
    SLICE_X71Y23         LUT6 (Prop_lut6_I5_O)        0.332     8.892 r  u_jtag_mac/ver_act_rd_cnt[15]_i_5/O
                         net (fo=4, routed)           0.435     9.327    u_jtag_mac/ver_act_rd_cnt[15]_i_5_n_0
    SLICE_X71Y24         LUT5 (Prop_lut5_I3_O)        0.124     9.451 r  u_jtag_mac/ver_act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.921    10.372    u_jtag_mac/ver_act_rd_cnt[15]_i_1_n_0
    SLICE_X66Y27         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.540    18.514    u_jtag_mac/TCK_BUFG
    SLICE_X66Y27         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[13]/C
                         clock pessimism              0.417    18.931    
                         clock uncertainty           -0.035    18.896    
    SLICE_X66Y27         FDRE (Setup_fdre_C_R)       -0.524    18.372    u_jtag_mac/ver_act_rd_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -10.372    
  -------------------------------------------------------------------
                         slack                                  8.000    

Slack (MET) :             8.000ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_act_rd_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 1.310ns (20.043%)  route 5.226ns (79.957%))
  Logic Levels:           5  (LUT2=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.362ns = ( 18.514 - 15.152 ) 
    Source Clock Delay      (SCD):    3.836ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.712     3.836    u_jtag_mac/TCK_BUFG
    SLICE_X78Y25         FDRE                                         r  u_jtag_mac/sm_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y25         FDRE (Prop_fdre_C_Q)         0.456     4.292 f  u_jtag_mac/sm_cnt_reg[4]/Q
                         net (fo=18, routed)          1.376     5.668    u_jtag_mac/sm_cnt_reg_n_0_[4]
    SLICE_X78Y25         LUT5 (Prop_lut5_I1_O)        0.124     5.792 f  u_jtag_mac/FSM_onehot_cs[11]_i_5/O
                         net (fo=5, routed)           0.854     6.645    u_jtag_mac/FSM_onehot_cs[11]_i_5_n_0
    SLICE_X75Y23         LUT5 (Prop_lut5_I0_O)        0.124     6.769 r  u_jtag_mac/act_rd_len[12]_i_10/O
                         net (fo=3, routed)           0.813     7.582    u_jtag_mac/act_rd_len[12]_i_10_n_0
    SLICE_X72Y23         LUT2 (Prop_lut2_I0_O)        0.150     7.732 r  u_jtag_mac/act_rd_cnt[15]_i_7/O
                         net (fo=2, routed)           0.828     8.560    u_jtag_mac/act_rd_cnt[15]_i_7_n_0
    SLICE_X71Y23         LUT6 (Prop_lut6_I5_O)        0.332     8.892 r  u_jtag_mac/ver_act_rd_cnt[15]_i_5/O
                         net (fo=4, routed)           0.435     9.327    u_jtag_mac/ver_act_rd_cnt[15]_i_5_n_0
    SLICE_X71Y24         LUT5 (Prop_lut5_I3_O)        0.124     9.451 r  u_jtag_mac/ver_act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.921    10.372    u_jtag_mac/ver_act_rd_cnt[15]_i_1_n_0
    SLICE_X66Y27         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.540    18.514    u_jtag_mac/TCK_BUFG
    SLICE_X66Y27         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[14]/C
                         clock pessimism              0.417    18.931    
                         clock uncertainty           -0.035    18.896    
    SLICE_X66Y27         FDRE (Setup_fdre_C_R)       -0.524    18.372    u_jtag_mac/ver_act_rd_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -10.372    
  -------------------------------------------------------------------
                         slack                                  8.000    

Slack (MET) :             8.000ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_act_rd_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 1.310ns (20.043%)  route 5.226ns (79.957%))
  Logic Levels:           5  (LUT2=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.362ns = ( 18.514 - 15.152 ) 
    Source Clock Delay      (SCD):    3.836ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.712     3.836    u_jtag_mac/TCK_BUFG
    SLICE_X78Y25         FDRE                                         r  u_jtag_mac/sm_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y25         FDRE (Prop_fdre_C_Q)         0.456     4.292 f  u_jtag_mac/sm_cnt_reg[4]/Q
                         net (fo=18, routed)          1.376     5.668    u_jtag_mac/sm_cnt_reg_n_0_[4]
    SLICE_X78Y25         LUT5 (Prop_lut5_I1_O)        0.124     5.792 f  u_jtag_mac/FSM_onehot_cs[11]_i_5/O
                         net (fo=5, routed)           0.854     6.645    u_jtag_mac/FSM_onehot_cs[11]_i_5_n_0
    SLICE_X75Y23         LUT5 (Prop_lut5_I0_O)        0.124     6.769 r  u_jtag_mac/act_rd_len[12]_i_10/O
                         net (fo=3, routed)           0.813     7.582    u_jtag_mac/act_rd_len[12]_i_10_n_0
    SLICE_X72Y23         LUT2 (Prop_lut2_I0_O)        0.150     7.732 r  u_jtag_mac/act_rd_cnt[15]_i_7/O
                         net (fo=2, routed)           0.828     8.560    u_jtag_mac/act_rd_cnt[15]_i_7_n_0
    SLICE_X71Y23         LUT6 (Prop_lut6_I5_O)        0.332     8.892 r  u_jtag_mac/ver_act_rd_cnt[15]_i_5/O
                         net (fo=4, routed)           0.435     9.327    u_jtag_mac/ver_act_rd_cnt[15]_i_5_n_0
    SLICE_X71Y24         LUT5 (Prop_lut5_I3_O)        0.124     9.451 r  u_jtag_mac/ver_act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.921    10.372    u_jtag_mac/ver_act_rd_cnt[15]_i_1_n_0
    SLICE_X66Y27         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.540    18.514    u_jtag_mac/TCK_BUFG
    SLICE_X66Y27         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[15]/C
                         clock pessimism              0.417    18.931    
                         clock uncertainty           -0.035    18.896    
    SLICE_X66Y27         FDRE (Setup_fdre_C_R)       -0.524    18.372    u_jtag_mac/ver_act_rd_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -10.372    
  -------------------------------------------------------------------
                         slack                                  8.000    

Slack (MET) :             8.117ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 1.105ns (16.574%)  route 5.562ns (83.425%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.366ns = ( 18.518 - 15.152 ) 
    Source Clock Delay      (SCD):    3.838ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.714     3.838    u_jtag_mac/TCK_BUFG
    SLICE_X76Y26         FDRE                                         r  u_jtag_mac/sm_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y26         FDRE (Prop_fdre_C_Q)         0.456     4.294 f  u_jtag_mac/sm_cnt_reg[1]/Q
                         net (fo=22, routed)          1.521     5.815    u_jtag_mac/sm_cnt_reg_n_0_[1]
    SLICE_X75Y22         LUT6 (Prop_lut6_I2_O)        0.124     5.939 f  u_jtag_mac/act_rd_len[12]_i_15/O
                         net (fo=1, routed)           0.848     6.787    u_jtag_mac/act_rd_len[12]_i_15_n_0
    SLICE_X75Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.911 f  u_jtag_mac/act_rd_len[12]_i_12/O
                         net (fo=1, routed)           0.797     7.708    u_jtag_mac/act_rd_len[12]_i_12_n_0
    SLICE_X75Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.832 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=1, routed)           0.966     8.799    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X71Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.923 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          1.022     9.944    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X68Y20         LUT5 (Prop_lut5_I3_O)        0.153    10.097 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[8]_i_1/O
                         net (fo=1, routed)           0.408    10.505    u_jtag_mac/u_post_chif_fifo_n_14
    SLICE_X69Y20         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.544    18.518    u_jtag_mac/TCK_BUFG
    SLICE_X69Y20         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[8]/C
                         clock pessimism              0.417    18.935    
                         clock uncertainty           -0.035    18.900    
    SLICE_X69Y20         FDRE (Setup_fdre_C_D)       -0.278    18.622    u_jtag_mac/act_rd_len_sft_reg[8]
  -------------------------------------------------------------------
                         required time                         18.622    
                         arrival time                         -10.505    
  -------------------------------------------------------------------
                         slack                                  8.117    

Slack (MET) :             8.131ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 1.105ns (16.575%)  route 5.562ns (83.425%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.366ns = ( 18.518 - 15.152 ) 
    Source Clock Delay      (SCD):    3.838ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.714     3.838    u_jtag_mac/TCK_BUFG
    SLICE_X76Y26         FDRE                                         r  u_jtag_mac/sm_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y26         FDRE (Prop_fdre_C_Q)         0.456     4.294 f  u_jtag_mac/sm_cnt_reg[1]/Q
                         net (fo=22, routed)          1.521     5.815    u_jtag_mac/sm_cnt_reg_n_0_[1]
    SLICE_X75Y22         LUT6 (Prop_lut6_I2_O)        0.124     5.939 f  u_jtag_mac/act_rd_len[12]_i_15/O
                         net (fo=1, routed)           0.848     6.787    u_jtag_mac/act_rd_len[12]_i_15_n_0
    SLICE_X75Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.911 f  u_jtag_mac/act_rd_len[12]_i_12/O
                         net (fo=1, routed)           0.797     7.708    u_jtag_mac/act_rd_len[12]_i_12_n_0
    SLICE_X75Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.832 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=1, routed)           0.966     8.799    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X71Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.923 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          0.953     9.876    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X72Y19         LUT5 (Prop_lut5_I3_O)        0.153    10.029 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[4]_i_1/O
                         net (fo=1, routed)           0.476    10.505    u_jtag_mac/u_post_chif_fifo_n_18
    SLICE_X69Y19         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.544    18.518    u_jtag_mac/TCK_BUFG
    SLICE_X69Y19         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[4]/C
                         clock pessimism              0.417    18.935    
                         clock uncertainty           -0.035    18.900    
    SLICE_X69Y19         FDRE (Setup_fdre_C_D)       -0.264    18.636    u_jtag_mac/act_rd_len_sft_reg[4]
  -------------------------------------------------------------------
                         required time                         18.636    
                         arrival time                         -10.505    
  -------------------------------------------------------------------
                         slack                                  8.131    

Slack (MET) :             8.139ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_act_rd_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.394ns  (logic 1.310ns (20.489%)  route 5.084ns (79.511%))
  Logic Levels:           5  (LUT2=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.359ns = ( 18.511 - 15.152 ) 
    Source Clock Delay      (SCD):    3.836ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.712     3.836    u_jtag_mac/TCK_BUFG
    SLICE_X78Y25         FDRE                                         r  u_jtag_mac/sm_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y25         FDRE (Prop_fdre_C_Q)         0.456     4.292 f  u_jtag_mac/sm_cnt_reg[4]/Q
                         net (fo=18, routed)          1.376     5.668    u_jtag_mac/sm_cnt_reg_n_0_[4]
    SLICE_X78Y25         LUT5 (Prop_lut5_I1_O)        0.124     5.792 f  u_jtag_mac/FSM_onehot_cs[11]_i_5/O
                         net (fo=5, routed)           0.854     6.645    u_jtag_mac/FSM_onehot_cs[11]_i_5_n_0
    SLICE_X75Y23         LUT5 (Prop_lut5_I0_O)        0.124     6.769 r  u_jtag_mac/act_rd_len[12]_i_10/O
                         net (fo=3, routed)           0.813     7.582    u_jtag_mac/act_rd_len[12]_i_10_n_0
    SLICE_X72Y23         LUT2 (Prop_lut2_I0_O)        0.150     7.732 r  u_jtag_mac/act_rd_cnt[15]_i_7/O
                         net (fo=2, routed)           0.828     8.560    u_jtag_mac/act_rd_cnt[15]_i_7_n_0
    SLICE_X71Y23         LUT6 (Prop_lut6_I5_O)        0.332     8.892 r  u_jtag_mac/ver_act_rd_cnt[15]_i_5/O
                         net (fo=4, routed)           0.435     9.327    u_jtag_mac/ver_act_rd_cnt[15]_i_5_n_0
    SLICE_X71Y24         LUT5 (Prop_lut5_I3_O)        0.124     9.451 r  u_jtag_mac/ver_act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.779    10.230    u_jtag_mac/ver_act_rd_cnt[15]_i_1_n_0
    SLICE_X66Y25         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.537    18.511    u_jtag_mac/TCK_BUFG
    SLICE_X66Y25         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[4]/C
                         clock pessimism              0.417    18.928    
                         clock uncertainty           -0.035    18.893    
    SLICE_X66Y25         FDRE (Setup_fdre_C_R)       -0.524    18.369    u_jtag_mac/ver_act_rd_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         18.369    
                         arrival time                         -10.230    
  -------------------------------------------------------------------
                         slack                                  8.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.585     1.415    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X87Y12         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y12         FDRE (Prop_fdre_C_Q)         0.141     1.556 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     1.612    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X87Y12         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.852     1.807    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X87Y12         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.392     1.415    
    SLICE_X87Y12         FDRE (Hold_fdre_C_D)         0.078     1.493    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.578     1.408    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y16         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.141     1.549 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/Q
                         net (fo=1, routed)           0.056     1.605    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[0]
    SLICE_X61Y16         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.844     1.799    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y16         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.391     1.408    
    SLICE_X61Y16         FDRE (Hold_fdre_C_D)         0.078     1.486    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.584     1.414    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X87Y14         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y14         FDRE (Prop_fdre_C_Q)         0.141     1.555 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     1.611    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X87Y14         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.851     1.806    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X87Y14         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.392     1.414    
    SLICE_X87Y14         FDRE (Hold_fdre_C_D)         0.078     1.492    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.585     1.415    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X87Y12         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y12         FDRE (Prop_fdre_C_Q)         0.141     1.556 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     1.612    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X87Y12         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.852     1.807    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X87Y12         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.392     1.415    
    SLICE_X87Y12         FDRE (Hold_fdre_C_D)         0.076     1.491    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.584     1.414    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X87Y14         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y14         FDRE (Prop_fdre_C_Q)         0.141     1.555 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     1.611    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X87Y14         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.851     1.806    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X87Y14         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.392     1.414    
    SLICE_X87Y14         FDRE (Hold_fdre_C_D)         0.076     1.490    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.585     1.415    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X87Y12         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y12         FDRE (Prop_fdre_C_Q)         0.141     1.556 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     1.612    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X87Y12         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.852     1.807    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X87Y12         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.392     1.415    
    SLICE_X87Y12         FDRE (Hold_fdre_C_D)         0.075     1.490    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.580     1.410    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X75Y17         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y17         FDRE (Prop_fdre_C_Q)         0.141     1.551 r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.607    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X75Y17         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.845     1.800    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X75Y17         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.390     1.410    
    SLICE_X75Y17         FDRE (Hold_fdre_C_D)         0.075     1.485    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.572     1.402    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X57Y20         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.141     1.543 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/Q
                         net (fo=1, routed)           0.056     1.599    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][11]
    SLICE_X57Y20         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.839     1.794    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X57Y20         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                         clock pessimism             -0.392     1.402    
    SLICE_X57Y20         FDRE (Hold_fdre_C_D)         0.075     1.477    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.578     1.408    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X61Y16         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.141     1.549 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.605    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X61Y16         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.844     1.799    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X61Y16         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.391     1.408    
    SLICE_X61Y16         FDRE (Hold_fdre_C_D)         0.075     1.483    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.584     1.414    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X87Y14         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y14         FDRE (Prop_fdre_C_Q)         0.141     1.555 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056     1.611    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X87Y14         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.851     1.806    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X87Y14         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.392     1.414    
    SLICE_X87Y14         FDRE (Hold_fdre_C_D)         0.075     1.489    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TCK
Waveform(ns):       { 0.000 7.576 }
Period(ns):         15.152
Sources:            { u_BSCANE2/TCK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.152      12.576     RAMB36_X4Y3    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.152      12.576     RAMB36_X3Y3    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.152      12.576     RAMB18_X4Y8    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.152      12.997     BUFGCTRL_X0Y0  TCK_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X74Y19   u_jtag_mac/act_rd_len_sft_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X69Y19   u_jtag_mac/act_rd_len_sft_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X69Y19   u_jtag_mac/act_rd_len_sft_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X69Y19   u_jtag_mac/act_rd_len_sft_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X69Y19   u_jtag_mac/act_rd_len_sft_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X67Y19   u_jtag_mac/act_rd_len_sft_reg[6]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X66Y18   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X66Y18   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X92Y18   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X66Y18   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X66Y18   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X92Y18   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X62Y21   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X62Y21   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X69Y19   u_jtag_mac/act_rd_len_sft_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X69Y19   u_jtag_mac/act_rd_len_sft_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X92Y18   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X92Y18   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X62Y21   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X62Y21   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X66Y18   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X66Y18   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X66Y18   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X66Y18   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X74Y17   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X74Y17   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       29.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.854ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.287ns  (logic 2.257ns (24.304%)  route 7.030ns (75.696%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.722    -0.890    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X89Y21         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.434 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]/Q
                         net (fo=4, routed)           1.253     0.820    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]
    SLICE_X87Y20         LUT4 (Prop_lut4_I2_O)        0.124     0.944 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8/O
                         net (fo=1, routed)           0.797     1.741    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8_n_0
    SLICE_X87Y19         LUT5 (Prop_lut5_I2_O)        0.124     1.865 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.616     2.480    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5_n_0
    SLICE_X88Y19         LUT2 (Prop_lut2_I1_O)        0.124     2.604 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.604    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X88Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.136 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.136    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X88Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.449 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/O[3]
                         net (fo=1, routed)           0.805     4.255    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[7]
    SLICE_X87Y20         LUT4 (Prop_lut4_I2_O)        0.306     4.561 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_2/O
                         net (fo=2, routed)           0.838     5.398    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_2_n_0
    SLICE_X87Y20         LUT5 (Prop_lut5_I1_O)        0.124     5.522 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.159     6.681    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/wr_addr_reg[3]
    SLICE_X85Y19         LUT3 (Prop_lut3_I1_O)        0.154     6.835 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=44, routed)          1.562     8.397    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/WE
    SLICE_X86Y23         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.545    38.472    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/WCLK
    SLICE_X86Y23         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.613    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X86Y23         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.736    38.251    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         38.251    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                 29.854    

Slack (MET) :             29.854ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.287ns  (logic 2.257ns (24.304%)  route 7.030ns (75.696%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.722    -0.890    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X89Y21         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.434 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]/Q
                         net (fo=4, routed)           1.253     0.820    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]
    SLICE_X87Y20         LUT4 (Prop_lut4_I2_O)        0.124     0.944 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8/O
                         net (fo=1, routed)           0.797     1.741    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8_n_0
    SLICE_X87Y19         LUT5 (Prop_lut5_I2_O)        0.124     1.865 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.616     2.480    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5_n_0
    SLICE_X88Y19         LUT2 (Prop_lut2_I1_O)        0.124     2.604 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.604    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X88Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.136 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.136    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X88Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.449 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/O[3]
                         net (fo=1, routed)           0.805     4.255    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[7]
    SLICE_X87Y20         LUT4 (Prop_lut4_I2_O)        0.306     4.561 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_2/O
                         net (fo=2, routed)           0.838     5.398    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_2_n_0
    SLICE_X87Y20         LUT5 (Prop_lut5_I1_O)        0.124     5.522 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.159     6.681    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/wr_addr_reg[3]
    SLICE_X85Y19         LUT3 (Prop_lut3_I1_O)        0.154     6.835 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=44, routed)          1.562     8.397    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/WE
    SLICE_X86Y23         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.545    38.472    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/WCLK
    SLICE_X86Y23         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.613    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X86Y23         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.736    38.251    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         38.251    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                 29.854    

Slack (MET) :             29.854ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.287ns  (logic 2.257ns (24.304%)  route 7.030ns (75.696%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.722    -0.890    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X89Y21         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.434 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]/Q
                         net (fo=4, routed)           1.253     0.820    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]
    SLICE_X87Y20         LUT4 (Prop_lut4_I2_O)        0.124     0.944 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8/O
                         net (fo=1, routed)           0.797     1.741    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8_n_0
    SLICE_X87Y19         LUT5 (Prop_lut5_I2_O)        0.124     1.865 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.616     2.480    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5_n_0
    SLICE_X88Y19         LUT2 (Prop_lut2_I1_O)        0.124     2.604 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.604    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X88Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.136 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.136    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X88Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.449 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/O[3]
                         net (fo=1, routed)           0.805     4.255    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[7]
    SLICE_X87Y20         LUT4 (Prop_lut4_I2_O)        0.306     4.561 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_2/O
                         net (fo=2, routed)           0.838     5.398    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_2_n_0
    SLICE_X87Y20         LUT5 (Prop_lut5_I1_O)        0.124     5.522 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.159     6.681    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/wr_addr_reg[3]
    SLICE_X85Y19         LUT3 (Prop_lut3_I1_O)        0.154     6.835 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=44, routed)          1.562     8.397    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/WE
    SLICE_X86Y23         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.545    38.472    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/WCLK
    SLICE_X86Y23         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMB/CLK
                         clock pessimism              0.613    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X86Y23         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.736    38.251    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         38.251    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                 29.854    

Slack (MET) :             29.854ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.287ns  (logic 2.257ns (24.304%)  route 7.030ns (75.696%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.722    -0.890    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X89Y21         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.434 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]/Q
                         net (fo=4, routed)           1.253     0.820    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]
    SLICE_X87Y20         LUT4 (Prop_lut4_I2_O)        0.124     0.944 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8/O
                         net (fo=1, routed)           0.797     1.741    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8_n_0
    SLICE_X87Y19         LUT5 (Prop_lut5_I2_O)        0.124     1.865 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.616     2.480    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5_n_0
    SLICE_X88Y19         LUT2 (Prop_lut2_I1_O)        0.124     2.604 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.604    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X88Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.136 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.136    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X88Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.449 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/O[3]
                         net (fo=1, routed)           0.805     4.255    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[7]
    SLICE_X87Y20         LUT4 (Prop_lut4_I2_O)        0.306     4.561 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_2/O
                         net (fo=2, routed)           0.838     5.398    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_2_n_0
    SLICE_X87Y20         LUT5 (Prop_lut5_I1_O)        0.124     5.522 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.159     6.681    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/wr_addr_reg[3]
    SLICE_X85Y19         LUT3 (Prop_lut3_I1_O)        0.154     6.835 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=44, routed)          1.562     8.397    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/WE
    SLICE_X86Y23         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.545    38.472    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/WCLK
    SLICE_X86Y23         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism              0.613    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X86Y23         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.736    38.251    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         38.251    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                 29.854    

Slack (MET) :             29.854ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.287ns  (logic 2.257ns (24.304%)  route 7.030ns (75.696%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.722    -0.890    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X89Y21         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.434 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]/Q
                         net (fo=4, routed)           1.253     0.820    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]
    SLICE_X87Y20         LUT4 (Prop_lut4_I2_O)        0.124     0.944 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8/O
                         net (fo=1, routed)           0.797     1.741    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8_n_0
    SLICE_X87Y19         LUT5 (Prop_lut5_I2_O)        0.124     1.865 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.616     2.480    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5_n_0
    SLICE_X88Y19         LUT2 (Prop_lut2_I1_O)        0.124     2.604 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.604    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X88Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.136 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.136    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X88Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.449 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/O[3]
                         net (fo=1, routed)           0.805     4.255    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[7]
    SLICE_X87Y20         LUT4 (Prop_lut4_I2_O)        0.306     4.561 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_2/O
                         net (fo=2, routed)           0.838     5.398    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_2_n_0
    SLICE_X87Y20         LUT5 (Prop_lut5_I1_O)        0.124     5.522 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.159     6.681    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/wr_addr_reg[3]
    SLICE_X85Y19         LUT3 (Prop_lut3_I1_O)        0.154     6.835 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=44, routed)          1.562     8.397    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/WE
    SLICE_X86Y23         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.545    38.472    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/WCLK
    SLICE_X86Y23         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMC/CLK
                         clock pessimism              0.613    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X86Y23         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.736    38.251    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         38.251    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                 29.854    

Slack (MET) :             29.854ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.287ns  (logic 2.257ns (24.304%)  route 7.030ns (75.696%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.722    -0.890    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X89Y21         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.434 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]/Q
                         net (fo=4, routed)           1.253     0.820    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]
    SLICE_X87Y20         LUT4 (Prop_lut4_I2_O)        0.124     0.944 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8/O
                         net (fo=1, routed)           0.797     1.741    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8_n_0
    SLICE_X87Y19         LUT5 (Prop_lut5_I2_O)        0.124     1.865 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.616     2.480    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5_n_0
    SLICE_X88Y19         LUT2 (Prop_lut2_I1_O)        0.124     2.604 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.604    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X88Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.136 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.136    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X88Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.449 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/O[3]
                         net (fo=1, routed)           0.805     4.255    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[7]
    SLICE_X87Y20         LUT4 (Prop_lut4_I2_O)        0.306     4.561 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_2/O
                         net (fo=2, routed)           0.838     5.398    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_2_n_0
    SLICE_X87Y20         LUT5 (Prop_lut5_I1_O)        0.124     5.522 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.159     6.681    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/wr_addr_reg[3]
    SLICE_X85Y19         LUT3 (Prop_lut3_I1_O)        0.154     6.835 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=44, routed)          1.562     8.397    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/WE
    SLICE_X86Y23         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.545    38.472    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/WCLK
    SLICE_X86Y23         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism              0.613    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X86Y23         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.736    38.251    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         38.251    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                 29.854    

Slack (MET) :             29.854ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.287ns  (logic 2.257ns (24.304%)  route 7.030ns (75.696%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.722    -0.890    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X89Y21         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.434 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]/Q
                         net (fo=4, routed)           1.253     0.820    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]
    SLICE_X87Y20         LUT4 (Prop_lut4_I2_O)        0.124     0.944 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8/O
                         net (fo=1, routed)           0.797     1.741    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8_n_0
    SLICE_X87Y19         LUT5 (Prop_lut5_I2_O)        0.124     1.865 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.616     2.480    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5_n_0
    SLICE_X88Y19         LUT2 (Prop_lut2_I1_O)        0.124     2.604 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.604    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X88Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.136 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.136    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X88Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.449 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/O[3]
                         net (fo=1, routed)           0.805     4.255    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[7]
    SLICE_X87Y20         LUT4 (Prop_lut4_I2_O)        0.306     4.561 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_2/O
                         net (fo=2, routed)           0.838     5.398    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_2_n_0
    SLICE_X87Y20         LUT5 (Prop_lut5_I1_O)        0.124     5.522 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.159     6.681    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/wr_addr_reg[3]
    SLICE_X85Y19         LUT3 (Prop_lut3_I1_O)        0.154     6.835 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=44, routed)          1.562     8.397    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/WE
    SLICE_X86Y23         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.545    38.472    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/WCLK
    SLICE_X86Y23         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMD/CLK
                         clock pessimism              0.613    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X86Y23         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.736    38.251    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         38.251    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                 29.854    

Slack (MET) :             29.854ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.287ns  (logic 2.257ns (24.304%)  route 7.030ns (75.696%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.722    -0.890    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X89Y21         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.434 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]/Q
                         net (fo=4, routed)           1.253     0.820    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]
    SLICE_X87Y20         LUT4 (Prop_lut4_I2_O)        0.124     0.944 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8/O
                         net (fo=1, routed)           0.797     1.741    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8_n_0
    SLICE_X87Y19         LUT5 (Prop_lut5_I2_O)        0.124     1.865 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.616     2.480    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5_n_0
    SLICE_X88Y19         LUT2 (Prop_lut2_I1_O)        0.124     2.604 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.604    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X88Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.136 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.136    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X88Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.449 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/O[3]
                         net (fo=1, routed)           0.805     4.255    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[7]
    SLICE_X87Y20         LUT4 (Prop_lut4_I2_O)        0.306     4.561 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_2/O
                         net (fo=2, routed)           0.838     5.398    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_2_n_0
    SLICE_X87Y20         LUT5 (Prop_lut5_I1_O)        0.124     5.522 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.159     6.681    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/wr_addr_reg[3]
    SLICE_X85Y19         LUT3 (Prop_lut3_I1_O)        0.154     6.835 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=44, routed)          1.562     8.397    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/WE
    SLICE_X86Y23         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.545    38.472    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/WCLK
    SLICE_X86Y23         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism              0.613    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X86Y23         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.736    38.251    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         38.251    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                 29.854    

Slack (MET) :             29.992ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.147ns  (logic 2.257ns (24.676%)  route 6.890ns (75.324%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.470 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.722    -0.890    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X89Y21         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.434 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]/Q
                         net (fo=4, routed)           1.253     0.820    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]
    SLICE_X87Y20         LUT4 (Prop_lut4_I2_O)        0.124     0.944 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8/O
                         net (fo=1, routed)           0.797     1.741    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8_n_0
    SLICE_X87Y19         LUT5 (Prop_lut5_I2_O)        0.124     1.865 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.616     2.480    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5_n_0
    SLICE_X88Y19         LUT2 (Prop_lut2_I1_O)        0.124     2.604 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.604    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X88Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.136 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.136    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X88Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.449 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/O[3]
                         net (fo=1, routed)           0.805     4.255    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[7]
    SLICE_X87Y20         LUT4 (Prop_lut4_I2_O)        0.306     4.561 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_2/O
                         net (fo=2, routed)           0.838     5.398    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_2_n_0
    SLICE_X87Y20         LUT5 (Prop_lut5_I1_O)        0.124     5.522 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.159     6.681    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/wr_addr_reg[3]
    SLICE_X85Y19         LUT3 (Prop_lut3_I1_O)        0.154     6.835 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=44, routed)          1.422     8.257    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WE
    SLICE_X86Y24         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.543    38.470    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X86Y24         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.613    39.082    
                         clock uncertainty           -0.098    38.985    
    SLICE_X86Y24         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.736    38.249    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         38.249    
                         arrival time                          -8.257    
  -------------------------------------------------------------------
                         slack                                 29.992    

Slack (MET) :             29.992ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.147ns  (logic 2.257ns (24.676%)  route 6.890ns (75.324%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.470 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.722    -0.890    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/CLK
    SLICE_X89Y21         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.434 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]/Q
                         net (fo=4, routed)           1.253     0.820    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_reg[9]
    SLICE_X87Y20         LUT4 (Prop_lut4_I2_O)        0.124     0.944 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8/O
                         net (fo=1, routed)           0.797     1.741    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_8_n_0
    SLICE_X87Y19         LUT5 (Prop_lut5_I2_O)        0.124     1.865 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.616     2.480    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5_n_0
    SLICE_X88Y19         LUT2 (Prop_lut2_I1_O)        0.124     2.604 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.604    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X88Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.136 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.136    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X88Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.449 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/O[3]
                         net (fo=1, routed)           0.805     4.255    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[7]
    SLICE_X87Y20         LUT4 (Prop_lut4_I2_O)        0.306     4.561 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_2/O
                         net (fo=2, routed)           0.838     5.398    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_2_n_0
    SLICE_X87Y20         LUT5 (Prop_lut5_I1_O)        0.124     5.522 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=35, routed)          1.159     6.681    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/wr_addr_reg[3]
    SLICE_X85Y19         LUT3 (Prop_lut3_I1_O)        0.154     6.835 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=44, routed)          1.422     8.257    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WE
    SLICE_X86Y24         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         1.543    38.470    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X86Y24         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.613    39.082    
                         clock uncertainty           -0.098    38.985    
    SLICE_X86Y24         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.736    38.249    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         38.249    
                         arrival time                          -8.257    
  -------------------------------------------------------------------
                         slack                                 29.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.573    -0.606    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/CLK
    SLICE_X67Y22         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/Q
                         net (fo=16, routed)          0.241    -0.224    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD0
    SLICE_X66Y22         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.838    -0.847    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X66Y22         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.254    -0.593    
    SLICE_X66Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.283    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.573    -0.606    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/CLK
    SLICE_X67Y22         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/Q
                         net (fo=16, routed)          0.241    -0.224    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD0
    SLICE_X66Y22         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.838    -0.847    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X66Y22         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.254    -0.593    
    SLICE_X66Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.283    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.573    -0.606    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/CLK
    SLICE_X67Y22         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/Q
                         net (fo=16, routed)          0.241    -0.224    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD0
    SLICE_X66Y22         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.838    -0.847    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X66Y22         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.254    -0.593    
    SLICE_X66Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.283    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.573    -0.606    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/CLK
    SLICE_X67Y22         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/Q
                         net (fo=16, routed)          0.241    -0.224    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD0
    SLICE_X66Y22         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.838    -0.847    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X66Y22         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.254    -0.593    
    SLICE_X66Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.283    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.573    -0.606    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/CLK
    SLICE_X67Y22         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/Q
                         net (fo=16, routed)          0.241    -0.224    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD0
    SLICE_X66Y22         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.838    -0.847    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X66Y22         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.254    -0.593    
    SLICE_X66Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.283    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.573    -0.606    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/CLK
    SLICE_X67Y22         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/Q
                         net (fo=16, routed)          0.241    -0.224    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD0
    SLICE_X66Y22         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.838    -0.847    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X66Y22         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.254    -0.593    
    SLICE_X66Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.283    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.573    -0.606    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/CLK
    SLICE_X67Y22         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/Q
                         net (fo=16, routed)          0.241    -0.224    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD0
    SLICE_X66Y22         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.838    -0.847    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X66Y22         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.254    -0.593    
    SLICE_X66Y22         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.283    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.573    -0.606    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/CLK
    SLICE_X67Y22         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/Q
                         net (fo=16, routed)          0.241    -0.224    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD0
    SLICE_X66Y22         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.838    -0.847    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X66Y22         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.254    -0.593    
    SLICE_X66Y22         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.283    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.360%)  route 0.170ns (54.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.574    -0.605    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X55Y17         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[4]/Q
                         net (fo=3, routed)           0.170    -0.294    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]
    RAMB36_X3Y3          RAMB36E1                                     r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.881    -0.803    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y3          RAMB36E1                                     r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.549    
    RAMB36_X3Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.366    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.965%)  route 0.287ns (67.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.575    -0.604    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/CLK
    SLICE_X85Y23         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/Q
                         net (fo=48, routed)          0.287    -0.176    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD0
    SLICE_X86Y24         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=496, routed)         0.840    -0.845    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X86Y24         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.273    -0.572    
    SLICE_X86Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.262    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y3      u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y3      u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X4Y8      u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    u_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X84Y19     u_jtag_mac/simcycle_rd_en_d1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X55Y18     u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X55Y18     u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X55Y20     u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X55Y18     u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y21     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_24_29/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y21     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_24_29/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y21     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_24_29/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y21     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_24_29/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y23     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y23     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y23     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y23     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y23     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y23     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y21     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_24_29/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y21     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y20     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y20     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y20     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y20     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y20     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y20     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y20     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X86Y20     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



