/* Generated by Yosys 0.47+204 (git sha1 b66897e9b, clang++ 18.1.8 -fPIC -O3) */

module \controller.aiger (send2, ant_1, ant_2, receive2, receive1, p, q, r, cons_1, cons_2, send1);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  input ant_1;
  wire ant_1;
  input ant_2;
  wire ant_2;
  output cons_1;
  wire cons_1;
  output cons_2;
  wire cons_2;
  output p;
  wire p;
  output q;
  wire q;
  output r;
  wire r;
  output receive1;
  wire receive1;
  output receive2;
  wire receive2;
  input send1;
  wire send1;
  input send2;
  wire send2;
  assign _00_ = ant_2 & _05_;
  assign _01_ = _10_ & _00_;
  assign _03_ = _14_ & _00_;
  assign _07_ = _13_ & _16_;
  assign _08_ = _02_ & _04_;
  assign _09_ = _07_ & _08_;
  assign _10_ = send2 & ant_1;
  assign _11_ = ant_2 & send1;
  assign _12_ = _10_ & _11_;
  assign _14_ = _06_ & ant_1;
  assign _15_ = _14_ & _11_;
  assign _05_ = ~send1;
  assign _02_ = ~_01_;
  assign _04_ = ~_03_;
  assign _06_ = ~send2;
  assign cons_1 = ~_09_;
  assign _13_ = ~_12_;
  assign _16_ = ~_15_;
  assign r = cons_1;
  assign q = 1'h0;
  assign p = cons_1;
  assign receive1 = send2;
  assign receive2 = send1;
  assign cons_2 = cons_1;
endmodule
