Analysis & Synthesis report for dinoGame
Sun Dec 03 22:57:01 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. User-Specified and Inferred Latches
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for scorekeeper:scorekeeper|scoreMemory:sm|altsyncram:altsyncram_component|altsyncram_4dm1:auto_generated
 16. Source assignments for scorekeeper:scorekeeper|HSMemory:hsm|altsyncram:altsyncram_component|altsyncram_h9m1:auto_generated
 17. Source assignments for part2:part2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated
 18. Source assignments for part2:part2|loseScreen:ls|altsyncram:altsyncram_component|altsyncram_brg1:auto_generated
 19. Source assignments for part2:part2|menuScreen:ms|altsyncram:altsyncram_component|altsyncram_drg1:auto_generated
 20. Source assignments for part2:part2|background:bg|altsyncram:altsyncram_component|altsyncram_dmg1:auto_generated
 21. Source assignments for DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 22. Source assignments for DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 23. Source assignments for DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 24. Source assignments for DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 25. Parameter Settings for User Entity Instance: Top-level Entity: |dinogame
 26. Parameter Settings for User Entity Instance: FSM:FSM
 27. Parameter Settings for User Entity Instance: FSM:FSM|KBDatapath:KBDatapath
 28. Parameter Settings for User Entity Instance: FSM:FSM|keyboard:keyboard
 29. Parameter Settings for User Entity Instance: scorekeeper:scorekeeper
 30. Parameter Settings for User Entity Instance: scorekeeper:scorekeeper|scoreMemory:sm|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: scorekeeper:scorekeeper|HSMemory:hsm|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: part2:part2|vga_adapter:VGA
 33. Parameter Settings for User Entity Instance: part2:part2|vga_adapter:VGA|vga_address_translator:user_input_translator
 34. Parameter Settings for User Entity Instance: part2:part2|vga_adapter:VGA|altsyncram:VideoMemory
 35. Parameter Settings for User Entity Instance: part2:part2|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 36. Parameter Settings for User Entity Instance: part2:part2|vga_adapter:VGA|vga_controller:controller
 37. Parameter Settings for User Entity Instance: part2:part2|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 38. Parameter Settings for User Entity Instance: part2:part2|loseScreen:ls|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: part2:part2|menuScreen:ms|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: part2:part2|background:bg|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 42. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 43. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 44. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 45. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 46. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 47. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 48. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 49. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 50. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 51. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 52. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component
 53. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|avconf:avc
 54. altsyncram Parameter Settings by Entity Instance
 55. altpll Parameter Settings by Entity Instance
 56. scfifo Parameter Settings by Entity Instance
 57. Port Connectivity Checks: "DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0"
 58. Port Connectivity Checks: "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock"
 59. Port Connectivity Checks: "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
 60. Port Connectivity Checks: "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
 61. Port Connectivity Checks: "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller"
 62. Port Connectivity Checks: "DE1_SoC_Audio_Example:aud"
 63. Port Connectivity Checks: "part2:part2|background:bg"
 64. Port Connectivity Checks: "part2:part2|menuScreen:ms"
 65. Port Connectivity Checks: "part2:part2|loseScreen:ls"
 66. Port Connectivity Checks: "part2:part2|vga_adapter:VGA|vga_controller:controller"
 67. Port Connectivity Checks: "scorekeeper:scorekeeper"
 68. Port Connectivity Checks: "FSM:FSM"
 69. Post-Synthesis Netlist Statistics for Top Partition
 70. Elapsed Time Per Partition
 71. Analysis & Synthesis Messages
 72. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Dec 03 22:57:01 2023           ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                   ; dinoGame                                        ;
; Top-level Entity Name           ; dinogame                                        ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A until Partition Merge                       ;
; Total registers                 ; N/A until Partition Merge                       ;
; Total pins                      ; N/A until Partition Merge                       ;
; Total virtual pins              ; N/A until Partition Merge                       ;
; Total block memory bits         ; N/A until Partition Merge                       ;
; Total DSP Blocks                ; N/A until Partition Merge                       ;
; Total HSSI RX PCSs              ; N/A until Partition Merge                       ;
; Total HSSI PMA RX Deserializers ; N/A until Partition Merge                       ;
; Total HSSI TX PCSs              ; N/A until Partition Merge                       ;
; Total HSSI PMA TX Serializers   ; N/A until Partition Merge                       ;
; Total PLLs                      ; N/A until Partition Merge                       ;
; Total DLLs                      ; N/A until Partition Merge                       ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; dinogame           ; dinoGame           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                              ;
+----------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                              ; Library ;
+----------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+
; part2.v                                            ; yes             ; User Verilog HDL File                  ; C:/DESL/game/game/game/part2.v                                            ;         ;
; menuScreen.mif                                     ; yes             ; User Memory Initialization File        ; C:/DESL/game/game/game/menuScreen.mif                                     ;         ;
; loseScreen.mif                                     ; yes             ; User Memory Initialization File        ; C:/DESL/game/game/game/loseScreen.mif                                     ;         ;
; avconf/I2C_Controller.v                            ; yes             ; User Verilog HDL File                  ; C:/DESL/game/game/game/avconf/I2C_Controller.v                            ;         ;
; avconf/avconf.v                                    ; yes             ; User Verilog HDL File                  ; C:/DESL/game/game/game/avconf/avconf.v                                    ;         ;
; DE1_SoC_Audio_Example.v                            ; yes             ; User Verilog HDL File                  ; C:/DESL/game/game/game/DE1_SoC_Audio_Example.v                            ;         ;
; vga_pll.v                                          ; yes             ; User Wizard-Generated File             ; C:/DESL/game/game/game/vga_pll.v                                          ;         ;
; vga_controller.v                                   ; yes             ; User Verilog HDL File                  ; C:/DESL/game/game/game/vga_controller.v                                   ;         ;
; vga_address_translator.v                           ; yes             ; User Verilog HDL File                  ; C:/DESL/game/game/game/vga_address_translator.v                           ;         ;
; vga_adapter.v                                      ; yes             ; User Verilog HDL File                  ; C:/DESL/game/game/game/vga_adapter.v                                      ;         ;
; scoreMemory.v                                      ; yes             ; User Wizard-Generated File             ; C:/DESL/game/game/game/scoreMemory.v                                      ;         ;
; scorekeeper.v                                      ; yes             ; User Verilog HDL File                  ; C:/DESL/game/game/game/scorekeeper.v                                      ;         ;
; PS2.v                                              ; yes             ; User Verilog HDL File                  ; C:/DESL/game/game/game/PS2.v                                              ;         ;
; keyboard.v                                         ; yes             ; User Verilog HDL File                  ; C:/DESL/game/game/game/keyboard.v                                         ;         ;
; HSMemory.v                                         ; yes             ; User Wizard-Generated File             ; C:/DESL/game/game/game/HSMemory.v                                         ;         ;
; Hexadecimal_To_Seven_Segment.v                     ; yes             ; User Verilog HDL File                  ; C:/DESL/game/game/game/Hexadecimal_To_Seven_Segment.v                     ;         ;
; FSM.v                                              ; yes             ; User Verilog HDL File                  ; C:/DESL/game/game/game/FSM.v                                              ;         ;
; dinogame.v                                         ; yes             ; User Verilog HDL File                  ; C:/DESL/game/game/game/dinogame.v                                         ;         ;
; Audio_Controller/Audio_Controller.v                ; yes             ; User Verilog HDL File                  ; C:/DESL/game/game/game/Audio_Controller/Audio_Controller.v                ;         ;
; Audio_Controller/Audio_Clock.v                     ; yes             ; User Wizard-Generated File             ; C:/DESL/game/game/game/Audio_Controller/Audio_Clock.v                     ;         ;
; Audio_Controller/Altera_UP_SYNC_FIFO.v             ; yes             ; User Verilog HDL File                  ; C:/DESL/game/game/game/Audio_Controller/Altera_UP_SYNC_FIFO.v             ;         ;
; Audio_Controller/Altera_UP_Clock_Edge.v            ; yes             ; User Verilog HDL File                  ; C:/DESL/game/game/game/Audio_Controller/Altera_UP_Clock_Edge.v            ;         ;
; Audio_Controller/Altera_UP_Audio_Out_Serializer.v  ; yes             ; User Verilog HDL File                  ; C:/DESL/game/game/game/Audio_Controller/Altera_UP_Audio_Out_Serializer.v  ;         ;
; Audio_Controller/Altera_UP_Audio_In_Deserializer.v ; yes             ; User Verilog HDL File                  ; C:/DESL/game/game/game/Audio_Controller/Altera_UP_Audio_In_Deserializer.v ;         ;
; Audio_Controller/Altera_UP_Audio_Bit_Counter.v     ; yes             ; User Verilog HDL File                  ; C:/DESL/game/game/game/Audio_Controller/Altera_UP_Audio_Bit_Counter.v     ;         ;
; loseScreen.v                                       ; yes             ; User Wizard-Generated File             ; C:/DESL/game/game/game/loseScreen.v                                       ;         ;
; menuScreen.v                                       ; yes             ; User Wizard-Generated File             ; C:/DESL/game/game/game/menuScreen.v                                       ;         ;
; background.v                                       ; yes             ; User Wizard-Generated File             ; C:/DESL/game/game/game/background.v                                       ;         ;
; altsyncram.tdf                                     ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc                              ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                                        ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                                     ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal180.inc                                     ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/aglobal180.inc          ;         ;
; a_rdenreg.inc                                      ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                                         ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                                         ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                                       ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_4dm1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/DESL/game/game/game/db/altsyncram_4dm1.tdf                             ;         ;
; db/altsyncram_h9m1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/DESL/game/game/game/db/altsyncram_h9m1.tdf                             ;         ;
; db/altsyncram_m6m1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/DESL/game/game/game/db/altsyncram_m6m1.tdf                             ;         ;
; db/decode_7la.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/DESL/game/game/game/db/decode_7la.tdf                                  ;         ;
; db/decode_01a.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/DESL/game/game/game/db/decode_01a.tdf                                  ;         ;
; db/mux_ifb.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/DESL/game/game/game/db/mux_ifb.tdf                                     ;         ;
; altpll.tdf                                         ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; stratix_pll.inc                                    ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                                  ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                                  ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/altpll_80u.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/DESL/game/game/game/db/altpll_80u.tdf                                  ;         ;
; db/altsyncram_brg1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/DESL/game/game/game/db/altsyncram_brg1.tdf                             ;         ;
; db/altsyncram_drg1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/DESL/game/game/game/db/altsyncram_drg1.tdf                             ;         ;
; db/altsyncram_dmg1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/DESL/game/game/game/db/altsyncram_dmg1.tdf                             ;         ;
; background.mif                                     ; yes             ; Auto-Found Memory Initialization File  ; C:/DESL/game/game/game/background.mif                                     ;         ;
; scfifo.tdf                                         ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf              ;         ;
; a_regfifo.inc                                      ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/a_regfifo.inc           ;         ;
; a_dpfifo.inc                                       ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/a_dpfifo.inc            ;         ;
; a_i2fifo.inc                                       ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/a_i2fifo.inc            ;         ;
; a_fffifo.inc                                       ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/a_fffifo.inc            ;         ;
; a_f2fifo.inc                                       ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/a_f2fifo.inc            ;         ;
; db/scfifo_7ba1.tdf                                 ; yes             ; Auto-Generated Megafunction            ; C:/DESL/game/game/game/db/scfifo_7ba1.tdf                                 ;         ;
; db/a_dpfifo_q2a1.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/DESL/game/game/game/db/a_dpfifo_q2a1.tdf                               ;         ;
; db/altsyncram_n3i1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/DESL/game/game/game/db/altsyncram_n3i1.tdf                             ;         ;
; db/cmpr_6l8.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/DESL/game/game/game/db/cmpr_6l8.tdf                                    ;         ;
; db/cntr_h2b.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/DESL/game/game/game/db/cntr_h2b.tdf                                    ;         ;
; db/cntr_u27.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/DESL/game/game/game/db/cntr_u27.tdf                                    ;         ;
; db/cntr_i2b.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/DESL/game/game/game/db/cntr_i2b.tdf                                    ;         ;
; db/audio_clock_altpll.v                            ; yes             ; Auto-Generated Megafunction            ; C:/DESL/game/game/game/db/audio_clock_altpll.v                            ;         ;
+----------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimate of Logic utilization (ALMs needed) ; 740      ;
;                                             ;          ;
; Combinational ALUT usage for logic          ; 1265     ;
;     -- 7 input functions                    ; 2        ;
;     -- 6 input functions                    ; 194      ;
;     -- 5 input functions                    ; 200      ;
;     -- 4 input functions                    ; 198      ;
;     -- <=3 input functions                  ; 671      ;
;                                             ;          ;
; Dedicated logic registers                   ; 738      ;
;                                             ;          ;
; I/O pins                                    ; 0        ;
; Total MLAB memory bits                      ; 0        ;
; Total block memory bits                     ; 255008   ;
;                                             ;          ;
; Total DSP Blocks                            ; 1        ;
;                                             ;          ;
; Total PLLs                                  ; 2        ;
;     -- PLLs                                 ; 2        ;
;                                             ;          ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 880      ;
; Total fan-out                               ; 10507    ;
; Average fan-out                             ; 4.39     ;
+---------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; Compilation Hierarchy Node                                       ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                  ; Entity Name                     ; Library Name ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; |dinogame                                                        ; 1265 (73)           ; 738 (0)                   ; 255008            ; 1          ; 0    ; 0            ; |dinogame                                                                                                                                                                                                                                                            ; dinogame                        ; work         ;
;    |DE1_SoC_Audio_Example:aud|                                   ; 441 (77)            ; 319 (22)                  ; 16384             ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud                                                                                                                                                                                                                                  ; DE1_SoC_Audio_Example           ; work         ;
;       |Audio_Controller:Audio_Controller|                        ; 267 (4)             ; 222 (4)                   ; 16384             ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller                                                                                                                                                                                                ; Audio_Controller                ; work         ;
;          |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer| ; 109 (5)             ; 108 (36)                  ; 8192              ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                          ; Altera_UP_Audio_In_Deserializer ; work         ;
;             |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|  ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                        ; Altera_UP_Audio_Bit_Counter     ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|     ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                               ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                      ; 48 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                          ; a_dpfifo_q2a1                   ; work         ;
;                         |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram  ; altsyncram_n3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                        ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|    ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                   ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                              ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                      ; 47 (24)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                         ; a_dpfifo_q2a1                   ; work         ;
;                         |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ; altsyncram_n3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb     ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr         ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                        ; work         ;
;          |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 151 (55)            ; 104 (38)                  ; 8192              ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                            ; Altera_UP_Audio_Out_Serializer  ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                            ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                           ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                      ; 48 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                           ; a_dpfifo_q2a1                   ; work         ;
;                         |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram   ; altsyncram_n3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb       ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr           ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter    ; cntr_u27                        ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                               ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                      ; 48 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                          ; a_dpfifo_q2a1                   ; work         ;
;                         |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram  ; altsyncram_n3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                        ; work         ;
;          |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge            ; work         ;
;          |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                           ; Altera_UP_Clock_Edge            ; work         ;
;          |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge            ; work         ;
;          |Audio_Clock:Audio_Clock|                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock                                                                                                                                                                        ; Audio_Clock                     ; work         ;
;             |altpll:altpll_component|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component                                                                                                                                                ; altpll                          ; work         ;
;                |Audio_Clock_altpll:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated                                                                                                              ; Audio_Clock_altpll              ; work         ;
;       |avconf:avc|                                               ; 97 (53)             ; 75 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|avconf:avc                                                                                                                                                                                                                       ; avconf                          ; work         ;
;          |I2C_Controller:u0|                                     ; 44 (44)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |dinogame|DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0                                                                                                                                                                                                     ; I2C_Controller                  ; work         ;
;    |FSM:FSM|                                                     ; 226 (0)             ; 148 (0)                   ; 0                 ; 1          ; 0    ; 0            ; |dinogame|FSM:FSM                                                                                                                                                                                                                                                    ; FSM                             ; work         ;
;       |KBDatapath:KBDatapath|                                    ; 166 (166)           ; 111 (111)                 ; 0                 ; 1          ; 0    ; 0            ; |dinogame|FSM:FSM|KBDatapath:KBDatapath                                                                                                                                                                                                                              ; KBDatapath                      ; work         ;
;       |control:control|                                          ; 11 (11)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |dinogame|FSM:FSM|control:control                                                                                                                                                                                                                                    ; control                         ; work         ;
;       |keyboard:keyboard|                                        ; 49 (11)             ; 33 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |dinogame|FSM:FSM|keyboard:keyboard                                                                                                                                                                                                                                  ; keyboard                        ; work         ;
;          |PS2_Controller:PS2|                                    ; 38 (38)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |dinogame|FSM:FSM|keyboard:keyboard|PS2_Controller:PS2                                                                                                                                                                                                               ; PS2_Controller                  ; work         ;
;    |Hexadecimal_To_Seven_Segment:Segment0|                       ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |dinogame|Hexadecimal_To_Seven_Segment:Segment0                                                                                                                                                                                                                      ; Hexadecimal_To_Seven_Segment    ; work         ;
;    |Hexadecimal_To_Seven_Segment:Segment1|                       ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |dinogame|Hexadecimal_To_Seven_Segment:Segment1                                                                                                                                                                                                                      ; Hexadecimal_To_Seven_Segment    ; work         ;
;    |Hexadecimal_To_Seven_Segment:Segment2|                       ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |dinogame|Hexadecimal_To_Seven_Segment:Segment2                                                                                                                                                                                                                      ; Hexadecimal_To_Seven_Segment    ; work         ;
;    |Hexadecimal_To_Seven_Segment:Segment3|                       ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |dinogame|Hexadecimal_To_Seven_Segment:Segment3                                                                                                                                                                                                                      ; Hexadecimal_To_Seven_Segment    ; work         ;
;    |Hexadecimal_To_Seven_Segment:Segment4|                       ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |dinogame|Hexadecimal_To_Seven_Segment:Segment4                                                                                                                                                                                                                      ; Hexadecimal_To_Seven_Segment    ; work         ;
;    |Hexadecimal_To_Seven_Segment:Segment5|                       ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |dinogame|Hexadecimal_To_Seven_Segment:Segment5                                                                                                                                                                                                                      ; Hexadecimal_To_Seven_Segment    ; work         ;
;    |part2:part2|                                                 ; 304 (230)           ; 168 (132)                 ; 230400            ; 0          ; 0    ; 0            ; |dinogame|part2:part2                                                                                                                                                                                                                                                ; part2                           ; work         ;
;       |background:bg|                                            ; 3 (0)               ; 2 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |dinogame|part2:part2|background:bg                                                                                                                                                                                                                                  ; background                      ; work         ;
;          |altsyncram:altsyncram_component|                       ; 3 (0)               ; 2 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |dinogame|part2:part2|background:bg|altsyncram:altsyncram_component                                                                                                                                                                                                  ; altsyncram                      ; work         ;
;             |altsyncram_dmg1:auto_generated|                     ; 3 (0)               ; 2 (2)                     ; 57600             ; 0          ; 0    ; 0            ; |dinogame|part2:part2|background:bg|altsyncram:altsyncram_component|altsyncram_dmg1:auto_generated                                                                                                                                                                   ; altsyncram_dmg1                 ; work         ;
;                |decode_01a:rden_decode|                          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |dinogame|part2:part2|background:bg|altsyncram:altsyncram_component|altsyncram_dmg1:auto_generated|decode_01a:rden_decode                                                                                                                                            ; decode_01a                      ; work         ;
;       |loseScreen:ls|                                            ; 3 (0)               ; 2 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |dinogame|part2:part2|loseScreen:ls                                                                                                                                                                                                                                  ; loseScreen                      ; work         ;
;          |altsyncram:altsyncram_component|                       ; 3 (0)               ; 2 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |dinogame|part2:part2|loseScreen:ls|altsyncram:altsyncram_component                                                                                                                                                                                                  ; altsyncram                      ; work         ;
;             |altsyncram_brg1:auto_generated|                     ; 3 (0)               ; 2 (2)                     ; 57600             ; 0          ; 0    ; 0            ; |dinogame|part2:part2|loseScreen:ls|altsyncram:altsyncram_component|altsyncram_brg1:auto_generated                                                                                                                                                                   ; altsyncram_brg1                 ; work         ;
;                |decode_01a:rden_decode|                          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |dinogame|part2:part2|loseScreen:ls|altsyncram:altsyncram_component|altsyncram_brg1:auto_generated|decode_01a:rden_decode                                                                                                                                            ; decode_01a                      ; work         ;
;       |menuScreen:ms|                                            ; 3 (0)               ; 2 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |dinogame|part2:part2|menuScreen:ms                                                                                                                                                                                                                                  ; menuScreen                      ; work         ;
;          |altsyncram:altsyncram_component|                       ; 3 (0)               ; 2 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |dinogame|part2:part2|menuScreen:ms|altsyncram:altsyncram_component                                                                                                                                                                                                  ; altsyncram                      ; work         ;
;             |altsyncram_drg1:auto_generated|                     ; 3 (0)               ; 2 (2)                     ; 57600             ; 0          ; 0    ; 0            ; |dinogame|part2:part2|menuScreen:ms|altsyncram:altsyncram_component|altsyncram_drg1:auto_generated                                                                                                                                                                   ; altsyncram_drg1                 ; work         ;
;                |decode_01a:rden_decode|                          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |dinogame|part2:part2|menuScreen:ms|altsyncram:altsyncram_component|altsyncram_drg1:auto_generated|decode_01a:rden_decode                                                                                                                                            ; decode_01a                      ; work         ;
;       |vga_adapter:VGA|                                          ; 65 (2)              ; 30 (0)                    ; 57600             ; 0          ; 0    ; 0            ; |dinogame|part2:part2|vga_adapter:VGA                                                                                                                                                                                                                                ; vga_adapter                     ; work         ;
;          |altsyncram:VideoMemory|                                ; 9 (0)               ; 4 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |dinogame|part2:part2|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                                                                                                                         ; altsyncram                      ; work         ;
;             |altsyncram_m6m1:auto_generated|                     ; 9 (0)               ; 4 (4)                     ; 57600             ; 0          ; 0    ; 0            ; |dinogame|part2:part2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated                                                                                                                                                                          ; altsyncram_m6m1                 ; work         ;
;                |decode_01a:rden_decode_b|                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |dinogame|part2:part2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b                                                                                                                                                 ; decode_01a                      ; work         ;
;                |decode_7la:decode2|                              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |dinogame|part2:part2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2                                                                                                                                                       ; decode_7la                      ; work         ;
;                |mux_ifb:mux3|                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |dinogame|part2:part2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3                                                                                                                                                             ; mux_ifb                         ; work         ;
;          |vga_address_translator:user_input_translator|          ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |dinogame|part2:part2|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                                                                                                                                   ; vga_address_translator          ; work         ;
;          |vga_controller:controller|                             ; 42 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |dinogame|part2:part2|vga_adapter:VGA|vga_controller:controller                                                                                                                                                                                                      ; vga_controller                  ; work         ;
;             |vga_address_translator:controller_translator|       ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |dinogame|part2:part2|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                                                                                                                                         ; vga_address_translator          ; work         ;
;          |vga_pll:mypll|                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |dinogame|part2:part2|vga_adapter:VGA|vga_pll:mypll                                                                                                                                                                                                                  ; vga_pll                         ; work         ;
;             |altpll:altpll_component|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |dinogame|part2:part2|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                                                                                                                                          ; altpll                          ; work         ;
;                |altpll_80u:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |dinogame|part2:part2|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                                                                                                                                                ; altpll_80u                      ; work         ;
;    |scorekeeper:scorekeeper|                                     ; 141 (141)           ; 103 (103)                 ; 8224              ; 0          ; 0    ; 0            ; |dinogame|scorekeeper:scorekeeper                                                                                                                                                                                                                                    ; scorekeeper                     ; work         ;
;       |HSMemory:hsm|                                             ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |dinogame|scorekeeper:scorekeeper|HSMemory:hsm                                                                                                                                                                                                                       ; HSMemory                        ; work         ;
;          |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |dinogame|scorekeeper:scorekeeper|HSMemory:hsm|altsyncram:altsyncram_component                                                                                                                                                                                       ; altsyncram                      ; work         ;
;             |altsyncram_h9m1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |dinogame|scorekeeper:scorekeeper|HSMemory:hsm|altsyncram:altsyncram_component|altsyncram_h9m1:auto_generated                                                                                                                                                        ; altsyncram_h9m1                 ; work         ;
;       |scoreMemory:sm|                                           ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |dinogame|scorekeeper:scorekeeper|scoreMemory:sm                                                                                                                                                                                                                     ; scoreMemory                     ; work         ;
;          |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |dinogame|scorekeeper:scorekeeper|scoreMemory:sm|altsyncram:altsyncram_component                                                                                                                                                                                     ; altsyncram                      ; work         ;
;             |altsyncram_4dm1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |dinogame|scorekeeper:scorekeeper|scoreMemory:sm|altsyncram:altsyncram_component|altsyncram_4dm1:auto_generated                                                                                                                                                      ; altsyncram_4dm1                 ; work         ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------+
; Name                                                                                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------+
; DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None              ;
; DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None              ;
; DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None              ;
; DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None              ;
; part2:part2|background:bg|altsyncram:altsyncram_component|altsyncram_dmg1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; ROM              ; 19200        ; 3            ; --           ; --           ; 57600 ; background.mif    ;
; part2:part2|loseScreen:ls|altsyncram:altsyncram_component|altsyncram_brg1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; ROM              ; 19200        ; 3            ; --           ; --           ; 57600 ; ../loseScreen.mif ;
; part2:part2|menuScreen:ms|altsyncram:altsyncram_component|altsyncram_drg1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; ROM              ; 19200        ; 3            ; --           ; --           ; 57600 ; ../menuScreen.mif ;
; part2:part2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; None              ;
; scorekeeper:scorekeeper|HSMemory:hsm|altsyncram:altsyncram_component|altsyncram_h9m1:auto_generated|ALTSYNCRAM                                                                                                                                                        ; AUTO ; Single Port      ; 1            ; 32           ; --           ; --           ; 32    ; None              ;
; scorekeeper:scorekeeper|scoreMemory:sm|altsyncram:altsyncram_component|altsyncram_4dm1:auto_generated|ALTSYNCRAM                                                                                                                                                      ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; None              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18 plus 36       ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                     ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |dinogame|part2:part2|background:bg ; background.v    ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |dinogame|part2:part2|loseScreen:ls ; loseScreen.v    ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |dinogame|part2:part2|menuScreen:ms ; menuScreen.v    ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                ;
+----------------------------------------------------------+----------------------------------------------------------------+------------------------+
; Latch Name                                               ; Latch Enable Signal                                            ; Free of Timing Hazards ;
+----------------------------------------------------------+----------------------------------------------------------------+------------------------+
; FSM:FSM|keyboard:keyboard|PS2_Controller:PS2|transmit[2] ; FSM:FSM|keyboard:keyboard|PS2_Controller:PS2|currentState.DONE ; yes                    ;
; FSM:FSM|keyboard:keyboard|PS2_Controller:PS2|transmit[1] ; FSM:FSM|keyboard:keyboard|PS2_Controller:PS2|currentState.DONE ; yes                    ;
; FSM:FSM|keyboard:keyboard|PS2_Controller:PS2|transmit[4] ; FSM:FSM|keyboard:keyboard|PS2_Controller:PS2|currentState.DONE ; yes                    ;
; FSM:FSM|keyboard:keyboard|PS2_Controller:PS2|transmit[5] ; FSM:FSM|keyboard:keyboard|PS2_Controller:PS2|currentState.DONE ; yes                    ;
; FSM:FSM|keyboard:keyboard|PS2_Controller:PS2|transmit[6] ; FSM:FSM|keyboard:keyboard|PS2_Controller:PS2|currentState.DONE ; yes                    ;
; FSM:FSM|keyboard:keyboard|PS2_Controller:PS2|transmit[3] ; FSM:FSM|keyboard:keyboard|PS2_Controller:PS2|currentState.DONE ; yes                    ;
; FSM:FSM|keyboard:keyboard|PS2_Controller:PS2|transmit[0] ; FSM:FSM|keyboard:keyboard|PS2_Controller:PS2|currentState.DONE ; yes                    ;
; FSM:FSM|keyboard:keyboard|PS2_Controller:PS2|transmit[7] ; FSM:FSM|keyboard:keyboard|PS2_Controller:PS2|currentState.DONE ; yes                    ;
; FSM:FSM|keyboard:keyboard|PS2_Controller:PS2|data[2]     ; FSM:FSM|keyboard:keyboard|PS2_Controller:PS2|data[2]~0         ; yes                    ;
; FSM:FSM|keyboard:keyboard|PS2_Controller:PS2|data[1]     ; FSM:FSM|keyboard:keyboard|PS2_Controller:PS2|data[1]~1         ; yes                    ;
; FSM:FSM|keyboard:keyboard|PS2_Controller:PS2|data[4]     ; FSM:FSM|keyboard:keyboard|PS2_Controller:PS2|data[4]~2         ; yes                    ;
; FSM:FSM|keyboard:keyboard|PS2_Controller:PS2|data[5]     ; FSM:FSM|keyboard:keyboard|PS2_Controller:PS2|data[5]~3         ; yes                    ;
; FSM:FSM|keyboard:keyboard|PS2_Controller:PS2|data[6]     ; FSM:FSM|keyboard:keyboard|PS2_Controller:PS2|data[6]~4         ; yes                    ;
; FSM:FSM|keyboard:keyboard|PS2_Controller:PS2|data[3]     ; FSM:FSM|keyboard:keyboard|PS2_Controller:PS2|data[3]~5         ; yes                    ;
; FSM:FSM|keyboard:keyboard|PS2_Controller:PS2|data[0]     ; FSM:FSM|keyboard:keyboard|PS2_Controller:PS2|data[0]~6         ; yes                    ;
; FSM:FSM|keyboard:keyboard|PS2_Controller:PS2|data[7]     ; FSM:FSM|keyboard:keyboard|PS2_Controller:PS2|data[7]~7         ; yes                    ;
; Number of user-specified and inferred latches = 16       ;                                                                ;                        ;
+----------------------------------------------------------+----------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 738   ;
; Number of registers using Synchronous Clear  ; 544   ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 59    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 511   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------+
; Inverted Register Statistics                                                   ;
+----------------------------------------------------------------------+---------+
; Inverted Register                                                    ; Fan out ;
+----------------------------------------------------------------------+---------+
; FSM:FSM|KBDatapath:KBDatapath|height[1]                              ; 3       ;
; FSM:FSM|KBDatapath:KBDatapath|height[3]                              ; 3       ;
; FSM:FSM|KBDatapath:KBDatapath|height[5]                              ; 3       ;
; FSM:FSM|KBDatapath:KBDatapath|height[6]                              ; 3       ;
; DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0|SCLK          ; 2       ;
; DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; 19      ;
; DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; 22      ;
; DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; 26      ;
; DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; 23      ;
; DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; 20      ;
; DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; 27      ;
; FSM:FSM|KBDatapath:KBDatapath|nextHeight[3]                          ; 3       ;
; FSM:FSM|KBDatapath:KBDatapath|nextHeight[1]                          ; 3       ;
; FSM:FSM|KBDatapath:KBDatapath|nextHeight[5]                          ; 4       ;
; FSM:FSM|KBDatapath:KBDatapath|nextHeight[6]                          ; 4       ;
; part2:part2|obstacleH[3]                                             ; 6       ;
; part2:part2|dinoY[6]                                                 ; 4       ;
; part2:part2|dinoY[5]                                                 ; 4       ;
; part2:part2|dinoY[3]                                                 ; 3       ;
; part2:part2|dinoY[1]                                                 ; 3       ;
; DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0|END           ; 5       ;
; part2:part2|obstacleW[1]                                             ; 1       ;
; DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0|SDO           ; 2       ;
; Total number of inverted registers = 23                              ;         ;
+----------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |dinogame|FSM:FSM|KBDatapath:KBDatapath|height[0]     ;
; 5:1                ; 24 bits   ; 72 LEs        ; 24 LEs               ; 48 LEs                 ; Yes        ; |dinogame|FSM:FSM|KBDatapath:KBDatapath|counter[7]    ;
; 5:1                ; 22 bits   ; 66 LEs        ; 22 LEs               ; 44 LEs                 ; Yes        ; |dinogame|FSM:FSM|KBDatapath:KBDatapath|jumpTimer[16] ;
; 5:1                ; 26 bits   ; 78 LEs        ; 26 LEs               ; 52 LEs                 ; Yes        ; |dinogame|FSM:FSM|KBDatapath:KBDatapath|elTime[9]     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |dinogame|FSM:FSM|KBDatapath:KBDatapath|nextHeight[3] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for scorekeeper:scorekeeper|scoreMemory:sm|altsyncram:altsyncram_component|altsyncram_4dm1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for scorekeeper:scorekeeper|HSMemory:hsm|altsyncram:altsyncram_component|altsyncram_h9m1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for part2:part2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for part2:part2|loseScreen:ls|altsyncram:altsyncram_component|altsyncram_brg1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for part2:part2|menuScreen:ms|altsyncram:altsyncram_component|altsyncram_drg1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for part2:part2|background:bg|altsyncram:altsyncram_component|altsyncram_dmg1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |dinogame ;
+-----------------+----------+---------------------------------------------+
; Parameter Name  ; Value    ; Type                                        ;
+-----------------+----------+---------------------------------------------+
; CLOCK_FREQUENCY ; 25000000 ; Signed Integer                              ;
+-----------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: FSM:FSM ;
+-----------------+----------+-------------------------+
; Parameter Name  ; Value    ; Type                    ;
+-----------------+----------+-------------------------+
; CLOCK_FREQUENCY ; 25000000 ; Signed Integer          ;
+-----------------+----------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FSM:FSM|KBDatapath:KBDatapath ;
+-----------------+----------+-----------------------------------------------+
; Parameter Name  ; Value    ; Type                                          ;
+-----------------+----------+-----------------------------------------------+
; CLOCK_FREQUENCY ; 25000000 ; Signed Integer                                ;
; FPS             ; 1200000  ; Signed Integer                                ;
+-----------------+----------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FSM:FSM|keyboard:keyboard ;
+-----------------+----------+-------------------------------------------+
; Parameter Name  ; Value    ; Type                                      ;
+-----------------+----------+-------------------------------------------+
; CLOCK_FREQUENCY ; 25000000 ; Signed Integer                            ;
+-----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scorekeeper:scorekeeper ;
+-----------------+----------+-----------------------------------------+
; Parameter Name  ; Value    ; Type                                    ;
+-----------------+----------+-----------------------------------------+
; CLOCK_FREQUENCY ; 25000000 ; Signed Integer                          ;
+-----------------+----------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scorekeeper:scorekeeper|scoreMemory:sm|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_4dm1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scorekeeper:scorekeeper|HSMemory:hsm|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 1                    ; Signed Integer                                        ;
; NUMWORDS_A                         ; 1                    ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_h9m1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:part2|vga_adapter:VGA ;
+-------------------------+-----------+------------------------------------+
; Parameter Name          ; Value     ; Type                               ;
+-------------------------+-----------+------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1         ; Signed Integer                     ;
; MONOCHROME              ; FALSE     ; String                             ;
; RESOLUTION              ; 160x120   ; String                             ;
; BACKGROUND_IMAGE        ; black.mif ; String                             ;
+-------------------------+-----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:part2|vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                       ;
+----------------+---------+--------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                     ;
+----------------+---------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:part2|vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                             ;
; WIDTH_A                            ; 3                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 3                    ; Signed Integer                      ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                      ;
; NUMWORDS_B                         ; 19200                ; Signed Integer                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; black.mif            ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_m6m1      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:part2|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                       ;
+-------------------------------+-------------------+------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                    ;
; PLL_TYPE                      ; FAST              ; Untyped                                                    ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                    ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                    ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                    ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                    ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                             ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                    ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                    ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                    ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                    ;
; LOCK_LOW                      ; 1                 ; Untyped                                                    ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                    ;
; SKIP_VCO                      ; OFF               ; Untyped                                                    ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                    ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                    ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                    ;
; BANDWIDTH                     ; 0                 ; Untyped                                                    ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                    ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                    ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                    ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                    ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                    ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                    ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                    ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                    ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                    ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                    ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                    ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                                    ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                             ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                    ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                    ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                    ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                    ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                    ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                    ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                    ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                    ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                                    ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                             ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                    ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                    ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                    ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                    ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                    ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                    ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                    ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                    ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                    ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                    ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                    ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                    ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                    ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                    ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                    ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                    ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                    ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                    ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                    ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                    ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                    ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                    ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                    ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                    ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                    ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                    ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                    ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                    ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                    ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                    ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                    ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                    ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                    ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                    ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                    ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                    ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                    ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                    ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                    ;
; VCO_MIN                       ; 0                 ; Untyped                                                    ;
; VCO_MAX                       ; 0                 ; Untyped                                                    ;
; VCO_CENTER                    ; 0                 ; Untyped                                                    ;
; PFD_MIN                       ; 0                 ; Untyped                                                    ;
; PFD_MAX                       ; 0                 ; Untyped                                                    ;
; M_INITIAL                     ; 0                 ; Untyped                                                    ;
; M                             ; 0                 ; Untyped                                                    ;
; N                             ; 1                 ; Untyped                                                    ;
; M2                            ; 1                 ; Untyped                                                    ;
; N2                            ; 1                 ; Untyped                                                    ;
; SS                            ; 1                 ; Untyped                                                    ;
; C0_HIGH                       ; 0                 ; Untyped                                                    ;
; C1_HIGH                       ; 0                 ; Untyped                                                    ;
; C2_HIGH                       ; 0                 ; Untyped                                                    ;
; C3_HIGH                       ; 0                 ; Untyped                                                    ;
; C4_HIGH                       ; 0                 ; Untyped                                                    ;
; C5_HIGH                       ; 0                 ; Untyped                                                    ;
; C6_HIGH                       ; 0                 ; Untyped                                                    ;
; C7_HIGH                       ; 0                 ; Untyped                                                    ;
; C8_HIGH                       ; 0                 ; Untyped                                                    ;
; C9_HIGH                       ; 0                 ; Untyped                                                    ;
; C0_LOW                        ; 0                 ; Untyped                                                    ;
; C1_LOW                        ; 0                 ; Untyped                                                    ;
; C2_LOW                        ; 0                 ; Untyped                                                    ;
; C3_LOW                        ; 0                 ; Untyped                                                    ;
; C4_LOW                        ; 0                 ; Untyped                                                    ;
; C5_LOW                        ; 0                 ; Untyped                                                    ;
; C6_LOW                        ; 0                 ; Untyped                                                    ;
; C7_LOW                        ; 0                 ; Untyped                                                    ;
; C8_LOW                        ; 0                 ; Untyped                                                    ;
; C9_LOW                        ; 0                 ; Untyped                                                    ;
; C0_INITIAL                    ; 0                 ; Untyped                                                    ;
; C1_INITIAL                    ; 0                 ; Untyped                                                    ;
; C2_INITIAL                    ; 0                 ; Untyped                                                    ;
; C3_INITIAL                    ; 0                 ; Untyped                                                    ;
; C4_INITIAL                    ; 0                 ; Untyped                                                    ;
; C5_INITIAL                    ; 0                 ; Untyped                                                    ;
; C6_INITIAL                    ; 0                 ; Untyped                                                    ;
; C7_INITIAL                    ; 0                 ; Untyped                                                    ;
; C8_INITIAL                    ; 0                 ; Untyped                                                    ;
; C9_INITIAL                    ; 0                 ; Untyped                                                    ;
; C0_MODE                       ; BYPASS            ; Untyped                                                    ;
; C1_MODE                       ; BYPASS            ; Untyped                                                    ;
; C2_MODE                       ; BYPASS            ; Untyped                                                    ;
; C3_MODE                       ; BYPASS            ; Untyped                                                    ;
; C4_MODE                       ; BYPASS            ; Untyped                                                    ;
; C5_MODE                       ; BYPASS            ; Untyped                                                    ;
; C6_MODE                       ; BYPASS            ; Untyped                                                    ;
; C7_MODE                       ; BYPASS            ; Untyped                                                    ;
; C8_MODE                       ; BYPASS            ; Untyped                                                    ;
; C9_MODE                       ; BYPASS            ; Untyped                                                    ;
; C0_PH                         ; 0                 ; Untyped                                                    ;
; C1_PH                         ; 0                 ; Untyped                                                    ;
; C2_PH                         ; 0                 ; Untyped                                                    ;
; C3_PH                         ; 0                 ; Untyped                                                    ;
; C4_PH                         ; 0                 ; Untyped                                                    ;
; C5_PH                         ; 0                 ; Untyped                                                    ;
; C6_PH                         ; 0                 ; Untyped                                                    ;
; C7_PH                         ; 0                 ; Untyped                                                    ;
; C8_PH                         ; 0                 ; Untyped                                                    ;
; C9_PH                         ; 0                 ; Untyped                                                    ;
; L0_HIGH                       ; 1                 ; Untyped                                                    ;
; L1_HIGH                       ; 1                 ; Untyped                                                    ;
; G0_HIGH                       ; 1                 ; Untyped                                                    ;
; G1_HIGH                       ; 1                 ; Untyped                                                    ;
; G2_HIGH                       ; 1                 ; Untyped                                                    ;
; G3_HIGH                       ; 1                 ; Untyped                                                    ;
; E0_HIGH                       ; 1                 ; Untyped                                                    ;
; E1_HIGH                       ; 1                 ; Untyped                                                    ;
; E2_HIGH                       ; 1                 ; Untyped                                                    ;
; E3_HIGH                       ; 1                 ; Untyped                                                    ;
; L0_LOW                        ; 1                 ; Untyped                                                    ;
; L1_LOW                        ; 1                 ; Untyped                                                    ;
; G0_LOW                        ; 1                 ; Untyped                                                    ;
; G1_LOW                        ; 1                 ; Untyped                                                    ;
; G2_LOW                        ; 1                 ; Untyped                                                    ;
; G3_LOW                        ; 1                 ; Untyped                                                    ;
; E0_LOW                        ; 1                 ; Untyped                                                    ;
; E1_LOW                        ; 1                 ; Untyped                                                    ;
; E2_LOW                        ; 1                 ; Untyped                                                    ;
; E3_LOW                        ; 1                 ; Untyped                                                    ;
; L0_INITIAL                    ; 1                 ; Untyped                                                    ;
; L1_INITIAL                    ; 1                 ; Untyped                                                    ;
; G0_INITIAL                    ; 1                 ; Untyped                                                    ;
; G1_INITIAL                    ; 1                 ; Untyped                                                    ;
; G2_INITIAL                    ; 1                 ; Untyped                                                    ;
; G3_INITIAL                    ; 1                 ; Untyped                                                    ;
; E0_INITIAL                    ; 1                 ; Untyped                                                    ;
; E1_INITIAL                    ; 1                 ; Untyped                                                    ;
; E2_INITIAL                    ; 1                 ; Untyped                                                    ;
; E3_INITIAL                    ; 1                 ; Untyped                                                    ;
; L0_MODE                       ; BYPASS            ; Untyped                                                    ;
; L1_MODE                       ; BYPASS            ; Untyped                                                    ;
; G0_MODE                       ; BYPASS            ; Untyped                                                    ;
; G1_MODE                       ; BYPASS            ; Untyped                                                    ;
; G2_MODE                       ; BYPASS            ; Untyped                                                    ;
; G3_MODE                       ; BYPASS            ; Untyped                                                    ;
; E0_MODE                       ; BYPASS            ; Untyped                                                    ;
; E1_MODE                       ; BYPASS            ; Untyped                                                    ;
; E2_MODE                       ; BYPASS            ; Untyped                                                    ;
; E3_MODE                       ; BYPASS            ; Untyped                                                    ;
; L0_PH                         ; 0                 ; Untyped                                                    ;
; L1_PH                         ; 0                 ; Untyped                                                    ;
; G0_PH                         ; 0                 ; Untyped                                                    ;
; G1_PH                         ; 0                 ; Untyped                                                    ;
; G2_PH                         ; 0                 ; Untyped                                                    ;
; G3_PH                         ; 0                 ; Untyped                                                    ;
; E0_PH                         ; 0                 ; Untyped                                                    ;
; E1_PH                         ; 0                 ; Untyped                                                    ;
; E2_PH                         ; 0                 ; Untyped                                                    ;
; E3_PH                         ; 0                 ; Untyped                                                    ;
; M_PH                          ; 0                 ; Untyped                                                    ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                    ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                    ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                    ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                    ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                    ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                    ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                    ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                    ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                    ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                    ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                    ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                    ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                    ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                    ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                    ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                    ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                    ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                    ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                    ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                    ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                    ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                    ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                    ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                    ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                    ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                    ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                    ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                    ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                    ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                    ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                    ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                    ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                    ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                    ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                    ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                    ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                    ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                    ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                    ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                    ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                    ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                    ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                    ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                    ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                    ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                    ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                    ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                    ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                    ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                    ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                    ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                    ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                    ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                    ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                    ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                    ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                    ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                    ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                             ;
+-------------------------------+-------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:part2|vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                        ;
+-------------------------+------------+-------------------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                              ;
; MONOCHROME              ; FALSE      ; String                                                      ;
; RESOLUTION              ; 160x120    ; String                                                      ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                             ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                             ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                             ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                             ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                             ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                             ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                             ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                             ;
+-------------------------+------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:part2|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                                 ;
+----------------+---------+----------------------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                               ;
+----------------+---------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:part2|loseScreen:ls|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 3                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                             ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; ../loseScreen.mif    ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_brg1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:part2|menuScreen:ms|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 3                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                             ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; ../menuScreen.mif    ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_drg1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:part2|background:bg|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 3                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                             ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; background.mif       ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_dmg1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                      ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                     ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                  ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                                                       ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                       ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                       ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                         ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                                         ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                         ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                         ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                        ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                        ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                    ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                          ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                                          ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                          ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                          ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                                 ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                              ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                      ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                      ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                  ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                                        ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                        ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                        ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                               ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                       ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                       ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                         ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                                         ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                         ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                         ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
+-------------------------------+-------------------------------+------------------------------------------------------------------------------------------+
; Parameter Name                ; Value                         ; Type                                                                                     ;
+-------------------------------+-------------------------------+------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                                                                                  ;
; PLL_TYPE                      ; AUTO                          ; Untyped                                                                                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Audio_Clock ; Untyped                                                                                  ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                                                                                  ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                                                                                  ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                                                                                  ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                                                                                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                                                                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                                                                                  ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                                                                                  ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                                                                                  ;
; LOCK_HIGH                     ; 1                             ; Untyped                                                                                  ;
; LOCK_LOW                      ; 1                             ; Untyped                                                                                  ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Signed Integer                                                                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Signed Integer                                                                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                                                                                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                                                                                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                                                                                  ;
; SKIP_VCO                      ; OFF                           ; Untyped                                                                                  ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                                                                                  ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                                                                                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                                                                                  ;
; BANDWIDTH                     ; 0                             ; Untyped                                                                                  ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                                                                                  ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                                                                                  ;
; DOWN_SPREAD                   ; 0                             ; Untyped                                                                                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                                                                                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                                                                                  ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                                                                                  ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                                                                                  ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                                                                                  ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                                                                                  ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                                                                                  ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                                                                                  ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                                                                                  ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                                                                                  ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                                                                                  ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer                                                                           ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                                                                                  ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                                                                                  ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                                                                                  ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                                                                                  ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                                                                                  ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                                                                                  ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                                                                                  ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                                                                                  ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                                                                                  ;
; CLK0_DIVIDE_BY                ; 4                             ; Signed Integer                                                                           ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                                                                                  ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                                                                                  ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                                                                                  ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                                                                                  ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                                                                                  ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                                                                                  ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                                                                                  ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                                                                                  ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                                                                                  ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                                                                                  ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                                                                                  ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                                                                                  ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                                                                                  ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                                                                                  ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                                                                                  ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                                                                                  ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                                                                                  ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                                                                                  ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                                                                                  ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                                                                                  ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                                                                                  ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                                                                                  ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                                                                                  ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                                                                                  ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                                                                                  ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                                                                           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                  ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                                                                                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                                                                                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                                                                                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                                                                                  ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                                                                                  ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                                                                                  ;
; DPA_DIVIDER                   ; 0                             ; Untyped                                                                                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                                                                                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                                                                                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                                                                                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                                                                                  ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                                                                                  ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                                                                                  ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                                                                                  ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                                                                                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                                                                                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                                                                                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                                                                                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                                                                                  ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                                                                                  ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                                                                                  ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                                                                                  ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                                                                                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                                                                                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                                                                                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                                                                                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                                                                                  ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                                                                                  ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                                                                                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                                                                                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                                                                                  ;
; VCO_MIN                       ; 0                             ; Untyped                                                                                  ;
; VCO_MAX                       ; 0                             ; Untyped                                                                                  ;
; VCO_CENTER                    ; 0                             ; Untyped                                                                                  ;
; PFD_MIN                       ; 0                             ; Untyped                                                                                  ;
; PFD_MAX                       ; 0                             ; Untyped                                                                                  ;
; M_INITIAL                     ; 0                             ; Untyped                                                                                  ;
; M                             ; 0                             ; Untyped                                                                                  ;
; N                             ; 1                             ; Untyped                                                                                  ;
; M2                            ; 1                             ; Untyped                                                                                  ;
; N2                            ; 1                             ; Untyped                                                                                  ;
; SS                            ; 1                             ; Untyped                                                                                  ;
; C0_HIGH                       ; 0                             ; Untyped                                                                                  ;
; C1_HIGH                       ; 0                             ; Untyped                                                                                  ;
; C2_HIGH                       ; 0                             ; Untyped                                                                                  ;
; C3_HIGH                       ; 0                             ; Untyped                                                                                  ;
; C4_HIGH                       ; 0                             ; Untyped                                                                                  ;
; C5_HIGH                       ; 0                             ; Untyped                                                                                  ;
; C6_HIGH                       ; 0                             ; Untyped                                                                                  ;
; C7_HIGH                       ; 0                             ; Untyped                                                                                  ;
; C8_HIGH                       ; 0                             ; Untyped                                                                                  ;
; C9_HIGH                       ; 0                             ; Untyped                                                                                  ;
; C0_LOW                        ; 0                             ; Untyped                                                                                  ;
; C1_LOW                        ; 0                             ; Untyped                                                                                  ;
; C2_LOW                        ; 0                             ; Untyped                                                                                  ;
; C3_LOW                        ; 0                             ; Untyped                                                                                  ;
; C4_LOW                        ; 0                             ; Untyped                                                                                  ;
; C5_LOW                        ; 0                             ; Untyped                                                                                  ;
; C6_LOW                        ; 0                             ; Untyped                                                                                  ;
; C7_LOW                        ; 0                             ; Untyped                                                                                  ;
; C8_LOW                        ; 0                             ; Untyped                                                                                  ;
; C9_LOW                        ; 0                             ; Untyped                                                                                  ;
; C0_INITIAL                    ; 0                             ; Untyped                                                                                  ;
; C1_INITIAL                    ; 0                             ; Untyped                                                                                  ;
; C2_INITIAL                    ; 0                             ; Untyped                                                                                  ;
; C3_INITIAL                    ; 0                             ; Untyped                                                                                  ;
; C4_INITIAL                    ; 0                             ; Untyped                                                                                  ;
; C5_INITIAL                    ; 0                             ; Untyped                                                                                  ;
; C6_INITIAL                    ; 0                             ; Untyped                                                                                  ;
; C7_INITIAL                    ; 0                             ; Untyped                                                                                  ;
; C8_INITIAL                    ; 0                             ; Untyped                                                                                  ;
; C9_INITIAL                    ; 0                             ; Untyped                                                                                  ;
; C0_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; C1_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; C2_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; C3_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; C4_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; C5_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; C6_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; C7_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; C8_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; C9_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; C0_PH                         ; 0                             ; Untyped                                                                                  ;
; C1_PH                         ; 0                             ; Untyped                                                                                  ;
; C2_PH                         ; 0                             ; Untyped                                                                                  ;
; C3_PH                         ; 0                             ; Untyped                                                                                  ;
; C4_PH                         ; 0                             ; Untyped                                                                                  ;
; C5_PH                         ; 0                             ; Untyped                                                                                  ;
; C6_PH                         ; 0                             ; Untyped                                                                                  ;
; C7_PH                         ; 0                             ; Untyped                                                                                  ;
; C8_PH                         ; 0                             ; Untyped                                                                                  ;
; C9_PH                         ; 0                             ; Untyped                                                                                  ;
; L0_HIGH                       ; 1                             ; Untyped                                                                                  ;
; L1_HIGH                       ; 1                             ; Untyped                                                                                  ;
; G0_HIGH                       ; 1                             ; Untyped                                                                                  ;
; G1_HIGH                       ; 1                             ; Untyped                                                                                  ;
; G2_HIGH                       ; 1                             ; Untyped                                                                                  ;
; G3_HIGH                       ; 1                             ; Untyped                                                                                  ;
; E0_HIGH                       ; 1                             ; Untyped                                                                                  ;
; E1_HIGH                       ; 1                             ; Untyped                                                                                  ;
; E2_HIGH                       ; 1                             ; Untyped                                                                                  ;
; E3_HIGH                       ; 1                             ; Untyped                                                                                  ;
; L0_LOW                        ; 1                             ; Untyped                                                                                  ;
; L1_LOW                        ; 1                             ; Untyped                                                                                  ;
; G0_LOW                        ; 1                             ; Untyped                                                                                  ;
; G1_LOW                        ; 1                             ; Untyped                                                                                  ;
; G2_LOW                        ; 1                             ; Untyped                                                                                  ;
; G3_LOW                        ; 1                             ; Untyped                                                                                  ;
; E0_LOW                        ; 1                             ; Untyped                                                                                  ;
; E1_LOW                        ; 1                             ; Untyped                                                                                  ;
; E2_LOW                        ; 1                             ; Untyped                                                                                  ;
; E3_LOW                        ; 1                             ; Untyped                                                                                  ;
; L0_INITIAL                    ; 1                             ; Untyped                                                                                  ;
; L1_INITIAL                    ; 1                             ; Untyped                                                                                  ;
; G0_INITIAL                    ; 1                             ; Untyped                                                                                  ;
; G1_INITIAL                    ; 1                             ; Untyped                                                                                  ;
; G2_INITIAL                    ; 1                             ; Untyped                                                                                  ;
; G3_INITIAL                    ; 1                             ; Untyped                                                                                  ;
; E0_INITIAL                    ; 1                             ; Untyped                                                                                  ;
; E1_INITIAL                    ; 1                             ; Untyped                                                                                  ;
; E2_INITIAL                    ; 1                             ; Untyped                                                                                  ;
; E3_INITIAL                    ; 1                             ; Untyped                                                                                  ;
; L0_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; L1_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; G0_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; G1_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; G2_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; G3_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; E0_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; E1_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; E2_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; E3_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; L0_PH                         ; 0                             ; Untyped                                                                                  ;
; L1_PH                         ; 0                             ; Untyped                                                                                  ;
; G0_PH                         ; 0                             ; Untyped                                                                                  ;
; G1_PH                         ; 0                             ; Untyped                                                                                  ;
; G2_PH                         ; 0                             ; Untyped                                                                                  ;
; G3_PH                         ; 0                             ; Untyped                                                                                  ;
; E0_PH                         ; 0                             ; Untyped                                                                                  ;
; E1_PH                         ; 0                             ; Untyped                                                                                  ;
; E2_PH                         ; 0                             ; Untyped                                                                                  ;
; E3_PH                         ; 0                             ; Untyped                                                                                  ;
; M_PH                          ; 0                             ; Untyped                                                                                  ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                                                                                  ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                                                                                  ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                                                                                  ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                                                                                  ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                                                                                  ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                                                                                  ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                                                                                  ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                                                                                  ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                                                                                  ;
; CLK0_COUNTER                  ; G0                            ; Untyped                                                                                  ;
; CLK1_COUNTER                  ; G0                            ; Untyped                                                                                  ;
; CLK2_COUNTER                  ; G0                            ; Untyped                                                                                  ;
; CLK3_COUNTER                  ; G0                            ; Untyped                                                                                  ;
; CLK4_COUNTER                  ; G0                            ; Untyped                                                                                  ;
; CLK5_COUNTER                  ; G0                            ; Untyped                                                                                  ;
; CLK6_COUNTER                  ; E0                            ; Untyped                                                                                  ;
; CLK7_COUNTER                  ; E1                            ; Untyped                                                                                  ;
; CLK8_COUNTER                  ; E2                            ; Untyped                                                                                  ;
; CLK9_COUNTER                  ; E3                            ; Untyped                                                                                  ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                                                                                  ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                                                                                  ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                                                                                  ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                                                                                  ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                                                                                  ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                                                                                  ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                                                                                  ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                                                                                  ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                                                                                  ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                                                                                  ;
; M_TIME_DELAY                  ; 0                             ; Untyped                                                                                  ;
; N_TIME_DELAY                  ; 0                             ; Untyped                                                                                  ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                                                                                  ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                                                                                  ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                                                                                  ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                                                                                  ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                                                                                  ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                                                                                  ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                                                                                  ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                                                                                  ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                                                                                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                                                                                  ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                                                                                  ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                                                                                  ;
; VCO_POST_SCALE                ; 0                             ; Untyped                                                                                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                    ; Untyped                                                                                  ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                                                                                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                                                                                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                                                                                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                                                                                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                                                                                  ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                                                                                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                                                                                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                                                                                  ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                                                                                  ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                                                                                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                                                                                  ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped                                                                                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                                                                                  ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                                                                                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                                                                                  ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                                                                                  ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                                                                                  ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                                                                                  ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                                                                                  ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                                                                                  ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                                                                                  ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                                                                                  ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                                                                                  ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                                                                                  ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                                                                                  ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                                                                                  ;
; CBXI_PARAMETER                ; Audio_Clock_altpll            ; Untyped                                                                                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                                                                                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                                                                                  ;
; WIDTH_CLOCK                   ; 6                             ; Untyped                                                                                  ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                                                                                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                                                                                  ;
; DEVICE_FAMILY                 ; Cyclone V                     ; Untyped                                                                                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                                                                                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                                                                           ;
+-------------------------------+-------------------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|avconf:avc ;
+-----------------+-----------+-----------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                ;
+-----------------+-----------+-----------------------------------------------------+
; USE_MIC_INPUT   ; 1         ; Signed Integer                                      ;
; AUD_LINE_IN_LC  ; 000011000 ; Unsigned Binary                                     ;
; AUD_LINE_IN_RC  ; 000011000 ; Unsigned Binary                                     ;
; AUD_LINE_OUT_LC ; 001110111 ; Unsigned Binary                                     ;
; AUD_LINE_OUT_RC ; 001110111 ; Unsigned Binary                                     ;
; AUD_ADC_PATH    ; 000010001 ; Unsigned Binary                                     ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                     ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                     ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary                                     ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                     ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                     ;
; CLK_Freq        ; 50000000  ; Signed Integer                                      ;
; I2C_Freq        ; 20000     ; Signed Integer                                      ;
; LUT_SIZE        ; 50        ; Signed Integer                                      ;
; SET_LIN_L       ; 0         ; Signed Integer                                      ;
; SET_LIN_R       ; 1         ; Signed Integer                                      ;
; SET_HEAD_L      ; 2         ; Signed Integer                                      ;
; SET_HEAD_R      ; 3         ; Signed Integer                                      ;
; A_PATH_CTRL     ; 4         ; Signed Integer                                      ;
; D_PATH_CTRL     ; 5         ; Signed Integer                                      ;
; POWER_ON        ; 6         ; Signed Integer                                      ;
; SET_FORMAT      ; 7         ; Signed Integer                                      ;
; SAMPLE_CTRL     ; 8         ; Signed Integer                                      ;
; SET_ACTIVE      ; 9         ; Signed Integer                                      ;
; SET_VIDEO       ; 10        ; Signed Integer                                      ;
+-----------------+-----------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------+
; Name                                      ; Value                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                      ;
; Entity Instance                           ; scorekeeper:scorekeeper|scoreMemory:sm|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                            ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; scorekeeper:scorekeeper|HSMemory:hsm|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                            ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 1                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; part2:part2|vga_adapter:VGA|altsyncram:VideoMemory                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 3                                                                      ;
;     -- NUMWORDS_A                         ; 19200                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 3                                                                      ;
;     -- NUMWORDS_B                         ; 19200                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; part2:part2|loseScreen:ls|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 3                                                                      ;
;     -- NUMWORDS_A                         ; 19200                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; part2:part2|menuScreen:ms|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 3                                                                      ;
;     -- NUMWORDS_A                         ; 19200                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; part2:part2|background:bg|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 3                                                                      ;
;     -- NUMWORDS_A                         ; 19200                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
+-------------------------------------------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                                ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                       ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                                           ;
; Entity Instance               ; part2:part2|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                           ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                      ;
;     -- PLL_TYPE               ; FAST                                                                                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                           ;
; Entity Instance               ; DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                      ;
;     -- PLL_TYPE               ; AUTO                                                                                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                           ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                    ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                              ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                                                  ;
; Entity Instance            ; DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                       ;
;     -- lpm_width           ; 32                                                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                                                 ;
; Entity Instance            ; DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                       ;
;     -- lpm_width           ; 32                                                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                                                 ;
; Entity Instance            ; DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                       ;
;     -- lpm_width           ; 32                                                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                                                 ;
; Entity Instance            ; DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                       ;
;     -- lpm_width           ; 32                                                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                                                 ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0"                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" ;
+--------+--------+----------+------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                            ;
+--------+--------+----------+------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                                                             ;
; locked ; Output ; Info     ; Explicitly unconnected                                                             ;
+--------+--------+----------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"    ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_channel_fifo_write_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_fifo_write_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" ;
+-----------------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                               ;
+-----------------------------------+--------+----------+---------------------------------------------------------------------------------------+
; left_audio_fifo_read_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; right_audio_fifo_read_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+-----------------------------------+--------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller" ;
+------------------------+-------+----------+---------------------------------------------+
; Port                   ; Type  ; Severity ; Details                                     ;
+------------------------+-------+----------+---------------------------------------------+
; clear_audio_in_memory  ; Input ; Info     ; Explicitly unconnected                      ;
; clear_audio_out_memory ; Input ; Info     ; Explicitly unconnected                      ;
+------------------------+-------+----------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_Audio_Example:aud"                                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SW   ; Input ; Warning  ; Input port expression (10 bits) is wider than the input port (4 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part2:part2|background:bg"                                                                                                                                            ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part2:part2|menuScreen:ms"                                                                                                                                            ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part2:part2|loseScreen:ls"                                                                                                                                            ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part2:part2|vga_adapter:VGA|vga_controller:controller"                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scorekeeper:scorekeeper"                                                                                                                                                          ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                               ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scoreKeepTime    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; score            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; scoreAddress     ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (9 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; highScoreAddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FSM:FSM"                                                                                  ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; nextState  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; velocity   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; counter    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; elTime     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pauseFlag  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; nextHeight ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 738                         ;
;     CLR               ; 19                          ;
;     CLR SCLR          ; 26                          ;
;     ENA               ; 71                          ;
;     ENA CLR           ; 4                           ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 418                         ;
;     ENA SLD           ; 8                           ;
;     SCLR              ; 90                          ;
;     plain             ; 92                          ;
; arriav_io_obuf        ; 6                           ;
; arriav_lcell_comb     ; 1265                        ;
;     arith             ; 458                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 369                         ;
;         2 data inputs ; 31                          ;
;         3 data inputs ; 3                           ;
;         4 data inputs ; 50                          ;
;         5 data inputs ; 3                           ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 779                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 39                          ;
;         2 data inputs ; 103                         ;
;         3 data inputs ; 96                          ;
;         4 data inputs ; 148                         ;
;         5 data inputs ; 197                         ;
;         6 data inputs ; 194                         ;
;     shared            ; 26                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 1                           ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 152                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 228                         ;
;                       ;                             ;
; Max LUT depth         ; 8.50                        ;
; Average LUT depth     ; 2.65                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Sun Dec 03 22:56:50 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dinoGame -c dinoGame --recompile=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Warning (10229): Verilog HDL Expression warning at part2.v(140): truncated literal to match 7 bits File: C:/DESL/game/game/game/part2.v Line: 140
Info (12021): Found 1 design units, including 1 entities, in source file part2.v
    Info (12023): Found entity 1: part2 File: C:/DESL/game/game/game/part2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file avconf/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/DESL/game/game/game/avconf/I2C_Controller.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file avconf/avconf.v
    Info (12023): Found entity 1: avconf File: C:/DESL/game/game/game/avconf/avconf.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_audio_example.v
    Info (12023): Found entity 1: DE1_SoC_Audio_Example File: C:/DESL/game/game/game/DE1_SoC_Audio_Example.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/DESL/game/game/game/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/DESL/game/game/game/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/DESL/game/game/game/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/DESL/game/game/game/vga_adapter.v Line: 78
Info (12021): Found 3 design units, including 3 entities, in source file squareanimation.v
    Info (12023): Found entity 1: SquareAnimation File: C:/DESL/game/game/game/SquareAnimation.v Line: 314
    Info (12023): Found entity 2: controlPath File: C:/DESL/game/game/game/SquareAnimation.v Line: 388
    Info (12023): Found entity 3: dataPath File: C:/DESL/game/game/game/SquareAnimation.v Line: 464
Info (12021): Found 1 design units, including 1 entities, in source file scorememory.v
    Info (12023): Found entity 1: scoreMemory File: C:/DESL/game/game/game/scoreMemory.v Line: 39
Warning (10463): Verilog HDL Declaration warning at scorekeeper.v(10): "return" is SystemVerilog-2005 keyword File: C:/DESL/game/game/game/scorekeeper.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file scorekeeper.v
    Info (12023): Found entity 1: scorekeeper File: C:/DESL/game/game/game/scorekeeper.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2.v
    Info (12023): Found entity 1: PS2_Controller File: C:/DESL/game/game/game/PS2.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file keyboard.v
    Info (12023): Found entity 1: keyboard File: C:/DESL/game/game/game/keyboard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hsmemory.v
    Info (12023): Found entity 1: HSMemory File: C:/DESL/game/game/game/HSMemory.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v
    Info (12023): Found entity 1: Hexadecimal_To_Seven_Segment File: C:/DESL/game/game/game/Hexadecimal_To_Seven_Segment.v Line: 9
Warning (10463): Verilog HDL Declaration warning at FSM.v(11): "return" is SystemVerilog-2005 keyword File: C:/DESL/game/game/game/FSM.v Line: 11
Warning (10463): Verilog HDL Declaration warning at FSM.v(91): "return" is SystemVerilog-2005 keyword File: C:/DESL/game/game/game/FSM.v Line: 91
Warning (10463): Verilog HDL Declaration warning at FSM.v(238): "return" is SystemVerilog-2005 keyword File: C:/DESL/game/game/game/FSM.v Line: 238
Info (12021): Found 3 design units, including 3 entities, in source file fsm.v
    Info (12023): Found entity 1: FSM File: C:/DESL/game/game/game/FSM.v Line: 1
    Info (12023): Found entity 2: control File: C:/DESL/game/game/game/FSM.v Line: 87
    Info (12023): Found entity 3: KBDatapath File: C:/DESL/game/game/game/FSM.v Line: 227
Warning (10463): Verilog HDL Declaration warning at dinogame.v(108): "return" is SystemVerilog-2005 keyword File: C:/DESL/game/game/game/dinogame.v Line: 108
Info (12021): Found 1 design units, including 1 entities, in source file dinogame.v
    Info (12023): Found entity 1: dinogame File: C:/DESL/game/game/game/dinogame.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/audio_controller.v
    Info (12023): Found entity 1: Audio_Controller File: C:/DESL/game/game/game/Audio_Controller/Audio_Controller.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/audio_clock.v
    Info (12023): Found entity 1: Audio_Clock File: C:/DESL/game/game/game/Audio_Controller/Audio_Clock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: C:/DESL/game/game/game/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: C:/DESL/game/game/game/Audio_Controller/Altera_UP_Clock_Edge.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: C:/DESL/game/game/game/Audio_Controller/Altera_UP_Audio_Out_Serializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: C:/DESL/game/game/game/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: C:/DESL/game/game/game/Audio_Controller/Altera_UP_Audio_Bit_Counter.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file losescreen.v
    Info (12023): Found entity 1: loseScreen File: C:/DESL/game/game/game/loseScreen.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file menuscreen.v
    Info (12023): Found entity 1: menuScreen File: C:/DESL/game/game/game/menuScreen.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file background.v
    Info (12023): Found entity 1: background File: C:/DESL/game/game/game/background.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at part2.v(68): created implicit net for "oX" File: C:/DESL/game/game/game/part2.v Line: 68
Warning (10236): Verilog HDL Implicit Net warning at part2.v(69): created implicit net for "oY" File: C:/DESL/game/game/game/part2.v Line: 69
Warning (10236): Verilog HDL Implicit Net warning at scorekeeper.v(40): created implicit net for "negedgeLoadPlay" File: C:/DESL/game/game/game/scorekeeper.v Line: 40
Info (12127): Elaborating entity "dinogame" for the top level hierarchy
Warning (10034): Output port "LEDR[5..3]" at dinogame.v(78) has no driver File: C:/DESL/game/game/game/dinogame.v Line: 78
Warning (10034): Output port "LEDR[1]" at dinogame.v(78) has no driver File: C:/DESL/game/game/game/dinogame.v Line: 78
Info (12128): Elaborating entity "FSM" for hierarchy "FSM:FSM" File: C:/DESL/game/game/game/dinogame.v Line: 211
Info (12128): Elaborating entity "control" for hierarchy "FSM:FSM|control:control" File: C:/DESL/game/game/game/FSM.v Line: 45
Warning (10270): Verilog HDL Case Statement warning at FSM.v(165): incomplete case statement has no default case item File: C:/DESL/game/game/game/FSM.v Line: 165
Info (12128): Elaborating entity "KBDatapath" for hierarchy "FSM:FSM|KBDatapath:KBDatapath" File: C:/DESL/game/game/game/FSM.v Line: 76
Warning (10230): Verilog HDL assignment warning at FSM.v(292): truncated value with size 32 to match size of target (26) File: C:/DESL/game/game/game/FSM.v Line: 292
Warning (10230): Verilog HDL assignment warning at FSM.v(295): truncated value with size 32 to match size of target (26) File: C:/DESL/game/game/game/FSM.v Line: 295
Warning (10230): Verilog HDL assignment warning at FSM.v(296): truncated value with size 32 to match size of target (8) File: C:/DESL/game/game/game/FSM.v Line: 296
Warning (10230): Verilog HDL assignment warning at FSM.v(301): truncated value with size 32 to match size of target (22) File: C:/DESL/game/game/game/FSM.v Line: 301
Warning (10034): Output port "gen" at FSM.v(241) has no driver File: C:/DESL/game/game/game/FSM.v Line: 241
Info (12128): Elaborating entity "keyboard" for hierarchy "FSM:FSM|keyboard:keyboard" File: C:/DESL/game/game/game/FSM.v Line: 84
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "FSM:FSM|keyboard:keyboard|PS2_Controller:PS2" File: C:/DESL/game/game/game/keyboard.v Line: 66
Warning (10036): Verilog HDL or VHDL warning at PS2.v(17): object "breakCode" assigned a value but never read File: C:/DESL/game/game/game/PS2.v Line: 17
Warning (10036): Verilog HDL or VHDL warning at PS2.v(26): object "parity" assigned a value but never read File: C:/DESL/game/game/game/PS2.v Line: 26
Warning (10036): Verilog HDL or VHDL warning at PS2.v(29): object "ps2negedge" assigned a value but never read File: C:/DESL/game/game/game/PS2.v Line: 29
Warning (10230): Verilog HDL assignment warning at PS2.v(65): truncated value with size 32 to match size of target (4) File: C:/DESL/game/game/game/PS2.v Line: 65
Info (10264): Verilog HDL Case Statement information at PS2.v(97): all case item expressions in this case statement are onehot File: C:/DESL/game/game/game/PS2.v Line: 97
Warning (10240): Verilog HDL Always Construct warning at PS2.v(96): inferring latch(es) for variable "start", which holds its previous value in one or more paths through the always construct File: C:/DESL/game/game/game/PS2.v Line: 96
Warning (10240): Verilog HDL Always Construct warning at PS2.v(96): inferring latch(es) for variable "data", which holds its previous value in one or more paths through the always construct File: C:/DESL/game/game/game/PS2.v Line: 96
Warning (10240): Verilog HDL Always Construct warning at PS2.v(96): inferring latch(es) for variable "stop", which holds its previous value in one or more paths through the always construct File: C:/DESL/game/game/game/PS2.v Line: 96
Warning (10240): Verilog HDL Always Construct warning at PS2.v(96): inferring latch(es) for variable "transmit", which holds its previous value in one or more paths through the always construct File: C:/DESL/game/game/game/PS2.v Line: 96
Info (10041): Inferred latch for "transmit[0]" at PS2.v(96) File: C:/DESL/game/game/game/PS2.v Line: 96
Info (10041): Inferred latch for "transmit[1]" at PS2.v(96) File: C:/DESL/game/game/game/PS2.v Line: 96
Info (10041): Inferred latch for "transmit[2]" at PS2.v(96) File: C:/DESL/game/game/game/PS2.v Line: 96
Info (10041): Inferred latch for "transmit[3]" at PS2.v(96) File: C:/DESL/game/game/game/PS2.v Line: 96
Info (10041): Inferred latch for "transmit[4]" at PS2.v(96) File: C:/DESL/game/game/game/PS2.v Line: 96
Info (10041): Inferred latch for "transmit[5]" at PS2.v(96) File: C:/DESL/game/game/game/PS2.v Line: 96
Info (10041): Inferred latch for "transmit[6]" at PS2.v(96) File: C:/DESL/game/game/game/PS2.v Line: 96
Info (10041): Inferred latch for "transmit[7]" at PS2.v(96) File: C:/DESL/game/game/game/PS2.v Line: 96
Info (10041): Inferred latch for "stop" at PS2.v(96) File: C:/DESL/game/game/game/PS2.v Line: 96
Info (10041): Inferred latch for "data[0]" at PS2.v(96) File: C:/DESL/game/game/game/PS2.v Line: 96
Info (10041): Inferred latch for "data[1]" at PS2.v(96) File: C:/DESL/game/game/game/PS2.v Line: 96
Info (10041): Inferred latch for "data[2]" at PS2.v(96) File: C:/DESL/game/game/game/PS2.v Line: 96
Info (10041): Inferred latch for "data[3]" at PS2.v(96) File: C:/DESL/game/game/game/PS2.v Line: 96
Info (10041): Inferred latch for "data[4]" at PS2.v(96) File: C:/DESL/game/game/game/PS2.v Line: 96
Info (10041): Inferred latch for "data[5]" at PS2.v(96) File: C:/DESL/game/game/game/PS2.v Line: 96
Info (10041): Inferred latch for "data[6]" at PS2.v(96) File: C:/DESL/game/game/game/PS2.v Line: 96
Info (10041): Inferred latch for "data[7]" at PS2.v(96) File: C:/DESL/game/game/game/PS2.v Line: 96
Info (10041): Inferred latch for "start" at PS2.v(96) File: C:/DESL/game/game/game/PS2.v Line: 96
Info (12128): Elaborating entity "scorekeeper" for hierarchy "scorekeeper:scorekeeper" File: C:/DESL/game/game/game/dinogame.v Line: 247
Warning (10230): Verilog HDL assignment warning at scorekeeper.v(52): truncated value with size 32 to match size of target (8) File: C:/DESL/game/game/game/scorekeeper.v Line: 52
Warning (10230): Verilog HDL assignment warning at scorekeeper.v(87): truncated value with size 32 to match size of target (26) File: C:/DESL/game/game/game/scorekeeper.v Line: 87
Warning (10230): Verilog HDL assignment warning at scorekeeper.v(90): truncated value with size 32 to match size of target (26) File: C:/DESL/game/game/game/scorekeeper.v Line: 90
Info (12128): Elaborating entity "scoreMemory" for hierarchy "scorekeeper:scorekeeper|scoreMemory:sm" File: C:/DESL/game/game/game/scorekeeper.v Line: 26
Info (12128): Elaborating entity "altsyncram" for hierarchy "scorekeeper:scorekeeper|scoreMemory:sm|altsyncram:altsyncram_component" File: C:/DESL/game/game/game/scoreMemory.v Line: 85
Info (12130): Elaborated megafunction instantiation "scorekeeper:scorekeeper|scoreMemory:sm|altsyncram:altsyncram_component" File: C:/DESL/game/game/game/scoreMemory.v Line: 85
Info (12133): Instantiated megafunction "scorekeeper:scorekeeper|scoreMemory:sm|altsyncram:altsyncram_component" with the following parameter: File: C:/DESL/game/game/game/scoreMemory.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4dm1.tdf
    Info (12023): Found entity 1: altsyncram_4dm1 File: C:/DESL/game/game/game/db/altsyncram_4dm1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4dm1" for hierarchy "scorekeeper:scorekeeper|scoreMemory:sm|altsyncram:altsyncram_component|altsyncram_4dm1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "HSMemory" for hierarchy "scorekeeper:scorekeeper|HSMemory:hsm" File: C:/DESL/game/game/game/scorekeeper.v Line: 27
Info (12128): Elaborating entity "altsyncram" for hierarchy "scorekeeper:scorekeeper|HSMemory:hsm|altsyncram:altsyncram_component" File: C:/DESL/game/game/game/HSMemory.v Line: 85
Info (12130): Elaborated megafunction instantiation "scorekeeper:scorekeeper|HSMemory:hsm|altsyncram:altsyncram_component" File: C:/DESL/game/game/game/HSMemory.v Line: 85
Info (12133): Instantiated megafunction "scorekeeper:scorekeeper|HSMemory:hsm|altsyncram:altsyncram_component" with the following parameter: File: C:/DESL/game/game/game/HSMemory.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "1"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h9m1.tdf
    Info (12023): Found entity 1: altsyncram_h9m1 File: C:/DESL/game/game/game/db/altsyncram_h9m1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_h9m1" for hierarchy "scorekeeper:scorekeeper|HSMemory:hsm|altsyncram:altsyncram_component|altsyncram_h9m1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "part2" for hierarchy "part2:part2" File: C:/DESL/game/game/game/dinogame.v Line: 282
Warning (10036): Verilog HDL or VHDL warning at part2.v(68): object "oX" assigned a value but never read File: C:/DESL/game/game/game/part2.v Line: 68
Warning (10036): Verilog HDL or VHDL warning at part2.v(69): object "oY" assigned a value but never read File: C:/DESL/game/game/game/part2.v Line: 69
Warning (10036): Verilog HDL or VHDL warning at part2.v(90): object "vsposedge" assigned a value but never read File: C:/DESL/game/game/game/part2.v Line: 90
Warning (10858): Verilog HDL warning at part2.v(115): object currentSt used but never assigned File: C:/DESL/game/game/game/part2.v Line: 115
Warning (10858): Verilog HDL warning at part2.v(115): object nextSt used but never assigned File: C:/DESL/game/game/game/part2.v Line: 115
Warning (10036): Verilog HDL or VHDL warning at part2.v(116): object "done" assigned a value but never read File: C:/DESL/game/game/game/part2.v Line: 116
Warning (10230): Verilog HDL assignment warning at part2.v(68): truncated value with size 3 to match size of target (1) File: C:/DESL/game/game/game/part2.v Line: 68
Warning (10230): Verilog HDL assignment warning at part2.v(69): truncated value with size 3 to match size of target (1) File: C:/DESL/game/game/game/part2.v Line: 69
Warning (10230): Verilog HDL assignment warning at part2.v(142): truncated value with size 7 to match size of target (4) File: C:/DESL/game/game/game/part2.v Line: 142
Warning (10230): Verilog HDL assignment warning at part2.v(143): truncated value with size 7 to match size of target (5) File: C:/DESL/game/game/game/part2.v Line: 143
Warning (10855): Verilog HDL warning at part2.v(134): initial value for variable obstacleX should be constant File: C:/DESL/game/game/game/part2.v Line: 134
Warning (10855): Verilog HDL warning at part2.v(134): initial value for variable obstacleY should be constant File: C:/DESL/game/game/game/part2.v Line: 134
Warning (10230): Verilog HDL assignment warning at part2.v(148): truncated value with size 32 to match size of target (18) File: C:/DESL/game/game/game/part2.v Line: 148
Warning (10230): Verilog HDL assignment warning at part2.v(157): truncated value with size 32 to match size of target (16) File: C:/DESL/game/game/game/part2.v Line: 157
Warning (10230): Verilog HDL assignment warning at part2.v(195): truncated value with size 32 to match size of target (8) File: C:/DESL/game/game/game/part2.v Line: 195
Warning (10230): Verilog HDL assignment warning at part2.v(209): truncated value with size 4 to match size of target (3) File: C:/DESL/game/game/game/part2.v Line: 209
Warning (10230): Verilog HDL assignment warning at part2.v(210): truncated value with size 32 to match size of target (15) File: C:/DESL/game/game/game/part2.v Line: 210
Warning (10230): Verilog HDL assignment warning at part2.v(211): truncated value with size 32 to match size of target (8) File: C:/DESL/game/game/game/part2.v Line: 211
Warning (10230): Verilog HDL assignment warning at part2.v(215): truncated value with size 32 to match size of target (7) File: C:/DESL/game/game/game/part2.v Line: 215
Warning (10230): Verilog HDL assignment warning at part2.v(229): truncated value with size 4 to match size of target (3) File: C:/DESL/game/game/game/part2.v Line: 229
Warning (10230): Verilog HDL assignment warning at part2.v(230): truncated value with size 32 to match size of target (15) File: C:/DESL/game/game/game/part2.v Line: 230
Warning (10230): Verilog HDL assignment warning at part2.v(231): truncated value with size 32 to match size of target (8) File: C:/DESL/game/game/game/part2.v Line: 231
Warning (10230): Verilog HDL assignment warning at part2.v(235): truncated value with size 32 to match size of target (7) File: C:/DESL/game/game/game/part2.v Line: 235
Warning (10230): Verilog HDL assignment warning at part2.v(251): truncated value with size 4 to match size of target (3) File: C:/DESL/game/game/game/part2.v Line: 251
Warning (10230): Verilog HDL assignment warning at part2.v(252): truncated value with size 32 to match size of target (15) File: C:/DESL/game/game/game/part2.v Line: 252
Warning (10230): Verilog HDL assignment warning at part2.v(253): truncated value with size 32 to match size of target (8) File: C:/DESL/game/game/game/part2.v Line: 253
Warning (10230): Verilog HDL assignment warning at part2.v(257): truncated value with size 32 to match size of target (7) File: C:/DESL/game/game/game/part2.v Line: 257
Warning (10230): Verilog HDL assignment warning at part2.v(272): truncated value with size 32 to match size of target (8) File: C:/DESL/game/game/game/part2.v Line: 272
Warning (10230): Verilog HDL assignment warning at part2.v(276): truncated value with size 32 to match size of target (7) File: C:/DESL/game/game/game/part2.v Line: 276
Info (12128): Elaborating entity "vga_adapter" for hierarchy "part2:part2|vga_adapter:VGA" File: C:/DESL/game/game/game/part2.v Line: 85
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "part2:part2|vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/DESL/game/game/game/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "part2:part2|vga_adapter:VGA|altsyncram:VideoMemory" File: C:/DESL/game/game/game/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "part2:part2|vga_adapter:VGA|altsyncram:VideoMemory" File: C:/DESL/game/game/game/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "part2:part2|vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/DESL/game/game/game/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "black.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf
    Info (12023): Found entity 1: altsyncram_m6m1 File: C:/DESL/game/game/game/db/altsyncram_m6m1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_m6m1" for hierarchy "part2:part2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: C:/DESL/game/game/game/db/decode_7la.tdf Line: 22
Info (12128): Elaborating entity "decode_7la" for hierarchy "part2:part2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2" File: C:/DESL/game/game/game/db/altsyncram_m6m1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: C:/DESL/game/game/game/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "part2:part2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b" File: C:/DESL/game/game/game/db/altsyncram_m6m1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf
    Info (12023): Found entity 1: mux_ifb File: C:/DESL/game/game/game/db/mux_ifb.tdf Line: 22
Info (12128): Elaborating entity "mux_ifb" for hierarchy "part2:part2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3" File: C:/DESL/game/game/game/db/altsyncram_m6m1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "part2:part2|vga_adapter:VGA|vga_pll:mypll" File: C:/DESL/game/game/game/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "part2:part2|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/DESL/game/game/game/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "part2:part2|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/DESL/game/game/game/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "part2:part2|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/DESL/game/game/game/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/DESL/game/game/game/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "part2:part2|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "part2:part2|vga_adapter:VGA|vga_controller:controller" File: C:/DESL/game/game/game/vga_adapter.v Line: 262
Info (12128): Elaborating entity "loseScreen" for hierarchy "part2:part2|loseScreen:ls" File: C:/DESL/game/game/game/part2.v Line: 119
Info (12128): Elaborating entity "altsyncram" for hierarchy "part2:part2|loseScreen:ls|altsyncram:altsyncram_component" File: C:/DESL/game/game/game/loseScreen.v Line: 81
Info (12130): Elaborated megafunction instantiation "part2:part2|loseScreen:ls|altsyncram:altsyncram_component" File: C:/DESL/game/game/game/loseScreen.v Line: 81
Info (12133): Instantiated megafunction "part2:part2|loseScreen:ls|altsyncram:altsyncram_component" with the following parameter: File: C:/DESL/game/game/game/loseScreen.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../loseScreen.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_brg1.tdf
    Info (12023): Found entity 1: altsyncram_brg1 File: C:/DESL/game/game/game/db/altsyncram_brg1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_brg1" for hierarchy "part2:part2|loseScreen:ls|altsyncram:altsyncram_component|altsyncram_brg1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "menuScreen" for hierarchy "part2:part2|menuScreen:ms" File: C:/DESL/game/game/game/part2.v Line: 120
Info (12128): Elaborating entity "altsyncram" for hierarchy "part2:part2|menuScreen:ms|altsyncram:altsyncram_component" File: C:/DESL/game/game/game/menuScreen.v Line: 81
Info (12130): Elaborated megafunction instantiation "part2:part2|menuScreen:ms|altsyncram:altsyncram_component" File: C:/DESL/game/game/game/menuScreen.v Line: 81
Info (12133): Instantiated megafunction "part2:part2|menuScreen:ms|altsyncram:altsyncram_component" with the following parameter: File: C:/DESL/game/game/game/menuScreen.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../menuScreen.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_drg1.tdf
    Info (12023): Found entity 1: altsyncram_drg1 File: C:/DESL/game/game/game/db/altsyncram_drg1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_drg1" for hierarchy "part2:part2|menuScreen:ms|altsyncram:altsyncram_component|altsyncram_drg1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "background" for hierarchy "part2:part2|background:bg" File: C:/DESL/game/game/game/part2.v Line: 121
Info (12128): Elaborating entity "altsyncram" for hierarchy "part2:part2|background:bg|altsyncram:altsyncram_component" File: C:/DESL/game/game/game/background.v Line: 81
Info (12130): Elaborated megafunction instantiation "part2:part2|background:bg|altsyncram:altsyncram_component" File: C:/DESL/game/game/game/background.v Line: 81
Info (12133): Instantiated megafunction "part2:part2|background:bg|altsyncram:altsyncram_component" with the following parameter: File: C:/DESL/game/game/game/background.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "background.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dmg1.tdf
    Info (12023): Found entity 1: altsyncram_dmg1 File: C:/DESL/game/game/game/db/altsyncram_dmg1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_dmg1" for hierarchy "part2:part2|background:bg|altsyncram:altsyncram_component|altsyncram_dmg1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE1_SoC_Audio_Example" for hierarchy "DE1_SoC_Audio_Example:aud" File: C:/DESL/game/game/game/dinogame.v Line: 306
Warning (10230): Verilog HDL assignment warning at DE1_SoC_Audio_Example.v(91): truncated value with size 32 to match size of target (19) File: C:/DESL/game/game/game/DE1_SoC_Audio_Example.v Line: 91
Info (12128): Elaborating entity "Audio_Controller" for hierarchy "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller" File: C:/DESL/game/game/game/DE1_SoC_Audio_Example.v Line: 150
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: C:/DESL/game/game/game/Audio_Controller/Audio_Controller.v Line: 182
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: C:/DESL/game/game/game/Audio_Controller/Audio_Controller.v Line: 237
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: C:/DESL/game/game/game/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 159
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: C:/DESL/game/game/game/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 181
Info (12128): Elaborating entity "scfifo" for hierarchy "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/DESL/game/game/game/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
Info (12130): Elaborated megafunction instantiation "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/DESL/game/game/game/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
Info (12133): Instantiated megafunction "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/DESL/game/game/game/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf
    Info (12023): Found entity 1: scfifo_7ba1 File: C:/DESL/game/game/game/db/scfifo_7ba1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_7ba1" for hierarchy "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_q2a1 File: C:/DESL/game/game/game/db/a_dpfifo_q2a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_q2a1" for hierarchy "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo" File: C:/DESL/game/game/game/db/scfifo_7ba1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf
    Info (12023): Found entity 1: altsyncram_n3i1 File: C:/DESL/game/game/game/db/altsyncram_n3i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_n3i1" for hierarchy "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram" File: C:/DESL/game/game/game/db/a_dpfifo_q2a1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: C:/DESL/game/game/game/db/cmpr_6l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/DESL/game/game/game/db/a_dpfifo_q2a1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison" File: C:/DESL/game/game/game/db/a_dpfifo_q2a1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: C:/DESL/game/game/game/db/cntr_h2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: C:/DESL/game/game/game/db/a_dpfifo_q2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: C:/DESL/game/game/game/db/cntr_u27.tdf Line: 25
Info (12128): Elaborating entity "cntr_u27" for hierarchy "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter" File: C:/DESL/game/game/game/db/a_dpfifo_q2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/DESL/game/game/game/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr" File: C:/DESL/game/game/game/db/a_dpfifo_q2a1.tdf Line: 58
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: C:/DESL/game/game/game/Audio_Controller/Audio_Controller.v Line: 265
Info (12128): Elaborating entity "Audio_Clock" for hierarchy "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" File: C:/DESL/game/game/game/Audio_Controller/Audio_Controller.v Line: 277
Info (12128): Elaborating entity "altpll" for hierarchy "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: C:/DESL/game/game/game/Audio_Controller/Audio_Clock.v Line: 94
Info (12130): Elaborated megafunction instantiation "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: C:/DESL/game/game/game/Audio_Controller/Audio_Clock.v Line: 94
Info (12133): Instantiated megafunction "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" with the following parameter: File: C:/DESL/game/game/game/Audio_Controller/Audio_Clock.v Line: 94
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Audio_Clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/audio_clock_altpll.v
    Info (12023): Found entity 1: Audio_Clock_altpll File: C:/DESL/game/game/game/db/audio_clock_altpll.v Line: 29
Info (12128): Elaborating entity "Audio_Clock_altpll" for hierarchy "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "avconf" for hierarchy "DE1_SoC_Audio_Example:aud|avconf:avc" File: C:/DESL/game/game/game/DE1_SoC_Audio_Example.v Line: 157
Warning (10230): Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16) File: C:/DESL/game/game/game/avconf/avconf.v Line: 68
Warning (10230): Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6) File: C:/DESL/game/game/game/avconf/avconf.v Line: 119
Warning (10230): Verilog HDL assignment warning at avconf.v(137): truncated value with size 32 to match size of target (16) File: C:/DESL/game/game/game/avconf/avconf.v Line: 137
Warning (10270): Verilog HDL Case Statement warning at avconf.v(131): incomplete case statement has no default case item File: C:/DESL/game/game/game/avconf/avconf.v Line: 131
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0" File: C:/DESL/game/game/game/avconf/avconf.v Line: 84
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(79): truncated value with size 32 to match size of target (1) File: C:/DESL/game/game/game/avconf/I2C_Controller.v Line: 79
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: C:/DESL/game/game/game/avconf/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(91): truncated value with size 32 to match size of target (6) File: C:/DESL/game/game/game/avconf/I2C_Controller.v Line: 91
Info (12128): Elaborating entity "Hexadecimal_To_Seven_Segment" for hierarchy "Hexadecimal_To_Seven_Segment:Segment0" File: C:/DESL/game/game/game/dinogame.v Line: 320
Info (12244): Starting Rapid Recompile for partition "Top"
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/DESL/game/game/game/dinogame.v Line: 78
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/DESL/game/game/game/dinogame.v Line: 78
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/DESL/game/game/game/dinogame.v Line: 78
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/DESL/game/game/game/dinogame.v Line: 78
    Warning (13410): Pin "HEX6[0]" is stuck at VCC File: C:/DESL/game/game/game/dinogame.v Line: 76
    Warning (13410): Pin "HEX6[1]" is stuck at VCC File: C:/DESL/game/game/game/dinogame.v Line: 76
    Warning (13410): Pin "HEX6[2]" is stuck at VCC File: C:/DESL/game/game/game/dinogame.v Line: 76
    Warning (13410): Pin "HEX6[3]" is stuck at VCC File: C:/DESL/game/game/game/dinogame.v Line: 76
    Warning (13410): Pin "HEX6[4]" is stuck at VCC File: C:/DESL/game/game/game/dinogame.v Line: 76
    Warning (13410): Pin "HEX6[5]" is stuck at VCC File: C:/DESL/game/game/game/dinogame.v Line: 76
    Warning (13410): Pin "HEX6[6]" is stuck at VCC File: C:/DESL/game/game/game/dinogame.v Line: 76
    Warning (13410): Pin "HEX7[0]" is stuck at VCC File: C:/DESL/game/game/game/dinogame.v Line: 77
    Warning (13410): Pin "HEX7[1]" is stuck at VCC File: C:/DESL/game/game/game/dinogame.v Line: 77
    Warning (13410): Pin "HEX7[2]" is stuck at VCC File: C:/DESL/game/game/game/dinogame.v Line: 77
    Warning (13410): Pin "HEX7[3]" is stuck at VCC File: C:/DESL/game/game/game/dinogame.v Line: 77
    Warning (13410): Pin "HEX7[4]" is stuck at VCC File: C:/DESL/game/game/game/dinogame.v Line: 77
    Warning (13410): Pin "HEX7[5]" is stuck at VCC File: C:/DESL/game/game/game/dinogame.v Line: 77
    Warning (13410): Pin "HEX7[6]" is stuck at VCC File: C:/DESL/game/game/game/dinogame.v Line: 77
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/DESL/game/game/game/dinogame.v Line: 85
Warning (14632): Output pin "_subnet_pin_147" driven by bidirectional pin "PS2_CLK" cannot be tri-stated File: C:/DESL/game/game/game/dinogame.v Line: 61
Warning (14632): Output pin "_subnet_pin_149" driven by bidirectional pin "PS2_DAT" cannot be tri-stated File: C:/DESL/game/game/game/dinogame.v Line: 62
Warning (14632): Output pin "_subnet_pin_151" driven by bidirectional pin "AUD_BCLK" cannot be tri-stated File: C:/DESL/game/game/game/dinogame.v Line: 63
Warning (14632): Output pin "_subnet_pin_153" driven by bidirectional pin "AUD_ADCLRCK" cannot be tri-stated File: C:/DESL/game/game/game/dinogame.v Line: 64
Warning (14632): Output pin "_subnet_pin_155" driven by bidirectional pin "AUD_DACLRCK" cannot be tri-stated File: C:/DESL/game/game/game/dinogame.v Line: 65
Warning (14632): Output pin "_subnet_pin_157" driven by bidirectional pin "FPGA_I2C_SDAT" cannot be tri-stated File: C:/DESL/game/game/game/dinogame.v Line: 67
Info (21057): Implemented 1819 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 130 output pins
    Info (21060): Implemented 6 bidirectional pins
    Info (21061): Implemented 1436 logic cells
    Info (21064): Implemented 228 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 1 DSP elements
Warning (20013): Ignored 385 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "1.5 V" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
Info (144001): Generated suppressed messages file C:/DESL/game/game/game/output_files/dinoGame.map.smsg
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 479 warnings
    Info: Peak virtual memory: 4847 megabytes
    Info: Processing ended: Sun Dec 03 22:57:01 2023
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/DESL/game/game/game/output_files/dinoGame.map.smsg.


