// Seed: 1381347984
module module_0 ();
  wire id_1, id_2;
  logic [1 : -1] id_3;
  logic id_4 = 1;
  wire id_5;
  wire id_6;
  wire id_7;
  id_8 :
  assert property (@(posedge 1) 1'd0)
  else $clog2(94);
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd97
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire _id_3;
  output wire id_2;
  inout reg id_1;
  wire id_9;
  parameter id_10 = -1;
  assign id_1 = -1;
  initial begin : LABEL_0
    id_1 = new;
  end
  module_0 modCall_1 ();
  wire id_11;
  static logic [1 : id_3] id_12, id_13;
  always @(posedge id_4) id_1 = id_10;
  wire id_14;
endmodule
