// Seed: 3401508868
module module_0 (
    output supply1 id_0,
    output uwire id_1,
    output uwire id_2,
    input wand id_3,
    output uwire id_4,
    input wand id_5,
    input wand id_6,
    output uwire id_7
);
  wire id_9;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd83
) (
    input uwire id_0,
    input wand id_1,
    input supply1 id_2,
    input tri0 _id_3,
    output uwire id_4,
    input wire id_5,
    input tri1 id_6,
    output wire id_7,
    input tri0 id_8,
    output uwire id_9,
    input uwire id_10,
    input supply0 id_11,
    input wire id_12,
    output logic id_13
);
  logic [id_3 : -1 'd0] id_15 = 1;
  wire id_16;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_4,
      id_6,
      id_9,
      id_0,
      id_0,
      id_4
  );
  parameter id_17 = (-1);
  always id_13 <= -1;
  assign id_4 = -1;
endmodule
