`timescale 1ns/1ps

module mux(d0, d1, d2, d3, selects, dout);
	input d0, d1, d2, d3;
	input [1:0] selects; //2-bit bus for select
	output reg dout;
	
	
	always @ (d0, d1, d2, d3, selects) //run as long as data inputs are valid
	begin
		if (selects==2'b00)
			dout = d0;
		else if(selects==2'b01)	
			dout = d1;
		else if(selects==2'b10)
			dout = d2;
		else if(selects==2'b11)
			dout = d3;
	end
endmodule