High-level interconnect model for the quantum logic array architecture