Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\QuartusProject\Examples\reloj_soc.qsys --block-symbol-file --output-directory=D:\QuartusProject\Examples\reloj_soc --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Examples/reloj_soc.qsys
Progress: Reading input file
Progress: Adding AUDIO [altera_up_avalon_audio 18.0]
Progress: Parameterizing module AUDIO
Progress: Adding AUDIO_CONFIG [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module AUDIO_CONFIG
Progress: Adding AUDIO_PLL [altera_up_avalon_audio_pll 18.0]
Progress: Parameterizing module AUDIO_PLL
Progress: Adding CLK [clock_source 18.0]
Progress: Parameterizing module CLK
Progress: Adding NIOS_II [altera_nios2_gen2 18.0]
Progress: Parameterizing module NIOS_II
Progress: Adding RAM [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module RAM
Progress: Adding REG_BUTTONS [altera_avalon_pio 18.0]
Progress: Parameterizing module REG_BUTTONS
Progress: Adding REG_LEDS [altera_avalon_pio 18.0]
Progress: Parameterizing module REG_LEDS
Progress: Adding TIMER [altera_avalon_timer 18.0]
Progress: Parameterizing module TIMER
Progress: Adding UART [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module UART
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: reloj_soc.UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\QuartusProject\Examples\reloj_soc.qsys --synthesis=VERILOG --output-directory=D:\QuartusProject\Examples\reloj_soc\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Examples/reloj_soc.qsys
Progress: Reading input file
Progress: Adding AUDIO [altera_up_avalon_audio 18.0]
Progress: Parameterizing module AUDIO
Progress: Adding AUDIO_CONFIG [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module AUDIO_CONFIG
Progress: Adding AUDIO_PLL [altera_up_avalon_audio_pll 18.0]
Progress: Parameterizing module AUDIO_PLL
Progress: Adding CLK [clock_source 18.0]
Progress: Parameterizing module CLK
Progress: Adding NIOS_II [altera_nios2_gen2 18.0]
Progress: Parameterizing module NIOS_II
Progress: Adding RAM [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module RAM
Progress: Adding REG_BUTTONS [altera_avalon_pio 18.0]
Progress: Parameterizing module REG_BUTTONS
Progress: Adding REG_LEDS [altera_avalon_pio 18.0]
Progress: Parameterizing module REG_LEDS
Progress: Adding TIMER [altera_avalon_timer 18.0]
Progress: Parameterizing module TIMER
Progress: Adding UART [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module UART
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: reloj_soc.UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: reloj_soc: Generating reloj_soc "reloj_soc" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: AUDIO: Starting Generation of Audio Controller
Info: AUDIO: "reloj_soc" instantiated altera_up_avalon_audio "AUDIO"
Info: AUDIO_CONFIG: Starting Generation of Audio and Video Config
Info: AUDIO_CONFIG: "reloj_soc" instantiated altera_up_avalon_audio_and_video_config "AUDIO_CONFIG"
Info: AUDIO_PLL: "reloj_soc" instantiated altera_up_avalon_audio_pll "AUDIO_PLL"
Info: NIOS_II: "reloj_soc" instantiated altera_nios2_gen2 "NIOS_II"
Info: RAM: Starting RTL generation for module 'reloj_soc_RAM'
Info: RAM:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=reloj_soc_RAM --dir=C:/Users/f_cec/AppData/Local/Temp/alt0245_3440248469536332867.dir/0004_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/f_cec/AppData/Local/Temp/alt0245_3440248469536332867.dir/0004_RAM_gen//reloj_soc_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'reloj_soc_RAM'
Info: RAM: "reloj_soc" instantiated altera_avalon_onchip_memory2 "RAM"
Info: REG_BUTTONS: Starting RTL generation for module 'reloj_soc_REG_BUTTONS'
Info: REG_BUTTONS:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=reloj_soc_REG_BUTTONS --dir=C:/Users/f_cec/AppData/Local/Temp/alt0245_3440248469536332867.dir/0005_REG_BUTTONS_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/f_cec/AppData/Local/Temp/alt0245_3440248469536332867.dir/0005_REG_BUTTONS_gen//reloj_soc_REG_BUTTONS_component_configuration.pl  --do_build_sim=0  ]
Info: REG_BUTTONS: Done RTL generation for module 'reloj_soc_REG_BUTTONS'
Info: REG_BUTTONS: "reloj_soc" instantiated altera_avalon_pio "REG_BUTTONS"
Info: REG_LEDS: Starting RTL generation for module 'reloj_soc_REG_LEDS'
Info: REG_LEDS:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=reloj_soc_REG_LEDS --dir=C:/Users/f_cec/AppData/Local/Temp/alt0245_3440248469536332867.dir/0006_REG_LEDS_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/f_cec/AppData/Local/Temp/alt0245_3440248469536332867.dir/0006_REG_LEDS_gen//reloj_soc_REG_LEDS_component_configuration.pl  --do_build_sim=0  ]
Info: REG_LEDS: Done RTL generation for module 'reloj_soc_REG_LEDS'
Info: REG_LEDS: "reloj_soc" instantiated altera_avalon_pio "REG_LEDS"
Info: TIMER: Starting RTL generation for module 'reloj_soc_TIMER'
Info: TIMER:   Generation command is [exec C:/intelFPGA_lite/18.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=reloj_soc_TIMER --dir=C:/Users/f_cec/AppData/Local/Temp/alt0245_3440248469536332867.dir/0007_TIMER_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/f_cec/AppData/Local/Temp/alt0245_3440248469536332867.dir/0007_TIMER_gen//reloj_soc_TIMER_component_configuration.pl  --do_build_sim=0  ]
Info: TIMER: Done RTL generation for module 'reloj_soc_TIMER'
Info: TIMER: "reloj_soc" instantiated altera_avalon_timer "TIMER"
Info: UART: Starting RTL generation for module 'reloj_soc_UART'
Info: UART:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=reloj_soc_UART --dir=C:/Users/f_cec/AppData/Local/Temp/alt0245_3440248469536332867.dir/0008_UART_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/f_cec/AppData/Local/Temp/alt0245_3440248469536332867.dir/0008_UART_gen//reloj_soc_UART_component_configuration.pl  --do_build_sim=0  ]
Info: UART: Done RTL generation for module 'reloj_soc_UART'
Info: UART: "reloj_soc" instantiated altera_avalon_jtag_uart "UART"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "reloj_soc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "reloj_soc" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "reloj_soc" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "reloj_soc" instantiated altera_reset_controller "rst_controller"
Info: audio_pll: "AUDIO_PLL" instantiated altera_pll "audio_pll"
Info: reset_from_locked: "AUDIO_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: cpu: Starting RTL generation for module 'reloj_soc_NIOS_II_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=reloj_soc_NIOS_II_cpu --dir=C:/Users/f_cec/AppData/Local/Temp/alt0245_3440248469536332867.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/f_cec/AppData/Local/Temp/alt0245_3440248469536332867.dir/0014_cpu_gen//reloj_soc_NIOS_II_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2025.06.06 16:12:51 (*) Starting Nios II generation
Info: cpu: # 2025.06.06 16:12:51 (*)   Checking for plaintext license.
Info: cpu: # 2025.06.06 16:12:52 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/
Info: cpu: # 2025.06.06 16:12:52 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2025.06.06 16:12:52 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2025.06.06 16:12:52 (*)   Plaintext license not found.
Info: cpu: # 2025.06.06 16:12:52 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2025.06.06 16:12:52 (*)   Elaborating CPU configuration settings
Info: cpu: # 2025.06.06 16:12:52 (*)   Creating all objects for CPU
Info: cpu: # 2025.06.06 16:12:53 (*)   Generating RTL from CPU objects
Info: cpu: # 2025.06.06 16:12:53 (*)   Creating plain-text RTL
Info: cpu: # 2025.06.06 16:12:53 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'reloj_soc_NIOS_II_cpu'
Info: cpu: "NIOS_II" instantiated altera_nios2_gen2_unit "cpu"
Info: NIOS_II_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "NIOS_II_data_master_translator"
Info: AUDIO_avalon_audio_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "AUDIO_avalon_audio_slave_translator"
Info: NIOS_II_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "NIOS_II_data_master_agent"
Info: AUDIO_avalon_audio_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "AUDIO_avalon_audio_slave_agent"
Info: AUDIO_avalon_audio_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "AUDIO_avalon_audio_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: reloj_soc: Done "reloj_soc" with 37 modules, 74 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
