xpm_cdc.sv,systemverilog,xpm,D:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xpm,D:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,D:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_VCOMP.vhd,
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_2_6,../../../ipstatic/simulation/fifo_generator_vlog_beh.v,
fifo_generator_v13_2_rfs.vhd,vhdl,fifo_generator_v13_2_6,../../../ipstatic/hdl/fifo_generator_v13_2_rfs.vhd,
fifo_generator_v13_2_rfs.v,verilog,fifo_generator_v13_2_6,../../../ipstatic/hdl/fifo_generator_v13_2_rfs.v,
fifo_generator_uart.v,verilog,xil_defaultlib,../../../../Sampler_XADC.gen/sources_1/ip/fifo_generator_uart/sim/fifo_generator_uart.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
