
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.748462                       # Number of seconds simulated
sim_ticks                                1748462290500                       # Number of ticks simulated
final_tick                               1748462290500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 853135                       # Simulator instruction rate (inst/s)
host_op_rate                                  1495228                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2983349431                       # Simulator tick rate (ticks/s)
host_mem_usage                                 825112                       # Number of bytes of host memory used
host_seconds                                   586.07                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313787                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           43200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       495912384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          495955584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        43200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     78788160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        78788160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          7748631                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7749306                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1231065                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1231065                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              24707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          283627726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             283652434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         24707                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            24707                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        45061401                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             45061401                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        45061401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             24707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         283627726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            328713835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     7749306                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1231065                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7749306                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1231065                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              494051968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1903616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                78713792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               495955584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             78788160                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  29744                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1141                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      6509350                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            491803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            476151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            473271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            497967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            470141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            471323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            478225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            470149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            473670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            474303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           483093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           486285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           488573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           496816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           496532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           491260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             77649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             77944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             77121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             84602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             77933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             73179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             79774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             72425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             73294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             72173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            72940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            77029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            78061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            78703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            78593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            78483                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1748447266500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7749306                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1231065                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7719562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  27479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  73307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  73512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  73488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  73482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  73482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  73485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  73485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  73482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  73559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  73492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  73671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  73691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  73515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  73504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  73476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  73475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6744587                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     84.922288                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.707182                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   107.451782                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      6066960     89.95%     89.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       501098      7.43%     97.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        49135      0.73%     98.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        20047      0.30%     98.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14641      0.22%     98.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14757      0.22%     98.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14699      0.22%     99.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11044      0.16%     99.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        52206      0.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6744587                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        73475                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     105.063314                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     53.614862                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    158.923379                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         63505     86.43%     86.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         7568     10.30%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         1860      2.53%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          439      0.60%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           72      0.10%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           19      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         73475                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        73475                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.739068                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.711698                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.967483                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            45990     62.59%     62.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1147      1.56%     64.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            25862     35.20%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              472      0.64%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         73475                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 176195754000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            320937541500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                38597810000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22824.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41574.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       282.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        45.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    283.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     45.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1532775                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  672103                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 19.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.65                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     194696.55                       # Average gap between requests
system.mem_ctrls.pageHitRate                    24.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              25302707640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              13806040875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             29866434000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             4021662960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         114200707920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         941780571120                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         222951004500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1351929129015                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            773.212601                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 365171679500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   58384820000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1324900701750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              25686370080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              14015380500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             30346149600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3948108480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         114200707920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         942957334980                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         221918755500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1353072807060                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            773.866708                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 363120534500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   58384820000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1326951846750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       3496924581                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313787                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966684                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981010                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966684                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046968                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076421                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654672                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763601                       # number of memory refs
system.cpu.num_load_insts                   221285044                       # Number of load instructions
system.cpu.num_store_insts                   72478557                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3496924581                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901002                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420256     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285044     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478557      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313787                       # Class of executed instruction
system.cpu.dcache.tags.replacements          12499794                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.845681                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           281276911                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12500818                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.500680                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         669207500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.845681                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999849                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999849                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          620                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1187611734                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1187611734                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    209214783                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       209214783                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     72062128                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       72062128                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     281276911                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        281276911                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    281276911                       # number of overall hits
system.cpu.dcache.overall_hits::total       281276911                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     12084388                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12084388                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       416430                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       416430                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     12500818                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12500818                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     12500818                       # number of overall misses
system.cpu.dcache.overall_misses::total      12500818                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 768395868000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 768395868000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  21425082000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21425082000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 789820950000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 789820950000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 789820950000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 789820950000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293777729                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293777729                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293777729                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293777729                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.054607                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.054607                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005746                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005746                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.042552                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.042552                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.042552                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.042552                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 63585.832232                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63585.832232                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 51449.420071                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51449.420071                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 63181.541400                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63181.541400                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 63181.541400                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63181.541400                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2376505                       # number of writebacks
system.cpu.dcache.writebacks::total           2376505                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     12084388                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     12084388                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       416430                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       416430                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     12500818                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     12500818                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     12500818                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     12500818                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 756311480000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 756311480000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  21008652000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21008652000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 777320132000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 777320132000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 777320132000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 777320132000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.054607                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.054607                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005746                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005746                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.042552                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.042552                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.042552                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.042552                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 62585.832232                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62585.832232                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 50449.420071                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50449.420071                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 62181.541400                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62181.541400                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 62181.541400                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62181.541400                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                31                       # number of replacements
system.cpu.icache.tags.tagsinuse           614.658267                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677317269                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               677                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1000468.639586                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   614.658267                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.600252                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.600252                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          646                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          646                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.630859                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2709272461                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2709272461                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677317269                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677317269                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677317269                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677317269                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677317269                       # number of overall hits
system.cpu.icache.overall_hits::total       677317269                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          677                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           677                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          677                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            677                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          677                       # number of overall misses
system.cpu.icache.overall_misses::total           677                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     54227000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54227000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     54227000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54227000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     54227000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54227000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317946                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 80098.966027                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80098.966027                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 80098.966027                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80098.966027                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 80098.966027                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80098.966027                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           31                       # number of writebacks
system.cpu.icache.writebacks::total                31                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          677                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          677                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          677                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          677                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          677                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          677                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     53550000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53550000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     53550000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53550000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     53550000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53550000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 79098.966027                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79098.966027                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 79098.966027                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79098.966027                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 79098.966027                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79098.966027                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   7926241                       # number of replacements
system.l2.tags.tagsinuse                  8026.045982                       # Cycle average of tags in use
system.l2.tags.total_refs                    15639093                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7934393                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.971051                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              330860235500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1462.112241                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.944306                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       6562.989435                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.178480                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.801146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979742                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8152                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          452                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3076                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3893                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          731                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.995117                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  33352142                       # Number of tag accesses
system.l2.tags.data_accesses                 33352142                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      2376505                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2376505                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           31                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               31                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             185395                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                185395                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        4566792                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4566792                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     2                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               4752187                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4752189                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    2                       # number of overall hits
system.l2.overall_hits::cpu.data              4752187                       # number of overall hits
system.l2.overall_hits::total                 4752189                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           231035                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              231035                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           675                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              675                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      7517596                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7517596                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 675                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             7748631                       # number of demand (read+write) misses
system.l2.demand_misses::total                7749306                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                675                       # number of overall misses
system.l2.overall_misses::cpu.data            7748631                       # number of overall misses
system.l2.overall_misses::total               7749306                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  18437359000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18437359000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     52510000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52510000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 690233582000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 690233582000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      52510000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  708670941000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     708723451000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     52510000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 708670941000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    708723451000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2376505                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2376505                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           31                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           31                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         416430                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            416430                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          677                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            677                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     12084388                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12084388                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               677                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          12500818                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             12501495                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              677                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         12500818                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            12501495                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.554799                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.554799                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.997046                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997046                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.622092                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.622092                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.997046                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.619850                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.619870                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.997046                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.619850                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.619870                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 79803.315515                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79803.315515                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 77792.592593                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77792.592593                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 91815.732317                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91815.732317                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 77792.592593                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 91457.567279                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91456.376997                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 77792.592593                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 91457.567279                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91456.376997                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1231065                       # number of writebacks
system.l2.writebacks::total                   1231065                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks      1011261                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1011261                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       231035                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         231035                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          675                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          675                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      7517596                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7517596                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        7748631                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7749306                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       7748631                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7749306                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  16127009000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16127009000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     45760000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45760000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 615057622000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 615057622000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     45760000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 631184631000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 631230391000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     45760000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 631184631000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 631230391000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.554799                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.554799                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.997046                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997046                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.622092                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.622092                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.997046                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.619850                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.619870                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.997046                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.619850                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.619870                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 69803.315515                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69803.315515                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 67792.592593                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67792.592593                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81815.732317                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81815.732317                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 67792.592593                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 81457.567279                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81456.376997                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 67792.592593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 81457.567279                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81456.376997                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            7518271                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1231065                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6509350                       # Transaction distribution
system.membus.trans_dist::ReadExReq            231035                       # Transaction distribution
system.membus.trans_dist::ReadExResp           231035                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7518271                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     23239027                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     23239027                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               23239027                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    574743744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    574743744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               574743744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          15489721                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                15489721    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            15489721                       # Request fanout histogram
system.membus.reqLayer2.occupancy         20421045500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        43227694500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     25001320                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     12499825                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        1197087                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      1197087                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp          12085065                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3607570                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           31                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        16818464                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           416430                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          416430                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           677                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12084388                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1385                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     37501429                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              37502814                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        45312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    952148672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              952193984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7926241                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         20427736                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.058601                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.234877                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               19230648     94.14%     94.14% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1197088      5.86%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           20427736                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14877196000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1015500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18751227000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
