// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _subtract_max_HH_
#define _subtract_max_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct subtract_max : public sc_module {
    // Port declarations 31
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<32> > in_sub_max_c_V_V_dout;
    sc_in< sc_logic > in_sub_max_c_V_V_empty_n;
    sc_out< sc_logic > in_sub_max_c_V_V_read;
    sc_in< sc_lv<32> > in_sub_max_r_V_V_dout;
    sc_in< sc_logic > in_sub_max_r_V_V_empty_n;
    sc_out< sc_logic > in_sub_max_r_V_V_read;
    sc_out< sc_lv<32> > in_proc_1_iter_r_V_V_din;
    sc_in< sc_logic > in_proc_1_iter_r_V_V_full_n;
    sc_out< sc_logic > in_proc_1_iter_r_V_V_write;
    sc_out< sc_lv<32> > in_proc_1_iter_c_V_V_din;
    sc_in< sc_logic > in_proc_1_iter_c_V_V_full_n;
    sc_out< sc_logic > in_proc_1_iter_c_V_V_write;
    sc_in< sc_lv<32> > max_input_V_V_dout;
    sc_in< sc_logic > max_input_V_V_empty_n;
    sc_out< sc_logic > max_input_V_V_read;
    sc_in< sc_lv<512> > in_sub_max_V_V_dout;
    sc_in< sc_logic > in_sub_max_V_V_empty_n;
    sc_out< sc_logic > in_sub_max_V_V_read;
    sc_out< sc_lv<512> > in_proc_1_V_V_din;
    sc_in< sc_logic > in_proc_1_V_V_full_n;
    sc_out< sc_logic > in_proc_1_V_V_write;


    // Module declarations
    subtract_max(sc_module_name name);
    SC_HAS_PROCESS(subtract_max);

    ~subtract_max();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > in_sub_max_c_V_V_blk_n;
    sc_signal< sc_logic > in_sub_max_r_V_V_blk_n;
    sc_signal< sc_logic > in_proc_1_iter_r_V_V_blk_n;
    sc_signal< sc_logic > in_proc_1_iter_c_V_V_blk_n;
    sc_signal< sc_logic > max_input_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > tmp_i_28_reg_755;
    sc_signal< sc_logic > in_sub_max_V_V_blk_n;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_746;
    sc_signal< sc_logic > in_proc_1_V_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_746_pp0_iter1_reg;
    sc_signal< sc_lv<64> > indvar_flatten_reg_167;
    sc_signal< sc_lv<32> > iter_i_reg_178;
    sc_signal< sc_lv<32> > tmp_V_5_reg_730;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<32> > tmp_V_4_reg_736;
    sc_signal< sc_lv<64> > bound_fu_195_p2;
    sc_signal< sc_lv<64> > bound_reg_741;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_201_p2;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<64> > indvar_flatten_next_fu_206_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > tmp_i_28_fu_225_p2;
    sc_signal< sc_lv<32> > iter_fu_231_p2;
    sc_signal< sc_lv<32> > tmp_15_fu_242_p1;
    sc_signal< sc_lv<32> > tmp_15_reg_764;
    sc_signal< sc_lv<32> > p_Result_1_i_reg_770;
    sc_signal< sc_lv<32> > p_Result_2_i_reg_776;
    sc_signal< sc_lv<32> > p_Result_3_i_reg_782;
    sc_signal< sc_lv<32> > p_Result_4_i_reg_788;
    sc_signal< sc_lv<32> > p_Result_5_i_reg_794;
    sc_signal< sc_lv<32> > p_Result_6_i_reg_800;
    sc_signal< sc_lv<32> > p_Result_7_i_reg_806;
    sc_signal< sc_lv<32> > p_Result_8_i_reg_812;
    sc_signal< sc_lv<32> > p_Result_9_i_reg_818;
    sc_signal< sc_lv<32> > p_Result_i_reg_824;
    sc_signal< sc_lv<32> > p_Result_10_i_reg_830;
    sc_signal< sc_lv<32> > p_Result_16_i_reg_836;
    sc_signal< sc_lv<32> > p_Result_13_i_reg_842;
    sc_signal< sc_lv<32> > p_Result_14_i_reg_848;
    sc_signal< sc_lv<32> > p_Result_15_i_reg_854;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > tmp_V_fu_116;
    sc_signal< sc_lv<32> > bound_fu_195_p0;
    sc_signal< sc_lv<32> > bound_fu_195_p1;
    sc_signal< sc_lv<1> > exitcond_i2_fu_212_p2;
    sc_signal< sc_lv<32> > iter_i_mid2_fu_217_p3;
    sc_signal< sc_lv<1> > tmp_19_i_fu_399_p2;
    sc_signal< sc_lv<32> > ret_V_2_i_fu_404_p2;
    sc_signal< sc_lv<1> > tmp_19_1_i_fu_417_p2;
    sc_signal< sc_lv<32> > ret_V_2_1_i_fu_422_p2;
    sc_signal< sc_lv<1> > tmp_19_2_i_fu_435_p2;
    sc_signal< sc_lv<32> > ret_V_2_2_i_fu_440_p2;
    sc_signal< sc_lv<1> > tmp_19_3_i_fu_453_p2;
    sc_signal< sc_lv<32> > ret_V_2_3_i_fu_458_p2;
    sc_signal< sc_lv<1> > tmp_19_4_i_fu_471_p2;
    sc_signal< sc_lv<32> > ret_V_2_4_i_fu_476_p2;
    sc_signal< sc_lv<1> > tmp_19_5_i_fu_489_p2;
    sc_signal< sc_lv<32> > ret_V_2_5_i_fu_494_p2;
    sc_signal< sc_lv<1> > tmp_19_6_i_fu_507_p2;
    sc_signal< sc_lv<32> > ret_V_2_6_i_fu_512_p2;
    sc_signal< sc_lv<1> > tmp_19_7_i_fu_525_p2;
    sc_signal< sc_lv<32> > ret_V_2_7_i_fu_530_p2;
    sc_signal< sc_lv<1> > tmp_19_8_i_fu_543_p2;
    sc_signal< sc_lv<32> > ret_V_2_8_i_fu_548_p2;
    sc_signal< sc_lv<1> > tmp_19_9_i_fu_561_p2;
    sc_signal< sc_lv<32> > ret_V_2_9_i_fu_566_p2;
    sc_signal< sc_lv<1> > tmp_19_i_26_fu_579_p2;
    sc_signal< sc_lv<32> > ret_V_2_i_27_fu_584_p2;
    sc_signal< sc_lv<1> > tmp_19_10_i_fu_597_p2;
    sc_signal< sc_lv<32> > ret_V_2_10_i_fu_602_p2;
    sc_signal< sc_lv<1> > tmp_19_11_i_fu_615_p2;
    sc_signal< sc_lv<32> > ret_V_2_11_i_fu_620_p2;
    sc_signal< sc_lv<1> > tmp_19_12_i_fu_633_p2;
    sc_signal< sc_lv<32> > ret_V_2_12_i_fu_638_p2;
    sc_signal< sc_lv<1> > tmp_19_13_i_fu_651_p2;
    sc_signal< sc_lv<32> > ret_V_2_13_i_fu_656_p2;
    sc_signal< sc_lv<1> > tmp_19_14_i_fu_669_p2;
    sc_signal< sc_lv<32> > ret_V_2_14_i_fu_674_p2;
    sc_signal< sc_lv<32> > tmp_14_fu_679_p3;
    sc_signal< sc_lv<32> > tmp_13_fu_661_p3;
    sc_signal< sc_lv<32> > tmp_12_fu_643_p3;
    sc_signal< sc_lv<32> > tmp_11_fu_625_p3;
    sc_signal< sc_lv<32> > tmp_10_fu_607_p3;
    sc_signal< sc_lv<32> > tmp_s_fu_589_p3;
    sc_signal< sc_lv<32> > tmp_9_fu_571_p3;
    sc_signal< sc_lv<32> > tmp_8_fu_553_p3;
    sc_signal< sc_lv<32> > tmp_7_fu_535_p3;
    sc_signal< sc_lv<32> > tmp_6_fu_517_p3;
    sc_signal< sc_lv<32> > tmp_5_fu_499_p3;
    sc_signal< sc_lv<32> > tmp_4_fu_481_p3;
    sc_signal< sc_lv<32> > tmp_3_fu_463_p3;
    sc_signal< sc_lv<32> > tmp_2_fu_445_p3;
    sc_signal< sc_lv<32> > tmp_1_fu_427_p3;
    sc_signal< sc_lv<32> > tmp_fu_409_p3;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<64> > bound_fu_195_p00;
    sc_signal< sc_lv<64> > bound_fu_195_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_state6;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<32> ap_const_lv32_80;
    static const sc_lv<32> ap_const_lv32_9F;
    static const sc_lv<32> ap_const_lv32_A0;
    static const sc_lv<32> ap_const_lv32_BF;
    static const sc_lv<32> ap_const_lv32_C0;
    static const sc_lv<32> ap_const_lv32_DF;
    static const sc_lv<32> ap_const_lv32_E0;
    static const sc_lv<32> ap_const_lv32_FF;
    static const sc_lv<32> ap_const_lv32_100;
    static const sc_lv<32> ap_const_lv32_11F;
    static const sc_lv<32> ap_const_lv32_120;
    static const sc_lv<32> ap_const_lv32_13F;
    static const sc_lv<32> ap_const_lv32_140;
    static const sc_lv<32> ap_const_lv32_15F;
    static const sc_lv<32> ap_const_lv32_160;
    static const sc_lv<32> ap_const_lv32_17F;
    static const sc_lv<32> ap_const_lv32_180;
    static const sc_lv<32> ap_const_lv32_19F;
    static const sc_lv<32> ap_const_lv32_1A0;
    static const sc_lv<32> ap_const_lv32_1BF;
    static const sc_lv<32> ap_const_lv32_1C0;
    static const sc_lv<32> ap_const_lv32_1DF;
    static const sc_lv<32> ap_const_lv32_1E0;
    static const sc_lv<32> ap_const_lv32_1FF;
    static const sc_lv<32> ap_const_lv32_80000000;
    static const sc_lv<32> ap_const_lv32_3;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_bound_fu_195_p0();
    void thread_bound_fu_195_p00();
    void thread_bound_fu_195_p1();
    void thread_bound_fu_195_p10();
    void thread_bound_fu_195_p2();
    void thread_exitcond_flatten_fu_201_p2();
    void thread_exitcond_i2_fu_212_p2();
    void thread_in_proc_1_V_V_blk_n();
    void thread_in_proc_1_V_V_din();
    void thread_in_proc_1_V_V_write();
    void thread_in_proc_1_iter_c_V_V_blk_n();
    void thread_in_proc_1_iter_c_V_V_din();
    void thread_in_proc_1_iter_c_V_V_write();
    void thread_in_proc_1_iter_r_V_V_blk_n();
    void thread_in_proc_1_iter_r_V_V_din();
    void thread_in_proc_1_iter_r_V_V_write();
    void thread_in_sub_max_V_V_blk_n();
    void thread_in_sub_max_V_V_read();
    void thread_in_sub_max_c_V_V_blk_n();
    void thread_in_sub_max_c_V_V_read();
    void thread_in_sub_max_r_V_V_blk_n();
    void thread_in_sub_max_r_V_V_read();
    void thread_indvar_flatten_next_fu_206_p2();
    void thread_internal_ap_ready();
    void thread_iter_fu_231_p2();
    void thread_iter_i_mid2_fu_217_p3();
    void thread_max_input_V_V_blk_n();
    void thread_max_input_V_V_read();
    void thread_real_start();
    void thread_ret_V_2_10_i_fu_602_p2();
    void thread_ret_V_2_11_i_fu_620_p2();
    void thread_ret_V_2_12_i_fu_638_p2();
    void thread_ret_V_2_13_i_fu_656_p2();
    void thread_ret_V_2_14_i_fu_674_p2();
    void thread_ret_V_2_1_i_fu_422_p2();
    void thread_ret_V_2_2_i_fu_440_p2();
    void thread_ret_V_2_3_i_fu_458_p2();
    void thread_ret_V_2_4_i_fu_476_p2();
    void thread_ret_V_2_5_i_fu_494_p2();
    void thread_ret_V_2_6_i_fu_512_p2();
    void thread_ret_V_2_7_i_fu_530_p2();
    void thread_ret_V_2_8_i_fu_548_p2();
    void thread_ret_V_2_9_i_fu_566_p2();
    void thread_ret_V_2_i_27_fu_584_p2();
    void thread_ret_V_2_i_fu_404_p2();
    void thread_start_out();
    void thread_start_write();
    void thread_tmp_10_fu_607_p3();
    void thread_tmp_11_fu_625_p3();
    void thread_tmp_12_fu_643_p3();
    void thread_tmp_13_fu_661_p3();
    void thread_tmp_14_fu_679_p3();
    void thread_tmp_15_fu_242_p1();
    void thread_tmp_19_10_i_fu_597_p2();
    void thread_tmp_19_11_i_fu_615_p2();
    void thread_tmp_19_12_i_fu_633_p2();
    void thread_tmp_19_13_i_fu_651_p2();
    void thread_tmp_19_14_i_fu_669_p2();
    void thread_tmp_19_1_i_fu_417_p2();
    void thread_tmp_19_2_i_fu_435_p2();
    void thread_tmp_19_3_i_fu_453_p2();
    void thread_tmp_19_4_i_fu_471_p2();
    void thread_tmp_19_5_i_fu_489_p2();
    void thread_tmp_19_6_i_fu_507_p2();
    void thread_tmp_19_7_i_fu_525_p2();
    void thread_tmp_19_8_i_fu_543_p2();
    void thread_tmp_19_9_i_fu_561_p2();
    void thread_tmp_19_i_26_fu_579_p2();
    void thread_tmp_19_i_fu_399_p2();
    void thread_tmp_1_fu_427_p3();
    void thread_tmp_2_fu_445_p3();
    void thread_tmp_3_fu_463_p3();
    void thread_tmp_4_fu_481_p3();
    void thread_tmp_5_fu_499_p3();
    void thread_tmp_6_fu_517_p3();
    void thread_tmp_7_fu_535_p3();
    void thread_tmp_8_fu_553_p3();
    void thread_tmp_9_fu_571_p3();
    void thread_tmp_fu_409_p3();
    void thread_tmp_i_28_fu_225_p2();
    void thread_tmp_s_fu_589_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
