<HTML>
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>

Loading design for application trce from file blank_trb3_periph_blank_map.ncd.
Design name: trb3_periph_blank
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-150EA
Package:     FPBGA672
Performance: 8
Loading device for application trce from file 'ec5a124x182.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.74.
Performance Hardware Data Status:   Final          Version 36.22.
WARNING - trce: blank_trb3_periph_blank.prf(1703): Semantic error in "DEFINE PORT GROUP "IN_group" "IN_p*" ;": group IN_group contains a wildcard expression, "IN_p*", that does not match ports in the design. This preference has been disabled.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.0.111.2</big></U></B>
Tue Apr 12 15:38:06 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o blank_trb3_periph_blank.tw1 -gui -msgset C:/Users/musefpgawin/Trigger/trig_MUSE_SPS_Final_version/project/promote.xml blank_trb3_periph_blank_map.ncd blank_trb3_periph_blank.prf 
Design file:     blank_trb3_periph_blank_map.ncd
Preference file: blank_trb3_periph_blank.prf
Device,speed:    LFE3-150EA,8
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_0_0' Target='right'>FREQUENCY NET "CLK_GPLL_RIGHT_c" 200.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_0_1' Target='right'>FREQUENCY NET "clk_100_i" 100.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:  134.590MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_2' Target='right'>FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz (0 errors)</A></LI>            330 items scored, 0 timing errors detected.
Report:  337.724MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_3' Target='right'>FREQUENCY NET "clk_200_i_0" 200.000000 MHz (0 errors)</A></LI>            814 items scored, 0 timing errors detected.
Report:  411.692MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_4' Target='right'>FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz (0 errors)</A></LI>            304 items scored, 0 timing errors detected.
Report:  550.055MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_5' Target='right'>MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 20.000000 ns (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_0_6' Target='right'>MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns (0 errors)</A></LI>            3 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_0_7' Target='right'>MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns (0 errors)</A></LI>            2 items scored, 0 timing errors detected.

68 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK RD_DURING_WR_PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_0_0"></A>Preference: FREQUENCY NET "CLK_GPLL_RIGHT_c" 200.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="map_twr_pref_0_1"></A>Preference: FREQUENCY NET "clk_100_i" 100.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 2.570ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[30]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[33]  (to clk_100_i +)

   Delay:               7.369ns  (28.6% logic, 71.4% route), 12 logic levels.

 Constraint Details:

      7.369ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5451 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4954 meets
     10.000ns delay constraint less
      0.061ns DIN_SET requirement (totaling 9.939ns) by 2.570ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5451 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4954:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243 *LICE_5451.CLK to *SLICE_5451.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5451 (from clk_100_i)
ROUTE        36   e 0.561 *SLICE_5451.Q0 to *SLICE_6482.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[30]
CTOOFX_DEL  ---     0.281 *SLICE_6482.C1 to *ICE_6482.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop5.un413_t_13/SLICE_6482
ROUTE         1   e 0.561 *ICE_6482.OFX0 to *SLICE_6299.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1452
CTOOFX_DEL  ---     0.281 *SLICE_6299.C1 to *ICE_6299.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop5.un413_t_15/SLICE_6299
ROUTE         1   e 0.001 *ICE_6299.OFX0 to *LICE_6300.FXA THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1454
FXTOOFX_DE  ---     0.129 *LICE_6300.FXA to *ICE_6300.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop5.un413_t_30/SLICE_6300
ROUTE         1   e 0.561 *ICE_6300.OFX1 to *SLICE_7063.B1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un413_t
CTOF_DEL    ---     0.147 *SLICE_7063.B1 to *SLICE_7063.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7063
ROUTE         1   e 0.208 *SLICE_7063.F1 to *SLICE_7063.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un446_t
CTOF_DEL    ---     0.147 *SLICE_7063.D0 to *SLICE_7063.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7063
ROUTE         1   e 0.561 *SLICE_7063.F0 to *SLICE_7056.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_7
CTOF_DEL    ---     0.147 *SLICE_7056.B0 to *SLICE_7056.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7056
ROUTE         1   e 0.561 *SLICE_7056.F0 to *SLICE_7055.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_11
CTOF_DEL    ---     0.147 *SLICE_7055.C0 to *SLICE_7055.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7055
ROUTE         4   e 0.561 *SLICE_7055.F0 to *SLICE_5497.B1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147 *SLICE_5497.B1 to *SLICE_5497.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5497
ROUTE         1   e 0.561 *SLICE_5497.F1 to *SLICE_5491.A1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un38_output_i
CTOF_DEL    ---     0.147 *SLICE_5491.A1 to *SLICE_5491.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5491
ROUTE         4   e 0.561 *SLICE_5491.F1 to *SLICE_4993.A1 FPGA5_COMM_c[8]
CTOF_DEL    ---     0.147 *SLICE_4993.A1 to *SLICE_4993.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4993
ROUTE         2   e 0.561 *SLICE_4993.F1 to *SLICE_4954.B1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[33]
CTOF_DEL    ---     0.147 *SLICE_4954.B1 to *SLICE_4954.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4954
ROUTE         1   e 0.001 *SLICE_4954.F1 to *LICE_4954.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[33] (to clk_100_i)
                  --------
                    7.369   (28.6% logic, 71.4% route), 12 logic levels.

Report:  134.590MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_2"></A>Preference: FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz ;
            330 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 7.039ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[2]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[1]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[0]

   Delay:               2.575ns  (26.6% logic, 73.4% route), 4 logic levels.

 Constraint Details:

      2.575ns physical path delay THE_MEDIA_UPLINK/SLICE_4059 to THE_MEDIA_UPLINK/SLICE_4102 meets
     10.000ns delay constraint less
      0.386ns LSR_SET requirement (totaling 9.614ns) by 7.039ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_4059 to THE_MEDIA_UPLINK/SLICE_4102:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243 *LICE_4059.CLK to *SLICE_4059.Q0 THE_MEDIA_UPLINK/SLICE_4059 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3   e 0.561 *SLICE_4059.Q0 to *SLICE_7137.C1 THE_MEDIA_UPLINK/fifo_rx_din[2]
CTOF_DEL    ---     0.147 *SLICE_7137.C1 to *SLICE_7137.F1 THE_MEDIA_UPLINK/SLICE_7137
ROUTE         1   e 0.208 *SLICE_7137.F1 to *SLICE_7137.C0 THE_MEDIA_UPLINK/fifo_rx_din_RNI3R35[0]
CTOF_DEL    ---     0.147 *SLICE_7137.C0 to *SLICE_7137.F0 THE_MEDIA_UPLINK/SLICE_7137
ROUTE         1   e 0.561 *SLICE_7137.F0 to *SLICE_7139.D0 THE_MEDIA_UPLINK/sync_q_1_RNI6MOQ[1]
CTOF_DEL    ---     0.147 *SLICE_7139.D0 to *SLICE_7139.F0 THE_MEDIA_UPLINK/SLICE_7139
ROUTE         3   e 0.561 *SLICE_7139.F0 to *LICE_4102.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.575   (26.6% logic, 73.4% route), 4 logic levels.

Report:  337.724MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_3"></A>Preference: FREQUENCY NET "clk_200_i_0" 200.000000 MHz ;
            814 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 2.571ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset_cnt[7]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset  (to clk_200_i_0 +)

   Delay:               2.368ns  (28.9% logic, 71.1% route), 4 logic levels.

 Constraint Details:

      2.368ns physical path delay THE_RESET_HANDLER/SLICE_1719 to THE_RESET_HANDLER/SLICE_4196 meets
      5.000ns delay constraint less
      0.061ns DIN_SET requirement (totaling 4.939ns) by 2.571ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_1719 to THE_RESET_HANDLER/SLICE_4196:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243 *LICE_1719.CLK to *SLICE_1719.Q0 THE_RESET_HANDLER/SLICE_1719 (from clk_200_i_0)
ROUTE         2   e 0.561 *SLICE_1719.Q0 to *SLICE_8246.B0 THE_RESET_HANDLER/reset_cnt[7]
CTOF_DEL    ---     0.147 *SLICE_8246.B0 to *SLICE_8246.F0 THE_RESET_HANDLER/SLICE_8246
ROUTE         1   e 0.561 *SLICE_8246.F0 to *SLICE_7140.B0 THE_RESET_HANDLER/un5_reset_cnt_9
CTOF_DEL    ---     0.147 *SLICE_7140.B0 to *SLICE_7140.F0 THE_RESET_HANDLER/SLICE_7140
ROUTE         2   e 0.561 *SLICE_7140.F0 to *SLICE_4196.A0 THE_RESET_HANDLER/un5_reset_cnt
CTOF_DEL    ---     0.147 *SLICE_4196.A0 to *SLICE_4196.F0 THE_RESET_HANDLER/SLICE_4196
ROUTE         1   e 0.001 *SLICE_4196.F0 to *LICE_4196.DI0 THE_RESET_HANDLER/reset_cnt_0_sqmuxa_i (to clk_200_i_0)
                  --------
                    2.368   (28.9% logic, 71.1% route), 4 logic levels.

Report:  411.692MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_4"></A>Preference: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;
            304 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 3.182ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTriggerring/Front_40ns/ireg/input_reg[9].rst1[9]  (from clk_100_i -)
   Destination:    FF         Data in        ScatterTriggerring/Front_40ns/ireg/input_reg[9].C[9]  (to ScatterTriggerring/INP_enabled[9] +)

   Delay:               1.520ns  (26.2% logic, 73.8% route), 2 logic levels.

 Constraint Details:

      1.520ns physical path delay ScatterTriggerring/Front_40ns/SLICE_2284 to ScatterTriggerring/Front_40ns/ireg/SLICE_2471 meets
      5.000ns delay constraint less
      0.298ns LSRREC_SET requirement (totaling 4.702ns) by 3.182ns

 Physical Path Details:

      Data path ScatterTriggerring/Front_40ns/SLICE_2284 to ScatterTriggerring/Front_40ns/ireg/SLICE_2471:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.251 *LICE_2284.CLK to *SLICE_2284.Q1 ScatterTriggerring/Front_40ns/SLICE_2284 (from clk_100_i)
ROUTE         1   e 0.561 *SLICE_2284.Q1 to *SLICE_2361.A1 ScatterTriggerring/Front_40ns/ireg/rst1[9]
CTOF_DEL    ---     0.147 *SLICE_2361.A1 to *SLICE_2361.F1 ScatterTriggerring/Front_40ns/SLICE_2361
ROUTE         1   e 0.561 *SLICE_2361.F1 to *LICE_2471.LSR ScatterTriggerring/Front_40ns/ireg/un8_diff[9] (to ScatterTriggerring/INP_enabled[9])
                  --------
                    1.520   (26.2% logic, 73.8% route), 2 logic levels.

Report:  550.055MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_5"></A>Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 20.000000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="map_twr_pref_0_6"></A>Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 29.062ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/final_reset[0]  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset[1]  (to clk_100_i +)

   Delay:               0.804ns  (30.2% logic, 69.8% route), 1 logic levels.

 Constraint Details:

      0.804ns physical path delay THE_RESET_HANDLER/SLICE_4195 to SLICE_5678 meets
     30.000ns delay constraint less
      0.134ns M_SET requirement (totaling 29.866ns) by 29.062ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_4195 to SLICE_5678:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243 *LICE_4195.CLK to *SLICE_4195.Q0 THE_RESET_HANDLER/SLICE_4195 (from clk_100_i)
ROUTE         2   e 0.561 *SLICE_4195.Q0 to  SLICE_5678.M0 THE_RESET_HANDLER/final_reset[0] (to clk_100_i)
                  --------
                    0.804   (30.2% logic, 69.8% route), 1 logic levels.

Report:    0.938ns is the minimum delay for this preference.


================================================================================
<A name="map_twr_pref_0_7"></A>Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 19.062ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/last_make_trbnet_reset  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/trb_reset_pulse[0]  (to clk_200_i_0 +)

   Delay:               0.804ns  (30.2% logic, 69.8% route), 1 logic levels.

 Constraint Details:

      0.804ns physical path delay THE_ENDPOINT/THE_ENDPOINT/SLICE_4189 to THE_RESET_HANDLER/SLICE_4198 meets
     20.000ns delay constraint less
      0.134ns M_SET requirement (totaling 19.866ns) by 19.062ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/SLICE_4189 to THE_RESET_HANDLER/SLICE_4198:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243 *LICE_4189.CLK to *SLICE_4189.Q0 THE_ENDPOINT/THE_ENDPOINT/SLICE_4189 (from clk_100_i)
ROUTE         2   e 0.561 *SLICE_4189.Q0 to *SLICE_4198.M0 THE_RESET_HANDLER.trb_reset_buffer (to clk_200_i_0)
                  --------
                    0.804   (30.2% logic, 69.8% route), 1 logic levels.

Report:    0.938ns is the minimum delay for this preference.

<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "CLK_GPLL_RIGHT_c"        |             |             |
200.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk_100_i" 100.000000    |             |             |
MHz ;                                   |  100.000 MHz|  134.590 MHz|  12  
                                        |             |             |
FREQUENCY NET                           |             |             |
"THE_MEDIA_UPLINK/ff_rxhalfclk"         |             |             |
100.000000 MHz ;                        |  100.000 MHz|  337.724 MHz|   4  
                                        |             |             |
FREQUENCY NET "clk_200_i_0" 200.000000  |             |             |
MHz ;                                   |  200.000 MHz|  411.692 MHz|   4  
                                        |             |             |
FREQUENCY PORT "CLK_GPLL_RIGHT"         |             |             |
200.000000 MHz ;                        |  200.000 MHz|  550.055 MHz|   2  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
20.000000 ns ;                          |            -|            -|   0  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
30.000000 ns ;                          |    30.000 ns|     0.938 ns|   1  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/trb_reset_*"         |             |             |
20.000000 ns ;                          |    20.000 ns|     0.938 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 146 clocks:

Clock Domain: THE_MAIN_PLL/CLKFB_t   Source: THE_MAIN_PLL/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[18]   Source: ScatterTriggerring/spsControling/SLICE_7960.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[28]   Source: SLICE_4174.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[29]   Source: SLICE_4174.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[30]   Source: SLICE_4175.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[31]   Source: SLICE_4175.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[32]   Source: SLICE_4176.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[33]   Source: ScatterTriggerring/SLICE_7416.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[34]   Source: SLICE_4177.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[35]   Source: ScatterTriggerring/SLICE_7413.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[36]   Source: SLICE_4178.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[37]   Source: ScatterTriggerring/SLICE_7412.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[19]   Source: SLICE_4169.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[38]   Source: SLICE_4179.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[39]   Source: ScatterTriggerring/SLICE_7418.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[40]   Source: SLICE_4180.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[41]   Source: ScatterTriggerring/SLICE_7417.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[42]   Source: SLICE_4181.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[43]   Source: ScatterTriggerring/SLICE_7415.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[44]   Source: SLICE_4182.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[45]   Source: ScatterTriggerring/SLICE_7414.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[20]   Source: SLICE_4170.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[21]   Source: SLICE_4170.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[22]   Source: SLICE_4171.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[23]   Source: SLICE_4171.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[24]   Source: SLICE_4172.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[25]   Source: SLICE_4172.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[26]   Source: SLICE_4173.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[27]   Source: SLICE_4173.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[0]   Source: SLICE_4160.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[10]   Source: SLICE_4165.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[11]   Source: SLICE_4165.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[12]   Source: SLICE_4166.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[13]   Source: SLICE_4166.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[14]   Source: SLICE_4167.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[15]   Source: SLICE_4167.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[16]   Source: ScatterTriggerring/spsControling/SLICE_7961.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[17]   Source: SLICE_4168.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[1]   Source: ScatterTriggerring/spsControling/SLICE_7963.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[2]   Source: SLICE_4161.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[3]   Source: ScatterTriggerring/spsControling/SLICE_7962.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[4]   Source: SLICE_4162.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[5]   Source: SLICE_4162.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[6]   Source: SLICE_4163.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[7]   Source: SLICE_4163.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[8]   Source: SLICE_4164.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[9]   Source: SLICE_4164.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[18]   Source: ScatterTriggerring/spsControling/SLICE_7960.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[18]   Source: ScatterTriggerring/spsControling/SLICE_7960.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[28]   Source: SLICE_4174.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[28]   Source: SLICE_4174.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[29]   Source: SLICE_4174.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[29]   Source: SLICE_4174.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[30]   Source: SLICE_4175.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[30]   Source: SLICE_4175.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[31]   Source: SLICE_4175.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[31]   Source: SLICE_4175.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[32]   Source: SLICE_4176.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[32]   Source: SLICE_4176.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[33]   Source: ScatterTriggerring/SLICE_7416.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[33]   Source: ScatterTriggerring/SLICE_7416.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[34]   Source: SLICE_4177.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[34]   Source: SLICE_4177.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[35]   Source: ScatterTriggerring/SLICE_7413.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[35]   Source: ScatterTriggerring/SLICE_7413.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[36]   Source: SLICE_4178.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[36]   Source: SLICE_4178.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[37]   Source: ScatterTriggerring/SLICE_7412.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[37]   Source: ScatterTriggerring/SLICE_7412.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[19]   Source: SLICE_4169.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[19]   Source: SLICE_4169.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[38]   Source: SLICE_4179.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[38]   Source: SLICE_4179.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[39]   Source: ScatterTriggerring/SLICE_7418.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[39]   Source: ScatterTriggerring/SLICE_7418.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[40]   Source: SLICE_4180.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[40]   Source: SLICE_4180.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[41]   Source: ScatterTriggerring/SLICE_7417.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[41]   Source: ScatterTriggerring/SLICE_7417.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[42]   Source: SLICE_4181.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[42]   Source: SLICE_4181.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[43]   Source: ScatterTriggerring/SLICE_7415.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[43]   Source: ScatterTriggerring/SLICE_7415.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[44]   Source: SLICE_4182.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[44]   Source: SLICE_4182.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[45]   Source: ScatterTriggerring/SLICE_7414.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[45]   Source: ScatterTriggerring/SLICE_7414.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[20]   Source: SLICE_4170.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 9

Clock Domain: ScatterTriggerring/INP_enabled[20]   Source: SLICE_4170.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[21]   Source: SLICE_4170.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[21]   Source: SLICE_4170.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[22]   Source: SLICE_4171.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[22]   Source: SLICE_4171.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[23]   Source: SLICE_4171.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[23]   Source: SLICE_4171.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[24]   Source: SLICE_4172.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[24]   Source: SLICE_4172.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[25]   Source: SLICE_4172.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[25]   Source: SLICE_4172.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[26]   Source: SLICE_4173.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[26]   Source: SLICE_4173.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[27]   Source: SLICE_4173.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[0]   Source: SLICE_4160.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[10]   Source: SLICE_4165.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[11]   Source: SLICE_4165.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[12]   Source: SLICE_4166.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[13]   Source: SLICE_4166.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[14]   Source: SLICE_4167.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[15]   Source: SLICE_4167.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;   Transfers: 1
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: OUT_pC_c[2]   Source: ScatterTriggerring/SLICE_7044.F0   Loads: 3
   Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: OUT_pC_c[1]   Source: ScatterTriggerring/ScatTrig/SLICE_7040.F0   Loads: 3
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[16]   Source: ScatterTriggerring/spsControling/SLICE_7961.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[17]   Source: SLICE_4168.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[1]   Source: ScatterTriggerring/spsControling/SLICE_7963.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[2]   Source: SLICE_4161.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[3]   Source: ScatterTriggerring/spsControling/SLICE_7962.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[4]   Source: SLICE_4162.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[5]   Source: SLICE_4162.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[6]   Source: SLICE_4163.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[7]   Source: SLICE_4163.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[8]   Source: SLICE_4164.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[9]   Source: SLICE_4164.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[9]   Source: SLICE_4164.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Not reported because source and destination domains are unrelated.

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   Covered under: FREQUENCY NET "clk_200_i_0" 200.000000 MHz ;

   Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK
      Covered under: FREQUENCY NET "clk_200_i_0" 200.000000 MHz ;   Transfers: 90

Clock Domain: ScatterTriggerring/INP_enabled[7]   Source: SLICE_4163.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[8]   Source: SLICE_4164.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[5]   Source: SLICE_4162.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[6]   Source: SLICE_4163.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[3]   Source: ScatterTriggerring/spsControling/SLICE_7962.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[4]   Source: SLICE_4162.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[1]   Source: ScatterTriggerring/spsControling/SLICE_7963.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[2]   Source: SLICE_4161.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[16]   Source: ScatterTriggerring/spsControling/SLICE_7961.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[17]   Source: SLICE_4168.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[14]   Source: SLICE_4167.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[15]   Source: SLICE_4167.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[12]   Source: SLICE_4166.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[13]   Source: SLICE_4166.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[10]   Source: SLICE_4165.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[11]   Source: SLICE_4165.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[27]   Source: SLICE_4173.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[0]   Source: SLICE_4160.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP   Loads: 4994
   Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;
   Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;

   Data transfers from:
   Clock Domain: ScatterTriggerring/INP_enabled[18]   Source: ScatterTriggerring/spsControling/SLICE_7960.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[19]   Source: SLICE_4169.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[20]   Source: SLICE_4170.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[21]   Source: SLICE_4170.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[22]   Source: SLICE_4171.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[23]   Source: SLICE_4171.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[24]   Source: SLICE_4172.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[25]   Source: SLICE_4172.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[26]   Source: SLICE_4173.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[27]   Source: SLICE_4173.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[28]   Source: SLICE_4174.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[29]   Source: SLICE_4174.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[30]   Source: SLICE_4175.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[31]   Source: SLICE_4175.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[32]   Source: SLICE_4176.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[33]   Source: ScatterTriggerring/SLICE_7416.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[34]   Source: SLICE_4177.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[35]   Source: ScatterTriggerring/SLICE_7413.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[36]   Source: SLICE_4178.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[37]   Source: ScatterTriggerring/SLICE_7412.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[38]   Source: SLICE_4179.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[39]   Source: ScatterTriggerring/SLICE_7418.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[40]   Source: SLICE_4180.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[41]   Source: ScatterTriggerring/SLICE_7417.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[42]   Source: SLICE_4181.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[43]   Source: ScatterTriggerring/SLICE_7415.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[44]   Source: SLICE_4182.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: ScatterTriggerring/INP_enabled[44]   Source: SLICE_4182.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[45]   Source: ScatterTriggerring/SLICE_7414.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[40]   Source: SLICE_4180.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[41]   Source: ScatterTriggerring/SLICE_7417.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[42]   Source: SLICE_4181.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[43]   Source: ScatterTriggerring/SLICE_7415.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[36]   Source: SLICE_4178.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[37]   Source: ScatterTriggerring/SLICE_7412.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[38]   Source: SLICE_4179.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[39]   Source: ScatterTriggerring/SLICE_7418.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[32]   Source: SLICE_4176.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[33]   Source: ScatterTriggerring/SLICE_7416.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[34]   Source: SLICE_4177.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[35]   Source: ScatterTriggerring/SLICE_7413.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[28]   Source: SLICE_4174.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[29]   Source: SLICE_4174.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[30]   Source: SLICE_4175.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[31]   Source: SLICE_4175.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[24]   Source: SLICE_4172.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[25]   Source: SLICE_4172.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[26]   Source: SLICE_4173.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[27]   Source: SLICE_4173.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[20]   Source: SLICE_4170.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[21]   Source: SLICE_4170.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[22]   Source: SLICE_4171.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[23]   Source: SLICE_4171.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[16]   Source: ScatterTriggerring/spsControling/SLICE_7961.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[17]   Source: SLICE_4168.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[18]   Source: ScatterTriggerring/spsControling/SLICE_7960.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[19]   Source: SLICE_4169.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[12]   Source: SLICE_4166.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[13]   Source: SLICE_4166.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[14]   Source: SLICE_4167.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[15]   Source: SLICE_4167.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[8]   Source: SLICE_4164.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[9]   Source: SLICE_4164.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[10]   Source: SLICE_4165.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[11]   Source: SLICE_4165.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[4]   Source: SLICE_4162.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[5]   Source: SLICE_4162.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[6]   Source: SLICE_4163.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[7]   Source: SLICE_4163.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[0]   Source: SLICE_4160.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[1]   Source: ScatterTriggerring/spsControling/SLICE_7963.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[2]   Source: SLICE_4161.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[3]   Source: ScatterTriggerring/spsControling/SLICE_7962.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[18]   Source: ScatterTriggerring/spsControling/SLICE_7960.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[19]   Source: SLICE_4169.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[20]   Source: SLICE_4170.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[21]   Source: SLICE_4170.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[22]   Source: SLICE_4171.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[23]   Source: SLICE_4171.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[24]   Source: SLICE_4172.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[25]   Source: SLICE_4172.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[26]   Source: SLICE_4173.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[27]   Source: SLICE_4173.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[28]   Source: SLICE_4174.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[29]   Source: SLICE_4174.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[30]   Source: SLICE_4175.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[31]   Source: SLICE_4175.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[32]   Source: SLICE_4176.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[33]   Source: ScatterTriggerring/SLICE_7416.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[34]   Source: SLICE_4177.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[35]   Source: ScatterTriggerring/SLICE_7413.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[36]   Source: SLICE_4178.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[37]   Source: ScatterTriggerring/SLICE_7412.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;   Transfers: 1

   Clock Domain: OUT_pC_c[2]   Source: ScatterTriggerring/SLICE_7044.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[38]   Source: SLICE_4179.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[39]   Source: ScatterTriggerring/SLICE_7418.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[40]   Source: SLICE_4180.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[41]   Source: ScatterTriggerring/SLICE_7417.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[42]   Source: SLICE_4181.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[43]   Source: ScatterTriggerring/SLICE_7415.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[44]   Source: SLICE_4182.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[45]   Source: ScatterTriggerring/SLICE_7414.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[18]   Source: ScatterTriggerring/spsControling/SLICE_7960.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[19]   Source: SLICE_4169.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[20]   Source: SLICE_4170.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[21]   Source: SLICE_4170.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[22]   Source: SLICE_4171.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[23]   Source: SLICE_4171.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[24]   Source: SLICE_4172.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[26]   Source: SLICE_4173.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[27]   Source: SLICE_4173.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[28]   Source: SLICE_4174.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[29]   Source: SLICE_4174.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[30]   Source: SLICE_4175.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[31]   Source: SLICE_4175.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[32]   Source: SLICE_4176.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[33]   Source: ScatterTriggerring/SLICE_7416.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[34]   Source: SLICE_4177.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[35]   Source: ScatterTriggerring/SLICE_7413.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[36]   Source: SLICE_4178.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[37]   Source: ScatterTriggerring/SLICE_7412.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[38]   Source: SLICE_4179.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[39]   Source: ScatterTriggerring/SLICE_7418.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[40]   Source: SLICE_4180.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[41]   Source: ScatterTriggerring/SLICE_7417.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[42]   Source: SLICE_4181.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: OUT_pC_c[1]   Source: ScatterTriggerring/ScatTrig/SLICE_7040.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: TRIGGER_LEFT_c   Source: TRIGGER_LEFT.PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: ScatterTriggerring/INP_enabled[43]   Source: ScatterTriggerring/SLICE_7415.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[44]   Source: SLICE_4182.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[45]   Source: ScatterTriggerring/SLICE_7414.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[1]   Source: ScatterTriggerring/spsControling/SLICE_7963.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[2]   Source: SLICE_4161.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[3]   Source: ScatterTriggerring/spsControling/SLICE_7962.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[4]   Source: SLICE_4162.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[5]   Source: SLICE_4162.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[6]   Source: SLICE_4163.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[7]   Source: SLICE_4163.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[8]   Source: SLICE_4164.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[9]   Source: SLICE_4164.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[10]   Source: SLICE_4165.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[13]   Source: SLICE_4166.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[14]   Source: SLICE_4167.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[15]   Source: SLICE_4167.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: OUT_pC_c[2]   Source: ScatterTriggerring/SLICE_7044.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[16]   Source: ScatterTriggerring/spsControling/SLICE_7961.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[17]   Source: SLICE_4168.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[11]   Source: SLICE_4165.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[12]   Source: SLICE_4166.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[25]   Source: SLICE_4172.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[0]   Source: SLICE_4160.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[45]   Source: ScatterTriggerring/SLICE_7414.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

Clock Domain: CLK_GPLL_RIGHT_c   Source: CLK_GPLL_RIGHT.PAD   Loads: 1
   No transfer within this clock domain is found


<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 184949 paths, 141 nets, and 53972 connections (90.56% coverage)

--------------------------------------------------------------------------------
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.0.111.2</big></U></B>
Tue Apr 12 15:38:08 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o blank_trb3_periph_blank.tw1 -gui -msgset C:/Users/musefpgawin/Trigger/trig_MUSE_SPS_Final_version/project/promote.xml blank_trb3_periph_blank_map.ncd blank_trb3_periph_blank.prf 
Design file:     blank_trb3_periph_blank_map.ncd
Preference file: blank_trb3_periph_blank.prf
Device,speed:    LFE3-150EA,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_1_0' Target='right'>FREQUENCY NET "CLK_GPLL_RIGHT_c" 200.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_1' Target='right'>FREQUENCY NET "clk_100_i" 100.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_2' Target='right'>FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz (0 errors)</A></LI>            330 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_3' Target='right'>FREQUENCY NET "clk_200_i_0" 200.000000 MHz (0 errors)</A></LI>            814 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_4' Target='right'>FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz (0 errors)</A></LI>            304 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_5' Target='right'>MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 20.000000 ns (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_6' Target='right'>MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns (0 errors)</A></LI>            3 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_7' Target='right'>MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns (0 errors)</A></LI>            2 items scored, 0 timing errors detected.

68 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK RD_DURING_WR_PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_1_0"></A>Preference: FREQUENCY NET "CLK_GPLL_RIGHT_c" 200.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="map_twr_pref_1_1"></A>Preference: FREQUENCY NET "clk_100_i" 100.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.066ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/tx_data[3]  (from clk_100_i +)
   Destination:    PCSD       Port           THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST(ASIC)  (to clk_100_i +)

   Delay:               0.364ns  (26.4% logic, 73.6% route), 1 logic levels.

 Constraint Details:

      0.364ns physical path delay THE_MEDIA_UPLINK/SLICE_4129 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST meets
      0.298ns FFTXD_HLD and
      0.000ns delay constraint requirement (totaling 0.298ns) by 0.066ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_4129 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096 *LICE_4129.CLK to *SLICE_4129.Q1 THE_MEDIA_UPLINK/SLICE_4129 (from clk_100_i)
ROUTE         1   e 0.268 *SLICE_4129.Q1 to *A.FF_TX_D_1_3 THE_MEDIA_UPLINK/tx_data[3] (to clk_100_i)
                  --------
                    0.364   (26.4% logic, 73.6% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_1_2"></A>Preference: FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz ;
            330 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.223ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/sync_q[1]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/sync_q[2]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.174ns  (55.2% logic, 44.8% route), 1 logic levels.

 Constraint Details:

      0.174ns physical path delay THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/SLICE_4107 to THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/SLICE_4107 meets
     -0.049ns M_HLD and
      0.000ns delay constraint requirement (totaling -0.049ns) by 0.223ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/SLICE_4107 to THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/SLICE_4107:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096 *LICE_4107.CLK to *SLICE_4107.Q1 THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/SLICE_4107 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         1   e 0.078 *SLICE_4107.Q1 to *SLICE_4107.M0 THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/sync_q_1[1] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.174   (55.2% logic, 44.8% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_1_3"></A>Preference: FREQUENCY NET "clk_200_i_0" 200.000000 MHz ;
            814 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.223ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_sampler[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/async_sampler[1]  (to clk_200_i_0 +)

   Delay:               0.174ns  (55.2% logic, 44.8% route), 1 logic levels.

 Constraint Details:

      0.174ns physical path delay THE_RESET_HANDLER/SLICE_4191 to THE_RESET_HANDLER/SLICE_4191 meets
     -0.049ns M_HLD and
      0.000ns delay constraint requirement (totaling -0.049ns) by 0.223ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_4191 to THE_RESET_HANDLER/SLICE_4191:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096 *LICE_4191.CLK to *SLICE_4191.Q0 THE_RESET_HANDLER/SLICE_4191 (from clk_200_i_0)
ROUTE         1   e 0.078 *SLICE_4191.Q0 to *SLICE_4191.M1 THE_RESET_HANDLER/async_sampler[0] (to clk_200_i_0)
                  --------
                    0.174   (55.2% logic, 44.8% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_1_4"></A>Preference: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;
            304 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.434ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTriggerring/Front_40ns/ireg/input_reg[9].C[9]  (from ScatterTriggerring/INP_enabled[9] +)
   Destination:    FF         Data in        ScatterTriggerring/Front_40ns/iretrig/retrigger[9].retr[9]  (to ScatterTriggerring/INP_enabled[9] +)

   Delay:               0.423ns  (36.4% logic, 63.6% route), 2 logic levels.

 Constraint Details:

      0.423ns physical path delay ScatterTriggerring/Front_40ns/ireg/SLICE_2471 to ScatterTriggerring/Front_40ns/SLICE_2379 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint requirement (totaling -0.011ns) by 0.434ns

 Physical Path Details:

      Data path ScatterTriggerring/Front_40ns/ireg/SLICE_2471 to ScatterTriggerring/Front_40ns/SLICE_2379:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096 *LICE_2471.CLK to *SLICE_2471.Q0 ScatterTriggerring/Front_40ns/ireg/SLICE_2471 (from ScatterTriggerring/INP_enabled[9])
ROUTE         7   e 0.268 *SLICE_2471.Q0 to *SLICE_2379.A0 ScatterTriggerring/front_bars_40ns[9]
CTOF_DEL    ---     0.058 *SLICE_2379.A0 to *SLICE_2379.F0 ScatterTriggerring/Front_40ns/SLICE_2379
ROUTE         1   e 0.001 *SLICE_2379.F0 to *LICE_2379.DI0 ScatterTriggerring/Front_40ns/front_bars_40ns_i[9] (to ScatterTriggerring/INP_enabled[9])
                  --------
                    0.423   (36.4% logic, 63.6% route), 2 logic levels.


================================================================================
<A name="map_twr_pref_1_5"></A>Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 20.000000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="map_twr_pref_1_6"></A>Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.223ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/final_reset[0]  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset_iso[1]  (to clk_100_i +)

   Delay:               0.174ns  (55.2% logic, 44.8% route), 1 logic levels.

 Constraint Details:

      0.174ns physical path delay THE_RESET_HANDLER/SLICE_4195 to THE_RESET_HANDLER/SLICE_4195 meets
     -0.049ns M_HLD and
      0.000ns delay constraint requirement (totaling -0.049ns) by 0.223ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_4195 to THE_RESET_HANDLER/SLICE_4195:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096 *LICE_4195.CLK to *SLICE_4195.Q0 THE_RESET_HANDLER/SLICE_4195 (from clk_100_i)
ROUTE         2   e 0.078 *SLICE_4195.Q0 to *SLICE_4195.M1 THE_RESET_HANDLER/final_reset[0] (to clk_100_i)
                  --------
                    0.174   (55.2% logic, 44.8% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_1_7"></A>Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.223ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/trb_reset_pulse[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/trb_reset_pulse[1]  (to clk_200_i_0 +)

   Delay:               0.174ns  (55.2% logic, 44.8% route), 1 logic levels.

 Constraint Details:

      0.174ns physical path delay THE_RESET_HANDLER/SLICE_4198 to THE_RESET_HANDLER/SLICE_4198 meets
     -0.049ns M_HLD and
      0.000ns delay constraint requirement (totaling -0.049ns) by 0.223ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_4198 to THE_RESET_HANDLER/SLICE_4198:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096 *LICE_4198.CLK to *SLICE_4198.Q0 THE_RESET_HANDLER/SLICE_4198 (from clk_200_i_0)
ROUTE         1   e 0.078 *SLICE_4198.Q0 to *SLICE_4198.M1 THE_RESET_HANDLER/trb_reset_pulse[0] (to clk_200_i_0)
                  --------
                    0.174   (55.2% logic, 44.8% route), 1 logic levels.

<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "CLK_GPLL_RIGHT_c"        |             |             |
200.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk_100_i" 100.000000    |             |             |
MHz ;                                   |     0.000 ns|     0.066 ns|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"THE_MEDIA_UPLINK/ff_rxhalfclk"         |             |             |
100.000000 MHz ;                        |     0.000 ns|     0.223 ns|   1  
                                        |             |             |
FREQUENCY NET "clk_200_i_0" 200.000000  |             |             |
MHz ;                                   |     0.000 ns|     0.223 ns|   1  
                                        |             |             |
FREQUENCY PORT "CLK_GPLL_RIGHT"         |             |             |
200.000000 MHz ;                        |            -|            -|   2  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
20.000000 ns ;                          |            -|            -|   0  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
30.000000 ns ;                          |            -|            -|   1  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/trb_reset_*"         |             |             |
20.000000 ns ;                          |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 147 clocks:

Clock Domain: THE_MAIN_PLL/CLKFB_t   Source: THE_MAIN_PLL/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[18]   Source: ScatterTriggerring/spsControling/SLICE_7960.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[28]   Source: SLICE_4174.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[29]   Source: SLICE_4174.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[30]   Source: SLICE_4175.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[31]   Source: SLICE_4175.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[32]   Source: SLICE_4176.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[33]   Source: ScatterTriggerring/SLICE_7416.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[34]   Source: SLICE_4177.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[35]   Source: ScatterTriggerring/SLICE_7413.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[36]   Source: SLICE_4178.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[37]   Source: ScatterTriggerring/SLICE_7412.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[19]   Source: SLICE_4169.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[38]   Source: SLICE_4179.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[39]   Source: ScatterTriggerring/SLICE_7418.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[40]   Source: SLICE_4180.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[41]   Source: ScatterTriggerring/SLICE_7417.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[42]   Source: SLICE_4181.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[43]   Source: ScatterTriggerring/SLICE_7415.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[44]   Source: SLICE_4182.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[45]   Source: ScatterTriggerring/SLICE_7414.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[20]   Source: SLICE_4170.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[21]   Source: SLICE_4170.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[22]   Source: SLICE_4171.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[23]   Source: SLICE_4171.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[24]   Source: SLICE_4172.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[25]   Source: SLICE_4172.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[26]   Source: SLICE_4173.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[27]   Source: SLICE_4173.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[0]   Source: SLICE_4160.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[10]   Source: SLICE_4165.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[11]   Source: SLICE_4165.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[12]   Source: SLICE_4166.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[13]   Source: SLICE_4166.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[14]   Source: SLICE_4167.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[15]   Source: SLICE_4167.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[16]   Source: ScatterTriggerring/spsControling/SLICE_7961.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[17]   Source: SLICE_4168.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[1]   Source: ScatterTriggerring/spsControling/SLICE_7963.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[2]   Source: SLICE_4161.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[3]   Source: ScatterTriggerring/spsControling/SLICE_7962.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[4]   Source: SLICE_4162.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[5]   Source: SLICE_4162.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[6]   Source: SLICE_4163.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[7]   Source: SLICE_4163.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[8]   Source: SLICE_4164.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[9]   Source: SLICE_4164.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[18]   Source: ScatterTriggerring/spsControling/SLICE_7960.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[18]   Source: ScatterTriggerring/spsControling/SLICE_7960.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[28]   Source: SLICE_4174.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[28]   Source: SLICE_4174.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[29]   Source: SLICE_4174.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[29]   Source: SLICE_4174.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[30]   Source: SLICE_4175.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[30]   Source: SLICE_4175.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[31]   Source: SLICE_4175.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[31]   Source: SLICE_4175.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[32]   Source: SLICE_4176.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[32]   Source: SLICE_4176.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[33]   Source: ScatterTriggerring/SLICE_7416.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[33]   Source: ScatterTriggerring/SLICE_7416.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[34]   Source: SLICE_4177.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[34]   Source: SLICE_4177.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[35]   Source: ScatterTriggerring/SLICE_7413.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[35]   Source: ScatterTriggerring/SLICE_7413.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[36]   Source: SLICE_4178.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[36]   Source: SLICE_4178.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[37]   Source: ScatterTriggerring/SLICE_7412.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[37]   Source: ScatterTriggerring/SLICE_7412.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[19]   Source: SLICE_4169.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[19]   Source: SLICE_4169.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[38]   Source: SLICE_4179.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[38]   Source: SLICE_4179.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[39]   Source: ScatterTriggerring/SLICE_7418.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[39]   Source: ScatterTriggerring/SLICE_7418.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[40]   Source: SLICE_4180.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[40]   Source: SLICE_4180.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[41]   Source: ScatterTriggerring/SLICE_7417.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[41]   Source: ScatterTriggerring/SLICE_7417.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[42]   Source: SLICE_4181.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[42]   Source: SLICE_4181.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[43]   Source: ScatterTriggerring/SLICE_7415.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[43]   Source: ScatterTriggerring/SLICE_7415.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[44]   Source: SLICE_4182.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[44]   Source: SLICE_4182.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[45]   Source: ScatterTriggerring/SLICE_7414.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[45]   Source: ScatterTriggerring/SLICE_7414.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[20]   Source: SLICE_4170.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 9

Clock Domain: ScatterTriggerring/INP_enabled[20]   Source: SLICE_4170.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[21]   Source: SLICE_4170.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[21]   Source: SLICE_4170.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[22]   Source: SLICE_4171.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[22]   Source: SLICE_4171.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[23]   Source: SLICE_4171.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[23]   Source: SLICE_4171.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[24]   Source: SLICE_4172.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[24]   Source: SLICE_4172.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[25]   Source: SLICE_4172.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[25]   Source: SLICE_4172.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[26]   Source: SLICE_4173.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[26]   Source: SLICE_4173.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[27]   Source: SLICE_4173.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[0]   Source: SLICE_4160.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[10]   Source: SLICE_4165.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[11]   Source: SLICE_4165.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[12]   Source: SLICE_4166.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[13]   Source: SLICE_4166.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[14]   Source: SLICE_4167.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[15]   Source: SLICE_4167.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;   Transfers: 1

Clock Domain: OUT_pC_c[2]   Source: ScatterTriggerring/SLICE_7044.F0   Loads: 3
   Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: OUT_pC_c[1]   Source: ScatterTriggerring/ScatTrig/SLICE_7040.F0   Loads: 3
   No transfer within this clock domain is found

Clock Domain: TRIGGER_LEFT_c   Source: TRIGGER_LEFT.PAD   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[16]   Source: ScatterTriggerring/spsControling/SLICE_7961.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[17]   Source: SLICE_4168.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[1]   Source: ScatterTriggerring/spsControling/SLICE_7963.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[2]   Source: SLICE_4161.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[3]   Source: ScatterTriggerring/spsControling/SLICE_7962.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[4]   Source: SLICE_4162.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[5]   Source: SLICE_4162.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[6]   Source: SLICE_4163.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[7]   Source: SLICE_4163.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[8]   Source: SLICE_4164.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[9]   Source: SLICE_4164.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[9]   Source: SLICE_4164.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Not reported because source and destination domains are unrelated.

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   Covered under: FREQUENCY NET "clk_200_i_0" 200.000000 MHz ;

   Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK
      Covered under: FREQUENCY NET "clk_200_i_0" 200.000000 MHz ;   Transfers: 90

Clock Domain: ScatterTriggerring/INP_enabled[7]   Source: SLICE_4163.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[8]   Source: SLICE_4164.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[5]   Source: SLICE_4162.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[6]   Source: SLICE_4163.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[3]   Source: ScatterTriggerring/spsControling/SLICE_7962.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[4]   Source: SLICE_4162.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[1]   Source: ScatterTriggerring/spsControling/SLICE_7963.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[2]   Source: SLICE_4161.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[16]   Source: ScatterTriggerring/spsControling/SLICE_7961.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[17]   Source: SLICE_4168.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[14]   Source: SLICE_4167.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[15]   Source: SLICE_4167.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[12]   Source: SLICE_4166.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[13]   Source: SLICE_4166.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[10]   Source: SLICE_4165.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[11]   Source: SLICE_4165.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[27]   Source: SLICE_4173.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[0]   Source: SLICE_4160.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP   Loads: 4994
   Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;
   Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;

   Data transfers from:
   Clock Domain: ScatterTriggerring/INP_enabled[18]   Source: ScatterTriggerring/spsControling/SLICE_7960.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[19]   Source: SLICE_4169.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[20]   Source: SLICE_4170.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[21]   Source: SLICE_4170.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[22]   Source: SLICE_4171.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[23]   Source: SLICE_4171.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[24]   Source: SLICE_4172.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[25]   Source: SLICE_4172.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[26]   Source: SLICE_4173.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[27]   Source: SLICE_4173.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[28]   Source: SLICE_4174.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[29]   Source: SLICE_4174.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[30]   Source: SLICE_4175.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[31]   Source: SLICE_4175.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[32]   Source: SLICE_4176.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[33]   Source: ScatterTriggerring/SLICE_7416.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[34]   Source: SLICE_4177.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[35]   Source: ScatterTriggerring/SLICE_7413.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[36]   Source: SLICE_4178.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[37]   Source: ScatterTriggerring/SLICE_7412.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[38]   Source: SLICE_4179.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[39]   Source: ScatterTriggerring/SLICE_7418.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[40]   Source: SLICE_4180.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[41]   Source: ScatterTriggerring/SLICE_7417.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[42]   Source: SLICE_4181.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[43]   Source: ScatterTriggerring/SLICE_7415.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[44]   Source: SLICE_4182.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: ScatterTriggerring/INP_enabled[44]   Source: SLICE_4182.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[45]   Source: ScatterTriggerring/SLICE_7414.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[40]   Source: SLICE_4180.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[41]   Source: ScatterTriggerring/SLICE_7417.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[42]   Source: SLICE_4181.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[43]   Source: ScatterTriggerring/SLICE_7415.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[36]   Source: SLICE_4178.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[37]   Source: ScatterTriggerring/SLICE_7412.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[38]   Source: SLICE_4179.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[39]   Source: ScatterTriggerring/SLICE_7418.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[32]   Source: SLICE_4176.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[33]   Source: ScatterTriggerring/SLICE_7416.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[34]   Source: SLICE_4177.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[35]   Source: ScatterTriggerring/SLICE_7413.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[28]   Source: SLICE_4174.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[29]   Source: SLICE_4174.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[30]   Source: SLICE_4175.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[31]   Source: SLICE_4175.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[24]   Source: SLICE_4172.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[25]   Source: SLICE_4172.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[26]   Source: SLICE_4173.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[27]   Source: SLICE_4173.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[20]   Source: SLICE_4170.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[21]   Source: SLICE_4170.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[22]   Source: SLICE_4171.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[23]   Source: SLICE_4171.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[16]   Source: ScatterTriggerring/spsControling/SLICE_7961.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[17]   Source: SLICE_4168.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[18]   Source: ScatterTriggerring/spsControling/SLICE_7960.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[19]   Source: SLICE_4169.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[12]   Source: SLICE_4166.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[13]   Source: SLICE_4166.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[14]   Source: SLICE_4167.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[15]   Source: SLICE_4167.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[8]   Source: SLICE_4164.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[9]   Source: SLICE_4164.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[10]   Source: SLICE_4165.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[11]   Source: SLICE_4165.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[4]   Source: SLICE_4162.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[5]   Source: SLICE_4162.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[6]   Source: SLICE_4163.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[7]   Source: SLICE_4163.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[0]   Source: SLICE_4160.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[1]   Source: ScatterTriggerring/spsControling/SLICE_7963.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[2]   Source: SLICE_4161.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[3]   Source: ScatterTriggerring/spsControling/SLICE_7962.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[18]   Source: ScatterTriggerring/spsControling/SLICE_7960.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[19]   Source: SLICE_4169.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[20]   Source: SLICE_4170.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[21]   Source: SLICE_4170.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[22]   Source: SLICE_4171.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[23]   Source: SLICE_4171.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[24]   Source: SLICE_4172.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[25]   Source: SLICE_4172.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[26]   Source: SLICE_4173.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[27]   Source: SLICE_4173.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[28]   Source: SLICE_4174.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[29]   Source: SLICE_4174.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[30]   Source: SLICE_4175.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[31]   Source: SLICE_4175.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[32]   Source: SLICE_4176.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[33]   Source: ScatterTriggerring/SLICE_7416.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[34]   Source: SLICE_4177.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[35]   Source: ScatterTriggerring/SLICE_7413.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[36]   Source: SLICE_4178.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[37]   Source: ScatterTriggerring/SLICE_7412.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;   Transfers: 1

   Clock Domain: OUT_pC_c[2]   Source: ScatterTriggerring/SLICE_7044.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[38]   Source: SLICE_4179.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[39]   Source: ScatterTriggerring/SLICE_7418.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[40]   Source: SLICE_4180.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[41]   Source: ScatterTriggerring/SLICE_7417.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[42]   Source: SLICE_4181.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[43]   Source: ScatterTriggerring/SLICE_7415.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[44]   Source: SLICE_4182.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[45]   Source: ScatterTriggerring/SLICE_7414.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[18]   Source: ScatterTriggerring/spsControling/SLICE_7960.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[19]   Source: SLICE_4169.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[20]   Source: SLICE_4170.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[21]   Source: SLICE_4170.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[22]   Source: SLICE_4171.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[23]   Source: SLICE_4171.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[24]   Source: SLICE_4172.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[26]   Source: SLICE_4173.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[27]   Source: SLICE_4173.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[28]   Source: SLICE_4174.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[29]   Source: SLICE_4174.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[30]   Source: SLICE_4175.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[31]   Source: SLICE_4175.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[32]   Source: SLICE_4176.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[33]   Source: ScatterTriggerring/SLICE_7416.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[34]   Source: SLICE_4177.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[35]   Source: ScatterTriggerring/SLICE_7413.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[36]   Source: SLICE_4178.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[37]   Source: ScatterTriggerring/SLICE_7412.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[38]   Source: SLICE_4179.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[39]   Source: ScatterTriggerring/SLICE_7418.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[40]   Source: SLICE_4180.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[41]   Source: ScatterTriggerring/SLICE_7417.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[42]   Source: SLICE_4181.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: OUT_pC_c[1]   Source: ScatterTriggerring/ScatTrig/SLICE_7040.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: TRIGGER_LEFT_c   Source: TRIGGER_LEFT.PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: ScatterTriggerring/INP_enabled[43]   Source: ScatterTriggerring/SLICE_7415.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[44]   Source: SLICE_4182.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[45]   Source: ScatterTriggerring/SLICE_7414.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[1]   Source: ScatterTriggerring/spsControling/SLICE_7963.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[2]   Source: SLICE_4161.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[3]   Source: ScatterTriggerring/spsControling/SLICE_7962.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[4]   Source: SLICE_4162.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[5]   Source: SLICE_4162.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[6]   Source: SLICE_4163.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[7]   Source: SLICE_4163.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[8]   Source: SLICE_4164.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[9]   Source: SLICE_4164.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[10]   Source: SLICE_4165.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[13]   Source: SLICE_4166.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[14]   Source: SLICE_4167.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[15]   Source: SLICE_4167.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: OUT_pC_c[2]   Source: ScatterTriggerring/SLICE_7044.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[16]   Source: ScatterTriggerring/spsControling/SLICE_7961.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[17]   Source: SLICE_4168.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[11]   Source: SLICE_4165.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[12]   Source: SLICE_4166.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[25]   Source: SLICE_4172.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[0]   Source: SLICE_4160.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[45]   Source: ScatterTriggerring/SLICE_7414.F1
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 1

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

Clock Domain: CLK_GPLL_RIGHT_c   Source: CLK_GPLL_RIGHT.PAD   Loads: 1
   No transfer within this clock domain is found


<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 184949 paths, 141 nets, and 55907 connections (93.81% coverage)



<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
