<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-pip-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-pip-defs.h</h1><a href="cvmx-pip-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-pip-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon pip.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_PIP_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_PIP_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#a7dc9698e70b3a80d1970f92176b4eefe" title="cvmx-pip-defs.h">CVMX_PIP_ALT_SKIP_CFGX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00057"></a>00057 {
<a name="l00058"></a>00058     <span class="keywordflow">if</span> (!(
<a name="l00059"></a>00059           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00060"></a>00060           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00061"></a>00061           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00062"></a>00062           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00063"></a>00063           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00064"></a>00064         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_ALT_SKIP_CFGX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00065"></a>00065     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0002A00ull) + ((offset) &amp; 3) * 8;
<a name="l00066"></a>00066 }
<a name="l00067"></a>00067 <span class="preprocessor">#else</span>
<a name="l00068"></a><a class="code" href="cvmx-pip-defs_8h.html#a7dc9698e70b3a80d1970f92176b4eefe">00068</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_ALT_SKIP_CFGX(offset) (CVMX_ADD_IO_SEG(0x00011800A0002A00ull) + ((offset) &amp; 3) * 8)</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00070"></a>00070 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_BCK_PRS CVMX_PIP_BCK_PRS_FUNC()</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PIP_BCK_PRS_FUNC(<span class="keywordtype">void</span>)
<a name="l00073"></a>00073 {
<a name="l00074"></a>00074     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00075"></a>00075         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_BCK_PRS not supported on this chip\n&quot;</span>);
<a name="l00076"></a>00076     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0000038ull);
<a name="l00077"></a>00077 }
<a name="l00078"></a>00078 <span class="preprocessor">#else</span>
<a name="l00079"></a><a class="code" href="cvmx-pip-defs_8h.html#af9edb16c7680d93e26a8843cfabd61d2">00079</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_BCK_PRS (CVMX_ADD_IO_SEG(0x00011800A0000038ull))</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00081"></a><a class="code" href="cvmx-pip-defs_8h.html#a45e112acfe00030114fdef865fb3f7b1">00081</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_BIST_STATUS (CVMX_ADD_IO_SEG(0x00011800A0000000ull))</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#ad2cfde5e97358655a431f050dd6021b1">CVMX_PIP_BSEL_EXT_CFGX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00084"></a>00084 {
<a name="l00085"></a>00085     <span class="keywordflow">if</span> (!(
<a name="l00086"></a>00086           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00087"></a>00087           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00088"></a>00088           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00089"></a>00089           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00090"></a>00090         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_BSEL_EXT_CFGX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00091"></a>00091     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0002800ull) + ((offset) &amp; 3) * 16;
<a name="l00092"></a>00092 }
<a name="l00093"></a>00093 <span class="preprocessor">#else</span>
<a name="l00094"></a><a class="code" href="cvmx-pip-defs_8h.html#ad2cfde5e97358655a431f050dd6021b1">00094</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_BSEL_EXT_CFGX(offset) (CVMX_ADD_IO_SEG(0x00011800A0002800ull) + ((offset) &amp; 3) * 16)</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#a8cd069d522044e55eda70476321c3217">CVMX_PIP_BSEL_EXT_POSX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00098"></a>00098 {
<a name="l00099"></a>00099     <span class="keywordflow">if</span> (!(
<a name="l00100"></a>00100           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00101"></a>00101           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00102"></a>00102           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00103"></a>00103           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00104"></a>00104         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_BSEL_EXT_POSX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00105"></a>00105     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0002808ull) + ((offset) &amp; 3) * 16;
<a name="l00106"></a>00106 }
<a name="l00107"></a>00107 <span class="preprocessor">#else</span>
<a name="l00108"></a><a class="code" href="cvmx-pip-defs_8h.html#a8cd069d522044e55eda70476321c3217">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_BSEL_EXT_POSX(offset) (CVMX_ADD_IO_SEG(0x00011800A0002808ull) + ((offset) &amp; 3) * 16)</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#ae754a0d12219502e621da4a8af423980">CVMX_PIP_BSEL_TBL_ENTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00112"></a>00112 {
<a name="l00113"></a>00113     <span class="keywordflow">if</span> (!(
<a name="l00114"></a>00114           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 511))) ||
<a name="l00115"></a>00115           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 511))) ||
<a name="l00116"></a>00116           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 511))) ||
<a name="l00117"></a>00117           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 511)))))
<a name="l00118"></a>00118         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_BSEL_TBL_ENTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00119"></a>00119     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0003000ull) + ((offset) &amp; 511) * 8;
<a name="l00120"></a>00120 }
<a name="l00121"></a>00121 <span class="preprocessor">#else</span>
<a name="l00122"></a><a class="code" href="cvmx-pip-defs_8h.html#ae754a0d12219502e621da4a8af423980">00122</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_BSEL_TBL_ENTX(offset) (CVMX_ADD_IO_SEG(0x00011800A0003000ull) + ((offset) &amp; 511) * 8)</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_CLKEN CVMX_PIP_CLKEN_FUNC()</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PIP_CLKEN_FUNC(<span class="keywordtype">void</span>)
<a name="l00127"></a>00127 {
<a name="l00128"></a>00128     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00129"></a>00129         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_CLKEN not supported on this chip\n&quot;</span>);
<a name="l00130"></a>00130     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0000040ull);
<a name="l00131"></a>00131 }
<a name="l00132"></a>00132 <span class="preprocessor">#else</span>
<a name="l00133"></a><a class="code" href="cvmx-pip-defs_8h.html#a24cd7d1ae0cf48539f3e058ca23c2a57">00133</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_CLKEN (CVMX_ADD_IO_SEG(0x00011800A0000040ull))</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#a02ab79c3951d2f12646ab13ca9a87fa9">CVMX_PIP_CRC_CTLX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00137"></a>00137 {
<a name="l00138"></a>00138     <span class="keywordflow">if</span> (!(
<a name="l00139"></a>00139           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00140"></a>00140           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00141"></a>00141         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_CRC_CTLX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00142"></a>00142     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0000040ull) + ((offset) &amp; 1) * 8;
<a name="l00143"></a>00143 }
<a name="l00144"></a>00144 <span class="preprocessor">#else</span>
<a name="l00145"></a><a class="code" href="cvmx-pip-defs_8h.html#a02ab79c3951d2f12646ab13ca9a87fa9">00145</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_CRC_CTLX(offset) (CVMX_ADD_IO_SEG(0x00011800A0000040ull) + ((offset) &amp; 1) * 8)</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#a38539cea2091b86a6863cb424c824f2e">CVMX_PIP_CRC_IVX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00149"></a>00149 {
<a name="l00150"></a>00150     <span class="keywordflow">if</span> (!(
<a name="l00151"></a>00151           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00152"></a>00152           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00153"></a>00153         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_CRC_IVX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00154"></a>00154     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0000050ull) + ((offset) &amp; 1) * 8;
<a name="l00155"></a>00155 }
<a name="l00156"></a>00156 <span class="preprocessor">#else</span>
<a name="l00157"></a><a class="code" href="cvmx-pip-defs_8h.html#a38539cea2091b86a6863cb424c824f2e">00157</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_CRC_IVX(offset) (CVMX_ADD_IO_SEG(0x00011800A0000050ull) + ((offset) &amp; 1) * 8)</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#aa15310b21fc3db8819951150affc08d4">CVMX_PIP_DEC_IPSECX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00161"></a>00161 {
<a name="l00162"></a>00162     <span class="keywordflow">if</span> (!(
<a name="l00163"></a>00163           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00164"></a>00164           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00165"></a>00165           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00166"></a>00166           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00167"></a>00167           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00168"></a>00168           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00169"></a>00169           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00170"></a>00170           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00171"></a>00171           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00172"></a>00172           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00173"></a>00173           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00174"></a>00174           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00175"></a>00175           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00176"></a>00176         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_DEC_IPSECX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00177"></a>00177     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0000080ull) + ((offset) &amp; 3) * 8;
<a name="l00178"></a>00178 }
<a name="l00179"></a>00179 <span class="preprocessor">#else</span>
<a name="l00180"></a><a class="code" href="cvmx-pip-defs_8h.html#aa15310b21fc3db8819951150affc08d4">00180</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_DEC_IPSECX(offset) (CVMX_ADD_IO_SEG(0x00011800A0000080ull) + ((offset) &amp; 3) * 8)</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00182"></a>00182 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_DSA_SRC_GRP CVMX_PIP_DSA_SRC_GRP_FUNC()</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PIP_DSA_SRC_GRP_FUNC(<span class="keywordtype">void</span>)
<a name="l00185"></a>00185 {
<a name="l00186"></a>00186     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00187"></a>00187         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_DSA_SRC_GRP not supported on this chip\n&quot;</span>);
<a name="l00188"></a>00188     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0000190ull);
<a name="l00189"></a>00189 }
<a name="l00190"></a>00190 <span class="preprocessor">#else</span>
<a name="l00191"></a><a class="code" href="cvmx-pip-defs_8h.html#ad4b6b0ecd5535ad19d11b45a4a346d9e">00191</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_DSA_SRC_GRP (CVMX_ADD_IO_SEG(0x00011800A0000190ull))</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00194"></a>00194 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_DSA_VID_GRP CVMX_PIP_DSA_VID_GRP_FUNC()</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PIP_DSA_VID_GRP_FUNC(<span class="keywordtype">void</span>)
<a name="l00196"></a>00196 {
<a name="l00197"></a>00197     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00198"></a>00198         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_DSA_VID_GRP not supported on this chip\n&quot;</span>);
<a name="l00199"></a>00199     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0000198ull);
<a name="l00200"></a>00200 }
<a name="l00201"></a>00201 <span class="preprocessor">#else</span>
<a name="l00202"></a><a class="code" href="cvmx-pip-defs_8h.html#a714e056a425dfc2b7a6be3a8c7fe17f5">00202</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_DSA_VID_GRP (CVMX_ADD_IO_SEG(0x00011800A0000198ull))</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00205"></a>00205 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#a01465d2437c009307147a26752d6529b">CVMX_PIP_FRM_LEN_CHKX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00206"></a>00206 {
<a name="l00207"></a>00207     <span class="keywordflow">if</span> (!(
<a name="l00208"></a>00208           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00209"></a>00209           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00210"></a>00210           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00211"></a>00211           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00212"></a>00212           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00213"></a>00213           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00214"></a>00214           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00215"></a>00215           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00216"></a>00216           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00217"></a>00217         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_FRM_LEN_CHKX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00218"></a>00218     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0000180ull) + ((offset) &amp; 1) * 8;
<a name="l00219"></a>00219 }
<a name="l00220"></a>00220 <span class="preprocessor">#else</span>
<a name="l00221"></a><a class="code" href="cvmx-pip-defs_8h.html#a01465d2437c009307147a26752d6529b">00221</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_FRM_LEN_CHKX(offset) (CVMX_ADD_IO_SEG(0x00011800A0000180ull) + ((offset) &amp; 1) * 8)</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00223"></a><a class="code" href="cvmx-pip-defs_8h.html#a4d5dcaf3b5e8fa75e726218d1d4ae14d">00223</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_GBL_CFG (CVMX_ADD_IO_SEG(0x00011800A0000028ull))</span>
<a name="l00224"></a><a class="code" href="cvmx-pip-defs_8h.html#af3e6667056baf87ce68b772b58f73b80">00224</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_GBL_CTL (CVMX_ADD_IO_SEG(0x00011800A0000020ull))</span>
<a name="l00225"></a>00225 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_HG_PRI_QOS CVMX_PIP_HG_PRI_QOS_FUNC()</span>
<a name="l00227"></a>00227 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PIP_HG_PRI_QOS_FUNC(<span class="keywordtype">void</span>)
<a name="l00228"></a>00228 {
<a name="l00229"></a>00229     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00230"></a>00230         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_HG_PRI_QOS not supported on this chip\n&quot;</span>);
<a name="l00231"></a>00231     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A00001A0ull);
<a name="l00232"></a>00232 }
<a name="l00233"></a>00233 <span class="preprocessor">#else</span>
<a name="l00234"></a><a class="code" href="cvmx-pip-defs_8h.html#a93f7388c9a85a9275592cdb1c062f236">00234</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_HG_PRI_QOS (CVMX_ADD_IO_SEG(0x00011800A00001A0ull))</span>
<a name="l00235"></a>00235 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00236"></a><a class="code" href="cvmx-pip-defs_8h.html#a4916ce18ca0e1e04722416904747ffd5">00236</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_INT_EN (CVMX_ADD_IO_SEG(0x00011800A0000010ull))</span>
<a name="l00237"></a><a class="code" href="cvmx-pip-defs_8h.html#af4db81e0839ac8c5037029b334498170">00237</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_INT_REG (CVMX_ADD_IO_SEG(0x00011800A0000008ull))</span>
<a name="l00238"></a><a class="code" href="cvmx-pip-defs_8h.html#aa9588241d7567eb4bc6bd968e3944f1b">00238</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_IP_OFFSET (CVMX_ADD_IO_SEG(0x00011800A0000060ull))</span>
<a name="l00239"></a>00239 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00240"></a>00240 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#a83afd0c840789ef40bf83594510e686d">CVMX_PIP_PRI_TBLX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00241"></a>00241 {
<a name="l00242"></a>00242     <span class="keywordflow">if</span> (!(
<a name="l00243"></a>00243           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 255)))))
<a name="l00244"></a>00244         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_PRI_TBLX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00245"></a>00245     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0004000ull) + ((offset) &amp; 255) * 8;
<a name="l00246"></a>00246 }
<a name="l00247"></a>00247 <span class="preprocessor">#else</span>
<a name="l00248"></a><a class="code" href="cvmx-pip-defs_8h.html#a83afd0c840789ef40bf83594510e686d">00248</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_PRI_TBLX(offset) (CVMX_ADD_IO_SEG(0x00011800A0004000ull) + ((offset) &amp; 255) * 8)</span>
<a name="l00249"></a>00249 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00250"></a>00250 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00251"></a>00251 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#a1a5724049c66f14f9e42fd9e38297ee4">CVMX_PIP_PRT_CFGBX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00252"></a>00252 {
<a name="l00253"></a>00253     <span class="keywordflow">if</span> (!(
<a name="l00254"></a>00254           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00255"></a>00255           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)) || ((offset &gt;= 40) &amp;&amp; (offset &lt;= 43)) || ((offset &gt;= 44) &amp;&amp; (offset &lt;= 47)))) ||
<a name="l00256"></a>00256           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00257"></a>00257           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || (offset == 24) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00258"></a>00258           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39))))))
<a name="l00259"></a>00259         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_PRT_CFGBX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00260"></a>00260     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0008000ull) + ((offset) &amp; 63) * 8;
<a name="l00261"></a>00261 }
<a name="l00262"></a>00262 <span class="preprocessor">#else</span>
<a name="l00263"></a><a class="code" href="cvmx-pip-defs_8h.html#a1a5724049c66f14f9e42fd9e38297ee4">00263</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_PRT_CFGBX(offset) (CVMX_ADD_IO_SEG(0x00011800A0008000ull) + ((offset) &amp; 63) * 8)</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#af1b3d60cfcd2839949323eb830935fbe">CVMX_PIP_PRT_CFGX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00267"></a>00267 {
<a name="l00268"></a>00268     <span class="keywordflow">if</span> (!(
<a name="l00269"></a>00269           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00270"></a>00270           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00271"></a>00271           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 35))) ||
<a name="l00272"></a>00272           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00273"></a>00273           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00274"></a>00274           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00275"></a>00275           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 35))) ||
<a name="l00276"></a>00276           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00277"></a>00277           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)) || ((offset &gt;= 40) &amp;&amp; (offset &lt;= 43)))) ||
<a name="l00278"></a>00278           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)) || ((offset &gt;= 40) &amp;&amp; (offset &lt;= 41)) || ((offset &gt;= 44) &amp;&amp; (offset &lt;= 47)))) ||
<a name="l00279"></a>00279           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00280"></a>00280           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || (offset == 24) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00281"></a>00281           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39))))))
<a name="l00282"></a>00282         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_PRT_CFGX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00283"></a>00283     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0000200ull) + ((offset) &amp; 63) * 8;
<a name="l00284"></a>00284 }
<a name="l00285"></a>00285 <span class="preprocessor">#else</span>
<a name="l00286"></a><a class="code" href="cvmx-pip-defs_8h.html#af1b3d60cfcd2839949323eb830935fbe">00286</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_PRT_CFGX(offset) (CVMX_ADD_IO_SEG(0x00011800A0000200ull) + ((offset) &amp; 63) * 8)</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00288"></a>00288 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00289"></a>00289 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#ab6f4ecba4367f729d3b7d09391b065ae">CVMX_PIP_PRT_TAGX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00290"></a>00290 {
<a name="l00291"></a>00291     <span class="keywordflow">if</span> (!(
<a name="l00292"></a>00292           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00293"></a>00293           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00294"></a>00294           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 35))) ||
<a name="l00295"></a>00295           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00296"></a>00296           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00297"></a>00297           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00298"></a>00298           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 35))) ||
<a name="l00299"></a>00299           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00300"></a>00300           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)) || ((offset &gt;= 40) &amp;&amp; (offset &lt;= 43)))) ||
<a name="l00301"></a>00301           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)) || ((offset &gt;= 40) &amp;&amp; (offset &lt;= 41)) || ((offset &gt;= 44) &amp;&amp; (offset &lt;= 47)))) ||
<a name="l00302"></a>00302           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00303"></a>00303           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || (offset == 24) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00304"></a>00304           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39))))))
<a name="l00305"></a>00305         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_PRT_TAGX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00306"></a>00306     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0000400ull) + ((offset) &amp; 63) * 8;
<a name="l00307"></a>00307 }
<a name="l00308"></a>00308 <span class="preprocessor">#else</span>
<a name="l00309"></a><a class="code" href="cvmx-pip-defs_8h.html#ab6f4ecba4367f729d3b7d09391b065ae">00309</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_PRT_TAGX(offset) (CVMX_ADD_IO_SEG(0x00011800A0000400ull) + ((offset) &amp; 63) * 8)</span>
<a name="l00310"></a>00310 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00311"></a>00311 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00312"></a>00312 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#a9518c08723994fa9ecbdea8c05b3e942">CVMX_PIP_QOS_DIFFX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00313"></a>00313 {
<a name="l00314"></a>00314     <span class="keywordflow">if</span> (!(
<a name="l00315"></a>00315           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00316"></a>00316           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00317"></a>00317           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00318"></a>00318           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00319"></a>00319           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00320"></a>00320           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00321"></a>00321           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00322"></a>00322           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00323"></a>00323           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00324"></a>00324           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00325"></a>00325           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00326"></a>00326           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 63)))))
<a name="l00327"></a>00327         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_QOS_DIFFX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00328"></a>00328     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0000600ull) + ((offset) &amp; 63) * 8;
<a name="l00329"></a>00329 }
<a name="l00330"></a>00330 <span class="preprocessor">#else</span>
<a name="l00331"></a><a class="code" href="cvmx-pip-defs_8h.html#a9518c08723994fa9ecbdea8c05b3e942">00331</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_QOS_DIFFX(offset) (CVMX_ADD_IO_SEG(0x00011800A0000600ull) + ((offset) &amp; 63) * 8)</span>
<a name="l00332"></a>00332 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00333"></a>00333 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00334"></a>00334 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#a9f40dbc570691cd2b806d3e75422ae6c">CVMX_PIP_QOS_VLANX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00335"></a>00335 {
<a name="l00336"></a>00336     <span class="keywordflow">if</span> (!(
<a name="l00337"></a>00337           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00338"></a>00338           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00339"></a>00339           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00340"></a>00340           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00341"></a>00341           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00342"></a>00342           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00343"></a>00343           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00344"></a>00344           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00345"></a>00345           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00346"></a>00346           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00347"></a>00347           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00348"></a>00348           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00349"></a>00349         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_QOS_VLANX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00350"></a>00350     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A00000C0ull) + ((offset) &amp; 7) * 8;
<a name="l00351"></a>00351 }
<a name="l00352"></a>00352 <span class="preprocessor">#else</span>
<a name="l00353"></a><a class="code" href="cvmx-pip-defs_8h.html#a9f40dbc570691cd2b806d3e75422ae6c">00353</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_QOS_VLANX(offset) (CVMX_ADD_IO_SEG(0x00011800A00000C0ull) + ((offset) &amp; 7) * 8)</span>
<a name="l00354"></a>00354 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00355"></a>00355 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00356"></a>00356 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#ae54d989819006536a1f55f425eff724b">CVMX_PIP_QOS_WATCHX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00357"></a>00357 {
<a name="l00358"></a>00358     <span class="keywordflow">if</span> (!(
<a name="l00359"></a>00359           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00360"></a>00360           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00361"></a>00361           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00362"></a>00362           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00363"></a>00363           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00364"></a>00364           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00365"></a>00365           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00366"></a>00366           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00367"></a>00367           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00368"></a>00368           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00369"></a>00369           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00370"></a>00370           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00371"></a>00371           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00372"></a>00372         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_QOS_WATCHX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00373"></a>00373     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0000100ull) + ((offset) &amp; 7) * 8;
<a name="l00374"></a>00374 }
<a name="l00375"></a>00375 <span class="preprocessor">#else</span>
<a name="l00376"></a><a class="code" href="cvmx-pip-defs_8h.html#ae54d989819006536a1f55f425eff724b">00376</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_QOS_WATCHX(offset) (CVMX_ADD_IO_SEG(0x00011800A0000100ull) + ((offset) &amp; 7) * 8)</span>
<a name="l00377"></a>00377 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00378"></a><a class="code" href="cvmx-pip-defs_8h.html#adfe8c3a3bd5a5d4e3def14d816976f55">00378</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_RAW_WORD (CVMX_ADD_IO_SEG(0x00011800A00000B0ull))</span>
<a name="l00379"></a><a class="code" href="cvmx-pip-defs_8h.html#adbd0a2df2420a3de56a3c6b15f218f58">00379</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_SFT_RST (CVMX_ADD_IO_SEG(0x00011800A0000030ull))</span>
<a name="l00380"></a>00380 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00381"></a>00381 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#af48647b7b78368b6a43015605430cbfd">CVMX_PIP_STAT0_PRTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00382"></a>00382 {
<a name="l00383"></a>00383     <span class="keywordflow">if</span> (!(
<a name="l00384"></a>00384           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00385"></a>00385           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00386"></a>00386           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 35))) ||
<a name="l00387"></a>00387           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00388"></a>00388           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00389"></a>00389           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00390"></a>00390           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 35))) ||
<a name="l00391"></a>00391           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00392"></a>00392           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00393"></a>00393           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00394"></a>00394           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || (offset == 24) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00395"></a>00395           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39))))))
<a name="l00396"></a>00396         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_STAT0_PRTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00397"></a>00397     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0000800ull) + ((offset) &amp; 63) * 80;
<a name="l00398"></a>00398 }
<a name="l00399"></a>00399 <span class="preprocessor">#else</span>
<a name="l00400"></a><a class="code" href="cvmx-pip-defs_8h.html#af48647b7b78368b6a43015605430cbfd">00400</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_STAT0_PRTX(offset) (CVMX_ADD_IO_SEG(0x00011800A0000800ull) + ((offset) &amp; 63) * 80)</span>
<a name="l00401"></a>00401 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00402"></a>00402 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00403"></a>00403 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#ad66bbd6b5c31cae972f5ac0f5153c1c9">CVMX_PIP_STAT0_X</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00404"></a>00404 {
<a name="l00405"></a>00405     <span class="keywordflow">if</span> (!(
<a name="l00406"></a>00406           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 63)))))
<a name="l00407"></a>00407         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_STAT0_X(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00408"></a>00408     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0040000ull) + ((offset) &amp; 63) * 128;
<a name="l00409"></a>00409 }
<a name="l00410"></a>00410 <span class="preprocessor">#else</span>
<a name="l00411"></a><a class="code" href="cvmx-pip-defs_8h.html#ad66bbd6b5c31cae972f5ac0f5153c1c9">00411</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_STAT0_X(offset) (CVMX_ADD_IO_SEG(0x00011800A0040000ull) + ((offset) &amp; 63) * 128)</span>
<a name="l00412"></a>00412 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00413"></a>00413 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00414"></a>00414 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#a909bce5dbc3a368ab6f80ff940bb1637">CVMX_PIP_STAT10_PRTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00415"></a>00415 {
<a name="l00416"></a>00416     <span class="keywordflow">if</span> (!(
<a name="l00417"></a>00417           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00418"></a>00418           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00419"></a>00419           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00420"></a>00420           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00421"></a>00421           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00422"></a>00422           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || (offset == 24) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00423"></a>00423           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39))))))
<a name="l00424"></a>00424         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_STAT10_PRTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00425"></a>00425     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0001480ull) + ((offset) &amp; 63) * 16;
<a name="l00426"></a>00426 }
<a name="l00427"></a>00427 <span class="preprocessor">#else</span>
<a name="l00428"></a><a class="code" href="cvmx-pip-defs_8h.html#a909bce5dbc3a368ab6f80ff940bb1637">00428</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_STAT10_PRTX(offset) (CVMX_ADD_IO_SEG(0x00011800A0001480ull) + ((offset) &amp; 63) * 16)</span>
<a name="l00429"></a>00429 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00430"></a>00430 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00431"></a>00431 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#abc700b6cfe5246790c2fa892fe5795fd">CVMX_PIP_STAT10_X</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00432"></a>00432 {
<a name="l00433"></a>00433     <span class="keywordflow">if</span> (!(
<a name="l00434"></a>00434           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 63)))))
<a name="l00435"></a>00435         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_STAT10_X(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00436"></a>00436     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0040050ull) + ((offset) &amp; 63) * 128;
<a name="l00437"></a>00437 }
<a name="l00438"></a>00438 <span class="preprocessor">#else</span>
<a name="l00439"></a><a class="code" href="cvmx-pip-defs_8h.html#abc700b6cfe5246790c2fa892fe5795fd">00439</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_STAT10_X(offset) (CVMX_ADD_IO_SEG(0x00011800A0040050ull) + ((offset) &amp; 63) * 128)</span>
<a name="l00440"></a>00440 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00441"></a>00441 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00442"></a>00442 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#a866cf3da4aab2d4c4faf4053c8929b39">CVMX_PIP_STAT11_PRTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00443"></a>00443 {
<a name="l00444"></a>00444     <span class="keywordflow">if</span> (!(
<a name="l00445"></a>00445           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00446"></a>00446           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00447"></a>00447           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00448"></a>00448           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00449"></a>00449           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00450"></a>00450           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || (offset == 24) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00451"></a>00451           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39))))))
<a name="l00452"></a>00452         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_STAT11_PRTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00453"></a>00453     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0001488ull) + ((offset) &amp; 63) * 16;
<a name="l00454"></a>00454 }
<a name="l00455"></a>00455 <span class="preprocessor">#else</span>
<a name="l00456"></a><a class="code" href="cvmx-pip-defs_8h.html#a866cf3da4aab2d4c4faf4053c8929b39">00456</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_STAT11_PRTX(offset) (CVMX_ADD_IO_SEG(0x00011800A0001488ull) + ((offset) &amp; 63) * 16)</span>
<a name="l00457"></a>00457 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00458"></a>00458 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00459"></a>00459 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#ab4a4700e4fca3d9b705b63fbba86ee25">CVMX_PIP_STAT11_X</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00460"></a>00460 {
<a name="l00461"></a>00461     <span class="keywordflow">if</span> (!(
<a name="l00462"></a>00462           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 63)))))
<a name="l00463"></a>00463         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_STAT11_X(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00464"></a>00464     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0040058ull) + ((offset) &amp; 63) * 128;
<a name="l00465"></a>00465 }
<a name="l00466"></a>00466 <span class="preprocessor">#else</span>
<a name="l00467"></a><a class="code" href="cvmx-pip-defs_8h.html#ab4a4700e4fca3d9b705b63fbba86ee25">00467</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_STAT11_X(offset) (CVMX_ADD_IO_SEG(0x00011800A0040058ull) + ((offset) &amp; 63) * 128)</span>
<a name="l00468"></a>00468 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00469"></a>00469 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00470"></a>00470 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#a25bf1325041e0225122ae9f3c198f877">CVMX_PIP_STAT1_PRTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00471"></a>00471 {
<a name="l00472"></a>00472     <span class="keywordflow">if</span> (!(
<a name="l00473"></a>00473           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00474"></a>00474           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00475"></a>00475           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 35))) ||
<a name="l00476"></a>00476           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00477"></a>00477           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00478"></a>00478           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00479"></a>00479           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 35))) ||
<a name="l00480"></a>00480           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00481"></a>00481           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00482"></a>00482           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00483"></a>00483           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || (offset == 24) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00484"></a>00484           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39))))))
<a name="l00485"></a>00485         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_STAT1_PRTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00486"></a>00486     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0000808ull) + ((offset) &amp; 63) * 80;
<a name="l00487"></a>00487 }
<a name="l00488"></a>00488 <span class="preprocessor">#else</span>
<a name="l00489"></a><a class="code" href="cvmx-pip-defs_8h.html#a25bf1325041e0225122ae9f3c198f877">00489</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_STAT1_PRTX(offset) (CVMX_ADD_IO_SEG(0x00011800A0000808ull) + ((offset) &amp; 63) * 80)</span>
<a name="l00490"></a>00490 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00491"></a>00491 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00492"></a>00492 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#a9f312beab08c45aec9cea5863ea0db28">CVMX_PIP_STAT1_X</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00493"></a>00493 {
<a name="l00494"></a>00494     <span class="keywordflow">if</span> (!(
<a name="l00495"></a>00495           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 63)))))
<a name="l00496"></a>00496         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_STAT1_X(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00497"></a>00497     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0040008ull) + ((offset) &amp; 63) * 128;
<a name="l00498"></a>00498 }
<a name="l00499"></a>00499 <span class="preprocessor">#else</span>
<a name="l00500"></a><a class="code" href="cvmx-pip-defs_8h.html#a9f312beab08c45aec9cea5863ea0db28">00500</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_STAT1_X(offset) (CVMX_ADD_IO_SEG(0x00011800A0040008ull) + ((offset) &amp; 63) * 128)</span>
<a name="l00501"></a>00501 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00502"></a>00502 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00503"></a>00503 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#a456247a94b5c5e1e115333d05ef3b932">CVMX_PIP_STAT2_PRTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00504"></a>00504 {
<a name="l00505"></a>00505     <span class="keywordflow">if</span> (!(
<a name="l00506"></a>00506           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00507"></a>00507           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00508"></a>00508           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 35))) ||
<a name="l00509"></a>00509           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00510"></a>00510           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00511"></a>00511           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00512"></a>00512           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 35))) ||
<a name="l00513"></a>00513           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00514"></a>00514           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00515"></a>00515           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00516"></a>00516           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || (offset == 24) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00517"></a>00517           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39))))))
<a name="l00518"></a>00518         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_STAT2_PRTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00519"></a>00519     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0000810ull) + ((offset) &amp; 63) * 80;
<a name="l00520"></a>00520 }
<a name="l00521"></a>00521 <span class="preprocessor">#else</span>
<a name="l00522"></a><a class="code" href="cvmx-pip-defs_8h.html#a456247a94b5c5e1e115333d05ef3b932">00522</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_STAT2_PRTX(offset) (CVMX_ADD_IO_SEG(0x00011800A0000810ull) + ((offset) &amp; 63) * 80)</span>
<a name="l00523"></a>00523 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00524"></a>00524 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00525"></a>00525 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#a87b32b4cefea159ddea368142d6c5090">CVMX_PIP_STAT2_X</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00526"></a>00526 {
<a name="l00527"></a>00527     <span class="keywordflow">if</span> (!(
<a name="l00528"></a>00528           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 63)))))
<a name="l00529"></a>00529         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_STAT2_X(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00530"></a>00530     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0040010ull) + ((offset) &amp; 63) * 128;
<a name="l00531"></a>00531 }
<a name="l00532"></a>00532 <span class="preprocessor">#else</span>
<a name="l00533"></a><a class="code" href="cvmx-pip-defs_8h.html#a87b32b4cefea159ddea368142d6c5090">00533</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_STAT2_X(offset) (CVMX_ADD_IO_SEG(0x00011800A0040010ull) + ((offset) &amp; 63) * 128)</span>
<a name="l00534"></a>00534 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00535"></a>00535 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00536"></a>00536 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#a7dc98fa3ebd68425b6c8dfc086d521e8">CVMX_PIP_STAT3_PRTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00537"></a>00537 {
<a name="l00538"></a>00538     <span class="keywordflow">if</span> (!(
<a name="l00539"></a>00539           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00540"></a>00540           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00541"></a>00541           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 35))) ||
<a name="l00542"></a>00542           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00543"></a>00543           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00544"></a>00544           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00545"></a>00545           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 35))) ||
<a name="l00546"></a>00546           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00547"></a>00547           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00548"></a>00548           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00549"></a>00549           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || (offset == 24) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00550"></a>00550           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39))))))
<a name="l00551"></a>00551         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_STAT3_PRTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00552"></a>00552     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0000818ull) + ((offset) &amp; 63) * 80;
<a name="l00553"></a>00553 }
<a name="l00554"></a>00554 <span class="preprocessor">#else</span>
<a name="l00555"></a><a class="code" href="cvmx-pip-defs_8h.html#a7dc98fa3ebd68425b6c8dfc086d521e8">00555</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_STAT3_PRTX(offset) (CVMX_ADD_IO_SEG(0x00011800A0000818ull) + ((offset) &amp; 63) * 80)</span>
<a name="l00556"></a>00556 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00557"></a>00557 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00558"></a>00558 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#afcd3eede826e4b160d4b07d74d06c70e">CVMX_PIP_STAT3_X</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00559"></a>00559 {
<a name="l00560"></a>00560     <span class="keywordflow">if</span> (!(
<a name="l00561"></a>00561           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 63)))))
<a name="l00562"></a>00562         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_STAT3_X(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00563"></a>00563     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0040018ull) + ((offset) &amp; 63) * 128;
<a name="l00564"></a>00564 }
<a name="l00565"></a>00565 <span class="preprocessor">#else</span>
<a name="l00566"></a><a class="code" href="cvmx-pip-defs_8h.html#afcd3eede826e4b160d4b07d74d06c70e">00566</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_STAT3_X(offset) (CVMX_ADD_IO_SEG(0x00011800A0040018ull) + ((offset) &amp; 63) * 128)</span>
<a name="l00567"></a>00567 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00568"></a>00568 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00569"></a>00569 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#a7ef1f473bffae6bbd6350e6453b40692">CVMX_PIP_STAT4_PRTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00570"></a>00570 {
<a name="l00571"></a>00571     <span class="keywordflow">if</span> (!(
<a name="l00572"></a>00572           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00573"></a>00573           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00574"></a>00574           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 35))) ||
<a name="l00575"></a>00575           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00576"></a>00576           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00577"></a>00577           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00578"></a>00578           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 35))) ||
<a name="l00579"></a>00579           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00580"></a>00580           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00581"></a>00581           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00582"></a>00582           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || (offset == 24) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00583"></a>00583           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39))))))
<a name="l00584"></a>00584         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_STAT4_PRTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00585"></a>00585     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0000820ull) + ((offset) &amp; 63) * 80;
<a name="l00586"></a>00586 }
<a name="l00587"></a>00587 <span class="preprocessor">#else</span>
<a name="l00588"></a><a class="code" href="cvmx-pip-defs_8h.html#a7ef1f473bffae6bbd6350e6453b40692">00588</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_STAT4_PRTX(offset) (CVMX_ADD_IO_SEG(0x00011800A0000820ull) + ((offset) &amp; 63) * 80)</span>
<a name="l00589"></a>00589 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00590"></a>00590 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00591"></a>00591 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#a0aadc21ce66c67bed33309e28e80f9c5">CVMX_PIP_STAT4_X</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00592"></a>00592 {
<a name="l00593"></a>00593     <span class="keywordflow">if</span> (!(
<a name="l00594"></a>00594           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 63)))))
<a name="l00595"></a>00595         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_STAT4_X(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00596"></a>00596     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0040020ull) + ((offset) &amp; 63) * 128;
<a name="l00597"></a>00597 }
<a name="l00598"></a>00598 <span class="preprocessor">#else</span>
<a name="l00599"></a><a class="code" href="cvmx-pip-defs_8h.html#a0aadc21ce66c67bed33309e28e80f9c5">00599</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_STAT4_X(offset) (CVMX_ADD_IO_SEG(0x00011800A0040020ull) + ((offset) &amp; 63) * 128)</span>
<a name="l00600"></a>00600 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00601"></a>00601 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00602"></a>00602 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#aba0ee03a287bde3e223f095fafdfecca">CVMX_PIP_STAT5_PRTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00603"></a>00603 {
<a name="l00604"></a>00604     <span class="keywordflow">if</span> (!(
<a name="l00605"></a>00605           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00606"></a>00606           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00607"></a>00607           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 35))) ||
<a name="l00608"></a>00608           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00609"></a>00609           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00610"></a>00610           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00611"></a>00611           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 35))) ||
<a name="l00612"></a>00612           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00613"></a>00613           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00614"></a>00614           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00615"></a>00615           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || (offset == 24) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00616"></a>00616           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39))))))
<a name="l00617"></a>00617         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_STAT5_PRTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00618"></a>00618     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0000828ull) + ((offset) &amp; 63) * 80;
<a name="l00619"></a>00619 }
<a name="l00620"></a>00620 <span class="preprocessor">#else</span>
<a name="l00621"></a><a class="code" href="cvmx-pip-defs_8h.html#aba0ee03a287bde3e223f095fafdfecca">00621</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_STAT5_PRTX(offset) (CVMX_ADD_IO_SEG(0x00011800A0000828ull) + ((offset) &amp; 63) * 80)</span>
<a name="l00622"></a>00622 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00623"></a>00623 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00624"></a>00624 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#a6711238aa8c065793d96ddbf171f8185">CVMX_PIP_STAT5_X</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00625"></a>00625 {
<a name="l00626"></a>00626     <span class="keywordflow">if</span> (!(
<a name="l00627"></a>00627           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 63)))))
<a name="l00628"></a>00628         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_STAT5_X(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00629"></a>00629     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0040028ull) + ((offset) &amp; 63) * 128;
<a name="l00630"></a>00630 }
<a name="l00631"></a>00631 <span class="preprocessor">#else</span>
<a name="l00632"></a><a class="code" href="cvmx-pip-defs_8h.html#a6711238aa8c065793d96ddbf171f8185">00632</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_STAT5_X(offset) (CVMX_ADD_IO_SEG(0x00011800A0040028ull) + ((offset) &amp; 63) * 128)</span>
<a name="l00633"></a>00633 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00634"></a>00634 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00635"></a>00635 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#a788661f318d13c51484939f5631196b8">CVMX_PIP_STAT6_PRTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00636"></a>00636 {
<a name="l00637"></a>00637     <span class="keywordflow">if</span> (!(
<a name="l00638"></a>00638           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00639"></a>00639           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00640"></a>00640           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 35))) ||
<a name="l00641"></a>00641           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00642"></a>00642           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00643"></a>00643           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00644"></a>00644           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 35))) ||
<a name="l00645"></a>00645           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00646"></a>00646           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00647"></a>00647           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00648"></a>00648           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || (offset == 24) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00649"></a>00649           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39))))))
<a name="l00650"></a>00650         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_STAT6_PRTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00651"></a>00651     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0000830ull) + ((offset) &amp; 63) * 80;
<a name="l00652"></a>00652 }
<a name="l00653"></a>00653 <span class="preprocessor">#else</span>
<a name="l00654"></a><a class="code" href="cvmx-pip-defs_8h.html#a788661f318d13c51484939f5631196b8">00654</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_STAT6_PRTX(offset) (CVMX_ADD_IO_SEG(0x00011800A0000830ull) + ((offset) &amp; 63) * 80)</span>
<a name="l00655"></a>00655 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00656"></a>00656 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00657"></a>00657 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#a9841be65b6b151f15f7a1dedb5b989dd">CVMX_PIP_STAT6_X</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00658"></a>00658 {
<a name="l00659"></a>00659     <span class="keywordflow">if</span> (!(
<a name="l00660"></a>00660           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 63)))))
<a name="l00661"></a>00661         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_STAT6_X(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00662"></a>00662     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0040030ull) + ((offset) &amp; 63) * 128;
<a name="l00663"></a>00663 }
<a name="l00664"></a>00664 <span class="preprocessor">#else</span>
<a name="l00665"></a><a class="code" href="cvmx-pip-defs_8h.html#a9841be65b6b151f15f7a1dedb5b989dd">00665</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_STAT6_X(offset) (CVMX_ADD_IO_SEG(0x00011800A0040030ull) + ((offset) &amp; 63) * 128)</span>
<a name="l00666"></a>00666 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00667"></a>00667 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00668"></a>00668 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#ae85b0d0c8f0eeaa1496f7a8a9c8b8732">CVMX_PIP_STAT7_PRTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00669"></a>00669 {
<a name="l00670"></a>00670     <span class="keywordflow">if</span> (!(
<a name="l00671"></a>00671           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00672"></a>00672           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00673"></a>00673           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 35))) ||
<a name="l00674"></a>00674           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00675"></a>00675           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00676"></a>00676           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00677"></a>00677           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 35))) ||
<a name="l00678"></a>00678           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00679"></a>00679           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00680"></a>00680           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00681"></a>00681           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || (offset == 24) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00682"></a>00682           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39))))))
<a name="l00683"></a>00683         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_STAT7_PRTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00684"></a>00684     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0000838ull) + ((offset) &amp; 63) * 80;
<a name="l00685"></a>00685 }
<a name="l00686"></a>00686 <span class="preprocessor">#else</span>
<a name="l00687"></a><a class="code" href="cvmx-pip-defs_8h.html#ae85b0d0c8f0eeaa1496f7a8a9c8b8732">00687</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_STAT7_PRTX(offset) (CVMX_ADD_IO_SEG(0x00011800A0000838ull) + ((offset) &amp; 63) * 80)</span>
<a name="l00688"></a>00688 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00689"></a>00689 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00690"></a>00690 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#a8b358e947d43f2aab9b90fee8c632608">CVMX_PIP_STAT7_X</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00691"></a>00691 {
<a name="l00692"></a>00692     <span class="keywordflow">if</span> (!(
<a name="l00693"></a>00693           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 63)))))
<a name="l00694"></a>00694         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_STAT7_X(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00695"></a>00695     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0040038ull) + ((offset) &amp; 63) * 128;
<a name="l00696"></a>00696 }
<a name="l00697"></a>00697 <span class="preprocessor">#else</span>
<a name="l00698"></a><a class="code" href="cvmx-pip-defs_8h.html#a8b358e947d43f2aab9b90fee8c632608">00698</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_STAT7_X(offset) (CVMX_ADD_IO_SEG(0x00011800A0040038ull) + ((offset) &amp; 63) * 128)</span>
<a name="l00699"></a>00699 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00700"></a>00700 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00701"></a>00701 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#a9decc4a4485d6ed14351b6f3829e2d92">CVMX_PIP_STAT8_PRTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00702"></a>00702 {
<a name="l00703"></a>00703     <span class="keywordflow">if</span> (!(
<a name="l00704"></a>00704           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00705"></a>00705           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00706"></a>00706           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 35))) ||
<a name="l00707"></a>00707           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00708"></a>00708           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00709"></a>00709           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00710"></a>00710           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 35))) ||
<a name="l00711"></a>00711           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00712"></a>00712           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00713"></a>00713           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00714"></a>00714           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || (offset == 24) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00715"></a>00715           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39))))))
<a name="l00716"></a>00716         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_STAT8_PRTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00717"></a>00717     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0000840ull) + ((offset) &amp; 63) * 80;
<a name="l00718"></a>00718 }
<a name="l00719"></a>00719 <span class="preprocessor">#else</span>
<a name="l00720"></a><a class="code" href="cvmx-pip-defs_8h.html#a9decc4a4485d6ed14351b6f3829e2d92">00720</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_STAT8_PRTX(offset) (CVMX_ADD_IO_SEG(0x00011800A0000840ull) + ((offset) &amp; 63) * 80)</span>
<a name="l00721"></a>00721 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00722"></a>00722 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00723"></a>00723 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#ad9761d36883e7085a0ba4e4530582229">CVMX_PIP_STAT8_X</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00724"></a>00724 {
<a name="l00725"></a>00725     <span class="keywordflow">if</span> (!(
<a name="l00726"></a>00726           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 63)))))
<a name="l00727"></a>00727         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_STAT8_X(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00728"></a>00728     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0040040ull) + ((offset) &amp; 63) * 128;
<a name="l00729"></a>00729 }
<a name="l00730"></a>00730 <span class="preprocessor">#else</span>
<a name="l00731"></a><a class="code" href="cvmx-pip-defs_8h.html#ad9761d36883e7085a0ba4e4530582229">00731</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_STAT8_X(offset) (CVMX_ADD_IO_SEG(0x00011800A0040040ull) + ((offset) &amp; 63) * 128)</span>
<a name="l00732"></a>00732 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00733"></a>00733 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00734"></a>00734 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#a0e9d49141f9b0ee99d9eb7b43586218c">CVMX_PIP_STAT9_PRTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00735"></a>00735 {
<a name="l00736"></a>00736     <span class="keywordflow">if</span> (!(
<a name="l00737"></a>00737           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00738"></a>00738           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00739"></a>00739           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 35))) ||
<a name="l00740"></a>00740           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00741"></a>00741           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00742"></a>00742           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00743"></a>00743           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 35))) ||
<a name="l00744"></a>00744           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00745"></a>00745           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00746"></a>00746           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00747"></a>00747           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || (offset == 24) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00748"></a>00748           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39))))))
<a name="l00749"></a>00749         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_STAT9_PRTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00750"></a>00750     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0000848ull) + ((offset) &amp; 63) * 80;
<a name="l00751"></a>00751 }
<a name="l00752"></a>00752 <span class="preprocessor">#else</span>
<a name="l00753"></a><a class="code" href="cvmx-pip-defs_8h.html#a0e9d49141f9b0ee99d9eb7b43586218c">00753</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_STAT9_PRTX(offset) (CVMX_ADD_IO_SEG(0x00011800A0000848ull) + ((offset) &amp; 63) * 80)</span>
<a name="l00754"></a>00754 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00755"></a>00755 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00756"></a>00756 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#a51f4ad25e036dbfed391ec6f08d9294e">CVMX_PIP_STAT9_X</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00757"></a>00757 {
<a name="l00758"></a>00758     <span class="keywordflow">if</span> (!(
<a name="l00759"></a>00759           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 63)))))
<a name="l00760"></a>00760         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_STAT9_X(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00761"></a>00761     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0040048ull) + ((offset) &amp; 63) * 128;
<a name="l00762"></a>00762 }
<a name="l00763"></a>00763 <span class="preprocessor">#else</span>
<a name="l00764"></a><a class="code" href="cvmx-pip-defs_8h.html#a51f4ad25e036dbfed391ec6f08d9294e">00764</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_STAT9_X(offset) (CVMX_ADD_IO_SEG(0x00011800A0040048ull) + ((offset) &amp; 63) * 128)</span>
<a name="l00765"></a>00765 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00766"></a><a class="code" href="cvmx-pip-defs_8h.html#ab1d216993a6f97fa93a82cb06663f15e">00766</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_STAT_CTL (CVMX_ADD_IO_SEG(0x00011800A0000018ull))</span>
<a name="l00767"></a>00767 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00768"></a>00768 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#a005b080852684a15e0c5164c0632fe98">CVMX_PIP_STAT_INB_ERRSX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00769"></a>00769 {
<a name="l00770"></a>00770     <span class="keywordflow">if</span> (!(
<a name="l00771"></a>00771           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00772"></a>00772           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00773"></a>00773           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 35))) ||
<a name="l00774"></a>00774           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00775"></a>00775           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00776"></a>00776           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00777"></a>00777           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 35))) ||
<a name="l00778"></a>00778           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00779"></a>00779           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)) || ((offset &gt;= 40) &amp;&amp; (offset &lt;= 43)))) ||
<a name="l00780"></a>00780           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)) || ((offset &gt;= 40) &amp;&amp; (offset &lt;= 41)) || ((offset &gt;= 44) &amp;&amp; (offset &lt;= 47)))) ||
<a name="l00781"></a>00781           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || (offset == 24) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00782"></a>00782           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39))))))
<a name="l00783"></a>00783         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_STAT_INB_ERRSX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00784"></a>00784     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0001A10ull) + ((offset) &amp; 63) * 32;
<a name="l00785"></a>00785 }
<a name="l00786"></a>00786 <span class="preprocessor">#else</span>
<a name="l00787"></a><a class="code" href="cvmx-pip-defs_8h.html#a005b080852684a15e0c5164c0632fe98">00787</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_STAT_INB_ERRSX(offset) (CVMX_ADD_IO_SEG(0x00011800A0001A10ull) + ((offset) &amp; 63) * 32)</span>
<a name="l00788"></a>00788 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00789"></a>00789 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00790"></a>00790 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#a92b86c386da957ac7cec15f75d242846">CVMX_PIP_STAT_INB_ERRS_PKNDX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00791"></a>00791 {
<a name="l00792"></a>00792     <span class="keywordflow">if</span> (!(
<a name="l00793"></a>00793           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 63)))))
<a name="l00794"></a>00794         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_STAT_INB_ERRS_PKNDX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00795"></a>00795     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0020010ull) + ((offset) &amp; 63) * 32;
<a name="l00796"></a>00796 }
<a name="l00797"></a>00797 <span class="preprocessor">#else</span>
<a name="l00798"></a><a class="code" href="cvmx-pip-defs_8h.html#a92b86c386da957ac7cec15f75d242846">00798</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_STAT_INB_ERRS_PKNDX(offset) (CVMX_ADD_IO_SEG(0x00011800A0020010ull) + ((offset) &amp; 63) * 32)</span>
<a name="l00799"></a>00799 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00800"></a>00800 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00801"></a>00801 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#a2a770d851b93935b0fc1ca768805b81c">CVMX_PIP_STAT_INB_OCTSX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00802"></a>00802 {
<a name="l00803"></a>00803     <span class="keywordflow">if</span> (!(
<a name="l00804"></a>00804           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00805"></a>00805           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00806"></a>00806           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 35))) ||
<a name="l00807"></a>00807           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00808"></a>00808           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00809"></a>00809           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00810"></a>00810           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 35))) ||
<a name="l00811"></a>00811           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00812"></a>00812           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)) || ((offset &gt;= 40) &amp;&amp; (offset &lt;= 43)))) ||
<a name="l00813"></a>00813           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)) || ((offset &gt;= 40) &amp;&amp; (offset &lt;= 41)) || ((offset &gt;= 44) &amp;&amp; (offset &lt;= 47)))) ||
<a name="l00814"></a>00814           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || (offset == 24) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00815"></a>00815           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39))))))
<a name="l00816"></a>00816         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_STAT_INB_OCTSX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00817"></a>00817     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0001A08ull) + ((offset) &amp; 63) * 32;
<a name="l00818"></a>00818 }
<a name="l00819"></a>00819 <span class="preprocessor">#else</span>
<a name="l00820"></a><a class="code" href="cvmx-pip-defs_8h.html#a2a770d851b93935b0fc1ca768805b81c">00820</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_STAT_INB_OCTSX(offset) (CVMX_ADD_IO_SEG(0x00011800A0001A08ull) + ((offset) &amp; 63) * 32)</span>
<a name="l00821"></a>00821 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00822"></a>00822 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00823"></a>00823 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#a25c6e4daf3736500fe0d15306ace3c13">CVMX_PIP_STAT_INB_OCTS_PKNDX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00824"></a>00824 {
<a name="l00825"></a>00825     <span class="keywordflow">if</span> (!(
<a name="l00826"></a>00826           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 63)))))
<a name="l00827"></a>00827         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_STAT_INB_OCTS_PKNDX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00828"></a>00828     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0020008ull) + ((offset) &amp; 63) * 32;
<a name="l00829"></a>00829 }
<a name="l00830"></a>00830 <span class="preprocessor">#else</span>
<a name="l00831"></a><a class="code" href="cvmx-pip-defs_8h.html#a25c6e4daf3736500fe0d15306ace3c13">00831</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_STAT_INB_OCTS_PKNDX(offset) (CVMX_ADD_IO_SEG(0x00011800A0020008ull) + ((offset) &amp; 63) * 32)</span>
<a name="l00832"></a>00832 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00833"></a>00833 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00834"></a>00834 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#a50eecb8a21134413a156487ed9e984c1">CVMX_PIP_STAT_INB_PKTSX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00835"></a>00835 {
<a name="l00836"></a>00836     <span class="keywordflow">if</span> (!(
<a name="l00837"></a>00837           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00838"></a>00838           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00839"></a>00839           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 35))) ||
<a name="l00840"></a>00840           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 2) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00841"></a>00841           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00842"></a>00842           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00843"></a>00843           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 35))) ||
<a name="l00844"></a>00844           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00845"></a>00845           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)) || ((offset &gt;= 40) &amp;&amp; (offset &lt;= 43)))) ||
<a name="l00846"></a>00846           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)) || ((offset &gt;= 40) &amp;&amp; (offset &lt;= 41)) || ((offset &gt;= 44) &amp;&amp; (offset &lt;= 47)))) ||
<a name="l00847"></a>00847           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3) || ((offset &gt;= 16) &amp;&amp; (offset &lt;= 19)) || (offset == 24) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39)))) ||
<a name="l00848"></a>00848           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 35)) || ((offset &gt;= 36) &amp;&amp; (offset &lt;= 39))))))
<a name="l00849"></a>00849         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_STAT_INB_PKTSX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00850"></a>00850     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0001A00ull) + ((offset) &amp; 63) * 32;
<a name="l00851"></a>00851 }
<a name="l00852"></a>00852 <span class="preprocessor">#else</span>
<a name="l00853"></a><a class="code" href="cvmx-pip-defs_8h.html#a50eecb8a21134413a156487ed9e984c1">00853</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_STAT_INB_PKTSX(offset) (CVMX_ADD_IO_SEG(0x00011800A0001A00ull) + ((offset) &amp; 63) * 32)</span>
<a name="l00854"></a>00854 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00855"></a>00855 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00856"></a>00856 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#a6c52022164a35360c0857ef8dfa11fe5">CVMX_PIP_STAT_INB_PKTS_PKNDX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00857"></a>00857 {
<a name="l00858"></a>00858     <span class="keywordflow">if</span> (!(
<a name="l00859"></a>00859           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 63)))))
<a name="l00860"></a>00860         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_STAT_INB_PKTS_PKNDX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00861"></a>00861     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0020000ull) + ((offset) &amp; 63) * 32;
<a name="l00862"></a>00862 }
<a name="l00863"></a>00863 <span class="preprocessor">#else</span>
<a name="l00864"></a><a class="code" href="cvmx-pip-defs_8h.html#a6c52022164a35360c0857ef8dfa11fe5">00864</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_STAT_INB_PKTS_PKNDX(offset) (CVMX_ADD_IO_SEG(0x00011800A0020000ull) + ((offset) &amp; 63) * 32)</span>
<a name="l00865"></a>00865 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00866"></a>00866 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00867"></a>00867 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#ab4c106429aeb1d00e7efe1a3eaea55a9">CVMX_PIP_SUB_PKIND_FCSX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00868"></a>00868 {
<a name="l00869"></a>00869     <span class="keywordflow">if</span> (!(
<a name="l00870"></a>00870           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00871"></a>00871         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_SUB_PKIND_FCSX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00872"></a>00872     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0080000ull);
<a name="l00873"></a>00873 }
<a name="l00874"></a>00874 <span class="preprocessor">#else</span>
<a name="l00875"></a><a class="code" href="cvmx-pip-defs_8h.html#ab4c106429aeb1d00e7efe1a3eaea55a9">00875</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_SUB_PKIND_FCSX(offset) (CVMX_ADD_IO_SEG(0x00011800A0080000ull))</span>
<a name="l00876"></a>00876 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00877"></a>00877 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00878"></a>00878 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#aee15960e6410f5c67e8ebaba8f5fdc17">CVMX_PIP_TAG_INCX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00879"></a>00879 {
<a name="l00880"></a>00880     <span class="keywordflow">if</span> (!(
<a name="l00881"></a>00881           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00882"></a>00882           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00883"></a>00883           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00884"></a>00884           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00885"></a>00885           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00886"></a>00886           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00887"></a>00887           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00888"></a>00888           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00889"></a>00889           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00890"></a>00890           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00891"></a>00891           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00892"></a>00892           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00893"></a>00893           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 63)))))
<a name="l00894"></a>00894         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_TAG_INCX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00895"></a>00895     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0001800ull) + ((offset) &amp; 63) * 8;
<a name="l00896"></a>00896 }
<a name="l00897"></a>00897 <span class="preprocessor">#else</span>
<a name="l00898"></a><a class="code" href="cvmx-pip-defs_8h.html#aee15960e6410f5c67e8ebaba8f5fdc17">00898</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_TAG_INCX(offset) (CVMX_ADD_IO_SEG(0x00011800A0001800ull) + ((offset) &amp; 63) * 8)</span>
<a name="l00899"></a>00899 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00900"></a><a class="code" href="cvmx-pip-defs_8h.html#aaf21b9b824dd4e187d284a0a28c6771a">00900</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_TAG_MASK (CVMX_ADD_IO_SEG(0x00011800A0000070ull))</span>
<a name="l00901"></a><a class="code" href="cvmx-pip-defs_8h.html#a81aea5fcb4ac900aaa7bbb99fa4c09b9">00901</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_TAG_SECRET (CVMX_ADD_IO_SEG(0x00011800A0000068ull))</span>
<a name="l00902"></a><a class="code" href="cvmx-pip-defs_8h.html#a88ddf665ae9d8eafc8da8d770268c023">00902</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_TODO_ENTRY (CVMX_ADD_IO_SEG(0x00011800A0000078ull))</span>
<a name="l00903"></a>00903 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00904"></a>00904 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#a2d5b78a62f9091de58990fd34bc766f7">CVMX_PIP_VLAN_ETYPESX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00905"></a>00905 {
<a name="l00906"></a>00906     <span class="keywordflow">if</span> (!(
<a name="l00907"></a>00907           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00908"></a>00908           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00909"></a>00909           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00910"></a>00910           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00911"></a>00911           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00912"></a>00912         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_VLAN_ETYPESX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00913"></a>00913     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A00001C0ull) + ((offset) &amp; 1) * 8;
<a name="l00914"></a>00914 }
<a name="l00915"></a>00915 <span class="preprocessor">#else</span>
<a name="l00916"></a><a class="code" href="cvmx-pip-defs_8h.html#a2d5b78a62f9091de58990fd34bc766f7">00916</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_VLAN_ETYPESX(offset) (CVMX_ADD_IO_SEG(0x00011800A00001C0ull) + ((offset) &amp; 1) * 8)</span>
<a name="l00917"></a>00917 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00918"></a>00918 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00919"></a>00919 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#a8fb582163f9823d03a912c0d6484c45d">CVMX_PIP_XSTAT0_PRTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00920"></a>00920 {
<a name="l00921"></a>00921     <span class="keywordflow">if</span> (!(
<a name="l00922"></a>00922           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; (((offset &gt;= 40) &amp;&amp; (offset &lt;= 43)))) ||
<a name="l00923"></a>00923           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; (((offset &gt;= 40) &amp;&amp; (offset &lt;= 41)) || ((offset &gt;= 44) &amp;&amp; (offset &lt;= 47))))))
<a name="l00924"></a>00924         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_XSTAT0_PRTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00925"></a>00925     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0002000ull) + ((offset) &amp; 63) * 80 - 80*40;
<a name="l00926"></a>00926 }
<a name="l00927"></a>00927 <span class="preprocessor">#else</span>
<a name="l00928"></a><a class="code" href="cvmx-pip-defs_8h.html#a8fb582163f9823d03a912c0d6484c45d">00928</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_XSTAT0_PRTX(offset) (CVMX_ADD_IO_SEG(0x00011800A0002000ull) + ((offset) &amp; 63) * 80 - 80*40)</span>
<a name="l00929"></a>00929 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00930"></a>00930 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00931"></a>00931 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#aa0b6e52cde959bca91e2579f5925486d">CVMX_PIP_XSTAT10_PRTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00932"></a>00932 {
<a name="l00933"></a>00933     <span class="keywordflow">if</span> (!(
<a name="l00934"></a>00934           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; (((offset &gt;= 40) &amp;&amp; (offset &lt;= 43)))) ||
<a name="l00935"></a>00935           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; (((offset &gt;= 40) &amp;&amp; (offset &lt;= 41)) || ((offset &gt;= 44) &amp;&amp; (offset &lt;= 47))))))
<a name="l00936"></a>00936         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_XSTAT10_PRTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00937"></a>00937     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0001700ull) + ((offset) &amp; 63) * 16 - 16*40;
<a name="l00938"></a>00938 }
<a name="l00939"></a>00939 <span class="preprocessor">#else</span>
<a name="l00940"></a><a class="code" href="cvmx-pip-defs_8h.html#aa0b6e52cde959bca91e2579f5925486d">00940</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_XSTAT10_PRTX(offset) (CVMX_ADD_IO_SEG(0x00011800A0001700ull) + ((offset) &amp; 63) * 16 - 16*40)</span>
<a name="l00941"></a>00941 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00942"></a>00942 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00943"></a>00943 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#a14d0eabf305f0bb36a9b95c5b5a05780">CVMX_PIP_XSTAT11_PRTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00944"></a>00944 {
<a name="l00945"></a>00945     <span class="keywordflow">if</span> (!(
<a name="l00946"></a>00946           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; (((offset &gt;= 40) &amp;&amp; (offset &lt;= 43)))) ||
<a name="l00947"></a>00947           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; (((offset &gt;= 40) &amp;&amp; (offset &lt;= 41)) || ((offset &gt;= 44) &amp;&amp; (offset &lt;= 47))))))
<a name="l00948"></a>00948         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_XSTAT11_PRTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00949"></a>00949     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0001708ull) + ((offset) &amp; 63) * 16 - 16*40;
<a name="l00950"></a>00950 }
<a name="l00951"></a>00951 <span class="preprocessor">#else</span>
<a name="l00952"></a><a class="code" href="cvmx-pip-defs_8h.html#a14d0eabf305f0bb36a9b95c5b5a05780">00952</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_XSTAT11_PRTX(offset) (CVMX_ADD_IO_SEG(0x00011800A0001708ull) + ((offset) &amp; 63) * 16 - 16*40)</span>
<a name="l00953"></a>00953 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00954"></a>00954 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00955"></a>00955 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#addac57ec7ebbd9f721699fca50ee8de9">CVMX_PIP_XSTAT1_PRTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00956"></a>00956 {
<a name="l00957"></a>00957     <span class="keywordflow">if</span> (!(
<a name="l00958"></a>00958           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; (((offset &gt;= 40) &amp;&amp; (offset &lt;= 43)))) ||
<a name="l00959"></a>00959           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; (((offset &gt;= 40) &amp;&amp; (offset &lt;= 41)) || ((offset &gt;= 44) &amp;&amp; (offset &lt;= 47))))))
<a name="l00960"></a>00960         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_XSTAT1_PRTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00961"></a>00961     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0002008ull) + ((offset) &amp; 63) * 80 - 80*40;
<a name="l00962"></a>00962 }
<a name="l00963"></a>00963 <span class="preprocessor">#else</span>
<a name="l00964"></a><a class="code" href="cvmx-pip-defs_8h.html#addac57ec7ebbd9f721699fca50ee8de9">00964</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_XSTAT1_PRTX(offset) (CVMX_ADD_IO_SEG(0x00011800A0002008ull) + ((offset) &amp; 63) * 80 - 80*40)</span>
<a name="l00965"></a>00965 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00966"></a>00966 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00967"></a>00967 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#a9d6b15b008ac6e1b72f0aec618fd50b0">CVMX_PIP_XSTAT2_PRTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00968"></a>00968 {
<a name="l00969"></a>00969     <span class="keywordflow">if</span> (!(
<a name="l00970"></a>00970           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; (((offset &gt;= 40) &amp;&amp; (offset &lt;= 43)))) ||
<a name="l00971"></a>00971           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; (((offset &gt;= 40) &amp;&amp; (offset &lt;= 41)) || ((offset &gt;= 44) &amp;&amp; (offset &lt;= 47))))))
<a name="l00972"></a>00972         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_XSTAT2_PRTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00973"></a>00973     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0002010ull) + ((offset) &amp; 63) * 80 - 80*40;
<a name="l00974"></a>00974 }
<a name="l00975"></a>00975 <span class="preprocessor">#else</span>
<a name="l00976"></a><a class="code" href="cvmx-pip-defs_8h.html#a9d6b15b008ac6e1b72f0aec618fd50b0">00976</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_XSTAT2_PRTX(offset) (CVMX_ADD_IO_SEG(0x00011800A0002010ull) + ((offset) &amp; 63) * 80 - 80*40)</span>
<a name="l00977"></a>00977 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00978"></a>00978 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00979"></a>00979 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#af6406b20246262f182a75cfee0421ff8">CVMX_PIP_XSTAT3_PRTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00980"></a>00980 {
<a name="l00981"></a>00981     <span class="keywordflow">if</span> (!(
<a name="l00982"></a>00982           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; (((offset &gt;= 40) &amp;&amp; (offset &lt;= 43)))) ||
<a name="l00983"></a>00983           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; (((offset &gt;= 40) &amp;&amp; (offset &lt;= 41)) || ((offset &gt;= 44) &amp;&amp; (offset &lt;= 47))))))
<a name="l00984"></a>00984         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_XSTAT3_PRTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00985"></a>00985     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0002018ull) + ((offset) &amp; 63) * 80 - 80*40;
<a name="l00986"></a>00986 }
<a name="l00987"></a>00987 <span class="preprocessor">#else</span>
<a name="l00988"></a><a class="code" href="cvmx-pip-defs_8h.html#af6406b20246262f182a75cfee0421ff8">00988</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_XSTAT3_PRTX(offset) (CVMX_ADD_IO_SEG(0x00011800A0002018ull) + ((offset) &amp; 63) * 80 - 80*40)</span>
<a name="l00989"></a>00989 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00990"></a>00990 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00991"></a>00991 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#aff3e70503b539492cee038c839e0804b">CVMX_PIP_XSTAT4_PRTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00992"></a>00992 {
<a name="l00993"></a>00993     <span class="keywordflow">if</span> (!(
<a name="l00994"></a>00994           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; (((offset &gt;= 40) &amp;&amp; (offset &lt;= 43)))) ||
<a name="l00995"></a>00995           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; (((offset &gt;= 40) &amp;&amp; (offset &lt;= 41)) || ((offset &gt;= 44) &amp;&amp; (offset &lt;= 47))))))
<a name="l00996"></a>00996         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_XSTAT4_PRTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00997"></a>00997     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0002020ull) + ((offset) &amp; 63) * 80 - 80*40;
<a name="l00998"></a>00998 }
<a name="l00999"></a>00999 <span class="preprocessor">#else</span>
<a name="l01000"></a><a class="code" href="cvmx-pip-defs_8h.html#aff3e70503b539492cee038c839e0804b">01000</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_XSTAT4_PRTX(offset) (CVMX_ADD_IO_SEG(0x00011800A0002020ull) + ((offset) &amp; 63) * 80 - 80*40)</span>
<a name="l01001"></a>01001 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01002"></a>01002 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01003"></a>01003 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#a2e9199f0fe2c416650fcf2f1e8e21f9f">CVMX_PIP_XSTAT5_PRTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01004"></a>01004 {
<a name="l01005"></a>01005     <span class="keywordflow">if</span> (!(
<a name="l01006"></a>01006           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; (((offset &gt;= 40) &amp;&amp; (offset &lt;= 43)))) ||
<a name="l01007"></a>01007           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; (((offset &gt;= 40) &amp;&amp; (offset &lt;= 41)) || ((offset &gt;= 44) &amp;&amp; (offset &lt;= 47))))))
<a name="l01008"></a>01008         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_XSTAT5_PRTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01009"></a>01009     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0002028ull) + ((offset) &amp; 63) * 80 - 80*40;
<a name="l01010"></a>01010 }
<a name="l01011"></a>01011 <span class="preprocessor">#else</span>
<a name="l01012"></a><a class="code" href="cvmx-pip-defs_8h.html#a2e9199f0fe2c416650fcf2f1e8e21f9f">01012</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_XSTAT5_PRTX(offset) (CVMX_ADD_IO_SEG(0x00011800A0002028ull) + ((offset) &amp; 63) * 80 - 80*40)</span>
<a name="l01013"></a>01013 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01014"></a>01014 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01015"></a>01015 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#ae84379c9056a19c83756b9f8f34aec37">CVMX_PIP_XSTAT6_PRTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01016"></a>01016 {
<a name="l01017"></a>01017     <span class="keywordflow">if</span> (!(
<a name="l01018"></a>01018           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; (((offset &gt;= 40) &amp;&amp; (offset &lt;= 43)))) ||
<a name="l01019"></a>01019           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; (((offset &gt;= 40) &amp;&amp; (offset &lt;= 41)) || ((offset &gt;= 44) &amp;&amp; (offset &lt;= 47))))))
<a name="l01020"></a>01020         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_XSTAT6_PRTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01021"></a>01021     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0002030ull) + ((offset) &amp; 63) * 80 - 80*40;
<a name="l01022"></a>01022 }
<a name="l01023"></a>01023 <span class="preprocessor">#else</span>
<a name="l01024"></a><a class="code" href="cvmx-pip-defs_8h.html#ae84379c9056a19c83756b9f8f34aec37">01024</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_XSTAT6_PRTX(offset) (CVMX_ADD_IO_SEG(0x00011800A0002030ull) + ((offset) &amp; 63) * 80 - 80*40)</span>
<a name="l01025"></a>01025 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01026"></a>01026 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01027"></a>01027 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#a2e79cef70fd1f02797c631aece6b379e">CVMX_PIP_XSTAT7_PRTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01028"></a>01028 {
<a name="l01029"></a>01029     <span class="keywordflow">if</span> (!(
<a name="l01030"></a>01030           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; (((offset &gt;= 40) &amp;&amp; (offset &lt;= 43)))) ||
<a name="l01031"></a>01031           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; (((offset &gt;= 40) &amp;&amp; (offset &lt;= 41)) || ((offset &gt;= 44) &amp;&amp; (offset &lt;= 47))))))
<a name="l01032"></a>01032         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_XSTAT7_PRTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01033"></a>01033     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0002038ull) + ((offset) &amp; 63) * 80 - 80*40;
<a name="l01034"></a>01034 }
<a name="l01035"></a>01035 <span class="preprocessor">#else</span>
<a name="l01036"></a><a class="code" href="cvmx-pip-defs_8h.html#a2e79cef70fd1f02797c631aece6b379e">01036</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_XSTAT7_PRTX(offset) (CVMX_ADD_IO_SEG(0x00011800A0002038ull) + ((offset) &amp; 63) * 80 - 80*40)</span>
<a name="l01037"></a>01037 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01038"></a>01038 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01039"></a>01039 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#ad73d864be733ab44d6c150cc19471175">CVMX_PIP_XSTAT8_PRTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01040"></a>01040 {
<a name="l01041"></a>01041     <span class="keywordflow">if</span> (!(
<a name="l01042"></a>01042           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; (((offset &gt;= 40) &amp;&amp; (offset &lt;= 43)))) ||
<a name="l01043"></a>01043           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; (((offset &gt;= 40) &amp;&amp; (offset &lt;= 41)) || ((offset &gt;= 44) &amp;&amp; (offset &lt;= 47))))))
<a name="l01044"></a>01044         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_XSTAT8_PRTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01045"></a>01045     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0002040ull) + ((offset) &amp; 63) * 80 - 80*40;
<a name="l01046"></a>01046 }
<a name="l01047"></a>01047 <span class="preprocessor">#else</span>
<a name="l01048"></a><a class="code" href="cvmx-pip-defs_8h.html#ad73d864be733ab44d6c150cc19471175">01048</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_XSTAT8_PRTX(offset) (CVMX_ADD_IO_SEG(0x00011800A0002040ull) + ((offset) &amp; 63) * 80 - 80*40)</span>
<a name="l01049"></a>01049 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01050"></a>01050 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01051"></a>01051 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pip-defs_8h.html#a6c05840798266f9490c398cd499ebffb">CVMX_PIP_XSTAT9_PRTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01052"></a>01052 {
<a name="l01053"></a>01053     <span class="keywordflow">if</span> (!(
<a name="l01054"></a>01054           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; (((offset &gt;= 40) &amp;&amp; (offset &lt;= 43)))) ||
<a name="l01055"></a>01055           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; (((offset &gt;= 40) &amp;&amp; (offset &lt;= 41)) || ((offset &gt;= 44) &amp;&amp; (offset &lt;= 47))))))
<a name="l01056"></a>01056         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PIP_XSTAT9_PRTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01057"></a>01057     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800A0002048ull) + ((offset) &amp; 63) * 80 - 80*40;
<a name="l01058"></a>01058 }
<a name="l01059"></a>01059 <span class="preprocessor">#else</span>
<a name="l01060"></a><a class="code" href="cvmx-pip-defs_8h.html#a6c05840798266f9490c398cd499ebffb">01060</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PIP_XSTAT9_PRTX(offset) (CVMX_ADD_IO_SEG(0x00011800A0002048ull) + ((offset) &amp; 63) * 80 - 80*40)</span>
<a name="l01061"></a>01061 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01062"></a>01062 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01063"></a>01063 <span class="comment">/**</span>
<a name="l01064"></a>01064 <span class="comment"> * cvmx_pip_alt_skip_cfg#</span>
<a name="l01065"></a>01065 <span class="comment"> *</span>
<a name="l01066"></a>01066 <span class="comment"> * Notes:</span>
<a name="l01067"></a>01067 <span class="comment"> * The actual SKIP I determined by HW is based on the packet contents.  BIT0 and</span>
<a name="l01068"></a>01068 <span class="comment"> * BIT1 make up a two value value that the selects the skip value as follows.</span>
<a name="l01069"></a>01069 <span class="comment"> *</span>
<a name="l01070"></a>01070 <span class="comment"> *    lookup_value = LEN ? ( packet_in_bits[BIT1], packet_in_bits[BIT0] ) : ( 0, packet_in_bits[BIT0] );</span>
<a name="l01071"></a>01071 <span class="comment"> *    SKIP I       = lookup_value == 3 ? SKIP3 :</span>
<a name="l01072"></a>01072 <span class="comment"> *                   lookup_value == 2 ? SKIP2 :</span>
<a name="l01073"></a>01073 <span class="comment"> *                   lookup_value == 1 ? SKIP1 :</span>
<a name="l01074"></a>01074 <span class="comment"> *                   PIP_PRT_CFG&lt;pknd&gt;[SKIP];</span>
<a name="l01075"></a>01075 <span class="comment"> */</span>
<a name="l01076"></a><a class="code" href="unioncvmx__pip__alt__skip__cfgx.html">01076</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__alt__skip__cfgx.html" title="cvmx_pip_alt_skip_cfg#">cvmx_pip_alt_skip_cfgx</a> {
<a name="l01077"></a><a class="code" href="unioncvmx__pip__alt__skip__cfgx.html#a32ef51aae1e5d4bef4de79ae7dfddf81">01077</a>     uint64_t <a class="code" href="unioncvmx__pip__alt__skip__cfgx.html#a32ef51aae1e5d4bef4de79ae7dfddf81">u64</a>;
<a name="l01078"></a><a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html">01078</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html">cvmx_pip_alt_skip_cfgx_s</a> {
<a name="l01079"></a>01079 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01080"></a>01080 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html#aa86cb9e15228a11fac8987efdbe1c6f0">reserved_57_63</a>               : 7;
<a name="l01081"></a>01081     uint64_t <a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html#af2a961ef36b771aff82f5e956a205891">len</a>                          : 1;  <span class="comment">/**&lt; Indicates the length of the selection field</span>
<a name="l01082"></a>01082 <span class="comment">                                                         0 = 0,    BIT0</span>
<a name="l01083"></a>01083 <span class="comment">                                                         1 = BIT1, BIT0 */</span>
<a name="l01084"></a>01084     uint64_t <a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html#adb05b2b85141ff66d1ecb735c6ad7729">reserved_46_55</a>               : 10;
<a name="l01085"></a>01085     uint64_t <a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html#a395d3401ef1c5fe1ab991f6aa7a1dd83">bit1</a>                         : 6;  <span class="comment">/**&lt; Indicates the bit location in the first word of</span>
<a name="l01086"></a>01086 <span class="comment">                                                         the packet to use to select the skip amount.</span>
<a name="l01087"></a>01087 <span class="comment">                                                         BIT1 must be present in the packet. */</span>
<a name="l01088"></a>01088     uint64_t <a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html#a2fafbf479de6dcf7370d0ef72a7f0cbd">reserved_38_39</a>               : 2;
<a name="l01089"></a>01089     uint64_t <a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html#acf685982eab0c8cbbb4ae70870a1dc60">bit0</a>                         : 6;  <span class="comment">/**&lt; Indicates the bit location in the first word of</span>
<a name="l01090"></a>01090 <span class="comment">                                                         the packet to use to select the skip amount.</span>
<a name="l01091"></a>01091 <span class="comment">                                                         BIT0 must be present in the packet. */</span>
<a name="l01092"></a>01092     uint64_t <a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html#a6d47c518eb6f3066e3b8833d9b7eb3dc">reserved_23_31</a>               : 9;
<a name="l01093"></a>01093     uint64_t <a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html#ab0702c8a52d6fc17bc9c04df9ab7872e">skip3</a>                        : 7;  <span class="comment">/**&lt; Indicates number of bytes to skip from start of</span>
<a name="l01094"></a>01094 <span class="comment">                                                         packet 0-64 */</span>
<a name="l01095"></a>01095     uint64_t <a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html#ac55badb38b18c58706a83b732312ab6e">reserved_15_15</a>               : 1;
<a name="l01096"></a>01096     uint64_t <a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html#a9c1568f71ad952bbc875287999a14e0e">skip2</a>                        : 7;  <span class="comment">/**&lt; Indicates number of bytes to skip from start of</span>
<a name="l01097"></a>01097 <span class="comment">                                                         packet 0-64 */</span>
<a name="l01098"></a>01098     uint64_t <a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html#a616811e81d9819ad6bb01b21c5cbfc32">reserved_7_7</a>                 : 1;
<a name="l01099"></a>01099     uint64_t <a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html#a02162bb5d215702a709256df083dae86">skip1</a>                        : 7;  <span class="comment">/**&lt; Indicates number of bytes to skip from start of</span>
<a name="l01100"></a>01100 <span class="comment">                                                         packet 0-64 */</span>
<a name="l01101"></a>01101 <span class="preprocessor">#else</span>
<a name="l01102"></a><a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html#a02162bb5d215702a709256df083dae86">01102</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html#a02162bb5d215702a709256df083dae86">skip1</a>                        : 7;
<a name="l01103"></a><a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html#a616811e81d9819ad6bb01b21c5cbfc32">01103</a>     uint64_t <a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html#a616811e81d9819ad6bb01b21c5cbfc32">reserved_7_7</a>                 : 1;
<a name="l01104"></a><a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html#a9c1568f71ad952bbc875287999a14e0e">01104</a>     uint64_t <a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html#a9c1568f71ad952bbc875287999a14e0e">skip2</a>                        : 7;
<a name="l01105"></a><a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html#ac55badb38b18c58706a83b732312ab6e">01105</a>     uint64_t <a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html#ac55badb38b18c58706a83b732312ab6e">reserved_15_15</a>               : 1;
<a name="l01106"></a><a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html#ab0702c8a52d6fc17bc9c04df9ab7872e">01106</a>     uint64_t <a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html#ab0702c8a52d6fc17bc9c04df9ab7872e">skip3</a>                        : 7;
<a name="l01107"></a><a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html#a6d47c518eb6f3066e3b8833d9b7eb3dc">01107</a>     uint64_t <a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html#a6d47c518eb6f3066e3b8833d9b7eb3dc">reserved_23_31</a>               : 9;
<a name="l01108"></a><a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html#acf685982eab0c8cbbb4ae70870a1dc60">01108</a>     uint64_t <a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html#acf685982eab0c8cbbb4ae70870a1dc60">bit0</a>                         : 6;
<a name="l01109"></a><a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html#a2fafbf479de6dcf7370d0ef72a7f0cbd">01109</a>     uint64_t <a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html#a2fafbf479de6dcf7370d0ef72a7f0cbd">reserved_38_39</a>               : 2;
<a name="l01110"></a><a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html#a395d3401ef1c5fe1ab991f6aa7a1dd83">01110</a>     uint64_t <a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html#a395d3401ef1c5fe1ab991f6aa7a1dd83">bit1</a>                         : 6;
<a name="l01111"></a><a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html#adb05b2b85141ff66d1ecb735c6ad7729">01111</a>     uint64_t <a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html#adb05b2b85141ff66d1ecb735c6ad7729">reserved_46_55</a>               : 10;
<a name="l01112"></a><a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html#af2a961ef36b771aff82f5e956a205891">01112</a>     uint64_t <a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html#af2a961ef36b771aff82f5e956a205891">len</a>                          : 1;
<a name="l01113"></a><a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html#aa86cb9e15228a11fac8987efdbe1c6f0">01113</a>     uint64_t <a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html#aa86cb9e15228a11fac8987efdbe1c6f0">reserved_57_63</a>               : 7;
<a name="l01114"></a>01114 <span class="preprocessor">#endif</span>
<a name="l01115"></a>01115 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__alt__skip__cfgx.html#a5ea3d1d2af72c744c7ea5c490fbdae70">s</a>;
<a name="l01116"></a><a class="code" href="unioncvmx__pip__alt__skip__cfgx.html#a0879289be65e6698851f7364ba98c337">01116</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html">cvmx_pip_alt_skip_cfgx_s</a>       <a class="code" href="unioncvmx__pip__alt__skip__cfgx.html#a0879289be65e6698851f7364ba98c337">cn61xx</a>;
<a name="l01117"></a><a class="code" href="unioncvmx__pip__alt__skip__cfgx.html#a243a7c6f2f19c80269100fff0545aa78">01117</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html">cvmx_pip_alt_skip_cfgx_s</a>       <a class="code" href="unioncvmx__pip__alt__skip__cfgx.html#a243a7c6f2f19c80269100fff0545aa78">cn66xx</a>;
<a name="l01118"></a><a class="code" href="unioncvmx__pip__alt__skip__cfgx.html#a5dbc8a83297eeaa41a1335cfb846edef">01118</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html">cvmx_pip_alt_skip_cfgx_s</a>       <a class="code" href="unioncvmx__pip__alt__skip__cfgx.html#a5dbc8a83297eeaa41a1335cfb846edef">cn68xx</a>;
<a name="l01119"></a><a class="code" href="unioncvmx__pip__alt__skip__cfgx.html#a1edc0ae40d2c3a07e32132cded9d7f17">01119</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html">cvmx_pip_alt_skip_cfgx_s</a>       <a class="code" href="unioncvmx__pip__alt__skip__cfgx.html#a1edc0ae40d2c3a07e32132cded9d7f17">cn70xx</a>;
<a name="l01120"></a><a class="code" href="unioncvmx__pip__alt__skip__cfgx.html#aa66a47ea623c9d5aa38b449744a1638d">01120</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html">cvmx_pip_alt_skip_cfgx_s</a>       <a class="code" href="unioncvmx__pip__alt__skip__cfgx.html#aa66a47ea623c9d5aa38b449744a1638d">cn70xxp1</a>;
<a name="l01121"></a><a class="code" href="unioncvmx__pip__alt__skip__cfgx.html#a40518308bba9dd297d458b4e69c6fc27">01121</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__alt__skip__cfgx_1_1cvmx__pip__alt__skip__cfgx__s.html">cvmx_pip_alt_skip_cfgx_s</a>       <a class="code" href="unioncvmx__pip__alt__skip__cfgx.html#a40518308bba9dd297d458b4e69c6fc27">cnf71xx</a>;
<a name="l01122"></a>01122 };
<a name="l01123"></a><a class="code" href="cvmx-pip-defs_8h.html#a281ea6d5e9c1ef7fe59cdda16b1f77f5">01123</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__alt__skip__cfgx.html" title="cvmx_pip_alt_skip_cfg#">cvmx_pip_alt_skip_cfgx</a> <a class="code" href="unioncvmx__pip__alt__skip__cfgx.html" title="cvmx_pip_alt_skip_cfg#">cvmx_pip_alt_skip_cfgx_t</a>;
<a name="l01124"></a>01124 <span class="comment"></span>
<a name="l01125"></a>01125 <span class="comment">/**</span>
<a name="l01126"></a>01126 <span class="comment"> * cvmx_pip_bck_prs</span>
<a name="l01127"></a>01127 <span class="comment"> *</span>
<a name="l01128"></a>01128 <span class="comment"> * When to assert backpressure based on the todo list filling up</span>
<a name="l01129"></a>01129 <span class="comment"> *</span>
<a name="l01130"></a>01130 <span class="comment"> */</span>
<a name="l01131"></a><a class="code" href="unioncvmx__pip__bck__prs.html">01131</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__bck__prs.html" title="cvmx_pip_bck_prs">cvmx_pip_bck_prs</a> {
<a name="l01132"></a><a class="code" href="unioncvmx__pip__bck__prs.html#a07a3861931817c7bfed3a574c2605d2c">01132</a>     uint64_t <a class="code" href="unioncvmx__pip__bck__prs.html#a07a3861931817c7bfed3a574c2605d2c">u64</a>;
<a name="l01133"></a><a class="code" href="structcvmx__pip__bck__prs_1_1cvmx__pip__bck__prs__s.html">01133</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bck__prs_1_1cvmx__pip__bck__prs__s.html">cvmx_pip_bck_prs_s</a> {
<a name="l01134"></a>01134 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01135"></a>01135 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__bck__prs_1_1cvmx__pip__bck__prs__s.html#ac9f4230e3f203084006e2ec128e0cd9b">bckprs</a>                       : 1;  <span class="comment">/**&lt; PIP is currently asserting backpressure to IOB</span>
<a name="l01136"></a>01136 <span class="comment">                                                         Backpressure from PIP will assert when the</span>
<a name="l01137"></a>01137 <span class="comment">                                                         entries to the todo list exceed HIWATER.</span>
<a name="l01138"></a>01138 <span class="comment">                                                         Backpressure will be held until the todo entries</span>
<a name="l01139"></a>01139 <span class="comment">                                                         is less than or equal to LOWATER. */</span>
<a name="l01140"></a>01140     uint64_t <a class="code" href="structcvmx__pip__bck__prs_1_1cvmx__pip__bck__prs__s.html#a01078a5436a0c7af1aff5c0c1062b0f5">reserved_13_62</a>               : 50;
<a name="l01141"></a>01141     uint64_t <a class="code" href="structcvmx__pip__bck__prs_1_1cvmx__pip__bck__prs__s.html#a902dbfefae110e25423e0ab6b854cd97">hiwater</a>                      : 5;  <span class="comment">/**&lt; Water mark in the todo list to assert backpressure</span>
<a name="l01142"></a>01142 <span class="comment">                                                         Legal values are 1-26.  A 0 value will deadlock</span>
<a name="l01143"></a>01143 <span class="comment">                                                         the machine.  A value &gt; 26, will trash memory */</span>
<a name="l01144"></a>01144     uint64_t <a class="code" href="structcvmx__pip__bck__prs_1_1cvmx__pip__bck__prs__s.html#a50a07d2830b7f3125dd8845e0a6243cb">reserved_5_7</a>                 : 3;
<a name="l01145"></a>01145     uint64_t <a class="code" href="structcvmx__pip__bck__prs_1_1cvmx__pip__bck__prs__s.html#a9de3d29ea0e9e9bfcb4346e3ca33c6d5">lowater</a>                      : 5;  <span class="comment">/**&lt; Water mark in the todo list to release backpressure</span>
<a name="l01146"></a>01146 <span class="comment">                                                         The LOWATER value should be &lt; HIWATER. */</span>
<a name="l01147"></a>01147 <span class="preprocessor">#else</span>
<a name="l01148"></a><a class="code" href="structcvmx__pip__bck__prs_1_1cvmx__pip__bck__prs__s.html#a9de3d29ea0e9e9bfcb4346e3ca33c6d5">01148</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__bck__prs_1_1cvmx__pip__bck__prs__s.html#a9de3d29ea0e9e9bfcb4346e3ca33c6d5">lowater</a>                      : 5;
<a name="l01149"></a><a class="code" href="structcvmx__pip__bck__prs_1_1cvmx__pip__bck__prs__s.html#a50a07d2830b7f3125dd8845e0a6243cb">01149</a>     uint64_t <a class="code" href="structcvmx__pip__bck__prs_1_1cvmx__pip__bck__prs__s.html#a50a07d2830b7f3125dd8845e0a6243cb">reserved_5_7</a>                 : 3;
<a name="l01150"></a><a class="code" href="structcvmx__pip__bck__prs_1_1cvmx__pip__bck__prs__s.html#a902dbfefae110e25423e0ab6b854cd97">01150</a>     uint64_t <a class="code" href="structcvmx__pip__bck__prs_1_1cvmx__pip__bck__prs__s.html#a902dbfefae110e25423e0ab6b854cd97">hiwater</a>                      : 5;
<a name="l01151"></a><a class="code" href="structcvmx__pip__bck__prs_1_1cvmx__pip__bck__prs__s.html#a01078a5436a0c7af1aff5c0c1062b0f5">01151</a>     uint64_t <a class="code" href="structcvmx__pip__bck__prs_1_1cvmx__pip__bck__prs__s.html#a01078a5436a0c7af1aff5c0c1062b0f5">reserved_13_62</a>               : 50;
<a name="l01152"></a><a class="code" href="structcvmx__pip__bck__prs_1_1cvmx__pip__bck__prs__s.html#ac9f4230e3f203084006e2ec128e0cd9b">01152</a>     uint64_t <a class="code" href="structcvmx__pip__bck__prs_1_1cvmx__pip__bck__prs__s.html#ac9f4230e3f203084006e2ec128e0cd9b">bckprs</a>                       : 1;
<a name="l01153"></a>01153 <span class="preprocessor">#endif</span>
<a name="l01154"></a>01154 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__bck__prs.html#add3a8f2eab11623554d9f93a2a62c89b">s</a>;
<a name="l01155"></a><a class="code" href="unioncvmx__pip__bck__prs.html#a4e081a1e4ff2b464410dc8ec8ffd22e0">01155</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bck__prs_1_1cvmx__pip__bck__prs__s.html">cvmx_pip_bck_prs_s</a>             <a class="code" href="unioncvmx__pip__bck__prs.html#a4e081a1e4ff2b464410dc8ec8ffd22e0">cn38xx</a>;
<a name="l01156"></a><a class="code" href="unioncvmx__pip__bck__prs.html#abd8666da569196aaa5b2da266a0ecf0b">01156</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bck__prs_1_1cvmx__pip__bck__prs__s.html">cvmx_pip_bck_prs_s</a>             <a class="code" href="unioncvmx__pip__bck__prs.html#abd8666da569196aaa5b2da266a0ecf0b">cn38xxp2</a>;
<a name="l01157"></a><a class="code" href="unioncvmx__pip__bck__prs.html#a03eff2ead10ccd417825bb4ceb222a3d">01157</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bck__prs_1_1cvmx__pip__bck__prs__s.html">cvmx_pip_bck_prs_s</a>             <a class="code" href="unioncvmx__pip__bck__prs.html#a03eff2ead10ccd417825bb4ceb222a3d">cn56xx</a>;
<a name="l01158"></a><a class="code" href="unioncvmx__pip__bck__prs.html#ac68cd4c96d06783e7233a38c14625687">01158</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bck__prs_1_1cvmx__pip__bck__prs__s.html">cvmx_pip_bck_prs_s</a>             <a class="code" href="unioncvmx__pip__bck__prs.html#ac68cd4c96d06783e7233a38c14625687">cn56xxp1</a>;
<a name="l01159"></a><a class="code" href="unioncvmx__pip__bck__prs.html#a7a9b1a2015ad480582e3ff0c95793345">01159</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bck__prs_1_1cvmx__pip__bck__prs__s.html">cvmx_pip_bck_prs_s</a>             <a class="code" href="unioncvmx__pip__bck__prs.html#a7a9b1a2015ad480582e3ff0c95793345">cn58xx</a>;
<a name="l01160"></a><a class="code" href="unioncvmx__pip__bck__prs.html#acae4217fa2c882c6e765ee1bfb175414">01160</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bck__prs_1_1cvmx__pip__bck__prs__s.html">cvmx_pip_bck_prs_s</a>             <a class="code" href="unioncvmx__pip__bck__prs.html#acae4217fa2c882c6e765ee1bfb175414">cn58xxp1</a>;
<a name="l01161"></a><a class="code" href="unioncvmx__pip__bck__prs.html#aac78706500eb42b987f783b0422ea538">01161</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bck__prs_1_1cvmx__pip__bck__prs__s.html">cvmx_pip_bck_prs_s</a>             <a class="code" href="unioncvmx__pip__bck__prs.html#aac78706500eb42b987f783b0422ea538">cn61xx</a>;
<a name="l01162"></a><a class="code" href="unioncvmx__pip__bck__prs.html#adb10778bd2de37a496d7cc32ab1903a8">01162</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bck__prs_1_1cvmx__pip__bck__prs__s.html">cvmx_pip_bck_prs_s</a>             <a class="code" href="unioncvmx__pip__bck__prs.html#adb10778bd2de37a496d7cc32ab1903a8">cn63xx</a>;
<a name="l01163"></a><a class="code" href="unioncvmx__pip__bck__prs.html#a1368a58d8c204e497a4bf1576e9557ed">01163</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bck__prs_1_1cvmx__pip__bck__prs__s.html">cvmx_pip_bck_prs_s</a>             <a class="code" href="unioncvmx__pip__bck__prs.html#a1368a58d8c204e497a4bf1576e9557ed">cn63xxp1</a>;
<a name="l01164"></a><a class="code" href="unioncvmx__pip__bck__prs.html#aa7090262f54a026356199c2bffb97063">01164</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bck__prs_1_1cvmx__pip__bck__prs__s.html">cvmx_pip_bck_prs_s</a>             <a class="code" href="unioncvmx__pip__bck__prs.html#aa7090262f54a026356199c2bffb97063">cn66xx</a>;
<a name="l01165"></a><a class="code" href="unioncvmx__pip__bck__prs.html#a050ad4bf5fccaa7e31f597ee06f9838e">01165</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bck__prs_1_1cvmx__pip__bck__prs__s.html">cvmx_pip_bck_prs_s</a>             <a class="code" href="unioncvmx__pip__bck__prs.html#a050ad4bf5fccaa7e31f597ee06f9838e">cn68xx</a>;
<a name="l01166"></a><a class="code" href="unioncvmx__pip__bck__prs.html#a321dc8c3ca28856e92510956abacb079">01166</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bck__prs_1_1cvmx__pip__bck__prs__s.html">cvmx_pip_bck_prs_s</a>             <a class="code" href="unioncvmx__pip__bck__prs.html#a321dc8c3ca28856e92510956abacb079">cn68xxp1</a>;
<a name="l01167"></a><a class="code" href="unioncvmx__pip__bck__prs.html#ac93b19fface35b9e84016e3bb34c43de">01167</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bck__prs_1_1cvmx__pip__bck__prs__s.html">cvmx_pip_bck_prs_s</a>             <a class="code" href="unioncvmx__pip__bck__prs.html#ac93b19fface35b9e84016e3bb34c43de">cn70xx</a>;
<a name="l01168"></a><a class="code" href="unioncvmx__pip__bck__prs.html#aa484e82e0c3160f69693dbc63bb055bf">01168</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bck__prs_1_1cvmx__pip__bck__prs__s.html">cvmx_pip_bck_prs_s</a>             <a class="code" href="unioncvmx__pip__bck__prs.html#aa484e82e0c3160f69693dbc63bb055bf">cn70xxp1</a>;
<a name="l01169"></a><a class="code" href="unioncvmx__pip__bck__prs.html#aef933033eada098b9bdecf007dadb249">01169</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bck__prs_1_1cvmx__pip__bck__prs__s.html">cvmx_pip_bck_prs_s</a>             <a class="code" href="unioncvmx__pip__bck__prs.html#aef933033eada098b9bdecf007dadb249">cnf71xx</a>;
<a name="l01170"></a>01170 };
<a name="l01171"></a><a class="code" href="cvmx-pip-defs_8h.html#a9ce96e972324beb6bb6cf7c08054908e">01171</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__bck__prs.html" title="cvmx_pip_bck_prs">cvmx_pip_bck_prs</a> <a class="code" href="unioncvmx__pip__bck__prs.html" title="cvmx_pip_bck_prs">cvmx_pip_bck_prs_t</a>;
<a name="l01172"></a>01172 <span class="comment"></span>
<a name="l01173"></a>01173 <span class="comment">/**</span>
<a name="l01174"></a>01174 <span class="comment"> * cvmx_pip_bist_status</span>
<a name="l01175"></a>01175 <span class="comment"> *</span>
<a name="l01176"></a>01176 <span class="comment"> * PIP_BIST_STATUS = PIP&apos;s BIST Results</span>
<a name="l01177"></a>01177 <span class="comment"> *</span>
<a name="l01178"></a>01178 <span class="comment"> */</span>
<a name="l01179"></a><a class="code" href="unioncvmx__pip__bist__status.html">01179</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__bist__status.html" title="cvmx_pip_bist_status">cvmx_pip_bist_status</a> {
<a name="l01180"></a><a class="code" href="unioncvmx__pip__bist__status.html#a5b5a5768e1485423767158bbfe3b92ad">01180</a>     uint64_t <a class="code" href="unioncvmx__pip__bist__status.html#a5b5a5768e1485423767158bbfe3b92ad">u64</a>;
<a name="l01181"></a><a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__s.html">01181</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__s.html">cvmx_pip_bist_status_s</a> {
<a name="l01182"></a>01182 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01183"></a>01183 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__s.html#a73a8da3d0ee00bc9a0183e18f08ee8f9">reserved_22_63</a>               : 42;
<a name="l01184"></a>01184     uint64_t <a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__s.html#a2b6284bdf341c2eded7718a3ff5328fe">bist</a>                         : 22; <span class="comment">/**&lt; BIST Results.</span>
<a name="l01185"></a>01185 <span class="comment">                                                         HW sets a bit in BIST for for memory that fails</span>
<a name="l01186"></a>01186 <span class="comment">                                                         BIST. */</span>
<a name="l01187"></a>01187 <span class="preprocessor">#else</span>
<a name="l01188"></a><a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__s.html#a2b6284bdf341c2eded7718a3ff5328fe">01188</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__s.html#a2b6284bdf341c2eded7718a3ff5328fe">bist</a>                         : 22;
<a name="l01189"></a><a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__s.html#a73a8da3d0ee00bc9a0183e18f08ee8f9">01189</a>     uint64_t <a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__s.html#a73a8da3d0ee00bc9a0183e18f08ee8f9">reserved_22_63</a>               : 42;
<a name="l01190"></a>01190 <span class="preprocessor">#endif</span>
<a name="l01191"></a>01191 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__bist__status.html#a5feff31df557f485e544f55c26cbd37a">s</a>;
<a name="l01192"></a><a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn30xx.html">01192</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn30xx.html">cvmx_pip_bist_status_cn30xx</a> {
<a name="l01193"></a>01193 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01194"></a>01194 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn30xx.html#a10ade533135731c20e1b9876da70dc90">reserved_18_63</a>               : 46;
<a name="l01195"></a>01195     uint64_t <a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn30xx.html#af9fed9f91b9d0bde80e06c0b5f81ba1b">bist</a>                         : 18; <span class="comment">/**&lt; BIST Results.</span>
<a name="l01196"></a>01196 <span class="comment">                                                         HW sets a bit in BIST for for memory that fails</span>
<a name="l01197"></a>01197 <span class="comment">                                                         BIST. */</span>
<a name="l01198"></a>01198 <span class="preprocessor">#else</span>
<a name="l01199"></a><a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn30xx.html#af9fed9f91b9d0bde80e06c0b5f81ba1b">01199</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn30xx.html#af9fed9f91b9d0bde80e06c0b5f81ba1b">bist</a>                         : 18;
<a name="l01200"></a><a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn30xx.html#a10ade533135731c20e1b9876da70dc90">01200</a>     uint64_t <a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn30xx.html#a10ade533135731c20e1b9876da70dc90">reserved_18_63</a>               : 46;
<a name="l01201"></a>01201 <span class="preprocessor">#endif</span>
<a name="l01202"></a>01202 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__bist__status.html#a23519a5af3af9e92c97493be88dab742">cn30xx</a>;
<a name="l01203"></a><a class="code" href="unioncvmx__pip__bist__status.html#a82b503fe3b195c691064b1acf8ba5217">01203</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn30xx.html">cvmx_pip_bist_status_cn30xx</a>    <a class="code" href="unioncvmx__pip__bist__status.html#a82b503fe3b195c691064b1acf8ba5217">cn31xx</a>;
<a name="l01204"></a><a class="code" href="unioncvmx__pip__bist__status.html#acedf2159746f047a99d94c15f6e064b7">01204</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn30xx.html">cvmx_pip_bist_status_cn30xx</a>    <a class="code" href="unioncvmx__pip__bist__status.html#acedf2159746f047a99d94c15f6e064b7">cn38xx</a>;
<a name="l01205"></a><a class="code" href="unioncvmx__pip__bist__status.html#af1a9a87df671a10a3b462cb06f2c1453">01205</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn30xx.html">cvmx_pip_bist_status_cn30xx</a>    <a class="code" href="unioncvmx__pip__bist__status.html#af1a9a87df671a10a3b462cb06f2c1453">cn38xxp2</a>;
<a name="l01206"></a><a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn50xx.html">01206</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn50xx.html">cvmx_pip_bist_status_cn50xx</a> {
<a name="l01207"></a>01207 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01208"></a>01208 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn50xx.html#a133171dd68acce50e991caaee91a284e">reserved_17_63</a>               : 47;
<a name="l01209"></a>01209     uint64_t <a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn50xx.html#a6b0066a27f5ca4bafd0cfef4421d9a66">bist</a>                         : 17; <span class="comment">/**&lt; BIST Results.</span>
<a name="l01210"></a>01210 <span class="comment">                                                         HW sets a bit in BIST for for memory that fails</span>
<a name="l01211"></a>01211 <span class="comment">                                                         BIST. */</span>
<a name="l01212"></a>01212 <span class="preprocessor">#else</span>
<a name="l01213"></a><a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn50xx.html#a6b0066a27f5ca4bafd0cfef4421d9a66">01213</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn50xx.html#a6b0066a27f5ca4bafd0cfef4421d9a66">bist</a>                         : 17;
<a name="l01214"></a><a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn50xx.html#a133171dd68acce50e991caaee91a284e">01214</a>     uint64_t <a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn50xx.html#a133171dd68acce50e991caaee91a284e">reserved_17_63</a>               : 47;
<a name="l01215"></a>01215 <span class="preprocessor">#endif</span>
<a name="l01216"></a>01216 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__bist__status.html#ad71bfa5c2b6fa6cc9ff06b7fdb678c35">cn50xx</a>;
<a name="l01217"></a><a class="code" href="unioncvmx__pip__bist__status.html#a330166312fff75f149aca4a7c3785fd8">01217</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn30xx.html">cvmx_pip_bist_status_cn30xx</a>    <a class="code" href="unioncvmx__pip__bist__status.html#a330166312fff75f149aca4a7c3785fd8">cn52xx</a>;
<a name="l01218"></a><a class="code" href="unioncvmx__pip__bist__status.html#aab616710314c1df77bd6e453ecbb6bc7">01218</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn30xx.html">cvmx_pip_bist_status_cn30xx</a>    <a class="code" href="unioncvmx__pip__bist__status.html#aab616710314c1df77bd6e453ecbb6bc7">cn52xxp1</a>;
<a name="l01219"></a><a class="code" href="unioncvmx__pip__bist__status.html#af4028823600912e0382adea99ab2f185">01219</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn30xx.html">cvmx_pip_bist_status_cn30xx</a>    <a class="code" href="unioncvmx__pip__bist__status.html#af4028823600912e0382adea99ab2f185">cn56xx</a>;
<a name="l01220"></a><a class="code" href="unioncvmx__pip__bist__status.html#ac68ac0c1b48d2f2c8745da42c8b385d0">01220</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn30xx.html">cvmx_pip_bist_status_cn30xx</a>    <a class="code" href="unioncvmx__pip__bist__status.html#ac68ac0c1b48d2f2c8745da42c8b385d0">cn56xxp1</a>;
<a name="l01221"></a><a class="code" href="unioncvmx__pip__bist__status.html#a0236aa8551c4c3e6558a5d44012f7271">01221</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn30xx.html">cvmx_pip_bist_status_cn30xx</a>    <a class="code" href="unioncvmx__pip__bist__status.html#a0236aa8551c4c3e6558a5d44012f7271">cn58xx</a>;
<a name="l01222"></a><a class="code" href="unioncvmx__pip__bist__status.html#a7777dc86198ec0609fd30a11aa6a22d8">01222</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn30xx.html">cvmx_pip_bist_status_cn30xx</a>    <a class="code" href="unioncvmx__pip__bist__status.html#a7777dc86198ec0609fd30a11aa6a22d8">cn58xxp1</a>;
<a name="l01223"></a><a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn61xx.html">01223</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn61xx.html">cvmx_pip_bist_status_cn61xx</a> {
<a name="l01224"></a>01224 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01225"></a>01225 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn61xx.html#a5e07b0fdb21d94221e4c6a5ce19330b8">reserved_20_63</a>               : 44;
<a name="l01226"></a>01226     uint64_t <a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn61xx.html#a26ee81033756bc0b2736a6729287a347">bist</a>                         : 20; <span class="comment">/**&lt; BIST Results.</span>
<a name="l01227"></a>01227 <span class="comment">                                                         HW sets a bit in BIST for for memory that fails</span>
<a name="l01228"></a>01228 <span class="comment">                                                         BIST. */</span>
<a name="l01229"></a>01229 <span class="preprocessor">#else</span>
<a name="l01230"></a><a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn61xx.html#a26ee81033756bc0b2736a6729287a347">01230</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn61xx.html#a26ee81033756bc0b2736a6729287a347">bist</a>                         : 20;
<a name="l01231"></a><a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn61xx.html#a5e07b0fdb21d94221e4c6a5ce19330b8">01231</a>     uint64_t <a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn61xx.html#a5e07b0fdb21d94221e4c6a5ce19330b8">reserved_20_63</a>               : 44;
<a name="l01232"></a>01232 <span class="preprocessor">#endif</span>
<a name="l01233"></a>01233 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__bist__status.html#a7583a4e6af1f8f0f2b944f6e6abd7cb8">cn61xx</a>;
<a name="l01234"></a><a class="code" href="unioncvmx__pip__bist__status.html#a46d80040b544355e6f5bd958dcff4bf1">01234</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn30xx.html">cvmx_pip_bist_status_cn30xx</a>    <a class="code" href="unioncvmx__pip__bist__status.html#a46d80040b544355e6f5bd958dcff4bf1">cn63xx</a>;
<a name="l01235"></a><a class="code" href="unioncvmx__pip__bist__status.html#a25de8982b45109e795a3ba6905d25f69">01235</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn30xx.html">cvmx_pip_bist_status_cn30xx</a>    <a class="code" href="unioncvmx__pip__bist__status.html#a25de8982b45109e795a3ba6905d25f69">cn63xxp1</a>;
<a name="l01236"></a><a class="code" href="unioncvmx__pip__bist__status.html#a3732a32002a3597d92ca520b1bb971cf">01236</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn61xx.html">cvmx_pip_bist_status_cn61xx</a>    <a class="code" href="unioncvmx__pip__bist__status.html#a3732a32002a3597d92ca520b1bb971cf">cn66xx</a>;
<a name="l01237"></a><a class="code" href="unioncvmx__pip__bist__status.html#aebf050b07703d6330b39db58fc2b8d4b">01237</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__s.html">cvmx_pip_bist_status_s</a>         <a class="code" href="unioncvmx__pip__bist__status.html#aebf050b07703d6330b39db58fc2b8d4b">cn68xx</a>;
<a name="l01238"></a><a class="code" href="unioncvmx__pip__bist__status.html#a9a722adac74157bc0eb0ea10fd7efa07">01238</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn61xx.html">cvmx_pip_bist_status_cn61xx</a>    <a class="code" href="unioncvmx__pip__bist__status.html#a9a722adac74157bc0eb0ea10fd7efa07">cn68xxp1</a>;
<a name="l01239"></a><a class="code" href="unioncvmx__pip__bist__status.html#a8420a79d6070de43d59e6bc45d7cd813">01239</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn61xx.html">cvmx_pip_bist_status_cn61xx</a>    <a class="code" href="unioncvmx__pip__bist__status.html#a8420a79d6070de43d59e6bc45d7cd813">cn70xx</a>;
<a name="l01240"></a><a class="code" href="unioncvmx__pip__bist__status.html#a7dced6fa1b7efd9aaa184744e471ca66">01240</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn61xx.html">cvmx_pip_bist_status_cn61xx</a>    <a class="code" href="unioncvmx__pip__bist__status.html#a7dced6fa1b7efd9aaa184744e471ca66">cn70xxp1</a>;
<a name="l01241"></a><a class="code" href="unioncvmx__pip__bist__status.html#a5108d04dfae8901e56bb1a2db394a374">01241</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bist__status_1_1cvmx__pip__bist__status__cn61xx.html">cvmx_pip_bist_status_cn61xx</a>    <a class="code" href="unioncvmx__pip__bist__status.html#a5108d04dfae8901e56bb1a2db394a374">cnf71xx</a>;
<a name="l01242"></a>01242 };
<a name="l01243"></a><a class="code" href="cvmx-pip-defs_8h.html#aba1bb78a365710ca20666ae782eb3b87">01243</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__bist__status.html" title="cvmx_pip_bist_status">cvmx_pip_bist_status</a> <a class="code" href="unioncvmx__pip__bist__status.html" title="cvmx_pip_bist_status">cvmx_pip_bist_status_t</a>;
<a name="l01244"></a>01244 <span class="comment"></span>
<a name="l01245"></a>01245 <span class="comment">/**</span>
<a name="l01246"></a>01246 <span class="comment"> * cvmx_pip_bsel_ext_cfg#</span>
<a name="l01247"></a>01247 <span class="comment"> *</span>
<a name="l01248"></a>01248 <span class="comment"> * tag, offset, and skip values to be used when using the corresponding extractor.</span>
<a name="l01249"></a>01249 <span class="comment"> *</span>
<a name="l01250"></a>01250 <span class="comment"> */</span>
<a name="l01251"></a><a class="code" href="unioncvmx__pip__bsel__ext__cfgx.html">01251</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__bsel__ext__cfgx.html" title="cvmx_pip_bsel_ext_cfg#">cvmx_pip_bsel_ext_cfgx</a> {
<a name="l01252"></a><a class="code" href="unioncvmx__pip__bsel__ext__cfgx.html#ad58ca48035c1884b3a3c96317385a102">01252</a>     uint64_t <a class="code" href="unioncvmx__pip__bsel__ext__cfgx.html#ad58ca48035c1884b3a3c96317385a102">u64</a>;
<a name="l01253"></a><a class="code" href="structcvmx__pip__bsel__ext__cfgx_1_1cvmx__pip__bsel__ext__cfgx__s.html">01253</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bsel__ext__cfgx_1_1cvmx__pip__bsel__ext__cfgx__s.html">cvmx_pip_bsel_ext_cfgx_s</a> {
<a name="l01254"></a>01254 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01255"></a>01255 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__bsel__ext__cfgx_1_1cvmx__pip__bsel__ext__cfgx__s.html#a7211e92c99da72984d56e0fe5d9bcc59">reserved_56_63</a>               : 8;
<a name="l01256"></a>01256     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__cfgx_1_1cvmx__pip__bsel__ext__cfgx__s.html#a76779948544747b578abcc2662ed8a2a">upper_tag</a>                    : 16; <span class="comment">/**&lt; Extra Tag bits to be added to tag field from table</span>
<a name="l01257"></a>01257 <span class="comment">                                                         Only included when PIP_PRT_TAG[INC_PRT]=0</span>
<a name="l01258"></a>01258 <span class="comment">                                                         WORD2[TAG&lt;31:16&gt;] */</span>
<a name="l01259"></a>01259     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__cfgx_1_1cvmx__pip__bsel__ext__cfgx__s.html#ae5a3c2bacb0f832a0fd89a7add2ba761">tag</a>                          : 8;  <span class="comment">/**&lt; Extra Tag bits to be added to tag field from table</span>
<a name="l01260"></a>01260 <span class="comment">                                                         WORD2[TAG&lt;15:8&gt;] */</span>
<a name="l01261"></a>01261     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__cfgx_1_1cvmx__pip__bsel__ext__cfgx__s.html#a0973d93f1c49ac1bb43eaf7cc9d172a0">reserved_25_31</a>               : 7;
<a name="l01262"></a>01262     uint64_t offset                       : 9;  <span class="comment">/**&lt; Indicates offset to add to extractor mem adr</span>
<a name="l01263"></a>01263 <span class="comment">                                                         to get final address to the lookup table */</span>
<a name="l01264"></a>01264     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__cfgx_1_1cvmx__pip__bsel__ext__cfgx__s.html#acdec2d35f1f7781608c65fef8ebd32e5">reserved_7_15</a>                : 9;
<a name="l01265"></a>01265     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__cfgx_1_1cvmx__pip__bsel__ext__cfgx__s.html#a180dc1f2ae694ea1662ed18d09be5a21">skip</a>                         : 7;  <span class="comment">/**&lt; Indicates number of bytes to skip from start of</span>
<a name="l01266"></a>01266 <span class="comment">                                                         packet 0-64 */</span>
<a name="l01267"></a>01267 <span class="preprocessor">#else</span>
<a name="l01268"></a><a class="code" href="structcvmx__pip__bsel__ext__cfgx_1_1cvmx__pip__bsel__ext__cfgx__s.html#a180dc1f2ae694ea1662ed18d09be5a21">01268</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__bsel__ext__cfgx_1_1cvmx__pip__bsel__ext__cfgx__s.html#a180dc1f2ae694ea1662ed18d09be5a21">skip</a>                         : 7;
<a name="l01269"></a><a class="code" href="structcvmx__pip__bsel__ext__cfgx_1_1cvmx__pip__bsel__ext__cfgx__s.html#acdec2d35f1f7781608c65fef8ebd32e5">01269</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__cfgx_1_1cvmx__pip__bsel__ext__cfgx__s.html#acdec2d35f1f7781608c65fef8ebd32e5">reserved_7_15</a>                : 9;
<a name="l01270"></a><a class="code" href="structcvmx__pip__bsel__ext__cfgx_1_1cvmx__pip__bsel__ext__cfgx__s.html#a642bd63a560caa480d17fe720b1b7772">01270</a>     uint64_t offset                       : 9;
<a name="l01271"></a><a class="code" href="structcvmx__pip__bsel__ext__cfgx_1_1cvmx__pip__bsel__ext__cfgx__s.html#a0973d93f1c49ac1bb43eaf7cc9d172a0">01271</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__cfgx_1_1cvmx__pip__bsel__ext__cfgx__s.html#a0973d93f1c49ac1bb43eaf7cc9d172a0">reserved_25_31</a>               : 7;
<a name="l01272"></a><a class="code" href="structcvmx__pip__bsel__ext__cfgx_1_1cvmx__pip__bsel__ext__cfgx__s.html#ae5a3c2bacb0f832a0fd89a7add2ba761">01272</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__cfgx_1_1cvmx__pip__bsel__ext__cfgx__s.html#ae5a3c2bacb0f832a0fd89a7add2ba761">tag</a>                          : 8;
<a name="l01273"></a><a class="code" href="structcvmx__pip__bsel__ext__cfgx_1_1cvmx__pip__bsel__ext__cfgx__s.html#a76779948544747b578abcc2662ed8a2a">01273</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__cfgx_1_1cvmx__pip__bsel__ext__cfgx__s.html#a76779948544747b578abcc2662ed8a2a">upper_tag</a>                    : 16;
<a name="l01274"></a><a class="code" href="structcvmx__pip__bsel__ext__cfgx_1_1cvmx__pip__bsel__ext__cfgx__s.html#a7211e92c99da72984d56e0fe5d9bcc59">01274</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__cfgx_1_1cvmx__pip__bsel__ext__cfgx__s.html#a7211e92c99da72984d56e0fe5d9bcc59">reserved_56_63</a>               : 8;
<a name="l01275"></a>01275 <span class="preprocessor">#endif</span>
<a name="l01276"></a>01276 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__bsel__ext__cfgx.html#a0689881c7ccfc828339a84e6cb84a836">s</a>;
<a name="l01277"></a><a class="code" href="unioncvmx__pip__bsel__ext__cfgx.html#a231ae8a6f2b4c1320b0bdddc2cbfb083">01277</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bsel__ext__cfgx_1_1cvmx__pip__bsel__ext__cfgx__s.html">cvmx_pip_bsel_ext_cfgx_s</a>       <a class="code" href="unioncvmx__pip__bsel__ext__cfgx.html#a231ae8a6f2b4c1320b0bdddc2cbfb083">cn61xx</a>;
<a name="l01278"></a><a class="code" href="unioncvmx__pip__bsel__ext__cfgx.html#a63ff7516bfadcf4222695263c41e1d55">01278</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bsel__ext__cfgx_1_1cvmx__pip__bsel__ext__cfgx__s.html">cvmx_pip_bsel_ext_cfgx_s</a>       <a class="code" href="unioncvmx__pip__bsel__ext__cfgx.html#a63ff7516bfadcf4222695263c41e1d55">cn68xx</a>;
<a name="l01279"></a><a class="code" href="unioncvmx__pip__bsel__ext__cfgx.html#a1b2a03213bacca359e899c50955403d5">01279</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bsel__ext__cfgx_1_1cvmx__pip__bsel__ext__cfgx__s.html">cvmx_pip_bsel_ext_cfgx_s</a>       <a class="code" href="unioncvmx__pip__bsel__ext__cfgx.html#a1b2a03213bacca359e899c50955403d5">cn70xx</a>;
<a name="l01280"></a><a class="code" href="unioncvmx__pip__bsel__ext__cfgx.html#a3f87d3f0808b15876f9b48bfe59d3c69">01280</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bsel__ext__cfgx_1_1cvmx__pip__bsel__ext__cfgx__s.html">cvmx_pip_bsel_ext_cfgx_s</a>       <a class="code" href="unioncvmx__pip__bsel__ext__cfgx.html#a3f87d3f0808b15876f9b48bfe59d3c69">cn70xxp1</a>;
<a name="l01281"></a><a class="code" href="unioncvmx__pip__bsel__ext__cfgx.html#a1db4be3d5cc62f45f68ab8f0fe9e4e65">01281</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bsel__ext__cfgx_1_1cvmx__pip__bsel__ext__cfgx__s.html">cvmx_pip_bsel_ext_cfgx_s</a>       <a class="code" href="unioncvmx__pip__bsel__ext__cfgx.html#a1db4be3d5cc62f45f68ab8f0fe9e4e65">cnf71xx</a>;
<a name="l01282"></a>01282 };
<a name="l01283"></a><a class="code" href="cvmx-pip-defs_8h.html#ab70065ffb51de5d0589140ca838ae4f9">01283</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__bsel__ext__cfgx.html" title="cvmx_pip_bsel_ext_cfg#">cvmx_pip_bsel_ext_cfgx</a> <a class="code" href="unioncvmx__pip__bsel__ext__cfgx.html" title="cvmx_pip_bsel_ext_cfg#">cvmx_pip_bsel_ext_cfgx_t</a>;
<a name="l01284"></a>01284 <span class="comment"></span>
<a name="l01285"></a>01285 <span class="comment">/**</span>
<a name="l01286"></a>01286 <span class="comment"> * cvmx_pip_bsel_ext_pos#</span>
<a name="l01287"></a>01287 <span class="comment"> *</span>
<a name="l01288"></a>01288 <span class="comment"> * bit positions and valids to be used when using the corresponding extractor.</span>
<a name="l01289"></a>01289 <span class="comment"> *</span>
<a name="l01290"></a>01290 <span class="comment"> */</span>
<a name="l01291"></a><a class="code" href="unioncvmx__pip__bsel__ext__posx.html">01291</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__bsel__ext__posx.html" title="cvmx_pip_bsel_ext_pos#">cvmx_pip_bsel_ext_posx</a> {
<a name="l01292"></a><a class="code" href="unioncvmx__pip__bsel__ext__posx.html#adb2809e341893ea3958987476f98d9ca">01292</a>     uint64_t <a class="code" href="unioncvmx__pip__bsel__ext__posx.html#adb2809e341893ea3958987476f98d9ca">u64</a>;
<a name="l01293"></a><a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html">01293</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html">cvmx_pip_bsel_ext_posx_s</a> {
<a name="l01294"></a>01294 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01295"></a>01295 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#ab8357807e083db1c062d67eaaf8772ba">pos7_val</a>                     : 1;  <span class="comment">/**&lt; Valid bit for bit position 7 */</span>
<a name="l01296"></a>01296     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#ae5ad9ab51ae48b4f7034b1ddcd501ac3">pos7</a>                         : 7;  <span class="comment">/**&lt; Bit position for the 8th bit  from 128 bit segment</span>
<a name="l01297"></a>01297 <span class="comment">                                                         of pkt that is defined by the SKIP field of</span>
<a name="l01298"></a>01298 <span class="comment">                                                         PIP_BSEL_EXT_CFG register. */</span>
<a name="l01299"></a>01299     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#a7f22afb13cd7f2ec82897e1b993923fb">pos6_val</a>                     : 1;  <span class="comment">/**&lt; Valid bit for bit position 6 */</span>
<a name="l01300"></a>01300     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#ae1c50a967404ad70d697153d63a79690">pos6</a>                         : 7;  <span class="comment">/**&lt; Bit position for the 7th bit  from 128 bit segment</span>
<a name="l01301"></a>01301 <span class="comment">                                                         of pkt that is defined by the SKIP field of</span>
<a name="l01302"></a>01302 <span class="comment">                                                         PIP_BSEL_EXT_CFG register. */</span>
<a name="l01303"></a>01303     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#a245d91f290b90726c08b9ecdcfc3b778">pos5_val</a>                     : 1;  <span class="comment">/**&lt; Valid bit for bit position 5 */</span>
<a name="l01304"></a>01304     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#a6a77dc0014dc2c2c67c0020837419bb9">pos5</a>                         : 7;  <span class="comment">/**&lt; Bit position for the 6th bit  from 128 bit segment</span>
<a name="l01305"></a>01305 <span class="comment">                                                         of pkt that is defined by the SKIP field of</span>
<a name="l01306"></a>01306 <span class="comment">                                                         PIP_BSEL_EXT_CFG register. */</span>
<a name="l01307"></a>01307     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#a6b24123995c6a5ded3fd7a08b8300fe9">pos4_val</a>                     : 1;  <span class="comment">/**&lt; Valid bit for bit position 4 */</span>
<a name="l01308"></a>01308     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#a0b516eb3e87e05c121ad2b217791fcdd">pos4</a>                         : 7;  <span class="comment">/**&lt; Bit position for the 5th bit  from 128 bit segment</span>
<a name="l01309"></a>01309 <span class="comment">                                                         of pkt that is defined by the SKIP field of</span>
<a name="l01310"></a>01310 <span class="comment">                                                         PIP_BSEL_EXT_CFG register. */</span>
<a name="l01311"></a>01311     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#a00b259a7f3d5c3a06987c662b4d19ba0">pos3_val</a>                     : 1;  <span class="comment">/**&lt; Valid bit for bit position 3 */</span>
<a name="l01312"></a>01312     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#a6104abdd57149124a727a4989ad0c3e8">pos3</a>                         : 7;  <span class="comment">/**&lt; Bit position for the 4th bit  from 128 bit segment</span>
<a name="l01313"></a>01313 <span class="comment">                                                         of pkt that is defined by the SKIP field of</span>
<a name="l01314"></a>01314 <span class="comment">                                                         PIP_BSEL_EXT_CFG register. */</span>
<a name="l01315"></a>01315     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#a91411e22a3fa7076eb666fb33b6fac5a">pos2_val</a>                     : 1;  <span class="comment">/**&lt; Valid bit for bit position 2 */</span>
<a name="l01316"></a>01316     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#a0f8f9989f6b51ae82234fd4f0858af54">pos2</a>                         : 7;  <span class="comment">/**&lt; Bit position for the 3rd bit  from 128 bit segment</span>
<a name="l01317"></a>01317 <span class="comment">                                                         of pkt that is defined by the SKIP field of</span>
<a name="l01318"></a>01318 <span class="comment">                                                         PIP_BSEL_EXT_CFG register. */</span>
<a name="l01319"></a>01319     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#abd7be421cb9753fbdee22a9b3f84c9db">pos1_val</a>                     : 1;  <span class="comment">/**&lt; Valid bit for bit position 1 */</span>
<a name="l01320"></a>01320     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#a738b0b221b061c240c2f192e493216b8">pos1</a>                         : 7;  <span class="comment">/**&lt; Bit position for the 2nd bit  from 128 bit segment</span>
<a name="l01321"></a>01321 <span class="comment">                                                         of pkt that is defined by the SKIP field of</span>
<a name="l01322"></a>01322 <span class="comment">                                                         PIP_BSEL_EXT_CFG register. */</span>
<a name="l01323"></a>01323     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#a5cf0061799cda9b210607f476cdc7f53">pos0_val</a>                     : 1;  <span class="comment">/**&lt; Valid bit for bit position 0 */</span>
<a name="l01324"></a>01324     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#a57effe83b6bbcb2a5f794d6b593e77f0">pos0</a>                         : 7;  <span class="comment">/**&lt; Bit position for the 1st bit  from 128 bit segment</span>
<a name="l01325"></a>01325 <span class="comment">                                                         of pkt that is defined by the SKIP field of</span>
<a name="l01326"></a>01326 <span class="comment">                                                         PIP_BSEL_EXT_CFG register. */</span>
<a name="l01327"></a>01327 <span class="preprocessor">#else</span>
<a name="l01328"></a><a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#a57effe83b6bbcb2a5f794d6b593e77f0">01328</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#a57effe83b6bbcb2a5f794d6b593e77f0">pos0</a>                         : 7;
<a name="l01329"></a><a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#a5cf0061799cda9b210607f476cdc7f53">01329</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#a5cf0061799cda9b210607f476cdc7f53">pos0_val</a>                     : 1;
<a name="l01330"></a><a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#a738b0b221b061c240c2f192e493216b8">01330</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#a738b0b221b061c240c2f192e493216b8">pos1</a>                         : 7;
<a name="l01331"></a><a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#abd7be421cb9753fbdee22a9b3f84c9db">01331</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#abd7be421cb9753fbdee22a9b3f84c9db">pos1_val</a>                     : 1;
<a name="l01332"></a><a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#a0f8f9989f6b51ae82234fd4f0858af54">01332</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#a0f8f9989f6b51ae82234fd4f0858af54">pos2</a>                         : 7;
<a name="l01333"></a><a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#a91411e22a3fa7076eb666fb33b6fac5a">01333</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#a91411e22a3fa7076eb666fb33b6fac5a">pos2_val</a>                     : 1;
<a name="l01334"></a><a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#a6104abdd57149124a727a4989ad0c3e8">01334</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#a6104abdd57149124a727a4989ad0c3e8">pos3</a>                         : 7;
<a name="l01335"></a><a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#a00b259a7f3d5c3a06987c662b4d19ba0">01335</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#a00b259a7f3d5c3a06987c662b4d19ba0">pos3_val</a>                     : 1;
<a name="l01336"></a><a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#a0b516eb3e87e05c121ad2b217791fcdd">01336</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#a0b516eb3e87e05c121ad2b217791fcdd">pos4</a>                         : 7;
<a name="l01337"></a><a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#a6b24123995c6a5ded3fd7a08b8300fe9">01337</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#a6b24123995c6a5ded3fd7a08b8300fe9">pos4_val</a>                     : 1;
<a name="l01338"></a><a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#a6a77dc0014dc2c2c67c0020837419bb9">01338</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#a6a77dc0014dc2c2c67c0020837419bb9">pos5</a>                         : 7;
<a name="l01339"></a><a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#a245d91f290b90726c08b9ecdcfc3b778">01339</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#a245d91f290b90726c08b9ecdcfc3b778">pos5_val</a>                     : 1;
<a name="l01340"></a><a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#ae1c50a967404ad70d697153d63a79690">01340</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#ae1c50a967404ad70d697153d63a79690">pos6</a>                         : 7;
<a name="l01341"></a><a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#a7f22afb13cd7f2ec82897e1b993923fb">01341</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#a7f22afb13cd7f2ec82897e1b993923fb">pos6_val</a>                     : 1;
<a name="l01342"></a><a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#ae5ad9ab51ae48b4f7034b1ddcd501ac3">01342</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#ae5ad9ab51ae48b4f7034b1ddcd501ac3">pos7</a>                         : 7;
<a name="l01343"></a><a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#ab8357807e083db1c062d67eaaf8772ba">01343</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html#ab8357807e083db1c062d67eaaf8772ba">pos7_val</a>                     : 1;
<a name="l01344"></a>01344 <span class="preprocessor">#endif</span>
<a name="l01345"></a>01345 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__bsel__ext__posx.html#a3cb5a90c652201dcc5ca55e6d1779b43">s</a>;
<a name="l01346"></a><a class="code" href="unioncvmx__pip__bsel__ext__posx.html#a0579e49e762ac27c540b41516007d3b2">01346</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html">cvmx_pip_bsel_ext_posx_s</a>       <a class="code" href="unioncvmx__pip__bsel__ext__posx.html#a0579e49e762ac27c540b41516007d3b2">cn61xx</a>;
<a name="l01347"></a><a class="code" href="unioncvmx__pip__bsel__ext__posx.html#a9857f2100e48f92fff7e0ce92dc645a0">01347</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html">cvmx_pip_bsel_ext_posx_s</a>       <a class="code" href="unioncvmx__pip__bsel__ext__posx.html#a9857f2100e48f92fff7e0ce92dc645a0">cn68xx</a>;
<a name="l01348"></a><a class="code" href="unioncvmx__pip__bsel__ext__posx.html#a410c11b45eb42de6bce1ac19f5fe5b38">01348</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html">cvmx_pip_bsel_ext_posx_s</a>       <a class="code" href="unioncvmx__pip__bsel__ext__posx.html#a410c11b45eb42de6bce1ac19f5fe5b38">cn70xx</a>;
<a name="l01349"></a><a class="code" href="unioncvmx__pip__bsel__ext__posx.html#a9d2979d52df648b7f95637a5a73391f2">01349</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html">cvmx_pip_bsel_ext_posx_s</a>       <a class="code" href="unioncvmx__pip__bsel__ext__posx.html#a9d2979d52df648b7f95637a5a73391f2">cn70xxp1</a>;
<a name="l01350"></a><a class="code" href="unioncvmx__pip__bsel__ext__posx.html#a7a8de75e92447998066685984d78df41">01350</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bsel__ext__posx_1_1cvmx__pip__bsel__ext__posx__s.html">cvmx_pip_bsel_ext_posx_s</a>       <a class="code" href="unioncvmx__pip__bsel__ext__posx.html#a7a8de75e92447998066685984d78df41">cnf71xx</a>;
<a name="l01351"></a>01351 };
<a name="l01352"></a><a class="code" href="cvmx-pip-defs_8h.html#a4057da6c55557af3174238039b5a547a">01352</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__bsel__ext__posx.html" title="cvmx_pip_bsel_ext_pos#">cvmx_pip_bsel_ext_posx</a> <a class="code" href="unioncvmx__pip__bsel__ext__posx.html" title="cvmx_pip_bsel_ext_pos#">cvmx_pip_bsel_ext_posx_t</a>;
<a name="l01353"></a>01353 <span class="comment"></span>
<a name="l01354"></a>01354 <span class="comment">/**</span>
<a name="l01355"></a>01355 <span class="comment"> * cvmx_pip_bsel_tbl_ent#</span>
<a name="l01356"></a>01356 <span class="comment"> *</span>
<a name="l01357"></a>01357 <span class="comment"> * PIP_BSEL_TBL_ENTX = Entry for the extractor table</span>
<a name="l01358"></a>01358 <span class="comment"> *</span>
<a name="l01359"></a>01359 <span class="comment"> */</span>
<a name="l01360"></a><a class="code" href="unioncvmx__pip__bsel__tbl__entx.html">01360</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__bsel__tbl__entx.html" title="cvmx_pip_bsel_tbl_ent#">cvmx_pip_bsel_tbl_entx</a> {
<a name="l01361"></a><a class="code" href="unioncvmx__pip__bsel__tbl__entx.html#a662ca1677bc23df58cf5c1a58ef5c55b">01361</a>     uint64_t <a class="code" href="unioncvmx__pip__bsel__tbl__entx.html#a662ca1677bc23df58cf5c1a58ef5c55b">u64</a>;
<a name="l01362"></a><a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__s.html">01362</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__s.html">cvmx_pip_bsel_tbl_entx_s</a> {
<a name="l01363"></a>01363 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01364"></a>01364 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__s.html#acb9f9571d1045f834a586a840b5887c5">tag_en</a>                       : 1;  <span class="comment">/**&lt; Enables the use of the TAG field */</span>
<a name="l01365"></a>01365     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__s.html#a1453b0f703dfe161ff6063ab38d7e582">grp_en</a>                       : 1;  <span class="comment">/**&lt; Enables the use of the GRP field */</span>
<a name="l01366"></a>01366     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__s.html#a56d99616dda960770e52c98096649699">tt_en</a>                        : 1;  <span class="comment">/**&lt; Enables the use of the TT field */</span>
<a name="l01367"></a>01367     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__s.html#a1b297cf10807cd56c3444b25a2e29d33">qos_en</a>                       : 1;  <span class="comment">/**&lt; Enables the use of the QOS field */</span>
<a name="l01368"></a>01368     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__s.html#af3333a452315ddbb3e933a8e97cf8917">reserved_40_59</a>               : 20;
<a name="l01369"></a>01369     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__s.html#aeee129ec1e19f04f3f0110df1883103b">tag</a>                          : 8;  <span class="comment">/**&lt; TAG bits to be used if TAG_EN is set */</span>
<a name="l01370"></a>01370     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__s.html#a3dfe611f25ad5f0d39bd3af67f3774da">reserved_22_31</a>               : 10;
<a name="l01371"></a>01371     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__s.html#a0ec74bbe9fc41b46f89441c07ef31461">grp</a>                          : 6;  <span class="comment">/**&lt; GRP field to be used if GRP_EN is set */</span>
<a name="l01372"></a>01372     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__s.html#a75770d301d94d7cfff3c064701bc08bf">reserved_10_15</a>               : 6;
<a name="l01373"></a>01373     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__s.html#a004d13eef37534ef4f9a4afabf7750e9">tt</a>                           : 2;  <span class="comment">/**&lt; TT field to be used if TT_EN is set */</span>
<a name="l01374"></a>01374     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__s.html#a8d62528f17fd6356a3caf6c4b6473e39">reserved_3_7</a>                 : 5;
<a name="l01375"></a>01375     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__s.html#abb7bc4fe93b30152171bf1f7a57f8609">qos</a>                          : 3;  <span class="comment">/**&lt; QOS field to be used if QOS_EN is set */</span>
<a name="l01376"></a>01376 <span class="preprocessor">#else</span>
<a name="l01377"></a><a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__s.html#abb7bc4fe93b30152171bf1f7a57f8609">01377</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__s.html#abb7bc4fe93b30152171bf1f7a57f8609">qos</a>                          : 3;
<a name="l01378"></a><a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__s.html#a8d62528f17fd6356a3caf6c4b6473e39">01378</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__s.html#a8d62528f17fd6356a3caf6c4b6473e39">reserved_3_7</a>                 : 5;
<a name="l01379"></a><a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__s.html#a004d13eef37534ef4f9a4afabf7750e9">01379</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__s.html#a004d13eef37534ef4f9a4afabf7750e9">tt</a>                           : 2;
<a name="l01380"></a><a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__s.html#a75770d301d94d7cfff3c064701bc08bf">01380</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__s.html#a75770d301d94d7cfff3c064701bc08bf">reserved_10_15</a>               : 6;
<a name="l01381"></a><a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__s.html#a0ec74bbe9fc41b46f89441c07ef31461">01381</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__s.html#a0ec74bbe9fc41b46f89441c07ef31461">grp</a>                          : 6;
<a name="l01382"></a><a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__s.html#a3dfe611f25ad5f0d39bd3af67f3774da">01382</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__s.html#a3dfe611f25ad5f0d39bd3af67f3774da">reserved_22_31</a>               : 10;
<a name="l01383"></a><a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__s.html#aeee129ec1e19f04f3f0110df1883103b">01383</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__s.html#aeee129ec1e19f04f3f0110df1883103b">tag</a>                          : 8;
<a name="l01384"></a><a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__s.html#af3333a452315ddbb3e933a8e97cf8917">01384</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__s.html#af3333a452315ddbb3e933a8e97cf8917">reserved_40_59</a>               : 20;
<a name="l01385"></a><a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__s.html#a1b297cf10807cd56c3444b25a2e29d33">01385</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__s.html#a1b297cf10807cd56c3444b25a2e29d33">qos_en</a>                       : 1;
<a name="l01386"></a><a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__s.html#a56d99616dda960770e52c98096649699">01386</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__s.html#a56d99616dda960770e52c98096649699">tt_en</a>                        : 1;
<a name="l01387"></a><a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__s.html#a1453b0f703dfe161ff6063ab38d7e582">01387</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__s.html#a1453b0f703dfe161ff6063ab38d7e582">grp_en</a>                       : 1;
<a name="l01388"></a><a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__s.html#acb9f9571d1045f834a586a840b5887c5">01388</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__s.html#acb9f9571d1045f834a586a840b5887c5">tag_en</a>                       : 1;
<a name="l01389"></a>01389 <span class="preprocessor">#endif</span>
<a name="l01390"></a>01390 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__bsel__tbl__entx.html#acf708e10c80a435583de204eee5bd9a6">s</a>;
<a name="l01391"></a><a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html">01391</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html">cvmx_pip_bsel_tbl_entx_cn61xx</a> {
<a name="l01392"></a>01392 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01393"></a>01393 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html#a426bb53adf12a694bdcd6da1b0da7aa0">tag_en</a>                       : 1;  <span class="comment">/**&lt; Enables the use of the TAG field */</span>
<a name="l01394"></a>01394     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html#a8f69d9f6579ed39e712e93d399739cdb">grp_en</a>                       : 1;  <span class="comment">/**&lt; Enables the use of the GRP field */</span>
<a name="l01395"></a>01395     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html#a97ceb1ab3cb74f593e66114d306a1997">tt_en</a>                        : 1;  <span class="comment">/**&lt; Enables the use of the TT field */</span>
<a name="l01396"></a>01396     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html#ac70a45fdda7de0811f6d9e566c7c0958">qos_en</a>                       : 1;  <span class="comment">/**&lt; Enables the use of the QOS field */</span>
<a name="l01397"></a>01397     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html#a5d14b364d8c77a3bcb5139527f121df0">reserved_40_59</a>               : 20;
<a name="l01398"></a>01398     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html#af665f2620579ebfef093729de9c05ca2">tag</a>                          : 8;  <span class="comment">/**&lt; TAG bits to be used if TAG_EN is set */</span>
<a name="l01399"></a>01399     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html#afabbbd6b64e6b97bd294cf318b7d8942">reserved_20_31</a>               : 12;
<a name="l01400"></a>01400     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html#ac31d8a9872c66b74cd18ff688b38d1dc">grp</a>                          : 4;  <span class="comment">/**&lt; GRP field to be used if GRP_EN is set */</span>
<a name="l01401"></a>01401     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html#aea2b4d60b5c30a967d94b3e441ba40ca">reserved_10_15</a>               : 6;
<a name="l01402"></a>01402     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html#aa131f3e564b6348154a3fb79e0fec238">tt</a>                           : 2;  <span class="comment">/**&lt; TT field to be used if TT_EN is set */</span>
<a name="l01403"></a>01403     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html#aac095521be6d268c928f84cb6d4fb30f">reserved_3_7</a>                 : 5;
<a name="l01404"></a>01404     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html#af687d1c85d12c44406033b7af4888ce8">qos</a>                          : 3;  <span class="comment">/**&lt; QOS field to be used if QOS_EN is set */</span>
<a name="l01405"></a>01405 <span class="preprocessor">#else</span>
<a name="l01406"></a><a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html#af687d1c85d12c44406033b7af4888ce8">01406</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html#af687d1c85d12c44406033b7af4888ce8">qos</a>                          : 3;
<a name="l01407"></a><a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html#aac095521be6d268c928f84cb6d4fb30f">01407</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html#aac095521be6d268c928f84cb6d4fb30f">reserved_3_7</a>                 : 5;
<a name="l01408"></a><a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html#aa131f3e564b6348154a3fb79e0fec238">01408</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html#aa131f3e564b6348154a3fb79e0fec238">tt</a>                           : 2;
<a name="l01409"></a><a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html#aea2b4d60b5c30a967d94b3e441ba40ca">01409</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html#aea2b4d60b5c30a967d94b3e441ba40ca">reserved_10_15</a>               : 6;
<a name="l01410"></a><a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html#ac31d8a9872c66b74cd18ff688b38d1dc">01410</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html#ac31d8a9872c66b74cd18ff688b38d1dc">grp</a>                          : 4;
<a name="l01411"></a><a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html#afabbbd6b64e6b97bd294cf318b7d8942">01411</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html#afabbbd6b64e6b97bd294cf318b7d8942">reserved_20_31</a>               : 12;
<a name="l01412"></a><a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html#af665f2620579ebfef093729de9c05ca2">01412</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html#af665f2620579ebfef093729de9c05ca2">tag</a>                          : 8;
<a name="l01413"></a><a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html#a5d14b364d8c77a3bcb5139527f121df0">01413</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html#a5d14b364d8c77a3bcb5139527f121df0">reserved_40_59</a>               : 20;
<a name="l01414"></a><a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html#ac70a45fdda7de0811f6d9e566c7c0958">01414</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html#ac70a45fdda7de0811f6d9e566c7c0958">qos_en</a>                       : 1;
<a name="l01415"></a><a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html#a97ceb1ab3cb74f593e66114d306a1997">01415</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html#a97ceb1ab3cb74f593e66114d306a1997">tt_en</a>                        : 1;
<a name="l01416"></a><a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html#a8f69d9f6579ed39e712e93d399739cdb">01416</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html#a8f69d9f6579ed39e712e93d399739cdb">grp_en</a>                       : 1;
<a name="l01417"></a><a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html#a426bb53adf12a694bdcd6da1b0da7aa0">01417</a>     uint64_t <a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html#a426bb53adf12a694bdcd6da1b0da7aa0">tag_en</a>                       : 1;
<a name="l01418"></a>01418 <span class="preprocessor">#endif</span>
<a name="l01419"></a>01419 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__bsel__tbl__entx.html#ac757cf569e4c2e9fc4cff015f856f0f0">cn61xx</a>;
<a name="l01420"></a><a class="code" href="unioncvmx__pip__bsel__tbl__entx.html#a4c5ea1d9d1f251dc1f8cf483e3b7832b">01420</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__s.html">cvmx_pip_bsel_tbl_entx_s</a>       <a class="code" href="unioncvmx__pip__bsel__tbl__entx.html#a4c5ea1d9d1f251dc1f8cf483e3b7832b">cn68xx</a>;
<a name="l01421"></a><a class="code" href="unioncvmx__pip__bsel__tbl__entx.html#a63d9d4f24db757c021daac610ef99abc">01421</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html">cvmx_pip_bsel_tbl_entx_cn61xx</a>  <a class="code" href="unioncvmx__pip__bsel__tbl__entx.html#a63d9d4f24db757c021daac610ef99abc">cn70xx</a>;
<a name="l01422"></a><a class="code" href="unioncvmx__pip__bsel__tbl__entx.html#ab48840263be8c7081595bf64547c4672">01422</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html">cvmx_pip_bsel_tbl_entx_cn61xx</a>  <a class="code" href="unioncvmx__pip__bsel__tbl__entx.html#ab48840263be8c7081595bf64547c4672">cn70xxp1</a>;
<a name="l01423"></a><a class="code" href="unioncvmx__pip__bsel__tbl__entx.html#a1251f601d0d55018e5959fd87c269bd9">01423</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__bsel__tbl__entx_1_1cvmx__pip__bsel__tbl__entx__cn61xx.html">cvmx_pip_bsel_tbl_entx_cn61xx</a>  <a class="code" href="unioncvmx__pip__bsel__tbl__entx.html#a1251f601d0d55018e5959fd87c269bd9">cnf71xx</a>;
<a name="l01424"></a>01424 };
<a name="l01425"></a><a class="code" href="cvmx-pip-defs_8h.html#a58eb4c59273b532fecaf37b4c23b3d31">01425</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__bsel__tbl__entx.html" title="cvmx_pip_bsel_tbl_ent#">cvmx_pip_bsel_tbl_entx</a> <a class="code" href="unioncvmx__pip__bsel__tbl__entx.html" title="cvmx_pip_bsel_tbl_ent#">cvmx_pip_bsel_tbl_entx_t</a>;
<a name="l01426"></a>01426 <span class="comment"></span>
<a name="l01427"></a>01427 <span class="comment">/**</span>
<a name="l01428"></a>01428 <span class="comment"> * cvmx_pip_clken</span>
<a name="l01429"></a>01429 <span class="comment"> */</span>
<a name="l01430"></a><a class="code" href="unioncvmx__pip__clken.html">01430</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__clken.html" title="cvmx_pip_clken">cvmx_pip_clken</a> {
<a name="l01431"></a><a class="code" href="unioncvmx__pip__clken.html#a425ee15b8f02e64889f485e74719fefd">01431</a>     uint64_t <a class="code" href="unioncvmx__pip__clken.html#a425ee15b8f02e64889f485e74719fefd">u64</a>;
<a name="l01432"></a><a class="code" href="structcvmx__pip__clken_1_1cvmx__pip__clken__s.html">01432</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__clken_1_1cvmx__pip__clken__s.html">cvmx_pip_clken_s</a> {
<a name="l01433"></a>01433 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01434"></a>01434 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__clken_1_1cvmx__pip__clken__s.html#a662e124a24788f8032fbbb79e7c874fd">reserved_1_63</a>                : 63;
<a name="l01435"></a>01435     uint64_t <a class="code" href="structcvmx__pip__clken_1_1cvmx__pip__clken__s.html#a8162c8fe78126457d752ae8af1140923">clken</a>                        : 1;  <span class="comment">/**&lt; Controls the conditional clocking within PIP</span>
<a name="l01436"></a>01436 <span class="comment">                                                         0=Allow HW to control the clocks</span>
<a name="l01437"></a>01437 <span class="comment">                                                         1=Force the clocks to be always on */</span>
<a name="l01438"></a>01438 <span class="preprocessor">#else</span>
<a name="l01439"></a><a class="code" href="structcvmx__pip__clken_1_1cvmx__pip__clken__s.html#a8162c8fe78126457d752ae8af1140923">01439</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__clken_1_1cvmx__pip__clken__s.html#a8162c8fe78126457d752ae8af1140923">clken</a>                        : 1;
<a name="l01440"></a><a class="code" href="structcvmx__pip__clken_1_1cvmx__pip__clken__s.html#a662e124a24788f8032fbbb79e7c874fd">01440</a>     uint64_t <a class="code" href="structcvmx__pip__clken_1_1cvmx__pip__clken__s.html#a662e124a24788f8032fbbb79e7c874fd">reserved_1_63</a>                : 63;
<a name="l01441"></a>01441 <span class="preprocessor">#endif</span>
<a name="l01442"></a>01442 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__clken.html#abe9fb432daaa288dbc63f14446abd10f">s</a>;
<a name="l01443"></a><a class="code" href="unioncvmx__pip__clken.html#a2824cb76d11c5ea910d74e08da651265">01443</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__clken_1_1cvmx__pip__clken__s.html">cvmx_pip_clken_s</a>               <a class="code" href="unioncvmx__pip__clken.html#a2824cb76d11c5ea910d74e08da651265">cn61xx</a>;
<a name="l01444"></a><a class="code" href="unioncvmx__pip__clken.html#a9202a5c49904213017bece15ce93c67a">01444</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__clken_1_1cvmx__pip__clken__s.html">cvmx_pip_clken_s</a>               <a class="code" href="unioncvmx__pip__clken.html#a9202a5c49904213017bece15ce93c67a">cn63xx</a>;
<a name="l01445"></a><a class="code" href="unioncvmx__pip__clken.html#afee5366915f37cedffb26cc8da875859">01445</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__clken_1_1cvmx__pip__clken__s.html">cvmx_pip_clken_s</a>               <a class="code" href="unioncvmx__pip__clken.html#afee5366915f37cedffb26cc8da875859">cn63xxp1</a>;
<a name="l01446"></a><a class="code" href="unioncvmx__pip__clken.html#a8253099e064beee77739a7df10a1bb99">01446</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__clken_1_1cvmx__pip__clken__s.html">cvmx_pip_clken_s</a>               <a class="code" href="unioncvmx__pip__clken.html#a8253099e064beee77739a7df10a1bb99">cn66xx</a>;
<a name="l01447"></a><a class="code" href="unioncvmx__pip__clken.html#ac208d027d7aa9841dbb6333ac5795b71">01447</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__clken_1_1cvmx__pip__clken__s.html">cvmx_pip_clken_s</a>               <a class="code" href="unioncvmx__pip__clken.html#ac208d027d7aa9841dbb6333ac5795b71">cn68xx</a>;
<a name="l01448"></a><a class="code" href="unioncvmx__pip__clken.html#a8751877acaa001caf1881abafbfbd5ba">01448</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__clken_1_1cvmx__pip__clken__s.html">cvmx_pip_clken_s</a>               <a class="code" href="unioncvmx__pip__clken.html#a8751877acaa001caf1881abafbfbd5ba">cn68xxp1</a>;
<a name="l01449"></a><a class="code" href="unioncvmx__pip__clken.html#ad4d7ea2af936b01753e4bd6974297e12">01449</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__clken_1_1cvmx__pip__clken__s.html">cvmx_pip_clken_s</a>               <a class="code" href="unioncvmx__pip__clken.html#ad4d7ea2af936b01753e4bd6974297e12">cn70xx</a>;
<a name="l01450"></a><a class="code" href="unioncvmx__pip__clken.html#afd53520a902040aa0b7512a0452b5a41">01450</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__clken_1_1cvmx__pip__clken__s.html">cvmx_pip_clken_s</a>               <a class="code" href="unioncvmx__pip__clken.html#afd53520a902040aa0b7512a0452b5a41">cn70xxp1</a>;
<a name="l01451"></a><a class="code" href="unioncvmx__pip__clken.html#ae801d0b57635d9de707cfa63da2c3758">01451</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__clken_1_1cvmx__pip__clken__s.html">cvmx_pip_clken_s</a>               <a class="code" href="unioncvmx__pip__clken.html#ae801d0b57635d9de707cfa63da2c3758">cnf71xx</a>;
<a name="l01452"></a>01452 };
<a name="l01453"></a><a class="code" href="cvmx-pip-defs_8h.html#a2415ca382528185008eee974c37aaffd">01453</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__clken.html" title="cvmx_pip_clken">cvmx_pip_clken</a> <a class="code" href="unioncvmx__pip__clken.html" title="cvmx_pip_clken">cvmx_pip_clken_t</a>;
<a name="l01454"></a>01454 <span class="comment"></span>
<a name="l01455"></a>01455 <span class="comment">/**</span>
<a name="l01456"></a>01456 <span class="comment"> * cvmx_pip_crc_ctl#</span>
<a name="l01457"></a>01457 <span class="comment"> *</span>
<a name="l01458"></a>01458 <span class="comment"> * PIP_CRC_CTL = PIP CRC Control Register</span>
<a name="l01459"></a>01459 <span class="comment"> *</span>
<a name="l01460"></a>01460 <span class="comment"> * Controls datapath reflection when calculating CRC</span>
<a name="l01461"></a>01461 <span class="comment"> */</span>
<a name="l01462"></a><a class="code" href="unioncvmx__pip__crc__ctlx.html">01462</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__crc__ctlx.html" title="cvmx_pip_crc_ctl#">cvmx_pip_crc_ctlx</a> {
<a name="l01463"></a><a class="code" href="unioncvmx__pip__crc__ctlx.html#aa9724c5bf397913057fbd63ff16147a3">01463</a>     uint64_t <a class="code" href="unioncvmx__pip__crc__ctlx.html#aa9724c5bf397913057fbd63ff16147a3">u64</a>;
<a name="l01464"></a><a class="code" href="structcvmx__pip__crc__ctlx_1_1cvmx__pip__crc__ctlx__s.html">01464</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__crc__ctlx_1_1cvmx__pip__crc__ctlx__s.html">cvmx_pip_crc_ctlx_s</a> {
<a name="l01465"></a>01465 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01466"></a>01466 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__crc__ctlx_1_1cvmx__pip__crc__ctlx__s.html#a3e2ec27c6fb255268c12135c3b4ad686">reserved_2_63</a>                : 62;
<a name="l01467"></a>01467     uint64_t <a class="code" href="structcvmx__pip__crc__ctlx_1_1cvmx__pip__crc__ctlx__s.html#a32710a2ef0a5a00a3e119f8dbd8c70f9">invres</a>                       : 1;  <span class="comment">/**&lt; Invert the result */</span>
<a name="l01468"></a>01468     uint64_t <a class="code" href="structcvmx__pip__crc__ctlx_1_1cvmx__pip__crc__ctlx__s.html#a5ead69b1d653810f29d304835aa615c3">reflect</a>                      : 1;  <span class="comment">/**&lt; Reflect the bits in each byte.</span>
<a name="l01469"></a>01469 <span class="comment">                                                          Byte order does not change.</span>
<a name="l01470"></a>01470 <span class="comment">                                                         - 0: CRC is calculated MSB to LSB</span>
<a name="l01471"></a>01471 <span class="comment">                                                         - 1: CRC is calculated LSB to MSB */</span>
<a name="l01472"></a>01472 <span class="preprocessor">#else</span>
<a name="l01473"></a><a class="code" href="structcvmx__pip__crc__ctlx_1_1cvmx__pip__crc__ctlx__s.html#a5ead69b1d653810f29d304835aa615c3">01473</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__crc__ctlx_1_1cvmx__pip__crc__ctlx__s.html#a5ead69b1d653810f29d304835aa615c3">reflect</a>                      : 1;
<a name="l01474"></a><a class="code" href="structcvmx__pip__crc__ctlx_1_1cvmx__pip__crc__ctlx__s.html#a32710a2ef0a5a00a3e119f8dbd8c70f9">01474</a>     uint64_t <a class="code" href="structcvmx__pip__crc__ctlx_1_1cvmx__pip__crc__ctlx__s.html#a32710a2ef0a5a00a3e119f8dbd8c70f9">invres</a>                       : 1;
<a name="l01475"></a><a class="code" href="structcvmx__pip__crc__ctlx_1_1cvmx__pip__crc__ctlx__s.html#a3e2ec27c6fb255268c12135c3b4ad686">01475</a>     uint64_t <a class="code" href="structcvmx__pip__crc__ctlx_1_1cvmx__pip__crc__ctlx__s.html#a3e2ec27c6fb255268c12135c3b4ad686">reserved_2_63</a>                : 62;
<a name="l01476"></a>01476 <span class="preprocessor">#endif</span>
<a name="l01477"></a>01477 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__crc__ctlx.html#a520b183711a8ab40e1798c960973cd0d">s</a>;
<a name="l01478"></a><a class="code" href="unioncvmx__pip__crc__ctlx.html#ad7b0bbf8dd2c31fee06d96ee9ebc0d04">01478</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__crc__ctlx_1_1cvmx__pip__crc__ctlx__s.html">cvmx_pip_crc_ctlx_s</a>            <a class="code" href="unioncvmx__pip__crc__ctlx.html#ad7b0bbf8dd2c31fee06d96ee9ebc0d04">cn38xx</a>;
<a name="l01479"></a><a class="code" href="unioncvmx__pip__crc__ctlx.html#aa72beb8110ae0e5578419112196c0d28">01479</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__crc__ctlx_1_1cvmx__pip__crc__ctlx__s.html">cvmx_pip_crc_ctlx_s</a>            <a class="code" href="unioncvmx__pip__crc__ctlx.html#aa72beb8110ae0e5578419112196c0d28">cn38xxp2</a>;
<a name="l01480"></a><a class="code" href="unioncvmx__pip__crc__ctlx.html#abf1a0b17bc451179c9f1530654251134">01480</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__crc__ctlx_1_1cvmx__pip__crc__ctlx__s.html">cvmx_pip_crc_ctlx_s</a>            <a class="code" href="unioncvmx__pip__crc__ctlx.html#abf1a0b17bc451179c9f1530654251134">cn58xx</a>;
<a name="l01481"></a><a class="code" href="unioncvmx__pip__crc__ctlx.html#a5f12c66083c9f5bc5e3f215324256c00">01481</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__crc__ctlx_1_1cvmx__pip__crc__ctlx__s.html">cvmx_pip_crc_ctlx_s</a>            <a class="code" href="unioncvmx__pip__crc__ctlx.html#a5f12c66083c9f5bc5e3f215324256c00">cn58xxp1</a>;
<a name="l01482"></a>01482 };
<a name="l01483"></a><a class="code" href="cvmx-pip-defs_8h.html#a76072ae2cb3860298bd7a48ad6f6af2c">01483</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__crc__ctlx.html" title="cvmx_pip_crc_ctl#">cvmx_pip_crc_ctlx</a> <a class="code" href="unioncvmx__pip__crc__ctlx.html" title="cvmx_pip_crc_ctl#">cvmx_pip_crc_ctlx_t</a>;
<a name="l01484"></a>01484 <span class="comment"></span>
<a name="l01485"></a>01485 <span class="comment">/**</span>
<a name="l01486"></a>01486 <span class="comment"> * cvmx_pip_crc_iv#</span>
<a name="l01487"></a>01487 <span class="comment"> *</span>
<a name="l01488"></a>01488 <span class="comment"> * PIP_CRC_IV = PIP CRC IV Register</span>
<a name="l01489"></a>01489 <span class="comment"> *</span>
<a name="l01490"></a>01490 <span class="comment"> * Determines the IV used by the CRC algorithm</span>
<a name="l01491"></a>01491 <span class="comment"> *</span>
<a name="l01492"></a>01492 <span class="comment"> * Notes:</span>
<a name="l01493"></a>01493 <span class="comment"> * * PIP_CRC_IV</span>
<a name="l01494"></a>01494 <span class="comment"> * PIP_CRC_IV controls the initial state of the CRC algorithm.  Octane can</span>
<a name="l01495"></a>01495 <span class="comment"> * support a wide range of CRC algorithms and as such, the IV must be</span>
<a name="l01496"></a>01496 <span class="comment"> * carefully constructed to meet the specific algorithm.  The code below</span>
<a name="l01497"></a>01497 <span class="comment"> * determines the value to program into Octane based on the algorthim&apos;s IV</span>
<a name="l01498"></a>01498 <span class="comment"> * and width.  In the case of Octane, the width should always be 32.</span>
<a name="l01499"></a>01499 <span class="comment"> *</span>
<a name="l01500"></a>01500 <span class="comment"> * PIP_CRC_IV0 sets the IV for ports 0-15 while PIP_CRC_IV1 sets the IV for</span>
<a name="l01501"></a>01501 <span class="comment"> * ports 16-31.</span>
<a name="l01502"></a>01502 <span class="comment"> *</span>
<a name="l01503"></a>01503 <span class="comment"> *  unsigned octane_crc_iv(unsigned algorithm_iv, unsigned poly, unsigned w)</span>
<a name="l01504"></a>01504 <span class="comment"> *  [</span>
<a name="l01505"></a>01505 <span class="comment"> *    int i;</span>
<a name="l01506"></a>01506 <span class="comment"> *    int doit;</span>
<a name="l01507"></a>01507 <span class="comment"> *    unsigned int current_val = algorithm_iv;</span>
<a name="l01508"></a>01508 <span class="comment"> *</span>
<a name="l01509"></a>01509 <span class="comment"> *    for(i = 0; i &lt; w; i++) [</span>
<a name="l01510"></a>01510 <span class="comment"> *      doit = current_val &amp; 0x1;</span>
<a name="l01511"></a>01511 <span class="comment"> *</span>
<a name="l01512"></a>01512 <span class="comment"> *      if(doit) current_val ^= poly;</span>
<a name="l01513"></a>01513 <span class="comment"> *      assert(!(current_val &amp; 0x1));</span>
<a name="l01514"></a>01514 <span class="comment"> *</span>
<a name="l01515"></a>01515 <span class="comment"> *      current_val = (current_val &gt;&gt; 1) | (doit &lt;&lt; (w-1));</span>
<a name="l01516"></a>01516 <span class="comment"> *    ]</span>
<a name="l01517"></a>01517 <span class="comment"> *</span>
<a name="l01518"></a>01518 <span class="comment"> *    return current_val;</span>
<a name="l01519"></a>01519 <span class="comment"> *  ]</span>
<a name="l01520"></a>01520 <span class="comment"> */</span>
<a name="l01521"></a><a class="code" href="unioncvmx__pip__crc__ivx.html">01521</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__crc__ivx.html" title="cvmx_pip_crc_iv#">cvmx_pip_crc_ivx</a> {
<a name="l01522"></a><a class="code" href="unioncvmx__pip__crc__ivx.html#a9b877c8af0e3c59198466ed9e8d5de67">01522</a>     uint64_t <a class="code" href="unioncvmx__pip__crc__ivx.html#a9b877c8af0e3c59198466ed9e8d5de67">u64</a>;
<a name="l01523"></a><a class="code" href="structcvmx__pip__crc__ivx_1_1cvmx__pip__crc__ivx__s.html">01523</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__crc__ivx_1_1cvmx__pip__crc__ivx__s.html">cvmx_pip_crc_ivx_s</a> {
<a name="l01524"></a>01524 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01525"></a>01525 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__crc__ivx_1_1cvmx__pip__crc__ivx__s.html#ac6851056376e3c5a68cc43a00da1d876">reserved_32_63</a>               : 32;
<a name="l01526"></a>01526     uint64_t <a class="code" href="structcvmx__pip__crc__ivx_1_1cvmx__pip__crc__ivx__s.html#a1bf45ac739ec2fb1fbab438010326171">iv</a>                           : 32; <span class="comment">/**&lt; IV used by the CRC algorithm.  Default is FCS32. */</span>
<a name="l01527"></a>01527 <span class="preprocessor">#else</span>
<a name="l01528"></a><a class="code" href="structcvmx__pip__crc__ivx_1_1cvmx__pip__crc__ivx__s.html#a1bf45ac739ec2fb1fbab438010326171">01528</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__crc__ivx_1_1cvmx__pip__crc__ivx__s.html#a1bf45ac739ec2fb1fbab438010326171">iv</a>                           : 32;
<a name="l01529"></a><a class="code" href="structcvmx__pip__crc__ivx_1_1cvmx__pip__crc__ivx__s.html#ac6851056376e3c5a68cc43a00da1d876">01529</a>     uint64_t <a class="code" href="structcvmx__pip__crc__ivx_1_1cvmx__pip__crc__ivx__s.html#ac6851056376e3c5a68cc43a00da1d876">reserved_32_63</a>               : 32;
<a name="l01530"></a>01530 <span class="preprocessor">#endif</span>
<a name="l01531"></a>01531 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__crc__ivx.html#a822950b84b08644bdbb3717a9f7f5cbe">s</a>;
<a name="l01532"></a><a class="code" href="unioncvmx__pip__crc__ivx.html#a3621fae2762da422d6abb04f1d58f2ad">01532</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__crc__ivx_1_1cvmx__pip__crc__ivx__s.html">cvmx_pip_crc_ivx_s</a>             <a class="code" href="unioncvmx__pip__crc__ivx.html#a3621fae2762da422d6abb04f1d58f2ad">cn38xx</a>;
<a name="l01533"></a><a class="code" href="unioncvmx__pip__crc__ivx.html#ac549151e6f970cdb285187b8c8cf818e">01533</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__crc__ivx_1_1cvmx__pip__crc__ivx__s.html">cvmx_pip_crc_ivx_s</a>             <a class="code" href="unioncvmx__pip__crc__ivx.html#ac549151e6f970cdb285187b8c8cf818e">cn38xxp2</a>;
<a name="l01534"></a><a class="code" href="unioncvmx__pip__crc__ivx.html#a0586723c3378652c7f9fcf215a257b35">01534</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__crc__ivx_1_1cvmx__pip__crc__ivx__s.html">cvmx_pip_crc_ivx_s</a>             <a class="code" href="unioncvmx__pip__crc__ivx.html#a0586723c3378652c7f9fcf215a257b35">cn58xx</a>;
<a name="l01535"></a><a class="code" href="unioncvmx__pip__crc__ivx.html#a0d268b83847b067549842b28fb007872">01535</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__crc__ivx_1_1cvmx__pip__crc__ivx__s.html">cvmx_pip_crc_ivx_s</a>             <a class="code" href="unioncvmx__pip__crc__ivx.html#a0d268b83847b067549842b28fb007872">cn58xxp1</a>;
<a name="l01536"></a>01536 };
<a name="l01537"></a><a class="code" href="cvmx-pip-defs_8h.html#a140a933272f9ff48aecf3f3a942fc1d7">01537</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__crc__ivx.html" title="cvmx_pip_crc_iv#">cvmx_pip_crc_ivx</a> <a class="code" href="unioncvmx__pip__crc__ivx.html" title="cvmx_pip_crc_iv#">cvmx_pip_crc_ivx_t</a>;
<a name="l01538"></a>01538 <span class="comment"></span>
<a name="l01539"></a>01539 <span class="comment">/**</span>
<a name="l01540"></a>01540 <span class="comment"> * cvmx_pip_dec_ipsec#</span>
<a name="l01541"></a>01541 <span class="comment"> *</span>
<a name="l01542"></a>01542 <span class="comment"> * PIP sets the dec_ipsec based on TCP or UDP destination port.</span>
<a name="l01543"></a>01543 <span class="comment"> *</span>
<a name="l01544"></a>01544 <span class="comment"> */</span>
<a name="l01545"></a><a class="code" href="unioncvmx__pip__dec__ipsecx.html">01545</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__dec__ipsecx.html" title="cvmx_pip_dec_ipsec#">cvmx_pip_dec_ipsecx</a> {
<a name="l01546"></a><a class="code" href="unioncvmx__pip__dec__ipsecx.html#a82cf604159bd15716dcec6002c94f2ba">01546</a>     uint64_t <a class="code" href="unioncvmx__pip__dec__ipsecx.html#a82cf604159bd15716dcec6002c94f2ba">u64</a>;
<a name="l01547"></a><a class="code" href="structcvmx__pip__dec__ipsecx_1_1cvmx__pip__dec__ipsecx__s.html">01547</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dec__ipsecx_1_1cvmx__pip__dec__ipsecx__s.html">cvmx_pip_dec_ipsecx_s</a> {
<a name="l01548"></a>01548 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01549"></a>01549 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__dec__ipsecx_1_1cvmx__pip__dec__ipsecx__s.html#adbb96a7bc9ccfebf50a6785e8b414db8">reserved_18_63</a>               : 46;
<a name="l01550"></a>01550     uint64_t <a class="code" href="structcvmx__pip__dec__ipsecx_1_1cvmx__pip__dec__ipsecx__s.html#ab2620d7a008691b25a5d701d5b07de45">tcp</a>                          : 1;  <span class="comment">/**&lt; This DPRT should be used for TCP packets */</span>
<a name="l01551"></a>01551     uint64_t <a class="code" href="structcvmx__pip__dec__ipsecx_1_1cvmx__pip__dec__ipsecx__s.html#ac92ba3dcdb771a01c488935a0530520e">udp</a>                          : 1;  <span class="comment">/**&lt; This DPRT should be used for UDP packets */</span>
<a name="l01552"></a>01552     uint64_t <a class="code" href="structcvmx__pip__dec__ipsecx_1_1cvmx__pip__dec__ipsecx__s.html#a1a7ef0121b59deb30685ff4e3c49d97c">dprt</a>                         : 16; <span class="comment">/**&lt; UDP or TCP destination port to match on */</span>
<a name="l01553"></a>01553 <span class="preprocessor">#else</span>
<a name="l01554"></a><a class="code" href="structcvmx__pip__dec__ipsecx_1_1cvmx__pip__dec__ipsecx__s.html#a1a7ef0121b59deb30685ff4e3c49d97c">01554</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__dec__ipsecx_1_1cvmx__pip__dec__ipsecx__s.html#a1a7ef0121b59deb30685ff4e3c49d97c">dprt</a>                         : 16;
<a name="l01555"></a><a class="code" href="structcvmx__pip__dec__ipsecx_1_1cvmx__pip__dec__ipsecx__s.html#ac92ba3dcdb771a01c488935a0530520e">01555</a>     uint64_t <a class="code" href="structcvmx__pip__dec__ipsecx_1_1cvmx__pip__dec__ipsecx__s.html#ac92ba3dcdb771a01c488935a0530520e">udp</a>                          : 1;
<a name="l01556"></a><a class="code" href="structcvmx__pip__dec__ipsecx_1_1cvmx__pip__dec__ipsecx__s.html#ab2620d7a008691b25a5d701d5b07de45">01556</a>     uint64_t <a class="code" href="structcvmx__pip__dec__ipsecx_1_1cvmx__pip__dec__ipsecx__s.html#ab2620d7a008691b25a5d701d5b07de45">tcp</a>                          : 1;
<a name="l01557"></a><a class="code" href="structcvmx__pip__dec__ipsecx_1_1cvmx__pip__dec__ipsecx__s.html#adbb96a7bc9ccfebf50a6785e8b414db8">01557</a>     uint64_t <a class="code" href="structcvmx__pip__dec__ipsecx_1_1cvmx__pip__dec__ipsecx__s.html#adbb96a7bc9ccfebf50a6785e8b414db8">reserved_18_63</a>               : 46;
<a name="l01558"></a>01558 <span class="preprocessor">#endif</span>
<a name="l01559"></a>01559 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__dec__ipsecx.html#a9363136a7ae6fd177386f758b8e314ca">s</a>;
<a name="l01560"></a><a class="code" href="unioncvmx__pip__dec__ipsecx.html#aeb136c8169b80c404a97988e2d5fa8a5">01560</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dec__ipsecx_1_1cvmx__pip__dec__ipsecx__s.html">cvmx_pip_dec_ipsecx_s</a>          <a class="code" href="unioncvmx__pip__dec__ipsecx.html#aeb136c8169b80c404a97988e2d5fa8a5">cn30xx</a>;
<a name="l01561"></a><a class="code" href="unioncvmx__pip__dec__ipsecx.html#aaa5dcd6f3bfb1bd938ecb5c7edf2c16a">01561</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dec__ipsecx_1_1cvmx__pip__dec__ipsecx__s.html">cvmx_pip_dec_ipsecx_s</a>          <a class="code" href="unioncvmx__pip__dec__ipsecx.html#aaa5dcd6f3bfb1bd938ecb5c7edf2c16a">cn31xx</a>;
<a name="l01562"></a><a class="code" href="unioncvmx__pip__dec__ipsecx.html#a561a2e4ddcd249ba859e4d8778c2f8b5">01562</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dec__ipsecx_1_1cvmx__pip__dec__ipsecx__s.html">cvmx_pip_dec_ipsecx_s</a>          <a class="code" href="unioncvmx__pip__dec__ipsecx.html#a561a2e4ddcd249ba859e4d8778c2f8b5">cn38xx</a>;
<a name="l01563"></a><a class="code" href="unioncvmx__pip__dec__ipsecx.html#a6457f48513bbcff7b9c7d989b805a9ed">01563</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dec__ipsecx_1_1cvmx__pip__dec__ipsecx__s.html">cvmx_pip_dec_ipsecx_s</a>          <a class="code" href="unioncvmx__pip__dec__ipsecx.html#a6457f48513bbcff7b9c7d989b805a9ed">cn38xxp2</a>;
<a name="l01564"></a><a class="code" href="unioncvmx__pip__dec__ipsecx.html#a7a7fc393d8c07213983224a743c2c7b7">01564</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dec__ipsecx_1_1cvmx__pip__dec__ipsecx__s.html">cvmx_pip_dec_ipsecx_s</a>          <a class="code" href="unioncvmx__pip__dec__ipsecx.html#a7a7fc393d8c07213983224a743c2c7b7">cn50xx</a>;
<a name="l01565"></a><a class="code" href="unioncvmx__pip__dec__ipsecx.html#a5ab24e3bb093ea7387cbbfad874307c0">01565</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dec__ipsecx_1_1cvmx__pip__dec__ipsecx__s.html">cvmx_pip_dec_ipsecx_s</a>          <a class="code" href="unioncvmx__pip__dec__ipsecx.html#a5ab24e3bb093ea7387cbbfad874307c0">cn52xx</a>;
<a name="l01566"></a><a class="code" href="unioncvmx__pip__dec__ipsecx.html#a8bf283d5c74af2ca1bd56d637d1b3138">01566</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dec__ipsecx_1_1cvmx__pip__dec__ipsecx__s.html">cvmx_pip_dec_ipsecx_s</a>          <a class="code" href="unioncvmx__pip__dec__ipsecx.html#a8bf283d5c74af2ca1bd56d637d1b3138">cn52xxp1</a>;
<a name="l01567"></a><a class="code" href="unioncvmx__pip__dec__ipsecx.html#ac4937053375603390ce3f5bf20adc2a2">01567</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dec__ipsecx_1_1cvmx__pip__dec__ipsecx__s.html">cvmx_pip_dec_ipsecx_s</a>          <a class="code" href="unioncvmx__pip__dec__ipsecx.html#ac4937053375603390ce3f5bf20adc2a2">cn56xx</a>;
<a name="l01568"></a><a class="code" href="unioncvmx__pip__dec__ipsecx.html#ae7f815d1deba76b2b4d81b7fe1f5b894">01568</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dec__ipsecx_1_1cvmx__pip__dec__ipsecx__s.html">cvmx_pip_dec_ipsecx_s</a>          <a class="code" href="unioncvmx__pip__dec__ipsecx.html#ae7f815d1deba76b2b4d81b7fe1f5b894">cn56xxp1</a>;
<a name="l01569"></a><a class="code" href="unioncvmx__pip__dec__ipsecx.html#abd5492e7049605ea344a0a42ec65bb33">01569</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dec__ipsecx_1_1cvmx__pip__dec__ipsecx__s.html">cvmx_pip_dec_ipsecx_s</a>          <a class="code" href="unioncvmx__pip__dec__ipsecx.html#abd5492e7049605ea344a0a42ec65bb33">cn58xx</a>;
<a name="l01570"></a><a class="code" href="unioncvmx__pip__dec__ipsecx.html#a5da001e8dd99240af37cbc197c889193">01570</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dec__ipsecx_1_1cvmx__pip__dec__ipsecx__s.html">cvmx_pip_dec_ipsecx_s</a>          <a class="code" href="unioncvmx__pip__dec__ipsecx.html#a5da001e8dd99240af37cbc197c889193">cn58xxp1</a>;
<a name="l01571"></a><a class="code" href="unioncvmx__pip__dec__ipsecx.html#afb3f805e56c2ac8f524fdcf52819adf2">01571</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dec__ipsecx_1_1cvmx__pip__dec__ipsecx__s.html">cvmx_pip_dec_ipsecx_s</a>          <a class="code" href="unioncvmx__pip__dec__ipsecx.html#afb3f805e56c2ac8f524fdcf52819adf2">cn61xx</a>;
<a name="l01572"></a><a class="code" href="unioncvmx__pip__dec__ipsecx.html#aacc0d1016628eaac98997a4f9efdf60b">01572</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dec__ipsecx_1_1cvmx__pip__dec__ipsecx__s.html">cvmx_pip_dec_ipsecx_s</a>          <a class="code" href="unioncvmx__pip__dec__ipsecx.html#aacc0d1016628eaac98997a4f9efdf60b">cn63xx</a>;
<a name="l01573"></a><a class="code" href="unioncvmx__pip__dec__ipsecx.html#a3aefca8e6c01ce5fb4ae9bab4c4621a8">01573</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dec__ipsecx_1_1cvmx__pip__dec__ipsecx__s.html">cvmx_pip_dec_ipsecx_s</a>          <a class="code" href="unioncvmx__pip__dec__ipsecx.html#a3aefca8e6c01ce5fb4ae9bab4c4621a8">cn63xxp1</a>;
<a name="l01574"></a><a class="code" href="unioncvmx__pip__dec__ipsecx.html#a0d4ab35d271c4c440cec32d029a82914">01574</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dec__ipsecx_1_1cvmx__pip__dec__ipsecx__s.html">cvmx_pip_dec_ipsecx_s</a>          <a class="code" href="unioncvmx__pip__dec__ipsecx.html#a0d4ab35d271c4c440cec32d029a82914">cn66xx</a>;
<a name="l01575"></a><a class="code" href="unioncvmx__pip__dec__ipsecx.html#a1fc1ba4caf7d7c9b77661519e50ddc4b">01575</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dec__ipsecx_1_1cvmx__pip__dec__ipsecx__s.html">cvmx_pip_dec_ipsecx_s</a>          <a class="code" href="unioncvmx__pip__dec__ipsecx.html#a1fc1ba4caf7d7c9b77661519e50ddc4b">cn68xx</a>;
<a name="l01576"></a><a class="code" href="unioncvmx__pip__dec__ipsecx.html#aaa3073145390f8d029f4ca9406eb6432">01576</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dec__ipsecx_1_1cvmx__pip__dec__ipsecx__s.html">cvmx_pip_dec_ipsecx_s</a>          <a class="code" href="unioncvmx__pip__dec__ipsecx.html#aaa3073145390f8d029f4ca9406eb6432">cn68xxp1</a>;
<a name="l01577"></a><a class="code" href="unioncvmx__pip__dec__ipsecx.html#a9526b2f66bc6f70b51a8773abb5dd5e4">01577</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dec__ipsecx_1_1cvmx__pip__dec__ipsecx__s.html">cvmx_pip_dec_ipsecx_s</a>          <a class="code" href="unioncvmx__pip__dec__ipsecx.html#a9526b2f66bc6f70b51a8773abb5dd5e4">cn70xx</a>;
<a name="l01578"></a><a class="code" href="unioncvmx__pip__dec__ipsecx.html#ab73324c99e31d2516b419ed2f7dc1f36">01578</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dec__ipsecx_1_1cvmx__pip__dec__ipsecx__s.html">cvmx_pip_dec_ipsecx_s</a>          <a class="code" href="unioncvmx__pip__dec__ipsecx.html#ab73324c99e31d2516b419ed2f7dc1f36">cn70xxp1</a>;
<a name="l01579"></a><a class="code" href="unioncvmx__pip__dec__ipsecx.html#a6d9b3fd444a744f27ce9734169fc55b5">01579</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dec__ipsecx_1_1cvmx__pip__dec__ipsecx__s.html">cvmx_pip_dec_ipsecx_s</a>          <a class="code" href="unioncvmx__pip__dec__ipsecx.html#a6d9b3fd444a744f27ce9734169fc55b5">cnf71xx</a>;
<a name="l01580"></a>01580 };
<a name="l01581"></a><a class="code" href="cvmx-pip-defs_8h.html#a904d8ff6007f5d5eda6b7a07a20ecd71">01581</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__dec__ipsecx.html" title="cvmx_pip_dec_ipsec#">cvmx_pip_dec_ipsecx</a> <a class="code" href="unioncvmx__pip__dec__ipsecx.html" title="cvmx_pip_dec_ipsec#">cvmx_pip_dec_ipsecx_t</a>;
<a name="l01582"></a>01582 <span class="comment"></span>
<a name="l01583"></a>01583 <span class="comment">/**</span>
<a name="l01584"></a>01584 <span class="comment"> * cvmx_pip_dsa_src_grp</span>
<a name="l01585"></a>01585 <span class="comment"> */</span>
<a name="l01586"></a><a class="code" href="unioncvmx__pip__dsa__src__grp.html">01586</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__dsa__src__grp.html" title="cvmx_pip_dsa_src_grp">cvmx_pip_dsa_src_grp</a> {
<a name="l01587"></a><a class="code" href="unioncvmx__pip__dsa__src__grp.html#a2174e933fb0da5912067c06d70aa6dc4">01587</a>     uint64_t <a class="code" href="unioncvmx__pip__dsa__src__grp.html#a2174e933fb0da5912067c06d70aa6dc4">u64</a>;
<a name="l01588"></a><a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html">01588</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html">cvmx_pip_dsa_src_grp_s</a> {
<a name="l01589"></a>01589 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01590"></a>01590 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#a35230221f6c302c4867ef4bd1434c3e2">map15</a>                        : 4;  <span class="comment">/**&lt; DSA Group Algorithm */</span>
<a name="l01591"></a>01591     uint64_t <a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#ab37c1463586ab79c574f9a4a800421a1">map14</a>                        : 4;  <span class="comment">/**&lt; DSA Group Algorithm */</span>
<a name="l01592"></a>01592     uint64_t <a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#ad1777bb91d7dc44dcf3f61f576fe0136">map13</a>                        : 4;  <span class="comment">/**&lt; DSA Group Algorithm */</span>
<a name="l01593"></a>01593     uint64_t <a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#ae24b5282fff2bc3ba83b15ee0352b8aa">map12</a>                        : 4;  <span class="comment">/**&lt; DSA Group Algorithm */</span>
<a name="l01594"></a>01594     uint64_t <a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#a55888e4f89f207931ed903adaa0f1a1d">map11</a>                        : 4;  <span class="comment">/**&lt; DSA Group Algorithm */</span>
<a name="l01595"></a>01595     uint64_t <a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#a021f16dc808e38551a5a0965fc89d0e1">map10</a>                        : 4;  <span class="comment">/**&lt; DSA Group Algorithm */</span>
<a name="l01596"></a>01596     uint64_t <a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#a5114e2acfe9c6da13ed5c2e48d6346d8">map9</a>                         : 4;  <span class="comment">/**&lt; DSA Group Algorithm */</span>
<a name="l01597"></a>01597     uint64_t <a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#a9c6d0f8dbbd0a46bddf654c83ca0ab05">map8</a>                         : 4;  <span class="comment">/**&lt; DSA Group Algorithm */</span>
<a name="l01598"></a>01598     uint64_t <a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#a530dabb88cb895a33b4dacc56e33dc1a">map7</a>                         : 4;  <span class="comment">/**&lt; DSA Group Algorithm */</span>
<a name="l01599"></a>01599     uint64_t <a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#ae0adc00fc702b754445ac42e3346ed4f">map6</a>                         : 4;  <span class="comment">/**&lt; DSA Group Algorithm */</span>
<a name="l01600"></a>01600     uint64_t <a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#a197ce2f99ec2451ea0e56a4ffb80a966">map5</a>                         : 4;  <span class="comment">/**&lt; DSA Group Algorithm */</span>
<a name="l01601"></a>01601     uint64_t <a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#aeba77a5018b51a4274107741e98b07f3">map4</a>                         : 4;  <span class="comment">/**&lt; DSA Group Algorithm */</span>
<a name="l01602"></a>01602     uint64_t <a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#aaa90e17f55611218f71e0392b4f39af7">map3</a>                         : 4;  <span class="comment">/**&lt; DSA Group Algorithm */</span>
<a name="l01603"></a>01603     uint64_t <a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#a29f7adef7b07c3d31b64057784219d0e">map2</a>                         : 4;  <span class="comment">/**&lt; DSA Group Algorithm */</span>
<a name="l01604"></a>01604     uint64_t <a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#a0f7a6a35c9fb63667e4dedeb75e68173">map1</a>                         : 4;  <span class="comment">/**&lt; DSA Group Algorithm */</span>
<a name="l01605"></a>01605     uint64_t <a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#ac904940c08a18f3cc81e99b71de2ed16">map0</a>                         : 4;  <span class="comment">/**&lt; DSA Group Algorithm</span>
<a name="l01606"></a>01606 <span class="comment">                                                         Use the DSA source id to compute GRP */</span>
<a name="l01607"></a>01607 <span class="preprocessor">#else</span>
<a name="l01608"></a><a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#ac904940c08a18f3cc81e99b71de2ed16">01608</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#ac904940c08a18f3cc81e99b71de2ed16">map0</a>                         : 4;
<a name="l01609"></a><a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#a0f7a6a35c9fb63667e4dedeb75e68173">01609</a>     uint64_t <a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#a0f7a6a35c9fb63667e4dedeb75e68173">map1</a>                         : 4;
<a name="l01610"></a><a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#a29f7adef7b07c3d31b64057784219d0e">01610</a>     uint64_t <a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#a29f7adef7b07c3d31b64057784219d0e">map2</a>                         : 4;
<a name="l01611"></a><a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#aaa90e17f55611218f71e0392b4f39af7">01611</a>     uint64_t <a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#aaa90e17f55611218f71e0392b4f39af7">map3</a>                         : 4;
<a name="l01612"></a><a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#aeba77a5018b51a4274107741e98b07f3">01612</a>     uint64_t <a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#aeba77a5018b51a4274107741e98b07f3">map4</a>                         : 4;
<a name="l01613"></a><a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#a197ce2f99ec2451ea0e56a4ffb80a966">01613</a>     uint64_t <a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#a197ce2f99ec2451ea0e56a4ffb80a966">map5</a>                         : 4;
<a name="l01614"></a><a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#ae0adc00fc702b754445ac42e3346ed4f">01614</a>     uint64_t <a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#ae0adc00fc702b754445ac42e3346ed4f">map6</a>                         : 4;
<a name="l01615"></a><a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#a530dabb88cb895a33b4dacc56e33dc1a">01615</a>     uint64_t <a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#a530dabb88cb895a33b4dacc56e33dc1a">map7</a>                         : 4;
<a name="l01616"></a><a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#a9c6d0f8dbbd0a46bddf654c83ca0ab05">01616</a>     uint64_t <a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#a9c6d0f8dbbd0a46bddf654c83ca0ab05">map8</a>                         : 4;
<a name="l01617"></a><a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#a5114e2acfe9c6da13ed5c2e48d6346d8">01617</a>     uint64_t <a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#a5114e2acfe9c6da13ed5c2e48d6346d8">map9</a>                         : 4;
<a name="l01618"></a><a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#a021f16dc808e38551a5a0965fc89d0e1">01618</a>     uint64_t <a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#a021f16dc808e38551a5a0965fc89d0e1">map10</a>                        : 4;
<a name="l01619"></a><a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#a55888e4f89f207931ed903adaa0f1a1d">01619</a>     uint64_t <a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#a55888e4f89f207931ed903adaa0f1a1d">map11</a>                        : 4;
<a name="l01620"></a><a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#ae24b5282fff2bc3ba83b15ee0352b8aa">01620</a>     uint64_t <a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#ae24b5282fff2bc3ba83b15ee0352b8aa">map12</a>                        : 4;
<a name="l01621"></a><a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#ad1777bb91d7dc44dcf3f61f576fe0136">01621</a>     uint64_t <a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#ad1777bb91d7dc44dcf3f61f576fe0136">map13</a>                        : 4;
<a name="l01622"></a><a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#ab37c1463586ab79c574f9a4a800421a1">01622</a>     uint64_t <a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#ab37c1463586ab79c574f9a4a800421a1">map14</a>                        : 4;
<a name="l01623"></a><a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#a35230221f6c302c4867ef4bd1434c3e2">01623</a>     uint64_t <a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html#a35230221f6c302c4867ef4bd1434c3e2">map15</a>                        : 4;
<a name="l01624"></a>01624 <span class="preprocessor">#endif</span>
<a name="l01625"></a>01625 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__dsa__src__grp.html#a3fa2f0a3352656520501e428ed8105d9">s</a>;
<a name="l01626"></a><a class="code" href="unioncvmx__pip__dsa__src__grp.html#a49b27d466a56fd9f5ed9d9b2b5d18933">01626</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html">cvmx_pip_dsa_src_grp_s</a>         <a class="code" href="unioncvmx__pip__dsa__src__grp.html#a49b27d466a56fd9f5ed9d9b2b5d18933">cn52xx</a>;
<a name="l01627"></a><a class="code" href="unioncvmx__pip__dsa__src__grp.html#a5392fb63efc495ff7cf4ff9e0c64e64c">01627</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html">cvmx_pip_dsa_src_grp_s</a>         <a class="code" href="unioncvmx__pip__dsa__src__grp.html#a5392fb63efc495ff7cf4ff9e0c64e64c">cn52xxp1</a>;
<a name="l01628"></a><a class="code" href="unioncvmx__pip__dsa__src__grp.html#a1d1c764d6ca7677546ec0157cfd2564e">01628</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html">cvmx_pip_dsa_src_grp_s</a>         <a class="code" href="unioncvmx__pip__dsa__src__grp.html#a1d1c764d6ca7677546ec0157cfd2564e">cn56xx</a>;
<a name="l01629"></a><a class="code" href="unioncvmx__pip__dsa__src__grp.html#ac1188d9d15847176d5966a2b2143a503">01629</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html">cvmx_pip_dsa_src_grp_s</a>         <a class="code" href="unioncvmx__pip__dsa__src__grp.html#ac1188d9d15847176d5966a2b2143a503">cn61xx</a>;
<a name="l01630"></a><a class="code" href="unioncvmx__pip__dsa__src__grp.html#a9b99770298e558daafb37a860b8f4212">01630</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html">cvmx_pip_dsa_src_grp_s</a>         <a class="code" href="unioncvmx__pip__dsa__src__grp.html#a9b99770298e558daafb37a860b8f4212">cn63xx</a>;
<a name="l01631"></a><a class="code" href="unioncvmx__pip__dsa__src__grp.html#adb3fb570452c5e3e4c3272c5c9e7669c">01631</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html">cvmx_pip_dsa_src_grp_s</a>         <a class="code" href="unioncvmx__pip__dsa__src__grp.html#adb3fb570452c5e3e4c3272c5c9e7669c">cn63xxp1</a>;
<a name="l01632"></a><a class="code" href="unioncvmx__pip__dsa__src__grp.html#acf31ee4a696ad69af381b479469ee159">01632</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html">cvmx_pip_dsa_src_grp_s</a>         <a class="code" href="unioncvmx__pip__dsa__src__grp.html#acf31ee4a696ad69af381b479469ee159">cn66xx</a>;
<a name="l01633"></a><a class="code" href="unioncvmx__pip__dsa__src__grp.html#a095bc8010594340fdcb6ad5796a9f7ca">01633</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html">cvmx_pip_dsa_src_grp_s</a>         <a class="code" href="unioncvmx__pip__dsa__src__grp.html#a095bc8010594340fdcb6ad5796a9f7ca">cn68xx</a>;
<a name="l01634"></a><a class="code" href="unioncvmx__pip__dsa__src__grp.html#a3f676c3c9d320b5d34eaeea03e12e033">01634</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html">cvmx_pip_dsa_src_grp_s</a>         <a class="code" href="unioncvmx__pip__dsa__src__grp.html#a3f676c3c9d320b5d34eaeea03e12e033">cn68xxp1</a>;
<a name="l01635"></a><a class="code" href="unioncvmx__pip__dsa__src__grp.html#a8c964cb7b72932297fe4dad21d88e58d">01635</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html">cvmx_pip_dsa_src_grp_s</a>         <a class="code" href="unioncvmx__pip__dsa__src__grp.html#a8c964cb7b72932297fe4dad21d88e58d">cn70xx</a>;
<a name="l01636"></a><a class="code" href="unioncvmx__pip__dsa__src__grp.html#a33e53d796bddc2568eb3d83f1bf2f8e6">01636</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html">cvmx_pip_dsa_src_grp_s</a>         <a class="code" href="unioncvmx__pip__dsa__src__grp.html#a33e53d796bddc2568eb3d83f1bf2f8e6">cn70xxp1</a>;
<a name="l01637"></a><a class="code" href="unioncvmx__pip__dsa__src__grp.html#ada4bb3ae99aa50f63f883296244e5a05">01637</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dsa__src__grp_1_1cvmx__pip__dsa__src__grp__s.html">cvmx_pip_dsa_src_grp_s</a>         <a class="code" href="unioncvmx__pip__dsa__src__grp.html#ada4bb3ae99aa50f63f883296244e5a05">cnf71xx</a>;
<a name="l01638"></a>01638 };
<a name="l01639"></a><a class="code" href="cvmx-pip-defs_8h.html#a4b4b49ceb79c3a9ca9d227df23f56371">01639</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__dsa__src__grp.html" title="cvmx_pip_dsa_src_grp">cvmx_pip_dsa_src_grp</a> <a class="code" href="unioncvmx__pip__dsa__src__grp.html" title="cvmx_pip_dsa_src_grp">cvmx_pip_dsa_src_grp_t</a>;
<a name="l01640"></a>01640 <span class="comment"></span>
<a name="l01641"></a>01641 <span class="comment">/**</span>
<a name="l01642"></a>01642 <span class="comment"> * cvmx_pip_dsa_vid_grp</span>
<a name="l01643"></a>01643 <span class="comment"> */</span>
<a name="l01644"></a><a class="code" href="unioncvmx__pip__dsa__vid__grp.html">01644</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__dsa__vid__grp.html" title="cvmx_pip_dsa_vid_grp">cvmx_pip_dsa_vid_grp</a> {
<a name="l01645"></a><a class="code" href="unioncvmx__pip__dsa__vid__grp.html#ac27d3ffd092ea289ea586a5706a21076">01645</a>     uint64_t <a class="code" href="unioncvmx__pip__dsa__vid__grp.html#ac27d3ffd092ea289ea586a5706a21076">u64</a>;
<a name="l01646"></a><a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html">01646</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html">cvmx_pip_dsa_vid_grp_s</a> {
<a name="l01647"></a>01647 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01648"></a>01648 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#acfab6ab9439b346e3dde798328a2b188">map15</a>                        : 4;  <span class="comment">/**&lt; DSA Group Algorithm */</span>
<a name="l01649"></a>01649     uint64_t <a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#ac4fa3765955c4dc0d22e2f44306b537f">map14</a>                        : 4;  <span class="comment">/**&lt; DSA Group Algorithm */</span>
<a name="l01650"></a>01650     uint64_t <a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#a5570c79a4c635d794853ed606a3d3623">map13</a>                        : 4;  <span class="comment">/**&lt; DSA Group Algorithm */</span>
<a name="l01651"></a>01651     uint64_t <a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#a4a7ec3585476b491f86220c271770d18">map12</a>                        : 4;  <span class="comment">/**&lt; DSA Group Algorithm */</span>
<a name="l01652"></a>01652     uint64_t <a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#ae01b97bc0d4b3caf24f7e364a9bbddcb">map11</a>                        : 4;  <span class="comment">/**&lt; DSA Group Algorithm */</span>
<a name="l01653"></a>01653     uint64_t <a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#a0160488724985fe4d51bddd9c5d2e6d2">map10</a>                        : 4;  <span class="comment">/**&lt; DSA Group Algorithm */</span>
<a name="l01654"></a>01654     uint64_t <a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#a338e0ab34320752ab92b0e9375ad4e23">map9</a>                         : 4;  <span class="comment">/**&lt; DSA Group Algorithm */</span>
<a name="l01655"></a>01655     uint64_t <a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#aadc2c5a49a78843e049ca1e07d1547de">map8</a>                         : 4;  <span class="comment">/**&lt; DSA Group Algorithm */</span>
<a name="l01656"></a>01656     uint64_t <a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#abf3117597ae3bb6ee83c9d883d3c66ac">map7</a>                         : 4;  <span class="comment">/**&lt; DSA Group Algorithm */</span>
<a name="l01657"></a>01657     uint64_t <a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#a0b6b21c80e3b91de735fda1731930109">map6</a>                         : 4;  <span class="comment">/**&lt; DSA Group Algorithm */</span>
<a name="l01658"></a>01658     uint64_t <a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#a73678d8f1bf16f3c5c617a9cddc0b062">map5</a>                         : 4;  <span class="comment">/**&lt; DSA Group Algorithm */</span>
<a name="l01659"></a>01659     uint64_t <a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#a9b0172ceec209f813b211faa85d7acd9">map4</a>                         : 4;  <span class="comment">/**&lt; DSA Group Algorithm */</span>
<a name="l01660"></a>01660     uint64_t <a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#a2e5ec45951db1f83a6cf826ba9a8912e">map3</a>                         : 4;  <span class="comment">/**&lt; DSA Group Algorithm */</span>
<a name="l01661"></a>01661     uint64_t <a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#aa6f0466bff41de3f6b021ddaf663809c">map2</a>                         : 4;  <span class="comment">/**&lt; DSA Group Algorithm */</span>
<a name="l01662"></a>01662     uint64_t <a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#a47949c1a53d89d0067dcc5946e04da03">map1</a>                         : 4;  <span class="comment">/**&lt; DSA Group Algorithm */</span>
<a name="l01663"></a>01663     uint64_t <a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#a63aaa2b8ad93f24681e4a15026504f41">map0</a>                         : 4;  <span class="comment">/**&lt; DSA Group Algorithm</span>
<a name="l01664"></a>01664 <span class="comment">                                                         Use the DSA source id to compute GRP */</span>
<a name="l01665"></a>01665 <span class="preprocessor">#else</span>
<a name="l01666"></a><a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#a63aaa2b8ad93f24681e4a15026504f41">01666</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#a63aaa2b8ad93f24681e4a15026504f41">map0</a>                         : 4;
<a name="l01667"></a><a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#a47949c1a53d89d0067dcc5946e04da03">01667</a>     uint64_t <a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#a47949c1a53d89d0067dcc5946e04da03">map1</a>                         : 4;
<a name="l01668"></a><a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#aa6f0466bff41de3f6b021ddaf663809c">01668</a>     uint64_t <a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#aa6f0466bff41de3f6b021ddaf663809c">map2</a>                         : 4;
<a name="l01669"></a><a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#a2e5ec45951db1f83a6cf826ba9a8912e">01669</a>     uint64_t <a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#a2e5ec45951db1f83a6cf826ba9a8912e">map3</a>                         : 4;
<a name="l01670"></a><a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#a9b0172ceec209f813b211faa85d7acd9">01670</a>     uint64_t <a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#a9b0172ceec209f813b211faa85d7acd9">map4</a>                         : 4;
<a name="l01671"></a><a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#a73678d8f1bf16f3c5c617a9cddc0b062">01671</a>     uint64_t <a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#a73678d8f1bf16f3c5c617a9cddc0b062">map5</a>                         : 4;
<a name="l01672"></a><a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#a0b6b21c80e3b91de735fda1731930109">01672</a>     uint64_t <a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#a0b6b21c80e3b91de735fda1731930109">map6</a>                         : 4;
<a name="l01673"></a><a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#abf3117597ae3bb6ee83c9d883d3c66ac">01673</a>     uint64_t <a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#abf3117597ae3bb6ee83c9d883d3c66ac">map7</a>                         : 4;
<a name="l01674"></a><a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#aadc2c5a49a78843e049ca1e07d1547de">01674</a>     uint64_t <a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#aadc2c5a49a78843e049ca1e07d1547de">map8</a>                         : 4;
<a name="l01675"></a><a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#a338e0ab34320752ab92b0e9375ad4e23">01675</a>     uint64_t <a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#a338e0ab34320752ab92b0e9375ad4e23">map9</a>                         : 4;
<a name="l01676"></a><a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#a0160488724985fe4d51bddd9c5d2e6d2">01676</a>     uint64_t <a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#a0160488724985fe4d51bddd9c5d2e6d2">map10</a>                        : 4;
<a name="l01677"></a><a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#ae01b97bc0d4b3caf24f7e364a9bbddcb">01677</a>     uint64_t <a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#ae01b97bc0d4b3caf24f7e364a9bbddcb">map11</a>                        : 4;
<a name="l01678"></a><a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#a4a7ec3585476b491f86220c271770d18">01678</a>     uint64_t <a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#a4a7ec3585476b491f86220c271770d18">map12</a>                        : 4;
<a name="l01679"></a><a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#a5570c79a4c635d794853ed606a3d3623">01679</a>     uint64_t <a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#a5570c79a4c635d794853ed606a3d3623">map13</a>                        : 4;
<a name="l01680"></a><a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#ac4fa3765955c4dc0d22e2f44306b537f">01680</a>     uint64_t <a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#ac4fa3765955c4dc0d22e2f44306b537f">map14</a>                        : 4;
<a name="l01681"></a><a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#acfab6ab9439b346e3dde798328a2b188">01681</a>     uint64_t <a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html#acfab6ab9439b346e3dde798328a2b188">map15</a>                        : 4;
<a name="l01682"></a>01682 <span class="preprocessor">#endif</span>
<a name="l01683"></a>01683 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__dsa__vid__grp.html#ab50785a51601b99c1ac9c7d4fa1aa2e5">s</a>;
<a name="l01684"></a><a class="code" href="unioncvmx__pip__dsa__vid__grp.html#ae60f7d06f3428aec68a1d698a923c463">01684</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html">cvmx_pip_dsa_vid_grp_s</a>         <a class="code" href="unioncvmx__pip__dsa__vid__grp.html#ae60f7d06f3428aec68a1d698a923c463">cn52xx</a>;
<a name="l01685"></a><a class="code" href="unioncvmx__pip__dsa__vid__grp.html#aabb36e3479eb0fa008c40971ab85d430">01685</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html">cvmx_pip_dsa_vid_grp_s</a>         <a class="code" href="unioncvmx__pip__dsa__vid__grp.html#aabb36e3479eb0fa008c40971ab85d430">cn52xxp1</a>;
<a name="l01686"></a><a class="code" href="unioncvmx__pip__dsa__vid__grp.html#a63ece8f645f5d4f81ff0416c0e4e3d59">01686</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html">cvmx_pip_dsa_vid_grp_s</a>         <a class="code" href="unioncvmx__pip__dsa__vid__grp.html#a63ece8f645f5d4f81ff0416c0e4e3d59">cn56xx</a>;
<a name="l01687"></a><a class="code" href="unioncvmx__pip__dsa__vid__grp.html#a5dd69f496b1bd4f4ca789ee023cd19d4">01687</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html">cvmx_pip_dsa_vid_grp_s</a>         <a class="code" href="unioncvmx__pip__dsa__vid__grp.html#a5dd69f496b1bd4f4ca789ee023cd19d4">cn61xx</a>;
<a name="l01688"></a><a class="code" href="unioncvmx__pip__dsa__vid__grp.html#a05bcc4568f3a8dd56d578b68a43b25f2">01688</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html">cvmx_pip_dsa_vid_grp_s</a>         <a class="code" href="unioncvmx__pip__dsa__vid__grp.html#a05bcc4568f3a8dd56d578b68a43b25f2">cn63xx</a>;
<a name="l01689"></a><a class="code" href="unioncvmx__pip__dsa__vid__grp.html#a2c703b6f997ebdc5f7acef83916f3525">01689</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html">cvmx_pip_dsa_vid_grp_s</a>         <a class="code" href="unioncvmx__pip__dsa__vid__grp.html#a2c703b6f997ebdc5f7acef83916f3525">cn63xxp1</a>;
<a name="l01690"></a><a class="code" href="unioncvmx__pip__dsa__vid__grp.html#a39f21a0b245cd3e5130f603966cac22d">01690</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html">cvmx_pip_dsa_vid_grp_s</a>         <a class="code" href="unioncvmx__pip__dsa__vid__grp.html#a39f21a0b245cd3e5130f603966cac22d">cn66xx</a>;
<a name="l01691"></a><a class="code" href="unioncvmx__pip__dsa__vid__grp.html#a3b65629771549c9ef9f243c5d1ff0ea6">01691</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html">cvmx_pip_dsa_vid_grp_s</a>         <a class="code" href="unioncvmx__pip__dsa__vid__grp.html#a3b65629771549c9ef9f243c5d1ff0ea6">cn68xx</a>;
<a name="l01692"></a><a class="code" href="unioncvmx__pip__dsa__vid__grp.html#ade8e3fb5534421a324105e8eb0307ef2">01692</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html">cvmx_pip_dsa_vid_grp_s</a>         <a class="code" href="unioncvmx__pip__dsa__vid__grp.html#ade8e3fb5534421a324105e8eb0307ef2">cn68xxp1</a>;
<a name="l01693"></a><a class="code" href="unioncvmx__pip__dsa__vid__grp.html#aa6fd33fe4f4f1e1d6a652cfe1f4f03e8">01693</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html">cvmx_pip_dsa_vid_grp_s</a>         <a class="code" href="unioncvmx__pip__dsa__vid__grp.html#aa6fd33fe4f4f1e1d6a652cfe1f4f03e8">cn70xx</a>;
<a name="l01694"></a><a class="code" href="unioncvmx__pip__dsa__vid__grp.html#a609f500928f188d42e5626d45aa6a0bb">01694</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html">cvmx_pip_dsa_vid_grp_s</a>         <a class="code" href="unioncvmx__pip__dsa__vid__grp.html#a609f500928f188d42e5626d45aa6a0bb">cn70xxp1</a>;
<a name="l01695"></a><a class="code" href="unioncvmx__pip__dsa__vid__grp.html#ad1e84a132b964612db410ed537ad2d3f">01695</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__dsa__vid__grp_1_1cvmx__pip__dsa__vid__grp__s.html">cvmx_pip_dsa_vid_grp_s</a>         <a class="code" href="unioncvmx__pip__dsa__vid__grp.html#ad1e84a132b964612db410ed537ad2d3f">cnf71xx</a>;
<a name="l01696"></a>01696 };
<a name="l01697"></a><a class="code" href="cvmx-pip-defs_8h.html#a200f83a36c31501c288dd553d8dbe5e4">01697</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__dsa__vid__grp.html" title="cvmx_pip_dsa_vid_grp">cvmx_pip_dsa_vid_grp</a> <a class="code" href="unioncvmx__pip__dsa__vid__grp.html" title="cvmx_pip_dsa_vid_grp">cvmx_pip_dsa_vid_grp_t</a>;
<a name="l01698"></a>01698 <span class="comment"></span>
<a name="l01699"></a>01699 <span class="comment">/**</span>
<a name="l01700"></a>01700 <span class="comment"> * cvmx_pip_frm_len_chk#</span>
<a name="l01701"></a>01701 <span class="comment"> *</span>
<a name="l01702"></a>01702 <span class="comment"> * Notes:</span>
<a name="l01703"></a>01703 <span class="comment"> * PIP_FRM_LEN_CHK0 is used for packets on packet interface0, PCI, PCI RAW, and PKO loopback ports.</span>
<a name="l01704"></a>01704 <span class="comment"> * PIP_FRM_LEN_CHK1 is unused.</span>
<a name="l01705"></a>01705 <span class="comment"> */</span>
<a name="l01706"></a><a class="code" href="unioncvmx__pip__frm__len__chkx.html">01706</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__frm__len__chkx.html" title="cvmx_pip_frm_len_chk#">cvmx_pip_frm_len_chkx</a> {
<a name="l01707"></a><a class="code" href="unioncvmx__pip__frm__len__chkx.html#ad67b5bad0d199d955db79ab6d2b90a5e">01707</a>     uint64_t <a class="code" href="unioncvmx__pip__frm__len__chkx.html#ad67b5bad0d199d955db79ab6d2b90a5e">u64</a>;
<a name="l01708"></a><a class="code" href="structcvmx__pip__frm__len__chkx_1_1cvmx__pip__frm__len__chkx__s.html">01708</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__frm__len__chkx_1_1cvmx__pip__frm__len__chkx__s.html">cvmx_pip_frm_len_chkx_s</a> {
<a name="l01709"></a>01709 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01710"></a>01710 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__frm__len__chkx_1_1cvmx__pip__frm__len__chkx__s.html#a5c9dd91140176cbae471d1a70aa3d39e">reserved_32_63</a>               : 32;
<a name="l01711"></a>01711     uint64_t <a class="code" href="structcvmx__pip__frm__len__chkx_1_1cvmx__pip__frm__len__chkx__s.html#a58511e735534ad107d54195c97b0b1ef">maxlen</a>                       : 16; <span class="comment">/**&lt; Byte count for Max-sized frame check</span>
<a name="l01712"></a>01712 <span class="comment">                                                         PIP_PRT_CFGn[MAXERR_EN] enables the check for</span>
<a name="l01713"></a>01713 <span class="comment">                                                         port n.</span>
<a name="l01714"></a>01714 <span class="comment">                                                         If enabled, failing packets set the MAXERR</span>
<a name="l01715"></a>01715 <span class="comment">                                                         interrupt and work-queue entry WORD2[opcode] is</span>
<a name="l01716"></a>01716 <span class="comment">                                                         set to OVER_FCS (0x3, if packet has bad FCS) or</span>
<a name="l01717"></a>01717 <span class="comment">                                                         OVER_ERR (0x4, if packet has good FCS).</span>
<a name="l01718"></a>01718 <span class="comment">                                                         The effective MAXLEN used by HW is</span>
<a name="l01719"></a>01719 <span class="comment">                                                         PIP_PRT_CFG[DSA_EN] == 0,</span>
<a name="l01720"></a>01720 <span class="comment">                                                          PIP_FRM_LEN_CHK[MAXLEN] + 4*VV + 4*VS</span>
<a name="l01721"></a>01721 <span class="comment">                                                         PIP_PRT_CFG[DSA_EN] == 1,</span>
<a name="l01722"></a>01722 <span class="comment">                                                          PIP_FRM_LEN_CHK[MAXLEN] + PIP_PRT_CFG[SKIP]+4*VS</span>
<a name="l01723"></a>01723 <span class="comment">                                                         If PTP_MODE, the 8B timestamp is prepended to the</span>
<a name="l01724"></a>01724 <span class="comment">                                                          packet.  MAXLEN should be increased by 8 to</span>
<a name="l01725"></a>01725 <span class="comment">                                                          compensate for the additional timestamp field. */</span>
<a name="l01726"></a>01726     uint64_t <a class="code" href="structcvmx__pip__frm__len__chkx_1_1cvmx__pip__frm__len__chkx__s.html#afbf2c6d92eb13cb347c7d755b99ca2c7">minlen</a>                       : 16; <span class="comment">/**&lt; Byte count for Min-sized frame check</span>
<a name="l01727"></a>01727 <span class="comment">                                                         PIP_PRT_CFGn[MINERR_EN] enables the check for</span>
<a name="l01728"></a>01728 <span class="comment">                                                         port n.</span>
<a name="l01729"></a>01729 <span class="comment">                                                         If enabled, failing packets set the MINERR</span>
<a name="l01730"></a>01730 <span class="comment">                                                         interrupt and work-queue entry WORD2[opcode] is</span>
<a name="l01731"></a>01731 <span class="comment">                                                         set to UNDER_FCS (0x6, if packet has bad FCS) or</span>
<a name="l01732"></a>01732 <span class="comment">                                                         UNDER_ERR (0x8, if packet has good FCS).</span>
<a name="l01733"></a>01733 <span class="comment">                                                         If PTP_MODE, the 8B timestamp is prepended to the</span>
<a name="l01734"></a>01734 <span class="comment">                                                          packet.  MINLEN should be increased by 8 to</span>
<a name="l01735"></a>01735 <span class="comment">                                                          compensate for the additional timestamp field. */</span>
<a name="l01736"></a>01736 <span class="preprocessor">#else</span>
<a name="l01737"></a><a class="code" href="structcvmx__pip__frm__len__chkx_1_1cvmx__pip__frm__len__chkx__s.html#afbf2c6d92eb13cb347c7d755b99ca2c7">01737</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__frm__len__chkx_1_1cvmx__pip__frm__len__chkx__s.html#afbf2c6d92eb13cb347c7d755b99ca2c7">minlen</a>                       : 16;
<a name="l01738"></a><a class="code" href="structcvmx__pip__frm__len__chkx_1_1cvmx__pip__frm__len__chkx__s.html#a58511e735534ad107d54195c97b0b1ef">01738</a>     uint64_t <a class="code" href="structcvmx__pip__frm__len__chkx_1_1cvmx__pip__frm__len__chkx__s.html#a58511e735534ad107d54195c97b0b1ef">maxlen</a>                       : 16;
<a name="l01739"></a><a class="code" href="structcvmx__pip__frm__len__chkx_1_1cvmx__pip__frm__len__chkx__s.html#a5c9dd91140176cbae471d1a70aa3d39e">01739</a>     uint64_t <a class="code" href="structcvmx__pip__frm__len__chkx_1_1cvmx__pip__frm__len__chkx__s.html#a5c9dd91140176cbae471d1a70aa3d39e">reserved_32_63</a>               : 32;
<a name="l01740"></a>01740 <span class="preprocessor">#endif</span>
<a name="l01741"></a>01741 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__frm__len__chkx.html#a18c1b8e189f14c367444258e9ee947a7">s</a>;
<a name="l01742"></a><a class="code" href="unioncvmx__pip__frm__len__chkx.html#a012ae7bfff7cc242a8535a0f36ce4f69">01742</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__frm__len__chkx_1_1cvmx__pip__frm__len__chkx__s.html">cvmx_pip_frm_len_chkx_s</a>        <a class="code" href="unioncvmx__pip__frm__len__chkx.html#a012ae7bfff7cc242a8535a0f36ce4f69">cn50xx</a>;
<a name="l01743"></a><a class="code" href="unioncvmx__pip__frm__len__chkx.html#aca00c81ce41e6943ae2f05634c8a29ed">01743</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__frm__len__chkx_1_1cvmx__pip__frm__len__chkx__s.html">cvmx_pip_frm_len_chkx_s</a>        <a class="code" href="unioncvmx__pip__frm__len__chkx.html#aca00c81ce41e6943ae2f05634c8a29ed">cn52xx</a>;
<a name="l01744"></a><a class="code" href="unioncvmx__pip__frm__len__chkx.html#a700602fbbd5b8e52a19edf737758106f">01744</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__frm__len__chkx_1_1cvmx__pip__frm__len__chkx__s.html">cvmx_pip_frm_len_chkx_s</a>        <a class="code" href="unioncvmx__pip__frm__len__chkx.html#a700602fbbd5b8e52a19edf737758106f">cn52xxp1</a>;
<a name="l01745"></a><a class="code" href="unioncvmx__pip__frm__len__chkx.html#af64823abc30019906693f2152a427175">01745</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__frm__len__chkx_1_1cvmx__pip__frm__len__chkx__s.html">cvmx_pip_frm_len_chkx_s</a>        <a class="code" href="unioncvmx__pip__frm__len__chkx.html#af64823abc30019906693f2152a427175">cn56xx</a>;
<a name="l01746"></a><a class="code" href="unioncvmx__pip__frm__len__chkx.html#a39a44029e8e379127d2fb7c40a227c4a">01746</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__frm__len__chkx_1_1cvmx__pip__frm__len__chkx__s.html">cvmx_pip_frm_len_chkx_s</a>        <a class="code" href="unioncvmx__pip__frm__len__chkx.html#a39a44029e8e379127d2fb7c40a227c4a">cn56xxp1</a>;
<a name="l01747"></a><a class="code" href="unioncvmx__pip__frm__len__chkx.html#a298749881ea99d74a1d7490b403ca8d5">01747</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__frm__len__chkx_1_1cvmx__pip__frm__len__chkx__s.html">cvmx_pip_frm_len_chkx_s</a>        <a class="code" href="unioncvmx__pip__frm__len__chkx.html#a298749881ea99d74a1d7490b403ca8d5">cn61xx</a>;
<a name="l01748"></a><a class="code" href="unioncvmx__pip__frm__len__chkx.html#af9eab860f7145c0a5668192c0f814646">01748</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__frm__len__chkx_1_1cvmx__pip__frm__len__chkx__s.html">cvmx_pip_frm_len_chkx_s</a>        <a class="code" href="unioncvmx__pip__frm__len__chkx.html#af9eab860f7145c0a5668192c0f814646">cn63xx</a>;
<a name="l01749"></a><a class="code" href="unioncvmx__pip__frm__len__chkx.html#afcaadd04bd120fabe630a2957f3f52f8">01749</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__frm__len__chkx_1_1cvmx__pip__frm__len__chkx__s.html">cvmx_pip_frm_len_chkx_s</a>        <a class="code" href="unioncvmx__pip__frm__len__chkx.html#afcaadd04bd120fabe630a2957f3f52f8">cn63xxp1</a>;
<a name="l01750"></a><a class="code" href="unioncvmx__pip__frm__len__chkx.html#a409f1c97a304488f13288047ecb65f18">01750</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__frm__len__chkx_1_1cvmx__pip__frm__len__chkx__s.html">cvmx_pip_frm_len_chkx_s</a>        <a class="code" href="unioncvmx__pip__frm__len__chkx.html#a409f1c97a304488f13288047ecb65f18">cn66xx</a>;
<a name="l01751"></a><a class="code" href="unioncvmx__pip__frm__len__chkx.html#afe7581b46a5ac2ec01e1d12a40f21903">01751</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__frm__len__chkx_1_1cvmx__pip__frm__len__chkx__s.html">cvmx_pip_frm_len_chkx_s</a>        <a class="code" href="unioncvmx__pip__frm__len__chkx.html#afe7581b46a5ac2ec01e1d12a40f21903">cn68xx</a>;
<a name="l01752"></a><a class="code" href="unioncvmx__pip__frm__len__chkx.html#aff031eb8d5c41f9288682505763c54d9">01752</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__frm__len__chkx_1_1cvmx__pip__frm__len__chkx__s.html">cvmx_pip_frm_len_chkx_s</a>        <a class="code" href="unioncvmx__pip__frm__len__chkx.html#aff031eb8d5c41f9288682505763c54d9">cn68xxp1</a>;
<a name="l01753"></a><a class="code" href="unioncvmx__pip__frm__len__chkx.html#a8987f371e3852f4e2a7255c74cf02d63">01753</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__frm__len__chkx_1_1cvmx__pip__frm__len__chkx__s.html">cvmx_pip_frm_len_chkx_s</a>        <a class="code" href="unioncvmx__pip__frm__len__chkx.html#a8987f371e3852f4e2a7255c74cf02d63">cn70xx</a>;
<a name="l01754"></a><a class="code" href="unioncvmx__pip__frm__len__chkx.html#a476b5a8c96f557d02598f6a41bdfbfb0">01754</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__frm__len__chkx_1_1cvmx__pip__frm__len__chkx__s.html">cvmx_pip_frm_len_chkx_s</a>        <a class="code" href="unioncvmx__pip__frm__len__chkx.html#a476b5a8c96f557d02598f6a41bdfbfb0">cn70xxp1</a>;
<a name="l01755"></a><a class="code" href="unioncvmx__pip__frm__len__chkx.html#ae05eff48a40109e95ae878baffd21127">01755</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__frm__len__chkx_1_1cvmx__pip__frm__len__chkx__s.html">cvmx_pip_frm_len_chkx_s</a>        <a class="code" href="unioncvmx__pip__frm__len__chkx.html#ae05eff48a40109e95ae878baffd21127">cnf71xx</a>;
<a name="l01756"></a>01756 };
<a name="l01757"></a><a class="code" href="cvmx-pip-defs_8h.html#aada8181116ed1b4b8fbfce4dadacaed9">01757</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__frm__len__chkx.html" title="cvmx_pip_frm_len_chk#">cvmx_pip_frm_len_chkx</a> <a class="code" href="unioncvmx__pip__frm__len__chkx.html" title="cvmx_pip_frm_len_chk#">cvmx_pip_frm_len_chkx_t</a>;
<a name="l01758"></a>01758 <span class="comment"></span>
<a name="l01759"></a>01759 <span class="comment">/**</span>
<a name="l01760"></a>01760 <span class="comment"> * cvmx_pip_gbl_cfg</span>
<a name="l01761"></a>01761 <span class="comment"> *</span>
<a name="l01762"></a>01762 <span class="comment"> * Global config information that applies to all ports.</span>
<a name="l01763"></a>01763 <span class="comment"> *</span>
<a name="l01764"></a>01764 <span class="comment"> */</span>
<a name="l01765"></a><a class="code" href="unioncvmx__pip__gbl__cfg.html">01765</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__gbl__cfg.html" title="cvmx_pip_gbl_cfg">cvmx_pip_gbl_cfg</a> {
<a name="l01766"></a><a class="code" href="unioncvmx__pip__gbl__cfg.html#ab1f584c55111af178249cf97c994cc79">01766</a>     uint64_t <a class="code" href="unioncvmx__pip__gbl__cfg.html#ab1f584c55111af178249cf97c994cc79">u64</a>;
<a name="l01767"></a><a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html">01767</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html">cvmx_pip_gbl_cfg_s</a> {
<a name="l01768"></a>01768 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01769"></a>01769 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html#a83309452c7e8f6aac2407692e6860c37">reserved_19_63</a>               : 45;
<a name="l01770"></a>01770     uint64_t <a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html#abd18980cb7534b4019ffa5aff98dd46e">tag_syn</a>                      : 1;  <span class="comment">/**&lt; Do not include src_crc for TCP/SYN&amp;!ACK packets</span>
<a name="l01771"></a>01771 <span class="comment">                                                         0 = include src_crc</span>
<a name="l01772"></a>01772 <span class="comment">                                                         1 = tag hash is dst_crc for TCP/SYN&amp;!ACK packets */</span>
<a name="l01773"></a>01773     uint64_t <a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html#ae8f57a5c027b07e0656f0e254af65f6f">ip6_udp</a>                      : 1;  <span class="comment">/**&lt; IPv6/UDP checksum is not optional</span>
<a name="l01774"></a>01774 <span class="comment">                                                         0 = Allow optional checksum code</span>
<a name="l01775"></a>01775 <span class="comment">                                                         1 = Do not allow optional checksum code */</span>
<a name="l01776"></a>01776     uint64_t <a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html#a44676012618c22c682dffbab70518a83">max_l2</a>                       : 1;  <span class="comment">/**&lt; Config bit to choose the largest L2 frame size</span>
<a name="l01777"></a>01777 <span class="comment">                                                         Chooses the value of the L2 Type/Length field</span>
<a name="l01778"></a>01778 <span class="comment">                                                         to classify the frame as length.</span>
<a name="l01779"></a>01779 <span class="comment">                                                         0 = 1500 / 0x5dc</span>
<a name="l01780"></a>01780 <span class="comment">                                                         1 = 1535 / 0x5ff */</span>
<a name="l01781"></a>01781     uint64_t <a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html#aa7ed344c204bf8231946875b282dfc32">reserved_11_15</a>               : 5;
<a name="l01782"></a>01782     uint64_t <a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html#a510bbbbfde79b159553c269c85005321">raw_shf</a>                      : 3;  <span class="comment">/**&lt; RAW Packet shift amount</span>
<a name="l01783"></a>01783 <span class="comment">                                                         Number of bytes to pad a RAW packet. */</span>
<a name="l01784"></a>01784     uint64_t <a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html#a5bd82468e75a96d07c84c63462183398">reserved_3_7</a>                 : 5;
<a name="l01785"></a>01785     uint64_t <a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html#a9cd5a52e26f7d6fe212352c7387e1998">nip_shf</a>                      : 3;  <span class="comment">/**&lt; Non-IP shift amount</span>
<a name="l01786"></a>01786 <span class="comment">                                                         Number of bytes to pad a packet that has been</span>
<a name="l01787"></a>01787 <span class="comment">                                                         classified as not IP. */</span>
<a name="l01788"></a>01788 <span class="preprocessor">#else</span>
<a name="l01789"></a><a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html#a9cd5a52e26f7d6fe212352c7387e1998">01789</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html#a9cd5a52e26f7d6fe212352c7387e1998">nip_shf</a>                      : 3;
<a name="l01790"></a><a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html#a5bd82468e75a96d07c84c63462183398">01790</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html#a5bd82468e75a96d07c84c63462183398">reserved_3_7</a>                 : 5;
<a name="l01791"></a><a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html#a510bbbbfde79b159553c269c85005321">01791</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html#a510bbbbfde79b159553c269c85005321">raw_shf</a>                      : 3;
<a name="l01792"></a><a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html#aa7ed344c204bf8231946875b282dfc32">01792</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html#aa7ed344c204bf8231946875b282dfc32">reserved_11_15</a>               : 5;
<a name="l01793"></a><a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html#a44676012618c22c682dffbab70518a83">01793</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html#a44676012618c22c682dffbab70518a83">max_l2</a>                       : 1;
<a name="l01794"></a><a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html#ae8f57a5c027b07e0656f0e254af65f6f">01794</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html#ae8f57a5c027b07e0656f0e254af65f6f">ip6_udp</a>                      : 1;
<a name="l01795"></a><a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html#abd18980cb7534b4019ffa5aff98dd46e">01795</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html#abd18980cb7534b4019ffa5aff98dd46e">tag_syn</a>                      : 1;
<a name="l01796"></a><a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html#a83309452c7e8f6aac2407692e6860c37">01796</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html#a83309452c7e8f6aac2407692e6860c37">reserved_19_63</a>               : 45;
<a name="l01797"></a>01797 <span class="preprocessor">#endif</span>
<a name="l01798"></a>01798 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__gbl__cfg.html#ac76871c075d276fca13080672d9644e6">s</a>;
<a name="l01799"></a><a class="code" href="unioncvmx__pip__gbl__cfg.html#a209501fd8e8d740bf88f4bd3f8006e48">01799</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html">cvmx_pip_gbl_cfg_s</a>             <a class="code" href="unioncvmx__pip__gbl__cfg.html#a209501fd8e8d740bf88f4bd3f8006e48">cn30xx</a>;
<a name="l01800"></a><a class="code" href="unioncvmx__pip__gbl__cfg.html#a8bb349bd5a17d42305ae79fbfaa4d621">01800</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html">cvmx_pip_gbl_cfg_s</a>             <a class="code" href="unioncvmx__pip__gbl__cfg.html#a8bb349bd5a17d42305ae79fbfaa4d621">cn31xx</a>;
<a name="l01801"></a><a class="code" href="unioncvmx__pip__gbl__cfg.html#ad78e7daa931d758bcb30334f42d069fe">01801</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html">cvmx_pip_gbl_cfg_s</a>             <a class="code" href="unioncvmx__pip__gbl__cfg.html#ad78e7daa931d758bcb30334f42d069fe">cn38xx</a>;
<a name="l01802"></a><a class="code" href="unioncvmx__pip__gbl__cfg.html#a4de509332e30de08bc6fb48a17244727">01802</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html">cvmx_pip_gbl_cfg_s</a>             <a class="code" href="unioncvmx__pip__gbl__cfg.html#a4de509332e30de08bc6fb48a17244727">cn38xxp2</a>;
<a name="l01803"></a><a class="code" href="unioncvmx__pip__gbl__cfg.html#aed67ae2b1a075380bc79b8cfa0811b2d">01803</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html">cvmx_pip_gbl_cfg_s</a>             <a class="code" href="unioncvmx__pip__gbl__cfg.html#aed67ae2b1a075380bc79b8cfa0811b2d">cn50xx</a>;
<a name="l01804"></a><a class="code" href="unioncvmx__pip__gbl__cfg.html#aee5afba9497cb130c6db69d83d51c6be">01804</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html">cvmx_pip_gbl_cfg_s</a>             <a class="code" href="unioncvmx__pip__gbl__cfg.html#aee5afba9497cb130c6db69d83d51c6be">cn52xx</a>;
<a name="l01805"></a><a class="code" href="unioncvmx__pip__gbl__cfg.html#afa4d6f56964631cba3cbe42ae85f70be">01805</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html">cvmx_pip_gbl_cfg_s</a>             <a class="code" href="unioncvmx__pip__gbl__cfg.html#afa4d6f56964631cba3cbe42ae85f70be">cn52xxp1</a>;
<a name="l01806"></a><a class="code" href="unioncvmx__pip__gbl__cfg.html#ad2db2c940a9beb0c4f7760da752a0f46">01806</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html">cvmx_pip_gbl_cfg_s</a>             <a class="code" href="unioncvmx__pip__gbl__cfg.html#ad2db2c940a9beb0c4f7760da752a0f46">cn56xx</a>;
<a name="l01807"></a><a class="code" href="unioncvmx__pip__gbl__cfg.html#a4e28836d3f13b8ca7486ac73f8179b10">01807</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html">cvmx_pip_gbl_cfg_s</a>             <a class="code" href="unioncvmx__pip__gbl__cfg.html#a4e28836d3f13b8ca7486ac73f8179b10">cn56xxp1</a>;
<a name="l01808"></a><a class="code" href="unioncvmx__pip__gbl__cfg.html#a2a395f4de70823938cf1bb341359d1ba">01808</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html">cvmx_pip_gbl_cfg_s</a>             <a class="code" href="unioncvmx__pip__gbl__cfg.html#a2a395f4de70823938cf1bb341359d1ba">cn58xx</a>;
<a name="l01809"></a><a class="code" href="unioncvmx__pip__gbl__cfg.html#ae58734b30b1a1e1f1e3ea426af48e97d">01809</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html">cvmx_pip_gbl_cfg_s</a>             <a class="code" href="unioncvmx__pip__gbl__cfg.html#ae58734b30b1a1e1f1e3ea426af48e97d">cn58xxp1</a>;
<a name="l01810"></a><a class="code" href="unioncvmx__pip__gbl__cfg.html#a3113825afb7ce497e22f29b18de3ee3c">01810</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html">cvmx_pip_gbl_cfg_s</a>             <a class="code" href="unioncvmx__pip__gbl__cfg.html#a3113825afb7ce497e22f29b18de3ee3c">cn61xx</a>;
<a name="l01811"></a><a class="code" href="unioncvmx__pip__gbl__cfg.html#a570576fce85df1d30120db076f9c649e">01811</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html">cvmx_pip_gbl_cfg_s</a>             <a class="code" href="unioncvmx__pip__gbl__cfg.html#a570576fce85df1d30120db076f9c649e">cn63xx</a>;
<a name="l01812"></a><a class="code" href="unioncvmx__pip__gbl__cfg.html#a8306c6cfb4fd31ccd7679f6c3fc56263">01812</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html">cvmx_pip_gbl_cfg_s</a>             <a class="code" href="unioncvmx__pip__gbl__cfg.html#a8306c6cfb4fd31ccd7679f6c3fc56263">cn63xxp1</a>;
<a name="l01813"></a><a class="code" href="unioncvmx__pip__gbl__cfg.html#a8fae1a544771147cd32e8254da935f2f">01813</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html">cvmx_pip_gbl_cfg_s</a>             <a class="code" href="unioncvmx__pip__gbl__cfg.html#a8fae1a544771147cd32e8254da935f2f">cn66xx</a>;
<a name="l01814"></a><a class="code" href="unioncvmx__pip__gbl__cfg.html#ac94408f0a1c19a7e6f1fd0bfd5c324be">01814</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html">cvmx_pip_gbl_cfg_s</a>             <a class="code" href="unioncvmx__pip__gbl__cfg.html#ac94408f0a1c19a7e6f1fd0bfd5c324be">cn68xx</a>;
<a name="l01815"></a><a class="code" href="unioncvmx__pip__gbl__cfg.html#a7b47f780c93833c047fb0600fec955a8">01815</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html">cvmx_pip_gbl_cfg_s</a>             <a class="code" href="unioncvmx__pip__gbl__cfg.html#a7b47f780c93833c047fb0600fec955a8">cn68xxp1</a>;
<a name="l01816"></a><a class="code" href="unioncvmx__pip__gbl__cfg.html#aa7a33fd8347245f7e953fe81b49cc995">01816</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html">cvmx_pip_gbl_cfg_s</a>             <a class="code" href="unioncvmx__pip__gbl__cfg.html#aa7a33fd8347245f7e953fe81b49cc995">cn70xx</a>;
<a name="l01817"></a><a class="code" href="unioncvmx__pip__gbl__cfg.html#a916de6b4530e6c7c08895dbe9637e7dc">01817</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html">cvmx_pip_gbl_cfg_s</a>             <a class="code" href="unioncvmx__pip__gbl__cfg.html#a916de6b4530e6c7c08895dbe9637e7dc">cn70xxp1</a>;
<a name="l01818"></a><a class="code" href="unioncvmx__pip__gbl__cfg.html#aff4df9a87fc83fcdf3a979e2686580db">01818</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__cfg_1_1cvmx__pip__gbl__cfg__s.html">cvmx_pip_gbl_cfg_s</a>             <a class="code" href="unioncvmx__pip__gbl__cfg.html#aff4df9a87fc83fcdf3a979e2686580db">cnf71xx</a>;
<a name="l01819"></a>01819 };
<a name="l01820"></a><a class="code" href="cvmx-pip-defs_8h.html#a8ab06cddf265a513d534a3138354776e">01820</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__gbl__cfg.html" title="cvmx_pip_gbl_cfg">cvmx_pip_gbl_cfg</a> <a class="code" href="unioncvmx__pip__gbl__cfg.html" title="cvmx_pip_gbl_cfg">cvmx_pip_gbl_cfg_t</a>;
<a name="l01821"></a>01821 <span class="comment"></span>
<a name="l01822"></a>01822 <span class="comment">/**</span>
<a name="l01823"></a>01823 <span class="comment"> * cvmx_pip_gbl_ctl</span>
<a name="l01824"></a>01824 <span class="comment"> *</span>
<a name="l01825"></a>01825 <span class="comment"> * Global control information.  These are the global checker enables for</span>
<a name="l01826"></a>01826 <span class="comment"> * IPv4/IPv6 and TCP/UDP parsing.  The enables effect all ports.</span>
<a name="l01827"></a>01827 <span class="comment"> */</span>
<a name="l01828"></a><a class="code" href="unioncvmx__pip__gbl__ctl.html">01828</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__gbl__ctl.html" title="cvmx_pip_gbl_ctl">cvmx_pip_gbl_ctl</a> {
<a name="l01829"></a><a class="code" href="unioncvmx__pip__gbl__ctl.html#a2af7e02d8e4e7f4d22966f8596ca0675">01829</a>     uint64_t <a class="code" href="unioncvmx__pip__gbl__ctl.html#a2af7e02d8e4e7f4d22966f8596ca0675">u64</a>;
<a name="l01830"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html">01830</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html">cvmx_pip_gbl_ctl_s</a> {
<a name="l01831"></a>01831 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01832"></a>01832 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#aff8fc8068b81abc209e8cae69be987d4">reserved_29_63</a>               : 35;
<a name="l01833"></a>01833     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a84c893c423cc8adb97185d3ca200aedb">egrp_dis</a>                     : 1;  <span class="comment">/**&lt; PKT_INST_HDR extended group field disable</span>
<a name="l01834"></a>01834 <span class="comment">                                                         When set, HW will ignore the EGRP field of the</span>
<a name="l01835"></a>01835 <span class="comment">                                                         PKT_INST_HDR - bits 47:46. */</span>
<a name="l01836"></a>01836     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#ac40a5e9d3cd088c236c3dd927d948d91">ihmsk_dis</a>                    : 1;  <span class="comment">/**&lt; Instruction Header Mask Disable</span>
<a name="l01837"></a>01837 <span class="comment">                                                         0=Allow NTAG,NTT,NGRP,NQOS bits in the</span>
<a name="l01838"></a>01838 <span class="comment">                                                           instruction header to control which fields from</span>
<a name="l01839"></a>01839 <span class="comment">                                                           the instruction header are used for WQE WORD2.</span>
<a name="l01840"></a>01840 <span class="comment">                                                         1=Ignore the NTAG,NTT,NGRP,NQOS bits in the</span>
<a name="l01841"></a>01841 <span class="comment">                                                           instruction header and act as if these fields</span>
<a name="l01842"></a>01842 <span class="comment">                                                           were zero.  Thus always use the TAG,TT,GRP,QOS</span>
<a name="l01843"></a>01843 <span class="comment">                                                           (depending on the instruction header length)</span>
<a name="l01844"></a>01844 <span class="comment">                                                           from the instruction header for the WQE WORD2. */</span>
<a name="l01845"></a>01845     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a2c20f24c6e8d12dbbd179fffc649acb3">dsa_grp_tvid</a>                 : 1;  <span class="comment">/**&lt; DSA Group Algorithm</span>
<a name="l01846"></a>01846 <span class="comment">                                                         Use the DSA source id to compute GRP */</span>
<a name="l01847"></a>01847     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a862f7508aac9c2085a045f1f39464dac">dsa_grp_scmd</a>                 : 1;  <span class="comment">/**&lt; DSA Group Algorithm</span>
<a name="l01848"></a>01848 <span class="comment">                                                         Use the DSA source id to compute GRP when the</span>
<a name="l01849"></a>01849 <span class="comment">                                                         DSA tag command to TO_CPU */</span>
<a name="l01850"></a>01850     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a0b9adbaaa949c889b30fadaa85dbdff8">dsa_grp_sid</a>                  : 1;  <span class="comment">/**&lt; DSA Group Algorithm</span>
<a name="l01851"></a>01851 <span class="comment">                                                         Use the DSA VLAN id to compute GRP */</span>
<a name="l01852"></a>01852     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#aefdd046bbba8bd4153b412a436c416a6">reserved_21_23</a>               : 3;
<a name="l01853"></a>01853     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a9e5668e8150d8e902c8576e09e9c16eb">ring_en</a>                      : 1;  <span class="comment">/**&lt; Enable DPI ring information in WQE */</span>
<a name="l01854"></a>01854     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a6690dbc8525e16e9b7dfd9be99a59d92">reserved_17_19</a>               : 3;
<a name="l01855"></a>01855     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a926c9321ad6feaaceaf181bcd5308c98">ignrs</a>                        : 1;  <span class="comment">/**&lt; Ignore the PKT_INST_HDR[RS] bit when set</span>
<a name="l01856"></a>01856 <span class="comment">                                                         Does not apply to DPI ports (32-35)</span>
<a name="l01857"></a>01857 <span class="comment">                                                         When using 2-byte instruction header words,</span>
<a name="l01858"></a>01858 <span class="comment">                                                         either PIP_PRT_CFG[DYN_RS] or IGNRS should be set */</span>
<a name="l01859"></a>01859     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a40ddde03574d1972df87bdadb0ab248c">vs_wqe</a>                       : 1;  <span class="comment">/**&lt; Which DSA/VLAN CFI/ID to use when VLAN Stacking</span>
<a name="l01860"></a>01860 <span class="comment">                                                         0=use the 1st (network order) VLAN</span>
<a name="l01861"></a>01861 <span class="comment">                                                         1=use the 2nd (network order) VLAN */</span>
<a name="l01862"></a>01862     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a584a47ae24514914240cc7f28d42da93">vs_qos</a>                       : 1;  <span class="comment">/**&lt; Which DSA/VLAN priority to use when VLAN Stacking</span>
<a name="l01863"></a>01863 <span class="comment">                                                         0=use the 1st (network order) VLAN</span>
<a name="l01864"></a>01864 <span class="comment">                                                         1=use the 2nd (network order) VLAN */</span>
<a name="l01865"></a>01865     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a3bb1cca6cda50c2405fcf50b50d7cd16">l2_mal</a>                       : 1;  <span class="comment">/**&lt; Enable L2 malformed packet check */</span>
<a name="l01866"></a>01866     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a094833fce56e3a21839ba8566fdcd14c">tcp_flag</a>                     : 1;  <span class="comment">/**&lt; Enable TCP flags checks */</span>
<a name="l01867"></a>01867     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#ae231c6b364ecbb86743ecf6f236ef2de">l4_len</a>                       : 1;  <span class="comment">/**&lt; Enable TCP/UDP length check */</span>
<a name="l01868"></a>01868     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a621b7c53b8906c3b6b770fe01d9196f3">l4_chk</a>                       : 1;  <span class="comment">/**&lt; Enable TCP/UDP checksum check */</span>
<a name="l01869"></a>01869     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#aaa1b3ab5d870963c0b648cc5bcab700e">l4_prt</a>                       : 1;  <span class="comment">/**&lt; Enable TCP/UDP illegal port check */</span>
<a name="l01870"></a>01870     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a7cc3a103fb7aadfed7c85ae1a01f6f92">l4_mal</a>                       : 1;  <span class="comment">/**&lt; Enable TCP/UDP malformed packet check */</span>
<a name="l01871"></a>01871     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a71d7eea95406b087ea5fc190c67887e8">reserved_6_7</a>                 : 2;
<a name="l01872"></a>01872     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a918e116669dfa9bdab2af225d6c7dd65">ip6_eext</a>                     : 2;  <span class="comment">/**&lt; Enable IPv6 early extension headers */</span>
<a name="l01873"></a>01873     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#abc30a208b780ee443ad23bc30151fcf2">ip4_opts</a>                     : 1;  <span class="comment">/**&lt; Enable IPv4 options check */</span>
<a name="l01874"></a>01874     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a2b346e519fb64bb1851bf871cb920a58">ip_hop</a>                       : 1;  <span class="comment">/**&lt; Enable TTL (IPv4) / hop (IPv6) check */</span>
<a name="l01875"></a>01875     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#aca69b21553a37c5e674664753e699be6">ip_mal</a>                       : 1;  <span class="comment">/**&lt; Enable malformed check */</span>
<a name="l01876"></a>01876     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a631236c3ec220c47a29fd7ebc994d16b">ip_chk</a>                       : 1;  <span class="comment">/**&lt; Enable IPv4 header checksum check */</span>
<a name="l01877"></a>01877 <span class="preprocessor">#else</span>
<a name="l01878"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a631236c3ec220c47a29fd7ebc994d16b">01878</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a631236c3ec220c47a29fd7ebc994d16b">ip_chk</a>                       : 1;
<a name="l01879"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#aca69b21553a37c5e674664753e699be6">01879</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#aca69b21553a37c5e674664753e699be6">ip_mal</a>                       : 1;
<a name="l01880"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a2b346e519fb64bb1851bf871cb920a58">01880</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a2b346e519fb64bb1851bf871cb920a58">ip_hop</a>                       : 1;
<a name="l01881"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#abc30a208b780ee443ad23bc30151fcf2">01881</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#abc30a208b780ee443ad23bc30151fcf2">ip4_opts</a>                     : 1;
<a name="l01882"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a918e116669dfa9bdab2af225d6c7dd65">01882</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a918e116669dfa9bdab2af225d6c7dd65">ip6_eext</a>                     : 2;
<a name="l01883"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a71d7eea95406b087ea5fc190c67887e8">01883</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a71d7eea95406b087ea5fc190c67887e8">reserved_6_7</a>                 : 2;
<a name="l01884"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a7cc3a103fb7aadfed7c85ae1a01f6f92">01884</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a7cc3a103fb7aadfed7c85ae1a01f6f92">l4_mal</a>                       : 1;
<a name="l01885"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#aaa1b3ab5d870963c0b648cc5bcab700e">01885</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#aaa1b3ab5d870963c0b648cc5bcab700e">l4_prt</a>                       : 1;
<a name="l01886"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a621b7c53b8906c3b6b770fe01d9196f3">01886</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a621b7c53b8906c3b6b770fe01d9196f3">l4_chk</a>                       : 1;
<a name="l01887"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#ae231c6b364ecbb86743ecf6f236ef2de">01887</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#ae231c6b364ecbb86743ecf6f236ef2de">l4_len</a>                       : 1;
<a name="l01888"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a094833fce56e3a21839ba8566fdcd14c">01888</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a094833fce56e3a21839ba8566fdcd14c">tcp_flag</a>                     : 1;
<a name="l01889"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a3bb1cca6cda50c2405fcf50b50d7cd16">01889</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a3bb1cca6cda50c2405fcf50b50d7cd16">l2_mal</a>                       : 1;
<a name="l01890"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a584a47ae24514914240cc7f28d42da93">01890</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a584a47ae24514914240cc7f28d42da93">vs_qos</a>                       : 1;
<a name="l01891"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a40ddde03574d1972df87bdadb0ab248c">01891</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a40ddde03574d1972df87bdadb0ab248c">vs_wqe</a>                       : 1;
<a name="l01892"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a926c9321ad6feaaceaf181bcd5308c98">01892</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a926c9321ad6feaaceaf181bcd5308c98">ignrs</a>                        : 1;
<a name="l01893"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a6690dbc8525e16e9b7dfd9be99a59d92">01893</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a6690dbc8525e16e9b7dfd9be99a59d92">reserved_17_19</a>               : 3;
<a name="l01894"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a9e5668e8150d8e902c8576e09e9c16eb">01894</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a9e5668e8150d8e902c8576e09e9c16eb">ring_en</a>                      : 1;
<a name="l01895"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#aefdd046bbba8bd4153b412a436c416a6">01895</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#aefdd046bbba8bd4153b412a436c416a6">reserved_21_23</a>               : 3;
<a name="l01896"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a0b9adbaaa949c889b30fadaa85dbdff8">01896</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a0b9adbaaa949c889b30fadaa85dbdff8">dsa_grp_sid</a>                  : 1;
<a name="l01897"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a862f7508aac9c2085a045f1f39464dac">01897</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a862f7508aac9c2085a045f1f39464dac">dsa_grp_scmd</a>                 : 1;
<a name="l01898"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a2c20f24c6e8d12dbbd179fffc649acb3">01898</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a2c20f24c6e8d12dbbd179fffc649acb3">dsa_grp_tvid</a>                 : 1;
<a name="l01899"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#ac40a5e9d3cd088c236c3dd927d948d91">01899</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#ac40a5e9d3cd088c236c3dd927d948d91">ihmsk_dis</a>                    : 1;
<a name="l01900"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a84c893c423cc8adb97185d3ca200aedb">01900</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#a84c893c423cc8adb97185d3ca200aedb">egrp_dis</a>                     : 1;
<a name="l01901"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#aff8fc8068b81abc209e8cae69be987d4">01901</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__s.html#aff8fc8068b81abc209e8cae69be987d4">reserved_29_63</a>               : 35;
<a name="l01902"></a>01902 <span class="preprocessor">#endif</span>
<a name="l01903"></a>01903 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__gbl__ctl.html#af7703aeb9fd9913bdc454dfb8c4d762e">s</a>;
<a name="l01904"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html">01904</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html">cvmx_pip_gbl_ctl_cn30xx</a> {
<a name="l01905"></a>01905 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01906"></a>01906 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#aff70e522afb360d45bb4424eb4fed2a1">reserved_17_63</a>               : 47;
<a name="l01907"></a>01907     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#ac8a4430659504fedeea00d2e31f4ce57">ignrs</a>                        : 1;  <span class="comment">/**&lt; Ignore the PKT_INST_HDR[RS] bit when set</span>
<a name="l01908"></a>01908 <span class="comment">                                                         Only applies to the packet interface prts (0-31)</span>
<a name="l01909"></a>01909 <span class="comment">                                                         When using 2-byte instruction header words,</span>
<a name="l01910"></a>01910 <span class="comment">                                                         either PIP_PRT_CFG[DYN_RS] or IGNRS should be set */</span>
<a name="l01911"></a>01911     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#a2e76d583cdbd9a4a195e1a29e7c69e73">vs_wqe</a>                       : 1;  <span class="comment">/**&lt; Which VLAN CFI and ID to use when VLAN Stacking</span>
<a name="l01912"></a>01912 <span class="comment">                                                         0=use the 1st (network order) VLAN</span>
<a name="l01913"></a>01913 <span class="comment">                                                         1=use the 2nd (network order) VLAN */</span>
<a name="l01914"></a>01914     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#a78f70ab6b2d8d13506b87031ca53c161">vs_qos</a>                       : 1;  <span class="comment">/**&lt; Which VLAN priority to use when VLAN Stacking</span>
<a name="l01915"></a>01915 <span class="comment">                                                         0=use the 1st (network order) VLAN</span>
<a name="l01916"></a>01916 <span class="comment">                                                         1=use the 2nd (network order) VLAN */</span>
<a name="l01917"></a>01917     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#a48eccca7e1ab6f361355c2cd0e51a736">l2_mal</a>                       : 1;  <span class="comment">/**&lt; Enable L2 malformed packet check */</span>
<a name="l01918"></a>01918     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#a6983277d95ec653cc81a4ef2818b71e8">tcp_flag</a>                     : 1;  <span class="comment">/**&lt; Enable TCP flags checks */</span>
<a name="l01919"></a>01919     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#a7d2bc665081556f2d4240f569f523214">l4_len</a>                       : 1;  <span class="comment">/**&lt; Enable TCP/UDP length check */</span>
<a name="l01920"></a>01920     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#aaa4974da687007c4196ce92fe2f41ddf">l4_chk</a>                       : 1;  <span class="comment">/**&lt; Enable TCP/UDP checksum check */</span>
<a name="l01921"></a>01921     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#a44888047c5076d26ac94368febb453a7">l4_prt</a>                       : 1;  <span class="comment">/**&lt; Enable TCP/UDP illegal port check */</span>
<a name="l01922"></a>01922     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#a2a5384d0e8a6c204bfa54ddb99dee659">l4_mal</a>                       : 1;  <span class="comment">/**&lt; Enable TCP/UDP malformed packet check */</span>
<a name="l01923"></a>01923     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#a2212369302ce30fe8374637f8ea77f53">reserved_6_7</a>                 : 2;
<a name="l01924"></a>01924     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#a91c12dd51c66aa0611478884d2a46159">ip6_eext</a>                     : 2;  <span class="comment">/**&lt; Enable IPv6 early extension headers */</span>
<a name="l01925"></a>01925     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#ac4af09077e4a5a08a49526836c3482bf">ip4_opts</a>                     : 1;  <span class="comment">/**&lt; Enable IPv4 options check */</span>
<a name="l01926"></a>01926     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#a4c02c9a7ac6e78626326641a6be30c9c">ip_hop</a>                       : 1;  <span class="comment">/**&lt; Enable TTL (IPv4) / hop (IPv6) check */</span>
<a name="l01927"></a>01927     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#a37840cfab47df11385b4526f8e329d8e">ip_mal</a>                       : 1;  <span class="comment">/**&lt; Enable malformed check */</span>
<a name="l01928"></a>01928     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#ada16530ebda3f153f7dd3ecac7beea6a">ip_chk</a>                       : 1;  <span class="comment">/**&lt; Enable IPv4 header checksum check */</span>
<a name="l01929"></a>01929 <span class="preprocessor">#else</span>
<a name="l01930"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#ada16530ebda3f153f7dd3ecac7beea6a">01930</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#ada16530ebda3f153f7dd3ecac7beea6a">ip_chk</a>                       : 1;
<a name="l01931"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#a37840cfab47df11385b4526f8e329d8e">01931</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#a37840cfab47df11385b4526f8e329d8e">ip_mal</a>                       : 1;
<a name="l01932"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#a4c02c9a7ac6e78626326641a6be30c9c">01932</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#a4c02c9a7ac6e78626326641a6be30c9c">ip_hop</a>                       : 1;
<a name="l01933"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#ac4af09077e4a5a08a49526836c3482bf">01933</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#ac4af09077e4a5a08a49526836c3482bf">ip4_opts</a>                     : 1;
<a name="l01934"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#a91c12dd51c66aa0611478884d2a46159">01934</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#a91c12dd51c66aa0611478884d2a46159">ip6_eext</a>                     : 2;
<a name="l01935"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#a2212369302ce30fe8374637f8ea77f53">01935</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#a2212369302ce30fe8374637f8ea77f53">reserved_6_7</a>                 : 2;
<a name="l01936"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#a2a5384d0e8a6c204bfa54ddb99dee659">01936</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#a2a5384d0e8a6c204bfa54ddb99dee659">l4_mal</a>                       : 1;
<a name="l01937"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#a44888047c5076d26ac94368febb453a7">01937</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#a44888047c5076d26ac94368febb453a7">l4_prt</a>                       : 1;
<a name="l01938"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#aaa4974da687007c4196ce92fe2f41ddf">01938</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#aaa4974da687007c4196ce92fe2f41ddf">l4_chk</a>                       : 1;
<a name="l01939"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#a7d2bc665081556f2d4240f569f523214">01939</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#a7d2bc665081556f2d4240f569f523214">l4_len</a>                       : 1;
<a name="l01940"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#a6983277d95ec653cc81a4ef2818b71e8">01940</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#a6983277d95ec653cc81a4ef2818b71e8">tcp_flag</a>                     : 1;
<a name="l01941"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#a48eccca7e1ab6f361355c2cd0e51a736">01941</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#a48eccca7e1ab6f361355c2cd0e51a736">l2_mal</a>                       : 1;
<a name="l01942"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#a78f70ab6b2d8d13506b87031ca53c161">01942</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#a78f70ab6b2d8d13506b87031ca53c161">vs_qos</a>                       : 1;
<a name="l01943"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#a2e76d583cdbd9a4a195e1a29e7c69e73">01943</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#a2e76d583cdbd9a4a195e1a29e7c69e73">vs_wqe</a>                       : 1;
<a name="l01944"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#ac8a4430659504fedeea00d2e31f4ce57">01944</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#ac8a4430659504fedeea00d2e31f4ce57">ignrs</a>                        : 1;
<a name="l01945"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#aff70e522afb360d45bb4424eb4fed2a1">01945</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html#aff70e522afb360d45bb4424eb4fed2a1">reserved_17_63</a>               : 47;
<a name="l01946"></a>01946 <span class="preprocessor">#endif</span>
<a name="l01947"></a>01947 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__gbl__ctl.html#a4d7072642c7530b49b39dbc7592f014e">cn30xx</a>;
<a name="l01948"></a><a class="code" href="unioncvmx__pip__gbl__ctl.html#a578d3b4cbe3fd3ec3b9c8826a911dd6c">01948</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html">cvmx_pip_gbl_ctl_cn30xx</a>        <a class="code" href="unioncvmx__pip__gbl__ctl.html#a578d3b4cbe3fd3ec3b9c8826a911dd6c">cn31xx</a>;
<a name="l01949"></a><a class="code" href="unioncvmx__pip__gbl__ctl.html#ad9eb96b63dfdecf689654d93893ff6a1">01949</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html">cvmx_pip_gbl_ctl_cn30xx</a>        <a class="code" href="unioncvmx__pip__gbl__ctl.html#ad9eb96b63dfdecf689654d93893ff6a1">cn38xx</a>;
<a name="l01950"></a><a class="code" href="unioncvmx__pip__gbl__ctl.html#a56d0bf581e7fbe4371c68d741bda4f69">01950</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html">cvmx_pip_gbl_ctl_cn30xx</a>        <a class="code" href="unioncvmx__pip__gbl__ctl.html#a56d0bf581e7fbe4371c68d741bda4f69">cn38xxp2</a>;
<a name="l01951"></a><a class="code" href="unioncvmx__pip__gbl__ctl.html#a2547698215db453bc37007b4c20874a0">01951</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html">cvmx_pip_gbl_ctl_cn30xx</a>        <a class="code" href="unioncvmx__pip__gbl__ctl.html#a2547698215db453bc37007b4c20874a0">cn50xx</a>;
<a name="l01952"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html">01952</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html">cvmx_pip_gbl_ctl_cn52xx</a> {
<a name="l01953"></a>01953 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01954"></a>01954 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#ac30329a939b465ef9805cbe000b3f394">reserved_27_63</a>               : 37;
<a name="l01955"></a>01955     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#aa21d02c8c75529d134a50d714c7baebf">dsa_grp_tvid</a>                 : 1;  <span class="comment">/**&lt; DSA Group Algorithm</span>
<a name="l01956"></a>01956 <span class="comment">                                                         Use the DSA source id to compute GRP */</span>
<a name="l01957"></a>01957     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#a4535142c73ca50d4c22e9f2f769b5983">dsa_grp_scmd</a>                 : 1;  <span class="comment">/**&lt; DSA Group Algorithm</span>
<a name="l01958"></a>01958 <span class="comment">                                                         Use the DSA source id to compute GRP when the</span>
<a name="l01959"></a>01959 <span class="comment">                                                         DSA tag command to TO_CPU */</span>
<a name="l01960"></a>01960     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#ad767441d7ef3acb1423efcfc95232d3f">dsa_grp_sid</a>                  : 1;  <span class="comment">/**&lt; DSA Group Algorithm</span>
<a name="l01961"></a>01961 <span class="comment">                                                         Use the DSA VLAN id to compute GRP */</span>
<a name="l01962"></a>01962     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#a64654438908beefe24ebf5da08e5c78c">reserved_21_23</a>               : 3;
<a name="l01963"></a>01963     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#aa20a3b3ddaf4ba6a0fe57986659499a4">ring_en</a>                      : 1;  <span class="comment">/**&lt; Enable PCIe ring information in WQE */</span>
<a name="l01964"></a>01964     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#ac53ab12ecfc539e8b4e9ec32fc86aa09">reserved_17_19</a>               : 3;
<a name="l01965"></a>01965     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#ab1da0a9bec804db5439ac0d5a1ea06ed">ignrs</a>                        : 1;  <span class="comment">/**&lt; Ignore the PKT_INST_HDR[RS] bit when set</span>
<a name="l01966"></a>01966 <span class="comment">                                                         Does not apply to PCI ports (32-35)</span>
<a name="l01967"></a>01967 <span class="comment">                                                         When using 2-byte instruction header words,</span>
<a name="l01968"></a>01968 <span class="comment">                                                         either PIP_PRT_CFG[DYN_RS] or IGNRS should be set */</span>
<a name="l01969"></a>01969     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#a24615beb217b6a2836b302007850f76b">vs_wqe</a>                       : 1;  <span class="comment">/**&lt; Which DSA/VLAN CFI/ID to use when VLAN Stacking</span>
<a name="l01970"></a>01970 <span class="comment">                                                         0=use the 1st (network order) VLAN</span>
<a name="l01971"></a>01971 <span class="comment">                                                         1=use the 2nd (network order) VLAN */</span>
<a name="l01972"></a>01972     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#af5e40cafbeb903e760537f872483467b">vs_qos</a>                       : 1;  <span class="comment">/**&lt; Which DSA/VLAN priority to use when VLAN Stacking</span>
<a name="l01973"></a>01973 <span class="comment">                                                         0=use the 1st (network order) VLAN</span>
<a name="l01974"></a>01974 <span class="comment">                                                         1=use the 2nd (network order) VLAN */</span>
<a name="l01975"></a>01975     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#a52d28ab9aae46c51803ad827ea8ddad7">l2_mal</a>                       : 1;  <span class="comment">/**&lt; Enable L2 malformed packet check */</span>
<a name="l01976"></a>01976     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#ad2f816963f68e8d578fb31979931e3c9">tcp_flag</a>                     : 1;  <span class="comment">/**&lt; Enable TCP flags checks */</span>
<a name="l01977"></a>01977     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#a1ad72a0d4e939d11d5ebc41e1600ca2e">l4_len</a>                       : 1;  <span class="comment">/**&lt; Enable TCP/UDP length check */</span>
<a name="l01978"></a>01978     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#a5af6a801b0f9dcf35d35dbf074864731">l4_chk</a>                       : 1;  <span class="comment">/**&lt; Enable TCP/UDP checksum check */</span>
<a name="l01979"></a>01979     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#afc3c116178bb3b3d9ce7821d8538280b">l4_prt</a>                       : 1;  <span class="comment">/**&lt; Enable TCP/UDP illegal port check */</span>
<a name="l01980"></a>01980     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#aae044c55ecf09ff04d49e5f34f9e2794">l4_mal</a>                       : 1;  <span class="comment">/**&lt; Enable TCP/UDP malformed packet check */</span>
<a name="l01981"></a>01981     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#a4ed56030ab8783362fa9267d8333c842">reserved_6_7</a>                 : 2;
<a name="l01982"></a>01982     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#a5dc53e6f484e21bcf5fe974502d156e5">ip6_eext</a>                     : 2;  <span class="comment">/**&lt; Enable IPv6 early extension headers */</span>
<a name="l01983"></a>01983     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#a0fed4b599aab7c0b79cf794f1225ba36">ip4_opts</a>                     : 1;  <span class="comment">/**&lt; Enable IPv4 options check */</span>
<a name="l01984"></a>01984     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#a780288d7363504f63ca6ca120dfd4a29">ip_hop</a>                       : 1;  <span class="comment">/**&lt; Enable TTL (IPv4) / hop (IPv6) check */</span>
<a name="l01985"></a>01985     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#a4cb73cb36ce8b830a93217d65ad2a8de">ip_mal</a>                       : 1;  <span class="comment">/**&lt; Enable malformed check */</span>
<a name="l01986"></a>01986     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#a2f993b74b31b748c1e8d9a8e1f332c0b">ip_chk</a>                       : 1;  <span class="comment">/**&lt; Enable IPv4 header checksum check */</span>
<a name="l01987"></a>01987 <span class="preprocessor">#else</span>
<a name="l01988"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#a2f993b74b31b748c1e8d9a8e1f332c0b">01988</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#a2f993b74b31b748c1e8d9a8e1f332c0b">ip_chk</a>                       : 1;
<a name="l01989"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#a4cb73cb36ce8b830a93217d65ad2a8de">01989</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#a4cb73cb36ce8b830a93217d65ad2a8de">ip_mal</a>                       : 1;
<a name="l01990"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#a780288d7363504f63ca6ca120dfd4a29">01990</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#a780288d7363504f63ca6ca120dfd4a29">ip_hop</a>                       : 1;
<a name="l01991"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#a0fed4b599aab7c0b79cf794f1225ba36">01991</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#a0fed4b599aab7c0b79cf794f1225ba36">ip4_opts</a>                     : 1;
<a name="l01992"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#a5dc53e6f484e21bcf5fe974502d156e5">01992</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#a5dc53e6f484e21bcf5fe974502d156e5">ip6_eext</a>                     : 2;
<a name="l01993"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#a4ed56030ab8783362fa9267d8333c842">01993</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#a4ed56030ab8783362fa9267d8333c842">reserved_6_7</a>                 : 2;
<a name="l01994"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#aae044c55ecf09ff04d49e5f34f9e2794">01994</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#aae044c55ecf09ff04d49e5f34f9e2794">l4_mal</a>                       : 1;
<a name="l01995"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#afc3c116178bb3b3d9ce7821d8538280b">01995</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#afc3c116178bb3b3d9ce7821d8538280b">l4_prt</a>                       : 1;
<a name="l01996"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#a5af6a801b0f9dcf35d35dbf074864731">01996</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#a5af6a801b0f9dcf35d35dbf074864731">l4_chk</a>                       : 1;
<a name="l01997"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#a1ad72a0d4e939d11d5ebc41e1600ca2e">01997</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#a1ad72a0d4e939d11d5ebc41e1600ca2e">l4_len</a>                       : 1;
<a name="l01998"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#ad2f816963f68e8d578fb31979931e3c9">01998</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#ad2f816963f68e8d578fb31979931e3c9">tcp_flag</a>                     : 1;
<a name="l01999"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#a52d28ab9aae46c51803ad827ea8ddad7">01999</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#a52d28ab9aae46c51803ad827ea8ddad7">l2_mal</a>                       : 1;
<a name="l02000"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#af5e40cafbeb903e760537f872483467b">02000</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#af5e40cafbeb903e760537f872483467b">vs_qos</a>                       : 1;
<a name="l02001"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#a24615beb217b6a2836b302007850f76b">02001</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#a24615beb217b6a2836b302007850f76b">vs_wqe</a>                       : 1;
<a name="l02002"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#ab1da0a9bec804db5439ac0d5a1ea06ed">02002</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#ab1da0a9bec804db5439ac0d5a1ea06ed">ignrs</a>                        : 1;
<a name="l02003"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#ac53ab12ecfc539e8b4e9ec32fc86aa09">02003</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#ac53ab12ecfc539e8b4e9ec32fc86aa09">reserved_17_19</a>               : 3;
<a name="l02004"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#aa20a3b3ddaf4ba6a0fe57986659499a4">02004</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#aa20a3b3ddaf4ba6a0fe57986659499a4">ring_en</a>                      : 1;
<a name="l02005"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#a64654438908beefe24ebf5da08e5c78c">02005</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#a64654438908beefe24ebf5da08e5c78c">reserved_21_23</a>               : 3;
<a name="l02006"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#ad767441d7ef3acb1423efcfc95232d3f">02006</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#ad767441d7ef3acb1423efcfc95232d3f">dsa_grp_sid</a>                  : 1;
<a name="l02007"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#a4535142c73ca50d4c22e9f2f769b5983">02007</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#a4535142c73ca50d4c22e9f2f769b5983">dsa_grp_scmd</a>                 : 1;
<a name="l02008"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#aa21d02c8c75529d134a50d714c7baebf">02008</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#aa21d02c8c75529d134a50d714c7baebf">dsa_grp_tvid</a>                 : 1;
<a name="l02009"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#ac30329a939b465ef9805cbe000b3f394">02009</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html#ac30329a939b465ef9805cbe000b3f394">reserved_27_63</a>               : 37;
<a name="l02010"></a>02010 <span class="preprocessor">#endif</span>
<a name="l02011"></a>02011 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__gbl__ctl.html#a1818237da40dbc2722b43b54c474bfbb">cn52xx</a>;
<a name="l02012"></a><a class="code" href="unioncvmx__pip__gbl__ctl.html#a9f240273b39e2c0fac14ba1093e41ece">02012</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html">cvmx_pip_gbl_ctl_cn52xx</a>        <a class="code" href="unioncvmx__pip__gbl__ctl.html#a9f240273b39e2c0fac14ba1093e41ece">cn52xxp1</a>;
<a name="l02013"></a><a class="code" href="unioncvmx__pip__gbl__ctl.html#a08eccf3f9bbec037ad4dfc69dd000dce">02013</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn52xx.html">cvmx_pip_gbl_ctl_cn52xx</a>        <a class="code" href="unioncvmx__pip__gbl__ctl.html#a08eccf3f9bbec037ad4dfc69dd000dce">cn56xx</a>;
<a name="l02014"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html">02014</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html">cvmx_pip_gbl_ctl_cn56xxp1</a> {
<a name="l02015"></a>02015 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02016"></a>02016 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#a438312589aba53377b7c326de68e73a1">reserved_21_63</a>               : 43;
<a name="l02017"></a>02017     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#a47047efaa1483e12298743e9ec8254df">ring_en</a>                      : 1;  <span class="comment">/**&lt; Enable PCIe ring information in WQE */</span>
<a name="l02018"></a>02018     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#a09a0c185fcdda3bd8c9229f09b65a736">reserved_17_19</a>               : 3;
<a name="l02019"></a>02019     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#a03a077764c4f47ac085243736415037b">ignrs</a>                        : 1;  <span class="comment">/**&lt; Ignore the PKT_INST_HDR[RS] bit when set</span>
<a name="l02020"></a>02020 <span class="comment">                                                         Does not apply to PCI ports (32-35)</span>
<a name="l02021"></a>02021 <span class="comment">                                                         When using 2-byte instruction header words,</span>
<a name="l02022"></a>02022 <span class="comment">                                                         either PIP_PRT_CFG[DYN_RS] or IGNRS should be set */</span>
<a name="l02023"></a>02023     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#ad96320dff132bc8f4a64f91b65397968">vs_wqe</a>                       : 1;  <span class="comment">/**&lt; Which VLAN CFI and ID to use when VLAN Stacking</span>
<a name="l02024"></a>02024 <span class="comment">                                                         0=use the 1st (network order) VLAN</span>
<a name="l02025"></a>02025 <span class="comment">                                                         1=use the 2nd (network order) VLAN */</span>
<a name="l02026"></a>02026     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#a6cfc72e23d1e5b9e481d99c6ba0cee41">vs_qos</a>                       : 1;  <span class="comment">/**&lt; Which VLAN priority to use when VLAN Stacking</span>
<a name="l02027"></a>02027 <span class="comment">                                                         0=use the 1st (network order) VLAN</span>
<a name="l02028"></a>02028 <span class="comment">                                                         1=use the 2nd (network order) VLAN */</span>
<a name="l02029"></a>02029     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#a7077e80401568121412313ff2e0d2fef">l2_mal</a>                       : 1;  <span class="comment">/**&lt; Enable L2 malformed packet check */</span>
<a name="l02030"></a>02030     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#ae46efe7a76780103884688f72571c46e">tcp_flag</a>                     : 1;  <span class="comment">/**&lt; Enable TCP flags checks */</span>
<a name="l02031"></a>02031     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#a9ee11360ded8518dfbe6d84b1d5e8e8d">l4_len</a>                       : 1;  <span class="comment">/**&lt; Enable TCP/UDP length check */</span>
<a name="l02032"></a>02032     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#af61849c8dff35474ae5d47b541fe1641">l4_chk</a>                       : 1;  <span class="comment">/**&lt; Enable TCP/UDP checksum check */</span>
<a name="l02033"></a>02033     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#af55c605cfa96cb5bf54e0e20613c2b5e">l4_prt</a>                       : 1;  <span class="comment">/**&lt; Enable TCP/UDP illegal port check */</span>
<a name="l02034"></a>02034     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#a211e7455aa0ccd726c58661c311243eb">l4_mal</a>                       : 1;  <span class="comment">/**&lt; Enable TCP/UDP malformed packet check */</span>
<a name="l02035"></a>02035     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#a181c573a36cc586de8821d9400fec3c8">reserved_6_7</a>                 : 2;
<a name="l02036"></a>02036     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#a1cb04a70a9dbbf7ae335e9fc6f4fe30c">ip6_eext</a>                     : 2;  <span class="comment">/**&lt; Enable IPv6 early extension headers */</span>
<a name="l02037"></a>02037     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#ad7097d134ca7ba14dbab61780dd06953">ip4_opts</a>                     : 1;  <span class="comment">/**&lt; Enable IPv4 options check */</span>
<a name="l02038"></a>02038     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#a8c11a1e04c51c125df0dbb5d1bbe32f6">ip_hop</a>                       : 1;  <span class="comment">/**&lt; Enable TTL (IPv4) / hop (IPv6) check */</span>
<a name="l02039"></a>02039     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#ac2aaf1f1708c462a8d547d9cbed4035d">ip_mal</a>                       : 1;  <span class="comment">/**&lt; Enable malformed check */</span>
<a name="l02040"></a>02040     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#aefc987cb1457d91280b50e6ad5d247c8">ip_chk</a>                       : 1;  <span class="comment">/**&lt; Enable IPv4 header checksum check */</span>
<a name="l02041"></a>02041 <span class="preprocessor">#else</span>
<a name="l02042"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#aefc987cb1457d91280b50e6ad5d247c8">02042</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#aefc987cb1457d91280b50e6ad5d247c8">ip_chk</a>                       : 1;
<a name="l02043"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#ac2aaf1f1708c462a8d547d9cbed4035d">02043</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#ac2aaf1f1708c462a8d547d9cbed4035d">ip_mal</a>                       : 1;
<a name="l02044"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#a8c11a1e04c51c125df0dbb5d1bbe32f6">02044</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#a8c11a1e04c51c125df0dbb5d1bbe32f6">ip_hop</a>                       : 1;
<a name="l02045"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#ad7097d134ca7ba14dbab61780dd06953">02045</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#ad7097d134ca7ba14dbab61780dd06953">ip4_opts</a>                     : 1;
<a name="l02046"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#a1cb04a70a9dbbf7ae335e9fc6f4fe30c">02046</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#a1cb04a70a9dbbf7ae335e9fc6f4fe30c">ip6_eext</a>                     : 2;
<a name="l02047"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#a181c573a36cc586de8821d9400fec3c8">02047</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#a181c573a36cc586de8821d9400fec3c8">reserved_6_7</a>                 : 2;
<a name="l02048"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#a211e7455aa0ccd726c58661c311243eb">02048</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#a211e7455aa0ccd726c58661c311243eb">l4_mal</a>                       : 1;
<a name="l02049"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#af55c605cfa96cb5bf54e0e20613c2b5e">02049</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#af55c605cfa96cb5bf54e0e20613c2b5e">l4_prt</a>                       : 1;
<a name="l02050"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#af61849c8dff35474ae5d47b541fe1641">02050</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#af61849c8dff35474ae5d47b541fe1641">l4_chk</a>                       : 1;
<a name="l02051"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#a9ee11360ded8518dfbe6d84b1d5e8e8d">02051</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#a9ee11360ded8518dfbe6d84b1d5e8e8d">l4_len</a>                       : 1;
<a name="l02052"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#ae46efe7a76780103884688f72571c46e">02052</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#ae46efe7a76780103884688f72571c46e">tcp_flag</a>                     : 1;
<a name="l02053"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#a7077e80401568121412313ff2e0d2fef">02053</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#a7077e80401568121412313ff2e0d2fef">l2_mal</a>                       : 1;
<a name="l02054"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#a6cfc72e23d1e5b9e481d99c6ba0cee41">02054</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#a6cfc72e23d1e5b9e481d99c6ba0cee41">vs_qos</a>                       : 1;
<a name="l02055"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#ad96320dff132bc8f4a64f91b65397968">02055</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#ad96320dff132bc8f4a64f91b65397968">vs_wqe</a>                       : 1;
<a name="l02056"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#a03a077764c4f47ac085243736415037b">02056</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#a03a077764c4f47ac085243736415037b">ignrs</a>                        : 1;
<a name="l02057"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#a09a0c185fcdda3bd8c9229f09b65a736">02057</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#a09a0c185fcdda3bd8c9229f09b65a736">reserved_17_19</a>               : 3;
<a name="l02058"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#a47047efaa1483e12298743e9ec8254df">02058</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#a47047efaa1483e12298743e9ec8254df">ring_en</a>                      : 1;
<a name="l02059"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#a438312589aba53377b7c326de68e73a1">02059</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn56xxp1.html#a438312589aba53377b7c326de68e73a1">reserved_21_63</a>               : 43;
<a name="l02060"></a>02060 <span class="preprocessor">#endif</span>
<a name="l02061"></a>02061 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__gbl__ctl.html#a8649383363a29cd3066b5fb439a7ae85">cn56xxp1</a>;
<a name="l02062"></a><a class="code" href="unioncvmx__pip__gbl__ctl.html#a54c0cc8e2daf7be8f0eb8ba43a3e06b8">02062</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html">cvmx_pip_gbl_ctl_cn30xx</a>        <a class="code" href="unioncvmx__pip__gbl__ctl.html#a54c0cc8e2daf7be8f0eb8ba43a3e06b8">cn58xx</a>;
<a name="l02063"></a><a class="code" href="unioncvmx__pip__gbl__ctl.html#a5f3218fe9b46b9d885d21db9a18a94be">02063</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn30xx.html">cvmx_pip_gbl_ctl_cn30xx</a>        <a class="code" href="unioncvmx__pip__gbl__ctl.html#a5f3218fe9b46b9d885d21db9a18a94be">cn58xxp1</a>;
<a name="l02064"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html">02064</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html">cvmx_pip_gbl_ctl_cn61xx</a> {
<a name="l02065"></a>02065 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02066"></a>02066 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a72f0b9a682bd4d5a2a5ba9c2dc92ade7">reserved_28_63</a>               : 36;
<a name="l02067"></a>02067     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#ab39c9545dd44ce955055cb71544f15ec">ihmsk_dis</a>                    : 1;  <span class="comment">/**&lt; Instruction Header Mask Disable</span>
<a name="l02068"></a>02068 <span class="comment">                                                         0=Allow NTAG,NTT,NGRP,NQOS bits in the</span>
<a name="l02069"></a>02069 <span class="comment">                                                           instruction header to control which fields from</span>
<a name="l02070"></a>02070 <span class="comment">                                                           the instruction header are used for WQE WORD2.</span>
<a name="l02071"></a>02071 <span class="comment">                                                         1=Ignore the NTAG,NTT,NGRP,NQOS bits in the</span>
<a name="l02072"></a>02072 <span class="comment">                                                           instruction header and act as if these fields</span>
<a name="l02073"></a>02073 <span class="comment">                                                           were zero.  Thus always use the TAG,TT,GRP,QOS</span>
<a name="l02074"></a>02074 <span class="comment">                                                           (depending on the instruction header length)</span>
<a name="l02075"></a>02075 <span class="comment">                                                           from the instruction header for the WQE WORD2. */</span>
<a name="l02076"></a>02076     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a141f499f101e07e222212690f0244fda">dsa_grp_tvid</a>                 : 1;  <span class="comment">/**&lt; DSA Group Algorithm</span>
<a name="l02077"></a>02077 <span class="comment">                                                         Use the DSA source id to compute GRP */</span>
<a name="l02078"></a>02078     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#adbc4231715ae3d6a5a8df1ea3e35d0aa">dsa_grp_scmd</a>                 : 1;  <span class="comment">/**&lt; DSA Group Algorithm</span>
<a name="l02079"></a>02079 <span class="comment">                                                         Use the DSA source id to compute GRP when the</span>
<a name="l02080"></a>02080 <span class="comment">                                                         DSA tag command to TO_CPU */</span>
<a name="l02081"></a>02081     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a75a776afbb2652b0f986f6f827080a2d">dsa_grp_sid</a>                  : 1;  <span class="comment">/**&lt; DSA Group Algorithm</span>
<a name="l02082"></a>02082 <span class="comment">                                                         Use the DSA VLAN id to compute GRP */</span>
<a name="l02083"></a>02083     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a947fc9cad76e472cd5d6bc65e3db33e2">reserved_21_23</a>               : 3;
<a name="l02084"></a>02084     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#aa6bb123445fdfc8a3a3fa4e54acd54b0">ring_en</a>                      : 1;  <span class="comment">/**&lt; Enable DPI ring information in WQE */</span>
<a name="l02085"></a>02085     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a76eaf55e13ffe4ca2520ad8b154cc3e2">reserved_17_19</a>               : 3;
<a name="l02086"></a>02086     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a95a4ddf116686ae12cca18157d4e3bde">ignrs</a>                        : 1;  <span class="comment">/**&lt; Ignore the PKT_INST_HDR[RS] bit when set</span>
<a name="l02087"></a>02087 <span class="comment">                                                         Does not apply to DPI ports (32-35)</span>
<a name="l02088"></a>02088 <span class="comment">                                                         When using 2-byte instruction header words,</span>
<a name="l02089"></a>02089 <span class="comment">                                                         either PIP_PRT_CFG[DYN_RS] or IGNRS should be set */</span>
<a name="l02090"></a>02090     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a1d6213d3083262bf61abb6ae0ead3f8c">vs_wqe</a>                       : 1;  <span class="comment">/**&lt; Which DSA/VLAN CFI/ID to use when VLAN Stacking</span>
<a name="l02091"></a>02091 <span class="comment">                                                         0=use the 1st (network order) VLAN</span>
<a name="l02092"></a>02092 <span class="comment">                                                         1=use the 2nd (network order) VLAN */</span>
<a name="l02093"></a>02093     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#aa5f3a2010723470d14940cfe2d75045f">vs_qos</a>                       : 1;  <span class="comment">/**&lt; Which DSA/VLAN priority to use when VLAN Stacking</span>
<a name="l02094"></a>02094 <span class="comment">                                                         0=use the 1st (network order) VLAN</span>
<a name="l02095"></a>02095 <span class="comment">                                                         1=use the 2nd (network order) VLAN */</span>
<a name="l02096"></a>02096     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#af4ca2f6fea3192001ab6dca9186e0688">l2_mal</a>                       : 1;  <span class="comment">/**&lt; Enable L2 malformed packet check */</span>
<a name="l02097"></a>02097     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a6924a8654646f041d8df641bf86c0fb5">tcp_flag</a>                     : 1;  <span class="comment">/**&lt; Enable TCP flags checks */</span>
<a name="l02098"></a>02098     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#af3e6f5c294924a09dc82b5e2057db554">l4_len</a>                       : 1;  <span class="comment">/**&lt; Enable TCP/UDP length check */</span>
<a name="l02099"></a>02099     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a5a2f5b48b9e4c8edb17a374f5e336789">l4_chk</a>                       : 1;  <span class="comment">/**&lt; Enable TCP/UDP checksum check */</span>
<a name="l02100"></a>02100     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a9bcf78e1e43dacf75ca3300e5aa88a45">l4_prt</a>                       : 1;  <span class="comment">/**&lt; Enable TCP/UDP illegal port check */</span>
<a name="l02101"></a>02101     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#ae971575119ba7ec3616c062a255ece41">l4_mal</a>                       : 1;  <span class="comment">/**&lt; Enable TCP/UDP malformed packet check */</span>
<a name="l02102"></a>02102     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a11bd40427c8b9e37ddb8f52cfa3ff677">reserved_6_7</a>                 : 2;
<a name="l02103"></a>02103     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a36f49bb4428f4188c6accf319b45a9ea">ip6_eext</a>                     : 2;  <span class="comment">/**&lt; Enable IPv6 early extension headers */</span>
<a name="l02104"></a>02104     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a2af72d31f7143438d08f0474dbcf2ed6">ip4_opts</a>                     : 1;  <span class="comment">/**&lt; Enable IPv4 options check */</span>
<a name="l02105"></a>02105     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#aac9942fb0d758d0e6c796918f5a30739">ip_hop</a>                       : 1;  <span class="comment">/**&lt; Enable TTL (IPv4) / hop (IPv6) check */</span>
<a name="l02106"></a>02106     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a476aa6ceac255604e102395af196a227">ip_mal</a>                       : 1;  <span class="comment">/**&lt; Enable malformed check */</span>
<a name="l02107"></a>02107     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a7272b3703a71960e414d6a0844a02120">ip_chk</a>                       : 1;  <span class="comment">/**&lt; Enable IPv4 header checksum check */</span>
<a name="l02108"></a>02108 <span class="preprocessor">#else</span>
<a name="l02109"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a7272b3703a71960e414d6a0844a02120">02109</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a7272b3703a71960e414d6a0844a02120">ip_chk</a>                       : 1;
<a name="l02110"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a476aa6ceac255604e102395af196a227">02110</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a476aa6ceac255604e102395af196a227">ip_mal</a>                       : 1;
<a name="l02111"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#aac9942fb0d758d0e6c796918f5a30739">02111</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#aac9942fb0d758d0e6c796918f5a30739">ip_hop</a>                       : 1;
<a name="l02112"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a2af72d31f7143438d08f0474dbcf2ed6">02112</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a2af72d31f7143438d08f0474dbcf2ed6">ip4_opts</a>                     : 1;
<a name="l02113"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a36f49bb4428f4188c6accf319b45a9ea">02113</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a36f49bb4428f4188c6accf319b45a9ea">ip6_eext</a>                     : 2;
<a name="l02114"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a11bd40427c8b9e37ddb8f52cfa3ff677">02114</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a11bd40427c8b9e37ddb8f52cfa3ff677">reserved_6_7</a>                 : 2;
<a name="l02115"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#ae971575119ba7ec3616c062a255ece41">02115</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#ae971575119ba7ec3616c062a255ece41">l4_mal</a>                       : 1;
<a name="l02116"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a9bcf78e1e43dacf75ca3300e5aa88a45">02116</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a9bcf78e1e43dacf75ca3300e5aa88a45">l4_prt</a>                       : 1;
<a name="l02117"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a5a2f5b48b9e4c8edb17a374f5e336789">02117</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a5a2f5b48b9e4c8edb17a374f5e336789">l4_chk</a>                       : 1;
<a name="l02118"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#af3e6f5c294924a09dc82b5e2057db554">02118</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#af3e6f5c294924a09dc82b5e2057db554">l4_len</a>                       : 1;
<a name="l02119"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a6924a8654646f041d8df641bf86c0fb5">02119</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a6924a8654646f041d8df641bf86c0fb5">tcp_flag</a>                     : 1;
<a name="l02120"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#af4ca2f6fea3192001ab6dca9186e0688">02120</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#af4ca2f6fea3192001ab6dca9186e0688">l2_mal</a>                       : 1;
<a name="l02121"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#aa5f3a2010723470d14940cfe2d75045f">02121</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#aa5f3a2010723470d14940cfe2d75045f">vs_qos</a>                       : 1;
<a name="l02122"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a1d6213d3083262bf61abb6ae0ead3f8c">02122</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a1d6213d3083262bf61abb6ae0ead3f8c">vs_wqe</a>                       : 1;
<a name="l02123"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a95a4ddf116686ae12cca18157d4e3bde">02123</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a95a4ddf116686ae12cca18157d4e3bde">ignrs</a>                        : 1;
<a name="l02124"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a76eaf55e13ffe4ca2520ad8b154cc3e2">02124</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a76eaf55e13ffe4ca2520ad8b154cc3e2">reserved_17_19</a>               : 3;
<a name="l02125"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#aa6bb123445fdfc8a3a3fa4e54acd54b0">02125</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#aa6bb123445fdfc8a3a3fa4e54acd54b0">ring_en</a>                      : 1;
<a name="l02126"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a947fc9cad76e472cd5d6bc65e3db33e2">02126</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a947fc9cad76e472cd5d6bc65e3db33e2">reserved_21_23</a>               : 3;
<a name="l02127"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a75a776afbb2652b0f986f6f827080a2d">02127</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a75a776afbb2652b0f986f6f827080a2d">dsa_grp_sid</a>                  : 1;
<a name="l02128"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#adbc4231715ae3d6a5a8df1ea3e35d0aa">02128</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#adbc4231715ae3d6a5a8df1ea3e35d0aa">dsa_grp_scmd</a>                 : 1;
<a name="l02129"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a141f499f101e07e222212690f0244fda">02129</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a141f499f101e07e222212690f0244fda">dsa_grp_tvid</a>                 : 1;
<a name="l02130"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#ab39c9545dd44ce955055cb71544f15ec">02130</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#ab39c9545dd44ce955055cb71544f15ec">ihmsk_dis</a>                    : 1;
<a name="l02131"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a72f0b9a682bd4d5a2a5ba9c2dc92ade7">02131</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html#a72f0b9a682bd4d5a2a5ba9c2dc92ade7">reserved_28_63</a>               : 36;
<a name="l02132"></a>02132 <span class="preprocessor">#endif</span>
<a name="l02133"></a>02133 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__gbl__ctl.html#afd25b1d34ec6481de5b715dad8a7586f">cn61xx</a>;
<a name="l02134"></a><a class="code" href="unioncvmx__pip__gbl__ctl.html#ab0422d05ffd6e441b0f1b3b5162f40f8">02134</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html">cvmx_pip_gbl_ctl_cn61xx</a>        <a class="code" href="unioncvmx__pip__gbl__ctl.html#ab0422d05ffd6e441b0f1b3b5162f40f8">cn63xx</a>;
<a name="l02135"></a><a class="code" href="unioncvmx__pip__gbl__ctl.html#a9d9f2e8c43707224113e9bd997e1938a">02135</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html">cvmx_pip_gbl_ctl_cn61xx</a>        <a class="code" href="unioncvmx__pip__gbl__ctl.html#a9d9f2e8c43707224113e9bd997e1938a">cn63xxp1</a>;
<a name="l02136"></a><a class="code" href="unioncvmx__pip__gbl__ctl.html#a82ab14f8de37fab7f2c1c3772243d277">02136</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html">cvmx_pip_gbl_ctl_cn61xx</a>        <a class="code" href="unioncvmx__pip__gbl__ctl.html#a82ab14f8de37fab7f2c1c3772243d277">cn66xx</a>;
<a name="l02137"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html">02137</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html">cvmx_pip_gbl_ctl_cn68xx</a> {
<a name="l02138"></a>02138 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02139"></a>02139 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#afdf59b1330adb3e1a77677941f3dc919">reserved_29_63</a>               : 35;
<a name="l02140"></a>02140     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#aaa090f3c488692bfd4203b78df51c92b">egrp_dis</a>                     : 1;  <span class="comment">/**&lt; PKT_INST_HDR extended group field disable</span>
<a name="l02141"></a>02141 <span class="comment">                                                         When set, HW will ignore the EGRP field of the</span>
<a name="l02142"></a>02142 <span class="comment">                                                         PKT_INST_HDR - bits 47:46. */</span>
<a name="l02143"></a>02143     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#a113f9e49fd7d8551d6d761c685925857">ihmsk_dis</a>                    : 1;  <span class="comment">/**&lt; Instruction Header Mask Disable</span>
<a name="l02144"></a>02144 <span class="comment">                                                         0=Allow NTAG,NTT,NGRP,NQOS bits in the</span>
<a name="l02145"></a>02145 <span class="comment">                                                           instruction header to control which fields from</span>
<a name="l02146"></a>02146 <span class="comment">                                                           the instruction header are used for WQE WORD2.</span>
<a name="l02147"></a>02147 <span class="comment">                                                         1=Ignore the NTAG,NTT,NGRP,NQOS bits in the</span>
<a name="l02148"></a>02148 <span class="comment">                                                           instruction header and act as if these fields</span>
<a name="l02149"></a>02149 <span class="comment">                                                           were zero.  Thus always use the TAG,TT,GRP,QOS</span>
<a name="l02150"></a>02150 <span class="comment">                                                           (depending on the instruction header length)</span>
<a name="l02151"></a>02151 <span class="comment">                                                           from the instruction header for the WQE WORD2. */</span>
<a name="l02152"></a>02152     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#a07fe993b865f683b433cc3f7a23f0824">dsa_grp_tvid</a>                 : 1;  <span class="comment">/**&lt; DSA Group Algorithm</span>
<a name="l02153"></a>02153 <span class="comment">                                                         Use the DSA source id to compute GRP */</span>
<a name="l02154"></a>02154     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#aa9932d02f239a922119047b9f7317fbd">dsa_grp_scmd</a>                 : 1;  <span class="comment">/**&lt; DSA Group Algorithm</span>
<a name="l02155"></a>02155 <span class="comment">                                                         Use the DSA source id to compute GRP when the</span>
<a name="l02156"></a>02156 <span class="comment">                                                         DSA tag command to TO_CPU */</span>
<a name="l02157"></a>02157     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#a93f008d53d2f63d0b6f0461905c6754a">dsa_grp_sid</a>                  : 1;  <span class="comment">/**&lt; DSA Group Algorithm</span>
<a name="l02158"></a>02158 <span class="comment">                                                         Use the DSA VLAN id to compute GRP */</span>
<a name="l02159"></a>02159     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#a1500886857ec51c50f43f5284724c42c">reserved_17_23</a>               : 7;
<a name="l02160"></a>02160     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#a29232de695ec64ec6c49d3b228b03289">ignrs</a>                        : 1;  <span class="comment">/**&lt; Ignore the PKT_INST_HDR[RS] bit when set</span>
<a name="l02161"></a>02161 <span class="comment">                                                         When using 2-byte instruction header words,</span>
<a name="l02162"></a>02162 <span class="comment">                                                         either PIP_PRT_CFG[DYN_RS] or IGNRS should be set */</span>
<a name="l02163"></a>02163     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#a2b36d4ad556ef571d0b93a0bd7e9162f">vs_wqe</a>                       : 1;  <span class="comment">/**&lt; Which DSA/VLAN CFI/ID to use when VLAN Stacking</span>
<a name="l02164"></a>02164 <span class="comment">                                                         0=use the 1st (network order) VLAN</span>
<a name="l02165"></a>02165 <span class="comment">                                                         1=use the 2nd (network order) VLAN */</span>
<a name="l02166"></a>02166     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#a354882568dd4245e8cd57244c1897d75">vs_qos</a>                       : 1;  <span class="comment">/**&lt; Which DSA/VLAN priority to use when VLAN Stacking</span>
<a name="l02167"></a>02167 <span class="comment">                                                         0=use the 1st (network order) VLAN</span>
<a name="l02168"></a>02168 <span class="comment">                                                         1=use the 2nd (network order) VLAN */</span>
<a name="l02169"></a>02169     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#aba0ad71a3ec11dc5c731280638fd7612">l2_mal</a>                       : 1;  <span class="comment">/**&lt; Enable L2 malformed packet check */</span>
<a name="l02170"></a>02170     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#a1342c7426bf1ff3d7a51c0f151fcbb32">tcp_flag</a>                     : 1;  <span class="comment">/**&lt; Enable TCP flags checks */</span>
<a name="l02171"></a>02171     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#a7a27590125f2069cecd1e7f933cd7656">l4_len</a>                       : 1;  <span class="comment">/**&lt; Enable TCP/UDP length check */</span>
<a name="l02172"></a>02172     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#a1599737eb7e9b98037bfe6c66ffa17d3">l4_chk</a>                       : 1;  <span class="comment">/**&lt; Enable TCP/UDP checksum check */</span>
<a name="l02173"></a>02173     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#ac2c94c245d8bab1b831f3c7a32ab7471">l4_prt</a>                       : 1;  <span class="comment">/**&lt; Enable TCP/UDP illegal port check */</span>
<a name="l02174"></a>02174     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#ae24f5c15b1ea013a7538de004654ea64">l4_mal</a>                       : 1;  <span class="comment">/**&lt; Enable TCP/UDP malformed packet check */</span>
<a name="l02175"></a>02175     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#a2d77d6fc6fa01e39e0071023fe096cde">reserved_6_7</a>                 : 2;
<a name="l02176"></a>02176     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#a1ca6eac7d3bd5b37c177494756bd8158">ip6_eext</a>                     : 2;  <span class="comment">/**&lt; Enable IPv6 early extension headers */</span>
<a name="l02177"></a>02177     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#ad758835ec2b858f2d387f29f7ef907e9">ip4_opts</a>                     : 1;  <span class="comment">/**&lt; Enable IPv4 options check */</span>
<a name="l02178"></a>02178     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#aedb7a15e118a4d32b500fe4106f16c0d">ip_hop</a>                       : 1;  <span class="comment">/**&lt; Enable TTL (IPv4) / hop (IPv6) check */</span>
<a name="l02179"></a>02179     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#ac0605859cad5a1574221c9ac3ab72a6e">ip_mal</a>                       : 1;  <span class="comment">/**&lt; Enable malformed check */</span>
<a name="l02180"></a>02180     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#ae8bf853d49b8853d87a073cead13bb9b">ip_chk</a>                       : 1;  <span class="comment">/**&lt; Enable IPv4 header checksum check */</span>
<a name="l02181"></a>02181 <span class="preprocessor">#else</span>
<a name="l02182"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#ae8bf853d49b8853d87a073cead13bb9b">02182</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#ae8bf853d49b8853d87a073cead13bb9b">ip_chk</a>                       : 1;
<a name="l02183"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#ac0605859cad5a1574221c9ac3ab72a6e">02183</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#ac0605859cad5a1574221c9ac3ab72a6e">ip_mal</a>                       : 1;
<a name="l02184"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#aedb7a15e118a4d32b500fe4106f16c0d">02184</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#aedb7a15e118a4d32b500fe4106f16c0d">ip_hop</a>                       : 1;
<a name="l02185"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#ad758835ec2b858f2d387f29f7ef907e9">02185</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#ad758835ec2b858f2d387f29f7ef907e9">ip4_opts</a>                     : 1;
<a name="l02186"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#a1ca6eac7d3bd5b37c177494756bd8158">02186</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#a1ca6eac7d3bd5b37c177494756bd8158">ip6_eext</a>                     : 2;
<a name="l02187"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#a2d77d6fc6fa01e39e0071023fe096cde">02187</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#a2d77d6fc6fa01e39e0071023fe096cde">reserved_6_7</a>                 : 2;
<a name="l02188"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#ae24f5c15b1ea013a7538de004654ea64">02188</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#ae24f5c15b1ea013a7538de004654ea64">l4_mal</a>                       : 1;
<a name="l02189"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#ac2c94c245d8bab1b831f3c7a32ab7471">02189</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#ac2c94c245d8bab1b831f3c7a32ab7471">l4_prt</a>                       : 1;
<a name="l02190"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#a1599737eb7e9b98037bfe6c66ffa17d3">02190</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#a1599737eb7e9b98037bfe6c66ffa17d3">l4_chk</a>                       : 1;
<a name="l02191"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#a7a27590125f2069cecd1e7f933cd7656">02191</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#a7a27590125f2069cecd1e7f933cd7656">l4_len</a>                       : 1;
<a name="l02192"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#a1342c7426bf1ff3d7a51c0f151fcbb32">02192</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#a1342c7426bf1ff3d7a51c0f151fcbb32">tcp_flag</a>                     : 1;
<a name="l02193"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#aba0ad71a3ec11dc5c731280638fd7612">02193</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#aba0ad71a3ec11dc5c731280638fd7612">l2_mal</a>                       : 1;
<a name="l02194"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#a354882568dd4245e8cd57244c1897d75">02194</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#a354882568dd4245e8cd57244c1897d75">vs_qos</a>                       : 1;
<a name="l02195"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#a2b36d4ad556ef571d0b93a0bd7e9162f">02195</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#a2b36d4ad556ef571d0b93a0bd7e9162f">vs_wqe</a>                       : 1;
<a name="l02196"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#a29232de695ec64ec6c49d3b228b03289">02196</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#a29232de695ec64ec6c49d3b228b03289">ignrs</a>                        : 1;
<a name="l02197"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#a1500886857ec51c50f43f5284724c42c">02197</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#a1500886857ec51c50f43f5284724c42c">reserved_17_23</a>               : 7;
<a name="l02198"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#a93f008d53d2f63d0b6f0461905c6754a">02198</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#a93f008d53d2f63d0b6f0461905c6754a">dsa_grp_sid</a>                  : 1;
<a name="l02199"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#aa9932d02f239a922119047b9f7317fbd">02199</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#aa9932d02f239a922119047b9f7317fbd">dsa_grp_scmd</a>                 : 1;
<a name="l02200"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#a07fe993b865f683b433cc3f7a23f0824">02200</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#a07fe993b865f683b433cc3f7a23f0824">dsa_grp_tvid</a>                 : 1;
<a name="l02201"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#a113f9e49fd7d8551d6d761c685925857">02201</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#a113f9e49fd7d8551d6d761c685925857">ihmsk_dis</a>                    : 1;
<a name="l02202"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#aaa090f3c488692bfd4203b78df51c92b">02202</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#aaa090f3c488692bfd4203b78df51c92b">egrp_dis</a>                     : 1;
<a name="l02203"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#afdf59b1330adb3e1a77677941f3dc919">02203</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xx.html#afdf59b1330adb3e1a77677941f3dc919">reserved_29_63</a>               : 35;
<a name="l02204"></a>02204 <span class="preprocessor">#endif</span>
<a name="l02205"></a>02205 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__gbl__ctl.html#a1f037ee55bec654624f5c6d0020c60ef">cn68xx</a>;
<a name="l02206"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html">02206</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html">cvmx_pip_gbl_ctl_cn68xxp1</a> {
<a name="l02207"></a>02207 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02208"></a>02208 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a1d5504a8f321894096de02e45355b259">reserved_28_63</a>               : 36;
<a name="l02209"></a>02209     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a33b4d186d716ff326261411567be8c86">ihmsk_dis</a>                    : 1;  <span class="comment">/**&lt; Instruction Header Mask Disable</span>
<a name="l02210"></a>02210 <span class="comment">                                                         0=Allow NTAG,NTT,NGRP,NQOS bits in the</span>
<a name="l02211"></a>02211 <span class="comment">                                                           instruction header to control which fields from</span>
<a name="l02212"></a>02212 <span class="comment">                                                           the instruction header are used for WQE WORD2.</span>
<a name="l02213"></a>02213 <span class="comment">                                                         1=Ignore the NTAG,NTT,NGRP,NQOS bits in the</span>
<a name="l02214"></a>02214 <span class="comment">                                                           instruction header and act as if these fields</span>
<a name="l02215"></a>02215 <span class="comment">                                                           were zero.  Thus always use the TAG,TT,GRP,QOS</span>
<a name="l02216"></a>02216 <span class="comment">                                                           (depending on the instruction header length)</span>
<a name="l02217"></a>02217 <span class="comment">                                                           from the instruction header for the WQE WORD2. */</span>
<a name="l02218"></a>02218     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a369a3d58f5cbd419852aea63654f0ac1">dsa_grp_tvid</a>                 : 1;  <span class="comment">/**&lt; DSA Group Algorithm</span>
<a name="l02219"></a>02219 <span class="comment">                                                         Use the DSA source id to compute GRP */</span>
<a name="l02220"></a>02220     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a1ac2119ea03a1b0391de04e9fc76a5d7">dsa_grp_scmd</a>                 : 1;  <span class="comment">/**&lt; DSA Group Algorithm</span>
<a name="l02221"></a>02221 <span class="comment">                                                         Use the DSA source id to compute GRP when the</span>
<a name="l02222"></a>02222 <span class="comment">                                                         DSA tag command to TO_CPU */</span>
<a name="l02223"></a>02223     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a4d47daabd574e8f80a75ed34bd59633f">dsa_grp_sid</a>                  : 1;  <span class="comment">/**&lt; DSA Group Algorithm</span>
<a name="l02224"></a>02224 <span class="comment">                                                         Use the DSA VLAN id to compute GRP */</span>
<a name="l02225"></a>02225     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a97d07cf8f80fe860954bba312d48501c">reserved_17_23</a>               : 7;
<a name="l02226"></a>02226     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a4cd06dd9738a498b910248a9292825e4">ignrs</a>                        : 1;  <span class="comment">/**&lt; Ignore the PKT_INST_HDR[RS] bit when set</span>
<a name="l02227"></a>02227 <span class="comment">                                                         When using 2-byte instruction header words,</span>
<a name="l02228"></a>02228 <span class="comment">                                                         either PIP_PRT_CFG[DYN_RS] or IGNRS should be set */</span>
<a name="l02229"></a>02229     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a3b4759684a7f9b422859883e78b5a9c0">vs_wqe</a>                       : 1;  <span class="comment">/**&lt; Which DSA/VLAN CFI/ID to use when VLAN Stacking</span>
<a name="l02230"></a>02230 <span class="comment">                                                         0=use the 1st (network order) VLAN</span>
<a name="l02231"></a>02231 <span class="comment">                                                         1=use the 2nd (network order) VLAN */</span>
<a name="l02232"></a>02232     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a43ddc1eef307e762f9ccbec7102066d8">vs_qos</a>                       : 1;  <span class="comment">/**&lt; Which DSA/VLAN priority to use when VLAN Stacking</span>
<a name="l02233"></a>02233 <span class="comment">                                                         0=use the 1st (network order) VLAN</span>
<a name="l02234"></a>02234 <span class="comment">                                                         1=use the 2nd (network order) VLAN */</span>
<a name="l02235"></a>02235     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a70dd78d8aebb0854f4362aa4bfd984aa">l2_mal</a>                       : 1;  <span class="comment">/**&lt; Enable L2 malformed packet check */</span>
<a name="l02236"></a>02236     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a0e5072185f4e7704014031fc42bfaa48">tcp_flag</a>                     : 1;  <span class="comment">/**&lt; Enable TCP flags checks */</span>
<a name="l02237"></a>02237     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a6e16d21ad5eddce72571da1b914e2ea9">l4_len</a>                       : 1;  <span class="comment">/**&lt; Enable TCP/UDP length check */</span>
<a name="l02238"></a>02238     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a3cc17a3e961fad9c5d508b38940a37bb">l4_chk</a>                       : 1;  <span class="comment">/**&lt; Enable TCP/UDP checksum check */</span>
<a name="l02239"></a>02239     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#aa4a7f67dc12966bddd0876cce32856c2">l4_prt</a>                       : 1;  <span class="comment">/**&lt; Enable TCP/UDP illegal port check */</span>
<a name="l02240"></a>02240     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#af1685904985b06884c5bb4b053c2b697">l4_mal</a>                       : 1;  <span class="comment">/**&lt; Enable TCP/UDP malformed packet check */</span>
<a name="l02241"></a>02241     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a763a5c74654d8fb95301fbaef64e28b1">reserved_6_7</a>                 : 2;
<a name="l02242"></a>02242     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a953dbec6853547bca291c59ae4382e30">ip6_eext</a>                     : 2;  <span class="comment">/**&lt; Enable IPv6 early extension headers */</span>
<a name="l02243"></a>02243     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#aed22aeda16fb7b85fe909f6dc15af9b8">ip4_opts</a>                     : 1;  <span class="comment">/**&lt; Enable IPv4 options check */</span>
<a name="l02244"></a>02244     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a0fa6715c64d229b48b1bd2c80df436bd">ip_hop</a>                       : 1;  <span class="comment">/**&lt; Enable TTL (IPv4) / hop (IPv6) check */</span>
<a name="l02245"></a>02245     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a265c91adf51375471e6cf2481ecd8da7">ip_mal</a>                       : 1;  <span class="comment">/**&lt; Enable malformed check */</span>
<a name="l02246"></a>02246     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a0d45d36c4194a52328b397e85c2460db">ip_chk</a>                       : 1;  <span class="comment">/**&lt; Enable IPv4 header checksum check */</span>
<a name="l02247"></a>02247 <span class="preprocessor">#else</span>
<a name="l02248"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a0d45d36c4194a52328b397e85c2460db">02248</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a0d45d36c4194a52328b397e85c2460db">ip_chk</a>                       : 1;
<a name="l02249"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a265c91adf51375471e6cf2481ecd8da7">02249</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a265c91adf51375471e6cf2481ecd8da7">ip_mal</a>                       : 1;
<a name="l02250"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a0fa6715c64d229b48b1bd2c80df436bd">02250</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a0fa6715c64d229b48b1bd2c80df436bd">ip_hop</a>                       : 1;
<a name="l02251"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#aed22aeda16fb7b85fe909f6dc15af9b8">02251</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#aed22aeda16fb7b85fe909f6dc15af9b8">ip4_opts</a>                     : 1;
<a name="l02252"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a953dbec6853547bca291c59ae4382e30">02252</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a953dbec6853547bca291c59ae4382e30">ip6_eext</a>                     : 2;
<a name="l02253"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a763a5c74654d8fb95301fbaef64e28b1">02253</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a763a5c74654d8fb95301fbaef64e28b1">reserved_6_7</a>                 : 2;
<a name="l02254"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#af1685904985b06884c5bb4b053c2b697">02254</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#af1685904985b06884c5bb4b053c2b697">l4_mal</a>                       : 1;
<a name="l02255"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#aa4a7f67dc12966bddd0876cce32856c2">02255</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#aa4a7f67dc12966bddd0876cce32856c2">l4_prt</a>                       : 1;
<a name="l02256"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a3cc17a3e961fad9c5d508b38940a37bb">02256</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a3cc17a3e961fad9c5d508b38940a37bb">l4_chk</a>                       : 1;
<a name="l02257"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a6e16d21ad5eddce72571da1b914e2ea9">02257</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a6e16d21ad5eddce72571da1b914e2ea9">l4_len</a>                       : 1;
<a name="l02258"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a0e5072185f4e7704014031fc42bfaa48">02258</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a0e5072185f4e7704014031fc42bfaa48">tcp_flag</a>                     : 1;
<a name="l02259"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a70dd78d8aebb0854f4362aa4bfd984aa">02259</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a70dd78d8aebb0854f4362aa4bfd984aa">l2_mal</a>                       : 1;
<a name="l02260"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a43ddc1eef307e762f9ccbec7102066d8">02260</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a43ddc1eef307e762f9ccbec7102066d8">vs_qos</a>                       : 1;
<a name="l02261"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a3b4759684a7f9b422859883e78b5a9c0">02261</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a3b4759684a7f9b422859883e78b5a9c0">vs_wqe</a>                       : 1;
<a name="l02262"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a4cd06dd9738a498b910248a9292825e4">02262</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a4cd06dd9738a498b910248a9292825e4">ignrs</a>                        : 1;
<a name="l02263"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a97d07cf8f80fe860954bba312d48501c">02263</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a97d07cf8f80fe860954bba312d48501c">reserved_17_23</a>               : 7;
<a name="l02264"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a4d47daabd574e8f80a75ed34bd59633f">02264</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a4d47daabd574e8f80a75ed34bd59633f">dsa_grp_sid</a>                  : 1;
<a name="l02265"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a1ac2119ea03a1b0391de04e9fc76a5d7">02265</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a1ac2119ea03a1b0391de04e9fc76a5d7">dsa_grp_scmd</a>                 : 1;
<a name="l02266"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a369a3d58f5cbd419852aea63654f0ac1">02266</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a369a3d58f5cbd419852aea63654f0ac1">dsa_grp_tvid</a>                 : 1;
<a name="l02267"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a33b4d186d716ff326261411567be8c86">02267</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a33b4d186d716ff326261411567be8c86">ihmsk_dis</a>                    : 1;
<a name="l02268"></a><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a1d5504a8f321894096de02e45355b259">02268</a>     uint64_t <a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn68xxp1.html#a1d5504a8f321894096de02e45355b259">reserved_28_63</a>               : 36;
<a name="l02269"></a>02269 <span class="preprocessor">#endif</span>
<a name="l02270"></a>02270 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__gbl__ctl.html#ac0d560d30eb281f8c42294e29d566e6f">cn68xxp1</a>;
<a name="l02271"></a><a class="code" href="unioncvmx__pip__gbl__ctl.html#a7d730ccb9432b59080232df276a54c17">02271</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html">cvmx_pip_gbl_ctl_cn61xx</a>        <a class="code" href="unioncvmx__pip__gbl__ctl.html#a7d730ccb9432b59080232df276a54c17">cn70xx</a>;
<a name="l02272"></a><a class="code" href="unioncvmx__pip__gbl__ctl.html#a55cfcb335e6ca73415660ad3a809bc1f">02272</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html">cvmx_pip_gbl_ctl_cn61xx</a>        <a class="code" href="unioncvmx__pip__gbl__ctl.html#a55cfcb335e6ca73415660ad3a809bc1f">cn70xxp1</a>;
<a name="l02273"></a><a class="code" href="unioncvmx__pip__gbl__ctl.html#a4ff8fa486f3154b4482e16adc2575e21">02273</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__gbl__ctl_1_1cvmx__pip__gbl__ctl__cn61xx.html">cvmx_pip_gbl_ctl_cn61xx</a>        <a class="code" href="unioncvmx__pip__gbl__ctl.html#a4ff8fa486f3154b4482e16adc2575e21">cnf71xx</a>;
<a name="l02274"></a>02274 };
<a name="l02275"></a><a class="code" href="cvmx-pip-defs_8h.html#a1366c55c342eb5c89fad754b6a9d59e0">02275</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__gbl__ctl.html" title="cvmx_pip_gbl_ctl">cvmx_pip_gbl_ctl</a> <a class="code" href="unioncvmx__pip__gbl__ctl.html" title="cvmx_pip_gbl_ctl">cvmx_pip_gbl_ctl_t</a>;
<a name="l02276"></a>02276 <span class="comment"></span>
<a name="l02277"></a>02277 <span class="comment">/**</span>
<a name="l02278"></a>02278 <span class="comment"> * cvmx_pip_hg_pri_qos</span>
<a name="l02279"></a>02279 <span class="comment"> *</span>
<a name="l02280"></a>02280 <span class="comment"> * Notes:</span>
<a name="l02281"></a>02281 <span class="comment"> * This register controls accesses to the HG_QOS_TABLE.  To write an entry of</span>
<a name="l02282"></a>02282 <span class="comment"> * the table, write PIP_HG_PRI_QOS with PRI=table address, QOS=priority level,</span>
<a name="l02283"></a>02283 <span class="comment"> * UP_QOS=1.  To read an entry of the table, write PIP_HG_PRI_QOS with</span>
<a name="l02284"></a>02284 <span class="comment"> * PRI=table address, QOS=dont_carepriority level, UP_QOS=0 and then read</span>
<a name="l02285"></a>02285 <span class="comment"> * PIP_HG_PRI_QOS.  The table data will be in PIP_HG_PRI_QOS[QOS].</span>
<a name="l02286"></a>02286 <span class="comment"> */</span>
<a name="l02287"></a><a class="code" href="unioncvmx__pip__hg__pri__qos.html">02287</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__hg__pri__qos.html" title="cvmx_pip_hg_pri_qos">cvmx_pip_hg_pri_qos</a> {
<a name="l02288"></a><a class="code" href="unioncvmx__pip__hg__pri__qos.html#a8989fd4e5e38e554cdc16c25678343c2">02288</a>     uint64_t <a class="code" href="unioncvmx__pip__hg__pri__qos.html#a8989fd4e5e38e554cdc16c25678343c2">u64</a>;
<a name="l02289"></a><a class="code" href="structcvmx__pip__hg__pri__qos_1_1cvmx__pip__hg__pri__qos__s.html">02289</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__hg__pri__qos_1_1cvmx__pip__hg__pri__qos__s.html">cvmx_pip_hg_pri_qos_s</a> {
<a name="l02290"></a>02290 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02291"></a>02291 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__hg__pri__qos_1_1cvmx__pip__hg__pri__qos__s.html#a79b959643f2112df64410573f9a0aa92">reserved_13_63</a>               : 51;
<a name="l02292"></a>02292     uint64_t <a class="code" href="structcvmx__pip__hg__pri__qos_1_1cvmx__pip__hg__pri__qos__s.html#a3d920432a8a0a4a61d77e80e8bcd7ba9">up_qos</a>                       : 1;  <span class="comment">/**&lt; When written to &apos;1&apos;, updates the entry in the</span>
<a name="l02293"></a>02293 <span class="comment">                                                         HG_QOS_TABLE as specified by PRI to a value of</span>
<a name="l02294"></a>02294 <span class="comment">                                                         QOS as follows</span>
<a name="l02295"></a>02295 <span class="comment">                                                         HG_QOS_TABLE[PRI] = QOS */</span>
<a name="l02296"></a>02296     uint64_t <a class="code" href="structcvmx__pip__hg__pri__qos_1_1cvmx__pip__hg__pri__qos__s.html#a859714a8a068783b553256b58fe85af8">reserved_11_11</a>               : 1;
<a name="l02297"></a>02297     uint64_t <a class="code" href="structcvmx__pip__hg__pri__qos_1_1cvmx__pip__hg__pri__qos__s.html#a53d4a522a02237d93bf8be83589f5eea">qos</a>                          : 3;  <span class="comment">/**&lt; QOS Map level to priority */</span>
<a name="l02298"></a>02298     uint64_t <a class="code" href="structcvmx__pip__hg__pri__qos_1_1cvmx__pip__hg__pri__qos__s.html#ae3c8ab26be78bde1b3c089f2cb21aab4">reserved_6_7</a>                 : 2;
<a name="l02299"></a>02299     uint64_t <a class="code" href="structcvmx__pip__hg__pri__qos_1_1cvmx__pip__hg__pri__qos__s.html#acc9df6a20917676a5e988a25baad4fa2">pri</a>                          : 6;  <span class="comment">/**&lt; The priority level from HiGig header</span>
<a name="l02300"></a>02300 <span class="comment">                                                         HiGig/HiGig+ PRI = [1&apos;b0, CNG[1:0], COS[2:0]]</span>
<a name="l02301"></a>02301 <span class="comment">                                                         HiGig2       PRI = [DP[1:0], TC[3:0]] */</span>
<a name="l02302"></a>02302 <span class="preprocessor">#else</span>
<a name="l02303"></a><a class="code" href="structcvmx__pip__hg__pri__qos_1_1cvmx__pip__hg__pri__qos__s.html#acc9df6a20917676a5e988a25baad4fa2">02303</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__hg__pri__qos_1_1cvmx__pip__hg__pri__qos__s.html#acc9df6a20917676a5e988a25baad4fa2">pri</a>                          : 6;
<a name="l02304"></a><a class="code" href="structcvmx__pip__hg__pri__qos_1_1cvmx__pip__hg__pri__qos__s.html#ae3c8ab26be78bde1b3c089f2cb21aab4">02304</a>     uint64_t <a class="code" href="structcvmx__pip__hg__pri__qos_1_1cvmx__pip__hg__pri__qos__s.html#ae3c8ab26be78bde1b3c089f2cb21aab4">reserved_6_7</a>                 : 2;
<a name="l02305"></a><a class="code" href="structcvmx__pip__hg__pri__qos_1_1cvmx__pip__hg__pri__qos__s.html#a53d4a522a02237d93bf8be83589f5eea">02305</a>     uint64_t <a class="code" href="structcvmx__pip__hg__pri__qos_1_1cvmx__pip__hg__pri__qos__s.html#a53d4a522a02237d93bf8be83589f5eea">qos</a>                          : 3;
<a name="l02306"></a><a class="code" href="structcvmx__pip__hg__pri__qos_1_1cvmx__pip__hg__pri__qos__s.html#a859714a8a068783b553256b58fe85af8">02306</a>     uint64_t <a class="code" href="structcvmx__pip__hg__pri__qos_1_1cvmx__pip__hg__pri__qos__s.html#a859714a8a068783b553256b58fe85af8">reserved_11_11</a>               : 1;
<a name="l02307"></a><a class="code" href="structcvmx__pip__hg__pri__qos_1_1cvmx__pip__hg__pri__qos__s.html#a3d920432a8a0a4a61d77e80e8bcd7ba9">02307</a>     uint64_t <a class="code" href="structcvmx__pip__hg__pri__qos_1_1cvmx__pip__hg__pri__qos__s.html#a3d920432a8a0a4a61d77e80e8bcd7ba9">up_qos</a>                       : 1;
<a name="l02308"></a><a class="code" href="structcvmx__pip__hg__pri__qos_1_1cvmx__pip__hg__pri__qos__s.html#a79b959643f2112df64410573f9a0aa92">02308</a>     uint64_t <a class="code" href="structcvmx__pip__hg__pri__qos_1_1cvmx__pip__hg__pri__qos__s.html#a79b959643f2112df64410573f9a0aa92">reserved_13_63</a>               : 51;
<a name="l02309"></a>02309 <span class="preprocessor">#endif</span>
<a name="l02310"></a>02310 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__hg__pri__qos.html#af1d1e5a18b96e0174219f407d592dcea">s</a>;
<a name="l02311"></a><a class="code" href="unioncvmx__pip__hg__pri__qos.html#a76fb3c87f7a422f6529e6ee5f74b4c68">02311</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__hg__pri__qos_1_1cvmx__pip__hg__pri__qos__s.html">cvmx_pip_hg_pri_qos_s</a>          <a class="code" href="unioncvmx__pip__hg__pri__qos.html#a76fb3c87f7a422f6529e6ee5f74b4c68">cn52xx</a>;
<a name="l02312"></a><a class="code" href="unioncvmx__pip__hg__pri__qos.html#ad6ae068cfc7dd336bbe916b255f008eb">02312</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__hg__pri__qos_1_1cvmx__pip__hg__pri__qos__s.html">cvmx_pip_hg_pri_qos_s</a>          <a class="code" href="unioncvmx__pip__hg__pri__qos.html#ad6ae068cfc7dd336bbe916b255f008eb">cn52xxp1</a>;
<a name="l02313"></a><a class="code" href="unioncvmx__pip__hg__pri__qos.html#a8523aca12d3f3500f15586f089ae40c9">02313</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__hg__pri__qos_1_1cvmx__pip__hg__pri__qos__s.html">cvmx_pip_hg_pri_qos_s</a>          <a class="code" href="unioncvmx__pip__hg__pri__qos.html#a8523aca12d3f3500f15586f089ae40c9">cn56xx</a>;
<a name="l02314"></a><a class="code" href="unioncvmx__pip__hg__pri__qos.html#a4e700a59eab281d3b8e9e83138513155">02314</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__hg__pri__qos_1_1cvmx__pip__hg__pri__qos__s.html">cvmx_pip_hg_pri_qos_s</a>          <a class="code" href="unioncvmx__pip__hg__pri__qos.html#a4e700a59eab281d3b8e9e83138513155">cn61xx</a>;
<a name="l02315"></a><a class="code" href="unioncvmx__pip__hg__pri__qos.html#ae5a7bd6c1662ea7986150de356d8f704">02315</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__hg__pri__qos_1_1cvmx__pip__hg__pri__qos__s.html">cvmx_pip_hg_pri_qos_s</a>          <a class="code" href="unioncvmx__pip__hg__pri__qos.html#ae5a7bd6c1662ea7986150de356d8f704">cn63xx</a>;
<a name="l02316"></a><a class="code" href="unioncvmx__pip__hg__pri__qos.html#a7d0d3cae0d82f21f2b30f64fe0beb54b">02316</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__hg__pri__qos_1_1cvmx__pip__hg__pri__qos__s.html">cvmx_pip_hg_pri_qos_s</a>          <a class="code" href="unioncvmx__pip__hg__pri__qos.html#a7d0d3cae0d82f21f2b30f64fe0beb54b">cn63xxp1</a>;
<a name="l02317"></a><a class="code" href="unioncvmx__pip__hg__pri__qos.html#a6fc821ce92e3cf2194ca0148a103a582">02317</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__hg__pri__qos_1_1cvmx__pip__hg__pri__qos__s.html">cvmx_pip_hg_pri_qos_s</a>          <a class="code" href="unioncvmx__pip__hg__pri__qos.html#a6fc821ce92e3cf2194ca0148a103a582">cn66xx</a>;
<a name="l02318"></a><a class="code" href="unioncvmx__pip__hg__pri__qos.html#a8317e306473a9c4a3ce64a6fa060a3c5">02318</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__hg__pri__qos_1_1cvmx__pip__hg__pri__qos__s.html">cvmx_pip_hg_pri_qos_s</a>          <a class="code" href="unioncvmx__pip__hg__pri__qos.html#a8317e306473a9c4a3ce64a6fa060a3c5">cn70xx</a>;
<a name="l02319"></a><a class="code" href="unioncvmx__pip__hg__pri__qos.html#ad8ad51b5828fa11c1c57faeececef293">02319</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__hg__pri__qos_1_1cvmx__pip__hg__pri__qos__s.html">cvmx_pip_hg_pri_qos_s</a>          <a class="code" href="unioncvmx__pip__hg__pri__qos.html#ad8ad51b5828fa11c1c57faeececef293">cn70xxp1</a>;
<a name="l02320"></a><a class="code" href="unioncvmx__pip__hg__pri__qos.html#a430854bd5cdded422b4f534f6486e89a">02320</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__hg__pri__qos_1_1cvmx__pip__hg__pri__qos__s.html">cvmx_pip_hg_pri_qos_s</a>          <a class="code" href="unioncvmx__pip__hg__pri__qos.html#a430854bd5cdded422b4f534f6486e89a">cnf71xx</a>;
<a name="l02321"></a>02321 };
<a name="l02322"></a><a class="code" href="cvmx-pip-defs_8h.html#af5a02dd548ad1b1d528cb1fc00ecccdb">02322</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__hg__pri__qos.html" title="cvmx_pip_hg_pri_qos">cvmx_pip_hg_pri_qos</a> <a class="code" href="unioncvmx__pip__hg__pri__qos.html" title="cvmx_pip_hg_pri_qos">cvmx_pip_hg_pri_qos_t</a>;
<a name="l02323"></a>02323 <span class="comment"></span>
<a name="l02324"></a>02324 <span class="comment">/**</span>
<a name="l02325"></a>02325 <span class="comment"> * cvmx_pip_int_en</span>
<a name="l02326"></a>02326 <span class="comment"> *</span>
<a name="l02327"></a>02327 <span class="comment"> * Determines if hardward should raise an interrupt to software</span>
<a name="l02328"></a>02328 <span class="comment"> * when an exception event occurs.</span>
<a name="l02329"></a>02329 <span class="comment"> */</span>
<a name="l02330"></a><a class="code" href="unioncvmx__pip__int__en.html">02330</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__int__en.html" title="cvmx_pip_int_en">cvmx_pip_int_en</a> {
<a name="l02331"></a><a class="code" href="unioncvmx__pip__int__en.html#a0c3e6bcc81ca55858ebb55c570b2d8b4">02331</a>     uint64_t <a class="code" href="unioncvmx__pip__int__en.html#a0c3e6bcc81ca55858ebb55c570b2d8b4">u64</a>;
<a name="l02332"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html">02332</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html">cvmx_pip_int_en_s</a> {
<a name="l02333"></a>02333 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02334"></a>02334 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#a3e73dee606ce4f27c62aab0195460b1a">reserved_13_63</a>               : 51;
<a name="l02335"></a>02335     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#a3b1ab42b459eff6b1c4600884eb6a044">punyerr</a>                      : 1;  <span class="comment">/**&lt; Frame was received with length &lt;=4B when CRC</span>
<a name="l02336"></a>02336 <span class="comment">                                                         stripping in IPD is enable */</span>
<a name="l02337"></a>02337     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#ac99a3008350c1003026d8f23a8414f13">lenerr</a>                       : 1;  <span class="comment">/**&lt; Frame was received with length error */</span>
<a name="l02338"></a>02338     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#aa3645a141826937351b9a34be4c75a61">maxerr</a>                       : 1;  <span class="comment">/**&lt; Frame was received with length &gt; max_length */</span>
<a name="l02339"></a>02339     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#a6d114a5d59b9892489e513c4baab2ee0">minerr</a>                       : 1;  <span class="comment">/**&lt; Frame was received with length &lt; min_length */</span>
<a name="l02340"></a>02340     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#a238c4867499ffd8f527f3dc35746584e">beperr</a>                       : 1;  <span class="comment">/**&lt; Parity Error in back end memory */</span>
<a name="l02341"></a>02341     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#a31427eb5cff3d33d08107b992864bdaf">feperr</a>                       : 1;  <span class="comment">/**&lt; Parity Error in front end memory */</span>
<a name="l02342"></a>02342     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#a06b48401d37de081ed7f0d91f7df39b0">todoovr</a>                      : 1;  <span class="comment">/**&lt; Todo list overflow (see PIP_BCK_PRS[HIWATER]) */</span>
<a name="l02343"></a>02343     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#a0852f417461db6a01b48681d89bad0cd">skprunt</a>                      : 1;  <span class="comment">/**&lt; Packet was engulfed by skipper */</span>
<a name="l02344"></a>02344     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#a49d91c3e5005093ce414f57fe4c4760e">badtag</a>                       : 1;  <span class="comment">/**&lt; A bad tag was sent from IPD */</span>
<a name="l02345"></a>02345     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#abe37d6a90ac6cf945cc59ecf9e518984">prtnxa</a>                       : 1;  <span class="comment">/**&lt; Non-existent port */</span>
<a name="l02346"></a>02346     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#af66fb691ea138489e85780ab309d96a3">bckprs</a>                       : 1;  <span class="comment">/**&lt; PIP asserted backpressure */</span>
<a name="l02347"></a>02347     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#af04968e93ba41833f2366792db654453">crcerr</a>                       : 1;  <span class="comment">/**&lt; PIP calculated bad CRC */</span>
<a name="l02348"></a>02348     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#a45a9c29cd5125a4a4d82be070342a6ee">pktdrp</a>                       : 1;  <span class="comment">/**&lt; Packet Dropped due to QOS */</span>
<a name="l02349"></a>02349 <span class="preprocessor">#else</span>
<a name="l02350"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#a45a9c29cd5125a4a4d82be070342a6ee">02350</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#a45a9c29cd5125a4a4d82be070342a6ee">pktdrp</a>                       : 1;
<a name="l02351"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#af04968e93ba41833f2366792db654453">02351</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#af04968e93ba41833f2366792db654453">crcerr</a>                       : 1;
<a name="l02352"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#af66fb691ea138489e85780ab309d96a3">02352</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#af66fb691ea138489e85780ab309d96a3">bckprs</a>                       : 1;
<a name="l02353"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#abe37d6a90ac6cf945cc59ecf9e518984">02353</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#abe37d6a90ac6cf945cc59ecf9e518984">prtnxa</a>                       : 1;
<a name="l02354"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#a49d91c3e5005093ce414f57fe4c4760e">02354</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#a49d91c3e5005093ce414f57fe4c4760e">badtag</a>                       : 1;
<a name="l02355"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#a0852f417461db6a01b48681d89bad0cd">02355</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#a0852f417461db6a01b48681d89bad0cd">skprunt</a>                      : 1;
<a name="l02356"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#a06b48401d37de081ed7f0d91f7df39b0">02356</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#a06b48401d37de081ed7f0d91f7df39b0">todoovr</a>                      : 1;
<a name="l02357"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#a31427eb5cff3d33d08107b992864bdaf">02357</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#a31427eb5cff3d33d08107b992864bdaf">feperr</a>                       : 1;
<a name="l02358"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#a238c4867499ffd8f527f3dc35746584e">02358</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#a238c4867499ffd8f527f3dc35746584e">beperr</a>                       : 1;
<a name="l02359"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#a6d114a5d59b9892489e513c4baab2ee0">02359</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#a6d114a5d59b9892489e513c4baab2ee0">minerr</a>                       : 1;
<a name="l02360"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#aa3645a141826937351b9a34be4c75a61">02360</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#aa3645a141826937351b9a34be4c75a61">maxerr</a>                       : 1;
<a name="l02361"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#ac99a3008350c1003026d8f23a8414f13">02361</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#ac99a3008350c1003026d8f23a8414f13">lenerr</a>                       : 1;
<a name="l02362"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#a3b1ab42b459eff6b1c4600884eb6a044">02362</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#a3b1ab42b459eff6b1c4600884eb6a044">punyerr</a>                      : 1;
<a name="l02363"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#a3e73dee606ce4f27c62aab0195460b1a">02363</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html#a3e73dee606ce4f27c62aab0195460b1a">reserved_13_63</a>               : 51;
<a name="l02364"></a>02364 <span class="preprocessor">#endif</span>
<a name="l02365"></a>02365 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__int__en.html#a3b89f8ffa354e3536244e62406460520">s</a>;
<a name="l02366"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn30xx.html">02366</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn30xx.html">cvmx_pip_int_en_cn30xx</a> {
<a name="l02367"></a>02367 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02368"></a>02368 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn30xx.html#afb47a57def4393e35c13f1c0e1daebd9">reserved_9_63</a>                : 55;
<a name="l02369"></a>02369     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn30xx.html#a87c6ce02d4d0fbe91db56881684bc7c0">beperr</a>                       : 1;  <span class="comment">/**&lt; Parity Error in back end memory */</span>
<a name="l02370"></a>02370     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn30xx.html#a77e350e6f9a513e160cee0d3942bc057">feperr</a>                       : 1;  <span class="comment">/**&lt; Parity Error in front end memory */</span>
<a name="l02371"></a>02371     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn30xx.html#a0e4ee9dba908ffcf61bc36bb135c21c5">todoovr</a>                      : 1;  <span class="comment">/**&lt; Todo list overflow</span>
<a name="l02372"></a>02372 <span class="comment">                                                         (not used in O2P) */</span>
<a name="l02373"></a>02373     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn30xx.html#a0d49ba2ee7d5f8f825dc7ea899105a1e">skprunt</a>                      : 1;  <span class="comment">/**&lt; Packet was engulfed by skipper */</span>
<a name="l02374"></a>02374     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn30xx.html#a2fe05f3e4e1748d494cbc256e154e2ae">badtag</a>                       : 1;  <span class="comment">/**&lt; A bad tag was sent from IPD */</span>
<a name="l02375"></a>02375     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn30xx.html#a92863bf09ba21eb2f852e7e947229c80">prtnxa</a>                       : 1;  <span class="comment">/**&lt; Non-existent port */</span>
<a name="l02376"></a>02376     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn30xx.html#a4b150c62c3e9601aadb40e0a2cebea69">bckprs</a>                       : 1;  <span class="comment">/**&lt; PIP asserted backpressure</span>
<a name="l02377"></a>02377 <span class="comment">                                                         (not used in O2P) */</span>
<a name="l02378"></a>02378     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn30xx.html#a377fafc723005146859f83457f5d7352">crcerr</a>                       : 1;  <span class="comment">/**&lt; PIP calculated bad CRC</span>
<a name="l02379"></a>02379 <span class="comment">                                                         (not used in O2P) */</span>
<a name="l02380"></a>02380     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn30xx.html#a1c7aa4f2c91ef9773ac791331ecb006f">pktdrp</a>                       : 1;  <span class="comment">/**&lt; Packet Dropped due to QOS */</span>
<a name="l02381"></a>02381 <span class="preprocessor">#else</span>
<a name="l02382"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn30xx.html#a1c7aa4f2c91ef9773ac791331ecb006f">02382</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn30xx.html#a1c7aa4f2c91ef9773ac791331ecb006f">pktdrp</a>                       : 1;
<a name="l02383"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn30xx.html#a377fafc723005146859f83457f5d7352">02383</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn30xx.html#a377fafc723005146859f83457f5d7352">crcerr</a>                       : 1;
<a name="l02384"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn30xx.html#a4b150c62c3e9601aadb40e0a2cebea69">02384</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn30xx.html#a4b150c62c3e9601aadb40e0a2cebea69">bckprs</a>                       : 1;
<a name="l02385"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn30xx.html#a92863bf09ba21eb2f852e7e947229c80">02385</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn30xx.html#a92863bf09ba21eb2f852e7e947229c80">prtnxa</a>                       : 1;
<a name="l02386"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn30xx.html#a2fe05f3e4e1748d494cbc256e154e2ae">02386</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn30xx.html#a2fe05f3e4e1748d494cbc256e154e2ae">badtag</a>                       : 1;
<a name="l02387"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn30xx.html#a0d49ba2ee7d5f8f825dc7ea899105a1e">02387</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn30xx.html#a0d49ba2ee7d5f8f825dc7ea899105a1e">skprunt</a>                      : 1;
<a name="l02388"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn30xx.html#a0e4ee9dba908ffcf61bc36bb135c21c5">02388</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn30xx.html#a0e4ee9dba908ffcf61bc36bb135c21c5">todoovr</a>                      : 1;
<a name="l02389"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn30xx.html#a77e350e6f9a513e160cee0d3942bc057">02389</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn30xx.html#a77e350e6f9a513e160cee0d3942bc057">feperr</a>                       : 1;
<a name="l02390"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn30xx.html#a87c6ce02d4d0fbe91db56881684bc7c0">02390</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn30xx.html#a87c6ce02d4d0fbe91db56881684bc7c0">beperr</a>                       : 1;
<a name="l02391"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn30xx.html#afb47a57def4393e35c13f1c0e1daebd9">02391</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn30xx.html#afb47a57def4393e35c13f1c0e1daebd9">reserved_9_63</a>                : 55;
<a name="l02392"></a>02392 <span class="preprocessor">#endif</span>
<a name="l02393"></a>02393 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__int__en.html#a52c4d450b5d983cba7ea0c7824c71f65">cn30xx</a>;
<a name="l02394"></a><a class="code" href="unioncvmx__pip__int__en.html#a48af1e7760073ee2df5d0f6e85a485a2">02394</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn30xx.html">cvmx_pip_int_en_cn30xx</a>         <a class="code" href="unioncvmx__pip__int__en.html#a48af1e7760073ee2df5d0f6e85a485a2">cn31xx</a>;
<a name="l02395"></a><a class="code" href="unioncvmx__pip__int__en.html#a8a9be548398bcccdde73348f793d06fb">02395</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn30xx.html">cvmx_pip_int_en_cn30xx</a>         <a class="code" href="unioncvmx__pip__int__en.html#a8a9be548398bcccdde73348f793d06fb">cn38xx</a>;
<a name="l02396"></a><a class="code" href="unioncvmx__pip__int__en.html#a6b2d83e35b353dbaa640329900439ef1">02396</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn30xx.html">cvmx_pip_int_en_cn30xx</a>         <a class="code" href="unioncvmx__pip__int__en.html#a6b2d83e35b353dbaa640329900439ef1">cn38xxp2</a>;
<a name="l02397"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html">02397</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html">cvmx_pip_int_en_cn50xx</a> {
<a name="l02398"></a>02398 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02399"></a>02399 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html#ae300e65f9e24cfd74655c9cdd73ca301">reserved_12_63</a>               : 52;
<a name="l02400"></a>02400     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html#ac219ce3b7ec7cfe66711bde402979901">lenerr</a>                       : 1;  <span class="comment">/**&lt; Frame was received with length error */</span>
<a name="l02401"></a>02401     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html#a61e0fc9c03e1fbb7ea9a062d8ff510e3">maxerr</a>                       : 1;  <span class="comment">/**&lt; Frame was received with length &gt; max_length */</span>
<a name="l02402"></a>02402     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html#a7128430880c5b1f6cdba2ebc84a8f04f">minerr</a>                       : 1;  <span class="comment">/**&lt; Frame was received with length &lt; min_length */</span>
<a name="l02403"></a>02403     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html#af1991d97773815fe4a197dc572144625">beperr</a>                       : 1;  <span class="comment">/**&lt; Parity Error in back end memory */</span>
<a name="l02404"></a>02404     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html#aaf9614fec8d800933829d1511b1d875c">feperr</a>                       : 1;  <span class="comment">/**&lt; Parity Error in front end memory */</span>
<a name="l02405"></a>02405     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html#a9cac0f6f8ae04ba37f299c29da75fe05">todoovr</a>                      : 1;  <span class="comment">/**&lt; Todo list overflow */</span>
<a name="l02406"></a>02406     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html#ac8acfb2e3b24331712ee635f6f8843e8">skprunt</a>                      : 1;  <span class="comment">/**&lt; Packet was engulfed by skipper */</span>
<a name="l02407"></a>02407     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html#a33c4122f23a8a24ccba454346f1449eb">badtag</a>                       : 1;  <span class="comment">/**&lt; A bad tag was sent from IPD */</span>
<a name="l02408"></a>02408     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html#a3501b24e386ef75acc26770d638068f8">prtnxa</a>                       : 1;  <span class="comment">/**&lt; Non-existent port */</span>
<a name="l02409"></a>02409     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html#a9f56f30abe8b8588203230939c8fe2d5">bckprs</a>                       : 1;  <span class="comment">/**&lt; PIP asserted backpressure */</span>
<a name="l02410"></a>02410     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html#aebf3dc5f2cf6479ad37f990a14aa0ff6">reserved_1_1</a>                 : 1;
<a name="l02411"></a>02411     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html#a3ce3c2407ad0b3d4e7b24e43991cf0e3">pktdrp</a>                       : 1;  <span class="comment">/**&lt; Packet Dropped due to QOS */</span>
<a name="l02412"></a>02412 <span class="preprocessor">#else</span>
<a name="l02413"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html#a3ce3c2407ad0b3d4e7b24e43991cf0e3">02413</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html#a3ce3c2407ad0b3d4e7b24e43991cf0e3">pktdrp</a>                       : 1;
<a name="l02414"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html#aebf3dc5f2cf6479ad37f990a14aa0ff6">02414</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html#aebf3dc5f2cf6479ad37f990a14aa0ff6">reserved_1_1</a>                 : 1;
<a name="l02415"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html#a9f56f30abe8b8588203230939c8fe2d5">02415</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html#a9f56f30abe8b8588203230939c8fe2d5">bckprs</a>                       : 1;
<a name="l02416"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html#a3501b24e386ef75acc26770d638068f8">02416</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html#a3501b24e386ef75acc26770d638068f8">prtnxa</a>                       : 1;
<a name="l02417"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html#a33c4122f23a8a24ccba454346f1449eb">02417</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html#a33c4122f23a8a24ccba454346f1449eb">badtag</a>                       : 1;
<a name="l02418"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html#ac8acfb2e3b24331712ee635f6f8843e8">02418</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html#ac8acfb2e3b24331712ee635f6f8843e8">skprunt</a>                      : 1;
<a name="l02419"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html#a9cac0f6f8ae04ba37f299c29da75fe05">02419</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html#a9cac0f6f8ae04ba37f299c29da75fe05">todoovr</a>                      : 1;
<a name="l02420"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html#aaf9614fec8d800933829d1511b1d875c">02420</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html#aaf9614fec8d800933829d1511b1d875c">feperr</a>                       : 1;
<a name="l02421"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html#af1991d97773815fe4a197dc572144625">02421</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html#af1991d97773815fe4a197dc572144625">beperr</a>                       : 1;
<a name="l02422"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html#a7128430880c5b1f6cdba2ebc84a8f04f">02422</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html#a7128430880c5b1f6cdba2ebc84a8f04f">minerr</a>                       : 1;
<a name="l02423"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html#a61e0fc9c03e1fbb7ea9a062d8ff510e3">02423</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html#a61e0fc9c03e1fbb7ea9a062d8ff510e3">maxerr</a>                       : 1;
<a name="l02424"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html#ac219ce3b7ec7cfe66711bde402979901">02424</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html#ac219ce3b7ec7cfe66711bde402979901">lenerr</a>                       : 1;
<a name="l02425"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html#ae300e65f9e24cfd74655c9cdd73ca301">02425</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn50xx.html#ae300e65f9e24cfd74655c9cdd73ca301">reserved_12_63</a>               : 52;
<a name="l02426"></a>02426 <span class="preprocessor">#endif</span>
<a name="l02427"></a>02427 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__int__en.html#a197f276035761eb75cc364f7c06fe65e">cn50xx</a>;
<a name="l02428"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html">02428</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html">cvmx_pip_int_en_cn52xx</a> {
<a name="l02429"></a>02429 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02430"></a>02430 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#ae2c610ea0c5da9e3f2e4e767e8d85a9f">reserved_13_63</a>               : 51;
<a name="l02431"></a>02431     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#acd0a6add66c4d79c8a894c18ab1fe160">punyerr</a>                      : 1;  <span class="comment">/**&lt; Frame was received with length &lt;=4B when CRC</span>
<a name="l02432"></a>02432 <span class="comment">                                                         stripping in IPD is enable */</span>
<a name="l02433"></a>02433     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#ae35174bade78cac745cbbaee3898a539">lenerr</a>                       : 1;  <span class="comment">/**&lt; Frame was received with length error */</span>
<a name="l02434"></a>02434     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#abc2ecab9c9b8ed9a2ff4b8a7e33a6a46">maxerr</a>                       : 1;  <span class="comment">/**&lt; Frame was received with length &gt; max_length */</span>
<a name="l02435"></a>02435     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#ae5199f16a51c9964a1174042fc7de4e9">minerr</a>                       : 1;  <span class="comment">/**&lt; Frame was received with length &lt; min_length */</span>
<a name="l02436"></a>02436     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#a9eb2fff24638445237bb8be33c01d16f">beperr</a>                       : 1;  <span class="comment">/**&lt; Parity Error in back end memory */</span>
<a name="l02437"></a>02437     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#ab64b8fa560b7b76d9e6cf8531f1c5145">feperr</a>                       : 1;  <span class="comment">/**&lt; Parity Error in front end memory */</span>
<a name="l02438"></a>02438     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#adb2a015ae99720778b6db7e4999020ba">todoovr</a>                      : 1;  <span class="comment">/**&lt; Todo list overflow */</span>
<a name="l02439"></a>02439     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#aa5244e00def07fec58e223cd7ad59b52">skprunt</a>                      : 1;  <span class="comment">/**&lt; Packet was engulfed by skipper */</span>
<a name="l02440"></a>02440     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#afd3f5deb8586f9e09e0f022b4d5f6b0e">badtag</a>                       : 1;  <span class="comment">/**&lt; A bad tag was sent from IPD */</span>
<a name="l02441"></a>02441     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#a496ab1113297a9c5652b6f4139065ba2">prtnxa</a>                       : 1;  <span class="comment">/**&lt; Non-existent port */</span>
<a name="l02442"></a>02442     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#ae441a3e45dd57f8de911a1fc28b3aae4">bckprs</a>                       : 1;  <span class="comment">/**&lt; PIP asserted backpressure */</span>
<a name="l02443"></a>02443     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#af4b90ac12679d1045f9ac65d5d2d7205">reserved_1_1</a>                 : 1;
<a name="l02444"></a>02444     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#aab633f73b443e3f073bef9c07ccc4196">pktdrp</a>                       : 1;  <span class="comment">/**&lt; Packet Dropped due to QOS */</span>
<a name="l02445"></a>02445 <span class="preprocessor">#else</span>
<a name="l02446"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#aab633f73b443e3f073bef9c07ccc4196">02446</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#aab633f73b443e3f073bef9c07ccc4196">pktdrp</a>                       : 1;
<a name="l02447"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#af4b90ac12679d1045f9ac65d5d2d7205">02447</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#af4b90ac12679d1045f9ac65d5d2d7205">reserved_1_1</a>                 : 1;
<a name="l02448"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#ae441a3e45dd57f8de911a1fc28b3aae4">02448</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#ae441a3e45dd57f8de911a1fc28b3aae4">bckprs</a>                       : 1;
<a name="l02449"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#a496ab1113297a9c5652b6f4139065ba2">02449</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#a496ab1113297a9c5652b6f4139065ba2">prtnxa</a>                       : 1;
<a name="l02450"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#afd3f5deb8586f9e09e0f022b4d5f6b0e">02450</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#afd3f5deb8586f9e09e0f022b4d5f6b0e">badtag</a>                       : 1;
<a name="l02451"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#aa5244e00def07fec58e223cd7ad59b52">02451</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#aa5244e00def07fec58e223cd7ad59b52">skprunt</a>                      : 1;
<a name="l02452"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#adb2a015ae99720778b6db7e4999020ba">02452</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#adb2a015ae99720778b6db7e4999020ba">todoovr</a>                      : 1;
<a name="l02453"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#ab64b8fa560b7b76d9e6cf8531f1c5145">02453</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#ab64b8fa560b7b76d9e6cf8531f1c5145">feperr</a>                       : 1;
<a name="l02454"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#a9eb2fff24638445237bb8be33c01d16f">02454</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#a9eb2fff24638445237bb8be33c01d16f">beperr</a>                       : 1;
<a name="l02455"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#ae5199f16a51c9964a1174042fc7de4e9">02455</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#ae5199f16a51c9964a1174042fc7de4e9">minerr</a>                       : 1;
<a name="l02456"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#abc2ecab9c9b8ed9a2ff4b8a7e33a6a46">02456</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#abc2ecab9c9b8ed9a2ff4b8a7e33a6a46">maxerr</a>                       : 1;
<a name="l02457"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#ae35174bade78cac745cbbaee3898a539">02457</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#ae35174bade78cac745cbbaee3898a539">lenerr</a>                       : 1;
<a name="l02458"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#acd0a6add66c4d79c8a894c18ab1fe160">02458</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#acd0a6add66c4d79c8a894c18ab1fe160">punyerr</a>                      : 1;
<a name="l02459"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#ae2c610ea0c5da9e3f2e4e767e8d85a9f">02459</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html#ae2c610ea0c5da9e3f2e4e767e8d85a9f">reserved_13_63</a>               : 51;
<a name="l02460"></a>02460 <span class="preprocessor">#endif</span>
<a name="l02461"></a>02461 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__int__en.html#a753ebc2c5c024033b57a7fbf897619b3">cn52xx</a>;
<a name="l02462"></a><a class="code" href="unioncvmx__pip__int__en.html#a05609f64f5d0625b8afa5bfea72ef794">02462</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn52xx.html">cvmx_pip_int_en_cn52xx</a>         <a class="code" href="unioncvmx__pip__int__en.html#a05609f64f5d0625b8afa5bfea72ef794">cn52xxp1</a>;
<a name="l02463"></a><a class="code" href="unioncvmx__pip__int__en.html#a431ef3f71ebab1a6089ee8e0fa07c7a2">02463</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html">cvmx_pip_int_en_s</a>              <a class="code" href="unioncvmx__pip__int__en.html#a431ef3f71ebab1a6089ee8e0fa07c7a2">cn56xx</a>;
<a name="l02464"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html">02464</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html">cvmx_pip_int_en_cn56xxp1</a> {
<a name="l02465"></a>02465 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02466"></a>02466 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html#ade6be1af0140fc524674566657eace61">reserved_12_63</a>               : 52;
<a name="l02467"></a>02467     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html#a36e4414ad9cea2646e4d3a2fb6384e21">lenerr</a>                       : 1;  <span class="comment">/**&lt; Frame was received with length error */</span>
<a name="l02468"></a>02468     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html#ad4b43b892ed02ff1608b0412630cacda">maxerr</a>                       : 1;  <span class="comment">/**&lt; Frame was received with length &gt; max_length */</span>
<a name="l02469"></a>02469     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html#a0fd5bb608cffd102efec08e9b12a040a">minerr</a>                       : 1;  <span class="comment">/**&lt; Frame was received with length &lt; min_length */</span>
<a name="l02470"></a>02470     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html#a8749339dbd932a278310641f00c169bd">beperr</a>                       : 1;  <span class="comment">/**&lt; Parity Error in back end memory */</span>
<a name="l02471"></a>02471     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html#abc29e858b45654b6d49425057312e211">feperr</a>                       : 1;  <span class="comment">/**&lt; Parity Error in front end memory */</span>
<a name="l02472"></a>02472     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html#a0b6a6290b3d31ba628dfbcc679bfa005">todoovr</a>                      : 1;  <span class="comment">/**&lt; Todo list overflow (see PIP_BCK_PRS[HIWATER]) */</span>
<a name="l02473"></a>02473     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html#a5c35df530a1c36428332a647ec21930b">skprunt</a>                      : 1;  <span class="comment">/**&lt; Packet was engulfed by skipper */</span>
<a name="l02474"></a>02474     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html#a1e425cb9a6e0512bfc0c18215b5cc2e8">badtag</a>                       : 1;  <span class="comment">/**&lt; A bad tag was sent from IPD */</span>
<a name="l02475"></a>02475     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html#aa3d7bdf5e139530c197719344a5aea38">prtnxa</a>                       : 1;  <span class="comment">/**&lt; Non-existent port */</span>
<a name="l02476"></a>02476     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html#ad842cd087eb736f20ac189a1324e0e59">bckprs</a>                       : 1;  <span class="comment">/**&lt; PIP asserted backpressure */</span>
<a name="l02477"></a>02477     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html#a5e7f1bf369759ae0b774e697868c9d44">crcerr</a>                       : 1;  <span class="comment">/**&lt; PIP calculated bad CRC</span>
<a name="l02478"></a>02478 <span class="comment">                                                         (Disabled in 56xx) */</span>
<a name="l02479"></a>02479     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html#aa17d99e963572b1134ed6163387013b2">pktdrp</a>                       : 1;  <span class="comment">/**&lt; Packet Dropped due to QOS */</span>
<a name="l02480"></a>02480 <span class="preprocessor">#else</span>
<a name="l02481"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html#aa17d99e963572b1134ed6163387013b2">02481</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html#aa17d99e963572b1134ed6163387013b2">pktdrp</a>                       : 1;
<a name="l02482"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html#a5e7f1bf369759ae0b774e697868c9d44">02482</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html#a5e7f1bf369759ae0b774e697868c9d44">crcerr</a>                       : 1;
<a name="l02483"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html#ad842cd087eb736f20ac189a1324e0e59">02483</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html#ad842cd087eb736f20ac189a1324e0e59">bckprs</a>                       : 1;
<a name="l02484"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html#aa3d7bdf5e139530c197719344a5aea38">02484</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html#aa3d7bdf5e139530c197719344a5aea38">prtnxa</a>                       : 1;
<a name="l02485"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html#a1e425cb9a6e0512bfc0c18215b5cc2e8">02485</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html#a1e425cb9a6e0512bfc0c18215b5cc2e8">badtag</a>                       : 1;
<a name="l02486"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html#a5c35df530a1c36428332a647ec21930b">02486</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html#a5c35df530a1c36428332a647ec21930b">skprunt</a>                      : 1;
<a name="l02487"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html#a0b6a6290b3d31ba628dfbcc679bfa005">02487</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html#a0b6a6290b3d31ba628dfbcc679bfa005">todoovr</a>                      : 1;
<a name="l02488"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html#abc29e858b45654b6d49425057312e211">02488</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html#abc29e858b45654b6d49425057312e211">feperr</a>                       : 1;
<a name="l02489"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html#a8749339dbd932a278310641f00c169bd">02489</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html#a8749339dbd932a278310641f00c169bd">beperr</a>                       : 1;
<a name="l02490"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html#a0fd5bb608cffd102efec08e9b12a040a">02490</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html#a0fd5bb608cffd102efec08e9b12a040a">minerr</a>                       : 1;
<a name="l02491"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html#ad4b43b892ed02ff1608b0412630cacda">02491</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html#ad4b43b892ed02ff1608b0412630cacda">maxerr</a>                       : 1;
<a name="l02492"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html#a36e4414ad9cea2646e4d3a2fb6384e21">02492</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html#a36e4414ad9cea2646e4d3a2fb6384e21">lenerr</a>                       : 1;
<a name="l02493"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html#ade6be1af0140fc524674566657eace61">02493</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn56xxp1.html#ade6be1af0140fc524674566657eace61">reserved_12_63</a>               : 52;
<a name="l02494"></a>02494 <span class="preprocessor">#endif</span>
<a name="l02495"></a>02495 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__int__en.html#a6ae77541b2f4247af12521b122fdb9ac">cn56xxp1</a>;
<a name="l02496"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn58xx.html">02496</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn58xx.html">cvmx_pip_int_en_cn58xx</a> {
<a name="l02497"></a>02497 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02498"></a>02498 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn58xx.html#abc974948eb4c6520dd5af2a93713e5f4">reserved_13_63</a>               : 51;
<a name="l02499"></a>02499     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn58xx.html#a1c7ac8f8ee9ce05dcf05e509feed030e">punyerr</a>                      : 1;  <span class="comment">/**&lt; Frame was received with length &lt;=4B when CRC</span>
<a name="l02500"></a>02500 <span class="comment">                                                         stripping in IPD is enable */</span>
<a name="l02501"></a>02501     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn58xx.html#a4fbe4c1bcc198443ae28f0cc2cb7d52c">reserved_9_11</a>                : 3;
<a name="l02502"></a>02502     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn58xx.html#ab8f6a585f258a30e5a938fc4a034e825">beperr</a>                       : 1;  <span class="comment">/**&lt; Parity Error in back end memory */</span>
<a name="l02503"></a>02503     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn58xx.html#ab7f8ccf8521652022aaa124de177b2d2">feperr</a>                       : 1;  <span class="comment">/**&lt; Parity Error in front end memory */</span>
<a name="l02504"></a>02504     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn58xx.html#aac2e73940f31c3003b421b8fd2a61d43">todoovr</a>                      : 1;  <span class="comment">/**&lt; Todo list overflow (see PIP_BCK_PRS[HIWATER]) */</span>
<a name="l02505"></a>02505     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn58xx.html#a46318faff33d1ec5b17324f14430706d">skprunt</a>                      : 1;  <span class="comment">/**&lt; Packet was engulfed by skipper */</span>
<a name="l02506"></a>02506     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn58xx.html#a975233dd57e262f5a6a8a18f85b21a34">badtag</a>                       : 1;  <span class="comment">/**&lt; A bad tag was sent from IPD */</span>
<a name="l02507"></a>02507     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn58xx.html#a7be116031d12f5abfcfbdf7ff79833b8">prtnxa</a>                       : 1;  <span class="comment">/**&lt; Non-existent port */</span>
<a name="l02508"></a>02508     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn58xx.html#a734a59d3d26ca51b58d73877b9afd6e5">bckprs</a>                       : 1;  <span class="comment">/**&lt; PIP asserted backpressure */</span>
<a name="l02509"></a>02509     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn58xx.html#a641e4cf0c524a5ce5aa459a41927b7e8">crcerr</a>                       : 1;  <span class="comment">/**&lt; PIP calculated bad CRC */</span>
<a name="l02510"></a>02510     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn58xx.html#a63c2e2a9ec66b9cfd75d957fa8b4c42e">pktdrp</a>                       : 1;  <span class="comment">/**&lt; Packet Dropped due to QOS */</span>
<a name="l02511"></a>02511 <span class="preprocessor">#else</span>
<a name="l02512"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn58xx.html#a63c2e2a9ec66b9cfd75d957fa8b4c42e">02512</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn58xx.html#a63c2e2a9ec66b9cfd75d957fa8b4c42e">pktdrp</a>                       : 1;
<a name="l02513"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn58xx.html#a641e4cf0c524a5ce5aa459a41927b7e8">02513</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn58xx.html#a641e4cf0c524a5ce5aa459a41927b7e8">crcerr</a>                       : 1;
<a name="l02514"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn58xx.html#a734a59d3d26ca51b58d73877b9afd6e5">02514</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn58xx.html#a734a59d3d26ca51b58d73877b9afd6e5">bckprs</a>                       : 1;
<a name="l02515"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn58xx.html#a7be116031d12f5abfcfbdf7ff79833b8">02515</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn58xx.html#a7be116031d12f5abfcfbdf7ff79833b8">prtnxa</a>                       : 1;
<a name="l02516"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn58xx.html#a975233dd57e262f5a6a8a18f85b21a34">02516</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn58xx.html#a975233dd57e262f5a6a8a18f85b21a34">badtag</a>                       : 1;
<a name="l02517"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn58xx.html#a46318faff33d1ec5b17324f14430706d">02517</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn58xx.html#a46318faff33d1ec5b17324f14430706d">skprunt</a>                      : 1;
<a name="l02518"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn58xx.html#aac2e73940f31c3003b421b8fd2a61d43">02518</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn58xx.html#aac2e73940f31c3003b421b8fd2a61d43">todoovr</a>                      : 1;
<a name="l02519"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn58xx.html#ab7f8ccf8521652022aaa124de177b2d2">02519</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn58xx.html#ab7f8ccf8521652022aaa124de177b2d2">feperr</a>                       : 1;
<a name="l02520"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn58xx.html#ab8f6a585f258a30e5a938fc4a034e825">02520</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn58xx.html#ab8f6a585f258a30e5a938fc4a034e825">beperr</a>                       : 1;
<a name="l02521"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn58xx.html#a4fbe4c1bcc198443ae28f0cc2cb7d52c">02521</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn58xx.html#a4fbe4c1bcc198443ae28f0cc2cb7d52c">reserved_9_11</a>                : 3;
<a name="l02522"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn58xx.html#a1c7ac8f8ee9ce05dcf05e509feed030e">02522</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn58xx.html#a1c7ac8f8ee9ce05dcf05e509feed030e">punyerr</a>                      : 1;
<a name="l02523"></a><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn58xx.html#abc974948eb4c6520dd5af2a93713e5f4">02523</a>     uint64_t <a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn58xx.html#abc974948eb4c6520dd5af2a93713e5f4">reserved_13_63</a>               : 51;
<a name="l02524"></a>02524 <span class="preprocessor">#endif</span>
<a name="l02525"></a>02525 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__int__en.html#a25de432bde61acec75da6f27634e03b6">cn58xx</a>;
<a name="l02526"></a><a class="code" href="unioncvmx__pip__int__en.html#af321b7b85270046f3ad694e0d35809ab">02526</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__cn30xx.html">cvmx_pip_int_en_cn30xx</a>         <a class="code" href="unioncvmx__pip__int__en.html#af321b7b85270046f3ad694e0d35809ab">cn58xxp1</a>;
<a name="l02527"></a><a class="code" href="unioncvmx__pip__int__en.html#acc643d69e4b54ec8e5c45681a7287a50">02527</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html">cvmx_pip_int_en_s</a>              <a class="code" href="unioncvmx__pip__int__en.html#acc643d69e4b54ec8e5c45681a7287a50">cn61xx</a>;
<a name="l02528"></a><a class="code" href="unioncvmx__pip__int__en.html#a87323dbba562d43af1690cc965d14496">02528</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html">cvmx_pip_int_en_s</a>              <a class="code" href="unioncvmx__pip__int__en.html#a87323dbba562d43af1690cc965d14496">cn63xx</a>;
<a name="l02529"></a><a class="code" href="unioncvmx__pip__int__en.html#abf30299f57f9fcde586a12c38768cf78">02529</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html">cvmx_pip_int_en_s</a>              <a class="code" href="unioncvmx__pip__int__en.html#abf30299f57f9fcde586a12c38768cf78">cn63xxp1</a>;
<a name="l02530"></a><a class="code" href="unioncvmx__pip__int__en.html#a6580a0484626c75718318239268adea1">02530</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html">cvmx_pip_int_en_s</a>              <a class="code" href="unioncvmx__pip__int__en.html#a6580a0484626c75718318239268adea1">cn66xx</a>;
<a name="l02531"></a><a class="code" href="unioncvmx__pip__int__en.html#ac248b69542dfbfe7bcfca68e48340d52">02531</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html">cvmx_pip_int_en_s</a>              <a class="code" href="unioncvmx__pip__int__en.html#ac248b69542dfbfe7bcfca68e48340d52">cn68xx</a>;
<a name="l02532"></a><a class="code" href="unioncvmx__pip__int__en.html#affb2239d1639cbc9d1c6b9ae24e31589">02532</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html">cvmx_pip_int_en_s</a>              <a class="code" href="unioncvmx__pip__int__en.html#affb2239d1639cbc9d1c6b9ae24e31589">cn68xxp1</a>;
<a name="l02533"></a><a class="code" href="unioncvmx__pip__int__en.html#a22a2994775313f29fd33730790076d91">02533</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html">cvmx_pip_int_en_s</a>              <a class="code" href="unioncvmx__pip__int__en.html#a22a2994775313f29fd33730790076d91">cn70xx</a>;
<a name="l02534"></a><a class="code" href="unioncvmx__pip__int__en.html#a6869dbd6e472ebcc24eecd8f8b7010d6">02534</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html">cvmx_pip_int_en_s</a>              <a class="code" href="unioncvmx__pip__int__en.html#a6869dbd6e472ebcc24eecd8f8b7010d6">cn70xxp1</a>;
<a name="l02535"></a><a class="code" href="unioncvmx__pip__int__en.html#acbe9f2d10dacff34e22d5a73175de052">02535</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__en_1_1cvmx__pip__int__en__s.html">cvmx_pip_int_en_s</a>              <a class="code" href="unioncvmx__pip__int__en.html#acbe9f2d10dacff34e22d5a73175de052">cnf71xx</a>;
<a name="l02536"></a>02536 };
<a name="l02537"></a><a class="code" href="cvmx-pip-defs_8h.html#a3b372db09fe773c518160dca27042cfa">02537</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__int__en.html" title="cvmx_pip_int_en">cvmx_pip_int_en</a> <a class="code" href="unioncvmx__pip__int__en.html" title="cvmx_pip_int_en">cvmx_pip_int_en_t</a>;
<a name="l02538"></a>02538 <span class="comment"></span>
<a name="l02539"></a>02539 <span class="comment">/**</span>
<a name="l02540"></a>02540 <span class="comment"> * cvmx_pip_int_reg</span>
<a name="l02541"></a>02541 <span class="comment"> *</span>
<a name="l02542"></a>02542 <span class="comment"> * Any exception event that occurs is captured in the PIP_INT_REG.</span>
<a name="l02543"></a>02543 <span class="comment"> * PIP_INT_REG will set the exception bit regardless of the value</span>
<a name="l02544"></a>02544 <span class="comment"> * of PIP_INT_EN.  PIP_INT_EN only controls if an interrupt is</span>
<a name="l02545"></a>02545 <span class="comment"> * raised to software.</span>
<a name="l02546"></a>02546 <span class="comment"> */</span>
<a name="l02547"></a><a class="code" href="unioncvmx__pip__int__reg.html">02547</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__int__reg.html" title="cvmx_pip_int_reg">cvmx_pip_int_reg</a> {
<a name="l02548"></a><a class="code" href="unioncvmx__pip__int__reg.html#a28a71c8e4729b057a2c9f9882c47503c">02548</a>     uint64_t <a class="code" href="unioncvmx__pip__int__reg.html#a28a71c8e4729b057a2c9f9882c47503c">u64</a>;
<a name="l02549"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html">02549</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html">cvmx_pip_int_reg_s</a> {
<a name="l02550"></a>02550 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02551"></a>02551 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#a0f23a9b6b75e7e6dc5d2b2eef7f95586">reserved_13_63</a>               : 51;
<a name="l02552"></a>02552     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#a33dfed252b7a7103075d03ea44225958">punyerr</a>                      : 1;  <span class="comment">/**&lt; Frame was received with length &lt;=4B when CRC</span>
<a name="l02553"></a>02553 <span class="comment">                                                         stripping in IPD is enable */</span>
<a name="l02554"></a>02554     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#ae52926f9b094196c94e2a1aeb899ed57">lenerr</a>                       : 1;  <span class="comment">/**&lt; Frame was received with length error */</span>
<a name="l02555"></a>02555     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#a2f522a5d0ce284056136fe251cfa5b81">maxerr</a>                       : 1;  <span class="comment">/**&lt; Frame was received with length &gt; max_length */</span>
<a name="l02556"></a>02556     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#a89d0786ab6eca75f9f5b06d5d0537a54">minerr</a>                       : 1;  <span class="comment">/**&lt; Frame was received with length &lt; min_length */</span>
<a name="l02557"></a>02557     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#acfae02c26d4de7fb63296eafeda1c9ee">beperr</a>                       : 1;  <span class="comment">/**&lt; Parity Error in back end memory */</span>
<a name="l02558"></a>02558     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#abc603613736b4fc92b64b2151f6cb64d">feperr</a>                       : 1;  <span class="comment">/**&lt; Parity Error in front end memory */</span>
<a name="l02559"></a>02559     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#acfed583b3136cd8a1fc9421682cca108">todoovr</a>                      : 1;  <span class="comment">/**&lt; Todo list overflow (see PIP_BCK_PRS[HIWATER]) */</span>
<a name="l02560"></a>02560     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#a737843f1da6d4fe4e3a153b67d999260">skprunt</a>                      : 1;  <span class="comment">/**&lt; Packet was engulfed by skipper</span>
<a name="l02561"></a>02561 <span class="comment">                                                         This interrupt can occur with received PARTIAL</span>
<a name="l02562"></a>02562 <span class="comment">                                                         packets that are truncated to SKIP bytes or</span>
<a name="l02563"></a>02563 <span class="comment">                                                         smaller. */</span>
<a name="l02564"></a>02564     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#a04b8dd309b5440e618506d97826f48bb">badtag</a>                       : 1;  <span class="comment">/**&lt; A bad tag was sent from IPD */</span>
<a name="l02565"></a>02565     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#a03a4ca61c45ec5da47b8ad01d83238ce">prtnxa</a>                       : 1;  <span class="comment">/**&lt; Non-existent port */</span>
<a name="l02566"></a>02566     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#a9159f3ffb4f9f16cfae9189ce2b1e16f">bckprs</a>                       : 1;  <span class="comment">/**&lt; PIP asserted backpressure */</span>
<a name="l02567"></a>02567     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#a8d3fe32637528aa0305fa146175ddba6">crcerr</a>                       : 1;  <span class="comment">/**&lt; PIP calculated bad CRC */</span>
<a name="l02568"></a>02568     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#a7bc7555ec1055696c14feb19c7cc1933">pktdrp</a>                       : 1;  <span class="comment">/**&lt; Packet Dropped due to QOS */</span>
<a name="l02569"></a>02569 <span class="preprocessor">#else</span>
<a name="l02570"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#a7bc7555ec1055696c14feb19c7cc1933">02570</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#a7bc7555ec1055696c14feb19c7cc1933">pktdrp</a>                       : 1;
<a name="l02571"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#a8d3fe32637528aa0305fa146175ddba6">02571</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#a8d3fe32637528aa0305fa146175ddba6">crcerr</a>                       : 1;
<a name="l02572"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#a9159f3ffb4f9f16cfae9189ce2b1e16f">02572</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#a9159f3ffb4f9f16cfae9189ce2b1e16f">bckprs</a>                       : 1;
<a name="l02573"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#a03a4ca61c45ec5da47b8ad01d83238ce">02573</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#a03a4ca61c45ec5da47b8ad01d83238ce">prtnxa</a>                       : 1;
<a name="l02574"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#a04b8dd309b5440e618506d97826f48bb">02574</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#a04b8dd309b5440e618506d97826f48bb">badtag</a>                       : 1;
<a name="l02575"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#a737843f1da6d4fe4e3a153b67d999260">02575</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#a737843f1da6d4fe4e3a153b67d999260">skprunt</a>                      : 1;
<a name="l02576"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#acfed583b3136cd8a1fc9421682cca108">02576</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#acfed583b3136cd8a1fc9421682cca108">todoovr</a>                      : 1;
<a name="l02577"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#abc603613736b4fc92b64b2151f6cb64d">02577</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#abc603613736b4fc92b64b2151f6cb64d">feperr</a>                       : 1;
<a name="l02578"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#acfae02c26d4de7fb63296eafeda1c9ee">02578</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#acfae02c26d4de7fb63296eafeda1c9ee">beperr</a>                       : 1;
<a name="l02579"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#a89d0786ab6eca75f9f5b06d5d0537a54">02579</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#a89d0786ab6eca75f9f5b06d5d0537a54">minerr</a>                       : 1;
<a name="l02580"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#a2f522a5d0ce284056136fe251cfa5b81">02580</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#a2f522a5d0ce284056136fe251cfa5b81">maxerr</a>                       : 1;
<a name="l02581"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#ae52926f9b094196c94e2a1aeb899ed57">02581</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#ae52926f9b094196c94e2a1aeb899ed57">lenerr</a>                       : 1;
<a name="l02582"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#a33dfed252b7a7103075d03ea44225958">02582</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#a33dfed252b7a7103075d03ea44225958">punyerr</a>                      : 1;
<a name="l02583"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#a0f23a9b6b75e7e6dc5d2b2eef7f95586">02583</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html#a0f23a9b6b75e7e6dc5d2b2eef7f95586">reserved_13_63</a>               : 51;
<a name="l02584"></a>02584 <span class="preprocessor">#endif</span>
<a name="l02585"></a>02585 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__int__reg.html#a2b43ea15b77a733259f62de0a3240908">s</a>;
<a name="l02586"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn30xx.html">02586</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn30xx.html">cvmx_pip_int_reg_cn30xx</a> {
<a name="l02587"></a>02587 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02588"></a>02588 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn30xx.html#a8f55775b9d96327cf481e82f5ab86082">reserved_9_63</a>                : 55;
<a name="l02589"></a>02589     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn30xx.html#a30a6b6d429aa0ff0c6581ab937857c5e">beperr</a>                       : 1;  <span class="comment">/**&lt; Parity Error in back end memory */</span>
<a name="l02590"></a>02590     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn30xx.html#ad4fc5ba80517ee97bd3d973f01bd1d1e">feperr</a>                       : 1;  <span class="comment">/**&lt; Parity Error in front end memory */</span>
<a name="l02591"></a>02591     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn30xx.html#a0768d47cb87c8d8da35d29c4374430dc">todoovr</a>                      : 1;  <span class="comment">/**&lt; Todo list overflow</span>
<a name="l02592"></a>02592 <span class="comment">                                                         (not used in O2P) */</span>
<a name="l02593"></a>02593     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn30xx.html#a63dbf420c2f242c6958051b1a240ecf2">skprunt</a>                      : 1;  <span class="comment">/**&lt; Packet was engulfed by skipper</span>
<a name="l02594"></a>02594 <span class="comment">                                                         This interrupt can occur with received PARTIAL</span>
<a name="l02595"></a>02595 <span class="comment">                                                         packets that are truncated to SKIP bytes or</span>
<a name="l02596"></a>02596 <span class="comment">                                                         smaller. */</span>
<a name="l02597"></a>02597     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn30xx.html#a705b62f4693fdb28adc244d1cb435d89">badtag</a>                       : 1;  <span class="comment">/**&lt; A bad tag was sent from IPD */</span>
<a name="l02598"></a>02598     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn30xx.html#ae691898e7c8cb75208586302845149e7">prtnxa</a>                       : 1;  <span class="comment">/**&lt; Non-existent port */</span>
<a name="l02599"></a>02599     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn30xx.html#a63314f5c17d373c6233d055f02439013">bckprs</a>                       : 1;  <span class="comment">/**&lt; PIP asserted backpressure</span>
<a name="l02600"></a>02600 <span class="comment">                                                         (not used in O2P) */</span>
<a name="l02601"></a>02601     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn30xx.html#ac5b1919e73557d84a8ccafdc2fff74f1">crcerr</a>                       : 1;  <span class="comment">/**&lt; PIP calculated bad CRC</span>
<a name="l02602"></a>02602 <span class="comment">                                                         (not used in O2P) */</span>
<a name="l02603"></a>02603     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn30xx.html#a97f1d0d3ca76ed3365690df366116257">pktdrp</a>                       : 1;  <span class="comment">/**&lt; Packet Dropped due to QOS */</span>
<a name="l02604"></a>02604 <span class="preprocessor">#else</span>
<a name="l02605"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn30xx.html#a97f1d0d3ca76ed3365690df366116257">02605</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn30xx.html#a97f1d0d3ca76ed3365690df366116257">pktdrp</a>                       : 1;
<a name="l02606"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn30xx.html#ac5b1919e73557d84a8ccafdc2fff74f1">02606</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn30xx.html#ac5b1919e73557d84a8ccafdc2fff74f1">crcerr</a>                       : 1;
<a name="l02607"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn30xx.html#a63314f5c17d373c6233d055f02439013">02607</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn30xx.html#a63314f5c17d373c6233d055f02439013">bckprs</a>                       : 1;
<a name="l02608"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn30xx.html#ae691898e7c8cb75208586302845149e7">02608</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn30xx.html#ae691898e7c8cb75208586302845149e7">prtnxa</a>                       : 1;
<a name="l02609"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn30xx.html#a705b62f4693fdb28adc244d1cb435d89">02609</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn30xx.html#a705b62f4693fdb28adc244d1cb435d89">badtag</a>                       : 1;
<a name="l02610"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn30xx.html#a63dbf420c2f242c6958051b1a240ecf2">02610</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn30xx.html#a63dbf420c2f242c6958051b1a240ecf2">skprunt</a>                      : 1;
<a name="l02611"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn30xx.html#a0768d47cb87c8d8da35d29c4374430dc">02611</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn30xx.html#a0768d47cb87c8d8da35d29c4374430dc">todoovr</a>                      : 1;
<a name="l02612"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn30xx.html#ad4fc5ba80517ee97bd3d973f01bd1d1e">02612</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn30xx.html#ad4fc5ba80517ee97bd3d973f01bd1d1e">feperr</a>                       : 1;
<a name="l02613"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn30xx.html#a30a6b6d429aa0ff0c6581ab937857c5e">02613</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn30xx.html#a30a6b6d429aa0ff0c6581ab937857c5e">beperr</a>                       : 1;
<a name="l02614"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn30xx.html#a8f55775b9d96327cf481e82f5ab86082">02614</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn30xx.html#a8f55775b9d96327cf481e82f5ab86082">reserved_9_63</a>                : 55;
<a name="l02615"></a>02615 <span class="preprocessor">#endif</span>
<a name="l02616"></a>02616 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__int__reg.html#a2a028f08d4d8f322674197ca54fd2c74">cn30xx</a>;
<a name="l02617"></a><a class="code" href="unioncvmx__pip__int__reg.html#a1ea148115ece9f4491a40ac828f7c509">02617</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn30xx.html">cvmx_pip_int_reg_cn30xx</a>        <a class="code" href="unioncvmx__pip__int__reg.html#a1ea148115ece9f4491a40ac828f7c509">cn31xx</a>;
<a name="l02618"></a><a class="code" href="unioncvmx__pip__int__reg.html#a8503113fb44803eb21796529f26f5bc0">02618</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn30xx.html">cvmx_pip_int_reg_cn30xx</a>        <a class="code" href="unioncvmx__pip__int__reg.html#a8503113fb44803eb21796529f26f5bc0">cn38xx</a>;
<a name="l02619"></a><a class="code" href="unioncvmx__pip__int__reg.html#afe8a26e50b0b40aaa0976fdc285ecf8c">02619</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn30xx.html">cvmx_pip_int_reg_cn30xx</a>        <a class="code" href="unioncvmx__pip__int__reg.html#afe8a26e50b0b40aaa0976fdc285ecf8c">cn38xxp2</a>;
<a name="l02620"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html">02620</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html">cvmx_pip_int_reg_cn50xx</a> {
<a name="l02621"></a>02621 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02622"></a>02622 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html#afe8ae1a802fed103bae47f6e15cf9854">reserved_12_63</a>               : 52;
<a name="l02623"></a>02623     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html#ac0918d0873f573529c20ab0191ba360d">lenerr</a>                       : 1;  <span class="comment">/**&lt; Frame was received with length error */</span>
<a name="l02624"></a>02624     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html#a45bcf2e7ffb6b6f26da698d1bb96d55c">maxerr</a>                       : 1;  <span class="comment">/**&lt; Frame was received with length &gt; max_length */</span>
<a name="l02625"></a>02625     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html#ab319f93e6b77762591d26c37c40169d2">minerr</a>                       : 1;  <span class="comment">/**&lt; Frame was received with length &lt; min_length */</span>
<a name="l02626"></a>02626     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html#a1e2cdb312a57315122cd1eb82c1bb335">beperr</a>                       : 1;  <span class="comment">/**&lt; Parity Error in back end memory */</span>
<a name="l02627"></a>02627     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html#aa8fcf53ad637120f92df5e3c278aac66">feperr</a>                       : 1;  <span class="comment">/**&lt; Parity Error in front end memory */</span>
<a name="l02628"></a>02628     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html#aaeb1a0381449fc7eaaf408f31716813b">todoovr</a>                      : 1;  <span class="comment">/**&lt; Todo list overflow */</span>
<a name="l02629"></a>02629     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html#a2019b588457a132efc8fdeb3c19eaab2">skprunt</a>                      : 1;  <span class="comment">/**&lt; Packet was engulfed by skipper</span>
<a name="l02630"></a>02630 <span class="comment">                                                         This interrupt can occur with received PARTIAL</span>
<a name="l02631"></a>02631 <span class="comment">                                                         packets that are truncated to SKIP bytes or</span>
<a name="l02632"></a>02632 <span class="comment">                                                         smaller. */</span>
<a name="l02633"></a>02633     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html#aa737f92cbf33a7a38391e765e5784abe">badtag</a>                       : 1;  <span class="comment">/**&lt; A bad tag was sent from IPD */</span>
<a name="l02634"></a>02634     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html#afed7daf05f1e39165d1ec012556332b3">prtnxa</a>                       : 1;  <span class="comment">/**&lt; Non-existent port */</span>
<a name="l02635"></a>02635     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html#aab3e927d5cc27f6a8cb5a07437ff119a">bckprs</a>                       : 1;  <span class="comment">/**&lt; PIP asserted backpressure */</span>
<a name="l02636"></a>02636     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html#a99a191108c9aef4dfecf69489b7c1449">reserved_1_1</a>                 : 1;
<a name="l02637"></a>02637     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html#aacd9e86cac06ddbde2c279edafb429e1">pktdrp</a>                       : 1;  <span class="comment">/**&lt; Packet Dropped due to QOS */</span>
<a name="l02638"></a>02638 <span class="preprocessor">#else</span>
<a name="l02639"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html#aacd9e86cac06ddbde2c279edafb429e1">02639</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html#aacd9e86cac06ddbde2c279edafb429e1">pktdrp</a>                       : 1;
<a name="l02640"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html#a99a191108c9aef4dfecf69489b7c1449">02640</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html#a99a191108c9aef4dfecf69489b7c1449">reserved_1_1</a>                 : 1;
<a name="l02641"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html#aab3e927d5cc27f6a8cb5a07437ff119a">02641</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html#aab3e927d5cc27f6a8cb5a07437ff119a">bckprs</a>                       : 1;
<a name="l02642"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html#afed7daf05f1e39165d1ec012556332b3">02642</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html#afed7daf05f1e39165d1ec012556332b3">prtnxa</a>                       : 1;
<a name="l02643"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html#aa737f92cbf33a7a38391e765e5784abe">02643</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html#aa737f92cbf33a7a38391e765e5784abe">badtag</a>                       : 1;
<a name="l02644"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html#a2019b588457a132efc8fdeb3c19eaab2">02644</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html#a2019b588457a132efc8fdeb3c19eaab2">skprunt</a>                      : 1;
<a name="l02645"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html#aaeb1a0381449fc7eaaf408f31716813b">02645</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html#aaeb1a0381449fc7eaaf408f31716813b">todoovr</a>                      : 1;
<a name="l02646"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html#aa8fcf53ad637120f92df5e3c278aac66">02646</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html#aa8fcf53ad637120f92df5e3c278aac66">feperr</a>                       : 1;
<a name="l02647"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html#a1e2cdb312a57315122cd1eb82c1bb335">02647</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html#a1e2cdb312a57315122cd1eb82c1bb335">beperr</a>                       : 1;
<a name="l02648"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html#ab319f93e6b77762591d26c37c40169d2">02648</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html#ab319f93e6b77762591d26c37c40169d2">minerr</a>                       : 1;
<a name="l02649"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html#a45bcf2e7ffb6b6f26da698d1bb96d55c">02649</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html#a45bcf2e7ffb6b6f26da698d1bb96d55c">maxerr</a>                       : 1;
<a name="l02650"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html#ac0918d0873f573529c20ab0191ba360d">02650</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html#ac0918d0873f573529c20ab0191ba360d">lenerr</a>                       : 1;
<a name="l02651"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html#afe8ae1a802fed103bae47f6e15cf9854">02651</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn50xx.html#afe8ae1a802fed103bae47f6e15cf9854">reserved_12_63</a>               : 52;
<a name="l02652"></a>02652 <span class="preprocessor">#endif</span>
<a name="l02653"></a>02653 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__int__reg.html#aeac78a28f9cc9ec36635ebdb8c77cb1c">cn50xx</a>;
<a name="l02654"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html">02654</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html">cvmx_pip_int_reg_cn52xx</a> {
<a name="l02655"></a>02655 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02656"></a>02656 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#aa6b1c798ee7e6498e1a020d60a798c5a">reserved_13_63</a>               : 51;
<a name="l02657"></a>02657     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#ae6a1b0f93e958a0bc6376dbc9946a14f">punyerr</a>                      : 1;  <span class="comment">/**&lt; Frame was received with length &lt;=4B when CRC</span>
<a name="l02658"></a>02658 <span class="comment">                                                         stripping in IPD is enable */</span>
<a name="l02659"></a>02659     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#a2211f3dd5346677a7a436407546b6991">lenerr</a>                       : 1;  <span class="comment">/**&lt; Frame was received with length error */</span>
<a name="l02660"></a>02660     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#adea0d0eabeb0242d0ba1ed3dfb170be5">maxerr</a>                       : 1;  <span class="comment">/**&lt; Frame was received with length &gt; max_length */</span>
<a name="l02661"></a>02661     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#a26ba3e51440809ff8ee6991f234bc18f">minerr</a>                       : 1;  <span class="comment">/**&lt; Frame was received with length &lt; min_length */</span>
<a name="l02662"></a>02662     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#a2bd96744c7abe84d4aefa1d3a6001223">beperr</a>                       : 1;  <span class="comment">/**&lt; Parity Error in back end memory */</span>
<a name="l02663"></a>02663     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#a6cf2d80f98c4600678dfa6fd772ec46b">feperr</a>                       : 1;  <span class="comment">/**&lt; Parity Error in front end memory */</span>
<a name="l02664"></a>02664     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#a3b341f9c2ae73f0ad83fe86b1188263e">todoovr</a>                      : 1;  <span class="comment">/**&lt; Todo list overflow */</span>
<a name="l02665"></a>02665     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#a594ff3c343b22e750ec97cde5fde6d95">skprunt</a>                      : 1;  <span class="comment">/**&lt; Packet was engulfed by skipper</span>
<a name="l02666"></a>02666 <span class="comment">                                                         This interrupt can occur with received PARTIAL</span>
<a name="l02667"></a>02667 <span class="comment">                                                         packets that are truncated to SKIP bytes or</span>
<a name="l02668"></a>02668 <span class="comment">                                                         smaller. */</span>
<a name="l02669"></a>02669     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#a074df989df98b46f501b51a22a10091b">badtag</a>                       : 1;  <span class="comment">/**&lt; A bad tag was sent from IPD */</span>
<a name="l02670"></a>02670     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#abcc5f00c5478b0e6fd8b03197015f57e">prtnxa</a>                       : 1;  <span class="comment">/**&lt; Non-existent port */</span>
<a name="l02671"></a>02671     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#a406cd26422e3e4d76736ab80c2eb2fe6">bckprs</a>                       : 1;  <span class="comment">/**&lt; PIP asserted backpressure */</span>
<a name="l02672"></a>02672     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#aa75163fc6dfdaaef4ec2b290d1ebc446">reserved_1_1</a>                 : 1;
<a name="l02673"></a>02673     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#a084a331facd9203d91dbb452b376c93c">pktdrp</a>                       : 1;  <span class="comment">/**&lt; Packet Dropped due to QOS */</span>
<a name="l02674"></a>02674 <span class="preprocessor">#else</span>
<a name="l02675"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#a084a331facd9203d91dbb452b376c93c">02675</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#a084a331facd9203d91dbb452b376c93c">pktdrp</a>                       : 1;
<a name="l02676"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#aa75163fc6dfdaaef4ec2b290d1ebc446">02676</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#aa75163fc6dfdaaef4ec2b290d1ebc446">reserved_1_1</a>                 : 1;
<a name="l02677"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#a406cd26422e3e4d76736ab80c2eb2fe6">02677</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#a406cd26422e3e4d76736ab80c2eb2fe6">bckprs</a>                       : 1;
<a name="l02678"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#abcc5f00c5478b0e6fd8b03197015f57e">02678</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#abcc5f00c5478b0e6fd8b03197015f57e">prtnxa</a>                       : 1;
<a name="l02679"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#a074df989df98b46f501b51a22a10091b">02679</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#a074df989df98b46f501b51a22a10091b">badtag</a>                       : 1;
<a name="l02680"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#a594ff3c343b22e750ec97cde5fde6d95">02680</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#a594ff3c343b22e750ec97cde5fde6d95">skprunt</a>                      : 1;
<a name="l02681"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#a3b341f9c2ae73f0ad83fe86b1188263e">02681</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#a3b341f9c2ae73f0ad83fe86b1188263e">todoovr</a>                      : 1;
<a name="l02682"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#a6cf2d80f98c4600678dfa6fd772ec46b">02682</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#a6cf2d80f98c4600678dfa6fd772ec46b">feperr</a>                       : 1;
<a name="l02683"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#a2bd96744c7abe84d4aefa1d3a6001223">02683</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#a2bd96744c7abe84d4aefa1d3a6001223">beperr</a>                       : 1;
<a name="l02684"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#a26ba3e51440809ff8ee6991f234bc18f">02684</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#a26ba3e51440809ff8ee6991f234bc18f">minerr</a>                       : 1;
<a name="l02685"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#adea0d0eabeb0242d0ba1ed3dfb170be5">02685</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#adea0d0eabeb0242d0ba1ed3dfb170be5">maxerr</a>                       : 1;
<a name="l02686"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#a2211f3dd5346677a7a436407546b6991">02686</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#a2211f3dd5346677a7a436407546b6991">lenerr</a>                       : 1;
<a name="l02687"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#ae6a1b0f93e958a0bc6376dbc9946a14f">02687</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#ae6a1b0f93e958a0bc6376dbc9946a14f">punyerr</a>                      : 1;
<a name="l02688"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#aa6b1c798ee7e6498e1a020d60a798c5a">02688</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html#aa6b1c798ee7e6498e1a020d60a798c5a">reserved_13_63</a>               : 51;
<a name="l02689"></a>02689 <span class="preprocessor">#endif</span>
<a name="l02690"></a>02690 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__int__reg.html#a1ac4162ec3d7c6e79a3fe21d52ab9566">cn52xx</a>;
<a name="l02691"></a><a class="code" href="unioncvmx__pip__int__reg.html#a04e3c2ad081161aee444529c5f9f7dfc">02691</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn52xx.html">cvmx_pip_int_reg_cn52xx</a>        <a class="code" href="unioncvmx__pip__int__reg.html#a04e3c2ad081161aee444529c5f9f7dfc">cn52xxp1</a>;
<a name="l02692"></a><a class="code" href="unioncvmx__pip__int__reg.html#a72dd94b77e8ef8f12ad64a1de3333cdd">02692</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html">cvmx_pip_int_reg_s</a>             <a class="code" href="unioncvmx__pip__int__reg.html#a72dd94b77e8ef8f12ad64a1de3333cdd">cn56xx</a>;
<a name="l02693"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html">02693</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html">cvmx_pip_int_reg_cn56xxp1</a> {
<a name="l02694"></a>02694 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02695"></a>02695 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html#a54eb3dc3bbc66b15c1b5effa1fa2298b">reserved_12_63</a>               : 52;
<a name="l02696"></a>02696     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html#a1e5f4108f457e8b0394c2475b23c1853">lenerr</a>                       : 1;  <span class="comment">/**&lt; Frame was received with length error */</span>
<a name="l02697"></a>02697     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html#ad6f46750b90b2ac66e9abc06cc9f9b07">maxerr</a>                       : 1;  <span class="comment">/**&lt; Frame was received with length &gt; max_length */</span>
<a name="l02698"></a>02698     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html#add2bd61aa7aca6c916b81d0fb2879eff">minerr</a>                       : 1;  <span class="comment">/**&lt; Frame was received with length &lt; min_length */</span>
<a name="l02699"></a>02699     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html#a2f1c42bd426bfc4c67ebd8e981bbb9d8">beperr</a>                       : 1;  <span class="comment">/**&lt; Parity Error in back end memory */</span>
<a name="l02700"></a>02700     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html#a0893f94e8bf4980bea529c06e546620c">feperr</a>                       : 1;  <span class="comment">/**&lt; Parity Error in front end memory */</span>
<a name="l02701"></a>02701     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html#a8dcc6a25939bc9347ef1abf36331409c">todoovr</a>                      : 1;  <span class="comment">/**&lt; Todo list overflow (see PIP_BCK_PRS[HIWATER]) */</span>
<a name="l02702"></a>02702     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html#a30f9356ff3853de298cd34978feb71e5">skprunt</a>                      : 1;  <span class="comment">/**&lt; Packet was engulfed by skipper</span>
<a name="l02703"></a>02703 <span class="comment">                                                         This interrupt can occur with received PARTIAL</span>
<a name="l02704"></a>02704 <span class="comment">                                                         packets that are truncated to SKIP bytes or</span>
<a name="l02705"></a>02705 <span class="comment">                                                         smaller. */</span>
<a name="l02706"></a>02706     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html#a96168120300166bdaf02ad6611e5c8fe">badtag</a>                       : 1;  <span class="comment">/**&lt; A bad tag was sent from IPD */</span>
<a name="l02707"></a>02707     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html#a1bc2238e04dcf4f3a778eac685402846">prtnxa</a>                       : 1;  <span class="comment">/**&lt; Non-existent port */</span>
<a name="l02708"></a>02708     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html#a74463bb4f0d6b7a531fc5f32daa28805">bckprs</a>                       : 1;  <span class="comment">/**&lt; PIP asserted backpressure */</span>
<a name="l02709"></a>02709     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html#a9d687be803b17f5ba0328f15f0bfd687">crcerr</a>                       : 1;  <span class="comment">/**&lt; PIP calculated bad CRC</span>
<a name="l02710"></a>02710 <span class="comment">                                                         (Disabled in 56xx) */</span>
<a name="l02711"></a>02711     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html#a1636b383beffa43512af86e68927a519">pktdrp</a>                       : 1;  <span class="comment">/**&lt; Packet Dropped due to QOS */</span>
<a name="l02712"></a>02712 <span class="preprocessor">#else</span>
<a name="l02713"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html#a1636b383beffa43512af86e68927a519">02713</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html#a1636b383beffa43512af86e68927a519">pktdrp</a>                       : 1;
<a name="l02714"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html#a9d687be803b17f5ba0328f15f0bfd687">02714</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html#a9d687be803b17f5ba0328f15f0bfd687">crcerr</a>                       : 1;
<a name="l02715"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html#a74463bb4f0d6b7a531fc5f32daa28805">02715</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html#a74463bb4f0d6b7a531fc5f32daa28805">bckprs</a>                       : 1;
<a name="l02716"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html#a1bc2238e04dcf4f3a778eac685402846">02716</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html#a1bc2238e04dcf4f3a778eac685402846">prtnxa</a>                       : 1;
<a name="l02717"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html#a96168120300166bdaf02ad6611e5c8fe">02717</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html#a96168120300166bdaf02ad6611e5c8fe">badtag</a>                       : 1;
<a name="l02718"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html#a30f9356ff3853de298cd34978feb71e5">02718</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html#a30f9356ff3853de298cd34978feb71e5">skprunt</a>                      : 1;
<a name="l02719"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html#a8dcc6a25939bc9347ef1abf36331409c">02719</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html#a8dcc6a25939bc9347ef1abf36331409c">todoovr</a>                      : 1;
<a name="l02720"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html#a0893f94e8bf4980bea529c06e546620c">02720</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html#a0893f94e8bf4980bea529c06e546620c">feperr</a>                       : 1;
<a name="l02721"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html#a2f1c42bd426bfc4c67ebd8e981bbb9d8">02721</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html#a2f1c42bd426bfc4c67ebd8e981bbb9d8">beperr</a>                       : 1;
<a name="l02722"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html#add2bd61aa7aca6c916b81d0fb2879eff">02722</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html#add2bd61aa7aca6c916b81d0fb2879eff">minerr</a>                       : 1;
<a name="l02723"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html#ad6f46750b90b2ac66e9abc06cc9f9b07">02723</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html#ad6f46750b90b2ac66e9abc06cc9f9b07">maxerr</a>                       : 1;
<a name="l02724"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html#a1e5f4108f457e8b0394c2475b23c1853">02724</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html#a1e5f4108f457e8b0394c2475b23c1853">lenerr</a>                       : 1;
<a name="l02725"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html#a54eb3dc3bbc66b15c1b5effa1fa2298b">02725</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn56xxp1.html#a54eb3dc3bbc66b15c1b5effa1fa2298b">reserved_12_63</a>               : 52;
<a name="l02726"></a>02726 <span class="preprocessor">#endif</span>
<a name="l02727"></a>02727 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__int__reg.html#a687fb6058f8f22bcce269dc80ebf9e11">cn56xxp1</a>;
<a name="l02728"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn58xx.html">02728</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn58xx.html">cvmx_pip_int_reg_cn58xx</a> {
<a name="l02729"></a>02729 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02730"></a>02730 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn58xx.html#a7c53c650adc703f7d7c35bdea68dff4c">reserved_13_63</a>               : 51;
<a name="l02731"></a>02731     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn58xx.html#ad9a455594f3cc3590ee7e1c18ecdaacb">punyerr</a>                      : 1;  <span class="comment">/**&lt; Frame was received with length &lt;=4B when CRC</span>
<a name="l02732"></a>02732 <span class="comment">                                                         stripping in IPD is enable */</span>
<a name="l02733"></a>02733     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn58xx.html#a0e31234475d1c68efe3df6be9fa94e8e">reserved_9_11</a>                : 3;
<a name="l02734"></a>02734     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn58xx.html#a767aad4df0f1206c1449b2fc6fc99656">beperr</a>                       : 1;  <span class="comment">/**&lt; Parity Error in back end memory */</span>
<a name="l02735"></a>02735     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn58xx.html#a78cb0b1c1a057b97f0cb91ca22cf5663">feperr</a>                       : 1;  <span class="comment">/**&lt; Parity Error in front end memory */</span>
<a name="l02736"></a>02736     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn58xx.html#a1e337cb784ddbb3d0ab431c215f5d4ee">todoovr</a>                      : 1;  <span class="comment">/**&lt; Todo list overflow (see PIP_BCK_PRS[HIWATER]) */</span>
<a name="l02737"></a>02737     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn58xx.html#afb8d6dfb2046d2a2fd8fd069bcc855c2">skprunt</a>                      : 1;  <span class="comment">/**&lt; Packet was engulfed by skipper</span>
<a name="l02738"></a>02738 <span class="comment">                                                         This interrupt can occur with received PARTIAL</span>
<a name="l02739"></a>02739 <span class="comment">                                                         packets that are truncated to SKIP bytes or</span>
<a name="l02740"></a>02740 <span class="comment">                                                         smaller. */</span>
<a name="l02741"></a>02741     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn58xx.html#a27af277e2c651aebdc5dcb5427afc3e1">badtag</a>                       : 1;  <span class="comment">/**&lt; A bad tag was sent from IPD */</span>
<a name="l02742"></a>02742     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn58xx.html#acf7389c01eab8c90f9a71b6f7724e68a">prtnxa</a>                       : 1;  <span class="comment">/**&lt; Non-existent port */</span>
<a name="l02743"></a>02743     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn58xx.html#a293a3e7243f1b3ffc90f9bd97beb2392">bckprs</a>                       : 1;  <span class="comment">/**&lt; PIP asserted backpressure */</span>
<a name="l02744"></a>02744     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn58xx.html#a137172139a5df61eb206e8fc41ef1133">crcerr</a>                       : 1;  <span class="comment">/**&lt; PIP calculated bad CRC */</span>
<a name="l02745"></a>02745     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn58xx.html#a113f7225793588f8627b6e30dd6e5fef">pktdrp</a>                       : 1;  <span class="comment">/**&lt; Packet Dropped due to QOS */</span>
<a name="l02746"></a>02746 <span class="preprocessor">#else</span>
<a name="l02747"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn58xx.html#a113f7225793588f8627b6e30dd6e5fef">02747</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn58xx.html#a113f7225793588f8627b6e30dd6e5fef">pktdrp</a>                       : 1;
<a name="l02748"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn58xx.html#a137172139a5df61eb206e8fc41ef1133">02748</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn58xx.html#a137172139a5df61eb206e8fc41ef1133">crcerr</a>                       : 1;
<a name="l02749"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn58xx.html#a293a3e7243f1b3ffc90f9bd97beb2392">02749</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn58xx.html#a293a3e7243f1b3ffc90f9bd97beb2392">bckprs</a>                       : 1;
<a name="l02750"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn58xx.html#acf7389c01eab8c90f9a71b6f7724e68a">02750</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn58xx.html#acf7389c01eab8c90f9a71b6f7724e68a">prtnxa</a>                       : 1;
<a name="l02751"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn58xx.html#a27af277e2c651aebdc5dcb5427afc3e1">02751</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn58xx.html#a27af277e2c651aebdc5dcb5427afc3e1">badtag</a>                       : 1;
<a name="l02752"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn58xx.html#afb8d6dfb2046d2a2fd8fd069bcc855c2">02752</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn58xx.html#afb8d6dfb2046d2a2fd8fd069bcc855c2">skprunt</a>                      : 1;
<a name="l02753"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn58xx.html#a1e337cb784ddbb3d0ab431c215f5d4ee">02753</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn58xx.html#a1e337cb784ddbb3d0ab431c215f5d4ee">todoovr</a>                      : 1;
<a name="l02754"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn58xx.html#a78cb0b1c1a057b97f0cb91ca22cf5663">02754</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn58xx.html#a78cb0b1c1a057b97f0cb91ca22cf5663">feperr</a>                       : 1;
<a name="l02755"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn58xx.html#a767aad4df0f1206c1449b2fc6fc99656">02755</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn58xx.html#a767aad4df0f1206c1449b2fc6fc99656">beperr</a>                       : 1;
<a name="l02756"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn58xx.html#a0e31234475d1c68efe3df6be9fa94e8e">02756</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn58xx.html#a0e31234475d1c68efe3df6be9fa94e8e">reserved_9_11</a>                : 3;
<a name="l02757"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn58xx.html#ad9a455594f3cc3590ee7e1c18ecdaacb">02757</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn58xx.html#ad9a455594f3cc3590ee7e1c18ecdaacb">punyerr</a>                      : 1;
<a name="l02758"></a><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn58xx.html#a7c53c650adc703f7d7c35bdea68dff4c">02758</a>     uint64_t <a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn58xx.html#a7c53c650adc703f7d7c35bdea68dff4c">reserved_13_63</a>               : 51;
<a name="l02759"></a>02759 <span class="preprocessor">#endif</span>
<a name="l02760"></a>02760 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__int__reg.html#acdf03b65c04fe074a2affbe1a504d1e3">cn58xx</a>;
<a name="l02761"></a><a class="code" href="unioncvmx__pip__int__reg.html#abfb94c55a34282b681f531ef02d7266f">02761</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__cn30xx.html">cvmx_pip_int_reg_cn30xx</a>        <a class="code" href="unioncvmx__pip__int__reg.html#abfb94c55a34282b681f531ef02d7266f">cn58xxp1</a>;
<a name="l02762"></a><a class="code" href="unioncvmx__pip__int__reg.html#a77ac0a9c20bfdbcf9faea6a25d4f9a5b">02762</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html">cvmx_pip_int_reg_s</a>             <a class="code" href="unioncvmx__pip__int__reg.html#a77ac0a9c20bfdbcf9faea6a25d4f9a5b">cn61xx</a>;
<a name="l02763"></a><a class="code" href="unioncvmx__pip__int__reg.html#a8fa4a5b20fd0f50747c8caaaf020def8">02763</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html">cvmx_pip_int_reg_s</a>             <a class="code" href="unioncvmx__pip__int__reg.html#a8fa4a5b20fd0f50747c8caaaf020def8">cn63xx</a>;
<a name="l02764"></a><a class="code" href="unioncvmx__pip__int__reg.html#a14174e9883eb30e5c6b1653cced39a42">02764</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html">cvmx_pip_int_reg_s</a>             <a class="code" href="unioncvmx__pip__int__reg.html#a14174e9883eb30e5c6b1653cced39a42">cn63xxp1</a>;
<a name="l02765"></a><a class="code" href="unioncvmx__pip__int__reg.html#a937f36dd1c4774e7dc946cd08e3e0606">02765</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html">cvmx_pip_int_reg_s</a>             <a class="code" href="unioncvmx__pip__int__reg.html#a937f36dd1c4774e7dc946cd08e3e0606">cn66xx</a>;
<a name="l02766"></a><a class="code" href="unioncvmx__pip__int__reg.html#a7d8b649e86fcdd7a1d55fdd1c13a92bb">02766</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html">cvmx_pip_int_reg_s</a>             <a class="code" href="unioncvmx__pip__int__reg.html#a7d8b649e86fcdd7a1d55fdd1c13a92bb">cn68xx</a>;
<a name="l02767"></a><a class="code" href="unioncvmx__pip__int__reg.html#af6d43ed3a20ce29921eaf8ff6d672823">02767</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html">cvmx_pip_int_reg_s</a>             <a class="code" href="unioncvmx__pip__int__reg.html#af6d43ed3a20ce29921eaf8ff6d672823">cn68xxp1</a>;
<a name="l02768"></a><a class="code" href="unioncvmx__pip__int__reg.html#a226f82901a979c6184e30d439c6ad20a">02768</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html">cvmx_pip_int_reg_s</a>             <a class="code" href="unioncvmx__pip__int__reg.html#a226f82901a979c6184e30d439c6ad20a">cn70xx</a>;
<a name="l02769"></a><a class="code" href="unioncvmx__pip__int__reg.html#a05b8748fc7e48b663b9ec07fffeb89ec">02769</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html">cvmx_pip_int_reg_s</a>             <a class="code" href="unioncvmx__pip__int__reg.html#a05b8748fc7e48b663b9ec07fffeb89ec">cn70xxp1</a>;
<a name="l02770"></a><a class="code" href="unioncvmx__pip__int__reg.html#ac4bb8dda1808dd35cb00ba769db1dfbf">02770</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__int__reg_1_1cvmx__pip__int__reg__s.html">cvmx_pip_int_reg_s</a>             <a class="code" href="unioncvmx__pip__int__reg.html#ac4bb8dda1808dd35cb00ba769db1dfbf">cnf71xx</a>;
<a name="l02771"></a>02771 };
<a name="l02772"></a><a class="code" href="cvmx-pip-defs_8h.html#a52aa33b26be92eeabc9fac7a893ae4a0">02772</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__int__reg.html" title="cvmx_pip_int_reg">cvmx_pip_int_reg</a> <a class="code" href="unioncvmx__pip__int__reg.html" title="cvmx_pip_int_reg">cvmx_pip_int_reg_t</a>;
<a name="l02773"></a>02773 <span class="comment"></span>
<a name="l02774"></a>02774 <span class="comment">/**</span>
<a name="l02775"></a>02775 <span class="comment"> * cvmx_pip_ip_offset</span>
<a name="l02776"></a>02776 <span class="comment"> *</span>
<a name="l02777"></a>02777 <span class="comment"> * An 8-byte offset to find the start of the IP header in the data portion of IP workQ entires</span>
<a name="l02778"></a>02778 <span class="comment"> *</span>
<a name="l02779"></a>02779 <span class="comment"> */</span>
<a name="l02780"></a><a class="code" href="unioncvmx__pip__ip__offset.html">02780</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__ip__offset.html" title="cvmx_pip_ip_offset">cvmx_pip_ip_offset</a> {
<a name="l02781"></a><a class="code" href="unioncvmx__pip__ip__offset.html#afb402622fb15ff2c2111a2fe472eac44">02781</a>     uint64_t <a class="code" href="unioncvmx__pip__ip__offset.html#afb402622fb15ff2c2111a2fe472eac44">u64</a>;
<a name="l02782"></a><a class="code" href="structcvmx__pip__ip__offset_1_1cvmx__pip__ip__offset__s.html">02782</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__ip__offset_1_1cvmx__pip__ip__offset__s.html">cvmx_pip_ip_offset_s</a> {
<a name="l02783"></a>02783 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02784"></a>02784 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__ip__offset_1_1cvmx__pip__ip__offset__s.html#a3a1a0e85a19630b6be41ab42ec2106dc">reserved_3_63</a>                : 61;
<a name="l02785"></a>02785     uint64_t offset                       : 3;  <span class="comment">/**&lt; Number of 8B ticks to include in workQ entry</span>
<a name="l02786"></a>02786 <span class="comment">                                                          prior to IP data</span>
<a name="l02787"></a>02787 <span class="comment">                                                         - 0:  0 Bytes / IP start at WORD4 of workQ entry</span>
<a name="l02788"></a>02788 <span class="comment">                                                         - 1:  8 Bytes / IP start at WORD5 of workQ entry</span>
<a name="l02789"></a>02789 <span class="comment">                                                         - 2: 16 Bytes / IP start at WORD6 of workQ entry</span>
<a name="l02790"></a>02790 <span class="comment">                                                         - 3: 24 Bytes / IP start at WORD7 of workQ entry</span>
<a name="l02791"></a>02791 <span class="comment">                                                         - 4: 32 Bytes / IP start at WORD8 of workQ entry</span>
<a name="l02792"></a>02792 <span class="comment">                                                         - 5: 40 Bytes / IP start at WORD9 of workQ entry</span>
<a name="l02793"></a>02793 <span class="comment">                                                         - 6: 48 Bytes / IP start at WORD10 of workQ entry</span>
<a name="l02794"></a>02794 <span class="comment">                                                         - 7: 56 Bytes / IP start at WORD11 of workQ entry */</span>
<a name="l02795"></a>02795 <span class="preprocessor">#else</span>
<a name="l02796"></a><a class="code" href="structcvmx__pip__ip__offset_1_1cvmx__pip__ip__offset__s.html#ab37dab34533bd6550f672b1f148ad027">02796</a> <span class="preprocessor"></span>    uint64_t offset                       : 3;
<a name="l02797"></a><a class="code" href="structcvmx__pip__ip__offset_1_1cvmx__pip__ip__offset__s.html#a3a1a0e85a19630b6be41ab42ec2106dc">02797</a>     uint64_t <a class="code" href="structcvmx__pip__ip__offset_1_1cvmx__pip__ip__offset__s.html#a3a1a0e85a19630b6be41ab42ec2106dc">reserved_3_63</a>                : 61;
<a name="l02798"></a>02798 <span class="preprocessor">#endif</span>
<a name="l02799"></a>02799 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__ip__offset.html#aa10ae480048beecb409c88d31a0ad270">s</a>;
<a name="l02800"></a><a class="code" href="unioncvmx__pip__ip__offset.html#a4fa7695c8553e6121ceed5e6c5edcee7">02800</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__ip__offset_1_1cvmx__pip__ip__offset__s.html">cvmx_pip_ip_offset_s</a>           <a class="code" href="unioncvmx__pip__ip__offset.html#a4fa7695c8553e6121ceed5e6c5edcee7">cn30xx</a>;
<a name="l02801"></a><a class="code" href="unioncvmx__pip__ip__offset.html#a3886f8a7636729e5025df95a6314b800">02801</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__ip__offset_1_1cvmx__pip__ip__offset__s.html">cvmx_pip_ip_offset_s</a>           <a class="code" href="unioncvmx__pip__ip__offset.html#a3886f8a7636729e5025df95a6314b800">cn31xx</a>;
<a name="l02802"></a><a class="code" href="unioncvmx__pip__ip__offset.html#aaec5c9f7dee7f2e185fa95e0a3af0fb0">02802</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__ip__offset_1_1cvmx__pip__ip__offset__s.html">cvmx_pip_ip_offset_s</a>           <a class="code" href="unioncvmx__pip__ip__offset.html#aaec5c9f7dee7f2e185fa95e0a3af0fb0">cn38xx</a>;
<a name="l02803"></a><a class="code" href="unioncvmx__pip__ip__offset.html#a2547a80f12dec61b4e6782785cbbe93e">02803</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__ip__offset_1_1cvmx__pip__ip__offset__s.html">cvmx_pip_ip_offset_s</a>           <a class="code" href="unioncvmx__pip__ip__offset.html#a2547a80f12dec61b4e6782785cbbe93e">cn38xxp2</a>;
<a name="l02804"></a><a class="code" href="unioncvmx__pip__ip__offset.html#a2e2544350148a8e9e21e29e8e1f4e4bd">02804</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__ip__offset_1_1cvmx__pip__ip__offset__s.html">cvmx_pip_ip_offset_s</a>           <a class="code" href="unioncvmx__pip__ip__offset.html#a2e2544350148a8e9e21e29e8e1f4e4bd">cn50xx</a>;
<a name="l02805"></a><a class="code" href="unioncvmx__pip__ip__offset.html#a91add6ac38e6fa8d818169912f67008d">02805</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__ip__offset_1_1cvmx__pip__ip__offset__s.html">cvmx_pip_ip_offset_s</a>           <a class="code" href="unioncvmx__pip__ip__offset.html#a91add6ac38e6fa8d818169912f67008d">cn52xx</a>;
<a name="l02806"></a><a class="code" href="unioncvmx__pip__ip__offset.html#ac25107e182d49bc4b60cff597bd0a6bb">02806</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__ip__offset_1_1cvmx__pip__ip__offset__s.html">cvmx_pip_ip_offset_s</a>           <a class="code" href="unioncvmx__pip__ip__offset.html#ac25107e182d49bc4b60cff597bd0a6bb">cn52xxp1</a>;
<a name="l02807"></a><a class="code" href="unioncvmx__pip__ip__offset.html#aa78981bcc41f3d80f0287f2365d0ce12">02807</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__ip__offset_1_1cvmx__pip__ip__offset__s.html">cvmx_pip_ip_offset_s</a>           <a class="code" href="unioncvmx__pip__ip__offset.html#aa78981bcc41f3d80f0287f2365d0ce12">cn56xx</a>;
<a name="l02808"></a><a class="code" href="unioncvmx__pip__ip__offset.html#aa3b3aaa534adff73de8f7a6b28cc9808">02808</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__ip__offset_1_1cvmx__pip__ip__offset__s.html">cvmx_pip_ip_offset_s</a>           <a class="code" href="unioncvmx__pip__ip__offset.html#aa3b3aaa534adff73de8f7a6b28cc9808">cn56xxp1</a>;
<a name="l02809"></a><a class="code" href="unioncvmx__pip__ip__offset.html#ac105965f739b506f930d6ccc64f71911">02809</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__ip__offset_1_1cvmx__pip__ip__offset__s.html">cvmx_pip_ip_offset_s</a>           <a class="code" href="unioncvmx__pip__ip__offset.html#ac105965f739b506f930d6ccc64f71911">cn58xx</a>;
<a name="l02810"></a><a class="code" href="unioncvmx__pip__ip__offset.html#ac964bf09eb9cca46d9aee5b37a9dece2">02810</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__ip__offset_1_1cvmx__pip__ip__offset__s.html">cvmx_pip_ip_offset_s</a>           <a class="code" href="unioncvmx__pip__ip__offset.html#ac964bf09eb9cca46d9aee5b37a9dece2">cn58xxp1</a>;
<a name="l02811"></a><a class="code" href="unioncvmx__pip__ip__offset.html#a99507f123e890b5e71609ce7382c4e89">02811</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__ip__offset_1_1cvmx__pip__ip__offset__s.html">cvmx_pip_ip_offset_s</a>           <a class="code" href="unioncvmx__pip__ip__offset.html#a99507f123e890b5e71609ce7382c4e89">cn61xx</a>;
<a name="l02812"></a><a class="code" href="unioncvmx__pip__ip__offset.html#a6cf5454a9aff3f600160bf3ba5974b06">02812</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__ip__offset_1_1cvmx__pip__ip__offset__s.html">cvmx_pip_ip_offset_s</a>           <a class="code" href="unioncvmx__pip__ip__offset.html#a6cf5454a9aff3f600160bf3ba5974b06">cn63xx</a>;
<a name="l02813"></a><a class="code" href="unioncvmx__pip__ip__offset.html#aa3b61047b5ec8405fc49f4d17e4bb414">02813</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__ip__offset_1_1cvmx__pip__ip__offset__s.html">cvmx_pip_ip_offset_s</a>           <a class="code" href="unioncvmx__pip__ip__offset.html#aa3b61047b5ec8405fc49f4d17e4bb414">cn63xxp1</a>;
<a name="l02814"></a><a class="code" href="unioncvmx__pip__ip__offset.html#a1b8078f9afb7b173f9620488e9ce9baf">02814</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__ip__offset_1_1cvmx__pip__ip__offset__s.html">cvmx_pip_ip_offset_s</a>           <a class="code" href="unioncvmx__pip__ip__offset.html#a1b8078f9afb7b173f9620488e9ce9baf">cn66xx</a>;
<a name="l02815"></a><a class="code" href="unioncvmx__pip__ip__offset.html#a0097cc7683d963bafd179954a6e5516a">02815</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__ip__offset_1_1cvmx__pip__ip__offset__s.html">cvmx_pip_ip_offset_s</a>           <a class="code" href="unioncvmx__pip__ip__offset.html#a0097cc7683d963bafd179954a6e5516a">cn68xx</a>;
<a name="l02816"></a><a class="code" href="unioncvmx__pip__ip__offset.html#a5640bd4b784b2f2fe016f1ace87cc8d7">02816</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__ip__offset_1_1cvmx__pip__ip__offset__s.html">cvmx_pip_ip_offset_s</a>           <a class="code" href="unioncvmx__pip__ip__offset.html#a5640bd4b784b2f2fe016f1ace87cc8d7">cn68xxp1</a>;
<a name="l02817"></a><a class="code" href="unioncvmx__pip__ip__offset.html#ae0677b539691c8913cc0bdcf9455feee">02817</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__ip__offset_1_1cvmx__pip__ip__offset__s.html">cvmx_pip_ip_offset_s</a>           <a class="code" href="unioncvmx__pip__ip__offset.html#ae0677b539691c8913cc0bdcf9455feee">cn70xx</a>;
<a name="l02818"></a><a class="code" href="unioncvmx__pip__ip__offset.html#a706d446aab91584fc8c2b6c7a4ebdfa7">02818</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__ip__offset_1_1cvmx__pip__ip__offset__s.html">cvmx_pip_ip_offset_s</a>           <a class="code" href="unioncvmx__pip__ip__offset.html#a706d446aab91584fc8c2b6c7a4ebdfa7">cn70xxp1</a>;
<a name="l02819"></a><a class="code" href="unioncvmx__pip__ip__offset.html#ae37c24d37dd3aaa58a8c039e1a69f452">02819</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__ip__offset_1_1cvmx__pip__ip__offset__s.html">cvmx_pip_ip_offset_s</a>           <a class="code" href="unioncvmx__pip__ip__offset.html#ae37c24d37dd3aaa58a8c039e1a69f452">cnf71xx</a>;
<a name="l02820"></a>02820 };
<a name="l02821"></a><a class="code" href="cvmx-pip-defs_8h.html#a1baff9364b7766215f5205a8723413cc">02821</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__ip__offset.html" title="cvmx_pip_ip_offset">cvmx_pip_ip_offset</a> <a class="code" href="unioncvmx__pip__ip__offset.html" title="cvmx_pip_ip_offset">cvmx_pip_ip_offset_t</a>;
<a name="l02822"></a>02822 <span class="comment"></span>
<a name="l02823"></a>02823 <span class="comment">/**</span>
<a name="l02824"></a>02824 <span class="comment"> * cvmx_pip_pri_tbl#</span>
<a name="l02825"></a>02825 <span class="comment"> *</span>
<a name="l02826"></a>02826 <span class="comment"> * Notes:</span>
<a name="l02827"></a>02827 <span class="comment"> * The priority level from HiGig header is as follows</span>
<a name="l02828"></a>02828 <span class="comment"> *</span>
<a name="l02829"></a>02829 <span class="comment"> * HiGig/HiGig+ PRI = [1&apos;b0, CNG[1:0], COS[2:0]]</span>
<a name="l02830"></a>02830 <span class="comment"> * HiGig2       PRI = [DP[1:0], TC[3:0]]</span>
<a name="l02831"></a>02831 <span class="comment"> *</span>
<a name="l02832"></a>02832 <span class="comment"> * DSA          PRI = WORD0[15:13]</span>
<a name="l02833"></a>02833 <span class="comment"> *</span>
<a name="l02834"></a>02834 <span class="comment"> * VLAN         PRI = VLAN[15:13]</span>
<a name="l02835"></a>02835 <span class="comment"> *</span>
<a name="l02836"></a>02836 <span class="comment"> * DIFFSERV         = IP.TOS/CLASS&lt;7:2&gt;</span>
<a name="l02837"></a>02837 <span class="comment"> */</span>
<a name="l02838"></a><a class="code" href="unioncvmx__pip__pri__tblx.html">02838</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__pri__tblx.html" title="cvmx_pip_pri_tbl#">cvmx_pip_pri_tblx</a> {
<a name="l02839"></a><a class="code" href="unioncvmx__pip__pri__tblx.html#ad43a1e38de665356e517786d85d30b71">02839</a>     uint64_t <a class="code" href="unioncvmx__pip__pri__tblx.html#ad43a1e38de665356e517786d85d30b71">u64</a>;
<a name="l02840"></a><a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html">02840</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html">cvmx_pip_pri_tblx_s</a> {
<a name="l02841"></a>02841 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02842"></a>02842 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#a25aebd2adc8fb692f2a40251ddc65f08">diff2_padd</a>                   : 8;  <span class="comment">/**&lt; Diffserv port-add */</span>
<a name="l02843"></a>02843     uint64_t <a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#a4fd8a291275a026b81be542ffbf94b89">hg2_padd</a>                     : 8;  <span class="comment">/**&lt; HG_PRI port-add */</span>
<a name="l02844"></a>02844     uint64_t <a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#a43106027bb3742589d917b2f46557015">vlan2_padd</a>                   : 8;  <span class="comment">/**&lt; VLAN port-add */</span>
<a name="l02845"></a>02845     uint64_t <a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#af9ec84beb6722dfabb44f362aebff500">reserved_38_39</a>               : 2;
<a name="l02846"></a>02846     uint64_t <a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#a8a6efcee2786fbf0830eb29bba5027d5">diff2_bpid</a>                   : 6;  <span class="comment">/**&lt; Diffserv backpressure ID */</span>
<a name="l02847"></a>02847     uint64_t <a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#aa9067afc8ca10deeebbcd26e45b8fba5">reserved_30_31</a>               : 2;
<a name="l02848"></a>02848     uint64_t <a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#ac24512f4f1a42e0568e265d7e12d0f1f">hg2_bpid</a>                     : 6;  <span class="comment">/**&lt; HG_PRI backpressure ID */</span>
<a name="l02849"></a>02849     uint64_t <a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#ace2b3ef4055745d65b527b005c2330f1">reserved_22_23</a>               : 2;
<a name="l02850"></a>02850     uint64_t <a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#ac7040abfe90557167df610f354003f54">vlan2_bpid</a>                   : 6;  <span class="comment">/**&lt; VLAN backpressure ID */</span>
<a name="l02851"></a>02851     uint64_t <a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#ab295977ee579e2a4687c481971c9fb48">reserved_11_15</a>               : 5;
<a name="l02852"></a>02852     uint64_t <a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#a5bc670ebc3a72175c943edfdc0f8e176">diff2_qos</a>                    : 3;  <span class="comment">/**&lt; Diffserv QOS level */</span>
<a name="l02853"></a>02853     uint64_t <a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#a0b485eaeb4c541db53e6250d389f163d">reserved_7_7</a>                 : 1;
<a name="l02854"></a>02854     uint64_t <a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#acddcc0fb4dd2af53554a76f75efa206f">hg2_qos</a>                      : 3;  <span class="comment">/**&lt; HG_PRI QOS level */</span>
<a name="l02855"></a>02855     uint64_t <a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#a0980e45f1c78ba020f0c767e6a7b32b2">reserved_3_3</a>                 : 1;
<a name="l02856"></a>02856     uint64_t <a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#aff1d01dfc1b2c051a4cdcee9f2038170">vlan2_qos</a>                    : 3;  <span class="comment">/**&lt; VLAN QOS level */</span>
<a name="l02857"></a>02857 <span class="preprocessor">#else</span>
<a name="l02858"></a><a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#aff1d01dfc1b2c051a4cdcee9f2038170">02858</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#aff1d01dfc1b2c051a4cdcee9f2038170">vlan2_qos</a>                    : 3;
<a name="l02859"></a><a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#a0980e45f1c78ba020f0c767e6a7b32b2">02859</a>     uint64_t <a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#a0980e45f1c78ba020f0c767e6a7b32b2">reserved_3_3</a>                 : 1;
<a name="l02860"></a><a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#acddcc0fb4dd2af53554a76f75efa206f">02860</a>     uint64_t <a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#acddcc0fb4dd2af53554a76f75efa206f">hg2_qos</a>                      : 3;
<a name="l02861"></a><a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#a0b485eaeb4c541db53e6250d389f163d">02861</a>     uint64_t <a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#a0b485eaeb4c541db53e6250d389f163d">reserved_7_7</a>                 : 1;
<a name="l02862"></a><a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#a5bc670ebc3a72175c943edfdc0f8e176">02862</a>     uint64_t <a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#a5bc670ebc3a72175c943edfdc0f8e176">diff2_qos</a>                    : 3;
<a name="l02863"></a><a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#ab295977ee579e2a4687c481971c9fb48">02863</a>     uint64_t <a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#ab295977ee579e2a4687c481971c9fb48">reserved_11_15</a>               : 5;
<a name="l02864"></a><a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#ac7040abfe90557167df610f354003f54">02864</a>     uint64_t <a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#ac7040abfe90557167df610f354003f54">vlan2_bpid</a>                   : 6;
<a name="l02865"></a><a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#ace2b3ef4055745d65b527b005c2330f1">02865</a>     uint64_t <a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#ace2b3ef4055745d65b527b005c2330f1">reserved_22_23</a>               : 2;
<a name="l02866"></a><a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#ac24512f4f1a42e0568e265d7e12d0f1f">02866</a>     uint64_t <a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#ac24512f4f1a42e0568e265d7e12d0f1f">hg2_bpid</a>                     : 6;
<a name="l02867"></a><a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#aa9067afc8ca10deeebbcd26e45b8fba5">02867</a>     uint64_t <a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#aa9067afc8ca10deeebbcd26e45b8fba5">reserved_30_31</a>               : 2;
<a name="l02868"></a><a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#a8a6efcee2786fbf0830eb29bba5027d5">02868</a>     uint64_t <a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#a8a6efcee2786fbf0830eb29bba5027d5">diff2_bpid</a>                   : 6;
<a name="l02869"></a><a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#af9ec84beb6722dfabb44f362aebff500">02869</a>     uint64_t <a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#af9ec84beb6722dfabb44f362aebff500">reserved_38_39</a>               : 2;
<a name="l02870"></a><a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#a43106027bb3742589d917b2f46557015">02870</a>     uint64_t <a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#a43106027bb3742589d917b2f46557015">vlan2_padd</a>                   : 8;
<a name="l02871"></a><a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#a4fd8a291275a026b81be542ffbf94b89">02871</a>     uint64_t <a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#a4fd8a291275a026b81be542ffbf94b89">hg2_padd</a>                     : 8;
<a name="l02872"></a><a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#a25aebd2adc8fb692f2a40251ddc65f08">02872</a>     uint64_t <a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html#a25aebd2adc8fb692f2a40251ddc65f08">diff2_padd</a>                   : 8;
<a name="l02873"></a>02873 <span class="preprocessor">#endif</span>
<a name="l02874"></a>02874 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__pri__tblx.html#ae0214dc4ebaa9354d5f21b24ac25bee0">s</a>;
<a name="l02875"></a><a class="code" href="unioncvmx__pip__pri__tblx.html#a1f9f5d8b175c3d5bc108b4e4bd494c69">02875</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html">cvmx_pip_pri_tblx_s</a>            <a class="code" href="unioncvmx__pip__pri__tblx.html#a1f9f5d8b175c3d5bc108b4e4bd494c69">cn68xx</a>;
<a name="l02876"></a><a class="code" href="unioncvmx__pip__pri__tblx.html#a8ea51515abfd4e3bc3ada5d0f3ca8771">02876</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__pri__tblx_1_1cvmx__pip__pri__tblx__s.html">cvmx_pip_pri_tblx_s</a>            <a class="code" href="unioncvmx__pip__pri__tblx.html#a8ea51515abfd4e3bc3ada5d0f3ca8771">cn68xxp1</a>;
<a name="l02877"></a>02877 };
<a name="l02878"></a><a class="code" href="cvmx-pip-defs_8h.html#a6a1143dde138b15bb115a8cae0f9e3f0">02878</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__pri__tblx.html" title="cvmx_pip_pri_tbl#">cvmx_pip_pri_tblx</a> <a class="code" href="unioncvmx__pip__pri__tblx.html" title="cvmx_pip_pri_tbl#">cvmx_pip_pri_tblx_t</a>;
<a name="l02879"></a>02879 <span class="comment"></span>
<a name="l02880"></a>02880 <span class="comment">/**</span>
<a name="l02881"></a>02881 <span class="comment"> * cvmx_pip_prt_cfg#</span>
<a name="l02882"></a>02882 <span class="comment"> *</span>
<a name="l02883"></a>02883 <span class="comment"> * PIP_PRT_CFGX = Per port config information</span>
<a name="l02884"></a>02884 <span class="comment"> *</span>
<a name="l02885"></a>02885 <span class="comment"> */</span>
<a name="l02886"></a><a class="code" href="unioncvmx__pip__prt__cfgx.html">02886</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__prt__cfgx.html" title="cvmx_pip_prt_cfg#">cvmx_pip_prt_cfgx</a> {
<a name="l02887"></a><a class="code" href="unioncvmx__pip__prt__cfgx.html#aaaf9297b7407fa03dc2866001bdaaa1c">02887</a>     uint64_t <a class="code" href="unioncvmx__pip__prt__cfgx.html#aaaf9297b7407fa03dc2866001bdaaa1c">u64</a>;
<a name="l02888"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html">02888</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html">cvmx_pip_prt_cfgx_s</a> {
<a name="l02889"></a>02889 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02890"></a>02890 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#a3d2bb090314fb5a31d43cb3cb7930a04">reserved_55_63</a>               : 9;
<a name="l02891"></a>02891     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#a8a4ac92bab98e17502c2c07c4e121f60">ih_pri</a>                       : 1;  <span class="comment">/**&lt; Use the PRI/QOS field in the instruction header</span>
<a name="l02892"></a>02892 <span class="comment">                                                         as the PRIORITY in BPID calculations. */</span>
<a name="l02893"></a>02893     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#ad95fd875f21e6e56bab7afa30c401e7d">len_chk_sel</a>                  : 1;  <span class="comment">/**&lt; Selects which PIP_FRM_LEN_CHK register is used</span>
<a name="l02894"></a>02894 <span class="comment">                                                         for this port-kind for MINERR and MAXERR checks.</span>
<a name="l02895"></a>02895 <span class="comment">                                                         LEN_CHK_SEL=0, use PIP_FRM_LEN_CHK0</span>
<a name="l02896"></a>02896 <span class="comment">                                                         LEN_CHK_SEL=1, use PIP_FRM_LEN_CHK1 */</span>
<a name="l02897"></a>02897     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#af9613b4e903d5a0b4e76bc6b8a4552bb">pad_len</a>                      : 1;  <span class="comment">/**&lt; When set, disables the length check for pkts with</span>
<a name="l02898"></a>02898 <span class="comment">                                                         padding in the client data */</span>
<a name="l02899"></a>02899     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#af850af8e9c6a3404a24db090b7259a54">vlan_len</a>                     : 1;  <span class="comment">/**&lt; When set, disables the length check for DSA/VLAN</span>
<a name="l02900"></a>02900 <span class="comment">                                                         pkts */</span>
<a name="l02901"></a>02901     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#abd568c01d11b60ae13cc06280c8ecd5d">lenerr_en</a>                    : 1;  <span class="comment">/**&lt; L2 length error check enable</span>
<a name="l02902"></a>02902 <span class="comment">                                                         Frame was received with length error</span>
<a name="l02903"></a>02903 <span class="comment">                                                          Typically, this check will not be enabled for</span>
<a name="l02904"></a>02904 <span class="comment">                                                          incoming packets on the DPI and sRIO ports</span>
<a name="l02905"></a>02905 <span class="comment">                                                          because the CRC bytes may not normally be</span>
<a name="l02906"></a>02906 <span class="comment">                                                          present. */</span>
<a name="l02907"></a>02907     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#ad493c8e8af21f13044e825cf9a1c686e">maxerr_en</a>                    : 1;  <span class="comment">/**&lt; Max frame error check enable</span>
<a name="l02908"></a>02908 <span class="comment">                                                         Frame was received with length &gt; max_length</span>
<a name="l02909"></a>02909 <span class="comment">                                                         max_length is defined by PIP_FRM_LEN_CHK[MAXLEN] */</span>
<a name="l02910"></a>02910     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#afb273e9d4fbfabcf9072b0250482a99c">minerr_en</a>                    : 1;  <span class="comment">/**&lt; Min frame error check enable</span>
<a name="l02911"></a>02911 <span class="comment">                                                         Frame was received with length &lt; min_length</span>
<a name="l02912"></a>02912 <span class="comment">                                                          Typically, this check will not be enabled for</span>
<a name="l02913"></a>02913 <span class="comment">                                                          incoming packets on the DPI and sRIO ports</span>
<a name="l02914"></a>02914 <span class="comment">                                                          because the CRC bytes may not normally be</span>
<a name="l02915"></a>02915 <span class="comment">                                                          present.</span>
<a name="l02916"></a>02916 <span class="comment">                                                          min_length is defined by PIP_FRM_LEN_CHK[MINLEN] */</span>
<a name="l02917"></a>02917     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#afd1a8c952eba54367c21cbdaf03bb61e">grp_wat_47</a>                   : 4;  <span class="comment">/**&lt; GRP Watcher enable</span>
<a name="l02918"></a>02918 <span class="comment">                                                         (Watchers 4-7) */</span>
<a name="l02919"></a>02919     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#ac051ae50d2f946d84c3b2d905ab9e805">qos_wat_47</a>                   : 4;  <span class="comment">/**&lt; QOS Watcher enable</span>
<a name="l02920"></a>02920 <span class="comment">                                                         (Watchers 4-7) */</span>
<a name="l02921"></a>02921     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#a715e07ffd2f65ce3bd71432080bf5c3d">reserved_37_39</a>               : 3;
<a name="l02922"></a>02922     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#aaca4f3c62ca688348ce75ffb385bbc87">rawdrp</a>                       : 1;  <span class="comment">/**&lt; Allow the IPD to RED drop a packet.</span>
<a name="l02923"></a>02923 <span class="comment">                                                         Normally, IPD will never drop a packet that PIP</span>
<a name="l02924"></a>02924 <span class="comment">                                                         indicates is RAW.</span>
<a name="l02925"></a>02925 <span class="comment">                                                         0=never drop RAW packets based on RED algorithm</span>
<a name="l02926"></a>02926 <span class="comment">                                                         1=allow RAW packet drops based on RED algorithm */</span>
<a name="l02927"></a>02927     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#a99ffe150d59963fe6954da06182e3e27">tag_inc</a>                      : 2;  <span class="comment">/**&lt; Which of the 4 PIP_TAG_INC to use when</span>
<a name="l02928"></a>02928 <span class="comment">                                                         calculating mask tag hash */</span>
<a name="l02929"></a>02929     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#a2ba3dc5d7b038c9bbed46f9d1eb22061">dyn_rs</a>                       : 1;  <span class="comment">/**&lt; Dynamically calculate RS based on pkt size and</span>
<a name="l02930"></a>02930 <span class="comment">                                                         configuration.  If DYN_RS is set then</span>
<a name="l02931"></a>02931 <span class="comment">                                                         PKT_INST_HDR[RS] is not used.  When using 2-byte</span>
<a name="l02932"></a>02932 <span class="comment">                                                         instruction header words, either DYN_RS or</span>
<a name="l02933"></a>02933 <span class="comment">                                                         PIP_GBL_CTL[IGNRS] should be set. */</span>
<a name="l02934"></a>02934     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#a53080f82cf2766089528dbd995b98c40">inst_hdr</a>                     : 1;  <span class="comment">/**&lt; 8-byte INST_HDR is present on all packets</span>
<a name="l02935"></a>02935 <span class="comment">                                                         Internally set for RAWFULL/RAWSCHED packets</span>
<a name="l02936"></a>02936 <span class="comment">                                                         on the DPI ports (32-35).</span>
<a name="l02937"></a>02937 <span class="comment">                                                         Internally cleared for all other packets on the</span>
<a name="l02938"></a>02938 <span class="comment">                                                         DPI ports (32-35).</span>
<a name="l02939"></a>02939 <span class="comment">                                                         Must be zero in DSA mode */</span>
<a name="l02940"></a>02940     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#a78f81cafeee9d39966a0c10b8fee83b2">grp_wat</a>                      : 4;  <span class="comment">/**&lt; GRP Watcher enable */</span>
<a name="l02941"></a>02941     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#a584e40b7929085fbae3b691a35e9584e">hg_qos</a>                       : 1;  <span class="comment">/**&lt; When set, uses the HiGig priority bits as a</span>
<a name="l02942"></a>02942 <span class="comment">                                                         lookup into the HG_QOS_TABLE (PIP_HG_PRI_QOS)</span>
<a name="l02943"></a>02943 <span class="comment">                                                         to determine the QOS value</span>
<a name="l02944"></a>02944 <span class="comment">                                                         HG_QOS must not be set when HIGIG_EN=0 */</span>
<a name="l02945"></a>02945     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#a8a1d93bd983418aa58c6b0acd2ca577d">qos</a>                          : 3;  <span class="comment">/**&lt; Default QOS level of the port */</span>
<a name="l02946"></a>02946     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#a6a86cd309eb1222923fb4cc68396cf9d">qos_wat</a>                      : 4;  <span class="comment">/**&lt; QOS Watcher enable</span>
<a name="l02947"></a>02947 <span class="comment">                                                         (Watchers 0-3) */</span>
<a name="l02948"></a>02948     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#acd40ea5145803e374f63652e3a3375cd">qos_vsel</a>                     : 1;  <span class="comment">/**&lt; Which QOS in PIP_QOS_VLAN to use</span>
<a name="l02949"></a>02949 <span class="comment">                                                         0 = PIP_QOS_VLAN[QOS]</span>
<a name="l02950"></a>02950 <span class="comment">                                                         1 = PIP_QOS_VLAN[QOS1] */</span>
<a name="l02951"></a>02951     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#a3b3a48048b1ed408014bfc6ae2c0ef1e">qos_vod</a>                      : 1;  <span class="comment">/**&lt; QOS VLAN over Diffserv</span>
<a name="l02952"></a>02952 <span class="comment">                                                         if DSA/VLAN exists, it is used</span>
<a name="l02953"></a>02953 <span class="comment">                                                         else if IP exists, Diffserv is used</span>
<a name="l02954"></a>02954 <span class="comment">                                                         else the per port default is used</span>
<a name="l02955"></a>02955 <span class="comment">                                                         Watchers are still highest priority */</span>
<a name="l02956"></a>02956     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#ad3c7d1278cebf02bc42af72b9714ac81">qos_diff</a>                     : 1;  <span class="comment">/**&lt; QOS Diffserv */</span>
<a name="l02957"></a>02957     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#aff99e3db624219a2dc8d97a5b02bbe90">qos_vlan</a>                     : 1;  <span class="comment">/**&lt; QOS VLAN */</span>
<a name="l02958"></a>02958     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#a7bd074ff521badb6d9300c269f34f168">reserved_13_15</a>               : 3;
<a name="l02959"></a>02959     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#a871c9731ea7e78a679c90e023df9fa6f">crc_en</a>                       : 1;  <span class="comment">/**&lt; CRC Checking enabled */</span>
<a name="l02960"></a>02960     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#ab691e533147b33827b6cbb6e80271a88">higig_en</a>                     : 1;  <span class="comment">/**&lt; Enable HiGig parsing</span>
<a name="l02961"></a>02961 <span class="comment">                                                         Should not be set for DPI ports (ports 32-35)</span>
<a name="l02962"></a>02962 <span class="comment">                                                         Should not be set for sRIO ports (ports 40-47)</span>
<a name="l02963"></a>02963 <span class="comment">                                                         Should not be set for ports in which PTP_MODE=1</span>
<a name="l02964"></a>02964 <span class="comment">                                                         When HIGIG_EN=1:</span>
<a name="l02965"></a>02965 <span class="comment">                                                          DSA_EN field below must be zero</span>
<a name="l02966"></a>02966 <span class="comment">                                                          PIP_PRT_CFGB[ALT_SKP_EN] must be zero.</span>
<a name="l02967"></a>02967 <span class="comment">                                                          SKIP field below is both Skip I size and the</span>
<a name="l02968"></a>02968 <span class="comment">                                                            size of the HiGig* header (12 or 16 bytes) */</span>
<a name="l02969"></a>02969     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#ad780e865610cc4f3a114a6482c7ce41e">dsa_en</a>                       : 1;  <span class="comment">/**&lt; Enable DSA tag parsing</span>
<a name="l02970"></a>02970 <span class="comment">                                                         Should not be set for sRIO (ports 40-47)</span>
<a name="l02971"></a>02971 <span class="comment">                                                         Should not be set for ports in which PTP_MODE=1</span>
<a name="l02972"></a>02972 <span class="comment">                                                         When DSA_EN=1:</span>
<a name="l02973"></a>02973 <span class="comment">                                                          HIGIG_EN field above must be zero</span>
<a name="l02974"></a>02974 <span class="comment">                                                          SKIP field below is size of DSA tag (4, 8, or</span>
<a name="l02975"></a>02975 <span class="comment">                                                            12 bytes) rather than the size of Skip I</span>
<a name="l02976"></a>02976 <span class="comment">                                                          total SKIP (Skip I + header + Skip II</span>
<a name="l02977"></a>02977 <span class="comment">                                                            must be zero</span>
<a name="l02978"></a>02978 <span class="comment">                                                          INST_HDR field above must be zero (non-DPI</span>
<a name="l02979"></a>02979 <span class="comment">                                                            ports)</span>
<a name="l02980"></a>02980 <span class="comment">                                                          PIP_PRT_CFGB[ALT_SKP_EN] must be zero.</span>
<a name="l02981"></a>02981 <span class="comment">                                                          For DPI ports, SLI_PKT*_INSTR_HEADER[USE_IHDR]</span>
<a name="l02982"></a>02982 <span class="comment">                                                            and DPI_INST_HDR[R] should be clear</span>
<a name="l02983"></a>02983 <span class="comment">                                                          MODE field below must be &quot;skip to L2&quot; */</span>
<a name="l02984"></a>02984     <a class="code" href="cvmx-csr-enums_8h.html#a276b0f3b1f41aec509f77832cd34b6ed" title="Enumeration representing the amount of packet processing and validation performed...">cvmx_pip_port_parse_mode_t</a> <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#ab001aed708857cfb9ca06b81371f6cbc">mode</a>       : 2;  <span class="comment">/**&lt; Parse Mode</span>
<a name="l02985"></a>02985 <span class="comment">                                                         0 = no packet inspection (Uninterpreted)</span>
<a name="l02986"></a>02986 <span class="comment">                                                         1 = L2 parsing / skip to L2</span>
<a name="l02987"></a>02987 <span class="comment">                                                         2 = IP parsing / skip to L3</span>
<a name="l02988"></a>02988 <span class="comment">                                                         3 = (illegal)</span>
<a name="l02989"></a>02989 <span class="comment">                                                         Must be 2 (&quot;skip to L2&quot;) when in DSA mode. */</span>
<a name="l02990"></a>02990     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#ac1aa21eae40d38e32483c61cee58d772">reserved_7_7</a>                 : 1;
<a name="l02991"></a>02991     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#abf4814d6ad50a94653f5ed3149d43ec5">skip</a>                         : 7;  <span class="comment">/**&lt; Optional Skip I amount for packets.</span>
<a name="l02992"></a>02992 <span class="comment">                                                         HW forces the SKIP to zero for packets on DPI</span>
<a name="l02993"></a>02993 <span class="comment">                                                         ports (32-35) when a PKT_INST_HDR is present.</span>
<a name="l02994"></a>02994 <span class="comment">                                                         See PIP_PRT_CFGB[ALT_SKP*] and PIP_ALT_SKIP_CFG.</span>
<a name="l02995"></a>02995 <span class="comment">                                                         See HRM sections &quot;Parse Mode and Skip Length</span>
<a name="l02996"></a>02996 <span class="comment">                                                         Selection&quot; and &quot;Legal Skip Values&quot;</span>
<a name="l02997"></a>02997 <span class="comment">                                                         for further details.</span>
<a name="l02998"></a>02998 <span class="comment">                                                         In DSA mode, indicates the DSA header length, not</span>
<a name="l02999"></a>02999 <span class="comment">                                                           Skip I size. (Must be 4,8,or 12)</span>
<a name="l03000"></a>03000 <span class="comment">                                                         In HIGIG mode, indicates both the Skip I size and</span>
<a name="l03001"></a>03001 <span class="comment">                                                           the HiGig header size (Must be 12 or 16).</span>
<a name="l03002"></a>03002 <span class="comment">                                                         If PTP_MODE, the 8B timestamp is prepended to the</span>
<a name="l03003"></a>03003 <span class="comment">                                                          packet.  SKIP should be increased by 8 to</span>
<a name="l03004"></a>03004 <span class="comment">                                                          compensate for the additional timestamp field. */</span>
<a name="l03005"></a>03005 <span class="preprocessor">#else</span>
<a name="l03006"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#abf4814d6ad50a94653f5ed3149d43ec5">03006</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#abf4814d6ad50a94653f5ed3149d43ec5">skip</a>                         : 7;
<a name="l03007"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#ac1aa21eae40d38e32483c61cee58d772">03007</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#ac1aa21eae40d38e32483c61cee58d772">reserved_7_7</a>                 : 1;
<a name="l03008"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#ab001aed708857cfb9ca06b81371f6cbc">03008</a>     <a class="code" href="cvmx-csr-enums_8h.html#a276b0f3b1f41aec509f77832cd34b6ed" title="Enumeration representing the amount of packet processing and validation performed...">cvmx_pip_port_parse_mode_t</a> <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#ab001aed708857cfb9ca06b81371f6cbc">mode</a>       : 2;
<a name="l03009"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#ad780e865610cc4f3a114a6482c7ce41e">03009</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#ad780e865610cc4f3a114a6482c7ce41e">dsa_en</a>                       : 1;
<a name="l03010"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#ab691e533147b33827b6cbb6e80271a88">03010</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#ab691e533147b33827b6cbb6e80271a88">higig_en</a>                     : 1;
<a name="l03011"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#a871c9731ea7e78a679c90e023df9fa6f">03011</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#a871c9731ea7e78a679c90e023df9fa6f">crc_en</a>                       : 1;
<a name="l03012"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#a7bd074ff521badb6d9300c269f34f168">03012</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#a7bd074ff521badb6d9300c269f34f168">reserved_13_15</a>               : 3;
<a name="l03013"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#aff99e3db624219a2dc8d97a5b02bbe90">03013</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#aff99e3db624219a2dc8d97a5b02bbe90">qos_vlan</a>                     : 1;
<a name="l03014"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#ad3c7d1278cebf02bc42af72b9714ac81">03014</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#ad3c7d1278cebf02bc42af72b9714ac81">qos_diff</a>                     : 1;
<a name="l03015"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#a3b3a48048b1ed408014bfc6ae2c0ef1e">03015</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#a3b3a48048b1ed408014bfc6ae2c0ef1e">qos_vod</a>                      : 1;
<a name="l03016"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#acd40ea5145803e374f63652e3a3375cd">03016</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#acd40ea5145803e374f63652e3a3375cd">qos_vsel</a>                     : 1;
<a name="l03017"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#a6a86cd309eb1222923fb4cc68396cf9d">03017</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#a6a86cd309eb1222923fb4cc68396cf9d">qos_wat</a>                      : 4;
<a name="l03018"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#a8a1d93bd983418aa58c6b0acd2ca577d">03018</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#a8a1d93bd983418aa58c6b0acd2ca577d">qos</a>                          : 3;
<a name="l03019"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#a584e40b7929085fbae3b691a35e9584e">03019</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#a584e40b7929085fbae3b691a35e9584e">hg_qos</a>                       : 1;
<a name="l03020"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#a78f81cafeee9d39966a0c10b8fee83b2">03020</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#a78f81cafeee9d39966a0c10b8fee83b2">grp_wat</a>                      : 4;
<a name="l03021"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#a53080f82cf2766089528dbd995b98c40">03021</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#a53080f82cf2766089528dbd995b98c40">inst_hdr</a>                     : 1;
<a name="l03022"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#a2ba3dc5d7b038c9bbed46f9d1eb22061">03022</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#a2ba3dc5d7b038c9bbed46f9d1eb22061">dyn_rs</a>                       : 1;
<a name="l03023"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#a99ffe150d59963fe6954da06182e3e27">03023</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#a99ffe150d59963fe6954da06182e3e27">tag_inc</a>                      : 2;
<a name="l03024"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#aaca4f3c62ca688348ce75ffb385bbc87">03024</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#aaca4f3c62ca688348ce75ffb385bbc87">rawdrp</a>                       : 1;
<a name="l03025"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#a715e07ffd2f65ce3bd71432080bf5c3d">03025</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#a715e07ffd2f65ce3bd71432080bf5c3d">reserved_37_39</a>               : 3;
<a name="l03026"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#ac051ae50d2f946d84c3b2d905ab9e805">03026</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#ac051ae50d2f946d84c3b2d905ab9e805">qos_wat_47</a>                   : 4;
<a name="l03027"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#afd1a8c952eba54367c21cbdaf03bb61e">03027</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#afd1a8c952eba54367c21cbdaf03bb61e">grp_wat_47</a>                   : 4;
<a name="l03028"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#afb273e9d4fbfabcf9072b0250482a99c">03028</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#afb273e9d4fbfabcf9072b0250482a99c">minerr_en</a>                    : 1;
<a name="l03029"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#ad493c8e8af21f13044e825cf9a1c686e">03029</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#ad493c8e8af21f13044e825cf9a1c686e">maxerr_en</a>                    : 1;
<a name="l03030"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#abd568c01d11b60ae13cc06280c8ecd5d">03030</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#abd568c01d11b60ae13cc06280c8ecd5d">lenerr_en</a>                    : 1;
<a name="l03031"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#af850af8e9c6a3404a24db090b7259a54">03031</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#af850af8e9c6a3404a24db090b7259a54">vlan_len</a>                     : 1;
<a name="l03032"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#af9613b4e903d5a0b4e76bc6b8a4552bb">03032</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#af9613b4e903d5a0b4e76bc6b8a4552bb">pad_len</a>                      : 1;
<a name="l03033"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#ad95fd875f21e6e56bab7afa30c401e7d">03033</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#ad95fd875f21e6e56bab7afa30c401e7d">len_chk_sel</a>                  : 1;
<a name="l03034"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#a8a4ac92bab98e17502c2c07c4e121f60">03034</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#a8a4ac92bab98e17502c2c07c4e121f60">ih_pri</a>                       : 1;
<a name="l03035"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#a3d2bb090314fb5a31d43cb3cb7930a04">03035</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__s.html#a3d2bb090314fb5a31d43cb3cb7930a04">reserved_55_63</a>               : 9;
<a name="l03036"></a>03036 <span class="preprocessor">#endif</span>
<a name="l03037"></a>03037 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__prt__cfgx.html#a4ab66cddab612207a961173ca16b5727">s</a>;
<a name="l03038"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html">03038</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html">cvmx_pip_prt_cfgx_cn30xx</a> {
<a name="l03039"></a>03039 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03040"></a>03040 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#a1dcbdbe363492cea722654ffb178f8f4">reserved_37_63</a>               : 27;
<a name="l03041"></a>03041     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#af4711e2a3600e44079fb0c8734824692">rawdrp</a>                       : 1;  <span class="comment">/**&lt; Allow the IPD to RED drop a packet.</span>
<a name="l03042"></a>03042 <span class="comment">                                                         Normally, IPD will never drop a packet that PIP</span>
<a name="l03043"></a>03043 <span class="comment">                                                         indicates is RAW.</span>
<a name="l03044"></a>03044 <span class="comment">                                                         0=never drop RAW packets based on RED algorithm</span>
<a name="l03045"></a>03045 <span class="comment">                                                         1=allow RAW packet drops based on RED algorithm */</span>
<a name="l03046"></a>03046     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#afadc5233eeccbf23cae1e0192796d938">tag_inc</a>                      : 2;  <span class="comment">/**&lt; Which of the 4 PIP_TAG_INC to use when</span>
<a name="l03047"></a>03047 <span class="comment">                                                         calculating mask tag hash */</span>
<a name="l03048"></a>03048     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#a8e72570092b9278a8d5cea8b1e18ff36">dyn_rs</a>                       : 1;  <span class="comment">/**&lt; Dynamically calculate RS based on pkt size and</span>
<a name="l03049"></a>03049 <span class="comment">                                                         configuration.  If DYN_RS is set then</span>
<a name="l03050"></a>03050 <span class="comment">                                                         PKT_INST_HDR[RS] is not used.  When using 2-byte</span>
<a name="l03051"></a>03051 <span class="comment">                                                         instruction header words, either DYN_RS or</span>
<a name="l03052"></a>03052 <span class="comment">                                                         PIP_GBL_CTL[IGNRS] should be set. */</span>
<a name="l03053"></a>03053     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#a949efb32d1f02acac33ad3af4951eb61">inst_hdr</a>                     : 1;  <span class="comment">/**&lt; 8-byte INST_HDR is present on all packets</span>
<a name="l03054"></a>03054 <span class="comment">                                                         (not for PCI prts, 32-35) */</span>
<a name="l03055"></a>03055     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#a491762538dbcab917e0c08b60e775feb">grp_wat</a>                      : 4;  <span class="comment">/**&lt; GRP Watcher enable */</span>
<a name="l03056"></a>03056     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#ac0c4b7ff2a00bc0c84c9c1b22d49b7e5">reserved_27_27</a>               : 1;
<a name="l03057"></a>03057     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#a64095645b9f2bca86a21de10c6f7ad96">qos</a>                          : 3;  <span class="comment">/**&lt; Default QOS level of the port */</span>
<a name="l03058"></a>03058     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#a488f0c6a25a5ca40cef44f049c905db4">qos_wat</a>                      : 4;  <span class="comment">/**&lt; QOS Watcher enable */</span>
<a name="l03059"></a>03059     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#a5d2404d126c7d078c6b7774337ca13fc">reserved_18_19</a>               : 2;
<a name="l03060"></a>03060     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#afdd11c9eb7690647c11fa8ac1390ac95">qos_diff</a>                     : 1;  <span class="comment">/**&lt; QOS Diffserv */</span>
<a name="l03061"></a>03061     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#ae48a86ee893393f307704a35ee3bd4d8">qos_vlan</a>                     : 1;  <span class="comment">/**&lt; QOS VLAN */</span>
<a name="l03062"></a>03062     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#a646b16a099de41d7a23a35ff128c7435">reserved_10_15</a>               : 6;
<a name="l03063"></a>03063     <a class="code" href="cvmx-csr-enums_8h.html#a276b0f3b1f41aec509f77832cd34b6ed" title="Enumeration representing the amount of packet processing and validation performed...">cvmx_pip_port_parse_mode_t</a> <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#a75242340bd18b317159b8c35f8fc3cc6">mode</a>       : 2;  <span class="comment">/**&lt; Parse Mode</span>
<a name="l03064"></a>03064 <span class="comment">                                                         0 = no packet inspection (Uninterpreted)</span>
<a name="l03065"></a>03065 <span class="comment">                                                         1 = L2 parsing / skip to L2</span>
<a name="l03066"></a>03066 <span class="comment">                                                         2 = IP parsing / skip to L3</span>
<a name="l03067"></a>03067 <span class="comment">                                                         3 = PCI Raw (illegal for software to set) */</span>
<a name="l03068"></a>03068     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#a98d32f6e03a57120a10d304cb5c6603e">reserved_7_7</a>                 : 1;
<a name="l03069"></a>03069     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#a86b54a0f78e9c6be5eacee94d4f0fbd6">skip</a>                         : 7;  <span class="comment">/**&lt; Optional Skip I amount for packets.  Does not</span>
<a name="l03070"></a>03070 <span class="comment">                                                         apply to packets on PCI ports when a PKT_INST_HDR</span>
<a name="l03071"></a>03071 <span class="comment">                                                         is present.  See section 7.2.7 - Legal Skip</span>
<a name="l03072"></a>03072 <span class="comment">                                                         Values for further details. */</span>
<a name="l03073"></a>03073 <span class="preprocessor">#else</span>
<a name="l03074"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#a86b54a0f78e9c6be5eacee94d4f0fbd6">03074</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#a86b54a0f78e9c6be5eacee94d4f0fbd6">skip</a>                         : 7;
<a name="l03075"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#a98d32f6e03a57120a10d304cb5c6603e">03075</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#a98d32f6e03a57120a10d304cb5c6603e">reserved_7_7</a>                 : 1;
<a name="l03076"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#a75242340bd18b317159b8c35f8fc3cc6">03076</a>     <a class="code" href="cvmx-csr-enums_8h.html#a276b0f3b1f41aec509f77832cd34b6ed" title="Enumeration representing the amount of packet processing and validation performed...">cvmx_pip_port_parse_mode_t</a> <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#a75242340bd18b317159b8c35f8fc3cc6">mode</a>       : 2;
<a name="l03077"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#a646b16a099de41d7a23a35ff128c7435">03077</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#a646b16a099de41d7a23a35ff128c7435">reserved_10_15</a>               : 6;
<a name="l03078"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#ae48a86ee893393f307704a35ee3bd4d8">03078</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#ae48a86ee893393f307704a35ee3bd4d8">qos_vlan</a>                     : 1;
<a name="l03079"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#afdd11c9eb7690647c11fa8ac1390ac95">03079</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#afdd11c9eb7690647c11fa8ac1390ac95">qos_diff</a>                     : 1;
<a name="l03080"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#a5d2404d126c7d078c6b7774337ca13fc">03080</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#a5d2404d126c7d078c6b7774337ca13fc">reserved_18_19</a>               : 2;
<a name="l03081"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#a488f0c6a25a5ca40cef44f049c905db4">03081</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#a488f0c6a25a5ca40cef44f049c905db4">qos_wat</a>                      : 4;
<a name="l03082"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#a64095645b9f2bca86a21de10c6f7ad96">03082</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#a64095645b9f2bca86a21de10c6f7ad96">qos</a>                          : 3;
<a name="l03083"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#ac0c4b7ff2a00bc0c84c9c1b22d49b7e5">03083</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#ac0c4b7ff2a00bc0c84c9c1b22d49b7e5">reserved_27_27</a>               : 1;
<a name="l03084"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#a491762538dbcab917e0c08b60e775feb">03084</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#a491762538dbcab917e0c08b60e775feb">grp_wat</a>                      : 4;
<a name="l03085"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#a949efb32d1f02acac33ad3af4951eb61">03085</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#a949efb32d1f02acac33ad3af4951eb61">inst_hdr</a>                     : 1;
<a name="l03086"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#a8e72570092b9278a8d5cea8b1e18ff36">03086</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#a8e72570092b9278a8d5cea8b1e18ff36">dyn_rs</a>                       : 1;
<a name="l03087"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#afadc5233eeccbf23cae1e0192796d938">03087</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#afadc5233eeccbf23cae1e0192796d938">tag_inc</a>                      : 2;
<a name="l03088"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#af4711e2a3600e44079fb0c8734824692">03088</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#af4711e2a3600e44079fb0c8734824692">rawdrp</a>                       : 1;
<a name="l03089"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#a1dcbdbe363492cea722654ffb178f8f4">03089</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html#a1dcbdbe363492cea722654ffb178f8f4">reserved_37_63</a>               : 27;
<a name="l03090"></a>03090 <span class="preprocessor">#endif</span>
<a name="l03091"></a>03091 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__prt__cfgx.html#a3ff9357fc42ae5a0fb6b5589fdf3fe4c">cn30xx</a>;
<a name="l03092"></a><a class="code" href="unioncvmx__pip__prt__cfgx.html#ac8eca6b967c4adfa33c4cc97abda15f4">03092</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn30xx.html">cvmx_pip_prt_cfgx_cn30xx</a>       <a class="code" href="unioncvmx__pip__prt__cfgx.html#ac8eca6b967c4adfa33c4cc97abda15f4">cn31xx</a>;
<a name="l03093"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html">03093</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html">cvmx_pip_prt_cfgx_cn38xx</a> {
<a name="l03094"></a>03094 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03095"></a>03095 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#a07a9ae0e61deadedbc3804bf017f489a">reserved_37_63</a>               : 27;
<a name="l03096"></a>03096     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#a32684c8366bf422c78c2ff6e62322e65">rawdrp</a>                       : 1;  <span class="comment">/**&lt; Allow the IPD to RED drop a packet.</span>
<a name="l03097"></a>03097 <span class="comment">                                                         Normally, IPD will never drop a packet that PIP</span>
<a name="l03098"></a>03098 <span class="comment">                                                         indicates is RAW.</span>
<a name="l03099"></a>03099 <span class="comment">                                                         0=never drop RAW packets based on RED algorithm</span>
<a name="l03100"></a>03100 <span class="comment">                                                         1=allow RAW packet drops based on RED algorithm */</span>
<a name="l03101"></a>03101     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#a3ef1aa3bdea7915c55209a99dc3bb63c">tag_inc</a>                      : 2;  <span class="comment">/**&lt; Which of the 4 PIP_TAG_INC to use when</span>
<a name="l03102"></a>03102 <span class="comment">                                                         calculating mask tag hash */</span>
<a name="l03103"></a>03103     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#a1d4af7e6d2184bac42bc9fcb688e8995">dyn_rs</a>                       : 1;  <span class="comment">/**&lt; Dynamically calculate RS based on pkt size and</span>
<a name="l03104"></a>03104 <span class="comment">                                                         configuration.  If DYN_RS is set then</span>
<a name="l03105"></a>03105 <span class="comment">                                                         PKT_INST_HDR[RS] is not used.  When using 2-byte</span>
<a name="l03106"></a>03106 <span class="comment">                                                         instruction header words, either DYN_RS or</span>
<a name="l03107"></a>03107 <span class="comment">                                                         PIP_GBL_CTL[IGNRS] should be set. */</span>
<a name="l03108"></a>03108     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#ae3c7715df51bbc075eaaf10431db2945">inst_hdr</a>                     : 1;  <span class="comment">/**&lt; 8-byte INST_HDR is present on all packets</span>
<a name="l03109"></a>03109 <span class="comment">                                                         (not for PCI prts, 32-35) */</span>
<a name="l03110"></a>03110     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#a65166c39bf12550a60452c42ad7afc90">grp_wat</a>                      : 4;  <span class="comment">/**&lt; GRP Watcher enable */</span>
<a name="l03111"></a>03111     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#a08df18096a5fcc2b8508f52dd148c454">reserved_27_27</a>               : 1;
<a name="l03112"></a>03112     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#a9c5a73b190b9ca7bc097932ad95cd344">qos</a>                          : 3;  <span class="comment">/**&lt; Default QOS level of the port */</span>
<a name="l03113"></a>03113     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#ad703c2f432c36a5ffe0dad6dabc0445c">qos_wat</a>                      : 4;  <span class="comment">/**&lt; QOS Watcher enable */</span>
<a name="l03114"></a>03114     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#a2fc96dbcda7bd9fdd9a27830dda335bc">reserved_18_19</a>               : 2;
<a name="l03115"></a>03115     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#a938c230d048858c5b513f4be3a11887a">qos_diff</a>                     : 1;  <span class="comment">/**&lt; QOS Diffserv */</span>
<a name="l03116"></a>03116     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#adfc9acee7772fa266fc4ee52b394e130">qos_vlan</a>                     : 1;  <span class="comment">/**&lt; QOS VLAN */</span>
<a name="l03117"></a>03117     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#a2fabee588d0ecf4d011aea0ac4eb673f">reserved_13_15</a>               : 3;
<a name="l03118"></a>03118     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#a99dd6ffecd50491adc35639ce6eeac4c">crc_en</a>                       : 1;  <span class="comment">/**&lt; CRC Checking enabled (for ports 0-31 only) */</span>
<a name="l03119"></a>03119     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#af5e8fc3976dd6a305357c5524e6928dd">reserved_10_11</a>               : 2;
<a name="l03120"></a>03120     <a class="code" href="cvmx-csr-enums_8h.html#a276b0f3b1f41aec509f77832cd34b6ed" title="Enumeration representing the amount of packet processing and validation performed...">cvmx_pip_port_parse_mode_t</a> <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#ad76288b1e3a7591da4627afee266cb62">mode</a>       : 2;  <span class="comment">/**&lt; Parse Mode</span>
<a name="l03121"></a>03121 <span class="comment">                                                         0 = no packet inspection (Uninterpreted)</span>
<a name="l03122"></a>03122 <span class="comment">                                                         1 = L2 parsing / skip to L2</span>
<a name="l03123"></a>03123 <span class="comment">                                                         2 = IP parsing / skip to L3</span>
<a name="l03124"></a>03124 <span class="comment">                                                         3 = PCI Raw (illegal for software to set) */</span>
<a name="l03125"></a>03125     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#a291524f0322c13626bf17a93e2e58302">reserved_7_7</a>                 : 1;
<a name="l03126"></a>03126     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#add32d1b7f394035f39659448066a5cec">skip</a>                         : 7;  <span class="comment">/**&lt; Optional Skip I amount for packets.  Does not</span>
<a name="l03127"></a>03127 <span class="comment">                                                         apply to packets on PCI ports when a PKT_INST_HDR</span>
<a name="l03128"></a>03128 <span class="comment">                                                         is present.  See section 7.2.7 - Legal Skip</span>
<a name="l03129"></a>03129 <span class="comment">                                                         Values for further details. */</span>
<a name="l03130"></a>03130 <span class="preprocessor">#else</span>
<a name="l03131"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#add32d1b7f394035f39659448066a5cec">03131</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#add32d1b7f394035f39659448066a5cec">skip</a>                         : 7;
<a name="l03132"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#a291524f0322c13626bf17a93e2e58302">03132</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#a291524f0322c13626bf17a93e2e58302">reserved_7_7</a>                 : 1;
<a name="l03133"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#ad76288b1e3a7591da4627afee266cb62">03133</a>     <a class="code" href="cvmx-csr-enums_8h.html#a276b0f3b1f41aec509f77832cd34b6ed" title="Enumeration representing the amount of packet processing and validation performed...">cvmx_pip_port_parse_mode_t</a> <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#ad76288b1e3a7591da4627afee266cb62">mode</a>       : 2;
<a name="l03134"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#af5e8fc3976dd6a305357c5524e6928dd">03134</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#af5e8fc3976dd6a305357c5524e6928dd">reserved_10_11</a>               : 2;
<a name="l03135"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#a99dd6ffecd50491adc35639ce6eeac4c">03135</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#a99dd6ffecd50491adc35639ce6eeac4c">crc_en</a>                       : 1;
<a name="l03136"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#a2fabee588d0ecf4d011aea0ac4eb673f">03136</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#a2fabee588d0ecf4d011aea0ac4eb673f">reserved_13_15</a>               : 3;
<a name="l03137"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#adfc9acee7772fa266fc4ee52b394e130">03137</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#adfc9acee7772fa266fc4ee52b394e130">qos_vlan</a>                     : 1;
<a name="l03138"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#a938c230d048858c5b513f4be3a11887a">03138</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#a938c230d048858c5b513f4be3a11887a">qos_diff</a>                     : 1;
<a name="l03139"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#a2fc96dbcda7bd9fdd9a27830dda335bc">03139</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#a2fc96dbcda7bd9fdd9a27830dda335bc">reserved_18_19</a>               : 2;
<a name="l03140"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#ad703c2f432c36a5ffe0dad6dabc0445c">03140</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#ad703c2f432c36a5ffe0dad6dabc0445c">qos_wat</a>                      : 4;
<a name="l03141"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#a9c5a73b190b9ca7bc097932ad95cd344">03141</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#a9c5a73b190b9ca7bc097932ad95cd344">qos</a>                          : 3;
<a name="l03142"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#a08df18096a5fcc2b8508f52dd148c454">03142</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#a08df18096a5fcc2b8508f52dd148c454">reserved_27_27</a>               : 1;
<a name="l03143"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#a65166c39bf12550a60452c42ad7afc90">03143</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#a65166c39bf12550a60452c42ad7afc90">grp_wat</a>                      : 4;
<a name="l03144"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#ae3c7715df51bbc075eaaf10431db2945">03144</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#ae3c7715df51bbc075eaaf10431db2945">inst_hdr</a>                     : 1;
<a name="l03145"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#a1d4af7e6d2184bac42bc9fcb688e8995">03145</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#a1d4af7e6d2184bac42bc9fcb688e8995">dyn_rs</a>                       : 1;
<a name="l03146"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#a3ef1aa3bdea7915c55209a99dc3bb63c">03146</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#a3ef1aa3bdea7915c55209a99dc3bb63c">tag_inc</a>                      : 2;
<a name="l03147"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#a32684c8366bf422c78c2ff6e62322e65">03147</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#a32684c8366bf422c78c2ff6e62322e65">rawdrp</a>                       : 1;
<a name="l03148"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#a07a9ae0e61deadedbc3804bf017f489a">03148</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html#a07a9ae0e61deadedbc3804bf017f489a">reserved_37_63</a>               : 27;
<a name="l03149"></a>03149 <span class="preprocessor">#endif</span>
<a name="l03150"></a>03150 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__prt__cfgx.html#aaa53f0364a4ad85b48ea9dc76da7072d">cn38xx</a>;
<a name="l03151"></a><a class="code" href="unioncvmx__pip__prt__cfgx.html#af00b8cbbaeec1d286f4f6aad6cf05952">03151</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn38xx.html">cvmx_pip_prt_cfgx_cn38xx</a>       <a class="code" href="unioncvmx__pip__prt__cfgx.html#af00b8cbbaeec1d286f4f6aad6cf05952">cn38xxp2</a>;
<a name="l03152"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html">03152</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html">cvmx_pip_prt_cfgx_cn50xx</a> {
<a name="l03153"></a>03153 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03154"></a>03154 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a3fb720ae4c8a6df8bb867b5052a7d356">reserved_53_63</a>               : 11;
<a name="l03155"></a>03155     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#ab6f5dcbcc9252265158f2e20aba1dd6d">pad_len</a>                      : 1;  <span class="comment">/**&lt; When set, disables the length check for pkts with</span>
<a name="l03156"></a>03156 <span class="comment">                                                         padding in the client data */</span>
<a name="l03157"></a>03157     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a29b95d5dbed9ed7ecece3efc88fb6a57">vlan_len</a>                     : 1;  <span class="comment">/**&lt; When set, disables the length check for VLAN pkts */</span>
<a name="l03158"></a>03158     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a7e1b4f799bacf15d76c74e2c061f9824">lenerr_en</a>                    : 1;  <span class="comment">/**&lt; L2 length error check enable</span>
<a name="l03159"></a>03159 <span class="comment">                                                         Frame was received with length error */</span>
<a name="l03160"></a>03160     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a92f8a0cb553e34987b80bcdce4528f04">maxerr_en</a>                    : 1;  <span class="comment">/**&lt; Max frame error check enable</span>
<a name="l03161"></a>03161 <span class="comment">                                                         Frame was received with length &gt; max_length */</span>
<a name="l03162"></a>03162     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a9fe22e885b9ec55895d8587fc77fd40d">minerr_en</a>                    : 1;  <span class="comment">/**&lt; Min frame error check enable</span>
<a name="l03163"></a>03163 <span class="comment">                                                         Frame was received with length &lt; min_length */</span>
<a name="l03164"></a>03164     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a02950a3a48c6d90b8f0b438cbfd4f11b">grp_wat_47</a>                   : 4;  <span class="comment">/**&lt; GRP Watcher enable</span>
<a name="l03165"></a>03165 <span class="comment">                                                         (Watchers 4-7) */</span>
<a name="l03166"></a>03166     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#ab2842e9ca95385b3c2010cc22b742e14">qos_wat_47</a>                   : 4;  <span class="comment">/**&lt; QOS Watcher enable</span>
<a name="l03167"></a>03167 <span class="comment">                                                         (Watchers 4-7) */</span>
<a name="l03168"></a>03168     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a350cb8783e6d9cde077dfd8888dc9ea0">reserved_37_39</a>               : 3;
<a name="l03169"></a>03169     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a9ff6f3d2c4aa8929fcc3a033e70672a4">rawdrp</a>                       : 1;  <span class="comment">/**&lt; Allow the IPD to RED drop a packet.</span>
<a name="l03170"></a>03170 <span class="comment">                                                         Normally, IPD will never drop a packet that PIP</span>
<a name="l03171"></a>03171 <span class="comment">                                                         indicates is RAW.</span>
<a name="l03172"></a>03172 <span class="comment">                                                         0=never drop RAW packets based on RED algorithm</span>
<a name="l03173"></a>03173 <span class="comment">                                                         1=allow RAW packet drops based on RED algorithm */</span>
<a name="l03174"></a>03174     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#aae6ba3f34478d93f665900c7dc310809">tag_inc</a>                      : 2;  <span class="comment">/**&lt; Which of the 4 PIP_TAG_INC to use when</span>
<a name="l03175"></a>03175 <span class="comment">                                                         calculating mask tag hash */</span>
<a name="l03176"></a>03176     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a9fa6b4d9dfbe43eea5144ccb9bbe27b4">dyn_rs</a>                       : 1;  <span class="comment">/**&lt; Dynamically calculate RS based on pkt size and</span>
<a name="l03177"></a>03177 <span class="comment">                                                         configuration.  If DYN_RS is set then</span>
<a name="l03178"></a>03178 <span class="comment">                                                         PKT_INST_HDR[RS] is not used.  When using 2-byte</span>
<a name="l03179"></a>03179 <span class="comment">                                                         instruction header words, either DYN_RS or</span>
<a name="l03180"></a>03180 <span class="comment">                                                         PIP_GBL_CTL[IGNRS] should be set. */</span>
<a name="l03181"></a>03181     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a3d3c844f79ac47929b791b6a7083f78c">inst_hdr</a>                     : 1;  <span class="comment">/**&lt; 8-byte INST_HDR is present on all packets</span>
<a name="l03182"></a>03182 <span class="comment">                                                         (not for PCI prts, 32-35) */</span>
<a name="l03183"></a>03183     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a5e7a11ea1712626d87656a8726c8fba7">grp_wat</a>                      : 4;  <span class="comment">/**&lt; GRP Watcher enable */</span>
<a name="l03184"></a>03184     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#ae4767420d079c9ef34c3e460c6b73cf9">reserved_27_27</a>               : 1;
<a name="l03185"></a>03185     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a19dc1e7fcaf7df1ded75e1cef554d4db">qos</a>                          : 3;  <span class="comment">/**&lt; Default QOS level of the port */</span>
<a name="l03186"></a>03186     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#aeb27e1307e6150c572842054db7e43cc">qos_wat</a>                      : 4;  <span class="comment">/**&lt; QOS Watcher enable</span>
<a name="l03187"></a>03187 <span class="comment">                                                         (Watchers 0-3) */</span>
<a name="l03188"></a>03188     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a9dfce1b5c5269c5e48b97539e4ef0683">reserved_19_19</a>               : 1;
<a name="l03189"></a>03189     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a8c420d39cd85e29e666fe14343587053">qos_vod</a>                      : 1;  <span class="comment">/**&lt; QOS VLAN over Diffserv</span>
<a name="l03190"></a>03190 <span class="comment">                                                         if VLAN exists, it is used</span>
<a name="l03191"></a>03191 <span class="comment">                                                         else if IP exists, Diffserv is used</span>
<a name="l03192"></a>03192 <span class="comment">                                                         else the per port default is used</span>
<a name="l03193"></a>03193 <span class="comment">                                                         Watchers are still highest priority */</span>
<a name="l03194"></a>03194     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#ab49c82fd8153a2bbc65fc26b0bd7feef">qos_diff</a>                     : 1;  <span class="comment">/**&lt; QOS Diffserv */</span>
<a name="l03195"></a>03195     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#ad750d1022a51aeb7fa2f0f4518ccc18c">qos_vlan</a>                     : 1;  <span class="comment">/**&lt; QOS VLAN */</span>
<a name="l03196"></a>03196     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a0102e2095805bc214adb848cd10fed3c">reserved_13_15</a>               : 3;
<a name="l03197"></a>03197     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a0dbf89fbd05122a97b7152c59be66ed7">crc_en</a>                       : 1;  <span class="comment">/**&lt; CRC Checking enabled</span>
<a name="l03198"></a>03198 <span class="comment">                                                         (Disabled in 5020) */</span>
<a name="l03199"></a>03199     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#ad013ec4bf06c37fa0ddd1f1714e7ee8a">reserved_10_11</a>               : 2;
<a name="l03200"></a>03200     <a class="code" href="cvmx-csr-enums_8h.html#a276b0f3b1f41aec509f77832cd34b6ed" title="Enumeration representing the amount of packet processing and validation performed...">cvmx_pip_port_parse_mode_t</a> <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#af6f325eb58e5fb08ce14b2eab59b3f8f">mode</a>       : 2;  <span class="comment">/**&lt; Parse Mode</span>
<a name="l03201"></a>03201 <span class="comment">                                                         0 = no packet inspection (Uninterpreted)</span>
<a name="l03202"></a>03202 <span class="comment">                                                         1 = L2 parsing / skip to L2</span>
<a name="l03203"></a>03203 <span class="comment">                                                         2 = IP parsing / skip to L3</span>
<a name="l03204"></a>03204 <span class="comment">                                                         3 = PCI Raw (illegal for software to set) */</span>
<a name="l03205"></a>03205     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#ab272a721589e22479cd7f9879ae4b3a2">reserved_7_7</a>                 : 1;
<a name="l03206"></a>03206     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a03c3eed1fbeeca1a16b5880c8cf7fae6">skip</a>                         : 7;  <span class="comment">/**&lt; Optional Skip I amount for packets.  Does not</span>
<a name="l03207"></a>03207 <span class="comment">                                                         apply to packets on PCI ports when a PKT_INST_HDR</span>
<a name="l03208"></a>03208 <span class="comment">                                                         is present.  See section 7.2.7 - Legal Skip</span>
<a name="l03209"></a>03209 <span class="comment">                                                         Values for further details. */</span>
<a name="l03210"></a>03210 <span class="preprocessor">#else</span>
<a name="l03211"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a03c3eed1fbeeca1a16b5880c8cf7fae6">03211</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a03c3eed1fbeeca1a16b5880c8cf7fae6">skip</a>                         : 7;
<a name="l03212"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#ab272a721589e22479cd7f9879ae4b3a2">03212</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#ab272a721589e22479cd7f9879ae4b3a2">reserved_7_7</a>                 : 1;
<a name="l03213"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#af6f325eb58e5fb08ce14b2eab59b3f8f">03213</a>     <a class="code" href="cvmx-csr-enums_8h.html#a276b0f3b1f41aec509f77832cd34b6ed" title="Enumeration representing the amount of packet processing and validation performed...">cvmx_pip_port_parse_mode_t</a> <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#af6f325eb58e5fb08ce14b2eab59b3f8f">mode</a>       : 2;
<a name="l03214"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#ad013ec4bf06c37fa0ddd1f1714e7ee8a">03214</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#ad013ec4bf06c37fa0ddd1f1714e7ee8a">reserved_10_11</a>               : 2;
<a name="l03215"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a0dbf89fbd05122a97b7152c59be66ed7">03215</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a0dbf89fbd05122a97b7152c59be66ed7">crc_en</a>                       : 1;
<a name="l03216"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a0102e2095805bc214adb848cd10fed3c">03216</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a0102e2095805bc214adb848cd10fed3c">reserved_13_15</a>               : 3;
<a name="l03217"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#ad750d1022a51aeb7fa2f0f4518ccc18c">03217</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#ad750d1022a51aeb7fa2f0f4518ccc18c">qos_vlan</a>                     : 1;
<a name="l03218"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#ab49c82fd8153a2bbc65fc26b0bd7feef">03218</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#ab49c82fd8153a2bbc65fc26b0bd7feef">qos_diff</a>                     : 1;
<a name="l03219"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a8c420d39cd85e29e666fe14343587053">03219</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a8c420d39cd85e29e666fe14343587053">qos_vod</a>                      : 1;
<a name="l03220"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a9dfce1b5c5269c5e48b97539e4ef0683">03220</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a9dfce1b5c5269c5e48b97539e4ef0683">reserved_19_19</a>               : 1;
<a name="l03221"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#aeb27e1307e6150c572842054db7e43cc">03221</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#aeb27e1307e6150c572842054db7e43cc">qos_wat</a>                      : 4;
<a name="l03222"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a19dc1e7fcaf7df1ded75e1cef554d4db">03222</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a19dc1e7fcaf7df1ded75e1cef554d4db">qos</a>                          : 3;
<a name="l03223"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#ae4767420d079c9ef34c3e460c6b73cf9">03223</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#ae4767420d079c9ef34c3e460c6b73cf9">reserved_27_27</a>               : 1;
<a name="l03224"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a5e7a11ea1712626d87656a8726c8fba7">03224</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a5e7a11ea1712626d87656a8726c8fba7">grp_wat</a>                      : 4;
<a name="l03225"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a3d3c844f79ac47929b791b6a7083f78c">03225</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a3d3c844f79ac47929b791b6a7083f78c">inst_hdr</a>                     : 1;
<a name="l03226"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a9fa6b4d9dfbe43eea5144ccb9bbe27b4">03226</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a9fa6b4d9dfbe43eea5144ccb9bbe27b4">dyn_rs</a>                       : 1;
<a name="l03227"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#aae6ba3f34478d93f665900c7dc310809">03227</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#aae6ba3f34478d93f665900c7dc310809">tag_inc</a>                      : 2;
<a name="l03228"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a9ff6f3d2c4aa8929fcc3a033e70672a4">03228</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a9ff6f3d2c4aa8929fcc3a033e70672a4">rawdrp</a>                       : 1;
<a name="l03229"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a350cb8783e6d9cde077dfd8888dc9ea0">03229</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a350cb8783e6d9cde077dfd8888dc9ea0">reserved_37_39</a>               : 3;
<a name="l03230"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#ab2842e9ca95385b3c2010cc22b742e14">03230</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#ab2842e9ca95385b3c2010cc22b742e14">qos_wat_47</a>                   : 4;
<a name="l03231"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a02950a3a48c6d90b8f0b438cbfd4f11b">03231</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a02950a3a48c6d90b8f0b438cbfd4f11b">grp_wat_47</a>                   : 4;
<a name="l03232"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a9fe22e885b9ec55895d8587fc77fd40d">03232</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a9fe22e885b9ec55895d8587fc77fd40d">minerr_en</a>                    : 1;
<a name="l03233"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a92f8a0cb553e34987b80bcdce4528f04">03233</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a92f8a0cb553e34987b80bcdce4528f04">maxerr_en</a>                    : 1;
<a name="l03234"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a7e1b4f799bacf15d76c74e2c061f9824">03234</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a7e1b4f799bacf15d76c74e2c061f9824">lenerr_en</a>                    : 1;
<a name="l03235"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a29b95d5dbed9ed7ecece3efc88fb6a57">03235</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a29b95d5dbed9ed7ecece3efc88fb6a57">vlan_len</a>                     : 1;
<a name="l03236"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#ab6f5dcbcc9252265158f2e20aba1dd6d">03236</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#ab6f5dcbcc9252265158f2e20aba1dd6d">pad_len</a>                      : 1;
<a name="l03237"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a3fb720ae4c8a6df8bb867b5052a7d356">03237</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html#a3fb720ae4c8a6df8bb867b5052a7d356">reserved_53_63</a>               : 11;
<a name="l03238"></a>03238 <span class="preprocessor">#endif</span>
<a name="l03239"></a>03239 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__prt__cfgx.html#a98e4c032d44d854365dae436dd729a17">cn50xx</a>;
<a name="l03240"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html">03240</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html">cvmx_pip_prt_cfgx_cn52xx</a> {
<a name="l03241"></a>03241 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03242"></a>03242 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#aa44073cf81e9e26d7d55aa596cb56276">reserved_53_63</a>               : 11;
<a name="l03243"></a>03243     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#aca995d57787af7a78325f7d750ed5276">pad_len</a>                      : 1;  <span class="comment">/**&lt; When set, disables the length check for pkts with</span>
<a name="l03244"></a>03244 <span class="comment">                                                         padding in the client data */</span>
<a name="l03245"></a>03245     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a74873358226de52defc7b800687224ac">vlan_len</a>                     : 1;  <span class="comment">/**&lt; When set, disables the length check for DSA/VLAN</span>
<a name="l03246"></a>03246 <span class="comment">                                                         pkts */</span>
<a name="l03247"></a>03247     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a7d4c35e99b9b27898cf6a127088d4c90">lenerr_en</a>                    : 1;  <span class="comment">/**&lt; L2 length error check enable</span>
<a name="l03248"></a>03248 <span class="comment">                                                         Frame was received with length error</span>
<a name="l03249"></a>03249 <span class="comment">                                                          Typically, this check will not be enabled for</span>
<a name="l03250"></a>03250 <span class="comment">                                                          incoming packets on the PCIe ports. */</span>
<a name="l03251"></a>03251     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#ab1e86b0958cdb3710a4700cd04987035">maxerr_en</a>                    : 1;  <span class="comment">/**&lt; Max frame error check enable</span>
<a name="l03252"></a>03252 <span class="comment">                                                         Frame was received with length &gt; max_length */</span>
<a name="l03253"></a>03253     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a5cd31623baf6b42a1520afe5adfdb670">minerr_en</a>                    : 1;  <span class="comment">/**&lt; Min frame error check enable</span>
<a name="l03254"></a>03254 <span class="comment">                                                         Frame was received with length &lt; min_length</span>
<a name="l03255"></a>03255 <span class="comment">                                                          Typically, this check will not be enabled for</span>
<a name="l03256"></a>03256 <span class="comment">                                                          incoming packets on the PCIe ports. */</span>
<a name="l03257"></a>03257     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a75c5a48b9ef26e95beb7471ae545d9cf">grp_wat_47</a>                   : 4;  <span class="comment">/**&lt; GRP Watcher enable</span>
<a name="l03258"></a>03258 <span class="comment">                                                         (Watchers 4-7) */</span>
<a name="l03259"></a>03259     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#add084a24fef7036a2172123e30461cfd">qos_wat_47</a>                   : 4;  <span class="comment">/**&lt; QOS Watcher enable</span>
<a name="l03260"></a>03260 <span class="comment">                                                         (Watchers 4-7) */</span>
<a name="l03261"></a>03261     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a5682942f741c233f0b2ff46ed8b4be12">reserved_37_39</a>               : 3;
<a name="l03262"></a>03262     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a8783647b98eaea10012201802d63d0b9">rawdrp</a>                       : 1;  <span class="comment">/**&lt; Allow the IPD to RED drop a packet.</span>
<a name="l03263"></a>03263 <span class="comment">                                                         Normally, IPD will never drop a packet that PIP</span>
<a name="l03264"></a>03264 <span class="comment">                                                         indicates is RAW.</span>
<a name="l03265"></a>03265 <span class="comment">                                                         0=never drop RAW packets based on RED algorithm</span>
<a name="l03266"></a>03266 <span class="comment">                                                         1=allow RAW packet drops based on RED algorithm */</span>
<a name="l03267"></a>03267     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a3606e3136bf3a10ab49cf0272d1e402b">tag_inc</a>                      : 2;  <span class="comment">/**&lt; Which of the 4 PIP_TAG_INC to use when</span>
<a name="l03268"></a>03268 <span class="comment">                                                         calculating mask tag hash */</span>
<a name="l03269"></a>03269     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a7625aa57ad5ce88785fcefeebad1d5fd">dyn_rs</a>                       : 1;  <span class="comment">/**&lt; Dynamically calculate RS based on pkt size and</span>
<a name="l03270"></a>03270 <span class="comment">                                                         configuration.  If DYN_RS is set then</span>
<a name="l03271"></a>03271 <span class="comment">                                                         PKT_INST_HDR[RS] is not used.  When using 2-byte</span>
<a name="l03272"></a>03272 <span class="comment">                                                         instruction header words, either DYN_RS or</span>
<a name="l03273"></a>03273 <span class="comment">                                                         PIP_GBL_CTL[IGNRS] should be set. */</span>
<a name="l03274"></a>03274     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#aa033bab179d7e84b699b57aa9aeae276">inst_hdr</a>                     : 1;  <span class="comment">/**&lt; 8-byte INST_HDR is present on all packets</span>
<a name="l03275"></a>03275 <span class="comment">                                                         (not for PCI ports, 32-35)</span>
<a name="l03276"></a>03276 <span class="comment">                                                         Must be zero in DSA mode */</span>
<a name="l03277"></a>03277     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a4aa6ced14f551c45f8115b83a5e14050">grp_wat</a>                      : 4;  <span class="comment">/**&lt; GRP Watcher enable */</span>
<a name="l03278"></a>03278     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a0698e038c2ff60248b54b3e1d19c0d3d">hg_qos</a>                       : 1;  <span class="comment">/**&lt; When set, uses the HiGig priority bits as a</span>
<a name="l03279"></a>03279 <span class="comment">                                                         lookup into the HG_QOS_TABLE (PIP_HG_PRI_QOS)</span>
<a name="l03280"></a>03280 <span class="comment">                                                         to determine the QOS value</span>
<a name="l03281"></a>03281 <span class="comment">                                                         HG_QOS must not be set when HIGIG_EN=0 */</span>
<a name="l03282"></a>03282     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a4e35575863fb73b7861f6c52ee748c94">qos</a>                          : 3;  <span class="comment">/**&lt; Default QOS level of the port */</span>
<a name="l03283"></a>03283     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a8864a5a6b76f2b15974aff06c9a0ccc6">qos_wat</a>                      : 4;  <span class="comment">/**&lt; QOS Watcher enable</span>
<a name="l03284"></a>03284 <span class="comment">                                                         (Watchers 0-3) */</span>
<a name="l03285"></a>03285     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#add1168b9fdbc23a0dc9d040bab8b3746">qos_vsel</a>                     : 1;  <span class="comment">/**&lt; Which QOS in PIP_QOS_VLAN to use</span>
<a name="l03286"></a>03286 <span class="comment">                                                         0 = PIP_QOS_VLAN[QOS]</span>
<a name="l03287"></a>03287 <span class="comment">                                                         1 = PIP_QOS_VLAN[QOS1] */</span>
<a name="l03288"></a>03288     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a7e7ad77b9dccef35dc45b223235bb741">qos_vod</a>                      : 1;  <span class="comment">/**&lt; QOS VLAN over Diffserv</span>
<a name="l03289"></a>03289 <span class="comment">                                                         if DSA/VLAN exists, it is used</span>
<a name="l03290"></a>03290 <span class="comment">                                                         else if IP exists, Diffserv is used</span>
<a name="l03291"></a>03291 <span class="comment">                                                         else the per port default is used</span>
<a name="l03292"></a>03292 <span class="comment">                                                         Watchers are still highest priority */</span>
<a name="l03293"></a>03293     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#acb7347ca4128f745c6ec37f6395c0bfc">qos_diff</a>                     : 1;  <span class="comment">/**&lt; QOS Diffserv */</span>
<a name="l03294"></a>03294     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#aa391df96c1d6941c69dcdd4345c9e16d">qos_vlan</a>                     : 1;  <span class="comment">/**&lt; QOS VLAN */</span>
<a name="l03295"></a>03295     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a33788c1c979037866fe7511dc716e8cc">reserved_13_15</a>               : 3;
<a name="l03296"></a>03296     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#af51bd0312f5be44ff904f8e4a8310eb7">crc_en</a>                       : 1;  <span class="comment">/**&lt; CRC Checking enabled</span>
<a name="l03297"></a>03297 <span class="comment">                                                         (Disabled in 52xx) */</span>
<a name="l03298"></a>03298     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#ad849093dab5302d038c0d9f681792d15">higig_en</a>                     : 1;  <span class="comment">/**&lt; Enable HiGig parsing</span>
<a name="l03299"></a>03299 <span class="comment">                                                         When HIGIG_EN=1:</span>
<a name="l03300"></a>03300 <span class="comment">                                                          DSA_EN field below must be zero</span>
<a name="l03301"></a>03301 <span class="comment">                                                          SKIP field below is both Skip I size and the</span>
<a name="l03302"></a>03302 <span class="comment">                                                            size of the HiGig* header (12 or 16 bytes) */</span>
<a name="l03303"></a>03303     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a67db821b8314abc8d13be4aa5a5efb49">dsa_en</a>                       : 1;  <span class="comment">/**&lt; Enable DSA tag parsing</span>
<a name="l03304"></a>03304 <span class="comment">                                                         When DSA_EN=1:</span>
<a name="l03305"></a>03305 <span class="comment">                                                          HIGIG_EN field above must be zero</span>
<a name="l03306"></a>03306 <span class="comment">                                                          SKIP field below is size of DSA tag (4, 8, or</span>
<a name="l03307"></a>03307 <span class="comment">                                                            12 bytes) rather than the size of Skip I</span>
<a name="l03308"></a>03308 <span class="comment">                                                          total SKIP (Skip I + header + Skip II</span>
<a name="l03309"></a>03309 <span class="comment">                                                            must be zero</span>
<a name="l03310"></a>03310 <span class="comment">                                                          INST_HDR field above must be zero</span>
<a name="l03311"></a>03311 <span class="comment">                                                          MODE field below must be &quot;skip to L2&quot; */</span>
<a name="l03312"></a>03312     <a class="code" href="cvmx-csr-enums_8h.html#a276b0f3b1f41aec509f77832cd34b6ed" title="Enumeration representing the amount of packet processing and validation performed...">cvmx_pip_port_parse_mode_t</a> <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a0cb29aef1ce9d80a0cdc6bf98211c43d">mode</a>       : 2;  <span class="comment">/**&lt; Parse Mode</span>
<a name="l03313"></a>03313 <span class="comment">                                                         0 = no packet inspection (Uninterpreted)</span>
<a name="l03314"></a>03314 <span class="comment">                                                         1 = L2 parsing / skip to L2</span>
<a name="l03315"></a>03315 <span class="comment">                                                         2 = IP parsing / skip to L3</span>
<a name="l03316"></a>03316 <span class="comment">                                                         3 = (illegal)</span>
<a name="l03317"></a>03317 <span class="comment">                                                         Must be 2 (&quot;skip to L2&quot;) when in DSA mode. */</span>
<a name="l03318"></a>03318     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a7074b947622a6a481d388960942fd59b">reserved_7_7</a>                 : 1;
<a name="l03319"></a>03319     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#acd3234ddcecc8116559dc2d1f4c1d44f">skip</a>                         : 7;  <span class="comment">/**&lt; Optional Skip I amount for packets.</span>
<a name="l03320"></a>03320 <span class="comment">                                                         See section 7.2.7 - Legal Skip</span>
<a name="l03321"></a>03321 <span class="comment">                                                         Values for further details.</span>
<a name="l03322"></a>03322 <span class="comment">                                                         In DSA mode, indicates the DSA header length, not</span>
<a name="l03323"></a>03323 <span class="comment">                                                           Skip I size. (Must be 4,8,or 12)</span>
<a name="l03324"></a>03324 <span class="comment">                                                         In HIGIG mode, indicates both the Skip I size and</span>
<a name="l03325"></a>03325 <span class="comment">                                                           the HiGig header size (Must be 12 or 16). */</span>
<a name="l03326"></a>03326 <span class="preprocessor">#else</span>
<a name="l03327"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#acd3234ddcecc8116559dc2d1f4c1d44f">03327</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#acd3234ddcecc8116559dc2d1f4c1d44f">skip</a>                         : 7;
<a name="l03328"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a7074b947622a6a481d388960942fd59b">03328</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a7074b947622a6a481d388960942fd59b">reserved_7_7</a>                 : 1;
<a name="l03329"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a0cb29aef1ce9d80a0cdc6bf98211c43d">03329</a>     <a class="code" href="cvmx-csr-enums_8h.html#a276b0f3b1f41aec509f77832cd34b6ed" title="Enumeration representing the amount of packet processing and validation performed...">cvmx_pip_port_parse_mode_t</a> <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a0cb29aef1ce9d80a0cdc6bf98211c43d">mode</a>       : 2;
<a name="l03330"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a67db821b8314abc8d13be4aa5a5efb49">03330</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a67db821b8314abc8d13be4aa5a5efb49">dsa_en</a>                       : 1;
<a name="l03331"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#ad849093dab5302d038c0d9f681792d15">03331</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#ad849093dab5302d038c0d9f681792d15">higig_en</a>                     : 1;
<a name="l03332"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#af51bd0312f5be44ff904f8e4a8310eb7">03332</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#af51bd0312f5be44ff904f8e4a8310eb7">crc_en</a>                       : 1;
<a name="l03333"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a33788c1c979037866fe7511dc716e8cc">03333</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a33788c1c979037866fe7511dc716e8cc">reserved_13_15</a>               : 3;
<a name="l03334"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#aa391df96c1d6941c69dcdd4345c9e16d">03334</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#aa391df96c1d6941c69dcdd4345c9e16d">qos_vlan</a>                     : 1;
<a name="l03335"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#acb7347ca4128f745c6ec37f6395c0bfc">03335</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#acb7347ca4128f745c6ec37f6395c0bfc">qos_diff</a>                     : 1;
<a name="l03336"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a7e7ad77b9dccef35dc45b223235bb741">03336</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a7e7ad77b9dccef35dc45b223235bb741">qos_vod</a>                      : 1;
<a name="l03337"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#add1168b9fdbc23a0dc9d040bab8b3746">03337</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#add1168b9fdbc23a0dc9d040bab8b3746">qos_vsel</a>                     : 1;
<a name="l03338"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a8864a5a6b76f2b15974aff06c9a0ccc6">03338</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a8864a5a6b76f2b15974aff06c9a0ccc6">qos_wat</a>                      : 4;
<a name="l03339"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a4e35575863fb73b7861f6c52ee748c94">03339</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a4e35575863fb73b7861f6c52ee748c94">qos</a>                          : 3;
<a name="l03340"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a0698e038c2ff60248b54b3e1d19c0d3d">03340</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a0698e038c2ff60248b54b3e1d19c0d3d">hg_qos</a>                       : 1;
<a name="l03341"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a4aa6ced14f551c45f8115b83a5e14050">03341</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a4aa6ced14f551c45f8115b83a5e14050">grp_wat</a>                      : 4;
<a name="l03342"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#aa033bab179d7e84b699b57aa9aeae276">03342</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#aa033bab179d7e84b699b57aa9aeae276">inst_hdr</a>                     : 1;
<a name="l03343"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a7625aa57ad5ce88785fcefeebad1d5fd">03343</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a7625aa57ad5ce88785fcefeebad1d5fd">dyn_rs</a>                       : 1;
<a name="l03344"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a3606e3136bf3a10ab49cf0272d1e402b">03344</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a3606e3136bf3a10ab49cf0272d1e402b">tag_inc</a>                      : 2;
<a name="l03345"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a8783647b98eaea10012201802d63d0b9">03345</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a8783647b98eaea10012201802d63d0b9">rawdrp</a>                       : 1;
<a name="l03346"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a5682942f741c233f0b2ff46ed8b4be12">03346</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a5682942f741c233f0b2ff46ed8b4be12">reserved_37_39</a>               : 3;
<a name="l03347"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#add084a24fef7036a2172123e30461cfd">03347</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#add084a24fef7036a2172123e30461cfd">qos_wat_47</a>                   : 4;
<a name="l03348"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a75c5a48b9ef26e95beb7471ae545d9cf">03348</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a75c5a48b9ef26e95beb7471ae545d9cf">grp_wat_47</a>                   : 4;
<a name="l03349"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a5cd31623baf6b42a1520afe5adfdb670">03349</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a5cd31623baf6b42a1520afe5adfdb670">minerr_en</a>                    : 1;
<a name="l03350"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#ab1e86b0958cdb3710a4700cd04987035">03350</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#ab1e86b0958cdb3710a4700cd04987035">maxerr_en</a>                    : 1;
<a name="l03351"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a7d4c35e99b9b27898cf6a127088d4c90">03351</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a7d4c35e99b9b27898cf6a127088d4c90">lenerr_en</a>                    : 1;
<a name="l03352"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a74873358226de52defc7b800687224ac">03352</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#a74873358226de52defc7b800687224ac">vlan_len</a>                     : 1;
<a name="l03353"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#aca995d57787af7a78325f7d750ed5276">03353</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#aca995d57787af7a78325f7d750ed5276">pad_len</a>                      : 1;
<a name="l03354"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#aa44073cf81e9e26d7d55aa596cb56276">03354</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html#aa44073cf81e9e26d7d55aa596cb56276">reserved_53_63</a>               : 11;
<a name="l03355"></a>03355 <span class="preprocessor">#endif</span>
<a name="l03356"></a>03356 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__prt__cfgx.html#ac04d5cf6cf3ebacbd930d61901d32455">cn52xx</a>;
<a name="l03357"></a><a class="code" href="unioncvmx__pip__prt__cfgx.html#acfa2d572d464274b7d47a7121aefcad6">03357</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html">cvmx_pip_prt_cfgx_cn52xx</a>       <a class="code" href="unioncvmx__pip__prt__cfgx.html#acfa2d572d464274b7d47a7121aefcad6">cn52xxp1</a>;
<a name="l03358"></a><a class="code" href="unioncvmx__pip__prt__cfgx.html#ae20bb8d76223d39758f3924323cf6cde">03358</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html">cvmx_pip_prt_cfgx_cn52xx</a>       <a class="code" href="unioncvmx__pip__prt__cfgx.html#ae20bb8d76223d39758f3924323cf6cde">cn56xx</a>;
<a name="l03359"></a><a class="code" href="unioncvmx__pip__prt__cfgx.html#a36cb96c593811dbc5dc8a2a617594bfc">03359</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn50xx.html">cvmx_pip_prt_cfgx_cn50xx</a>       <a class="code" href="unioncvmx__pip__prt__cfgx.html#a36cb96c593811dbc5dc8a2a617594bfc">cn56xxp1</a>;
<a name="l03360"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html">03360</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html">cvmx_pip_prt_cfgx_cn58xx</a> {
<a name="l03361"></a>03361 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03362"></a>03362 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#a871fec9343d51149a563031d4b3b9793">reserved_37_63</a>               : 27;
<a name="l03363"></a>03363     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#ae123b7589ba3fe7a18d48196cdf94a4c">rawdrp</a>                       : 1;  <span class="comment">/**&lt; Allow the IPD to RED drop a packet.</span>
<a name="l03364"></a>03364 <span class="comment">                                                         Normally, IPD will never drop a packet that PIP</span>
<a name="l03365"></a>03365 <span class="comment">                                                         indicates is RAW.</span>
<a name="l03366"></a>03366 <span class="comment">                                                         0=never drop RAW packets based on RED algorithm</span>
<a name="l03367"></a>03367 <span class="comment">                                                         1=allow RAW packet drops based on RED algorithm */</span>
<a name="l03368"></a>03368     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#a549c38532f61a43b02b19cb0d38a9ea7">tag_inc</a>                      : 2;  <span class="comment">/**&lt; Which of the 4 PIP_TAG_INC to use when</span>
<a name="l03369"></a>03369 <span class="comment">                                                         calculating mask tag hash */</span>
<a name="l03370"></a>03370     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#a2b7672b0e134b6b7222ec960cbe773c1">dyn_rs</a>                       : 1;  <span class="comment">/**&lt; Dynamically calculate RS based on pkt size and</span>
<a name="l03371"></a>03371 <span class="comment">                                                         configuration.  If DYN_RS is set then</span>
<a name="l03372"></a>03372 <span class="comment">                                                         PKT_INST_HDR[RS] is not used.  When using 2-byte</span>
<a name="l03373"></a>03373 <span class="comment">                                                         instruction header words, either DYN_RS or</span>
<a name="l03374"></a>03374 <span class="comment">                                                         PIP_GBL_CTL[IGNRS] should be set. */</span>
<a name="l03375"></a>03375     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#a68a8b0c7b09245ffe655a626ecf790e3">inst_hdr</a>                     : 1;  <span class="comment">/**&lt; 8-byte INST_HDR is present on all packets</span>
<a name="l03376"></a>03376 <span class="comment">                                                         (not for PCI prts, 32-35) */</span>
<a name="l03377"></a>03377     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#aa8fcfc5f62ac9fc133a00689e84f54c8">grp_wat</a>                      : 4;  <span class="comment">/**&lt; GRP Watcher enable */</span>
<a name="l03378"></a>03378     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#a331f29550c1adbc392d049a51e33e16b">reserved_27_27</a>               : 1;
<a name="l03379"></a>03379     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#a270dc74c046666199b8d7b0be8d6ddf0">qos</a>                          : 3;  <span class="comment">/**&lt; Default QOS level of the port */</span>
<a name="l03380"></a>03380     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#a974d7cb92b62c4dd51c087bdb7446023">qos_wat</a>                      : 4;  <span class="comment">/**&lt; QOS Watcher enable */</span>
<a name="l03381"></a>03381     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#a970a92df708840ca53568be6c89421b5">reserved_19_19</a>               : 1;
<a name="l03382"></a>03382     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#aa453de92b5fa5e9cc586ffd5ea443c25">qos_vod</a>                      : 1;  <span class="comment">/**&lt; QOS VLAN over Diffserv</span>
<a name="l03383"></a>03383 <span class="comment">                                                         if VLAN exists, it is used</span>
<a name="l03384"></a>03384 <span class="comment">                                                         else if IP exists, Diffserv is used</span>
<a name="l03385"></a>03385 <span class="comment">                                                         else the per port default is used</span>
<a name="l03386"></a>03386 <span class="comment">                                                         Watchers are still highest priority */</span>
<a name="l03387"></a>03387     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#ab33c61c59fb0cffa7ddb1f0328607dff">qos_diff</a>                     : 1;  <span class="comment">/**&lt; QOS Diffserv */</span>
<a name="l03388"></a>03388     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#ac7733facc7a8682c483767abb9e619e1">qos_vlan</a>                     : 1;  <span class="comment">/**&lt; QOS VLAN */</span>
<a name="l03389"></a>03389     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#a9620e5a2e090ac24f873d609dc83c004">reserved_13_15</a>               : 3;
<a name="l03390"></a>03390     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#a75093fc9b891c0583ffc447d31df05db">crc_en</a>                       : 1;  <span class="comment">/**&lt; CRC Checking enabled (for ports 0-31 only) */</span>
<a name="l03391"></a>03391     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#acd68256786e24196f3b52e88f30820c0">reserved_10_11</a>               : 2;
<a name="l03392"></a>03392     <a class="code" href="cvmx-csr-enums_8h.html#a276b0f3b1f41aec509f77832cd34b6ed" title="Enumeration representing the amount of packet processing and validation performed...">cvmx_pip_port_parse_mode_t</a> <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#a7a8496888899bdbe3618065f2e617f8f">mode</a>       : 2;  <span class="comment">/**&lt; Parse Mode</span>
<a name="l03393"></a>03393 <span class="comment">                                                         0 = no packet inspection (Uninterpreted)</span>
<a name="l03394"></a>03394 <span class="comment">                                                         1 = L2 parsing / skip to L2</span>
<a name="l03395"></a>03395 <span class="comment">                                                         2 = IP parsing / skip to L3</span>
<a name="l03396"></a>03396 <span class="comment">                                                         3 = PCI Raw (illegal for software to set) */</span>
<a name="l03397"></a>03397     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#a95f8dbac3744ccbac2feeb6469eb139d">reserved_7_7</a>                 : 1;
<a name="l03398"></a>03398     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#abacc30600835c2762acc77bf29dbecff">skip</a>                         : 7;  <span class="comment">/**&lt; Optional Skip I amount for packets.  Does not</span>
<a name="l03399"></a>03399 <span class="comment">                                                         apply to packets on PCI ports when a PKT_INST_HDR</span>
<a name="l03400"></a>03400 <span class="comment">                                                         is present.  See section 7.2.7 - Legal Skip</span>
<a name="l03401"></a>03401 <span class="comment">                                                         Values for further details. */</span>
<a name="l03402"></a>03402 <span class="preprocessor">#else</span>
<a name="l03403"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#abacc30600835c2762acc77bf29dbecff">03403</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#abacc30600835c2762acc77bf29dbecff">skip</a>                         : 7;
<a name="l03404"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#a95f8dbac3744ccbac2feeb6469eb139d">03404</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#a95f8dbac3744ccbac2feeb6469eb139d">reserved_7_7</a>                 : 1;
<a name="l03405"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#a7a8496888899bdbe3618065f2e617f8f">03405</a>     <a class="code" href="cvmx-csr-enums_8h.html#a276b0f3b1f41aec509f77832cd34b6ed" title="Enumeration representing the amount of packet processing and validation performed...">cvmx_pip_port_parse_mode_t</a> <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#a7a8496888899bdbe3618065f2e617f8f">mode</a>       : 2;
<a name="l03406"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#acd68256786e24196f3b52e88f30820c0">03406</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#acd68256786e24196f3b52e88f30820c0">reserved_10_11</a>               : 2;
<a name="l03407"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#a75093fc9b891c0583ffc447d31df05db">03407</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#a75093fc9b891c0583ffc447d31df05db">crc_en</a>                       : 1;
<a name="l03408"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#a9620e5a2e090ac24f873d609dc83c004">03408</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#a9620e5a2e090ac24f873d609dc83c004">reserved_13_15</a>               : 3;
<a name="l03409"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#ac7733facc7a8682c483767abb9e619e1">03409</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#ac7733facc7a8682c483767abb9e619e1">qos_vlan</a>                     : 1;
<a name="l03410"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#ab33c61c59fb0cffa7ddb1f0328607dff">03410</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#ab33c61c59fb0cffa7ddb1f0328607dff">qos_diff</a>                     : 1;
<a name="l03411"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#aa453de92b5fa5e9cc586ffd5ea443c25">03411</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#aa453de92b5fa5e9cc586ffd5ea443c25">qos_vod</a>                      : 1;
<a name="l03412"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#a970a92df708840ca53568be6c89421b5">03412</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#a970a92df708840ca53568be6c89421b5">reserved_19_19</a>               : 1;
<a name="l03413"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#a974d7cb92b62c4dd51c087bdb7446023">03413</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#a974d7cb92b62c4dd51c087bdb7446023">qos_wat</a>                      : 4;
<a name="l03414"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#a270dc74c046666199b8d7b0be8d6ddf0">03414</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#a270dc74c046666199b8d7b0be8d6ddf0">qos</a>                          : 3;
<a name="l03415"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#a331f29550c1adbc392d049a51e33e16b">03415</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#a331f29550c1adbc392d049a51e33e16b">reserved_27_27</a>               : 1;
<a name="l03416"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#aa8fcfc5f62ac9fc133a00689e84f54c8">03416</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#aa8fcfc5f62ac9fc133a00689e84f54c8">grp_wat</a>                      : 4;
<a name="l03417"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#a68a8b0c7b09245ffe655a626ecf790e3">03417</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#a68a8b0c7b09245ffe655a626ecf790e3">inst_hdr</a>                     : 1;
<a name="l03418"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#a2b7672b0e134b6b7222ec960cbe773c1">03418</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#a2b7672b0e134b6b7222ec960cbe773c1">dyn_rs</a>                       : 1;
<a name="l03419"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#a549c38532f61a43b02b19cb0d38a9ea7">03419</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#a549c38532f61a43b02b19cb0d38a9ea7">tag_inc</a>                      : 2;
<a name="l03420"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#ae123b7589ba3fe7a18d48196cdf94a4c">03420</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#ae123b7589ba3fe7a18d48196cdf94a4c">rawdrp</a>                       : 1;
<a name="l03421"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#a871fec9343d51149a563031d4b3b9793">03421</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html#a871fec9343d51149a563031d4b3b9793">reserved_37_63</a>               : 27;
<a name="l03422"></a>03422 <span class="preprocessor">#endif</span>
<a name="l03423"></a>03423 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__prt__cfgx.html#abf226dcb8314f1c6a8492ff0b84fd04b">cn58xx</a>;
<a name="l03424"></a><a class="code" href="unioncvmx__pip__prt__cfgx.html#a2b67601a61eb6ad561ca3b6e691d4a10">03424</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn58xx.html">cvmx_pip_prt_cfgx_cn58xx</a>       <a class="code" href="unioncvmx__pip__prt__cfgx.html#a2b67601a61eb6ad561ca3b6e691d4a10">cn58xxp1</a>;
<a name="l03425"></a><a class="code" href="unioncvmx__pip__prt__cfgx.html#a4f079d1f9c8e688a67a58f72c68bf90f">03425</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html">cvmx_pip_prt_cfgx_cn52xx</a>       <a class="code" href="unioncvmx__pip__prt__cfgx.html#a4f079d1f9c8e688a67a58f72c68bf90f">cn61xx</a>;
<a name="l03426"></a><a class="code" href="unioncvmx__pip__prt__cfgx.html#aa7c1e1e94218fe8282b1532246eff346">03426</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html">cvmx_pip_prt_cfgx_cn52xx</a>       <a class="code" href="unioncvmx__pip__prt__cfgx.html#aa7c1e1e94218fe8282b1532246eff346">cn63xx</a>;
<a name="l03427"></a><a class="code" href="unioncvmx__pip__prt__cfgx.html#ac078537f6cfe57b30b2f38e79f5cec73">03427</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html">cvmx_pip_prt_cfgx_cn52xx</a>       <a class="code" href="unioncvmx__pip__prt__cfgx.html#ac078537f6cfe57b30b2f38e79f5cec73">cn63xxp1</a>;
<a name="l03428"></a><a class="code" href="unioncvmx__pip__prt__cfgx.html#a91f35660ddb2aeedaaec76650e4a6dd6">03428</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html">cvmx_pip_prt_cfgx_cn52xx</a>       <a class="code" href="unioncvmx__pip__prt__cfgx.html#a91f35660ddb2aeedaaec76650e4a6dd6">cn66xx</a>;
<a name="l03429"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html">03429</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html">cvmx_pip_prt_cfgx_cn68xx</a> {
<a name="l03430"></a>03430 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03431"></a>03431 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a6611fb22d00676a57b47c8e683cb4cdc">reserved_55_63</a>               : 9;
<a name="l03432"></a>03432     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#add276a7ac6eef3d683b677317b74a00a">ih_pri</a>                       : 1;  <span class="comment">/**&lt; Use the PRI/QOS field in the instruction header</span>
<a name="l03433"></a>03433 <span class="comment">                                                         as the PRIORITY in BPID calculations. */</span>
<a name="l03434"></a>03434     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a5ebea828031027d5215c11659a91790f">len_chk_sel</a>                  : 1;  <span class="comment">/**&lt; Selects which PIP_FRM_LEN_CHK register is used</span>
<a name="l03435"></a>03435 <span class="comment">                                                         for this port-kind for MINERR and MAXERR checks.</span>
<a name="l03436"></a>03436 <span class="comment">                                                         LEN_CHK_SEL=0, use PIP_FRM_LEN_CHK0</span>
<a name="l03437"></a>03437 <span class="comment">                                                         LEN_CHK_SEL=1, use PIP_FRM_LEN_CHK1 */</span>
<a name="l03438"></a>03438     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#ae07ee19bf7853fabf69d4385d18ffdfe">pad_len</a>                      : 1;  <span class="comment">/**&lt; When set, disables the length check for pkts with</span>
<a name="l03439"></a>03439 <span class="comment">                                                         padding in the client data */</span>
<a name="l03440"></a>03440     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a5844cf163980ac0bc3c4844826773344">vlan_len</a>                     : 1;  <span class="comment">/**&lt; When set, disables the length check for DSA/VLAN</span>
<a name="l03441"></a>03441 <span class="comment">                                                         pkts */</span>
<a name="l03442"></a>03442     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#aca10abb04a301e82df2a8caaa304a02e">lenerr_en</a>                    : 1;  <span class="comment">/**&lt; L2 length error check enable</span>
<a name="l03443"></a>03443 <span class="comment">                                                         Frame was received with length error</span>
<a name="l03444"></a>03444 <span class="comment">                                                          Typically, this check will not be enabled for</span>
<a name="l03445"></a>03445 <span class="comment">                                                          incoming packets on the DPI rings</span>
<a name="l03446"></a>03446 <span class="comment">                                                          because the CRC bytes may not normally be</span>
<a name="l03447"></a>03447 <span class="comment">                                                          present. */</span>
<a name="l03448"></a>03448     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#ad560303c1f845daa31d243271d8ca5d4">maxerr_en</a>                    : 1;  <span class="comment">/**&lt; Max frame error check enable</span>
<a name="l03449"></a>03449 <span class="comment">                                                         Frame was received with length &gt; max_length</span>
<a name="l03450"></a>03450 <span class="comment">                                                         max_length is defined by PIP_FRM_LEN_CHK[MAXLEN] */</span>
<a name="l03451"></a>03451     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#af891d6586c7f9b57f4eb42d6421467b9">minerr_en</a>                    : 1;  <span class="comment">/**&lt; Min frame error check enable</span>
<a name="l03452"></a>03452 <span class="comment">                                                         Frame was received with length &lt; min_length</span>
<a name="l03453"></a>03453 <span class="comment">                                                          Typically, this check will not be enabled for</span>
<a name="l03454"></a>03454 <span class="comment">                                                          incoming packets on the DPI rings</span>
<a name="l03455"></a>03455 <span class="comment">                                                          because the CRC bytes may not normally be</span>
<a name="l03456"></a>03456 <span class="comment">                                                          present.</span>
<a name="l03457"></a>03457 <span class="comment">                                                          min_length is defined by PIP_FRM_LEN_CHK[MINLEN] */</span>
<a name="l03458"></a>03458     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a54e36da7f224166bafe69b641595e5ee">grp_wat_47</a>                   : 4;  <span class="comment">/**&lt; GRP Watcher enable</span>
<a name="l03459"></a>03459 <span class="comment">                                                         (Watchers 4-7) */</span>
<a name="l03460"></a>03460     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a3c2ccc3e9bc463caf1ce3e3d479b0def">qos_wat_47</a>                   : 4;  <span class="comment">/**&lt; QOS Watcher enable</span>
<a name="l03461"></a>03461 <span class="comment">                                                         (Watchers 4-7) */</span>
<a name="l03462"></a>03462     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a65ac372af5969ac32e5d5d16e15d5a74">reserved_37_39</a>               : 3;
<a name="l03463"></a>03463     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a856293d21068a70c56d91bef64104cbf">rawdrp</a>                       : 1;  <span class="comment">/**&lt; Allow the IPD to RED drop a packet.</span>
<a name="l03464"></a>03464 <span class="comment">                                                         Normally, IPD will never drop a packet in which</span>
<a name="l03465"></a>03465 <span class="comment">                                                         PKT_INST_HDR[R] is set.</span>
<a name="l03466"></a>03466 <span class="comment">                                                         0=never drop RAW packets based on RED algorithm</span>
<a name="l03467"></a>03467 <span class="comment">                                                         1=allow RAW packet drops based on RED algorithm */</span>
<a name="l03468"></a>03468     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#abf0d7553452d470b955a00bab5159488">tag_inc</a>                      : 2;  <span class="comment">/**&lt; Which of the 4 PIP_TAG_INC to use when</span>
<a name="l03469"></a>03469 <span class="comment">                                                         calculating mask tag hash */</span>
<a name="l03470"></a>03470     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#af71d55faee963c96ea24be862da0a8f3">dyn_rs</a>                       : 1;  <span class="comment">/**&lt; Dynamically calculate RS based on pkt size and</span>
<a name="l03471"></a>03471 <span class="comment">                                                         configuration.  If DYN_RS is set then</span>
<a name="l03472"></a>03472 <span class="comment">                                                         PKT_INST_HDR[RS] is not used.  When using 2-byte</span>
<a name="l03473"></a>03473 <span class="comment">                                                         instruction header words, either DYN_RS or</span>
<a name="l03474"></a>03474 <span class="comment">                                                         PIP_GBL_CTL[IGNRS] should be set. */</span>
<a name="l03475"></a>03475     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a11abd79d64c54924627e6d8dbfaff92a">inst_hdr</a>                     : 1;  <span class="comment">/**&lt; 8-byte INST_HDR is present on all packets</span>
<a name="l03476"></a>03476 <span class="comment">                                                         Normally INST_HDR should be set for packets that</span>
<a name="l03477"></a>03477 <span class="comment">                                                         include a PKT_INST_HDR prepended by DPI hardware.</span>
<a name="l03478"></a>03478 <span class="comment">                                                         (If SLI_PORTx_PKIND[RPK_ENB]=0, for packets that</span>
<a name="l03479"></a>03479 <span class="comment">                                                         include a PKT_INST_HDR prepended by DPI,</span>
<a name="l03480"></a>03480 <span class="comment">                                                         PIP internally sets INST_HDR before using it.)</span>
<a name="l03481"></a>03481 <span class="comment">                                                         Must be zero in DSA mode */</span>
<a name="l03482"></a>03482     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#ae6db71bce4f565cee4d8633287006113">grp_wat</a>                      : 4;  <span class="comment">/**&lt; GRP Watcher enable */</span>
<a name="l03483"></a>03483     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#ad000c608c171f7ea3e9e612619e9f839">hg_qos</a>                       : 1;  <span class="comment">/**&lt; When set, uses the HiGig priority bits as a</span>
<a name="l03484"></a>03484 <span class="comment">                                                         lookup into the HG_QOS_TABLE (PIP_HG_PRI_QOS)</span>
<a name="l03485"></a>03485 <span class="comment">                                                         to determine the QOS value</span>
<a name="l03486"></a>03486 <span class="comment">                                                         HG_QOS must not be set when HIGIG_EN=0 */</span>
<a name="l03487"></a>03487     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a3cc0a08da458fbad06319d693735c9fc">qos</a>                          : 3;  <span class="comment">/**&lt; Default QOS level of the port */</span>
<a name="l03488"></a>03488     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a22769570682790196ca4db603143a3b7">qos_wat</a>                      : 4;  <span class="comment">/**&lt; QOS Watcher enable</span>
<a name="l03489"></a>03489 <span class="comment">                                                         (Watchers 0-3) */</span>
<a name="l03490"></a>03490     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#acef1f7b2455b89ff483cfe5d25a87c4e">reserved_19_19</a>               : 1;
<a name="l03491"></a>03491     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a6620c0ff9c8f031e7105aa3ccbf6e32c">qos_vod</a>                      : 1;  <span class="comment">/**&lt; QOS VLAN over Diffserv</span>
<a name="l03492"></a>03492 <span class="comment">                                                         if DSA/VLAN exists, it is used</span>
<a name="l03493"></a>03493 <span class="comment">                                                         else if IP exists, Diffserv is used</span>
<a name="l03494"></a>03494 <span class="comment">                                                         else the per port default is used</span>
<a name="l03495"></a>03495 <span class="comment">                                                         Watchers are still highest priority */</span>
<a name="l03496"></a>03496     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a9cb7933bd0d3f17772d2e373d36af20b">qos_diff</a>                     : 1;  <span class="comment">/**&lt; QOS Diffserv */</span>
<a name="l03497"></a>03497     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a31dd0146be51a5277ee1eb9d5b240698">qos_vlan</a>                     : 1;  <span class="comment">/**&lt; QOS VLAN */</span>
<a name="l03498"></a>03498     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#afd1fa8630f1adb1af644ae896e5eab15">reserved_13_15</a>               : 3;
<a name="l03499"></a>03499     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#abe8a201347acd16d22d65ca309107531">crc_en</a>                       : 1;  <span class="comment">/**&lt; CRC Checking enabled */</span>
<a name="l03500"></a>03500     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#ac2e4a1b93dc854e8610df308e50495d3">higig_en</a>                     : 1;  <span class="comment">/**&lt; Enable HiGig parsing</span>
<a name="l03501"></a>03501 <span class="comment">                                                         Normally HIGIG_EN should be clear for packets that</span>
<a name="l03502"></a>03502 <span class="comment">                                                         include a PKT_INST_HDR prepended by DPI hardware.</span>
<a name="l03503"></a>03503 <span class="comment">                                                         (If SLI_PORTx_PKIND[RPK_ENB]=0, for packets that</span>
<a name="l03504"></a>03504 <span class="comment">                                                         include a PKT_INST_HDR prepended by DPI,</span>
<a name="l03505"></a>03505 <span class="comment">                                                         PIP internally clears HIGIG_EN before using it.)</span>
<a name="l03506"></a>03506 <span class="comment">                                                         Should not be set for ports in which PTP_MODE=1</span>
<a name="l03507"></a>03507 <span class="comment">                                                         When HIGIG_EN=1:</span>
<a name="l03508"></a>03508 <span class="comment">                                                          DSA_EN field below must be zero</span>
<a name="l03509"></a>03509 <span class="comment">                                                          PIP_PRT_CFGB[ALT_SKP_EN] must be zero.</span>
<a name="l03510"></a>03510 <span class="comment">                                                          SKIP field below is both Skip I size and the</span>
<a name="l03511"></a>03511 <span class="comment">                                                            size of the HiGig* header (12 or 16 bytes) */</span>
<a name="l03512"></a>03512     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a48789d8abe3f9f228aeea44481dac3f3">dsa_en</a>                       : 1;  <span class="comment">/**&lt; Enable DSA tag parsing</span>
<a name="l03513"></a>03513 <span class="comment">                                                         Should not be set for ports in which PTP_MODE=1</span>
<a name="l03514"></a>03514 <span class="comment">                                                         When DSA_EN=1:</span>
<a name="l03515"></a>03515 <span class="comment">                                                          HIGIG_EN field above must be zero</span>
<a name="l03516"></a>03516 <span class="comment">                                                          SKIP field below is size of DSA tag (4, 8, or</span>
<a name="l03517"></a>03517 <span class="comment">                                                            12 bytes) rather than the size of Skip I</span>
<a name="l03518"></a>03518 <span class="comment">                                                          total SKIP (Skip I + header + Skip II</span>
<a name="l03519"></a>03519 <span class="comment">                                                            must be zero</span>
<a name="l03520"></a>03520 <span class="comment">                                                          INST_HDR field above must be zero</span>
<a name="l03521"></a>03521 <span class="comment">                                                          PIP_PRT_CFGB[ALT_SKP_EN] must be zero.</span>
<a name="l03522"></a>03522 <span class="comment">                                                          For DPI rings, DPI hardware must not prepend</span>
<a name="l03523"></a>03523 <span class="comment">                                                          a PKT_INST_HDR when DSA_EN=1.</span>
<a name="l03524"></a>03524 <span class="comment">                                                          MODE field below must be &quot;skip to L2&quot; */</span>
<a name="l03525"></a>03525     <a class="code" href="cvmx-csr-enums_8h.html#a276b0f3b1f41aec509f77832cd34b6ed" title="Enumeration representing the amount of packet processing and validation performed...">cvmx_pip_port_parse_mode_t</a> <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a032a14b54b498008e51d98702f8d1a08">mode</a>       : 2;  <span class="comment">/**&lt; Parse Mode</span>
<a name="l03526"></a>03526 <span class="comment">                                                         0 = no packet inspection (Uninterpreted)</span>
<a name="l03527"></a>03527 <span class="comment">                                                         1 = L2 parsing / skip to L2</span>
<a name="l03528"></a>03528 <span class="comment">                                                         2 = IP parsing / skip to L3</span>
<a name="l03529"></a>03529 <span class="comment">                                                         3 = (illegal)</span>
<a name="l03530"></a>03530 <span class="comment">                                                         Must be 2 (&quot;skip to L2&quot;) when in DSA mode. */</span>
<a name="l03531"></a>03531     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#ada43720e63bda1495cda08781f1d1eda">reserved_7_7</a>                 : 1;
<a name="l03532"></a>03532     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#acf3082f30680d9ddc575ac1f3693ddc2">skip</a>                         : 7;  <span class="comment">/**&lt; Optional Skip I amount for packets.</span>
<a name="l03533"></a>03533 <span class="comment">                                                         Should normally be zero for  packets on</span>
<a name="l03534"></a>03534 <span class="comment">                                                         DPI rings when a PKT_INST_HDR is prepended by DPI</span>
<a name="l03535"></a>03535 <span class="comment">                                                         hardware.</span>
<a name="l03536"></a>03536 <span class="comment">                                                         See PIP_PRT_CFGB[ALT_SKP*] and PIP_ALT_SKIP_CFG.</span>
<a name="l03537"></a>03537 <span class="comment">                                                         See HRM sections &quot;Parse Mode and Skip Length</span>
<a name="l03538"></a>03538 <span class="comment">                                                         Selection&quot; and &quot;Legal Skip Values&quot;</span>
<a name="l03539"></a>03539 <span class="comment">                                                         for further details.</span>
<a name="l03540"></a>03540 <span class="comment">                                                         In DSA mode, indicates the DSA header length, not</span>
<a name="l03541"></a>03541 <span class="comment">                                                           Skip I size. (Must be 4,8,or 12)</span>
<a name="l03542"></a>03542 <span class="comment">                                                         In HIGIG mode, indicates both the Skip I size and</span>
<a name="l03543"></a>03543 <span class="comment">                                                           the HiGig header size (Must be 12 or 16).</span>
<a name="l03544"></a>03544 <span class="comment">                                                         If PTP_MODE, the 8B timestamp is prepended to the</span>
<a name="l03545"></a>03545 <span class="comment">                                                          packet.  SKIP should be increased by 8 to</span>
<a name="l03546"></a>03546 <span class="comment">                                                          compensate for the additional timestamp field. */</span>
<a name="l03547"></a>03547 <span class="preprocessor">#else</span>
<a name="l03548"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#acf3082f30680d9ddc575ac1f3693ddc2">03548</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#acf3082f30680d9ddc575ac1f3693ddc2">skip</a>                         : 7;
<a name="l03549"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#ada43720e63bda1495cda08781f1d1eda">03549</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#ada43720e63bda1495cda08781f1d1eda">reserved_7_7</a>                 : 1;
<a name="l03550"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a032a14b54b498008e51d98702f8d1a08">03550</a>     <a class="code" href="cvmx-csr-enums_8h.html#a276b0f3b1f41aec509f77832cd34b6ed" title="Enumeration representing the amount of packet processing and validation performed...">cvmx_pip_port_parse_mode_t</a> <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a032a14b54b498008e51d98702f8d1a08">mode</a>       : 2;
<a name="l03551"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a48789d8abe3f9f228aeea44481dac3f3">03551</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a48789d8abe3f9f228aeea44481dac3f3">dsa_en</a>                       : 1;
<a name="l03552"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#ac2e4a1b93dc854e8610df308e50495d3">03552</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#ac2e4a1b93dc854e8610df308e50495d3">higig_en</a>                     : 1;
<a name="l03553"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#abe8a201347acd16d22d65ca309107531">03553</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#abe8a201347acd16d22d65ca309107531">crc_en</a>                       : 1;
<a name="l03554"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#afd1fa8630f1adb1af644ae896e5eab15">03554</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#afd1fa8630f1adb1af644ae896e5eab15">reserved_13_15</a>               : 3;
<a name="l03555"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a31dd0146be51a5277ee1eb9d5b240698">03555</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a31dd0146be51a5277ee1eb9d5b240698">qos_vlan</a>                     : 1;
<a name="l03556"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a9cb7933bd0d3f17772d2e373d36af20b">03556</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a9cb7933bd0d3f17772d2e373d36af20b">qos_diff</a>                     : 1;
<a name="l03557"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a6620c0ff9c8f031e7105aa3ccbf6e32c">03557</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a6620c0ff9c8f031e7105aa3ccbf6e32c">qos_vod</a>                      : 1;
<a name="l03558"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#acef1f7b2455b89ff483cfe5d25a87c4e">03558</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#acef1f7b2455b89ff483cfe5d25a87c4e">reserved_19_19</a>               : 1;
<a name="l03559"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a22769570682790196ca4db603143a3b7">03559</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a22769570682790196ca4db603143a3b7">qos_wat</a>                      : 4;
<a name="l03560"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a3cc0a08da458fbad06319d693735c9fc">03560</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a3cc0a08da458fbad06319d693735c9fc">qos</a>                          : 3;
<a name="l03561"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#ad000c608c171f7ea3e9e612619e9f839">03561</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#ad000c608c171f7ea3e9e612619e9f839">hg_qos</a>                       : 1;
<a name="l03562"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#ae6db71bce4f565cee4d8633287006113">03562</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#ae6db71bce4f565cee4d8633287006113">grp_wat</a>                      : 4;
<a name="l03563"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a11abd79d64c54924627e6d8dbfaff92a">03563</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a11abd79d64c54924627e6d8dbfaff92a">inst_hdr</a>                     : 1;
<a name="l03564"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#af71d55faee963c96ea24be862da0a8f3">03564</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#af71d55faee963c96ea24be862da0a8f3">dyn_rs</a>                       : 1;
<a name="l03565"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#abf0d7553452d470b955a00bab5159488">03565</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#abf0d7553452d470b955a00bab5159488">tag_inc</a>                      : 2;
<a name="l03566"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a856293d21068a70c56d91bef64104cbf">03566</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a856293d21068a70c56d91bef64104cbf">rawdrp</a>                       : 1;
<a name="l03567"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a65ac372af5969ac32e5d5d16e15d5a74">03567</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a65ac372af5969ac32e5d5d16e15d5a74">reserved_37_39</a>               : 3;
<a name="l03568"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a3c2ccc3e9bc463caf1ce3e3d479b0def">03568</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a3c2ccc3e9bc463caf1ce3e3d479b0def">qos_wat_47</a>                   : 4;
<a name="l03569"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a54e36da7f224166bafe69b641595e5ee">03569</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a54e36da7f224166bafe69b641595e5ee">grp_wat_47</a>                   : 4;
<a name="l03570"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#af891d6586c7f9b57f4eb42d6421467b9">03570</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#af891d6586c7f9b57f4eb42d6421467b9">minerr_en</a>                    : 1;
<a name="l03571"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#ad560303c1f845daa31d243271d8ca5d4">03571</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#ad560303c1f845daa31d243271d8ca5d4">maxerr_en</a>                    : 1;
<a name="l03572"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#aca10abb04a301e82df2a8caaa304a02e">03572</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#aca10abb04a301e82df2a8caaa304a02e">lenerr_en</a>                    : 1;
<a name="l03573"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a5844cf163980ac0bc3c4844826773344">03573</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a5844cf163980ac0bc3c4844826773344">vlan_len</a>                     : 1;
<a name="l03574"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#ae07ee19bf7853fabf69d4385d18ffdfe">03574</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#ae07ee19bf7853fabf69d4385d18ffdfe">pad_len</a>                      : 1;
<a name="l03575"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a5ebea828031027d5215c11659a91790f">03575</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a5ebea828031027d5215c11659a91790f">len_chk_sel</a>                  : 1;
<a name="l03576"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#add276a7ac6eef3d683b677317b74a00a">03576</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#add276a7ac6eef3d683b677317b74a00a">ih_pri</a>                       : 1;
<a name="l03577"></a><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a6611fb22d00676a57b47c8e683cb4cdc">03577</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html#a6611fb22d00676a57b47c8e683cb4cdc">reserved_55_63</a>               : 9;
<a name="l03578"></a>03578 <span class="preprocessor">#endif</span>
<a name="l03579"></a>03579 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__prt__cfgx.html#aadaf504097129aa1ad1708f07f50a9e7">cn68xx</a>;
<a name="l03580"></a><a class="code" href="unioncvmx__pip__prt__cfgx.html#a7a2eeedc5cb776abf82e44d3fba3b9a6">03580</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn68xx.html">cvmx_pip_prt_cfgx_cn68xx</a>       <a class="code" href="unioncvmx__pip__prt__cfgx.html#a7a2eeedc5cb776abf82e44d3fba3b9a6">cn68xxp1</a>;
<a name="l03581"></a><a class="code" href="unioncvmx__pip__prt__cfgx.html#a6c6eeba84b9ab411113e79a6c501bbcb">03581</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html">cvmx_pip_prt_cfgx_cn52xx</a>       <a class="code" href="unioncvmx__pip__prt__cfgx.html#a6c6eeba84b9ab411113e79a6c501bbcb">cn70xx</a>;
<a name="l03582"></a><a class="code" href="unioncvmx__pip__prt__cfgx.html#aba9aa595e5d980fea17fce488f155330">03582</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html">cvmx_pip_prt_cfgx_cn52xx</a>       <a class="code" href="unioncvmx__pip__prt__cfgx.html#aba9aa595e5d980fea17fce488f155330">cn70xxp1</a>;
<a name="l03583"></a><a class="code" href="unioncvmx__pip__prt__cfgx.html#ac4576f16fb8c9733cf23ffa0dc5661d5">03583</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__cfgx_1_1cvmx__pip__prt__cfgx__cn52xx.html">cvmx_pip_prt_cfgx_cn52xx</a>       <a class="code" href="unioncvmx__pip__prt__cfgx.html#ac4576f16fb8c9733cf23ffa0dc5661d5">cnf71xx</a>;
<a name="l03584"></a>03584 };
<a name="l03585"></a><a class="code" href="cvmx-pip-defs_8h.html#a103f28e3689cd1bc1106d68af0410185">03585</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__prt__cfgx.html" title="cvmx_pip_prt_cfg#">cvmx_pip_prt_cfgx</a> <a class="code" href="unioncvmx__pip__prt__cfgx.html" title="cvmx_pip_prt_cfg#">cvmx_pip_prt_cfgx_t</a>;
<a name="l03586"></a>03586 <span class="comment"></span>
<a name="l03587"></a>03587 <span class="comment">/**</span>
<a name="l03588"></a>03588 <span class="comment"> * cvmx_pip_prt_cfgb#</span>
<a name="l03589"></a>03589 <span class="comment"> *</span>
<a name="l03590"></a>03590 <span class="comment"> * Notes:</span>
<a name="l03591"></a>03591 <span class="comment"> * PIP_PRT_CFGB* does not exist prior to pass 1.2.</span>
<a name="l03592"></a>03592 <span class="comment"> *</span>
<a name="l03593"></a>03593 <span class="comment"> */</span>
<a name="l03594"></a><a class="code" href="unioncvmx__pip__prt__cfgbx.html">03594</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__prt__cfgbx.html" title="cvmx_pip_prt_cfgb#">cvmx_pip_prt_cfgbx</a> {
<a name="l03595"></a><a class="code" href="unioncvmx__pip__prt__cfgbx.html#aee590c2635ab6f61b04587aba2719dd5">03595</a>     uint64_t <a class="code" href="unioncvmx__pip__prt__cfgbx.html#aee590c2635ab6f61b04587aba2719dd5">u64</a>;
<a name="l03596"></a><a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__s.html">03596</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__s.html">cvmx_pip_prt_cfgbx_s</a> {
<a name="l03597"></a>03597 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03598"></a>03598 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__s.html#a16a9dc6cd70d2f9881a345921e2477fc">reserved_39_63</a>               : 25;
<a name="l03599"></a>03599     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__s.html#acf7893b3206fef205740ebf6c6e0c18d">alt_skp_sel</a>                  : 2;  <span class="comment">/**&lt; Alternate skip selector</span>
<a name="l03600"></a>03600 <span class="comment">                                                         When enabled (ALT_SKP_EN), selects which of the</span>
<a name="l03601"></a>03601 <span class="comment">                                                         four PIP_ALT_SKIP_CFGx to use with the packets</span>
<a name="l03602"></a>03602 <span class="comment">                                                         arriving on the port-kind. */</span>
<a name="l03603"></a>03603     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__s.html#a1370d1322369fc847b95301ee757dcab">alt_skp_en</a>                   : 1;  <span class="comment">/**&lt; Enable the alternate skip selector</span>
<a name="l03604"></a>03604 <span class="comment">                                                         When enabled, the HW is able to recompute the</span>
<a name="l03605"></a>03605 <span class="comment">                                                         SKIP I value based on the packet contents.</span>
<a name="l03606"></a>03606 <span class="comment">                                                         Up to two of the initial 64 bits of the header</span>
<a name="l03607"></a>03607 <span class="comment">                                                         are used along with four PIP_ALT_SKIP_CFGx to</span>
<a name="l03608"></a>03608 <span class="comment">                                                         determine the updated SKIP I value.</span>
<a name="l03609"></a>03609 <span class="comment">                                                         The bits of the packet used should be present in</span>
<a name="l03610"></a>03610 <span class="comment">                                                         all packets.</span>
<a name="l03611"></a>03611 <span class="comment">                                                         PIP_PRT_CFG[DSA_EN,HIGIG_EN] must be disabled</span>
<a name="l03612"></a>03612 <span class="comment">                                                         when ALT_SKP_EN is set.</span>
<a name="l03613"></a>03613 <span class="comment">                                                         ALT_SKP_EN must not be set for DPI ports (32-35)</span>
<a name="l03614"></a>03614 <span class="comment">                                                         when a PKT_INST_HDR is present.</span>
<a name="l03615"></a>03615 <span class="comment">                                                         ALT_SKP_EN should not be enabled for ports which</span>
<a name="l03616"></a>03616 <span class="comment">                                                         have GMX_RX_FRM_CTL[PTP_MODE] set as the timestamp</span>
<a name="l03617"></a>03617 <span class="comment">                                                         will be prepended onto the initial 64 bits of the</span>
<a name="l03618"></a>03618 <span class="comment">                                                         packet. */</span>
<a name="l03619"></a>03619     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__s.html#a0e9a381626eb6d84c58c5dfcf2503863">reserved_35_35</a>               : 1;
<a name="l03620"></a>03620     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__s.html#a7566a0adf5d86cfc9e52aa9d8e09f925">bsel_num</a>                     : 2;  <span class="comment">/**&lt; Which of the 4 bit select extractors to use</span>
<a name="l03621"></a>03621 <span class="comment">                                                         (Alias to PIP_PRT_CFG) */</span>
<a name="l03622"></a>03622     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__s.html#a0ab95bf25a80a0aafbbee1f5900fb8d9">bsel_en</a>                      : 1;  <span class="comment">/**&lt; Enable to turn on/off use of bit select extractor</span>
<a name="l03623"></a>03623 <span class="comment">                                                         (Alias to PIP_PRT_CFG) */</span>
<a name="l03624"></a>03624     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__s.html#ae06d399295fc9fcc10b72616b77fa7fa">reserved_24_31</a>               : 8;
<a name="l03625"></a>03625     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__s.html#ade0b5bfa6350a83eefe033a5a785426b">base</a>                         : 8;  <span class="comment">/**&lt; Base priority address into the table */</span>
<a name="l03626"></a>03626     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__s.html#a6d05d9f5f707de23dd5e049e74b77ab8">reserved_6_15</a>                : 10;
<a name="l03627"></a>03627     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__s.html#ae8f87bc9fdddc5621175243c741297e1">bpid</a>                         : 6;  <span class="comment">/**&lt; Default BPID to use for packets on this port-kind. */</span>
<a name="l03628"></a>03628 <span class="preprocessor">#else</span>
<a name="l03629"></a><a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__s.html#ae8f87bc9fdddc5621175243c741297e1">03629</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__s.html#ae8f87bc9fdddc5621175243c741297e1">bpid</a>                         : 6;
<a name="l03630"></a><a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__s.html#a6d05d9f5f707de23dd5e049e74b77ab8">03630</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__s.html#a6d05d9f5f707de23dd5e049e74b77ab8">reserved_6_15</a>                : 10;
<a name="l03631"></a><a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__s.html#ade0b5bfa6350a83eefe033a5a785426b">03631</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__s.html#ade0b5bfa6350a83eefe033a5a785426b">base</a>                         : 8;
<a name="l03632"></a><a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__s.html#ae06d399295fc9fcc10b72616b77fa7fa">03632</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__s.html#ae06d399295fc9fcc10b72616b77fa7fa">reserved_24_31</a>               : 8;
<a name="l03633"></a><a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__s.html#a0ab95bf25a80a0aafbbee1f5900fb8d9">03633</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__s.html#a0ab95bf25a80a0aafbbee1f5900fb8d9">bsel_en</a>                      : 1;
<a name="l03634"></a><a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__s.html#a7566a0adf5d86cfc9e52aa9d8e09f925">03634</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__s.html#a7566a0adf5d86cfc9e52aa9d8e09f925">bsel_num</a>                     : 2;
<a name="l03635"></a><a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__s.html#a0e9a381626eb6d84c58c5dfcf2503863">03635</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__s.html#a0e9a381626eb6d84c58c5dfcf2503863">reserved_35_35</a>               : 1;
<a name="l03636"></a><a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__s.html#a1370d1322369fc847b95301ee757dcab">03636</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__s.html#a1370d1322369fc847b95301ee757dcab">alt_skp_en</a>                   : 1;
<a name="l03637"></a><a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__s.html#acf7893b3206fef205740ebf6c6e0c18d">03637</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__s.html#acf7893b3206fef205740ebf6c6e0c18d">alt_skp_sel</a>                  : 2;
<a name="l03638"></a><a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__s.html#a16a9dc6cd70d2f9881a345921e2477fc">03638</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__s.html#a16a9dc6cd70d2f9881a345921e2477fc">reserved_39_63</a>               : 25;
<a name="l03639"></a>03639 <span class="preprocessor">#endif</span>
<a name="l03640"></a>03640 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__prt__cfgbx.html#a4b793e59f13b1e2e1464052e59f85aae">s</a>;
<a name="l03641"></a><a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn61xx.html">03641</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn61xx.html">cvmx_pip_prt_cfgbx_cn61xx</a> {
<a name="l03642"></a>03642 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03643"></a>03643 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn61xx.html#a2fa4c5966a645982ef5cf50d6eb3068c">reserved_39_63</a>               : 25;
<a name="l03644"></a>03644     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn61xx.html#a74f7c1f844e714db36c024c4659020c2">alt_skp_sel</a>                  : 2;  <span class="comment">/**&lt; Alternate skip selector</span>
<a name="l03645"></a>03645 <span class="comment">                                                         When enabled (ALT_SKP_EN), selects which of the</span>
<a name="l03646"></a>03646 <span class="comment">                                                         four PIP_ALT_SKIP_CFGx to use with the packets</span>
<a name="l03647"></a>03647 <span class="comment">                                                         arriving on the port-kind. */</span>
<a name="l03648"></a>03648     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn61xx.html#a745ac97529917b8d5cdd51b9a8107404">alt_skp_en</a>                   : 1;  <span class="comment">/**&lt; Enable the alternate skip selector</span>
<a name="l03649"></a>03649 <span class="comment">                                                         When enabled, the HW is able to recompute the</span>
<a name="l03650"></a>03650 <span class="comment">                                                         SKIP I value based on the packet contents.</span>
<a name="l03651"></a>03651 <span class="comment">                                                         Up to two of the initial 64 bits of the header</span>
<a name="l03652"></a>03652 <span class="comment">                                                         are used along with four PIP_ALT_SKIP_CFGx to</span>
<a name="l03653"></a>03653 <span class="comment">                                                         determine the updated SKIP I value.</span>
<a name="l03654"></a>03654 <span class="comment">                                                         The bits of the packet used should be present in</span>
<a name="l03655"></a>03655 <span class="comment">                                                         all packets.</span>
<a name="l03656"></a>03656 <span class="comment">                                                         PIP_PRT_CFG[DSA_EN,HIGIG_EN] must be disabled</span>
<a name="l03657"></a>03657 <span class="comment">                                                         when ALT_SKP_EN is set.</span>
<a name="l03658"></a>03658 <span class="comment">                                                         ALT_SKP_EN must not be set for DPI ports (32-35)</span>
<a name="l03659"></a>03659 <span class="comment">                                                         when a PKT_INST_HDR is present.</span>
<a name="l03660"></a>03660 <span class="comment">                                                         ALT_SKP_EN should not be enabled for ports which</span>
<a name="l03661"></a>03661 <span class="comment">                                                         have GMX_RX_FRM_CTL[PTP_MODE] set as the timestamp</span>
<a name="l03662"></a>03662 <span class="comment">                                                         will be prepended onto the initial 64 bits of the</span>
<a name="l03663"></a>03663 <span class="comment">                                                         packet. */</span>
<a name="l03664"></a>03664     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn61xx.html#a13d31711bad861d09350b86d7fed31c6">reserved_35_35</a>               : 1;
<a name="l03665"></a>03665     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn61xx.html#a352a44ff39787ed0dfac45dc7492e9f5">bsel_num</a>                     : 2;  <span class="comment">/**&lt; Which of the 4 bit select extractors to use</span>
<a name="l03666"></a>03666 <span class="comment">                                                         (Alias to PIP_PRT_CFG) */</span>
<a name="l03667"></a>03667     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn61xx.html#acf593c69b361e09f6a7dcc9e37cd3d1a">bsel_en</a>                      : 1;  <span class="comment">/**&lt; Enable to turn on/off use of bit select extractor</span>
<a name="l03668"></a>03668 <span class="comment">                                                         (Alias to PIP_PRT_CFG) */</span>
<a name="l03669"></a>03669     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn61xx.html#a593f95ba4363ed157c9c8792e1caab64">reserved_0_31</a>                : 32;
<a name="l03670"></a>03670 <span class="preprocessor">#else</span>
<a name="l03671"></a><a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn61xx.html#a593f95ba4363ed157c9c8792e1caab64">03671</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn61xx.html#a593f95ba4363ed157c9c8792e1caab64">reserved_0_31</a>                : 32;
<a name="l03672"></a><a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn61xx.html#acf593c69b361e09f6a7dcc9e37cd3d1a">03672</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn61xx.html#acf593c69b361e09f6a7dcc9e37cd3d1a">bsel_en</a>                      : 1;
<a name="l03673"></a><a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn61xx.html#a352a44ff39787ed0dfac45dc7492e9f5">03673</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn61xx.html#a352a44ff39787ed0dfac45dc7492e9f5">bsel_num</a>                     : 2;
<a name="l03674"></a><a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn61xx.html#a13d31711bad861d09350b86d7fed31c6">03674</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn61xx.html#a13d31711bad861d09350b86d7fed31c6">reserved_35_35</a>               : 1;
<a name="l03675"></a><a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn61xx.html#a745ac97529917b8d5cdd51b9a8107404">03675</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn61xx.html#a745ac97529917b8d5cdd51b9a8107404">alt_skp_en</a>                   : 1;
<a name="l03676"></a><a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn61xx.html#a74f7c1f844e714db36c024c4659020c2">03676</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn61xx.html#a74f7c1f844e714db36c024c4659020c2">alt_skp_sel</a>                  : 2;
<a name="l03677"></a><a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn61xx.html#a2fa4c5966a645982ef5cf50d6eb3068c">03677</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn61xx.html#a2fa4c5966a645982ef5cf50d6eb3068c">reserved_39_63</a>               : 25;
<a name="l03678"></a>03678 <span class="preprocessor">#endif</span>
<a name="l03679"></a>03679 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__prt__cfgbx.html#af61b77cb92085a378e70a29f828b9e52">cn61xx</a>;
<a name="l03680"></a><a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn66xx.html">03680</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn66xx.html">cvmx_pip_prt_cfgbx_cn66xx</a> {
<a name="l03681"></a>03681 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03682"></a>03682 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn66xx.html#a15296df48add36a1b146fa4e85c9eab6">reserved_39_63</a>               : 25;
<a name="l03683"></a>03683     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn66xx.html#ad83bfa6067d6ef30b529211ae23752db">alt_skp_sel</a>                  : 2;  <span class="comment">/**&lt; Alternate skip selector</span>
<a name="l03684"></a>03684 <span class="comment">                                                         When enabled (ALT_SKP_EN), selects which of the</span>
<a name="l03685"></a>03685 <span class="comment">                                                         four PIP_ALT_SKIP_CFGx to use with the packets</span>
<a name="l03686"></a>03686 <span class="comment">                                                         arriving on the port-kind. */</span>
<a name="l03687"></a>03687     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn66xx.html#a741b2beef5083273ec6e2b9c57581111">alt_skp_en</a>                   : 1;  <span class="comment">/**&lt; Enable the alternate skip selector</span>
<a name="l03688"></a>03688 <span class="comment">                                                         When enabled, the HW is able to recompute the</span>
<a name="l03689"></a>03689 <span class="comment">                                                         SKIP I value based on the packet contents.</span>
<a name="l03690"></a>03690 <span class="comment">                                                         Up to two of the initial 64 bits of the header</span>
<a name="l03691"></a>03691 <span class="comment">                                                         are used along with four PIP_ALT_SKIP_CFGx to</span>
<a name="l03692"></a>03692 <span class="comment">                                                         determine the updated SKIP I value.</span>
<a name="l03693"></a>03693 <span class="comment">                                                         The bits of the packet used should be present in</span>
<a name="l03694"></a>03694 <span class="comment">                                                         all packets.</span>
<a name="l03695"></a>03695 <span class="comment">                                                         PIP_PRT_CFG[DSA_EN,HIGIG_EN] must be disabled</span>
<a name="l03696"></a>03696 <span class="comment">                                                         when ALT_SKP_EN is set.</span>
<a name="l03697"></a>03697 <span class="comment">                                                         ALT_SKP_EN must not be set for DPI ports (32-35)</span>
<a name="l03698"></a>03698 <span class="comment">                                                         when a PKT_INST_HDR is present.</span>
<a name="l03699"></a>03699 <span class="comment">                                                         ALT_SKP_EN should not be enabled for ports which</span>
<a name="l03700"></a>03700 <span class="comment">                                                         have GMX_RX_FRM_CTL[PTP_MODE] set as the timestamp</span>
<a name="l03701"></a>03701 <span class="comment">                                                         will be prepended onto the initial 64 bits of the</span>
<a name="l03702"></a>03702 <span class="comment">                                                         packet. */</span>
<a name="l03703"></a>03703     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn66xx.html#a89f9d895f44d1eb38e3451d889c84aa9">reserved_0_35</a>                : 36;
<a name="l03704"></a>03704 <span class="preprocessor">#else</span>
<a name="l03705"></a><a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn66xx.html#a89f9d895f44d1eb38e3451d889c84aa9">03705</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn66xx.html#a89f9d895f44d1eb38e3451d889c84aa9">reserved_0_35</a>                : 36;
<a name="l03706"></a><a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn66xx.html#a741b2beef5083273ec6e2b9c57581111">03706</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn66xx.html#a741b2beef5083273ec6e2b9c57581111">alt_skp_en</a>                   : 1;
<a name="l03707"></a><a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn66xx.html#ad83bfa6067d6ef30b529211ae23752db">03707</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn66xx.html#ad83bfa6067d6ef30b529211ae23752db">alt_skp_sel</a>                  : 2;
<a name="l03708"></a><a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn66xx.html#a15296df48add36a1b146fa4e85c9eab6">03708</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn66xx.html#a15296df48add36a1b146fa4e85c9eab6">reserved_39_63</a>               : 25;
<a name="l03709"></a>03709 <span class="preprocessor">#endif</span>
<a name="l03710"></a>03710 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__prt__cfgbx.html#a54a387f3776c148be8171f00bac92a32">cn66xx</a>;
<a name="l03711"></a><a class="code" href="unioncvmx__pip__prt__cfgbx.html#a61d050a7c878e22364dde22e1af9b5c9">03711</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__s.html">cvmx_pip_prt_cfgbx_s</a>           <a class="code" href="unioncvmx__pip__prt__cfgbx.html#a61d050a7c878e22364dde22e1af9b5c9">cn68xx</a>;
<a name="l03712"></a><a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn68xxp1.html">03712</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn68xxp1.html">cvmx_pip_prt_cfgbx_cn68xxp1</a> {
<a name="l03713"></a>03713 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03714"></a>03714 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn68xxp1.html#ae87b255df533f23013aeb3d25a86f7dd">reserved_24_63</a>               : 40;
<a name="l03715"></a>03715     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn68xxp1.html#afad22ed830933dea7e9a76acc45b1368">base</a>                         : 8;  <span class="comment">/**&lt; Base priority address into the table */</span>
<a name="l03716"></a>03716     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn68xxp1.html#a17528b8d4a4d16377dc88c79c40e7f1a">reserved_6_15</a>                : 10;
<a name="l03717"></a>03717     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn68xxp1.html#a02824e9cf62201a404fb8790f3f5ff81">bpid</a>                         : 6;  <span class="comment">/**&lt; Default BPID to use for packets on this port-kind. */</span>
<a name="l03718"></a>03718 <span class="preprocessor">#else</span>
<a name="l03719"></a><a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn68xxp1.html#a02824e9cf62201a404fb8790f3f5ff81">03719</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn68xxp1.html#a02824e9cf62201a404fb8790f3f5ff81">bpid</a>                         : 6;
<a name="l03720"></a><a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn68xxp1.html#a17528b8d4a4d16377dc88c79c40e7f1a">03720</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn68xxp1.html#a17528b8d4a4d16377dc88c79c40e7f1a">reserved_6_15</a>                : 10;
<a name="l03721"></a><a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn68xxp1.html#afad22ed830933dea7e9a76acc45b1368">03721</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn68xxp1.html#afad22ed830933dea7e9a76acc45b1368">base</a>                         : 8;
<a name="l03722"></a><a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn68xxp1.html#ae87b255df533f23013aeb3d25a86f7dd">03722</a>     uint64_t <a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn68xxp1.html#ae87b255df533f23013aeb3d25a86f7dd">reserved_24_63</a>               : 40;
<a name="l03723"></a>03723 <span class="preprocessor">#endif</span>
<a name="l03724"></a>03724 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__prt__cfgbx.html#a449c1829a3921ba0bb834ee7300208e3">cn68xxp1</a>;
<a name="l03725"></a><a class="code" href="unioncvmx__pip__prt__cfgbx.html#a66052cb3cf35f42af0b85b20019cc006">03725</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn61xx.html">cvmx_pip_prt_cfgbx_cn61xx</a>      <a class="code" href="unioncvmx__pip__prt__cfgbx.html#a66052cb3cf35f42af0b85b20019cc006">cn70xx</a>;
<a name="l03726"></a><a class="code" href="unioncvmx__pip__prt__cfgbx.html#a775cef0226b78d30d62db468467a5f8d">03726</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn61xx.html">cvmx_pip_prt_cfgbx_cn61xx</a>      <a class="code" href="unioncvmx__pip__prt__cfgbx.html#a775cef0226b78d30d62db468467a5f8d">cn70xxp1</a>;
<a name="l03727"></a><a class="code" href="unioncvmx__pip__prt__cfgbx.html#a708f28736dbc9158573bc5f1a2e39da1">03727</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__cfgbx_1_1cvmx__pip__prt__cfgbx__cn61xx.html">cvmx_pip_prt_cfgbx_cn61xx</a>      <a class="code" href="unioncvmx__pip__prt__cfgbx.html#a708f28736dbc9158573bc5f1a2e39da1">cnf71xx</a>;
<a name="l03728"></a>03728 };
<a name="l03729"></a><a class="code" href="cvmx-pip-defs_8h.html#a667a73790b402f23f69bb5176f0ae16c">03729</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__prt__cfgbx.html" title="cvmx_pip_prt_cfgb#">cvmx_pip_prt_cfgbx</a> <a class="code" href="unioncvmx__pip__prt__cfgbx.html" title="cvmx_pip_prt_cfgb#">cvmx_pip_prt_cfgbx_t</a>;
<a name="l03730"></a>03730 <span class="comment"></span>
<a name="l03731"></a>03731 <span class="comment">/**</span>
<a name="l03732"></a>03732 <span class="comment"> * cvmx_pip_prt_tag#</span>
<a name="l03733"></a>03733 <span class="comment"> *</span>
<a name="l03734"></a>03734 <span class="comment"> * PIP_PRT_TAGX = Per port config information</span>
<a name="l03735"></a>03735 <span class="comment"> *</span>
<a name="l03736"></a>03736 <span class="comment"> */</span>
<a name="l03737"></a><a class="code" href="unioncvmx__pip__prt__tagx.html">03737</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__prt__tagx.html" title="cvmx_pip_prt_tag#">cvmx_pip_prt_tagx</a> {
<a name="l03738"></a><a class="code" href="unioncvmx__pip__prt__tagx.html#a5d9b0b769082bdb9c94cdf880306b682">03738</a>     uint64_t <a class="code" href="unioncvmx__pip__prt__tagx.html#a5d9b0b769082bdb9c94cdf880306b682">u64</a>;
<a name="l03739"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html">03739</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html">cvmx_pip_prt_tagx_s</a> {
<a name="l03740"></a>03740 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03741"></a>03741 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a5e2bba44e7f31a3a6dd62d0ef9b8a24e">reserved_54_63</a>               : 10;
<a name="l03742"></a>03742     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a4e52b48447d9a94b53ddb9b0ea3e958f">portadd_en</a>                   : 1;  <span class="comment">/**&lt; Enables PIP to optionally increment the incoming</span>
<a name="l03743"></a>03743 <span class="comment">                                                         port from the MACs based on port-kind</span>
<a name="l03744"></a>03744 <span class="comment">                                                         configuration and packet contents. */</span>
<a name="l03745"></a>03745     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a5128bbfa0ad868c91408b9d01ceb8316">inc_hwchk</a>                    : 1;  <span class="comment">/**&lt; Include the HW_checksum into WORD0 of the WQE</span>
<a name="l03746"></a>03746 <span class="comment">                                                         instead of the L4PTR.  This mode will be</span>
<a name="l03747"></a>03747 <span class="comment">                                                         deprecated in future products. */</span>
<a name="l03748"></a>03748     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a6808b8b96be75c59a8d757ae8ed4892b">reserved_50_51</a>               : 2;
<a name="l03749"></a>03749     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#ac8e58002e6729fe1e4f164107996c309">grptagbase_msb</a>               : 2;  <span class="comment">/**&lt; Most significant 2 bits of the GRPTAGBASE value. */</span>
<a name="l03750"></a>03750     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#af93815eca2c23359233934502e82de20">reserved_46_47</a>               : 2;
<a name="l03751"></a>03751     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#ae7b25a87c51051f243eb04e7f81d8124">grptagmask_msb</a>               : 2;  <span class="comment">/**&lt; Most significant 2 bits of the GRPTAGMASK value.</span>
<a name="l03752"></a>03752 <span class="comment">                                                         group when GRPTAG is set. */</span>
<a name="l03753"></a>03753     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a3c8cea589b58ab7581d4f9a61e003b64">reserved_42_43</a>               : 2;
<a name="l03754"></a>03754     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#aa9227a93733e74bd62146fa2fa1b5d86">grp_msb</a>                      : 2;  <span class="comment">/**&lt; Most significant 2 bits of the 6-bit value</span>
<a name="l03755"></a>03755 <span class="comment">                                                         indicating the group to schedule to. */</span>
<a name="l03756"></a>03756     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#ad3b410e2ab9a412bdb10e50c1a502de5">grptagbase</a>                   : 4;  <span class="comment">/**&lt; Offset to use when computing group from tag bits</span>
<a name="l03757"></a>03757 <span class="comment">                                                         when GRPTAG is set. */</span>
<a name="l03758"></a>03758     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#abddfa628a4f303a70fa9ec35e494da1a">grptagmask</a>                   : 4;  <span class="comment">/**&lt; Which bits of the tag to exclude when computing</span>
<a name="l03759"></a>03759 <span class="comment">                                                         group when GRPTAG is set. */</span>
<a name="l03760"></a>03760     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a37a9cf619ca1e98c2c51728c2f0bc08a">grptag</a>                       : 1;  <span class="comment">/**&lt; When set, use the lower bit of the tag to compute</span>
<a name="l03761"></a>03761 <span class="comment">                                                         the group in the work queue entry</span>
<a name="l03762"></a>03762 <span class="comment">                                                         GRP = WQE[TAG[3:0]] &amp; ~GRPTAGMASK + GRPTAGBASE */</span>
<a name="l03763"></a>03763     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a3f41b50b96a1cd1c6bf4f06945b53a6e">grptag_mskip</a>                 : 1;  <span class="comment">/**&lt; When set, GRPTAG will be used regardless if the</span>
<a name="l03764"></a>03764 <span class="comment">                                                         packet IS_IP. */</span>
<a name="l03765"></a>03765     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a5df4839f3c006da09ac0500ea54c52b7">tag_mode</a>                     : 2;  <span class="comment">/**&lt; Which tag algorithm to use</span>
<a name="l03766"></a>03766 <span class="comment">                                                         0 = always use tuple tag algorithm</span>
<a name="l03767"></a>03767 <span class="comment">                                                         1 = always use mask tag algorithm</span>
<a name="l03768"></a>03768 <span class="comment">                                                         2 = if packet is IP, use tuple else use mask</span>
<a name="l03769"></a>03769 <span class="comment">                                                         3 = tuple XOR mask */</span>
<a name="l03770"></a>03770     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#acb4fa3e3698d62d2dbc9a994697f58a8">inc_vs</a>                       : 2;  <span class="comment">/**&lt; determines the DSA/VLAN ID (VID) to be included in</span>
<a name="l03771"></a>03771 <span class="comment">                                                         tuple tag when VLAN stacking is detected</span>
<a name="l03772"></a>03772 <span class="comment">                                                         0 = do not include VID in tuple tag generation</span>
<a name="l03773"></a>03773 <span class="comment">                                                         1 = include VID (VLAN0) in hash</span>
<a name="l03774"></a>03774 <span class="comment">                                                         2 = include VID (VLAN1) in hash</span>
<a name="l03775"></a>03775 <span class="comment">                                                         3 = include VID ([VLAN0,VLAN1]) in hash */</span>
<a name="l03776"></a>03776     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#af8966d605644e17a7813bd5c807266dd">inc_vlan</a>                     : 1;  <span class="comment">/**&lt; when set, the DSA/VLAN ID is included in tuple tag</span>
<a name="l03777"></a>03777 <span class="comment">                                                         when VLAN stacking is not detected</span>
<a name="l03778"></a>03778 <span class="comment">                                                         0 = do not include VID in tuple tag generation</span>
<a name="l03779"></a>03779 <span class="comment">                                                         1 = include VID in hash */</span>
<a name="l03780"></a>03780     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#ad170a16d7a9ac52aacc97c43c440c360">inc_prt_flag</a>                 : 1;  <span class="comment">/**&lt; sets whether the port is included in tuple tag */</span>
<a name="l03781"></a>03781     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a02c2cc3a8a2db1a2902a6d0f5a2d1f3c">ip6_dprt_flag</a>                : 1;  <span class="comment">/**&lt; sets whether the TCP/UDP dst port is</span>
<a name="l03782"></a>03782 <span class="comment">                                                         included in tuple tag for IPv6 packets */</span>
<a name="l03783"></a>03783     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a66079a40efbe81aab6e1e4410559b09b">ip4_dprt_flag</a>                : 1;  <span class="comment">/**&lt; sets whether the TCP/UDP dst port is</span>
<a name="l03784"></a>03784 <span class="comment">                                                         included in tuple tag for IPv4 */</span>
<a name="l03785"></a>03785     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a13854ec8996ef8c975cec477e8a0a7d7">ip6_sprt_flag</a>                : 1;  <span class="comment">/**&lt; sets whether the TCP/UDP src port is</span>
<a name="l03786"></a>03786 <span class="comment">                                                         included in tuple tag for IPv6 packets */</span>
<a name="l03787"></a>03787     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#afe4d531db64fed1a25fa795054e4d1cc">ip4_sprt_flag</a>                : 1;  <span class="comment">/**&lt; sets whether the TCP/UDP src port is</span>
<a name="l03788"></a>03788 <span class="comment">                                                         included in tuple tag for IPv4 */</span>
<a name="l03789"></a>03789     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#aa02f64821d176b75009f1c6187e6d087">ip6_nxth_flag</a>                : 1;  <span class="comment">/**&lt; sets whether ipv6 includes next header in tuple</span>
<a name="l03790"></a>03790 <span class="comment">                                                         tag hash */</span>
<a name="l03791"></a>03791     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#ab871313af1f1b03e82a770279735dd15">ip4_pctl_flag</a>                : 1;  <span class="comment">/**&lt; sets whether ipv4 includes protocol in tuple</span>
<a name="l03792"></a>03792 <span class="comment">                                                         tag hash */</span>
<a name="l03793"></a>03793     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a6e5ed056b4356e02ae11d1e7225623d5">ip6_dst_flag</a>                 : 1;  <span class="comment">/**&lt; sets whether ipv6 includes dst address in tuple</span>
<a name="l03794"></a>03794 <span class="comment">                                                         tag hash */</span>
<a name="l03795"></a>03795     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a84e317cbaecf4d2f7a2e1ad600eb6371">ip4_dst_flag</a>                 : 1;  <span class="comment">/**&lt; sets whether ipv4 includes dst address in tuple</span>
<a name="l03796"></a>03796 <span class="comment">                                                         tag hash */</span>
<a name="l03797"></a>03797     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#aec83dcdb3e52f9fa18572aeff12a8280">ip6_src_flag</a>                 : 1;  <span class="comment">/**&lt; sets whether ipv6 includes src address in tuple</span>
<a name="l03798"></a>03798 <span class="comment">                                                         tag hash */</span>
<a name="l03799"></a>03799     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a5528b9eecaf2dbc4168d7fedcceb46b8">ip4_src_flag</a>                 : 1;  <span class="comment">/**&lt; sets whether ipv4 includes src address in tuple</span>
<a name="l03800"></a>03800 <span class="comment">                                                         tag hash */</span>
<a name="l03801"></a>03801     <a class="code" href="cvmx-csr-enums_8h.html#a556896ab26554db9f539b17e5dbc749b" title="Tag type definitions.">cvmx_pow_tag_type_t</a> <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#ad331586839597aa2075ae83cda1001a7">tcp6_tag_type</a>     : 2;  <span class="comment">/**&lt; sets the tag_type of a TCP packet (IPv6)</span>
<a name="l03802"></a>03802 <span class="comment">                                                         0 = ordered tags</span>
<a name="l03803"></a>03803 <span class="comment">                                                         1 = atomic tags</span>
<a name="l03804"></a>03804 <span class="comment">                                                         2 = Null tags */</span>
<a name="l03805"></a>03805     <a class="code" href="cvmx-csr-enums_8h.html#a556896ab26554db9f539b17e5dbc749b" title="Tag type definitions.">cvmx_pow_tag_type_t</a> <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a84807bb47f34c86c4a497b172d703b14">tcp4_tag_type</a>     : 2;  <span class="comment">/**&lt; sets the tag_type of a TCP packet (IPv4)</span>
<a name="l03806"></a>03806 <span class="comment">                                                         0 = ordered tags</span>
<a name="l03807"></a>03807 <span class="comment">                                                         1 = atomic tags</span>
<a name="l03808"></a>03808 <span class="comment">                                                         2 = Null tags */</span>
<a name="l03809"></a>03809     <a class="code" href="cvmx-csr-enums_8h.html#a556896ab26554db9f539b17e5dbc749b" title="Tag type definitions.">cvmx_pow_tag_type_t</a> <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a16d80ae619d2d06eb3082a8b76c18649">ip6_tag_type</a>      : 2;  <span class="comment">/**&lt; sets whether IPv6 packet tag type</span>
<a name="l03810"></a>03810 <span class="comment">                                                         0 = ordered tags</span>
<a name="l03811"></a>03811 <span class="comment">                                                         1 = atomic tags</span>
<a name="l03812"></a>03812 <span class="comment">                                                         2 = Null tags */</span>
<a name="l03813"></a>03813     <a class="code" href="cvmx-csr-enums_8h.html#a556896ab26554db9f539b17e5dbc749b" title="Tag type definitions.">cvmx_pow_tag_type_t</a> <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#aff46eac4558ee10a850a43fad5903935">ip4_tag_type</a>      : 2;  <span class="comment">/**&lt; sets whether IPv4 packet tag type</span>
<a name="l03814"></a>03814 <span class="comment">                                                         0 = ordered tags</span>
<a name="l03815"></a>03815 <span class="comment">                                                         1 = atomic tags</span>
<a name="l03816"></a>03816 <span class="comment">                                                         2 = Null tags */</span>
<a name="l03817"></a>03817     <a class="code" href="cvmx-csr-enums_8h.html#a556896ab26554db9f539b17e5dbc749b" title="Tag type definitions.">cvmx_pow_tag_type_t</a> <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#acee5ce75cd9bac45db483f186d6a2279">non_tag_type</a>      : 2;  <span class="comment">/**&lt; sets whether non-IP packet tag type</span>
<a name="l03818"></a>03818 <span class="comment">                                                         0 = ordered tags</span>
<a name="l03819"></a>03819 <span class="comment">                                                         1 = atomic tags</span>
<a name="l03820"></a>03820 <span class="comment">                                                         2 = Null tags */</span>
<a name="l03821"></a>03821     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#afb30f6bc53bdaa52abcee281b599ee0a">grp</a>                          : 4;  <span class="comment">/**&lt; 4-bit value indicating the group to schedule to */</span>
<a name="l03822"></a>03822 <span class="preprocessor">#else</span>
<a name="l03823"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#afb30f6bc53bdaa52abcee281b599ee0a">03823</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#afb30f6bc53bdaa52abcee281b599ee0a">grp</a>                          : 4;
<a name="l03824"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#acee5ce75cd9bac45db483f186d6a2279">03824</a>     <a class="code" href="cvmx-csr-enums_8h.html#a556896ab26554db9f539b17e5dbc749b" title="Tag type definitions.">cvmx_pow_tag_type_t</a> <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#acee5ce75cd9bac45db483f186d6a2279">non_tag_type</a>      : 2;
<a name="l03825"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#aff46eac4558ee10a850a43fad5903935">03825</a>     <a class="code" href="cvmx-csr-enums_8h.html#a556896ab26554db9f539b17e5dbc749b" title="Tag type definitions.">cvmx_pow_tag_type_t</a> <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#aff46eac4558ee10a850a43fad5903935">ip4_tag_type</a>      : 2;
<a name="l03826"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a16d80ae619d2d06eb3082a8b76c18649">03826</a>     <a class="code" href="cvmx-csr-enums_8h.html#a556896ab26554db9f539b17e5dbc749b" title="Tag type definitions.">cvmx_pow_tag_type_t</a> <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a16d80ae619d2d06eb3082a8b76c18649">ip6_tag_type</a>      : 2;
<a name="l03827"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a84807bb47f34c86c4a497b172d703b14">03827</a>     <a class="code" href="cvmx-csr-enums_8h.html#a556896ab26554db9f539b17e5dbc749b" title="Tag type definitions.">cvmx_pow_tag_type_t</a> <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a84807bb47f34c86c4a497b172d703b14">tcp4_tag_type</a>     : 2;
<a name="l03828"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#ad331586839597aa2075ae83cda1001a7">03828</a>     <a class="code" href="cvmx-csr-enums_8h.html#a556896ab26554db9f539b17e5dbc749b" title="Tag type definitions.">cvmx_pow_tag_type_t</a> <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#ad331586839597aa2075ae83cda1001a7">tcp6_tag_type</a>     : 2;
<a name="l03829"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a5528b9eecaf2dbc4168d7fedcceb46b8">03829</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a5528b9eecaf2dbc4168d7fedcceb46b8">ip4_src_flag</a>                 : 1;
<a name="l03830"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#aec83dcdb3e52f9fa18572aeff12a8280">03830</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#aec83dcdb3e52f9fa18572aeff12a8280">ip6_src_flag</a>                 : 1;
<a name="l03831"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a84e317cbaecf4d2f7a2e1ad600eb6371">03831</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a84e317cbaecf4d2f7a2e1ad600eb6371">ip4_dst_flag</a>                 : 1;
<a name="l03832"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a6e5ed056b4356e02ae11d1e7225623d5">03832</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a6e5ed056b4356e02ae11d1e7225623d5">ip6_dst_flag</a>                 : 1;
<a name="l03833"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#ab871313af1f1b03e82a770279735dd15">03833</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#ab871313af1f1b03e82a770279735dd15">ip4_pctl_flag</a>                : 1;
<a name="l03834"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#aa02f64821d176b75009f1c6187e6d087">03834</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#aa02f64821d176b75009f1c6187e6d087">ip6_nxth_flag</a>                : 1;
<a name="l03835"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#afe4d531db64fed1a25fa795054e4d1cc">03835</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#afe4d531db64fed1a25fa795054e4d1cc">ip4_sprt_flag</a>                : 1;
<a name="l03836"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a13854ec8996ef8c975cec477e8a0a7d7">03836</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a13854ec8996ef8c975cec477e8a0a7d7">ip6_sprt_flag</a>                : 1;
<a name="l03837"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a66079a40efbe81aab6e1e4410559b09b">03837</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a66079a40efbe81aab6e1e4410559b09b">ip4_dprt_flag</a>                : 1;
<a name="l03838"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a02c2cc3a8a2db1a2902a6d0f5a2d1f3c">03838</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a02c2cc3a8a2db1a2902a6d0f5a2d1f3c">ip6_dprt_flag</a>                : 1;
<a name="l03839"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#ad170a16d7a9ac52aacc97c43c440c360">03839</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#ad170a16d7a9ac52aacc97c43c440c360">inc_prt_flag</a>                 : 1;
<a name="l03840"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#af8966d605644e17a7813bd5c807266dd">03840</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#af8966d605644e17a7813bd5c807266dd">inc_vlan</a>                     : 1;
<a name="l03841"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#acb4fa3e3698d62d2dbc9a994697f58a8">03841</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#acb4fa3e3698d62d2dbc9a994697f58a8">inc_vs</a>                       : 2;
<a name="l03842"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a5df4839f3c006da09ac0500ea54c52b7">03842</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a5df4839f3c006da09ac0500ea54c52b7">tag_mode</a>                     : 2;
<a name="l03843"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a3f41b50b96a1cd1c6bf4f06945b53a6e">03843</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a3f41b50b96a1cd1c6bf4f06945b53a6e">grptag_mskip</a>                 : 1;
<a name="l03844"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a37a9cf619ca1e98c2c51728c2f0bc08a">03844</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a37a9cf619ca1e98c2c51728c2f0bc08a">grptag</a>                       : 1;
<a name="l03845"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#abddfa628a4f303a70fa9ec35e494da1a">03845</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#abddfa628a4f303a70fa9ec35e494da1a">grptagmask</a>                   : 4;
<a name="l03846"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#ad3b410e2ab9a412bdb10e50c1a502de5">03846</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#ad3b410e2ab9a412bdb10e50c1a502de5">grptagbase</a>                   : 4;
<a name="l03847"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#aa9227a93733e74bd62146fa2fa1b5d86">03847</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#aa9227a93733e74bd62146fa2fa1b5d86">grp_msb</a>                      : 2;
<a name="l03848"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a3c8cea589b58ab7581d4f9a61e003b64">03848</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a3c8cea589b58ab7581d4f9a61e003b64">reserved_42_43</a>               : 2;
<a name="l03849"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#ae7b25a87c51051f243eb04e7f81d8124">03849</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#ae7b25a87c51051f243eb04e7f81d8124">grptagmask_msb</a>               : 2;
<a name="l03850"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#af93815eca2c23359233934502e82de20">03850</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#af93815eca2c23359233934502e82de20">reserved_46_47</a>               : 2;
<a name="l03851"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#ac8e58002e6729fe1e4f164107996c309">03851</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#ac8e58002e6729fe1e4f164107996c309">grptagbase_msb</a>               : 2;
<a name="l03852"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a6808b8b96be75c59a8d757ae8ed4892b">03852</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a6808b8b96be75c59a8d757ae8ed4892b">reserved_50_51</a>               : 2;
<a name="l03853"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a5128bbfa0ad868c91408b9d01ceb8316">03853</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a5128bbfa0ad868c91408b9d01ceb8316">inc_hwchk</a>                    : 1;
<a name="l03854"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a4e52b48447d9a94b53ddb9b0ea3e958f">03854</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a4e52b48447d9a94b53ddb9b0ea3e958f">portadd_en</a>                   : 1;
<a name="l03855"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a5e2bba44e7f31a3a6dd62d0ef9b8a24e">03855</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html#a5e2bba44e7f31a3a6dd62d0ef9b8a24e">reserved_54_63</a>               : 10;
<a name="l03856"></a>03856 <span class="preprocessor">#endif</span>
<a name="l03857"></a>03857 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__prt__tagx.html#a349ad126ce5abb6be784ecd20f47436a">s</a>;
<a name="l03858"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html">03858</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html">cvmx_pip_prt_tagx_cn30xx</a> {
<a name="l03859"></a>03859 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03860"></a>03860 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a95dbaa0eb7b3ffbaab5a5707e590486d">reserved_40_63</a>               : 24;
<a name="l03861"></a>03861     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#ae404523c7cda1ddf42c9098eaebf7107">grptagbase</a>                   : 4;  <span class="comment">/**&lt; Offset to use when computing group from tag bits</span>
<a name="l03862"></a>03862 <span class="comment">                                                         when GRPTAG is set. */</span>
<a name="l03863"></a>03863     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#ad21615d3429a35eb376b419176ed5d07">grptagmask</a>                   : 4;  <span class="comment">/**&lt; Which bits of the tag to exclude when computing</span>
<a name="l03864"></a>03864 <span class="comment">                                                         group when GRPTAG is set. */</span>
<a name="l03865"></a>03865     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a3161d6f174cb779a21a51494447d3d1d">grptag</a>                       : 1;  <span class="comment">/**&lt; When set, use the lower bit of the tag to compute</span>
<a name="l03866"></a>03866 <span class="comment">                                                         the group in the work queue entry</span>
<a name="l03867"></a>03867 <span class="comment">                                                         GRP = WQE[TAG[3:0]] &amp; ~GRPTAGMASK + GRPTAGBASE */</span>
<a name="l03868"></a>03868     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a6b741231b1f074c038e177f6cb97c400">reserved_30_30</a>               : 1;
<a name="l03869"></a>03869     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#ad2df44c25695c401d440fb5b73891e90">tag_mode</a>                     : 2;  <span class="comment">/**&lt; Which tag algorithm to use</span>
<a name="l03870"></a>03870 <span class="comment">                                                         0 = always use tuple tag algorithm</span>
<a name="l03871"></a>03871 <span class="comment">                                                         1 = always use mask tag algorithm</span>
<a name="l03872"></a>03872 <span class="comment">                                                         2 = if packet is IP, use tuple else use mask</span>
<a name="l03873"></a>03873 <span class="comment">                                                         3 = tuple XOR mask */</span>
<a name="l03874"></a>03874     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a2a42738620a0b8e4f5455e4ef995ecf2">inc_vs</a>                       : 2;  <span class="comment">/**&lt; determines the VLAN ID (VID) to be included in</span>
<a name="l03875"></a>03875 <span class="comment">                                                         tuple tag when VLAN stacking is detected</span>
<a name="l03876"></a>03876 <span class="comment">                                                         0 = do not include VID in tuple tag generation</span>
<a name="l03877"></a>03877 <span class="comment">                                                         1 = include VID (VLAN0) in hash</span>
<a name="l03878"></a>03878 <span class="comment">                                                         2 = include VID (VLAN1) in hash</span>
<a name="l03879"></a>03879 <span class="comment">                                                         3 = include VID ([VLAN0,VLAN1]) in hash */</span>
<a name="l03880"></a>03880     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a7a54edb23adab498765784d7267a2706">inc_vlan</a>                     : 1;  <span class="comment">/**&lt; when set, the VLAN ID is included in tuple tag</span>
<a name="l03881"></a>03881 <span class="comment">                                                         when VLAN stacking is not detected</span>
<a name="l03882"></a>03882 <span class="comment">                                                         0 = do not include VID in tuple tag generation</span>
<a name="l03883"></a>03883 <span class="comment">                                                         1 = include VID in hash */</span>
<a name="l03884"></a>03884     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a49411c1d3a7f924141c6081d33d2e948">inc_prt_flag</a>                 : 1;  <span class="comment">/**&lt; sets whether the port is included in tuple tag */</span>
<a name="l03885"></a>03885     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#abd0a8c1850be1dd47056bc3c1e406c05">ip6_dprt_flag</a>                : 1;  <span class="comment">/**&lt; sets whether the TCP/UDP dst port is</span>
<a name="l03886"></a>03886 <span class="comment">                                                         included in tuple tag for IPv6 packets */</span>
<a name="l03887"></a>03887     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a4e7da2529d23a10b1206f05ad17314c4">ip4_dprt_flag</a>                : 1;  <span class="comment">/**&lt; sets whether the TCP/UDP dst port is</span>
<a name="l03888"></a>03888 <span class="comment">                                                         included in tuple tag for IPv4 */</span>
<a name="l03889"></a>03889     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a87d46e39eba1645d255816b45fbe83f4">ip6_sprt_flag</a>                : 1;  <span class="comment">/**&lt; sets whether the TCP/UDP src port is</span>
<a name="l03890"></a>03890 <span class="comment">                                                         included in tuple tag for IPv6 packets */</span>
<a name="l03891"></a>03891     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#ac03a88bec699d28ca9f2bfa41e389d05">ip4_sprt_flag</a>                : 1;  <span class="comment">/**&lt; sets whether the TCP/UDP src port is</span>
<a name="l03892"></a>03892 <span class="comment">                                                         included in tuple tag for IPv4 */</span>
<a name="l03893"></a>03893     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#af417830ad213325a8c0f9a5671fda32e">ip6_nxth_flag</a>                : 1;  <span class="comment">/**&lt; sets whether ipv6 includes next header in tuple</span>
<a name="l03894"></a>03894 <span class="comment">                                                         tag hash */</span>
<a name="l03895"></a>03895     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#ac9b047a69173ed31f53eca2883856c1e">ip4_pctl_flag</a>                : 1;  <span class="comment">/**&lt; sets whether ipv4 includes protocol in tuple</span>
<a name="l03896"></a>03896 <span class="comment">                                                         tag hash */</span>
<a name="l03897"></a>03897     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a51f02e7c5dcb588de3b496200e91bd93">ip6_dst_flag</a>                 : 1;  <span class="comment">/**&lt; sets whether ipv6 includes dst address in tuple</span>
<a name="l03898"></a>03898 <span class="comment">                                                         tag hash */</span>
<a name="l03899"></a>03899     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a0787033db6f60cf394e9e53736220eb0">ip4_dst_flag</a>                 : 1;  <span class="comment">/**&lt; sets whether ipv4 includes dst address in tuple</span>
<a name="l03900"></a>03900 <span class="comment">                                                         tag hash */</span>
<a name="l03901"></a>03901     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a80ef955408440b23a5ac5e7fc4d2aa42">ip6_src_flag</a>                 : 1;  <span class="comment">/**&lt; sets whether ipv6 includes src address in tuple</span>
<a name="l03902"></a>03902 <span class="comment">                                                         tag hash */</span>
<a name="l03903"></a>03903     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a92a1d0ddae1a1a2f6ea39a87b9b9a12f">ip4_src_flag</a>                 : 1;  <span class="comment">/**&lt; sets whether ipv4 includes src address in tuple</span>
<a name="l03904"></a>03904 <span class="comment">                                                         tag hash */</span>
<a name="l03905"></a>03905     <a class="code" href="cvmx-csr-enums_8h.html#a556896ab26554db9f539b17e5dbc749b" title="Tag type definitions.">cvmx_pow_tag_type_t</a> <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#aaaf170f4fa11ae9b5b035fef72255eff">tcp6_tag_type</a>     : 2;  <span class="comment">/**&lt; sets the tag_type of a TCP packet (IPv6)</span>
<a name="l03906"></a>03906 <span class="comment">                                                         0 = ordered tags</span>
<a name="l03907"></a>03907 <span class="comment">                                                         1 = atomic tags</span>
<a name="l03908"></a>03908 <span class="comment">                                                         2 = Null tags */</span>
<a name="l03909"></a>03909     <a class="code" href="cvmx-csr-enums_8h.html#a556896ab26554db9f539b17e5dbc749b" title="Tag type definitions.">cvmx_pow_tag_type_t</a> <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a38425fd0059c1c2b696061e7eaebe24f">tcp4_tag_type</a>     : 2;  <span class="comment">/**&lt; sets the tag_type of a TCP packet (IPv4)</span>
<a name="l03910"></a>03910 <span class="comment">                                                         0 = ordered tags</span>
<a name="l03911"></a>03911 <span class="comment">                                                         1 = atomic tags</span>
<a name="l03912"></a>03912 <span class="comment">                                                         2 = Null tags */</span>
<a name="l03913"></a>03913     <a class="code" href="cvmx-csr-enums_8h.html#a556896ab26554db9f539b17e5dbc749b" title="Tag type definitions.">cvmx_pow_tag_type_t</a> <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a58e1738101463834d7eec23fc990e44e">ip6_tag_type</a>      : 2;  <span class="comment">/**&lt; sets whether IPv6 packet tag type</span>
<a name="l03914"></a>03914 <span class="comment">                                                         0 = ordered tags</span>
<a name="l03915"></a>03915 <span class="comment">                                                         1 = atomic tags</span>
<a name="l03916"></a>03916 <span class="comment">                                                         2 = Null tags */</span>
<a name="l03917"></a>03917     <a class="code" href="cvmx-csr-enums_8h.html#a556896ab26554db9f539b17e5dbc749b" title="Tag type definitions.">cvmx_pow_tag_type_t</a> <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a550f742f534040c3fdde87496641f799">ip4_tag_type</a>      : 2;  <span class="comment">/**&lt; sets whether IPv4 packet tag type</span>
<a name="l03918"></a>03918 <span class="comment">                                                         0 = ordered tags</span>
<a name="l03919"></a>03919 <span class="comment">                                                         1 = atomic tags</span>
<a name="l03920"></a>03920 <span class="comment">                                                         2 = Null tags */</span>
<a name="l03921"></a>03921     <a class="code" href="cvmx-csr-enums_8h.html#a556896ab26554db9f539b17e5dbc749b" title="Tag type definitions.">cvmx_pow_tag_type_t</a> <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a75636016fe31be87fbbdf36ee670a52c">non_tag_type</a>      : 2;  <span class="comment">/**&lt; sets whether non-IP packet tag type</span>
<a name="l03922"></a>03922 <span class="comment">                                                         0 = ordered tags</span>
<a name="l03923"></a>03923 <span class="comment">                                                         1 = atomic tags</span>
<a name="l03924"></a>03924 <span class="comment">                                                         2 = Null tags */</span>
<a name="l03925"></a>03925     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a816ee12bcc00c0186977d48ef0d6cdde">grp</a>                          : 4;  <span class="comment">/**&lt; 4-bit value indicating the group to schedule to */</span>
<a name="l03926"></a>03926 <span class="preprocessor">#else</span>
<a name="l03927"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a816ee12bcc00c0186977d48ef0d6cdde">03927</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a816ee12bcc00c0186977d48ef0d6cdde">grp</a>                          : 4;
<a name="l03928"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a75636016fe31be87fbbdf36ee670a52c">03928</a>     <a class="code" href="cvmx-csr-enums_8h.html#a556896ab26554db9f539b17e5dbc749b" title="Tag type definitions.">cvmx_pow_tag_type_t</a> <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a75636016fe31be87fbbdf36ee670a52c">non_tag_type</a>      : 2;
<a name="l03929"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a550f742f534040c3fdde87496641f799">03929</a>     <a class="code" href="cvmx-csr-enums_8h.html#a556896ab26554db9f539b17e5dbc749b" title="Tag type definitions.">cvmx_pow_tag_type_t</a> <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a550f742f534040c3fdde87496641f799">ip4_tag_type</a>      : 2;
<a name="l03930"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a58e1738101463834d7eec23fc990e44e">03930</a>     <a class="code" href="cvmx-csr-enums_8h.html#a556896ab26554db9f539b17e5dbc749b" title="Tag type definitions.">cvmx_pow_tag_type_t</a> <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a58e1738101463834d7eec23fc990e44e">ip6_tag_type</a>      : 2;
<a name="l03931"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a38425fd0059c1c2b696061e7eaebe24f">03931</a>     <a class="code" href="cvmx-csr-enums_8h.html#a556896ab26554db9f539b17e5dbc749b" title="Tag type definitions.">cvmx_pow_tag_type_t</a> <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a38425fd0059c1c2b696061e7eaebe24f">tcp4_tag_type</a>     : 2;
<a name="l03932"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#aaaf170f4fa11ae9b5b035fef72255eff">03932</a>     <a class="code" href="cvmx-csr-enums_8h.html#a556896ab26554db9f539b17e5dbc749b" title="Tag type definitions.">cvmx_pow_tag_type_t</a> <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#aaaf170f4fa11ae9b5b035fef72255eff">tcp6_tag_type</a>     : 2;
<a name="l03933"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a92a1d0ddae1a1a2f6ea39a87b9b9a12f">03933</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a92a1d0ddae1a1a2f6ea39a87b9b9a12f">ip4_src_flag</a>                 : 1;
<a name="l03934"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a80ef955408440b23a5ac5e7fc4d2aa42">03934</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a80ef955408440b23a5ac5e7fc4d2aa42">ip6_src_flag</a>                 : 1;
<a name="l03935"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a0787033db6f60cf394e9e53736220eb0">03935</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a0787033db6f60cf394e9e53736220eb0">ip4_dst_flag</a>                 : 1;
<a name="l03936"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a51f02e7c5dcb588de3b496200e91bd93">03936</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a51f02e7c5dcb588de3b496200e91bd93">ip6_dst_flag</a>                 : 1;
<a name="l03937"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#ac9b047a69173ed31f53eca2883856c1e">03937</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#ac9b047a69173ed31f53eca2883856c1e">ip4_pctl_flag</a>                : 1;
<a name="l03938"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#af417830ad213325a8c0f9a5671fda32e">03938</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#af417830ad213325a8c0f9a5671fda32e">ip6_nxth_flag</a>                : 1;
<a name="l03939"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#ac03a88bec699d28ca9f2bfa41e389d05">03939</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#ac03a88bec699d28ca9f2bfa41e389d05">ip4_sprt_flag</a>                : 1;
<a name="l03940"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a87d46e39eba1645d255816b45fbe83f4">03940</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a87d46e39eba1645d255816b45fbe83f4">ip6_sprt_flag</a>                : 1;
<a name="l03941"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a4e7da2529d23a10b1206f05ad17314c4">03941</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a4e7da2529d23a10b1206f05ad17314c4">ip4_dprt_flag</a>                : 1;
<a name="l03942"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#abd0a8c1850be1dd47056bc3c1e406c05">03942</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#abd0a8c1850be1dd47056bc3c1e406c05">ip6_dprt_flag</a>                : 1;
<a name="l03943"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a49411c1d3a7f924141c6081d33d2e948">03943</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a49411c1d3a7f924141c6081d33d2e948">inc_prt_flag</a>                 : 1;
<a name="l03944"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a7a54edb23adab498765784d7267a2706">03944</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a7a54edb23adab498765784d7267a2706">inc_vlan</a>                     : 1;
<a name="l03945"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a2a42738620a0b8e4f5455e4ef995ecf2">03945</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a2a42738620a0b8e4f5455e4ef995ecf2">inc_vs</a>                       : 2;
<a name="l03946"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#ad2df44c25695c401d440fb5b73891e90">03946</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#ad2df44c25695c401d440fb5b73891e90">tag_mode</a>                     : 2;
<a name="l03947"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a6b741231b1f074c038e177f6cb97c400">03947</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a6b741231b1f074c038e177f6cb97c400">reserved_30_30</a>               : 1;
<a name="l03948"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a3161d6f174cb779a21a51494447d3d1d">03948</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a3161d6f174cb779a21a51494447d3d1d">grptag</a>                       : 1;
<a name="l03949"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#ad21615d3429a35eb376b419176ed5d07">03949</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#ad21615d3429a35eb376b419176ed5d07">grptagmask</a>                   : 4;
<a name="l03950"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#ae404523c7cda1ddf42c9098eaebf7107">03950</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#ae404523c7cda1ddf42c9098eaebf7107">grptagbase</a>                   : 4;
<a name="l03951"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a95dbaa0eb7b3ffbaab5a5707e590486d">03951</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html#a95dbaa0eb7b3ffbaab5a5707e590486d">reserved_40_63</a>               : 24;
<a name="l03952"></a>03952 <span class="preprocessor">#endif</span>
<a name="l03953"></a>03953 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__prt__tagx.html#a09fa1468ba24c91e0da4b753cf334140">cn30xx</a>;
<a name="l03954"></a><a class="code" href="unioncvmx__pip__prt__tagx.html#a439c9cd92bad7385e23b137c92d9c951">03954</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html">cvmx_pip_prt_tagx_cn30xx</a>       <a class="code" href="unioncvmx__pip__prt__tagx.html#a439c9cd92bad7385e23b137c92d9c951">cn31xx</a>;
<a name="l03955"></a><a class="code" href="unioncvmx__pip__prt__tagx.html#ac9c12437d922564c439623b02d84459e">03955</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html">cvmx_pip_prt_tagx_cn30xx</a>       <a class="code" href="unioncvmx__pip__prt__tagx.html#ac9c12437d922564c439623b02d84459e">cn38xx</a>;
<a name="l03956"></a><a class="code" href="unioncvmx__pip__prt__tagx.html#a3299ac41cce43b02fcc8fa282f995525">03956</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html">cvmx_pip_prt_tagx_cn30xx</a>       <a class="code" href="unioncvmx__pip__prt__tagx.html#a3299ac41cce43b02fcc8fa282f995525">cn38xxp2</a>;
<a name="l03957"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html">03957</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html">cvmx_pip_prt_tagx_cn50xx</a> {
<a name="l03958"></a>03958 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03959"></a>03959 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a9b89ea42272f7e9bfec2af212e17eb6c">reserved_40_63</a>               : 24;
<a name="l03960"></a>03960     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#ad7afa08e768ea993734a09f12df3434a">grptagbase</a>                   : 4;  <span class="comment">/**&lt; Offset to use when computing group from tag bits</span>
<a name="l03961"></a>03961 <span class="comment">                                                         when GRPTAG is set. */</span>
<a name="l03962"></a>03962     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a1aef6527bd51cbf188f641285313bd6a">grptagmask</a>                   : 4;  <span class="comment">/**&lt; Which bits of the tag to exclude when computing</span>
<a name="l03963"></a>03963 <span class="comment">                                                         group when GRPTAG is set. */</span>
<a name="l03964"></a>03964     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#aa27a2541a46d86243dd6ff0951430361">grptag</a>                       : 1;  <span class="comment">/**&lt; When set, use the lower bit of the tag to compute</span>
<a name="l03965"></a>03965 <span class="comment">                                                         the group in the work queue entry</span>
<a name="l03966"></a>03966 <span class="comment">                                                         GRP = WQE[TAG[3:0]] &amp; ~GRPTAGMASK + GRPTAGBASE */</span>
<a name="l03967"></a>03967     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#ae01bc5a2aed13f877d66efce44668dd3">grptag_mskip</a>                 : 1;  <span class="comment">/**&lt; When set, GRPTAG will be used regardless if the</span>
<a name="l03968"></a>03968 <span class="comment">                                                         packet IS_IP. */</span>
<a name="l03969"></a>03969     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a3f55e460a520980957674b389cd0abd7">tag_mode</a>                     : 2;  <span class="comment">/**&lt; Which tag algorithm to use</span>
<a name="l03970"></a>03970 <span class="comment">                                                         0 = always use tuple tag algorithm</span>
<a name="l03971"></a>03971 <span class="comment">                                                         1 = always use mask tag algorithm</span>
<a name="l03972"></a>03972 <span class="comment">                                                         2 = if packet is IP, use tuple else use mask</span>
<a name="l03973"></a>03973 <span class="comment">                                                         3 = tuple XOR mask */</span>
<a name="l03974"></a>03974     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a9bf745f709333c6bd30a86140ad8ce99">inc_vs</a>                       : 2;  <span class="comment">/**&lt; determines the VLAN ID (VID) to be included in</span>
<a name="l03975"></a>03975 <span class="comment">                                                         tuple tag when VLAN stacking is detected</span>
<a name="l03976"></a>03976 <span class="comment">                                                         0 = do not include VID in tuple tag generation</span>
<a name="l03977"></a>03977 <span class="comment">                                                         1 = include VID (VLAN0) in hash</span>
<a name="l03978"></a>03978 <span class="comment">                                                         2 = include VID (VLAN1) in hash</span>
<a name="l03979"></a>03979 <span class="comment">                                                         3 = include VID ([VLAN0,VLAN1]) in hash */</span>
<a name="l03980"></a>03980     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#ad5b2460dcd4154b777eea490046a41e3">inc_vlan</a>                     : 1;  <span class="comment">/**&lt; when set, the VLAN ID is included in tuple tag</span>
<a name="l03981"></a>03981 <span class="comment">                                                         when VLAN stacking is not detected</span>
<a name="l03982"></a>03982 <span class="comment">                                                         0 = do not include VID in tuple tag generation</span>
<a name="l03983"></a>03983 <span class="comment">                                                         1 = include VID in hash */</span>
<a name="l03984"></a>03984     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a9e043ab656bf7356e8c2dfbc56abfdbd">inc_prt_flag</a>                 : 1;  <span class="comment">/**&lt; sets whether the port is included in tuple tag */</span>
<a name="l03985"></a>03985     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a2ab1c837d70590cad584a57bc089709c">ip6_dprt_flag</a>                : 1;  <span class="comment">/**&lt; sets whether the TCP/UDP dst port is</span>
<a name="l03986"></a>03986 <span class="comment">                                                         included in tuple tag for IPv6 packets */</span>
<a name="l03987"></a>03987     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a818c402f4e0c827d2ec0ae86c8f6ba11">ip4_dprt_flag</a>                : 1;  <span class="comment">/**&lt; sets whether the TCP/UDP dst port is</span>
<a name="l03988"></a>03988 <span class="comment">                                                         included in tuple tag for IPv4 */</span>
<a name="l03989"></a>03989     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a8a9ac5abd49f24fc8f93eb512d7c9fc6">ip6_sprt_flag</a>                : 1;  <span class="comment">/**&lt; sets whether the TCP/UDP src port is</span>
<a name="l03990"></a>03990 <span class="comment">                                                         included in tuple tag for IPv6 packets */</span>
<a name="l03991"></a>03991     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a574e4da62aa9d22950dd49674e729805">ip4_sprt_flag</a>                : 1;  <span class="comment">/**&lt; sets whether the TCP/UDP src port is</span>
<a name="l03992"></a>03992 <span class="comment">                                                         included in tuple tag for IPv4 */</span>
<a name="l03993"></a>03993     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a896ec5a28e194ee0f4e8418f37f49b5c">ip6_nxth_flag</a>                : 1;  <span class="comment">/**&lt; sets whether ipv6 includes next header in tuple</span>
<a name="l03994"></a>03994 <span class="comment">                                                         tag hash */</span>
<a name="l03995"></a>03995     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a48f3159532cabadc58db8e3751723458">ip4_pctl_flag</a>                : 1;  <span class="comment">/**&lt; sets whether ipv4 includes protocol in tuple</span>
<a name="l03996"></a>03996 <span class="comment">                                                         tag hash */</span>
<a name="l03997"></a>03997     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#aab48243a4a8e35d93ec9a4fb38fd29c6">ip6_dst_flag</a>                 : 1;  <span class="comment">/**&lt; sets whether ipv6 includes dst address in tuple</span>
<a name="l03998"></a>03998 <span class="comment">                                                         tag hash */</span>
<a name="l03999"></a>03999     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a14b1c573e5e140f2bfffd117ced189bd">ip4_dst_flag</a>                 : 1;  <span class="comment">/**&lt; sets whether ipv4 includes dst address in tuple</span>
<a name="l04000"></a>04000 <span class="comment">                                                         tag hash */</span>
<a name="l04001"></a>04001     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a482bc3da770a551f5709bf16fa6040ea">ip6_src_flag</a>                 : 1;  <span class="comment">/**&lt; sets whether ipv6 includes src address in tuple</span>
<a name="l04002"></a>04002 <span class="comment">                                                         tag hash */</span>
<a name="l04003"></a>04003     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a1a52e0b44e31bcac5b0fed60345cf205">ip4_src_flag</a>                 : 1;  <span class="comment">/**&lt; sets whether ipv4 includes src address in tuple</span>
<a name="l04004"></a>04004 <span class="comment">                                                         tag hash */</span>
<a name="l04005"></a>04005     <a class="code" href="cvmx-csr-enums_8h.html#a556896ab26554db9f539b17e5dbc749b" title="Tag type definitions.">cvmx_pow_tag_type_t</a> <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a8ffc2e97c00f58a5babe1d49524377b2">tcp6_tag_type</a>     : 2;  <span class="comment">/**&lt; sets the tag_type of a TCP packet (IPv6)</span>
<a name="l04006"></a>04006 <span class="comment">                                                         0 = ordered tags</span>
<a name="l04007"></a>04007 <span class="comment">                                                         1 = atomic tags</span>
<a name="l04008"></a>04008 <span class="comment">                                                         2 = Null tags */</span>
<a name="l04009"></a>04009     <a class="code" href="cvmx-csr-enums_8h.html#a556896ab26554db9f539b17e5dbc749b" title="Tag type definitions.">cvmx_pow_tag_type_t</a> <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#ad4d824cbfe7629574e65a536be54848d">tcp4_tag_type</a>     : 2;  <span class="comment">/**&lt; sets the tag_type of a TCP packet (IPv4)</span>
<a name="l04010"></a>04010 <span class="comment">                                                         0 = ordered tags</span>
<a name="l04011"></a>04011 <span class="comment">                                                         1 = atomic tags</span>
<a name="l04012"></a>04012 <span class="comment">                                                         2 = Null tags */</span>
<a name="l04013"></a>04013     <a class="code" href="cvmx-csr-enums_8h.html#a556896ab26554db9f539b17e5dbc749b" title="Tag type definitions.">cvmx_pow_tag_type_t</a> <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a2c3e3cf49095fd34d3051c843b06580b">ip6_tag_type</a>      : 2;  <span class="comment">/**&lt; sets whether IPv6 packet tag type</span>
<a name="l04014"></a>04014 <span class="comment">                                                         0 = ordered tags</span>
<a name="l04015"></a>04015 <span class="comment">                                                         1 = atomic tags</span>
<a name="l04016"></a>04016 <span class="comment">                                                         2 = Null tags */</span>
<a name="l04017"></a>04017     <a class="code" href="cvmx-csr-enums_8h.html#a556896ab26554db9f539b17e5dbc749b" title="Tag type definitions.">cvmx_pow_tag_type_t</a> <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a3888899f93fbdb0459652fe4d64565cf">ip4_tag_type</a>      : 2;  <span class="comment">/**&lt; sets whether IPv4 packet tag type</span>
<a name="l04018"></a>04018 <span class="comment">                                                         0 = ordered tags</span>
<a name="l04019"></a>04019 <span class="comment">                                                         1 = atomic tags</span>
<a name="l04020"></a>04020 <span class="comment">                                                         2 = Null tags */</span>
<a name="l04021"></a>04021     <a class="code" href="cvmx-csr-enums_8h.html#a556896ab26554db9f539b17e5dbc749b" title="Tag type definitions.">cvmx_pow_tag_type_t</a> <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a2972a4dfae6a5e7de7e26ba1dd08079c">non_tag_type</a>      : 2;  <span class="comment">/**&lt; sets whether non-IP packet tag type</span>
<a name="l04022"></a>04022 <span class="comment">                                                         0 = ordered tags</span>
<a name="l04023"></a>04023 <span class="comment">                                                         1 = atomic tags</span>
<a name="l04024"></a>04024 <span class="comment">                                                         2 = Null tags */</span>
<a name="l04025"></a>04025     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a04b0053620fb7371ab019c1f9f991613">grp</a>                          : 4;  <span class="comment">/**&lt; 4-bit value indicating the group to schedule to */</span>
<a name="l04026"></a>04026 <span class="preprocessor">#else</span>
<a name="l04027"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a04b0053620fb7371ab019c1f9f991613">04027</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a04b0053620fb7371ab019c1f9f991613">grp</a>                          : 4;
<a name="l04028"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a2972a4dfae6a5e7de7e26ba1dd08079c">04028</a>     <a class="code" href="cvmx-csr-enums_8h.html#a556896ab26554db9f539b17e5dbc749b" title="Tag type definitions.">cvmx_pow_tag_type_t</a> <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a2972a4dfae6a5e7de7e26ba1dd08079c">non_tag_type</a>      : 2;
<a name="l04029"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a3888899f93fbdb0459652fe4d64565cf">04029</a>     <a class="code" href="cvmx-csr-enums_8h.html#a556896ab26554db9f539b17e5dbc749b" title="Tag type definitions.">cvmx_pow_tag_type_t</a> <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a3888899f93fbdb0459652fe4d64565cf">ip4_tag_type</a>      : 2;
<a name="l04030"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a2c3e3cf49095fd34d3051c843b06580b">04030</a>     <a class="code" href="cvmx-csr-enums_8h.html#a556896ab26554db9f539b17e5dbc749b" title="Tag type definitions.">cvmx_pow_tag_type_t</a> <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a2c3e3cf49095fd34d3051c843b06580b">ip6_tag_type</a>      : 2;
<a name="l04031"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#ad4d824cbfe7629574e65a536be54848d">04031</a>     <a class="code" href="cvmx-csr-enums_8h.html#a556896ab26554db9f539b17e5dbc749b" title="Tag type definitions.">cvmx_pow_tag_type_t</a> <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#ad4d824cbfe7629574e65a536be54848d">tcp4_tag_type</a>     : 2;
<a name="l04032"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a8ffc2e97c00f58a5babe1d49524377b2">04032</a>     <a class="code" href="cvmx-csr-enums_8h.html#a556896ab26554db9f539b17e5dbc749b" title="Tag type definitions.">cvmx_pow_tag_type_t</a> <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a8ffc2e97c00f58a5babe1d49524377b2">tcp6_tag_type</a>     : 2;
<a name="l04033"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a1a52e0b44e31bcac5b0fed60345cf205">04033</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a1a52e0b44e31bcac5b0fed60345cf205">ip4_src_flag</a>                 : 1;
<a name="l04034"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a482bc3da770a551f5709bf16fa6040ea">04034</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a482bc3da770a551f5709bf16fa6040ea">ip6_src_flag</a>                 : 1;
<a name="l04035"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a14b1c573e5e140f2bfffd117ced189bd">04035</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a14b1c573e5e140f2bfffd117ced189bd">ip4_dst_flag</a>                 : 1;
<a name="l04036"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#aab48243a4a8e35d93ec9a4fb38fd29c6">04036</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#aab48243a4a8e35d93ec9a4fb38fd29c6">ip6_dst_flag</a>                 : 1;
<a name="l04037"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a48f3159532cabadc58db8e3751723458">04037</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a48f3159532cabadc58db8e3751723458">ip4_pctl_flag</a>                : 1;
<a name="l04038"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a896ec5a28e194ee0f4e8418f37f49b5c">04038</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a896ec5a28e194ee0f4e8418f37f49b5c">ip6_nxth_flag</a>                : 1;
<a name="l04039"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a574e4da62aa9d22950dd49674e729805">04039</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a574e4da62aa9d22950dd49674e729805">ip4_sprt_flag</a>                : 1;
<a name="l04040"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a8a9ac5abd49f24fc8f93eb512d7c9fc6">04040</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a8a9ac5abd49f24fc8f93eb512d7c9fc6">ip6_sprt_flag</a>                : 1;
<a name="l04041"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a818c402f4e0c827d2ec0ae86c8f6ba11">04041</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a818c402f4e0c827d2ec0ae86c8f6ba11">ip4_dprt_flag</a>                : 1;
<a name="l04042"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a2ab1c837d70590cad584a57bc089709c">04042</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a2ab1c837d70590cad584a57bc089709c">ip6_dprt_flag</a>                : 1;
<a name="l04043"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a9e043ab656bf7356e8c2dfbc56abfdbd">04043</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a9e043ab656bf7356e8c2dfbc56abfdbd">inc_prt_flag</a>                 : 1;
<a name="l04044"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#ad5b2460dcd4154b777eea490046a41e3">04044</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#ad5b2460dcd4154b777eea490046a41e3">inc_vlan</a>                     : 1;
<a name="l04045"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a9bf745f709333c6bd30a86140ad8ce99">04045</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a9bf745f709333c6bd30a86140ad8ce99">inc_vs</a>                       : 2;
<a name="l04046"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a3f55e460a520980957674b389cd0abd7">04046</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a3f55e460a520980957674b389cd0abd7">tag_mode</a>                     : 2;
<a name="l04047"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#ae01bc5a2aed13f877d66efce44668dd3">04047</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#ae01bc5a2aed13f877d66efce44668dd3">grptag_mskip</a>                 : 1;
<a name="l04048"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#aa27a2541a46d86243dd6ff0951430361">04048</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#aa27a2541a46d86243dd6ff0951430361">grptag</a>                       : 1;
<a name="l04049"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a1aef6527bd51cbf188f641285313bd6a">04049</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a1aef6527bd51cbf188f641285313bd6a">grptagmask</a>                   : 4;
<a name="l04050"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#ad7afa08e768ea993734a09f12df3434a">04050</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#ad7afa08e768ea993734a09f12df3434a">grptagbase</a>                   : 4;
<a name="l04051"></a><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a9b89ea42272f7e9bfec2af212e17eb6c">04051</a>     uint64_t <a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html#a9b89ea42272f7e9bfec2af212e17eb6c">reserved_40_63</a>               : 24;
<a name="l04052"></a>04052 <span class="preprocessor">#endif</span>
<a name="l04053"></a>04053 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__prt__tagx.html#a19af761aaa2ec1f9389086dbbca57f6f">cn50xx</a>;
<a name="l04054"></a><a class="code" href="unioncvmx__pip__prt__tagx.html#a7d7a8d4a5043fb38979cc93f8fe88bc3">04054</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html">cvmx_pip_prt_tagx_cn50xx</a>       <a class="code" href="unioncvmx__pip__prt__tagx.html#a7d7a8d4a5043fb38979cc93f8fe88bc3">cn52xx</a>;
<a name="l04055"></a><a class="code" href="unioncvmx__pip__prt__tagx.html#aefb7ae851e472934079d3f904d2559d6">04055</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html">cvmx_pip_prt_tagx_cn50xx</a>       <a class="code" href="unioncvmx__pip__prt__tagx.html#aefb7ae851e472934079d3f904d2559d6">cn52xxp1</a>;
<a name="l04056"></a><a class="code" href="unioncvmx__pip__prt__tagx.html#aa6f6013cc57d47f0bd8c3d87b44f1fb4">04056</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html">cvmx_pip_prt_tagx_cn50xx</a>       <a class="code" href="unioncvmx__pip__prt__tagx.html#aa6f6013cc57d47f0bd8c3d87b44f1fb4">cn56xx</a>;
<a name="l04057"></a><a class="code" href="unioncvmx__pip__prt__tagx.html#a3aca6c0a1099ebd1f9a43b5ab38deddf">04057</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html">cvmx_pip_prt_tagx_cn50xx</a>       <a class="code" href="unioncvmx__pip__prt__tagx.html#a3aca6c0a1099ebd1f9a43b5ab38deddf">cn56xxp1</a>;
<a name="l04058"></a><a class="code" href="unioncvmx__pip__prt__tagx.html#a2556adbda8788f7659fca75ed173101a">04058</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html">cvmx_pip_prt_tagx_cn30xx</a>       <a class="code" href="unioncvmx__pip__prt__tagx.html#a2556adbda8788f7659fca75ed173101a">cn58xx</a>;
<a name="l04059"></a><a class="code" href="unioncvmx__pip__prt__tagx.html#adc20d6497b99ba9f77d8ffb08117f706">04059</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn30xx.html">cvmx_pip_prt_tagx_cn30xx</a>       <a class="code" href="unioncvmx__pip__prt__tagx.html#adc20d6497b99ba9f77d8ffb08117f706">cn58xxp1</a>;
<a name="l04060"></a><a class="code" href="unioncvmx__pip__prt__tagx.html#a6ab43148e4aaedcce13454f8960b6519">04060</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html">cvmx_pip_prt_tagx_cn50xx</a>       <a class="code" href="unioncvmx__pip__prt__tagx.html#a6ab43148e4aaedcce13454f8960b6519">cn61xx</a>;
<a name="l04061"></a><a class="code" href="unioncvmx__pip__prt__tagx.html#a1696a446393da0c948d5c60ed2009aa3">04061</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html">cvmx_pip_prt_tagx_cn50xx</a>       <a class="code" href="unioncvmx__pip__prt__tagx.html#a1696a446393da0c948d5c60ed2009aa3">cn63xx</a>;
<a name="l04062"></a><a class="code" href="unioncvmx__pip__prt__tagx.html#a173509186dce7e2ae65dd36f9b3a42ae">04062</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html">cvmx_pip_prt_tagx_cn50xx</a>       <a class="code" href="unioncvmx__pip__prt__tagx.html#a173509186dce7e2ae65dd36f9b3a42ae">cn63xxp1</a>;
<a name="l04063"></a><a class="code" href="unioncvmx__pip__prt__tagx.html#aa16dff13fd66d7418e33c3df733cabf7">04063</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html">cvmx_pip_prt_tagx_cn50xx</a>       <a class="code" href="unioncvmx__pip__prt__tagx.html#aa16dff13fd66d7418e33c3df733cabf7">cn66xx</a>;
<a name="l04064"></a><a class="code" href="unioncvmx__pip__prt__tagx.html#a04e248df1e102486da5994fc0b9dbc89">04064</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html">cvmx_pip_prt_tagx_s</a>            <a class="code" href="unioncvmx__pip__prt__tagx.html#a04e248df1e102486da5994fc0b9dbc89">cn68xx</a>;
<a name="l04065"></a><a class="code" href="unioncvmx__pip__prt__tagx.html#aff7a12df6ac3d6245db96b2c7fa95b54">04065</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__s.html">cvmx_pip_prt_tagx_s</a>            <a class="code" href="unioncvmx__pip__prt__tagx.html#aff7a12df6ac3d6245db96b2c7fa95b54">cn68xxp1</a>;
<a name="l04066"></a><a class="code" href="unioncvmx__pip__prt__tagx.html#a3f530ed0b50c93dc41d48d6d66b6d02d">04066</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html">cvmx_pip_prt_tagx_cn50xx</a>       <a class="code" href="unioncvmx__pip__prt__tagx.html#a3f530ed0b50c93dc41d48d6d66b6d02d">cn70xx</a>;
<a name="l04067"></a><a class="code" href="unioncvmx__pip__prt__tagx.html#ae821fe237670fce181373cff3ddbc329">04067</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html">cvmx_pip_prt_tagx_cn50xx</a>       <a class="code" href="unioncvmx__pip__prt__tagx.html#ae821fe237670fce181373cff3ddbc329">cn70xxp1</a>;
<a name="l04068"></a><a class="code" href="unioncvmx__pip__prt__tagx.html#a6d921edc4e6a5a3329db637f2ee9c132">04068</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__prt__tagx_1_1cvmx__pip__prt__tagx__cn50xx.html">cvmx_pip_prt_tagx_cn50xx</a>       <a class="code" href="unioncvmx__pip__prt__tagx.html#a6d921edc4e6a5a3329db637f2ee9c132">cnf71xx</a>;
<a name="l04069"></a>04069 };
<a name="l04070"></a><a class="code" href="cvmx-pip-defs_8h.html#a3d7df66818f4a7055e3ecc4e1615c898">04070</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__prt__tagx.html" title="cvmx_pip_prt_tag#">cvmx_pip_prt_tagx</a> <a class="code" href="unioncvmx__pip__prt__tagx.html" title="cvmx_pip_prt_tag#">cvmx_pip_prt_tagx_t</a>;
<a name="l04071"></a>04071 <span class="comment"></span>
<a name="l04072"></a>04072 <span class="comment">/**</span>
<a name="l04073"></a>04073 <span class="comment"> * cvmx_pip_qos_diff#</span>
<a name="l04074"></a>04074 <span class="comment"> *</span>
<a name="l04075"></a>04075 <span class="comment"> * PIP_QOS_DIFFX = QOS Diffserv Tables</span>
<a name="l04076"></a>04076 <span class="comment"> *</span>
<a name="l04077"></a>04077 <span class="comment"> */</span>
<a name="l04078"></a><a class="code" href="unioncvmx__pip__qos__diffx.html">04078</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__qos__diffx.html" title="cvmx_pip_qos_diff#">cvmx_pip_qos_diffx</a> {
<a name="l04079"></a><a class="code" href="unioncvmx__pip__qos__diffx.html#a8f7075e99ad8ccfc0a74c2d446ec43c1">04079</a>     uint64_t <a class="code" href="unioncvmx__pip__qos__diffx.html#a8f7075e99ad8ccfc0a74c2d446ec43c1">u64</a>;
<a name="l04080"></a><a class="code" href="structcvmx__pip__qos__diffx_1_1cvmx__pip__qos__diffx__s.html">04080</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__diffx_1_1cvmx__pip__qos__diffx__s.html">cvmx_pip_qos_diffx_s</a> {
<a name="l04081"></a>04081 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04082"></a>04082 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__qos__diffx_1_1cvmx__pip__qos__diffx__s.html#ac7e66c133db842b83fdfff763ca8f45a">reserved_3_63</a>                : 61;
<a name="l04083"></a>04083     uint64_t <a class="code" href="structcvmx__pip__qos__diffx_1_1cvmx__pip__qos__diffx__s.html#a4325f12ffd184875c4b8785d6349996a">qos</a>                          : 3;  <span class="comment">/**&lt; Diffserv QOS level */</span>
<a name="l04084"></a>04084 <span class="preprocessor">#else</span>
<a name="l04085"></a><a class="code" href="structcvmx__pip__qos__diffx_1_1cvmx__pip__qos__diffx__s.html#a4325f12ffd184875c4b8785d6349996a">04085</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__qos__diffx_1_1cvmx__pip__qos__diffx__s.html#a4325f12ffd184875c4b8785d6349996a">qos</a>                          : 3;
<a name="l04086"></a><a class="code" href="structcvmx__pip__qos__diffx_1_1cvmx__pip__qos__diffx__s.html#ac7e66c133db842b83fdfff763ca8f45a">04086</a>     uint64_t <a class="code" href="structcvmx__pip__qos__diffx_1_1cvmx__pip__qos__diffx__s.html#ac7e66c133db842b83fdfff763ca8f45a">reserved_3_63</a>                : 61;
<a name="l04087"></a>04087 <span class="preprocessor">#endif</span>
<a name="l04088"></a>04088 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__qos__diffx.html#ad5e0a341682af54412d550dbaeaa6f8b">s</a>;
<a name="l04089"></a><a class="code" href="unioncvmx__pip__qos__diffx.html#a470a8141430e0fd71b5dfe06f552829f">04089</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__diffx_1_1cvmx__pip__qos__diffx__s.html">cvmx_pip_qos_diffx_s</a>           <a class="code" href="unioncvmx__pip__qos__diffx.html#a470a8141430e0fd71b5dfe06f552829f">cn30xx</a>;
<a name="l04090"></a><a class="code" href="unioncvmx__pip__qos__diffx.html#a0322d46ad410e5b948249436ae51942f">04090</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__diffx_1_1cvmx__pip__qos__diffx__s.html">cvmx_pip_qos_diffx_s</a>           <a class="code" href="unioncvmx__pip__qos__diffx.html#a0322d46ad410e5b948249436ae51942f">cn31xx</a>;
<a name="l04091"></a><a class="code" href="unioncvmx__pip__qos__diffx.html#a2742101567e73e4664558b5a4142cb45">04091</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__diffx_1_1cvmx__pip__qos__diffx__s.html">cvmx_pip_qos_diffx_s</a>           <a class="code" href="unioncvmx__pip__qos__diffx.html#a2742101567e73e4664558b5a4142cb45">cn38xx</a>;
<a name="l04092"></a><a class="code" href="unioncvmx__pip__qos__diffx.html#a5861483b0bc55890d2c27db7bee4d119">04092</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__diffx_1_1cvmx__pip__qos__diffx__s.html">cvmx_pip_qos_diffx_s</a>           <a class="code" href="unioncvmx__pip__qos__diffx.html#a5861483b0bc55890d2c27db7bee4d119">cn38xxp2</a>;
<a name="l04093"></a><a class="code" href="unioncvmx__pip__qos__diffx.html#a6d2ef836c8924c41ec09063252ea0bfb">04093</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__diffx_1_1cvmx__pip__qos__diffx__s.html">cvmx_pip_qos_diffx_s</a>           <a class="code" href="unioncvmx__pip__qos__diffx.html#a6d2ef836c8924c41ec09063252ea0bfb">cn50xx</a>;
<a name="l04094"></a><a class="code" href="unioncvmx__pip__qos__diffx.html#a470140464744e3e145e838a05e8e40a5">04094</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__diffx_1_1cvmx__pip__qos__diffx__s.html">cvmx_pip_qos_diffx_s</a>           <a class="code" href="unioncvmx__pip__qos__diffx.html#a470140464744e3e145e838a05e8e40a5">cn52xx</a>;
<a name="l04095"></a><a class="code" href="unioncvmx__pip__qos__diffx.html#a1152637d2d64f1195fdcd162a153ffe6">04095</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__diffx_1_1cvmx__pip__qos__diffx__s.html">cvmx_pip_qos_diffx_s</a>           <a class="code" href="unioncvmx__pip__qos__diffx.html#a1152637d2d64f1195fdcd162a153ffe6">cn52xxp1</a>;
<a name="l04096"></a><a class="code" href="unioncvmx__pip__qos__diffx.html#a64e93116a7f19232b03be0d6ab4f1600">04096</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__diffx_1_1cvmx__pip__qos__diffx__s.html">cvmx_pip_qos_diffx_s</a>           <a class="code" href="unioncvmx__pip__qos__diffx.html#a64e93116a7f19232b03be0d6ab4f1600">cn56xx</a>;
<a name="l04097"></a><a class="code" href="unioncvmx__pip__qos__diffx.html#a535b35e20ac50c4af3156d6ae62465d4">04097</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__diffx_1_1cvmx__pip__qos__diffx__s.html">cvmx_pip_qos_diffx_s</a>           <a class="code" href="unioncvmx__pip__qos__diffx.html#a535b35e20ac50c4af3156d6ae62465d4">cn56xxp1</a>;
<a name="l04098"></a><a class="code" href="unioncvmx__pip__qos__diffx.html#af349dd2c5bf62c0f340d1aa1d940a4c3">04098</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__diffx_1_1cvmx__pip__qos__diffx__s.html">cvmx_pip_qos_diffx_s</a>           <a class="code" href="unioncvmx__pip__qos__diffx.html#af349dd2c5bf62c0f340d1aa1d940a4c3">cn58xx</a>;
<a name="l04099"></a><a class="code" href="unioncvmx__pip__qos__diffx.html#a0bfd6822238fb2f9743aecbe837fac4f">04099</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__diffx_1_1cvmx__pip__qos__diffx__s.html">cvmx_pip_qos_diffx_s</a>           <a class="code" href="unioncvmx__pip__qos__diffx.html#a0bfd6822238fb2f9743aecbe837fac4f">cn58xxp1</a>;
<a name="l04100"></a><a class="code" href="unioncvmx__pip__qos__diffx.html#a06405f7696d1e580cc00d0ae0f44e2d4">04100</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__diffx_1_1cvmx__pip__qos__diffx__s.html">cvmx_pip_qos_diffx_s</a>           <a class="code" href="unioncvmx__pip__qos__diffx.html#a06405f7696d1e580cc00d0ae0f44e2d4">cn61xx</a>;
<a name="l04101"></a><a class="code" href="unioncvmx__pip__qos__diffx.html#a21ec4cad5e1e28f49e76a09074095ffc">04101</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__diffx_1_1cvmx__pip__qos__diffx__s.html">cvmx_pip_qos_diffx_s</a>           <a class="code" href="unioncvmx__pip__qos__diffx.html#a21ec4cad5e1e28f49e76a09074095ffc">cn63xx</a>;
<a name="l04102"></a><a class="code" href="unioncvmx__pip__qos__diffx.html#ab2c00fb5e4d58a48f1bf050ea8f40299">04102</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__diffx_1_1cvmx__pip__qos__diffx__s.html">cvmx_pip_qos_diffx_s</a>           <a class="code" href="unioncvmx__pip__qos__diffx.html#ab2c00fb5e4d58a48f1bf050ea8f40299">cn63xxp1</a>;
<a name="l04103"></a><a class="code" href="unioncvmx__pip__qos__diffx.html#a65a85bad9dd06fe3fcd31708b641044c">04103</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__diffx_1_1cvmx__pip__qos__diffx__s.html">cvmx_pip_qos_diffx_s</a>           <a class="code" href="unioncvmx__pip__qos__diffx.html#a65a85bad9dd06fe3fcd31708b641044c">cn66xx</a>;
<a name="l04104"></a><a class="code" href="unioncvmx__pip__qos__diffx.html#ad274814e63a6dd2c61a26502c22786e5">04104</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__diffx_1_1cvmx__pip__qos__diffx__s.html">cvmx_pip_qos_diffx_s</a>           <a class="code" href="unioncvmx__pip__qos__diffx.html#ad274814e63a6dd2c61a26502c22786e5">cn70xx</a>;
<a name="l04105"></a><a class="code" href="unioncvmx__pip__qos__diffx.html#a3127ae5c3f6d911b0b9001af86862587">04105</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__diffx_1_1cvmx__pip__qos__diffx__s.html">cvmx_pip_qos_diffx_s</a>           <a class="code" href="unioncvmx__pip__qos__diffx.html#a3127ae5c3f6d911b0b9001af86862587">cn70xxp1</a>;
<a name="l04106"></a><a class="code" href="unioncvmx__pip__qos__diffx.html#a76f1949d202a08cbdd8fc83a1936e682">04106</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__diffx_1_1cvmx__pip__qos__diffx__s.html">cvmx_pip_qos_diffx_s</a>           <a class="code" href="unioncvmx__pip__qos__diffx.html#a76f1949d202a08cbdd8fc83a1936e682">cnf71xx</a>;
<a name="l04107"></a>04107 };
<a name="l04108"></a><a class="code" href="cvmx-pip-defs_8h.html#ab81535808f1e447ec43523f52ddaf3c5">04108</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__qos__diffx.html" title="cvmx_pip_qos_diff#">cvmx_pip_qos_diffx</a> <a class="code" href="unioncvmx__pip__qos__diffx.html" title="cvmx_pip_qos_diff#">cvmx_pip_qos_diffx_t</a>;
<a name="l04109"></a>04109 <span class="comment"></span>
<a name="l04110"></a>04110 <span class="comment">/**</span>
<a name="l04111"></a>04111 <span class="comment"> * cvmx_pip_qos_vlan#</span>
<a name="l04112"></a>04112 <span class="comment"> *</span>
<a name="l04113"></a>04113 <span class="comment"> * If the PIP indentifies a packet is DSA/VLAN tagged, then the QOS</span>
<a name="l04114"></a>04114 <span class="comment"> * can be set based on the DSA/VLAN user priority.  These eight register</span>
<a name="l04115"></a>04115 <span class="comment"> * comprise the QOS values for all DSA/VLAN user priority values.</span>
<a name="l04116"></a>04116 <span class="comment"> */</span>
<a name="l04117"></a><a class="code" href="unioncvmx__pip__qos__vlanx.html">04117</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__qos__vlanx.html" title="cvmx_pip_qos_vlan#">cvmx_pip_qos_vlanx</a> {
<a name="l04118"></a><a class="code" href="unioncvmx__pip__qos__vlanx.html#a5709271540b4a32dfa30d680875fd039">04118</a>     uint64_t <a class="code" href="unioncvmx__pip__qos__vlanx.html#a5709271540b4a32dfa30d680875fd039">u64</a>;
<a name="l04119"></a><a class="code" href="structcvmx__pip__qos__vlanx_1_1cvmx__pip__qos__vlanx__s.html">04119</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__vlanx_1_1cvmx__pip__qos__vlanx__s.html">cvmx_pip_qos_vlanx_s</a> {
<a name="l04120"></a>04120 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04121"></a>04121 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__qos__vlanx_1_1cvmx__pip__qos__vlanx__s.html#a9555e285710a2916d2aebee488c30c73">reserved_7_63</a>                : 57;
<a name="l04122"></a>04122     uint64_t <a class="code" href="structcvmx__pip__qos__vlanx_1_1cvmx__pip__qos__vlanx__s.html#a19f8acd99f2d73161bf36f29d2746b7f">qos1</a>                         : 3;  <span class="comment">/**&lt; DSA/VLAN QOS level</span>
<a name="l04123"></a>04123 <span class="comment">                                                         Selected when PIP_PRT_CFGx[QOS_VSEL] = 1 */</span>
<a name="l04124"></a>04124     uint64_t <a class="code" href="structcvmx__pip__qos__vlanx_1_1cvmx__pip__qos__vlanx__s.html#a9585ad0d912f7c2ced859655eda7a242">reserved_3_3</a>                 : 1;
<a name="l04125"></a>04125     uint64_t <a class="code" href="structcvmx__pip__qos__vlanx_1_1cvmx__pip__qos__vlanx__s.html#a25a0467e1b0f9d519e06e0233ba1c629">qos</a>                          : 3;  <span class="comment">/**&lt; DSA/VLAN QOS level</span>
<a name="l04126"></a>04126 <span class="comment">                                                         Selected when PIP_PRT_CFGx[QOS_VSEL] = 0 */</span>
<a name="l04127"></a>04127 <span class="preprocessor">#else</span>
<a name="l04128"></a><a class="code" href="structcvmx__pip__qos__vlanx_1_1cvmx__pip__qos__vlanx__s.html#a25a0467e1b0f9d519e06e0233ba1c629">04128</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__qos__vlanx_1_1cvmx__pip__qos__vlanx__s.html#a25a0467e1b0f9d519e06e0233ba1c629">qos</a>                          : 3;
<a name="l04129"></a><a class="code" href="structcvmx__pip__qos__vlanx_1_1cvmx__pip__qos__vlanx__s.html#a9585ad0d912f7c2ced859655eda7a242">04129</a>     uint64_t <a class="code" href="structcvmx__pip__qos__vlanx_1_1cvmx__pip__qos__vlanx__s.html#a9585ad0d912f7c2ced859655eda7a242">reserved_3_3</a>                 : 1;
<a name="l04130"></a><a class="code" href="structcvmx__pip__qos__vlanx_1_1cvmx__pip__qos__vlanx__s.html#a19f8acd99f2d73161bf36f29d2746b7f">04130</a>     uint64_t <a class="code" href="structcvmx__pip__qos__vlanx_1_1cvmx__pip__qos__vlanx__s.html#a19f8acd99f2d73161bf36f29d2746b7f">qos1</a>                         : 3;
<a name="l04131"></a><a class="code" href="structcvmx__pip__qos__vlanx_1_1cvmx__pip__qos__vlanx__s.html#a9555e285710a2916d2aebee488c30c73">04131</a>     uint64_t <a class="code" href="structcvmx__pip__qos__vlanx_1_1cvmx__pip__qos__vlanx__s.html#a9555e285710a2916d2aebee488c30c73">reserved_7_63</a>                : 57;
<a name="l04132"></a>04132 <span class="preprocessor">#endif</span>
<a name="l04133"></a>04133 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__qos__vlanx.html#a2014bd3b0755d4d0a46e9d1f635c98a7">s</a>;
<a name="l04134"></a><a class="code" href="structcvmx__pip__qos__vlanx_1_1cvmx__pip__qos__vlanx__cn30xx.html">04134</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__vlanx_1_1cvmx__pip__qos__vlanx__cn30xx.html">cvmx_pip_qos_vlanx_cn30xx</a> {
<a name="l04135"></a>04135 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04136"></a>04136 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__qos__vlanx_1_1cvmx__pip__qos__vlanx__cn30xx.html#a3754f609ad51bfa703a193d0f9578ce4">reserved_3_63</a>                : 61;
<a name="l04137"></a>04137     uint64_t <a class="code" href="structcvmx__pip__qos__vlanx_1_1cvmx__pip__qos__vlanx__cn30xx.html#a9281dfd9c509c9611bbb74789a387e69">qos</a>                          : 3;  <span class="comment">/**&lt; VLAN QOS level */</span>
<a name="l04138"></a>04138 <span class="preprocessor">#else</span>
<a name="l04139"></a><a class="code" href="structcvmx__pip__qos__vlanx_1_1cvmx__pip__qos__vlanx__cn30xx.html#a9281dfd9c509c9611bbb74789a387e69">04139</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__qos__vlanx_1_1cvmx__pip__qos__vlanx__cn30xx.html#a9281dfd9c509c9611bbb74789a387e69">qos</a>                          : 3;
<a name="l04140"></a><a class="code" href="structcvmx__pip__qos__vlanx_1_1cvmx__pip__qos__vlanx__cn30xx.html#a3754f609ad51bfa703a193d0f9578ce4">04140</a>     uint64_t <a class="code" href="structcvmx__pip__qos__vlanx_1_1cvmx__pip__qos__vlanx__cn30xx.html#a3754f609ad51bfa703a193d0f9578ce4">reserved_3_63</a>                : 61;
<a name="l04141"></a>04141 <span class="preprocessor">#endif</span>
<a name="l04142"></a>04142 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__qos__vlanx.html#a0afc1c4e0d210e2416c49745fdfe728a">cn30xx</a>;
<a name="l04143"></a><a class="code" href="unioncvmx__pip__qos__vlanx.html#a997966ad495576cf6a4ad7e511c3dd4b">04143</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__vlanx_1_1cvmx__pip__qos__vlanx__cn30xx.html">cvmx_pip_qos_vlanx_cn30xx</a>      <a class="code" href="unioncvmx__pip__qos__vlanx.html#a997966ad495576cf6a4ad7e511c3dd4b">cn31xx</a>;
<a name="l04144"></a><a class="code" href="unioncvmx__pip__qos__vlanx.html#a8c7b58492de28e8788367fcc95b4f48a">04144</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__vlanx_1_1cvmx__pip__qos__vlanx__cn30xx.html">cvmx_pip_qos_vlanx_cn30xx</a>      <a class="code" href="unioncvmx__pip__qos__vlanx.html#a8c7b58492de28e8788367fcc95b4f48a">cn38xx</a>;
<a name="l04145"></a><a class="code" href="unioncvmx__pip__qos__vlanx.html#aac7b9c27f570b4d3de2b759931c398f9">04145</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__vlanx_1_1cvmx__pip__qos__vlanx__cn30xx.html">cvmx_pip_qos_vlanx_cn30xx</a>      <a class="code" href="unioncvmx__pip__qos__vlanx.html#aac7b9c27f570b4d3de2b759931c398f9">cn38xxp2</a>;
<a name="l04146"></a><a class="code" href="unioncvmx__pip__qos__vlanx.html#a7f64e6b140939e6846562ee228b9b422">04146</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__vlanx_1_1cvmx__pip__qos__vlanx__cn30xx.html">cvmx_pip_qos_vlanx_cn30xx</a>      <a class="code" href="unioncvmx__pip__qos__vlanx.html#a7f64e6b140939e6846562ee228b9b422">cn50xx</a>;
<a name="l04147"></a><a class="code" href="unioncvmx__pip__qos__vlanx.html#a655a2015eead9424945aa13d147e1268">04147</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__vlanx_1_1cvmx__pip__qos__vlanx__s.html">cvmx_pip_qos_vlanx_s</a>           <a class="code" href="unioncvmx__pip__qos__vlanx.html#a655a2015eead9424945aa13d147e1268">cn52xx</a>;
<a name="l04148"></a><a class="code" href="unioncvmx__pip__qos__vlanx.html#a0561c83a5d1ba52004634857ce6779d7">04148</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__vlanx_1_1cvmx__pip__qos__vlanx__s.html">cvmx_pip_qos_vlanx_s</a>           <a class="code" href="unioncvmx__pip__qos__vlanx.html#a0561c83a5d1ba52004634857ce6779d7">cn52xxp1</a>;
<a name="l04149"></a><a class="code" href="unioncvmx__pip__qos__vlanx.html#a08dd41199fce36beffd3cc4e99bb8e94">04149</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__vlanx_1_1cvmx__pip__qos__vlanx__s.html">cvmx_pip_qos_vlanx_s</a>           <a class="code" href="unioncvmx__pip__qos__vlanx.html#a08dd41199fce36beffd3cc4e99bb8e94">cn56xx</a>;
<a name="l04150"></a><a class="code" href="unioncvmx__pip__qos__vlanx.html#a1975cfc6b6abdbd3a60f9e9e208f2cee">04150</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__vlanx_1_1cvmx__pip__qos__vlanx__cn30xx.html">cvmx_pip_qos_vlanx_cn30xx</a>      <a class="code" href="unioncvmx__pip__qos__vlanx.html#a1975cfc6b6abdbd3a60f9e9e208f2cee">cn56xxp1</a>;
<a name="l04151"></a><a class="code" href="unioncvmx__pip__qos__vlanx.html#a80ffcabdae14c14e903eee1885371518">04151</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__vlanx_1_1cvmx__pip__qos__vlanx__cn30xx.html">cvmx_pip_qos_vlanx_cn30xx</a>      <a class="code" href="unioncvmx__pip__qos__vlanx.html#a80ffcabdae14c14e903eee1885371518">cn58xx</a>;
<a name="l04152"></a><a class="code" href="unioncvmx__pip__qos__vlanx.html#a13d9a593a2f4a0319367bed193a04561">04152</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__vlanx_1_1cvmx__pip__qos__vlanx__cn30xx.html">cvmx_pip_qos_vlanx_cn30xx</a>      <a class="code" href="unioncvmx__pip__qos__vlanx.html#a13d9a593a2f4a0319367bed193a04561">cn58xxp1</a>;
<a name="l04153"></a><a class="code" href="unioncvmx__pip__qos__vlanx.html#ae1155c5cccc31b44138dc3ca5c3771c0">04153</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__vlanx_1_1cvmx__pip__qos__vlanx__s.html">cvmx_pip_qos_vlanx_s</a>           <a class="code" href="unioncvmx__pip__qos__vlanx.html#ae1155c5cccc31b44138dc3ca5c3771c0">cn61xx</a>;
<a name="l04154"></a><a class="code" href="unioncvmx__pip__qos__vlanx.html#a68443b8a3e03f10df84a3e4d51b61ece">04154</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__vlanx_1_1cvmx__pip__qos__vlanx__s.html">cvmx_pip_qos_vlanx_s</a>           <a class="code" href="unioncvmx__pip__qos__vlanx.html#a68443b8a3e03f10df84a3e4d51b61ece">cn63xx</a>;
<a name="l04155"></a><a class="code" href="unioncvmx__pip__qos__vlanx.html#af917c5cb98c0c18c7c0b8c89b4109a9a">04155</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__vlanx_1_1cvmx__pip__qos__vlanx__s.html">cvmx_pip_qos_vlanx_s</a>           <a class="code" href="unioncvmx__pip__qos__vlanx.html#af917c5cb98c0c18c7c0b8c89b4109a9a">cn63xxp1</a>;
<a name="l04156"></a><a class="code" href="unioncvmx__pip__qos__vlanx.html#a2fed43d717bfe9762820a1454545e572">04156</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__vlanx_1_1cvmx__pip__qos__vlanx__s.html">cvmx_pip_qos_vlanx_s</a>           <a class="code" href="unioncvmx__pip__qos__vlanx.html#a2fed43d717bfe9762820a1454545e572">cn66xx</a>;
<a name="l04157"></a><a class="code" href="unioncvmx__pip__qos__vlanx.html#a3f4d7557781488623f8429c48ea28012">04157</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__vlanx_1_1cvmx__pip__qos__vlanx__s.html">cvmx_pip_qos_vlanx_s</a>           <a class="code" href="unioncvmx__pip__qos__vlanx.html#a3f4d7557781488623f8429c48ea28012">cn70xx</a>;
<a name="l04158"></a><a class="code" href="unioncvmx__pip__qos__vlanx.html#a31f60b74522550bd5620373fdf4013e1">04158</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__vlanx_1_1cvmx__pip__qos__vlanx__s.html">cvmx_pip_qos_vlanx_s</a>           <a class="code" href="unioncvmx__pip__qos__vlanx.html#a31f60b74522550bd5620373fdf4013e1">cn70xxp1</a>;
<a name="l04159"></a><a class="code" href="unioncvmx__pip__qos__vlanx.html#a0720fd93dad117304ec2d5c786607ce7">04159</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__vlanx_1_1cvmx__pip__qos__vlanx__s.html">cvmx_pip_qos_vlanx_s</a>           <a class="code" href="unioncvmx__pip__qos__vlanx.html#a0720fd93dad117304ec2d5c786607ce7">cnf71xx</a>;
<a name="l04160"></a>04160 };
<a name="l04161"></a><a class="code" href="cvmx-pip-defs_8h.html#a73e5691f4a235af4968e6d09eab19784">04161</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__qos__vlanx.html" title="cvmx_pip_qos_vlan#">cvmx_pip_qos_vlanx</a> <a class="code" href="unioncvmx__pip__qos__vlanx.html" title="cvmx_pip_qos_vlan#">cvmx_pip_qos_vlanx_t</a>;
<a name="l04162"></a>04162 <span class="comment"></span>
<a name="l04163"></a>04163 <span class="comment">/**</span>
<a name="l04164"></a>04164 <span class="comment"> * cvmx_pip_qos_watch#</span>
<a name="l04165"></a>04165 <span class="comment"> *</span>
<a name="l04166"></a>04166 <span class="comment"> * Sets up the Configuration CSRs for the four QOS Watchers.</span>
<a name="l04167"></a>04167 <span class="comment"> * Each Watcher can be set to look for a specific protocol,</span>
<a name="l04168"></a>04168 <span class="comment"> * TCP/UDP destination port, or Ethertype to override the</span>
<a name="l04169"></a>04169 <span class="comment"> * default QOS value.</span>
<a name="l04170"></a>04170 <span class="comment"> */</span>
<a name="l04171"></a><a class="code" href="unioncvmx__pip__qos__watchx.html">04171</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__qos__watchx.html" title="cvmx_pip_qos_watch#">cvmx_pip_qos_watchx</a> {
<a name="l04172"></a><a class="code" href="unioncvmx__pip__qos__watchx.html#a99d3ed1d57e29cfad8d32f0b50d8e348">04172</a>     uint64_t <a class="code" href="unioncvmx__pip__qos__watchx.html#a99d3ed1d57e29cfad8d32f0b50d8e348">u64</a>;
<a name="l04173"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__s.html">04173</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__s.html">cvmx_pip_qos_watchx_s</a> {
<a name="l04174"></a>04174 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04175"></a>04175 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__s.html#a14303bd3eac1177ccb07518927c5580e">reserved_48_63</a>               : 16;
<a name="l04176"></a>04176     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__s.html#a86b0777a969e5d916a7274f7d1c1cc69">mask</a>                         : 16; <span class="comment">/**&lt; Mask off a range of values */</span>
<a name="l04177"></a>04177     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__s.html#aa665591d3bc543384e8af90be25b4bf2">reserved_30_31</a>               : 2;
<a name="l04178"></a>04178     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__s.html#aa6ce3d366bed355f4934440fbeafb837">grp</a>                          : 6;  <span class="comment">/**&lt; The GRP number of the watcher */</span>
<a name="l04179"></a>04179     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__s.html#a7175164a29072c8e63cacc33522da79e">reserved_23_23</a>               : 1;
<a name="l04180"></a>04180     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__s.html#aa5618679654b75fe6b906ad60054e9d1">qos</a>                          : 3;  <span class="comment">/**&lt; The QOS level of the watcher */</span>
<a name="l04181"></a>04181     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__s.html#a120c5c28ee7e7e1483de18189edfdcd0">reserved_16_19</a>               : 4;
<a name="l04182"></a>04182     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__s.html#a9111984d06f3c96baf0a15d24c523f94">match_value</a>                  : 16; <span class="comment">/**&lt; The value to watch for */</span>
<a name="l04183"></a>04183 <span class="preprocessor">#else</span>
<a name="l04184"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__s.html#a9111984d06f3c96baf0a15d24c523f94">04184</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__s.html#a9111984d06f3c96baf0a15d24c523f94">match_value</a>                  : 16;
<a name="l04185"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__s.html#a120c5c28ee7e7e1483de18189edfdcd0">04185</a>     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__s.html#a120c5c28ee7e7e1483de18189edfdcd0">reserved_16_19</a>               : 4;
<a name="l04186"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__s.html#aa5618679654b75fe6b906ad60054e9d1">04186</a>     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__s.html#aa5618679654b75fe6b906ad60054e9d1">qos</a>                          : 3;
<a name="l04187"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__s.html#a7175164a29072c8e63cacc33522da79e">04187</a>     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__s.html#a7175164a29072c8e63cacc33522da79e">reserved_23_23</a>               : 1;
<a name="l04188"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__s.html#aa6ce3d366bed355f4934440fbeafb837">04188</a>     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__s.html#aa6ce3d366bed355f4934440fbeafb837">grp</a>                          : 6;
<a name="l04189"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__s.html#aa665591d3bc543384e8af90be25b4bf2">04189</a>     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__s.html#aa665591d3bc543384e8af90be25b4bf2">reserved_30_31</a>               : 2;
<a name="l04190"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__s.html#a86b0777a969e5d916a7274f7d1c1cc69">04190</a>     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__s.html#a86b0777a969e5d916a7274f7d1c1cc69">mask</a>                         : 16;
<a name="l04191"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__s.html#a14303bd3eac1177ccb07518927c5580e">04191</a>     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__s.html#a14303bd3eac1177ccb07518927c5580e">reserved_48_63</a>               : 16;
<a name="l04192"></a>04192 <span class="preprocessor">#endif</span>
<a name="l04193"></a>04193 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__qos__watchx.html#a872cb7e59e6ff25f0069c6d773246972">s</a>;
<a name="l04194"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn30xx.html">04194</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn30xx.html">cvmx_pip_qos_watchx_cn30xx</a> {
<a name="l04195"></a>04195 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04196"></a>04196 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn30xx.html#aad9ec77ef2bbad62b9a67a2d8381b7d7">reserved_48_63</a>               : 16;
<a name="l04197"></a>04197     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn30xx.html#a64f9879c7f24ac236db8d859e80e425d">mask</a>                         : 16; <span class="comment">/**&lt; Mask off a range of values */</span>
<a name="l04198"></a>04198     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn30xx.html#acbf8ce06d8627a1a9948659d22426f78">reserved_28_31</a>               : 4;
<a name="l04199"></a>04199     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn30xx.html#a46d5d8129f3332e0dd0ec318bc3c9f6c">grp</a>                          : 4;  <span class="comment">/**&lt; The GRP number of the watcher */</span>
<a name="l04200"></a>04200     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn30xx.html#a3f60672a3a89121ec70b689e30b3e542">reserved_23_23</a>               : 1;
<a name="l04201"></a>04201     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn30xx.html#a445d5d1e252846217c832dfbaaa0227b">qos</a>                          : 3;  <span class="comment">/**&lt; The QOS level of the watcher */</span>
<a name="l04202"></a>04202     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn30xx.html#a84a283077242f3f7d46b438d2211f0ae">reserved_18_19</a>               : 2;
<a name="l04203"></a>04203     <a class="code" href="cvmx-csr-enums_8h.html#a2a9c2a5991016c36a287b6062ae361ea" title="This enumeration controls how a QoS watcher matches a packet.">cvmx_pip_qos_watch_types</a> <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn30xx.html#a68265deb6d6c6e1e9ad972feaac88b3f">match_type</a>   : 2;  <span class="comment">/**&lt; The field for the watcher match against</span>
<a name="l04204"></a>04204 <span class="comment">                                                         0 = disable across all ports</span>
<a name="l04205"></a>04205 <span class="comment">                                                         1 = protocol (ipv4)</span>
<a name="l04206"></a>04206 <span class="comment">                                                           = next_header (ipv6)</span>
<a name="l04207"></a>04207 <span class="comment">                                                         2 = TCP destination port</span>
<a name="l04208"></a>04208 <span class="comment">                                                         3 = UDP destination port */</span>
<a name="l04209"></a>04209     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn30xx.html#ae9896d58a4f7f0883c92fe3251c3cfdb">match_value</a>                  : 16; <span class="comment">/**&lt; The value to watch for */</span>
<a name="l04210"></a>04210 <span class="preprocessor">#else</span>
<a name="l04211"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn30xx.html#ae9896d58a4f7f0883c92fe3251c3cfdb">04211</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn30xx.html#ae9896d58a4f7f0883c92fe3251c3cfdb">match_value</a>                  : 16;
<a name="l04212"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn30xx.html#a68265deb6d6c6e1e9ad972feaac88b3f">04212</a>     <a class="code" href="cvmx-csr-enums_8h.html#a2a9c2a5991016c36a287b6062ae361ea" title="This enumeration controls how a QoS watcher matches a packet.">cvmx_pip_qos_watch_types</a> <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn30xx.html#a68265deb6d6c6e1e9ad972feaac88b3f">match_type</a>   : 2;
<a name="l04213"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn30xx.html#a84a283077242f3f7d46b438d2211f0ae">04213</a>     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn30xx.html#a84a283077242f3f7d46b438d2211f0ae">reserved_18_19</a>               : 2;
<a name="l04214"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn30xx.html#a445d5d1e252846217c832dfbaaa0227b">04214</a>     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn30xx.html#a445d5d1e252846217c832dfbaaa0227b">qos</a>                          : 3;
<a name="l04215"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn30xx.html#a3f60672a3a89121ec70b689e30b3e542">04215</a>     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn30xx.html#a3f60672a3a89121ec70b689e30b3e542">reserved_23_23</a>               : 1;
<a name="l04216"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn30xx.html#a46d5d8129f3332e0dd0ec318bc3c9f6c">04216</a>     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn30xx.html#a46d5d8129f3332e0dd0ec318bc3c9f6c">grp</a>                          : 4;
<a name="l04217"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn30xx.html#acbf8ce06d8627a1a9948659d22426f78">04217</a>     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn30xx.html#acbf8ce06d8627a1a9948659d22426f78">reserved_28_31</a>               : 4;
<a name="l04218"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn30xx.html#a64f9879c7f24ac236db8d859e80e425d">04218</a>     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn30xx.html#a64f9879c7f24ac236db8d859e80e425d">mask</a>                         : 16;
<a name="l04219"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn30xx.html#aad9ec77ef2bbad62b9a67a2d8381b7d7">04219</a>     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn30xx.html#aad9ec77ef2bbad62b9a67a2d8381b7d7">reserved_48_63</a>               : 16;
<a name="l04220"></a>04220 <span class="preprocessor">#endif</span>
<a name="l04221"></a>04221 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__qos__watchx.html#a1f2779fb5cc9ba7ab8704e49e6d47bd0">cn30xx</a>;
<a name="l04222"></a><a class="code" href="unioncvmx__pip__qos__watchx.html#ae477562f7d28cc366473b09719ac49aa">04222</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn30xx.html">cvmx_pip_qos_watchx_cn30xx</a>     <a class="code" href="unioncvmx__pip__qos__watchx.html#ae477562f7d28cc366473b09719ac49aa">cn31xx</a>;
<a name="l04223"></a><a class="code" href="unioncvmx__pip__qos__watchx.html#a25491c8e95deef501f2f923981e74e78">04223</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn30xx.html">cvmx_pip_qos_watchx_cn30xx</a>     <a class="code" href="unioncvmx__pip__qos__watchx.html#a25491c8e95deef501f2f923981e74e78">cn38xx</a>;
<a name="l04224"></a><a class="code" href="unioncvmx__pip__qos__watchx.html#a59d31c1ce0f231dbd54aeeb93a7f6ca9">04224</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn30xx.html">cvmx_pip_qos_watchx_cn30xx</a>     <a class="code" href="unioncvmx__pip__qos__watchx.html#a59d31c1ce0f231dbd54aeeb93a7f6ca9">cn38xxp2</a>;
<a name="l04225"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn50xx.html">04225</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn50xx.html">cvmx_pip_qos_watchx_cn50xx</a> {
<a name="l04226"></a>04226 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04227"></a>04227 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn50xx.html#a8cd1ab45d86156f7873094b28d34acb5">reserved_48_63</a>               : 16;
<a name="l04228"></a>04228     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn50xx.html#a420948f8e16016d1eed5edfe3daf037d">mask</a>                         : 16; <span class="comment">/**&lt; Mask off a range of values */</span>
<a name="l04229"></a>04229     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn50xx.html#ab9ccfa1c963756d9a2c86ee0d2a8b686">reserved_28_31</a>               : 4;
<a name="l04230"></a>04230     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn50xx.html#aef3b3ff85f29f8a6809bc23ce1ef36b0">grp</a>                          : 4;  <span class="comment">/**&lt; The GRP number of the watcher */</span>
<a name="l04231"></a>04231     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn50xx.html#ae120eeeb14875edc13efd9ea636a15a4">reserved_23_23</a>               : 1;
<a name="l04232"></a>04232     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn50xx.html#ac88c0179de1287e9f8c8eb872e4abca5">qos</a>                          : 3;  <span class="comment">/**&lt; The QOS level of the watcher */</span>
<a name="l04233"></a>04233     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn50xx.html#a36af4735f916d90225fe3f4663a37c26">reserved_19_19</a>               : 1;
<a name="l04234"></a>04234     <a class="code" href="cvmx-csr-enums_8h.html#a2a9c2a5991016c36a287b6062ae361ea" title="This enumeration controls how a QoS watcher matches a packet.">cvmx_pip_qos_watch_types</a> <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn50xx.html#ae4e552aded27b087ac09b5ba15d87717">match_type</a>   : 3;  <span class="comment">/**&lt; The field for the watcher match against</span>
<a name="l04235"></a>04235 <span class="comment">                                                         0   = disable across all ports</span>
<a name="l04236"></a>04236 <span class="comment">                                                         1   = protocol (ipv4)</span>
<a name="l04237"></a>04237 <span class="comment">                                                             = next_header (ipv6)</span>
<a name="l04238"></a>04238 <span class="comment">                                                         2   = TCP destination port</span>
<a name="l04239"></a>04239 <span class="comment">                                                         3   = UDP destination port</span>
<a name="l04240"></a>04240 <span class="comment">                                                         4   = Ether type</span>
<a name="l04241"></a>04241 <span class="comment">                                                         5-7 = Reserved */</span>
<a name="l04242"></a>04242     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn50xx.html#ac18c8de09d91c29b668c99ec61ab5b11">match_value</a>                  : 16; <span class="comment">/**&lt; The value to watch for */</span>
<a name="l04243"></a>04243 <span class="preprocessor">#else</span>
<a name="l04244"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn50xx.html#ac18c8de09d91c29b668c99ec61ab5b11">04244</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn50xx.html#ac18c8de09d91c29b668c99ec61ab5b11">match_value</a>                  : 16;
<a name="l04245"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn50xx.html#ae4e552aded27b087ac09b5ba15d87717">04245</a>     <a class="code" href="cvmx-csr-enums_8h.html#a2a9c2a5991016c36a287b6062ae361ea" title="This enumeration controls how a QoS watcher matches a packet.">cvmx_pip_qos_watch_types</a> <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn50xx.html#ae4e552aded27b087ac09b5ba15d87717">match_type</a>   : 3;
<a name="l04246"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn50xx.html#a36af4735f916d90225fe3f4663a37c26">04246</a>     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn50xx.html#a36af4735f916d90225fe3f4663a37c26">reserved_19_19</a>               : 1;
<a name="l04247"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn50xx.html#ac88c0179de1287e9f8c8eb872e4abca5">04247</a>     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn50xx.html#ac88c0179de1287e9f8c8eb872e4abca5">qos</a>                          : 3;
<a name="l04248"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn50xx.html#ae120eeeb14875edc13efd9ea636a15a4">04248</a>     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn50xx.html#ae120eeeb14875edc13efd9ea636a15a4">reserved_23_23</a>               : 1;
<a name="l04249"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn50xx.html#aef3b3ff85f29f8a6809bc23ce1ef36b0">04249</a>     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn50xx.html#aef3b3ff85f29f8a6809bc23ce1ef36b0">grp</a>                          : 4;
<a name="l04250"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn50xx.html#ab9ccfa1c963756d9a2c86ee0d2a8b686">04250</a>     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn50xx.html#ab9ccfa1c963756d9a2c86ee0d2a8b686">reserved_28_31</a>               : 4;
<a name="l04251"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn50xx.html#a420948f8e16016d1eed5edfe3daf037d">04251</a>     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn50xx.html#a420948f8e16016d1eed5edfe3daf037d">mask</a>                         : 16;
<a name="l04252"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn50xx.html#a8cd1ab45d86156f7873094b28d34acb5">04252</a>     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn50xx.html#a8cd1ab45d86156f7873094b28d34acb5">reserved_48_63</a>               : 16;
<a name="l04253"></a>04253 <span class="preprocessor">#endif</span>
<a name="l04254"></a>04254 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__qos__watchx.html#ad59384316cc1b635f6639ae2175eeafa">cn50xx</a>;
<a name="l04255"></a><a class="code" href="unioncvmx__pip__qos__watchx.html#a09cb84268a5f1d6d965503d87d697cc4">04255</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn50xx.html">cvmx_pip_qos_watchx_cn50xx</a>     <a class="code" href="unioncvmx__pip__qos__watchx.html#a09cb84268a5f1d6d965503d87d697cc4">cn52xx</a>;
<a name="l04256"></a><a class="code" href="unioncvmx__pip__qos__watchx.html#a647c153bb372e64077b0105416a452e8">04256</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn50xx.html">cvmx_pip_qos_watchx_cn50xx</a>     <a class="code" href="unioncvmx__pip__qos__watchx.html#a647c153bb372e64077b0105416a452e8">cn52xxp1</a>;
<a name="l04257"></a><a class="code" href="unioncvmx__pip__qos__watchx.html#a86a58e1f04003fd39af0e08e3896d0b5">04257</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn50xx.html">cvmx_pip_qos_watchx_cn50xx</a>     <a class="code" href="unioncvmx__pip__qos__watchx.html#a86a58e1f04003fd39af0e08e3896d0b5">cn56xx</a>;
<a name="l04258"></a><a class="code" href="unioncvmx__pip__qos__watchx.html#a29739b2f91e339ff13de510cd33d32a0">04258</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn50xx.html">cvmx_pip_qos_watchx_cn50xx</a>     <a class="code" href="unioncvmx__pip__qos__watchx.html#a29739b2f91e339ff13de510cd33d32a0">cn56xxp1</a>;
<a name="l04259"></a><a class="code" href="unioncvmx__pip__qos__watchx.html#a4cde22d8b75f9eec905581a2c242d611">04259</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn30xx.html">cvmx_pip_qos_watchx_cn30xx</a>     <a class="code" href="unioncvmx__pip__qos__watchx.html#a4cde22d8b75f9eec905581a2c242d611">cn58xx</a>;
<a name="l04260"></a><a class="code" href="unioncvmx__pip__qos__watchx.html#a02ccc76de0fa85b4d6a746e87c3c696b">04260</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn30xx.html">cvmx_pip_qos_watchx_cn30xx</a>     <a class="code" href="unioncvmx__pip__qos__watchx.html#a02ccc76de0fa85b4d6a746e87c3c696b">cn58xxp1</a>;
<a name="l04261"></a><a class="code" href="unioncvmx__pip__qos__watchx.html#ad6ca36b21253f3b252e244f19e87126e">04261</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn50xx.html">cvmx_pip_qos_watchx_cn50xx</a>     <a class="code" href="unioncvmx__pip__qos__watchx.html#ad6ca36b21253f3b252e244f19e87126e">cn61xx</a>;
<a name="l04262"></a><a class="code" href="unioncvmx__pip__qos__watchx.html#a931aacbfa12a28fa4281833bbab1f3d7">04262</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn50xx.html">cvmx_pip_qos_watchx_cn50xx</a>     <a class="code" href="unioncvmx__pip__qos__watchx.html#a931aacbfa12a28fa4281833bbab1f3d7">cn63xx</a>;
<a name="l04263"></a><a class="code" href="unioncvmx__pip__qos__watchx.html#a231be62d7c7b63f4c0fea59442e4da4d">04263</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn50xx.html">cvmx_pip_qos_watchx_cn50xx</a>     <a class="code" href="unioncvmx__pip__qos__watchx.html#a231be62d7c7b63f4c0fea59442e4da4d">cn63xxp1</a>;
<a name="l04264"></a><a class="code" href="unioncvmx__pip__qos__watchx.html#a357300fe21454add18bb850a8d3c5e2a">04264</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn50xx.html">cvmx_pip_qos_watchx_cn50xx</a>     <a class="code" href="unioncvmx__pip__qos__watchx.html#a357300fe21454add18bb850a8d3c5e2a">cn66xx</a>;
<a name="l04265"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn68xx.html">04265</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn68xx.html">cvmx_pip_qos_watchx_cn68xx</a> {
<a name="l04266"></a>04266 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04267"></a>04267 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn68xx.html#a1636947cda9ad5da02f1c701e717b331">reserved_48_63</a>               : 16;
<a name="l04268"></a>04268     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn68xx.html#a6d6bb7d49986be0e055f4f09ea131445">mask</a>                         : 16; <span class="comment">/**&lt; Mask off a range of values */</span>
<a name="l04269"></a>04269     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn68xx.html#a7b31aa114cf37f57b8d215e01a87042e">reserved_30_31</a>               : 2;
<a name="l04270"></a>04270     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn68xx.html#a9c50e934914a6556a138a72c8c027506">grp</a>                          : 6;  <span class="comment">/**&lt; The GRP number of the watcher */</span>
<a name="l04271"></a>04271     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn68xx.html#ae2ea0971f9626e45d6ae82b61b066265">reserved_23_23</a>               : 1;
<a name="l04272"></a>04272     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn68xx.html#affa020fe5969fe3fb6bc291ed74102c9">qos</a>                          : 3;  <span class="comment">/**&lt; The QOS level of the watcher */</span>
<a name="l04273"></a>04273     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn68xx.html#ad4d99fcbefef1e0e8df9d05d13da9825">reserved_19_19</a>               : 1;
<a name="l04274"></a>04274     <a class="code" href="cvmx-csr-enums_8h.html#a2a9c2a5991016c36a287b6062ae361ea" title="This enumeration controls how a QoS watcher matches a packet.">cvmx_pip_qos_watch_types</a> <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn68xx.html#a5ecef715f3d41bbb83dabf9f4524c9da">match_type</a>   : 3;  <span class="comment">/**&lt; The field for the watcher match against</span>
<a name="l04275"></a>04275 <span class="comment">                                                         0   = disable across all ports</span>
<a name="l04276"></a>04276 <span class="comment">                                                         1   = protocol (ipv4)</span>
<a name="l04277"></a>04277 <span class="comment">                                                             = next_header (ipv6)</span>
<a name="l04278"></a>04278 <span class="comment">                                                         2   = TCP destination port</span>
<a name="l04279"></a>04279 <span class="comment">                                                         3   = UDP destination port</span>
<a name="l04280"></a>04280 <span class="comment">                                                         4   = Ether type</span>
<a name="l04281"></a>04281 <span class="comment">                                                         5-7 = Reserved */</span>
<a name="l04282"></a>04282     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn68xx.html#a52eaff391ad3e91b3b29524611b1eb3b">match_value</a>                  : 16; <span class="comment">/**&lt; The value to watch for */</span>
<a name="l04283"></a>04283 <span class="preprocessor">#else</span>
<a name="l04284"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn68xx.html#a52eaff391ad3e91b3b29524611b1eb3b">04284</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn68xx.html#a52eaff391ad3e91b3b29524611b1eb3b">match_value</a>                  : 16;
<a name="l04285"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn68xx.html#a5ecef715f3d41bbb83dabf9f4524c9da">04285</a>     <a class="code" href="cvmx-csr-enums_8h.html#a2a9c2a5991016c36a287b6062ae361ea" title="This enumeration controls how a QoS watcher matches a packet.">cvmx_pip_qos_watch_types</a> <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn68xx.html#a5ecef715f3d41bbb83dabf9f4524c9da">match_type</a>   : 3;
<a name="l04286"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn68xx.html#ad4d99fcbefef1e0e8df9d05d13da9825">04286</a>     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn68xx.html#ad4d99fcbefef1e0e8df9d05d13da9825">reserved_19_19</a>               : 1;
<a name="l04287"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn68xx.html#affa020fe5969fe3fb6bc291ed74102c9">04287</a>     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn68xx.html#affa020fe5969fe3fb6bc291ed74102c9">qos</a>                          : 3;
<a name="l04288"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn68xx.html#ae2ea0971f9626e45d6ae82b61b066265">04288</a>     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn68xx.html#ae2ea0971f9626e45d6ae82b61b066265">reserved_23_23</a>               : 1;
<a name="l04289"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn68xx.html#a9c50e934914a6556a138a72c8c027506">04289</a>     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn68xx.html#a9c50e934914a6556a138a72c8c027506">grp</a>                          : 6;
<a name="l04290"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn68xx.html#a7b31aa114cf37f57b8d215e01a87042e">04290</a>     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn68xx.html#a7b31aa114cf37f57b8d215e01a87042e">reserved_30_31</a>               : 2;
<a name="l04291"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn68xx.html#a6d6bb7d49986be0e055f4f09ea131445">04291</a>     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn68xx.html#a6d6bb7d49986be0e055f4f09ea131445">mask</a>                         : 16;
<a name="l04292"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn68xx.html#a1636947cda9ad5da02f1c701e717b331">04292</a>     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn68xx.html#a1636947cda9ad5da02f1c701e717b331">reserved_48_63</a>               : 16;
<a name="l04293"></a>04293 <span class="preprocessor">#endif</span>
<a name="l04294"></a>04294 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__qos__watchx.html#a68957ea8bbeb9cf8aa361d7e3a1d5af0">cn68xx</a>;
<a name="l04295"></a><a class="code" href="unioncvmx__pip__qos__watchx.html#a960cc3f770cd6273849e64359bf446d9">04295</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn68xx.html">cvmx_pip_qos_watchx_cn68xx</a>     <a class="code" href="unioncvmx__pip__qos__watchx.html#a960cc3f770cd6273849e64359bf446d9">cn68xxp1</a>;
<a name="l04296"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn70xx.html">04296</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn70xx.html">cvmx_pip_qos_watchx_cn70xx</a> {
<a name="l04297"></a>04297 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04298"></a>04298 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn70xx.html#ab04a21f8b931aded032746bda7a812e3">reserved_48_63</a>               : 16;
<a name="l04299"></a>04299     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn70xx.html#a642de34b358185b98bcd3638fd8b7b29">mask</a>                         : 16; <span class="comment">/**&lt; Mask off a range of values */</span>
<a name="l04300"></a>04300     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn70xx.html#abd5fa3911990b881e059bb00616be6bf">reserved_28_31</a>               : 4;
<a name="l04301"></a>04301     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn70xx.html#a93137f574c91ec94ff3f6ffea02c2f00">grp</a>                          : 4;  <span class="comment">/**&lt; The GRP number of the watcher */</span>
<a name="l04302"></a>04302     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn70xx.html#a5e843cdaf472a9e2bc3679eef3691e10">reserved_23_23</a>               : 1;
<a name="l04303"></a>04303     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn70xx.html#af17009bfba706f4e974ae5d714cc4a9a">qos</a>                          : 3;  <span class="comment">/**&lt; The QOS level of the watcher */</span>
<a name="l04304"></a>04304     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn70xx.html#a1d610d1c462540c47ce33b471e9cd832">reserved_19_19</a>               : 1;
<a name="l04305"></a>04305     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn70xx.html#a096f4797d7918bdc24f7fca2c793d467">typ</a>                          : 3;  <span class="comment">/**&lt; The field for the watcher match against</span>
<a name="l04306"></a>04306 <span class="comment">                                                         0   = disable across all ports</span>
<a name="l04307"></a>04307 <span class="comment">                                                         1   = protocol (ipv4)</span>
<a name="l04308"></a>04308 <span class="comment">                                                         = next_header (ipv6)</span>
<a name="l04309"></a>04309 <span class="comment">                                                         2   = TCP destination port</span>
<a name="l04310"></a>04310 <span class="comment">                                                         3   = UDP destination port</span>
<a name="l04311"></a>04311 <span class="comment">                                                         4   = Ether type</span>
<a name="l04312"></a>04312 <span class="comment">                                                         5-7 = Reserved */</span>
<a name="l04313"></a>04313     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn70xx.html#a69295e5ba593e80237f73638e6dcb662">match_value</a>                  : 16; <span class="comment">/**&lt; The value to watch for */</span>
<a name="l04314"></a>04314 <span class="preprocessor">#else</span>
<a name="l04315"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn70xx.html#a69295e5ba593e80237f73638e6dcb662">04315</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn70xx.html#a69295e5ba593e80237f73638e6dcb662">match_value</a>                  : 16;
<a name="l04316"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn70xx.html#a096f4797d7918bdc24f7fca2c793d467">04316</a>     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn70xx.html#a096f4797d7918bdc24f7fca2c793d467">typ</a>                          : 3;
<a name="l04317"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn70xx.html#a1d610d1c462540c47ce33b471e9cd832">04317</a>     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn70xx.html#a1d610d1c462540c47ce33b471e9cd832">reserved_19_19</a>               : 1;
<a name="l04318"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn70xx.html#af17009bfba706f4e974ae5d714cc4a9a">04318</a>     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn70xx.html#af17009bfba706f4e974ae5d714cc4a9a">qos</a>                          : 3;
<a name="l04319"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn70xx.html#a5e843cdaf472a9e2bc3679eef3691e10">04319</a>     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn70xx.html#a5e843cdaf472a9e2bc3679eef3691e10">reserved_23_23</a>               : 1;
<a name="l04320"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn70xx.html#a93137f574c91ec94ff3f6ffea02c2f00">04320</a>     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn70xx.html#a93137f574c91ec94ff3f6ffea02c2f00">grp</a>                          : 4;
<a name="l04321"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn70xx.html#abd5fa3911990b881e059bb00616be6bf">04321</a>     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn70xx.html#abd5fa3911990b881e059bb00616be6bf">reserved_28_31</a>               : 4;
<a name="l04322"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn70xx.html#a642de34b358185b98bcd3638fd8b7b29">04322</a>     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn70xx.html#a642de34b358185b98bcd3638fd8b7b29">mask</a>                         : 16;
<a name="l04323"></a><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn70xx.html#ab04a21f8b931aded032746bda7a812e3">04323</a>     uint64_t <a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn70xx.html#ab04a21f8b931aded032746bda7a812e3">reserved_48_63</a>               : 16;
<a name="l04324"></a>04324 <span class="preprocessor">#endif</span>
<a name="l04325"></a>04325 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__qos__watchx.html#a10e06e3bf0fa7cad5a52b94b91a2950d">cn70xx</a>;
<a name="l04326"></a><a class="code" href="unioncvmx__pip__qos__watchx.html#a6cb65e9cc8727785c3973f444ce6a7bc">04326</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn70xx.html">cvmx_pip_qos_watchx_cn70xx</a>     <a class="code" href="unioncvmx__pip__qos__watchx.html#a6cb65e9cc8727785c3973f444ce6a7bc">cn70xxp1</a>;
<a name="l04327"></a><a class="code" href="unioncvmx__pip__qos__watchx.html#aa7bb74efb3eaf8b3f57a185d60dcf0eb">04327</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__qos__watchx_1_1cvmx__pip__qos__watchx__cn50xx.html">cvmx_pip_qos_watchx_cn50xx</a>     <a class="code" href="unioncvmx__pip__qos__watchx.html#aa7bb74efb3eaf8b3f57a185d60dcf0eb">cnf71xx</a>;
<a name="l04328"></a>04328 };
<a name="l04329"></a><a class="code" href="cvmx-pip-defs_8h.html#ac6b889fbfae2ffe865b03a2255f0c369">04329</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__qos__watchx.html" title="cvmx_pip_qos_watch#">cvmx_pip_qos_watchx</a> <a class="code" href="unioncvmx__pip__qos__watchx.html" title="cvmx_pip_qos_watch#">cvmx_pip_qos_watchx_t</a>;
<a name="l04330"></a>04330 <span class="comment"></span>
<a name="l04331"></a>04331 <span class="comment">/**</span>
<a name="l04332"></a>04332 <span class="comment"> * cvmx_pip_raw_word</span>
<a name="l04333"></a>04333 <span class="comment"> *</span>
<a name="l04334"></a>04334 <span class="comment"> * The RAW Word2 to be inserted into the workQ entry of RAWFULL packets.</span>
<a name="l04335"></a>04335 <span class="comment"> *</span>
<a name="l04336"></a>04336 <span class="comment"> */</span>
<a name="l04337"></a><a class="code" href="unioncvmx__pip__raw__word.html">04337</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__raw__word.html" title="cvmx_pip_raw_word">cvmx_pip_raw_word</a> {
<a name="l04338"></a><a class="code" href="unioncvmx__pip__raw__word.html#a652b8cae0cb8b9e4f9775dbd680593d9">04338</a>     uint64_t <a class="code" href="unioncvmx__pip__raw__word.html#a652b8cae0cb8b9e4f9775dbd680593d9">u64</a>;
<a name="l04339"></a><a class="code" href="structcvmx__pip__raw__word_1_1cvmx__pip__raw__word__s.html">04339</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__raw__word_1_1cvmx__pip__raw__word__s.html">cvmx_pip_raw_word_s</a> {
<a name="l04340"></a>04340 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04341"></a>04341 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__raw__word_1_1cvmx__pip__raw__word__s.html#aa613aafec629070eb9c863bb915a799c">reserved_56_63</a>               : 8;
<a name="l04342"></a>04342     uint64_t <a class="code" href="structcvmx__pip__raw__word_1_1cvmx__pip__raw__word__s.html#a7e71b50277c61c34705ee8ce5faf5754">word</a>                         : 56; <span class="comment">/**&lt; Word2 of the workQ entry</span>
<a name="l04343"></a>04343 <span class="comment">                                                         The 8-bit bufs field is still set by HW (IPD) */</span>
<a name="l04344"></a>04344 <span class="preprocessor">#else</span>
<a name="l04345"></a><a class="code" href="structcvmx__pip__raw__word_1_1cvmx__pip__raw__word__s.html#a7e71b50277c61c34705ee8ce5faf5754">04345</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__raw__word_1_1cvmx__pip__raw__word__s.html#a7e71b50277c61c34705ee8ce5faf5754">word</a>                         : 56;
<a name="l04346"></a><a class="code" href="structcvmx__pip__raw__word_1_1cvmx__pip__raw__word__s.html#aa613aafec629070eb9c863bb915a799c">04346</a>     uint64_t <a class="code" href="structcvmx__pip__raw__word_1_1cvmx__pip__raw__word__s.html#aa613aafec629070eb9c863bb915a799c">reserved_56_63</a>               : 8;
<a name="l04347"></a>04347 <span class="preprocessor">#endif</span>
<a name="l04348"></a>04348 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__raw__word.html#a75a920ffc9bc49c30a8cb8a9a2207140">s</a>;
<a name="l04349"></a><a class="code" href="unioncvmx__pip__raw__word.html#ad63fa96a07eb520000fe6070eb0e4fe9">04349</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__raw__word_1_1cvmx__pip__raw__word__s.html">cvmx_pip_raw_word_s</a>            <a class="code" href="unioncvmx__pip__raw__word.html#ad63fa96a07eb520000fe6070eb0e4fe9">cn30xx</a>;
<a name="l04350"></a><a class="code" href="unioncvmx__pip__raw__word.html#ac52d6abd4779ad0c822f3e48a6330663">04350</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__raw__word_1_1cvmx__pip__raw__word__s.html">cvmx_pip_raw_word_s</a>            <a class="code" href="unioncvmx__pip__raw__word.html#ac52d6abd4779ad0c822f3e48a6330663">cn31xx</a>;
<a name="l04351"></a><a class="code" href="unioncvmx__pip__raw__word.html#af4292983256b6dd552f6e843b2acc40d">04351</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__raw__word_1_1cvmx__pip__raw__word__s.html">cvmx_pip_raw_word_s</a>            <a class="code" href="unioncvmx__pip__raw__word.html#af4292983256b6dd552f6e843b2acc40d">cn38xx</a>;
<a name="l04352"></a><a class="code" href="unioncvmx__pip__raw__word.html#acb36d14554f8f3a857a7248bfd1937c4">04352</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__raw__word_1_1cvmx__pip__raw__word__s.html">cvmx_pip_raw_word_s</a>            <a class="code" href="unioncvmx__pip__raw__word.html#acb36d14554f8f3a857a7248bfd1937c4">cn38xxp2</a>;
<a name="l04353"></a><a class="code" href="unioncvmx__pip__raw__word.html#a29b2a43426d56035c3ec8eb5615b617e">04353</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__raw__word_1_1cvmx__pip__raw__word__s.html">cvmx_pip_raw_word_s</a>            <a class="code" href="unioncvmx__pip__raw__word.html#a29b2a43426d56035c3ec8eb5615b617e">cn50xx</a>;
<a name="l04354"></a><a class="code" href="unioncvmx__pip__raw__word.html#aa35bc4b23c17fb1849322a9794a7cd5e">04354</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__raw__word_1_1cvmx__pip__raw__word__s.html">cvmx_pip_raw_word_s</a>            <a class="code" href="unioncvmx__pip__raw__word.html#aa35bc4b23c17fb1849322a9794a7cd5e">cn52xx</a>;
<a name="l04355"></a><a class="code" href="unioncvmx__pip__raw__word.html#a00df67147d672bca472447028f575fb7">04355</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__raw__word_1_1cvmx__pip__raw__word__s.html">cvmx_pip_raw_word_s</a>            <a class="code" href="unioncvmx__pip__raw__word.html#a00df67147d672bca472447028f575fb7">cn52xxp1</a>;
<a name="l04356"></a><a class="code" href="unioncvmx__pip__raw__word.html#aaca62c3ccf291a0103b9d91c3387d74f">04356</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__raw__word_1_1cvmx__pip__raw__word__s.html">cvmx_pip_raw_word_s</a>            <a class="code" href="unioncvmx__pip__raw__word.html#aaca62c3ccf291a0103b9d91c3387d74f">cn56xx</a>;
<a name="l04357"></a><a class="code" href="unioncvmx__pip__raw__word.html#ab279d1d8dc185b44dd3e0089d6ef542f">04357</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__raw__word_1_1cvmx__pip__raw__word__s.html">cvmx_pip_raw_word_s</a>            <a class="code" href="unioncvmx__pip__raw__word.html#ab279d1d8dc185b44dd3e0089d6ef542f">cn56xxp1</a>;
<a name="l04358"></a><a class="code" href="unioncvmx__pip__raw__word.html#a2498f46cb1b02d11729dfa34e4c20911">04358</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__raw__word_1_1cvmx__pip__raw__word__s.html">cvmx_pip_raw_word_s</a>            <a class="code" href="unioncvmx__pip__raw__word.html#a2498f46cb1b02d11729dfa34e4c20911">cn58xx</a>;
<a name="l04359"></a><a class="code" href="unioncvmx__pip__raw__word.html#ac6f5bde51d25b418f703b332aefd45b0">04359</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__raw__word_1_1cvmx__pip__raw__word__s.html">cvmx_pip_raw_word_s</a>            <a class="code" href="unioncvmx__pip__raw__word.html#ac6f5bde51d25b418f703b332aefd45b0">cn58xxp1</a>;
<a name="l04360"></a><a class="code" href="unioncvmx__pip__raw__word.html#a2522c918c575be1d941bd6a66165d0ac">04360</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__raw__word_1_1cvmx__pip__raw__word__s.html">cvmx_pip_raw_word_s</a>            <a class="code" href="unioncvmx__pip__raw__word.html#a2522c918c575be1d941bd6a66165d0ac">cn61xx</a>;
<a name="l04361"></a><a class="code" href="unioncvmx__pip__raw__word.html#a4449209c999c46c4a8378e0d854d2bed">04361</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__raw__word_1_1cvmx__pip__raw__word__s.html">cvmx_pip_raw_word_s</a>            <a class="code" href="unioncvmx__pip__raw__word.html#a4449209c999c46c4a8378e0d854d2bed">cn63xx</a>;
<a name="l04362"></a><a class="code" href="unioncvmx__pip__raw__word.html#a1f1867675f4d6497f723a3cb8dbf4442">04362</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__raw__word_1_1cvmx__pip__raw__word__s.html">cvmx_pip_raw_word_s</a>            <a class="code" href="unioncvmx__pip__raw__word.html#a1f1867675f4d6497f723a3cb8dbf4442">cn63xxp1</a>;
<a name="l04363"></a><a class="code" href="unioncvmx__pip__raw__word.html#a9c16bf357fb363a5acc528f989648366">04363</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__raw__word_1_1cvmx__pip__raw__word__s.html">cvmx_pip_raw_word_s</a>            <a class="code" href="unioncvmx__pip__raw__word.html#a9c16bf357fb363a5acc528f989648366">cn66xx</a>;
<a name="l04364"></a><a class="code" href="unioncvmx__pip__raw__word.html#a01c72fadc8d040662bcfea366dc6b2c2">04364</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__raw__word_1_1cvmx__pip__raw__word__s.html">cvmx_pip_raw_word_s</a>            <a class="code" href="unioncvmx__pip__raw__word.html#a01c72fadc8d040662bcfea366dc6b2c2">cn68xx</a>;
<a name="l04365"></a><a class="code" href="unioncvmx__pip__raw__word.html#a03219f3d36a02961e25b7716a6abd88b">04365</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__raw__word_1_1cvmx__pip__raw__word__s.html">cvmx_pip_raw_word_s</a>            <a class="code" href="unioncvmx__pip__raw__word.html#a03219f3d36a02961e25b7716a6abd88b">cn68xxp1</a>;
<a name="l04366"></a><a class="code" href="unioncvmx__pip__raw__word.html#a1837098d9ff6492605e9d4c7918cdc50">04366</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__raw__word_1_1cvmx__pip__raw__word__s.html">cvmx_pip_raw_word_s</a>            <a class="code" href="unioncvmx__pip__raw__word.html#a1837098d9ff6492605e9d4c7918cdc50">cn70xx</a>;
<a name="l04367"></a><a class="code" href="unioncvmx__pip__raw__word.html#a8fe261569eab2d951d0784d7b4dd4ef8">04367</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__raw__word_1_1cvmx__pip__raw__word__s.html">cvmx_pip_raw_word_s</a>            <a class="code" href="unioncvmx__pip__raw__word.html#a8fe261569eab2d951d0784d7b4dd4ef8">cn70xxp1</a>;
<a name="l04368"></a><a class="code" href="unioncvmx__pip__raw__word.html#a619db8b4593786d851e1d33c98f5ec27">04368</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__raw__word_1_1cvmx__pip__raw__word__s.html">cvmx_pip_raw_word_s</a>            <a class="code" href="unioncvmx__pip__raw__word.html#a619db8b4593786d851e1d33c98f5ec27">cnf71xx</a>;
<a name="l04369"></a>04369 };
<a name="l04370"></a><a class="code" href="cvmx-pip-defs_8h.html#a23ea34bda02960b4265c2581dc50e2b2">04370</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__raw__word.html" title="cvmx_pip_raw_word">cvmx_pip_raw_word</a> <a class="code" href="unioncvmx__pip__raw__word.html" title="cvmx_pip_raw_word">cvmx_pip_raw_word_t</a>;
<a name="l04371"></a>04371 <span class="comment"></span>
<a name="l04372"></a>04372 <span class="comment">/**</span>
<a name="l04373"></a>04373 <span class="comment"> * cvmx_pip_sft_rst</span>
<a name="l04374"></a>04374 <span class="comment"> *</span>
<a name="l04375"></a>04375 <span class="comment"> * When written to a &apos;1&apos;, resets the pip block</span>
<a name="l04376"></a>04376 <span class="comment"> *</span>
<a name="l04377"></a>04377 <span class="comment"> */</span>
<a name="l04378"></a><a class="code" href="unioncvmx__pip__sft__rst.html">04378</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__sft__rst.html" title="cvmx_pip_sft_rst">cvmx_pip_sft_rst</a> {
<a name="l04379"></a><a class="code" href="unioncvmx__pip__sft__rst.html#a6141d8624425f23f3c4a12ce7188c749">04379</a>     uint64_t <a class="code" href="unioncvmx__pip__sft__rst.html#a6141d8624425f23f3c4a12ce7188c749">u64</a>;
<a name="l04380"></a><a class="code" href="structcvmx__pip__sft__rst_1_1cvmx__pip__sft__rst__s.html">04380</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__sft__rst_1_1cvmx__pip__sft__rst__s.html">cvmx_pip_sft_rst_s</a> {
<a name="l04381"></a>04381 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04382"></a>04382 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__sft__rst_1_1cvmx__pip__sft__rst__s.html#aea3f91afd4ed662f24d43ea18fba4154">reserved_1_63</a>                : 63;
<a name="l04383"></a>04383     uint64_t <a class="code" href="structcvmx__pip__sft__rst_1_1cvmx__pip__sft__rst__s.html#aebc8c706154b00a26656805c2cda5652">rst</a>                          : 1;  <span class="comment">/**&lt; Soft Reset */</span>
<a name="l04384"></a>04384 <span class="preprocessor">#else</span>
<a name="l04385"></a><a class="code" href="structcvmx__pip__sft__rst_1_1cvmx__pip__sft__rst__s.html#aebc8c706154b00a26656805c2cda5652">04385</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__sft__rst_1_1cvmx__pip__sft__rst__s.html#aebc8c706154b00a26656805c2cda5652">rst</a>                          : 1;
<a name="l04386"></a><a class="code" href="structcvmx__pip__sft__rst_1_1cvmx__pip__sft__rst__s.html#aea3f91afd4ed662f24d43ea18fba4154">04386</a>     uint64_t <a class="code" href="structcvmx__pip__sft__rst_1_1cvmx__pip__sft__rst__s.html#aea3f91afd4ed662f24d43ea18fba4154">reserved_1_63</a>                : 63;
<a name="l04387"></a>04387 <span class="preprocessor">#endif</span>
<a name="l04388"></a>04388 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__sft__rst.html#acfd2f9c3dea41e8bfc4816d90aaad8de">s</a>;
<a name="l04389"></a><a class="code" href="unioncvmx__pip__sft__rst.html#a1a401baaf888c6a61228e8ca884b483f">04389</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__sft__rst_1_1cvmx__pip__sft__rst__s.html">cvmx_pip_sft_rst_s</a>             <a class="code" href="unioncvmx__pip__sft__rst.html#a1a401baaf888c6a61228e8ca884b483f">cn30xx</a>;
<a name="l04390"></a><a class="code" href="unioncvmx__pip__sft__rst.html#adaa9579a2d61be6a475472bdfb757e95">04390</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__sft__rst_1_1cvmx__pip__sft__rst__s.html">cvmx_pip_sft_rst_s</a>             <a class="code" href="unioncvmx__pip__sft__rst.html#adaa9579a2d61be6a475472bdfb757e95">cn31xx</a>;
<a name="l04391"></a><a class="code" href="unioncvmx__pip__sft__rst.html#a7b7e6a07f5ed1ea7fad8ae023c02df27">04391</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__sft__rst_1_1cvmx__pip__sft__rst__s.html">cvmx_pip_sft_rst_s</a>             <a class="code" href="unioncvmx__pip__sft__rst.html#a7b7e6a07f5ed1ea7fad8ae023c02df27">cn38xx</a>;
<a name="l04392"></a><a class="code" href="unioncvmx__pip__sft__rst.html#aa3f58c892af9c7096f74e5544348425c">04392</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__sft__rst_1_1cvmx__pip__sft__rst__s.html">cvmx_pip_sft_rst_s</a>             <a class="code" href="unioncvmx__pip__sft__rst.html#aa3f58c892af9c7096f74e5544348425c">cn50xx</a>;
<a name="l04393"></a><a class="code" href="unioncvmx__pip__sft__rst.html#a8ce43c3809dff53b86c58b396079681e">04393</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__sft__rst_1_1cvmx__pip__sft__rst__s.html">cvmx_pip_sft_rst_s</a>             <a class="code" href="unioncvmx__pip__sft__rst.html#a8ce43c3809dff53b86c58b396079681e">cn52xx</a>;
<a name="l04394"></a><a class="code" href="unioncvmx__pip__sft__rst.html#aec605b9ad44d270604d50211edfb6e9f">04394</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__sft__rst_1_1cvmx__pip__sft__rst__s.html">cvmx_pip_sft_rst_s</a>             <a class="code" href="unioncvmx__pip__sft__rst.html#aec605b9ad44d270604d50211edfb6e9f">cn52xxp1</a>;
<a name="l04395"></a><a class="code" href="unioncvmx__pip__sft__rst.html#a9ba8edf8545bbb3f389e4e5d7d510f0e">04395</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__sft__rst_1_1cvmx__pip__sft__rst__s.html">cvmx_pip_sft_rst_s</a>             <a class="code" href="unioncvmx__pip__sft__rst.html#a9ba8edf8545bbb3f389e4e5d7d510f0e">cn56xx</a>;
<a name="l04396"></a><a class="code" href="unioncvmx__pip__sft__rst.html#ae3eb2b35e9094b3f269b0c34a45c9234">04396</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__sft__rst_1_1cvmx__pip__sft__rst__s.html">cvmx_pip_sft_rst_s</a>             <a class="code" href="unioncvmx__pip__sft__rst.html#ae3eb2b35e9094b3f269b0c34a45c9234">cn56xxp1</a>;
<a name="l04397"></a><a class="code" href="unioncvmx__pip__sft__rst.html#ac0d1aed3c0835316d10b8ade349666e3">04397</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__sft__rst_1_1cvmx__pip__sft__rst__s.html">cvmx_pip_sft_rst_s</a>             <a class="code" href="unioncvmx__pip__sft__rst.html#ac0d1aed3c0835316d10b8ade349666e3">cn58xx</a>;
<a name="l04398"></a><a class="code" href="unioncvmx__pip__sft__rst.html#a89067128804504e44b37b2b725968de5">04398</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__sft__rst_1_1cvmx__pip__sft__rst__s.html">cvmx_pip_sft_rst_s</a>             <a class="code" href="unioncvmx__pip__sft__rst.html#a89067128804504e44b37b2b725968de5">cn58xxp1</a>;
<a name="l04399"></a><a class="code" href="unioncvmx__pip__sft__rst.html#ac8f60ee782630518d8c9a5721e51ff60">04399</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__sft__rst_1_1cvmx__pip__sft__rst__s.html">cvmx_pip_sft_rst_s</a>             <a class="code" href="unioncvmx__pip__sft__rst.html#ac8f60ee782630518d8c9a5721e51ff60">cn61xx</a>;
<a name="l04400"></a><a class="code" href="unioncvmx__pip__sft__rst.html#ab9872b8dc458114597c4ecd58b35b5ca">04400</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__sft__rst_1_1cvmx__pip__sft__rst__s.html">cvmx_pip_sft_rst_s</a>             <a class="code" href="unioncvmx__pip__sft__rst.html#ab9872b8dc458114597c4ecd58b35b5ca">cn63xx</a>;
<a name="l04401"></a><a class="code" href="unioncvmx__pip__sft__rst.html#aec50a29d5358d60dc932d0f0267e1268">04401</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__sft__rst_1_1cvmx__pip__sft__rst__s.html">cvmx_pip_sft_rst_s</a>             <a class="code" href="unioncvmx__pip__sft__rst.html#aec50a29d5358d60dc932d0f0267e1268">cn63xxp1</a>;
<a name="l04402"></a><a class="code" href="unioncvmx__pip__sft__rst.html#ac3dad1fefb4b624cdc0fe604bc4a84fa">04402</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__sft__rst_1_1cvmx__pip__sft__rst__s.html">cvmx_pip_sft_rst_s</a>             <a class="code" href="unioncvmx__pip__sft__rst.html#ac3dad1fefb4b624cdc0fe604bc4a84fa">cn66xx</a>;
<a name="l04403"></a><a class="code" href="unioncvmx__pip__sft__rst.html#a4c3d051b157b98f9d1a55e19e15a7d4d">04403</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__sft__rst_1_1cvmx__pip__sft__rst__s.html">cvmx_pip_sft_rst_s</a>             <a class="code" href="unioncvmx__pip__sft__rst.html#a4c3d051b157b98f9d1a55e19e15a7d4d">cn68xx</a>;
<a name="l04404"></a><a class="code" href="unioncvmx__pip__sft__rst.html#a2d54a117fefc47e053c53ea00f87f10a">04404</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__sft__rst_1_1cvmx__pip__sft__rst__s.html">cvmx_pip_sft_rst_s</a>             <a class="code" href="unioncvmx__pip__sft__rst.html#a2d54a117fefc47e053c53ea00f87f10a">cn68xxp1</a>;
<a name="l04405"></a><a class="code" href="unioncvmx__pip__sft__rst.html#a70fb4de5597b5011ec429b5914d00276">04405</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__sft__rst_1_1cvmx__pip__sft__rst__s.html">cvmx_pip_sft_rst_s</a>             <a class="code" href="unioncvmx__pip__sft__rst.html#a70fb4de5597b5011ec429b5914d00276">cn70xx</a>;
<a name="l04406"></a><a class="code" href="unioncvmx__pip__sft__rst.html#a9116f8229c0c2262ec841a6a6293050b">04406</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__sft__rst_1_1cvmx__pip__sft__rst__s.html">cvmx_pip_sft_rst_s</a>             <a class="code" href="unioncvmx__pip__sft__rst.html#a9116f8229c0c2262ec841a6a6293050b">cn70xxp1</a>;
<a name="l04407"></a><a class="code" href="unioncvmx__pip__sft__rst.html#a1c63e2e94b33f7c87739fccc0eb99e5a">04407</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__sft__rst_1_1cvmx__pip__sft__rst__s.html">cvmx_pip_sft_rst_s</a>             <a class="code" href="unioncvmx__pip__sft__rst.html#a1c63e2e94b33f7c87739fccc0eb99e5a">cnf71xx</a>;
<a name="l04408"></a>04408 };
<a name="l04409"></a><a class="code" href="cvmx-pip-defs_8h.html#a5acbd1ac79eb287672f527b8f6338f78">04409</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__sft__rst.html" title="cvmx_pip_sft_rst">cvmx_pip_sft_rst</a> <a class="code" href="unioncvmx__pip__sft__rst.html" title="cvmx_pip_sft_rst">cvmx_pip_sft_rst_t</a>;
<a name="l04410"></a>04410 <span class="comment"></span>
<a name="l04411"></a>04411 <span class="comment">/**</span>
<a name="l04412"></a>04412 <span class="comment"> * cvmx_pip_stat0_#</span>
<a name="l04413"></a>04413 <span class="comment"> *</span>
<a name="l04414"></a>04414 <span class="comment"> * PIP Statistics Counters</span>
<a name="l04415"></a>04415 <span class="comment"> *</span>
<a name="l04416"></a>04416 <span class="comment"> * Note: special stat counter behavior</span>
<a name="l04417"></a>04417 <span class="comment"> *</span>
<a name="l04418"></a>04418 <span class="comment"> * 1) Read and write operations must arbitrate for the statistics resources</span>
<a name="l04419"></a>04419 <span class="comment"> *     along with the packet engines which are incrementing the counters.</span>
<a name="l04420"></a>04420 <span class="comment"> *     In order to not drop packet information, the packet HW is always a</span>
<a name="l04421"></a>04421 <span class="comment"> *     higher priority and the CSR requests will only be satisified when</span>
<a name="l04422"></a>04422 <span class="comment"> *     there are idle cycles.  This can potentially cause long delays if the</span>
<a name="l04423"></a>04423 <span class="comment"> *     system becomes full.</span>
<a name="l04424"></a>04424 <span class="comment"> *</span>
<a name="l04425"></a>04425 <span class="comment"> * 2) stat counters can be cleared in two ways.  If PIP_STAT_CTL[RDCLR] is</span>
<a name="l04426"></a>04426 <span class="comment"> *     set, then all read accesses will clear the register.  In addition,</span>
<a name="l04427"></a>04427 <span class="comment"> *     any write to a stats register will also reset the register to zero.</span>
<a name="l04428"></a>04428 <span class="comment"> *     Please note that the clearing operations must obey rule \#1 above.</span>
<a name="l04429"></a>04429 <span class="comment"> *</span>
<a name="l04430"></a>04430 <span class="comment"> * 3) all counters are wrapping - software must ensure they are read periodically</span>
<a name="l04431"></a>04431 <span class="comment"> *</span>
<a name="l04432"></a>04432 <span class="comment"> * 4) The counters accumulate statistics for packets that are sent to PKI.  If</span>
<a name="l04433"></a>04433 <span class="comment"> *    PTP_MODE is enabled, the 8B timestamp is prepended to the packet.  This</span>
<a name="l04434"></a>04434 <span class="comment"> *    additional 8B of data is captured in the octet counts.</span>
<a name="l04435"></a>04435 <span class="comment"> *</span>
<a name="l04436"></a>04436 <span class="comment"> * 5) X represents either the packet&apos;s port-kind or backpressure ID as</span>
<a name="l04437"></a>04437 <span class="comment"> *    determined by PIP_STAT_CTL[MODE]</span>
<a name="l04438"></a>04438 <span class="comment"> * PIP_STAT0_X = PIP_STAT_DRP_PKTS / PIP_STAT_DRP_OCTS</span>
<a name="l04439"></a>04439 <span class="comment"> */</span>
<a name="l04440"></a><a class="code" href="unioncvmx__pip__stat0__x.html">04440</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat0__x.html" title="cvmx_pip_stat0_#">cvmx_pip_stat0_x</a> {
<a name="l04441"></a><a class="code" href="unioncvmx__pip__stat0__x.html#a2e668e7c03fe1a2363011668803a9051">04441</a>     uint64_t <a class="code" href="unioncvmx__pip__stat0__x.html#a2e668e7c03fe1a2363011668803a9051">u64</a>;
<a name="l04442"></a><a class="code" href="structcvmx__pip__stat0__x_1_1cvmx__pip__stat0__x__s.html">04442</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat0__x_1_1cvmx__pip__stat0__x__s.html">cvmx_pip_stat0_x_s</a> {
<a name="l04443"></a>04443 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04444"></a>04444 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat0__x_1_1cvmx__pip__stat0__x__s.html#adcb4859ca52c03981814fd964e541e34">drp_pkts</a>                     : 32; <span class="comment">/**&lt; Inbound packets marked to be dropped by the IPD</span>
<a name="l04445"></a>04445 <span class="comment">                                                         QOS widget per port */</span>
<a name="l04446"></a>04446     uint64_t <a class="code" href="structcvmx__pip__stat0__x_1_1cvmx__pip__stat0__x__s.html#ae1677707b89e92ba67bf4c9066d5f81a">drp_octs</a>                     : 32; <span class="comment">/**&lt; Inbound octets marked to be dropped by the IPD</span>
<a name="l04447"></a>04447 <span class="comment">                                                         QOS widget per port */</span>
<a name="l04448"></a>04448 <span class="preprocessor">#else</span>
<a name="l04449"></a><a class="code" href="structcvmx__pip__stat0__x_1_1cvmx__pip__stat0__x__s.html#ae1677707b89e92ba67bf4c9066d5f81a">04449</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat0__x_1_1cvmx__pip__stat0__x__s.html#ae1677707b89e92ba67bf4c9066d5f81a">drp_octs</a>                     : 32;
<a name="l04450"></a><a class="code" href="structcvmx__pip__stat0__x_1_1cvmx__pip__stat0__x__s.html#adcb4859ca52c03981814fd964e541e34">04450</a>     uint64_t <a class="code" href="structcvmx__pip__stat0__x_1_1cvmx__pip__stat0__x__s.html#adcb4859ca52c03981814fd964e541e34">drp_pkts</a>                     : 32;
<a name="l04451"></a>04451 <span class="preprocessor">#endif</span>
<a name="l04452"></a>04452 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__stat0__x.html#a5bfc02ea2f9ef5a8407ffe7731157917">s</a>;
<a name="l04453"></a><a class="code" href="unioncvmx__pip__stat0__x.html#a2c1ffa1be9089502f010a4e8e9beea48">04453</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat0__x_1_1cvmx__pip__stat0__x__s.html">cvmx_pip_stat0_x_s</a>             <a class="code" href="unioncvmx__pip__stat0__x.html#a2c1ffa1be9089502f010a4e8e9beea48">cn68xx</a>;
<a name="l04454"></a><a class="code" href="unioncvmx__pip__stat0__x.html#a3683d70949bec715dc5d8cb81500d678">04454</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat0__x_1_1cvmx__pip__stat0__x__s.html">cvmx_pip_stat0_x_s</a>             <a class="code" href="unioncvmx__pip__stat0__x.html#a3683d70949bec715dc5d8cb81500d678">cn68xxp1</a>;
<a name="l04455"></a>04455 };
<a name="l04456"></a><a class="code" href="cvmx-pip-defs_8h.html#a73b6d5203dcd95250d22c932d8420f72">04456</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat0__x.html" title="cvmx_pip_stat0_#">cvmx_pip_stat0_x</a> <a class="code" href="unioncvmx__pip__stat0__x.html" title="cvmx_pip_stat0_#">cvmx_pip_stat0_x_t</a>;
<a name="l04457"></a>04457 <span class="comment"></span>
<a name="l04458"></a>04458 <span class="comment">/**</span>
<a name="l04459"></a>04459 <span class="comment"> * cvmx_pip_stat0_prt#</span>
<a name="l04460"></a>04460 <span class="comment"> *</span>
<a name="l04461"></a>04461 <span class="comment"> * &quot;PIP Statistics Counters</span>
<a name="l04462"></a>04462 <span class="comment"> * Note: special stat counter behavior</span>
<a name="l04463"></a>04463 <span class="comment"> * 1) Read and write operations must arbitrate for the statistics resources</span>
<a name="l04464"></a>04464 <span class="comment"> * along with the packet engines which are incrementing the counters.</span>
<a name="l04465"></a>04465 <span class="comment"> * In order to not drop packet information, the packet HW is always a</span>
<a name="l04466"></a>04466 <span class="comment"> * higher priority and the CSR requests will only be satisified when</span>
<a name="l04467"></a>04467 <span class="comment"> * there are idle cycles.  This can potentially cause long delays if the</span>
<a name="l04468"></a>04468 <span class="comment"> * system becomes full.</span>
<a name="l04469"></a>04469 <span class="comment"> * 2) stat counters can be cleared in two ways.  If PIP_STAT_CTL[RDCLR] is</span>
<a name="l04470"></a>04470 <span class="comment"> * set, then all read accesses will clear the register.  In addition,</span>
<a name="l04471"></a>04471 <span class="comment"> * any write to a stats register will also reset the register to zero.</span>
<a name="l04472"></a>04472 <span class="comment"> * Please note that the clearing operations must obey rule \#1 above.</span>
<a name="l04473"></a>04473 <span class="comment"> * 3) all counters are wrapping - software must ensure they are read periodically</span>
<a name="l04474"></a>04474 <span class="comment"> * 4) The counters accumulate statistics for packets that are sent to PKI.  If</span>
<a name="l04475"></a>04475 <span class="comment"> * PTP_MODE is enabled, the 8B timestamp is prepended to the packet.  This</span>
<a name="l04476"></a>04476 <span class="comment"> * additional 8B of data is captured in the octet counts.</span>
<a name="l04477"></a>04477 <span class="comment"> * PIP_STAT0_PRT = PIP_STAT_DRP_PKTS / PIP_STAT_DRP_OCTS&quot;</span>
<a name="l04478"></a>04478 <span class="comment"> */</span>
<a name="l04479"></a><a class="code" href="unioncvmx__pip__stat0__prtx.html">04479</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat0__prtx.html" title="cvmx_pip_stat0_prt#">cvmx_pip_stat0_prtx</a> {
<a name="l04480"></a><a class="code" href="unioncvmx__pip__stat0__prtx.html#a8449d9ff8cb129c169fb6b5607cb0ff0">04480</a>     uint64_t <a class="code" href="unioncvmx__pip__stat0__prtx.html#a8449d9ff8cb129c169fb6b5607cb0ff0">u64</a>;
<a name="l04481"></a><a class="code" href="structcvmx__pip__stat0__prtx_1_1cvmx__pip__stat0__prtx__s.html">04481</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat0__prtx_1_1cvmx__pip__stat0__prtx__s.html">cvmx_pip_stat0_prtx_s</a> {
<a name="l04482"></a>04482 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04483"></a>04483 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat0__prtx_1_1cvmx__pip__stat0__prtx__s.html#af634220080e93e5b67022d88ac842f2d">drp_pkts</a>                     : 32; <span class="comment">/**&lt; Inbound packets marked to be dropped by the IPD</span>
<a name="l04484"></a>04484 <span class="comment">                                                         QOS widget per port */</span>
<a name="l04485"></a>04485     uint64_t <a class="code" href="structcvmx__pip__stat0__prtx_1_1cvmx__pip__stat0__prtx__s.html#a37f8191f1496a7cabfba1cba86bd2e42">drp_octs</a>                     : 32; <span class="comment">/**&lt; Inbound octets marked to be dropped by the IPD</span>
<a name="l04486"></a>04486 <span class="comment">                                                         QOS widget per port */</span>
<a name="l04487"></a>04487 <span class="preprocessor">#else</span>
<a name="l04488"></a><a class="code" href="structcvmx__pip__stat0__prtx_1_1cvmx__pip__stat0__prtx__s.html#a37f8191f1496a7cabfba1cba86bd2e42">04488</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat0__prtx_1_1cvmx__pip__stat0__prtx__s.html#a37f8191f1496a7cabfba1cba86bd2e42">drp_octs</a>                     : 32;
<a name="l04489"></a><a class="code" href="structcvmx__pip__stat0__prtx_1_1cvmx__pip__stat0__prtx__s.html#af634220080e93e5b67022d88ac842f2d">04489</a>     uint64_t <a class="code" href="structcvmx__pip__stat0__prtx_1_1cvmx__pip__stat0__prtx__s.html#af634220080e93e5b67022d88ac842f2d">drp_pkts</a>                     : 32;
<a name="l04490"></a>04490 <span class="preprocessor">#endif</span>
<a name="l04491"></a>04491 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__stat0__prtx.html#a5264126d88c2a8a68580e8d0af16a352">s</a>;
<a name="l04492"></a><a class="code" href="unioncvmx__pip__stat0__prtx.html#a73f95c0ac50037c110bc64813bace00f">04492</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat0__prtx_1_1cvmx__pip__stat0__prtx__s.html">cvmx_pip_stat0_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat0__prtx.html#a73f95c0ac50037c110bc64813bace00f">cn30xx</a>;
<a name="l04493"></a><a class="code" href="unioncvmx__pip__stat0__prtx.html#ab2e7eca18c71c67c258319634badd354">04493</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat0__prtx_1_1cvmx__pip__stat0__prtx__s.html">cvmx_pip_stat0_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat0__prtx.html#ab2e7eca18c71c67c258319634badd354">cn31xx</a>;
<a name="l04494"></a><a class="code" href="unioncvmx__pip__stat0__prtx.html#a7e0cfc9596bac5a07a9b19419114e6b3">04494</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat0__prtx_1_1cvmx__pip__stat0__prtx__s.html">cvmx_pip_stat0_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat0__prtx.html#a7e0cfc9596bac5a07a9b19419114e6b3">cn38xx</a>;
<a name="l04495"></a><a class="code" href="unioncvmx__pip__stat0__prtx.html#abd30d12cbe4eee274b41e5a0ddf2a355">04495</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat0__prtx_1_1cvmx__pip__stat0__prtx__s.html">cvmx_pip_stat0_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat0__prtx.html#abd30d12cbe4eee274b41e5a0ddf2a355">cn38xxp2</a>;
<a name="l04496"></a><a class="code" href="unioncvmx__pip__stat0__prtx.html#ac5662e48ffffc6f105845840fd51426c">04496</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat0__prtx_1_1cvmx__pip__stat0__prtx__s.html">cvmx_pip_stat0_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat0__prtx.html#ac5662e48ffffc6f105845840fd51426c">cn50xx</a>;
<a name="l04497"></a><a class="code" href="unioncvmx__pip__stat0__prtx.html#a4dc00ab51157d6dc69e00f319c1286c0">04497</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat0__prtx_1_1cvmx__pip__stat0__prtx__s.html">cvmx_pip_stat0_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat0__prtx.html#a4dc00ab51157d6dc69e00f319c1286c0">cn52xx</a>;
<a name="l04498"></a><a class="code" href="unioncvmx__pip__stat0__prtx.html#ad08e56e8af18213797f1198a6f57b662">04498</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat0__prtx_1_1cvmx__pip__stat0__prtx__s.html">cvmx_pip_stat0_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat0__prtx.html#ad08e56e8af18213797f1198a6f57b662">cn52xxp1</a>;
<a name="l04499"></a><a class="code" href="unioncvmx__pip__stat0__prtx.html#abf5a6e32772fae3c2ef7cf432bd9d67a">04499</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat0__prtx_1_1cvmx__pip__stat0__prtx__s.html">cvmx_pip_stat0_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat0__prtx.html#abf5a6e32772fae3c2ef7cf432bd9d67a">cn56xx</a>;
<a name="l04500"></a><a class="code" href="unioncvmx__pip__stat0__prtx.html#a4f217308d883f7f0ba563fe86811b25a">04500</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat0__prtx_1_1cvmx__pip__stat0__prtx__s.html">cvmx_pip_stat0_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat0__prtx.html#a4f217308d883f7f0ba563fe86811b25a">cn56xxp1</a>;
<a name="l04501"></a><a class="code" href="unioncvmx__pip__stat0__prtx.html#ab647e6c2f423ada745e14f9688deb566">04501</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat0__prtx_1_1cvmx__pip__stat0__prtx__s.html">cvmx_pip_stat0_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat0__prtx.html#ab647e6c2f423ada745e14f9688deb566">cn58xx</a>;
<a name="l04502"></a><a class="code" href="unioncvmx__pip__stat0__prtx.html#a9febbd4e9d12eb45edc98174f360e2aa">04502</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat0__prtx_1_1cvmx__pip__stat0__prtx__s.html">cvmx_pip_stat0_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat0__prtx.html#a9febbd4e9d12eb45edc98174f360e2aa">cn58xxp1</a>;
<a name="l04503"></a><a class="code" href="unioncvmx__pip__stat0__prtx.html#a4a53eba2680c205fb388100f35bebd29">04503</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat0__prtx_1_1cvmx__pip__stat0__prtx__s.html">cvmx_pip_stat0_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat0__prtx.html#a4a53eba2680c205fb388100f35bebd29">cn61xx</a>;
<a name="l04504"></a><a class="code" href="unioncvmx__pip__stat0__prtx.html#a3e84c1db613c95dc91dc317fe7d4835d">04504</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat0__prtx_1_1cvmx__pip__stat0__prtx__s.html">cvmx_pip_stat0_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat0__prtx.html#a3e84c1db613c95dc91dc317fe7d4835d">cn63xx</a>;
<a name="l04505"></a><a class="code" href="unioncvmx__pip__stat0__prtx.html#ab53d6eb4311740dbcd35f5e7c8c2bf4f">04505</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat0__prtx_1_1cvmx__pip__stat0__prtx__s.html">cvmx_pip_stat0_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat0__prtx.html#ab53d6eb4311740dbcd35f5e7c8c2bf4f">cn63xxp1</a>;
<a name="l04506"></a><a class="code" href="unioncvmx__pip__stat0__prtx.html#a91190aa0798e3eae2675753cd1229785">04506</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat0__prtx_1_1cvmx__pip__stat0__prtx__s.html">cvmx_pip_stat0_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat0__prtx.html#a91190aa0798e3eae2675753cd1229785">cn66xx</a>;
<a name="l04507"></a><a class="code" href="unioncvmx__pip__stat0__prtx.html#a38cda698958fa216ea37c1ff496f4f7c">04507</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat0__prtx_1_1cvmx__pip__stat0__prtx__s.html">cvmx_pip_stat0_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat0__prtx.html#a38cda698958fa216ea37c1ff496f4f7c">cn70xx</a>;
<a name="l04508"></a><a class="code" href="unioncvmx__pip__stat0__prtx.html#a0a16e00ca47b36d1c654a20ed86da5e7">04508</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat0__prtx_1_1cvmx__pip__stat0__prtx__s.html">cvmx_pip_stat0_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat0__prtx.html#a0a16e00ca47b36d1c654a20ed86da5e7">cn70xxp1</a>;
<a name="l04509"></a><a class="code" href="unioncvmx__pip__stat0__prtx.html#a7f54362c6406e19171078e7ef4ff8a69">04509</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat0__prtx_1_1cvmx__pip__stat0__prtx__s.html">cvmx_pip_stat0_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat0__prtx.html#a7f54362c6406e19171078e7ef4ff8a69">cnf71xx</a>;
<a name="l04510"></a>04510 };
<a name="l04511"></a><a class="code" href="cvmx-pip-defs_8h.html#a365708e57eaa272f2dd42e02fa4fa807">04511</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat0__prtx.html" title="cvmx_pip_stat0_prt#">cvmx_pip_stat0_prtx</a> <a class="code" href="unioncvmx__pip__stat0__prtx.html" title="cvmx_pip_stat0_prt#">cvmx_pip_stat0_prtx_t</a>;
<a name="l04512"></a>04512 <span class="comment"></span>
<a name="l04513"></a>04513 <span class="comment">/**</span>
<a name="l04514"></a>04514 <span class="comment"> * cvmx_pip_stat10_#</span>
<a name="l04515"></a>04515 <span class="comment"> *</span>
<a name="l04516"></a>04516 <span class="comment"> * PIP_STAT10_X = PIP_STAT_L2_MCAST / PIP_STAT_L2_BCAST</span>
<a name="l04517"></a>04517 <span class="comment"> *</span>
<a name="l04518"></a>04518 <span class="comment"> */</span>
<a name="l04519"></a><a class="code" href="unioncvmx__pip__stat10__x.html">04519</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat10__x.html" title="cvmx_pip_stat10_#">cvmx_pip_stat10_x</a> {
<a name="l04520"></a><a class="code" href="unioncvmx__pip__stat10__x.html#ad6fdb1faa1830c877541e1d67a74ec28">04520</a>     uint64_t <a class="code" href="unioncvmx__pip__stat10__x.html#ad6fdb1faa1830c877541e1d67a74ec28">u64</a>;
<a name="l04521"></a><a class="code" href="structcvmx__pip__stat10__x_1_1cvmx__pip__stat10__x__s.html">04521</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat10__x_1_1cvmx__pip__stat10__x__s.html">cvmx_pip_stat10_x_s</a> {
<a name="l04522"></a>04522 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04523"></a>04523 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat10__x_1_1cvmx__pip__stat10__x__s.html#ada6fbd6d0f6761ceaef23e5ea1ac932a">bcast</a>                        : 32; <span class="comment">/**&lt; Number of packets with L2 Broadcast DMAC</span>
<a name="l04524"></a>04524 <span class="comment">                                                         that were dropped due to RED.</span>
<a name="l04525"></a>04525 <span class="comment">                                                         The HW will consider a packet to be an L2</span>
<a name="l04526"></a>04526 <span class="comment">                                                         broadcast packet when the 48-bit DMAC is all 1&apos;s.</span>
<a name="l04527"></a>04527 <span class="comment">                                                         Only applies when the parse mode for the packet</span>
<a name="l04528"></a>04528 <span class="comment">                                                         is SKIP-TO-L2. */</span>
<a name="l04529"></a>04529     uint64_t <a class="code" href="structcvmx__pip__stat10__x_1_1cvmx__pip__stat10__x__s.html#ac8ee6ced39ffda3097d0b6e8d467a9a8">mcast</a>                        : 32; <span class="comment">/**&lt; Number of packets with L2 Mulitcast DMAC</span>
<a name="l04530"></a>04530 <span class="comment">                                                         that were dropped due to RED.</span>
<a name="l04531"></a>04531 <span class="comment">                                                         The HW will consider a packet to be an L2</span>
<a name="l04532"></a>04532 <span class="comment">                                                         multicast packet when the least-significant bit</span>
<a name="l04533"></a>04533 <span class="comment">                                                         of the first byte of the DMAC is set and the</span>
<a name="l04534"></a>04534 <span class="comment">                                                         packet is not an L2 broadcast packet.</span>
<a name="l04535"></a>04535 <span class="comment">                                                         Only applies when the parse mode for the packet</span>
<a name="l04536"></a>04536 <span class="comment">                                                         is SKIP-TO-L2. */</span>
<a name="l04537"></a>04537 <span class="preprocessor">#else</span>
<a name="l04538"></a><a class="code" href="structcvmx__pip__stat10__x_1_1cvmx__pip__stat10__x__s.html#ac8ee6ced39ffda3097d0b6e8d467a9a8">04538</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat10__x_1_1cvmx__pip__stat10__x__s.html#ac8ee6ced39ffda3097d0b6e8d467a9a8">mcast</a>                        : 32;
<a name="l04539"></a><a class="code" href="structcvmx__pip__stat10__x_1_1cvmx__pip__stat10__x__s.html#ada6fbd6d0f6761ceaef23e5ea1ac932a">04539</a>     uint64_t <a class="code" href="structcvmx__pip__stat10__x_1_1cvmx__pip__stat10__x__s.html#ada6fbd6d0f6761ceaef23e5ea1ac932a">bcast</a>                        : 32;
<a name="l04540"></a>04540 <span class="preprocessor">#endif</span>
<a name="l04541"></a>04541 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__stat10__x.html#a6f3e102b71fd01d8a9be4239a876460e">s</a>;
<a name="l04542"></a><a class="code" href="unioncvmx__pip__stat10__x.html#afa64a8ad6c0d8dd79855c7ff978a26ea">04542</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat10__x_1_1cvmx__pip__stat10__x__s.html">cvmx_pip_stat10_x_s</a>            <a class="code" href="unioncvmx__pip__stat10__x.html#afa64a8ad6c0d8dd79855c7ff978a26ea">cn68xx</a>;
<a name="l04543"></a><a class="code" href="unioncvmx__pip__stat10__x.html#a9f6c8c3f2ffb7c294feffa51737f5514">04543</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat10__x_1_1cvmx__pip__stat10__x__s.html">cvmx_pip_stat10_x_s</a>            <a class="code" href="unioncvmx__pip__stat10__x.html#a9f6c8c3f2ffb7c294feffa51737f5514">cn68xxp1</a>;
<a name="l04544"></a>04544 };
<a name="l04545"></a><a class="code" href="cvmx-pip-defs_8h.html#aef37df0362624c842f69dbdc105f9f67">04545</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat10__x.html" title="cvmx_pip_stat10_#">cvmx_pip_stat10_x</a> <a class="code" href="unioncvmx__pip__stat10__x.html" title="cvmx_pip_stat10_#">cvmx_pip_stat10_x_t</a>;
<a name="l04546"></a>04546 <span class="comment"></span>
<a name="l04547"></a>04547 <span class="comment">/**</span>
<a name="l04548"></a>04548 <span class="comment"> * cvmx_pip_stat10_prt#</span>
<a name="l04549"></a>04549 <span class="comment"> *</span>
<a name="l04550"></a>04550 <span class="comment"> * PIP_STAT10_PRTX = PIP_STAT_L2_MCAST / PIP_STAT_L2_BCAST</span>
<a name="l04551"></a>04551 <span class="comment"> *</span>
<a name="l04552"></a>04552 <span class="comment"> */</span>
<a name="l04553"></a><a class="code" href="unioncvmx__pip__stat10__prtx.html">04553</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat10__prtx.html" title="cvmx_pip_stat10_prt#">cvmx_pip_stat10_prtx</a> {
<a name="l04554"></a><a class="code" href="unioncvmx__pip__stat10__prtx.html#a50eda4a8ef367e24923a51ceffaf5bda">04554</a>     uint64_t <a class="code" href="unioncvmx__pip__stat10__prtx.html#a50eda4a8ef367e24923a51ceffaf5bda">u64</a>;
<a name="l04555"></a><a class="code" href="structcvmx__pip__stat10__prtx_1_1cvmx__pip__stat10__prtx__s.html">04555</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat10__prtx_1_1cvmx__pip__stat10__prtx__s.html">cvmx_pip_stat10_prtx_s</a> {
<a name="l04556"></a>04556 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04557"></a>04557 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat10__prtx_1_1cvmx__pip__stat10__prtx__s.html#ab5c46ebb0f733eeb9d3e44b0cc3c9048">bcast</a>                        : 32; <span class="comment">/**&lt; Number of packets with L2 Broadcast DMAC</span>
<a name="l04558"></a>04558 <span class="comment">                                                         that were dropped due to RED.</span>
<a name="l04559"></a>04559 <span class="comment">                                                         The HW will consider a packet to be an L2</span>
<a name="l04560"></a>04560 <span class="comment">                                                         broadcast packet when the 48-bit DMAC is all 1&apos;s.</span>
<a name="l04561"></a>04561 <span class="comment">                                                         Only applies when the parse mode for the packet</span>
<a name="l04562"></a>04562 <span class="comment">                                                         is SKIP-TO-L2. */</span>
<a name="l04563"></a>04563     uint64_t <a class="code" href="structcvmx__pip__stat10__prtx_1_1cvmx__pip__stat10__prtx__s.html#ad519e1b3e77759074d34a426951d275e">mcast</a>                        : 32; <span class="comment">/**&lt; Number of packets with L2 Mulitcast DMAC</span>
<a name="l04564"></a>04564 <span class="comment">                                                         that were dropped due to RED.</span>
<a name="l04565"></a>04565 <span class="comment">                                                         The HW will consider a packet to be an L2</span>
<a name="l04566"></a>04566 <span class="comment">                                                         multicast packet when the least-significant bit</span>
<a name="l04567"></a>04567 <span class="comment">                                                         of the first byte of the DMAC is set and the</span>
<a name="l04568"></a>04568 <span class="comment">                                                         packet is not an L2 broadcast packet.</span>
<a name="l04569"></a>04569 <span class="comment">                                                         Only applies when the parse mode for the packet</span>
<a name="l04570"></a>04570 <span class="comment">                                                         is SKIP-TO-L2. */</span>
<a name="l04571"></a>04571 <span class="preprocessor">#else</span>
<a name="l04572"></a><a class="code" href="structcvmx__pip__stat10__prtx_1_1cvmx__pip__stat10__prtx__s.html#ad519e1b3e77759074d34a426951d275e">04572</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat10__prtx_1_1cvmx__pip__stat10__prtx__s.html#ad519e1b3e77759074d34a426951d275e">mcast</a>                        : 32;
<a name="l04573"></a><a class="code" href="structcvmx__pip__stat10__prtx_1_1cvmx__pip__stat10__prtx__s.html#ab5c46ebb0f733eeb9d3e44b0cc3c9048">04573</a>     uint64_t <a class="code" href="structcvmx__pip__stat10__prtx_1_1cvmx__pip__stat10__prtx__s.html#ab5c46ebb0f733eeb9d3e44b0cc3c9048">bcast</a>                        : 32;
<a name="l04574"></a>04574 <span class="preprocessor">#endif</span>
<a name="l04575"></a>04575 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__stat10__prtx.html#a55477e8a95c909b5affbd75648c31503">s</a>;
<a name="l04576"></a><a class="code" href="unioncvmx__pip__stat10__prtx.html#abc02cbfe7f5bd623944e2466e1dc4891">04576</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat10__prtx_1_1cvmx__pip__stat10__prtx__s.html">cvmx_pip_stat10_prtx_s</a>         <a class="code" href="unioncvmx__pip__stat10__prtx.html#abc02cbfe7f5bd623944e2466e1dc4891">cn52xx</a>;
<a name="l04577"></a><a class="code" href="unioncvmx__pip__stat10__prtx.html#a749e18add1a5fc7e581ab93ca31f9208">04577</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat10__prtx_1_1cvmx__pip__stat10__prtx__s.html">cvmx_pip_stat10_prtx_s</a>         <a class="code" href="unioncvmx__pip__stat10__prtx.html#a749e18add1a5fc7e581ab93ca31f9208">cn52xxp1</a>;
<a name="l04578"></a><a class="code" href="unioncvmx__pip__stat10__prtx.html#aa04a67e1ecc5867cda3d319da895c2b5">04578</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat10__prtx_1_1cvmx__pip__stat10__prtx__s.html">cvmx_pip_stat10_prtx_s</a>         <a class="code" href="unioncvmx__pip__stat10__prtx.html#aa04a67e1ecc5867cda3d319da895c2b5">cn56xx</a>;
<a name="l04579"></a><a class="code" href="unioncvmx__pip__stat10__prtx.html#a8fa809f6d97269ce4412cc9011a41978">04579</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat10__prtx_1_1cvmx__pip__stat10__prtx__s.html">cvmx_pip_stat10_prtx_s</a>         <a class="code" href="unioncvmx__pip__stat10__prtx.html#a8fa809f6d97269ce4412cc9011a41978">cn56xxp1</a>;
<a name="l04580"></a><a class="code" href="unioncvmx__pip__stat10__prtx.html#a78d195effa5bc915e8b6de261c19d415">04580</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat10__prtx_1_1cvmx__pip__stat10__prtx__s.html">cvmx_pip_stat10_prtx_s</a>         <a class="code" href="unioncvmx__pip__stat10__prtx.html#a78d195effa5bc915e8b6de261c19d415">cn61xx</a>;
<a name="l04581"></a><a class="code" href="unioncvmx__pip__stat10__prtx.html#a9ffcb8466bbef189aefb0f3b7062afc9">04581</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat10__prtx_1_1cvmx__pip__stat10__prtx__s.html">cvmx_pip_stat10_prtx_s</a>         <a class="code" href="unioncvmx__pip__stat10__prtx.html#a9ffcb8466bbef189aefb0f3b7062afc9">cn63xx</a>;
<a name="l04582"></a><a class="code" href="unioncvmx__pip__stat10__prtx.html#a2866ac5b34e6a71136222352770d9073">04582</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat10__prtx_1_1cvmx__pip__stat10__prtx__s.html">cvmx_pip_stat10_prtx_s</a>         <a class="code" href="unioncvmx__pip__stat10__prtx.html#a2866ac5b34e6a71136222352770d9073">cn63xxp1</a>;
<a name="l04583"></a><a class="code" href="unioncvmx__pip__stat10__prtx.html#ac6a36dafee62d326a4974a48d4168518">04583</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat10__prtx_1_1cvmx__pip__stat10__prtx__s.html">cvmx_pip_stat10_prtx_s</a>         <a class="code" href="unioncvmx__pip__stat10__prtx.html#ac6a36dafee62d326a4974a48d4168518">cn66xx</a>;
<a name="l04584"></a><a class="code" href="unioncvmx__pip__stat10__prtx.html#ad6f67daaaf9d8ddd7643a519049a6eec">04584</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat10__prtx_1_1cvmx__pip__stat10__prtx__s.html">cvmx_pip_stat10_prtx_s</a>         <a class="code" href="unioncvmx__pip__stat10__prtx.html#ad6f67daaaf9d8ddd7643a519049a6eec">cn70xx</a>;
<a name="l04585"></a><a class="code" href="unioncvmx__pip__stat10__prtx.html#af8db3ae10df314a14ebe136c113d3c8c">04585</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat10__prtx_1_1cvmx__pip__stat10__prtx__s.html">cvmx_pip_stat10_prtx_s</a>         <a class="code" href="unioncvmx__pip__stat10__prtx.html#af8db3ae10df314a14ebe136c113d3c8c">cn70xxp1</a>;
<a name="l04586"></a><a class="code" href="unioncvmx__pip__stat10__prtx.html#a6f99722010c2036bcb975e44e6daa197">04586</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat10__prtx_1_1cvmx__pip__stat10__prtx__s.html">cvmx_pip_stat10_prtx_s</a>         <a class="code" href="unioncvmx__pip__stat10__prtx.html#a6f99722010c2036bcb975e44e6daa197">cnf71xx</a>;
<a name="l04587"></a>04587 };
<a name="l04588"></a><a class="code" href="cvmx-pip-defs_8h.html#a3994fc7d32f09e4a4de32eb3b62ac2b7">04588</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat10__prtx.html" title="cvmx_pip_stat10_prt#">cvmx_pip_stat10_prtx</a> <a class="code" href="unioncvmx__pip__stat10__prtx.html" title="cvmx_pip_stat10_prt#">cvmx_pip_stat10_prtx_t</a>;
<a name="l04589"></a>04589 <span class="comment"></span>
<a name="l04590"></a>04590 <span class="comment">/**</span>
<a name="l04591"></a>04591 <span class="comment"> * cvmx_pip_stat11_#</span>
<a name="l04592"></a>04592 <span class="comment"> *</span>
<a name="l04593"></a>04593 <span class="comment"> * PIP_STAT11_X = PIP_STAT_L3_MCAST / PIP_STAT_L3_BCAST</span>
<a name="l04594"></a>04594 <span class="comment"> *</span>
<a name="l04595"></a>04595 <span class="comment"> */</span>
<a name="l04596"></a><a class="code" href="unioncvmx__pip__stat11__x.html">04596</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat11__x.html" title="cvmx_pip_stat11_#">cvmx_pip_stat11_x</a> {
<a name="l04597"></a><a class="code" href="unioncvmx__pip__stat11__x.html#ac6f17b8fa828f250a30f208b60b38b48">04597</a>     uint64_t <a class="code" href="unioncvmx__pip__stat11__x.html#ac6f17b8fa828f250a30f208b60b38b48">u64</a>;
<a name="l04598"></a><a class="code" href="structcvmx__pip__stat11__x_1_1cvmx__pip__stat11__x__s.html">04598</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat11__x_1_1cvmx__pip__stat11__x__s.html">cvmx_pip_stat11_x_s</a> {
<a name="l04599"></a>04599 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04600"></a>04600 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat11__x_1_1cvmx__pip__stat11__x__s.html#a1879ec1712ddaea14333fed8ae00fc47">bcast</a>                        : 32; <span class="comment">/**&lt; Number of packets with L3 Broadcast Dest Address</span>
<a name="l04601"></a>04601 <span class="comment">                                                         that were dropped due to RED.</span>
<a name="l04602"></a>04602 <span class="comment">                                                         The HW considers an IPv4 packet to be broadcast</span>
<a name="l04603"></a>04603 <span class="comment">                                                         when all bits are set in the MSB of the</span>
<a name="l04604"></a>04604 <span class="comment">                                                         destination address. IPv6 does not have the</span>
<a name="l04605"></a>04605 <span class="comment">                                                         concept of a broadcast packets.</span>
<a name="l04606"></a>04606 <span class="comment">                                                         Only applies when the parse mode for the packet</span>
<a name="l04607"></a>04607 <span class="comment">                                                         is SKIP-TO-L2 and the packet is IP or the parse</span>
<a name="l04608"></a>04608 <span class="comment">                                                         mode for the packet is SKIP-TO-IP. */</span>
<a name="l04609"></a>04609     uint64_t <a class="code" href="structcvmx__pip__stat11__x_1_1cvmx__pip__stat11__x__s.html#ad951f1555c5e838e4925fa117dc50919">mcast</a>                        : 32; <span class="comment">/**&lt; Number of packets with L3 Multicast Dest Address</span>
<a name="l04610"></a>04610 <span class="comment">                                                         that were dropped due to RED.</span>
<a name="l04611"></a>04611 <span class="comment">                                                         The HW considers an IPv4 packet to be multicast</span>
<a name="l04612"></a>04612 <span class="comment">                                                         when the most-significant nibble of the 32-bit</span>
<a name="l04613"></a>04613 <span class="comment">                                                         destination address is 0xE (i.e. it is a class D</span>
<a name="l04614"></a>04614 <span class="comment">                                                         address). The HW considers an IPv6 packet to be</span>
<a name="l04615"></a>04615 <span class="comment">                                                         multicast when the most-significant byte of the</span>
<a name="l04616"></a>04616 <span class="comment">                                                         128-bit destination address is all 1&apos;s.</span>
<a name="l04617"></a>04617 <span class="comment">                                                         Only applies when the parse mode for the packet</span>
<a name="l04618"></a>04618 <span class="comment">                                                         is SKIP-TO-L2 and the packet is IP or the parse</span>
<a name="l04619"></a>04619 <span class="comment">                                                         mode for the packet is SKIP-TO-IP. */</span>
<a name="l04620"></a>04620 <span class="preprocessor">#else</span>
<a name="l04621"></a><a class="code" href="structcvmx__pip__stat11__x_1_1cvmx__pip__stat11__x__s.html#ad951f1555c5e838e4925fa117dc50919">04621</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat11__x_1_1cvmx__pip__stat11__x__s.html#ad951f1555c5e838e4925fa117dc50919">mcast</a>                        : 32;
<a name="l04622"></a><a class="code" href="structcvmx__pip__stat11__x_1_1cvmx__pip__stat11__x__s.html#a1879ec1712ddaea14333fed8ae00fc47">04622</a>     uint64_t <a class="code" href="structcvmx__pip__stat11__x_1_1cvmx__pip__stat11__x__s.html#a1879ec1712ddaea14333fed8ae00fc47">bcast</a>                        : 32;
<a name="l04623"></a>04623 <span class="preprocessor">#endif</span>
<a name="l04624"></a>04624 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__stat11__x.html#ad28677a0ba671683c3d987768779e5d2">s</a>;
<a name="l04625"></a><a class="code" href="unioncvmx__pip__stat11__x.html#aa15f3dda50960c6907216fc86d2f43b6">04625</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat11__x_1_1cvmx__pip__stat11__x__s.html">cvmx_pip_stat11_x_s</a>            <a class="code" href="unioncvmx__pip__stat11__x.html#aa15f3dda50960c6907216fc86d2f43b6">cn68xx</a>;
<a name="l04626"></a><a class="code" href="unioncvmx__pip__stat11__x.html#a53354c5cc88074a1e6ca9b404840029f">04626</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat11__x_1_1cvmx__pip__stat11__x__s.html">cvmx_pip_stat11_x_s</a>            <a class="code" href="unioncvmx__pip__stat11__x.html#a53354c5cc88074a1e6ca9b404840029f">cn68xxp1</a>;
<a name="l04627"></a>04627 };
<a name="l04628"></a><a class="code" href="cvmx-pip-defs_8h.html#ade3a01cc8623014eccecc5f4c3b05643">04628</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat11__x.html" title="cvmx_pip_stat11_#">cvmx_pip_stat11_x</a> <a class="code" href="unioncvmx__pip__stat11__x.html" title="cvmx_pip_stat11_#">cvmx_pip_stat11_x_t</a>;
<a name="l04629"></a>04629 <span class="comment"></span>
<a name="l04630"></a>04630 <span class="comment">/**</span>
<a name="l04631"></a>04631 <span class="comment"> * cvmx_pip_stat11_prt#</span>
<a name="l04632"></a>04632 <span class="comment"> *</span>
<a name="l04633"></a>04633 <span class="comment"> * PIP_STAT11_PRTX = PIP_STAT_L3_MCAST / PIP_STAT_L3_BCAST</span>
<a name="l04634"></a>04634 <span class="comment"> *</span>
<a name="l04635"></a>04635 <span class="comment"> */</span>
<a name="l04636"></a><a class="code" href="unioncvmx__pip__stat11__prtx.html">04636</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat11__prtx.html" title="cvmx_pip_stat11_prt#">cvmx_pip_stat11_prtx</a> {
<a name="l04637"></a><a class="code" href="unioncvmx__pip__stat11__prtx.html#aebda3e6d2a739c9af679de821a9ed256">04637</a>     uint64_t <a class="code" href="unioncvmx__pip__stat11__prtx.html#aebda3e6d2a739c9af679de821a9ed256">u64</a>;
<a name="l04638"></a><a class="code" href="structcvmx__pip__stat11__prtx_1_1cvmx__pip__stat11__prtx__s.html">04638</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat11__prtx_1_1cvmx__pip__stat11__prtx__s.html">cvmx_pip_stat11_prtx_s</a> {
<a name="l04639"></a>04639 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04640"></a>04640 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat11__prtx_1_1cvmx__pip__stat11__prtx__s.html#a75a8c9a897aa3e338c740ea1e2087795">bcast</a>                        : 32; <span class="comment">/**&lt; Number of packets with L3 Broadcast Dest Address</span>
<a name="l04641"></a>04641 <span class="comment">                                                         that were dropped due to RED.</span>
<a name="l04642"></a>04642 <span class="comment">                                                         The HW considers an IPv4 packet to be broadcast</span>
<a name="l04643"></a>04643 <span class="comment">                                                         when all bits are set in the MSB of the</span>
<a name="l04644"></a>04644 <span class="comment">                                                         destination address. IPv6 does not have the</span>
<a name="l04645"></a>04645 <span class="comment">                                                         concept of a broadcast packets.</span>
<a name="l04646"></a>04646 <span class="comment">                                                         Only applies when the parse mode for the packet</span>
<a name="l04647"></a>04647 <span class="comment">                                                         is SKIP-TO-L2 and the packet is IP or the parse</span>
<a name="l04648"></a>04648 <span class="comment">                                                         mode for the packet is SKIP-TO-IP. */</span>
<a name="l04649"></a>04649     uint64_t <a class="code" href="structcvmx__pip__stat11__prtx_1_1cvmx__pip__stat11__prtx__s.html#a0ad65c47f2844b033553ff36ff9d6165">mcast</a>                        : 32; <span class="comment">/**&lt; Number of packets with L3 Multicast Dest Address</span>
<a name="l04650"></a>04650 <span class="comment">                                                         that were dropped due to RED.</span>
<a name="l04651"></a>04651 <span class="comment">                                                         The HW considers an IPv4 packet to be multicast</span>
<a name="l04652"></a>04652 <span class="comment">                                                         when the most-significant nibble of the 32-bit</span>
<a name="l04653"></a>04653 <span class="comment">                                                         destination address is 0xE (i.e. it is a class D</span>
<a name="l04654"></a>04654 <span class="comment">                                                         address). The HW considers an IPv6 packet to be</span>
<a name="l04655"></a>04655 <span class="comment">                                                         multicast when the most-significant byte of the</span>
<a name="l04656"></a>04656 <span class="comment">                                                         128-bit destination address is all 1&apos;s.</span>
<a name="l04657"></a>04657 <span class="comment">                                                         Only applies when the parse mode for the packet</span>
<a name="l04658"></a>04658 <span class="comment">                                                         is SKIP-TO-L2 and the packet is IP or the parse</span>
<a name="l04659"></a>04659 <span class="comment">                                                         mode for the packet is SKIP-TO-IP. */</span>
<a name="l04660"></a>04660 <span class="preprocessor">#else</span>
<a name="l04661"></a><a class="code" href="structcvmx__pip__stat11__prtx_1_1cvmx__pip__stat11__prtx__s.html#a0ad65c47f2844b033553ff36ff9d6165">04661</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat11__prtx_1_1cvmx__pip__stat11__prtx__s.html#a0ad65c47f2844b033553ff36ff9d6165">mcast</a>                        : 32;
<a name="l04662"></a><a class="code" href="structcvmx__pip__stat11__prtx_1_1cvmx__pip__stat11__prtx__s.html#a75a8c9a897aa3e338c740ea1e2087795">04662</a>     uint64_t <a class="code" href="structcvmx__pip__stat11__prtx_1_1cvmx__pip__stat11__prtx__s.html#a75a8c9a897aa3e338c740ea1e2087795">bcast</a>                        : 32;
<a name="l04663"></a>04663 <span class="preprocessor">#endif</span>
<a name="l04664"></a>04664 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__stat11__prtx.html#a1cfd41b984bd1769397778a36b0d92f3">s</a>;
<a name="l04665"></a><a class="code" href="unioncvmx__pip__stat11__prtx.html#ad47ba987649ee9cd3d613743f155a9b0">04665</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat11__prtx_1_1cvmx__pip__stat11__prtx__s.html">cvmx_pip_stat11_prtx_s</a>         <a class="code" href="unioncvmx__pip__stat11__prtx.html#ad47ba987649ee9cd3d613743f155a9b0">cn52xx</a>;
<a name="l04666"></a><a class="code" href="unioncvmx__pip__stat11__prtx.html#a8df1a8ab7f3716e37d1197ea8be545bf">04666</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat11__prtx_1_1cvmx__pip__stat11__prtx__s.html">cvmx_pip_stat11_prtx_s</a>         <a class="code" href="unioncvmx__pip__stat11__prtx.html#a8df1a8ab7f3716e37d1197ea8be545bf">cn52xxp1</a>;
<a name="l04667"></a><a class="code" href="unioncvmx__pip__stat11__prtx.html#ab9fc18dada2ebff97b0335d6815b8d20">04667</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat11__prtx_1_1cvmx__pip__stat11__prtx__s.html">cvmx_pip_stat11_prtx_s</a>         <a class="code" href="unioncvmx__pip__stat11__prtx.html#ab9fc18dada2ebff97b0335d6815b8d20">cn56xx</a>;
<a name="l04668"></a><a class="code" href="unioncvmx__pip__stat11__prtx.html#a3bdac79addca433190dc998615077f35">04668</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat11__prtx_1_1cvmx__pip__stat11__prtx__s.html">cvmx_pip_stat11_prtx_s</a>         <a class="code" href="unioncvmx__pip__stat11__prtx.html#a3bdac79addca433190dc998615077f35">cn56xxp1</a>;
<a name="l04669"></a><a class="code" href="unioncvmx__pip__stat11__prtx.html#a20a91acf7a307fbb2679b18d2c181478">04669</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat11__prtx_1_1cvmx__pip__stat11__prtx__s.html">cvmx_pip_stat11_prtx_s</a>         <a class="code" href="unioncvmx__pip__stat11__prtx.html#a20a91acf7a307fbb2679b18d2c181478">cn61xx</a>;
<a name="l04670"></a><a class="code" href="unioncvmx__pip__stat11__prtx.html#a20d04a5c57a5792f43e3f97b1c5a12cb">04670</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat11__prtx_1_1cvmx__pip__stat11__prtx__s.html">cvmx_pip_stat11_prtx_s</a>         <a class="code" href="unioncvmx__pip__stat11__prtx.html#a20d04a5c57a5792f43e3f97b1c5a12cb">cn63xx</a>;
<a name="l04671"></a><a class="code" href="unioncvmx__pip__stat11__prtx.html#ad0034108a492dd5ce915cdb57290d33b">04671</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat11__prtx_1_1cvmx__pip__stat11__prtx__s.html">cvmx_pip_stat11_prtx_s</a>         <a class="code" href="unioncvmx__pip__stat11__prtx.html#ad0034108a492dd5ce915cdb57290d33b">cn63xxp1</a>;
<a name="l04672"></a><a class="code" href="unioncvmx__pip__stat11__prtx.html#a3a5515455dc24b30976406b7ac256673">04672</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat11__prtx_1_1cvmx__pip__stat11__prtx__s.html">cvmx_pip_stat11_prtx_s</a>         <a class="code" href="unioncvmx__pip__stat11__prtx.html#a3a5515455dc24b30976406b7ac256673">cn66xx</a>;
<a name="l04673"></a><a class="code" href="unioncvmx__pip__stat11__prtx.html#a662c7c61c56291f4eafdcd8925021694">04673</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat11__prtx_1_1cvmx__pip__stat11__prtx__s.html">cvmx_pip_stat11_prtx_s</a>         <a class="code" href="unioncvmx__pip__stat11__prtx.html#a662c7c61c56291f4eafdcd8925021694">cn70xx</a>;
<a name="l04674"></a><a class="code" href="unioncvmx__pip__stat11__prtx.html#ae4e06e8ee3b0e5d5a50bc7fca18c9a22">04674</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat11__prtx_1_1cvmx__pip__stat11__prtx__s.html">cvmx_pip_stat11_prtx_s</a>         <a class="code" href="unioncvmx__pip__stat11__prtx.html#ae4e06e8ee3b0e5d5a50bc7fca18c9a22">cn70xxp1</a>;
<a name="l04675"></a><a class="code" href="unioncvmx__pip__stat11__prtx.html#a96529217cdfb1e61aca378ceeb2e7810">04675</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat11__prtx_1_1cvmx__pip__stat11__prtx__s.html">cvmx_pip_stat11_prtx_s</a>         <a class="code" href="unioncvmx__pip__stat11__prtx.html#a96529217cdfb1e61aca378ceeb2e7810">cnf71xx</a>;
<a name="l04676"></a>04676 };
<a name="l04677"></a><a class="code" href="cvmx-pip-defs_8h.html#a6415f7200b0c79683863b98bad42ad54">04677</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat11__prtx.html" title="cvmx_pip_stat11_prt#">cvmx_pip_stat11_prtx</a> <a class="code" href="unioncvmx__pip__stat11__prtx.html" title="cvmx_pip_stat11_prt#">cvmx_pip_stat11_prtx_t</a>;
<a name="l04678"></a>04678 <span class="comment"></span>
<a name="l04679"></a>04679 <span class="comment">/**</span>
<a name="l04680"></a>04680 <span class="comment"> * cvmx_pip_stat1_#</span>
<a name="l04681"></a>04681 <span class="comment"> *</span>
<a name="l04682"></a>04682 <span class="comment"> * PIP_STAT1_X = PIP_STAT_OCTS</span>
<a name="l04683"></a>04683 <span class="comment"> *</span>
<a name="l04684"></a>04684 <span class="comment"> */</span>
<a name="l04685"></a><a class="code" href="unioncvmx__pip__stat1__x.html">04685</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat1__x.html" title="cvmx_pip_stat1_#">cvmx_pip_stat1_x</a> {
<a name="l04686"></a><a class="code" href="unioncvmx__pip__stat1__x.html#a3603df37e55ae3ad9d927d6f14bf72e3">04686</a>     uint64_t <a class="code" href="unioncvmx__pip__stat1__x.html#a3603df37e55ae3ad9d927d6f14bf72e3">u64</a>;
<a name="l04687"></a><a class="code" href="structcvmx__pip__stat1__x_1_1cvmx__pip__stat1__x__s.html">04687</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat1__x_1_1cvmx__pip__stat1__x__s.html">cvmx_pip_stat1_x_s</a> {
<a name="l04688"></a>04688 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04689"></a>04689 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat1__x_1_1cvmx__pip__stat1__x__s.html#a87b29ed881615f7e258de4e205d9ede5">reserved_48_63</a>               : 16;
<a name="l04690"></a>04690     uint64_t <a class="code" href="structcvmx__pip__stat1__x_1_1cvmx__pip__stat1__x__s.html#af0bb2b454511ed75580cd1bf17674198">octs</a>                         : 48; <span class="comment">/**&lt; Number of octets received by PIP (good and bad) */</span>
<a name="l04691"></a>04691 <span class="preprocessor">#else</span>
<a name="l04692"></a><a class="code" href="structcvmx__pip__stat1__x_1_1cvmx__pip__stat1__x__s.html#af0bb2b454511ed75580cd1bf17674198">04692</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat1__x_1_1cvmx__pip__stat1__x__s.html#af0bb2b454511ed75580cd1bf17674198">octs</a>                         : 48;
<a name="l04693"></a><a class="code" href="structcvmx__pip__stat1__x_1_1cvmx__pip__stat1__x__s.html#a87b29ed881615f7e258de4e205d9ede5">04693</a>     uint64_t <a class="code" href="structcvmx__pip__stat1__x_1_1cvmx__pip__stat1__x__s.html#a87b29ed881615f7e258de4e205d9ede5">reserved_48_63</a>               : 16;
<a name="l04694"></a>04694 <span class="preprocessor">#endif</span>
<a name="l04695"></a>04695 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__stat1__x.html#a78f4e671d327964620f0e5c949ff6c93">s</a>;
<a name="l04696"></a><a class="code" href="unioncvmx__pip__stat1__x.html#a92ca405e76abbfbdb54db303a1e1d1fd">04696</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat1__x_1_1cvmx__pip__stat1__x__s.html">cvmx_pip_stat1_x_s</a>             <a class="code" href="unioncvmx__pip__stat1__x.html#a92ca405e76abbfbdb54db303a1e1d1fd">cn68xx</a>;
<a name="l04697"></a><a class="code" href="unioncvmx__pip__stat1__x.html#a6cbfa7a8be73b7a7d9d84ebdbe43eb5e">04697</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat1__x_1_1cvmx__pip__stat1__x__s.html">cvmx_pip_stat1_x_s</a>             <a class="code" href="unioncvmx__pip__stat1__x.html#a6cbfa7a8be73b7a7d9d84ebdbe43eb5e">cn68xxp1</a>;
<a name="l04698"></a>04698 };
<a name="l04699"></a><a class="code" href="cvmx-pip-defs_8h.html#a0c2c2e55dee4967245866a54197b2ddb">04699</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat1__x.html" title="cvmx_pip_stat1_#">cvmx_pip_stat1_x</a> <a class="code" href="unioncvmx__pip__stat1__x.html" title="cvmx_pip_stat1_#">cvmx_pip_stat1_x_t</a>;
<a name="l04700"></a>04700 <span class="comment"></span>
<a name="l04701"></a>04701 <span class="comment">/**</span>
<a name="l04702"></a>04702 <span class="comment"> * cvmx_pip_stat1_prt#</span>
<a name="l04703"></a>04703 <span class="comment"> *</span>
<a name="l04704"></a>04704 <span class="comment"> * PIP_STAT1_PRTX = PIP_STAT_OCTS</span>
<a name="l04705"></a>04705 <span class="comment"> *</span>
<a name="l04706"></a>04706 <span class="comment"> */</span>
<a name="l04707"></a><a class="code" href="unioncvmx__pip__stat1__prtx.html">04707</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat1__prtx.html" title="cvmx_pip_stat1_prt#">cvmx_pip_stat1_prtx</a> {
<a name="l04708"></a><a class="code" href="unioncvmx__pip__stat1__prtx.html#a12e81d192ff36c44a48e96da61ebdbf1">04708</a>     uint64_t <a class="code" href="unioncvmx__pip__stat1__prtx.html#a12e81d192ff36c44a48e96da61ebdbf1">u64</a>;
<a name="l04709"></a><a class="code" href="structcvmx__pip__stat1__prtx_1_1cvmx__pip__stat1__prtx__s.html">04709</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat1__prtx_1_1cvmx__pip__stat1__prtx__s.html">cvmx_pip_stat1_prtx_s</a> {
<a name="l04710"></a>04710 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04711"></a>04711 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat1__prtx_1_1cvmx__pip__stat1__prtx__s.html#a5f3bee42ab8033274c4bde66e6b04c76">reserved_48_63</a>               : 16;
<a name="l04712"></a>04712     uint64_t <a class="code" href="structcvmx__pip__stat1__prtx_1_1cvmx__pip__stat1__prtx__s.html#a390bd2cf665df35341808f1a79d2b499">octs</a>                         : 48; <span class="comment">/**&lt; Number of octets received by PIP (good and bad) */</span>
<a name="l04713"></a>04713 <span class="preprocessor">#else</span>
<a name="l04714"></a><a class="code" href="structcvmx__pip__stat1__prtx_1_1cvmx__pip__stat1__prtx__s.html#a390bd2cf665df35341808f1a79d2b499">04714</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat1__prtx_1_1cvmx__pip__stat1__prtx__s.html#a390bd2cf665df35341808f1a79d2b499">octs</a>                         : 48;
<a name="l04715"></a><a class="code" href="structcvmx__pip__stat1__prtx_1_1cvmx__pip__stat1__prtx__s.html#a5f3bee42ab8033274c4bde66e6b04c76">04715</a>     uint64_t <a class="code" href="structcvmx__pip__stat1__prtx_1_1cvmx__pip__stat1__prtx__s.html#a5f3bee42ab8033274c4bde66e6b04c76">reserved_48_63</a>               : 16;
<a name="l04716"></a>04716 <span class="preprocessor">#endif</span>
<a name="l04717"></a>04717 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__stat1__prtx.html#ae266b7f03ed4e547591793a6aa59c9cd">s</a>;
<a name="l04718"></a><a class="code" href="unioncvmx__pip__stat1__prtx.html#ac678a0a3018b760ae31719d9ce11449f">04718</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat1__prtx_1_1cvmx__pip__stat1__prtx__s.html">cvmx_pip_stat1_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat1__prtx.html#ac678a0a3018b760ae31719d9ce11449f">cn30xx</a>;
<a name="l04719"></a><a class="code" href="unioncvmx__pip__stat1__prtx.html#a64419e4dd32c956f25b006ce0c9d4793">04719</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat1__prtx_1_1cvmx__pip__stat1__prtx__s.html">cvmx_pip_stat1_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat1__prtx.html#a64419e4dd32c956f25b006ce0c9d4793">cn31xx</a>;
<a name="l04720"></a><a class="code" href="unioncvmx__pip__stat1__prtx.html#ae04e7cb869565998a66a354af276ad57">04720</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat1__prtx_1_1cvmx__pip__stat1__prtx__s.html">cvmx_pip_stat1_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat1__prtx.html#ae04e7cb869565998a66a354af276ad57">cn38xx</a>;
<a name="l04721"></a><a class="code" href="unioncvmx__pip__stat1__prtx.html#aa73ee52e52a00214d2c9ac1b8984155e">04721</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat1__prtx_1_1cvmx__pip__stat1__prtx__s.html">cvmx_pip_stat1_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat1__prtx.html#aa73ee52e52a00214d2c9ac1b8984155e">cn38xxp2</a>;
<a name="l04722"></a><a class="code" href="unioncvmx__pip__stat1__prtx.html#a222d086ae0dd5903d4d9dc51e1cec952">04722</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat1__prtx_1_1cvmx__pip__stat1__prtx__s.html">cvmx_pip_stat1_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat1__prtx.html#a222d086ae0dd5903d4d9dc51e1cec952">cn50xx</a>;
<a name="l04723"></a><a class="code" href="unioncvmx__pip__stat1__prtx.html#ac09577a18cea9cdac01cce28c01da97b">04723</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat1__prtx_1_1cvmx__pip__stat1__prtx__s.html">cvmx_pip_stat1_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat1__prtx.html#ac09577a18cea9cdac01cce28c01da97b">cn52xx</a>;
<a name="l04724"></a><a class="code" href="unioncvmx__pip__stat1__prtx.html#a75dd365d65682fc684b88b0d5e4410a4">04724</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat1__prtx_1_1cvmx__pip__stat1__prtx__s.html">cvmx_pip_stat1_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat1__prtx.html#a75dd365d65682fc684b88b0d5e4410a4">cn52xxp1</a>;
<a name="l04725"></a><a class="code" href="unioncvmx__pip__stat1__prtx.html#a65515c56a1da8590f3d47fb857b96dbe">04725</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat1__prtx_1_1cvmx__pip__stat1__prtx__s.html">cvmx_pip_stat1_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat1__prtx.html#a65515c56a1da8590f3d47fb857b96dbe">cn56xx</a>;
<a name="l04726"></a><a class="code" href="unioncvmx__pip__stat1__prtx.html#adac9410840e6ce2baa50dfbc0c4e9dd5">04726</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat1__prtx_1_1cvmx__pip__stat1__prtx__s.html">cvmx_pip_stat1_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat1__prtx.html#adac9410840e6ce2baa50dfbc0c4e9dd5">cn56xxp1</a>;
<a name="l04727"></a><a class="code" href="unioncvmx__pip__stat1__prtx.html#ab2528f108095c16d621530f3fa0d1d1d">04727</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat1__prtx_1_1cvmx__pip__stat1__prtx__s.html">cvmx_pip_stat1_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat1__prtx.html#ab2528f108095c16d621530f3fa0d1d1d">cn58xx</a>;
<a name="l04728"></a><a class="code" href="unioncvmx__pip__stat1__prtx.html#add1a4c48f27628c06c0e43eb796c860d">04728</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat1__prtx_1_1cvmx__pip__stat1__prtx__s.html">cvmx_pip_stat1_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat1__prtx.html#add1a4c48f27628c06c0e43eb796c860d">cn58xxp1</a>;
<a name="l04729"></a><a class="code" href="unioncvmx__pip__stat1__prtx.html#a43ef5255e2ce89624fa4440a993fbb00">04729</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat1__prtx_1_1cvmx__pip__stat1__prtx__s.html">cvmx_pip_stat1_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat1__prtx.html#a43ef5255e2ce89624fa4440a993fbb00">cn61xx</a>;
<a name="l04730"></a><a class="code" href="unioncvmx__pip__stat1__prtx.html#a8ddfe4024dc410f31af43135f49bce04">04730</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat1__prtx_1_1cvmx__pip__stat1__prtx__s.html">cvmx_pip_stat1_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat1__prtx.html#a8ddfe4024dc410f31af43135f49bce04">cn63xx</a>;
<a name="l04731"></a><a class="code" href="unioncvmx__pip__stat1__prtx.html#aa2944dd491afb0e217bbfeb92d21c0db">04731</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat1__prtx_1_1cvmx__pip__stat1__prtx__s.html">cvmx_pip_stat1_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat1__prtx.html#aa2944dd491afb0e217bbfeb92d21c0db">cn63xxp1</a>;
<a name="l04732"></a><a class="code" href="unioncvmx__pip__stat1__prtx.html#afd93f17be71636a921188b019d4600a4">04732</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat1__prtx_1_1cvmx__pip__stat1__prtx__s.html">cvmx_pip_stat1_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat1__prtx.html#afd93f17be71636a921188b019d4600a4">cn66xx</a>;
<a name="l04733"></a><a class="code" href="unioncvmx__pip__stat1__prtx.html#a7ae77cdc575defc8243b68724f171b14">04733</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat1__prtx_1_1cvmx__pip__stat1__prtx__s.html">cvmx_pip_stat1_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat1__prtx.html#a7ae77cdc575defc8243b68724f171b14">cn70xx</a>;
<a name="l04734"></a><a class="code" href="unioncvmx__pip__stat1__prtx.html#acc0971aacc6b2e07db907fc03bf7136a">04734</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat1__prtx_1_1cvmx__pip__stat1__prtx__s.html">cvmx_pip_stat1_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat1__prtx.html#acc0971aacc6b2e07db907fc03bf7136a">cn70xxp1</a>;
<a name="l04735"></a><a class="code" href="unioncvmx__pip__stat1__prtx.html#ae894f2b84d01c273291173d47c6e6139">04735</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat1__prtx_1_1cvmx__pip__stat1__prtx__s.html">cvmx_pip_stat1_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat1__prtx.html#ae894f2b84d01c273291173d47c6e6139">cnf71xx</a>;
<a name="l04736"></a>04736 };
<a name="l04737"></a><a class="code" href="cvmx-pip-defs_8h.html#ab3a601b8a5789b7b2eb04f166f18edf9">04737</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat1__prtx.html" title="cvmx_pip_stat1_prt#">cvmx_pip_stat1_prtx</a> <a class="code" href="unioncvmx__pip__stat1__prtx.html" title="cvmx_pip_stat1_prt#">cvmx_pip_stat1_prtx_t</a>;
<a name="l04738"></a>04738 <span class="comment"></span>
<a name="l04739"></a>04739 <span class="comment">/**</span>
<a name="l04740"></a>04740 <span class="comment"> * cvmx_pip_stat2_#</span>
<a name="l04741"></a>04741 <span class="comment"> *</span>
<a name="l04742"></a>04742 <span class="comment"> * PIP_STAT2_X = PIP_STAT_PKTS     / PIP_STAT_RAW</span>
<a name="l04743"></a>04743 <span class="comment"> *</span>
<a name="l04744"></a>04744 <span class="comment"> */</span>
<a name="l04745"></a><a class="code" href="unioncvmx__pip__stat2__x.html">04745</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat2__x.html" title="cvmx_pip_stat2_#">cvmx_pip_stat2_x</a> {
<a name="l04746"></a><a class="code" href="unioncvmx__pip__stat2__x.html#adaa51c123fcf1a337b6c5150652eb45f">04746</a>     uint64_t <a class="code" href="unioncvmx__pip__stat2__x.html#adaa51c123fcf1a337b6c5150652eb45f">u64</a>;
<a name="l04747"></a><a class="code" href="structcvmx__pip__stat2__x_1_1cvmx__pip__stat2__x__s.html">04747</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat2__x_1_1cvmx__pip__stat2__x__s.html">cvmx_pip_stat2_x_s</a> {
<a name="l04748"></a>04748 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04749"></a>04749 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat2__x_1_1cvmx__pip__stat2__x__s.html#a33e9a5ef4fd826764a9b1c1f54bb503c">pkts</a>                         : 32; <span class="comment">/**&lt; Number of packets processed by PIP */</span>
<a name="l04750"></a>04750     uint64_t <a class="code" href="structcvmx__pip__stat2__x_1_1cvmx__pip__stat2__x__s.html#ae60fe6a1341893d92900e8011c3681aa">raw</a>                          : 32; <span class="comment">/**&lt; RAWFULL + RAWSCH Packets without an L1/L2 error</span>
<a name="l04751"></a>04751 <span class="comment">                                                         received by PIP per port */</span>
<a name="l04752"></a>04752 <span class="preprocessor">#else</span>
<a name="l04753"></a><a class="code" href="structcvmx__pip__stat2__x_1_1cvmx__pip__stat2__x__s.html#ae60fe6a1341893d92900e8011c3681aa">04753</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat2__x_1_1cvmx__pip__stat2__x__s.html#ae60fe6a1341893d92900e8011c3681aa">raw</a>                          : 32;
<a name="l04754"></a><a class="code" href="structcvmx__pip__stat2__x_1_1cvmx__pip__stat2__x__s.html#a33e9a5ef4fd826764a9b1c1f54bb503c">04754</a>     uint64_t <a class="code" href="structcvmx__pip__stat2__x_1_1cvmx__pip__stat2__x__s.html#a33e9a5ef4fd826764a9b1c1f54bb503c">pkts</a>                         : 32;
<a name="l04755"></a>04755 <span class="preprocessor">#endif</span>
<a name="l04756"></a>04756 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__stat2__x.html#a1cad62b906990e7b1f2aec246412086d">s</a>;
<a name="l04757"></a><a class="code" href="unioncvmx__pip__stat2__x.html#a0264ad6c57419c14b600d72c8e80f5e3">04757</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat2__x_1_1cvmx__pip__stat2__x__s.html">cvmx_pip_stat2_x_s</a>             <a class="code" href="unioncvmx__pip__stat2__x.html#a0264ad6c57419c14b600d72c8e80f5e3">cn68xx</a>;
<a name="l04758"></a><a class="code" href="unioncvmx__pip__stat2__x.html#a64598ab7a15c50da0ee9e314af2aecb8">04758</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat2__x_1_1cvmx__pip__stat2__x__s.html">cvmx_pip_stat2_x_s</a>             <a class="code" href="unioncvmx__pip__stat2__x.html#a64598ab7a15c50da0ee9e314af2aecb8">cn68xxp1</a>;
<a name="l04759"></a>04759 };
<a name="l04760"></a><a class="code" href="cvmx-pip-defs_8h.html#ae5c8d40ce086127469cf1de98c33b5a3">04760</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat2__x.html" title="cvmx_pip_stat2_#">cvmx_pip_stat2_x</a> <a class="code" href="unioncvmx__pip__stat2__x.html" title="cvmx_pip_stat2_#">cvmx_pip_stat2_x_t</a>;
<a name="l04761"></a>04761 <span class="comment"></span>
<a name="l04762"></a>04762 <span class="comment">/**</span>
<a name="l04763"></a>04763 <span class="comment"> * cvmx_pip_stat2_prt#</span>
<a name="l04764"></a>04764 <span class="comment"> *</span>
<a name="l04765"></a>04765 <span class="comment"> * PIP_STAT2_PRTX = PIP_STAT_PKTS     / PIP_STAT_RAW</span>
<a name="l04766"></a>04766 <span class="comment"> *</span>
<a name="l04767"></a>04767 <span class="comment"> */</span>
<a name="l04768"></a><a class="code" href="unioncvmx__pip__stat2__prtx.html">04768</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat2__prtx.html" title="cvmx_pip_stat2_prt#">cvmx_pip_stat2_prtx</a> {
<a name="l04769"></a><a class="code" href="unioncvmx__pip__stat2__prtx.html#ac772eef5d34924c70638beb7218c2647">04769</a>     uint64_t <a class="code" href="unioncvmx__pip__stat2__prtx.html#ac772eef5d34924c70638beb7218c2647">u64</a>;
<a name="l04770"></a><a class="code" href="structcvmx__pip__stat2__prtx_1_1cvmx__pip__stat2__prtx__s.html">04770</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat2__prtx_1_1cvmx__pip__stat2__prtx__s.html">cvmx_pip_stat2_prtx_s</a> {
<a name="l04771"></a>04771 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04772"></a>04772 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat2__prtx_1_1cvmx__pip__stat2__prtx__s.html#ae895c8aeb5ddf84efbc670d57c5249a5">pkts</a>                         : 32; <span class="comment">/**&lt; Number of packets processed by PIP */</span>
<a name="l04773"></a>04773     uint64_t <a class="code" href="structcvmx__pip__stat2__prtx_1_1cvmx__pip__stat2__prtx__s.html#ad68e89be3a9f38eee43b6a67872be79f">raw</a>                          : 32; <span class="comment">/**&lt; RAWFULL + RAWSCH Packets without an L1/L2 error</span>
<a name="l04774"></a>04774 <span class="comment">                                                         received by PIP per port */</span>
<a name="l04775"></a>04775 <span class="preprocessor">#else</span>
<a name="l04776"></a><a class="code" href="structcvmx__pip__stat2__prtx_1_1cvmx__pip__stat2__prtx__s.html#ad68e89be3a9f38eee43b6a67872be79f">04776</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat2__prtx_1_1cvmx__pip__stat2__prtx__s.html#ad68e89be3a9f38eee43b6a67872be79f">raw</a>                          : 32;
<a name="l04777"></a><a class="code" href="structcvmx__pip__stat2__prtx_1_1cvmx__pip__stat2__prtx__s.html#ae895c8aeb5ddf84efbc670d57c5249a5">04777</a>     uint64_t <a class="code" href="structcvmx__pip__stat2__prtx_1_1cvmx__pip__stat2__prtx__s.html#ae895c8aeb5ddf84efbc670d57c5249a5">pkts</a>                         : 32;
<a name="l04778"></a>04778 <span class="preprocessor">#endif</span>
<a name="l04779"></a>04779 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__stat2__prtx.html#ad547189f4850cb4946b8e827f59971e2">s</a>;
<a name="l04780"></a><a class="code" href="unioncvmx__pip__stat2__prtx.html#a24ddb42054862e6afc71f2c39f646d92">04780</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat2__prtx_1_1cvmx__pip__stat2__prtx__s.html">cvmx_pip_stat2_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat2__prtx.html#a24ddb42054862e6afc71f2c39f646d92">cn30xx</a>;
<a name="l04781"></a><a class="code" href="unioncvmx__pip__stat2__prtx.html#a29d9b976d3017584587e82607d0c545d">04781</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat2__prtx_1_1cvmx__pip__stat2__prtx__s.html">cvmx_pip_stat2_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat2__prtx.html#a29d9b976d3017584587e82607d0c545d">cn31xx</a>;
<a name="l04782"></a><a class="code" href="unioncvmx__pip__stat2__prtx.html#a3b1bb6cc3d73b44c4eeeba36a3b7ccd6">04782</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat2__prtx_1_1cvmx__pip__stat2__prtx__s.html">cvmx_pip_stat2_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat2__prtx.html#a3b1bb6cc3d73b44c4eeeba36a3b7ccd6">cn38xx</a>;
<a name="l04783"></a><a class="code" href="unioncvmx__pip__stat2__prtx.html#a35b5e172ceb4f407ff7236ff25afc593">04783</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat2__prtx_1_1cvmx__pip__stat2__prtx__s.html">cvmx_pip_stat2_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat2__prtx.html#a35b5e172ceb4f407ff7236ff25afc593">cn38xxp2</a>;
<a name="l04784"></a><a class="code" href="unioncvmx__pip__stat2__prtx.html#a0abcb2bc007878fbb8290a59fa6bdbf0">04784</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat2__prtx_1_1cvmx__pip__stat2__prtx__s.html">cvmx_pip_stat2_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat2__prtx.html#a0abcb2bc007878fbb8290a59fa6bdbf0">cn50xx</a>;
<a name="l04785"></a><a class="code" href="unioncvmx__pip__stat2__prtx.html#a65ecc56e69e7ebfe70851d37e19ed240">04785</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat2__prtx_1_1cvmx__pip__stat2__prtx__s.html">cvmx_pip_stat2_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat2__prtx.html#a65ecc56e69e7ebfe70851d37e19ed240">cn52xx</a>;
<a name="l04786"></a><a class="code" href="unioncvmx__pip__stat2__prtx.html#aa3bea523f9d4d4f7af68a62293ff67d4">04786</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat2__prtx_1_1cvmx__pip__stat2__prtx__s.html">cvmx_pip_stat2_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat2__prtx.html#aa3bea523f9d4d4f7af68a62293ff67d4">cn52xxp1</a>;
<a name="l04787"></a><a class="code" href="unioncvmx__pip__stat2__prtx.html#ad8046de5f819b34a364914297452e413">04787</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat2__prtx_1_1cvmx__pip__stat2__prtx__s.html">cvmx_pip_stat2_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat2__prtx.html#ad8046de5f819b34a364914297452e413">cn56xx</a>;
<a name="l04788"></a><a class="code" href="unioncvmx__pip__stat2__prtx.html#a47c11000545d59317f01521b816828c9">04788</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat2__prtx_1_1cvmx__pip__stat2__prtx__s.html">cvmx_pip_stat2_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat2__prtx.html#a47c11000545d59317f01521b816828c9">cn56xxp1</a>;
<a name="l04789"></a><a class="code" href="unioncvmx__pip__stat2__prtx.html#a33dc72b923c60bfe5fb769603cbb389f">04789</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat2__prtx_1_1cvmx__pip__stat2__prtx__s.html">cvmx_pip_stat2_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat2__prtx.html#a33dc72b923c60bfe5fb769603cbb389f">cn58xx</a>;
<a name="l04790"></a><a class="code" href="unioncvmx__pip__stat2__prtx.html#a50286fb3d74e496e99052fdbfb3fea47">04790</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat2__prtx_1_1cvmx__pip__stat2__prtx__s.html">cvmx_pip_stat2_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat2__prtx.html#a50286fb3d74e496e99052fdbfb3fea47">cn58xxp1</a>;
<a name="l04791"></a><a class="code" href="unioncvmx__pip__stat2__prtx.html#a71420b88f494d9cab8d17b8ca3e4ea4f">04791</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat2__prtx_1_1cvmx__pip__stat2__prtx__s.html">cvmx_pip_stat2_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat2__prtx.html#a71420b88f494d9cab8d17b8ca3e4ea4f">cn61xx</a>;
<a name="l04792"></a><a class="code" href="unioncvmx__pip__stat2__prtx.html#a78c655a3b6b5315020142bb1836f1fe8">04792</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat2__prtx_1_1cvmx__pip__stat2__prtx__s.html">cvmx_pip_stat2_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat2__prtx.html#a78c655a3b6b5315020142bb1836f1fe8">cn63xx</a>;
<a name="l04793"></a><a class="code" href="unioncvmx__pip__stat2__prtx.html#aa4043f4b3d4b936b2533da3cdba70e10">04793</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat2__prtx_1_1cvmx__pip__stat2__prtx__s.html">cvmx_pip_stat2_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat2__prtx.html#aa4043f4b3d4b936b2533da3cdba70e10">cn63xxp1</a>;
<a name="l04794"></a><a class="code" href="unioncvmx__pip__stat2__prtx.html#a8d58276ac74d24c8a4a1d3b2cde1a2c1">04794</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat2__prtx_1_1cvmx__pip__stat2__prtx__s.html">cvmx_pip_stat2_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat2__prtx.html#a8d58276ac74d24c8a4a1d3b2cde1a2c1">cn66xx</a>;
<a name="l04795"></a><a class="code" href="unioncvmx__pip__stat2__prtx.html#ae4cfcadef3aa06e70341a00a34bd35b0">04795</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat2__prtx_1_1cvmx__pip__stat2__prtx__s.html">cvmx_pip_stat2_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat2__prtx.html#ae4cfcadef3aa06e70341a00a34bd35b0">cn70xx</a>;
<a name="l04796"></a><a class="code" href="unioncvmx__pip__stat2__prtx.html#a29310874d0154cdeebcd6049e065f5f7">04796</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat2__prtx_1_1cvmx__pip__stat2__prtx__s.html">cvmx_pip_stat2_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat2__prtx.html#a29310874d0154cdeebcd6049e065f5f7">cn70xxp1</a>;
<a name="l04797"></a><a class="code" href="unioncvmx__pip__stat2__prtx.html#a8cdee1ae34b0fa206b9abd85edb3fd35">04797</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat2__prtx_1_1cvmx__pip__stat2__prtx__s.html">cvmx_pip_stat2_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat2__prtx.html#a8cdee1ae34b0fa206b9abd85edb3fd35">cnf71xx</a>;
<a name="l04798"></a>04798 };
<a name="l04799"></a><a class="code" href="cvmx-pip-defs_8h.html#ab397d802d6b28bc90a3b260d6c5e7fb2">04799</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat2__prtx.html" title="cvmx_pip_stat2_prt#">cvmx_pip_stat2_prtx</a> <a class="code" href="unioncvmx__pip__stat2__prtx.html" title="cvmx_pip_stat2_prt#">cvmx_pip_stat2_prtx_t</a>;
<a name="l04800"></a>04800 <span class="comment"></span>
<a name="l04801"></a>04801 <span class="comment">/**</span>
<a name="l04802"></a>04802 <span class="comment"> * cvmx_pip_stat3_#</span>
<a name="l04803"></a>04803 <span class="comment"> *</span>
<a name="l04804"></a>04804 <span class="comment"> * PIP_STAT3_X = PIP_STAT_BCST     / PIP_STAT_MCST</span>
<a name="l04805"></a>04805 <span class="comment"> *</span>
<a name="l04806"></a>04806 <span class="comment"> */</span>
<a name="l04807"></a><a class="code" href="unioncvmx__pip__stat3__x.html">04807</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat3__x.html" title="cvmx_pip_stat3_#">cvmx_pip_stat3_x</a> {
<a name="l04808"></a><a class="code" href="unioncvmx__pip__stat3__x.html#a5e2441639c03b6725fcb5ecdbd473f87">04808</a>     uint64_t <a class="code" href="unioncvmx__pip__stat3__x.html#a5e2441639c03b6725fcb5ecdbd473f87">u64</a>;
<a name="l04809"></a><a class="code" href="structcvmx__pip__stat3__x_1_1cvmx__pip__stat3__x__s.html">04809</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat3__x_1_1cvmx__pip__stat3__x__s.html">cvmx_pip_stat3_x_s</a> {
<a name="l04810"></a>04810 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04811"></a>04811 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat3__x_1_1cvmx__pip__stat3__x__s.html#a3acebb7e1d5731272481b37c89ae711d">bcst</a>                         : 32; <span class="comment">/**&lt; Number of indentified L2 broadcast packets</span>
<a name="l04812"></a>04812 <span class="comment">                                                         Does not include multicast packets</span>
<a name="l04813"></a>04813 <span class="comment">                                                         Only includes packets whose parse mode is</span>
<a name="l04814"></a>04814 <span class="comment">                                                         SKIP_TO_L2. */</span>
<a name="l04815"></a>04815     uint64_t <a class="code" href="structcvmx__pip__stat3__x_1_1cvmx__pip__stat3__x__s.html#a0d4342b42bf63decfbde80adb96b80bd">mcst</a>                         : 32; <span class="comment">/**&lt; Number of indentified L2 multicast packets</span>
<a name="l04816"></a>04816 <span class="comment">                                                         Does not include broadcast packets</span>
<a name="l04817"></a>04817 <span class="comment">                                                         Only includes packets whose parse mode is</span>
<a name="l04818"></a>04818 <span class="comment">                                                         SKIP_TO_L2. */</span>
<a name="l04819"></a>04819 <span class="preprocessor">#else</span>
<a name="l04820"></a><a class="code" href="structcvmx__pip__stat3__x_1_1cvmx__pip__stat3__x__s.html#a0d4342b42bf63decfbde80adb96b80bd">04820</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat3__x_1_1cvmx__pip__stat3__x__s.html#a0d4342b42bf63decfbde80adb96b80bd">mcst</a>                         : 32;
<a name="l04821"></a><a class="code" href="structcvmx__pip__stat3__x_1_1cvmx__pip__stat3__x__s.html#a3acebb7e1d5731272481b37c89ae711d">04821</a>     uint64_t <a class="code" href="structcvmx__pip__stat3__x_1_1cvmx__pip__stat3__x__s.html#a3acebb7e1d5731272481b37c89ae711d">bcst</a>                         : 32;
<a name="l04822"></a>04822 <span class="preprocessor">#endif</span>
<a name="l04823"></a>04823 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__stat3__x.html#a373632de4130913816968e8b09cc1059">s</a>;
<a name="l04824"></a><a class="code" href="unioncvmx__pip__stat3__x.html#a4ec788cd3bd4d535a9d87973c915204c">04824</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat3__x_1_1cvmx__pip__stat3__x__s.html">cvmx_pip_stat3_x_s</a>             <a class="code" href="unioncvmx__pip__stat3__x.html#a4ec788cd3bd4d535a9d87973c915204c">cn68xx</a>;
<a name="l04825"></a><a class="code" href="unioncvmx__pip__stat3__x.html#a3568707276544f445f595f94809222f1">04825</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat3__x_1_1cvmx__pip__stat3__x__s.html">cvmx_pip_stat3_x_s</a>             <a class="code" href="unioncvmx__pip__stat3__x.html#a3568707276544f445f595f94809222f1">cn68xxp1</a>;
<a name="l04826"></a>04826 };
<a name="l04827"></a><a class="code" href="cvmx-pip-defs_8h.html#aa28b6501c65e304f2f722029e42ea8e6">04827</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat3__x.html" title="cvmx_pip_stat3_#">cvmx_pip_stat3_x</a> <a class="code" href="unioncvmx__pip__stat3__x.html" title="cvmx_pip_stat3_#">cvmx_pip_stat3_x_t</a>;
<a name="l04828"></a>04828 <span class="comment"></span>
<a name="l04829"></a>04829 <span class="comment">/**</span>
<a name="l04830"></a>04830 <span class="comment"> * cvmx_pip_stat3_prt#</span>
<a name="l04831"></a>04831 <span class="comment"> *</span>
<a name="l04832"></a>04832 <span class="comment"> * PIP_STAT3_PRTX = PIP_STAT_BCST     / PIP_STAT_MCST</span>
<a name="l04833"></a>04833 <span class="comment"> *</span>
<a name="l04834"></a>04834 <span class="comment"> */</span>
<a name="l04835"></a><a class="code" href="unioncvmx__pip__stat3__prtx.html">04835</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat3__prtx.html" title="cvmx_pip_stat3_prt#">cvmx_pip_stat3_prtx</a> {
<a name="l04836"></a><a class="code" href="unioncvmx__pip__stat3__prtx.html#a09746d95f3be2a8214fd5509dc82c1f7">04836</a>     uint64_t <a class="code" href="unioncvmx__pip__stat3__prtx.html#a09746d95f3be2a8214fd5509dc82c1f7">u64</a>;
<a name="l04837"></a><a class="code" href="structcvmx__pip__stat3__prtx_1_1cvmx__pip__stat3__prtx__s.html">04837</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat3__prtx_1_1cvmx__pip__stat3__prtx__s.html">cvmx_pip_stat3_prtx_s</a> {
<a name="l04838"></a>04838 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04839"></a>04839 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat3__prtx_1_1cvmx__pip__stat3__prtx__s.html#aaf6d4cdab22d66d9424b7387c9baf99f">bcst</a>                         : 32; <span class="comment">/**&lt; Number of indentified L2 broadcast packets</span>
<a name="l04840"></a>04840 <span class="comment">                                                         Does not include multicast packets</span>
<a name="l04841"></a>04841 <span class="comment">                                                         Only includes packets whose parse mode is</span>
<a name="l04842"></a>04842 <span class="comment">                                                         SKIP_TO_L2. */</span>
<a name="l04843"></a>04843     uint64_t <a class="code" href="structcvmx__pip__stat3__prtx_1_1cvmx__pip__stat3__prtx__s.html#a0f23ac06d53a41febccaecfc0139fa6f">mcst</a>                         : 32; <span class="comment">/**&lt; Number of indentified L2 multicast packets</span>
<a name="l04844"></a>04844 <span class="comment">                                                         Does not include broadcast packets</span>
<a name="l04845"></a>04845 <span class="comment">                                                         Only includes packets whose parse mode is</span>
<a name="l04846"></a>04846 <span class="comment">                                                         SKIP_TO_L2. */</span>
<a name="l04847"></a>04847 <span class="preprocessor">#else</span>
<a name="l04848"></a><a class="code" href="structcvmx__pip__stat3__prtx_1_1cvmx__pip__stat3__prtx__s.html#a0f23ac06d53a41febccaecfc0139fa6f">04848</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat3__prtx_1_1cvmx__pip__stat3__prtx__s.html#a0f23ac06d53a41febccaecfc0139fa6f">mcst</a>                         : 32;
<a name="l04849"></a><a class="code" href="structcvmx__pip__stat3__prtx_1_1cvmx__pip__stat3__prtx__s.html#aaf6d4cdab22d66d9424b7387c9baf99f">04849</a>     uint64_t <a class="code" href="structcvmx__pip__stat3__prtx_1_1cvmx__pip__stat3__prtx__s.html#aaf6d4cdab22d66d9424b7387c9baf99f">bcst</a>                         : 32;
<a name="l04850"></a>04850 <span class="preprocessor">#endif</span>
<a name="l04851"></a>04851 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__stat3__prtx.html#ab44ab4ca2e44e3437fd9fa594a28a388">s</a>;
<a name="l04852"></a><a class="code" href="unioncvmx__pip__stat3__prtx.html#a09799214cba2e2fd82d2cbd9d411da7d">04852</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat3__prtx_1_1cvmx__pip__stat3__prtx__s.html">cvmx_pip_stat3_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat3__prtx.html#a09799214cba2e2fd82d2cbd9d411da7d">cn30xx</a>;
<a name="l04853"></a><a class="code" href="unioncvmx__pip__stat3__prtx.html#a92fc5a4c14b3e68ca63f7c56681235d3">04853</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat3__prtx_1_1cvmx__pip__stat3__prtx__s.html">cvmx_pip_stat3_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat3__prtx.html#a92fc5a4c14b3e68ca63f7c56681235d3">cn31xx</a>;
<a name="l04854"></a><a class="code" href="unioncvmx__pip__stat3__prtx.html#a4e2f1404398a98b659b2f9cc79bb0551">04854</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat3__prtx_1_1cvmx__pip__stat3__prtx__s.html">cvmx_pip_stat3_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat3__prtx.html#a4e2f1404398a98b659b2f9cc79bb0551">cn38xx</a>;
<a name="l04855"></a><a class="code" href="unioncvmx__pip__stat3__prtx.html#a508e925e81bfe300b642e1f5e8b9837c">04855</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat3__prtx_1_1cvmx__pip__stat3__prtx__s.html">cvmx_pip_stat3_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat3__prtx.html#a508e925e81bfe300b642e1f5e8b9837c">cn38xxp2</a>;
<a name="l04856"></a><a class="code" href="unioncvmx__pip__stat3__prtx.html#a43cba04ca890b85e0752650549ab29b0">04856</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat3__prtx_1_1cvmx__pip__stat3__prtx__s.html">cvmx_pip_stat3_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat3__prtx.html#a43cba04ca890b85e0752650549ab29b0">cn50xx</a>;
<a name="l04857"></a><a class="code" href="unioncvmx__pip__stat3__prtx.html#afd9283097ac2784bc9b27387608ce209">04857</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat3__prtx_1_1cvmx__pip__stat3__prtx__s.html">cvmx_pip_stat3_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat3__prtx.html#afd9283097ac2784bc9b27387608ce209">cn52xx</a>;
<a name="l04858"></a><a class="code" href="unioncvmx__pip__stat3__prtx.html#ad26de89ae11b6563f1e4ae0d89290690">04858</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat3__prtx_1_1cvmx__pip__stat3__prtx__s.html">cvmx_pip_stat3_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat3__prtx.html#ad26de89ae11b6563f1e4ae0d89290690">cn52xxp1</a>;
<a name="l04859"></a><a class="code" href="unioncvmx__pip__stat3__prtx.html#a134b50d4594075c67b75da7ee9427ece">04859</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat3__prtx_1_1cvmx__pip__stat3__prtx__s.html">cvmx_pip_stat3_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat3__prtx.html#a134b50d4594075c67b75da7ee9427ece">cn56xx</a>;
<a name="l04860"></a><a class="code" href="unioncvmx__pip__stat3__prtx.html#aba246c2b2fcb71a4d2d491a7b4cbe38e">04860</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat3__prtx_1_1cvmx__pip__stat3__prtx__s.html">cvmx_pip_stat3_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat3__prtx.html#aba246c2b2fcb71a4d2d491a7b4cbe38e">cn56xxp1</a>;
<a name="l04861"></a><a class="code" href="unioncvmx__pip__stat3__prtx.html#a5f791c88b2338e1a24287055874e8391">04861</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat3__prtx_1_1cvmx__pip__stat3__prtx__s.html">cvmx_pip_stat3_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat3__prtx.html#a5f791c88b2338e1a24287055874e8391">cn58xx</a>;
<a name="l04862"></a><a class="code" href="unioncvmx__pip__stat3__prtx.html#a1db9ffbebd63657d6c46fa339c4c4f91">04862</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat3__prtx_1_1cvmx__pip__stat3__prtx__s.html">cvmx_pip_stat3_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat3__prtx.html#a1db9ffbebd63657d6c46fa339c4c4f91">cn58xxp1</a>;
<a name="l04863"></a><a class="code" href="unioncvmx__pip__stat3__prtx.html#a1342ca16aa91628b822f316108afffce">04863</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat3__prtx_1_1cvmx__pip__stat3__prtx__s.html">cvmx_pip_stat3_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat3__prtx.html#a1342ca16aa91628b822f316108afffce">cn61xx</a>;
<a name="l04864"></a><a class="code" href="unioncvmx__pip__stat3__prtx.html#af739093bfd8a965dd8eb0894cd52166e">04864</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat3__prtx_1_1cvmx__pip__stat3__prtx__s.html">cvmx_pip_stat3_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat3__prtx.html#af739093bfd8a965dd8eb0894cd52166e">cn63xx</a>;
<a name="l04865"></a><a class="code" href="unioncvmx__pip__stat3__prtx.html#a1e4d8261e47f20a21d7367ab32fbe7db">04865</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat3__prtx_1_1cvmx__pip__stat3__prtx__s.html">cvmx_pip_stat3_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat3__prtx.html#a1e4d8261e47f20a21d7367ab32fbe7db">cn63xxp1</a>;
<a name="l04866"></a><a class="code" href="unioncvmx__pip__stat3__prtx.html#afec67c6cfdaae596dfa082494b80c34d">04866</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat3__prtx_1_1cvmx__pip__stat3__prtx__s.html">cvmx_pip_stat3_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat3__prtx.html#afec67c6cfdaae596dfa082494b80c34d">cn66xx</a>;
<a name="l04867"></a><a class="code" href="unioncvmx__pip__stat3__prtx.html#a52d4034d9cda04342dfeadcbd0e044a2">04867</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat3__prtx_1_1cvmx__pip__stat3__prtx__s.html">cvmx_pip_stat3_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat3__prtx.html#a52d4034d9cda04342dfeadcbd0e044a2">cn70xx</a>;
<a name="l04868"></a><a class="code" href="unioncvmx__pip__stat3__prtx.html#ab44db5566985d92ad04cb9bcea73d343">04868</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat3__prtx_1_1cvmx__pip__stat3__prtx__s.html">cvmx_pip_stat3_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat3__prtx.html#ab44db5566985d92ad04cb9bcea73d343">cn70xxp1</a>;
<a name="l04869"></a><a class="code" href="unioncvmx__pip__stat3__prtx.html#ac5d306642cee75b28e211b654af0fad9">04869</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat3__prtx_1_1cvmx__pip__stat3__prtx__s.html">cvmx_pip_stat3_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat3__prtx.html#ac5d306642cee75b28e211b654af0fad9">cnf71xx</a>;
<a name="l04870"></a>04870 };
<a name="l04871"></a><a class="code" href="cvmx-pip-defs_8h.html#ac5ab495ac92762e1f731860b8d94e8de">04871</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat3__prtx.html" title="cvmx_pip_stat3_prt#">cvmx_pip_stat3_prtx</a> <a class="code" href="unioncvmx__pip__stat3__prtx.html" title="cvmx_pip_stat3_prt#">cvmx_pip_stat3_prtx_t</a>;
<a name="l04872"></a>04872 <span class="comment"></span>
<a name="l04873"></a>04873 <span class="comment">/**</span>
<a name="l04874"></a>04874 <span class="comment"> * cvmx_pip_stat4_#</span>
<a name="l04875"></a>04875 <span class="comment"> *</span>
<a name="l04876"></a>04876 <span class="comment"> * PIP_STAT4_X = PIP_STAT_HIST1    / PIP_STAT_HIST0</span>
<a name="l04877"></a>04877 <span class="comment"> *</span>
<a name="l04878"></a>04878 <span class="comment"> */</span>
<a name="l04879"></a><a class="code" href="unioncvmx__pip__stat4__x.html">04879</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat4__x.html" title="cvmx_pip_stat4_#">cvmx_pip_stat4_x</a> {
<a name="l04880"></a><a class="code" href="unioncvmx__pip__stat4__x.html#a84ec9dced5afda8f25b0d42ebe7c53db">04880</a>     uint64_t <a class="code" href="unioncvmx__pip__stat4__x.html#a84ec9dced5afda8f25b0d42ebe7c53db">u64</a>;
<a name="l04881"></a><a class="code" href="structcvmx__pip__stat4__x_1_1cvmx__pip__stat4__x__s.html">04881</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat4__x_1_1cvmx__pip__stat4__x__s.html">cvmx_pip_stat4_x_s</a> {
<a name="l04882"></a>04882 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04883"></a>04883 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat4__x_1_1cvmx__pip__stat4__x__s.html#a506ef6da3d04e40e25720cbfde990ea9">h65to127</a>                     : 32; <span class="comment">/**&lt; Number of 65-127B packets */</span>
<a name="l04884"></a>04884     uint64_t <a class="code" href="structcvmx__pip__stat4__x_1_1cvmx__pip__stat4__x__s.html#ada993ab3f9bb17c63ef84e1737d5f4d2">h64</a>                          : 32; <span class="comment">/**&lt; Number of 1-64B packets */</span>
<a name="l04885"></a>04885 <span class="preprocessor">#else</span>
<a name="l04886"></a><a class="code" href="structcvmx__pip__stat4__x_1_1cvmx__pip__stat4__x__s.html#ada993ab3f9bb17c63ef84e1737d5f4d2">04886</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat4__x_1_1cvmx__pip__stat4__x__s.html#ada993ab3f9bb17c63ef84e1737d5f4d2">h64</a>                          : 32;
<a name="l04887"></a><a class="code" href="structcvmx__pip__stat4__x_1_1cvmx__pip__stat4__x__s.html#a506ef6da3d04e40e25720cbfde990ea9">04887</a>     uint64_t <a class="code" href="structcvmx__pip__stat4__x_1_1cvmx__pip__stat4__x__s.html#a506ef6da3d04e40e25720cbfde990ea9">h65to127</a>                     : 32;
<a name="l04888"></a>04888 <span class="preprocessor">#endif</span>
<a name="l04889"></a>04889 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__stat4__x.html#acaf2cfce7be37b1939f8deb1e1e6d895">s</a>;
<a name="l04890"></a><a class="code" href="unioncvmx__pip__stat4__x.html#aa3236f4c02dc5a6ad6af17e29e78fe34">04890</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat4__x_1_1cvmx__pip__stat4__x__s.html">cvmx_pip_stat4_x_s</a>             <a class="code" href="unioncvmx__pip__stat4__x.html#aa3236f4c02dc5a6ad6af17e29e78fe34">cn68xx</a>;
<a name="l04891"></a><a class="code" href="unioncvmx__pip__stat4__x.html#a9073ff18ee095594d900ea54bfc4f4f5">04891</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat4__x_1_1cvmx__pip__stat4__x__s.html">cvmx_pip_stat4_x_s</a>             <a class="code" href="unioncvmx__pip__stat4__x.html#a9073ff18ee095594d900ea54bfc4f4f5">cn68xxp1</a>;
<a name="l04892"></a>04892 };
<a name="l04893"></a><a class="code" href="cvmx-pip-defs_8h.html#a1e40beb4cd7e83bcc2f2f600cad1fd16">04893</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat4__x.html" title="cvmx_pip_stat4_#">cvmx_pip_stat4_x</a> <a class="code" href="unioncvmx__pip__stat4__x.html" title="cvmx_pip_stat4_#">cvmx_pip_stat4_x_t</a>;
<a name="l04894"></a>04894 <span class="comment"></span>
<a name="l04895"></a>04895 <span class="comment">/**</span>
<a name="l04896"></a>04896 <span class="comment"> * cvmx_pip_stat4_prt#</span>
<a name="l04897"></a>04897 <span class="comment"> *</span>
<a name="l04898"></a>04898 <span class="comment"> * PIP_STAT4_PRTX = PIP_STAT_HIST1    / PIP_STAT_HIST0</span>
<a name="l04899"></a>04899 <span class="comment"> *</span>
<a name="l04900"></a>04900 <span class="comment"> */</span>
<a name="l04901"></a><a class="code" href="unioncvmx__pip__stat4__prtx.html">04901</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat4__prtx.html" title="cvmx_pip_stat4_prt#">cvmx_pip_stat4_prtx</a> {
<a name="l04902"></a><a class="code" href="unioncvmx__pip__stat4__prtx.html#ab3fc20c85d1b46f6083f41805ea5295b">04902</a>     uint64_t <a class="code" href="unioncvmx__pip__stat4__prtx.html#ab3fc20c85d1b46f6083f41805ea5295b">u64</a>;
<a name="l04903"></a><a class="code" href="structcvmx__pip__stat4__prtx_1_1cvmx__pip__stat4__prtx__s.html">04903</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat4__prtx_1_1cvmx__pip__stat4__prtx__s.html">cvmx_pip_stat4_prtx_s</a> {
<a name="l04904"></a>04904 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04905"></a>04905 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat4__prtx_1_1cvmx__pip__stat4__prtx__s.html#a09a856a187b740f0d90309ef534104ee">h65to127</a>                     : 32; <span class="comment">/**&lt; Number of 65-127B packets */</span>
<a name="l04906"></a>04906     uint64_t <a class="code" href="structcvmx__pip__stat4__prtx_1_1cvmx__pip__stat4__prtx__s.html#adea341befad1fea04bbbb6c85185a2ed">h64</a>                          : 32; <span class="comment">/**&lt; Number of 1-64B packets */</span>
<a name="l04907"></a>04907 <span class="preprocessor">#else</span>
<a name="l04908"></a><a class="code" href="structcvmx__pip__stat4__prtx_1_1cvmx__pip__stat4__prtx__s.html#adea341befad1fea04bbbb6c85185a2ed">04908</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat4__prtx_1_1cvmx__pip__stat4__prtx__s.html#adea341befad1fea04bbbb6c85185a2ed">h64</a>                          : 32;
<a name="l04909"></a><a class="code" href="structcvmx__pip__stat4__prtx_1_1cvmx__pip__stat4__prtx__s.html#a09a856a187b740f0d90309ef534104ee">04909</a>     uint64_t <a class="code" href="structcvmx__pip__stat4__prtx_1_1cvmx__pip__stat4__prtx__s.html#a09a856a187b740f0d90309ef534104ee">h65to127</a>                     : 32;
<a name="l04910"></a>04910 <span class="preprocessor">#endif</span>
<a name="l04911"></a>04911 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__stat4__prtx.html#aba035f17a11c71dee30c14dc09cab712">s</a>;
<a name="l04912"></a><a class="code" href="unioncvmx__pip__stat4__prtx.html#affb2b9ecc232e8244268d1e880393ad4">04912</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat4__prtx_1_1cvmx__pip__stat4__prtx__s.html">cvmx_pip_stat4_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat4__prtx.html#affb2b9ecc232e8244268d1e880393ad4">cn30xx</a>;
<a name="l04913"></a><a class="code" href="unioncvmx__pip__stat4__prtx.html#af40193022ef0a40bfa57d17001e4467a">04913</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat4__prtx_1_1cvmx__pip__stat4__prtx__s.html">cvmx_pip_stat4_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat4__prtx.html#af40193022ef0a40bfa57d17001e4467a">cn31xx</a>;
<a name="l04914"></a><a class="code" href="unioncvmx__pip__stat4__prtx.html#aaf37b4d448b82685a178e5c978ae6808">04914</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat4__prtx_1_1cvmx__pip__stat4__prtx__s.html">cvmx_pip_stat4_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat4__prtx.html#aaf37b4d448b82685a178e5c978ae6808">cn38xx</a>;
<a name="l04915"></a><a class="code" href="unioncvmx__pip__stat4__prtx.html#a12abaf2e3717ac5ef08f926133525dab">04915</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat4__prtx_1_1cvmx__pip__stat4__prtx__s.html">cvmx_pip_stat4_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat4__prtx.html#a12abaf2e3717ac5ef08f926133525dab">cn38xxp2</a>;
<a name="l04916"></a><a class="code" href="unioncvmx__pip__stat4__prtx.html#acb6420d09d8ba1a4d8a04771fb62ac67">04916</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat4__prtx_1_1cvmx__pip__stat4__prtx__s.html">cvmx_pip_stat4_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat4__prtx.html#acb6420d09d8ba1a4d8a04771fb62ac67">cn50xx</a>;
<a name="l04917"></a><a class="code" href="unioncvmx__pip__stat4__prtx.html#a25eda775744eb156957844d36740eacf">04917</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat4__prtx_1_1cvmx__pip__stat4__prtx__s.html">cvmx_pip_stat4_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat4__prtx.html#a25eda775744eb156957844d36740eacf">cn52xx</a>;
<a name="l04918"></a><a class="code" href="unioncvmx__pip__stat4__prtx.html#a1ed35593f930934877458e142a10872c">04918</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat4__prtx_1_1cvmx__pip__stat4__prtx__s.html">cvmx_pip_stat4_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat4__prtx.html#a1ed35593f930934877458e142a10872c">cn52xxp1</a>;
<a name="l04919"></a><a class="code" href="unioncvmx__pip__stat4__prtx.html#acebd8d7556ac64a4f59a6af1f8a92f6b">04919</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat4__prtx_1_1cvmx__pip__stat4__prtx__s.html">cvmx_pip_stat4_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat4__prtx.html#acebd8d7556ac64a4f59a6af1f8a92f6b">cn56xx</a>;
<a name="l04920"></a><a class="code" href="unioncvmx__pip__stat4__prtx.html#a32f601b22c20bf948509f0b323ea5754">04920</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat4__prtx_1_1cvmx__pip__stat4__prtx__s.html">cvmx_pip_stat4_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat4__prtx.html#a32f601b22c20bf948509f0b323ea5754">cn56xxp1</a>;
<a name="l04921"></a><a class="code" href="unioncvmx__pip__stat4__prtx.html#a662f705d7c562852fae5dd864ab70532">04921</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat4__prtx_1_1cvmx__pip__stat4__prtx__s.html">cvmx_pip_stat4_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat4__prtx.html#a662f705d7c562852fae5dd864ab70532">cn58xx</a>;
<a name="l04922"></a><a class="code" href="unioncvmx__pip__stat4__prtx.html#a35091e734797089a7f96b110e5e78e60">04922</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat4__prtx_1_1cvmx__pip__stat4__prtx__s.html">cvmx_pip_stat4_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat4__prtx.html#a35091e734797089a7f96b110e5e78e60">cn58xxp1</a>;
<a name="l04923"></a><a class="code" href="unioncvmx__pip__stat4__prtx.html#a035658b8ab0bbc3dd5da6dc92fcfd340">04923</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat4__prtx_1_1cvmx__pip__stat4__prtx__s.html">cvmx_pip_stat4_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat4__prtx.html#a035658b8ab0bbc3dd5da6dc92fcfd340">cn61xx</a>;
<a name="l04924"></a><a class="code" href="unioncvmx__pip__stat4__prtx.html#ad67c54d4873bede3a1e9cffb5310ce77">04924</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat4__prtx_1_1cvmx__pip__stat4__prtx__s.html">cvmx_pip_stat4_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat4__prtx.html#ad67c54d4873bede3a1e9cffb5310ce77">cn63xx</a>;
<a name="l04925"></a><a class="code" href="unioncvmx__pip__stat4__prtx.html#a4b982984169f51db0a6b61a05ed35fde">04925</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat4__prtx_1_1cvmx__pip__stat4__prtx__s.html">cvmx_pip_stat4_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat4__prtx.html#a4b982984169f51db0a6b61a05ed35fde">cn63xxp1</a>;
<a name="l04926"></a><a class="code" href="unioncvmx__pip__stat4__prtx.html#a256bce1cd113c64049d1db881707fc68">04926</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat4__prtx_1_1cvmx__pip__stat4__prtx__s.html">cvmx_pip_stat4_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat4__prtx.html#a256bce1cd113c64049d1db881707fc68">cn66xx</a>;
<a name="l04927"></a><a class="code" href="unioncvmx__pip__stat4__prtx.html#a7ae2436e37e3942f9b8226c1095f39b7">04927</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat4__prtx_1_1cvmx__pip__stat4__prtx__s.html">cvmx_pip_stat4_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat4__prtx.html#a7ae2436e37e3942f9b8226c1095f39b7">cn70xx</a>;
<a name="l04928"></a><a class="code" href="unioncvmx__pip__stat4__prtx.html#a5ad3ba3e7dcbda6f4a4f46f0f75fb76e">04928</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat4__prtx_1_1cvmx__pip__stat4__prtx__s.html">cvmx_pip_stat4_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat4__prtx.html#a5ad3ba3e7dcbda6f4a4f46f0f75fb76e">cn70xxp1</a>;
<a name="l04929"></a><a class="code" href="unioncvmx__pip__stat4__prtx.html#ac1c6be023d4afea406b686af7a1a1dbf">04929</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat4__prtx_1_1cvmx__pip__stat4__prtx__s.html">cvmx_pip_stat4_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat4__prtx.html#ac1c6be023d4afea406b686af7a1a1dbf">cnf71xx</a>;
<a name="l04930"></a>04930 };
<a name="l04931"></a><a class="code" href="cvmx-pip-defs_8h.html#aab68ad4b66dffd1222b11e3f8824c4d7">04931</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat4__prtx.html" title="cvmx_pip_stat4_prt#">cvmx_pip_stat4_prtx</a> <a class="code" href="unioncvmx__pip__stat4__prtx.html" title="cvmx_pip_stat4_prt#">cvmx_pip_stat4_prtx_t</a>;
<a name="l04932"></a>04932 <span class="comment"></span>
<a name="l04933"></a>04933 <span class="comment">/**</span>
<a name="l04934"></a>04934 <span class="comment"> * cvmx_pip_stat5_#</span>
<a name="l04935"></a>04935 <span class="comment"> *</span>
<a name="l04936"></a>04936 <span class="comment"> * PIP_STAT5_X = PIP_STAT_HIST3    / PIP_STAT_HIST2</span>
<a name="l04937"></a>04937 <span class="comment"> *</span>
<a name="l04938"></a>04938 <span class="comment"> */</span>
<a name="l04939"></a><a class="code" href="unioncvmx__pip__stat5__x.html">04939</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat5__x.html" title="cvmx_pip_stat5_#">cvmx_pip_stat5_x</a> {
<a name="l04940"></a><a class="code" href="unioncvmx__pip__stat5__x.html#a6a0959d461e372f2b310da643922a4e0">04940</a>     uint64_t <a class="code" href="unioncvmx__pip__stat5__x.html#a6a0959d461e372f2b310da643922a4e0">u64</a>;
<a name="l04941"></a><a class="code" href="structcvmx__pip__stat5__x_1_1cvmx__pip__stat5__x__s.html">04941</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat5__x_1_1cvmx__pip__stat5__x__s.html">cvmx_pip_stat5_x_s</a> {
<a name="l04942"></a>04942 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04943"></a>04943 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat5__x_1_1cvmx__pip__stat5__x__s.html#ae57cab3655f5e437e1bee31fd5ecb6e7">h256to511</a>                    : 32; <span class="comment">/**&lt; Number of 256-511B packets */</span>
<a name="l04944"></a>04944     uint64_t <a class="code" href="structcvmx__pip__stat5__x_1_1cvmx__pip__stat5__x__s.html#a5c377709005c1092962d1950dd0fead8">h128to255</a>                    : 32; <span class="comment">/**&lt; Number of 128-255B packets */</span>
<a name="l04945"></a>04945 <span class="preprocessor">#else</span>
<a name="l04946"></a><a class="code" href="structcvmx__pip__stat5__x_1_1cvmx__pip__stat5__x__s.html#a5c377709005c1092962d1950dd0fead8">04946</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat5__x_1_1cvmx__pip__stat5__x__s.html#a5c377709005c1092962d1950dd0fead8">h128to255</a>                    : 32;
<a name="l04947"></a><a class="code" href="structcvmx__pip__stat5__x_1_1cvmx__pip__stat5__x__s.html#ae57cab3655f5e437e1bee31fd5ecb6e7">04947</a>     uint64_t <a class="code" href="structcvmx__pip__stat5__x_1_1cvmx__pip__stat5__x__s.html#ae57cab3655f5e437e1bee31fd5ecb6e7">h256to511</a>                    : 32;
<a name="l04948"></a>04948 <span class="preprocessor">#endif</span>
<a name="l04949"></a>04949 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__stat5__x.html#ac23a6cf3b519608942a9003476c69baf">s</a>;
<a name="l04950"></a><a class="code" href="unioncvmx__pip__stat5__x.html#af7e38ac0ba6de0fcff91359b6cd11d37">04950</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat5__x_1_1cvmx__pip__stat5__x__s.html">cvmx_pip_stat5_x_s</a>             <a class="code" href="unioncvmx__pip__stat5__x.html#af7e38ac0ba6de0fcff91359b6cd11d37">cn68xx</a>;
<a name="l04951"></a><a class="code" href="unioncvmx__pip__stat5__x.html#a6d6bfdd1765096d50bd99d501b05271c">04951</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat5__x_1_1cvmx__pip__stat5__x__s.html">cvmx_pip_stat5_x_s</a>             <a class="code" href="unioncvmx__pip__stat5__x.html#a6d6bfdd1765096d50bd99d501b05271c">cn68xxp1</a>;
<a name="l04952"></a>04952 };
<a name="l04953"></a><a class="code" href="cvmx-pip-defs_8h.html#a8daf788028ad093da1e9aec7699ea9ec">04953</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat5__x.html" title="cvmx_pip_stat5_#">cvmx_pip_stat5_x</a> <a class="code" href="unioncvmx__pip__stat5__x.html" title="cvmx_pip_stat5_#">cvmx_pip_stat5_x_t</a>;
<a name="l04954"></a>04954 <span class="comment"></span>
<a name="l04955"></a>04955 <span class="comment">/**</span>
<a name="l04956"></a>04956 <span class="comment"> * cvmx_pip_stat5_prt#</span>
<a name="l04957"></a>04957 <span class="comment"> *</span>
<a name="l04958"></a>04958 <span class="comment"> * PIP_STAT5_PRTX = PIP_STAT_HIST3    / PIP_STAT_HIST2</span>
<a name="l04959"></a>04959 <span class="comment"> *</span>
<a name="l04960"></a>04960 <span class="comment"> */</span>
<a name="l04961"></a><a class="code" href="unioncvmx__pip__stat5__prtx.html">04961</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat5__prtx.html" title="cvmx_pip_stat5_prt#">cvmx_pip_stat5_prtx</a> {
<a name="l04962"></a><a class="code" href="unioncvmx__pip__stat5__prtx.html#a5c6f41ff67265daa67e282aab7723a7f">04962</a>     uint64_t <a class="code" href="unioncvmx__pip__stat5__prtx.html#a5c6f41ff67265daa67e282aab7723a7f">u64</a>;
<a name="l04963"></a><a class="code" href="structcvmx__pip__stat5__prtx_1_1cvmx__pip__stat5__prtx__s.html">04963</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat5__prtx_1_1cvmx__pip__stat5__prtx__s.html">cvmx_pip_stat5_prtx_s</a> {
<a name="l04964"></a>04964 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04965"></a>04965 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat5__prtx_1_1cvmx__pip__stat5__prtx__s.html#a0fc60d6e29d72c4bdf26cc629de20040">h256to511</a>                    : 32; <span class="comment">/**&lt; Number of 256-511B packets */</span>
<a name="l04966"></a>04966     uint64_t <a class="code" href="structcvmx__pip__stat5__prtx_1_1cvmx__pip__stat5__prtx__s.html#ab83899933e4d65322b19ca151e958797">h128to255</a>                    : 32; <span class="comment">/**&lt; Number of 128-255B packets */</span>
<a name="l04967"></a>04967 <span class="preprocessor">#else</span>
<a name="l04968"></a><a class="code" href="structcvmx__pip__stat5__prtx_1_1cvmx__pip__stat5__prtx__s.html#ab83899933e4d65322b19ca151e958797">04968</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat5__prtx_1_1cvmx__pip__stat5__prtx__s.html#ab83899933e4d65322b19ca151e958797">h128to255</a>                    : 32;
<a name="l04969"></a><a class="code" href="structcvmx__pip__stat5__prtx_1_1cvmx__pip__stat5__prtx__s.html#a0fc60d6e29d72c4bdf26cc629de20040">04969</a>     uint64_t <a class="code" href="structcvmx__pip__stat5__prtx_1_1cvmx__pip__stat5__prtx__s.html#a0fc60d6e29d72c4bdf26cc629de20040">h256to511</a>                    : 32;
<a name="l04970"></a>04970 <span class="preprocessor">#endif</span>
<a name="l04971"></a>04971 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__stat5__prtx.html#a1990f7a04c2a554d3ee94aca48d7b4ab">s</a>;
<a name="l04972"></a><a class="code" href="unioncvmx__pip__stat5__prtx.html#a40e3cb44d64dc83c00f52f4db7956563">04972</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat5__prtx_1_1cvmx__pip__stat5__prtx__s.html">cvmx_pip_stat5_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat5__prtx.html#a40e3cb44d64dc83c00f52f4db7956563">cn30xx</a>;
<a name="l04973"></a><a class="code" href="unioncvmx__pip__stat5__prtx.html#ac5fae669e1fd894df8cbf3fa45102979">04973</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat5__prtx_1_1cvmx__pip__stat5__prtx__s.html">cvmx_pip_stat5_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat5__prtx.html#ac5fae669e1fd894df8cbf3fa45102979">cn31xx</a>;
<a name="l04974"></a><a class="code" href="unioncvmx__pip__stat5__prtx.html#a49fb4b317973e2221928ad466416c4cb">04974</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat5__prtx_1_1cvmx__pip__stat5__prtx__s.html">cvmx_pip_stat5_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat5__prtx.html#a49fb4b317973e2221928ad466416c4cb">cn38xx</a>;
<a name="l04975"></a><a class="code" href="unioncvmx__pip__stat5__prtx.html#a6e557ebbbf0e002723de9700cf7934b0">04975</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat5__prtx_1_1cvmx__pip__stat5__prtx__s.html">cvmx_pip_stat5_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat5__prtx.html#a6e557ebbbf0e002723de9700cf7934b0">cn38xxp2</a>;
<a name="l04976"></a><a class="code" href="unioncvmx__pip__stat5__prtx.html#a903ede351f223721173aa1c36ba30ffd">04976</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat5__prtx_1_1cvmx__pip__stat5__prtx__s.html">cvmx_pip_stat5_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat5__prtx.html#a903ede351f223721173aa1c36ba30ffd">cn50xx</a>;
<a name="l04977"></a><a class="code" href="unioncvmx__pip__stat5__prtx.html#aa6a2dc448679d10555cbfc7a18a7c6e8">04977</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat5__prtx_1_1cvmx__pip__stat5__prtx__s.html">cvmx_pip_stat5_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat5__prtx.html#aa6a2dc448679d10555cbfc7a18a7c6e8">cn52xx</a>;
<a name="l04978"></a><a class="code" href="unioncvmx__pip__stat5__prtx.html#ac30f14dc6a0a2a4117ee657d82c46cde">04978</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat5__prtx_1_1cvmx__pip__stat5__prtx__s.html">cvmx_pip_stat5_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat5__prtx.html#ac30f14dc6a0a2a4117ee657d82c46cde">cn52xxp1</a>;
<a name="l04979"></a><a class="code" href="unioncvmx__pip__stat5__prtx.html#ac15e2646800d404b9c7dd6aa77ebab1d">04979</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat5__prtx_1_1cvmx__pip__stat5__prtx__s.html">cvmx_pip_stat5_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat5__prtx.html#ac15e2646800d404b9c7dd6aa77ebab1d">cn56xx</a>;
<a name="l04980"></a><a class="code" href="unioncvmx__pip__stat5__prtx.html#a3ca3e2d972989b05277c59515c24330a">04980</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat5__prtx_1_1cvmx__pip__stat5__prtx__s.html">cvmx_pip_stat5_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat5__prtx.html#a3ca3e2d972989b05277c59515c24330a">cn56xxp1</a>;
<a name="l04981"></a><a class="code" href="unioncvmx__pip__stat5__prtx.html#a26d96a2948f78439669eaa77d7ab1714">04981</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat5__prtx_1_1cvmx__pip__stat5__prtx__s.html">cvmx_pip_stat5_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat5__prtx.html#a26d96a2948f78439669eaa77d7ab1714">cn58xx</a>;
<a name="l04982"></a><a class="code" href="unioncvmx__pip__stat5__prtx.html#a6b732ecf71521221634515f99c4c80a7">04982</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat5__prtx_1_1cvmx__pip__stat5__prtx__s.html">cvmx_pip_stat5_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat5__prtx.html#a6b732ecf71521221634515f99c4c80a7">cn58xxp1</a>;
<a name="l04983"></a><a class="code" href="unioncvmx__pip__stat5__prtx.html#a3444e2da1d545d3b9ff26b8a4f2569ca">04983</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat5__prtx_1_1cvmx__pip__stat5__prtx__s.html">cvmx_pip_stat5_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat5__prtx.html#a3444e2da1d545d3b9ff26b8a4f2569ca">cn61xx</a>;
<a name="l04984"></a><a class="code" href="unioncvmx__pip__stat5__prtx.html#a6fd02aa9e1ac7fed2ba36a2f4628c675">04984</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat5__prtx_1_1cvmx__pip__stat5__prtx__s.html">cvmx_pip_stat5_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat5__prtx.html#a6fd02aa9e1ac7fed2ba36a2f4628c675">cn63xx</a>;
<a name="l04985"></a><a class="code" href="unioncvmx__pip__stat5__prtx.html#a58de759941eae227b1c9686c9f826c68">04985</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat5__prtx_1_1cvmx__pip__stat5__prtx__s.html">cvmx_pip_stat5_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat5__prtx.html#a58de759941eae227b1c9686c9f826c68">cn63xxp1</a>;
<a name="l04986"></a><a class="code" href="unioncvmx__pip__stat5__prtx.html#a4ed5809097c3646c8d9429aee0c88bd7">04986</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat5__prtx_1_1cvmx__pip__stat5__prtx__s.html">cvmx_pip_stat5_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat5__prtx.html#a4ed5809097c3646c8d9429aee0c88bd7">cn66xx</a>;
<a name="l04987"></a><a class="code" href="unioncvmx__pip__stat5__prtx.html#ac254cd4cc1a8f0e3a6a3a54155549709">04987</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat5__prtx_1_1cvmx__pip__stat5__prtx__s.html">cvmx_pip_stat5_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat5__prtx.html#ac254cd4cc1a8f0e3a6a3a54155549709">cn70xx</a>;
<a name="l04988"></a><a class="code" href="unioncvmx__pip__stat5__prtx.html#adbc8c976b3052bb82dc19f4fb296bb95">04988</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat5__prtx_1_1cvmx__pip__stat5__prtx__s.html">cvmx_pip_stat5_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat5__prtx.html#adbc8c976b3052bb82dc19f4fb296bb95">cn70xxp1</a>;
<a name="l04989"></a><a class="code" href="unioncvmx__pip__stat5__prtx.html#a23c0dfc9e1672bdae601d12b3e2d5feb">04989</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat5__prtx_1_1cvmx__pip__stat5__prtx__s.html">cvmx_pip_stat5_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat5__prtx.html#a23c0dfc9e1672bdae601d12b3e2d5feb">cnf71xx</a>;
<a name="l04990"></a>04990 };
<a name="l04991"></a><a class="code" href="cvmx-pip-defs_8h.html#a69d72de144ace3d231be29488ab335f0">04991</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat5__prtx.html" title="cvmx_pip_stat5_prt#">cvmx_pip_stat5_prtx</a> <a class="code" href="unioncvmx__pip__stat5__prtx.html" title="cvmx_pip_stat5_prt#">cvmx_pip_stat5_prtx_t</a>;
<a name="l04992"></a>04992 <span class="comment"></span>
<a name="l04993"></a>04993 <span class="comment">/**</span>
<a name="l04994"></a>04994 <span class="comment"> * cvmx_pip_stat6_#</span>
<a name="l04995"></a>04995 <span class="comment"> *</span>
<a name="l04996"></a>04996 <span class="comment"> * PIP_STAT6_X = PIP_STAT_HIST5    / PIP_STAT_HIST4</span>
<a name="l04997"></a>04997 <span class="comment"> *</span>
<a name="l04998"></a>04998 <span class="comment"> */</span>
<a name="l04999"></a><a class="code" href="unioncvmx__pip__stat6__x.html">04999</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat6__x.html" title="cvmx_pip_stat6_#">cvmx_pip_stat6_x</a> {
<a name="l05000"></a><a class="code" href="unioncvmx__pip__stat6__x.html#a6201e9dddf400e4a9265192f5e8954d2">05000</a>     uint64_t <a class="code" href="unioncvmx__pip__stat6__x.html#a6201e9dddf400e4a9265192f5e8954d2">u64</a>;
<a name="l05001"></a><a class="code" href="structcvmx__pip__stat6__x_1_1cvmx__pip__stat6__x__s.html">05001</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat6__x_1_1cvmx__pip__stat6__x__s.html">cvmx_pip_stat6_x_s</a> {
<a name="l05002"></a>05002 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05003"></a>05003 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat6__x_1_1cvmx__pip__stat6__x__s.html#afc104fd034401d4df6788fb929110722">h1024to1518</a>                  : 32; <span class="comment">/**&lt; Number of 1024-1518B packets */</span>
<a name="l05004"></a>05004     uint64_t <a class="code" href="structcvmx__pip__stat6__x_1_1cvmx__pip__stat6__x__s.html#a30fab3461019fd8e0ef033e849344c70">h512to1023</a>                   : 32; <span class="comment">/**&lt; Number of 512-1023B packets */</span>
<a name="l05005"></a>05005 <span class="preprocessor">#else</span>
<a name="l05006"></a><a class="code" href="structcvmx__pip__stat6__x_1_1cvmx__pip__stat6__x__s.html#a30fab3461019fd8e0ef033e849344c70">05006</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat6__x_1_1cvmx__pip__stat6__x__s.html#a30fab3461019fd8e0ef033e849344c70">h512to1023</a>                   : 32;
<a name="l05007"></a><a class="code" href="structcvmx__pip__stat6__x_1_1cvmx__pip__stat6__x__s.html#afc104fd034401d4df6788fb929110722">05007</a>     uint64_t <a class="code" href="structcvmx__pip__stat6__x_1_1cvmx__pip__stat6__x__s.html#afc104fd034401d4df6788fb929110722">h1024to1518</a>                  : 32;
<a name="l05008"></a>05008 <span class="preprocessor">#endif</span>
<a name="l05009"></a>05009 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__stat6__x.html#af7aafb41e5c54ec13933ef1d8e96c9c9">s</a>;
<a name="l05010"></a><a class="code" href="unioncvmx__pip__stat6__x.html#a67fb07af74698767edc6b23c78b74369">05010</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat6__x_1_1cvmx__pip__stat6__x__s.html">cvmx_pip_stat6_x_s</a>             <a class="code" href="unioncvmx__pip__stat6__x.html#a67fb07af74698767edc6b23c78b74369">cn68xx</a>;
<a name="l05011"></a><a class="code" href="unioncvmx__pip__stat6__x.html#a272af95821f07512ec10c13d8f884978">05011</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat6__x_1_1cvmx__pip__stat6__x__s.html">cvmx_pip_stat6_x_s</a>             <a class="code" href="unioncvmx__pip__stat6__x.html#a272af95821f07512ec10c13d8f884978">cn68xxp1</a>;
<a name="l05012"></a>05012 };
<a name="l05013"></a><a class="code" href="cvmx-pip-defs_8h.html#a33673bc82c699759a8e04af13ce3c8a7">05013</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat6__x.html" title="cvmx_pip_stat6_#">cvmx_pip_stat6_x</a> <a class="code" href="unioncvmx__pip__stat6__x.html" title="cvmx_pip_stat6_#">cvmx_pip_stat6_x_t</a>;
<a name="l05014"></a>05014 <span class="comment"></span>
<a name="l05015"></a>05015 <span class="comment">/**</span>
<a name="l05016"></a>05016 <span class="comment"> * cvmx_pip_stat6_prt#</span>
<a name="l05017"></a>05017 <span class="comment"> *</span>
<a name="l05018"></a>05018 <span class="comment"> * PIP_STAT6_PRTX = PIP_STAT_HIST5    / PIP_STAT_HIST4</span>
<a name="l05019"></a>05019 <span class="comment"> *</span>
<a name="l05020"></a>05020 <span class="comment"> */</span>
<a name="l05021"></a><a class="code" href="unioncvmx__pip__stat6__prtx.html">05021</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat6__prtx.html" title="cvmx_pip_stat6_prt#">cvmx_pip_stat6_prtx</a> {
<a name="l05022"></a><a class="code" href="unioncvmx__pip__stat6__prtx.html#a4816d95833a762b213e253be4b2e1a3e">05022</a>     uint64_t <a class="code" href="unioncvmx__pip__stat6__prtx.html#a4816d95833a762b213e253be4b2e1a3e">u64</a>;
<a name="l05023"></a><a class="code" href="structcvmx__pip__stat6__prtx_1_1cvmx__pip__stat6__prtx__s.html">05023</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat6__prtx_1_1cvmx__pip__stat6__prtx__s.html">cvmx_pip_stat6_prtx_s</a> {
<a name="l05024"></a>05024 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05025"></a>05025 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat6__prtx_1_1cvmx__pip__stat6__prtx__s.html#a832187edadbbaf5ad677edd86ed5572c">h1024to1518</a>                  : 32; <span class="comment">/**&lt; Number of 1024-1518B packets */</span>
<a name="l05026"></a>05026     uint64_t <a class="code" href="structcvmx__pip__stat6__prtx_1_1cvmx__pip__stat6__prtx__s.html#aaad441c5e634832e1eadafae550a67bd">h512to1023</a>                   : 32; <span class="comment">/**&lt; Number of 512-1023B packets */</span>
<a name="l05027"></a>05027 <span class="preprocessor">#else</span>
<a name="l05028"></a><a class="code" href="structcvmx__pip__stat6__prtx_1_1cvmx__pip__stat6__prtx__s.html#aaad441c5e634832e1eadafae550a67bd">05028</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat6__prtx_1_1cvmx__pip__stat6__prtx__s.html#aaad441c5e634832e1eadafae550a67bd">h512to1023</a>                   : 32;
<a name="l05029"></a><a class="code" href="structcvmx__pip__stat6__prtx_1_1cvmx__pip__stat6__prtx__s.html#a832187edadbbaf5ad677edd86ed5572c">05029</a>     uint64_t <a class="code" href="structcvmx__pip__stat6__prtx_1_1cvmx__pip__stat6__prtx__s.html#a832187edadbbaf5ad677edd86ed5572c">h1024to1518</a>                  : 32;
<a name="l05030"></a>05030 <span class="preprocessor">#endif</span>
<a name="l05031"></a>05031 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__stat6__prtx.html#a2c3a4d6113c1ba023ae4c8ae071d72fb">s</a>;
<a name="l05032"></a><a class="code" href="unioncvmx__pip__stat6__prtx.html#a75f75888957ba81baacd25b549dd13da">05032</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat6__prtx_1_1cvmx__pip__stat6__prtx__s.html">cvmx_pip_stat6_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat6__prtx.html#a75f75888957ba81baacd25b549dd13da">cn30xx</a>;
<a name="l05033"></a><a class="code" href="unioncvmx__pip__stat6__prtx.html#a32fc695952f17d67643833c8057666fd">05033</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat6__prtx_1_1cvmx__pip__stat6__prtx__s.html">cvmx_pip_stat6_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat6__prtx.html#a32fc695952f17d67643833c8057666fd">cn31xx</a>;
<a name="l05034"></a><a class="code" href="unioncvmx__pip__stat6__prtx.html#a7e62980cbd797ec825a2032262c484b5">05034</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat6__prtx_1_1cvmx__pip__stat6__prtx__s.html">cvmx_pip_stat6_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat6__prtx.html#a7e62980cbd797ec825a2032262c484b5">cn38xx</a>;
<a name="l05035"></a><a class="code" href="unioncvmx__pip__stat6__prtx.html#a0d8879c8f3f335738b40caacf595f60f">05035</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat6__prtx_1_1cvmx__pip__stat6__prtx__s.html">cvmx_pip_stat6_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat6__prtx.html#a0d8879c8f3f335738b40caacf595f60f">cn38xxp2</a>;
<a name="l05036"></a><a class="code" href="unioncvmx__pip__stat6__prtx.html#a094a48838cc3c74d8f24d256abbe2ad9">05036</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat6__prtx_1_1cvmx__pip__stat6__prtx__s.html">cvmx_pip_stat6_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat6__prtx.html#a094a48838cc3c74d8f24d256abbe2ad9">cn50xx</a>;
<a name="l05037"></a><a class="code" href="unioncvmx__pip__stat6__prtx.html#a870f983c8ecd40082dc861a926b96024">05037</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat6__prtx_1_1cvmx__pip__stat6__prtx__s.html">cvmx_pip_stat6_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat6__prtx.html#a870f983c8ecd40082dc861a926b96024">cn52xx</a>;
<a name="l05038"></a><a class="code" href="unioncvmx__pip__stat6__prtx.html#aacab90c0287012b0da882818257a7a96">05038</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat6__prtx_1_1cvmx__pip__stat6__prtx__s.html">cvmx_pip_stat6_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat6__prtx.html#aacab90c0287012b0da882818257a7a96">cn52xxp1</a>;
<a name="l05039"></a><a class="code" href="unioncvmx__pip__stat6__prtx.html#aca7b747854f0ae0fdb31ad560636ef38">05039</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat6__prtx_1_1cvmx__pip__stat6__prtx__s.html">cvmx_pip_stat6_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat6__prtx.html#aca7b747854f0ae0fdb31ad560636ef38">cn56xx</a>;
<a name="l05040"></a><a class="code" href="unioncvmx__pip__stat6__prtx.html#ac198c9bfa39445457b979aed2fc9f5ca">05040</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat6__prtx_1_1cvmx__pip__stat6__prtx__s.html">cvmx_pip_stat6_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat6__prtx.html#ac198c9bfa39445457b979aed2fc9f5ca">cn56xxp1</a>;
<a name="l05041"></a><a class="code" href="unioncvmx__pip__stat6__prtx.html#aa8cabccb2def2a7253ef7eb710ef07b0">05041</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat6__prtx_1_1cvmx__pip__stat6__prtx__s.html">cvmx_pip_stat6_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat6__prtx.html#aa8cabccb2def2a7253ef7eb710ef07b0">cn58xx</a>;
<a name="l05042"></a><a class="code" href="unioncvmx__pip__stat6__prtx.html#a49bb589ad3f3b9aef3e3a4fa11721b3e">05042</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat6__prtx_1_1cvmx__pip__stat6__prtx__s.html">cvmx_pip_stat6_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat6__prtx.html#a49bb589ad3f3b9aef3e3a4fa11721b3e">cn58xxp1</a>;
<a name="l05043"></a><a class="code" href="unioncvmx__pip__stat6__prtx.html#a6dfee7dc506280cb415153eb6be8fca8">05043</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat6__prtx_1_1cvmx__pip__stat6__prtx__s.html">cvmx_pip_stat6_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat6__prtx.html#a6dfee7dc506280cb415153eb6be8fca8">cn61xx</a>;
<a name="l05044"></a><a class="code" href="unioncvmx__pip__stat6__prtx.html#a64358264b2e2904e4e80e3273aa27ebb">05044</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat6__prtx_1_1cvmx__pip__stat6__prtx__s.html">cvmx_pip_stat6_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat6__prtx.html#a64358264b2e2904e4e80e3273aa27ebb">cn63xx</a>;
<a name="l05045"></a><a class="code" href="unioncvmx__pip__stat6__prtx.html#aa2048bb7c3ffa476a0df6cfea55c0d06">05045</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat6__prtx_1_1cvmx__pip__stat6__prtx__s.html">cvmx_pip_stat6_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat6__prtx.html#aa2048bb7c3ffa476a0df6cfea55c0d06">cn63xxp1</a>;
<a name="l05046"></a><a class="code" href="unioncvmx__pip__stat6__prtx.html#a9f7849e7daf57b1d8b4c234c5bbefbe3">05046</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat6__prtx_1_1cvmx__pip__stat6__prtx__s.html">cvmx_pip_stat6_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat6__prtx.html#a9f7849e7daf57b1d8b4c234c5bbefbe3">cn66xx</a>;
<a name="l05047"></a><a class="code" href="unioncvmx__pip__stat6__prtx.html#a9f5459df5f8ebed17bb703c93bbf8906">05047</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat6__prtx_1_1cvmx__pip__stat6__prtx__s.html">cvmx_pip_stat6_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat6__prtx.html#a9f5459df5f8ebed17bb703c93bbf8906">cn70xx</a>;
<a name="l05048"></a><a class="code" href="unioncvmx__pip__stat6__prtx.html#ad22600aa44bdcdb31d01f90bca9892a5">05048</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat6__prtx_1_1cvmx__pip__stat6__prtx__s.html">cvmx_pip_stat6_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat6__prtx.html#ad22600aa44bdcdb31d01f90bca9892a5">cn70xxp1</a>;
<a name="l05049"></a><a class="code" href="unioncvmx__pip__stat6__prtx.html#a89cfdbc3c520dd3554244b21087fa85d">05049</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat6__prtx_1_1cvmx__pip__stat6__prtx__s.html">cvmx_pip_stat6_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat6__prtx.html#a89cfdbc3c520dd3554244b21087fa85d">cnf71xx</a>;
<a name="l05050"></a>05050 };
<a name="l05051"></a><a class="code" href="cvmx-pip-defs_8h.html#a6d41a9ec5dc2637064836af350351f22">05051</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat6__prtx.html" title="cvmx_pip_stat6_prt#">cvmx_pip_stat6_prtx</a> <a class="code" href="unioncvmx__pip__stat6__prtx.html" title="cvmx_pip_stat6_prt#">cvmx_pip_stat6_prtx_t</a>;
<a name="l05052"></a>05052 <span class="comment"></span>
<a name="l05053"></a>05053 <span class="comment">/**</span>
<a name="l05054"></a>05054 <span class="comment"> * cvmx_pip_stat7_#</span>
<a name="l05055"></a>05055 <span class="comment"> *</span>
<a name="l05056"></a>05056 <span class="comment"> * PIP_STAT7_X = PIP_STAT_FCS      / PIP_STAT_HIST6</span>
<a name="l05057"></a>05057 <span class="comment"> *</span>
<a name="l05058"></a>05058 <span class="comment"> */</span>
<a name="l05059"></a><a class="code" href="unioncvmx__pip__stat7__x.html">05059</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat7__x.html" title="cvmx_pip_stat7_#">cvmx_pip_stat7_x</a> {
<a name="l05060"></a><a class="code" href="unioncvmx__pip__stat7__x.html#a8e9674f61248bd9643dbc59e5392b8d2">05060</a>     uint64_t <a class="code" href="unioncvmx__pip__stat7__x.html#a8e9674f61248bd9643dbc59e5392b8d2">u64</a>;
<a name="l05061"></a><a class="code" href="structcvmx__pip__stat7__x_1_1cvmx__pip__stat7__x__s.html">05061</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat7__x_1_1cvmx__pip__stat7__x__s.html">cvmx_pip_stat7_x_s</a> {
<a name="l05062"></a>05062 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05063"></a>05063 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat7__x_1_1cvmx__pip__stat7__x__s.html#afcefd3b6a3cbe5facb25b2ed5e6930ee">fcs</a>                          : 32; <span class="comment">/**&lt; Number of packets with FCS or Align opcode errors */</span>
<a name="l05064"></a>05064     uint64_t <a class="code" href="structcvmx__pip__stat7__x_1_1cvmx__pip__stat7__x__s.html#aef475bcfb02433f27be73857ab3a1955">h1519</a>                        : 32; <span class="comment">/**&lt; Number of 1519-max packets */</span>
<a name="l05065"></a>05065 <span class="preprocessor">#else</span>
<a name="l05066"></a><a class="code" href="structcvmx__pip__stat7__x_1_1cvmx__pip__stat7__x__s.html#aef475bcfb02433f27be73857ab3a1955">05066</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat7__x_1_1cvmx__pip__stat7__x__s.html#aef475bcfb02433f27be73857ab3a1955">h1519</a>                        : 32;
<a name="l05067"></a><a class="code" href="structcvmx__pip__stat7__x_1_1cvmx__pip__stat7__x__s.html#afcefd3b6a3cbe5facb25b2ed5e6930ee">05067</a>     uint64_t <a class="code" href="structcvmx__pip__stat7__x_1_1cvmx__pip__stat7__x__s.html#afcefd3b6a3cbe5facb25b2ed5e6930ee">fcs</a>                          : 32;
<a name="l05068"></a>05068 <span class="preprocessor">#endif</span>
<a name="l05069"></a>05069 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__stat7__x.html#a5b2fe856f12dcce5a10fa151a3c898dc">s</a>;
<a name="l05070"></a><a class="code" href="unioncvmx__pip__stat7__x.html#a9cd5a1bbb946ea0dcca597f1954c9903">05070</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat7__x_1_1cvmx__pip__stat7__x__s.html">cvmx_pip_stat7_x_s</a>             <a class="code" href="unioncvmx__pip__stat7__x.html#a9cd5a1bbb946ea0dcca597f1954c9903">cn68xx</a>;
<a name="l05071"></a><a class="code" href="unioncvmx__pip__stat7__x.html#ae5a90a6ebe36daa7d4bd944c3c438903">05071</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat7__x_1_1cvmx__pip__stat7__x__s.html">cvmx_pip_stat7_x_s</a>             <a class="code" href="unioncvmx__pip__stat7__x.html#ae5a90a6ebe36daa7d4bd944c3c438903">cn68xxp1</a>;
<a name="l05072"></a>05072 };
<a name="l05073"></a><a class="code" href="cvmx-pip-defs_8h.html#ad74090e70e5e7c4f33abb4a5116ed01c">05073</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat7__x.html" title="cvmx_pip_stat7_#">cvmx_pip_stat7_x</a> <a class="code" href="unioncvmx__pip__stat7__x.html" title="cvmx_pip_stat7_#">cvmx_pip_stat7_x_t</a>;
<a name="l05074"></a>05074 <span class="comment"></span>
<a name="l05075"></a>05075 <span class="comment">/**</span>
<a name="l05076"></a>05076 <span class="comment"> * cvmx_pip_stat7_prt#</span>
<a name="l05077"></a>05077 <span class="comment"> *</span>
<a name="l05078"></a>05078 <span class="comment"> * PIP_STAT7_PRTX = PIP_STAT_FCS      / PIP_STAT_HIST6</span>
<a name="l05079"></a>05079 <span class="comment"> *</span>
<a name="l05080"></a>05080 <span class="comment"> *</span>
<a name="l05081"></a>05081 <span class="comment"> * Notes:</span>
<a name="l05082"></a>05082 <span class="comment"> * DPI does not check FCS, therefore FCS will never increment on DPI ports 32-35</span>
<a name="l05083"></a>05083 <span class="comment"> * sRIO does not check FCS, therefore FCS will never increment on sRIO ports 40-47</span>
<a name="l05084"></a>05084 <span class="comment"> */</span>
<a name="l05085"></a><a class="code" href="unioncvmx__pip__stat7__prtx.html">05085</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat7__prtx.html" title="cvmx_pip_stat7_prt#">cvmx_pip_stat7_prtx</a> {
<a name="l05086"></a><a class="code" href="unioncvmx__pip__stat7__prtx.html#ae8151c0248e42cf13e97b24be5174823">05086</a>     uint64_t <a class="code" href="unioncvmx__pip__stat7__prtx.html#ae8151c0248e42cf13e97b24be5174823">u64</a>;
<a name="l05087"></a><a class="code" href="structcvmx__pip__stat7__prtx_1_1cvmx__pip__stat7__prtx__s.html">05087</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat7__prtx_1_1cvmx__pip__stat7__prtx__s.html">cvmx_pip_stat7_prtx_s</a> {
<a name="l05088"></a>05088 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05089"></a>05089 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat7__prtx_1_1cvmx__pip__stat7__prtx__s.html#a47353e77fc498ee98655e49162467af3">fcs</a>                          : 32; <span class="comment">/**&lt; Number of packets with FCS or Align opcode errors */</span>
<a name="l05090"></a>05090     uint64_t <a class="code" href="structcvmx__pip__stat7__prtx_1_1cvmx__pip__stat7__prtx__s.html#a840b69b6b1d7cf62b9c0f5491e4ba91b">h1519</a>                        : 32; <span class="comment">/**&lt; Number of 1519-max packets */</span>
<a name="l05091"></a>05091 <span class="preprocessor">#else</span>
<a name="l05092"></a><a class="code" href="structcvmx__pip__stat7__prtx_1_1cvmx__pip__stat7__prtx__s.html#a840b69b6b1d7cf62b9c0f5491e4ba91b">05092</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat7__prtx_1_1cvmx__pip__stat7__prtx__s.html#a840b69b6b1d7cf62b9c0f5491e4ba91b">h1519</a>                        : 32;
<a name="l05093"></a><a class="code" href="structcvmx__pip__stat7__prtx_1_1cvmx__pip__stat7__prtx__s.html#a47353e77fc498ee98655e49162467af3">05093</a>     uint64_t <a class="code" href="structcvmx__pip__stat7__prtx_1_1cvmx__pip__stat7__prtx__s.html#a47353e77fc498ee98655e49162467af3">fcs</a>                          : 32;
<a name="l05094"></a>05094 <span class="preprocessor">#endif</span>
<a name="l05095"></a>05095 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__stat7__prtx.html#abc561727b89833fc5abcfecc1b420375">s</a>;
<a name="l05096"></a><a class="code" href="unioncvmx__pip__stat7__prtx.html#a87cd4375c81a6e739550115da46dd57b">05096</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat7__prtx_1_1cvmx__pip__stat7__prtx__s.html">cvmx_pip_stat7_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat7__prtx.html#a87cd4375c81a6e739550115da46dd57b">cn30xx</a>;
<a name="l05097"></a><a class="code" href="unioncvmx__pip__stat7__prtx.html#affe1917b9bbbee89a1daff47562a9110">05097</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat7__prtx_1_1cvmx__pip__stat7__prtx__s.html">cvmx_pip_stat7_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat7__prtx.html#affe1917b9bbbee89a1daff47562a9110">cn31xx</a>;
<a name="l05098"></a><a class="code" href="unioncvmx__pip__stat7__prtx.html#a73900bb87b0698cb5e1a36995f0c75b0">05098</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat7__prtx_1_1cvmx__pip__stat7__prtx__s.html">cvmx_pip_stat7_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat7__prtx.html#a73900bb87b0698cb5e1a36995f0c75b0">cn38xx</a>;
<a name="l05099"></a><a class="code" href="unioncvmx__pip__stat7__prtx.html#a88ea6ba8d23426772984209560dfb4ef">05099</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat7__prtx_1_1cvmx__pip__stat7__prtx__s.html">cvmx_pip_stat7_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat7__prtx.html#a88ea6ba8d23426772984209560dfb4ef">cn38xxp2</a>;
<a name="l05100"></a><a class="code" href="unioncvmx__pip__stat7__prtx.html#a33551980b318124279715b804fc49364">05100</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat7__prtx_1_1cvmx__pip__stat7__prtx__s.html">cvmx_pip_stat7_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat7__prtx.html#a33551980b318124279715b804fc49364">cn50xx</a>;
<a name="l05101"></a><a class="code" href="unioncvmx__pip__stat7__prtx.html#a60b1fc0f7629665227700d80c33c3d32">05101</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat7__prtx_1_1cvmx__pip__stat7__prtx__s.html">cvmx_pip_stat7_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat7__prtx.html#a60b1fc0f7629665227700d80c33c3d32">cn52xx</a>;
<a name="l05102"></a><a class="code" href="unioncvmx__pip__stat7__prtx.html#ac80582358d2a23ef751cc010ed80a9e9">05102</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat7__prtx_1_1cvmx__pip__stat7__prtx__s.html">cvmx_pip_stat7_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat7__prtx.html#ac80582358d2a23ef751cc010ed80a9e9">cn52xxp1</a>;
<a name="l05103"></a><a class="code" href="unioncvmx__pip__stat7__prtx.html#ae196bea46dd30cce521b050962b4543c">05103</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat7__prtx_1_1cvmx__pip__stat7__prtx__s.html">cvmx_pip_stat7_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat7__prtx.html#ae196bea46dd30cce521b050962b4543c">cn56xx</a>;
<a name="l05104"></a><a class="code" href="unioncvmx__pip__stat7__prtx.html#ac5068a0a18a912c53ddd5731a33a7d00">05104</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat7__prtx_1_1cvmx__pip__stat7__prtx__s.html">cvmx_pip_stat7_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat7__prtx.html#ac5068a0a18a912c53ddd5731a33a7d00">cn56xxp1</a>;
<a name="l05105"></a><a class="code" href="unioncvmx__pip__stat7__prtx.html#ad3d2d0f0f194f919f3f2e0a2e834bf41">05105</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat7__prtx_1_1cvmx__pip__stat7__prtx__s.html">cvmx_pip_stat7_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat7__prtx.html#ad3d2d0f0f194f919f3f2e0a2e834bf41">cn58xx</a>;
<a name="l05106"></a><a class="code" href="unioncvmx__pip__stat7__prtx.html#ac2f5f2e943004c8044f35ca90f8ee92d">05106</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat7__prtx_1_1cvmx__pip__stat7__prtx__s.html">cvmx_pip_stat7_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat7__prtx.html#ac2f5f2e943004c8044f35ca90f8ee92d">cn58xxp1</a>;
<a name="l05107"></a><a class="code" href="unioncvmx__pip__stat7__prtx.html#aa83016a33608dcad6802fb3ad7ee0646">05107</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat7__prtx_1_1cvmx__pip__stat7__prtx__s.html">cvmx_pip_stat7_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat7__prtx.html#aa83016a33608dcad6802fb3ad7ee0646">cn61xx</a>;
<a name="l05108"></a><a class="code" href="unioncvmx__pip__stat7__prtx.html#ac8ae543761bdb4ff414e58784982e5b2">05108</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat7__prtx_1_1cvmx__pip__stat7__prtx__s.html">cvmx_pip_stat7_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat7__prtx.html#ac8ae543761bdb4ff414e58784982e5b2">cn63xx</a>;
<a name="l05109"></a><a class="code" href="unioncvmx__pip__stat7__prtx.html#a8f631c847644b17783bfdd14d55d0cfa">05109</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat7__prtx_1_1cvmx__pip__stat7__prtx__s.html">cvmx_pip_stat7_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat7__prtx.html#a8f631c847644b17783bfdd14d55d0cfa">cn63xxp1</a>;
<a name="l05110"></a><a class="code" href="unioncvmx__pip__stat7__prtx.html#a511b2f0db78a5ba4b9fad22537f31732">05110</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat7__prtx_1_1cvmx__pip__stat7__prtx__s.html">cvmx_pip_stat7_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat7__prtx.html#a511b2f0db78a5ba4b9fad22537f31732">cn66xx</a>;
<a name="l05111"></a><a class="code" href="unioncvmx__pip__stat7__prtx.html#ac75ebcb108b64f95b90cd3bb962d6751">05111</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat7__prtx_1_1cvmx__pip__stat7__prtx__s.html">cvmx_pip_stat7_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat7__prtx.html#ac75ebcb108b64f95b90cd3bb962d6751">cn70xx</a>;
<a name="l05112"></a><a class="code" href="unioncvmx__pip__stat7__prtx.html#a4f077ad0abb112c296d52af312f31291">05112</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat7__prtx_1_1cvmx__pip__stat7__prtx__s.html">cvmx_pip_stat7_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat7__prtx.html#a4f077ad0abb112c296d52af312f31291">cn70xxp1</a>;
<a name="l05113"></a><a class="code" href="unioncvmx__pip__stat7__prtx.html#af167747538fc700fbf2696a5d2196fa2">05113</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat7__prtx_1_1cvmx__pip__stat7__prtx__s.html">cvmx_pip_stat7_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat7__prtx.html#af167747538fc700fbf2696a5d2196fa2">cnf71xx</a>;
<a name="l05114"></a>05114 };
<a name="l05115"></a><a class="code" href="cvmx-pip-defs_8h.html#a8d638f81dcd7d92f2ab486b12dc95185">05115</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat7__prtx.html" title="cvmx_pip_stat7_prt#">cvmx_pip_stat7_prtx</a> <a class="code" href="unioncvmx__pip__stat7__prtx.html" title="cvmx_pip_stat7_prt#">cvmx_pip_stat7_prtx_t</a>;
<a name="l05116"></a>05116 <span class="comment"></span>
<a name="l05117"></a>05117 <span class="comment">/**</span>
<a name="l05118"></a>05118 <span class="comment"> * cvmx_pip_stat8_#</span>
<a name="l05119"></a>05119 <span class="comment"> *</span>
<a name="l05120"></a>05120 <span class="comment"> * PIP_STAT8_X = PIP_STAT_FRAG     / PIP_STAT_UNDER</span>
<a name="l05121"></a>05121 <span class="comment"> *</span>
<a name="l05122"></a>05122 <span class="comment"> */</span>
<a name="l05123"></a><a class="code" href="unioncvmx__pip__stat8__x.html">05123</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat8__x.html" title="cvmx_pip_stat8_#">cvmx_pip_stat8_x</a> {
<a name="l05124"></a><a class="code" href="unioncvmx__pip__stat8__x.html#a88787cd762fbde8f5682478f0ebad459">05124</a>     uint64_t <a class="code" href="unioncvmx__pip__stat8__x.html#a88787cd762fbde8f5682478f0ebad459">u64</a>;
<a name="l05125"></a><a class="code" href="structcvmx__pip__stat8__x_1_1cvmx__pip__stat8__x__s.html">05125</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat8__x_1_1cvmx__pip__stat8__x__s.html">cvmx_pip_stat8_x_s</a> {
<a name="l05126"></a>05126 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05127"></a>05127 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat8__x_1_1cvmx__pip__stat8__x__s.html#ae2c5d3abc3aa40d2f24a3a4d6664ba64">frag</a>                         : 32; <span class="comment">/**&lt; Number of packets with length &lt; min and FCS error */</span>
<a name="l05128"></a>05128     uint64_t <a class="code" href="structcvmx__pip__stat8__x_1_1cvmx__pip__stat8__x__s.html#af106f422d37ada6902a3c89f1f7c8762">undersz</a>                      : 32; <span class="comment">/**&lt; Number of packets with length &lt; min */</span>
<a name="l05129"></a>05129 <span class="preprocessor">#else</span>
<a name="l05130"></a><a class="code" href="structcvmx__pip__stat8__x_1_1cvmx__pip__stat8__x__s.html#af106f422d37ada6902a3c89f1f7c8762">05130</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat8__x_1_1cvmx__pip__stat8__x__s.html#af106f422d37ada6902a3c89f1f7c8762">undersz</a>                      : 32;
<a name="l05131"></a><a class="code" href="structcvmx__pip__stat8__x_1_1cvmx__pip__stat8__x__s.html#ae2c5d3abc3aa40d2f24a3a4d6664ba64">05131</a>     uint64_t <a class="code" href="structcvmx__pip__stat8__x_1_1cvmx__pip__stat8__x__s.html#ae2c5d3abc3aa40d2f24a3a4d6664ba64">frag</a>                         : 32;
<a name="l05132"></a>05132 <span class="preprocessor">#endif</span>
<a name="l05133"></a>05133 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__stat8__x.html#a2b6a054765e40036ad86c4274640058d">s</a>;
<a name="l05134"></a><a class="code" href="unioncvmx__pip__stat8__x.html#a29a41ea1171fa8661a2709840888b39a">05134</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat8__x_1_1cvmx__pip__stat8__x__s.html">cvmx_pip_stat8_x_s</a>             <a class="code" href="unioncvmx__pip__stat8__x.html#a29a41ea1171fa8661a2709840888b39a">cn68xx</a>;
<a name="l05135"></a><a class="code" href="unioncvmx__pip__stat8__x.html#a63333c547c91da1227138ef6e697a7ff">05135</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat8__x_1_1cvmx__pip__stat8__x__s.html">cvmx_pip_stat8_x_s</a>             <a class="code" href="unioncvmx__pip__stat8__x.html#a63333c547c91da1227138ef6e697a7ff">cn68xxp1</a>;
<a name="l05136"></a>05136 };
<a name="l05137"></a><a class="code" href="cvmx-pip-defs_8h.html#a4db36055226f5c39282bcdb0de087336">05137</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat8__x.html" title="cvmx_pip_stat8_#">cvmx_pip_stat8_x</a> <a class="code" href="unioncvmx__pip__stat8__x.html" title="cvmx_pip_stat8_#">cvmx_pip_stat8_x_t</a>;
<a name="l05138"></a>05138 <span class="comment"></span>
<a name="l05139"></a>05139 <span class="comment">/**</span>
<a name="l05140"></a>05140 <span class="comment"> * cvmx_pip_stat8_prt#</span>
<a name="l05141"></a>05141 <span class="comment"> *</span>
<a name="l05142"></a>05142 <span class="comment"> * PIP_STAT8_PRTX = PIP_STAT_FRAG     / PIP_STAT_UNDER</span>
<a name="l05143"></a>05143 <span class="comment"> *</span>
<a name="l05144"></a>05144 <span class="comment"> *</span>
<a name="l05145"></a>05145 <span class="comment"> * Notes:</span>
<a name="l05146"></a>05146 <span class="comment"> * DPI does not check FCS, therefore FRAG will never increment on DPI ports 32-35</span>
<a name="l05147"></a>05147 <span class="comment"> * sRIO does not check FCS, therefore FRAG will never increment on sRIO ports 40-47</span>
<a name="l05148"></a>05148 <span class="comment"> */</span>
<a name="l05149"></a><a class="code" href="unioncvmx__pip__stat8__prtx.html">05149</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat8__prtx.html" title="cvmx_pip_stat8_prt#">cvmx_pip_stat8_prtx</a> {
<a name="l05150"></a><a class="code" href="unioncvmx__pip__stat8__prtx.html#a0893f6026ba94c840e8f49cd5f939b82">05150</a>     uint64_t <a class="code" href="unioncvmx__pip__stat8__prtx.html#a0893f6026ba94c840e8f49cd5f939b82">u64</a>;
<a name="l05151"></a><a class="code" href="structcvmx__pip__stat8__prtx_1_1cvmx__pip__stat8__prtx__s.html">05151</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat8__prtx_1_1cvmx__pip__stat8__prtx__s.html">cvmx_pip_stat8_prtx_s</a> {
<a name="l05152"></a>05152 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05153"></a>05153 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat8__prtx_1_1cvmx__pip__stat8__prtx__s.html#a6f2638781f5bfc8416a4b9d2cb320851">frag</a>                         : 32; <span class="comment">/**&lt; Number of packets with length &lt; min and FCS error */</span>
<a name="l05154"></a>05154     uint64_t <a class="code" href="structcvmx__pip__stat8__prtx_1_1cvmx__pip__stat8__prtx__s.html#a41ec60b14481d7ecad039e14823f4229">undersz</a>                      : 32; <span class="comment">/**&lt; Number of packets with length &lt; min */</span>
<a name="l05155"></a>05155 <span class="preprocessor">#else</span>
<a name="l05156"></a><a class="code" href="structcvmx__pip__stat8__prtx_1_1cvmx__pip__stat8__prtx__s.html#a41ec60b14481d7ecad039e14823f4229">05156</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat8__prtx_1_1cvmx__pip__stat8__prtx__s.html#a41ec60b14481d7ecad039e14823f4229">undersz</a>                      : 32;
<a name="l05157"></a><a class="code" href="structcvmx__pip__stat8__prtx_1_1cvmx__pip__stat8__prtx__s.html#a6f2638781f5bfc8416a4b9d2cb320851">05157</a>     uint64_t <a class="code" href="structcvmx__pip__stat8__prtx_1_1cvmx__pip__stat8__prtx__s.html#a6f2638781f5bfc8416a4b9d2cb320851">frag</a>                         : 32;
<a name="l05158"></a>05158 <span class="preprocessor">#endif</span>
<a name="l05159"></a>05159 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__stat8__prtx.html#ab9fdac1e9ef700e710f3bb4e471d74cb">s</a>;
<a name="l05160"></a><a class="code" href="unioncvmx__pip__stat8__prtx.html#a159340a118b0c26a39280f31661125cc">05160</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat8__prtx_1_1cvmx__pip__stat8__prtx__s.html">cvmx_pip_stat8_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat8__prtx.html#a159340a118b0c26a39280f31661125cc">cn30xx</a>;
<a name="l05161"></a><a class="code" href="unioncvmx__pip__stat8__prtx.html#a0693f3c6f6ab935d471fcd0fa0b86059">05161</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat8__prtx_1_1cvmx__pip__stat8__prtx__s.html">cvmx_pip_stat8_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat8__prtx.html#a0693f3c6f6ab935d471fcd0fa0b86059">cn31xx</a>;
<a name="l05162"></a><a class="code" href="unioncvmx__pip__stat8__prtx.html#a87fcd17c3e029fad40884928aac5665d">05162</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat8__prtx_1_1cvmx__pip__stat8__prtx__s.html">cvmx_pip_stat8_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat8__prtx.html#a87fcd17c3e029fad40884928aac5665d">cn38xx</a>;
<a name="l05163"></a><a class="code" href="unioncvmx__pip__stat8__prtx.html#ae823251fac68d9038ab5c887dfeb8388">05163</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat8__prtx_1_1cvmx__pip__stat8__prtx__s.html">cvmx_pip_stat8_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat8__prtx.html#ae823251fac68d9038ab5c887dfeb8388">cn38xxp2</a>;
<a name="l05164"></a><a class="code" href="unioncvmx__pip__stat8__prtx.html#ae34286a0199d2752f10760053628938a">05164</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat8__prtx_1_1cvmx__pip__stat8__prtx__s.html">cvmx_pip_stat8_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat8__prtx.html#ae34286a0199d2752f10760053628938a">cn50xx</a>;
<a name="l05165"></a><a class="code" href="unioncvmx__pip__stat8__prtx.html#abe52bf12bbc94777f9824ece542ff105">05165</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat8__prtx_1_1cvmx__pip__stat8__prtx__s.html">cvmx_pip_stat8_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat8__prtx.html#abe52bf12bbc94777f9824ece542ff105">cn52xx</a>;
<a name="l05166"></a><a class="code" href="unioncvmx__pip__stat8__prtx.html#aaf3982c5c854f27c60343d10e5330912">05166</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat8__prtx_1_1cvmx__pip__stat8__prtx__s.html">cvmx_pip_stat8_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat8__prtx.html#aaf3982c5c854f27c60343d10e5330912">cn52xxp1</a>;
<a name="l05167"></a><a class="code" href="unioncvmx__pip__stat8__prtx.html#ab6da35bdd97fa3f1251614dc51d88305">05167</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat8__prtx_1_1cvmx__pip__stat8__prtx__s.html">cvmx_pip_stat8_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat8__prtx.html#ab6da35bdd97fa3f1251614dc51d88305">cn56xx</a>;
<a name="l05168"></a><a class="code" href="unioncvmx__pip__stat8__prtx.html#a8503f69a7d0438e26bb16078d73d1bca">05168</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat8__prtx_1_1cvmx__pip__stat8__prtx__s.html">cvmx_pip_stat8_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat8__prtx.html#a8503f69a7d0438e26bb16078d73d1bca">cn56xxp1</a>;
<a name="l05169"></a><a class="code" href="unioncvmx__pip__stat8__prtx.html#a76d97999749683ecc28140d4cb896877">05169</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat8__prtx_1_1cvmx__pip__stat8__prtx__s.html">cvmx_pip_stat8_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat8__prtx.html#a76d97999749683ecc28140d4cb896877">cn58xx</a>;
<a name="l05170"></a><a class="code" href="unioncvmx__pip__stat8__prtx.html#a58ed8cdcbe4037226cf4fea499fb5f1d">05170</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat8__prtx_1_1cvmx__pip__stat8__prtx__s.html">cvmx_pip_stat8_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat8__prtx.html#a58ed8cdcbe4037226cf4fea499fb5f1d">cn58xxp1</a>;
<a name="l05171"></a><a class="code" href="unioncvmx__pip__stat8__prtx.html#aa248cfb37dd8accf86c2ce1e9d0d8ce3">05171</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat8__prtx_1_1cvmx__pip__stat8__prtx__s.html">cvmx_pip_stat8_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat8__prtx.html#aa248cfb37dd8accf86c2ce1e9d0d8ce3">cn61xx</a>;
<a name="l05172"></a><a class="code" href="unioncvmx__pip__stat8__prtx.html#af735fd2c081027d65cdd3fe840860a5d">05172</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat8__prtx_1_1cvmx__pip__stat8__prtx__s.html">cvmx_pip_stat8_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat8__prtx.html#af735fd2c081027d65cdd3fe840860a5d">cn63xx</a>;
<a name="l05173"></a><a class="code" href="unioncvmx__pip__stat8__prtx.html#aae5c7829b54b0a37019a9de953c560d5">05173</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat8__prtx_1_1cvmx__pip__stat8__prtx__s.html">cvmx_pip_stat8_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat8__prtx.html#aae5c7829b54b0a37019a9de953c560d5">cn63xxp1</a>;
<a name="l05174"></a><a class="code" href="unioncvmx__pip__stat8__prtx.html#a5f1f514465216ba2ef4f31701018cd88">05174</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat8__prtx_1_1cvmx__pip__stat8__prtx__s.html">cvmx_pip_stat8_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat8__prtx.html#a5f1f514465216ba2ef4f31701018cd88">cn66xx</a>;
<a name="l05175"></a><a class="code" href="unioncvmx__pip__stat8__prtx.html#aebd87e17f05adc736b186ec5b19ba839">05175</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat8__prtx_1_1cvmx__pip__stat8__prtx__s.html">cvmx_pip_stat8_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat8__prtx.html#aebd87e17f05adc736b186ec5b19ba839">cn70xx</a>;
<a name="l05176"></a><a class="code" href="unioncvmx__pip__stat8__prtx.html#abf3722e801706fb87f3513f34316758b">05176</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat8__prtx_1_1cvmx__pip__stat8__prtx__s.html">cvmx_pip_stat8_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat8__prtx.html#abf3722e801706fb87f3513f34316758b">cn70xxp1</a>;
<a name="l05177"></a><a class="code" href="unioncvmx__pip__stat8__prtx.html#a7b7de8f86ff292fa53a206360b22d212">05177</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat8__prtx_1_1cvmx__pip__stat8__prtx__s.html">cvmx_pip_stat8_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat8__prtx.html#a7b7de8f86ff292fa53a206360b22d212">cnf71xx</a>;
<a name="l05178"></a>05178 };
<a name="l05179"></a><a class="code" href="cvmx-pip-defs_8h.html#a1df3ac5c5c6f60e32133ccd3cafcce51">05179</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat8__prtx.html" title="cvmx_pip_stat8_prt#">cvmx_pip_stat8_prtx</a> <a class="code" href="unioncvmx__pip__stat8__prtx.html" title="cvmx_pip_stat8_prt#">cvmx_pip_stat8_prtx_t</a>;
<a name="l05180"></a>05180 <span class="comment"></span>
<a name="l05181"></a>05181 <span class="comment">/**</span>
<a name="l05182"></a>05182 <span class="comment"> * cvmx_pip_stat9_#</span>
<a name="l05183"></a>05183 <span class="comment"> *</span>
<a name="l05184"></a>05184 <span class="comment"> * PIP_STAT9_X = PIP_STAT_JABBER   / PIP_STAT_OVER</span>
<a name="l05185"></a>05185 <span class="comment"> *</span>
<a name="l05186"></a>05186 <span class="comment"> */</span>
<a name="l05187"></a><a class="code" href="unioncvmx__pip__stat9__x.html">05187</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat9__x.html" title="cvmx_pip_stat9_#">cvmx_pip_stat9_x</a> {
<a name="l05188"></a><a class="code" href="unioncvmx__pip__stat9__x.html#aee484ca0d33442247f39428920ed85e7">05188</a>     uint64_t <a class="code" href="unioncvmx__pip__stat9__x.html#aee484ca0d33442247f39428920ed85e7">u64</a>;
<a name="l05189"></a><a class="code" href="structcvmx__pip__stat9__x_1_1cvmx__pip__stat9__x__s.html">05189</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat9__x_1_1cvmx__pip__stat9__x__s.html">cvmx_pip_stat9_x_s</a> {
<a name="l05190"></a>05190 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05191"></a>05191 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat9__x_1_1cvmx__pip__stat9__x__s.html#aa6c65c3f3a25da1ac15a7638c71c4c94">jabber</a>                       : 32; <span class="comment">/**&lt; Number of packets with length &gt; max and FCS error */</span>
<a name="l05192"></a>05192     uint64_t <a class="code" href="structcvmx__pip__stat9__x_1_1cvmx__pip__stat9__x__s.html#a3cc2b7ae49c7c845d8cddce3c5618821">oversz</a>                       : 32; <span class="comment">/**&lt; Number of packets with length &gt; max */</span>
<a name="l05193"></a>05193 <span class="preprocessor">#else</span>
<a name="l05194"></a><a class="code" href="structcvmx__pip__stat9__x_1_1cvmx__pip__stat9__x__s.html#a3cc2b7ae49c7c845d8cddce3c5618821">05194</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat9__x_1_1cvmx__pip__stat9__x__s.html#a3cc2b7ae49c7c845d8cddce3c5618821">oversz</a>                       : 32;
<a name="l05195"></a><a class="code" href="structcvmx__pip__stat9__x_1_1cvmx__pip__stat9__x__s.html#aa6c65c3f3a25da1ac15a7638c71c4c94">05195</a>     uint64_t <a class="code" href="structcvmx__pip__stat9__x_1_1cvmx__pip__stat9__x__s.html#aa6c65c3f3a25da1ac15a7638c71c4c94">jabber</a>                       : 32;
<a name="l05196"></a>05196 <span class="preprocessor">#endif</span>
<a name="l05197"></a>05197 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__stat9__x.html#a7cfcbd3fdb9db3bc217418e9a740f9f1">s</a>;
<a name="l05198"></a><a class="code" href="unioncvmx__pip__stat9__x.html#a8301007e43857611734dd14c455a538d">05198</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat9__x_1_1cvmx__pip__stat9__x__s.html">cvmx_pip_stat9_x_s</a>             <a class="code" href="unioncvmx__pip__stat9__x.html#a8301007e43857611734dd14c455a538d">cn68xx</a>;
<a name="l05199"></a><a class="code" href="unioncvmx__pip__stat9__x.html#a673b3b69208685f07e837997bced345a">05199</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat9__x_1_1cvmx__pip__stat9__x__s.html">cvmx_pip_stat9_x_s</a>             <a class="code" href="unioncvmx__pip__stat9__x.html#a673b3b69208685f07e837997bced345a">cn68xxp1</a>;
<a name="l05200"></a>05200 };
<a name="l05201"></a><a class="code" href="cvmx-pip-defs_8h.html#a1268e3c53f09f9bd478cd2233e913b27">05201</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat9__x.html" title="cvmx_pip_stat9_#">cvmx_pip_stat9_x</a> <a class="code" href="unioncvmx__pip__stat9__x.html" title="cvmx_pip_stat9_#">cvmx_pip_stat9_x_t</a>;
<a name="l05202"></a>05202 <span class="comment"></span>
<a name="l05203"></a>05203 <span class="comment">/**</span>
<a name="l05204"></a>05204 <span class="comment"> * cvmx_pip_stat9_prt#</span>
<a name="l05205"></a>05205 <span class="comment"> *</span>
<a name="l05206"></a>05206 <span class="comment"> * PIP_STAT9_PRTX = PIP_STAT_JABBER   / PIP_STAT_OVER</span>
<a name="l05207"></a>05207 <span class="comment"> *</span>
<a name="l05208"></a>05208 <span class="comment"> *</span>
<a name="l05209"></a>05209 <span class="comment"> * Notes:</span>
<a name="l05210"></a>05210 <span class="comment"> * DPI does not check FCS, therefore JABBER will never increment on DPI ports 32-35</span>
<a name="l05211"></a>05211 <span class="comment"> * sRIO does not check FCS, therefore JABBER will never increment on sRIO ports 40-47 due to FCS errors</span>
<a name="l05212"></a>05212 <span class="comment"> * sRIO does use the JABBER opcode to communicate sRIO error, therefore JABBER can increment under the sRIO error conditions</span>
<a name="l05213"></a>05213 <span class="comment"> */</span>
<a name="l05214"></a><a class="code" href="unioncvmx__pip__stat9__prtx.html">05214</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat9__prtx.html" title="cvmx_pip_stat9_prt#">cvmx_pip_stat9_prtx</a> {
<a name="l05215"></a><a class="code" href="unioncvmx__pip__stat9__prtx.html#afa98c0a718a105fad35fc5d1a39934d4">05215</a>     uint64_t <a class="code" href="unioncvmx__pip__stat9__prtx.html#afa98c0a718a105fad35fc5d1a39934d4">u64</a>;
<a name="l05216"></a><a class="code" href="structcvmx__pip__stat9__prtx_1_1cvmx__pip__stat9__prtx__s.html">05216</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat9__prtx_1_1cvmx__pip__stat9__prtx__s.html">cvmx_pip_stat9_prtx_s</a> {
<a name="l05217"></a>05217 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05218"></a>05218 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat9__prtx_1_1cvmx__pip__stat9__prtx__s.html#a49d6df9dd3655df6c3d573653f32c446">jabber</a>                       : 32; <span class="comment">/**&lt; Number of packets with length &gt; max and FCS error */</span>
<a name="l05219"></a>05219     uint64_t <a class="code" href="structcvmx__pip__stat9__prtx_1_1cvmx__pip__stat9__prtx__s.html#a3cd4ea1617e7f7f348d92b8842fc5712">oversz</a>                       : 32; <span class="comment">/**&lt; Number of packets with length &gt; max */</span>
<a name="l05220"></a>05220 <span class="preprocessor">#else</span>
<a name="l05221"></a><a class="code" href="structcvmx__pip__stat9__prtx_1_1cvmx__pip__stat9__prtx__s.html#a3cd4ea1617e7f7f348d92b8842fc5712">05221</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat9__prtx_1_1cvmx__pip__stat9__prtx__s.html#a3cd4ea1617e7f7f348d92b8842fc5712">oversz</a>                       : 32;
<a name="l05222"></a><a class="code" href="structcvmx__pip__stat9__prtx_1_1cvmx__pip__stat9__prtx__s.html#a49d6df9dd3655df6c3d573653f32c446">05222</a>     uint64_t <a class="code" href="structcvmx__pip__stat9__prtx_1_1cvmx__pip__stat9__prtx__s.html#a49d6df9dd3655df6c3d573653f32c446">jabber</a>                       : 32;
<a name="l05223"></a>05223 <span class="preprocessor">#endif</span>
<a name="l05224"></a>05224 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__stat9__prtx.html#ace45ff171c2ab05a1af84f1b5e324eea">s</a>;
<a name="l05225"></a><a class="code" href="unioncvmx__pip__stat9__prtx.html#a008363caf0734744234e3bb57c2b34c7">05225</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat9__prtx_1_1cvmx__pip__stat9__prtx__s.html">cvmx_pip_stat9_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat9__prtx.html#a008363caf0734744234e3bb57c2b34c7">cn30xx</a>;
<a name="l05226"></a><a class="code" href="unioncvmx__pip__stat9__prtx.html#aa0b6bbb6b644a5a80c234bc3a74087ac">05226</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat9__prtx_1_1cvmx__pip__stat9__prtx__s.html">cvmx_pip_stat9_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat9__prtx.html#aa0b6bbb6b644a5a80c234bc3a74087ac">cn31xx</a>;
<a name="l05227"></a><a class="code" href="unioncvmx__pip__stat9__prtx.html#ac770d8759fd8a405ed998f705f24b4a0">05227</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat9__prtx_1_1cvmx__pip__stat9__prtx__s.html">cvmx_pip_stat9_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat9__prtx.html#ac770d8759fd8a405ed998f705f24b4a0">cn38xx</a>;
<a name="l05228"></a><a class="code" href="unioncvmx__pip__stat9__prtx.html#a552d3a4e1970b94f5868f43640a5437a">05228</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat9__prtx_1_1cvmx__pip__stat9__prtx__s.html">cvmx_pip_stat9_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat9__prtx.html#a552d3a4e1970b94f5868f43640a5437a">cn38xxp2</a>;
<a name="l05229"></a><a class="code" href="unioncvmx__pip__stat9__prtx.html#a8dbc2ff7ae6d1a7d482e83c95e0da25b">05229</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat9__prtx_1_1cvmx__pip__stat9__prtx__s.html">cvmx_pip_stat9_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat9__prtx.html#a8dbc2ff7ae6d1a7d482e83c95e0da25b">cn50xx</a>;
<a name="l05230"></a><a class="code" href="unioncvmx__pip__stat9__prtx.html#ab503b9e56d7e54df5275a4585bddcfe2">05230</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat9__prtx_1_1cvmx__pip__stat9__prtx__s.html">cvmx_pip_stat9_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat9__prtx.html#ab503b9e56d7e54df5275a4585bddcfe2">cn52xx</a>;
<a name="l05231"></a><a class="code" href="unioncvmx__pip__stat9__prtx.html#a2fcb619cdf8c8935ce85a57509cfbc61">05231</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat9__prtx_1_1cvmx__pip__stat9__prtx__s.html">cvmx_pip_stat9_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat9__prtx.html#a2fcb619cdf8c8935ce85a57509cfbc61">cn52xxp1</a>;
<a name="l05232"></a><a class="code" href="unioncvmx__pip__stat9__prtx.html#ae4a4bf509fdd218b2d66e8b3617ff637">05232</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat9__prtx_1_1cvmx__pip__stat9__prtx__s.html">cvmx_pip_stat9_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat9__prtx.html#ae4a4bf509fdd218b2d66e8b3617ff637">cn56xx</a>;
<a name="l05233"></a><a class="code" href="unioncvmx__pip__stat9__prtx.html#a259b903e866bca7da69a5f74caebde7f">05233</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat9__prtx_1_1cvmx__pip__stat9__prtx__s.html">cvmx_pip_stat9_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat9__prtx.html#a259b903e866bca7da69a5f74caebde7f">cn56xxp1</a>;
<a name="l05234"></a><a class="code" href="unioncvmx__pip__stat9__prtx.html#ab8405bc69b8ea180ea5cfc31ca61f0e1">05234</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat9__prtx_1_1cvmx__pip__stat9__prtx__s.html">cvmx_pip_stat9_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat9__prtx.html#ab8405bc69b8ea180ea5cfc31ca61f0e1">cn58xx</a>;
<a name="l05235"></a><a class="code" href="unioncvmx__pip__stat9__prtx.html#ad351379de48e51accc935e0e05df0baf">05235</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat9__prtx_1_1cvmx__pip__stat9__prtx__s.html">cvmx_pip_stat9_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat9__prtx.html#ad351379de48e51accc935e0e05df0baf">cn58xxp1</a>;
<a name="l05236"></a><a class="code" href="unioncvmx__pip__stat9__prtx.html#a81824cc567d992acb1a5b87bedc0144b">05236</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat9__prtx_1_1cvmx__pip__stat9__prtx__s.html">cvmx_pip_stat9_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat9__prtx.html#a81824cc567d992acb1a5b87bedc0144b">cn61xx</a>;
<a name="l05237"></a><a class="code" href="unioncvmx__pip__stat9__prtx.html#a069b4e120055107531f4d8983164e7a3">05237</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat9__prtx_1_1cvmx__pip__stat9__prtx__s.html">cvmx_pip_stat9_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat9__prtx.html#a069b4e120055107531f4d8983164e7a3">cn63xx</a>;
<a name="l05238"></a><a class="code" href="unioncvmx__pip__stat9__prtx.html#aef1dcbb072c589ae5123ca9535a69ac1">05238</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat9__prtx_1_1cvmx__pip__stat9__prtx__s.html">cvmx_pip_stat9_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat9__prtx.html#aef1dcbb072c589ae5123ca9535a69ac1">cn63xxp1</a>;
<a name="l05239"></a><a class="code" href="unioncvmx__pip__stat9__prtx.html#a22c0fb43dd578dfe64fd0ee6633cc242">05239</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat9__prtx_1_1cvmx__pip__stat9__prtx__s.html">cvmx_pip_stat9_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat9__prtx.html#a22c0fb43dd578dfe64fd0ee6633cc242">cn66xx</a>;
<a name="l05240"></a><a class="code" href="unioncvmx__pip__stat9__prtx.html#a4d5ae2f2996da6bc524b31294edbd68f">05240</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat9__prtx_1_1cvmx__pip__stat9__prtx__s.html">cvmx_pip_stat9_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat9__prtx.html#a4d5ae2f2996da6bc524b31294edbd68f">cn70xx</a>;
<a name="l05241"></a><a class="code" href="unioncvmx__pip__stat9__prtx.html#a56fcd70328722069003167ed3282035f">05241</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat9__prtx_1_1cvmx__pip__stat9__prtx__s.html">cvmx_pip_stat9_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat9__prtx.html#a56fcd70328722069003167ed3282035f">cn70xxp1</a>;
<a name="l05242"></a><a class="code" href="unioncvmx__pip__stat9__prtx.html#a0476cd45b356699468f80b15da34566e">05242</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat9__prtx_1_1cvmx__pip__stat9__prtx__s.html">cvmx_pip_stat9_prtx_s</a>          <a class="code" href="unioncvmx__pip__stat9__prtx.html#a0476cd45b356699468f80b15da34566e">cnf71xx</a>;
<a name="l05243"></a>05243 };
<a name="l05244"></a><a class="code" href="cvmx-pip-defs_8h.html#a869893ba660b784c07892d6b51e0facd">05244</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat9__prtx.html" title="cvmx_pip_stat9_prt#">cvmx_pip_stat9_prtx</a> <a class="code" href="unioncvmx__pip__stat9__prtx.html" title="cvmx_pip_stat9_prt#">cvmx_pip_stat9_prtx_t</a>;
<a name="l05245"></a>05245 <span class="comment"></span>
<a name="l05246"></a>05246 <span class="comment">/**</span>
<a name="l05247"></a>05247 <span class="comment"> * cvmx_pip_stat_ctl</span>
<a name="l05248"></a>05248 <span class="comment"> *</span>
<a name="l05249"></a>05249 <span class="comment"> * Controls how the PIP statistics counters are handled.</span>
<a name="l05250"></a>05250 <span class="comment"> *</span>
<a name="l05251"></a>05251 <span class="comment"> */</span>
<a name="l05252"></a><a class="code" href="unioncvmx__pip__stat__ctl.html">05252</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat__ctl.html" title="cvmx_pip_stat_ctl">cvmx_pip_stat_ctl</a> {
<a name="l05253"></a><a class="code" href="unioncvmx__pip__stat__ctl.html#a98f76b941f2a236de11374eacf387910">05253</a>     uint64_t <a class="code" href="unioncvmx__pip__stat__ctl.html#a98f76b941f2a236de11374eacf387910">u64</a>;
<a name="l05254"></a><a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__s.html">05254</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__s.html">cvmx_pip_stat_ctl_s</a> {
<a name="l05255"></a>05255 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05256"></a>05256 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__s.html#ac2e5da193f4086f806fec610d94ea6be">reserved_9_63</a>                : 55;
<a name="l05257"></a>05257     uint64_t <a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__s.html#a24dca27d4acacd6c63e57f1d68382279">mode</a>                         : 1;  <span class="comment">/**&lt; The PIP_STAT*_X registers can be indexed either by</span>
<a name="l05258"></a>05258 <span class="comment">                                                         port-kind or backpressure ID.</span>
<a name="l05259"></a>05259 <span class="comment">                                                         Does not apply to the PIP_STAT_INB* registers.</span>
<a name="l05260"></a>05260 <span class="comment">                                                         0 = X represents the packet&apos;s port-kind</span>
<a name="l05261"></a>05261 <span class="comment">                                                         1 = X represents the packet&apos;s backpressure ID */</span>
<a name="l05262"></a>05262     uint64_t <a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__s.html#a6daf444245f54c5658bd3c0c332af3ba">reserved_1_7</a>                 : 7;
<a name="l05263"></a>05263     uint64_t <a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__s.html#aeff720600130bd31549ba3e9e7332945">rdclr</a>                        : 1;  <span class="comment">/**&lt; Stat registers are read and clear</span>
<a name="l05264"></a>05264 <span class="comment">                                                         0 = stat registers hold value when read</span>
<a name="l05265"></a>05265 <span class="comment">                                                         1 = stat registers are cleared when read */</span>
<a name="l05266"></a>05266 <span class="preprocessor">#else</span>
<a name="l05267"></a><a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__s.html#aeff720600130bd31549ba3e9e7332945">05267</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__s.html#aeff720600130bd31549ba3e9e7332945">rdclr</a>                        : 1;
<a name="l05268"></a><a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__s.html#a6daf444245f54c5658bd3c0c332af3ba">05268</a>     uint64_t <a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__s.html#a6daf444245f54c5658bd3c0c332af3ba">reserved_1_7</a>                 : 7;
<a name="l05269"></a><a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__s.html#a24dca27d4acacd6c63e57f1d68382279">05269</a>     uint64_t <a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__s.html#a24dca27d4acacd6c63e57f1d68382279">mode</a>                         : 1;
<a name="l05270"></a><a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__s.html#ac2e5da193f4086f806fec610d94ea6be">05270</a>     uint64_t <a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__s.html#ac2e5da193f4086f806fec610d94ea6be">reserved_9_63</a>                : 55;
<a name="l05271"></a>05271 <span class="preprocessor">#endif</span>
<a name="l05272"></a>05272 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__stat__ctl.html#aaebeff93a51821723b6379077ffd9a20">s</a>;
<a name="l05273"></a><a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__cn30xx.html">05273</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__cn30xx.html">cvmx_pip_stat_ctl_cn30xx</a> {
<a name="l05274"></a>05274 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05275"></a>05275 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__cn30xx.html#a46fe51cb26e675c412b36efc9b4379bd">reserved_1_63</a>                : 63;
<a name="l05276"></a>05276     uint64_t <a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__cn30xx.html#a6e2aea4220d4b179b63044eb1e6dce6a">rdclr</a>                        : 1;  <span class="comment">/**&lt; Stat registers are read and clear</span>
<a name="l05277"></a>05277 <span class="comment">                                                         0 = stat registers hold value when read</span>
<a name="l05278"></a>05278 <span class="comment">                                                         1 = stat registers are cleared when read */</span>
<a name="l05279"></a>05279 <span class="preprocessor">#else</span>
<a name="l05280"></a><a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__cn30xx.html#a6e2aea4220d4b179b63044eb1e6dce6a">05280</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__cn30xx.html#a6e2aea4220d4b179b63044eb1e6dce6a">rdclr</a>                        : 1;
<a name="l05281"></a><a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__cn30xx.html#a46fe51cb26e675c412b36efc9b4379bd">05281</a>     uint64_t <a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__cn30xx.html#a46fe51cb26e675c412b36efc9b4379bd">reserved_1_63</a>                : 63;
<a name="l05282"></a>05282 <span class="preprocessor">#endif</span>
<a name="l05283"></a>05283 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__stat__ctl.html#a41cfd49f3de34db5c1baab388e074486">cn30xx</a>;
<a name="l05284"></a><a class="code" href="unioncvmx__pip__stat__ctl.html#ad2f84a57f710c6a43117169ff8572f18">05284</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__cn30xx.html">cvmx_pip_stat_ctl_cn30xx</a>       <a class="code" href="unioncvmx__pip__stat__ctl.html#ad2f84a57f710c6a43117169ff8572f18">cn31xx</a>;
<a name="l05285"></a><a class="code" href="unioncvmx__pip__stat__ctl.html#ae615ed5cce90b1690ac8b30765bb5b00">05285</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__cn30xx.html">cvmx_pip_stat_ctl_cn30xx</a>       <a class="code" href="unioncvmx__pip__stat__ctl.html#ae615ed5cce90b1690ac8b30765bb5b00">cn38xx</a>;
<a name="l05286"></a><a class="code" href="unioncvmx__pip__stat__ctl.html#aa42f0bcab4dc2b14aef6bd9edce299f0">05286</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__cn30xx.html">cvmx_pip_stat_ctl_cn30xx</a>       <a class="code" href="unioncvmx__pip__stat__ctl.html#aa42f0bcab4dc2b14aef6bd9edce299f0">cn38xxp2</a>;
<a name="l05287"></a><a class="code" href="unioncvmx__pip__stat__ctl.html#abf8602063dbf1a97cdad0a8eba0cbf9f">05287</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__cn30xx.html">cvmx_pip_stat_ctl_cn30xx</a>       <a class="code" href="unioncvmx__pip__stat__ctl.html#abf8602063dbf1a97cdad0a8eba0cbf9f">cn50xx</a>;
<a name="l05288"></a><a class="code" href="unioncvmx__pip__stat__ctl.html#a2c500a8d95919b5e771864af46e11ffb">05288</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__cn30xx.html">cvmx_pip_stat_ctl_cn30xx</a>       <a class="code" href="unioncvmx__pip__stat__ctl.html#a2c500a8d95919b5e771864af46e11ffb">cn52xx</a>;
<a name="l05289"></a><a class="code" href="unioncvmx__pip__stat__ctl.html#a4765e4cf521c3554926cf2998a11495c">05289</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__cn30xx.html">cvmx_pip_stat_ctl_cn30xx</a>       <a class="code" href="unioncvmx__pip__stat__ctl.html#a4765e4cf521c3554926cf2998a11495c">cn52xxp1</a>;
<a name="l05290"></a><a class="code" href="unioncvmx__pip__stat__ctl.html#a9094d7ca9b776cb6dcb788ead77229f5">05290</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__cn30xx.html">cvmx_pip_stat_ctl_cn30xx</a>       <a class="code" href="unioncvmx__pip__stat__ctl.html#a9094d7ca9b776cb6dcb788ead77229f5">cn56xx</a>;
<a name="l05291"></a><a class="code" href="unioncvmx__pip__stat__ctl.html#a685e57bb87396a6961414921a0a32ceb">05291</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__cn30xx.html">cvmx_pip_stat_ctl_cn30xx</a>       <a class="code" href="unioncvmx__pip__stat__ctl.html#a685e57bb87396a6961414921a0a32ceb">cn56xxp1</a>;
<a name="l05292"></a><a class="code" href="unioncvmx__pip__stat__ctl.html#a69bbdc4b29815a1ef4e78ac61458d26a">05292</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__cn30xx.html">cvmx_pip_stat_ctl_cn30xx</a>       <a class="code" href="unioncvmx__pip__stat__ctl.html#a69bbdc4b29815a1ef4e78ac61458d26a">cn58xx</a>;
<a name="l05293"></a><a class="code" href="unioncvmx__pip__stat__ctl.html#aff20c8d1c495af3358e6c0f734c29d3a">05293</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__cn30xx.html">cvmx_pip_stat_ctl_cn30xx</a>       <a class="code" href="unioncvmx__pip__stat__ctl.html#aff20c8d1c495af3358e6c0f734c29d3a">cn58xxp1</a>;
<a name="l05294"></a><a class="code" href="unioncvmx__pip__stat__ctl.html#ae7df8cc9e07b51d25590b6e1ad3cf17a">05294</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__cn30xx.html">cvmx_pip_stat_ctl_cn30xx</a>       <a class="code" href="unioncvmx__pip__stat__ctl.html#ae7df8cc9e07b51d25590b6e1ad3cf17a">cn61xx</a>;
<a name="l05295"></a><a class="code" href="unioncvmx__pip__stat__ctl.html#a4b32eea2131ef488b33c6838dd4b0a9b">05295</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__cn30xx.html">cvmx_pip_stat_ctl_cn30xx</a>       <a class="code" href="unioncvmx__pip__stat__ctl.html#a4b32eea2131ef488b33c6838dd4b0a9b">cn63xx</a>;
<a name="l05296"></a><a class="code" href="unioncvmx__pip__stat__ctl.html#ab92f1ede97d499c3b452b099e594ed02">05296</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__cn30xx.html">cvmx_pip_stat_ctl_cn30xx</a>       <a class="code" href="unioncvmx__pip__stat__ctl.html#ab92f1ede97d499c3b452b099e594ed02">cn63xxp1</a>;
<a name="l05297"></a><a class="code" href="unioncvmx__pip__stat__ctl.html#a37eac8746e68c85a6d7f608ed03e4545">05297</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__cn30xx.html">cvmx_pip_stat_ctl_cn30xx</a>       <a class="code" href="unioncvmx__pip__stat__ctl.html#a37eac8746e68c85a6d7f608ed03e4545">cn66xx</a>;
<a name="l05298"></a><a class="code" href="unioncvmx__pip__stat__ctl.html#a7af1940a72c982cc08ff48bc263c19d7">05298</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__s.html">cvmx_pip_stat_ctl_s</a>            <a class="code" href="unioncvmx__pip__stat__ctl.html#a7af1940a72c982cc08ff48bc263c19d7">cn68xx</a>;
<a name="l05299"></a><a class="code" href="unioncvmx__pip__stat__ctl.html#a735802736c8c402082b3e845e6cc1200">05299</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__s.html">cvmx_pip_stat_ctl_s</a>            <a class="code" href="unioncvmx__pip__stat__ctl.html#a735802736c8c402082b3e845e6cc1200">cn68xxp1</a>;
<a name="l05300"></a><a class="code" href="unioncvmx__pip__stat__ctl.html#a5cc382e5df65339399752a7b79781877">05300</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__cn30xx.html">cvmx_pip_stat_ctl_cn30xx</a>       <a class="code" href="unioncvmx__pip__stat__ctl.html#a5cc382e5df65339399752a7b79781877">cn70xx</a>;
<a name="l05301"></a><a class="code" href="unioncvmx__pip__stat__ctl.html#a6ac182d5ad9469efde1f153702c3f4dc">05301</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__cn30xx.html">cvmx_pip_stat_ctl_cn30xx</a>       <a class="code" href="unioncvmx__pip__stat__ctl.html#a6ac182d5ad9469efde1f153702c3f4dc">cn70xxp1</a>;
<a name="l05302"></a><a class="code" href="unioncvmx__pip__stat__ctl.html#a47579e0fb9cadce54afa79f98b4c7b3d">05302</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__ctl_1_1cvmx__pip__stat__ctl__cn30xx.html">cvmx_pip_stat_ctl_cn30xx</a>       <a class="code" href="unioncvmx__pip__stat__ctl.html#a47579e0fb9cadce54afa79f98b4c7b3d">cnf71xx</a>;
<a name="l05303"></a>05303 };
<a name="l05304"></a><a class="code" href="cvmx-pip-defs_8h.html#aebb4b9ecb12b6afda2b0b0bf54eed2ce">05304</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat__ctl.html" title="cvmx_pip_stat_ctl">cvmx_pip_stat_ctl</a> <a class="code" href="unioncvmx__pip__stat__ctl.html" title="cvmx_pip_stat_ctl">cvmx_pip_stat_ctl_t</a>;
<a name="l05305"></a>05305 <span class="comment"></span>
<a name="l05306"></a>05306 <span class="comment">/**</span>
<a name="l05307"></a>05307 <span class="comment"> * cvmx_pip_stat_inb_errs#</span>
<a name="l05308"></a>05308 <span class="comment"> *</span>
<a name="l05309"></a>05309 <span class="comment"> * Inbound stats collect all data sent to PIP from all packet interfaces.</span>
<a name="l05310"></a>05310 <span class="comment"> * Its the raw counts of everything that comes into the block.  The counts</span>
<a name="l05311"></a>05311 <span class="comment"> * will reflect all error packets and packets dropped by the PKI RED engine.</span>
<a name="l05312"></a>05312 <span class="comment"> * These counts are intended for system debug, but could convey useful</span>
<a name="l05313"></a>05313 <span class="comment"> * information in production systems.</span>
<a name="l05314"></a>05314 <span class="comment"> */</span>
<a name="l05315"></a><a class="code" href="unioncvmx__pip__stat__inb__errsx.html">05315</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat__inb__errsx.html" title="cvmx_pip_stat_inb_errs#">cvmx_pip_stat_inb_errsx</a> {
<a name="l05316"></a><a class="code" href="unioncvmx__pip__stat__inb__errsx.html#a5530782aa91889dee5128b71228737e7">05316</a>     uint64_t <a class="code" href="unioncvmx__pip__stat__inb__errsx.html#a5530782aa91889dee5128b71228737e7">u64</a>;
<a name="l05317"></a><a class="code" href="structcvmx__pip__stat__inb__errsx_1_1cvmx__pip__stat__inb__errsx__s.html">05317</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__errsx_1_1cvmx__pip__stat__inb__errsx__s.html">cvmx_pip_stat_inb_errsx_s</a> {
<a name="l05318"></a>05318 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05319"></a>05319 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat__inb__errsx_1_1cvmx__pip__stat__inb__errsx__s.html#a96bf2feb5ce594306a1684b1ef20eace">reserved_16_63</a>               : 48;
<a name="l05320"></a>05320     uint64_t <a class="code" href="structcvmx__pip__stat__inb__errsx_1_1cvmx__pip__stat__inb__errsx__s.html#ad197a17851e7a7a44f4cde6b83fac8c0">errs</a>                         : 16; <span class="comment">/**&lt; Number of packets with errors</span>
<a name="l05321"></a>05321 <span class="comment">                                                         received by PIP */</span>
<a name="l05322"></a>05322 <span class="preprocessor">#else</span>
<a name="l05323"></a><a class="code" href="structcvmx__pip__stat__inb__errsx_1_1cvmx__pip__stat__inb__errsx__s.html#ad197a17851e7a7a44f4cde6b83fac8c0">05323</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat__inb__errsx_1_1cvmx__pip__stat__inb__errsx__s.html#ad197a17851e7a7a44f4cde6b83fac8c0">errs</a>                         : 16;
<a name="l05324"></a><a class="code" href="structcvmx__pip__stat__inb__errsx_1_1cvmx__pip__stat__inb__errsx__s.html#a96bf2feb5ce594306a1684b1ef20eace">05324</a>     uint64_t <a class="code" href="structcvmx__pip__stat__inb__errsx_1_1cvmx__pip__stat__inb__errsx__s.html#a96bf2feb5ce594306a1684b1ef20eace">reserved_16_63</a>               : 48;
<a name="l05325"></a>05325 <span class="preprocessor">#endif</span>
<a name="l05326"></a>05326 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__stat__inb__errsx.html#ae95904ea762e72d456b4c522809617ce">s</a>;
<a name="l05327"></a><a class="code" href="unioncvmx__pip__stat__inb__errsx.html#a539dd6f8906f7e78a88308e9f0603976">05327</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__errsx_1_1cvmx__pip__stat__inb__errsx__s.html">cvmx_pip_stat_inb_errsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__errsx.html#a539dd6f8906f7e78a88308e9f0603976">cn30xx</a>;
<a name="l05328"></a><a class="code" href="unioncvmx__pip__stat__inb__errsx.html#ace39ee460ad84009fb7616fd337131da">05328</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__errsx_1_1cvmx__pip__stat__inb__errsx__s.html">cvmx_pip_stat_inb_errsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__errsx.html#ace39ee460ad84009fb7616fd337131da">cn31xx</a>;
<a name="l05329"></a><a class="code" href="unioncvmx__pip__stat__inb__errsx.html#a71b81eb16138508455c2deee75f26385">05329</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__errsx_1_1cvmx__pip__stat__inb__errsx__s.html">cvmx_pip_stat_inb_errsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__errsx.html#a71b81eb16138508455c2deee75f26385">cn38xx</a>;
<a name="l05330"></a><a class="code" href="unioncvmx__pip__stat__inb__errsx.html#a31f7133ab840bc4d72b1202ff7f1529e">05330</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__errsx_1_1cvmx__pip__stat__inb__errsx__s.html">cvmx_pip_stat_inb_errsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__errsx.html#a31f7133ab840bc4d72b1202ff7f1529e">cn38xxp2</a>;
<a name="l05331"></a><a class="code" href="unioncvmx__pip__stat__inb__errsx.html#a1bcd59840cde02685fcb9df680d89bce">05331</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__errsx_1_1cvmx__pip__stat__inb__errsx__s.html">cvmx_pip_stat_inb_errsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__errsx.html#a1bcd59840cde02685fcb9df680d89bce">cn50xx</a>;
<a name="l05332"></a><a class="code" href="unioncvmx__pip__stat__inb__errsx.html#a8b84cea048b4d32e23455d6a5fdb9c8a">05332</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__errsx_1_1cvmx__pip__stat__inb__errsx__s.html">cvmx_pip_stat_inb_errsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__errsx.html#a8b84cea048b4d32e23455d6a5fdb9c8a">cn52xx</a>;
<a name="l05333"></a><a class="code" href="unioncvmx__pip__stat__inb__errsx.html#a975fede7baa2ff487745dca519e71160">05333</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__errsx_1_1cvmx__pip__stat__inb__errsx__s.html">cvmx_pip_stat_inb_errsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__errsx.html#a975fede7baa2ff487745dca519e71160">cn52xxp1</a>;
<a name="l05334"></a><a class="code" href="unioncvmx__pip__stat__inb__errsx.html#a6cb5869b99c267e7daac6acc7f5c716a">05334</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__errsx_1_1cvmx__pip__stat__inb__errsx__s.html">cvmx_pip_stat_inb_errsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__errsx.html#a6cb5869b99c267e7daac6acc7f5c716a">cn56xx</a>;
<a name="l05335"></a><a class="code" href="unioncvmx__pip__stat__inb__errsx.html#a135280e1e88e238f9365621031c8ff21">05335</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__errsx_1_1cvmx__pip__stat__inb__errsx__s.html">cvmx_pip_stat_inb_errsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__errsx.html#a135280e1e88e238f9365621031c8ff21">cn56xxp1</a>;
<a name="l05336"></a><a class="code" href="unioncvmx__pip__stat__inb__errsx.html#afedbcb6136776d2cf1d6b55cd3f3d0ec">05336</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__errsx_1_1cvmx__pip__stat__inb__errsx__s.html">cvmx_pip_stat_inb_errsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__errsx.html#afedbcb6136776d2cf1d6b55cd3f3d0ec">cn58xx</a>;
<a name="l05337"></a><a class="code" href="unioncvmx__pip__stat__inb__errsx.html#a7cfefdb75f97d79019cdd9be543023e0">05337</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__errsx_1_1cvmx__pip__stat__inb__errsx__s.html">cvmx_pip_stat_inb_errsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__errsx.html#a7cfefdb75f97d79019cdd9be543023e0">cn58xxp1</a>;
<a name="l05338"></a><a class="code" href="unioncvmx__pip__stat__inb__errsx.html#a5978a69bac9febe3c7fc3d8c62fa89fa">05338</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__errsx_1_1cvmx__pip__stat__inb__errsx__s.html">cvmx_pip_stat_inb_errsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__errsx.html#a5978a69bac9febe3c7fc3d8c62fa89fa">cn61xx</a>;
<a name="l05339"></a><a class="code" href="unioncvmx__pip__stat__inb__errsx.html#a7fe92e428ebae72b426cce9f81e3521f">05339</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__errsx_1_1cvmx__pip__stat__inb__errsx__s.html">cvmx_pip_stat_inb_errsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__errsx.html#a7fe92e428ebae72b426cce9f81e3521f">cn63xx</a>;
<a name="l05340"></a><a class="code" href="unioncvmx__pip__stat__inb__errsx.html#a21d7c99584907c18a3419c9d3a0cd0e9">05340</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__errsx_1_1cvmx__pip__stat__inb__errsx__s.html">cvmx_pip_stat_inb_errsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__errsx.html#a21d7c99584907c18a3419c9d3a0cd0e9">cn63xxp1</a>;
<a name="l05341"></a><a class="code" href="unioncvmx__pip__stat__inb__errsx.html#abe02ab46abf9848c519e5bbf3362e64b">05341</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__errsx_1_1cvmx__pip__stat__inb__errsx__s.html">cvmx_pip_stat_inb_errsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__errsx.html#abe02ab46abf9848c519e5bbf3362e64b">cn66xx</a>;
<a name="l05342"></a><a class="code" href="unioncvmx__pip__stat__inb__errsx.html#a754f7341380268fc3136102ecf9469b7">05342</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__errsx_1_1cvmx__pip__stat__inb__errsx__s.html">cvmx_pip_stat_inb_errsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__errsx.html#a754f7341380268fc3136102ecf9469b7">cn70xx</a>;
<a name="l05343"></a><a class="code" href="unioncvmx__pip__stat__inb__errsx.html#a5e22464da16da3bc78dc9216030db18f">05343</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__errsx_1_1cvmx__pip__stat__inb__errsx__s.html">cvmx_pip_stat_inb_errsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__errsx.html#a5e22464da16da3bc78dc9216030db18f">cn70xxp1</a>;
<a name="l05344"></a><a class="code" href="unioncvmx__pip__stat__inb__errsx.html#afbb1a5a1dd1f2a8ae54937c574f222b9">05344</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__errsx_1_1cvmx__pip__stat__inb__errsx__s.html">cvmx_pip_stat_inb_errsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__errsx.html#afbb1a5a1dd1f2a8ae54937c574f222b9">cnf71xx</a>;
<a name="l05345"></a>05345 };
<a name="l05346"></a><a class="code" href="cvmx-pip-defs_8h.html#a262d1134ae7b7fe613cdc35e4288c90e">05346</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat__inb__errsx.html" title="cvmx_pip_stat_inb_errs#">cvmx_pip_stat_inb_errsx</a> <a class="code" href="unioncvmx__pip__stat__inb__errsx.html" title="cvmx_pip_stat_inb_errs#">cvmx_pip_stat_inb_errsx_t</a>;
<a name="l05347"></a>05347 <span class="comment"></span>
<a name="l05348"></a>05348 <span class="comment">/**</span>
<a name="l05349"></a>05349 <span class="comment"> * cvmx_pip_stat_inb_errs_pknd#</span>
<a name="l05350"></a>05350 <span class="comment"> *</span>
<a name="l05351"></a>05351 <span class="comment"> * PIP_STAT_INB_ERRS_PKNDX = Inbound error packets received by PIP per pkind</span>
<a name="l05352"></a>05352 <span class="comment"> *</span>
<a name="l05353"></a>05353 <span class="comment"> * Inbound stats collect all data sent to PIP from all packet interfaces.</span>
<a name="l05354"></a>05354 <span class="comment"> * Its the raw counts of everything that comes into the block.  The counts</span>
<a name="l05355"></a>05355 <span class="comment"> * will reflect all error packets and packets dropped by the PKI RED engine.</span>
<a name="l05356"></a>05356 <span class="comment"> * These counts are intended for system debug, but could convey useful</span>
<a name="l05357"></a>05357 <span class="comment"> * information in production systems.</span>
<a name="l05358"></a>05358 <span class="comment"> */</span>
<a name="l05359"></a><a class="code" href="unioncvmx__pip__stat__inb__errs__pkndx.html">05359</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat__inb__errs__pkndx.html" title="cvmx_pip_stat_inb_errs_pknd#">cvmx_pip_stat_inb_errs_pkndx</a> {
<a name="l05360"></a><a class="code" href="unioncvmx__pip__stat__inb__errs__pkndx.html#ae2820891fdd1f58b27fc841dd083127b">05360</a>     uint64_t <a class="code" href="unioncvmx__pip__stat__inb__errs__pkndx.html#ae2820891fdd1f58b27fc841dd083127b">u64</a>;
<a name="l05361"></a><a class="code" href="structcvmx__pip__stat__inb__errs__pkndx_1_1cvmx__pip__stat__inb__errs__pkndx__s.html">05361</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__errs__pkndx_1_1cvmx__pip__stat__inb__errs__pkndx__s.html">cvmx_pip_stat_inb_errs_pkndx_s</a> {
<a name="l05362"></a>05362 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05363"></a>05363 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat__inb__errs__pkndx_1_1cvmx__pip__stat__inb__errs__pkndx__s.html#aa446465af15e3d7eebfcb2c975ce33d5">reserved_16_63</a>               : 48;
<a name="l05364"></a>05364     uint64_t <a class="code" href="structcvmx__pip__stat__inb__errs__pkndx_1_1cvmx__pip__stat__inb__errs__pkndx__s.html#a045d9d17910fd50ef686fdf1e2119fcd">errs</a>                         : 16; <span class="comment">/**&lt; Number of packets with errors</span>
<a name="l05365"></a>05365 <span class="comment">                                                         received by PIP */</span>
<a name="l05366"></a>05366 <span class="preprocessor">#else</span>
<a name="l05367"></a><a class="code" href="structcvmx__pip__stat__inb__errs__pkndx_1_1cvmx__pip__stat__inb__errs__pkndx__s.html#a045d9d17910fd50ef686fdf1e2119fcd">05367</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat__inb__errs__pkndx_1_1cvmx__pip__stat__inb__errs__pkndx__s.html#a045d9d17910fd50ef686fdf1e2119fcd">errs</a>                         : 16;
<a name="l05368"></a><a class="code" href="structcvmx__pip__stat__inb__errs__pkndx_1_1cvmx__pip__stat__inb__errs__pkndx__s.html#aa446465af15e3d7eebfcb2c975ce33d5">05368</a>     uint64_t <a class="code" href="structcvmx__pip__stat__inb__errs__pkndx_1_1cvmx__pip__stat__inb__errs__pkndx__s.html#aa446465af15e3d7eebfcb2c975ce33d5">reserved_16_63</a>               : 48;
<a name="l05369"></a>05369 <span class="preprocessor">#endif</span>
<a name="l05370"></a>05370 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__stat__inb__errs__pkndx.html#a839ffc4cb7e70ee5c94090d321e3f231">s</a>;
<a name="l05371"></a><a class="code" href="unioncvmx__pip__stat__inb__errs__pkndx.html#af88ac94781cc3dcc0303c5b28fd5838d">05371</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__errs__pkndx_1_1cvmx__pip__stat__inb__errs__pkndx__s.html">cvmx_pip_stat_inb_errs_pkndx_s</a> <a class="code" href="unioncvmx__pip__stat__inb__errs__pkndx.html#af88ac94781cc3dcc0303c5b28fd5838d">cn68xx</a>;
<a name="l05372"></a><a class="code" href="unioncvmx__pip__stat__inb__errs__pkndx.html#ac548d61151fdf26e8395c97334ab1bd8">05372</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__errs__pkndx_1_1cvmx__pip__stat__inb__errs__pkndx__s.html">cvmx_pip_stat_inb_errs_pkndx_s</a> <a class="code" href="unioncvmx__pip__stat__inb__errs__pkndx.html#ac548d61151fdf26e8395c97334ab1bd8">cn68xxp1</a>;
<a name="l05373"></a>05373 };
<a name="l05374"></a><a class="code" href="cvmx-pip-defs_8h.html#a327e6be4f47bfdcf8153353ba0899a40">05374</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat__inb__errs__pkndx.html" title="cvmx_pip_stat_inb_errs_pknd#">cvmx_pip_stat_inb_errs_pkndx</a> <a class="code" href="unioncvmx__pip__stat__inb__errs__pkndx.html" title="cvmx_pip_stat_inb_errs_pknd#">cvmx_pip_stat_inb_errs_pkndx_t</a>;
<a name="l05375"></a>05375 <span class="comment"></span>
<a name="l05376"></a>05376 <span class="comment">/**</span>
<a name="l05377"></a>05377 <span class="comment"> * cvmx_pip_stat_inb_octs#</span>
<a name="l05378"></a>05378 <span class="comment"> *</span>
<a name="l05379"></a>05379 <span class="comment"> * Inbound stats collect all data sent to PIP from all packet interfaces.</span>
<a name="l05380"></a>05380 <span class="comment"> * Its the raw counts of everything that comes into the block.  The counts</span>
<a name="l05381"></a>05381 <span class="comment"> * will reflect all error packets and packets dropped by the PKI RED engine.</span>
<a name="l05382"></a>05382 <span class="comment"> * These counts are intended for system debug, but could convey useful</span>
<a name="l05383"></a>05383 <span class="comment"> * information in production systems. The OCTS will include the bytes from</span>
<a name="l05384"></a>05384 <span class="comment"> * timestamp fields in PTP_MODE.</span>
<a name="l05385"></a>05385 <span class="comment"> */</span>
<a name="l05386"></a><a class="code" href="unioncvmx__pip__stat__inb__octsx.html">05386</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat__inb__octsx.html" title="cvmx_pip_stat_inb_octs#">cvmx_pip_stat_inb_octsx</a> {
<a name="l05387"></a><a class="code" href="unioncvmx__pip__stat__inb__octsx.html#a4adb0a68987712fa00797fb17873dde1">05387</a>     uint64_t <a class="code" href="unioncvmx__pip__stat__inb__octsx.html#a4adb0a68987712fa00797fb17873dde1">u64</a>;
<a name="l05388"></a><a class="code" href="structcvmx__pip__stat__inb__octsx_1_1cvmx__pip__stat__inb__octsx__s.html">05388</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__octsx_1_1cvmx__pip__stat__inb__octsx__s.html">cvmx_pip_stat_inb_octsx_s</a> {
<a name="l05389"></a>05389 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05390"></a>05390 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat__inb__octsx_1_1cvmx__pip__stat__inb__octsx__s.html#a03a980d6feade931b70f50b6fdef947c">reserved_48_63</a>               : 16;
<a name="l05391"></a>05391     uint64_t <a class="code" href="structcvmx__pip__stat__inb__octsx_1_1cvmx__pip__stat__inb__octsx__s.html#afda4a947a0c7985c7f8177e2457fbabb">octs</a>                         : 48; <span class="comment">/**&lt; Total number of octets from all packets received</span>
<a name="l05392"></a>05392 <span class="comment">                                                         by PIP */</span>
<a name="l05393"></a>05393 <span class="preprocessor">#else</span>
<a name="l05394"></a><a class="code" href="structcvmx__pip__stat__inb__octsx_1_1cvmx__pip__stat__inb__octsx__s.html#afda4a947a0c7985c7f8177e2457fbabb">05394</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat__inb__octsx_1_1cvmx__pip__stat__inb__octsx__s.html#afda4a947a0c7985c7f8177e2457fbabb">octs</a>                         : 48;
<a name="l05395"></a><a class="code" href="structcvmx__pip__stat__inb__octsx_1_1cvmx__pip__stat__inb__octsx__s.html#a03a980d6feade931b70f50b6fdef947c">05395</a>     uint64_t <a class="code" href="structcvmx__pip__stat__inb__octsx_1_1cvmx__pip__stat__inb__octsx__s.html#a03a980d6feade931b70f50b6fdef947c">reserved_48_63</a>               : 16;
<a name="l05396"></a>05396 <span class="preprocessor">#endif</span>
<a name="l05397"></a>05397 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__stat__inb__octsx.html#a910838db9eb8d29f9afb4e2d65aa16be">s</a>;
<a name="l05398"></a><a class="code" href="unioncvmx__pip__stat__inb__octsx.html#a2e53190504026e69f284954d5cf999e1">05398</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__octsx_1_1cvmx__pip__stat__inb__octsx__s.html">cvmx_pip_stat_inb_octsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__octsx.html#a2e53190504026e69f284954d5cf999e1">cn30xx</a>;
<a name="l05399"></a><a class="code" href="unioncvmx__pip__stat__inb__octsx.html#a7e4e3c8c31d0234950bbdaf0cc794c52">05399</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__octsx_1_1cvmx__pip__stat__inb__octsx__s.html">cvmx_pip_stat_inb_octsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__octsx.html#a7e4e3c8c31d0234950bbdaf0cc794c52">cn31xx</a>;
<a name="l05400"></a><a class="code" href="unioncvmx__pip__stat__inb__octsx.html#ae260a37715877a6dd1d1ca6d65789179">05400</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__octsx_1_1cvmx__pip__stat__inb__octsx__s.html">cvmx_pip_stat_inb_octsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__octsx.html#ae260a37715877a6dd1d1ca6d65789179">cn38xx</a>;
<a name="l05401"></a><a class="code" href="unioncvmx__pip__stat__inb__octsx.html#a6d5a3ca93fbd2a711b9ea6068e523bfb">05401</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__octsx_1_1cvmx__pip__stat__inb__octsx__s.html">cvmx_pip_stat_inb_octsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__octsx.html#a6d5a3ca93fbd2a711b9ea6068e523bfb">cn38xxp2</a>;
<a name="l05402"></a><a class="code" href="unioncvmx__pip__stat__inb__octsx.html#a80a796ce433fe5bf4c210e31e68079af">05402</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__octsx_1_1cvmx__pip__stat__inb__octsx__s.html">cvmx_pip_stat_inb_octsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__octsx.html#a80a796ce433fe5bf4c210e31e68079af">cn50xx</a>;
<a name="l05403"></a><a class="code" href="unioncvmx__pip__stat__inb__octsx.html#ad8af773757cff50a1cf3f7ee739f5908">05403</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__octsx_1_1cvmx__pip__stat__inb__octsx__s.html">cvmx_pip_stat_inb_octsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__octsx.html#ad8af773757cff50a1cf3f7ee739f5908">cn52xx</a>;
<a name="l05404"></a><a class="code" href="unioncvmx__pip__stat__inb__octsx.html#a796fb5703d6663f6dde1bb37b0235dea">05404</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__octsx_1_1cvmx__pip__stat__inb__octsx__s.html">cvmx_pip_stat_inb_octsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__octsx.html#a796fb5703d6663f6dde1bb37b0235dea">cn52xxp1</a>;
<a name="l05405"></a><a class="code" href="unioncvmx__pip__stat__inb__octsx.html#a7bdc1828a19b894ed12490d79ae386b5">05405</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__octsx_1_1cvmx__pip__stat__inb__octsx__s.html">cvmx_pip_stat_inb_octsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__octsx.html#a7bdc1828a19b894ed12490d79ae386b5">cn56xx</a>;
<a name="l05406"></a><a class="code" href="unioncvmx__pip__stat__inb__octsx.html#a1248f4f014d41afaebb03fa66ed75a40">05406</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__octsx_1_1cvmx__pip__stat__inb__octsx__s.html">cvmx_pip_stat_inb_octsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__octsx.html#a1248f4f014d41afaebb03fa66ed75a40">cn56xxp1</a>;
<a name="l05407"></a><a class="code" href="unioncvmx__pip__stat__inb__octsx.html#a13615185cb9ed953ae2b5a2b794a803c">05407</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__octsx_1_1cvmx__pip__stat__inb__octsx__s.html">cvmx_pip_stat_inb_octsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__octsx.html#a13615185cb9ed953ae2b5a2b794a803c">cn58xx</a>;
<a name="l05408"></a><a class="code" href="unioncvmx__pip__stat__inb__octsx.html#ae9e4308c091cd6f54510607eaa982b9c">05408</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__octsx_1_1cvmx__pip__stat__inb__octsx__s.html">cvmx_pip_stat_inb_octsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__octsx.html#ae9e4308c091cd6f54510607eaa982b9c">cn58xxp1</a>;
<a name="l05409"></a><a class="code" href="unioncvmx__pip__stat__inb__octsx.html#aabc072fcfead1d6749fb686169593fd0">05409</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__octsx_1_1cvmx__pip__stat__inb__octsx__s.html">cvmx_pip_stat_inb_octsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__octsx.html#aabc072fcfead1d6749fb686169593fd0">cn61xx</a>;
<a name="l05410"></a><a class="code" href="unioncvmx__pip__stat__inb__octsx.html#a8a07e59087cd0f1044151d11d31c70be">05410</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__octsx_1_1cvmx__pip__stat__inb__octsx__s.html">cvmx_pip_stat_inb_octsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__octsx.html#a8a07e59087cd0f1044151d11d31c70be">cn63xx</a>;
<a name="l05411"></a><a class="code" href="unioncvmx__pip__stat__inb__octsx.html#a1a541441a57cccc765b0fe6fbfcaa157">05411</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__octsx_1_1cvmx__pip__stat__inb__octsx__s.html">cvmx_pip_stat_inb_octsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__octsx.html#a1a541441a57cccc765b0fe6fbfcaa157">cn63xxp1</a>;
<a name="l05412"></a><a class="code" href="unioncvmx__pip__stat__inb__octsx.html#a8ef07d45ac41d297e6a5e7556263d9a7">05412</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__octsx_1_1cvmx__pip__stat__inb__octsx__s.html">cvmx_pip_stat_inb_octsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__octsx.html#a8ef07d45ac41d297e6a5e7556263d9a7">cn66xx</a>;
<a name="l05413"></a><a class="code" href="unioncvmx__pip__stat__inb__octsx.html#a3a1aec3fc363b8f278c47668d934e206">05413</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__octsx_1_1cvmx__pip__stat__inb__octsx__s.html">cvmx_pip_stat_inb_octsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__octsx.html#a3a1aec3fc363b8f278c47668d934e206">cn70xx</a>;
<a name="l05414"></a><a class="code" href="unioncvmx__pip__stat__inb__octsx.html#a0e3b0141f287e17c5eda6028f9c92cbb">05414</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__octsx_1_1cvmx__pip__stat__inb__octsx__s.html">cvmx_pip_stat_inb_octsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__octsx.html#a0e3b0141f287e17c5eda6028f9c92cbb">cn70xxp1</a>;
<a name="l05415"></a><a class="code" href="unioncvmx__pip__stat__inb__octsx.html#a0801a929e34d4b1dda1c7af21114b5c5">05415</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__octsx_1_1cvmx__pip__stat__inb__octsx__s.html">cvmx_pip_stat_inb_octsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__octsx.html#a0801a929e34d4b1dda1c7af21114b5c5">cnf71xx</a>;
<a name="l05416"></a>05416 };
<a name="l05417"></a><a class="code" href="cvmx-pip-defs_8h.html#a7e791b62a52486508c5ba8cbae8c304f">05417</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat__inb__octsx.html" title="cvmx_pip_stat_inb_octs#">cvmx_pip_stat_inb_octsx</a> <a class="code" href="unioncvmx__pip__stat__inb__octsx.html" title="cvmx_pip_stat_inb_octs#">cvmx_pip_stat_inb_octsx_t</a>;
<a name="l05418"></a>05418 <span class="comment"></span>
<a name="l05419"></a>05419 <span class="comment">/**</span>
<a name="l05420"></a>05420 <span class="comment"> * cvmx_pip_stat_inb_octs_pknd#</span>
<a name="l05421"></a>05421 <span class="comment"> *</span>
<a name="l05422"></a>05422 <span class="comment"> * PIP_STAT_INB_OCTS_PKNDX = Inbound octets received by PIP per pkind</span>
<a name="l05423"></a>05423 <span class="comment"> *</span>
<a name="l05424"></a>05424 <span class="comment"> * Inbound stats collect all data sent to PIP from all packet interfaces.</span>
<a name="l05425"></a>05425 <span class="comment"> * Its the raw counts of everything that comes into the block.  The counts</span>
<a name="l05426"></a>05426 <span class="comment"> * will reflect all error packets and packets dropped by the PKI RED engine.</span>
<a name="l05427"></a>05427 <span class="comment"> * These counts are intended for system debug, but could convey useful</span>
<a name="l05428"></a>05428 <span class="comment"> * information in production systems. The OCTS will include the bytes from</span>
<a name="l05429"></a>05429 <span class="comment"> * timestamp fields in PTP_MODE.</span>
<a name="l05430"></a>05430 <span class="comment"> */</span>
<a name="l05431"></a><a class="code" href="unioncvmx__pip__stat__inb__octs__pkndx.html">05431</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat__inb__octs__pkndx.html" title="cvmx_pip_stat_inb_octs_pknd#">cvmx_pip_stat_inb_octs_pkndx</a> {
<a name="l05432"></a><a class="code" href="unioncvmx__pip__stat__inb__octs__pkndx.html#a9e81e7158d3c30fdaee016da20de21a7">05432</a>     uint64_t <a class="code" href="unioncvmx__pip__stat__inb__octs__pkndx.html#a9e81e7158d3c30fdaee016da20de21a7">u64</a>;
<a name="l05433"></a><a class="code" href="structcvmx__pip__stat__inb__octs__pkndx_1_1cvmx__pip__stat__inb__octs__pkndx__s.html">05433</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__octs__pkndx_1_1cvmx__pip__stat__inb__octs__pkndx__s.html">cvmx_pip_stat_inb_octs_pkndx_s</a> {
<a name="l05434"></a>05434 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05435"></a>05435 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat__inb__octs__pkndx_1_1cvmx__pip__stat__inb__octs__pkndx__s.html#aedca4600355e18b356a6ad311e7d96c4">reserved_48_63</a>               : 16;
<a name="l05436"></a>05436     uint64_t <a class="code" href="structcvmx__pip__stat__inb__octs__pkndx_1_1cvmx__pip__stat__inb__octs__pkndx__s.html#aa08fa9f77756a57c49707a96283066aa">octs</a>                         : 48; <span class="comment">/**&lt; Total number of octets from all packets received</span>
<a name="l05437"></a>05437 <span class="comment">                                                         by PIP */</span>
<a name="l05438"></a>05438 <span class="preprocessor">#else</span>
<a name="l05439"></a><a class="code" href="structcvmx__pip__stat__inb__octs__pkndx_1_1cvmx__pip__stat__inb__octs__pkndx__s.html#aa08fa9f77756a57c49707a96283066aa">05439</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat__inb__octs__pkndx_1_1cvmx__pip__stat__inb__octs__pkndx__s.html#aa08fa9f77756a57c49707a96283066aa">octs</a>                         : 48;
<a name="l05440"></a><a class="code" href="structcvmx__pip__stat__inb__octs__pkndx_1_1cvmx__pip__stat__inb__octs__pkndx__s.html#aedca4600355e18b356a6ad311e7d96c4">05440</a>     uint64_t <a class="code" href="structcvmx__pip__stat__inb__octs__pkndx_1_1cvmx__pip__stat__inb__octs__pkndx__s.html#aedca4600355e18b356a6ad311e7d96c4">reserved_48_63</a>               : 16;
<a name="l05441"></a>05441 <span class="preprocessor">#endif</span>
<a name="l05442"></a>05442 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__stat__inb__octs__pkndx.html#ab611af752c74e04dc1a07b339d838ab0">s</a>;
<a name="l05443"></a><a class="code" href="unioncvmx__pip__stat__inb__octs__pkndx.html#a48ed495018de7dd1bd4edb663f4eaa75">05443</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__octs__pkndx_1_1cvmx__pip__stat__inb__octs__pkndx__s.html">cvmx_pip_stat_inb_octs_pkndx_s</a> <a class="code" href="unioncvmx__pip__stat__inb__octs__pkndx.html#a48ed495018de7dd1bd4edb663f4eaa75">cn68xx</a>;
<a name="l05444"></a><a class="code" href="unioncvmx__pip__stat__inb__octs__pkndx.html#a2cf72c801201ed423ef5ef61bd84bc50">05444</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__octs__pkndx_1_1cvmx__pip__stat__inb__octs__pkndx__s.html">cvmx_pip_stat_inb_octs_pkndx_s</a> <a class="code" href="unioncvmx__pip__stat__inb__octs__pkndx.html#a2cf72c801201ed423ef5ef61bd84bc50">cn68xxp1</a>;
<a name="l05445"></a>05445 };
<a name="l05446"></a><a class="code" href="cvmx-pip-defs_8h.html#a640a5ffb6ab19526ed295cced8b06b68">05446</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat__inb__octs__pkndx.html" title="cvmx_pip_stat_inb_octs_pknd#">cvmx_pip_stat_inb_octs_pkndx</a> <a class="code" href="unioncvmx__pip__stat__inb__octs__pkndx.html" title="cvmx_pip_stat_inb_octs_pknd#">cvmx_pip_stat_inb_octs_pkndx_t</a>;
<a name="l05447"></a>05447 <span class="comment"></span>
<a name="l05448"></a>05448 <span class="comment">/**</span>
<a name="l05449"></a>05449 <span class="comment"> * cvmx_pip_stat_inb_pkts#</span>
<a name="l05450"></a>05450 <span class="comment"> *</span>
<a name="l05451"></a>05451 <span class="comment"> * Inbound stats collect all data sent to PIP from all packet interfaces.</span>
<a name="l05452"></a>05452 <span class="comment"> * Its the raw counts of everything that comes into the block.  The counts</span>
<a name="l05453"></a>05453 <span class="comment"> * will reflect all error packets and packets dropped by the PKI RED engine.</span>
<a name="l05454"></a>05454 <span class="comment"> * These counts are intended for system debug, but could convey useful</span>
<a name="l05455"></a>05455 <span class="comment"> * information in production systems.</span>
<a name="l05456"></a>05456 <span class="comment"> */</span>
<a name="l05457"></a><a class="code" href="unioncvmx__pip__stat__inb__pktsx.html">05457</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat__inb__pktsx.html" title="cvmx_pip_stat_inb_pkts#">cvmx_pip_stat_inb_pktsx</a> {
<a name="l05458"></a><a class="code" href="unioncvmx__pip__stat__inb__pktsx.html#a4a87daebc26df90585b614b842b0ca73">05458</a>     uint64_t <a class="code" href="unioncvmx__pip__stat__inb__pktsx.html#a4a87daebc26df90585b614b842b0ca73">u64</a>;
<a name="l05459"></a><a class="code" href="structcvmx__pip__stat__inb__pktsx_1_1cvmx__pip__stat__inb__pktsx__s.html">05459</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__pktsx_1_1cvmx__pip__stat__inb__pktsx__s.html">cvmx_pip_stat_inb_pktsx_s</a> {
<a name="l05460"></a>05460 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05461"></a>05461 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat__inb__pktsx_1_1cvmx__pip__stat__inb__pktsx__s.html#ad65feaff04cffa81f843320109701111">reserved_32_63</a>               : 32;
<a name="l05462"></a>05462     uint64_t <a class="code" href="structcvmx__pip__stat__inb__pktsx_1_1cvmx__pip__stat__inb__pktsx__s.html#a924caded347bee06f031e0a6d1251bbf">pkts</a>                         : 32; <span class="comment">/**&lt; Number of packets without errors</span>
<a name="l05463"></a>05463 <span class="comment">                                                         received by PIP */</span>
<a name="l05464"></a>05464 <span class="preprocessor">#else</span>
<a name="l05465"></a><a class="code" href="structcvmx__pip__stat__inb__pktsx_1_1cvmx__pip__stat__inb__pktsx__s.html#a924caded347bee06f031e0a6d1251bbf">05465</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat__inb__pktsx_1_1cvmx__pip__stat__inb__pktsx__s.html#a924caded347bee06f031e0a6d1251bbf">pkts</a>                         : 32;
<a name="l05466"></a><a class="code" href="structcvmx__pip__stat__inb__pktsx_1_1cvmx__pip__stat__inb__pktsx__s.html#ad65feaff04cffa81f843320109701111">05466</a>     uint64_t <a class="code" href="structcvmx__pip__stat__inb__pktsx_1_1cvmx__pip__stat__inb__pktsx__s.html#ad65feaff04cffa81f843320109701111">reserved_32_63</a>               : 32;
<a name="l05467"></a>05467 <span class="preprocessor">#endif</span>
<a name="l05468"></a>05468 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__stat__inb__pktsx.html#a77acb888ba7dd0ca24d5156c9c07b660">s</a>;
<a name="l05469"></a><a class="code" href="unioncvmx__pip__stat__inb__pktsx.html#a0a982f04671a3727e4c22e8104c4d59a">05469</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__pktsx_1_1cvmx__pip__stat__inb__pktsx__s.html">cvmx_pip_stat_inb_pktsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__pktsx.html#a0a982f04671a3727e4c22e8104c4d59a">cn30xx</a>;
<a name="l05470"></a><a class="code" href="unioncvmx__pip__stat__inb__pktsx.html#a6bd9da2a6d335a821927b9717dd05690">05470</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__pktsx_1_1cvmx__pip__stat__inb__pktsx__s.html">cvmx_pip_stat_inb_pktsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__pktsx.html#a6bd9da2a6d335a821927b9717dd05690">cn31xx</a>;
<a name="l05471"></a><a class="code" href="unioncvmx__pip__stat__inb__pktsx.html#a992b4313f34eb702c9ebc834086a8daa">05471</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__pktsx_1_1cvmx__pip__stat__inb__pktsx__s.html">cvmx_pip_stat_inb_pktsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__pktsx.html#a992b4313f34eb702c9ebc834086a8daa">cn38xx</a>;
<a name="l05472"></a><a class="code" href="unioncvmx__pip__stat__inb__pktsx.html#a03957eff0c5225c430b2526c097a91b4">05472</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__pktsx_1_1cvmx__pip__stat__inb__pktsx__s.html">cvmx_pip_stat_inb_pktsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__pktsx.html#a03957eff0c5225c430b2526c097a91b4">cn38xxp2</a>;
<a name="l05473"></a><a class="code" href="unioncvmx__pip__stat__inb__pktsx.html#a5179a29492f15d012863c0091dba2f94">05473</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__pktsx_1_1cvmx__pip__stat__inb__pktsx__s.html">cvmx_pip_stat_inb_pktsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__pktsx.html#a5179a29492f15d012863c0091dba2f94">cn50xx</a>;
<a name="l05474"></a><a class="code" href="unioncvmx__pip__stat__inb__pktsx.html#a001a5206f0298c888d720af78c3871b4">05474</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__pktsx_1_1cvmx__pip__stat__inb__pktsx__s.html">cvmx_pip_stat_inb_pktsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__pktsx.html#a001a5206f0298c888d720af78c3871b4">cn52xx</a>;
<a name="l05475"></a><a class="code" href="unioncvmx__pip__stat__inb__pktsx.html#a556a686ef838460fa3630ad1b7b1342f">05475</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__pktsx_1_1cvmx__pip__stat__inb__pktsx__s.html">cvmx_pip_stat_inb_pktsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__pktsx.html#a556a686ef838460fa3630ad1b7b1342f">cn52xxp1</a>;
<a name="l05476"></a><a class="code" href="unioncvmx__pip__stat__inb__pktsx.html#a6bf29c7e4408faea4da931bb4577fbf2">05476</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__pktsx_1_1cvmx__pip__stat__inb__pktsx__s.html">cvmx_pip_stat_inb_pktsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__pktsx.html#a6bf29c7e4408faea4da931bb4577fbf2">cn56xx</a>;
<a name="l05477"></a><a class="code" href="unioncvmx__pip__stat__inb__pktsx.html#aab576b6b0b4e9ec78a732701e337f78e">05477</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__pktsx_1_1cvmx__pip__stat__inb__pktsx__s.html">cvmx_pip_stat_inb_pktsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__pktsx.html#aab576b6b0b4e9ec78a732701e337f78e">cn56xxp1</a>;
<a name="l05478"></a><a class="code" href="unioncvmx__pip__stat__inb__pktsx.html#adcc1bb7448ff3dd4739ea75a01c29a93">05478</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__pktsx_1_1cvmx__pip__stat__inb__pktsx__s.html">cvmx_pip_stat_inb_pktsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__pktsx.html#adcc1bb7448ff3dd4739ea75a01c29a93">cn58xx</a>;
<a name="l05479"></a><a class="code" href="unioncvmx__pip__stat__inb__pktsx.html#a1239c21c06ea9a1e25890c8c7a8340ac">05479</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__pktsx_1_1cvmx__pip__stat__inb__pktsx__s.html">cvmx_pip_stat_inb_pktsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__pktsx.html#a1239c21c06ea9a1e25890c8c7a8340ac">cn58xxp1</a>;
<a name="l05480"></a><a class="code" href="unioncvmx__pip__stat__inb__pktsx.html#a722c294c42155b65e33d32ff97b5dd3f">05480</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__pktsx_1_1cvmx__pip__stat__inb__pktsx__s.html">cvmx_pip_stat_inb_pktsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__pktsx.html#a722c294c42155b65e33d32ff97b5dd3f">cn61xx</a>;
<a name="l05481"></a><a class="code" href="unioncvmx__pip__stat__inb__pktsx.html#ae9ce671e1754e9808b703f445b22dfd8">05481</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__pktsx_1_1cvmx__pip__stat__inb__pktsx__s.html">cvmx_pip_stat_inb_pktsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__pktsx.html#ae9ce671e1754e9808b703f445b22dfd8">cn63xx</a>;
<a name="l05482"></a><a class="code" href="unioncvmx__pip__stat__inb__pktsx.html#a9b01bd6268056d59d192377a24e90664">05482</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__pktsx_1_1cvmx__pip__stat__inb__pktsx__s.html">cvmx_pip_stat_inb_pktsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__pktsx.html#a9b01bd6268056d59d192377a24e90664">cn63xxp1</a>;
<a name="l05483"></a><a class="code" href="unioncvmx__pip__stat__inb__pktsx.html#ad6e1a0c1ef8893b1088de7764262a9a3">05483</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__pktsx_1_1cvmx__pip__stat__inb__pktsx__s.html">cvmx_pip_stat_inb_pktsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__pktsx.html#ad6e1a0c1ef8893b1088de7764262a9a3">cn66xx</a>;
<a name="l05484"></a><a class="code" href="unioncvmx__pip__stat__inb__pktsx.html#a1dbb888de2db2ae1847f69e784f80183">05484</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__pktsx_1_1cvmx__pip__stat__inb__pktsx__s.html">cvmx_pip_stat_inb_pktsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__pktsx.html#a1dbb888de2db2ae1847f69e784f80183">cn70xx</a>;
<a name="l05485"></a><a class="code" href="unioncvmx__pip__stat__inb__pktsx.html#a9522a21425ab6edaa417e1f4215d5007">05485</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__pktsx_1_1cvmx__pip__stat__inb__pktsx__s.html">cvmx_pip_stat_inb_pktsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__pktsx.html#a9522a21425ab6edaa417e1f4215d5007">cn70xxp1</a>;
<a name="l05486"></a><a class="code" href="unioncvmx__pip__stat__inb__pktsx.html#a5409a7410fd31707b6aba1a94fe6c092">05486</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__pktsx_1_1cvmx__pip__stat__inb__pktsx__s.html">cvmx_pip_stat_inb_pktsx_s</a>      <a class="code" href="unioncvmx__pip__stat__inb__pktsx.html#a5409a7410fd31707b6aba1a94fe6c092">cnf71xx</a>;
<a name="l05487"></a>05487 };
<a name="l05488"></a><a class="code" href="cvmx-pip-defs_8h.html#a73c76667184d84be3ef17093bb1bbb46">05488</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat__inb__pktsx.html" title="cvmx_pip_stat_inb_pkts#">cvmx_pip_stat_inb_pktsx</a> <a class="code" href="unioncvmx__pip__stat__inb__pktsx.html" title="cvmx_pip_stat_inb_pkts#">cvmx_pip_stat_inb_pktsx_t</a>;
<a name="l05489"></a>05489 <span class="comment"></span>
<a name="l05490"></a>05490 <span class="comment">/**</span>
<a name="l05491"></a>05491 <span class="comment"> * cvmx_pip_stat_inb_pkts_pknd#</span>
<a name="l05492"></a>05492 <span class="comment"> *</span>
<a name="l05493"></a>05493 <span class="comment"> * PIP_STAT_INB_PKTS_PKNDX = Inbound packets received by PIP per pkind</span>
<a name="l05494"></a>05494 <span class="comment"> *</span>
<a name="l05495"></a>05495 <span class="comment"> * Inbound stats collect all data sent to PIP from all packet interfaces.</span>
<a name="l05496"></a>05496 <span class="comment"> * Its the raw counts of everything that comes into the block.  The counts</span>
<a name="l05497"></a>05497 <span class="comment"> * will reflect all error packets and packets dropped by the PKI RED engine.</span>
<a name="l05498"></a>05498 <span class="comment"> * These counts are intended for system debug, but could convey useful</span>
<a name="l05499"></a>05499 <span class="comment"> * information in production systems.</span>
<a name="l05500"></a>05500 <span class="comment"> */</span>
<a name="l05501"></a><a class="code" href="unioncvmx__pip__stat__inb__pkts__pkndx.html">05501</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat__inb__pkts__pkndx.html" title="cvmx_pip_stat_inb_pkts_pknd#">cvmx_pip_stat_inb_pkts_pkndx</a> {
<a name="l05502"></a><a class="code" href="unioncvmx__pip__stat__inb__pkts__pkndx.html#a4745f82a6790f968c8f3d819a0fcae02">05502</a>     uint64_t <a class="code" href="unioncvmx__pip__stat__inb__pkts__pkndx.html#a4745f82a6790f968c8f3d819a0fcae02">u64</a>;
<a name="l05503"></a><a class="code" href="structcvmx__pip__stat__inb__pkts__pkndx_1_1cvmx__pip__stat__inb__pkts__pkndx__s.html">05503</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__pkts__pkndx_1_1cvmx__pip__stat__inb__pkts__pkndx__s.html">cvmx_pip_stat_inb_pkts_pkndx_s</a> {
<a name="l05504"></a>05504 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05505"></a>05505 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat__inb__pkts__pkndx_1_1cvmx__pip__stat__inb__pkts__pkndx__s.html#a164024491e2472285209e289b959a076">reserved_32_63</a>               : 32;
<a name="l05506"></a>05506     uint64_t <a class="code" href="structcvmx__pip__stat__inb__pkts__pkndx_1_1cvmx__pip__stat__inb__pkts__pkndx__s.html#aedef4a5d963e9b7550527cf1f9ed7a8e">pkts</a>                         : 32; <span class="comment">/**&lt; Number of packets without errors</span>
<a name="l05507"></a>05507 <span class="comment">                                                         received by PIP */</span>
<a name="l05508"></a>05508 <span class="preprocessor">#else</span>
<a name="l05509"></a><a class="code" href="structcvmx__pip__stat__inb__pkts__pkndx_1_1cvmx__pip__stat__inb__pkts__pkndx__s.html#aedef4a5d963e9b7550527cf1f9ed7a8e">05509</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__stat__inb__pkts__pkndx_1_1cvmx__pip__stat__inb__pkts__pkndx__s.html#aedef4a5d963e9b7550527cf1f9ed7a8e">pkts</a>                         : 32;
<a name="l05510"></a><a class="code" href="structcvmx__pip__stat__inb__pkts__pkndx_1_1cvmx__pip__stat__inb__pkts__pkndx__s.html#a164024491e2472285209e289b959a076">05510</a>     uint64_t <a class="code" href="structcvmx__pip__stat__inb__pkts__pkndx_1_1cvmx__pip__stat__inb__pkts__pkndx__s.html#a164024491e2472285209e289b959a076">reserved_32_63</a>               : 32;
<a name="l05511"></a>05511 <span class="preprocessor">#endif</span>
<a name="l05512"></a>05512 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__stat__inb__pkts__pkndx.html#a58b7b904e715c9ca7bbf84f14ec2ead5">s</a>;
<a name="l05513"></a><a class="code" href="unioncvmx__pip__stat__inb__pkts__pkndx.html#a7e034d300113e651a57b074e048590bc">05513</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__pkts__pkndx_1_1cvmx__pip__stat__inb__pkts__pkndx__s.html">cvmx_pip_stat_inb_pkts_pkndx_s</a> <a class="code" href="unioncvmx__pip__stat__inb__pkts__pkndx.html#a7e034d300113e651a57b074e048590bc">cn68xx</a>;
<a name="l05514"></a><a class="code" href="unioncvmx__pip__stat__inb__pkts__pkndx.html#a78ca1d9e1dee7e07c12108ef6076c74b">05514</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__stat__inb__pkts__pkndx_1_1cvmx__pip__stat__inb__pkts__pkndx__s.html">cvmx_pip_stat_inb_pkts_pkndx_s</a> <a class="code" href="unioncvmx__pip__stat__inb__pkts__pkndx.html#a78ca1d9e1dee7e07c12108ef6076c74b">cn68xxp1</a>;
<a name="l05515"></a>05515 };
<a name="l05516"></a><a class="code" href="cvmx-pip-defs_8h.html#aece3459b3bfb7d4ec177f02881708170">05516</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__stat__inb__pkts__pkndx.html" title="cvmx_pip_stat_inb_pkts_pknd#">cvmx_pip_stat_inb_pkts_pkndx</a> <a class="code" href="unioncvmx__pip__stat__inb__pkts__pkndx.html" title="cvmx_pip_stat_inb_pkts_pknd#">cvmx_pip_stat_inb_pkts_pkndx_t</a>;
<a name="l05517"></a>05517 <span class="comment"></span>
<a name="l05518"></a>05518 <span class="comment">/**</span>
<a name="l05519"></a>05519 <span class="comment"> * cvmx_pip_sub_pkind_fcs#</span>
<a name="l05520"></a>05520 <span class="comment"> */</span>
<a name="l05521"></a><a class="code" href="unioncvmx__pip__sub__pkind__fcsx.html">05521</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__sub__pkind__fcsx.html" title="cvmx_pip_sub_pkind_fcs#">cvmx_pip_sub_pkind_fcsx</a> {
<a name="l05522"></a><a class="code" href="unioncvmx__pip__sub__pkind__fcsx.html#a8f823b29ab78fd2e3beefef2fb754672">05522</a>     uint64_t <a class="code" href="unioncvmx__pip__sub__pkind__fcsx.html#a8f823b29ab78fd2e3beefef2fb754672">u64</a>;
<a name="l05523"></a><a class="code" href="structcvmx__pip__sub__pkind__fcsx_1_1cvmx__pip__sub__pkind__fcsx__s.html">05523</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__sub__pkind__fcsx_1_1cvmx__pip__sub__pkind__fcsx__s.html">cvmx_pip_sub_pkind_fcsx_s</a> {
<a name="l05524"></a>05524 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05525"></a>05525 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__sub__pkind__fcsx_1_1cvmx__pip__sub__pkind__fcsx__s.html#a4afbfdd285fa25d68e9b3629f83fa52a">port_bit</a>                     : 64; <span class="comment">/**&lt; When set &apos;1&apos;, the pkind corresponding to the bit</span>
<a name="l05526"></a>05526 <span class="comment">                                                         position set, will subtract the FCS for packets</span>
<a name="l05527"></a>05527 <span class="comment">                                                         on that pkind. */</span>
<a name="l05528"></a>05528 <span class="preprocessor">#else</span>
<a name="l05529"></a><a class="code" href="structcvmx__pip__sub__pkind__fcsx_1_1cvmx__pip__sub__pkind__fcsx__s.html#a4afbfdd285fa25d68e9b3629f83fa52a">05529</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__sub__pkind__fcsx_1_1cvmx__pip__sub__pkind__fcsx__s.html#a4afbfdd285fa25d68e9b3629f83fa52a">port_bit</a>                     : 64;
<a name="l05530"></a>05530 <span class="preprocessor">#endif</span>
<a name="l05531"></a>05531 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__sub__pkind__fcsx.html#a61fedb46df9997e78e6c26a69d4d1d5f">s</a>;
<a name="l05532"></a><a class="code" href="unioncvmx__pip__sub__pkind__fcsx.html#a844f5bfc3d5d763442799930fb8a1711">05532</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__sub__pkind__fcsx_1_1cvmx__pip__sub__pkind__fcsx__s.html">cvmx_pip_sub_pkind_fcsx_s</a>      <a class="code" href="unioncvmx__pip__sub__pkind__fcsx.html#a844f5bfc3d5d763442799930fb8a1711">cn68xx</a>;
<a name="l05533"></a><a class="code" href="unioncvmx__pip__sub__pkind__fcsx.html#a0fdff342332d69a1b6fbf1075415abcd">05533</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__sub__pkind__fcsx_1_1cvmx__pip__sub__pkind__fcsx__s.html">cvmx_pip_sub_pkind_fcsx_s</a>      <a class="code" href="unioncvmx__pip__sub__pkind__fcsx.html#a0fdff342332d69a1b6fbf1075415abcd">cn68xxp1</a>;
<a name="l05534"></a>05534 };
<a name="l05535"></a><a class="code" href="cvmx-pip-defs_8h.html#a86672bda45517550bbfcb2111adda571">05535</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__sub__pkind__fcsx.html" title="cvmx_pip_sub_pkind_fcs#">cvmx_pip_sub_pkind_fcsx</a> <a class="code" href="unioncvmx__pip__sub__pkind__fcsx.html" title="cvmx_pip_sub_pkind_fcs#">cvmx_pip_sub_pkind_fcsx_t</a>;
<a name="l05536"></a>05536 <span class="comment"></span>
<a name="l05537"></a>05537 <span class="comment">/**</span>
<a name="l05538"></a>05538 <span class="comment"> * cvmx_pip_tag_inc#</span>
<a name="l05539"></a>05539 <span class="comment"> *</span>
<a name="l05540"></a>05540 <span class="comment"> * # $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask)</span>
<a name="l05541"></a>05541 <span class="comment"> *</span>
<a name="l05542"></a>05542 <span class="comment"> */</span>
<a name="l05543"></a><a class="code" href="unioncvmx__pip__tag__incx.html">05543</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__tag__incx.html" title="cvmx_pip_tag_inc#">cvmx_pip_tag_incx</a> {
<a name="l05544"></a><a class="code" href="unioncvmx__pip__tag__incx.html#a9ab18d6f40750235dbd6673b54a8d278">05544</a>     uint64_t <a class="code" href="unioncvmx__pip__tag__incx.html#a9ab18d6f40750235dbd6673b54a8d278">u64</a>;
<a name="l05545"></a><a class="code" href="structcvmx__pip__tag__incx_1_1cvmx__pip__tag__incx__s.html">05545</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__incx_1_1cvmx__pip__tag__incx__s.html">cvmx_pip_tag_incx_s</a> {
<a name="l05546"></a>05546 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05547"></a>05547 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__tag__incx_1_1cvmx__pip__tag__incx__s.html#a1748d89f5da642df9d6c6e752252e1ed">reserved_8_63</a>                : 56;
<a name="l05548"></a>05548     uint64_t <a class="code" href="structcvmx__pip__tag__incx_1_1cvmx__pip__tag__incx__s.html#af45de12fe6c68005a184905ebf6c5c62">en</a>                           : 8;  <span class="comment">/**&lt; Which bytes to include in mask tag algorithm</span>
<a name="l05549"></a>05549 <span class="comment">                                                         Broken into 4, 16-entry masks to cover 128B</span>
<a name="l05550"></a>05550 <span class="comment">                                                         PIP_PRT_CFG[TAG_INC] selects 1 of 4 to use</span>
<a name="l05551"></a>05551 <span class="comment">                                                         registers  0-15 map to PIP_PRT_CFG[TAG_INC] == 0</span>
<a name="l05552"></a>05552 <span class="comment">                                                         registers 16-31 map to PIP_PRT_CFG[TAG_INC] == 1</span>
<a name="l05553"></a>05553 <span class="comment">                                                         registers 32-47 map to PIP_PRT_CFG[TAG_INC] == 2</span>
<a name="l05554"></a>05554 <span class="comment">                                                         registers 48-63 map to PIP_PRT_CFG[TAG_INC] == 3</span>
<a name="l05555"></a>05555 <span class="comment">                                                         [7] coresponds to the MSB of the 8B word</span>
<a name="l05556"></a>05556 <span class="comment">                                                         [0] coresponds to the LSB of the 8B word</span>
<a name="l05557"></a>05557 <span class="comment">                                                         If PTP_MODE, the 8B timestamp is prepended to the</span>
<a name="l05558"></a>05558 <span class="comment">                                                          packet.  The EN byte masks should be adjusted to</span>
<a name="l05559"></a>05559 <span class="comment">                                                          compensate for the additional timestamp field. */</span>
<a name="l05560"></a>05560 <span class="preprocessor">#else</span>
<a name="l05561"></a><a class="code" href="structcvmx__pip__tag__incx_1_1cvmx__pip__tag__incx__s.html#af45de12fe6c68005a184905ebf6c5c62">05561</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__tag__incx_1_1cvmx__pip__tag__incx__s.html#af45de12fe6c68005a184905ebf6c5c62">en</a>                           : 8;
<a name="l05562"></a><a class="code" href="structcvmx__pip__tag__incx_1_1cvmx__pip__tag__incx__s.html#a1748d89f5da642df9d6c6e752252e1ed">05562</a>     uint64_t <a class="code" href="structcvmx__pip__tag__incx_1_1cvmx__pip__tag__incx__s.html#a1748d89f5da642df9d6c6e752252e1ed">reserved_8_63</a>                : 56;
<a name="l05563"></a>05563 <span class="preprocessor">#endif</span>
<a name="l05564"></a>05564 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__tag__incx.html#add4822c2df3e0beed82c002af6bbfc3d">s</a>;
<a name="l05565"></a><a class="code" href="unioncvmx__pip__tag__incx.html#a2319cb0d0178816879ebb8341525b1b2">05565</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__incx_1_1cvmx__pip__tag__incx__s.html">cvmx_pip_tag_incx_s</a>            <a class="code" href="unioncvmx__pip__tag__incx.html#a2319cb0d0178816879ebb8341525b1b2">cn30xx</a>;
<a name="l05566"></a><a class="code" href="unioncvmx__pip__tag__incx.html#af50ec6700abb19fb531e7947c5e583d2">05566</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__incx_1_1cvmx__pip__tag__incx__s.html">cvmx_pip_tag_incx_s</a>            <a class="code" href="unioncvmx__pip__tag__incx.html#af50ec6700abb19fb531e7947c5e583d2">cn31xx</a>;
<a name="l05567"></a><a class="code" href="unioncvmx__pip__tag__incx.html#af7db18be22881b744fbcab8d5a20e42b">05567</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__incx_1_1cvmx__pip__tag__incx__s.html">cvmx_pip_tag_incx_s</a>            <a class="code" href="unioncvmx__pip__tag__incx.html#af7db18be22881b744fbcab8d5a20e42b">cn38xx</a>;
<a name="l05568"></a><a class="code" href="unioncvmx__pip__tag__incx.html#a322cccf77424e9a5b9d793e092c07dbe">05568</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__incx_1_1cvmx__pip__tag__incx__s.html">cvmx_pip_tag_incx_s</a>            <a class="code" href="unioncvmx__pip__tag__incx.html#a322cccf77424e9a5b9d793e092c07dbe">cn38xxp2</a>;
<a name="l05569"></a><a class="code" href="unioncvmx__pip__tag__incx.html#a89b1bb139acc8a1433f07205eeee8240">05569</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__incx_1_1cvmx__pip__tag__incx__s.html">cvmx_pip_tag_incx_s</a>            <a class="code" href="unioncvmx__pip__tag__incx.html#a89b1bb139acc8a1433f07205eeee8240">cn50xx</a>;
<a name="l05570"></a><a class="code" href="unioncvmx__pip__tag__incx.html#ae9316adcebc049c13f90d5e6fe6296ec">05570</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__incx_1_1cvmx__pip__tag__incx__s.html">cvmx_pip_tag_incx_s</a>            <a class="code" href="unioncvmx__pip__tag__incx.html#ae9316adcebc049c13f90d5e6fe6296ec">cn52xx</a>;
<a name="l05571"></a><a class="code" href="unioncvmx__pip__tag__incx.html#a500dba58c6a582c29cd96911316aa8cc">05571</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__incx_1_1cvmx__pip__tag__incx__s.html">cvmx_pip_tag_incx_s</a>            <a class="code" href="unioncvmx__pip__tag__incx.html#a500dba58c6a582c29cd96911316aa8cc">cn52xxp1</a>;
<a name="l05572"></a><a class="code" href="unioncvmx__pip__tag__incx.html#a17f60e3551f3f15bf0b23eeb008a0958">05572</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__incx_1_1cvmx__pip__tag__incx__s.html">cvmx_pip_tag_incx_s</a>            <a class="code" href="unioncvmx__pip__tag__incx.html#a17f60e3551f3f15bf0b23eeb008a0958">cn56xx</a>;
<a name="l05573"></a><a class="code" href="unioncvmx__pip__tag__incx.html#aa35c4dfd8e9dde83bac9af93117bfe68">05573</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__incx_1_1cvmx__pip__tag__incx__s.html">cvmx_pip_tag_incx_s</a>            <a class="code" href="unioncvmx__pip__tag__incx.html#aa35c4dfd8e9dde83bac9af93117bfe68">cn56xxp1</a>;
<a name="l05574"></a><a class="code" href="unioncvmx__pip__tag__incx.html#aa23b4321710389a8fb4e90a19385081b">05574</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__incx_1_1cvmx__pip__tag__incx__s.html">cvmx_pip_tag_incx_s</a>            <a class="code" href="unioncvmx__pip__tag__incx.html#aa23b4321710389a8fb4e90a19385081b">cn58xx</a>;
<a name="l05575"></a><a class="code" href="unioncvmx__pip__tag__incx.html#a551fed286ded0416138a2a6e9c97f5e2">05575</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__incx_1_1cvmx__pip__tag__incx__s.html">cvmx_pip_tag_incx_s</a>            <a class="code" href="unioncvmx__pip__tag__incx.html#a551fed286ded0416138a2a6e9c97f5e2">cn58xxp1</a>;
<a name="l05576"></a><a class="code" href="unioncvmx__pip__tag__incx.html#a7a5f4c52e43061f7059f878b10855516">05576</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__incx_1_1cvmx__pip__tag__incx__s.html">cvmx_pip_tag_incx_s</a>            <a class="code" href="unioncvmx__pip__tag__incx.html#a7a5f4c52e43061f7059f878b10855516">cn61xx</a>;
<a name="l05577"></a><a class="code" href="unioncvmx__pip__tag__incx.html#aa6940339ba028a5bdc6d4771ceb088d3">05577</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__incx_1_1cvmx__pip__tag__incx__s.html">cvmx_pip_tag_incx_s</a>            <a class="code" href="unioncvmx__pip__tag__incx.html#aa6940339ba028a5bdc6d4771ceb088d3">cn63xx</a>;
<a name="l05578"></a><a class="code" href="unioncvmx__pip__tag__incx.html#a6cf92d70b0a8d26600f29e06090f610c">05578</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__incx_1_1cvmx__pip__tag__incx__s.html">cvmx_pip_tag_incx_s</a>            <a class="code" href="unioncvmx__pip__tag__incx.html#a6cf92d70b0a8d26600f29e06090f610c">cn63xxp1</a>;
<a name="l05579"></a><a class="code" href="unioncvmx__pip__tag__incx.html#afac2c7046717ba8dc9d940beee5b0eb7">05579</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__incx_1_1cvmx__pip__tag__incx__s.html">cvmx_pip_tag_incx_s</a>            <a class="code" href="unioncvmx__pip__tag__incx.html#afac2c7046717ba8dc9d940beee5b0eb7">cn66xx</a>;
<a name="l05580"></a><a class="code" href="unioncvmx__pip__tag__incx.html#a58cb4e626774b6f5507ae2fb6a9af32a">05580</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__incx_1_1cvmx__pip__tag__incx__s.html">cvmx_pip_tag_incx_s</a>            <a class="code" href="unioncvmx__pip__tag__incx.html#a58cb4e626774b6f5507ae2fb6a9af32a">cn68xx</a>;
<a name="l05581"></a><a class="code" href="unioncvmx__pip__tag__incx.html#a504a4b630cce9ed10d9c3181ba3e4ccb">05581</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__incx_1_1cvmx__pip__tag__incx__s.html">cvmx_pip_tag_incx_s</a>            <a class="code" href="unioncvmx__pip__tag__incx.html#a504a4b630cce9ed10d9c3181ba3e4ccb">cn68xxp1</a>;
<a name="l05582"></a><a class="code" href="unioncvmx__pip__tag__incx.html#a0f6da655b0ca3e53d2b1131a5e77b8a0">05582</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__incx_1_1cvmx__pip__tag__incx__s.html">cvmx_pip_tag_incx_s</a>            <a class="code" href="unioncvmx__pip__tag__incx.html#a0f6da655b0ca3e53d2b1131a5e77b8a0">cn70xx</a>;
<a name="l05583"></a><a class="code" href="unioncvmx__pip__tag__incx.html#af4a76dbfbb07028e437dd085b02e8f69">05583</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__incx_1_1cvmx__pip__tag__incx__s.html">cvmx_pip_tag_incx_s</a>            <a class="code" href="unioncvmx__pip__tag__incx.html#af4a76dbfbb07028e437dd085b02e8f69">cn70xxp1</a>;
<a name="l05584"></a><a class="code" href="unioncvmx__pip__tag__incx.html#afb7f63a9ec998b3f353627035fe19706">05584</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__incx_1_1cvmx__pip__tag__incx__s.html">cvmx_pip_tag_incx_s</a>            <a class="code" href="unioncvmx__pip__tag__incx.html#afb7f63a9ec998b3f353627035fe19706">cnf71xx</a>;
<a name="l05585"></a>05585 };
<a name="l05586"></a><a class="code" href="cvmx-pip-defs_8h.html#a70f22e410ed831d92ae5ff049d571926">05586</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__tag__incx.html" title="cvmx_pip_tag_inc#">cvmx_pip_tag_incx</a> <a class="code" href="unioncvmx__pip__tag__incx.html" title="cvmx_pip_tag_inc#">cvmx_pip_tag_incx_t</a>;
<a name="l05587"></a>05587 <span class="comment"></span>
<a name="l05588"></a>05588 <span class="comment">/**</span>
<a name="l05589"></a>05589 <span class="comment"> * cvmx_pip_tag_mask</span>
<a name="l05590"></a>05590 <span class="comment"> *</span>
<a name="l05591"></a>05591 <span class="comment"> * PIP_TAG_MASK = Mask bit in the tag generation</span>
<a name="l05592"></a>05592 <span class="comment"> *</span>
<a name="l05593"></a>05593 <span class="comment"> */</span>
<a name="l05594"></a><a class="code" href="unioncvmx__pip__tag__mask.html">05594</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__tag__mask.html" title="cvmx_pip_tag_mask">cvmx_pip_tag_mask</a> {
<a name="l05595"></a><a class="code" href="unioncvmx__pip__tag__mask.html#a9265ba43eeb78d608256f439e3e34076">05595</a>     uint64_t <a class="code" href="unioncvmx__pip__tag__mask.html#a9265ba43eeb78d608256f439e3e34076">u64</a>;
<a name="l05596"></a><a class="code" href="structcvmx__pip__tag__mask_1_1cvmx__pip__tag__mask__s.html">05596</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__mask_1_1cvmx__pip__tag__mask__s.html">cvmx_pip_tag_mask_s</a> {
<a name="l05597"></a>05597 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05598"></a>05598 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__tag__mask_1_1cvmx__pip__tag__mask__s.html#a7b9be516a5cee1af376b82e0d2d774ef">reserved_16_63</a>               : 48;
<a name="l05599"></a>05599     uint64_t <a class="code" href="structcvmx__pip__tag__mask_1_1cvmx__pip__tag__mask__s.html#a0635d15130cced22538c48e9c36697b3">mask</a>                         : 16; <span class="comment">/**&lt; When set, MASK clears individual bits of lower 16</span>
<a name="l05600"></a>05600 <span class="comment">                                                         bits of the computed tag.  Does not effect RAW</span>
<a name="l05601"></a>05601 <span class="comment">                                                         or INSTR HDR packets. */</span>
<a name="l05602"></a>05602 <span class="preprocessor">#else</span>
<a name="l05603"></a><a class="code" href="structcvmx__pip__tag__mask_1_1cvmx__pip__tag__mask__s.html#a0635d15130cced22538c48e9c36697b3">05603</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__tag__mask_1_1cvmx__pip__tag__mask__s.html#a0635d15130cced22538c48e9c36697b3">mask</a>                         : 16;
<a name="l05604"></a><a class="code" href="structcvmx__pip__tag__mask_1_1cvmx__pip__tag__mask__s.html#a7b9be516a5cee1af376b82e0d2d774ef">05604</a>     uint64_t <a class="code" href="structcvmx__pip__tag__mask_1_1cvmx__pip__tag__mask__s.html#a7b9be516a5cee1af376b82e0d2d774ef">reserved_16_63</a>               : 48;
<a name="l05605"></a>05605 <span class="preprocessor">#endif</span>
<a name="l05606"></a>05606 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__tag__mask.html#a3114133f69e46bb0994870cbce628d69">s</a>;
<a name="l05607"></a><a class="code" href="unioncvmx__pip__tag__mask.html#ae537d6972df6eae0ff3a32669f9cdbeb">05607</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__mask_1_1cvmx__pip__tag__mask__s.html">cvmx_pip_tag_mask_s</a>            <a class="code" href="unioncvmx__pip__tag__mask.html#ae537d6972df6eae0ff3a32669f9cdbeb">cn30xx</a>;
<a name="l05608"></a><a class="code" href="unioncvmx__pip__tag__mask.html#ae519dc839962bc157a9c7541b6a8c6d1">05608</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__mask_1_1cvmx__pip__tag__mask__s.html">cvmx_pip_tag_mask_s</a>            <a class="code" href="unioncvmx__pip__tag__mask.html#ae519dc839962bc157a9c7541b6a8c6d1">cn31xx</a>;
<a name="l05609"></a><a class="code" href="unioncvmx__pip__tag__mask.html#aac425ce6a33f449718fc5d977d657a37">05609</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__mask_1_1cvmx__pip__tag__mask__s.html">cvmx_pip_tag_mask_s</a>            <a class="code" href="unioncvmx__pip__tag__mask.html#aac425ce6a33f449718fc5d977d657a37">cn38xx</a>;
<a name="l05610"></a><a class="code" href="unioncvmx__pip__tag__mask.html#ae86eb0787cb4d60eb016baf510bb346c">05610</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__mask_1_1cvmx__pip__tag__mask__s.html">cvmx_pip_tag_mask_s</a>            <a class="code" href="unioncvmx__pip__tag__mask.html#ae86eb0787cb4d60eb016baf510bb346c">cn38xxp2</a>;
<a name="l05611"></a><a class="code" href="unioncvmx__pip__tag__mask.html#aada8a4bcb450bf2a8dfe16a745da4e49">05611</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__mask_1_1cvmx__pip__tag__mask__s.html">cvmx_pip_tag_mask_s</a>            <a class="code" href="unioncvmx__pip__tag__mask.html#aada8a4bcb450bf2a8dfe16a745da4e49">cn50xx</a>;
<a name="l05612"></a><a class="code" href="unioncvmx__pip__tag__mask.html#a299d1b5cab9f8a41a29a9222f0237e53">05612</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__mask_1_1cvmx__pip__tag__mask__s.html">cvmx_pip_tag_mask_s</a>            <a class="code" href="unioncvmx__pip__tag__mask.html#a299d1b5cab9f8a41a29a9222f0237e53">cn52xx</a>;
<a name="l05613"></a><a class="code" href="unioncvmx__pip__tag__mask.html#a9f1e6be95294872f716c313e7bbad05f">05613</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__mask_1_1cvmx__pip__tag__mask__s.html">cvmx_pip_tag_mask_s</a>            <a class="code" href="unioncvmx__pip__tag__mask.html#a9f1e6be95294872f716c313e7bbad05f">cn52xxp1</a>;
<a name="l05614"></a><a class="code" href="unioncvmx__pip__tag__mask.html#a04758f9824b00d83afe69aa150e309b7">05614</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__mask_1_1cvmx__pip__tag__mask__s.html">cvmx_pip_tag_mask_s</a>            <a class="code" href="unioncvmx__pip__tag__mask.html#a04758f9824b00d83afe69aa150e309b7">cn56xx</a>;
<a name="l05615"></a><a class="code" href="unioncvmx__pip__tag__mask.html#a121fbaf0dae49ca25c60e0018ae4bcb8">05615</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__mask_1_1cvmx__pip__tag__mask__s.html">cvmx_pip_tag_mask_s</a>            <a class="code" href="unioncvmx__pip__tag__mask.html#a121fbaf0dae49ca25c60e0018ae4bcb8">cn56xxp1</a>;
<a name="l05616"></a><a class="code" href="unioncvmx__pip__tag__mask.html#a1d368b54cf1e0429ca398912abfde8a9">05616</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__mask_1_1cvmx__pip__tag__mask__s.html">cvmx_pip_tag_mask_s</a>            <a class="code" href="unioncvmx__pip__tag__mask.html#a1d368b54cf1e0429ca398912abfde8a9">cn58xx</a>;
<a name="l05617"></a><a class="code" href="unioncvmx__pip__tag__mask.html#a434be7de710255816ab306084f050064">05617</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__mask_1_1cvmx__pip__tag__mask__s.html">cvmx_pip_tag_mask_s</a>            <a class="code" href="unioncvmx__pip__tag__mask.html#a434be7de710255816ab306084f050064">cn58xxp1</a>;
<a name="l05618"></a><a class="code" href="unioncvmx__pip__tag__mask.html#a411ece0b136f343356af3b69997f5fc8">05618</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__mask_1_1cvmx__pip__tag__mask__s.html">cvmx_pip_tag_mask_s</a>            <a class="code" href="unioncvmx__pip__tag__mask.html#a411ece0b136f343356af3b69997f5fc8">cn61xx</a>;
<a name="l05619"></a><a class="code" href="unioncvmx__pip__tag__mask.html#a0124e5b98287216e3e8c5bf836c4251f">05619</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__mask_1_1cvmx__pip__tag__mask__s.html">cvmx_pip_tag_mask_s</a>            <a class="code" href="unioncvmx__pip__tag__mask.html#a0124e5b98287216e3e8c5bf836c4251f">cn63xx</a>;
<a name="l05620"></a><a class="code" href="unioncvmx__pip__tag__mask.html#aad6b933329888419d8e2dc7e41cf060c">05620</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__mask_1_1cvmx__pip__tag__mask__s.html">cvmx_pip_tag_mask_s</a>            <a class="code" href="unioncvmx__pip__tag__mask.html#aad6b933329888419d8e2dc7e41cf060c">cn63xxp1</a>;
<a name="l05621"></a><a class="code" href="unioncvmx__pip__tag__mask.html#a1dd313c04a95fea959b44e81eecd8618">05621</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__mask_1_1cvmx__pip__tag__mask__s.html">cvmx_pip_tag_mask_s</a>            <a class="code" href="unioncvmx__pip__tag__mask.html#a1dd313c04a95fea959b44e81eecd8618">cn66xx</a>;
<a name="l05622"></a><a class="code" href="unioncvmx__pip__tag__mask.html#a68fa83fbbb450d732b339c487c8e3e7c">05622</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__mask_1_1cvmx__pip__tag__mask__s.html">cvmx_pip_tag_mask_s</a>            <a class="code" href="unioncvmx__pip__tag__mask.html#a68fa83fbbb450d732b339c487c8e3e7c">cn68xx</a>;
<a name="l05623"></a><a class="code" href="unioncvmx__pip__tag__mask.html#a85b858d76b2823f828e9ae830f302ac2">05623</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__mask_1_1cvmx__pip__tag__mask__s.html">cvmx_pip_tag_mask_s</a>            <a class="code" href="unioncvmx__pip__tag__mask.html#a85b858d76b2823f828e9ae830f302ac2">cn68xxp1</a>;
<a name="l05624"></a><a class="code" href="unioncvmx__pip__tag__mask.html#a7ca6a2dead5690e4ffb8b3841e79741e">05624</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__mask_1_1cvmx__pip__tag__mask__s.html">cvmx_pip_tag_mask_s</a>            <a class="code" href="unioncvmx__pip__tag__mask.html#a7ca6a2dead5690e4ffb8b3841e79741e">cn70xx</a>;
<a name="l05625"></a><a class="code" href="unioncvmx__pip__tag__mask.html#a2df094f499256361e6f3f657d74dcfc0">05625</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__mask_1_1cvmx__pip__tag__mask__s.html">cvmx_pip_tag_mask_s</a>            <a class="code" href="unioncvmx__pip__tag__mask.html#a2df094f499256361e6f3f657d74dcfc0">cn70xxp1</a>;
<a name="l05626"></a><a class="code" href="unioncvmx__pip__tag__mask.html#a125e0df2a693ac6de9732e934e1eb8a9">05626</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__mask_1_1cvmx__pip__tag__mask__s.html">cvmx_pip_tag_mask_s</a>            <a class="code" href="unioncvmx__pip__tag__mask.html#a125e0df2a693ac6de9732e934e1eb8a9">cnf71xx</a>;
<a name="l05627"></a>05627 };
<a name="l05628"></a><a class="code" href="cvmx-pip-defs_8h.html#a6b55aa033a0135f81297303d30a71bc2">05628</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__tag__mask.html" title="cvmx_pip_tag_mask">cvmx_pip_tag_mask</a> <a class="code" href="unioncvmx__pip__tag__mask.html" title="cvmx_pip_tag_mask">cvmx_pip_tag_mask_t</a>;
<a name="l05629"></a>05629 <span class="comment"></span>
<a name="l05630"></a>05630 <span class="comment">/**</span>
<a name="l05631"></a>05631 <span class="comment"> * cvmx_pip_tag_secret</span>
<a name="l05632"></a>05632 <span class="comment"> *</span>
<a name="l05633"></a>05633 <span class="comment"> * The source and destination IV&apos;s provide a mechanism for each Octeon to be unique.</span>
<a name="l05634"></a>05634 <span class="comment"> *</span>
<a name="l05635"></a>05635 <span class="comment"> */</span>
<a name="l05636"></a><a class="code" href="unioncvmx__pip__tag__secret.html">05636</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__tag__secret.html" title="cvmx_pip_tag_secret">cvmx_pip_tag_secret</a> {
<a name="l05637"></a><a class="code" href="unioncvmx__pip__tag__secret.html#ab4e9fc96aa9db631c8ff473be586f564">05637</a>     uint64_t <a class="code" href="unioncvmx__pip__tag__secret.html#ab4e9fc96aa9db631c8ff473be586f564">u64</a>;
<a name="l05638"></a><a class="code" href="structcvmx__pip__tag__secret_1_1cvmx__pip__tag__secret__s.html">05638</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__secret_1_1cvmx__pip__tag__secret__s.html">cvmx_pip_tag_secret_s</a> {
<a name="l05639"></a>05639 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05640"></a>05640 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__tag__secret_1_1cvmx__pip__tag__secret__s.html#a3faa71d65958b4627268f18af6ba39fc">reserved_32_63</a>               : 32;
<a name="l05641"></a>05641     uint64_t <a class="code" href="structcvmx__pip__tag__secret_1_1cvmx__pip__tag__secret__s.html#ae5f8a1d1325ef6f65f2b7b717449ce3c">dst</a>                          : 16; <span class="comment">/**&lt; Secret for the destination tuple tag CRC calc */</span>
<a name="l05642"></a>05642     uint64_t <a class="code" href="structcvmx__pip__tag__secret_1_1cvmx__pip__tag__secret__s.html#af7a3702bb75b405e418c896812235a97">src</a>                          : 16; <span class="comment">/**&lt; Secret for the source tuple tag CRC calc */</span>
<a name="l05643"></a>05643 <span class="preprocessor">#else</span>
<a name="l05644"></a><a class="code" href="structcvmx__pip__tag__secret_1_1cvmx__pip__tag__secret__s.html#af7a3702bb75b405e418c896812235a97">05644</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__tag__secret_1_1cvmx__pip__tag__secret__s.html#af7a3702bb75b405e418c896812235a97">src</a>                          : 16;
<a name="l05645"></a><a class="code" href="structcvmx__pip__tag__secret_1_1cvmx__pip__tag__secret__s.html#ae5f8a1d1325ef6f65f2b7b717449ce3c">05645</a>     uint64_t <a class="code" href="structcvmx__pip__tag__secret_1_1cvmx__pip__tag__secret__s.html#ae5f8a1d1325ef6f65f2b7b717449ce3c">dst</a>                          : 16;
<a name="l05646"></a><a class="code" href="structcvmx__pip__tag__secret_1_1cvmx__pip__tag__secret__s.html#a3faa71d65958b4627268f18af6ba39fc">05646</a>     uint64_t <a class="code" href="structcvmx__pip__tag__secret_1_1cvmx__pip__tag__secret__s.html#a3faa71d65958b4627268f18af6ba39fc">reserved_32_63</a>               : 32;
<a name="l05647"></a>05647 <span class="preprocessor">#endif</span>
<a name="l05648"></a>05648 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__tag__secret.html#ad9e3a40ecb07fe3f11a16d9be39e1bef">s</a>;
<a name="l05649"></a><a class="code" href="unioncvmx__pip__tag__secret.html#ad9240e23d441e0ff8d7036f270f631a1">05649</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__secret_1_1cvmx__pip__tag__secret__s.html">cvmx_pip_tag_secret_s</a>          <a class="code" href="unioncvmx__pip__tag__secret.html#ad9240e23d441e0ff8d7036f270f631a1">cn30xx</a>;
<a name="l05650"></a><a class="code" href="unioncvmx__pip__tag__secret.html#a214a7cbb68154dd0fc5bfa5a04c21ff8">05650</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__secret_1_1cvmx__pip__tag__secret__s.html">cvmx_pip_tag_secret_s</a>          <a class="code" href="unioncvmx__pip__tag__secret.html#a214a7cbb68154dd0fc5bfa5a04c21ff8">cn31xx</a>;
<a name="l05651"></a><a class="code" href="unioncvmx__pip__tag__secret.html#a66f92e4632229609ef3ef0300a124f1e">05651</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__secret_1_1cvmx__pip__tag__secret__s.html">cvmx_pip_tag_secret_s</a>          <a class="code" href="unioncvmx__pip__tag__secret.html#a66f92e4632229609ef3ef0300a124f1e">cn38xx</a>;
<a name="l05652"></a><a class="code" href="unioncvmx__pip__tag__secret.html#ab3aec9e07920f9ac5ad35495a4ef497f">05652</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__secret_1_1cvmx__pip__tag__secret__s.html">cvmx_pip_tag_secret_s</a>          <a class="code" href="unioncvmx__pip__tag__secret.html#ab3aec9e07920f9ac5ad35495a4ef497f">cn38xxp2</a>;
<a name="l05653"></a><a class="code" href="unioncvmx__pip__tag__secret.html#a618e13a1fad30e67e3d0ea9c94ddd841">05653</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__secret_1_1cvmx__pip__tag__secret__s.html">cvmx_pip_tag_secret_s</a>          <a class="code" href="unioncvmx__pip__tag__secret.html#a618e13a1fad30e67e3d0ea9c94ddd841">cn50xx</a>;
<a name="l05654"></a><a class="code" href="unioncvmx__pip__tag__secret.html#a4273592de3f50b44c2cc71a07e55869f">05654</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__secret_1_1cvmx__pip__tag__secret__s.html">cvmx_pip_tag_secret_s</a>          <a class="code" href="unioncvmx__pip__tag__secret.html#a4273592de3f50b44c2cc71a07e55869f">cn52xx</a>;
<a name="l05655"></a><a class="code" href="unioncvmx__pip__tag__secret.html#abdabd9f070b073c8836383ab2d23c5d3">05655</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__secret_1_1cvmx__pip__tag__secret__s.html">cvmx_pip_tag_secret_s</a>          <a class="code" href="unioncvmx__pip__tag__secret.html#abdabd9f070b073c8836383ab2d23c5d3">cn52xxp1</a>;
<a name="l05656"></a><a class="code" href="unioncvmx__pip__tag__secret.html#a883ade43ae6a1c7193fc4f6f8caf418f">05656</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__secret_1_1cvmx__pip__tag__secret__s.html">cvmx_pip_tag_secret_s</a>          <a class="code" href="unioncvmx__pip__tag__secret.html#a883ade43ae6a1c7193fc4f6f8caf418f">cn56xx</a>;
<a name="l05657"></a><a class="code" href="unioncvmx__pip__tag__secret.html#afd7a2cdfe8c33460ea00693cdd34b22c">05657</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__secret_1_1cvmx__pip__tag__secret__s.html">cvmx_pip_tag_secret_s</a>          <a class="code" href="unioncvmx__pip__tag__secret.html#afd7a2cdfe8c33460ea00693cdd34b22c">cn56xxp1</a>;
<a name="l05658"></a><a class="code" href="unioncvmx__pip__tag__secret.html#a975d47389be40f5cbf535f76ce271712">05658</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__secret_1_1cvmx__pip__tag__secret__s.html">cvmx_pip_tag_secret_s</a>          <a class="code" href="unioncvmx__pip__tag__secret.html#a975d47389be40f5cbf535f76ce271712">cn58xx</a>;
<a name="l05659"></a><a class="code" href="unioncvmx__pip__tag__secret.html#a12d177b9012fb499c111e548c746f5c4">05659</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__secret_1_1cvmx__pip__tag__secret__s.html">cvmx_pip_tag_secret_s</a>          <a class="code" href="unioncvmx__pip__tag__secret.html#a12d177b9012fb499c111e548c746f5c4">cn58xxp1</a>;
<a name="l05660"></a><a class="code" href="unioncvmx__pip__tag__secret.html#aa9dee98900c12cf1767d353913be0f6b">05660</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__secret_1_1cvmx__pip__tag__secret__s.html">cvmx_pip_tag_secret_s</a>          <a class="code" href="unioncvmx__pip__tag__secret.html#aa9dee98900c12cf1767d353913be0f6b">cn61xx</a>;
<a name="l05661"></a><a class="code" href="unioncvmx__pip__tag__secret.html#aba99a6d2e3dc81dfefb9ad693ab346d4">05661</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__secret_1_1cvmx__pip__tag__secret__s.html">cvmx_pip_tag_secret_s</a>          <a class="code" href="unioncvmx__pip__tag__secret.html#aba99a6d2e3dc81dfefb9ad693ab346d4">cn63xx</a>;
<a name="l05662"></a><a class="code" href="unioncvmx__pip__tag__secret.html#a5f0f03a521bcb5545c4e342283995c3d">05662</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__secret_1_1cvmx__pip__tag__secret__s.html">cvmx_pip_tag_secret_s</a>          <a class="code" href="unioncvmx__pip__tag__secret.html#a5f0f03a521bcb5545c4e342283995c3d">cn63xxp1</a>;
<a name="l05663"></a><a class="code" href="unioncvmx__pip__tag__secret.html#a13b87c1f976c8f7e71b3cc1153f17f2a">05663</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__secret_1_1cvmx__pip__tag__secret__s.html">cvmx_pip_tag_secret_s</a>          <a class="code" href="unioncvmx__pip__tag__secret.html#a13b87c1f976c8f7e71b3cc1153f17f2a">cn66xx</a>;
<a name="l05664"></a><a class="code" href="unioncvmx__pip__tag__secret.html#a85d8f503759b6444a274f3e6c03cf62e">05664</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__secret_1_1cvmx__pip__tag__secret__s.html">cvmx_pip_tag_secret_s</a>          <a class="code" href="unioncvmx__pip__tag__secret.html#a85d8f503759b6444a274f3e6c03cf62e">cn68xx</a>;
<a name="l05665"></a><a class="code" href="unioncvmx__pip__tag__secret.html#aa06987306f43c13c9a521faaf78477b2">05665</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__secret_1_1cvmx__pip__tag__secret__s.html">cvmx_pip_tag_secret_s</a>          <a class="code" href="unioncvmx__pip__tag__secret.html#aa06987306f43c13c9a521faaf78477b2">cn68xxp1</a>;
<a name="l05666"></a><a class="code" href="unioncvmx__pip__tag__secret.html#aa8ab56ef13f5bc0d13202e8095121578">05666</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__secret_1_1cvmx__pip__tag__secret__s.html">cvmx_pip_tag_secret_s</a>          <a class="code" href="unioncvmx__pip__tag__secret.html#aa8ab56ef13f5bc0d13202e8095121578">cn70xx</a>;
<a name="l05667"></a><a class="code" href="unioncvmx__pip__tag__secret.html#acceacdc548392357afbedd5c8032c9ec">05667</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__secret_1_1cvmx__pip__tag__secret__s.html">cvmx_pip_tag_secret_s</a>          <a class="code" href="unioncvmx__pip__tag__secret.html#acceacdc548392357afbedd5c8032c9ec">cn70xxp1</a>;
<a name="l05668"></a><a class="code" href="unioncvmx__pip__tag__secret.html#a2688209503c5e2e38142b3a409887860">05668</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__tag__secret_1_1cvmx__pip__tag__secret__s.html">cvmx_pip_tag_secret_s</a>          <a class="code" href="unioncvmx__pip__tag__secret.html#a2688209503c5e2e38142b3a409887860">cnf71xx</a>;
<a name="l05669"></a>05669 };
<a name="l05670"></a><a class="code" href="cvmx-pip-defs_8h.html#a9c7ff85a8c0ddfa7961ada2ea9ed6b94">05670</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__tag__secret.html" title="cvmx_pip_tag_secret">cvmx_pip_tag_secret</a> <a class="code" href="unioncvmx__pip__tag__secret.html" title="cvmx_pip_tag_secret">cvmx_pip_tag_secret_t</a>;
<a name="l05671"></a>05671 <span class="comment"></span>
<a name="l05672"></a>05672 <span class="comment">/**</span>
<a name="l05673"></a>05673 <span class="comment"> * cvmx_pip_todo_entry</span>
<a name="l05674"></a>05674 <span class="comment"> *</span>
<a name="l05675"></a>05675 <span class="comment"> * Summary of the current packet that has completed and waiting to be processed</span>
<a name="l05676"></a>05676 <span class="comment"> *</span>
<a name="l05677"></a>05677 <span class="comment"> */</span>
<a name="l05678"></a><a class="code" href="unioncvmx__pip__todo__entry.html">05678</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__todo__entry.html" title="cvmx_pip_todo_entry">cvmx_pip_todo_entry</a> {
<a name="l05679"></a><a class="code" href="unioncvmx__pip__todo__entry.html#a9738d1f900f641329b79a3a229de1283">05679</a>     uint64_t <a class="code" href="unioncvmx__pip__todo__entry.html#a9738d1f900f641329b79a3a229de1283">u64</a>;
<a name="l05680"></a><a class="code" href="structcvmx__pip__todo__entry_1_1cvmx__pip__todo__entry__s.html">05680</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__todo__entry_1_1cvmx__pip__todo__entry__s.html">cvmx_pip_todo_entry_s</a> {
<a name="l05681"></a>05681 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05682"></a>05682 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__todo__entry_1_1cvmx__pip__todo__entry__s.html#a84c284edaf81c2b6e6fff27a78500342">val</a>                          : 1;  <span class="comment">/**&lt; Entry is valid */</span>
<a name="l05683"></a>05683     uint64_t <a class="code" href="structcvmx__pip__todo__entry_1_1cvmx__pip__todo__entry__s.html#a279022cdfbaf36fe54d4d88a9ec68bea">reserved_62_62</a>               : 1;
<a name="l05684"></a>05684     uint64_t <a class="code" href="structcvmx__pip__todo__entry_1_1cvmx__pip__todo__entry__s.html#acb74cb339aced0ae63e3a1715292cc39">entry</a>                        : 62; <span class="comment">/**&lt; Todo list entry summary */</span>
<a name="l05685"></a>05685 <span class="preprocessor">#else</span>
<a name="l05686"></a><a class="code" href="structcvmx__pip__todo__entry_1_1cvmx__pip__todo__entry__s.html#acb74cb339aced0ae63e3a1715292cc39">05686</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__todo__entry_1_1cvmx__pip__todo__entry__s.html#acb74cb339aced0ae63e3a1715292cc39">entry</a>                        : 62;
<a name="l05687"></a><a class="code" href="structcvmx__pip__todo__entry_1_1cvmx__pip__todo__entry__s.html#a279022cdfbaf36fe54d4d88a9ec68bea">05687</a>     uint64_t <a class="code" href="structcvmx__pip__todo__entry_1_1cvmx__pip__todo__entry__s.html#a279022cdfbaf36fe54d4d88a9ec68bea">reserved_62_62</a>               : 1;
<a name="l05688"></a><a class="code" href="structcvmx__pip__todo__entry_1_1cvmx__pip__todo__entry__s.html#a84c284edaf81c2b6e6fff27a78500342">05688</a>     uint64_t <a class="code" href="structcvmx__pip__todo__entry_1_1cvmx__pip__todo__entry__s.html#a84c284edaf81c2b6e6fff27a78500342">val</a>                          : 1;
<a name="l05689"></a>05689 <span class="preprocessor">#endif</span>
<a name="l05690"></a>05690 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__todo__entry.html#aaecc5ef0b280a797108ca29c8897a876">s</a>;
<a name="l05691"></a><a class="code" href="unioncvmx__pip__todo__entry.html#aa909b198e75db8a9dc811e9cf9db6fa8">05691</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__todo__entry_1_1cvmx__pip__todo__entry__s.html">cvmx_pip_todo_entry_s</a>          <a class="code" href="unioncvmx__pip__todo__entry.html#aa909b198e75db8a9dc811e9cf9db6fa8">cn30xx</a>;
<a name="l05692"></a><a class="code" href="unioncvmx__pip__todo__entry.html#a936c2e91909bce5627c1361275e1037e">05692</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__todo__entry_1_1cvmx__pip__todo__entry__s.html">cvmx_pip_todo_entry_s</a>          <a class="code" href="unioncvmx__pip__todo__entry.html#a936c2e91909bce5627c1361275e1037e">cn31xx</a>;
<a name="l05693"></a><a class="code" href="unioncvmx__pip__todo__entry.html#a89898ac893abecdc7e5f47212b86c9db">05693</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__todo__entry_1_1cvmx__pip__todo__entry__s.html">cvmx_pip_todo_entry_s</a>          <a class="code" href="unioncvmx__pip__todo__entry.html#a89898ac893abecdc7e5f47212b86c9db">cn38xx</a>;
<a name="l05694"></a><a class="code" href="unioncvmx__pip__todo__entry.html#a276db1e052c3e0ec188a6766621beba0">05694</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__todo__entry_1_1cvmx__pip__todo__entry__s.html">cvmx_pip_todo_entry_s</a>          <a class="code" href="unioncvmx__pip__todo__entry.html#a276db1e052c3e0ec188a6766621beba0">cn38xxp2</a>;
<a name="l05695"></a><a class="code" href="unioncvmx__pip__todo__entry.html#a9d6a7c7b6c8c045c62476f62fadbc45b">05695</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__todo__entry_1_1cvmx__pip__todo__entry__s.html">cvmx_pip_todo_entry_s</a>          <a class="code" href="unioncvmx__pip__todo__entry.html#a9d6a7c7b6c8c045c62476f62fadbc45b">cn50xx</a>;
<a name="l05696"></a><a class="code" href="unioncvmx__pip__todo__entry.html#a57eeec02e176bceb1576facd734eddc2">05696</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__todo__entry_1_1cvmx__pip__todo__entry__s.html">cvmx_pip_todo_entry_s</a>          <a class="code" href="unioncvmx__pip__todo__entry.html#a57eeec02e176bceb1576facd734eddc2">cn52xx</a>;
<a name="l05697"></a><a class="code" href="unioncvmx__pip__todo__entry.html#a78dc44db5750f8c7d3489046c83e585f">05697</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__todo__entry_1_1cvmx__pip__todo__entry__s.html">cvmx_pip_todo_entry_s</a>          <a class="code" href="unioncvmx__pip__todo__entry.html#a78dc44db5750f8c7d3489046c83e585f">cn52xxp1</a>;
<a name="l05698"></a><a class="code" href="unioncvmx__pip__todo__entry.html#a1c9133a8ea93d99ef978fc0f2b25dee4">05698</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__todo__entry_1_1cvmx__pip__todo__entry__s.html">cvmx_pip_todo_entry_s</a>          <a class="code" href="unioncvmx__pip__todo__entry.html#a1c9133a8ea93d99ef978fc0f2b25dee4">cn56xx</a>;
<a name="l05699"></a><a class="code" href="unioncvmx__pip__todo__entry.html#a3f6c7dad8423751281cc0c6272b5657e">05699</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__todo__entry_1_1cvmx__pip__todo__entry__s.html">cvmx_pip_todo_entry_s</a>          <a class="code" href="unioncvmx__pip__todo__entry.html#a3f6c7dad8423751281cc0c6272b5657e">cn56xxp1</a>;
<a name="l05700"></a><a class="code" href="unioncvmx__pip__todo__entry.html#a575afb20d34bc43f5c88ddd73bfe60e4">05700</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__todo__entry_1_1cvmx__pip__todo__entry__s.html">cvmx_pip_todo_entry_s</a>          <a class="code" href="unioncvmx__pip__todo__entry.html#a575afb20d34bc43f5c88ddd73bfe60e4">cn58xx</a>;
<a name="l05701"></a><a class="code" href="unioncvmx__pip__todo__entry.html#aac66055a75bef4f8b8d14b1f89e6aa19">05701</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__todo__entry_1_1cvmx__pip__todo__entry__s.html">cvmx_pip_todo_entry_s</a>          <a class="code" href="unioncvmx__pip__todo__entry.html#aac66055a75bef4f8b8d14b1f89e6aa19">cn58xxp1</a>;
<a name="l05702"></a><a class="code" href="unioncvmx__pip__todo__entry.html#a1c06dd5b0c3114b6f93ce3438640da4b">05702</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__todo__entry_1_1cvmx__pip__todo__entry__s.html">cvmx_pip_todo_entry_s</a>          <a class="code" href="unioncvmx__pip__todo__entry.html#a1c06dd5b0c3114b6f93ce3438640da4b">cn61xx</a>;
<a name="l05703"></a><a class="code" href="unioncvmx__pip__todo__entry.html#a067480f8e4bc7c607f7f5602a755cbdc">05703</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__todo__entry_1_1cvmx__pip__todo__entry__s.html">cvmx_pip_todo_entry_s</a>          <a class="code" href="unioncvmx__pip__todo__entry.html#a067480f8e4bc7c607f7f5602a755cbdc">cn63xx</a>;
<a name="l05704"></a><a class="code" href="unioncvmx__pip__todo__entry.html#a35fe406614750f8290ee59a12c68886f">05704</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__todo__entry_1_1cvmx__pip__todo__entry__s.html">cvmx_pip_todo_entry_s</a>          <a class="code" href="unioncvmx__pip__todo__entry.html#a35fe406614750f8290ee59a12c68886f">cn63xxp1</a>;
<a name="l05705"></a><a class="code" href="unioncvmx__pip__todo__entry.html#a64f0afa83a96699072cbd5517dd37902">05705</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__todo__entry_1_1cvmx__pip__todo__entry__s.html">cvmx_pip_todo_entry_s</a>          <a class="code" href="unioncvmx__pip__todo__entry.html#a64f0afa83a96699072cbd5517dd37902">cn66xx</a>;
<a name="l05706"></a><a class="code" href="unioncvmx__pip__todo__entry.html#a580ac1ae5346654e005ba62010ce3f39">05706</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__todo__entry_1_1cvmx__pip__todo__entry__s.html">cvmx_pip_todo_entry_s</a>          <a class="code" href="unioncvmx__pip__todo__entry.html#a580ac1ae5346654e005ba62010ce3f39">cn68xx</a>;
<a name="l05707"></a><a class="code" href="unioncvmx__pip__todo__entry.html#a008021993751d16aeefbd63d39cc55f9">05707</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__todo__entry_1_1cvmx__pip__todo__entry__s.html">cvmx_pip_todo_entry_s</a>          <a class="code" href="unioncvmx__pip__todo__entry.html#a008021993751d16aeefbd63d39cc55f9">cn68xxp1</a>;
<a name="l05708"></a><a class="code" href="unioncvmx__pip__todo__entry.html#a8cc2fe5da4a48ab32396959ded92aeb8">05708</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__todo__entry_1_1cvmx__pip__todo__entry__s.html">cvmx_pip_todo_entry_s</a>          <a class="code" href="unioncvmx__pip__todo__entry.html#a8cc2fe5da4a48ab32396959ded92aeb8">cn70xx</a>;
<a name="l05709"></a><a class="code" href="unioncvmx__pip__todo__entry.html#a5bcaffa5ae7789677c587fb7aaa8105e">05709</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__todo__entry_1_1cvmx__pip__todo__entry__s.html">cvmx_pip_todo_entry_s</a>          <a class="code" href="unioncvmx__pip__todo__entry.html#a5bcaffa5ae7789677c587fb7aaa8105e">cn70xxp1</a>;
<a name="l05710"></a><a class="code" href="unioncvmx__pip__todo__entry.html#adf6ece23a2ff3344a99bd1d2ebaef4a8">05710</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__todo__entry_1_1cvmx__pip__todo__entry__s.html">cvmx_pip_todo_entry_s</a>          <a class="code" href="unioncvmx__pip__todo__entry.html#adf6ece23a2ff3344a99bd1d2ebaef4a8">cnf71xx</a>;
<a name="l05711"></a>05711 };
<a name="l05712"></a><a class="code" href="cvmx-pip-defs_8h.html#aec262bcce6ea40b7bd024ef09a3e7d74">05712</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__todo__entry.html" title="cvmx_pip_todo_entry">cvmx_pip_todo_entry</a> <a class="code" href="unioncvmx__pip__todo__entry.html" title="cvmx_pip_todo_entry">cvmx_pip_todo_entry_t</a>;
<a name="l05713"></a>05713 <span class="comment"></span>
<a name="l05714"></a>05714 <span class="comment">/**</span>
<a name="l05715"></a>05715 <span class="comment"> * cvmx_pip_vlan_etypes#</span>
<a name="l05716"></a>05716 <span class="comment"> */</span>
<a name="l05717"></a><a class="code" href="unioncvmx__pip__vlan__etypesx.html">05717</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__vlan__etypesx.html" title="cvmx_pip_vlan_etypes#">cvmx_pip_vlan_etypesx</a> {
<a name="l05718"></a><a class="code" href="unioncvmx__pip__vlan__etypesx.html#a0d5e4ced79b4c33e0ab77500a7030af7">05718</a>     uint64_t <a class="code" href="unioncvmx__pip__vlan__etypesx.html#a0d5e4ced79b4c33e0ab77500a7030af7">u64</a>;
<a name="l05719"></a><a class="code" href="structcvmx__pip__vlan__etypesx_1_1cvmx__pip__vlan__etypesx__s.html">05719</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__vlan__etypesx_1_1cvmx__pip__vlan__etypesx__s.html">cvmx_pip_vlan_etypesx_s</a> {
<a name="l05720"></a>05720 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05721"></a>05721 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__vlan__etypesx_1_1cvmx__pip__vlan__etypesx__s.html#a2306fa8e8d37edcfc8aad7e9b3016997">type3</a>                        : 16; <span class="comment">/**&lt; VLAN Ethertype */</span>
<a name="l05722"></a>05722     uint64_t <a class="code" href="structcvmx__pip__vlan__etypesx_1_1cvmx__pip__vlan__etypesx__s.html#a8cb43d4573add7fedabf8212752f490a">type2</a>                        : 16; <span class="comment">/**&lt; VLAN Ethertype */</span>
<a name="l05723"></a>05723     uint64_t <a class="code" href="structcvmx__pip__vlan__etypesx_1_1cvmx__pip__vlan__etypesx__s.html#a70726a2734e59aa829dc2f7493701cc2">type1</a>                        : 16; <span class="comment">/**&lt; VLAN Ethertype */</span>
<a name="l05724"></a>05724     uint64_t <a class="code" href="structcvmx__pip__vlan__etypesx_1_1cvmx__pip__vlan__etypesx__s.html#a8b2f8ae49f50c190352b533861b9a801">type0</a>                        : 16; <span class="comment">/**&lt; VLAN Ethertype</span>
<a name="l05725"></a>05725 <span class="comment">                                                         Specifies ethertypes that will be parsed as</span>
<a name="l05726"></a>05726 <span class="comment">                                                         containing VLAN information. Each TYPE is</span>
<a name="l05727"></a>05727 <span class="comment">                                                         orthagonal; if all eight are not required, set</span>
<a name="l05728"></a>05728 <span class="comment">                                                         multiple TYPEs to the same value (as in the</span>
<a name="l05729"></a>05729 <span class="comment">                                                         0x8100 default value). */</span>
<a name="l05730"></a>05730 <span class="preprocessor">#else</span>
<a name="l05731"></a><a class="code" href="structcvmx__pip__vlan__etypesx_1_1cvmx__pip__vlan__etypesx__s.html#a8b2f8ae49f50c190352b533861b9a801">05731</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__vlan__etypesx_1_1cvmx__pip__vlan__etypesx__s.html#a8b2f8ae49f50c190352b533861b9a801">type0</a>                        : 16;
<a name="l05732"></a><a class="code" href="structcvmx__pip__vlan__etypesx_1_1cvmx__pip__vlan__etypesx__s.html#a70726a2734e59aa829dc2f7493701cc2">05732</a>     uint64_t <a class="code" href="structcvmx__pip__vlan__etypesx_1_1cvmx__pip__vlan__etypesx__s.html#a70726a2734e59aa829dc2f7493701cc2">type1</a>                        : 16;
<a name="l05733"></a><a class="code" href="structcvmx__pip__vlan__etypesx_1_1cvmx__pip__vlan__etypesx__s.html#a8cb43d4573add7fedabf8212752f490a">05733</a>     uint64_t <a class="code" href="structcvmx__pip__vlan__etypesx_1_1cvmx__pip__vlan__etypesx__s.html#a8cb43d4573add7fedabf8212752f490a">type2</a>                        : 16;
<a name="l05734"></a><a class="code" href="structcvmx__pip__vlan__etypesx_1_1cvmx__pip__vlan__etypesx__s.html#a2306fa8e8d37edcfc8aad7e9b3016997">05734</a>     uint64_t <a class="code" href="structcvmx__pip__vlan__etypesx_1_1cvmx__pip__vlan__etypesx__s.html#a2306fa8e8d37edcfc8aad7e9b3016997">type3</a>                        : 16;
<a name="l05735"></a>05735 <span class="preprocessor">#endif</span>
<a name="l05736"></a>05736 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__vlan__etypesx.html#a055401e7bfe1581136ba49fb28b9cd7f">s</a>;
<a name="l05737"></a><a class="code" href="unioncvmx__pip__vlan__etypesx.html#a87aa193833abd70e99157969aaafae28">05737</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__vlan__etypesx_1_1cvmx__pip__vlan__etypesx__s.html">cvmx_pip_vlan_etypesx_s</a>        <a class="code" href="unioncvmx__pip__vlan__etypesx.html#a87aa193833abd70e99157969aaafae28">cn61xx</a>;
<a name="l05738"></a><a class="code" href="unioncvmx__pip__vlan__etypesx.html#addfdbab14c747892840f90153a8f2a9e">05738</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__vlan__etypesx_1_1cvmx__pip__vlan__etypesx__s.html">cvmx_pip_vlan_etypesx_s</a>        <a class="code" href="unioncvmx__pip__vlan__etypesx.html#addfdbab14c747892840f90153a8f2a9e">cn66xx</a>;
<a name="l05739"></a><a class="code" href="unioncvmx__pip__vlan__etypesx.html#acae5d41ac98a96cea230b2b4dbe5358b">05739</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__vlan__etypesx_1_1cvmx__pip__vlan__etypesx__s.html">cvmx_pip_vlan_etypesx_s</a>        <a class="code" href="unioncvmx__pip__vlan__etypesx.html#acae5d41ac98a96cea230b2b4dbe5358b">cn68xx</a>;
<a name="l05740"></a><a class="code" href="unioncvmx__pip__vlan__etypesx.html#a7e007451a4a7c5c8995cf97bf1847fa1">05740</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__vlan__etypesx_1_1cvmx__pip__vlan__etypesx__s.html">cvmx_pip_vlan_etypesx_s</a>        <a class="code" href="unioncvmx__pip__vlan__etypesx.html#a7e007451a4a7c5c8995cf97bf1847fa1">cn70xx</a>;
<a name="l05741"></a><a class="code" href="unioncvmx__pip__vlan__etypesx.html#a605a2b2f7595d6ff82116c2caf384b52">05741</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__vlan__etypesx_1_1cvmx__pip__vlan__etypesx__s.html">cvmx_pip_vlan_etypesx_s</a>        <a class="code" href="unioncvmx__pip__vlan__etypesx.html#a605a2b2f7595d6ff82116c2caf384b52">cn70xxp1</a>;
<a name="l05742"></a><a class="code" href="unioncvmx__pip__vlan__etypesx.html#add7c50a89e027c990fb651b0a600ddd9">05742</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__vlan__etypesx_1_1cvmx__pip__vlan__etypesx__s.html">cvmx_pip_vlan_etypesx_s</a>        <a class="code" href="unioncvmx__pip__vlan__etypesx.html#add7c50a89e027c990fb651b0a600ddd9">cnf71xx</a>;
<a name="l05743"></a>05743 };
<a name="l05744"></a><a class="code" href="cvmx-pip-defs_8h.html#a870f0eb91a3179c1d1cb4b0a47577069">05744</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__vlan__etypesx.html" title="cvmx_pip_vlan_etypes#">cvmx_pip_vlan_etypesx</a> <a class="code" href="unioncvmx__pip__vlan__etypesx.html" title="cvmx_pip_vlan_etypes#">cvmx_pip_vlan_etypesx_t</a>;
<a name="l05745"></a>05745 <span class="comment"></span>
<a name="l05746"></a>05746 <span class="comment">/**</span>
<a name="l05747"></a>05747 <span class="comment"> * cvmx_pip_xstat0_prt#</span>
<a name="l05748"></a>05748 <span class="comment"> *</span>
<a name="l05749"></a>05749 <span class="comment"> * PIP_XSTAT0_PRT = PIP_XSTAT_DRP_PKTS / PIP_XSTAT_DRP_OCTS</span>
<a name="l05750"></a>05750 <span class="comment"> *</span>
<a name="l05751"></a>05751 <span class="comment"> */</span>
<a name="l05752"></a><a class="code" href="unioncvmx__pip__xstat0__prtx.html">05752</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__xstat0__prtx.html" title="cvmx_pip_xstat0_prt#">cvmx_pip_xstat0_prtx</a> {
<a name="l05753"></a><a class="code" href="unioncvmx__pip__xstat0__prtx.html#a2c7c664cc7b5fee34e7ede5fd3530a6f">05753</a>     uint64_t <a class="code" href="unioncvmx__pip__xstat0__prtx.html#a2c7c664cc7b5fee34e7ede5fd3530a6f">u64</a>;
<a name="l05754"></a><a class="code" href="structcvmx__pip__xstat0__prtx_1_1cvmx__pip__xstat0__prtx__s.html">05754</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat0__prtx_1_1cvmx__pip__xstat0__prtx__s.html">cvmx_pip_xstat0_prtx_s</a> {
<a name="l05755"></a>05755 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05756"></a>05756 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__xstat0__prtx_1_1cvmx__pip__xstat0__prtx__s.html#aa5d3a3c5ffbae2e741997c2620e5fcf8">drp_pkts</a>                     : 32; <span class="comment">/**&lt; Inbound packets marked to be dropped by the IPD</span>
<a name="l05757"></a>05757 <span class="comment">                                                         QOS widget per port */</span>
<a name="l05758"></a>05758     uint64_t <a class="code" href="structcvmx__pip__xstat0__prtx_1_1cvmx__pip__xstat0__prtx__s.html#affeed68420033a49b59eb821e5d09c17">drp_octs</a>                     : 32; <span class="comment">/**&lt; Inbound octets marked to be dropped by the IPD</span>
<a name="l05759"></a>05759 <span class="comment">                                                         QOS widget per port */</span>
<a name="l05760"></a>05760 <span class="preprocessor">#else</span>
<a name="l05761"></a><a class="code" href="structcvmx__pip__xstat0__prtx_1_1cvmx__pip__xstat0__prtx__s.html#affeed68420033a49b59eb821e5d09c17">05761</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__xstat0__prtx_1_1cvmx__pip__xstat0__prtx__s.html#affeed68420033a49b59eb821e5d09c17">drp_octs</a>                     : 32;
<a name="l05762"></a><a class="code" href="structcvmx__pip__xstat0__prtx_1_1cvmx__pip__xstat0__prtx__s.html#aa5d3a3c5ffbae2e741997c2620e5fcf8">05762</a>     uint64_t <a class="code" href="structcvmx__pip__xstat0__prtx_1_1cvmx__pip__xstat0__prtx__s.html#aa5d3a3c5ffbae2e741997c2620e5fcf8">drp_pkts</a>                     : 32;
<a name="l05763"></a>05763 <span class="preprocessor">#endif</span>
<a name="l05764"></a>05764 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__xstat0__prtx.html#ad47a9fcfc78bd0f42cdf8c97fb088d0a">s</a>;
<a name="l05765"></a><a class="code" href="unioncvmx__pip__xstat0__prtx.html#a975f1ce3030423f2026af4929561f041">05765</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat0__prtx_1_1cvmx__pip__xstat0__prtx__s.html">cvmx_pip_xstat0_prtx_s</a>         <a class="code" href="unioncvmx__pip__xstat0__prtx.html#a975f1ce3030423f2026af4929561f041">cn63xx</a>;
<a name="l05766"></a><a class="code" href="unioncvmx__pip__xstat0__prtx.html#a7af89fb4dcd756264f2431c2193391e0">05766</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat0__prtx_1_1cvmx__pip__xstat0__prtx__s.html">cvmx_pip_xstat0_prtx_s</a>         <a class="code" href="unioncvmx__pip__xstat0__prtx.html#a7af89fb4dcd756264f2431c2193391e0">cn63xxp1</a>;
<a name="l05767"></a><a class="code" href="unioncvmx__pip__xstat0__prtx.html#ac0ef12b844b9c0f0145dc806ea91c42a">05767</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat0__prtx_1_1cvmx__pip__xstat0__prtx__s.html">cvmx_pip_xstat0_prtx_s</a>         <a class="code" href="unioncvmx__pip__xstat0__prtx.html#ac0ef12b844b9c0f0145dc806ea91c42a">cn66xx</a>;
<a name="l05768"></a>05768 };
<a name="l05769"></a><a class="code" href="cvmx-pip-defs_8h.html#aa4dd1aa0522bd702e62bb1dced1bc8a2">05769</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__xstat0__prtx.html" title="cvmx_pip_xstat0_prt#">cvmx_pip_xstat0_prtx</a> <a class="code" href="unioncvmx__pip__xstat0__prtx.html" title="cvmx_pip_xstat0_prt#">cvmx_pip_xstat0_prtx_t</a>;
<a name="l05770"></a>05770 <span class="comment"></span>
<a name="l05771"></a>05771 <span class="comment">/**</span>
<a name="l05772"></a>05772 <span class="comment"> * cvmx_pip_xstat10_prt#</span>
<a name="l05773"></a>05773 <span class="comment"> *</span>
<a name="l05774"></a>05774 <span class="comment"> * PIP_XSTAT10_PRTX = PIP_XSTAT_L2_MCAST / PIP_XSTAT_L2_BCAST</span>
<a name="l05775"></a>05775 <span class="comment"> *</span>
<a name="l05776"></a>05776 <span class="comment"> */</span>
<a name="l05777"></a><a class="code" href="unioncvmx__pip__xstat10__prtx.html">05777</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__xstat10__prtx.html" title="cvmx_pip_xstat10_prt#">cvmx_pip_xstat10_prtx</a> {
<a name="l05778"></a><a class="code" href="unioncvmx__pip__xstat10__prtx.html#affa1f69883a61bb9011f59f5ec6f2b41">05778</a>     uint64_t <a class="code" href="unioncvmx__pip__xstat10__prtx.html#affa1f69883a61bb9011f59f5ec6f2b41">u64</a>;
<a name="l05779"></a><a class="code" href="structcvmx__pip__xstat10__prtx_1_1cvmx__pip__xstat10__prtx__s.html">05779</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat10__prtx_1_1cvmx__pip__xstat10__prtx__s.html">cvmx_pip_xstat10_prtx_s</a> {
<a name="l05780"></a>05780 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05781"></a>05781 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__xstat10__prtx_1_1cvmx__pip__xstat10__prtx__s.html#a3be30491ce997f98d64e320d35174a62">bcast</a>                        : 32; <span class="comment">/**&lt; Number of packets with L2 Broadcast DMAC</span>
<a name="l05782"></a>05782 <span class="comment">                                                         that were dropped due to RED.</span>
<a name="l05783"></a>05783 <span class="comment">                                                         The HW will consider a packet to be an L2</span>
<a name="l05784"></a>05784 <span class="comment">                                                         broadcast packet when the 48-bit DMAC is all 1&apos;s.</span>
<a name="l05785"></a>05785 <span class="comment">                                                         Only applies when the parse mode for the packet</span>
<a name="l05786"></a>05786 <span class="comment">                                                         is SKIP-TO-L2. */</span>
<a name="l05787"></a>05787     uint64_t <a class="code" href="structcvmx__pip__xstat10__prtx_1_1cvmx__pip__xstat10__prtx__s.html#aa50b31db6fe8426b178689bbd392e656">mcast</a>                        : 32; <span class="comment">/**&lt; Number of packets with L2 Mulitcast DMAC</span>
<a name="l05788"></a>05788 <span class="comment">                                                         that were dropped due to RED.</span>
<a name="l05789"></a>05789 <span class="comment">                                                         The HW will consider a packet to be an L2</span>
<a name="l05790"></a>05790 <span class="comment">                                                         multicast packet when the least-significant bit</span>
<a name="l05791"></a>05791 <span class="comment">                                                         of the first byte of the DMAC is set and the</span>
<a name="l05792"></a>05792 <span class="comment">                                                         packet is not an L2 broadcast packet.</span>
<a name="l05793"></a>05793 <span class="comment">                                                         Only applies when the parse mode for the packet</span>
<a name="l05794"></a>05794 <span class="comment">                                                         is SKIP-TO-L2. */</span>
<a name="l05795"></a>05795 <span class="preprocessor">#else</span>
<a name="l05796"></a><a class="code" href="structcvmx__pip__xstat10__prtx_1_1cvmx__pip__xstat10__prtx__s.html#aa50b31db6fe8426b178689bbd392e656">05796</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__xstat10__prtx_1_1cvmx__pip__xstat10__prtx__s.html#aa50b31db6fe8426b178689bbd392e656">mcast</a>                        : 32;
<a name="l05797"></a><a class="code" href="structcvmx__pip__xstat10__prtx_1_1cvmx__pip__xstat10__prtx__s.html#a3be30491ce997f98d64e320d35174a62">05797</a>     uint64_t <a class="code" href="structcvmx__pip__xstat10__prtx_1_1cvmx__pip__xstat10__prtx__s.html#a3be30491ce997f98d64e320d35174a62">bcast</a>                        : 32;
<a name="l05798"></a>05798 <span class="preprocessor">#endif</span>
<a name="l05799"></a>05799 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__xstat10__prtx.html#ad0f0428fd05ce0371d7cbcae19c1b374">s</a>;
<a name="l05800"></a><a class="code" href="unioncvmx__pip__xstat10__prtx.html#a86f9c631a1a5c98469e6ed4710e90d21">05800</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat10__prtx_1_1cvmx__pip__xstat10__prtx__s.html">cvmx_pip_xstat10_prtx_s</a>        <a class="code" href="unioncvmx__pip__xstat10__prtx.html#a86f9c631a1a5c98469e6ed4710e90d21">cn63xx</a>;
<a name="l05801"></a><a class="code" href="unioncvmx__pip__xstat10__prtx.html#a005551d95abd7f9bcdd08c2b91d3ee08">05801</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat10__prtx_1_1cvmx__pip__xstat10__prtx__s.html">cvmx_pip_xstat10_prtx_s</a>        <a class="code" href="unioncvmx__pip__xstat10__prtx.html#a005551d95abd7f9bcdd08c2b91d3ee08">cn63xxp1</a>;
<a name="l05802"></a><a class="code" href="unioncvmx__pip__xstat10__prtx.html#ae5fbddca83734badb1214bb5dc6d9b38">05802</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat10__prtx_1_1cvmx__pip__xstat10__prtx__s.html">cvmx_pip_xstat10_prtx_s</a>        <a class="code" href="unioncvmx__pip__xstat10__prtx.html#ae5fbddca83734badb1214bb5dc6d9b38">cn66xx</a>;
<a name="l05803"></a>05803 };
<a name="l05804"></a><a class="code" href="cvmx-pip-defs_8h.html#ae8f59e9fc1eaa7e225a5578648b42bdd">05804</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__xstat10__prtx.html" title="cvmx_pip_xstat10_prt#">cvmx_pip_xstat10_prtx</a> <a class="code" href="unioncvmx__pip__xstat10__prtx.html" title="cvmx_pip_xstat10_prt#">cvmx_pip_xstat10_prtx_t</a>;
<a name="l05805"></a>05805 <span class="comment"></span>
<a name="l05806"></a>05806 <span class="comment">/**</span>
<a name="l05807"></a>05807 <span class="comment"> * cvmx_pip_xstat11_prt#</span>
<a name="l05808"></a>05808 <span class="comment"> *</span>
<a name="l05809"></a>05809 <span class="comment"> * PIP_XSTAT11_PRTX = PIP_XSTAT_L3_MCAST / PIP_XSTAT_L3_BCAST</span>
<a name="l05810"></a>05810 <span class="comment"> *</span>
<a name="l05811"></a>05811 <span class="comment"> */</span>
<a name="l05812"></a><a class="code" href="unioncvmx__pip__xstat11__prtx.html">05812</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__xstat11__prtx.html" title="cvmx_pip_xstat11_prt#">cvmx_pip_xstat11_prtx</a> {
<a name="l05813"></a><a class="code" href="unioncvmx__pip__xstat11__prtx.html#ab7cf2778cdfbc1bf3de325ce4870c0b5">05813</a>     uint64_t <a class="code" href="unioncvmx__pip__xstat11__prtx.html#ab7cf2778cdfbc1bf3de325ce4870c0b5">u64</a>;
<a name="l05814"></a><a class="code" href="structcvmx__pip__xstat11__prtx_1_1cvmx__pip__xstat11__prtx__s.html">05814</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat11__prtx_1_1cvmx__pip__xstat11__prtx__s.html">cvmx_pip_xstat11_prtx_s</a> {
<a name="l05815"></a>05815 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05816"></a>05816 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__xstat11__prtx_1_1cvmx__pip__xstat11__prtx__s.html#ad8eebef3b40418a6834c309edfe4f2d0">bcast</a>                        : 32; <span class="comment">/**&lt; Number of packets with L3 Broadcast Dest Address</span>
<a name="l05817"></a>05817 <span class="comment">                                                         that were dropped due to RED.</span>
<a name="l05818"></a>05818 <span class="comment">                                                         The HW considers an IPv4 packet to be broadcast</span>
<a name="l05819"></a>05819 <span class="comment">                                                         when all bits are set in the MSB of the</span>
<a name="l05820"></a>05820 <span class="comment">                                                         destination address. IPv6 does not have the</span>
<a name="l05821"></a>05821 <span class="comment">                                                         concept of a broadcast packets.</span>
<a name="l05822"></a>05822 <span class="comment">                                                         Only applies when the parse mode for the packet</span>
<a name="l05823"></a>05823 <span class="comment">                                                         is SKIP-TO-L2 and the packet is IP or the parse</span>
<a name="l05824"></a>05824 <span class="comment">                                                         mode for the packet is SKIP-TO-IP. */</span>
<a name="l05825"></a>05825     uint64_t <a class="code" href="structcvmx__pip__xstat11__prtx_1_1cvmx__pip__xstat11__prtx__s.html#a2175d65362b40d3d1092b42a8bf25acf">mcast</a>                        : 32; <span class="comment">/**&lt; Number of packets with L3 Multicast Dest Address</span>
<a name="l05826"></a>05826 <span class="comment">                                                         that were dropped due to RED.</span>
<a name="l05827"></a>05827 <span class="comment">                                                         The HW considers an IPv4 packet to be multicast</span>
<a name="l05828"></a>05828 <span class="comment">                                                         when the most-significant nibble of the 32-bit</span>
<a name="l05829"></a>05829 <span class="comment">                                                         destination address is 0xE (i.e. it is a class D</span>
<a name="l05830"></a>05830 <span class="comment">                                                         address). The HW considers an IPv6 packet to be</span>
<a name="l05831"></a>05831 <span class="comment">                                                         multicast when the most-significant byte of the</span>
<a name="l05832"></a>05832 <span class="comment">                                                         128-bit destination address is all 1&apos;s.</span>
<a name="l05833"></a>05833 <span class="comment">                                                         Only applies when the parse mode for the packet</span>
<a name="l05834"></a>05834 <span class="comment">                                                         is SKIP-TO-L2 and the packet is IP or the parse</span>
<a name="l05835"></a>05835 <span class="comment">                                                         mode for the packet is SKIP-TO-IP. */</span>
<a name="l05836"></a>05836 <span class="preprocessor">#else</span>
<a name="l05837"></a><a class="code" href="structcvmx__pip__xstat11__prtx_1_1cvmx__pip__xstat11__prtx__s.html#a2175d65362b40d3d1092b42a8bf25acf">05837</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__xstat11__prtx_1_1cvmx__pip__xstat11__prtx__s.html#a2175d65362b40d3d1092b42a8bf25acf">mcast</a>                        : 32;
<a name="l05838"></a><a class="code" href="structcvmx__pip__xstat11__prtx_1_1cvmx__pip__xstat11__prtx__s.html#ad8eebef3b40418a6834c309edfe4f2d0">05838</a>     uint64_t <a class="code" href="structcvmx__pip__xstat11__prtx_1_1cvmx__pip__xstat11__prtx__s.html#ad8eebef3b40418a6834c309edfe4f2d0">bcast</a>                        : 32;
<a name="l05839"></a>05839 <span class="preprocessor">#endif</span>
<a name="l05840"></a>05840 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__xstat11__prtx.html#ad0012e25ac6dd451f56b5b5a76a10eda">s</a>;
<a name="l05841"></a><a class="code" href="unioncvmx__pip__xstat11__prtx.html#a1b609c56b0956a8df057679b057a750b">05841</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat11__prtx_1_1cvmx__pip__xstat11__prtx__s.html">cvmx_pip_xstat11_prtx_s</a>        <a class="code" href="unioncvmx__pip__xstat11__prtx.html#a1b609c56b0956a8df057679b057a750b">cn63xx</a>;
<a name="l05842"></a><a class="code" href="unioncvmx__pip__xstat11__prtx.html#a5e20f8212db69b93e4d35a73180a20f1">05842</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat11__prtx_1_1cvmx__pip__xstat11__prtx__s.html">cvmx_pip_xstat11_prtx_s</a>        <a class="code" href="unioncvmx__pip__xstat11__prtx.html#a5e20f8212db69b93e4d35a73180a20f1">cn63xxp1</a>;
<a name="l05843"></a><a class="code" href="unioncvmx__pip__xstat11__prtx.html#a1c7db5aaa0cddb9ad2dc3509ee402773">05843</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat11__prtx_1_1cvmx__pip__xstat11__prtx__s.html">cvmx_pip_xstat11_prtx_s</a>        <a class="code" href="unioncvmx__pip__xstat11__prtx.html#a1c7db5aaa0cddb9ad2dc3509ee402773">cn66xx</a>;
<a name="l05844"></a>05844 };
<a name="l05845"></a><a class="code" href="cvmx-pip-defs_8h.html#acfff499c5427c3fdcac449a20807c839">05845</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__xstat11__prtx.html" title="cvmx_pip_xstat11_prt#">cvmx_pip_xstat11_prtx</a> <a class="code" href="unioncvmx__pip__xstat11__prtx.html" title="cvmx_pip_xstat11_prt#">cvmx_pip_xstat11_prtx_t</a>;
<a name="l05846"></a>05846 <span class="comment"></span>
<a name="l05847"></a>05847 <span class="comment">/**</span>
<a name="l05848"></a>05848 <span class="comment"> * cvmx_pip_xstat1_prt#</span>
<a name="l05849"></a>05849 <span class="comment"> *</span>
<a name="l05850"></a>05850 <span class="comment"> * PIP_XSTAT1_PRTX = PIP_XSTAT_OCTS</span>
<a name="l05851"></a>05851 <span class="comment"> *</span>
<a name="l05852"></a>05852 <span class="comment"> */</span>
<a name="l05853"></a><a class="code" href="unioncvmx__pip__xstat1__prtx.html">05853</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__xstat1__prtx.html" title="cvmx_pip_xstat1_prt#">cvmx_pip_xstat1_prtx</a> {
<a name="l05854"></a><a class="code" href="unioncvmx__pip__xstat1__prtx.html#a9864f36b00e3dde86191138030946d74">05854</a>     uint64_t <a class="code" href="unioncvmx__pip__xstat1__prtx.html#a9864f36b00e3dde86191138030946d74">u64</a>;
<a name="l05855"></a><a class="code" href="structcvmx__pip__xstat1__prtx_1_1cvmx__pip__xstat1__prtx__s.html">05855</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat1__prtx_1_1cvmx__pip__xstat1__prtx__s.html">cvmx_pip_xstat1_prtx_s</a> {
<a name="l05856"></a>05856 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05857"></a>05857 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__xstat1__prtx_1_1cvmx__pip__xstat1__prtx__s.html#a31d61c69e731d99dbad11b8019cdf5a9">reserved_48_63</a>               : 16;
<a name="l05858"></a>05858     uint64_t <a class="code" href="structcvmx__pip__xstat1__prtx_1_1cvmx__pip__xstat1__prtx__s.html#a1736cdae6dba6df4df8b28adbfbf5637">octs</a>                         : 48; <span class="comment">/**&lt; Number of octets received by PIP (good and bad) */</span>
<a name="l05859"></a>05859 <span class="preprocessor">#else</span>
<a name="l05860"></a><a class="code" href="structcvmx__pip__xstat1__prtx_1_1cvmx__pip__xstat1__prtx__s.html#a1736cdae6dba6df4df8b28adbfbf5637">05860</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__xstat1__prtx_1_1cvmx__pip__xstat1__prtx__s.html#a1736cdae6dba6df4df8b28adbfbf5637">octs</a>                         : 48;
<a name="l05861"></a><a class="code" href="structcvmx__pip__xstat1__prtx_1_1cvmx__pip__xstat1__prtx__s.html#a31d61c69e731d99dbad11b8019cdf5a9">05861</a>     uint64_t <a class="code" href="structcvmx__pip__xstat1__prtx_1_1cvmx__pip__xstat1__prtx__s.html#a31d61c69e731d99dbad11b8019cdf5a9">reserved_48_63</a>               : 16;
<a name="l05862"></a>05862 <span class="preprocessor">#endif</span>
<a name="l05863"></a>05863 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__xstat1__prtx.html#a6f7e9b7385ed24fa4270cb9044aaa434">s</a>;
<a name="l05864"></a><a class="code" href="unioncvmx__pip__xstat1__prtx.html#abb3c16e4a55b31c7d132c3b7f59f44eb">05864</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat1__prtx_1_1cvmx__pip__xstat1__prtx__s.html">cvmx_pip_xstat1_prtx_s</a>         <a class="code" href="unioncvmx__pip__xstat1__prtx.html#abb3c16e4a55b31c7d132c3b7f59f44eb">cn63xx</a>;
<a name="l05865"></a><a class="code" href="unioncvmx__pip__xstat1__prtx.html#a73dffdbf9edfdb4c1d1b9989b4ec767f">05865</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat1__prtx_1_1cvmx__pip__xstat1__prtx__s.html">cvmx_pip_xstat1_prtx_s</a>         <a class="code" href="unioncvmx__pip__xstat1__prtx.html#a73dffdbf9edfdb4c1d1b9989b4ec767f">cn63xxp1</a>;
<a name="l05866"></a><a class="code" href="unioncvmx__pip__xstat1__prtx.html#aea7e8003232492c11eea5df2a5764194">05866</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat1__prtx_1_1cvmx__pip__xstat1__prtx__s.html">cvmx_pip_xstat1_prtx_s</a>         <a class="code" href="unioncvmx__pip__xstat1__prtx.html#aea7e8003232492c11eea5df2a5764194">cn66xx</a>;
<a name="l05867"></a>05867 };
<a name="l05868"></a><a class="code" href="cvmx-pip-defs_8h.html#af42e808f3390ec3c68a5016db1c3d124">05868</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__xstat1__prtx.html" title="cvmx_pip_xstat1_prt#">cvmx_pip_xstat1_prtx</a> <a class="code" href="unioncvmx__pip__xstat1__prtx.html" title="cvmx_pip_xstat1_prt#">cvmx_pip_xstat1_prtx_t</a>;
<a name="l05869"></a>05869 <span class="comment"></span>
<a name="l05870"></a>05870 <span class="comment">/**</span>
<a name="l05871"></a>05871 <span class="comment"> * cvmx_pip_xstat2_prt#</span>
<a name="l05872"></a>05872 <span class="comment"> *</span>
<a name="l05873"></a>05873 <span class="comment"> * PIP_XSTAT2_PRTX = PIP_XSTAT_PKTS     / PIP_XSTAT_RAW</span>
<a name="l05874"></a>05874 <span class="comment"> *</span>
<a name="l05875"></a>05875 <span class="comment"> */</span>
<a name="l05876"></a><a class="code" href="unioncvmx__pip__xstat2__prtx.html">05876</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__xstat2__prtx.html" title="cvmx_pip_xstat2_prt#">cvmx_pip_xstat2_prtx</a> {
<a name="l05877"></a><a class="code" href="unioncvmx__pip__xstat2__prtx.html#a25a93d25c6e3d8b905a4c5d43d3c5dc4">05877</a>     uint64_t <a class="code" href="unioncvmx__pip__xstat2__prtx.html#a25a93d25c6e3d8b905a4c5d43d3c5dc4">u64</a>;
<a name="l05878"></a><a class="code" href="structcvmx__pip__xstat2__prtx_1_1cvmx__pip__xstat2__prtx__s.html">05878</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat2__prtx_1_1cvmx__pip__xstat2__prtx__s.html">cvmx_pip_xstat2_prtx_s</a> {
<a name="l05879"></a>05879 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05880"></a>05880 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__xstat2__prtx_1_1cvmx__pip__xstat2__prtx__s.html#abe71c64c45fd6938277fbbffb8b7699c">pkts</a>                         : 32; <span class="comment">/**&lt; Number of packets processed by PIP */</span>
<a name="l05881"></a>05881     uint64_t <a class="code" href="structcvmx__pip__xstat2__prtx_1_1cvmx__pip__xstat2__prtx__s.html#a3d287def5816f780bbbcfec05c0c0bbc">raw</a>                          : 32; <span class="comment">/**&lt; RAWFULL + RAWSCH Packets without an L1/L2 error</span>
<a name="l05882"></a>05882 <span class="comment">                                                         received by PIP per port */</span>
<a name="l05883"></a>05883 <span class="preprocessor">#else</span>
<a name="l05884"></a><a class="code" href="structcvmx__pip__xstat2__prtx_1_1cvmx__pip__xstat2__prtx__s.html#a3d287def5816f780bbbcfec05c0c0bbc">05884</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__xstat2__prtx_1_1cvmx__pip__xstat2__prtx__s.html#a3d287def5816f780bbbcfec05c0c0bbc">raw</a>                          : 32;
<a name="l05885"></a><a class="code" href="structcvmx__pip__xstat2__prtx_1_1cvmx__pip__xstat2__prtx__s.html#abe71c64c45fd6938277fbbffb8b7699c">05885</a>     uint64_t <a class="code" href="structcvmx__pip__xstat2__prtx_1_1cvmx__pip__xstat2__prtx__s.html#abe71c64c45fd6938277fbbffb8b7699c">pkts</a>                         : 32;
<a name="l05886"></a>05886 <span class="preprocessor">#endif</span>
<a name="l05887"></a>05887 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__xstat2__prtx.html#a957b206740d0f29b92c1548340caf6f0">s</a>;
<a name="l05888"></a><a class="code" href="unioncvmx__pip__xstat2__prtx.html#a9141a9cdc30c55d5d2a9bfd60dbcbef8">05888</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat2__prtx_1_1cvmx__pip__xstat2__prtx__s.html">cvmx_pip_xstat2_prtx_s</a>         <a class="code" href="unioncvmx__pip__xstat2__prtx.html#a9141a9cdc30c55d5d2a9bfd60dbcbef8">cn63xx</a>;
<a name="l05889"></a><a class="code" href="unioncvmx__pip__xstat2__prtx.html#a31e888efa9e136a19d047825e9952e8e">05889</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat2__prtx_1_1cvmx__pip__xstat2__prtx__s.html">cvmx_pip_xstat2_prtx_s</a>         <a class="code" href="unioncvmx__pip__xstat2__prtx.html#a31e888efa9e136a19d047825e9952e8e">cn63xxp1</a>;
<a name="l05890"></a><a class="code" href="unioncvmx__pip__xstat2__prtx.html#a1371d1d9e5290e0cf45b01922d7649ed">05890</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat2__prtx_1_1cvmx__pip__xstat2__prtx__s.html">cvmx_pip_xstat2_prtx_s</a>         <a class="code" href="unioncvmx__pip__xstat2__prtx.html#a1371d1d9e5290e0cf45b01922d7649ed">cn66xx</a>;
<a name="l05891"></a>05891 };
<a name="l05892"></a><a class="code" href="cvmx-pip-defs_8h.html#a6241b655b7391bda581962b41e1fabe0">05892</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__xstat2__prtx.html" title="cvmx_pip_xstat2_prt#">cvmx_pip_xstat2_prtx</a> <a class="code" href="unioncvmx__pip__xstat2__prtx.html" title="cvmx_pip_xstat2_prt#">cvmx_pip_xstat2_prtx_t</a>;
<a name="l05893"></a>05893 <span class="comment"></span>
<a name="l05894"></a>05894 <span class="comment">/**</span>
<a name="l05895"></a>05895 <span class="comment"> * cvmx_pip_xstat3_prt#</span>
<a name="l05896"></a>05896 <span class="comment"> *</span>
<a name="l05897"></a>05897 <span class="comment"> * PIP_XSTAT3_PRTX = PIP_XSTAT_BCST     / PIP_XSTAT_MCST</span>
<a name="l05898"></a>05898 <span class="comment"> *</span>
<a name="l05899"></a>05899 <span class="comment"> */</span>
<a name="l05900"></a><a class="code" href="unioncvmx__pip__xstat3__prtx.html">05900</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__xstat3__prtx.html" title="cvmx_pip_xstat3_prt#">cvmx_pip_xstat3_prtx</a> {
<a name="l05901"></a><a class="code" href="unioncvmx__pip__xstat3__prtx.html#a52580a2b05d5c7571ec6e2f62696fb04">05901</a>     uint64_t <a class="code" href="unioncvmx__pip__xstat3__prtx.html#a52580a2b05d5c7571ec6e2f62696fb04">u64</a>;
<a name="l05902"></a><a class="code" href="structcvmx__pip__xstat3__prtx_1_1cvmx__pip__xstat3__prtx__s.html">05902</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat3__prtx_1_1cvmx__pip__xstat3__prtx__s.html">cvmx_pip_xstat3_prtx_s</a> {
<a name="l05903"></a>05903 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05904"></a>05904 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__xstat3__prtx_1_1cvmx__pip__xstat3__prtx__s.html#ab1dd652783f5f02637aef23a4719b143">bcst</a>                         : 32; <span class="comment">/**&lt; Number of indentified L2 broadcast packets</span>
<a name="l05905"></a>05905 <span class="comment">                                                         Does not include multicast packets</span>
<a name="l05906"></a>05906 <span class="comment">                                                         Only includes packets whose parse mode is</span>
<a name="l05907"></a>05907 <span class="comment">                                                         SKIP_TO_L2. */</span>
<a name="l05908"></a>05908     uint64_t <a class="code" href="structcvmx__pip__xstat3__prtx_1_1cvmx__pip__xstat3__prtx__s.html#a34ce80ab7c7ef535d150be653a2b5e0e">mcst</a>                         : 32; <span class="comment">/**&lt; Number of indentified L2 multicast packets</span>
<a name="l05909"></a>05909 <span class="comment">                                                         Does not include broadcast packets</span>
<a name="l05910"></a>05910 <span class="comment">                                                         Only includes packets whose parse mode is</span>
<a name="l05911"></a>05911 <span class="comment">                                                         SKIP_TO_L2. */</span>
<a name="l05912"></a>05912 <span class="preprocessor">#else</span>
<a name="l05913"></a><a class="code" href="structcvmx__pip__xstat3__prtx_1_1cvmx__pip__xstat3__prtx__s.html#a34ce80ab7c7ef535d150be653a2b5e0e">05913</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__xstat3__prtx_1_1cvmx__pip__xstat3__prtx__s.html#a34ce80ab7c7ef535d150be653a2b5e0e">mcst</a>                         : 32;
<a name="l05914"></a><a class="code" href="structcvmx__pip__xstat3__prtx_1_1cvmx__pip__xstat3__prtx__s.html#ab1dd652783f5f02637aef23a4719b143">05914</a>     uint64_t <a class="code" href="structcvmx__pip__xstat3__prtx_1_1cvmx__pip__xstat3__prtx__s.html#ab1dd652783f5f02637aef23a4719b143">bcst</a>                         : 32;
<a name="l05915"></a>05915 <span class="preprocessor">#endif</span>
<a name="l05916"></a>05916 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__xstat3__prtx.html#a93b853c68d5134b85cd86ce861973806">s</a>;
<a name="l05917"></a><a class="code" href="unioncvmx__pip__xstat3__prtx.html#a46c80bca6473d695262ca5e624b0f7c1">05917</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat3__prtx_1_1cvmx__pip__xstat3__prtx__s.html">cvmx_pip_xstat3_prtx_s</a>         <a class="code" href="unioncvmx__pip__xstat3__prtx.html#a46c80bca6473d695262ca5e624b0f7c1">cn63xx</a>;
<a name="l05918"></a><a class="code" href="unioncvmx__pip__xstat3__prtx.html#a73cfe968d9e7ef2efe13a6bc9325abdf">05918</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat3__prtx_1_1cvmx__pip__xstat3__prtx__s.html">cvmx_pip_xstat3_prtx_s</a>         <a class="code" href="unioncvmx__pip__xstat3__prtx.html#a73cfe968d9e7ef2efe13a6bc9325abdf">cn63xxp1</a>;
<a name="l05919"></a><a class="code" href="unioncvmx__pip__xstat3__prtx.html#a512483b954f2dae940014c70c416a0aa">05919</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat3__prtx_1_1cvmx__pip__xstat3__prtx__s.html">cvmx_pip_xstat3_prtx_s</a>         <a class="code" href="unioncvmx__pip__xstat3__prtx.html#a512483b954f2dae940014c70c416a0aa">cn66xx</a>;
<a name="l05920"></a>05920 };
<a name="l05921"></a><a class="code" href="cvmx-pip-defs_8h.html#adb69248f5b0896cea0a1ff3ce4e0d4d8">05921</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__xstat3__prtx.html" title="cvmx_pip_xstat3_prt#">cvmx_pip_xstat3_prtx</a> <a class="code" href="unioncvmx__pip__xstat3__prtx.html" title="cvmx_pip_xstat3_prt#">cvmx_pip_xstat3_prtx_t</a>;
<a name="l05922"></a>05922 <span class="comment"></span>
<a name="l05923"></a>05923 <span class="comment">/**</span>
<a name="l05924"></a>05924 <span class="comment"> * cvmx_pip_xstat4_prt#</span>
<a name="l05925"></a>05925 <span class="comment"> *</span>
<a name="l05926"></a>05926 <span class="comment"> * PIP_XSTAT4_PRTX = PIP_XSTAT_HIST1    / PIP_XSTAT_HIST0</span>
<a name="l05927"></a>05927 <span class="comment"> *</span>
<a name="l05928"></a>05928 <span class="comment"> */</span>
<a name="l05929"></a><a class="code" href="unioncvmx__pip__xstat4__prtx.html">05929</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__xstat4__prtx.html" title="cvmx_pip_xstat4_prt#">cvmx_pip_xstat4_prtx</a> {
<a name="l05930"></a><a class="code" href="unioncvmx__pip__xstat4__prtx.html#ab58b765a524702828121cdfb710fc885">05930</a>     uint64_t <a class="code" href="unioncvmx__pip__xstat4__prtx.html#ab58b765a524702828121cdfb710fc885">u64</a>;
<a name="l05931"></a><a class="code" href="structcvmx__pip__xstat4__prtx_1_1cvmx__pip__xstat4__prtx__s.html">05931</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat4__prtx_1_1cvmx__pip__xstat4__prtx__s.html">cvmx_pip_xstat4_prtx_s</a> {
<a name="l05932"></a>05932 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05933"></a>05933 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__xstat4__prtx_1_1cvmx__pip__xstat4__prtx__s.html#a18f1b59ff67e2e5b6fe371722295959e">h65to127</a>                     : 32; <span class="comment">/**&lt; Number of 65-127B packets */</span>
<a name="l05934"></a>05934     uint64_t <a class="code" href="structcvmx__pip__xstat4__prtx_1_1cvmx__pip__xstat4__prtx__s.html#adf257fff3a8263978942d0e734d8e855">h64</a>                          : 32; <span class="comment">/**&lt; Number of 1-64B packets */</span>
<a name="l05935"></a>05935 <span class="preprocessor">#else</span>
<a name="l05936"></a><a class="code" href="structcvmx__pip__xstat4__prtx_1_1cvmx__pip__xstat4__prtx__s.html#adf257fff3a8263978942d0e734d8e855">05936</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__xstat4__prtx_1_1cvmx__pip__xstat4__prtx__s.html#adf257fff3a8263978942d0e734d8e855">h64</a>                          : 32;
<a name="l05937"></a><a class="code" href="structcvmx__pip__xstat4__prtx_1_1cvmx__pip__xstat4__prtx__s.html#a18f1b59ff67e2e5b6fe371722295959e">05937</a>     uint64_t <a class="code" href="structcvmx__pip__xstat4__prtx_1_1cvmx__pip__xstat4__prtx__s.html#a18f1b59ff67e2e5b6fe371722295959e">h65to127</a>                     : 32;
<a name="l05938"></a>05938 <span class="preprocessor">#endif</span>
<a name="l05939"></a>05939 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__xstat4__prtx.html#aa3e30452f78636d79567b0a8940751c6">s</a>;
<a name="l05940"></a><a class="code" href="unioncvmx__pip__xstat4__prtx.html#ab0a0e829d6701c26b47a710874e1690e">05940</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat4__prtx_1_1cvmx__pip__xstat4__prtx__s.html">cvmx_pip_xstat4_prtx_s</a>         <a class="code" href="unioncvmx__pip__xstat4__prtx.html#ab0a0e829d6701c26b47a710874e1690e">cn63xx</a>;
<a name="l05941"></a><a class="code" href="unioncvmx__pip__xstat4__prtx.html#a4aabf75fc150ad7b94a31149cc4f35f9">05941</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat4__prtx_1_1cvmx__pip__xstat4__prtx__s.html">cvmx_pip_xstat4_prtx_s</a>         <a class="code" href="unioncvmx__pip__xstat4__prtx.html#a4aabf75fc150ad7b94a31149cc4f35f9">cn63xxp1</a>;
<a name="l05942"></a><a class="code" href="unioncvmx__pip__xstat4__prtx.html#a82f396286c2508ead8e8a3452c195154">05942</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat4__prtx_1_1cvmx__pip__xstat4__prtx__s.html">cvmx_pip_xstat4_prtx_s</a>         <a class="code" href="unioncvmx__pip__xstat4__prtx.html#a82f396286c2508ead8e8a3452c195154">cn66xx</a>;
<a name="l05943"></a>05943 };
<a name="l05944"></a><a class="code" href="cvmx-pip-defs_8h.html#aee19d560278b618c7982006eb38186e2">05944</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__xstat4__prtx.html" title="cvmx_pip_xstat4_prt#">cvmx_pip_xstat4_prtx</a> <a class="code" href="unioncvmx__pip__xstat4__prtx.html" title="cvmx_pip_xstat4_prt#">cvmx_pip_xstat4_prtx_t</a>;
<a name="l05945"></a>05945 <span class="comment"></span>
<a name="l05946"></a>05946 <span class="comment">/**</span>
<a name="l05947"></a>05947 <span class="comment"> * cvmx_pip_xstat5_prt#</span>
<a name="l05948"></a>05948 <span class="comment"> *</span>
<a name="l05949"></a>05949 <span class="comment"> * PIP_XSTAT5_PRTX = PIP_XSTAT_HIST3    / PIP_XSTAT_HIST2</span>
<a name="l05950"></a>05950 <span class="comment"> *</span>
<a name="l05951"></a>05951 <span class="comment"> */</span>
<a name="l05952"></a><a class="code" href="unioncvmx__pip__xstat5__prtx.html">05952</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__xstat5__prtx.html" title="cvmx_pip_xstat5_prt#">cvmx_pip_xstat5_prtx</a> {
<a name="l05953"></a><a class="code" href="unioncvmx__pip__xstat5__prtx.html#ab0d3a0fce49a63f9fa01455b8e1f94ae">05953</a>     uint64_t <a class="code" href="unioncvmx__pip__xstat5__prtx.html#ab0d3a0fce49a63f9fa01455b8e1f94ae">u64</a>;
<a name="l05954"></a><a class="code" href="structcvmx__pip__xstat5__prtx_1_1cvmx__pip__xstat5__prtx__s.html">05954</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat5__prtx_1_1cvmx__pip__xstat5__prtx__s.html">cvmx_pip_xstat5_prtx_s</a> {
<a name="l05955"></a>05955 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05956"></a>05956 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__xstat5__prtx_1_1cvmx__pip__xstat5__prtx__s.html#a7384184a73ec4e5a8591a3b08351bb75">h256to511</a>                    : 32; <span class="comment">/**&lt; Number of 256-511B packets */</span>
<a name="l05957"></a>05957     uint64_t <a class="code" href="structcvmx__pip__xstat5__prtx_1_1cvmx__pip__xstat5__prtx__s.html#a23a14d19642298602c3a9287898f48df">h128to255</a>                    : 32; <span class="comment">/**&lt; Number of 128-255B packets */</span>
<a name="l05958"></a>05958 <span class="preprocessor">#else</span>
<a name="l05959"></a><a class="code" href="structcvmx__pip__xstat5__prtx_1_1cvmx__pip__xstat5__prtx__s.html#a23a14d19642298602c3a9287898f48df">05959</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__xstat5__prtx_1_1cvmx__pip__xstat5__prtx__s.html#a23a14d19642298602c3a9287898f48df">h128to255</a>                    : 32;
<a name="l05960"></a><a class="code" href="structcvmx__pip__xstat5__prtx_1_1cvmx__pip__xstat5__prtx__s.html#a7384184a73ec4e5a8591a3b08351bb75">05960</a>     uint64_t <a class="code" href="structcvmx__pip__xstat5__prtx_1_1cvmx__pip__xstat5__prtx__s.html#a7384184a73ec4e5a8591a3b08351bb75">h256to511</a>                    : 32;
<a name="l05961"></a>05961 <span class="preprocessor">#endif</span>
<a name="l05962"></a>05962 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__xstat5__prtx.html#ad55e4fb3c5f578a6270973461335cf49">s</a>;
<a name="l05963"></a><a class="code" href="unioncvmx__pip__xstat5__prtx.html#a64c75a39b693e5025c82481950a36000">05963</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat5__prtx_1_1cvmx__pip__xstat5__prtx__s.html">cvmx_pip_xstat5_prtx_s</a>         <a class="code" href="unioncvmx__pip__xstat5__prtx.html#a64c75a39b693e5025c82481950a36000">cn63xx</a>;
<a name="l05964"></a><a class="code" href="unioncvmx__pip__xstat5__prtx.html#ac8e153bd3b3de7156da4aa815137142b">05964</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat5__prtx_1_1cvmx__pip__xstat5__prtx__s.html">cvmx_pip_xstat5_prtx_s</a>         <a class="code" href="unioncvmx__pip__xstat5__prtx.html#ac8e153bd3b3de7156da4aa815137142b">cn63xxp1</a>;
<a name="l05965"></a><a class="code" href="unioncvmx__pip__xstat5__prtx.html#ab470fc0334c8dd45e3cbfed1616d3c7d">05965</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat5__prtx_1_1cvmx__pip__xstat5__prtx__s.html">cvmx_pip_xstat5_prtx_s</a>         <a class="code" href="unioncvmx__pip__xstat5__prtx.html#ab470fc0334c8dd45e3cbfed1616d3c7d">cn66xx</a>;
<a name="l05966"></a>05966 };
<a name="l05967"></a><a class="code" href="cvmx-pip-defs_8h.html#a5f223543d47a3c7c2217fbc423b4cbf0">05967</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__xstat5__prtx.html" title="cvmx_pip_xstat5_prt#">cvmx_pip_xstat5_prtx</a> <a class="code" href="unioncvmx__pip__xstat5__prtx.html" title="cvmx_pip_xstat5_prt#">cvmx_pip_xstat5_prtx_t</a>;
<a name="l05968"></a>05968 <span class="comment"></span>
<a name="l05969"></a>05969 <span class="comment">/**</span>
<a name="l05970"></a>05970 <span class="comment"> * cvmx_pip_xstat6_prt#</span>
<a name="l05971"></a>05971 <span class="comment"> *</span>
<a name="l05972"></a>05972 <span class="comment"> * PIP_XSTAT6_PRTX = PIP_XSTAT_HIST5    / PIP_XSTAT_HIST4</span>
<a name="l05973"></a>05973 <span class="comment"> *</span>
<a name="l05974"></a>05974 <span class="comment"> */</span>
<a name="l05975"></a><a class="code" href="unioncvmx__pip__xstat6__prtx.html">05975</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__xstat6__prtx.html" title="cvmx_pip_xstat6_prt#">cvmx_pip_xstat6_prtx</a> {
<a name="l05976"></a><a class="code" href="unioncvmx__pip__xstat6__prtx.html#abdbe149e68b64e5e19b7565d124a6eae">05976</a>     uint64_t <a class="code" href="unioncvmx__pip__xstat6__prtx.html#abdbe149e68b64e5e19b7565d124a6eae">u64</a>;
<a name="l05977"></a><a class="code" href="structcvmx__pip__xstat6__prtx_1_1cvmx__pip__xstat6__prtx__s.html">05977</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat6__prtx_1_1cvmx__pip__xstat6__prtx__s.html">cvmx_pip_xstat6_prtx_s</a> {
<a name="l05978"></a>05978 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05979"></a>05979 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__xstat6__prtx_1_1cvmx__pip__xstat6__prtx__s.html#ab19593966d89bdfb48a71a5cdd461fe5">h1024to1518</a>                  : 32; <span class="comment">/**&lt; Number of 1024-1518B packets */</span>
<a name="l05980"></a>05980     uint64_t <a class="code" href="structcvmx__pip__xstat6__prtx_1_1cvmx__pip__xstat6__prtx__s.html#ae77ab2a20eff8be4047a69d0d4e62707">h512to1023</a>                   : 32; <span class="comment">/**&lt; Number of 512-1023B packets */</span>
<a name="l05981"></a>05981 <span class="preprocessor">#else</span>
<a name="l05982"></a><a class="code" href="structcvmx__pip__xstat6__prtx_1_1cvmx__pip__xstat6__prtx__s.html#ae77ab2a20eff8be4047a69d0d4e62707">05982</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__xstat6__prtx_1_1cvmx__pip__xstat6__prtx__s.html#ae77ab2a20eff8be4047a69d0d4e62707">h512to1023</a>                   : 32;
<a name="l05983"></a><a class="code" href="structcvmx__pip__xstat6__prtx_1_1cvmx__pip__xstat6__prtx__s.html#ab19593966d89bdfb48a71a5cdd461fe5">05983</a>     uint64_t <a class="code" href="structcvmx__pip__xstat6__prtx_1_1cvmx__pip__xstat6__prtx__s.html#ab19593966d89bdfb48a71a5cdd461fe5">h1024to1518</a>                  : 32;
<a name="l05984"></a>05984 <span class="preprocessor">#endif</span>
<a name="l05985"></a>05985 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__xstat6__prtx.html#a6c0813e35378886a1f295c373dfabead">s</a>;
<a name="l05986"></a><a class="code" href="unioncvmx__pip__xstat6__prtx.html#a6157a52cac70e067d97e510a8254a44a">05986</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat6__prtx_1_1cvmx__pip__xstat6__prtx__s.html">cvmx_pip_xstat6_prtx_s</a>         <a class="code" href="unioncvmx__pip__xstat6__prtx.html#a6157a52cac70e067d97e510a8254a44a">cn63xx</a>;
<a name="l05987"></a><a class="code" href="unioncvmx__pip__xstat6__prtx.html#a556fc650cddd5bf325ac954712ba5284">05987</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat6__prtx_1_1cvmx__pip__xstat6__prtx__s.html">cvmx_pip_xstat6_prtx_s</a>         <a class="code" href="unioncvmx__pip__xstat6__prtx.html#a556fc650cddd5bf325ac954712ba5284">cn63xxp1</a>;
<a name="l05988"></a><a class="code" href="unioncvmx__pip__xstat6__prtx.html#a1d50d96c4841e3b049c97514c58ff99b">05988</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat6__prtx_1_1cvmx__pip__xstat6__prtx__s.html">cvmx_pip_xstat6_prtx_s</a>         <a class="code" href="unioncvmx__pip__xstat6__prtx.html#a1d50d96c4841e3b049c97514c58ff99b">cn66xx</a>;
<a name="l05989"></a>05989 };
<a name="l05990"></a><a class="code" href="cvmx-pip-defs_8h.html#a628f9677eaf51657f1d464826f9b51d1">05990</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__xstat6__prtx.html" title="cvmx_pip_xstat6_prt#">cvmx_pip_xstat6_prtx</a> <a class="code" href="unioncvmx__pip__xstat6__prtx.html" title="cvmx_pip_xstat6_prt#">cvmx_pip_xstat6_prtx_t</a>;
<a name="l05991"></a>05991 <span class="comment"></span>
<a name="l05992"></a>05992 <span class="comment">/**</span>
<a name="l05993"></a>05993 <span class="comment"> * cvmx_pip_xstat7_prt#</span>
<a name="l05994"></a>05994 <span class="comment"> *</span>
<a name="l05995"></a>05995 <span class="comment"> * PIP_XSTAT7_PRTX = PIP_XSTAT_FCS      / PIP_XSTAT_HIST6</span>
<a name="l05996"></a>05996 <span class="comment"> *</span>
<a name="l05997"></a>05997 <span class="comment"> *</span>
<a name="l05998"></a>05998 <span class="comment"> * Notes:</span>
<a name="l05999"></a>05999 <span class="comment"> * DPI does not check FCS, therefore FCS will never increment on DPI ports 32-35</span>
<a name="l06000"></a>06000 <span class="comment"> * sRIO does not check FCS, therefore FCS will never increment on sRIO ports 40-47</span>
<a name="l06001"></a>06001 <span class="comment"> */</span>
<a name="l06002"></a><a class="code" href="unioncvmx__pip__xstat7__prtx.html">06002</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__xstat7__prtx.html" title="cvmx_pip_xstat7_prt#">cvmx_pip_xstat7_prtx</a> {
<a name="l06003"></a><a class="code" href="unioncvmx__pip__xstat7__prtx.html#af089f0df5b2f784640ac7481f6623f17">06003</a>     uint64_t <a class="code" href="unioncvmx__pip__xstat7__prtx.html#af089f0df5b2f784640ac7481f6623f17">u64</a>;
<a name="l06004"></a><a class="code" href="structcvmx__pip__xstat7__prtx_1_1cvmx__pip__xstat7__prtx__s.html">06004</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat7__prtx_1_1cvmx__pip__xstat7__prtx__s.html">cvmx_pip_xstat7_prtx_s</a> {
<a name="l06005"></a>06005 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06006"></a>06006 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__xstat7__prtx_1_1cvmx__pip__xstat7__prtx__s.html#a32c7b0130964357bd6261f447fb5deaa">fcs</a>                          : 32; <span class="comment">/**&lt; Number of packets with FCS or Align opcode errors */</span>
<a name="l06007"></a>06007     uint64_t <a class="code" href="structcvmx__pip__xstat7__prtx_1_1cvmx__pip__xstat7__prtx__s.html#ab11725f5088f969b36b6ecdefe635d04">h1519</a>                        : 32; <span class="comment">/**&lt; Number of 1519-max packets */</span>
<a name="l06008"></a>06008 <span class="preprocessor">#else</span>
<a name="l06009"></a><a class="code" href="structcvmx__pip__xstat7__prtx_1_1cvmx__pip__xstat7__prtx__s.html#ab11725f5088f969b36b6ecdefe635d04">06009</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__xstat7__prtx_1_1cvmx__pip__xstat7__prtx__s.html#ab11725f5088f969b36b6ecdefe635d04">h1519</a>                        : 32;
<a name="l06010"></a><a class="code" href="structcvmx__pip__xstat7__prtx_1_1cvmx__pip__xstat7__prtx__s.html#a32c7b0130964357bd6261f447fb5deaa">06010</a>     uint64_t <a class="code" href="structcvmx__pip__xstat7__prtx_1_1cvmx__pip__xstat7__prtx__s.html#a32c7b0130964357bd6261f447fb5deaa">fcs</a>                          : 32;
<a name="l06011"></a>06011 <span class="preprocessor">#endif</span>
<a name="l06012"></a>06012 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__xstat7__prtx.html#ac0cfd0d4bda6434508b8f82304b9636a">s</a>;
<a name="l06013"></a><a class="code" href="unioncvmx__pip__xstat7__prtx.html#a441b42e41b6b0fe9d835f7f74632cb1d">06013</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat7__prtx_1_1cvmx__pip__xstat7__prtx__s.html">cvmx_pip_xstat7_prtx_s</a>         <a class="code" href="unioncvmx__pip__xstat7__prtx.html#a441b42e41b6b0fe9d835f7f74632cb1d">cn63xx</a>;
<a name="l06014"></a><a class="code" href="unioncvmx__pip__xstat7__prtx.html#a228c17af0cbc95291e6cfb84c5ff4da1">06014</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat7__prtx_1_1cvmx__pip__xstat7__prtx__s.html">cvmx_pip_xstat7_prtx_s</a>         <a class="code" href="unioncvmx__pip__xstat7__prtx.html#a228c17af0cbc95291e6cfb84c5ff4da1">cn63xxp1</a>;
<a name="l06015"></a><a class="code" href="unioncvmx__pip__xstat7__prtx.html#a55672657c8f243d00a70f1427d2359a3">06015</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat7__prtx_1_1cvmx__pip__xstat7__prtx__s.html">cvmx_pip_xstat7_prtx_s</a>         <a class="code" href="unioncvmx__pip__xstat7__prtx.html#a55672657c8f243d00a70f1427d2359a3">cn66xx</a>;
<a name="l06016"></a>06016 };
<a name="l06017"></a><a class="code" href="cvmx-pip-defs_8h.html#a7b80dc35419e161d7381b091bdcb9f7a">06017</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__xstat7__prtx.html" title="cvmx_pip_xstat7_prt#">cvmx_pip_xstat7_prtx</a> <a class="code" href="unioncvmx__pip__xstat7__prtx.html" title="cvmx_pip_xstat7_prt#">cvmx_pip_xstat7_prtx_t</a>;
<a name="l06018"></a>06018 <span class="comment"></span>
<a name="l06019"></a>06019 <span class="comment">/**</span>
<a name="l06020"></a>06020 <span class="comment"> * cvmx_pip_xstat8_prt#</span>
<a name="l06021"></a>06021 <span class="comment"> *</span>
<a name="l06022"></a>06022 <span class="comment"> * PIP_XSTAT8_PRTX = PIP_XSTAT_FRAG     / PIP_XSTAT_UNDER</span>
<a name="l06023"></a>06023 <span class="comment"> *</span>
<a name="l06024"></a>06024 <span class="comment"> *</span>
<a name="l06025"></a>06025 <span class="comment"> * Notes:</span>
<a name="l06026"></a>06026 <span class="comment"> * DPI does not check FCS, therefore FRAG will never increment on DPI ports 32-35</span>
<a name="l06027"></a>06027 <span class="comment"> * sRIO does not check FCS, therefore FRAG will never increment on sRIO ports 40-47</span>
<a name="l06028"></a>06028 <span class="comment"> */</span>
<a name="l06029"></a><a class="code" href="unioncvmx__pip__xstat8__prtx.html">06029</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__xstat8__prtx.html" title="cvmx_pip_xstat8_prt#">cvmx_pip_xstat8_prtx</a> {
<a name="l06030"></a><a class="code" href="unioncvmx__pip__xstat8__prtx.html#a41adc8656ee945e374e1b1f190c1b268">06030</a>     uint64_t <a class="code" href="unioncvmx__pip__xstat8__prtx.html#a41adc8656ee945e374e1b1f190c1b268">u64</a>;
<a name="l06031"></a><a class="code" href="structcvmx__pip__xstat8__prtx_1_1cvmx__pip__xstat8__prtx__s.html">06031</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat8__prtx_1_1cvmx__pip__xstat8__prtx__s.html">cvmx_pip_xstat8_prtx_s</a> {
<a name="l06032"></a>06032 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06033"></a>06033 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__xstat8__prtx_1_1cvmx__pip__xstat8__prtx__s.html#a8bd970366495c65ed28afc160d748049">frag</a>                         : 32; <span class="comment">/**&lt; Number of packets with length &lt; min and FCS error */</span>
<a name="l06034"></a>06034     uint64_t <a class="code" href="structcvmx__pip__xstat8__prtx_1_1cvmx__pip__xstat8__prtx__s.html#a2d530cab1a77b0cc575d264c61362ce3">undersz</a>                      : 32; <span class="comment">/**&lt; Number of packets with length &lt; min */</span>
<a name="l06035"></a>06035 <span class="preprocessor">#else</span>
<a name="l06036"></a><a class="code" href="structcvmx__pip__xstat8__prtx_1_1cvmx__pip__xstat8__prtx__s.html#a2d530cab1a77b0cc575d264c61362ce3">06036</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__xstat8__prtx_1_1cvmx__pip__xstat8__prtx__s.html#a2d530cab1a77b0cc575d264c61362ce3">undersz</a>                      : 32;
<a name="l06037"></a><a class="code" href="structcvmx__pip__xstat8__prtx_1_1cvmx__pip__xstat8__prtx__s.html#a8bd970366495c65ed28afc160d748049">06037</a>     uint64_t <a class="code" href="structcvmx__pip__xstat8__prtx_1_1cvmx__pip__xstat8__prtx__s.html#a8bd970366495c65ed28afc160d748049">frag</a>                         : 32;
<a name="l06038"></a>06038 <span class="preprocessor">#endif</span>
<a name="l06039"></a>06039 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__xstat8__prtx.html#abbee857d72db1070ab03435530150d7b">s</a>;
<a name="l06040"></a><a class="code" href="unioncvmx__pip__xstat8__prtx.html#a60a007a6d5e846429d66a87ef23dba4b">06040</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat8__prtx_1_1cvmx__pip__xstat8__prtx__s.html">cvmx_pip_xstat8_prtx_s</a>         <a class="code" href="unioncvmx__pip__xstat8__prtx.html#a60a007a6d5e846429d66a87ef23dba4b">cn63xx</a>;
<a name="l06041"></a><a class="code" href="unioncvmx__pip__xstat8__prtx.html#a2f4fadc5c4c84af5122009324def4818">06041</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat8__prtx_1_1cvmx__pip__xstat8__prtx__s.html">cvmx_pip_xstat8_prtx_s</a>         <a class="code" href="unioncvmx__pip__xstat8__prtx.html#a2f4fadc5c4c84af5122009324def4818">cn63xxp1</a>;
<a name="l06042"></a><a class="code" href="unioncvmx__pip__xstat8__prtx.html#a8fed3e099e20855ee434a4852a6d0947">06042</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat8__prtx_1_1cvmx__pip__xstat8__prtx__s.html">cvmx_pip_xstat8_prtx_s</a>         <a class="code" href="unioncvmx__pip__xstat8__prtx.html#a8fed3e099e20855ee434a4852a6d0947">cn66xx</a>;
<a name="l06043"></a>06043 };
<a name="l06044"></a><a class="code" href="cvmx-pip-defs_8h.html#acb4b4ae7575485bbd1ad74b30debdd90">06044</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__xstat8__prtx.html" title="cvmx_pip_xstat8_prt#">cvmx_pip_xstat8_prtx</a> <a class="code" href="unioncvmx__pip__xstat8__prtx.html" title="cvmx_pip_xstat8_prt#">cvmx_pip_xstat8_prtx_t</a>;
<a name="l06045"></a>06045 <span class="comment"></span>
<a name="l06046"></a>06046 <span class="comment">/**</span>
<a name="l06047"></a>06047 <span class="comment"> * cvmx_pip_xstat9_prt#</span>
<a name="l06048"></a>06048 <span class="comment"> *</span>
<a name="l06049"></a>06049 <span class="comment"> * PIP_XSTAT9_PRTX = PIP_XSTAT_JABBER   / PIP_XSTAT_OVER</span>
<a name="l06050"></a>06050 <span class="comment"> *</span>
<a name="l06051"></a>06051 <span class="comment"> *</span>
<a name="l06052"></a>06052 <span class="comment"> * Notes:</span>
<a name="l06053"></a>06053 <span class="comment"> * DPI does not check FCS, therefore JABBER will never increment on DPI ports 32-35</span>
<a name="l06054"></a>06054 <span class="comment"> * sRIO does not check FCS, therefore JABBER will never increment on sRIO ports 40-47 due to FCS errors</span>
<a name="l06055"></a>06055 <span class="comment"> * sRIO does use the JABBER opcode to communicate sRIO error, therefore JABBER can increment under the sRIO error conditions</span>
<a name="l06056"></a>06056 <span class="comment"> */</span>
<a name="l06057"></a><a class="code" href="unioncvmx__pip__xstat9__prtx.html">06057</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__xstat9__prtx.html" title="cvmx_pip_xstat9_prt#">cvmx_pip_xstat9_prtx</a> {
<a name="l06058"></a><a class="code" href="unioncvmx__pip__xstat9__prtx.html#a976304b014eeb1532189b7b9a43ff37c">06058</a>     uint64_t <a class="code" href="unioncvmx__pip__xstat9__prtx.html#a976304b014eeb1532189b7b9a43ff37c">u64</a>;
<a name="l06059"></a><a class="code" href="structcvmx__pip__xstat9__prtx_1_1cvmx__pip__xstat9__prtx__s.html">06059</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat9__prtx_1_1cvmx__pip__xstat9__prtx__s.html">cvmx_pip_xstat9_prtx_s</a> {
<a name="l06060"></a>06060 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06061"></a>06061 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__xstat9__prtx_1_1cvmx__pip__xstat9__prtx__s.html#a27f1f2e2945298c47c985ea56db3be24">jabber</a>                       : 32; <span class="comment">/**&lt; Number of packets with length &gt; max and FCS error */</span>
<a name="l06062"></a>06062     uint64_t <a class="code" href="structcvmx__pip__xstat9__prtx_1_1cvmx__pip__xstat9__prtx__s.html#af3c61c3315aafa69c1f74d681df89a40">oversz</a>                       : 32; <span class="comment">/**&lt; Number of packets with length &gt; max */</span>
<a name="l06063"></a>06063 <span class="preprocessor">#else</span>
<a name="l06064"></a><a class="code" href="structcvmx__pip__xstat9__prtx_1_1cvmx__pip__xstat9__prtx__s.html#af3c61c3315aafa69c1f74d681df89a40">06064</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pip__xstat9__prtx_1_1cvmx__pip__xstat9__prtx__s.html#af3c61c3315aafa69c1f74d681df89a40">oversz</a>                       : 32;
<a name="l06065"></a><a class="code" href="structcvmx__pip__xstat9__prtx_1_1cvmx__pip__xstat9__prtx__s.html#a27f1f2e2945298c47c985ea56db3be24">06065</a>     uint64_t <a class="code" href="structcvmx__pip__xstat9__prtx_1_1cvmx__pip__xstat9__prtx__s.html#a27f1f2e2945298c47c985ea56db3be24">jabber</a>                       : 32;
<a name="l06066"></a>06066 <span class="preprocessor">#endif</span>
<a name="l06067"></a>06067 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pip__xstat9__prtx.html#a54c2c02eb13ffabcf465bb90ffbc6e74">s</a>;
<a name="l06068"></a><a class="code" href="unioncvmx__pip__xstat9__prtx.html#a347ede0b5535e852d3cb555767708337">06068</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat9__prtx_1_1cvmx__pip__xstat9__prtx__s.html">cvmx_pip_xstat9_prtx_s</a>         <a class="code" href="unioncvmx__pip__xstat9__prtx.html#a347ede0b5535e852d3cb555767708337">cn63xx</a>;
<a name="l06069"></a><a class="code" href="unioncvmx__pip__xstat9__prtx.html#ad5cf6de6c42458e3c8cf6d577073cd5d">06069</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat9__prtx_1_1cvmx__pip__xstat9__prtx__s.html">cvmx_pip_xstat9_prtx_s</a>         <a class="code" href="unioncvmx__pip__xstat9__prtx.html#ad5cf6de6c42458e3c8cf6d577073cd5d">cn63xxp1</a>;
<a name="l06070"></a><a class="code" href="unioncvmx__pip__xstat9__prtx.html#aeaed248449a45d69eaff2267456c0469">06070</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pip__xstat9__prtx_1_1cvmx__pip__xstat9__prtx__s.html">cvmx_pip_xstat9_prtx_s</a>         <a class="code" href="unioncvmx__pip__xstat9__prtx.html#aeaed248449a45d69eaff2267456c0469">cn66xx</a>;
<a name="l06071"></a>06071 };
<a name="l06072"></a><a class="code" href="cvmx-pip-defs_8h.html#a76f06053acf34e5fbade8fa0936b7bc0">06072</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pip__xstat9__prtx.html" title="cvmx_pip_xstat9_prt#">cvmx_pip_xstat9_prtx</a> <a class="code" href="unioncvmx__pip__xstat9__prtx.html" title="cvmx_pip_xstat9_prt#">cvmx_pip_xstat9_prtx_t</a>;
<a name="l06073"></a>06073 
<a name="l06074"></a>06074 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
