{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530739053368 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530739053372 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul  4 18:17:32 2018 " "Processing started: Wed Jul  4 18:17:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530739053372 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530739053372 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mapeada -c Mapeada " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mapeada -c Mapeada" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530739053373 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530739054031 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "processor.qsys " "Elaborating Qsys system entity \"processor.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530739054256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:17:39 Progress: Loading Quartus Teste Memoria Mapeada 2/processor.qsys " "2018.07.04.18:17:39 Progress: Loading Quartus Teste Memoria Mapeada 2/processor.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739059466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:17:39 Progress: Reading input file " "2018.07.04.18:17:39 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739059903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:17:40 Progress: Adding clk_0 \[clock_source 13.1\] " "2018.07.04.18:17:40 Progress: Adding clk_0 \[clock_source 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739060022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:17:41 Progress: Parameterizing module clk_0 " "2018.07.04.18:17:41 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739061064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:17:41 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.1\] " "2018.07.04.18:17:41 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739061075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:17:41 Progress: Parameterizing module nios2_qsys_0 " "2018.07.04.18:17:41 Progress: Parameterizing module nios2_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739061974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:17:41 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.1\] " "2018.07.04.18:17:41 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739061984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:17:42 Progress: Parameterizing module onchip_memory2_0 " "2018.07.04.18:17:42 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739062034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:17:42 Progress: Adding switches \[altera_avalon_pio 13.1\] " "2018.07.04.18:17:42 Progress: Adding switches \[altera_avalon_pio 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739062036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:17:42 Progress: Parameterizing module switches " "2018.07.04.18:17:42 Progress: Parameterizing module switches" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739062077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:17:42 Progress: Adding leds \[altera_avalon_pio 13.1\] " "2018.07.04.18:17:42 Progress: Adding leds \[altera_avalon_pio 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739062079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:17:42 Progress: Parameterizing module leds " "2018.07.04.18:17:42 Progress: Parameterizing module leds" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739062080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:17:42 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 13.1\] " "2018.07.04.18:17:42 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739062082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:17:42 Progress: Parameterizing module jtag_uart_0 " "2018.07.04.18:17:42 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739062137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:17:42 Progress: Adding pio_0 \[altera_avalon_pio 13.1\] " "2018.07.04.18:17:42 Progress: Adding pio_0 \[altera_avalon_pio 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739062139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:17:42 Progress: Parameterizing module pio_0 " "2018.07.04.18:17:42 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739062141 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:17:42 Progress: Building connections " "2018.07.04.18:17:42 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739062143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:17:42 Progress: Parameterizing connections " "2018.07.04.18:17:42 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739062890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:17:42 Progress: Validating " "2018.07.04.18:17:42 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739062895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:17:44 Progress: Done reading input file " "2018.07.04.18:17:44 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739064460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processor.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Processor.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739065244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processor: Generating processor \"processor\" for QUARTUS_SYNTH " "Processor: Generating processor \"processor\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739068792 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 7 modules, 25 connections " "Pipeline_bridge_swap_transform: After transform: 7 modules, 25 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739069409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739069436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 7 modules, 24 connections " "Merlin_initial_interconnect_transform: After transform: 7 modules, 24 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739069571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 15 modules, 48 connections " "Merlin_translator_transform: After transform: 15 modules, 48 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739070386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 30 modules, 122 connections " "Merlin_domain_transform: After transform: 30 modules, 122 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739071632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 38 modules, 146 connections " "Merlin_router_transform: After transform: 38 modules, 146 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739071887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 53 modules, 186 connections " "Merlin_network_to_switch_transform: After transform: 53 modules, 186 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739072240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_clock_and_reset_bridge_transform: After transform: 55 modules, 240 connections " "Merlin_clock_and_reset_bridge_transform: After transform: 55 modules, 240 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739072541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 8 modules, 23 connections " "Merlin_hierarchy_transform: After transform: 8 modules, 23 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739075920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 8 modules, 23 connections " "Merlin_mm_transform: After transform: 8 modules, 23 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739075922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_interrupt_mapper_transform: After transform: 9 modules, 26 connections " "Merlin_interrupt_mapper_transform: After transform: 9 modules, 26 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739075997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 11 modules, 35 connections " "Reset_adaptation_transform: After transform: 11 modules, 35 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739076346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Starting RTL generation for module 'processor_nios2_qsys_0' " "Nios2_qsys_0: Starting RTL generation for module 'processor_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739080280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0:   Generation command is \[exec /home/gaut/Programs/altera/13.1/quartus/linux/eperlcmd -I /home/gaut/Programs/altera/13.1/quartus/linux/perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=processor_nios2_qsys_0 --dir=/tmp/alt7716_6595694712139682885.dir/0001_nios2_qsys_0_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7716_6595694712139682885.dir/0001_nios2_qsys_0_gen//processor_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \] " "Nios2_qsys_0:   Generation command is \[exec /home/gaut/Programs/altera/13.1/quartus/linux/eperlcmd -I /home/gaut/Programs/altera/13.1/quartus/linux/perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=processor_nios2_qsys_0 --dir=/tmp/alt7716_6595694712139682885.dir/0001_nios2_qsys_0_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7716_6595694712139682885.dir/0001_nios2_qsys_0_gen//processor_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739080281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.04 18:18:01 (*) Starting Nios II generation " "Nios2_qsys_0: # 2018.07.04 18:18:01 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739094506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.04 18:18:01 (*)   Checking for plaintext license. " "Nios2_qsys_0: # 2018.07.04 18:18:01 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739094506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.04 18:18:05 (*)   Couldn't query license setup in Quartus directory /home/gaut/Programs/altera/13.1/quartus " "Nios2_qsys_0: # 2018.07.04 18:18:05 (*)   Couldn't query license setup in Quartus directory /home/gaut/Programs/altera/13.1/quartus" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739094506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.04 18:18:05 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2018.07.04 18:18:05 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739094506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.04 18:18:05 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_0: # 2018.07.04 18:18:05 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739094507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.04 18:18:05 (*)   Plaintext license not found. " "Nios2_qsys_0: # 2018.07.04 18:18:05 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739094507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.04 18:18:05 (*)   No license required to generate encrypted Nios II/e. " "Nios2_qsys_0: # 2018.07.04 18:18:05 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739094507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.04 18:18:05 (*)   Elaborating CPU configuration settings " "Nios2_qsys_0: # 2018.07.04 18:18:05 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739094508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.04 18:18:05 (*)   Creating all objects for CPU " "Nios2_qsys_0: # 2018.07.04 18:18:05 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739094509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.04 18:18:08 (*)   Generating RTL from CPU objects " "Nios2_qsys_0: # 2018.07.04 18:18:08 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739094509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.04 18:18:08 (*)   Creating plain-text RTL " "Nios2_qsys_0: # 2018.07.04 18:18:08 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739094510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.04 18:18:14 (*) Done Nios II generation " "Nios2_qsys_0: # 2018.07.04 18:18:14 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739094510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Done RTL generation for module 'processor_nios2_qsys_0' " "Nios2_qsys_0: Done RTL generation for module 'processor_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739094511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: \"processor\" instantiated altera_nios2_qsys \"nios2_qsys_0\" " "Nios2_qsys_0: \"processor\" instantiated altera_nios2_qsys \"nios2_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739094529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'processor_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'processor_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739094615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec /home/gaut/Programs/altera/13.1/quartus/linux/perl/bin/perl -I /home/gaut/Programs/altera/13.1/quartus/linux/perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=processor_onchip_memory2_0 --dir=/tmp/alt7716_6595694712139682885.dir/0002_onchip_memory2_0_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7716_6595694712139682885.dir/0002_onchip_memory2_0_gen//processor_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec /home/gaut/Programs/altera/13.1/quartus/linux/perl/bin/perl -I /home/gaut/Programs/altera/13.1/quartus/linux/perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=processor_onchip_memory2_0 --dir=/tmp/alt7716_6595694712139682885.dir/0002_onchip_memory2_0_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7716_6595694712139682885.dir/0002_onchip_memory2_0_gen//processor_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739094615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'processor_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'processor_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739095011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"processor\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"processor\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739095014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Starting RTL generation for module 'processor_switches' " "Switches: Starting RTL generation for module 'processor_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739095070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches:   Generation command is \[exec /home/gaut/Programs/altera/13.1/quartus/linux/perl/bin/perl -I /home/gaut/Programs/altera/13.1/quartus/linux/perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processor_switches --dir=/tmp/alt7716_6595694712139682885.dir/0003_switches_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7716_6595694712139682885.dir/0003_switches_gen//processor_switches_component_configuration.pl  --do_build_sim=0  \] " "Switches:   Generation command is \[exec /home/gaut/Programs/altera/13.1/quartus/linux/perl/bin/perl -I /home/gaut/Programs/altera/13.1/quartus/linux/perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processor_switches --dir=/tmp/alt7716_6595694712139682885.dir/0003_switches_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7716_6595694712139682885.dir/0003_switches_gen//processor_switches_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739095071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Done RTL generation for module 'processor_switches' " "Switches: Done RTL generation for module 'processor_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739095391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: \"processor\" instantiated altera_avalon_pio \"switches\" " "Switches: \"processor\" instantiated altera_avalon_pio \"switches\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739095394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Starting RTL generation for module 'processor_leds' " "Leds: Starting RTL generation for module 'processor_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739095448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds:   Generation command is \[exec /home/gaut/Programs/altera/13.1/quartus/linux/perl/bin/perl -I /home/gaut/Programs/altera/13.1/quartus/linux/perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processor_leds --dir=/tmp/alt7716_6595694712139682885.dir/0004_leds_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7716_6595694712139682885.dir/0004_leds_gen//processor_leds_component_configuration.pl  --do_build_sim=0  \] " "Leds:   Generation command is \[exec /home/gaut/Programs/altera/13.1/quartus/linux/perl/bin/perl -I /home/gaut/Programs/altera/13.1/quartus/linux/perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processor_leds --dir=/tmp/alt7716_6595694712139682885.dir/0004_leds_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7716_6595694712139682885.dir/0004_leds_gen//processor_leds_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739095450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Done RTL generation for module 'processor_leds' " "Leds: Done RTL generation for module 'processor_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739095781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: \"processor\" instantiated altera_avalon_pio \"leds\" " "Leds: \"processor\" instantiated altera_avalon_pio \"leds\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739095785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'processor_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'processor_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739095858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec /home/gaut/Programs/altera/13.1/quartus/linux/perl/bin/perl -I /home/gaut/Programs/altera/13.1/quartus/linux/perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=processor_jtag_uart_0 --dir=/tmp/alt7716_6595694712139682885.dir/0005_jtag_uart_0_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7716_6595694712139682885.dir/0005_jtag_uart_0_gen//processor_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec /home/gaut/Programs/altera/13.1/quartus/linux/perl/bin/perl -I /home/gaut/Programs/altera/13.1/quartus/linux/perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=processor_jtag_uart_0 --dir=/tmp/alt7716_6595694712139682885.dir/0005_jtag_uart_0_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7716_6595694712139682885.dir/0005_jtag_uart_0_gen//processor_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739095859 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'processor_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'processor_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739096441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"processor\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"processor\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739096444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 48 modules, 167 connections " "Pipeline_bridge_swap_transform: After transform: 48 modules, 167 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739097317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739097325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739097332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739097338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 48 modules, 167 connections " "Merlin_hierarchy_transform: After transform: 48 modules, 167 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739097361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739097365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739097369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 48 modules, 167 connections " "Merlin_hierarchy_transform: After transform: 48 modules, 167 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739097391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739097407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739097412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 48 modules, 167 connections " "Merlin_hierarchy_transform: After transform: 48 modules, 167 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739097438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739097442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739097446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 48 modules, 167 connections " "Merlin_hierarchy_transform: After transform: 48 modules, 167 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739097469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739097472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739097477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 48 modules, 167 connections " "Merlin_hierarchy_transform: After transform: 48 modules, 167 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739097504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739097508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739097513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 48 modules, 167 connections " "Merlin_hierarchy_transform: After transform: 48 modules, 167 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739097537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739097541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739097545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 48 modules, 167 connections " "Merlin_hierarchy_transform: After transform: 48 modules, 167 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739097568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739097572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739097579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 48 modules, 167 connections " "Merlin_hierarchy_transform: After transform: 48 modules, 167 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739097603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"processor\" instantiated altera_merlin_interconnect_wrapper \"mm_interconnect_0\" " "Mm_interconnect_0: \"processor\" instantiated altera_merlin_interconnect_wrapper \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739099047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"processor\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"processor\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739099124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"processor\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"processor\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739099127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_instruction_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_instruction_master_translator\" " "Nios2_qsys_0_instruction_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739099134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_jtag_debug_module_translator\" " "Nios2_qsys_0_jtag_debug_module_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_jtag_debug_module_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739099137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\" " "Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739099140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\" " "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739099143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" " "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739099146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"addr_router\" " "Addr_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"addr_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739099164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"id_router\" " "Id_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"id_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739099177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\" " "Cmd_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739099276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\" " "Cmd_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739099539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\" " "Rsp_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739099677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\" " "Rsp_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739099878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739099880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processor: Done \"processor\" with 20 modules, 33 files, 802561 bytes " "Processor: Done \"processor\" with 20 modules, 33 files, 802561 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530739099881 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "processor.qsys " "Finished elaborating Qsys system entity \"processor.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530739101220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_switches " "Found entity 1: processor_switches" {  } { { "processor/synthesis/submodules/processor_switches.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_onchip_memory2_0 " "Found entity 1: processor_onchip_memory2_0" {  } { { "processor/synthesis/submodules/processor_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_test_bench " "Found entity 1: processor_nios2_qsys_0_test_bench" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0_test_bench.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_oci_test_bench " "Found entity 1: processor_nios2_qsys_0_oci_test_bench" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0_oci_test_bench.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: processor_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: processor_nios2_qsys_0_jtag_debug_module_tck" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: processor_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file processor/synthesis/submodules/processor_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_register_bank_a_module " "Found entity 1: processor_nios2_qsys_0_register_bank_a_module" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101377 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_nios2_qsys_0_register_bank_b_module " "Found entity 2: processor_nios2_qsys_0_register_bank_b_module" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101377 ""} { "Info" "ISGN_ENTITY_NAME" "3 processor_nios2_qsys_0_nios2_oci_debug " "Found entity 3: processor_nios2_qsys_0_nios2_oci_debug" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101377 ""} { "Info" "ISGN_ENTITY_NAME" "4 processor_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: processor_nios2_qsys_0_ociram_sp_ram_module" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101377 ""} { "Info" "ISGN_ENTITY_NAME" "5 processor_nios2_qsys_0_nios2_ocimem " "Found entity 5: processor_nios2_qsys_0_nios2_ocimem" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101377 ""} { "Info" "ISGN_ENTITY_NAME" "6 processor_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: processor_nios2_qsys_0_nios2_avalon_reg" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101377 ""} { "Info" "ISGN_ENTITY_NAME" "7 processor_nios2_qsys_0_nios2_oci_break " "Found entity 7: processor_nios2_qsys_0_nios2_oci_break" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101377 ""} { "Info" "ISGN_ENTITY_NAME" "8 processor_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: processor_nios2_qsys_0_nios2_oci_xbrk" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101377 ""} { "Info" "ISGN_ENTITY_NAME" "9 processor_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: processor_nios2_qsys_0_nios2_oci_dbrk" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101377 ""} { "Info" "ISGN_ENTITY_NAME" "10 processor_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: processor_nios2_qsys_0_nios2_oci_itrace" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101377 ""} { "Info" "ISGN_ENTITY_NAME" "11 processor_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: processor_nios2_qsys_0_nios2_oci_td_mode" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101377 ""} { "Info" "ISGN_ENTITY_NAME" "12 processor_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: processor_nios2_qsys_0_nios2_oci_dtrace" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101377 ""} { "Info" "ISGN_ENTITY_NAME" "13 processor_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: processor_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101377 ""} { "Info" "ISGN_ENTITY_NAME" "14 processor_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: processor_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101377 ""} { "Info" "ISGN_ENTITY_NAME" "15 processor_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: processor_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101377 ""} { "Info" "ISGN_ENTITY_NAME" "16 processor_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: processor_nios2_qsys_0_nios2_oci_fifo" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101377 ""} { "Info" "ISGN_ENTITY_NAME" "17 processor_nios2_qsys_0_nios2_oci_pib " "Found entity 17: processor_nios2_qsys_0_nios2_oci_pib" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101377 ""} { "Info" "ISGN_ENTITY_NAME" "18 processor_nios2_qsys_0_nios2_oci_im " "Found entity 18: processor_nios2_qsys_0_nios2_oci_im" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101377 ""} { "Info" "ISGN_ENTITY_NAME" "19 processor_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: processor_nios2_qsys_0_nios2_performance_monitors" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101377 ""} { "Info" "ISGN_ENTITY_NAME" "20 processor_nios2_qsys_0_nios2_oci " "Found entity 20: processor_nios2_qsys_0_nios2_oci" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101377 ""} { "Info" "ISGN_ENTITY_NAME" "21 processor_nios2_qsys_0 " "Found entity 21: processor_nios2_qsys_0" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: processor_mm_interconnect_0_rsp_xbar_mux" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: processor_mm_interconnect_0_rsp_xbar_demux" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101390 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at processor_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530739101394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at processor_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530739101394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_id_router_default_decode " "Found entity 1: processor_mm_interconnect_0_id_router_default_decode" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101398 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_mm_interconnect_0_id_router " "Found entity 2: processor_mm_interconnect_0_id_router" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: processor_mm_interconnect_0_cmd_xbar_mux" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: processor_mm_interconnect_0_cmd_xbar_demux" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101412 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at processor_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530739101414 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at processor_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530739101414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_addr_router_default_decode " "Found entity 1: processor_mm_interconnect_0_addr_router_default_decode" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101418 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_mm_interconnect_0_addr_router " "Found entity 2: processor_mm_interconnect_0_addr_router" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0 " "Found entity 1: processor_mm_interconnect_0" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_leds " "Found entity 1: processor_leds" {  } { { "processor/synthesis/submodules/processor_leds.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file processor/synthesis/submodules/processor_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_jtag_uart_0_sim_scfifo_w " "Found entity 1: processor_jtag_uart_0_sim_scfifo_w" {  } { { "processor/synthesis/submodules/processor_jtag_uart_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101462 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_jtag_uart_0_scfifo_w " "Found entity 2: processor_jtag_uart_0_scfifo_w" {  } { { "processor/synthesis/submodules/processor_jtag_uart_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101462 ""} { "Info" "ISGN_ENTITY_NAME" "3 processor_jtag_uart_0_sim_scfifo_r " "Found entity 3: processor_jtag_uart_0_sim_scfifo_r" {  } { { "processor/synthesis/submodules/processor_jtag_uart_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101462 ""} { "Info" "ISGN_ENTITY_NAME" "4 processor_jtag_uart_0_scfifo_r " "Found entity 4: processor_jtag_uart_0_scfifo_r" {  } { { "processor/synthesis/submodules/processor_jtag_uart_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101462 ""} { "Info" "ISGN_ENTITY_NAME" "5 processor_jtag_uart_0 " "Found entity 5: processor_jtag_uart_0" {  } { { "processor/synthesis/submodules/processor_jtag_uart_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_irq_mapper " "Found entity 1: processor_irq_mapper" {  } { { "processor/synthesis/submodules/processor_irq_mapper.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "processor/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "processor/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "processor/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "processor/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "processor/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "processor/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file processor/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "processor/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101521 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "processor/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "processor/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor/synthesis/processor.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/processor.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "processor/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "processor/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_irq_mapper " "Found entity 1: processor_irq_mapper" {  } { { "processor/synthesis/submodules/processor_irq_mapper.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0 " "Found entity 1: processor_mm_interconnect_0" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file processor/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "processor/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101578 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "processor/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: processor_mm_interconnect_0_rsp_xbar_mux" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: processor_mm_interconnect_0_rsp_xbar_demux" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: processor_mm_interconnect_0_cmd_xbar_mux" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: processor_mm_interconnect_0_cmd_xbar_demux" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101599 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at processor_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530739101602 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at processor_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530739101603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_id_router_default_decode " "Found entity 1: processor_mm_interconnect_0_id_router_default_decode" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101605 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_mm_interconnect_0_id_router " "Found entity 2: processor_mm_interconnect_0_id_router" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101605 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at processor_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530739101609 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at processor_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530739101609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_addr_router_default_decode " "Found entity 1: processor_mm_interconnect_0_addr_router_default_decode" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101611 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_mm_interconnect_0_addr_router " "Found entity 2: processor_mm_interconnect_0_addr_router" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "processor/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "processor/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "processor/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "processor/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "processor/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file processor/synthesis/submodules/processor_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_jtag_uart_0_sim_scfifo_w " "Found entity 1: processor_jtag_uart_0_sim_scfifo_w" {  } { { "processor/synthesis/submodules/processor_jtag_uart_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101657 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_jtag_uart_0_scfifo_w " "Found entity 2: processor_jtag_uart_0_scfifo_w" {  } { { "processor/synthesis/submodules/processor_jtag_uart_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101657 ""} { "Info" "ISGN_ENTITY_NAME" "3 processor_jtag_uart_0_sim_scfifo_r " "Found entity 3: processor_jtag_uart_0_sim_scfifo_r" {  } { { "processor/synthesis/submodules/processor_jtag_uart_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101657 ""} { "Info" "ISGN_ENTITY_NAME" "4 processor_jtag_uart_0_scfifo_r " "Found entity 4: processor_jtag_uart_0_scfifo_r" {  } { { "processor/synthesis/submodules/processor_jtag_uart_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101657 ""} { "Info" "ISGN_ENTITY_NAME" "5 processor_jtag_uart_0 " "Found entity 5: processor_jtag_uart_0" {  } { { "processor/synthesis/submodules/processor_jtag_uart_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_leds " "Found entity 1: processor_leds" {  } { { "processor/synthesis/submodules/processor_leds.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_switches " "Found entity 1: processor_switches" {  } { { "processor/synthesis/submodules/processor_switches.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_onchip_memory2_0 " "Found entity 1: processor_onchip_memory2_0" {  } { { "processor/synthesis/submodules/processor_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: processor_nios2_qsys_0_jtag_debug_module_tck" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_oci_test_bench " "Found entity 1: processor_nios2_qsys_0_oci_test_bench" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0_oci_test_bench.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: processor_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file processor/synthesis/submodules/processor_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_register_bank_a_module " "Found entity 1: processor_nios2_qsys_0_register_bank_a_module" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101736 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_nios2_qsys_0_register_bank_b_module " "Found entity 2: processor_nios2_qsys_0_register_bank_b_module" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101736 ""} { "Info" "ISGN_ENTITY_NAME" "3 processor_nios2_qsys_0_nios2_oci_debug " "Found entity 3: processor_nios2_qsys_0_nios2_oci_debug" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101736 ""} { "Info" "ISGN_ENTITY_NAME" "4 processor_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: processor_nios2_qsys_0_ociram_sp_ram_module" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101736 ""} { "Info" "ISGN_ENTITY_NAME" "5 processor_nios2_qsys_0_nios2_ocimem " "Found entity 5: processor_nios2_qsys_0_nios2_ocimem" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101736 ""} { "Info" "ISGN_ENTITY_NAME" "6 processor_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: processor_nios2_qsys_0_nios2_avalon_reg" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101736 ""} { "Info" "ISGN_ENTITY_NAME" "7 processor_nios2_qsys_0_nios2_oci_break " "Found entity 7: processor_nios2_qsys_0_nios2_oci_break" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101736 ""} { "Info" "ISGN_ENTITY_NAME" "8 processor_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: processor_nios2_qsys_0_nios2_oci_xbrk" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101736 ""} { "Info" "ISGN_ENTITY_NAME" "9 processor_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: processor_nios2_qsys_0_nios2_oci_dbrk" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101736 ""} { "Info" "ISGN_ENTITY_NAME" "10 processor_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: processor_nios2_qsys_0_nios2_oci_itrace" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101736 ""} { "Info" "ISGN_ENTITY_NAME" "11 processor_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: processor_nios2_qsys_0_nios2_oci_td_mode" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101736 ""} { "Info" "ISGN_ENTITY_NAME" "12 processor_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: processor_nios2_qsys_0_nios2_oci_dtrace" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101736 ""} { "Info" "ISGN_ENTITY_NAME" "13 processor_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: processor_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101736 ""} { "Info" "ISGN_ENTITY_NAME" "14 processor_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: processor_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101736 ""} { "Info" "ISGN_ENTITY_NAME" "15 processor_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: processor_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101736 ""} { "Info" "ISGN_ENTITY_NAME" "16 processor_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: processor_nios2_qsys_0_nios2_oci_fifo" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101736 ""} { "Info" "ISGN_ENTITY_NAME" "17 processor_nios2_qsys_0_nios2_oci_pib " "Found entity 17: processor_nios2_qsys_0_nios2_oci_pib" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101736 ""} { "Info" "ISGN_ENTITY_NAME" "18 processor_nios2_qsys_0_nios2_oci_im " "Found entity 18: processor_nios2_qsys_0_nios2_oci_im" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101736 ""} { "Info" "ISGN_ENTITY_NAME" "19 processor_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: processor_nios2_qsys_0_nios2_performance_monitors" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101736 ""} { "Info" "ISGN_ENTITY_NAME" "20 processor_nios2_qsys_0_nios2_oci " "Found entity 20: processor_nios2_qsys_0_nios2_oci" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101736 ""} { "Info" "ISGN_ENTITY_NAME" "21 processor_nios2_qsys_0 " "Found entity 21: processor_nios2_qsys_0" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_test_bench " "Found entity 1: processor_nios2_qsys_0_test_bench" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0_test_bench.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: processor_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mapeada.v 1 1 " "Found 1 design units, including 1 entities, in source file Mapeada.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "Mapeada.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/Mapeada.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101752 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCD1602.v(44) " "Verilog HDL information at LCD1602.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "LCD1602.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/LCD1602.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1530739101755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD1602.v 1 1 " "Found 1 design units, including 1 entities, in source file LCD1602.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD1602 " "Found entity 1: LCD1602" {  } { { "LCD1602.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/LCD1602.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "db/ip/processor/processor.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/processor.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530739101764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101764 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_avalon_sc_fifo altera_avalon_sc_fifo.v(21) " "Verilog HDL error at altera_avalon_sc_fifo.v(21): module \"altera_avalon_sc_fifo\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/altera_avalon_sc_fifo.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530739101770 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_avalon_sc_fifo altera_avalon_sc_fifo.v(21) " "HDL info at altera_avalon_sc_fifo.v(21): see declaration for object \"altera_avalon_sc_fifo\"" {  } { { "processor/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_avalon_sc_fifo.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530739101770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101771 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_arbitrator altera_merlin_arbitrator.sv(103) " "Verilog HDL error at altera_merlin_arbitrator.sv(103): module \"altera_merlin_arbitrator\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/altera_merlin_arbitrator.sv" 103 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530739101776 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_arbitrator altera_merlin_arbitrator.sv(103) " "HDL info at altera_merlin_arbitrator.sv(103): see declaration for object \"altera_merlin_arbitrator\"" {  } { { "processor/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_arbitrator.sv" 103 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530739101776 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "altera_merlin_arb_adder altera_merlin_arbitrator.sv(228) " "Ignored design unit \"altera_merlin_arb_adder\" at altera_merlin_arbitrator.sv(228) due to previous errors" {  } { { "db/ip/processor/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/altera_merlin_arbitrator.sv" 228 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530739101777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101778 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_burst_uncompressor altera_merlin_burst_uncompressor.sv(40) " "Verilog HDL error at altera_merlin_burst_uncompressor.sv(40): module \"altera_merlin_burst_uncompressor\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/altera_merlin_burst_uncompressor.sv" 40 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530739101782 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_burst_uncompressor altera_merlin_burst_uncompressor.sv(40) " "HDL info at altera_merlin_burst_uncompressor.sv(40): see declaration for object \"altera_merlin_burst_uncompressor\"" {  } { { "processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530739101783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101784 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_master_agent altera_merlin_master_agent.sv(28) " "Verilog HDL error at altera_merlin_master_agent.sv(28): module \"altera_merlin_master_agent\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/altera_merlin_master_agent.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/altera_merlin_master_agent.sv" 28 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530739101788 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_master_agent altera_merlin_master_agent.sv(28) " "HDL info at altera_merlin_master_agent.sv(28): see declaration for object \"altera_merlin_master_agent\"" {  } { { "processor/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_master_agent.sv" 28 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530739101789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101790 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_master_translator altera_merlin_master_translator.sv(30) " "Verilog HDL error at altera_merlin_master_translator.sv(30): module \"altera_merlin_master_translator\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/altera_merlin_master_translator.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/altera_merlin_master_translator.sv" 30 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530739101796 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_master_translator altera_merlin_master_translator.sv(30) " "HDL info at altera_merlin_master_translator.sv(30): see declaration for object \"altera_merlin_master_translator\"" {  } { { "processor/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_master_translator.sv" 30 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530739101797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101798 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_slave_agent altera_merlin_slave_agent.sv(34) " "Verilog HDL error at altera_merlin_slave_agent.sv(34): module \"altera_merlin_slave_agent\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/altera_merlin_slave_agent.sv" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530739101802 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_slave_agent altera_merlin_slave_agent.sv(34) " "HDL info at altera_merlin_slave_agent.sv(34): see declaration for object \"altera_merlin_slave_agent\"" {  } { { "processor/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_slave_agent.sv" 34 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530739101803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101804 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_slave_translator altera_merlin_slave_translator.sv(35) " "Verilog HDL error at altera_merlin_slave_translator.sv(35): module \"altera_merlin_slave_translator\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/altera_merlin_slave_translator.sv" 35 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530739101808 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_slave_translator altera_merlin_slave_translator.sv(35) " "HDL info at altera_merlin_slave_translator.sv(35): see declaration for object \"altera_merlin_slave_translator\"" {  } { { "processor/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_slave_translator.sv" 35 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530739101808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101810 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_reset_controller altera_reset_controller.v(42) " "Verilog HDL error at altera_reset_controller.v(42): module \"altera_reset_controller\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/altera_reset_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/altera_reset_controller.v" 42 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530739101813 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_reset_controller altera_reset_controller.v(42) " "HDL info at altera_reset_controller.v(42): see declaration for object \"altera_reset_controller\"" {  } { { "processor/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_reset_controller.v" 42 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530739101813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101814 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_reset_synchronizer altera_reset_synchronizer.v(24) " "Verilog HDL error at altera_reset_synchronizer.v(24): module \"altera_reset_synchronizer\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/altera_reset_synchronizer.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/altera_reset_synchronizer.v" 24 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530739101816 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_reset_synchronizer altera_reset_synchronizer.v(24) " "HDL info at altera_reset_synchronizer.v(24): see declaration for object \"altera_reset_synchronizer\"" {  } { { "processor/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_reset_synchronizer.v" 24 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530739101816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101817 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processor_irq_mapper processor_irq_mapper.sv(31) " "Verilog HDL error at processor_irq_mapper.sv(31): module \"processor_irq_mapper\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/processor_irq_mapper.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_irq_mapper.sv" 31 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530739101818 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processor_irq_mapper processor_irq_mapper.sv(31) " "HDL info at processor_irq_mapper.sv(31): see declaration for object \"processor_irq_mapper\"" {  } { { "processor/synthesis/submodules/processor_irq_mapper.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_irq_mapper.sv" 31 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530739101818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/processor_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101819 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processor_jtag_uart_0_sim_scfifo_w processor_jtag_uart_0.v(21) " "Verilog HDL error at processor_jtag_uart_0.v(21): module \"processor_jtag_uart_0_sim_scfifo_w\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/processor_jtag_uart_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_jtag_uart_0.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530739101821 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processor_jtag_uart_0_sim_scfifo_w processor_jtag_uart_0.v(21) " "HDL info at processor_jtag_uart_0.v(21): see declaration for object \"processor_jtag_uart_0_sim_scfifo_w\"" {  } { { "processor/synthesis/submodules/processor_jtag_uart_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_jtag_uart_0.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530739101822 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_jtag_uart_0_scfifo_w processor_jtag_uart_0.v(77) " "Ignored design unit \"processor_jtag_uart_0_scfifo_w\" at processor_jtag_uart_0.v(77) due to previous errors" {  } { { "db/ip/processor/submodules/processor_jtag_uart_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_jtag_uart_0.v" 77 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530739101823 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_jtag_uart_0_sim_scfifo_r processor_jtag_uart_0.v(162) " "Ignored design unit \"processor_jtag_uart_0_sim_scfifo_r\" at processor_jtag_uart_0.v(162) due to previous errors" {  } { { "db/ip/processor/submodules/processor_jtag_uart_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_jtag_uart_0.v" 162 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530739101824 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_jtag_uart_0_scfifo_r processor_jtag_uart_0.v(240) " "Ignored design unit \"processor_jtag_uart_0_scfifo_r\" at processor_jtag_uart_0.v(240) due to previous errors" {  } { { "db/ip/processor/submodules/processor_jtag_uart_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_jtag_uart_0.v" 240 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530739101824 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_jtag_uart_0 processor_jtag_uart_0.v(327) " "Ignored design unit \"processor_jtag_uart_0\" at processor_jtag_uart_0.v(327) due to previous errors" {  } { { "db/ip/processor/submodules/processor_jtag_uart_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_jtag_uart_0.v" 327 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530739101826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_jtag_uart_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/processor_jtag_uart_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101827 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processor_leds processor_leds.v(21) " "Verilog HDL error at processor_leds.v(21): module \"processor_leds\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/processor_leds.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_leds.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530739101830 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processor_leds processor_leds.v(21) " "HDL info at processor_leds.v(21): see declaration for object \"processor_leds\"" {  } { { "processor/synthesis/submodules/processor_leds.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_leds.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530739101830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_leds.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/processor_leds.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101831 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processor_mm_interconnect_0 processor_mm_interconnect_0.v(9) " "Verilog HDL error at processor_mm_interconnect_0.v(9): module \"processor_mm_interconnect_0\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_mm_interconnect_0.v" 9 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530739101850 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processor_mm_interconnect_0 processor_mm_interconnect_0.v(9) " "HDL info at processor_mm_interconnect_0.v(9): see declaration for object \"processor_mm_interconnect_0\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530739101850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at processor_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_addr_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530739101857 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at processor_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_addr_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530739101857 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processor_mm_interconnect_0_addr_router_default_decode processor_mm_interconnect_0_addr_router.sv(45) " "Verilog HDL error at processor_mm_interconnect_0_addr_router.sv(45): module \"processor_mm_interconnect_0_addr_router_default_decode\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_addr_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_mm_interconnect_0_addr_router.sv" 45 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530739101857 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processor_mm_interconnect_0_addr_router_default_decode processor_mm_interconnect_0_addr_router.sv(45) " "HDL info at processor_mm_interconnect_0_addr_router.sv(45): see declaration for object \"processor_mm_interconnect_0_addr_router_default_decode\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" 45 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530739101857 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_mm_interconnect_0_addr_router processor_mm_interconnect_0_addr_router.sv(86) " "Ignored design unit \"processor_mm_interconnect_0_addr_router\" at processor_mm_interconnect_0_addr_router.sv(86) due to previous errors" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_addr_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_mm_interconnect_0_addr_router.sv" 86 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530739101859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_mm_interconnect_0_addr_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_addr_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101860 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processor_mm_interconnect_0_cmd_xbar_demux processor_mm_interconnect_0_cmd_xbar_demux.sv(43) " "Verilog HDL error at processor_mm_interconnect_0_cmd_xbar_demux.sv(43): module \"processor_mm_interconnect_0_cmd_xbar_demux\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_mm_interconnect_0_cmd_xbar_demux.sv" 43 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530739101864 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processor_mm_interconnect_0_cmd_xbar_demux processor_mm_interconnect_0_cmd_xbar_demux.sv(43) " "HDL info at processor_mm_interconnect_0_cmd_xbar_demux.sv(43): see declaration for object \"processor_mm_interconnect_0_cmd_xbar_demux\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_demux.sv" 43 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530739101864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_mm_interconnect_0_cmd_xbar_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_cmd_xbar_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101866 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processor_mm_interconnect_0_cmd_xbar_mux processor_mm_interconnect_0_cmd_xbar_mux.sv(38) " "Verilog HDL error at processor_mm_interconnect_0_cmd_xbar_mux.sv(38): module \"processor_mm_interconnect_0_cmd_xbar_mux\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_mm_interconnect_0_cmd_xbar_mux.sv" 38 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530739101869 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processor_mm_interconnect_0_cmd_xbar_mux processor_mm_interconnect_0_cmd_xbar_mux.sv(38) " "HDL info at processor_mm_interconnect_0_cmd_xbar_mux.sv(38): see declaration for object \"processor_mm_interconnect_0_cmd_xbar_mux\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_mux.sv" 38 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530739101869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_mm_interconnect_0_cmd_xbar_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_cmd_xbar_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at processor_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_id_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530739101872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at processor_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_id_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530739101872 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processor_mm_interconnect_0_id_router_default_decode processor_mm_interconnect_0_id_router.sv(45) " "Verilog HDL error at processor_mm_interconnect_0_id_router.sv(45): module \"processor_mm_interconnect_0_id_router_default_decode\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_id_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_mm_interconnect_0_id_router.sv" 45 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530739101872 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processor_mm_interconnect_0_id_router_default_decode processor_mm_interconnect_0_id_router.sv(45) " "HDL info at processor_mm_interconnect_0_id_router.sv(45): see declaration for object \"processor_mm_interconnect_0_id_router_default_decode\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" 45 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530739101872 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_mm_interconnect_0_id_router processor_mm_interconnect_0_id_router.sv(86) " "Ignored design unit \"processor_mm_interconnect_0_id_router\" at processor_mm_interconnect_0_id_router.sv(86) due to previous errors" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_id_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_mm_interconnect_0_id_router.sv" 86 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530739101873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_mm_interconnect_0_id_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_id_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101873 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processor_mm_interconnect_0_rsp_xbar_demux processor_mm_interconnect_0_rsp_xbar_demux.sv(43) " "Verilog HDL error at processor_mm_interconnect_0_rsp_xbar_demux.sv(43): module \"processor_mm_interconnect_0_rsp_xbar_demux\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_mm_interconnect_0_rsp_xbar_demux.sv" 43 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530739101877 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processor_mm_interconnect_0_rsp_xbar_demux processor_mm_interconnect_0_rsp_xbar_demux.sv(43) " "HDL info at processor_mm_interconnect_0_rsp_xbar_demux.sv(43): see declaration for object \"processor_mm_interconnect_0_rsp_xbar_demux\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_demux.sv" 43 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530739101877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_mm_interconnect_0_rsp_xbar_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_rsp_xbar_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101877 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processor_mm_interconnect_0_rsp_xbar_mux processor_mm_interconnect_0_rsp_xbar_mux.sv(38) " "Verilog HDL error at processor_mm_interconnect_0_rsp_xbar_mux.sv(38): module \"processor_mm_interconnect_0_rsp_xbar_mux\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_mm_interconnect_0_rsp_xbar_mux.sv" 38 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530739101882 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processor_mm_interconnect_0_rsp_xbar_mux processor_mm_interconnect_0_rsp_xbar_mux.sv(38) " "HDL info at processor_mm_interconnect_0_rsp_xbar_mux.sv(38): see declaration for object \"processor_mm_interconnect_0_rsp_xbar_mux\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_mux.sv" 38 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530739101883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_mm_interconnect_0_rsp_xbar_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_rsp_xbar_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101884 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processor_nios2_qsys_0_register_bank_a_module processor_nios2_qsys_0.v(21) " "Verilog HDL error at processor_nios2_qsys_0.v(21): module \"processor_nios2_qsys_0_register_bank_a_module\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530739101888 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processor_nios2_qsys_0_register_bank_a_module processor_nios2_qsys_0.v(21) " "HDL info at processor_nios2_qsys_0.v(21): see declaration for object \"processor_nios2_qsys_0_register_bank_a_module\"" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530739101889 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_nios2_qsys_0_register_bank_b_module processor_nios2_qsys_0.v(86) " "Ignored design unit \"processor_nios2_qsys_0_register_bank_b_module\" at processor_nios2_qsys_0.v(86) due to previous errors" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0.v" 86 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530739101890 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_nios2_qsys_0_nios2_oci_debug processor_nios2_qsys_0.v(151) " "Ignored design unit \"processor_nios2_qsys_0_nios2_oci_debug\" at processor_nios2_qsys_0.v(151) due to previous errors" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0.v" 151 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530739101891 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_nios2_qsys_0_ociram_sp_ram_module processor_nios2_qsys_0.v(292) " "Ignored design unit \"processor_nios2_qsys_0_ociram_sp_ram_module\" at processor_nios2_qsys_0.v(292) due to previous errors" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0.v" 292 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530739101892 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_nios2_qsys_0_nios2_ocimem processor_nios2_qsys_0.v(355) " "Ignored design unit \"processor_nios2_qsys_0_nios2_ocimem\" at processor_nios2_qsys_0.v(355) due to previous errors" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0.v" 355 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530739101895 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_nios2_qsys_0_nios2_avalon_reg processor_nios2_qsys_0.v(536) " "Ignored design unit \"processor_nios2_qsys_0_nios2_avalon_reg\" at processor_nios2_qsys_0.v(536) due to previous errors" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0.v" 536 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530739101896 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_nios2_qsys_0_nios2_oci_break processor_nios2_qsys_0.v(628) " "Ignored design unit \"processor_nios2_qsys_0_nios2_oci_break\" at processor_nios2_qsys_0.v(628) due to previous errors" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0.v" 628 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530739101897 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_nios2_qsys_0_nios2_oci_xbrk processor_nios2_qsys_0.v(922) " "Ignored design unit \"processor_nios2_qsys_0_nios2_oci_xbrk\" at processor_nios2_qsys_0.v(922) due to previous errors" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0.v" 922 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530739101899 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_nios2_qsys_0_nios2_oci_dbrk processor_nios2_qsys_0.v(1128) " "Ignored design unit \"processor_nios2_qsys_0_nios2_oci_dbrk\" at processor_nios2_qsys_0.v(1128) due to previous errors" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1128 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530739101901 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_nios2_qsys_0_nios2_oci_itrace processor_nios2_qsys_0.v(1314) " "Ignored design unit \"processor_nios2_qsys_0_nios2_oci_itrace\" at processor_nios2_qsys_0.v(1314) due to previous errors" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1314 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530739101902 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_nios2_qsys_0_nios2_oci_td_mode processor_nios2_qsys_0.v(1637) " "Ignored design unit \"processor_nios2_qsys_0_nios2_oci_td_mode\" at processor_nios2_qsys_0.v(1637) due to previous errors" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1637 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530739101903 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_nios2_qsys_0_nios2_oci_dtrace processor_nios2_qsys_0.v(1704) " "Ignored design unit \"processor_nios2_qsys_0_nios2_oci_dtrace\" at processor_nios2_qsys_0.v(1704) due to previous errors" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1704 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530739101904 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_nios2_qsys_0_nios2_oci_compute_input_tm_cnt processor_nios2_qsys_0.v(1798) " "Ignored design unit \"processor_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" at processor_nios2_qsys_0.v(1798) due to previous errors" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1798 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530739101904 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_nios2_qsys_0_nios2_oci_fifo_wrptr_inc processor_nios2_qsys_0.v(1869) " "Ignored design unit \"processor_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" at processor_nios2_qsys_0.v(1869) due to previous errors" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1869 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530739101905 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_nios2_qsys_0_nios2_oci_fifo_cnt_inc processor_nios2_qsys_0.v(1911) " "Ignored design unit \"processor_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" at processor_nios2_qsys_0.v(1911) due to previous errors" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1911 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530739101906 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_nios2_qsys_0_nios2_oci_fifo processor_nios2_qsys_0.v(1957) " "Ignored design unit \"processor_nios2_qsys_0_nios2_oci_fifo\" at processor_nios2_qsys_0.v(1957) due to previous errors" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1957 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530739101911 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_nios2_qsys_0_nios2_oci_pib processor_nios2_qsys_0.v(2458) " "Ignored design unit \"processor_nios2_qsys_0_nios2_oci_pib\" at processor_nios2_qsys_0.v(2458) due to previous errors" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2458 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530739101913 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_nios2_qsys_0_nios2_oci_im processor_nios2_qsys_0.v(2526) " "Ignored design unit \"processor_nios2_qsys_0_nios2_oci_im\" at processor_nios2_qsys_0.v(2526) due to previous errors" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2526 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530739101914 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_nios2_qsys_0_nios2_performance_monitors processor_nios2_qsys_0.v(2642) " "Ignored design unit \"processor_nios2_qsys_0_nios2_performance_monitors\" at processor_nios2_qsys_0.v(2642) due to previous errors" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2642 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530739101914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_nios2_qsys_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/processor_nios2_qsys_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101937 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processor_nios2_qsys_0_jtag_debug_module_sysclk processor_nios2_qsys_0_jtag_debug_module_sysclk.v(21) " "Verilog HDL error at processor_nios2_qsys_0_jtag_debug_module_sysclk.v(21): module \"processor_nios2_qsys_0_jtag_debug_module_sysclk\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530739101943 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processor_nios2_qsys_0_jtag_debug_module_sysclk processor_nios2_qsys_0_jtag_debug_module_sysclk.v(21) " "HDL info at processor_nios2_qsys_0_jtag_debug_module_sysclk.v(21): see declaration for object \"processor_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530739101943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101945 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processor_nios2_qsys_0_jtag_debug_module_tck processor_nios2_qsys_0_jtag_debug_module_tck.v(21) " "Verilog HDL error at processor_nios2_qsys_0_jtag_debug_module_tck.v(21): module \"processor_nios2_qsys_0_jtag_debug_module_tck\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530739101950 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processor_nios2_qsys_0_jtag_debug_module_tck processor_nios2_qsys_0_jtag_debug_module_tck.v(21) " "HDL info at processor_nios2_qsys_0_jtag_debug_module_tck.v(21): see declaration for object \"processor_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530739101950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101951 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processor_nios2_qsys_0_jtag_debug_module_wrapper processor_nios2_qsys_0_jtag_debug_module_wrapper.v(21) " "Verilog HDL error at processor_nios2_qsys_0_jtag_debug_module_wrapper.v(21): module \"processor_nios2_qsys_0_jtag_debug_module_wrapper\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530739101956 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processor_nios2_qsys_0_jtag_debug_module_wrapper processor_nios2_qsys_0_jtag_debug_module_wrapper.v(21) " "HDL info at processor_nios2_qsys_0_jtag_debug_module_wrapper.v(21): see declaration for object \"processor_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530739101957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101957 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processor_nios2_qsys_0_oci_test_bench processor_nios2_qsys_0_oci_test_bench.v(21) " "Verilog HDL error at processor_nios2_qsys_0_oci_test_bench.v(21): module \"processor_nios2_qsys_0_oci_test_bench\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0_oci_test_bench.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0_oci_test_bench.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530739101961 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processor_nios2_qsys_0_oci_test_bench processor_nios2_qsys_0_oci_test_bench.v(21) " "HDL info at processor_nios2_qsys_0_oci_test_bench.v(21): see declaration for object \"processor_nios2_qsys_0_oci_test_bench\"" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0_oci_test_bench.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0_oci_test_bench.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530739101961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_nios2_qsys_0_oci_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/processor_nios2_qsys_0_oci_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101962 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processor_nios2_qsys_0_test_bench processor_nios2_qsys_0_test_bench.v(21) " "Verilog HDL error at processor_nios2_qsys_0_test_bench.v(21): module \"processor_nios2_qsys_0_test_bench\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0_test_bench.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0_test_bench.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530739101970 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processor_nios2_qsys_0_test_bench processor_nios2_qsys_0_test_bench.v(21) " "HDL info at processor_nios2_qsys_0_test_bench.v(21): see declaration for object \"processor_nios2_qsys_0_test_bench\"" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0_test_bench.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0_test_bench.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530739101970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_nios2_qsys_0_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/processor_nios2_qsys_0_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101972 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processor_onchip_memory2_0 processor_onchip_memory2_0.v(21) " "Verilog HDL error at processor_onchip_memory2_0.v(21): module \"processor_onchip_memory2_0\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/processor_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_onchip_memory2_0.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530739101976 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processor_onchip_memory2_0 processor_onchip_memory2_0.v(21) " "HDL info at processor_onchip_memory2_0.v(21): see declaration for object \"processor_onchip_memory2_0\"" {  } { { "processor/synthesis/submodules/processor_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_onchip_memory2_0.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530739101976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_onchip_memory2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/processor_onchip_memory2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101977 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processor_switches processor_switches.v(21) " "Verilog HDL error at processor_switches.v(21): module \"processor_switches\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/processor_switches.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_switches.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530739101981 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processor_switches processor_switches.v(21) " "HDL info at processor_switches.v(21): see declaration for object \"processor_switches\"" {  } { { "processor/synthesis/submodules/processor_switches.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_switches.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530739101981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_switches.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/processor_switches.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530739101982 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/output_files/Mapeada.map.smsg " "Generated suppressed messages file /home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/output_files/Mapeada.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1530739102140 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 52 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 52 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "605 " "Peak virtual memory: 605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530739102307 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul  4 18:18:22 2018 " "Processing ended: Wed Jul  4 18:18:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530739102307 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530739102307 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530739102307 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530739102307 ""}
