Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : conv_top
Version: G-2012.06-SP5
Date   : Sun Dec 31 19:54:50 2017
****************************************


Library(s) Used:

    saed32hvt_ss0p95v125c (File: /usr/cadtool/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db)


Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
conv_top               70000             saed32hvt_ss0p95v125c
fsm                    ForQA             saed32hvt_ss0p95v125c
conv_control           8000              saed32hvt_ss0p95v125c
data_reg               16000             saed32hvt_ss0p95v125c
bias_sel               8000              saed32hvt_ss0p95v125c
multiply_compare       35000             saed32hvt_ss0p95v125c
quantize               8000              saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_26
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_25
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_24
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_23
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_22
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_21
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_20
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_19
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_18
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_17
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_16
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_15
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_14
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_13
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_12
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_11
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_10
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_9
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_8
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_7
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_6
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_5
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_4
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_3
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_2
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_20
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_19
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_18
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_17
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_16
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_15
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_14
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_13
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_12
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_11
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_10
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_9
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_8
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_7
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_6
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_5
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_4
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_3
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_2
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1
                       ForQA             saed32hvt_ss0p95v125c


Global Operating Voltage = 0.95 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
conv_top                                235.700 2.27e+03 7.94e+08 3.30e+03 100.0
  quantize (quantize)                     1.517   12.956 1.07e+07   25.168   0.8
  multiply_compare (multiply_compare)   151.113  566.853 4.14e+08 1.13e+03  34.3
  bias_sel (bias_sel)                    15.444  246.289 7.05e+07  332.224  10.1
  data_reg (data_reg)                    34.681  941.356 1.72e+08 1.15e+03  34.8
  conv_control (conv_control)            32.627  497.640 1.25e+08  655.223  19.9
  fsm (fsm)                               0.236    3.631 7.11e+05    4.577   0.1
1
