(synth-fun verifier.error ((x0 Bool) (x1 Bool) (x2 Bool) ) Bool
)
(synth-fun mainventry ((x0 Int) (x1 Int) (x2 (Array Int Int)) (x3 Int) ) Bool
)
(synth-fun mainv_58 ((x0 (Array Int Int)) (x1 Int) (x2 Int) (x3 (Array Int Int)) (x4 Int) (x5 (Array Int Int)) (x6 Int) (x7 (Array Int Int)) (x8 Int) (x9 (Array Int Int)) (x10 Int) (x11 (Array Int Int)) (x12 (Array Int Int)) (x13 Int) (x14 (Array Int Int)) (x15 Int) (x16 (Array Int Int)) (x17 Int) (x18 (Array Int Int)) (x19 Int) (x20 (Array Int Int)) (x21 Int) (x22 (Array Int Int)) (x23 Int) (x24 Int) (x25 (Array Int Int)) (x26 Int) (x27 Int) ) Bool
)
(synth-fun mainv_65 ((x0 (Array Int Int)) (x1 Int) (x2 Int) (x3 (Array Int Int)) (x4 Int) (x5 (Array Int Int)) (x6 Int) (x7 (Array Int Int)) (x8 Int) (x9 (Array Int Int)) (x10 Int) (x11 (Array Int Int)) (x12 (Array Int Int)) (x13 Int) (x14 (Array Int Int)) (x15 Int) (x16 (Array Int Int)) (x17 Int) (x18 (Array Int Int)) (x19 Int) (x20 (Array Int Int)) (x21 Int) (x22 (Array Int Int)) (x23 Int) (x24 Int) (x25 (Array Int Int)) (x26 Int) (x27 Int) ) Bool
)
(synth-fun mainv_61 ((x0 (Array Int Int)) (x1 Int) (x2 Int) (x3 (Array Int Int)) (x4 Int) (x5 (Array Int Int)) (x6 Int) (x7 (Array Int Int)) (x8 Int) (x9 (Array Int Int)) (x10 Int) (x11 (Array Int Int)) (x12 (Array Int Int)) (x13 Int) (x14 (Array Int Int)) (x15 Int) (x16 (Array Int Int)) (x17 Int) (x18 (Array Int Int)) (x19 Int) (x20 (Array Int Int)) (x21 Int) (x22 (Array Int Int)) (x23 Int) (x24 Int) (x25 (Array Int Int)) (x26 Int) (x27 Int) ) Bool
)
(synth-fun mainv.critedge1 ((x0 (Array Int Int)) (x1 Int) (x2 Int) (x3 (Array Int Int)) (x4 Int) (x5 (Array Int Int)) (x6 Int) (x7 (Array Int Int)) (x8 Int) (x9 (Array Int Int)) (x10 Int) (x11 (Array Int Int)) (x12 (Array Int Int)) (x13 Int) (x14 (Array Int Int)) (x15 Int) (x16 (Array Int Int)) (x17 Int) (x18 Int) (x19 (Array Int Int)) (x20 Int) (x21 (Array Int Int)) (x22 Int) (x23 (Array Int Int)) (x24 Int) (x25 Int) (x26 (Array Int Int)) (x27 Int) (x28 Int) ) Bool
)
(synth-fun mainv_99 ((x0 (Array Int Int)) (x1 Int) (x2 Int) (x3 (Array Int Int)) (x4 Int) (x5 (Array Int Int)) (x6 Int) (x7 (Array Int Int)) (x8 Int) (x9 (Array Int Int)) (x10 Int) (x11 (Array Int Int)) (x12 (Array Int Int)) (x13 Int) (x14 (Array Int Int)) (x15 Int) (x16 (Array Int Int)) (x17 Int) (x18 Int) (x19 (Array Int Int)) (x20 Int) (x21 (Array Int Int)) (x22 Int) (x23 (Array Int Int)) (x24 Int) (x25 (Array Int Int)) (x26 Int) ) Bool
)
(synth-fun mainv_95 ((x0 (Array Int Int)) (x1 Int) (x2 Int) (x3 (Array Int Int)) (x4 Int) (x5 (Array Int Int)) (x6 Int) (x7 (Array Int Int)) (x8 Int) (x9 (Array Int Int)) (x10 Int) (x11 (Array Int Int)) (x12 (Array Int Int)) (x13 Int) (x14 (Array Int Int)) (x15 Int) (x16 (Array Int Int)) (x17 Int) (x18 Int) (x19 (Array Int Int)) (x20 Int) (x21 (Array Int Int)) (x22 Int) (x23 (Array Int Int)) (x24 Int) (x25 Int) (x26 (Array Int Int)) (x27 Int) ) Bool
)
(synth-fun mainvAllRepair_correct_alt_sep_test.exit.i.split () Bool
)
(synth-fun mainventry!_BAD () Bool
)
(synth-fun mainv_58!_Cond ((x0 Int) (x1 Int) (x2 Int) (x3 Int) (x4 Int) (x5 Int) (x6 Int) (x7 Int) (x8 Int) (x9 Int) (x10 Int) (x11 Int) (x12 Int) (x13 Int) (x14 Int) (x15 (Array Int Int)) (x16 (Array Int Int)) (x17 (Array Int Int)) (x18 (Array Int Int)) (x19 (Array Int Int)) (x20 (Array Int Int)) (x21 (Array Int Int)) (x22 (Array Int Int)) (x23 (Array Int Int)) (x24 (Array Int Int)) (x25 (Array Int Int)) (x26 (Array Int Int)) (x27 (Array Int Int)) ) Bool
    ((Start Bool) (Atom Bool) (Expr Int) (Arr (Array Int Int)))
    ((Start Bool (Atom (Variable Bool) (Constant Bool) ))
    (Atom Bool ((>= Expr Expr) (<= Expr Expr) (> Expr Expr) (< Expr Expr) (= Expr Expr) (distinct Expr Expr) ))
    (Expr Int ((Variable Int) (Constant Int) (select Arr Expr) ))
    (Arr (Array Int Int) ((Variable (Array Int Int)) (Constant (Array Int Int)) )))
)
(synth-fun mainv.critedge1!_Cond ((x0 Int) (x1 Int) (x2 Int) (x3 Int) (x4 Int) (x5 Int) (x6 Int) (x7 Int) (x8 Int) (x9 Int) (x10 Int) (x11 Int) (x12 Int) (x13 Int) (x14 (Array Int Int)) (x15 (Array Int Int)) (x16 (Array Int Int)) (x17 (Array Int Int)) (x18 (Array Int Int)) (x19 (Array Int Int)) (x20 (Array Int Int)) (x21 (Array Int Int)) (x22 (Array Int Int)) (x23 (Array Int Int)) (x24 (Array Int Int)) (x25 (Array Int Int)) (x26 (Array Int Int)) (x27 Int) ) Bool
    ((Start Bool) (Atom Bool) (Expr Int) (Arr (Array Int Int)))
    ((Start Bool (Atom (Variable Bool) (Constant Bool) ))
    (Atom Bool ((>= Expr Expr) (<= Expr Expr) (> Expr Expr) (< Expr Expr) (= Expr Expr) (distinct Expr Expr) ))
    (Expr Int ((Variable Int) (Constant Int) (select Arr Expr) ))
    (Arr (Array Int Int) ((Variable (Array Int Int)) (Constant (Array Int Int)) )))
)
(declare-var mainv%_195_0 Bool )
(declare-var mainv%_194_0 Bool )
(declare-var mainv%_192_0 Bool )
(declare-var mainv%_189_0 Bool )
(declare-var mainv%_190_0 Bool )
(declare-var mainv%or.cond7.i15.i_0 Bool )
(declare-var mainv%_179_0 Int )
(declare-var mainv%_180_0 Int )
(declare-var mainv%_181_0 Int )
(declare-var mainv%_182_0 Bool )
(declare-var mainv%_177_0 Bool )
(declare-var mainv%_185_0 Int )
(declare-var mainv%_186_0 Int )
(declare-var mainv%_187_0 Int )
(declare-var mainv%_188_0 Bool )
(declare-var mainv%_191_4 Int )
(declare-var mainv%_184_0 Bool )
(declare-var mainv%_174_0 Bool )
(declare-var mainv%_164_0 Int )
(declare-var mainv%_165_0 Int )
(declare-var mainv%_166_0 Int )
(declare-var mainv%_167_0 Bool )
(declare-var mainv%_162_0 Bool )
(declare-var mainv%_170_0 Int )
(declare-var mainv%_171_0 Int )
(declare-var mainv%_172_0 Int )
(declare-var mainv%_173_0 Bool )
(declare-var mainv%_169_0 Bool )
(declare-var mainv%_156_0 Int )
(declare-var mainv%_157_0 Bool )
(declare-var mainv%_158_0 Int )
(declare-var mainv%_159_0 Int )
(declare-var mainv%_148_0 Int )
(declare-var mainv%_149_0 Bool )
(declare-var mainv%_150_0 Int )
(declare-var mainv%_151_0 Bool )
(declare-var mainv%_152_0 Int )
(declare-var mainv%_153_0 Bool )
(declare-var mainv%_154_0 Bool )
(declare-var mainv%or.cond5.i10.i_0 Bool )
(declare-var mainv%_137_0 Int )
(declare-var mainv%sm41_0 (Array Int Int) )
(declare-var mainv%_138_0 Int )
(declare-var mainv%sm42_0 (Array Int Int) )
(declare-var mainv%_139_0 Int )
(declare-var mainv%sm43_0 (Array Int Int) )
(declare-var mainv%_140_0 Int )
(declare-var mainv%_141_0 Int )
(declare-var mainv%_142_0 Bool )
(declare-var mainv%_143_0 Int )
(declare-var mainv%_144_0 Bool )
(declare-var mainv%or.cond.i8.i_0 Bool )
(declare-var mainv%_145_0 Int )
(declare-var mainv%_146_0 Bool )
(declare-var mainv%or.cond11.i9.i_0 Bool )
(declare-var mainv%.0.i17.i_5 Int )
(declare-var mainv%_132_0 Bool )
(declare-var mainv%_130_0 Bool )
(declare-var mainv%_125_0 Bool )
(declare-var mainv%_126_0 Bool )
(declare-var mainv%or.cond7.i.i_0 Bool )
(declare-var mainv%_111_0 Int )
(declare-var mainv%_112_0 Int )
(declare-var mainv%_113_0 Int )
(declare-var mainv%_114_0 Bool )
(declare-var mainv%_107_0 Bool )
(declare-var mainv%_108_0 Int )
(declare-var mainv%_109_0 Bool )
(declare-var mainv%or.cond.i14.i.i_0 Bool )
(declare-var mainv%_119_0 Int )
(declare-var mainv%_120_0 Int )
(declare-var mainv%_121_0 Int )
(declare-var mainv%_122_0 Bool )
(declare-var mainv%_129_4 Int )
(declare-var mainv%_118_0 Bool )
(declare-var mainv%_103_0 Bool )
(declare-var mainv%_96_0 Int )
(declare-var mainv%_93_0 Int )
(declare-var mainv%_94_0 Bool )
(declare-var mainv%_91_0 Bool )
(declare-var mainv%_75_0 Int )
(declare-var mainv%_76_0 Int )
(declare-var mainv%_77_0 Int )
(declare-var mainv%_78_0 Bool )
(declare-var mainv%_73_0 Bool )
(declare-var mainv%_85_0 Int )
(declare-var mainv%_86_0 Int )
(declare-var mainv%_87_0 Int )
(declare-var mainv%_88_0 Bool )
(declare-var mainv%_89_3 Int )
(declare-var mainv%_90_3 Int )
(declare-var mainv%_82_0 Bool )
(declare-var mainv%_83_0 Int )
(declare-var mainv%_84_0 Bool )
(declare-var mainv%or.cond.i.i.i_0 Bool )
(declare-var mainv%_69_0 Bool )
(declare-var mainv%_62_0 Int )
(declare-var mainv%_59_0 Int )
(declare-var mainv%_60_0 Bool )
(declare-var mainv%_51_0 Int )
(declare-var mainv%_52_0 Bool )
(declare-var mainv%_53_0 Int )
(declare-var mainv%_54_0 Bool )
(declare-var mainv%_55_0 Int )
(declare-var mainv%_56_0 Bool )
(declare-var mainv%_57_0 Bool )
(declare-var mainv%or.cond5.i.i_0 Bool )
(declare-var mainv%sm46_0 (Array Int Int) )
(declare-var mainv%sm47_0 (Array Int Int) )
(declare-var mainv%sm48_0 (Array Int Int) )
(declare-var mainv%sm49_0 (Array Int Int) )
(declare-var mainv%sm50_0 (Array Int Int) )
(declare-var mainv%sm51_0 (Array Int Int) )
(declare-var mainv%sm52_0 (Array Int Int) )
(declare-var mainv%sm53_0 (Array Int Int) )
(declare-var mainv%sm54_0 (Array Int Int) )
(declare-var mainv%sm55_0 (Array Int Int) )
(declare-var mainv%sm56_0 (Array Int Int) )
(declare-var mainv%sm57_0 (Array Int Int) )
(declare-var mainv%sm45_0 (Array Int Int) )
(declare-var mainv%sm_0 (Array Int Int) )
(declare-var mainv%sm1_0 (Array Int Int) )
(declare-var mainv%sm2_0 (Array Int Int) )
(declare-var mainv%sm3_0 (Array Int Int) )
(declare-var mainv%sm4_0 (Array Int Int) )
(declare-var mainv%sm5_0 (Array Int Int) )
(declare-var mainv%sm6_0 (Array Int Int) )
(declare-var mainv%sm7_0 (Array Int Int) )
(declare-var mainv%sm8_0 (Array Int Int) )
(declare-var mainv%sm9_0 (Array Int Int) )
(declare-var mainv%sm10_0 (Array Int Int) )
(declare-var mainv%sm11_0 (Array Int Int) )
(declare-var mainv%sm12_0 (Array Int Int) )
(declare-var mainv%sm13_0 (Array Int Int) )
(declare-var mainv%sm14_0 (Array Int Int) )
(declare-var mainv%sm15_0 (Array Int Int) )
(declare-var mainv%sm16_0 (Array Int Int) )
(declare-var mainv%sm17_0 (Array Int Int) )
(declare-var mainv%sm18_0 (Array Int Int) )
(declare-var mainv%sm19_0 (Array Int Int) )
(declare-var mainv%sm20_0 (Array Int Int) )
(declare-var mainv%sm21_0 (Array Int Int) )
(declare-var mainv%sm22_0 (Array Int Int) )
(declare-var mainv%sm23_0 (Array Int Int) )
(declare-var mainv%sm24_0 (Array Int Int) )
(declare-var mainv%_0_0 Int )
(declare-var vnd_0 Int )
(declare-var mainv%_1_0 Int )
(declare-var mainv%_2_0 Int )
(declare-var mainv%_3_0 Int )
(declare-var mainv%_4_0 Bool )
(declare-var mainv%_5_0 Int )
(declare-var mainv%_6_0 Int )
(declare-var mainv%_7_0 Bool )
(declare-var mainv%_8_0 Int )
(declare-var mainv%_9_0 Int )
(declare-var mainv%_10_0 Int )
(declare-var mainv%_11_0 Int )
(declare-var mainv%_12_0 Int )
(declare-var mainv%_13_0 Int )
(declare-var mainv%_14_0 Int )
(declare-var mainv%_15_0 Int )
(declare-var mainv%_16_0 Bool )
(declare-var mainv%_17_0 Int )
(declare-var mainv%_18_0 Int )
(declare-var mainv%_19_0 Int )
(declare-var mainv%_20_0 Int )
(declare-var mainv%_21_0 Int )
(declare-var mainv%_22_0 Int )
(declare-var mainv%_23_0 Bool )
(declare-var mainv%_24_0 Int )
(declare-var mainv%_25_0 Int )
(declare-var mainv%_26_0 Bool )
(declare-var mainv%_27_0 Int )
(declare-var mainv%_28_0 Int )
(declare-var mainv%_29_0 Bool )
(declare-var mainv%_31_0 Bool )
(declare-var mainv%_33_0 Bool )
(declare-var mainv%or.cond.i_0 Bool )
(declare-var mainv%_35_0 Bool )
(declare-var mainv%or.cond3.i_0 Bool )
(declare-var mainv%_37_0 Bool )
(declare-var mainv%or.cond5.i_0 Bool )
(declare-var mainv%_38_0 Int )
(declare-var mainv%_39_0 Bool )
(declare-var mainv%or.cond7.i_0 Bool )
(declare-var mainv%_40_0 Int )
(declare-var mainv%_41_0 Bool )
(declare-var mainv%spec.select_0 Bool )
(declare-var mainv%_42_0 Int )
(declare-var mainv%sm37_0 (Array Int Int) )
(declare-var mainv%_43_0 Int )
(declare-var mainv%sm38_0 (Array Int Int) )
(declare-var mainv%_44_0 Int )
(declare-var mainv%sm39_0 (Array Int Int) )
(declare-var mainv%_45_0 Int )
(declare-var mainv%_46_0 Int )
(declare-var mainv%_47_0 Bool )
(declare-var mainv%_48_0 Bool )
(declare-var mainv%or.cond.i.i_0 Bool )
(declare-var mainv%_49_0 Bool )
(declare-var mainv%or.cond11.i.i_0 Bool )
(declare-var vg_0 Int )
(declare-var vfind_condition_0 Int )
(declare-var mainventry_0 Bool )
(declare-var vPositive_RA_Alt_Thresh_0 Int )
(declare-var mainv%Alt_Layer_Value_0 Int )
(declare-var mainv%Up_Separation_0 Int )
(declare-var mainv%Down_Separation_0 Int )
(declare-var mainv%Cur_Vertical_Sep_0 Int )
(declare-var mainv%Own_Tracked_Alt_0 Int )
(declare-var mainv%Other_Tracked_Alt_0 Int )
(declare-var mainv%High_Confidence_0 Int )
(declare-var mainv%Own_Tracked_Alt_Rate_0 Int )
(declare-var mainv%Other_Capability_0 Int )
(declare-var mainv%Two_of_Three_Reports_Valid_0 Int )
(declare-var mainv%Other_RAC_0 Int )
(declare-var mainv%Climb_Inhibit_0 Int )
(declare-var mainv%sm25_0 (Array Int Int) )
(declare-var mainv%sm26_0 (Array Int Int) )
(declare-var mainv%sm27_0 (Array Int Int) )
(declare-var mainv%sm28_0 (Array Int Int) )
(declare-var mainv%sm29_0 (Array Int Int) )
(declare-var mainv%sm30_0 (Array Int Int) )
(declare-var mainv%sm31_0 (Array Int Int) )
(declare-var mainv%sm32_0 (Array Int Int) )
(declare-var mainv%sm33_0 (Array Int Int) )
(declare-var mainv%sm34_0 (Array Int Int) )
(declare-var mainv%sm35_0 (Array Int Int) )
(declare-var mainv%sm36_0 (Array Int Int) )
(declare-var mainv%_30_0 Int )
(declare-var mainv%_32_0 Int )
(declare-var mainv%_34_0 Int )
(declare-var mainv%_36_0 Int )
(declare-var mainv%sm40_0 (Array Int Int) )
(declare-var mainv_50_0 Bool )
(declare-var mainv_58_0 Bool )
(declare-var mainvalt_sep_test.exit.i_0 Bool )
(declare-var |tuple(mainv_50_0, mainvalt_sep_test.exit.i_0)| Bool )
(declare-var |tuple(mainventry_0, mainvalt_sep_test.exit.i_0)| Bool )
(declare-var mainv%_133_0 Int )
(declare-var mainv%_134_0 Int )
(declare-var mainv%_135_0 Int )
(declare-var mainv%_136_0 Int )
(declare-var mainv%.0.i.i_0 Int )
(declare-var mainv%_133_1 Int )
(declare-var mainv%_134_1 Int )
(declare-var mainv%_135_1 Int )
(declare-var mainv%_136_1 Int )
(declare-var mainv%.0.i.i_1 Int )
(declare-var mainv%_133_2 Int )
(declare-var mainv%_134_2 Int )
(declare-var mainv%_135_2 Int )
(declare-var mainv%_136_2 Int )
(declare-var mainv%.0.i.i_2 Int )
(declare-var mainv%sm44_0 (Array Int Int) )
(declare-var mainv_147_0 Bool )
(declare-var mainv_155_0 Bool )
(declare-var mainv%_160_0 Bool )
(declare-var mainv_168_0 Bool )
(declare-var mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0 Bool )
(declare-var mainv_161_0 Bool )
(declare-var mainv_163_0 Bool )
(declare-var mainv.critedge6_0 Bool )
(declare-var |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge6_0)| Bool )
(declare-var |tuple(mainv_163_0, mainv.critedge6_0)| Bool )
(declare-var |tuple(mainv_161_0, mainv.critedge6_0)| Bool )
(declare-var mainv%phitmp.i13.i_0 Int )
(declare-var mainv.critedge7_0 Bool )
(declare-var |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)| Bool )
(declare-var |tuple(mainv_163_0, mainv.critedge7_0)| Bool )
(declare-var |tuple(mainv_168_0, mainv.critedge7_0)| Bool )
(declare-var mainv%_175_0 Int )
(declare-var mainv%_175_1 Int )
(declare-var mainv%_175_2 Int )
(declare-var mainv%_175_3 Int )
(declare-var mainv%_175_4 Int )
(declare-var mainv_183_0 Bool )
(declare-var mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0 Bool )
(declare-var mainv_176_0 Bool )
(declare-var mainv_178_0 Bool )
(declare-var mainv.critedge9_0 Bool )
(declare-var |tuple(mainv_178_0, mainv.critedge9_0)| Bool )
(declare-var |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9_0)| Bool )
(declare-var |tuple(mainv_183_0, mainv.critedge9_0)| Bool )
(declare-var mainv%phitmp9.i14.i_0 Int )
(declare-var mainv.critedge9.thread_0 Bool )
(declare-var |tuple(mainv_178_0, mainv.critedge9.thread_0)| Bool )
(declare-var |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9.thread_0)| Bool )
(declare-var |tuple(mainv_176_0, mainv.critedge9.thread_0)| Bool )
(declare-var |tuple(mainv.critedge9_0, mainv.critedge9.thread_0)| Bool )
(declare-var mainv%_191_0 Int )
(declare-var mainv%_191_1 Int )
(declare-var mainv%_191_2 Int )
(declare-var mainv%_191_3 Int )
(declare-var mainv_193_0 Bool )
(declare-var mainv%..i16.i_0 Int )
(declare-var mainvAllRepair_correct_alt_sep_test.exit.i_0 Bool )
(declare-var |tuple(mainv.critedge9.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)| Bool )
(declare-var |tuple(mainv.critedge9_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)| Bool )
(declare-var |tuple(mainv_147_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)| Bool )
(declare-var |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)| Bool )
(declare-var mainv%.0.i17.i_0 Int )
(declare-var mainv%.0.i17.i_1 Int )
(declare-var mainv%.0.i17.i_2 Int )
(declare-var mainv%.0.i17.i_3 Int )
(declare-var mainv%.0.i17.i_4 Int )
(declare-var mainvAllRepair_correct_alt_sep_test.exit.i.split_0 Bool )
(declare-var mainv_65_0 Bool )
(declare-var mainv_61_0 Bool )
(declare-var mainv%_66_0 Int )
(declare-var mainvInhibit_Biased_Climb.exit.i.i.i_0 Bool )
(declare-var mainv%_67_0 Int )
(declare-var mainv%.0.i.i.i.i_0 Int )
(declare-var mainv%_67_1 Int )
(declare-var mainv%.0.i.i.i.i_1 Int )
(declare-var mainv%_68_0 Int )
(declare-var mainv_79_0 Bool )
(declare-var mainv%_80_0 Int )
(declare-var mainv%_81_0 Int )
(declare-var mainvNon_Crossing_Biased_Climb.exit.i.i_0 Bool )
(declare-var mainv_70_0 Bool )
(declare-var mainv%_71_0 Int )
(declare-var mainv%_72_0 Int )
(declare-var mainv_74_0 Bool )
(declare-var mainv.critedge_0 Bool )
(declare-var |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge_0)| Bool )
(declare-var |tuple(mainv_74_0, mainv.critedge_0)| Bool )
(declare-var |tuple(mainv_70_0, mainv.critedge_0)| Bool )
(declare-var mainv%_89_0 Int )
(declare-var mainv%_90_0 Int )
(declare-var mainv%_89_1 Int )
(declare-var mainv%_90_1 Int )
(declare-var mainv%_89_2 Int )
(declare-var mainv%_90_2 Int )
(declare-var mainv%phitmp.i.i_0 Int )
(declare-var mainv.critedge1_0 Bool )
(declare-var |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge1_0)| Bool )
(declare-var |tuple(mainv_74_0, mainv.critedge1_0)| Bool )
(declare-var |tuple(mainv_79_0, mainv.critedge1_0)| Bool )
(declare-var mainv%_92_0 Int )
(declare-var mainv%_92_1 Int )
(declare-var mainv%_92_2 Int )
(declare-var mainv%_92_3 Int )
(declare-var mainv%_92_4 Int )
(declare-var mainv%_63_0 Int )
(declare-var mainv%_64_0 Int )
(declare-var mainv_99_0 Bool )
(declare-var mainv_95_0 Bool )
(declare-var mainv%_100_0 Int )
(declare-var mainvInhibit_Biased_Climb.exit.i13.i.i_0 Bool )
(declare-var mainv%_101_0 Int )
(declare-var mainv%.0.i.i12.i.i_0 Int )
(declare-var mainv%_101_1 Int )
(declare-var mainv%.0.i.i12.i.i_1 Int )
(declare-var mainv%_102_0 Int )
(declare-var mainv_115_0 Bool )
(declare-var mainv%_116_0 Int )
(declare-var mainv%_117_0 Int )
(declare-var mainvNon_Crossing_Biased_Descend.exit.i.i_0 Bool )
(declare-var mainv_104_0 Bool )
(declare-var mainv%_105_0 Int )
(declare-var mainv%_106_0 Int )
(declare-var mainv_110_0 Bool )
(declare-var mainv.critedge3_0 Bool )
(declare-var |tuple(mainv_110_0, mainv.critedge3_0)| Bool )
(declare-var |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge3_0)| Bool )
(declare-var |tuple(mainv_115_0, mainv.critedge3_0)| Bool )
(declare-var mainv%_123_0 Int )
(declare-var mainv%_124_0 Int )
(declare-var mainv%_123_1 Int )
(declare-var mainv%_124_1 Int )
(declare-var mainv%_123_2 Int )
(declare-var mainv%_124_2 Int )
(declare-var mainv%_123_3 Int )
(declare-var mainv%_124_3 Int )
(declare-var mainv%phitmp9.i.i_0 Int )
(declare-var mainv.critedge3.thread_0 Bool )
(declare-var |tuple(mainv_110_0, mainv.critedge3.thread_0)| Bool )
(declare-var |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge3.thread_0)| Bool )
(declare-var |tuple(mainv_104_0, mainv.critedge3.thread_0)| Bool )
(declare-var |tuple(mainv.critedge3_0, mainv.critedge3.thread_0)| Bool )
(declare-var mainv%_127_0 Int )
(declare-var mainv%_128_0 Int )
(declare-var mainv%_129_0 Int )
(declare-var mainv%_127_1 Int )
(declare-var mainv%_128_1 Int )
(declare-var mainv%_129_1 Int )
(declare-var mainv%_127_2 Int )
(declare-var mainv%_128_2 Int )
(declare-var mainv%_129_2 Int )
(declare-var mainv%_127_3 Int )
(declare-var mainv%_128_3 Int )
(declare-var mainv%_129_3 Int )
(declare-var mainv%_127_4 Int )
(declare-var mainv%_128_4 Int )
(declare-var mainv_131_0 Bool )
(declare-var mainv%..i.i_0 Int )
(declare-var |tuple(mainv.critedge3.thread_0, mainvalt_sep_test.exit.i_0)| Bool )
(declare-var |tuple(mainv.critedge3_0, mainvalt_sep_test.exit.i_0)| Bool )
(declare-var mainv%_133_3 Int )
(declare-var mainv%_134_3 Int )
(declare-var mainv%_135_3 Int )
(declare-var mainv%_136_3 Int )
(declare-var mainv%.0.i.i_3 Int )
(declare-var mainv%_97_0 Int )
(declare-var mainv%_98_0 Int )
(constraint (verifier.error false false false))
(constraint (verifier.error false true true))
(constraint (verifier.error true false true))
(constraint (verifier.error true true true))
(constraint (mainventry vg_0 vfind_condition_0 mainv%sm45_0 vnd_0))
(constraint (let ((a!1 (= mainv%_42_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 0 4))))
      (a!2 (= mainv%_43_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 1 4))))
      (a!3 (= mainv%_44_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 2 4))))
      (a!4 (= mainv%_45_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 3 4))))
      (a!5 (=> mainv_50_0 (= mainv%_54_0 (not (= mainv%_53_0 0))))))
(let ((a!6 (and (mainventry vg_0 vfind_condition_0 mainv%sm45_0 vnd_0)
                true
                (= mainv%sm_0 mainv%sm45_0)
                (> mainv%Alt_Layer_Value_0 0)
                (= mainv%sm1_0 (store mainv%sm49_0 mainv%Alt_Layer_Value_0 0))
                (> mainv%Up_Separation_0 0)
                (= mainv%sm2_0 (store mainv%sm46_0 mainv%Up_Separation_0 0))
                (> mainv%Down_Separation_0 0)
                (= mainv%sm3_0 (store mainv%sm54_0 mainv%Down_Separation_0 0))
                (> mainv%Cur_Vertical_Sep_0 0)
                (= mainv%sm4_0 (store mainv%sm48_0 mainv%Cur_Vertical_Sep_0 0))
                (> mainv%Own_Tracked_Alt_0 0)
                (= mainv%sm5_0 (store mainv%sm50_0 mainv%Own_Tracked_Alt_0 0))
                (> mainv%Other_Tracked_Alt_0 0)
                (= mainv%sm6_0 (store mainv%sm52_0 mainv%Other_Tracked_Alt_0 0))
                (> mainv%High_Confidence_0 0)
                (= mainv%sm7_0 (store mainv%sm56_0 mainv%High_Confidence_0 0))
                (> mainv%Own_Tracked_Alt_Rate_0 0)
                (= mainv%sm8_0
                   (store mainv%sm47_0 mainv%Own_Tracked_Alt_Rate_0 0))
                (> mainv%Other_Capability_0 0)
                (= mainv%sm9_0 (store mainv%sm57_0 mainv%Other_Capability_0 0))
                (> mainv%Two_of_Three_Reports_Valid_0 0)
                (= mainv%sm10_0
                   (store mainv%sm53_0 mainv%Two_of_Three_Reports_Valid_0 0))
                (> mainv%Other_RAC_0 0)
                (= mainv%sm11_0 (store mainv%sm51_0 mainv%Other_RAC_0 0))
                (> mainv%Climb_Inhibit_0 0)
                (= mainv%sm12_0 (store mainv%sm55_0 mainv%Climb_Inhibit_0 0))
                (= mainv%sm13_0 (store mainv%sm1_0 mainv%Alt_Layer_Value_0 0))
                (= mainv%sm14_0 (store mainv%sm2_0 mainv%Up_Separation_0 0))
                (= mainv%sm15_0 (store mainv%sm3_0 mainv%Down_Separation_0 0))
                (= mainv%sm16_0 (store mainv%sm4_0 mainv%Cur_Vertical_Sep_0 0))
                (= mainv%sm17_0 (store mainv%sm5_0 mainv%Own_Tracked_Alt_0 0))
                (= mainv%sm18_0 (store mainv%sm6_0 mainv%Other_Tracked_Alt_0 0))
                (= mainv%sm19_0 (store mainv%sm7_0 mainv%High_Confidence_0 0))
                (= mainv%sm20_0
                   (store mainv%sm8_0 mainv%Own_Tracked_Alt_Rate_0 0))
                (= mainv%sm21_0 (store mainv%sm9_0 mainv%Other_Capability_0 0))
                (= mainv%sm22_0
                   (store mainv%sm10_0 mainv%Two_of_Three_Reports_Valid_0 0))
                (= mainv%sm23_0 (store mainv%sm11_0 mainv%Other_RAC_0 0))
                (= mainv%sm24_0 (store mainv%sm12_0 mainv%Climb_Inhibit_0 0))
                (= mainv%_0_0 vnd_0)
                (= mainv%sm25_0
                   (store mainv%sm16_0 mainv%Cur_Vertical_Sep_0 mainv%_1_0))
                (= mainv%_2_0 vnd_0)
                (= mainv%sm26_0
                   (store mainv%sm19_0 mainv%High_Confidence_0 mainv%_3_0))
                (= mainv%_4_0 (ite (>= mainv%_3_0 0) (< mainv%_3_0 2) false))
                mainv%_4_0
                (= mainv%_5_0 vnd_0)
                (= mainv%sm27_0
                   (store mainv%sm22_0
                          mainv%Two_of_Three_Reports_Valid_0
                          mainv%_6_0))
                (= mainv%_7_0 (ite (>= mainv%_6_0 0) (< mainv%_6_0 2) false))
                mainv%_7_0
                (= mainv%_8_0 vnd_0)
                (= mainv%sm28_0
                   (store mainv%sm17_0 mainv%Own_Tracked_Alt_0 mainv%_9_0))
                (= mainv%_10_0 vnd_0)
                (= mainv%sm29_0
                   (store mainv%sm20_0 mainv%Own_Tracked_Alt_Rate_0 mainv%_11_0))
                (= mainv%_12_0 vnd_0)
                (= mainv%sm30_0
                   (store mainv%sm18_0 mainv%Other_Tracked_Alt_0 mainv%_13_0))
                (= mainv%_14_0 vnd_0)
                (= mainv%sm31_0
                   (store mainv%sm13_0 mainv%Alt_Layer_Value_0 mainv%_15_0))
                (= mainv%_16_0 (ite (>= mainv%_15_0 0) (< mainv%_15_0 4) false))
                mainv%_16_0
                (= mainv%_17_0 vnd_0)
                (= mainv%sm32_0
                   (store mainv%sm14_0 mainv%Up_Separation_0 mainv%_18_0))
                (= mainv%_19_0 vnd_0)
                (= mainv%sm33_0
                   (store mainv%sm15_0 mainv%Down_Separation_0 mainv%_20_0))
                (= mainv%_21_0 vnd_0)
                (= mainv%sm34_0
                   (store mainv%sm23_0 mainv%Other_RAC_0 mainv%_22_0))
                (= mainv%_23_0 (ite (>= mainv%_22_0 0) (< mainv%_22_0 2) false))
                mainv%_23_0
                (= mainv%_24_0 vnd_0)
                (= mainv%sm35_0
                   (store mainv%sm21_0 mainv%Other_Capability_0 mainv%_25_0))
                (= mainv%_26_0 (ite (>= mainv%_25_0 0) (< mainv%_25_0 2) false))
                mainv%_26_0
                (= mainv%_27_0 vnd_0)
                (= mainv%sm36_0
                   (store mainv%sm24_0 mainv%Climb_Inhibit_0 mainv%_28_0))
                (= mainv%_29_0 (ite (>= mainv%_28_0 0) (< mainv%_28_0 2) false))
                mainv%_29_0
                (= mainv%_30_0 (select mainv%sm28_0 mainv%Own_Tracked_Alt_0))
                (= mainv%_31_0 (< mainv%_30_0 100001))
                (= mainv%_32_0 (select mainv%sm30_0 mainv%Other_Tracked_Alt_0))
                (= mainv%_33_0 (< mainv%_32_0 100001))
                (= mainv%or.cond.i_0 (and mainv%_31_0 mainv%_33_0))
                (= mainv%_34_0 (select mainv%sm32_0 mainv%Up_Separation_0))
                (= mainv%_35_0 (< mainv%_34_0 100001))
                (= mainv%or.cond3.i_0 (and mainv%or.cond.i_0 mainv%_35_0))
                (= mainv%_36_0 (select mainv%sm33_0 mainv%Down_Separation_0))
                (= mainv%_37_0 (< mainv%_36_0 100001))
                (= mainv%or.cond5.i_0 (and mainv%or.cond3.i_0 mainv%_37_0))
                (= mainv%_38_0 (select mainv%sm25_0 mainv%Cur_Vertical_Sep_0))
                (= mainv%_39_0 (< mainv%_38_0 100001))
                (= mainv%or.cond7.i_0 (and mainv%or.cond5.i_0 mainv%_39_0))
                (= mainv%_40_0
                   (select mainv%sm29_0 mainv%Own_Tracked_Alt_Rate_0))
                (= mainv%_41_0 (< mainv%_40_0 100001))
                (= mainv%spec.select_0 (and mainv%or.cond7.i_0 mainv%_41_0))
                mainv%spec.select_0
                a!1
                (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_42_0 0))
                (= mainv%sm37_0 (store mainv%sm_0 mainv%_42_0 400))
                a!2
                (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_43_0 0))
                (> vPositive_RA_Alt_Thresh_0 0)
                (= mainv%sm38_0 (store mainv%sm37_0 mainv%_43_0 500))
                a!3
                (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_44_0 0))
                (> vPositive_RA_Alt_Thresh_0 0)
                (= mainv%sm39_0 (store mainv%sm38_0 mainv%_44_0 640))
                a!4
                (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_45_0 0))
                (> vPositive_RA_Alt_Thresh_0 0)
                (= mainv%sm40_0 (store mainv%sm39_0 mainv%_45_0 740))
                (= mainv%_46_0 (select mainv%sm26_0 mainv%High_Confidence_0))
                (= mainv%_47_0 (not (= mainv%_46_0 0)))
                (= mainv%_48_0 (< mainv%_40_0 601))
                (= mainv%or.cond.i.i_0 (and mainv%_47_0 mainv%_48_0))
                (= mainv%_49_0 (> mainv%_38_0 600))
                (= mainv%or.cond11.i.i_0 (and mainv%_49_0 mainv%or.cond.i.i_0))
                (=> mainv_50_0 (and mainv_50_0 mainventry_0))
                (=> (and mainv_50_0 mainventry_0) mainv%or.cond11.i.i_0)
                (=> mainv_50_0
                    (= mainv%_51_0
                       (select mainv%sm35_0 mainv%Other_Capability_0)))
                (=> mainv_50_0 (= mainv%_52_0 (= mainv%_51_0 1)))
                (=> mainv_50_0
                    (= mainv%_53_0 (select mainv%sm34_0 mainv%Other_RAC_0)))
                a!5
                (=> mainv_50_0
                    (= mainv%_55_0
                       (select mainv%sm27_0 mainv%Two_of_Three_Reports_Valid_0)))
                (=> mainv_50_0 (= mainv%_56_0 (= mainv%_55_0 0)))
                (=> mainv_50_0 (= mainv%_57_0 (or mainv%_54_0 mainv%_56_0)))
                (=> mainv_50_0
                    (= mainv%or.cond5.i.i_0 (and mainv%_52_0 mainv%_57_0)))
                (=> mainv_58_0 (and mainv_58_0 mainv_50_0))
                (=> (and mainv_58_0 mainv_50_0) (not mainv%or.cond5.i.i_0))
                mainv_58_0)))
  (=> a!6
      (mainv_58 mainv%sm31_0
                mainv%Alt_Layer_Value_0
                vPositive_RA_Alt_Thresh_0
                mainv%sm36_0
                mainv%Climb_Inhibit_0
                mainv%sm35_0
                mainv%Other_Capability_0
                mainv%sm34_0
                mainv%Other_RAC_0
                mainv%sm27_0
                mainv%Two_of_Three_Reports_Valid_0
                mainv%sm40_0
                mainv%sm26_0
                mainv%High_Confidence_0
                mainv%sm29_0
                mainv%Own_Tracked_Alt_Rate_0
                mainv%sm25_0
                mainv%Cur_Vertical_Sep_0
                mainv%sm28_0
                mainv%Own_Tracked_Alt_0
                mainv%sm30_0
                mainv%Other_Tracked_Alt_0
                mainv%sm33_0
                mainv%Down_Separation_0
                vg_0
                mainv%sm32_0
                mainv%Up_Separation_0
                vfind_condition_0)))))
(constraint (let ((a!1 (= mainv%_42_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 0 4))))
      (a!2 (= mainv%_43_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 1 4))))
      (a!3 (= mainv%_44_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 2 4))))
      (a!4 (= mainv%_45_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 3 4))))
      (a!5 (=> mainv_50_0 (= mainv%_54_0 (not (= mainv%_53_0 0)))))
      (a!6 (= mainv%_137_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 0 4))))
      (a!7 (= mainv%_138_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 1 4))))
      (a!8 (= mainv%_139_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 2 4))))
      (a!9 (= mainv%_140_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 3 4))))
      (a!10 (=> mainvalt_sep_test.exit.i_0
                (= mainv%_142_0 (not (= mainv%_141_0 0)))))
      (a!11 (=> mainv_147_0 (= mainv%_151_0 (not (= mainv%_150_0 0)))))
      (a!12 (= mainv%_171_0
               (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_170_0 4))))
      (a!13 (= mainv%_165_0
               (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_164_0 4))))
      (a!14 (= mainv%_186_0
               (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_185_0 4))))
      (a!15 (= mainv%_180_0
               (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_179_0 4))))
      (a!16 (=> mainv.critedge9_0 (= mainv%_190_0 (not (= mainv%_175_4 0))))))
(let ((a!17 (and (mainventry vg_0 vfind_condition_0 mainv%sm45_0 vnd_0)
                 true
                 (= mainv%sm_0 mainv%sm45_0)
                 (> mainv%Alt_Layer_Value_0 0)
                 (= mainv%sm1_0 (store mainv%sm49_0 mainv%Alt_Layer_Value_0 0))
                 (> mainv%Up_Separation_0 0)
                 (= mainv%sm2_0 (store mainv%sm46_0 mainv%Up_Separation_0 0))
                 (> mainv%Down_Separation_0 0)
                 (= mainv%sm3_0 (store mainv%sm54_0 mainv%Down_Separation_0 0))
                 (> mainv%Cur_Vertical_Sep_0 0)
                 (= mainv%sm4_0 (store mainv%sm48_0 mainv%Cur_Vertical_Sep_0 0))
                 (> mainv%Own_Tracked_Alt_0 0)
                 (= mainv%sm5_0 (store mainv%sm50_0 mainv%Own_Tracked_Alt_0 0))
                 (> mainv%Other_Tracked_Alt_0 0)
                 (= mainv%sm6_0
                    (store mainv%sm52_0 mainv%Other_Tracked_Alt_0 0))
                 (> mainv%High_Confidence_0 0)
                 (= mainv%sm7_0 (store mainv%sm56_0 mainv%High_Confidence_0 0))
                 (> mainv%Own_Tracked_Alt_Rate_0 0)
                 (= mainv%sm8_0
                    (store mainv%sm47_0 mainv%Own_Tracked_Alt_Rate_0 0))
                 (> mainv%Other_Capability_0 0)
                 (= mainv%sm9_0 (store mainv%sm57_0 mainv%Other_Capability_0 0))
                 (> mainv%Two_of_Three_Reports_Valid_0 0)
                 (= mainv%sm10_0
                    (store mainv%sm53_0 mainv%Two_of_Three_Reports_Valid_0 0))
                 (> mainv%Other_RAC_0 0)
                 (= mainv%sm11_0 (store mainv%sm51_0 mainv%Other_RAC_0 0))
                 (> mainv%Climb_Inhibit_0 0)
                 (= mainv%sm12_0 (store mainv%sm55_0 mainv%Climb_Inhibit_0 0))
                 (= mainv%sm13_0 (store mainv%sm1_0 mainv%Alt_Layer_Value_0 0))
                 (= mainv%sm14_0 (store mainv%sm2_0 mainv%Up_Separation_0 0))
                 (= mainv%sm15_0 (store mainv%sm3_0 mainv%Down_Separation_0 0))
                 (= mainv%sm16_0 (store mainv%sm4_0 mainv%Cur_Vertical_Sep_0 0))
                 (= mainv%sm17_0 (store mainv%sm5_0 mainv%Own_Tracked_Alt_0 0))
                 (= mainv%sm18_0
                    (store mainv%sm6_0 mainv%Other_Tracked_Alt_0 0))
                 (= mainv%sm19_0 (store mainv%sm7_0 mainv%High_Confidence_0 0))
                 (= mainv%sm20_0
                    (store mainv%sm8_0 mainv%Own_Tracked_Alt_Rate_0 0))
                 (= mainv%sm21_0 (store mainv%sm9_0 mainv%Other_Capability_0 0))
                 (= mainv%sm22_0
                    (store mainv%sm10_0 mainv%Two_of_Three_Reports_Valid_0 0))
                 (= mainv%sm23_0 (store mainv%sm11_0 mainv%Other_RAC_0 0))
                 (= mainv%sm24_0 (store mainv%sm12_0 mainv%Climb_Inhibit_0 0))
                 (= mainv%_0_0 vnd_0)
                 (= mainv%sm25_0
                    (store mainv%sm16_0 mainv%Cur_Vertical_Sep_0 mainv%_1_0))
                 (= mainv%_2_0 vnd_0)
                 (= mainv%sm26_0
                    (store mainv%sm19_0 mainv%High_Confidence_0 mainv%_3_0))
                 (= mainv%_4_0 (ite (>= mainv%_3_0 0) (< mainv%_3_0 2) false))
                 mainv%_4_0
                 (= mainv%_5_0 vnd_0)
                 (= mainv%sm27_0
                    (store mainv%sm22_0
                           mainv%Two_of_Three_Reports_Valid_0
                           mainv%_6_0))
                 (= mainv%_7_0 (ite (>= mainv%_6_0 0) (< mainv%_6_0 2) false))
                 mainv%_7_0
                 (= mainv%_8_0 vnd_0)
                 (= mainv%sm28_0
                    (store mainv%sm17_0 mainv%Own_Tracked_Alt_0 mainv%_9_0))
                 (= mainv%_10_0 vnd_0)
                 (= mainv%sm29_0
                    (store mainv%sm20_0
                           mainv%Own_Tracked_Alt_Rate_0
                           mainv%_11_0))
                 (= mainv%_12_0 vnd_0)
                 (= mainv%sm30_0
                    (store mainv%sm18_0 mainv%Other_Tracked_Alt_0 mainv%_13_0))
                 (= mainv%_14_0 vnd_0)
                 (= mainv%sm31_0
                    (store mainv%sm13_0 mainv%Alt_Layer_Value_0 mainv%_15_0))
                 (= mainv%_16_0
                    (ite (>= mainv%_15_0 0) (< mainv%_15_0 4) false))
                 mainv%_16_0
                 (= mainv%_17_0 vnd_0)
                 (= mainv%sm32_0
                    (store mainv%sm14_0 mainv%Up_Separation_0 mainv%_18_0))
                 (= mainv%_19_0 vnd_0)
                 (= mainv%sm33_0
                    (store mainv%sm15_0 mainv%Down_Separation_0 mainv%_20_0))
                 (= mainv%_21_0 vnd_0)
                 (= mainv%sm34_0
                    (store mainv%sm23_0 mainv%Other_RAC_0 mainv%_22_0))
                 (= mainv%_23_0
                    (ite (>= mainv%_22_0 0) (< mainv%_22_0 2) false))
                 mainv%_23_0
                 (= mainv%_24_0 vnd_0)
                 (= mainv%sm35_0
                    (store mainv%sm21_0 mainv%Other_Capability_0 mainv%_25_0))
                 (= mainv%_26_0
                    (ite (>= mainv%_25_0 0) (< mainv%_25_0 2) false))
                 mainv%_26_0
                 (= mainv%_27_0 vnd_0)
                 (= mainv%sm36_0
                    (store mainv%sm24_0 mainv%Climb_Inhibit_0 mainv%_28_0))
                 (= mainv%_29_0
                    (ite (>= mainv%_28_0 0) (< mainv%_28_0 2) false))
                 mainv%_29_0
                 (= mainv%_30_0 (select mainv%sm28_0 mainv%Own_Tracked_Alt_0))
                 (= mainv%_31_0 (< mainv%_30_0 100001))
                 (= mainv%_32_0 (select mainv%sm30_0 mainv%Other_Tracked_Alt_0))
                 (= mainv%_33_0 (< mainv%_32_0 100001))
                 (= mainv%or.cond.i_0 (and mainv%_31_0 mainv%_33_0))
                 (= mainv%_34_0 (select mainv%sm32_0 mainv%Up_Separation_0))
                 (= mainv%_35_0 (< mainv%_34_0 100001))
                 (= mainv%or.cond3.i_0 (and mainv%or.cond.i_0 mainv%_35_0))
                 (= mainv%_36_0 (select mainv%sm33_0 mainv%Down_Separation_0))
                 (= mainv%_37_0 (< mainv%_36_0 100001))
                 (= mainv%or.cond5.i_0 (and mainv%or.cond3.i_0 mainv%_37_0))
                 (= mainv%_38_0 (select mainv%sm25_0 mainv%Cur_Vertical_Sep_0))
                 (= mainv%_39_0 (< mainv%_38_0 100001))
                 (= mainv%or.cond7.i_0 (and mainv%or.cond5.i_0 mainv%_39_0))
                 (= mainv%_40_0
                    (select mainv%sm29_0 mainv%Own_Tracked_Alt_Rate_0))
                 (= mainv%_41_0 (< mainv%_40_0 100001))
                 (= mainv%spec.select_0 (and mainv%or.cond7.i_0 mainv%_41_0))
                 mainv%spec.select_0
                 a!1
                 (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_42_0 0))
                 (= mainv%sm37_0 (store mainv%sm_0 mainv%_42_0 400))
                 a!2
                 (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_43_0 0))
                 (> vPositive_RA_Alt_Thresh_0 0)
                 (= mainv%sm38_0 (store mainv%sm37_0 mainv%_43_0 500))
                 a!3
                 (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_44_0 0))
                 (> vPositive_RA_Alt_Thresh_0 0)
                 (= mainv%sm39_0 (store mainv%sm38_0 mainv%_44_0 640))
                 a!4
                 (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_45_0 0))
                 (> vPositive_RA_Alt_Thresh_0 0)
                 (= mainv%sm40_0 (store mainv%sm39_0 mainv%_45_0 740))
                 (= mainv%_46_0 (select mainv%sm26_0 mainv%High_Confidence_0))
                 (= mainv%_47_0 (not (= mainv%_46_0 0)))
                 (= mainv%_48_0 (< mainv%_40_0 601))
                 (= mainv%or.cond.i.i_0 (and mainv%_47_0 mainv%_48_0))
                 (= mainv%_49_0 (> mainv%_38_0 600))
                 (= mainv%or.cond11.i.i_0 (and mainv%_49_0 mainv%or.cond.i.i_0))
                 (=> mainv_50_0 (and mainv_50_0 mainventry_0))
                 (=> (and mainv_50_0 mainventry_0) mainv%or.cond11.i.i_0)
                 (=> mainv_50_0
                     (= mainv%_51_0
                        (select mainv%sm35_0 mainv%Other_Capability_0)))
                 (=> mainv_50_0 (= mainv%_52_0 (= mainv%_51_0 1)))
                 (=> mainv_50_0
                     (= mainv%_53_0 (select mainv%sm34_0 mainv%Other_RAC_0)))
                 a!5
                 (=> mainv_50_0
                     (= mainv%_55_0
                        (select mainv%sm27_0 mainv%Two_of_Three_Reports_Valid_0)))
                 (=> mainv_50_0 (= mainv%_56_0 (= mainv%_55_0 0)))
                 (=> mainv_50_0 (= mainv%_57_0 (or mainv%_54_0 mainv%_56_0)))
                 (=> mainv_50_0
                     (= mainv%or.cond5.i.i_0 (and mainv%_52_0 mainv%_57_0)))
                 (=> |tuple(mainv_50_0, mainvalt_sep_test.exit.i_0)| mainv_50_0)
                 (=> |tuple(mainventry_0, mainvalt_sep_test.exit.i_0)|
                     mainventry_0)
                 (=> mainvalt_sep_test.exit.i_0
                     (or |tuple(mainv_50_0, mainvalt_sep_test.exit.i_0)|
                         |tuple(mainventry_0, mainvalt_sep_test.exit.i_0)|))
                 (=> |tuple(mainv_50_0, mainvalt_sep_test.exit.i_0)|
                     mainv%or.cond5.i.i_0)
                 (=> |tuple(mainventry_0, mainvalt_sep_test.exit.i_0)|
                     (not mainv%or.cond11.i.i_0))
                 (=> |tuple(mainv_50_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_133_0 mainv%_30_0))
                 (=> |tuple(mainv_50_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_134_0 mainv%_32_0))
                 (=> |tuple(mainv_50_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_135_0 mainv%_36_0))
                 (=> |tuple(mainv_50_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_136_0 mainv%_34_0))
                 (=> |tuple(mainv_50_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%.0.i.i_0 0))
                 (=> |tuple(mainventry_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_133_1 mainv%_30_0))
                 (=> |tuple(mainventry_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_134_1 mainv%_32_0))
                 (=> |tuple(mainventry_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_135_1 mainv%_36_0))
                 (=> |tuple(mainventry_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_136_1 mainv%_34_0))
                 (=> |tuple(mainventry_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%.0.i.i_1 0))
                 (=> |tuple(mainv_50_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_133_2 mainv%_133_0))
                 (=> |tuple(mainv_50_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_134_2 mainv%_134_0))
                 (=> |tuple(mainv_50_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_135_2 mainv%_135_0))
                 (=> |tuple(mainv_50_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_136_2 mainv%_136_0))
                 (=> |tuple(mainv_50_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%.0.i.i_2 mainv%.0.i.i_0))
                 (=> |tuple(mainventry_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_133_2 mainv%_133_1))
                 (=> |tuple(mainventry_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_134_2 mainv%_134_1))
                 (=> |tuple(mainventry_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_135_2 mainv%_135_1))
                 (=> |tuple(mainventry_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_136_2 mainv%_136_1))
                 (=> |tuple(mainventry_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%.0.i.i_2 mainv%.0.i.i_1))
                 (=> mainvalt_sep_test.exit.i_0 a!6)
                 (=> mainvalt_sep_test.exit.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_137_0 0)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%sm41_0 (store mainv%sm40_0 mainv%_137_0 400)))
                 (=> mainvalt_sep_test.exit.i_0 a!7)
                 (=> mainvalt_sep_test.exit.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_138_0 0)))
                 (=> mainvalt_sep_test.exit.i_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%sm42_0 (store mainv%sm41_0 mainv%_138_0 500)))
                 (=> mainvalt_sep_test.exit.i_0 a!8)
                 (=> mainvalt_sep_test.exit.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_139_0 0)))
                 (=> mainvalt_sep_test.exit.i_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%sm43_0 (store mainv%sm42_0 mainv%_139_0 640)))
                 (=> mainvalt_sep_test.exit.i_0 a!9)
                 (=> mainvalt_sep_test.exit.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_140_0 0)))
                 (=> mainvalt_sep_test.exit.i_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%sm44_0 (store mainv%sm43_0 mainv%_140_0 740)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_141_0
                        (select mainv%sm26_0 mainv%High_Confidence_0)))
                 a!10
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_143_0
                        (select mainv%sm29_0 mainv%Own_Tracked_Alt_Rate_0)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_144_0 (< mainv%_143_0 601)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%or.cond.i8.i_0 (and mainv%_142_0 mainv%_144_0)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_145_0
                        (select mainv%sm25_0 mainv%Cur_Vertical_Sep_0)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_146_0 (> mainv%_145_0 600)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%or.cond11.i9.i_0
                        (and mainv%or.cond.i8.i_0 mainv%_146_0)))
                 (=> mainv_147_0 (and mainv_147_0 mainvalt_sep_test.exit.i_0))
                 (=> (and mainv_147_0 mainvalt_sep_test.exit.i_0)
                     mainv%or.cond11.i9.i_0)
                 (=> mainv_147_0
                     (= mainv%_148_0
                        (select mainv%sm35_0 mainv%Other_Capability_0)))
                 (=> mainv_147_0 (= mainv%_149_0 (= mainv%_148_0 1)))
                 (=> mainv_147_0
                     (= mainv%_150_0 (select mainv%sm34_0 mainv%Other_RAC_0)))
                 a!11
                 (=> mainv_147_0
                     (= mainv%_152_0
                        (select mainv%sm27_0 mainv%Two_of_Three_Reports_Valid_0)))
                 (=> mainv_147_0 (= mainv%_153_0 (= mainv%_152_0 0)))
                 (=> mainv_147_0
                     (= mainv%_154_0 (or mainv%_151_0 mainv%_153_0)))
                 (=> mainv_147_0
                     (= mainv%or.cond5.i10.i_0 (and mainv%_149_0 mainv%_154_0)))
                 (=> mainv_155_0 (and mainv_155_0 mainv_147_0))
                 (=> (and mainv_155_0 mainv_147_0) (not mainv%or.cond5.i10.i_0))
                 (=> mainv_155_0
                     (= mainv%_156_0
                        (select mainv%sm36_0 mainv%Climb_Inhibit_0)))
                 (=> mainv_155_0 (= mainv%_157_0 (= mainv%_156_0 0)))
                 (=> mainv_155_0 (= mainv%_158_0 (+ mainv%_136_2 100)))
                 (=> mainv_155_0
                     (= mainv%_159_0
                        (ite mainv%_157_0 mainv%_136_2 mainv%_158_0)))
                 (=> mainv_155_0 (= mainv%_160_0 (> mainv%_159_0 mainv%_135_2)))
                 (=> mainv_168_0 (and mainv_168_0 mainv_155_0))
                 (=> (and mainv_168_0 mainv_155_0) (not mainv%_160_0))
                 (=> mainv_168_0 (= mainv%_169_0 (< mainv%_134_2 mainv%_133_2)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (and mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                          mainv_168_0))
                 (=> (and mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                          mainv_168_0)
                     mainv%_169_0)
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (= mainv%_170_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     a!12)
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_171_0 0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (= mainv%_172_0 (select mainv%sm44_0 mainv%_171_0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (= mainv%_173_0 (< mainv%_136_2 mainv%_172_0)))
                 (=> mainv_161_0 (and mainv_161_0 mainv_155_0))
                 (=> (and mainv_161_0 mainv_155_0) mainv%_160_0)
                 (=> mainv_161_0 (= mainv%_162_0 (< mainv%_133_2 mainv%_134_2)))
                 (=> mainv_163_0 (and mainv_163_0 mainv_161_0))
                 (=> (and mainv_163_0 mainv_161_0) mainv%_162_0)
                 (=> mainv_163_0
                     (= mainv%_164_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainv_163_0 a!13)
                 (=> mainv_163_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_165_0 0)))
                 (=> mainv_163_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainv_163_0
                     (= mainv%_166_0 (select mainv%sm44_0 mainv%_165_0)))
                 (=> mainv_163_0 (= mainv%_167_0 (< mainv%_135_2 mainv%_166_0)))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge6_0)|
                     mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0)
                 (=> |tuple(mainv_163_0, mainv.critedge6_0)| mainv_163_0)
                 (=> |tuple(mainv_161_0, mainv.critedge6_0)| mainv_161_0)
                 (=> mainv.critedge6_0
                     (or |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge6_0)|
                         |tuple(mainv_163_0, mainv.critedge6_0)|
                         |tuple(mainv_161_0, mainv.critedge6_0)|))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge6_0)|
                     (not mainv%_173_0))
                 (=> |tuple(mainv_163_0, mainv.critedge6_0)| mainv%_167_0)
                 (=> |tuple(mainv_161_0, mainv.critedge6_0)| (not mainv%_162_0))
                 (=> mainv.critedge6_0
                     (= mainv%_174_0 (< mainv%_133_2 mainv%_134_2)))
                 (=> mainv.critedge6_0
                     (= mainv%phitmp.i13.i_0 (ite mainv%_174_0 1 0)))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                     mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0)
                 (=> |tuple(mainv_163_0, mainv.critedge7_0)| mainv_163_0)
                 (=> |tuple(mainv_168_0, mainv.critedge7_0)| mainv_168_0)
                 (=> mainv.critedge7_0
                     (or |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                         |tuple(mainv_163_0, mainv.critedge7_0)|
                         |tuple(mainv_168_0, mainv.critedge7_0)|
                         (and mainv.critedge7_0 mainv.critedge6_0)))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                     mainv%_173_0)
                 (=> |tuple(mainv_163_0, mainv.critedge7_0)| (not mainv%_167_0))
                 (=> |tuple(mainv_168_0, mainv.critedge7_0)| (not mainv%_169_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                     (= mainv%_175_0 0))
                 (=> |tuple(mainv_163_0, mainv.critedge7_0)| (= mainv%_175_1 0))
                 (=> |tuple(mainv_168_0, mainv.critedge7_0)| (= mainv%_175_2 0))
                 (=> (and mainv.critedge7_0 mainv.critedge6_0)
                     (= mainv%_175_3 mainv%phitmp.i13.i_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                     (= mainv%_175_4 mainv%_175_0))
                 (=> |tuple(mainv_163_0, mainv.critedge7_0)|
                     (= mainv%_175_4 mainv%_175_1))
                 (=> |tuple(mainv_168_0, mainv.critedge7_0)|
                     (= mainv%_175_4 mainv%_175_2))
                 (=> (and mainv.critedge7_0 mainv.critedge6_0)
                     (= mainv%_175_4 mainv%_175_3))
                 (=> mainv_183_0 (and mainv_183_0 mainv.critedge7_0))
                 (=> (and mainv_183_0 mainv.critedge7_0) (not mainv%_160_0))
                 (=> mainv_183_0 (= mainv%_184_0 (< mainv%_134_2 mainv%_133_2)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (and mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                          mainv_183_0))
                 (=> (and mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                          mainv_183_0)
                     mainv%_184_0)
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (= mainv%_185_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     a!14)
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_186_0 0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (= mainv%_187_0 (select mainv%sm44_0 mainv%_186_0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (= mainv%_188_0 (< mainv%_136_2 mainv%_187_0)))
                 (=> mainv_176_0 (and mainv_176_0 mainv.critedge7_0))
                 (=> (and mainv_176_0 mainv.critedge7_0) mainv%_160_0)
                 (=> mainv_176_0 (= mainv%_177_0 (< mainv%_133_2 mainv%_134_2)))
                 (=> mainv_178_0 (and mainv_178_0 mainv_176_0))
                 (=> (and mainv_178_0 mainv_176_0) mainv%_177_0)
                 (=> mainv_178_0
                     (= mainv%_179_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainv_178_0 a!15)
                 (=> mainv_178_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_180_0 0)))
                 (=> mainv_178_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainv_178_0
                     (= mainv%_181_0 (select mainv%sm44_0 mainv%_180_0)))
                 (=> mainv_178_0 (= mainv%_182_0 (< mainv%_135_2 mainv%_181_0)))
                 (=> |tuple(mainv_178_0, mainv.critedge9_0)| mainv_178_0)
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9_0)|
                     mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0)
                 (=> |tuple(mainv_183_0, mainv.critedge9_0)| mainv_183_0)
                 (=> mainv.critedge9_0
                     (or |tuple(mainv_178_0, mainv.critedge9_0)|
                         |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9_0)|
                         |tuple(mainv_183_0, mainv.critedge9_0)|))
                 (=> |tuple(mainv_178_0, mainv.critedge9_0)| (not mainv%_182_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9_0)|
                     (not mainv%_188_0))
                 (=> |tuple(mainv_183_0, mainv.critedge9_0)| (not mainv%_184_0))
                 (=> mainv.critedge9_0
                     (= mainv%_189_0 (< mainv%_134_2 mainv%_133_2)))
                 (=> mainv.critedge9_0
                     (= mainv%phitmp9.i14.i_0 (ite mainv%_189_0 1 0)))
                 a!16
                 (=> mainv.critedge9_0
                     (= mainv%or.cond7.i15.i_0 (and mainv%_190_0 mainv%_189_0)))
                 (=> |tuple(mainv_178_0, mainv.critedge9.thread_0)| mainv_178_0)
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9.thread_0)|
                     mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0)
                 (=> |tuple(mainv_176_0, mainv.critedge9.thread_0)| mainv_176_0)
                 (=> |tuple(mainv.critedge9_0, mainv.critedge9.thread_0)|
                     mainv.critedge9_0)
                 (=> mainv.critedge9.thread_0
                     (or |tuple(mainv_178_0, mainv.critedge9.thread_0)|
                         |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9.thread_0)|
                         |tuple(mainv_176_0, mainv.critedge9.thread_0)|
                         |tuple(mainv.critedge9_0, mainv.critedge9.thread_0)|))
                 (=> |tuple(mainv_178_0, mainv.critedge9.thread_0)|
                     mainv%_182_0)
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9.thread_0)|
                     mainv%_188_0)
                 (=> |tuple(mainv_176_0, mainv.critedge9.thread_0)|
                     (not mainv%_177_0))
                 (=> |tuple(mainv.critedge9_0, mainv.critedge9.thread_0)|
                     (not mainv%or.cond7.i15.i_0))
                 (=> |tuple(mainv_178_0, mainv.critedge9.thread_0)|
                     (= mainv%_191_0 0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9.thread_0)|
                     (= mainv%_191_1 0))
                 (=> |tuple(mainv_176_0, mainv.critedge9.thread_0)|
                     (= mainv%_191_2 0))
                 (=> |tuple(mainv.critedge9_0, mainv.critedge9.thread_0)|
                     (= mainv%_191_3 mainv%phitmp9.i14.i_0))
                 (=> |tuple(mainv_178_0, mainv.critedge9.thread_0)|
                     (= mainv%_191_4 mainv%_191_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9.thread_0)|
                     (= mainv%_191_4 mainv%_191_1))
                 (=> |tuple(mainv_176_0, mainv.critedge9.thread_0)|
                     (= mainv%_191_4 mainv%_191_2))
                 (=> |tuple(mainv.critedge9_0, mainv.critedge9.thread_0)|
                     (= mainv%_191_4 mainv%_191_3))
                 (=> mainv.critedge9.thread_0
                     (= mainv%_192_0 (= mainv%_175_4 0)))
                 (=> mainv_193_0 (and mainv_193_0 mainv.critedge9.thread_0))
                 (=> (and mainv_193_0 mainv.critedge9.thread_0) mainv%_192_0)
                 (=> mainv_193_0 (= mainv%_194_0 (= mainv%_191_4 0)))
                 (=> mainv_193_0 (= mainv%..i16.i_0 (ite mainv%_194_0 0 2)))
                 (=> |tuple(mainv.critedge9.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv.critedge9.thread_0)
                 (=> |tuple(mainv.critedge9_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv.critedge9_0)
                 (=> |tuple(mainv_147_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv_147_0)
                 (=> |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainvalt_sep_test.exit.i_0)
                 (=> mainvAllRepair_correct_alt_sep_test.exit.i_0
                     (or (and mainvAllRepair_correct_alt_sep_test.exit.i_0
                              mainv_193_0)
                         |tuple(mainv.critedge9.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                         |tuple(mainv.critedge9_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                         |tuple(mainv_147_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                         |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|))
                 (=> |tuple(mainv.critedge9.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (not mainv%_192_0))
                 (=> |tuple(mainv.critedge9_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv%or.cond7.i15.i_0)
                 (=> |tuple(mainv_147_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv%or.cond5.i10.i_0)
                 (=> |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (not mainv%or.cond11.i9.i_0))
                 (=> (and mainvAllRepair_correct_alt_sep_test.exit.i_0
                          mainv_193_0)
                     (= mainv%.0.i17.i_0 mainv%..i16.i_0))
                 (=> |tuple(mainv.critedge9.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i17.i_1 1))
                 (=> |tuple(mainv.critedge9_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i17.i_2 0))
                 (=> |tuple(mainv_147_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i17.i_3 0))
                 (=> |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i17.i_4 0))
                 (=> (and mainvAllRepair_correct_alt_sep_test.exit.i_0
                          mainv_193_0)
                     (= mainv%.0.i17.i_5 mainv%.0.i17.i_0))
                 (=> |tuple(mainv.critedge9.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i17.i_5 mainv%.0.i17.i_1))
                 (=> |tuple(mainv.critedge9_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i17.i_5 mainv%.0.i17.i_2))
                 (=> |tuple(mainv_147_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i17.i_5 mainv%.0.i17.i_3))
                 (=> |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i17.i_5 mainv%.0.i17.i_4))
                 (=> mainvAllRepair_correct_alt_sep_test.exit.i_0
                     (= mainv%_195_0 (= mainv%.0.i.i_2 mainv%.0.i17.i_5)))
                 (=> mainvAllRepair_correct_alt_sep_test.exit.i_0
                     (not mainv%_195_0))
                 (=> mainvAllRepair_correct_alt_sep_test.exit.i.split_0
                     (and mainvAllRepair_correct_alt_sep_test.exit.i.split_0
                          mainvAllRepair_correct_alt_sep_test.exit.i_0))
                 mainvAllRepair_correct_alt_sep_test.exit.i.split_0)))
  (=> a!17 mainvAllRepair_correct_alt_sep_test.exit.i.split))))
(constraint (let ((a!1 (= mainv%_86_0
              (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_85_0 4))))
      (a!2 (= mainv%_76_0
              (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_75_0 4)))))
(let ((a!3 (and (mainv_65 mainv%sm31_0
                          mainv%Alt_Layer_Value_0
                          vPositive_RA_Alt_Thresh_0
                          mainv%sm36_0
                          mainv%Climb_Inhibit_0
                          mainv%sm35_0
                          mainv%Other_Capability_0
                          mainv%sm34_0
                          mainv%Other_RAC_0
                          mainv%sm27_0
                          mainv%Two_of_Three_Reports_Valid_0
                          mainv%sm40_0
                          mainv%sm26_0
                          mainv%High_Confidence_0
                          mainv%sm29_0
                          mainv%Own_Tracked_Alt_Rate_0
                          mainv%sm25_0
                          mainv%Cur_Vertical_Sep_0
                          mainv%sm28_0
                          mainv%Own_Tracked_Alt_0
                          mainv%sm30_0
                          mainv%Other_Tracked_Alt_0
                          mainv%sm33_0
                          mainv%Down_Separation_0
                          vg_0
                          mainv%sm32_0
                          mainv%Up_Separation_0
                          vfind_condition_0)
                true
                (= mainv%_66_0 (select mainv%sm32_0 mainv%Up_Separation_0))
                (=> mainvInhibit_Biased_Climb.exit.i.i.i_0
                    (and mainvInhibit_Biased_Climb.exit.i.i.i_0 mainv_65_0))
                (=> (and mainvInhibit_Biased_Climb.exit.i.i.i_0 mainv_65_0)
                    (= mainv%_67_0 mainv%_66_0))
                (=> (and mainvInhibit_Biased_Climb.exit.i.i.i_0 mainv_65_0)
                    (= mainv%.0.i.i.i.i_0 mainv%_66_0))
                (=> (and mainvInhibit_Biased_Climb.exit.i.i.i_0 mainv_65_0)
                    (= mainv%_67_1 mainv%_67_0))
                (=> (and mainvInhibit_Biased_Climb.exit.i.i.i_0 mainv_65_0)
                    (= mainv%.0.i.i.i.i_1 mainv%.0.i.i.i.i_0))
                (=> mainvInhibit_Biased_Climb.exit.i.i.i_0
                    (= mainv%_68_0
                       (select mainv%sm33_0 mainv%Down_Separation_0)))
                (=> mainvInhibit_Biased_Climb.exit.i.i.i_0
                    (= mainv%_69_0 (> mainv%.0.i.i.i.i_1 mainv%_68_0)))
                (=> mainv_79_0
                    (and mainv_79_0 mainvInhibit_Biased_Climb.exit.i.i.i_0))
                (=> (and mainv_79_0 mainvInhibit_Biased_Climb.exit.i.i.i_0)
                    (not mainv%_69_0))
                (=> mainv_79_0
                    (= mainv%_80_0
                       (select mainv%sm30_0 mainv%Other_Tracked_Alt_0)))
                (=> mainv_79_0
                    (= mainv%_81_0
                       (select mainv%sm28_0 mainv%Own_Tracked_Alt_0)))
                (=> mainv_79_0 (= mainv%_82_0 (< mainv%_80_0 mainv%_81_0)))
                (=> mainv_79_0
                    (= mainv%_83_0
                       (select mainv%sm25_0 mainv%Cur_Vertical_Sep_0)))
                (=> mainv_79_0 (= mainv%_84_0 (> mainv%_83_0 299)))
                (=> mainv_79_0
                    (= mainv%or.cond.i.i.i_0 (and mainv%_82_0 mainv%_84_0)))
                (=> mainvNon_Crossing_Biased_Climb.exit.i.i_0
                    (and mainvNon_Crossing_Biased_Climb.exit.i.i_0 mainv_79_0))
                (=> (and mainvNon_Crossing_Biased_Climb.exit.i.i_0 mainv_79_0)
                    mainv%or.cond.i.i.i_0)
                (=> mainvNon_Crossing_Biased_Climb.exit.i.i_0
                    (= mainv%_85_0
                       (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                (=> mainvNon_Crossing_Biased_Climb.exit.i.i_0 a!1)
                (=> mainvNon_Crossing_Biased_Climb.exit.i.i_0
                    (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_86_0 0)))
                (=> mainvNon_Crossing_Biased_Climb.exit.i.i_0
                    (> vPositive_RA_Alt_Thresh_0 0))
                (=> mainvNon_Crossing_Biased_Climb.exit.i.i_0
                    (= mainv%_87_0 (select mainv%sm40_0 mainv%_86_0)))
                (=> mainvNon_Crossing_Biased_Climb.exit.i.i_0
                    (= mainv%_88_0 (< mainv%_67_1 mainv%_87_0)))
                (=> mainv_70_0
                    (and mainv_70_0 mainvInhibit_Biased_Climb.exit.i.i.i_0))
                (=> (and mainv_70_0 mainvInhibit_Biased_Climb.exit.i.i.i_0)
                    mainv%_69_0)
                (=> mainv_70_0
                    (= mainv%_71_0
                       (select mainv%sm28_0 mainv%Own_Tracked_Alt_0)))
                (=> mainv_70_0
                    (= mainv%_72_0
                       (select mainv%sm30_0 mainv%Other_Tracked_Alt_0)))
                (=> mainv_70_0 (= mainv%_73_0 (< mainv%_71_0 mainv%_72_0)))
                (=> mainv_74_0 (and mainv_74_0 mainv_70_0))
                (=> (and mainv_74_0 mainv_70_0) mainv%_73_0)
                (=> mainv_74_0
                    (= mainv%_75_0
                       (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                (=> mainv_74_0 a!2)
                (=> mainv_74_0
                    (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_76_0 0)))
                (=> mainv_74_0 (> vPositive_RA_Alt_Thresh_0 0))
                (=> mainv_74_0
                    (= mainv%_77_0 (select mainv%sm40_0 mainv%_76_0)))
                (=> mainv_74_0 (= mainv%_78_0 (< mainv%_68_0 mainv%_77_0)))
                (=> |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge_0)|
                    mainvNon_Crossing_Biased_Climb.exit.i.i_0)
                (=> |tuple(mainv_74_0, mainv.critedge_0)| mainv_74_0)
                (=> |tuple(mainv_70_0, mainv.critedge_0)| mainv_70_0)
                (=> mainv.critedge_0
                    (or |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge_0)|
                        |tuple(mainv_74_0, mainv.critedge_0)|
                        |tuple(mainv_70_0, mainv.critedge_0)|))
                (=> |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge_0)|
                    (not mainv%_88_0))
                (=> |tuple(mainv_74_0, mainv.critedge_0)| mainv%_78_0)
                (=> |tuple(mainv_70_0, mainv.critedge_0)| (not mainv%_73_0))
                (=> |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge_0)|
                    (= mainv%_89_0 mainv%_80_0))
                (=> |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge_0)|
                    (= mainv%_90_0 mainv%_81_0))
                (=> |tuple(mainv_74_0, mainv.critedge_0)|
                    (= mainv%_89_1 mainv%_72_0))
                (=> |tuple(mainv_74_0, mainv.critedge_0)|
                    (= mainv%_90_1 mainv%_71_0))
                (=> |tuple(mainv_70_0, mainv.critedge_0)|
                    (= mainv%_89_2 mainv%_72_0))
                (=> |tuple(mainv_70_0, mainv.critedge_0)|
                    (= mainv%_90_2 mainv%_71_0))
                (=> |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge_0)|
                    (= mainv%_89_3 mainv%_89_0))
                (=> |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge_0)|
                    (= mainv%_90_3 mainv%_90_0))
                (=> |tuple(mainv_74_0, mainv.critedge_0)|
                    (= mainv%_89_3 mainv%_89_1))
                (=> |tuple(mainv_74_0, mainv.critedge_0)|
                    (= mainv%_90_3 mainv%_90_1))
                (=> |tuple(mainv_70_0, mainv.critedge_0)|
                    (= mainv%_89_3 mainv%_89_2))
                (=> |tuple(mainv_70_0, mainv.critedge_0)|
                    (= mainv%_90_3 mainv%_90_2))
                (=> mainv.critedge_0
                    (= mainv%_91_0 (< mainv%_90_3 mainv%_89_3)))
                (=> mainv.critedge_0
                    (= mainv%phitmp.i.i_0 (ite mainv%_91_0 1 0)))
                (=> |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge1_0)|
                    mainvNon_Crossing_Biased_Climb.exit.i.i_0)
                (=> |tuple(mainv_74_0, mainv.critedge1_0)| mainv_74_0)
                (=> |tuple(mainv_79_0, mainv.critedge1_0)| mainv_79_0)
                (=> mainv.critedge1_0
                    (or |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge1_0)|
                        |tuple(mainv_74_0, mainv.critedge1_0)|
                        |tuple(mainv_79_0, mainv.critedge1_0)|
                        (and mainv.critedge1_0 mainv.critedge_0)))
                (=> |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge1_0)|
                    mainv%_88_0)
                (=> |tuple(mainv_74_0, mainv.critedge1_0)| (not mainv%_78_0))
                (=> |tuple(mainv_79_0, mainv.critedge1_0)|
                    (not mainv%or.cond.i.i.i_0))
                (=> |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge1_0)|
                    (= mainv%_92_0 0))
                (=> |tuple(mainv_74_0, mainv.critedge1_0)| (= mainv%_92_1 0))
                (=> |tuple(mainv_79_0, mainv.critedge1_0)| (= mainv%_92_2 0))
                (=> (and mainv.critedge1_0 mainv.critedge_0)
                    (= mainv%_92_3 mainv%phitmp.i.i_0))
                (=> |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge1_0)|
                    (= mainv%_92_4 mainv%_92_0))
                (=> |tuple(mainv_74_0, mainv.critedge1_0)|
                    (= mainv%_92_4 mainv%_92_1))
                (=> |tuple(mainv_79_0, mainv.critedge1_0)|
                    (= mainv%_92_4 mainv%_92_2))
                (=> (and mainv.critedge1_0 mainv.critedge_0)
                    (= mainv%_92_4 mainv%_92_3))
                mainv.critedge1_0)))
  (=> a!3
      (mainv.critedge1 mainv%sm31_0
                       mainv%Alt_Layer_Value_0
                       vPositive_RA_Alt_Thresh_0
                       mainv%sm36_0
                       mainv%Climb_Inhibit_0
                       mainv%sm35_0
                       mainv%Other_Capability_0
                       mainv%sm34_0
                       mainv%Other_RAC_0
                       mainv%sm27_0
                       mainv%Two_of_Three_Reports_Valid_0
                       mainv%sm40_0
                       mainv%sm26_0
                       mainv%High_Confidence_0
                       mainv%sm29_0
                       mainv%Own_Tracked_Alt_Rate_0
                       mainv%sm25_0
                       mainv%Cur_Vertical_Sep_0
                       mainv%_92_4
                       mainv%sm28_0
                       mainv%Own_Tracked_Alt_0
                       mainv%sm30_0
                       mainv%Other_Tracked_Alt_0
                       mainv%sm33_0
                       mainv%Down_Separation_0
                       vg_0
                       mainv%sm32_0
                       mainv%Up_Separation_0
                       vfind_condition_0)))))
(constraint (let ((a!1 (= mainv%_86_0
              (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_85_0 4))))
      (a!2 (= mainv%_76_0
              (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_75_0 4)))))
(let ((a!3 (and (mainv_61 mainv%sm31_0
                          mainv%Alt_Layer_Value_0
                          vPositive_RA_Alt_Thresh_0
                          mainv%sm36_0
                          mainv%Climb_Inhibit_0
                          mainv%sm35_0
                          mainv%Other_Capability_0
                          mainv%sm34_0
                          mainv%Other_RAC_0
                          mainv%sm27_0
                          mainv%Two_of_Three_Reports_Valid_0
                          mainv%sm40_0
                          mainv%sm26_0
                          mainv%High_Confidence_0
                          mainv%sm29_0
                          mainv%Own_Tracked_Alt_Rate_0
                          mainv%sm25_0
                          mainv%Cur_Vertical_Sep_0
                          mainv%sm28_0
                          mainv%Own_Tracked_Alt_0
                          mainv%sm30_0
                          mainv%Other_Tracked_Alt_0
                          mainv%sm33_0
                          mainv%Down_Separation_0
                          vg_0
                          mainv%sm32_0
                          mainv%Up_Separation_0
                          vfind_condition_0)
                true
                (= mainv%_62_0 vg_0)
                (= mainv%_63_0 (select mainv%sm32_0 mainv%Up_Separation_0))
                (= mainv%_64_0 (+ mainv%_63_0 100))
                (=> mainvInhibit_Biased_Climb.exit.i.i.i_0
                    (and mainvInhibit_Biased_Climb.exit.i.i.i_0 mainv_61_0))
                (=> (and mainvInhibit_Biased_Climb.exit.i.i.i_0 mainv_61_0)
                    (= mainv%_67_0 mainv%_63_0))
                (=> (and mainvInhibit_Biased_Climb.exit.i.i.i_0 mainv_61_0)
                    (= mainv%.0.i.i.i.i_0 mainv%_64_0))
                (=> (and mainvInhibit_Biased_Climb.exit.i.i.i_0 mainv_61_0)
                    (= mainv%_67_1 mainv%_67_0))
                (=> (and mainvInhibit_Biased_Climb.exit.i.i.i_0 mainv_61_0)
                    (= mainv%.0.i.i.i.i_1 mainv%.0.i.i.i.i_0))
                (=> mainvInhibit_Biased_Climb.exit.i.i.i_0
                    (= mainv%_68_0
                       (select mainv%sm33_0 mainv%Down_Separation_0)))
                (=> mainvInhibit_Biased_Climb.exit.i.i.i_0
                    (= mainv%_69_0 (> mainv%.0.i.i.i.i_1 mainv%_68_0)))
                (=> mainv_79_0
                    (and mainv_79_0 mainvInhibit_Biased_Climb.exit.i.i.i_0))
                (=> (and mainv_79_0 mainvInhibit_Biased_Climb.exit.i.i.i_0)
                    (not mainv%_69_0))
                (=> mainv_79_0
                    (= mainv%_80_0
                       (select mainv%sm30_0 mainv%Other_Tracked_Alt_0)))
                (=> mainv_79_0
                    (= mainv%_81_0
                       (select mainv%sm28_0 mainv%Own_Tracked_Alt_0)))
                (=> mainv_79_0 (= mainv%_82_0 (< mainv%_80_0 mainv%_81_0)))
                (=> mainv_79_0
                    (= mainv%_83_0
                       (select mainv%sm25_0 mainv%Cur_Vertical_Sep_0)))
                (=> mainv_79_0 (= mainv%_84_0 (> mainv%_83_0 299)))
                (=> mainv_79_0
                    (= mainv%or.cond.i.i.i_0 (and mainv%_82_0 mainv%_84_0)))
                (=> mainvNon_Crossing_Biased_Climb.exit.i.i_0
                    (and mainvNon_Crossing_Biased_Climb.exit.i.i_0 mainv_79_0))
                (=> (and mainvNon_Crossing_Biased_Climb.exit.i.i_0 mainv_79_0)
                    mainv%or.cond.i.i.i_0)
                (=> mainvNon_Crossing_Biased_Climb.exit.i.i_0
                    (= mainv%_85_0
                       (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                (=> mainvNon_Crossing_Biased_Climb.exit.i.i_0 a!1)
                (=> mainvNon_Crossing_Biased_Climb.exit.i.i_0
                    (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_86_0 0)))
                (=> mainvNon_Crossing_Biased_Climb.exit.i.i_0
                    (> vPositive_RA_Alt_Thresh_0 0))
                (=> mainvNon_Crossing_Biased_Climb.exit.i.i_0
                    (= mainv%_87_0 (select mainv%sm40_0 mainv%_86_0)))
                (=> mainvNon_Crossing_Biased_Climb.exit.i.i_0
                    (= mainv%_88_0 (< mainv%_67_1 mainv%_87_0)))
                (=> mainv_70_0
                    (and mainv_70_0 mainvInhibit_Biased_Climb.exit.i.i.i_0))
                (=> (and mainv_70_0 mainvInhibit_Biased_Climb.exit.i.i.i_0)
                    mainv%_69_0)
                (=> mainv_70_0
                    (= mainv%_71_0
                       (select mainv%sm28_0 mainv%Own_Tracked_Alt_0)))
                (=> mainv_70_0
                    (= mainv%_72_0
                       (select mainv%sm30_0 mainv%Other_Tracked_Alt_0)))
                (=> mainv_70_0 (= mainv%_73_0 (< mainv%_71_0 mainv%_72_0)))
                (=> mainv_74_0 (and mainv_74_0 mainv_70_0))
                (=> (and mainv_74_0 mainv_70_0) mainv%_73_0)
                (=> mainv_74_0
                    (= mainv%_75_0
                       (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                (=> mainv_74_0 a!2)
                (=> mainv_74_0
                    (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_76_0 0)))
                (=> mainv_74_0 (> vPositive_RA_Alt_Thresh_0 0))
                (=> mainv_74_0
                    (= mainv%_77_0 (select mainv%sm40_0 mainv%_76_0)))
                (=> mainv_74_0 (= mainv%_78_0 (< mainv%_68_0 mainv%_77_0)))
                (=> |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge_0)|
                    mainvNon_Crossing_Biased_Climb.exit.i.i_0)
                (=> |tuple(mainv_74_0, mainv.critedge_0)| mainv_74_0)
                (=> |tuple(mainv_70_0, mainv.critedge_0)| mainv_70_0)
                (=> mainv.critedge_0
                    (or |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge_0)|
                        |tuple(mainv_74_0, mainv.critedge_0)|
                        |tuple(mainv_70_0, mainv.critedge_0)|))
                (=> |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge_0)|
                    (not mainv%_88_0))
                (=> |tuple(mainv_74_0, mainv.critedge_0)| mainv%_78_0)
                (=> |tuple(mainv_70_0, mainv.critedge_0)| (not mainv%_73_0))
                (=> |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge_0)|
                    (= mainv%_89_0 mainv%_80_0))
                (=> |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge_0)|
                    (= mainv%_90_0 mainv%_81_0))
                (=> |tuple(mainv_74_0, mainv.critedge_0)|
                    (= mainv%_89_1 mainv%_72_0))
                (=> |tuple(mainv_74_0, mainv.critedge_0)|
                    (= mainv%_90_1 mainv%_71_0))
                (=> |tuple(mainv_70_0, mainv.critedge_0)|
                    (= mainv%_89_2 mainv%_72_0))
                (=> |tuple(mainv_70_0, mainv.critedge_0)|
                    (= mainv%_90_2 mainv%_71_0))
                (=> |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge_0)|
                    (= mainv%_89_3 mainv%_89_0))
                (=> |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge_0)|
                    (= mainv%_90_3 mainv%_90_0))
                (=> |tuple(mainv_74_0, mainv.critedge_0)|
                    (= mainv%_89_3 mainv%_89_1))
                (=> |tuple(mainv_74_0, mainv.critedge_0)|
                    (= mainv%_90_3 mainv%_90_1))
                (=> |tuple(mainv_70_0, mainv.critedge_0)|
                    (= mainv%_89_3 mainv%_89_2))
                (=> |tuple(mainv_70_0, mainv.critedge_0)|
                    (= mainv%_90_3 mainv%_90_2))
                (=> mainv.critedge_0
                    (= mainv%_91_0 (< mainv%_90_3 mainv%_89_3)))
                (=> mainv.critedge_0
                    (= mainv%phitmp.i.i_0 (ite mainv%_91_0 1 0)))
                (=> |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge1_0)|
                    mainvNon_Crossing_Biased_Climb.exit.i.i_0)
                (=> |tuple(mainv_74_0, mainv.critedge1_0)| mainv_74_0)
                (=> |tuple(mainv_79_0, mainv.critedge1_0)| mainv_79_0)
                (=> mainv.critedge1_0
                    (or |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge1_0)|
                        |tuple(mainv_74_0, mainv.critedge1_0)|
                        |tuple(mainv_79_0, mainv.critedge1_0)|
                        (and mainv.critedge1_0 mainv.critedge_0)))
                (=> |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge1_0)|
                    mainv%_88_0)
                (=> |tuple(mainv_74_0, mainv.critedge1_0)| (not mainv%_78_0))
                (=> |tuple(mainv_79_0, mainv.critedge1_0)|
                    (not mainv%or.cond.i.i.i_0))
                (=> |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge1_0)|
                    (= mainv%_92_0 0))
                (=> |tuple(mainv_74_0, mainv.critedge1_0)| (= mainv%_92_1 0))
                (=> |tuple(mainv_79_0, mainv.critedge1_0)| (= mainv%_92_2 0))
                (=> (and mainv.critedge1_0 mainv.critedge_0)
                    (= mainv%_92_3 mainv%phitmp.i.i_0))
                (=> |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge1_0)|
                    (= mainv%_92_4 mainv%_92_0))
                (=> |tuple(mainv_74_0, mainv.critedge1_0)|
                    (= mainv%_92_4 mainv%_92_1))
                (=> |tuple(mainv_79_0, mainv.critedge1_0)|
                    (= mainv%_92_4 mainv%_92_2))
                (=> (and mainv.critedge1_0 mainv.critedge_0)
                    (= mainv%_92_4 mainv%_92_3))
                mainv.critedge1_0)))
  (=> a!3
      (mainv.critedge1 mainv%sm31_0
                       mainv%Alt_Layer_Value_0
                       vPositive_RA_Alt_Thresh_0
                       mainv%sm36_0
                       mainv%Climb_Inhibit_0
                       mainv%sm35_0
                       mainv%Other_Capability_0
                       mainv%sm34_0
                       mainv%Other_RAC_0
                       mainv%sm27_0
                       mainv%Two_of_Three_Reports_Valid_0
                       mainv%sm40_0
                       mainv%sm26_0
                       mainv%High_Confidence_0
                       mainv%sm29_0
                       mainv%Own_Tracked_Alt_Rate_0
                       mainv%sm25_0
                       mainv%Cur_Vertical_Sep_0
                       mainv%_92_4
                       mainv%sm28_0
                       mainv%Own_Tracked_Alt_0
                       mainv%sm30_0
                       mainv%Other_Tracked_Alt_0
                       mainv%sm33_0
                       mainv%Down_Separation_0
                       vg_0
                       mainv%sm32_0
                       mainv%Up_Separation_0
                       vfind_condition_0)))))
(constraint (let ((a!1 (= mainv%_120_0
              (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_119_0 4))))
      (a!2 (= mainv%_112_0
              (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_111_0 4))))
      (a!3 (=> mainv.critedge3_0 (= mainv%_126_0 (not (= mainv%_92_0 0)))))
      (a!4 (= mainv%_137_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 0 4))))
      (a!5 (= mainv%_138_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 1 4))))
      (a!6 (= mainv%_139_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 2 4))))
      (a!7 (= mainv%_140_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 3 4))))
      (a!8 (=> mainvalt_sep_test.exit.i_0
               (= mainv%_142_0 (not (= mainv%_141_0 0)))))
      (a!9 (=> mainv_147_0 (= mainv%_151_0 (not (= mainv%_150_0 0)))))
      (a!10 (= mainv%_171_0
               (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_170_0 4))))
      (a!11 (= mainv%_165_0
               (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_164_0 4))))
      (a!12 (= mainv%_186_0
               (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_185_0 4))))
      (a!13 (= mainv%_180_0
               (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_179_0 4))))
      (a!14 (=> mainv.critedge9_0 (= mainv%_190_0 (not (= mainv%_175_4 0))))))
(let ((a!15 (and (mainv_99 mainv%sm31_0
                           mainv%Alt_Layer_Value_0
                           vPositive_RA_Alt_Thresh_0
                           mainv%sm36_0
                           mainv%Climb_Inhibit_0
                           mainv%sm35_0
                           mainv%Other_Capability_0
                           mainv%sm34_0
                           mainv%Other_RAC_0
                           mainv%sm27_0
                           mainv%Two_of_Three_Reports_Valid_0
                           mainv%sm40_0
                           mainv%sm26_0
                           mainv%High_Confidence_0
                           mainv%sm29_0
                           mainv%Own_Tracked_Alt_Rate_0
                           mainv%sm25_0
                           mainv%Cur_Vertical_Sep_0
                           mainv%_92_0
                           mainv%sm28_0
                           mainv%Own_Tracked_Alt_0
                           mainv%sm30_0
                           mainv%Other_Tracked_Alt_0
                           mainv%sm33_0
                           mainv%Down_Separation_0
                           mainv%sm32_0
                           mainv%Up_Separation_0)
                 true
                 (= mainv%_100_0 (select mainv%sm32_0 mainv%Up_Separation_0))
                 (=> mainvInhibit_Biased_Climb.exit.i13.i.i_0
                     (and mainvInhibit_Biased_Climb.exit.i13.i.i_0 mainv_99_0))
                 (=> (and mainvInhibit_Biased_Climb.exit.i13.i.i_0 mainv_99_0)
                     (= mainv%_101_0 mainv%_100_0))
                 (=> (and mainvInhibit_Biased_Climb.exit.i13.i.i_0 mainv_99_0)
                     (= mainv%.0.i.i12.i.i_0 mainv%_100_0))
                 (=> (and mainvInhibit_Biased_Climb.exit.i13.i.i_0 mainv_99_0)
                     (= mainv%_101_1 mainv%_101_0))
                 (=> (and mainvInhibit_Biased_Climb.exit.i13.i.i_0 mainv_99_0)
                     (= mainv%.0.i.i12.i.i_1 mainv%.0.i.i12.i.i_0))
                 (=> mainvInhibit_Biased_Climb.exit.i13.i.i_0
                     (= mainv%_102_0
                        (select mainv%sm33_0 mainv%Down_Separation_0)))
                 (=> mainvInhibit_Biased_Climb.exit.i13.i.i_0
                     (= mainv%_103_0 (> mainv%.0.i.i12.i.i_1 mainv%_102_0)))
                 (=> mainv_115_0
                     (and mainv_115_0 mainvInhibit_Biased_Climb.exit.i13.i.i_0))
                 (=> (and mainv_115_0 mainvInhibit_Biased_Climb.exit.i13.i.i_0)
                     (not mainv%_103_0))
                 (=> mainv_115_0
                     (= mainv%_116_0
                        (select mainv%sm30_0 mainv%Other_Tracked_Alt_0)))
                 (=> mainv_115_0
                     (= mainv%_117_0
                        (select mainv%sm28_0 mainv%Own_Tracked_Alt_0)))
                 (=> mainv_115_0 (= mainv%_118_0 (< mainv%_116_0 mainv%_117_0)))
                 (=> mainvNon_Crossing_Biased_Descend.exit.i.i_0
                     (and mainvNon_Crossing_Biased_Descend.exit.i.i_0
                          mainv_115_0))
                 (=> (and mainvNon_Crossing_Biased_Descend.exit.i.i_0
                          mainv_115_0)
                     mainv%_118_0)
                 (=> mainvNon_Crossing_Biased_Descend.exit.i.i_0
                     (= mainv%_119_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainvNon_Crossing_Biased_Descend.exit.i.i_0 a!1)
                 (=> mainvNon_Crossing_Biased_Descend.exit.i.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_120_0 0)))
                 (=> mainvNon_Crossing_Biased_Descend.exit.i.i_0
                     (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvNon_Crossing_Biased_Descend.exit.i.i_0
                     (= mainv%_121_0 (select mainv%sm40_0 mainv%_120_0)))
                 (=> mainvNon_Crossing_Biased_Descend.exit.i.i_0
                     (= mainv%_122_0 (< mainv%_101_1 mainv%_121_0)))
                 (=> mainv_104_0
                     (and mainv_104_0 mainvInhibit_Biased_Climb.exit.i13.i.i_0))
                 (=> (and mainv_104_0 mainvInhibit_Biased_Climb.exit.i13.i.i_0)
                     mainv%_103_0)
                 (=> mainv_104_0
                     (= mainv%_105_0
                        (select mainv%sm28_0 mainv%Own_Tracked_Alt_0)))
                 (=> mainv_104_0
                     (= mainv%_106_0
                        (select mainv%sm30_0 mainv%Other_Tracked_Alt_0)))
                 (=> mainv_104_0 (= mainv%_107_0 (< mainv%_105_0 mainv%_106_0)))
                 (=> mainv_104_0
                     (= mainv%_108_0
                        (select mainv%sm25_0 mainv%Cur_Vertical_Sep_0)))
                 (=> mainv_104_0 (= mainv%_109_0 (> mainv%_108_0 299)))
                 (=> mainv_104_0
                     (= mainv%or.cond.i14.i.i_0 (and mainv%_107_0 mainv%_109_0)))
                 (=> mainv_110_0 (and mainv_110_0 mainv_104_0))
                 (=> (and mainv_110_0 mainv_104_0) mainv%or.cond.i14.i.i_0)
                 (=> mainv_110_0
                     (= mainv%_111_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainv_110_0 a!2)
                 (=> mainv_110_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_112_0 0)))
                 (=> mainv_110_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainv_110_0
                     (= mainv%_113_0 (select mainv%sm40_0 mainv%_112_0)))
                 (=> mainv_110_0 (= mainv%_114_0 (< mainv%_102_0 mainv%_113_0)))
                 (=> |tuple(mainv_110_0, mainv.critedge3_0)| mainv_110_0)
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge3_0)|
                     mainvNon_Crossing_Biased_Descend.exit.i.i_0)
                 (=> |tuple(mainv_115_0, mainv.critedge3_0)| mainv_115_0)
                 (=> mainv.critedge3_0
                     (or |tuple(mainv_110_0, mainv.critedge3_0)|
                         |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge3_0)|
                         |tuple(mainv_115_0, mainv.critedge3_0)|))
                 (=> |tuple(mainv_110_0, mainv.critedge3_0)| (not mainv%_114_0))
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge3_0)|
                     (not mainv%_122_0))
                 (=> |tuple(mainv_115_0, mainv.critedge3_0)| (not mainv%_118_0))
                 (=> |tuple(mainv_110_0, mainv.critedge3_0)|
                     (= mainv%_123_0 mainv%_105_0))
                 (=> |tuple(mainv_110_0, mainv.critedge3_0)|
                     (= mainv%_124_0 mainv%_106_0))
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge3_0)|
                     (= mainv%_123_1 mainv%_117_0))
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge3_0)|
                     (= mainv%_124_1 mainv%_116_0))
                 (=> |tuple(mainv_115_0, mainv.critedge3_0)|
                     (= mainv%_123_2 mainv%_117_0))
                 (=> |tuple(mainv_115_0, mainv.critedge3_0)|
                     (= mainv%_124_2 mainv%_116_0))
                 (=> |tuple(mainv_110_0, mainv.critedge3_0)|
                     (= mainv%_123_3 mainv%_123_0))
                 (=> |tuple(mainv_110_0, mainv.critedge3_0)|
                     (= mainv%_124_3 mainv%_124_0))
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge3_0)|
                     (= mainv%_123_3 mainv%_123_1))
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge3_0)|
                     (= mainv%_124_3 mainv%_124_1))
                 (=> |tuple(mainv_115_0, mainv.critedge3_0)|
                     (= mainv%_123_3 mainv%_123_2))
                 (=> |tuple(mainv_115_0, mainv.critedge3_0)|
                     (= mainv%_124_3 mainv%_124_2))
                 (=> mainv.critedge3_0
                     (= mainv%_125_0 (< mainv%_124_3 mainv%_123_3)))
                 (=> mainv.critedge3_0
                     (= mainv%phitmp9.i.i_0 (ite mainv%_125_0 1 0)))
                 a!3
                 (=> mainv.critedge3_0
                     (= mainv%or.cond7.i.i_0 (and mainv%_126_0 mainv%_125_0)))
                 (=> |tuple(mainv_110_0, mainv.critedge3.thread_0)| mainv_110_0)
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge3.thread_0)|
                     mainvNon_Crossing_Biased_Descend.exit.i.i_0)
                 (=> |tuple(mainv_104_0, mainv.critedge3.thread_0)| mainv_104_0)
                 (=> |tuple(mainv.critedge3_0, mainv.critedge3.thread_0)|
                     mainv.critedge3_0)
                 (=> mainv.critedge3.thread_0
                     (or |tuple(mainv_110_0, mainv.critedge3.thread_0)|
                         |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge3.thread_0)|
                         |tuple(mainv_104_0, mainv.critedge3.thread_0)|
                         |tuple(mainv.critedge3_0, mainv.critedge3.thread_0)|))
                 (=> |tuple(mainv_110_0, mainv.critedge3.thread_0)|
                     mainv%_114_0)
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge3.thread_0)|
                     mainv%_122_0)
                 (=> |tuple(mainv_104_0, mainv.critedge3.thread_0)|
                     (not mainv%or.cond.i14.i.i_0))
                 (=> |tuple(mainv.critedge3_0, mainv.critedge3.thread_0)|
                     (not mainv%or.cond7.i.i_0))
                 (=> |tuple(mainv_110_0, mainv.critedge3.thread_0)|
                     (= mainv%_127_0 mainv%_105_0))
                 (=> |tuple(mainv_110_0, mainv.critedge3.thread_0)|
                     (= mainv%_128_0 mainv%_106_0))
                 (=> |tuple(mainv_110_0, mainv.critedge3.thread_0)|
                     (= mainv%_129_0 0))
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge3.thread_0)|
                     (= mainv%_127_1 mainv%_117_0))
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge3.thread_0)|
                     (= mainv%_128_1 mainv%_116_0))
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge3.thread_0)|
                     (= mainv%_129_1 0))
                 (=> |tuple(mainv_104_0, mainv.critedge3.thread_0)|
                     (= mainv%_127_2 mainv%_105_0))
                 (=> |tuple(mainv_104_0, mainv.critedge3.thread_0)|
                     (= mainv%_128_2 mainv%_106_0))
                 (=> |tuple(mainv_104_0, mainv.critedge3.thread_0)|
                     (= mainv%_129_2 0))
                 (=> |tuple(mainv.critedge3_0, mainv.critedge3.thread_0)|
                     (= mainv%_127_3 mainv%_123_3))
                 (=> |tuple(mainv.critedge3_0, mainv.critedge3.thread_0)|
                     (= mainv%_128_3 mainv%_124_3))
                 (=> |tuple(mainv.critedge3_0, mainv.critedge3.thread_0)|
                     (= mainv%_129_3 mainv%phitmp9.i.i_0))
                 (=> |tuple(mainv_110_0, mainv.critedge3.thread_0)|
                     (= mainv%_127_4 mainv%_127_0))
                 (=> |tuple(mainv_110_0, mainv.critedge3.thread_0)|
                     (= mainv%_128_4 mainv%_128_0))
                 (=> |tuple(mainv_110_0, mainv.critedge3.thread_0)|
                     (= mainv%_129_4 mainv%_129_0))
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge3.thread_0)|
                     (= mainv%_127_4 mainv%_127_1))
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge3.thread_0)|
                     (= mainv%_128_4 mainv%_128_1))
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge3.thread_0)|
                     (= mainv%_129_4 mainv%_129_1))
                 (=> |tuple(mainv_104_0, mainv.critedge3.thread_0)|
                     (= mainv%_127_4 mainv%_127_2))
                 (=> |tuple(mainv_104_0, mainv.critedge3.thread_0)|
                     (= mainv%_128_4 mainv%_128_2))
                 (=> |tuple(mainv_104_0, mainv.critedge3.thread_0)|
                     (= mainv%_129_4 mainv%_129_2))
                 (=> |tuple(mainv.critedge3_0, mainv.critedge3.thread_0)|
                     (= mainv%_127_4 mainv%_127_3))
                 (=> |tuple(mainv.critedge3_0, mainv.critedge3.thread_0)|
                     (= mainv%_128_4 mainv%_128_3))
                 (=> |tuple(mainv.critedge3_0, mainv.critedge3.thread_0)|
                     (= mainv%_129_4 mainv%_129_3))
                 (=> mainv.critedge3.thread_0
                     (= mainv%_130_0 (= mainv%_92_0 0)))
                 (=> mainv_131_0 (and mainv_131_0 mainv.critedge3.thread_0))
                 (=> (and mainv_131_0 mainv.critedge3.thread_0) mainv%_130_0)
                 (=> mainv_131_0 (= mainv%_132_0 (= mainv%_129_4 0)))
                 (=> mainv_131_0 (= mainv%..i.i_0 (ite mainv%_132_0 0 2)))
                 (=> |tuple(mainv.critedge3.thread_0, mainvalt_sep_test.exit.i_0)|
                     mainv.critedge3.thread_0)
                 (=> |tuple(mainv.critedge3_0, mainvalt_sep_test.exit.i_0)|
                     mainv.critedge3_0)
                 (=> mainvalt_sep_test.exit.i_0
                     (or (and mainvalt_sep_test.exit.i_0 mainv_131_0)
                         |tuple(mainv.critedge3.thread_0, mainvalt_sep_test.exit.i_0)|
                         |tuple(mainv.critedge3_0, mainvalt_sep_test.exit.i_0)|))
                 (=> |tuple(mainv.critedge3.thread_0, mainvalt_sep_test.exit.i_0)|
                     (not mainv%_130_0))
                 (=> |tuple(mainv.critedge3_0, mainvalt_sep_test.exit.i_0)|
                     mainv%or.cond7.i.i_0)
                 (=> (and mainvalt_sep_test.exit.i_0 mainv_131_0)
                     (= mainv%_133_0 mainv%_127_4))
                 (=> (and mainvalt_sep_test.exit.i_0 mainv_131_0)
                     (= mainv%_134_0 mainv%_128_4))
                 (=> (and mainvalt_sep_test.exit.i_0 mainv_131_0)
                     (= mainv%_135_0 mainv%_102_0))
                 (=> (and mainvalt_sep_test.exit.i_0 mainv_131_0)
                     (= mainv%_136_0 mainv%_101_1))
                 (=> (and mainvalt_sep_test.exit.i_0 mainv_131_0)
                     (= mainv%.0.i.i_0 mainv%..i.i_0))
                 (=> |tuple(mainv.critedge3.thread_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_133_1 mainv%_127_4))
                 (=> |tuple(mainv.critedge3.thread_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_134_1 mainv%_128_4))
                 (=> |tuple(mainv.critedge3.thread_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_135_1 mainv%_102_0))
                 (=> |tuple(mainv.critedge3.thread_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_136_1 mainv%_101_1))
                 (=> |tuple(mainv.critedge3.thread_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%.0.i.i_1 1))
                 (=> |tuple(mainv.critedge3_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_133_2 mainv%_123_3))
                 (=> |tuple(mainv.critedge3_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_134_2 mainv%_124_3))
                 (=> |tuple(mainv.critedge3_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_135_2 mainv%_102_0))
                 (=> |tuple(mainv.critedge3_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_136_2 mainv%_101_1))
                 (=> |tuple(mainv.critedge3_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%.0.i.i_2 0))
                 (=> (and mainvalt_sep_test.exit.i_0 mainv_131_0)
                     (= mainv%_133_3 mainv%_133_0))
                 (=> (and mainvalt_sep_test.exit.i_0 mainv_131_0)
                     (= mainv%_134_3 mainv%_134_0))
                 (=> (and mainvalt_sep_test.exit.i_0 mainv_131_0)
                     (= mainv%_135_3 mainv%_135_0))
                 (=> (and mainvalt_sep_test.exit.i_0 mainv_131_0)
                     (= mainv%_136_3 mainv%_136_0))
                 (=> (and mainvalt_sep_test.exit.i_0 mainv_131_0)
                     (= mainv%.0.i.i_3 mainv%.0.i.i_0))
                 (=> |tuple(mainv.critedge3.thread_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_133_3 mainv%_133_1))
                 (=> |tuple(mainv.critedge3.thread_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_134_3 mainv%_134_1))
                 (=> |tuple(mainv.critedge3.thread_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_135_3 mainv%_135_1))
                 (=> |tuple(mainv.critedge3.thread_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_136_3 mainv%_136_1))
                 (=> |tuple(mainv.critedge3.thread_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%.0.i.i_3 mainv%.0.i.i_1))
                 (=> |tuple(mainv.critedge3_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_133_3 mainv%_133_2))
                 (=> |tuple(mainv.critedge3_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_134_3 mainv%_134_2))
                 (=> |tuple(mainv.critedge3_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_135_3 mainv%_135_2))
                 (=> |tuple(mainv.critedge3_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_136_3 mainv%_136_2))
                 (=> |tuple(mainv.critedge3_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%.0.i.i_3 mainv%.0.i.i_2))
                 (=> mainvalt_sep_test.exit.i_0 a!4)
                 (=> mainvalt_sep_test.exit.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_137_0 0)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%sm41_0 (store mainv%sm40_0 mainv%_137_0 400)))
                 (=> mainvalt_sep_test.exit.i_0 a!5)
                 (=> mainvalt_sep_test.exit.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_138_0 0)))
                 (=> mainvalt_sep_test.exit.i_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%sm42_0 (store mainv%sm41_0 mainv%_138_0 500)))
                 (=> mainvalt_sep_test.exit.i_0 a!6)
                 (=> mainvalt_sep_test.exit.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_139_0 0)))
                 (=> mainvalt_sep_test.exit.i_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%sm43_0 (store mainv%sm42_0 mainv%_139_0 640)))
                 (=> mainvalt_sep_test.exit.i_0 a!7)
                 (=> mainvalt_sep_test.exit.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_140_0 0)))
                 (=> mainvalt_sep_test.exit.i_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%sm44_0 (store mainv%sm43_0 mainv%_140_0 740)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_141_0
                        (select mainv%sm26_0 mainv%High_Confidence_0)))
                 a!8
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_143_0
                        (select mainv%sm29_0 mainv%Own_Tracked_Alt_Rate_0)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_144_0 (< mainv%_143_0 601)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%or.cond.i8.i_0 (and mainv%_142_0 mainv%_144_0)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_145_0
                        (select mainv%sm25_0 mainv%Cur_Vertical_Sep_0)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_146_0 (> mainv%_145_0 600)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%or.cond11.i9.i_0
                        (and mainv%or.cond.i8.i_0 mainv%_146_0)))
                 (=> mainv_147_0 (and mainv_147_0 mainvalt_sep_test.exit.i_0))
                 (=> (and mainv_147_0 mainvalt_sep_test.exit.i_0)
                     mainv%or.cond11.i9.i_0)
                 (=> mainv_147_0
                     (= mainv%_148_0
                        (select mainv%sm35_0 mainv%Other_Capability_0)))
                 (=> mainv_147_0 (= mainv%_149_0 (= mainv%_148_0 1)))
                 (=> mainv_147_0
                     (= mainv%_150_0 (select mainv%sm34_0 mainv%Other_RAC_0)))
                 a!9
                 (=> mainv_147_0
                     (= mainv%_152_0
                        (select mainv%sm27_0 mainv%Two_of_Three_Reports_Valid_0)))
                 (=> mainv_147_0 (= mainv%_153_0 (= mainv%_152_0 0)))
                 (=> mainv_147_0
                     (= mainv%_154_0 (or mainv%_151_0 mainv%_153_0)))
                 (=> mainv_147_0
                     (= mainv%or.cond5.i10.i_0 (and mainv%_149_0 mainv%_154_0)))
                 (=> mainv_155_0 (and mainv_155_0 mainv_147_0))
                 (=> (and mainv_155_0 mainv_147_0) (not mainv%or.cond5.i10.i_0))
                 (=> mainv_155_0
                     (= mainv%_156_0
                        (select mainv%sm36_0 mainv%Climb_Inhibit_0)))
                 (=> mainv_155_0 (= mainv%_157_0 (= mainv%_156_0 0)))
                 (=> mainv_155_0 (= mainv%_158_0 (+ mainv%_136_3 100)))
                 (=> mainv_155_0
                     (= mainv%_159_0
                        (ite mainv%_157_0 mainv%_136_3 mainv%_158_0)))
                 (=> mainv_155_0 (= mainv%_160_0 (> mainv%_159_0 mainv%_135_3)))
                 (=> mainv_168_0 (and mainv_168_0 mainv_155_0))
                 (=> (and mainv_168_0 mainv_155_0) (not mainv%_160_0))
                 (=> mainv_168_0 (= mainv%_169_0 (< mainv%_134_3 mainv%_133_3)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (and mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                          mainv_168_0))
                 (=> (and mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                          mainv_168_0)
                     mainv%_169_0)
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (= mainv%_170_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     a!10)
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_171_0 0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (= mainv%_172_0 (select mainv%sm44_0 mainv%_171_0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (= mainv%_173_0 (< mainv%_136_3 mainv%_172_0)))
                 (=> mainv_161_0 (and mainv_161_0 mainv_155_0))
                 (=> (and mainv_161_0 mainv_155_0) mainv%_160_0)
                 (=> mainv_161_0 (= mainv%_162_0 (< mainv%_133_3 mainv%_134_3)))
                 (=> mainv_163_0 (and mainv_163_0 mainv_161_0))
                 (=> (and mainv_163_0 mainv_161_0) mainv%_162_0)
                 (=> mainv_163_0
                     (= mainv%_164_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainv_163_0 a!11)
                 (=> mainv_163_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_165_0 0)))
                 (=> mainv_163_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainv_163_0
                     (= mainv%_166_0 (select mainv%sm44_0 mainv%_165_0)))
                 (=> mainv_163_0 (= mainv%_167_0 (< mainv%_135_3 mainv%_166_0)))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge6_0)|
                     mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0)
                 (=> |tuple(mainv_163_0, mainv.critedge6_0)| mainv_163_0)
                 (=> |tuple(mainv_161_0, mainv.critedge6_0)| mainv_161_0)
                 (=> mainv.critedge6_0
                     (or |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge6_0)|
                         |tuple(mainv_163_0, mainv.critedge6_0)|
                         |tuple(mainv_161_0, mainv.critedge6_0)|))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge6_0)|
                     (not mainv%_173_0))
                 (=> |tuple(mainv_163_0, mainv.critedge6_0)| mainv%_167_0)
                 (=> |tuple(mainv_161_0, mainv.critedge6_0)| (not mainv%_162_0))
                 (=> mainv.critedge6_0
                     (= mainv%_174_0 (< mainv%_133_3 mainv%_134_3)))
                 (=> mainv.critedge6_0
                     (= mainv%phitmp.i13.i_0 (ite mainv%_174_0 1 0)))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                     mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0)
                 (=> |tuple(mainv_163_0, mainv.critedge7_0)| mainv_163_0)
                 (=> |tuple(mainv_168_0, mainv.critedge7_0)| mainv_168_0)
                 (=> mainv.critedge7_0
                     (or |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                         |tuple(mainv_163_0, mainv.critedge7_0)|
                         |tuple(mainv_168_0, mainv.critedge7_0)|
                         (and mainv.critedge7_0 mainv.critedge6_0)))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                     mainv%_173_0)
                 (=> |tuple(mainv_163_0, mainv.critedge7_0)| (not mainv%_167_0))
                 (=> |tuple(mainv_168_0, mainv.critedge7_0)| (not mainv%_169_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                     (= mainv%_175_0 0))
                 (=> |tuple(mainv_163_0, mainv.critedge7_0)| (= mainv%_175_1 0))
                 (=> |tuple(mainv_168_0, mainv.critedge7_0)| (= mainv%_175_2 0))
                 (=> (and mainv.critedge7_0 mainv.critedge6_0)
                     (= mainv%_175_3 mainv%phitmp.i13.i_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                     (= mainv%_175_4 mainv%_175_0))
                 (=> |tuple(mainv_163_0, mainv.critedge7_0)|
                     (= mainv%_175_4 mainv%_175_1))
                 (=> |tuple(mainv_168_0, mainv.critedge7_0)|
                     (= mainv%_175_4 mainv%_175_2))
                 (=> (and mainv.critedge7_0 mainv.critedge6_0)
                     (= mainv%_175_4 mainv%_175_3))
                 (=> mainv_183_0 (and mainv_183_0 mainv.critedge7_0))
                 (=> (and mainv_183_0 mainv.critedge7_0) (not mainv%_160_0))
                 (=> mainv_183_0 (= mainv%_184_0 (< mainv%_134_3 mainv%_133_3)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (and mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                          mainv_183_0))
                 (=> (and mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                          mainv_183_0)
                     mainv%_184_0)
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (= mainv%_185_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     a!12)
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_186_0 0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (= mainv%_187_0 (select mainv%sm44_0 mainv%_186_0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (= mainv%_188_0 (< mainv%_136_3 mainv%_187_0)))
                 (=> mainv_176_0 (and mainv_176_0 mainv.critedge7_0))
                 (=> (and mainv_176_0 mainv.critedge7_0) mainv%_160_0)
                 (=> mainv_176_0 (= mainv%_177_0 (< mainv%_133_3 mainv%_134_3)))
                 (=> mainv_178_0 (and mainv_178_0 mainv_176_0))
                 (=> (and mainv_178_0 mainv_176_0) mainv%_177_0)
                 (=> mainv_178_0
                     (= mainv%_179_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainv_178_0 a!13)
                 (=> mainv_178_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_180_0 0)))
                 (=> mainv_178_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainv_178_0
                     (= mainv%_181_0 (select mainv%sm44_0 mainv%_180_0)))
                 (=> mainv_178_0 (= mainv%_182_0 (< mainv%_135_3 mainv%_181_0)))
                 (=> |tuple(mainv_178_0, mainv.critedge9_0)| mainv_178_0)
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9_0)|
                     mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0)
                 (=> |tuple(mainv_183_0, mainv.critedge9_0)| mainv_183_0)
                 (=> mainv.critedge9_0
                     (or |tuple(mainv_178_0, mainv.critedge9_0)|
                         |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9_0)|
                         |tuple(mainv_183_0, mainv.critedge9_0)|))
                 (=> |tuple(mainv_178_0, mainv.critedge9_0)| (not mainv%_182_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9_0)|
                     (not mainv%_188_0))
                 (=> |tuple(mainv_183_0, mainv.critedge9_0)| (not mainv%_184_0))
                 (=> mainv.critedge9_0
                     (= mainv%_189_0 (< mainv%_134_3 mainv%_133_3)))
                 (=> mainv.critedge9_0
                     (= mainv%phitmp9.i14.i_0 (ite mainv%_189_0 1 0)))
                 a!14
                 (=> mainv.critedge9_0
                     (= mainv%or.cond7.i15.i_0 (and mainv%_190_0 mainv%_189_0)))
                 (=> |tuple(mainv_178_0, mainv.critedge9.thread_0)| mainv_178_0)
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9.thread_0)|
                     mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0)
                 (=> |tuple(mainv_176_0, mainv.critedge9.thread_0)| mainv_176_0)
                 (=> |tuple(mainv.critedge9_0, mainv.critedge9.thread_0)|
                     mainv.critedge9_0)
                 (=> mainv.critedge9.thread_0
                     (or |tuple(mainv_178_0, mainv.critedge9.thread_0)|
                         |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9.thread_0)|
                         |tuple(mainv_176_0, mainv.critedge9.thread_0)|
                         |tuple(mainv.critedge9_0, mainv.critedge9.thread_0)|))
                 (=> |tuple(mainv_178_0, mainv.critedge9.thread_0)|
                     mainv%_182_0)
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9.thread_0)|
                     mainv%_188_0)
                 (=> |tuple(mainv_176_0, mainv.critedge9.thread_0)|
                     (not mainv%_177_0))
                 (=> |tuple(mainv.critedge9_0, mainv.critedge9.thread_0)|
                     (not mainv%or.cond7.i15.i_0))
                 (=> |tuple(mainv_178_0, mainv.critedge9.thread_0)|
                     (= mainv%_191_0 0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9.thread_0)|
                     (= mainv%_191_1 0))
                 (=> |tuple(mainv_176_0, mainv.critedge9.thread_0)|
                     (= mainv%_191_2 0))
                 (=> |tuple(mainv.critedge9_0, mainv.critedge9.thread_0)|
                     (= mainv%_191_3 mainv%phitmp9.i14.i_0))
                 (=> |tuple(mainv_178_0, mainv.critedge9.thread_0)|
                     (= mainv%_191_4 mainv%_191_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9.thread_0)|
                     (= mainv%_191_4 mainv%_191_1))
                 (=> |tuple(mainv_176_0, mainv.critedge9.thread_0)|
                     (= mainv%_191_4 mainv%_191_2))
                 (=> |tuple(mainv.critedge9_0, mainv.critedge9.thread_0)|
                     (= mainv%_191_4 mainv%_191_3))
                 (=> mainv.critedge9.thread_0
                     (= mainv%_192_0 (= mainv%_175_4 0)))
                 (=> mainv_193_0 (and mainv_193_0 mainv.critedge9.thread_0))
                 (=> (and mainv_193_0 mainv.critedge9.thread_0) mainv%_192_0)
                 (=> mainv_193_0 (= mainv%_194_0 (= mainv%_191_4 0)))
                 (=> mainv_193_0 (= mainv%..i16.i_0 (ite mainv%_194_0 0 2)))
                 (=> |tuple(mainv.critedge9.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv.critedge9.thread_0)
                 (=> |tuple(mainv.critedge9_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv.critedge9_0)
                 (=> |tuple(mainv_147_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv_147_0)
                 (=> |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainvalt_sep_test.exit.i_0)
                 (=> mainvAllRepair_correct_alt_sep_test.exit.i_0
                     (or (and mainvAllRepair_correct_alt_sep_test.exit.i_0
                              mainv_193_0)
                         |tuple(mainv.critedge9.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                         |tuple(mainv.critedge9_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                         |tuple(mainv_147_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                         |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|))
                 (=> |tuple(mainv.critedge9.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (not mainv%_192_0))
                 (=> |tuple(mainv.critedge9_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv%or.cond7.i15.i_0)
                 (=> |tuple(mainv_147_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv%or.cond5.i10.i_0)
                 (=> |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (not mainv%or.cond11.i9.i_0))
                 (=> (and mainvAllRepair_correct_alt_sep_test.exit.i_0
                          mainv_193_0)
                     (= mainv%.0.i17.i_0 mainv%..i16.i_0))
                 (=> |tuple(mainv.critedge9.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i17.i_1 1))
                 (=> |tuple(mainv.critedge9_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i17.i_2 0))
                 (=> |tuple(mainv_147_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i17.i_3 0))
                 (=> |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i17.i_4 0))
                 (=> (and mainvAllRepair_correct_alt_sep_test.exit.i_0
                          mainv_193_0)
                     (= mainv%.0.i17.i_5 mainv%.0.i17.i_0))
                 (=> |tuple(mainv.critedge9.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i17.i_5 mainv%.0.i17.i_1))
                 (=> |tuple(mainv.critedge9_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i17.i_5 mainv%.0.i17.i_2))
                 (=> |tuple(mainv_147_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i17.i_5 mainv%.0.i17.i_3))
                 (=> |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i17.i_5 mainv%.0.i17.i_4))
                 (=> mainvAllRepair_correct_alt_sep_test.exit.i_0
                     (= mainv%_195_0 (= mainv%.0.i.i_3 mainv%.0.i17.i_5)))
                 (=> mainvAllRepair_correct_alt_sep_test.exit.i_0
                     (not mainv%_195_0))
                 (=> mainvAllRepair_correct_alt_sep_test.exit.i.split_0
                     (and mainvAllRepair_correct_alt_sep_test.exit.i.split_0
                          mainvAllRepair_correct_alt_sep_test.exit.i_0))
                 mainvAllRepair_correct_alt_sep_test.exit.i.split_0)))
  (=> a!15 mainvAllRepair_correct_alt_sep_test.exit.i.split))))
(constraint (let ((a!1 (= mainv%_120_0
              (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_119_0 4))))
      (a!2 (= mainv%_112_0
              (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_111_0 4))))
      (a!3 (=> mainv.critedge3_0 (= mainv%_126_0 (not (= mainv%_92_0 0)))))
      (a!4 (= mainv%_137_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 0 4))))
      (a!5 (= mainv%_138_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 1 4))))
      (a!6 (= mainv%_139_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 2 4))))
      (a!7 (= mainv%_140_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 3 4))))
      (a!8 (=> mainvalt_sep_test.exit.i_0
               (= mainv%_142_0 (not (= mainv%_141_0 0)))))
      (a!9 (=> mainv_147_0 (= mainv%_151_0 (not (= mainv%_150_0 0)))))
      (a!10 (= mainv%_171_0
               (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_170_0 4))))
      (a!11 (= mainv%_165_0
               (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_164_0 4))))
      (a!12 (= mainv%_186_0
               (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_185_0 4))))
      (a!13 (= mainv%_180_0
               (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_179_0 4))))
      (a!14 (=> mainv.critedge9_0 (= mainv%_190_0 (not (= mainv%_175_4 0))))))
(let ((a!15 (and (mainv_95 mainv%sm31_0
                           mainv%Alt_Layer_Value_0
                           vPositive_RA_Alt_Thresh_0
                           mainv%sm36_0
                           mainv%Climb_Inhibit_0
                           mainv%sm35_0
                           mainv%Other_Capability_0
                           mainv%sm34_0
                           mainv%Other_RAC_0
                           mainv%sm27_0
                           mainv%Two_of_Three_Reports_Valid_0
                           mainv%sm40_0
                           mainv%sm26_0
                           mainv%High_Confidence_0
                           mainv%sm29_0
                           mainv%Own_Tracked_Alt_Rate_0
                           mainv%sm25_0
                           mainv%Cur_Vertical_Sep_0
                           mainv%_92_0
                           mainv%sm28_0
                           mainv%Own_Tracked_Alt_0
                           mainv%sm30_0
                           mainv%Other_Tracked_Alt_0
                           mainv%sm33_0
                           mainv%Down_Separation_0
                           vg_0
                           mainv%sm32_0
                           mainv%Up_Separation_0)
                 true
                 (= mainv%_96_0 vg_0)
                 (= mainv%_97_0 (select mainv%sm32_0 mainv%Up_Separation_0))
                 (= mainv%_98_0 (+ mainv%_97_0 100))
                 (=> mainvInhibit_Biased_Climb.exit.i13.i.i_0
                     (and mainvInhibit_Biased_Climb.exit.i13.i.i_0 mainv_95_0))
                 (=> (and mainvInhibit_Biased_Climb.exit.i13.i.i_0 mainv_95_0)
                     (= mainv%_101_0 mainv%_97_0))
                 (=> (and mainvInhibit_Biased_Climb.exit.i13.i.i_0 mainv_95_0)
                     (= mainv%.0.i.i12.i.i_0 mainv%_98_0))
                 (=> (and mainvInhibit_Biased_Climb.exit.i13.i.i_0 mainv_95_0)
                     (= mainv%_101_1 mainv%_101_0))
                 (=> (and mainvInhibit_Biased_Climb.exit.i13.i.i_0 mainv_95_0)
                     (= mainv%.0.i.i12.i.i_1 mainv%.0.i.i12.i.i_0))
                 (=> mainvInhibit_Biased_Climb.exit.i13.i.i_0
                     (= mainv%_102_0
                        (select mainv%sm33_0 mainv%Down_Separation_0)))
                 (=> mainvInhibit_Biased_Climb.exit.i13.i.i_0
                     (= mainv%_103_0 (> mainv%.0.i.i12.i.i_1 mainv%_102_0)))
                 (=> mainv_115_0
                     (and mainv_115_0 mainvInhibit_Biased_Climb.exit.i13.i.i_0))
                 (=> (and mainv_115_0 mainvInhibit_Biased_Climb.exit.i13.i.i_0)
                     (not mainv%_103_0))
                 (=> mainv_115_0
                     (= mainv%_116_0
                        (select mainv%sm30_0 mainv%Other_Tracked_Alt_0)))
                 (=> mainv_115_0
                     (= mainv%_117_0
                        (select mainv%sm28_0 mainv%Own_Tracked_Alt_0)))
                 (=> mainv_115_0 (= mainv%_118_0 (< mainv%_116_0 mainv%_117_0)))
                 (=> mainvNon_Crossing_Biased_Descend.exit.i.i_0
                     (and mainvNon_Crossing_Biased_Descend.exit.i.i_0
                          mainv_115_0))
                 (=> (and mainvNon_Crossing_Biased_Descend.exit.i.i_0
                          mainv_115_0)
                     mainv%_118_0)
                 (=> mainvNon_Crossing_Biased_Descend.exit.i.i_0
                     (= mainv%_119_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainvNon_Crossing_Biased_Descend.exit.i.i_0 a!1)
                 (=> mainvNon_Crossing_Biased_Descend.exit.i.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_120_0 0)))
                 (=> mainvNon_Crossing_Biased_Descend.exit.i.i_0
                     (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvNon_Crossing_Biased_Descend.exit.i.i_0
                     (= mainv%_121_0 (select mainv%sm40_0 mainv%_120_0)))
                 (=> mainvNon_Crossing_Biased_Descend.exit.i.i_0
                     (= mainv%_122_0 (< mainv%_101_1 mainv%_121_0)))
                 (=> mainv_104_0
                     (and mainv_104_0 mainvInhibit_Biased_Climb.exit.i13.i.i_0))
                 (=> (and mainv_104_0 mainvInhibit_Biased_Climb.exit.i13.i.i_0)
                     mainv%_103_0)
                 (=> mainv_104_0
                     (= mainv%_105_0
                        (select mainv%sm28_0 mainv%Own_Tracked_Alt_0)))
                 (=> mainv_104_0
                     (= mainv%_106_0
                        (select mainv%sm30_0 mainv%Other_Tracked_Alt_0)))
                 (=> mainv_104_0 (= mainv%_107_0 (< mainv%_105_0 mainv%_106_0)))
                 (=> mainv_104_0
                     (= mainv%_108_0
                        (select mainv%sm25_0 mainv%Cur_Vertical_Sep_0)))
                 (=> mainv_104_0 (= mainv%_109_0 (> mainv%_108_0 299)))
                 (=> mainv_104_0
                     (= mainv%or.cond.i14.i.i_0 (and mainv%_107_0 mainv%_109_0)))
                 (=> mainv_110_0 (and mainv_110_0 mainv_104_0))
                 (=> (and mainv_110_0 mainv_104_0) mainv%or.cond.i14.i.i_0)
                 (=> mainv_110_0
                     (= mainv%_111_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainv_110_0 a!2)
                 (=> mainv_110_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_112_0 0)))
                 (=> mainv_110_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainv_110_0
                     (= mainv%_113_0 (select mainv%sm40_0 mainv%_112_0)))
                 (=> mainv_110_0 (= mainv%_114_0 (< mainv%_102_0 mainv%_113_0)))
                 (=> |tuple(mainv_110_0, mainv.critedge3_0)| mainv_110_0)
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge3_0)|
                     mainvNon_Crossing_Biased_Descend.exit.i.i_0)
                 (=> |tuple(mainv_115_0, mainv.critedge3_0)| mainv_115_0)
                 (=> mainv.critedge3_0
                     (or |tuple(mainv_110_0, mainv.critedge3_0)|
                         |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge3_0)|
                         |tuple(mainv_115_0, mainv.critedge3_0)|))
                 (=> |tuple(mainv_110_0, mainv.critedge3_0)| (not mainv%_114_0))
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge3_0)|
                     (not mainv%_122_0))
                 (=> |tuple(mainv_115_0, mainv.critedge3_0)| (not mainv%_118_0))
                 (=> |tuple(mainv_110_0, mainv.critedge3_0)|
                     (= mainv%_123_0 mainv%_105_0))
                 (=> |tuple(mainv_110_0, mainv.critedge3_0)|
                     (= mainv%_124_0 mainv%_106_0))
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge3_0)|
                     (= mainv%_123_1 mainv%_117_0))
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge3_0)|
                     (= mainv%_124_1 mainv%_116_0))
                 (=> |tuple(mainv_115_0, mainv.critedge3_0)|
                     (= mainv%_123_2 mainv%_117_0))
                 (=> |tuple(mainv_115_0, mainv.critedge3_0)|
                     (= mainv%_124_2 mainv%_116_0))
                 (=> |tuple(mainv_110_0, mainv.critedge3_0)|
                     (= mainv%_123_3 mainv%_123_0))
                 (=> |tuple(mainv_110_0, mainv.critedge3_0)|
                     (= mainv%_124_3 mainv%_124_0))
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge3_0)|
                     (= mainv%_123_3 mainv%_123_1))
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge3_0)|
                     (= mainv%_124_3 mainv%_124_1))
                 (=> |tuple(mainv_115_0, mainv.critedge3_0)|
                     (= mainv%_123_3 mainv%_123_2))
                 (=> |tuple(mainv_115_0, mainv.critedge3_0)|
                     (= mainv%_124_3 mainv%_124_2))
                 (=> mainv.critedge3_0
                     (= mainv%_125_0 (< mainv%_124_3 mainv%_123_3)))
                 (=> mainv.critedge3_0
                     (= mainv%phitmp9.i.i_0 (ite mainv%_125_0 1 0)))
                 a!3
                 (=> mainv.critedge3_0
                     (= mainv%or.cond7.i.i_0 (and mainv%_126_0 mainv%_125_0)))
                 (=> |tuple(mainv_110_0, mainv.critedge3.thread_0)| mainv_110_0)
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge3.thread_0)|
                     mainvNon_Crossing_Biased_Descend.exit.i.i_0)
                 (=> |tuple(mainv_104_0, mainv.critedge3.thread_0)| mainv_104_0)
                 (=> |tuple(mainv.critedge3_0, mainv.critedge3.thread_0)|
                     mainv.critedge3_0)
                 (=> mainv.critedge3.thread_0
                     (or |tuple(mainv_110_0, mainv.critedge3.thread_0)|
                         |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge3.thread_0)|
                         |tuple(mainv_104_0, mainv.critedge3.thread_0)|
                         |tuple(mainv.critedge3_0, mainv.critedge3.thread_0)|))
                 (=> |tuple(mainv_110_0, mainv.critedge3.thread_0)|
                     mainv%_114_0)
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge3.thread_0)|
                     mainv%_122_0)
                 (=> |tuple(mainv_104_0, mainv.critedge3.thread_0)|
                     (not mainv%or.cond.i14.i.i_0))
                 (=> |tuple(mainv.critedge3_0, mainv.critedge3.thread_0)|
                     (not mainv%or.cond7.i.i_0))
                 (=> |tuple(mainv_110_0, mainv.critedge3.thread_0)|
                     (= mainv%_127_0 mainv%_105_0))
                 (=> |tuple(mainv_110_0, mainv.critedge3.thread_0)|
                     (= mainv%_128_0 mainv%_106_0))
                 (=> |tuple(mainv_110_0, mainv.critedge3.thread_0)|
                     (= mainv%_129_0 0))
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge3.thread_0)|
                     (= mainv%_127_1 mainv%_117_0))
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge3.thread_0)|
                     (= mainv%_128_1 mainv%_116_0))
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge3.thread_0)|
                     (= mainv%_129_1 0))
                 (=> |tuple(mainv_104_0, mainv.critedge3.thread_0)|
                     (= mainv%_127_2 mainv%_105_0))
                 (=> |tuple(mainv_104_0, mainv.critedge3.thread_0)|
                     (= mainv%_128_2 mainv%_106_0))
                 (=> |tuple(mainv_104_0, mainv.critedge3.thread_0)|
                     (= mainv%_129_2 0))
                 (=> |tuple(mainv.critedge3_0, mainv.critedge3.thread_0)|
                     (= mainv%_127_3 mainv%_123_3))
                 (=> |tuple(mainv.critedge3_0, mainv.critedge3.thread_0)|
                     (= mainv%_128_3 mainv%_124_3))
                 (=> |tuple(mainv.critedge3_0, mainv.critedge3.thread_0)|
                     (= mainv%_129_3 mainv%phitmp9.i.i_0))
                 (=> |tuple(mainv_110_0, mainv.critedge3.thread_0)|
                     (= mainv%_127_4 mainv%_127_0))
                 (=> |tuple(mainv_110_0, mainv.critedge3.thread_0)|
                     (= mainv%_128_4 mainv%_128_0))
                 (=> |tuple(mainv_110_0, mainv.critedge3.thread_0)|
                     (= mainv%_129_4 mainv%_129_0))
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge3.thread_0)|
                     (= mainv%_127_4 mainv%_127_1))
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge3.thread_0)|
                     (= mainv%_128_4 mainv%_128_1))
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge3.thread_0)|
                     (= mainv%_129_4 mainv%_129_1))
                 (=> |tuple(mainv_104_0, mainv.critedge3.thread_0)|
                     (= mainv%_127_4 mainv%_127_2))
                 (=> |tuple(mainv_104_0, mainv.critedge3.thread_0)|
                     (= mainv%_128_4 mainv%_128_2))
                 (=> |tuple(mainv_104_0, mainv.critedge3.thread_0)|
                     (= mainv%_129_4 mainv%_129_2))
                 (=> |tuple(mainv.critedge3_0, mainv.critedge3.thread_0)|
                     (= mainv%_127_4 mainv%_127_3))
                 (=> |tuple(mainv.critedge3_0, mainv.critedge3.thread_0)|
                     (= mainv%_128_4 mainv%_128_3))
                 (=> |tuple(mainv.critedge3_0, mainv.critedge3.thread_0)|
                     (= mainv%_129_4 mainv%_129_3))
                 (=> mainv.critedge3.thread_0
                     (= mainv%_130_0 (= mainv%_92_0 0)))
                 (=> mainv_131_0 (and mainv_131_0 mainv.critedge3.thread_0))
                 (=> (and mainv_131_0 mainv.critedge3.thread_0) mainv%_130_0)
                 (=> mainv_131_0 (= mainv%_132_0 (= mainv%_129_4 0)))
                 (=> mainv_131_0 (= mainv%..i.i_0 (ite mainv%_132_0 0 2)))
                 (=> |tuple(mainv.critedge3.thread_0, mainvalt_sep_test.exit.i_0)|
                     mainv.critedge3.thread_0)
                 (=> |tuple(mainv.critedge3_0, mainvalt_sep_test.exit.i_0)|
                     mainv.critedge3_0)
                 (=> mainvalt_sep_test.exit.i_0
                     (or (and mainvalt_sep_test.exit.i_0 mainv_131_0)
                         |tuple(mainv.critedge3.thread_0, mainvalt_sep_test.exit.i_0)|
                         |tuple(mainv.critedge3_0, mainvalt_sep_test.exit.i_0)|))
                 (=> |tuple(mainv.critedge3.thread_0, mainvalt_sep_test.exit.i_0)|
                     (not mainv%_130_0))
                 (=> |tuple(mainv.critedge3_0, mainvalt_sep_test.exit.i_0)|
                     mainv%or.cond7.i.i_0)
                 (=> (and mainvalt_sep_test.exit.i_0 mainv_131_0)
                     (= mainv%_133_0 mainv%_127_4))
                 (=> (and mainvalt_sep_test.exit.i_0 mainv_131_0)
                     (= mainv%_134_0 mainv%_128_4))
                 (=> (and mainvalt_sep_test.exit.i_0 mainv_131_0)
                     (= mainv%_135_0 mainv%_102_0))
                 (=> (and mainvalt_sep_test.exit.i_0 mainv_131_0)
                     (= mainv%_136_0 mainv%_101_1))
                 (=> (and mainvalt_sep_test.exit.i_0 mainv_131_0)
                     (= mainv%.0.i.i_0 mainv%..i.i_0))
                 (=> |tuple(mainv.critedge3.thread_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_133_1 mainv%_127_4))
                 (=> |tuple(mainv.critedge3.thread_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_134_1 mainv%_128_4))
                 (=> |tuple(mainv.critedge3.thread_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_135_1 mainv%_102_0))
                 (=> |tuple(mainv.critedge3.thread_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_136_1 mainv%_101_1))
                 (=> |tuple(mainv.critedge3.thread_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%.0.i.i_1 1))
                 (=> |tuple(mainv.critedge3_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_133_2 mainv%_123_3))
                 (=> |tuple(mainv.critedge3_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_134_2 mainv%_124_3))
                 (=> |tuple(mainv.critedge3_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_135_2 mainv%_102_0))
                 (=> |tuple(mainv.critedge3_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_136_2 mainv%_101_1))
                 (=> |tuple(mainv.critedge3_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%.0.i.i_2 0))
                 (=> (and mainvalt_sep_test.exit.i_0 mainv_131_0)
                     (= mainv%_133_3 mainv%_133_0))
                 (=> (and mainvalt_sep_test.exit.i_0 mainv_131_0)
                     (= mainv%_134_3 mainv%_134_0))
                 (=> (and mainvalt_sep_test.exit.i_0 mainv_131_0)
                     (= mainv%_135_3 mainv%_135_0))
                 (=> (and mainvalt_sep_test.exit.i_0 mainv_131_0)
                     (= mainv%_136_3 mainv%_136_0))
                 (=> (and mainvalt_sep_test.exit.i_0 mainv_131_0)
                     (= mainv%.0.i.i_3 mainv%.0.i.i_0))
                 (=> |tuple(mainv.critedge3.thread_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_133_3 mainv%_133_1))
                 (=> |tuple(mainv.critedge3.thread_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_134_3 mainv%_134_1))
                 (=> |tuple(mainv.critedge3.thread_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_135_3 mainv%_135_1))
                 (=> |tuple(mainv.critedge3.thread_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_136_3 mainv%_136_1))
                 (=> |tuple(mainv.critedge3.thread_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%.0.i.i_3 mainv%.0.i.i_1))
                 (=> |tuple(mainv.critedge3_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_133_3 mainv%_133_2))
                 (=> |tuple(mainv.critedge3_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_134_3 mainv%_134_2))
                 (=> |tuple(mainv.critedge3_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_135_3 mainv%_135_2))
                 (=> |tuple(mainv.critedge3_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_136_3 mainv%_136_2))
                 (=> |tuple(mainv.critedge3_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%.0.i.i_3 mainv%.0.i.i_2))
                 (=> mainvalt_sep_test.exit.i_0 a!4)
                 (=> mainvalt_sep_test.exit.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_137_0 0)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%sm41_0 (store mainv%sm40_0 mainv%_137_0 400)))
                 (=> mainvalt_sep_test.exit.i_0 a!5)
                 (=> mainvalt_sep_test.exit.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_138_0 0)))
                 (=> mainvalt_sep_test.exit.i_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%sm42_0 (store mainv%sm41_0 mainv%_138_0 500)))
                 (=> mainvalt_sep_test.exit.i_0 a!6)
                 (=> mainvalt_sep_test.exit.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_139_0 0)))
                 (=> mainvalt_sep_test.exit.i_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%sm43_0 (store mainv%sm42_0 mainv%_139_0 640)))
                 (=> mainvalt_sep_test.exit.i_0 a!7)
                 (=> mainvalt_sep_test.exit.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_140_0 0)))
                 (=> mainvalt_sep_test.exit.i_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%sm44_0 (store mainv%sm43_0 mainv%_140_0 740)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_141_0
                        (select mainv%sm26_0 mainv%High_Confidence_0)))
                 a!8
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_143_0
                        (select mainv%sm29_0 mainv%Own_Tracked_Alt_Rate_0)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_144_0 (< mainv%_143_0 601)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%or.cond.i8.i_0 (and mainv%_142_0 mainv%_144_0)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_145_0
                        (select mainv%sm25_0 mainv%Cur_Vertical_Sep_0)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_146_0 (> mainv%_145_0 600)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%or.cond11.i9.i_0
                        (and mainv%or.cond.i8.i_0 mainv%_146_0)))
                 (=> mainv_147_0 (and mainv_147_0 mainvalt_sep_test.exit.i_0))
                 (=> (and mainv_147_0 mainvalt_sep_test.exit.i_0)
                     mainv%or.cond11.i9.i_0)
                 (=> mainv_147_0
                     (= mainv%_148_0
                        (select mainv%sm35_0 mainv%Other_Capability_0)))
                 (=> mainv_147_0 (= mainv%_149_0 (= mainv%_148_0 1)))
                 (=> mainv_147_0
                     (= mainv%_150_0 (select mainv%sm34_0 mainv%Other_RAC_0)))
                 a!9
                 (=> mainv_147_0
                     (= mainv%_152_0
                        (select mainv%sm27_0 mainv%Two_of_Three_Reports_Valid_0)))
                 (=> mainv_147_0 (= mainv%_153_0 (= mainv%_152_0 0)))
                 (=> mainv_147_0
                     (= mainv%_154_0 (or mainv%_151_0 mainv%_153_0)))
                 (=> mainv_147_0
                     (= mainv%or.cond5.i10.i_0 (and mainv%_149_0 mainv%_154_0)))
                 (=> mainv_155_0 (and mainv_155_0 mainv_147_0))
                 (=> (and mainv_155_0 mainv_147_0) (not mainv%or.cond5.i10.i_0))
                 (=> mainv_155_0
                     (= mainv%_156_0
                        (select mainv%sm36_0 mainv%Climb_Inhibit_0)))
                 (=> mainv_155_0 (= mainv%_157_0 (= mainv%_156_0 0)))
                 (=> mainv_155_0 (= mainv%_158_0 (+ mainv%_136_3 100)))
                 (=> mainv_155_0
                     (= mainv%_159_0
                        (ite mainv%_157_0 mainv%_136_3 mainv%_158_0)))
                 (=> mainv_155_0 (= mainv%_160_0 (> mainv%_159_0 mainv%_135_3)))
                 (=> mainv_168_0 (and mainv_168_0 mainv_155_0))
                 (=> (and mainv_168_0 mainv_155_0) (not mainv%_160_0))
                 (=> mainv_168_0 (= mainv%_169_0 (< mainv%_134_3 mainv%_133_3)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (and mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                          mainv_168_0))
                 (=> (and mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                          mainv_168_0)
                     mainv%_169_0)
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (= mainv%_170_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     a!10)
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_171_0 0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (= mainv%_172_0 (select mainv%sm44_0 mainv%_171_0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (= mainv%_173_0 (< mainv%_136_3 mainv%_172_0)))
                 (=> mainv_161_0 (and mainv_161_0 mainv_155_0))
                 (=> (and mainv_161_0 mainv_155_0) mainv%_160_0)
                 (=> mainv_161_0 (= mainv%_162_0 (< mainv%_133_3 mainv%_134_3)))
                 (=> mainv_163_0 (and mainv_163_0 mainv_161_0))
                 (=> (and mainv_163_0 mainv_161_0) mainv%_162_0)
                 (=> mainv_163_0
                     (= mainv%_164_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainv_163_0 a!11)
                 (=> mainv_163_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_165_0 0)))
                 (=> mainv_163_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainv_163_0
                     (= mainv%_166_0 (select mainv%sm44_0 mainv%_165_0)))
                 (=> mainv_163_0 (= mainv%_167_0 (< mainv%_135_3 mainv%_166_0)))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge6_0)|
                     mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0)
                 (=> |tuple(mainv_163_0, mainv.critedge6_0)| mainv_163_0)
                 (=> |tuple(mainv_161_0, mainv.critedge6_0)| mainv_161_0)
                 (=> mainv.critedge6_0
                     (or |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge6_0)|
                         |tuple(mainv_163_0, mainv.critedge6_0)|
                         |tuple(mainv_161_0, mainv.critedge6_0)|))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge6_0)|
                     (not mainv%_173_0))
                 (=> |tuple(mainv_163_0, mainv.critedge6_0)| mainv%_167_0)
                 (=> |tuple(mainv_161_0, mainv.critedge6_0)| (not mainv%_162_0))
                 (=> mainv.critedge6_0
                     (= mainv%_174_0 (< mainv%_133_3 mainv%_134_3)))
                 (=> mainv.critedge6_0
                     (= mainv%phitmp.i13.i_0 (ite mainv%_174_0 1 0)))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                     mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0)
                 (=> |tuple(mainv_163_0, mainv.critedge7_0)| mainv_163_0)
                 (=> |tuple(mainv_168_0, mainv.critedge7_0)| mainv_168_0)
                 (=> mainv.critedge7_0
                     (or |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                         |tuple(mainv_163_0, mainv.critedge7_0)|
                         |tuple(mainv_168_0, mainv.critedge7_0)|
                         (and mainv.critedge7_0 mainv.critedge6_0)))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                     mainv%_173_0)
                 (=> |tuple(mainv_163_0, mainv.critedge7_0)| (not mainv%_167_0))
                 (=> |tuple(mainv_168_0, mainv.critedge7_0)| (not mainv%_169_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                     (= mainv%_175_0 0))
                 (=> |tuple(mainv_163_0, mainv.critedge7_0)| (= mainv%_175_1 0))
                 (=> |tuple(mainv_168_0, mainv.critedge7_0)| (= mainv%_175_2 0))
                 (=> (and mainv.critedge7_0 mainv.critedge6_0)
                     (= mainv%_175_3 mainv%phitmp.i13.i_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                     (= mainv%_175_4 mainv%_175_0))
                 (=> |tuple(mainv_163_0, mainv.critedge7_0)|
                     (= mainv%_175_4 mainv%_175_1))
                 (=> |tuple(mainv_168_0, mainv.critedge7_0)|
                     (= mainv%_175_4 mainv%_175_2))
                 (=> (and mainv.critedge7_0 mainv.critedge6_0)
                     (= mainv%_175_4 mainv%_175_3))
                 (=> mainv_183_0 (and mainv_183_0 mainv.critedge7_0))
                 (=> (and mainv_183_0 mainv.critedge7_0) (not mainv%_160_0))
                 (=> mainv_183_0 (= mainv%_184_0 (< mainv%_134_3 mainv%_133_3)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (and mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                          mainv_183_0))
                 (=> (and mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                          mainv_183_0)
                     mainv%_184_0)
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (= mainv%_185_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     a!12)
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_186_0 0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (= mainv%_187_0 (select mainv%sm44_0 mainv%_186_0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (= mainv%_188_0 (< mainv%_136_3 mainv%_187_0)))
                 (=> mainv_176_0 (and mainv_176_0 mainv.critedge7_0))
                 (=> (and mainv_176_0 mainv.critedge7_0) mainv%_160_0)
                 (=> mainv_176_0 (= mainv%_177_0 (< mainv%_133_3 mainv%_134_3)))
                 (=> mainv_178_0 (and mainv_178_0 mainv_176_0))
                 (=> (and mainv_178_0 mainv_176_0) mainv%_177_0)
                 (=> mainv_178_0
                     (= mainv%_179_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainv_178_0 a!13)
                 (=> mainv_178_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_180_0 0)))
                 (=> mainv_178_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainv_178_0
                     (= mainv%_181_0 (select mainv%sm44_0 mainv%_180_0)))
                 (=> mainv_178_0 (= mainv%_182_0 (< mainv%_135_3 mainv%_181_0)))
                 (=> |tuple(mainv_178_0, mainv.critedge9_0)| mainv_178_0)
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9_0)|
                     mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0)
                 (=> |tuple(mainv_183_0, mainv.critedge9_0)| mainv_183_0)
                 (=> mainv.critedge9_0
                     (or |tuple(mainv_178_0, mainv.critedge9_0)|
                         |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9_0)|
                         |tuple(mainv_183_0, mainv.critedge9_0)|))
                 (=> |tuple(mainv_178_0, mainv.critedge9_0)| (not mainv%_182_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9_0)|
                     (not mainv%_188_0))
                 (=> |tuple(mainv_183_0, mainv.critedge9_0)| (not mainv%_184_0))
                 (=> mainv.critedge9_0
                     (= mainv%_189_0 (< mainv%_134_3 mainv%_133_3)))
                 (=> mainv.critedge9_0
                     (= mainv%phitmp9.i14.i_0 (ite mainv%_189_0 1 0)))
                 a!14
                 (=> mainv.critedge9_0
                     (= mainv%or.cond7.i15.i_0 (and mainv%_190_0 mainv%_189_0)))
                 (=> |tuple(mainv_178_0, mainv.critedge9.thread_0)| mainv_178_0)
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9.thread_0)|
                     mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0)
                 (=> |tuple(mainv_176_0, mainv.critedge9.thread_0)| mainv_176_0)
                 (=> |tuple(mainv.critedge9_0, mainv.critedge9.thread_0)|
                     mainv.critedge9_0)
                 (=> mainv.critedge9.thread_0
                     (or |tuple(mainv_178_0, mainv.critedge9.thread_0)|
                         |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9.thread_0)|
                         |tuple(mainv_176_0, mainv.critedge9.thread_0)|
                         |tuple(mainv.critedge9_0, mainv.critedge9.thread_0)|))
                 (=> |tuple(mainv_178_0, mainv.critedge9.thread_0)|
                     mainv%_182_0)
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9.thread_0)|
                     mainv%_188_0)
                 (=> |tuple(mainv_176_0, mainv.critedge9.thread_0)|
                     (not mainv%_177_0))
                 (=> |tuple(mainv.critedge9_0, mainv.critedge9.thread_0)|
                     (not mainv%or.cond7.i15.i_0))
                 (=> |tuple(mainv_178_0, mainv.critedge9.thread_0)|
                     (= mainv%_191_0 0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9.thread_0)|
                     (= mainv%_191_1 0))
                 (=> |tuple(mainv_176_0, mainv.critedge9.thread_0)|
                     (= mainv%_191_2 0))
                 (=> |tuple(mainv.critedge9_0, mainv.critedge9.thread_0)|
                     (= mainv%_191_3 mainv%phitmp9.i14.i_0))
                 (=> |tuple(mainv_178_0, mainv.critedge9.thread_0)|
                     (= mainv%_191_4 mainv%_191_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9.thread_0)|
                     (= mainv%_191_4 mainv%_191_1))
                 (=> |tuple(mainv_176_0, mainv.critedge9.thread_0)|
                     (= mainv%_191_4 mainv%_191_2))
                 (=> |tuple(mainv.critedge9_0, mainv.critedge9.thread_0)|
                     (= mainv%_191_4 mainv%_191_3))
                 (=> mainv.critedge9.thread_0
                     (= mainv%_192_0 (= mainv%_175_4 0)))
                 (=> mainv_193_0 (and mainv_193_0 mainv.critedge9.thread_0))
                 (=> (and mainv_193_0 mainv.critedge9.thread_0) mainv%_192_0)
                 (=> mainv_193_0 (= mainv%_194_0 (= mainv%_191_4 0)))
                 (=> mainv_193_0 (= mainv%..i16.i_0 (ite mainv%_194_0 0 2)))
                 (=> |tuple(mainv.critedge9.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv.critedge9.thread_0)
                 (=> |tuple(mainv.critedge9_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv.critedge9_0)
                 (=> |tuple(mainv_147_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv_147_0)
                 (=> |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainvalt_sep_test.exit.i_0)
                 (=> mainvAllRepair_correct_alt_sep_test.exit.i_0
                     (or (and mainvAllRepair_correct_alt_sep_test.exit.i_0
                              mainv_193_0)
                         |tuple(mainv.critedge9.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                         |tuple(mainv.critedge9_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                         |tuple(mainv_147_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                         |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|))
                 (=> |tuple(mainv.critedge9.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (not mainv%_192_0))
                 (=> |tuple(mainv.critedge9_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv%or.cond7.i15.i_0)
                 (=> |tuple(mainv_147_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv%or.cond5.i10.i_0)
                 (=> |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (not mainv%or.cond11.i9.i_0))
                 (=> (and mainvAllRepair_correct_alt_sep_test.exit.i_0
                          mainv_193_0)
                     (= mainv%.0.i17.i_0 mainv%..i16.i_0))
                 (=> |tuple(mainv.critedge9.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i17.i_1 1))
                 (=> |tuple(mainv.critedge9_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i17.i_2 0))
                 (=> |tuple(mainv_147_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i17.i_3 0))
                 (=> |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i17.i_4 0))
                 (=> (and mainvAllRepair_correct_alt_sep_test.exit.i_0
                          mainv_193_0)
                     (= mainv%.0.i17.i_5 mainv%.0.i17.i_0))
                 (=> |tuple(mainv.critedge9.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i17.i_5 mainv%.0.i17.i_1))
                 (=> |tuple(mainv.critedge9_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i17.i_5 mainv%.0.i17.i_2))
                 (=> |tuple(mainv_147_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i17.i_5 mainv%.0.i17.i_3))
                 (=> |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i17.i_5 mainv%.0.i17.i_4))
                 (=> mainvAllRepair_correct_alt_sep_test.exit.i_0
                     (= mainv%_195_0 (= mainv%.0.i.i_3 mainv%.0.i17.i_5)))
                 (=> mainvAllRepair_correct_alt_sep_test.exit.i_0
                     (not mainv%_195_0))
                 (=> mainvAllRepair_correct_alt_sep_test.exit.i.split_0
                     (and mainvAllRepair_correct_alt_sep_test.exit.i.split_0
                          mainvAllRepair_correct_alt_sep_test.exit.i_0))
                 mainvAllRepair_correct_alt_sep_test.exit.i.split_0)))
  (=> a!15 mainvAllRepair_correct_alt_sep_test.exit.i.split))))
(constraint (=> (and (mainv_58!_Cond vg_0
                         vfind_condition_0
                         vPositive_RA_Alt_Thresh_0
                         mainv%Alt_Layer_Value_0
                         mainv%Up_Separation_0
                         mainv%Down_Separation_0
                         mainv%Cur_Vertical_Sep_0
                         mainv%Own_Tracked_Alt_0
                         mainv%Other_Tracked_Alt_0
                         mainv%High_Confidence_0
                         mainv%Own_Tracked_Alt_Rate_0
                         mainv%Other_Capability_0
                         mainv%Two_of_Three_Reports_Valid_0
                         mainv%Other_RAC_0
                         mainv%Climb_Inhibit_0
                         mainv%sm25_0
                         mainv%sm26_0
                         mainv%sm27_0
                         mainv%sm28_0
                         mainv%sm29_0
                         mainv%sm30_0
                         mainv%sm31_0
                         mainv%sm32_0
                         mainv%sm33_0
                         mainv%sm34_0
                         mainv%sm35_0
                         mainv%sm36_0
                         mainv%sm40_0)
         (mainv_58 mainv%sm31_0
                   mainv%Alt_Layer_Value_0
                   vPositive_RA_Alt_Thresh_0
                   mainv%sm36_0
                   mainv%Climb_Inhibit_0
                   mainv%sm35_0
                   mainv%Other_Capability_0
                   mainv%sm34_0
                   mainv%Other_RAC_0
                   mainv%sm27_0
                   mainv%Two_of_Three_Reports_Valid_0
                   mainv%sm40_0
                   mainv%sm26_0
                   mainv%High_Confidence_0
                   mainv%sm29_0
                   mainv%Own_Tracked_Alt_Rate_0
                   mainv%sm25_0
                   mainv%Cur_Vertical_Sep_0
                   mainv%sm28_0
                   mainv%Own_Tracked_Alt_0
                   mainv%sm30_0
                   mainv%Other_Tracked_Alt_0
                   mainv%sm33_0
                   mainv%Down_Separation_0
                   vg_0
                   mainv%sm32_0
                   mainv%Up_Separation_0
                   vfind_condition_0)
         true
         (= mainv%_59_0 vfind_condition_0)
         (=> mainv_65_0 (and mainv_65_0 mainv_58_0))
         (=> (and mainv_65_0 mainv_58_0) (not mainv%_60_0))
         mainv_65_0)
    (mainv_65 mainv%sm31_0
              mainv%Alt_Layer_Value_0
              vPositive_RA_Alt_Thresh_0
              mainv%sm36_0
              mainv%Climb_Inhibit_0
              mainv%sm35_0
              mainv%Other_Capability_0
              mainv%sm34_0
              mainv%Other_RAC_0
              mainv%sm27_0
              mainv%Two_of_Three_Reports_Valid_0
              mainv%sm40_0
              mainv%sm26_0
              mainv%High_Confidence_0
              mainv%sm29_0
              mainv%Own_Tracked_Alt_Rate_0
              mainv%sm25_0
              mainv%Cur_Vertical_Sep_0
              mainv%sm28_0
              mainv%Own_Tracked_Alt_0
              mainv%sm30_0
              mainv%Other_Tracked_Alt_0
              mainv%sm33_0
              mainv%Down_Separation_0
              vg_0
              mainv%sm32_0
              mainv%Up_Separation_0
              vfind_condition_0)))
(constraint (=> (and (not (mainv_58!_Cond vg_0
                              vfind_condition_0
                              vPositive_RA_Alt_Thresh_0
                              mainv%Alt_Layer_Value_0
                              mainv%Up_Separation_0
                              mainv%Down_Separation_0
                              mainv%Cur_Vertical_Sep_0
                              mainv%Own_Tracked_Alt_0
                              mainv%Other_Tracked_Alt_0
                              mainv%High_Confidence_0
                              mainv%Own_Tracked_Alt_Rate_0
                              mainv%Other_Capability_0
                              mainv%Two_of_Three_Reports_Valid_0
                              mainv%Other_RAC_0
                              mainv%Climb_Inhibit_0
                              mainv%sm25_0
                              mainv%sm26_0
                              mainv%sm27_0
                              mainv%sm28_0
                              mainv%sm29_0
                              mainv%sm30_0
                              mainv%sm31_0
                              mainv%sm32_0
                              mainv%sm33_0
                              mainv%sm34_0
                              mainv%sm35_0
                              mainv%sm36_0
                              mainv%sm40_0))
         (mainv_58 mainv%sm31_0
                   mainv%Alt_Layer_Value_0
                   vPositive_RA_Alt_Thresh_0
                   mainv%sm36_0
                   mainv%Climb_Inhibit_0
                   mainv%sm35_0
                   mainv%Other_Capability_0
                   mainv%sm34_0
                   mainv%Other_RAC_0
                   mainv%sm27_0
                   mainv%Two_of_Three_Reports_Valid_0
                   mainv%sm40_0
                   mainv%sm26_0
                   mainv%High_Confidence_0
                   mainv%sm29_0
                   mainv%Own_Tracked_Alt_Rate_0
                   mainv%sm25_0
                   mainv%Cur_Vertical_Sep_0
                   mainv%sm28_0
                   mainv%Own_Tracked_Alt_0
                   mainv%sm30_0
                   mainv%Other_Tracked_Alt_0
                   mainv%sm33_0
                   mainv%Down_Separation_0
                   vg_0
                   mainv%sm32_0
                   mainv%Up_Separation_0
                   vfind_condition_0)
         true
         (= mainv%_59_0 vfind_condition_0)
         (=> mainv_61_0 (and mainv_61_0 mainv_58_0))
         (=> (and mainv_61_0 mainv_58_0) mainv%_60_0)
         mainv_61_0)
    (mainv_61 mainv%sm31_0
              mainv%Alt_Layer_Value_0
              vPositive_RA_Alt_Thresh_0
              mainv%sm36_0
              mainv%Climb_Inhibit_0
              mainv%sm35_0
              mainv%Other_Capability_0
              mainv%sm34_0
              mainv%Other_RAC_0
              mainv%sm27_0
              mainv%Two_of_Three_Reports_Valid_0
              mainv%sm40_0
              mainv%sm26_0
              mainv%High_Confidence_0
              mainv%sm29_0
              mainv%Own_Tracked_Alt_Rate_0
              mainv%sm25_0
              mainv%Cur_Vertical_Sep_0
              mainv%sm28_0
              mainv%Own_Tracked_Alt_0
              mainv%sm30_0
              mainv%Other_Tracked_Alt_0
              mainv%sm33_0
              mainv%Down_Separation_0
              vg_0
              mainv%sm32_0
              mainv%Up_Separation_0
              vfind_condition_0)))
(constraint (=> (and (mainv.critedge1!_Cond
           vg_0
           vPositive_RA_Alt_Thresh_0
           mainv%Alt_Layer_Value_0
           mainv%Up_Separation_0
           mainv%Down_Separation_0
           mainv%Cur_Vertical_Sep_0
           mainv%Own_Tracked_Alt_0
           mainv%Other_Tracked_Alt_0
           mainv%High_Confidence_0
           mainv%Own_Tracked_Alt_Rate_0
           mainv%Other_Capability_0
           mainv%Two_of_Three_Reports_Valid_0
           mainv%Other_RAC_0
           mainv%Climb_Inhibit_0
           mainv%sm25_0
           mainv%sm26_0
           mainv%sm27_0
           mainv%sm28_0
           mainv%sm29_0
           mainv%sm30_0
           mainv%sm31_0
           mainv%sm32_0
           mainv%sm33_0
           mainv%sm34_0
           mainv%sm35_0
           mainv%sm36_0
           mainv%sm40_0
           mainv%_92_0)
         (mainv.critedge1 mainv%sm31_0
                          mainv%Alt_Layer_Value_0
                          vPositive_RA_Alt_Thresh_0
                          mainv%sm36_0
                          mainv%Climb_Inhibit_0
                          mainv%sm35_0
                          mainv%Other_Capability_0
                          mainv%sm34_0
                          mainv%Other_RAC_0
                          mainv%sm27_0
                          mainv%Two_of_Three_Reports_Valid_0
                          mainv%sm40_0
                          mainv%sm26_0
                          mainv%High_Confidence_0
                          mainv%sm29_0
                          mainv%Own_Tracked_Alt_Rate_0
                          mainv%sm25_0
                          mainv%Cur_Vertical_Sep_0
                          mainv%_92_0
                          mainv%sm28_0
                          mainv%Own_Tracked_Alt_0
                          mainv%sm30_0
                          mainv%Other_Tracked_Alt_0
                          mainv%sm33_0
                          mainv%Down_Separation_0
                          vg_0
                          mainv%sm32_0
                          mainv%Up_Separation_0
                          vfind_condition_0)
         true
         (= mainv%_93_0 vfind_condition_0)
         (=> mainv_99_0 (and mainv_99_0 mainv.critedge1_0))
         (=> (and mainv_99_0 mainv.critedge1_0) (not mainv%_94_0))
         mainv_99_0)
    (mainv_99 mainv%sm31_0
              mainv%Alt_Layer_Value_0
              vPositive_RA_Alt_Thresh_0
              mainv%sm36_0
              mainv%Climb_Inhibit_0
              mainv%sm35_0
              mainv%Other_Capability_0
              mainv%sm34_0
              mainv%Other_RAC_0
              mainv%sm27_0
              mainv%Two_of_Three_Reports_Valid_0
              mainv%sm40_0
              mainv%sm26_0
              mainv%High_Confidence_0
              mainv%sm29_0
              mainv%Own_Tracked_Alt_Rate_0
              mainv%sm25_0
              mainv%Cur_Vertical_Sep_0
              mainv%_92_0
              mainv%sm28_0
              mainv%Own_Tracked_Alt_0
              mainv%sm30_0
              mainv%Other_Tracked_Alt_0
              mainv%sm33_0
              mainv%Down_Separation_0
              mainv%sm32_0
              mainv%Up_Separation_0)))
(constraint (=> (and (not (mainv.critedge1!_Cond
                vg_0
                vPositive_RA_Alt_Thresh_0
                mainv%Alt_Layer_Value_0
                mainv%Up_Separation_0
                mainv%Down_Separation_0
                mainv%Cur_Vertical_Sep_0
                mainv%Own_Tracked_Alt_0
                mainv%Other_Tracked_Alt_0
                mainv%High_Confidence_0
                mainv%Own_Tracked_Alt_Rate_0
                mainv%Other_Capability_0
                mainv%Two_of_Three_Reports_Valid_0
                mainv%Other_RAC_0
                mainv%Climb_Inhibit_0
                mainv%sm25_0
                mainv%sm26_0
                mainv%sm27_0
                mainv%sm28_0
                mainv%sm29_0
                mainv%sm30_0
                mainv%sm31_0
                mainv%sm32_0
                mainv%sm33_0
                mainv%sm34_0
                mainv%sm35_0
                mainv%sm36_0
                mainv%sm40_0
                mainv%_92_0))
         (mainv.critedge1 mainv%sm31_0
                          mainv%Alt_Layer_Value_0
                          vPositive_RA_Alt_Thresh_0
                          mainv%sm36_0
                          mainv%Climb_Inhibit_0
                          mainv%sm35_0
                          mainv%Other_Capability_0
                          mainv%sm34_0
                          mainv%Other_RAC_0
                          mainv%sm27_0
                          mainv%Two_of_Three_Reports_Valid_0
                          mainv%sm40_0
                          mainv%sm26_0
                          mainv%High_Confidence_0
                          mainv%sm29_0
                          mainv%Own_Tracked_Alt_Rate_0
                          mainv%sm25_0
                          mainv%Cur_Vertical_Sep_0
                          mainv%_92_0
                          mainv%sm28_0
                          mainv%Own_Tracked_Alt_0
                          mainv%sm30_0
                          mainv%Other_Tracked_Alt_0
                          mainv%sm33_0
                          mainv%Down_Separation_0
                          vg_0
                          mainv%sm32_0
                          mainv%Up_Separation_0
                          vfind_condition_0)
         true
         (= mainv%_93_0 vfind_condition_0)
         (=> mainv_95_0 (and mainv_95_0 mainv.critedge1_0))
         (=> (and mainv_95_0 mainv.critedge1_0) mainv%_94_0)
         mainv_95_0)
    (mainv_95 mainv%sm31_0
              mainv%Alt_Layer_Value_0
              vPositive_RA_Alt_Thresh_0
              mainv%sm36_0
              mainv%Climb_Inhibit_0
              mainv%sm35_0
              mainv%Other_Capability_0
              mainv%sm34_0
              mainv%Other_RAC_0
              mainv%sm27_0
              mainv%Two_of_Three_Reports_Valid_0
              mainv%sm40_0
              mainv%sm26_0
              mainv%High_Confidence_0
              mainv%sm29_0
              mainv%Own_Tracked_Alt_Rate_0
              mainv%sm25_0
              mainv%Cur_Vertical_Sep_0
              mainv%_92_0
              mainv%sm28_0
              mainv%Own_Tracked_Alt_0
              mainv%sm30_0
              mainv%Other_Tracked_Alt_0
              mainv%sm33_0
              mainv%Down_Separation_0
              vg_0
              mainv%sm32_0
              mainv%Up_Separation_0)))
(constraint (=> mainvAllRepair_correct_alt_sep_test.exit.i.split false))
(check-synth)
