;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -207, <-126
	SPL @0, 2
	SUB <0, @0
	SUB -207, <-126
	CMP -207, <-156
	JMP <-127, 100
	SUB 0, 402
	SLT @0, @2
	CMP 12, @10
	ADD 210, 30
	SUB #12, @200
	SPL @300, 90
	MOV @-127, 100
	MOV @-127, 100
	MOV -1, <-20
	SUB #9, -79
	CMP -12, @10
	CMP -12, @10
	SUB #12, @200
	SUB #12, @200
	SUB -207, <-126
	SLT 30, 9
	SUB -100, -300
	CMP 600, 2
	CMP #10, @-79
	ADD 200, 48
	JMZ 200, 48
	JMZ 200, 48
	SUB 0, 402
	JMP <-127, 100
	SUB #12, @200
	SUB 12, @10
	SUB #12, @900
	SPL 0, <402
	SPL 0, <402
	ADD 210, 60
	MOV -7, <-20
	SPL @300, 90
	CMP #280, <1
	SUB -103, -103
	ADD #-160, 509
	ADD #-160, 509
	MOV -1, <-20
	SPL 0, <402
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
