$date
	Sat Mar 11 17:09:53 2023
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module a_counter_tb $end
$var wire 5 ! q [4:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module r1 $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 5 $ q [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
1#
0"
b0 !
$end
#500
1"
#1000
0"
#1500
1"
0#
#2000
b1 !
b1 $
0"
#2500
1"
#3000
b10 !
b10 $
0"
#3500
1"
#4000
b11 !
b11 $
0"
#4500
1"
#5000
b100 !
b100 $
0"
#5500
1"
#6000
b101 !
b101 $
0"
#6500
1"
#7000
b110 !
b110 $
0"
#7500
1"
#8000
b111 !
b111 $
0"
#8500
1"
#9000
b1000 !
b1000 $
0"
#9500
1"
#10000
b1001 !
b1001 $
0"
#10500
1"
#11000
b1010 !
b1010 $
0"
#11500
1"
#12000
b1011 !
b1011 $
0"
#12500
1"
#13000
b1100 !
b1100 $
0"
#13500
1"
#14000
b1101 !
b1101 $
0"
#14500
1"
#15000
b1110 !
b1110 $
0"
#15500
1"
#16000
b1111 !
b1111 $
0"
#16500
1"
#17000
b10000 !
b10000 $
0"
#17500
1"
#18000
b10001 !
b10001 $
0"
#18500
1"
#19000
b10010 !
b10010 $
0"
#19500
1"
1#
#20000
b0 !
b0 $
0"
#20500
1"
0#
#21000
b1 !
b1 $
0"
#21500
1"
#22000
b10 !
b10 $
0"
#22500
1"
