#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Apr  2 12:06:18 2018
# Process ID: 18505
# Current directory: /archive/scripts/ECE3570Lab2/ECE3570Lab2.runs/synth_1
# Command line: vivado -log CPU10Bits_Test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU10Bits_Test.tcl
# Log file: /archive/scripts/ECE3570Lab2/ECE3570Lab2.runs/synth_1/CPU10Bits_Test.vds
# Journal file: /archive/scripts/ECE3570Lab2/ECE3570Lab2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source CPU10Bits_Test.tcl -notrace
Command: synth_design -top CPU10Bits_Test -part xc7k160tifbg484-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18571 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ALUTest [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ALU [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:100]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ALU_mux [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:126]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Complementor [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:147]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Comparator [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:165]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Shifter [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:229]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FullAdder_10Bit [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:252]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FullAdder_1Bit [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:274]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module RegisterFileTest [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:22]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module RegisterFile [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:84]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module RegisterTest [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:136]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module reg_decode [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:173]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Register_10bit_PC [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:195]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Register_10bit [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:214]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Register_10bit_StackPointer [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:233]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Register_Pipeline_38bit [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:252]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Register_Pipeline_14bit [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:271]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module InstructionMemory [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Memory.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DataMemory [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Memory.v:139]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ALUTest [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ALU [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:100]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ALU_mux [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:126]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Complementor [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:147]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Comparator [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:165]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Shifter [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:229]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FullAdder_10Bit [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:252]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FullAdder_1Bit [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:274]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module RegisterFileTest [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:22]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module RegisterFile [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:84]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module RegisterTest [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:136]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module reg_decode [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:173]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Register_10bit_PC [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:195]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Register_10bit [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:214]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Register_10bit_StackPointer [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:233]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Register_Pipeline_38bit [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:252]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Register_Pipeline_14bit [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:271]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ControlUnitTest [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:22]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ControlUnit [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:87]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module mem_write_mux [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:158]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module mem_to_reg_mux [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:170]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module reg_read1_addr_mux [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:183]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module reg_write_addr_control_mux [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:209]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ALU_source1_control_mux [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:231]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ALU_source2_control_mux [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:254]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pc_control_mux [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:275]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ALU_op_mux [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:296]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module reg_write_mux [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:321]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module InstructionMemory [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Memory.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DataMemory [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Memory.v:139]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FetchUnitTest [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/FetchUnit.v:28]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FetchUnit [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/FetchUnit.v:67]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ForwardingUnitTest [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ForwardingUnit.v:22]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ForwardingUnit [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ForwardingUnit.v:100]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1258.605 ; gain = 84.277 ; free physical = 2026 ; free virtual = 22549
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU10Bits_Test' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:29]
INFO: [Synth 8-638] synthesizing module 'CPU10Bits_Pipelined' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:53]
INFO: [Synth 8-638] synthesizing module 'ForwardingUnit' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ForwardingUnit.v:100]
INFO: [Synth 8-256] done synthesizing module 'ForwardingUnit' (1#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ForwardingUnit.v:100]
INFO: [Synth 8-638] synthesizing module 'Fetch_Decode_Stage' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:275]
INFO: [Synth 8-638] synthesizing module 'branch_comparator' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:639]
INFO: [Synth 8-256] done synthesizing module 'branch_comparator' (2#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:639]
INFO: [Synth 8-638] synthesizing module 'FetchUnit' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/FetchUnit.v:67]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (3#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-638] synthesizing module 'Register_10bit_PC' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:195]
INFO: [Synth 8-256] done synthesizing module 'Register_10bit_PC' (4#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:195]
INFO: [Synth 8-638] synthesizing module 'FullAdder_10Bit' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:252]
INFO: [Synth 8-638] synthesizing module 'FullAdder_1Bit' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:274]
INFO: [Synth 8-256] done synthesizing module 'FullAdder_1Bit' (5#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:274]
INFO: [Synth 8-256] done synthesizing module 'FullAdder_10Bit' (6#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:252]
INFO: [Synth 8-226] default block is never used [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/FetchUnit.v:106]
INFO: [Synth 8-256] done synthesizing module 'FetchUnit' (7#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/FetchUnit.v:67]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:87]
INFO: [Synth 8-638] synthesizing module 'reg_write_mux' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:321]
INFO: [Synth 8-256] done synthesizing module 'reg_write_mux' (8#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:321]
INFO: [Synth 8-638] synthesizing module 'ALU_op_mux' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:296]
INFO: [Synth 8-256] done synthesizing module 'ALU_op_mux' (9#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:296]
INFO: [Synth 8-638] synthesizing module 'pc_control_mux' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:275]
INFO: [Synth 8-256] done synthesizing module 'pc_control_mux' (10#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:275]
INFO: [Synth 8-638] synthesizing module 'reg_write_addr_control_mux' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:209]
INFO: [Synth 8-256] done synthesizing module 'reg_write_addr_control_mux' (11#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:209]
INFO: [Synth 8-638] synthesizing module 'reg_read1_addr_mux' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:183]
INFO: [Synth 8-256] done synthesizing module 'reg_read1_addr_mux' (12#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:183]
INFO: [Synth 8-638] synthesizing module 'ALU_source1_control_mux' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:231]
INFO: [Synth 8-256] done synthesizing module 'ALU_source1_control_mux' (13#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:231]
INFO: [Synth 8-638] synthesizing module 'ALU_source2_control_mux' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:254]
INFO: [Synth 8-256] done synthesizing module 'ALU_source2_control_mux' (14#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:254]
INFO: [Synth 8-638] synthesizing module 'mem_write_mux' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:158]
INFO: [Synth 8-256] done synthesizing module 'mem_write_mux' (15#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:158]
INFO: [Synth 8-638] synthesizing module 'mem_to_reg_mux' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:170]
INFO: [Synth 8-256] done synthesizing module 'mem_to_reg_mux' (16#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:170]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (17#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ControlUnit.v:87]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:84]
INFO: [Synth 8-638] synthesizing module 'Register_10bit' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:214]
INFO: [Synth 8-256] done synthesizing module 'Register_10bit' (18#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:214]
INFO: [Synth 8-638] synthesizing module 'Register_10bit_StackPointer' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:233]
INFO: [Synth 8-256] done synthesizing module 'Register_10bit_StackPointer' (19#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:233]
INFO: [Synth 8-638] synthesizing module 'reg_decode' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:173]
INFO: [Synth 8-256] done synthesizing module 'reg_decode' (20#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:173]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (21#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:84]
INFO: [Synth 8-638] synthesizing module 'ALU_source1_mux' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:583]
INFO: [Synth 8-226] default block is never used [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:590]
INFO: [Synth 8-256] done synthesizing module 'ALU_source1_mux' (22#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:583]
INFO: [Synth 8-638] synthesizing module 'ALU_source2_mux' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:603]
INFO: [Synth 8-256] done synthesizing module 'ALU_source2_mux' (23#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:603]
INFO: [Synth 8-256] done synthesizing module 'Fetch_Decode_Stage' (24#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:275]
INFO: [Synth 8-638] synthesizing module 'Register_Pipeline_38bit' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:252]
INFO: [Synth 8-256] done synthesizing module 'Register_Pipeline_38bit' (25#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:252]
INFO: [Synth 8-638] synthesizing module 'Execute_Memory_Stage' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:429]
INFO: [Synth 8-638] synthesizing module 'ALU' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:100]
INFO: [Synth 8-638] synthesizing module 'Comparator' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:165]
INFO: [Synth 8-256] done synthesizing module 'Comparator' (26#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:165]
INFO: [Synth 8-638] synthesizing module 'Shifter' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:229]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (27#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:229]
INFO: [Synth 8-638] synthesizing module 'Complementor' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:147]
INFO: [Synth 8-256] done synthesizing module 'Complementor' (28#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:147]
INFO: [Synth 8-638] synthesizing module 'ALU_mux' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:126]
INFO: [Synth 8-226] default block is never used [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:136]
INFO: [Synth 8-256] done synthesizing module 'ALU_mux' (29#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:126]
INFO: [Synth 8-256] done synthesizing module 'ALU' (30#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/ALU.v:100]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Memory.v:139]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (31#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Memory.v:139]
INFO: [Synth 8-638] synthesizing module 'write_data_mux' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:624]
INFO: [Synth 8-226] default block is never used [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:631]
INFO: [Synth 8-256] done synthesizing module 'write_data_mux' (32#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:624]
INFO: [Synth 8-256] done synthesizing module 'Execute_Memory_Stage' (33#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:429]
INFO: [Synth 8-638] synthesizing module 'Register_Pipeline_14bit' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:271]
INFO: [Synth 8-256] done synthesizing module 'Register_Pipeline_14bit' (34#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/Registers.v:271]
INFO: [Synth 8-638] synthesizing module 'Write_Back_Stage' [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:505]
INFO: [Synth 8-256] done synthesizing module 'Write_Back_Stage' (35#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:505]
INFO: [Synth 8-256] done synthesizing module 'CPU10Bits_Pipelined' (36#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:53]
WARNING: [Synth 8-85] always block has no event control specified [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:40]
INFO: [Synth 8-256] done synthesizing module 'CPU10Bits_Test' (37#1) [/archive/scripts/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:29]
WARNING: [Synth 8-3331] design reg_read1_addr_mux has unconnected port j_addr[4]
WARNING: [Synth 8-3331] design reg_read1_addr_mux has unconnected port j_addr[3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1286.855 ; gain = 112.527 ; free physical = 2044 ; free virtual = 22568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1286.855 ; gain = 112.527 ; free physical = 2044 ; free virtual = 22567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tifbg484-2L
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tifbg484-2L
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1294.859 ; gain = 120.531 ; free physical = 2045 ; free virtual = 22568
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "reg_write" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pc_control" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "control" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "control" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_write" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_to_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1320.898 ; gain = 146.570 ; free physical = 2028 ; free virtual = 22552
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 140   
+---Registers : 
	               38 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 14    
	   5 Input     10 Bit        Muxes := 1     
	   6 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ForwardingUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   5 Input     10 Bit        Muxes := 1     
	   6 Input     10 Bit        Muxes := 1     
Module branch_comparator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_10bit_PC 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module FullAdder_1Bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FetchUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
Module reg_write_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module ALU_op_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module pc_control_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
Module reg_write_addr_control_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
Module reg_read1_addr_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module ALU_source1_control_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module ALU_source2_control_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
Module mem_write_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mem_to_reg_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module ALU_source1_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module ALU_source2_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module Register_Pipeline_38bit 
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 1     
Module Comparator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
Module Shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module ALU_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module write_data_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module Register_Pipeline_14bit 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_zero/Dout_reg[9]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_zero/Dout_reg[8]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_zero/Dout_reg[7]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_zero/Dout_reg[6]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_zero/Dout_reg[5]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_zero/Dout_reg[4]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_zero/Dout_reg[3]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_zero/Dout_reg[2]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_zero/Dout_reg[1]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_zero/Dout_reg[0]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_t0/Dout_reg[9]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_t0/Dout_reg[8]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_t0/Dout_reg[7]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_t0/Dout_reg[6]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_t0/Dout_reg[5]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_t0/Dout_reg[4]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_t0/Dout_reg[3]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_t0/Dout_reg[2]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_t0/Dout_reg[1]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_t0/Dout_reg[0]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_t1/Dout_reg[9]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_t1/Dout_reg[8]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_t1/Dout_reg[7]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_t1/Dout_reg[6]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_t1/Dout_reg[5]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_t1/Dout_reg[4]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_t1/Dout_reg[3]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_t1/Dout_reg[2]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_t1/Dout_reg[1]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_t1/Dout_reg[0]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_s0/Dout_reg[9]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_s0/Dout_reg[8]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_s0/Dout_reg[7]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_s0/Dout_reg[6]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_s0/Dout_reg[5]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_s0/Dout_reg[4]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_s0/Dout_reg[3]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_s0/Dout_reg[2]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_s0/Dout_reg[1]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_s0/Dout_reg[0]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_sp/Dout_reg[9]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_sp/Dout_reg[8]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_sp/Dout_reg[7]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_sp/Dout_reg[6]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_sp/Dout_reg[5]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_sp/Dout_reg[4]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_sp/Dout_reg[3]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_sp/Dout_reg[2]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_sp/Dout_reg[1]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_sp/Dout_reg[0]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_a0/Dout_reg[9]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_a0/Dout_reg[8]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_a0/Dout_reg[7]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_a0/Dout_reg[6]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_a0/Dout_reg[5]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_a0/Dout_reg[4]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_a0/Dout_reg[3]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_a0/Dout_reg[2]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_a0/Dout_reg[1]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_a0/Dout_reg[0]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_v0/Dout_reg[9]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_v0/Dout_reg[8]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_v0/Dout_reg[7]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_v0/Dout_reg[6]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_v0/Dout_reg[5]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_v0/Dout_reg[4]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_v0/Dout_reg[3]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_v0/Dout_reg[2]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_v0/Dout_reg[1]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_v0/Dout_reg[0]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_ra/Dout_reg[9]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_ra/Dout_reg[8]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_ra/Dout_reg[7]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_ra/Dout_reg[6]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_ra/Dout_reg[5]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_ra/Dout_reg[4]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_ra/Dout_reg[3]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_ra/Dout_reg[2]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_ra/Dout_reg[1]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/rf0/reg_ra/Dout_reg[0]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/fu0/im0/read_data_reg[9]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/fu0/im0/read_data_reg[8]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/fu0/im0/read_data_reg[7]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/fu0/im0/read_data_reg[6]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/fu0/im0/read_data_reg[5]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/fu0/im0/read_data_reg[4]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/fu0/im0/read_data_reg[3]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/fu0/im0/read_data_reg[2]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/fu0/im0/read_data_reg[1]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/fu0/im0/read_data_reg[0]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/fu0/pc_reg/Dout_reg[9]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/fu0/pc_reg/Dout_reg[8]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/fu0/pc_reg/Dout_reg[7]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/fu0/pc_reg/Dout_reg[6]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/fu0/pc_reg/Dout_reg[5]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/fu0/pc_reg/Dout_reg[4]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/fu0/pc_reg/Dout_reg[3]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/fu0/pc_reg/Dout_reg[2]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/fu0/pc_reg/Dout_reg[1]) is unused and will be removed from module CPU10Bits_Test.
WARNING: [Synth 8-3332] Sequential element (cpu0/fds0/fu0/pc_reg/Dout_reg[0]) is unused and will be removed from module CPU10Bits_Test.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1450.695 ; gain = 276.367 ; free physical = 1907 ; free virtual = 22430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|InstructionMemory | p_0_out    | 32x10         | LUT            | 
|CPU10Bits_Test    | p_0_out    | 32x10         | LUT            | 
+------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1450.695 ; gain = 276.367 ; free physical = 1906 ; free virtual = 22429
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1450.695 ; gain = 276.367 ; free physical = 1905 ; free virtual = 22429
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1450.695 ; gain = 276.367 ; free physical = 1906 ; free virtual = 22429
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1450.695 ; gain = 276.367 ; free physical = 1906 ; free virtual = 22429
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1450.695 ; gain = 276.367 ; free physical = 1906 ; free virtual = 22429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1450.695 ; gain = 276.367 ; free physical = 1906 ; free virtual = 22429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1450.695 ; gain = 276.367 ; free physical = 1906 ; free virtual = 22429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1450.695 ; gain = 276.367 ; free physical = 1906 ; free virtual = 22429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1450.695 ; gain = 276.367 ; free physical = 1906 ; free virtual = 22429
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 53 critical warnings and 155 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1450.695 ; gain = 276.367 ; free physical = 1906 ; free virtual = 22429
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1450.703 ; gain = 276.367 ; free physical = 1906 ; free virtual = 22429
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 103 Warnings, 53 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1514.695 ; gain = 353.742 ; free physical = 1864 ; free virtual = 22392
INFO: [Common 17-1381] The checkpoint '/archive/scripts/ECE3570Lab2/ECE3570Lab2.runs/synth_1/CPU10Bits_Test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU10Bits_Test_utilization_synth.rpt -pb CPU10Bits_Test_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1538.707 ; gain = 0.000 ; free physical = 1862 ; free virtual = 22390
INFO: [Common 17-206] Exiting Vivado at Mon Apr  2 12:06:51 2018...
