
shirome.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001c9c8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000498  0801cb58  0801cb58  0002cb58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801cff0  0801cff0  0002cff0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801cff8  0801cff8  0002cff8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0801cffc  0801cffc  0002cffc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001e0  20000000  0801d000  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  000301e0  2**0
                  CONTENTS
  8 .bss          000183ac  200001e0  200001e0  000301e0  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  2001858c  2001858c  000301e0  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  000301e0  2**0
                  CONTENTS, READONLY
 11 .debug_info   0003f972  00000000  00000000  00030210  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000683a  00000000  00000000  0006fb82  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000ca63  00000000  00000000  000763bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000510  00000000  00000000  00082e20  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000e033  00000000  00000000  00083330  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000617b  00000000  00000000  00091363  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  000974de  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004cf0  00000000  00000000  0009755c  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_ranges 00000510  00000000  00000000  0009c250  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801cb40 	.word	0x0801cb40

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0801cb40 	.word	0x0801cb40
 80001d0:	4770      	bx	lr

080001d2 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 80001d2:	4770      	bx	lr

080001d4 <HAL_DeInit>:
{
 80001d4:	b510      	push	{r4, lr}
  __HAL_RCC_APB1_FORCE_RESET();
 80001d6:	4b09      	ldr	r3, [pc, #36]	; (80001fc <HAL_DeInit+0x28>)
 80001d8:	f04f 32ff 	mov.w	r2, #4294967295
  __HAL_RCC_APB1_RELEASE_RESET();
 80001dc:	2400      	movs	r4, #0
  __HAL_RCC_APB1_FORCE_RESET();
 80001de:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 80001e0:	621c      	str	r4, [r3, #32]
  __HAL_RCC_APB2_FORCE_RESET();
 80001e2:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 80001e4:	625c      	str	r4, [r3, #36]	; 0x24
  __HAL_RCC_AHB1_FORCE_RESET();
 80001e6:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 80001e8:	611c      	str	r4, [r3, #16]
  __HAL_RCC_AHB2_FORCE_RESET();
 80001ea:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 80001ec:	615c      	str	r4, [r3, #20]
  __HAL_RCC_AHB3_FORCE_RESET();
 80001ee:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 80001f0:	619c      	str	r4, [r3, #24]
  HAL_MspDeInit();
 80001f2:	f7ff ffee 	bl	80001d2 <HAL_MspDeInit>
}
 80001f6:	4620      	mov	r0, r4
 80001f8:	bd10      	pop	{r4, pc}
 80001fa:	bf00      	nop
 80001fc:	40023800 	.word	0x40023800

08000200 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000200:	b570      	push	{r4, r5, r6, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000202:	4a0e      	ldr	r2, [pc, #56]	; (800023c <HAL_InitTick+0x3c>)
 8000204:	4e0e      	ldr	r6, [pc, #56]	; (8000240 <HAL_InitTick+0x40>)
{
 8000206:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000208:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800020c:	7830      	ldrb	r0, [r6, #0]
 800020e:	fbb3 f3f0 	udiv	r3, r3, r0
 8000212:	6810      	ldr	r0, [r2, #0]
 8000214:	fbb0 f0f3 	udiv	r0, r0, r3
 8000218:	f001 f93c 	bl	8001494 <HAL_SYSTICK_Config>
 800021c:	4604      	mov	r4, r0
 800021e:	b950      	cbnz	r0, 8000236 <HAL_InitTick+0x36>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000220:	2d0f      	cmp	r5, #15
 8000222:	d808      	bhi.n	8000236 <HAL_InitTick+0x36>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000224:	4602      	mov	r2, r0
 8000226:	4629      	mov	r1, r5
 8000228:	f04f 30ff 	mov.w	r0, #4294967295
 800022c:	f001 f8d2 	bl	80013d4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000230:	6075      	str	r5, [r6, #4]
 8000232:	4620      	mov	r0, r4
 8000234:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8000236:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000238:	bd70      	pop	{r4, r5, r6, pc}
 800023a:	bf00      	nop
 800023c:	2000000c 	.word	0x2000000c
 8000240:	20000000 	.word	0x20000000

08000244 <HAL_Init>:
{
 8000244:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000246:	4b0b      	ldr	r3, [pc, #44]	; (8000274 <HAL_Init+0x30>)
 8000248:	681a      	ldr	r2, [r3, #0]
 800024a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800024e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000250:	681a      	ldr	r2, [r3, #0]
 8000252:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000256:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000258:	681a      	ldr	r2, [r3, #0]
 800025a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800025e:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000260:	2003      	movs	r0, #3
 8000262:	f001 f8a5 	bl	80013b0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000266:	2000      	movs	r0, #0
 8000268:	f7ff ffca 	bl	8000200 <HAL_InitTick>
  HAL_MspInit();
 800026c:	f015 f922 	bl	80154b4 <HAL_MspInit>
}
 8000270:	2000      	movs	r0, #0
 8000272:	bd08      	pop	{r3, pc}
 8000274:	40023c00 	.word	0x40023c00

08000278 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000278:	4a03      	ldr	r2, [pc, #12]	; (8000288 <HAL_IncTick+0x10>)
 800027a:	4b04      	ldr	r3, [pc, #16]	; (800028c <HAL_IncTick+0x14>)
 800027c:	6811      	ldr	r1, [r2, #0]
 800027e:	781b      	ldrb	r3, [r3, #0]
 8000280:	440b      	add	r3, r1
 8000282:	6013      	str	r3, [r2, #0]
 8000284:	4770      	bx	lr
 8000286:	bf00      	nop
 8000288:	2000022c 	.word	0x2000022c
 800028c:	20000000 	.word	0x20000000

08000290 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000290:	4b01      	ldr	r3, [pc, #4]	; (8000298 <HAL_GetTick+0x8>)
 8000292:	6818      	ldr	r0, [r3, #0]
}
 8000294:	4770      	bx	lr
 8000296:	bf00      	nop
 8000298:	2000022c 	.word	0x2000022c

0800029c <HAL_GetTickPrio>:
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
  return uwTickPrio;
}
 800029c:	4b01      	ldr	r3, [pc, #4]	; (80002a4 <HAL_GetTickPrio+0x8>)
 800029e:	6858      	ldr	r0, [r3, #4]
 80002a0:	4770      	bx	lr
 80002a2:	bf00      	nop
 80002a4:	20000000 	.word	0x20000000

080002a8 <HAL_SetTickFreq>:
/**
  * @brief Set new tick Freq.
  * @retval Status
  */
HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq)
{
 80002a8:	b508      	push	{r3, lr}
  HAL_StatusTypeDef status  = HAL_OK;
  assert_param(IS_TICKFREQ(Freq));

  if (uwTickFreq != Freq)
 80002aa:	4b05      	ldr	r3, [pc, #20]	; (80002c0 <HAL_SetTickFreq+0x18>)
 80002ac:	781a      	ldrb	r2, [r3, #0]
 80002ae:	4282      	cmp	r2, r0
 80002b0:	d004      	beq.n	80002bc <HAL_SetTickFreq+0x14>
  {
    uwTickFreq = Freq;
 80002b2:	7018      	strb	r0, [r3, #0]

    /* Apply the new tick Freq  */
    status = HAL_InitTick(uwTickPrio);
 80002b4:	6858      	ldr	r0, [r3, #4]
 80002b6:	f7ff ffa3 	bl	8000200 <HAL_InitTick>
 80002ba:	bd08      	pop	{r3, pc}
  HAL_StatusTypeDef status  = HAL_OK;
 80002bc:	2000      	movs	r0, #0
  }

  return status;
}
 80002be:	bd08      	pop	{r3, pc}
 80002c0:	20000000 	.word	0x20000000

080002c4 <HAL_GetTickFreq>:
  * @retval tick period in Hz
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
  return uwTickFreq;
}
 80002c4:	4b01      	ldr	r3, [pc, #4]	; (80002cc <HAL_GetTickFreq+0x8>)
 80002c6:	7818      	ldrb	r0, [r3, #0]
 80002c8:	4770      	bx	lr
 80002ca:	bf00      	nop
 80002cc:	20000000 	.word	0x20000000

080002d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80002d0:	b538      	push	{r3, r4, r5, lr}
 80002d2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80002d4:	f7ff ffdc 	bl	8000290 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80002d8:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80002da:	bf1c      	itt	ne
 80002dc:	4b05      	ldrne	r3, [pc, #20]	; (80002f4 <HAL_Delay+0x24>)
 80002de:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 80002e0:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 80002e2:	bf18      	it	ne
 80002e4:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 80002e6:	f7ff ffd3 	bl	8000290 <HAL_GetTick>
 80002ea:	1b40      	subs	r0, r0, r5
 80002ec:	4284      	cmp	r4, r0
 80002ee:	d8fa      	bhi.n	80002e6 <HAL_Delay+0x16>
  {
  }
}
 80002f0:	bd38      	pop	{r3, r4, r5, pc}
 80002f2:	bf00      	nop
 80002f4:	20000000 	.word	0x20000000

080002f8 <HAL_SuspendTick>:
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 80002f8:	4a02      	ldr	r2, [pc, #8]	; (8000304 <HAL_SuspendTick+0xc>)
 80002fa:	6813      	ldr	r3, [r2, #0]
 80002fc:	f023 0302 	bic.w	r3, r3, #2
 8000300:	6013      	str	r3, [r2, #0]
 8000302:	4770      	bx	lr
 8000304:	e000e010 	.word	0xe000e010

08000308 <HAL_ResumeTick>:
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8000308:	4a02      	ldr	r2, [pc, #8]	; (8000314 <HAL_ResumeTick+0xc>)
 800030a:	6813      	ldr	r3, [r2, #0]
 800030c:	f043 0302 	orr.w	r3, r3, #2
 8000310:	6013      	str	r3, [r2, #0]
 8000312:	4770      	bx	lr
 8000314:	e000e010 	.word	0xe000e010

08000318 <HAL_GetHalVersion>:
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
  return __STM32F4xx_HAL_VERSION;
}
 8000318:	4800      	ldr	r0, [pc, #0]	; (800031c <HAL_GetHalVersion+0x4>)
 800031a:	4770      	bx	lr
 800031c:	01070400 	.word	0x01070400

08000320 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
  return((DBGMCU->IDCODE) >> 16U);
 8000320:	4b01      	ldr	r3, [pc, #4]	; (8000328 <HAL_GetREVID+0x8>)
 8000322:	6818      	ldr	r0, [r3, #0]
}
 8000324:	0c00      	lsrs	r0, r0, #16
 8000326:	4770      	bx	lr
 8000328:	e0042000 	.word	0xe0042000

0800032c <HAL_GetDEVID>:
  * @brief  Returns the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
  return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 800032c:	4b02      	ldr	r3, [pc, #8]	; (8000338 <HAL_GetDEVID+0xc>)
 800032e:	6818      	ldr	r0, [r3, #0]
}
 8000330:	f3c0 000b 	ubfx	r0, r0, #0, #12
 8000334:	4770      	bx	lr
 8000336:	bf00      	nop
 8000338:	e0042000 	.word	0xe0042000

0800033c <HAL_DBGMCU_EnableDBGSleepMode>:
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 800033c:	4a02      	ldr	r2, [pc, #8]	; (8000348 <HAL_DBGMCU_EnableDBGSleepMode+0xc>)
 800033e:	6853      	ldr	r3, [r2, #4]
 8000340:	f043 0301 	orr.w	r3, r3, #1
 8000344:	6053      	str	r3, [r2, #4]
 8000346:	4770      	bx	lr
 8000348:	e0042000 	.word	0xe0042000

0800034c <HAL_DBGMCU_DisableDBGSleepMode>:
  * @brief  Disable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 800034c:	4a02      	ldr	r2, [pc, #8]	; (8000358 <HAL_DBGMCU_DisableDBGSleepMode+0xc>)
 800034e:	6853      	ldr	r3, [r2, #4]
 8000350:	f023 0301 	bic.w	r3, r3, #1
 8000354:	6053      	str	r3, [r2, #4]
 8000356:	4770      	bx	lr
 8000358:	e0042000 	.word	0xe0042000

0800035c <HAL_DBGMCU_EnableDBGStopMode>:
  * @brief  Enable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 800035c:	4a02      	ldr	r2, [pc, #8]	; (8000368 <HAL_DBGMCU_EnableDBGStopMode+0xc>)
 800035e:	6853      	ldr	r3, [r2, #4]
 8000360:	f043 0302 	orr.w	r3, r3, #2
 8000364:	6053      	str	r3, [r2, #4]
 8000366:	4770      	bx	lr
 8000368:	e0042000 	.word	0xe0042000

0800036c <HAL_DBGMCU_DisableDBGStopMode>:
  * @brief  Disable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 800036c:	4a02      	ldr	r2, [pc, #8]	; (8000378 <HAL_DBGMCU_DisableDBGStopMode+0xc>)
 800036e:	6853      	ldr	r3, [r2, #4]
 8000370:	f023 0302 	bic.w	r3, r3, #2
 8000374:	6053      	str	r3, [r2, #4]
 8000376:	4770      	bx	lr
 8000378:	e0042000 	.word	0xe0042000

0800037c <HAL_DBGMCU_EnableDBGStandbyMode>:
  * @brief  Enable the Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 800037c:	4a02      	ldr	r2, [pc, #8]	; (8000388 <HAL_DBGMCU_EnableDBGStandbyMode+0xc>)
 800037e:	6853      	ldr	r3, [r2, #4]
 8000380:	f043 0304 	orr.w	r3, r3, #4
 8000384:	6053      	str	r3, [r2, #4]
 8000386:	4770      	bx	lr
 8000388:	e0042000 	.word	0xe0042000

0800038c <HAL_DBGMCU_DisableDBGStandbyMode>:
  * @brief  Disable the Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 800038c:	4a02      	ldr	r2, [pc, #8]	; (8000398 <HAL_DBGMCU_DisableDBGStandbyMode+0xc>)
 800038e:	6853      	ldr	r3, [r2, #4]
 8000390:	f023 0304 	bic.w	r3, r3, #4
 8000394:	6053      	str	r3, [r2, #4]
 8000396:	4770      	bx	lr
 8000398:	e0042000 	.word	0xe0042000

0800039c <HAL_EnableCompensationCell>:
  *         voltage ranges from 2.4 to 3.6 V.  
  * @retval None
  */
void HAL_EnableCompensationCell(void)
{
  *(__IO uint32_t *)CMPCR_CMP_PD_BB = (uint32_t)ENABLE;
 800039c:	4b01      	ldr	r3, [pc, #4]	; (80003a4 <HAL_EnableCompensationCell+0x8>)
 800039e:	2201      	movs	r2, #1
 80003a0:	601a      	str	r2, [r3, #0]
 80003a2:	4770      	bx	lr
 80003a4:	42270400 	.word	0x42270400

080003a8 <HAL_DisableCompensationCell>:
  *         voltage ranges from 2.4 to 3.6 V.  
  * @retval None
  */
void HAL_DisableCompensationCell(void)
{
  *(__IO uint32_t *)CMPCR_CMP_PD_BB = (uint32_t)DISABLE;
 80003a8:	4b01      	ldr	r3, [pc, #4]	; (80003b0 <HAL_DisableCompensationCell+0x8>)
 80003aa:	2200      	movs	r2, #0
 80003ac:	601a      	str	r2, [r3, #0]
 80003ae:	4770      	bx	lr
 80003b0:	42270400 	.word	0x42270400

080003b4 <HAL_GetUID>:
  * @param UID pointer to 3 words array.
  * @retval Device identifier
  */
void HAL_GetUID(uint32_t *UID)
{
  UID[0] = (uint32_t)(READ_REG(*((uint32_t *)UID_BASE)));
 80003b4:	4b04      	ldr	r3, [pc, #16]	; (80003c8 <HAL_GetUID+0x14>)
 80003b6:	681b      	ldr	r3, [r3, #0]
 80003b8:	6003      	str	r3, [r0, #0]
  UID[1] = (uint32_t)(READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 80003ba:	4b04      	ldr	r3, [pc, #16]	; (80003cc <HAL_GetUID+0x18>)
 80003bc:	681b      	ldr	r3, [r3, #0]
 80003be:	6043      	str	r3, [r0, #4]
  UID[2] = (uint32_t)(READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 80003c0:	4b03      	ldr	r3, [pc, #12]	; (80003d0 <HAL_GetUID+0x1c>)
 80003c2:	681b      	ldr	r3, [r3, #0]
 80003c4:	6083      	str	r3, [r0, #8]
 80003c6:	4770      	bx	lr
 80003c8:	1fff7a10 	.word	0x1fff7a10
 80003cc:	1fff7a14 	.word	0x1fff7a14
 80003d0:	1fff7a18 	.word	0x1fff7a18
 80003d4:	4770      	bx	lr

080003d6 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80003d6:	b510      	push	{r4, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 80003d8:	4604      	mov	r4, r0
 80003da:	2800      	cmp	r0, #0
 80003dc:	f000 8099 	beq.w	8000512 <HAL_ADC_Init+0x13c>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80003e0:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80003e2:	b923      	cbnz	r3, 80003ee <HAL_ADC_Init+0x18>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80003e4:	6443      	str	r3, [r0, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80003e6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80003ea:	f00c ff8d 	bl	800d308 <HAL_ADC_MspInit>
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80003ee:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80003f0:	06db      	lsls	r3, r3, #27
 80003f2:	f100 808c 	bmi.w	800050e <HAL_ADC_Init+0x138>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80003f6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80003f8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80003fc:	f023 0302 	bic.w	r3, r3, #2
 8000400:	f043 0302 	orr.w	r3, r3, #2
 8000404:	6423      	str	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8000406:	4b44      	ldr	r3, [pc, #272]	; (8000518 <HAL_ADC_Init+0x142>)
 8000408:	685a      	ldr	r2, [r3, #4]
 800040a:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800040e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8000410:	685a      	ldr	r2, [r3, #4]
 8000412:	6861      	ldr	r1, [r4, #4]
 8000414:	430a      	orrs	r2, r1
 8000416:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000418:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800041a:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800041c:	685a      	ldr	r2, [r3, #4]
 800041e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000422:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000424:	685a      	ldr	r2, [r3, #4]
 8000426:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800042a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800042c:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800042e:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000430:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8000434:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000436:	685a      	ldr	r2, [r3, #4]
 8000438:	430a      	orrs	r2, r1
 800043a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800043c:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800043e:	68e1      	ldr	r1, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000440:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000444:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000446:	689a      	ldr	r2, [r3, #8]
 8000448:	430a      	orrs	r2, r1
 800044a:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800044c:	4933      	ldr	r1, [pc, #204]	; (800051c <HAL_ADC_Init+0x146>)
 800044e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000450:	428a      	cmp	r2, r1
 8000452:	d050      	beq.n	80004f6 <HAL_ADC_Init+0x120>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000454:	6899      	ldr	r1, [r3, #8]
 8000456:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 800045a:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800045c:	6899      	ldr	r1, [r3, #8]
 800045e:	430a      	orrs	r2, r1
 8000460:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000462:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8000464:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000466:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800046a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800046c:	689a      	ldr	r2, [r3, #8]
 800046e:	430a      	orrs	r2, r1
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000470:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000472:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 8000474:	69a1      	ldr	r1, [r4, #24]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000476:	f022 0202 	bic.w	r2, r2, #2
 800047a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 800047c:	689a      	ldr	r2, [r3, #8]
 800047e:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8000482:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8000484:	6a22      	ldr	r2, [r4, #32]
 8000486:	2a00      	cmp	r2, #0
 8000488:	d03d      	beq.n	8000506 <HAL_ADC_Init+0x130>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800048a:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800048c:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800048e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000492:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8000494:	685a      	ldr	r2, [r3, #4]
 8000496:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800049a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800049c:	685a      	ldr	r2, [r3, #4]
 800049e:	3901      	subs	r1, #1
 80004a0:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80004a4:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80004a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80004a8:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80004aa:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80004ae:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80004b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80004b2:	3901      	subs	r1, #1
 80004b4:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 80004b8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80004ba:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 80004bc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80004be:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80004c2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 80004c4:	689a      	ldr	r2, [r3, #8]
 80004c6:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 80004ca:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80004cc:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80004ce:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80004d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80004d4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80004d6:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 80004d8:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80004da:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 80004de:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 80004e0:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 80004e2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80004e4:	f023 0303 	bic.w	r3, r3, #3
 80004e8:	f043 0301 	orr.w	r3, r3, #1
 80004ec:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 80004ee:	2300      	movs	r3, #0
 80004f0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  return tmp_hal_status;
 80004f4:	bd10      	pop	{r4, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80004f6:	689a      	ldr	r2, [r3, #8]
 80004f8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80004fc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80004fe:	689a      	ldr	r2, [r3, #8]
 8000500:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000504:	e7b4      	b.n	8000470 <HAL_ADC_Init+0x9a>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8000506:	685a      	ldr	r2, [r3, #4]
 8000508:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800050c:	e7ca      	b.n	80004a4 <HAL_ADC_Init+0xce>
    tmp_hal_status = HAL_ERROR;
 800050e:	2001      	movs	r0, #1
 8000510:	e7ed      	b.n	80004ee <HAL_ADC_Init+0x118>
    return HAL_ERROR;
 8000512:	2001      	movs	r0, #1
}
 8000514:	bd10      	pop	{r4, pc}
 8000516:	bf00      	nop
 8000518:	40012300 	.word	0x40012300
 800051c:	0f000001 	.word	0x0f000001
 8000520:	4770      	bx	lr

08000522 <HAL_ADC_DeInit>:
{
 8000522:	b538      	push	{r3, r4, r5, lr}
  if(hadc == NULL)
 8000524:	4604      	mov	r4, r0
 8000526:	b1a0      	cbz	r0, 8000552 <HAL_ADC_DeInit+0x30>
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8000528:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800052a:	f043 0302 	orr.w	r3, r3, #2
 800052e:	6403      	str	r3, [r0, #64]	; 0x40
  __HAL_ADC_DISABLE(hadc);
 8000530:	6803      	ldr	r3, [r0, #0]
 8000532:	689a      	ldr	r2, [r3, #8]
 8000534:	f022 0201 	bic.w	r2, r2, #1
 8000538:	609a      	str	r2, [r3, #8]
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800053a:	689d      	ldr	r5, [r3, #8]
 800053c:	f015 0501 	ands.w	r5, r5, #1
 8000540:	d103      	bne.n	800054a <HAL_ADC_DeInit+0x28>
    HAL_ADC_MspDeInit(hadc);
 8000542:	f00c ff51 	bl	800d3e8 <HAL_ADC_MspDeInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8000546:	6465      	str	r5, [r4, #68]	; 0x44
    hadc->State = HAL_ADC_STATE_RESET;
 8000548:	6425      	str	r5, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 800054a:	2000      	movs	r0, #0
 800054c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return tmp_hal_status;
 8000550:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000552:	2001      	movs	r0, #1
}
 8000554:	bd38      	pop	{r3, r4, r5, pc}

08000556 <HAL_ADC_Start>:
{
 8000556:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 8000558:	2300      	movs	r3, #0
 800055a:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 800055c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8000560:	2b01      	cmp	r3, #1
 8000562:	d04e      	beq.n	8000602 <HAL_ADC_Start+0xac>
 8000564:	2301      	movs	r3, #1
 8000566:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800056a:	6803      	ldr	r3, [r0, #0]
 800056c:	689a      	ldr	r2, [r3, #8]
 800056e:	07d1      	lsls	r1, r2, #31
 8000570:	d505      	bpl.n	800057e <HAL_ADC_Start+0x28>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8000572:	689a      	ldr	r2, [r3, #8]
 8000574:	07d2      	lsls	r2, r2, #31
 8000576:	d414      	bmi.n	80005a2 <HAL_ADC_Start+0x4c>
  return HAL_OK;
 8000578:	2000      	movs	r0, #0
}
 800057a:	b002      	add	sp, #8
 800057c:	4770      	bx	lr
    __HAL_ADC_ENABLE(hadc);
 800057e:	689a      	ldr	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000580:	4921      	ldr	r1, [pc, #132]	; (8000608 <HAL_ADC_Start+0xb2>)
    __HAL_ADC_ENABLE(hadc);
 8000582:	f042 0201 	orr.w	r2, r2, #1
 8000586:	609a      	str	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000588:	4a20      	ldr	r2, [pc, #128]	; (800060c <HAL_ADC_Start+0xb6>)
 800058a:	6812      	ldr	r2, [r2, #0]
 800058c:	fbb2 f2f1 	udiv	r2, r2, r1
 8000590:	eb02 0242 	add.w	r2, r2, r2, lsl #1
      counter--;
 8000594:	9201      	str	r2, [sp, #4]
    while(counter != 0U)
 8000596:	9a01      	ldr	r2, [sp, #4]
 8000598:	2a00      	cmp	r2, #0
 800059a:	d0ea      	beq.n	8000572 <HAL_ADC_Start+0x1c>
      counter--;
 800059c:	9a01      	ldr	r2, [sp, #4]
 800059e:	3a01      	subs	r2, #1
 80005a0:	e7f8      	b.n	8000594 <HAL_ADC_Start+0x3e>
    ADC_STATE_CLR_SET(hadc->State,
 80005a2:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80005a4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80005a8:	f022 0201 	bic.w	r2, r2, #1
 80005ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80005b0:	6402      	str	r2, [r0, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80005b2:	685a      	ldr	r2, [r3, #4]
 80005b4:	0551      	lsls	r1, r2, #21
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80005b6:	bf41      	itttt	mi
 80005b8:	6c02      	ldrmi	r2, [r0, #64]	; 0x40
 80005ba:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 80005be:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 80005c2:	6402      	strmi	r2, [r0, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80005c4:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80005c6:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80005ca:	bf1c      	itt	ne
 80005cc:	6c42      	ldrne	r2, [r0, #68]	; 0x44
 80005ce:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 80005d2:	6442      	str	r2, [r0, #68]	; 0x44
    __HAL_UNLOCK(hadc);
 80005d4:	2200      	movs	r2, #0
 80005d6:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80005da:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80005de:	601a      	str	r2, [r3, #0]
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80005e0:	4a0b      	ldr	r2, [pc, #44]	; (8000610 <HAL_ADC_Start+0xba>)
 80005e2:	6852      	ldr	r2, [r2, #4]
 80005e4:	06d2      	lsls	r2, r2, #27
 80005e6:	d108      	bne.n	80005fa <HAL_ADC_Start+0xa4>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80005e8:	6898      	ldr	r0, [r3, #8]
 80005ea:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 80005ee:	d1c3      	bne.n	8000578 <HAL_ADC_Start+0x22>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80005f0:	689a      	ldr	r2, [r3, #8]
 80005f2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80005f6:	609a      	str	r2, [r3, #8]
 80005f8:	e7bf      	b.n	800057a <HAL_ADC_Start+0x24>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80005fa:	4a06      	ldr	r2, [pc, #24]	; (8000614 <HAL_ADC_Start+0xbe>)
 80005fc:	4293      	cmp	r3, r2
 80005fe:	d1bb      	bne.n	8000578 <HAL_ADC_Start+0x22>
 8000600:	e7f2      	b.n	80005e8 <HAL_ADC_Start+0x92>
  __HAL_LOCK(hadc);
 8000602:	2002      	movs	r0, #2
 8000604:	e7b9      	b.n	800057a <HAL_ADC_Start+0x24>
 8000606:	bf00      	nop
 8000608:	000f4240 	.word	0x000f4240
 800060c:	2000000c 	.word	0x2000000c
 8000610:	40012300 	.word	0x40012300
 8000614:	40012000 	.word	0x40012000

08000618 <HAL_ADC_Stop>:
  __HAL_LOCK(hadc);
 8000618:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800061c:	2b01      	cmp	r3, #1
 800061e:	d017      	beq.n	8000650 <HAL_ADC_Stop+0x38>
 8000620:	2301      	movs	r3, #1
 8000622:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_ADC_DISABLE(hadc);
 8000626:	6803      	ldr	r3, [r0, #0]
 8000628:	689a      	ldr	r2, [r3, #8]
 800062a:	f022 0201 	bic.w	r2, r2, #1
 800062e:	609a      	str	r2, [r3, #8]
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8000630:	689b      	ldr	r3, [r3, #8]
 8000632:	07db      	lsls	r3, r3, #31
 8000634:	d407      	bmi.n	8000646 <HAL_ADC_Stop+0x2e>
    ADC_STATE_CLR_SET(hadc->State,
 8000636:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000638:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800063c:	f023 0301 	bic.w	r3, r3, #1
 8000640:	f043 0301 	orr.w	r3, r3, #1
 8000644:	6403      	str	r3, [r0, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8000646:	2300      	movs	r3, #0
 8000648:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 800064c:	4618      	mov	r0, r3
 800064e:	4770      	bx	lr
  __HAL_LOCK(hadc);
 8000650:	2002      	movs	r0, #2
}
 8000652:	4770      	bx	lr

08000654 <HAL_ADC_PollForConversion>:
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8000654:	6803      	ldr	r3, [r0, #0]
 8000656:	689a      	ldr	r2, [r3, #8]
{
 8000658:	b570      	push	{r4, r5, r6, lr}
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800065a:	0556      	lsls	r6, r2, #21
{
 800065c:	4604      	mov	r4, r0
 800065e:	460d      	mov	r5, r1
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8000660:	d50b      	bpl.n	800067a <HAL_ADC_PollForConversion+0x26>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8000662:	689b      	ldr	r3, [r3, #8]
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8000664:	05d8      	lsls	r0, r3, #23
 8000666:	d508      	bpl.n	800067a <HAL_ADC_PollForConversion+0x26>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000668:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800066a:	f043 0320 	orr.w	r3, r3, #32
 800066e:	6423      	str	r3, [r4, #64]	; 0x40
    __HAL_UNLOCK(hadc);
 8000670:	2300      	movs	r3, #0
 8000672:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_ERROR;
 8000676:	2001      	movs	r0, #1
 8000678:	bd70      	pop	{r4, r5, r6, pc}
  tickstart = HAL_GetTick();
 800067a:	f7ff fe09 	bl	8000290 <HAL_GetTick>
 800067e:	4606      	mov	r6, r0
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8000680:	6823      	ldr	r3, [r4, #0]
 8000682:	681a      	ldr	r2, [r3, #0]
 8000684:	0792      	lsls	r2, r2, #30
 8000686:	d50c      	bpl.n	80006a2 <HAL_ADC_PollForConversion+0x4e>
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8000688:	f06f 0212 	mvn.w	r2, #18
 800068c:	601a      	str	r2, [r3, #0]
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800068e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000690:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000694:	6422      	str	r2, [r4, #64]	; 0x40
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8000696:	689a      	ldr	r2, [r3, #8]
 8000698:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 800069c:	d013      	beq.n	80006c6 <HAL_ADC_PollForConversion+0x72>
  return HAL_OK;
 800069e:	2000      	movs	r0, #0
 80006a0:	bd70      	pop	{r4, r5, r6, pc}
    if(Timeout != HAL_MAX_DELAY)
 80006a2:	1c69      	adds	r1, r5, #1
 80006a4:	d0ed      	beq.n	8000682 <HAL_ADC_PollForConversion+0x2e>
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80006a6:	b945      	cbnz	r5, 80006ba <HAL_ADC_PollForConversion+0x66>
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80006a8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80006aa:	f043 0304 	orr.w	r3, r3, #4
 80006ae:	6423      	str	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hadc);
 80006b0:	2300      	movs	r3, #0
 80006b2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_TIMEOUT;
 80006b6:	2003      	movs	r0, #3
 80006b8:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80006ba:	f7ff fde9 	bl	8000290 <HAL_GetTick>
 80006be:	1b80      	subs	r0, r0, r6
 80006c0:	4285      	cmp	r5, r0
 80006c2:	d2dd      	bcs.n	8000680 <HAL_ADC_PollForConversion+0x2c>
 80006c4:	e7f0      	b.n	80006a8 <HAL_ADC_PollForConversion+0x54>
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80006c6:	69a2      	ldr	r2, [r4, #24]
 80006c8:	2a00      	cmp	r2, #0
 80006ca:	d1e8      	bne.n	800069e <HAL_ADC_PollForConversion+0x4a>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80006cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80006ce:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 80006d2:	d002      	beq.n	80006da <HAL_ADC_PollForConversion+0x86>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80006d4:	689b      	ldr	r3, [r3, #8]
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80006d6:	055b      	lsls	r3, r3, #21
 80006d8:	d4e1      	bmi.n	800069e <HAL_ADC_PollForConversion+0x4a>
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80006da:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80006dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80006e0:	6423      	str	r3, [r4, #64]	; 0x40
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80006e2:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80006e4:	f410 5080 	ands.w	r0, r0, #4096	; 0x1000
 80006e8:	d1d9      	bne.n	800069e <HAL_ADC_PollForConversion+0x4a>
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80006ea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80006ec:	f043 0301 	orr.w	r3, r3, #1
 80006f0:	6423      	str	r3, [r4, #64]	; 0x40
}
 80006f2:	bd70      	pop	{r4, r5, r6, pc}

080006f4 <HAL_ADC_PollForEvent>:
{
 80006f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80006f6:	4604      	mov	r4, r0
 80006f8:	460e      	mov	r6, r1
 80006fa:	4615      	mov	r5, r2
  tickstart = HAL_GetTick();
 80006fc:	f7ff fdc8 	bl	8000290 <HAL_GetTick>
 8000700:	4607      	mov	r7, r0
  while(!(__HAL_ADC_GET_FLAG(hadc,EventType)))
 8000702:	6823      	ldr	r3, [r4, #0]
 8000704:	681a      	ldr	r2, [r3, #0]
 8000706:	ea36 0202 	bics.w	r2, r6, r2
 800070a:	d10a      	bne.n	8000722 <HAL_ADC_PollForEvent+0x2e>
  if(EventType == ADC_AWD_EVENT)
 800070c:	2e01      	cmp	r6, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800070e:	6c22      	ldr	r2, [r4, #64]	; 0x40
  if(EventType == ADC_AWD_EVENT)
 8000710:	d119      	bne.n	8000746 <HAL_ADC_PollForEvent+0x52>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000712:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000716:	6422      	str	r2, [r4, #64]	; 0x40
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8000718:	f06f 0201 	mvn.w	r2, #1
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800071c:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800071e:	2000      	movs	r0, #0
}
 8000720:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 8000722:	1c6a      	adds	r2, r5, #1
 8000724:	d0ee      	beq.n	8000704 <HAL_ADC_PollForEvent+0x10>
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8000726:	b945      	cbnz	r5, 800073a <HAL_ADC_PollForEvent+0x46>
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000728:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800072a:	f043 0304 	orr.w	r3, r3, #4
 800072e:	6423      	str	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hadc);
 8000730:	2300      	movs	r3, #0
 8000732:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_TIMEOUT;
 8000736:	2003      	movs	r0, #3
 8000738:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800073a:	f7ff fda9 	bl	8000290 <HAL_GetTick>
 800073e:	1bc0      	subs	r0, r0, r7
 8000740:	4285      	cmp	r5, r0
 8000742:	d2de      	bcs.n	8000702 <HAL_ADC_PollForEvent+0xe>
 8000744:	e7f0      	b.n	8000728 <HAL_ADC_PollForEvent+0x34>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8000746:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800074a:	6422      	str	r2, [r4, #64]	; 0x40
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800074c:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800074e:	f042 0202 	orr.w	r2, r2, #2
 8000752:	6462      	str	r2, [r4, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8000754:	f06f 0220 	mvn.w	r2, #32
 8000758:	e7e0      	b.n	800071c <HAL_ADC_PollForEvent+0x28>

0800075a <HAL_ADC_Start_IT>:
{
 800075a:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 800075c:	2300      	movs	r3, #0
 800075e:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8000760:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8000764:	2b01      	cmp	r3, #1
 8000766:	d054      	beq.n	8000812 <HAL_ADC_Start_IT+0xb8>
 8000768:	2301      	movs	r3, #1
 800076a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800076e:	6803      	ldr	r3, [r0, #0]
 8000770:	689a      	ldr	r2, [r3, #8]
 8000772:	07d1      	lsls	r1, r2, #31
 8000774:	d505      	bpl.n	8000782 <HAL_ADC_Start_IT+0x28>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8000776:	689a      	ldr	r2, [r3, #8]
 8000778:	07d2      	lsls	r2, r2, #31
 800077a:	d414      	bmi.n	80007a6 <HAL_ADC_Start_IT+0x4c>
  return HAL_OK;
 800077c:	2000      	movs	r0, #0
}
 800077e:	b002      	add	sp, #8
 8000780:	4770      	bx	lr
    __HAL_ADC_ENABLE(hadc);
 8000782:	689a      	ldr	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000784:	4924      	ldr	r1, [pc, #144]	; (8000818 <HAL_ADC_Start_IT+0xbe>)
    __HAL_ADC_ENABLE(hadc);
 8000786:	f042 0201 	orr.w	r2, r2, #1
 800078a:	609a      	str	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800078c:	4a23      	ldr	r2, [pc, #140]	; (800081c <HAL_ADC_Start_IT+0xc2>)
 800078e:	6812      	ldr	r2, [r2, #0]
 8000790:	fbb2 f2f1 	udiv	r2, r2, r1
 8000794:	eb02 0242 	add.w	r2, r2, r2, lsl #1
      counter--;
 8000798:	9201      	str	r2, [sp, #4]
    while(counter != 0U)
 800079a:	9a01      	ldr	r2, [sp, #4]
 800079c:	2a00      	cmp	r2, #0
 800079e:	d0ea      	beq.n	8000776 <HAL_ADC_Start_IT+0x1c>
      counter--;
 80007a0:	9a01      	ldr	r2, [sp, #4]
 80007a2:	3a01      	subs	r2, #1
 80007a4:	e7f8      	b.n	8000798 <HAL_ADC_Start_IT+0x3e>
    ADC_STATE_CLR_SET(hadc->State,
 80007a6:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80007a8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80007ac:	f022 0201 	bic.w	r2, r2, #1
 80007b0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80007b4:	6402      	str	r2, [r0, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80007b6:	685a      	ldr	r2, [r3, #4]
 80007b8:	0551      	lsls	r1, r2, #21
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80007ba:	bf41      	itttt	mi
 80007bc:	6c02      	ldrmi	r2, [r0, #64]	; 0x40
 80007be:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 80007c2:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 80007c6:	6402      	strmi	r2, [r0, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80007c8:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80007ca:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80007ce:	bf1c      	itt	ne
 80007d0:	6c42      	ldrne	r2, [r0, #68]	; 0x44
 80007d2:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 80007d6:	6442      	str	r2, [r0, #68]	; 0x44
    __HAL_UNLOCK(hadc);
 80007d8:	2200      	movs	r2, #0
 80007da:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80007de:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80007e2:	601a      	str	r2, [r3, #0]
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 80007e4:	685a      	ldr	r2, [r3, #4]
 80007e6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80007ea:	f042 0220 	orr.w	r2, r2, #32
 80007ee:	605a      	str	r2, [r3, #4]
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80007f0:	4a0b      	ldr	r2, [pc, #44]	; (8000820 <HAL_ADC_Start_IT+0xc6>)
 80007f2:	6852      	ldr	r2, [r2, #4]
 80007f4:	06d2      	lsls	r2, r2, #27
 80007f6:	d108      	bne.n	800080a <HAL_ADC_Start_IT+0xb0>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80007f8:	6898      	ldr	r0, [r3, #8]
 80007fa:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 80007fe:	d1bd      	bne.n	800077c <HAL_ADC_Start_IT+0x22>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000800:	689a      	ldr	r2, [r3, #8]
 8000802:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000806:	609a      	str	r2, [r3, #8]
 8000808:	e7b9      	b.n	800077e <HAL_ADC_Start_IT+0x24>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800080a:	4a06      	ldr	r2, [pc, #24]	; (8000824 <HAL_ADC_Start_IT+0xca>)
 800080c:	4293      	cmp	r3, r2
 800080e:	d1b5      	bne.n	800077c <HAL_ADC_Start_IT+0x22>
 8000810:	e7f2      	b.n	80007f8 <HAL_ADC_Start_IT+0x9e>
  __HAL_LOCK(hadc);
 8000812:	2002      	movs	r0, #2
 8000814:	e7b3      	b.n	800077e <HAL_ADC_Start_IT+0x24>
 8000816:	bf00      	nop
 8000818:	000f4240 	.word	0x000f4240
 800081c:	2000000c 	.word	0x2000000c
 8000820:	40012300 	.word	0x40012300
 8000824:	40012000 	.word	0x40012000

08000828 <HAL_ADC_Stop_IT>:
  __HAL_LOCK(hadc);
 8000828:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800082c:	2b01      	cmp	r3, #1
 800082e:	d01d      	beq.n	800086c <HAL_ADC_Stop_IT+0x44>
 8000830:	2301      	movs	r3, #1
 8000832:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_ADC_DISABLE(hadc);
 8000836:	6803      	ldr	r3, [r0, #0]
 8000838:	689a      	ldr	r2, [r3, #8]
 800083a:	f022 0201 	bic.w	r2, r2, #1
 800083e:	609a      	str	r2, [r3, #8]
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8000840:	689a      	ldr	r2, [r3, #8]
 8000842:	07d2      	lsls	r2, r2, #31
 8000844:	d40d      	bmi.n	8000862 <HAL_ADC_Stop_IT+0x3a>
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8000846:	685a      	ldr	r2, [r3, #4]
 8000848:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 800084c:	f022 0220 	bic.w	r2, r2, #32
 8000850:	605a      	str	r2, [r3, #4]
    ADC_STATE_CLR_SET(hadc->State,
 8000852:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000854:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000858:	f023 0301 	bic.w	r3, r3, #1
 800085c:	f043 0301 	orr.w	r3, r3, #1
 8000860:	6403      	str	r3, [r0, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8000862:	2300      	movs	r3, #0
 8000864:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8000868:	4618      	mov	r0, r3
 800086a:	4770      	bx	lr
  __HAL_LOCK(hadc);
 800086c:	2002      	movs	r0, #2
}
 800086e:	4770      	bx	lr

08000870 <HAL_ADC_Start_DMA>:
{
 8000870:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8000872:	4613      	mov	r3, r2
  __IO uint32_t counter = 0U;
 8000874:	2200      	movs	r2, #0
 8000876:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8000878:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 800087c:	2a01      	cmp	r2, #1
{
 800087e:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8000880:	d065      	beq.n	800094e <HAL_ADC_Start_DMA+0xde>
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000882:	6805      	ldr	r5, [r0, #0]
  __HAL_LOCK(hadc);
 8000884:	2201      	movs	r2, #1
 8000886:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800088a:	68aa      	ldr	r2, [r5, #8]
 800088c:	07d2      	lsls	r2, r2, #31
 800088e:	d505      	bpl.n	800089c <HAL_ADC_Start_DMA+0x2c>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8000890:	68aa      	ldr	r2, [r5, #8]
 8000892:	07d0      	lsls	r0, r2, #31
 8000894:	d415      	bmi.n	80008c2 <HAL_ADC_Start_DMA+0x52>
  return HAL_OK;
 8000896:	2000      	movs	r0, #0
}
 8000898:	b003      	add	sp, #12
 800089a:	bd30      	pop	{r4, r5, pc}
    __HAL_ADC_ENABLE(hadc);
 800089c:	68aa      	ldr	r2, [r5, #8]
 800089e:	f042 0201 	orr.w	r2, r2, #1
 80008a2:	60aa      	str	r2, [r5, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80008a4:	4a2b      	ldr	r2, [pc, #172]	; (8000954 <HAL_ADC_Start_DMA+0xe4>)
 80008a6:	6810      	ldr	r0, [r2, #0]
 80008a8:	4a2b      	ldr	r2, [pc, #172]	; (8000958 <HAL_ADC_Start_DMA+0xe8>)
 80008aa:	fbb0 f0f2 	udiv	r0, r0, r2
 80008ae:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80008b2:	9001      	str	r0, [sp, #4]
    while(counter != 0U)
 80008b4:	9a01      	ldr	r2, [sp, #4]
 80008b6:	2a00      	cmp	r2, #0
 80008b8:	d0ea      	beq.n	8000890 <HAL_ADC_Start_DMA+0x20>
      counter--;
 80008ba:	9a01      	ldr	r2, [sp, #4]
 80008bc:	3a01      	subs	r2, #1
 80008be:	9201      	str	r2, [sp, #4]
 80008c0:	e7f8      	b.n	80008b4 <HAL_ADC_Start_DMA+0x44>
    ADC_STATE_CLR_SET(hadc->State,
 80008c2:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80008c4:	f420 60e0 	bic.w	r0, r0, #1792	; 0x700
 80008c8:	f020 0001 	bic.w	r0, r0, #1
 80008cc:	f440 7080 	orr.w	r0, r0, #256	; 0x100
 80008d0:	6420      	str	r0, [r4, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80008d2:	686a      	ldr	r2, [r5, #4]
 80008d4:	0552      	lsls	r2, r2, #21
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80008d6:	bf41      	itttt	mi
 80008d8:	6c20      	ldrmi	r0, [r4, #64]	; 0x40
 80008da:	f420 5040 	bicmi.w	r0, r0, #12288	; 0x3000
 80008de:	f440 5080 	orrmi.w	r0, r0, #4096	; 0x1000
 80008e2:	6420      	strmi	r0, [r4, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80008e4:	6c22      	ldr	r2, [r4, #64]	; 0x40
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80008e6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80008e8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80008ec:	bf1c      	itt	ne
 80008ee:	6c62      	ldrne	r2, [r4, #68]	; 0x44
 80008f0:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 80008f4:	6462      	str	r2, [r4, #68]	; 0x44
    __HAL_UNLOCK(hadc);   
 80008f6:	2200      	movs	r2, #0
 80008f8:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80008fc:	4a17      	ldr	r2, [pc, #92]	; (800095c <HAL_ADC_Start_DMA+0xec>)
 80008fe:	63c2      	str	r2, [r0, #60]	; 0x3c
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000900:	4a17      	ldr	r2, [pc, #92]	; (8000960 <HAL_ADC_Start_DMA+0xf0>)
 8000902:	6402      	str	r2, [r0, #64]	; 0x40
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000904:	4a17      	ldr	r2, [pc, #92]	; (8000964 <HAL_ADC_Start_DMA+0xf4>)
 8000906:	64c2      	str	r2, [r0, #76]	; 0x4c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8000908:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800090c:	602a      	str	r2, [r5, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800090e:	686a      	ldr	r2, [r5, #4]
 8000910:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8000914:	606a      	str	r2, [r5, #4]
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8000916:	68aa      	ldr	r2, [r5, #8]
 8000918:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800091c:	60aa      	str	r2, [r5, #8]
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800091e:	460a      	mov	r2, r1
 8000920:	f105 014c 	add.w	r1, r5, #76	; 0x4c
 8000924:	f000 ff76 	bl	8001814 <HAL_DMA_Start_IT>
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8000928:	4b0f      	ldr	r3, [pc, #60]	; (8000968 <HAL_ADC_Start_DMA+0xf8>)
 800092a:	685b      	ldr	r3, [r3, #4]
 800092c:	f013 0f1f 	tst.w	r3, #31
 8000930:	6823      	ldr	r3, [r4, #0]
 8000932:	d108      	bne.n	8000946 <HAL_ADC_Start_DMA+0xd6>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8000934:	6898      	ldr	r0, [r3, #8]
 8000936:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 800093a:	d1ac      	bne.n	8000896 <HAL_ADC_Start_DMA+0x26>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800093c:	689a      	ldr	r2, [r3, #8]
 800093e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000942:	609a      	str	r2, [r3, #8]
 8000944:	e7a8      	b.n	8000898 <HAL_ADC_Start_DMA+0x28>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8000946:	4a09      	ldr	r2, [pc, #36]	; (800096c <HAL_ADC_Start_DMA+0xfc>)
 8000948:	4293      	cmp	r3, r2
 800094a:	d1a4      	bne.n	8000896 <HAL_ADC_Start_DMA+0x26>
 800094c:	e7f2      	b.n	8000934 <HAL_ADC_Start_DMA+0xc4>
  __HAL_LOCK(hadc);
 800094e:	2002      	movs	r0, #2
 8000950:	e7a2      	b.n	8000898 <HAL_ADC_Start_DMA+0x28>
 8000952:	bf00      	nop
 8000954:	2000000c 	.word	0x2000000c
 8000958:	000f4240 	.word	0x000f4240
 800095c:	080009d3 	.word	0x080009d3
 8000960:	08000a35 	.word	0x08000a35
 8000964:	08000b6b 	.word	0x08000b6b
 8000968:	40012300 	.word	0x40012300
 800096c:	40012000 	.word	0x40012000

08000970 <HAL_ADC_Stop_DMA>:
  __HAL_LOCK(hadc);
 8000970:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8000974:	2b01      	cmp	r3, #1
{
 8000976:	b510      	push	{r4, lr}
 8000978:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 800097a:	d024      	beq.n	80009c6 <HAL_ADC_Stop_DMA+0x56>
 800097c:	2301      	movs	r3, #1
 800097e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_ADC_DISABLE(hadc);
 8000982:	6803      	ldr	r3, [r0, #0]
 8000984:	689a      	ldr	r2, [r3, #8]
 8000986:	f022 0201 	bic.w	r2, r2, #1
 800098a:	609a      	str	r2, [r3, #8]
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800098c:	689a      	ldr	r2, [r3, #8]
 800098e:	07d2      	lsls	r2, r2, #31
 8000990:	d417      	bmi.n	80009c2 <HAL_ADC_Stop_DMA+0x52>
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8000992:	689a      	ldr	r2, [r3, #8]
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8000994:	6b80      	ldr	r0, [r0, #56]	; 0x38
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8000996:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800099a:	609a      	str	r2, [r3, #8]
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800099c:	f000 ff78 	bl	8001890 <HAL_DMA_Abort>
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80009a0:	6822      	ldr	r2, [r4, #0]
 80009a2:	6853      	ldr	r3, [r2, #4]
 80009a4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80009a8:	6053      	str	r3, [r2, #4]
    ADC_STATE_CLR_SET(hadc->State,
 80009aa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80009ac:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80009b0:	f023 0301 	bic.w	r3, r3, #1
 80009b4:	f043 0301 	orr.w	r3, r3, #1
 80009b8:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 80009ba:	2300      	movs	r3, #0
 80009bc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  return tmp_hal_status;
 80009c0:	bd10      	pop	{r4, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80009c2:	2000      	movs	r0, #0
 80009c4:	e7f9      	b.n	80009ba <HAL_ADC_Stop_DMA+0x4a>
  __HAL_LOCK(hadc);
 80009c6:	2002      	movs	r0, #2
}
 80009c8:	bd10      	pop	{r4, pc}

080009ca <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 80009ca:	6803      	ldr	r3, [r0, #0]
 80009cc:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 80009ce:	4770      	bx	lr
 80009d0:	4770      	bx	lr

080009d2 <ADC_DMAConvCplt>:
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80009d2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80009d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80009d6:	f012 0f50 	tst.w	r2, #80	; 0x50
{
 80009da:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80009dc:	d124      	bne.n	8000a28 <ADC_DMAConvCplt+0x56>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80009de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80009e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80009e4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80009e6:	681a      	ldr	r2, [r3, #0]
 80009e8:	6891      	ldr	r1, [r2, #8]
 80009ea:	f011 5f40 	tst.w	r1, #805306368	; 0x30000000
 80009ee:	d117      	bne.n	8000a20 <ADC_DMAConvCplt+0x4e>
 80009f0:	6999      	ldr	r1, [r3, #24]
 80009f2:	b9a9      	cbnz	r1, 8000a20 <ADC_DMAConvCplt+0x4e>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80009f4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80009f6:	f411 0f70 	tst.w	r1, #15728640	; 0xf00000
 80009fa:	d002      	beq.n	8000a02 <ADC_DMAConvCplt+0x30>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80009fc:	6891      	ldr	r1, [r2, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80009fe:	0549      	lsls	r1, r1, #21
 8000a00:	d40e      	bmi.n	8000a20 <ADC_DMAConvCplt+0x4e>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000a02:	6851      	ldr	r1, [r2, #4]
 8000a04:	f021 0120 	bic.w	r1, r1, #32
 8000a08:	6051      	str	r1, [r2, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000a0a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a0c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000a10:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000a12:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a14:	04d2      	lsls	r2, r2, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000a16:	bf5e      	ittt	pl
 8000a18:	6c1a      	ldrpl	r2, [r3, #64]	; 0x40
 8000a1a:	f042 0201 	orrpl.w	r2, r2, #1
 8000a1e:	641a      	strpl	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc);
 8000a20:	4618      	mov	r0, r3
 8000a22:	f00c fd05 	bl	800d430 <HAL_ADC_ConvCpltCallback>
 8000a26:	bd10      	pop	{r4, pc}
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000a28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  }
}
 8000a2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000a2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a30:	4718      	bx	r3

08000a32 <HAL_ADC_ConvHalfCpltCallback>:
 8000a32:	4770      	bx	lr

08000a34 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8000a34:	b508      	push	{r3, lr}
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  /* Conversion complete callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8000a36:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8000a38:	f7ff fffb 	bl	8000a32 <HAL_ADC_ConvHalfCpltCallback>
 8000a3c:	bd08      	pop	{r3, pc}

08000a3e <HAL_ADC_LevelOutOfWindowCallback>:
 8000a3e:	4770      	bx	lr

08000a40 <HAL_ADC_ErrorCallback>:
{
 8000a40:	4770      	bx	lr

08000a42 <HAL_ADC_IRQHandler>:
{
 8000a42:	b538      	push	{r3, r4, r5, lr}
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8000a44:	6803      	ldr	r3, [r0, #0]
 8000a46:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8000a48:	685a      	ldr	r2, [r3, #4]
  if(tmp1 && tmp2)
 8000a4a:	078d      	lsls	r5, r1, #30
{
 8000a4c:	4604      	mov	r4, r0
  if(tmp1 && tmp2)
 8000a4e:	d52b      	bpl.n	8000aa8 <HAL_ADC_IRQHandler+0x66>
 8000a50:	0690      	lsls	r0, r2, #26
 8000a52:	d529      	bpl.n	8000aa8 <HAL_ADC_IRQHandler+0x66>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000a54:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000a56:	06d1      	lsls	r1, r2, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8000a58:	bf5e      	ittt	pl
 8000a5a:	6c22      	ldrpl	r2, [r4, #64]	; 0x40
 8000a5c:	f442 7200 	orrpl.w	r2, r2, #512	; 0x200
 8000a60:	6422      	strpl	r2, [r4, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8000a62:	689a      	ldr	r2, [r3, #8]
 8000a64:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8000a68:	d117      	bne.n	8000a9a <HAL_ADC_IRQHandler+0x58>
 8000a6a:	69a2      	ldr	r2, [r4, #24]
 8000a6c:	b9aa      	cbnz	r2, 8000a9a <HAL_ADC_IRQHandler+0x58>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8000a6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8000a70:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 8000a74:	d002      	beq.n	8000a7c <HAL_ADC_IRQHandler+0x3a>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8000a76:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8000a78:	0552      	lsls	r2, r2, #21
 8000a7a:	d40e      	bmi.n	8000a9a <HAL_ADC_IRQHandler+0x58>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000a7c:	685a      	ldr	r2, [r3, #4]
 8000a7e:	f022 0220 	bic.w	r2, r2, #32
 8000a82:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8000a84:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000a86:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000a8a:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000a8c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000a8e:	04db      	lsls	r3, r3, #19
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000a90:	bf5e      	ittt	pl
 8000a92:	6c23      	ldrpl	r3, [r4, #64]	; 0x40
 8000a94:	f043 0301 	orrpl.w	r3, r3, #1
 8000a98:	6423      	strpl	r3, [r4, #64]	; 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 8000a9a:	4620      	mov	r0, r4
 8000a9c:	f00c fcc8 	bl	800d430 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8000aa0:	6823      	ldr	r3, [r4, #0]
 8000aa2:	f06f 0212 	mvn.w	r2, #18
 8000aa6:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8000aa8:	6823      	ldr	r3, [r4, #0]
 8000aaa:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8000aac:	685a      	ldr	r2, [r3, #4]
  if(tmp1 && tmp2)
 8000aae:	074d      	lsls	r5, r1, #29
 8000ab0:	d532      	bpl.n	8000b18 <HAL_ADC_IRQHandler+0xd6>
 8000ab2:	0610      	lsls	r0, r2, #24
 8000ab4:	d530      	bpl.n	8000b18 <HAL_ADC_IRQHandler+0xd6>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000ab6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000ab8:	06d1      	lsls	r1, r2, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8000aba:	bf5e      	ittt	pl
 8000abc:	6c22      	ldrpl	r2, [r4, #64]	; 0x40
 8000abe:	f442 5200 	orrpl.w	r2, r2, #8192	; 0x2000
 8000ac2:	6422      	strpl	r2, [r4, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8000ac4:	689a      	ldr	r2, [r3, #8]
 8000ac6:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 8000aca:	d11e      	bne.n	8000b0a <HAL_ADC_IRQHandler+0xc8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8000acc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8000ace:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 8000ad2:	d002      	beq.n	8000ada <HAL_ADC_IRQHandler+0x98>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8000ad4:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8000ad6:	0552      	lsls	r2, r2, #21
 8000ad8:	d417      	bmi.n	8000b0a <HAL_ADC_IRQHandler+0xc8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8000ada:	685a      	ldr	r2, [r3, #4]
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8000adc:	0555      	lsls	r5, r2, #21
 8000ade:	d414      	bmi.n	8000b0a <HAL_ADC_IRQHandler+0xc8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8000ae0:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8000ae2:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8000ae6:	d110      	bne.n	8000b0a <HAL_ADC_IRQHandler+0xc8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8000ae8:	69a2      	ldr	r2, [r4, #24]
 8000aea:	b972      	cbnz	r2, 8000b0a <HAL_ADC_IRQHandler+0xc8>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8000aec:	685a      	ldr	r2, [r3, #4]
 8000aee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000af2:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8000af4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000af6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000afa:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8000afc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000afe:	05d8      	lsls	r0, r3, #23
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000b00:	bf5e      	ittt	pl
 8000b02:	6c23      	ldrpl	r3, [r4, #64]	; 0x40
 8000b04:	f043 0301 	orrpl.w	r3, r3, #1
 8000b08:	6423      	strpl	r3, [r4, #64]	; 0x40
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8000b0a:	4620      	mov	r0, r4
 8000b0c:	f000 fb62 	bl	80011d4 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8000b10:	6823      	ldr	r3, [r4, #0]
 8000b12:	f06f 020c 	mvn.w	r2, #12
 8000b16:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8000b18:	6823      	ldr	r3, [r4, #0]
 8000b1a:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8000b1c:	685a      	ldr	r2, [r3, #4]
  if(tmp1 && tmp2)
 8000b1e:	07c9      	lsls	r1, r1, #31
 8000b20:	d50f      	bpl.n	8000b42 <HAL_ADC_IRQHandler+0x100>
 8000b22:	0655      	lsls	r5, r2, #25
 8000b24:	d50d      	bpl.n	8000b42 <HAL_ADC_IRQHandler+0x100>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	07d8      	lsls	r0, r3, #31
 8000b2a:	d50a      	bpl.n	8000b42 <HAL_ADC_IRQHandler+0x100>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000b2c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000b2e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b32:	6423      	str	r3, [r4, #64]	; 0x40
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8000b34:	4620      	mov	r0, r4
 8000b36:	f7ff ff82 	bl	8000a3e <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8000b3a:	6823      	ldr	r3, [r4, #0]
 8000b3c:	f06f 0201 	mvn.w	r2, #1
 8000b40:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8000b42:	6823      	ldr	r3, [r4, #0]
 8000b44:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8000b46:	685a      	ldr	r2, [r3, #4]
  if(tmp1 && tmp2)
 8000b48:	0689      	lsls	r1, r1, #26
 8000b4a:	d50d      	bpl.n	8000b68 <HAL_ADC_IRQHandler+0x126>
 8000b4c:	0152      	lsls	r2, r2, #5
 8000b4e:	d50b      	bpl.n	8000b68 <HAL_ADC_IRQHandler+0x126>
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8000b50:	6c62      	ldr	r2, [r4, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8000b52:	f06f 0520 	mvn.w	r5, #32
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8000b56:	f042 0202 	orr.w	r2, r2, #2
 8000b5a:	6462      	str	r2, [r4, #68]	; 0x44
    HAL_ADC_ErrorCallback(hadc);
 8000b5c:	4620      	mov	r0, r4
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8000b5e:	601d      	str	r5, [r3, #0]
    HAL_ADC_ErrorCallback(hadc);
 8000b60:	f7ff ff6e 	bl	8000a40 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8000b64:	6823      	ldr	r3, [r4, #0]
 8000b66:	601d      	str	r5, [r3, #0]
 8000b68:	bd38      	pop	{r3, r4, r5, pc}

08000b6a <ADC_DMAError>:
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000b6a:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8000b6c:	b508      	push	{r3, lr}
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8000b6e:	2340      	movs	r3, #64	; 0x40
 8000b70:	6403      	str	r3, [r0, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8000b72:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8000b74:	f043 0304 	orr.w	r3, r3, #4
 8000b78:	6443      	str	r3, [r0, #68]	; 0x44
  HAL_ADC_ErrorCallback(hadc); 
 8000b7a:	f7ff ff61 	bl	8000a40 <HAL_ADC_ErrorCallback>
 8000b7e:	bd08      	pop	{r3, pc}

08000b80 <HAL_ADC_ConfigChannel>:
{
 8000b80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0U;
 8000b82:	2300      	movs	r3, #0
 8000b84:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8000b86:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8000b8a:	2b01      	cmp	r3, #1
 8000b8c:	f000 8083 	beq.w	8000c96 <HAL_ADC_ConfigChannel+0x116>
  if (sConfig->Channel > ADC_CHANNEL_9)
 8000b90:	680d      	ldr	r5, [r1, #0]
 8000b92:	6804      	ldr	r4, [r0, #0]
 8000b94:	688a      	ldr	r2, [r1, #8]
  __HAL_LOCK(hadc);
 8000b96:	2301      	movs	r3, #1
  if (sConfig->Channel > ADC_CHANNEL_9)
 8000b98:	2d09      	cmp	r5, #9
  __HAL_LOCK(hadc);
 8000b9a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
 8000b9e:	b2ae      	uxth	r6, r5
  if (sConfig->Channel > ADC_CHANNEL_9)
 8000ba0:	d92a      	bls.n	8000bf8 <HAL_ADC_ConfigChannel+0x78>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8000ba2:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 8000ba6:	68e7      	ldr	r7, [r4, #12]
 8000ba8:	3b1e      	subs	r3, #30
 8000baa:	f04f 0e07 	mov.w	lr, #7
 8000bae:	fa0e fe03 	lsl.w	lr, lr, r3
 8000bb2:	ea27 070e 	bic.w	r7, r7, lr
 8000bb6:	60e7      	str	r7, [r4, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8000bb8:	68e7      	ldr	r7, [r4, #12]
 8000bba:	fa02 f303 	lsl.w	r3, r2, r3
 8000bbe:	433b      	orrs	r3, r7
 8000bc0:	60e3      	str	r3, [r4, #12]
  if (sConfig->Rank < 7U)
 8000bc2:	684a      	ldr	r2, [r1, #4]
 8000bc4:	2a06      	cmp	r2, #6
 8000bc6:	ea4f 0382 	mov.w	r3, r2, lsl #2
 8000bca:	d825      	bhi.n	8000c18 <HAL_ADC_ConfigChannel+0x98>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8000bcc:	4413      	add	r3, r2
 8000bce:	6b67      	ldr	r7, [r4, #52]	; 0x34
 8000bd0:	1f59      	subs	r1, r3, #5
 8000bd2:	231f      	movs	r3, #31
 8000bd4:	408b      	lsls	r3, r1
 8000bd6:	ea27 0303 	bic.w	r3, r7, r3
 8000bda:	6363      	str	r3, [r4, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8000bdc:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000bde:	fa06 f101 	lsl.w	r1, r6, r1
 8000be2:	4311      	orrs	r1, r2
 8000be4:	6361      	str	r1, [r4, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8000be6:	4b2d      	ldr	r3, [pc, #180]	; (8000c9c <HAL_ADC_ConfigChannel+0x11c>)
 8000be8:	429c      	cmp	r4, r3
 8000bea:	d034      	beq.n	8000c56 <HAL_ADC_ConfigChannel+0xd6>
  __HAL_UNLOCK(hadc);
 8000bec:	2300      	movs	r3, #0
 8000bee:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8000bf2:	4618      	mov	r0, r3
}
 8000bf4:	b003      	add	sp, #12
 8000bf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8000bf8:	6927      	ldr	r7, [r4, #16]
 8000bfa:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8000bfe:	f04f 0e07 	mov.w	lr, #7
 8000c02:	fa0e fe03 	lsl.w	lr, lr, r3
 8000c06:	ea27 070e 	bic.w	r7, r7, lr
 8000c0a:	6127      	str	r7, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8000c0c:	6927      	ldr	r7, [r4, #16]
 8000c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c12:	433b      	orrs	r3, r7
 8000c14:	6123      	str	r3, [r4, #16]
 8000c16:	e7d4      	b.n	8000bc2 <HAL_ADC_ConfigChannel+0x42>
  else if (sConfig->Rank < 13U)
 8000c18:	2a0c      	cmp	r2, #12
 8000c1a:	d80e      	bhi.n	8000c3a <HAL_ADC_ConfigChannel+0xba>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8000c1c:	4413      	add	r3, r2
 8000c1e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8000c20:	f1a3 0223 	sub.w	r2, r3, #35	; 0x23
 8000c24:	231f      	movs	r3, #31
 8000c26:	4093      	lsls	r3, r2
 8000c28:	ea21 0303 	bic.w	r3, r1, r3
 8000c2c:	6323      	str	r3, [r4, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8000c2e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000c30:	fa06 f202 	lsl.w	r2, r6, r2
 8000c34:	431a      	orrs	r2, r3
 8000c36:	6322      	str	r2, [r4, #48]	; 0x30
 8000c38:	e7d5      	b.n	8000be6 <HAL_ADC_ConfigChannel+0x66>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8000c3a:	4413      	add	r3, r2
 8000c3c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8000c3e:	3b41      	subs	r3, #65	; 0x41
 8000c40:	221f      	movs	r2, #31
 8000c42:	409a      	lsls	r2, r3
 8000c44:	ea21 0202 	bic.w	r2, r1, r2
 8000c48:	62e2      	str	r2, [r4, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8000c4a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000c4c:	fa06 f103 	lsl.w	r1, r6, r3
 8000c50:	4311      	orrs	r1, r2
 8000c52:	62e1      	str	r1, [r4, #44]	; 0x2c
 8000c54:	e7c7      	b.n	8000be6 <HAL_ADC_ConfigChannel+0x66>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8000c56:	2d12      	cmp	r5, #18
 8000c58:	d104      	bne.n	8000c64 <HAL_ADC_ConfigChannel+0xe4>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8000c5a:	4a11      	ldr	r2, [pc, #68]	; (8000ca0 <HAL_ADC_ConfigChannel+0x120>)
 8000c5c:	6853      	ldr	r3, [r2, #4]
 8000c5e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000c62:	6053      	str	r3, [r2, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8000c64:	f1a5 0310 	sub.w	r3, r5, #16
 8000c68:	2b01      	cmp	r3, #1
 8000c6a:	d8bf      	bhi.n	8000bec <HAL_ADC_ConfigChannel+0x6c>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8000c6c:	4a0c      	ldr	r2, [pc, #48]	; (8000ca0 <HAL_ADC_ConfigChannel+0x120>)
 8000c6e:	6853      	ldr	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000c70:	2d10      	cmp	r5, #16
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8000c72:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000c76:	6053      	str	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000c78:	d1b8      	bne.n	8000bec <HAL_ADC_ConfigChannel+0x6c>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000c7a:	4b0a      	ldr	r3, [pc, #40]	; (8000ca4 <HAL_ADC_ConfigChannel+0x124>)
 8000c7c:	4a0a      	ldr	r2, [pc, #40]	; (8000ca8 <HAL_ADC_ConfigChannel+0x128>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	fbb3 f2f2 	udiv	r2, r3, r2
 8000c84:	230a      	movs	r3, #10
 8000c86:	4353      	muls	r3, r2
        counter--;
 8000c88:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8000c8a:	9b01      	ldr	r3, [sp, #4]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d0ad      	beq.n	8000bec <HAL_ADC_ConfigChannel+0x6c>
        counter--;
 8000c90:	9b01      	ldr	r3, [sp, #4]
 8000c92:	3b01      	subs	r3, #1
 8000c94:	e7f8      	b.n	8000c88 <HAL_ADC_ConfigChannel+0x108>
  __HAL_LOCK(hadc);
 8000c96:	2002      	movs	r0, #2
 8000c98:	e7ac      	b.n	8000bf4 <HAL_ADC_ConfigChannel+0x74>
 8000c9a:	bf00      	nop
 8000c9c:	40012000 	.word	0x40012000
 8000ca0:	40012300 	.word	0x40012300
 8000ca4:	2000000c 	.word	0x2000000c
 8000ca8:	000f4240 	.word	0x000f4240

08000cac <HAL_ADC_AnalogWDGConfig>:
  __HAL_LOCK(hadc);
 8000cac:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8000cb0:	2b01      	cmp	r3, #1
{
 8000cb2:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 8000cb4:	d027      	beq.n	8000d06 <HAL_ADC_AnalogWDGConfig+0x5a>
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if(AnalogWDGConfig->ITMode == ENABLE)
 8000cbc:	690b      	ldr	r3, [r1, #16]
 8000cbe:	2b01      	cmp	r3, #1
 8000cc0:	6803      	ldr	r3, [r0, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_AWD);
 8000cc2:	685a      	ldr	r2, [r3, #4]
 8000cc4:	bf0c      	ite	eq
 8000cc6:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_AWD);
 8000cca:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 8000cce:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 &=  ~(ADC_CR1_AWDSGL | ADC_CR1_JAWDEN | ADC_CR1_AWDEN);
 8000cd0:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |= AnalogWDGConfig->WatchdogMode;
 8000cd2:	680c      	ldr	r4, [r1, #0]
  hadc->Instance->CR1 &=  ~(ADC_CR1_AWDSGL | ADC_CR1_JAWDEN | ADC_CR1_AWDEN);
 8000cd4:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8000cd8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000cdc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |= AnalogWDGConfig->WatchdogMode;
 8000cde:	685a      	ldr	r2, [r3, #4]
 8000ce0:	4322      	orrs	r2, r4
 8000ce2:	605a      	str	r2, [r3, #4]
  hadc->Instance->HTR = AnalogWDGConfig->HighThreshold;
 8000ce4:	684a      	ldr	r2, [r1, #4]
 8000ce6:	625a      	str	r2, [r3, #36]	; 0x24
  hadc->Instance->LTR = AnalogWDGConfig->LowThreshold;
 8000ce8:	688a      	ldr	r2, [r1, #8]
 8000cea:	629a      	str	r2, [r3, #40]	; 0x28
  hadc->Instance->CR1 &= ~ADC_CR1_AWDCH;
 8000cec:	685a      	ldr	r2, [r3, #4]
 8000cee:	f022 021f 	bic.w	r2, r2, #31
 8000cf2:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |= (uint32_t)((uint16_t)(AnalogWDGConfig->Channel));
 8000cf4:	685c      	ldr	r4, [r3, #4]
 8000cf6:	898a      	ldrh	r2, [r1, #12]
 8000cf8:	4322      	orrs	r2, r4
 8000cfa:	605a      	str	r2, [r3, #4]
  __HAL_UNLOCK(hadc);
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8000d02:	4618      	mov	r0, r3
 8000d04:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 8000d06:	2002      	movs	r0, #2
}
 8000d08:	bd10      	pop	{r4, pc}

08000d0a <HAL_ADC_GetState>:
  return hadc->State;
 8000d0a:	6c00      	ldr	r0, [r0, #64]	; 0x40
}
 8000d0c:	4770      	bx	lr

08000d0e <HAL_ADC_GetError>:
  return hadc->ErrorCode;
 8000d0e:	6c40      	ldr	r0, [r0, #68]	; 0x44
}
 8000d10:	4770      	bx	lr
 8000d12:	bf00      	nop

08000d14 <ADC_MultiModeDMAError>:
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_MultiModeDMAError(DMA_HandleTypeDef *hdma)   
{
    ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000d14:	6b80      	ldr	r0, [r0, #56]	; 0x38
    hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8000d16:	2340      	movs	r3, #64	; 0x40
 8000d18:	6403      	str	r3, [r0, #64]	; 0x40
    /* Set ADC error code to DMA error */
    hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8000d1a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8000d1c:	f043 0304 	orr.w	r3, r3, #4
 8000d20:	6443      	str	r3, [r0, #68]	; 0x44
    HAL_ADC_ErrorCallback(hadc); 
 8000d22:	f7ff be8d 	b.w	8000a40 <HAL_ADC_ErrorCallback>

08000d26 <ADC_MultiModeDMAHalfConvCplt>:
    HAL_ADC_ConvHalfCpltCallback(hadc); 
 8000d26:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8000d28:	f7ff be83 	b.w	8000a32 <HAL_ADC_ConvHalfCpltCallback>

08000d2c <ADC_MultiModeDMAConvCplt>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000d2c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000d2e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d30:	f012 0f50 	tst.w	r2, #80	; 0x50
 8000d34:	d123      	bne.n	8000d7e <ADC_MultiModeDMAConvCplt+0x52>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000d36:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d38:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000d3c:	641a      	str	r2, [r3, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8000d3e:	681a      	ldr	r2, [r3, #0]
 8000d40:	6891      	ldr	r1, [r2, #8]
 8000d42:	f011 5f40 	tst.w	r1, #805306368	; 0x30000000
 8000d46:	d117      	bne.n	8000d78 <ADC_MultiModeDMAConvCplt+0x4c>
 8000d48:	6999      	ldr	r1, [r3, #24]
 8000d4a:	b9a9      	cbnz	r1, 8000d78 <ADC_MultiModeDMAConvCplt+0x4c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8000d4c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8000d4e:	f411 0f70 	tst.w	r1, #15728640	; 0xf00000
 8000d52:	d002      	beq.n	8000d5a <ADC_MultiModeDMAConvCplt+0x2e>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8000d54:	6891      	ldr	r1, [r2, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8000d56:	0549      	lsls	r1, r1, #21
 8000d58:	d40e      	bmi.n	8000d78 <ADC_MultiModeDMAConvCplt+0x4c>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000d5a:	6851      	ldr	r1, [r2, #4]
 8000d5c:	f021 0120 	bic.w	r1, r1, #32
 8000d60:	6051      	str	r1, [r2, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000d62:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d64:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000d68:	641a      	str	r2, [r3, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000d6a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d6c:	04d2      	lsls	r2, r2, #19
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000d6e:	bf5e      	ittt	pl
 8000d70:	6c1a      	ldrpl	r2, [r3, #64]	; 0x40
 8000d72:	f042 0201 	orrpl.w	r2, r2, #1
 8000d76:	641a      	strpl	r2, [r3, #64]	; 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 8000d78:	4618      	mov	r0, r3
 8000d7a:	f00c bb59 	b.w	800d430 <HAL_ADC_ConvCpltCallback>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000d7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d82:	4718      	bx	r3

08000d84 <HAL_ADCEx_InjectedStart>:
{
 8000d84:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 8000d86:	2300      	movs	r3, #0
 8000d88:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8000d8a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8000d8e:	2b01      	cmp	r3, #1
 8000d90:	d047      	beq.n	8000e22 <HAL_ADCEx_InjectedStart+0x9e>
 8000d92:	2301      	movs	r3, #1
 8000d94:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000d98:	6803      	ldr	r3, [r0, #0]
 8000d9a:	689a      	ldr	r2, [r3, #8]
 8000d9c:	07d1      	lsls	r1, r2, #31
 8000d9e:	d505      	bpl.n	8000dac <HAL_ADCEx_InjectedStart+0x28>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8000da0:	689a      	ldr	r2, [r3, #8]
 8000da2:	07d2      	lsls	r2, r2, #31
 8000da4:	d414      	bmi.n	8000dd0 <HAL_ADCEx_InjectedStart+0x4c>
  return HAL_OK;
 8000da6:	2000      	movs	r0, #0
}
 8000da8:	b002      	add	sp, #8
 8000daa:	4770      	bx	lr
    __HAL_ADC_ENABLE(hadc);
 8000dac:	689a      	ldr	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000dae:	491e      	ldr	r1, [pc, #120]	; (8000e28 <HAL_ADCEx_InjectedStart+0xa4>)
    __HAL_ADC_ENABLE(hadc);
 8000db0:	f042 0201 	orr.w	r2, r2, #1
 8000db4:	609a      	str	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000db6:	4a1d      	ldr	r2, [pc, #116]	; (8000e2c <HAL_ADCEx_InjectedStart+0xa8>)
 8000db8:	6812      	ldr	r2, [r2, #0]
 8000dba:	fbb2 f2f1 	udiv	r2, r2, r1
 8000dbe:	eb02 0242 	add.w	r2, r2, r2, lsl #1
      counter--;
 8000dc2:	9201      	str	r2, [sp, #4]
    while(counter != 0U)
 8000dc4:	9a01      	ldr	r2, [sp, #4]
 8000dc6:	2a00      	cmp	r2, #0
 8000dc8:	d0ea      	beq.n	8000da0 <HAL_ADCEx_InjectedStart+0x1c>
      counter--;
 8000dca:	9a01      	ldr	r2, [sp, #4]
 8000dcc:	3a01      	subs	r2, #1
 8000dce:	e7f8      	b.n	8000dc2 <HAL_ADCEx_InjectedStart+0x3e>
    ADC_STATE_CLR_SET(hadc->State,
 8000dd0:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8000dd2:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8000dd6:	f022 0201 	bic.w	r2, r2, #1
 8000dda:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000dde:	6402      	str	r2, [r0, #64]	; 0x40
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8000de0:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8000de2:	f412 7280 	ands.w	r2, r2, #256	; 0x100
      ADC_CLEAR_ERRORCODE(hadc);
 8000de6:	bf08      	it	eq
 8000de8:	6442      	streq	r2, [r0, #68]	; 0x44
    __HAL_UNLOCK(hadc);
 8000dea:	2200      	movs	r2, #0
 8000dec:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 8000df0:	f06f 0204 	mvn.w	r2, #4
 8000df4:	601a      	str	r2, [r3, #0]
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8000df6:	4a0e      	ldr	r2, [pc, #56]	; (8000e30 <HAL_ADCEx_InjectedStart+0xac>)
 8000df8:	6852      	ldr	r2, [r2, #4]
 8000dfa:	f012 0f1f 	tst.w	r2, #31
      tmp1 = HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_JEXTEN);
 8000dfe:	689a      	ldr	r2, [r3, #8]
      tmp2 = HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO);
 8000e00:	6858      	ldr	r0, [r3, #4]
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8000e02:	d10a      	bne.n	8000e1a <HAL_ADCEx_InjectedStart+0x96>
      if((hadc->Instance == ADC1) && tmp1 && tmp2)  
 8000e04:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 8000e08:	d1cd      	bne.n	8000da6 <HAL_ADCEx_InjectedStart+0x22>
 8000e0a:	f410 6080 	ands.w	r0, r0, #1024	; 0x400
 8000e0e:	d1ca      	bne.n	8000da6 <HAL_ADCEx_InjectedStart+0x22>
        hadc->Instance->CR2 |= ADC_CR2_JSWSTART;
 8000e10:	689a      	ldr	r2, [r3, #8]
 8000e12:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8000e16:	609a      	str	r2, [r3, #8]
 8000e18:	e7c6      	b.n	8000da8 <HAL_ADCEx_InjectedStart+0x24>
      if((hadc->Instance == ADC1) && tmp1 && tmp2)  
 8000e1a:	4906      	ldr	r1, [pc, #24]	; (8000e34 <HAL_ADCEx_InjectedStart+0xb0>)
 8000e1c:	428b      	cmp	r3, r1
 8000e1e:	d1c2      	bne.n	8000da6 <HAL_ADCEx_InjectedStart+0x22>
 8000e20:	e7f0      	b.n	8000e04 <HAL_ADCEx_InjectedStart+0x80>
  __HAL_LOCK(hadc);
 8000e22:	2002      	movs	r0, #2
 8000e24:	e7c0      	b.n	8000da8 <HAL_ADCEx_InjectedStart+0x24>
 8000e26:	bf00      	nop
 8000e28:	000f4240 	.word	0x000f4240
 8000e2c:	2000000c 	.word	0x2000000c
 8000e30:	40012300 	.word	0x40012300
 8000e34:	40012000 	.word	0x40012000

08000e38 <HAL_ADCEx_InjectedStart_IT>:
{
 8000e38:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8000e3e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8000e42:	2b01      	cmp	r3, #1
 8000e44:	d04b      	beq.n	8000ede <HAL_ADCEx_InjectedStart_IT+0xa6>
 8000e46:	2301      	movs	r3, #1
 8000e48:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000e4c:	6803      	ldr	r3, [r0, #0]
 8000e4e:	689a      	ldr	r2, [r3, #8]
 8000e50:	07d1      	lsls	r1, r2, #31
 8000e52:	d505      	bpl.n	8000e60 <HAL_ADCEx_InjectedStart_IT+0x28>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8000e54:	689a      	ldr	r2, [r3, #8]
 8000e56:	07d2      	lsls	r2, r2, #31
 8000e58:	d414      	bmi.n	8000e84 <HAL_ADCEx_InjectedStart_IT+0x4c>
  return HAL_OK;
 8000e5a:	2000      	movs	r0, #0
}
 8000e5c:	b002      	add	sp, #8
 8000e5e:	4770      	bx	lr
    __HAL_ADC_ENABLE(hadc);
 8000e60:	689a      	ldr	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000e62:	4920      	ldr	r1, [pc, #128]	; (8000ee4 <HAL_ADCEx_InjectedStart_IT+0xac>)
    __HAL_ADC_ENABLE(hadc);
 8000e64:	f042 0201 	orr.w	r2, r2, #1
 8000e68:	609a      	str	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000e6a:	4a1f      	ldr	r2, [pc, #124]	; (8000ee8 <HAL_ADCEx_InjectedStart_IT+0xb0>)
 8000e6c:	6812      	ldr	r2, [r2, #0]
 8000e6e:	fbb2 f2f1 	udiv	r2, r2, r1
 8000e72:	eb02 0242 	add.w	r2, r2, r2, lsl #1
      counter--;
 8000e76:	9201      	str	r2, [sp, #4]
    while(counter != 0U)
 8000e78:	9a01      	ldr	r2, [sp, #4]
 8000e7a:	2a00      	cmp	r2, #0
 8000e7c:	d0ea      	beq.n	8000e54 <HAL_ADCEx_InjectedStart_IT+0x1c>
      counter--;
 8000e7e:	9a01      	ldr	r2, [sp, #4]
 8000e80:	3a01      	subs	r2, #1
 8000e82:	e7f8      	b.n	8000e76 <HAL_ADCEx_InjectedStart_IT+0x3e>
    ADC_STATE_CLR_SET(hadc->State,
 8000e84:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8000e86:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8000e8a:	f022 0201 	bic.w	r2, r2, #1
 8000e8e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000e92:	6402      	str	r2, [r0, #64]	; 0x40
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8000e94:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8000e96:	f412 7280 	ands.w	r2, r2, #256	; 0x100
      ADC_CLEAR_ERRORCODE(hadc);
 8000e9a:	bf08      	it	eq
 8000e9c:	6442      	streq	r2, [r0, #68]	; 0x44
    __HAL_UNLOCK(hadc);
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 8000ea4:	f06f 0204 	mvn.w	r2, #4
 8000ea8:	601a      	str	r2, [r3, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8000eaa:	685a      	ldr	r2, [r3, #4]
 8000eac:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000eb0:	605a      	str	r2, [r3, #4]
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8000eb2:	4a0e      	ldr	r2, [pc, #56]	; (8000eec <HAL_ADCEx_InjectedStart_IT+0xb4>)
 8000eb4:	6852      	ldr	r2, [r2, #4]
 8000eb6:	f012 0f1f 	tst.w	r2, #31
      tmp1 = HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_JEXTEN);
 8000eba:	689a      	ldr	r2, [r3, #8]
      tmp2 = HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO);
 8000ebc:	6858      	ldr	r0, [r3, #4]
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8000ebe:	d10a      	bne.n	8000ed6 <HAL_ADCEx_InjectedStart_IT+0x9e>
      if((hadc->Instance == ADC1) && tmp1 && tmp2)  
 8000ec0:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 8000ec4:	d1c9      	bne.n	8000e5a <HAL_ADCEx_InjectedStart_IT+0x22>
 8000ec6:	f410 6080 	ands.w	r0, r0, #1024	; 0x400
 8000eca:	d1c6      	bne.n	8000e5a <HAL_ADCEx_InjectedStart_IT+0x22>
        hadc->Instance->CR2 |= ADC_CR2_JSWSTART;
 8000ecc:	689a      	ldr	r2, [r3, #8]
 8000ece:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8000ed2:	609a      	str	r2, [r3, #8]
 8000ed4:	e7c2      	b.n	8000e5c <HAL_ADCEx_InjectedStart_IT+0x24>
      if((hadc->Instance == ADC1) && tmp1 && tmp2)  
 8000ed6:	4906      	ldr	r1, [pc, #24]	; (8000ef0 <HAL_ADCEx_InjectedStart_IT+0xb8>)
 8000ed8:	428b      	cmp	r3, r1
 8000eda:	d1be      	bne.n	8000e5a <HAL_ADCEx_InjectedStart_IT+0x22>
 8000edc:	e7f0      	b.n	8000ec0 <HAL_ADCEx_InjectedStart_IT+0x88>
  __HAL_LOCK(hadc);
 8000ede:	2002      	movs	r0, #2
 8000ee0:	e7bc      	b.n	8000e5c <HAL_ADCEx_InjectedStart_IT+0x24>
 8000ee2:	bf00      	nop
 8000ee4:	000f4240 	.word	0x000f4240
 8000ee8:	2000000c 	.word	0x2000000c
 8000eec:	40012300 	.word	0x40012300
 8000ef0:	40012000 	.word	0x40012000

08000ef4 <HAL_ADCEx_InjectedStop>:
  __HAL_LOCK(hadc);
 8000ef4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8000ef8:	2b01      	cmp	r3, #1
{
 8000efa:	4602      	mov	r2, r0
  __HAL_LOCK(hadc);
 8000efc:	d026      	beq.n	8000f4c <HAL_ADCEx_InjectedStop+0x58>
 8000efe:	2301      	movs	r3, #1
 8000f00:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if(((hadc->State & HAL_ADC_STATE_REG_BUSY) == RESET)  &&
 8000f04:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000f06:	05db      	lsls	r3, r3, #23
 8000f08:	d418      	bmi.n	8000f3c <HAL_ADCEx_InjectedStop+0x48>
     HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO)   )
 8000f0a:	6801      	ldr	r1, [r0, #0]
 8000f0c:	684b      	ldr	r3, [r1, #4]
  if(((hadc->State & HAL_ADC_STATE_REG_BUSY) == RESET)  &&
 8000f0e:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 8000f12:	d113      	bne.n	8000f3c <HAL_ADCEx_InjectedStop+0x48>
    __HAL_ADC_DISABLE(hadc);
 8000f14:	6888      	ldr	r0, [r1, #8]
 8000f16:	f020 0001 	bic.w	r0, r0, #1
 8000f1a:	6088      	str	r0, [r1, #8]
    if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8000f1c:	6888      	ldr	r0, [r1, #8]
 8000f1e:	f010 0001 	ands.w	r0, r0, #1
 8000f22:	d111      	bne.n	8000f48 <HAL_ADCEx_InjectedStop+0x54>
      ADC_STATE_CLR_SET(hadc->State,
 8000f24:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000f26:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000f2a:	f023 0301 	bic.w	r3, r3, #1
 8000f2e:	f043 0301 	orr.w	r3, r3, #1
 8000f32:	6413      	str	r3, [r2, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8000f34:	2300      	movs	r3, #0
 8000f36:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
  return tmp_hal_status;
 8000f3a:	4770      	bx	lr
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000f3c:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000f3e:	f043 0320 	orr.w	r3, r3, #32
 8000f42:	6413      	str	r3, [r2, #64]	; 0x40
    tmp_hal_status = HAL_ERROR;
 8000f44:	2001      	movs	r0, #1
 8000f46:	e7f5      	b.n	8000f34 <HAL_ADCEx_InjectedStop+0x40>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e7f3      	b.n	8000f34 <HAL_ADCEx_InjectedStop+0x40>
  __HAL_LOCK(hadc);
 8000f4c:	2002      	movs	r0, #2
}
 8000f4e:	4770      	bx	lr

08000f50 <HAL_ADCEx_InjectedPollForConversion>:
{
 8000f50:	b570      	push	{r4, r5, r6, lr}
 8000f52:	4604      	mov	r4, r0
 8000f54:	460d      	mov	r5, r1
  tickstart = HAL_GetTick();
 8000f56:	f7ff f99b 	bl	8000290 <HAL_GetTick>
 8000f5a:	4606      	mov	r6, r0
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC)))
 8000f5c:	6823      	ldr	r3, [r4, #0]
 8000f5e:	681a      	ldr	r2, [r3, #0]
 8000f60:	0750      	lsls	r0, r2, #29
 8000f62:	d50c      	bpl.n	8000f7e <HAL_ADCEx_InjectedPollForConversion+0x2e>
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JSTRT | ADC_FLAG_JEOC);
 8000f64:	f06f 020c 	mvn.w	r2, #12
 8000f68:	601a      	str	r2, [r3, #0]
  SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8000f6a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000f6c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000f70:	6422      	str	r2, [r4, #64]	; 0x40
  if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8000f72:	689a      	ldr	r2, [r3, #8]
 8000f74:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 8000f78:	d011      	beq.n	8000f9e <HAL_ADCEx_InjectedPollForConversion+0x4e>
  return HAL_OK;
 8000f7a:	2000      	movs	r0, #0
 8000f7c:	bd70      	pop	{r4, r5, r6, pc}
    if(Timeout != HAL_MAX_DELAY)
 8000f7e:	1c6a      	adds	r2, r5, #1
 8000f80:	d0ed      	beq.n	8000f5e <HAL_ADCEx_InjectedPollForConversion+0xe>
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8000f82:	b935      	cbnz	r5, 8000f92 <HAL_ADCEx_InjectedPollForConversion+0x42>
        hadc->State= HAL_ADC_STATE_TIMEOUT;
 8000f84:	2304      	movs	r3, #4
 8000f86:	6423      	str	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hadc);
 8000f88:	2300      	movs	r3, #0
 8000f8a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_TIMEOUT;
 8000f8e:	2003      	movs	r0, #3
 8000f90:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8000f92:	f7ff f97d 	bl	8000290 <HAL_GetTick>
 8000f96:	1b80      	subs	r0, r0, r6
 8000f98:	4285      	cmp	r5, r0
 8000f9a:	d2df      	bcs.n	8000f5c <HAL_ADCEx_InjectedPollForConversion+0xc>
 8000f9c:	e7f2      	b.n	8000f84 <HAL_ADCEx_InjectedPollForConversion+0x34>
     (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8000f9e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8000fa0:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 8000fa4:	d002      	beq.n	8000fac <HAL_ADCEx_InjectedPollForConversion+0x5c>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8000fa6:	689a      	ldr	r2, [r3, #8]
     (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8000fa8:	0551      	lsls	r1, r2, #21
 8000faa:	d4e6      	bmi.n	8000f7a <HAL_ADCEx_InjectedPollForConversion+0x2a>
     (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8000fac:	685a      	ldr	r2, [r3, #4]
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8000fae:	0552      	lsls	r2, r2, #21
 8000fb0:	d4e3      	bmi.n	8000f7a <HAL_ADCEx_InjectedPollForConversion+0x2a>
      (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8000fb2:	689b      	ldr	r3, [r3, #8]
     (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8000fb4:	f013 5f40 	tst.w	r3, #805306368	; 0x30000000
 8000fb8:	d1df      	bne.n	8000f7a <HAL_ADCEx_InjectedPollForConversion+0x2a>
      (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8000fba:	69a3      	ldr	r3, [r4, #24]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d1dc      	bne.n	8000f7a <HAL_ADCEx_InjectedPollForConversion+0x2a>
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8000fc0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000fc2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000fc6:	6423      	str	r3, [r4, #64]	; 0x40
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8000fc8:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8000fca:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 8000fce:	d1d4      	bne.n	8000f7a <HAL_ADCEx_InjectedPollForConversion+0x2a>
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000fd0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000fd2:	f043 0301 	orr.w	r3, r3, #1
 8000fd6:	6423      	str	r3, [r4, #64]	; 0x40
}      
 8000fd8:	bd70      	pop	{r4, r5, r6, pc}

08000fda <HAL_ADCEx_InjectedStop_IT>:
  __HAL_LOCK(hadc);
 8000fda:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8000fde:	2b01      	cmp	r3, #1
{
 8000fe0:	4602      	mov	r2, r0
  __HAL_LOCK(hadc);
 8000fe2:	d02a      	beq.n	800103a <HAL_ADCEx_InjectedStop_IT+0x60>
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if(((hadc->State & HAL_ADC_STATE_REG_BUSY) == RESET)  &&
 8000fea:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000fec:	05db      	lsls	r3, r3, #23
 8000fee:	d41c      	bmi.n	800102a <HAL_ADCEx_InjectedStop_IT+0x50>
     HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO)   )
 8000ff0:	6801      	ldr	r1, [r0, #0]
 8000ff2:	684b      	ldr	r3, [r1, #4]
  if(((hadc->State & HAL_ADC_STATE_REG_BUSY) == RESET)  &&
 8000ff4:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 8000ff8:	d117      	bne.n	800102a <HAL_ADCEx_InjectedStop_IT+0x50>
    __HAL_ADC_DISABLE(hadc);
 8000ffa:	6888      	ldr	r0, [r1, #8]
 8000ffc:	f020 0001 	bic.w	r0, r0, #1
 8001000:	6088      	str	r0, [r1, #8]
    if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001002:	6888      	ldr	r0, [r1, #8]
 8001004:	f010 0001 	ands.w	r0, r0, #1
 8001008:	d115      	bne.n	8001036 <HAL_ADCEx_InjectedStop_IT+0x5c>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800100a:	684b      	ldr	r3, [r1, #4]
 800100c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001010:	604b      	str	r3, [r1, #4]
      ADC_STATE_CLR_SET(hadc->State,
 8001012:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001014:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001018:	f023 0301 	bic.w	r3, r3, #1
 800101c:	f043 0301 	orr.w	r3, r3, #1
 8001020:	6413      	str	r3, [r2, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8001022:	2300      	movs	r3, #0
 8001024:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
  return tmp_hal_status;
 8001028:	4770      	bx	lr
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800102a:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800102c:	f043 0320 	orr.w	r3, r3, #32
 8001030:	6413      	str	r3, [r2, #64]	; 0x40
    tmp_hal_status = HAL_ERROR;
 8001032:	2001      	movs	r0, #1
 8001034:	e7f5      	b.n	8001022 <HAL_ADCEx_InjectedStop_IT+0x48>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001036:	4618      	mov	r0, r3
 8001038:	e7f3      	b.n	8001022 <HAL_ADCEx_InjectedStop_IT+0x48>
  __HAL_LOCK(hadc);
 800103a:	2002      	movs	r0, #2
}
 800103c:	4770      	bx	lr

0800103e <HAL_ADCEx_InjectedGetValue>:
{
 800103e:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0U;
 8001040:	2300      	movs	r3, #0
 8001042:	9301      	str	r3, [sp, #4]
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 8001044:	6803      	ldr	r3, [r0, #0]
 8001046:	f06f 0204 	mvn.w	r2, #4
  switch(InjectedRank)
 800104a:	3901      	subs	r1, #1
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 800104c:	601a      	str	r2, [r3, #0]
  switch(InjectedRank)
 800104e:	2903      	cmp	r1, #3
 8001050:	d805      	bhi.n	800105e <HAL_ADCEx_InjectedGetValue+0x20>
 8001052:	e8df f001 	tbb	[pc, r1]
 8001056:	090b      	.short	0x090b
 8001058:	0207      	.short	0x0207
      tmp =  hadc->Instance->JDR4;
 800105a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
      tmp =  hadc->Instance->JDR1;
 800105c:	9301      	str	r3, [sp, #4]
  return tmp;
 800105e:	9801      	ldr	r0, [sp, #4]
}
 8001060:	b002      	add	sp, #8
 8001062:	4770      	bx	lr
      tmp =  hadc->Instance->JDR3;
 8001064:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001066:	e7f9      	b.n	800105c <HAL_ADCEx_InjectedGetValue+0x1e>
      tmp =  hadc->Instance->JDR2;
 8001068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800106a:	e7f7      	b.n	800105c <HAL_ADCEx_InjectedGetValue+0x1e>
      tmp =  hadc->Instance->JDR1;
 800106c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800106e:	e7f5      	b.n	800105c <HAL_ADCEx_InjectedGetValue+0x1e>

08001070 <HAL_ADCEx_MultiModeStart_DMA>:
{
 8001070:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001072:	4613      	mov	r3, r2
  __IO uint32_t counter = 0U;
 8001074:	2200      	movs	r2, #0
 8001076:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8001078:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 800107c:	2a01      	cmp	r2, #1
{
 800107e:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8001080:	d062      	beq.n	8001148 <HAL_ADCEx_MultiModeStart_DMA+0xd8>
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001082:	6805      	ldr	r5, [r0, #0]
  __HAL_LOCK(hadc);
 8001084:	2201      	movs	r2, #1
 8001086:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800108a:	68aa      	ldr	r2, [r5, #8]
 800108c:	07d2      	lsls	r2, r2, #31
 800108e:	d505      	bpl.n	800109c <HAL_ADCEx_MultiModeStart_DMA+0x2c>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001090:	68aa      	ldr	r2, [r5, #8]
 8001092:	07d0      	lsls	r0, r2, #31
 8001094:	d415      	bmi.n	80010c2 <HAL_ADCEx_MultiModeStart_DMA+0x52>
  return HAL_OK;
 8001096:	2000      	movs	r0, #0
}
 8001098:	b003      	add	sp, #12
 800109a:	bd30      	pop	{r4, r5, pc}
    __HAL_ADC_ENABLE(hadc);
 800109c:	68aa      	ldr	r2, [r5, #8]
 800109e:	f042 0201 	orr.w	r2, r2, #1
 80010a2:	60aa      	str	r2, [r5, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80010a4:	4a29      	ldr	r2, [pc, #164]	; (800114c <HAL_ADCEx_MultiModeStart_DMA+0xdc>)
 80010a6:	6810      	ldr	r0, [r2, #0]
 80010a8:	4a29      	ldr	r2, [pc, #164]	; (8001150 <HAL_ADCEx_MultiModeStart_DMA+0xe0>)
 80010aa:	fbb0 f0f2 	udiv	r0, r0, r2
 80010ae:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80010b2:	9001      	str	r0, [sp, #4]
    while(counter != 0U)
 80010b4:	9a01      	ldr	r2, [sp, #4]
 80010b6:	2a00      	cmp	r2, #0
 80010b8:	d0ea      	beq.n	8001090 <HAL_ADCEx_MultiModeStart_DMA+0x20>
      counter--;
 80010ba:	9a01      	ldr	r2, [sp, #4]
 80010bc:	3a01      	subs	r2, #1
 80010be:	9201      	str	r2, [sp, #4]
 80010c0:	e7f8      	b.n	80010b4 <HAL_ADCEx_MultiModeStart_DMA+0x44>
    ADC_STATE_CLR_SET(hadc->State,
 80010c2:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80010c4:	f420 60e0 	bic.w	r0, r0, #1792	; 0x700
 80010c8:	f020 0001 	bic.w	r0, r0, #1
 80010cc:	f440 7080 	orr.w	r0, r0, #256	; 0x100
 80010d0:	6420      	str	r0, [r4, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80010d2:	686a      	ldr	r2, [r5, #4]
 80010d4:	0552      	lsls	r2, r2, #21
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80010d6:	bf41      	itttt	mi
 80010d8:	6c20      	ldrmi	r0, [r4, #64]	; 0x40
 80010da:	f420 5040 	bicmi.w	r0, r0, #12288	; 0x3000
 80010de:	f440 5080 	orrmi.w	r0, r0, #4096	; 0x1000
 80010e2:	6420      	strmi	r0, [r4, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80010e4:	6c22      	ldr	r2, [r4, #64]	; 0x40
    hadc->DMA_Handle->XferCpltCallback = ADC_MultiModeDMAConvCplt;
 80010e6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80010e8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80010ec:	bf1c      	itt	ne
 80010ee:	6c62      	ldrne	r2, [r4, #68]	; 0x44
 80010f0:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 80010f4:	6462      	str	r2, [r4, #68]	; 0x44
    __HAL_UNLOCK(hadc);
 80010f6:	2200      	movs	r2, #0
 80010f8:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    hadc->DMA_Handle->XferCpltCallback = ADC_MultiModeDMAConvCplt;
 80010fc:	4a15      	ldr	r2, [pc, #84]	; (8001154 <HAL_ADCEx_MultiModeStart_DMA+0xe4>)
 80010fe:	63c2      	str	r2, [r0, #60]	; 0x3c
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_MultiModeDMAHalfConvCplt;
 8001100:	4a15      	ldr	r2, [pc, #84]	; (8001158 <HAL_ADCEx_MultiModeStart_DMA+0xe8>)
 8001102:	6402      	str	r2, [r0, #64]	; 0x40
    hadc->DMA_Handle->XferErrorCallback = ADC_MultiModeDMAError ;
 8001104:	4a15      	ldr	r2, [pc, #84]	; (800115c <HAL_ADCEx_MultiModeStart_DMA+0xec>)
 8001106:	64c2      	str	r2, [r0, #76]	; 0x4c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001108:	f06f 0202 	mvn.w	r2, #2
 800110c:	602a      	str	r2, [r5, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800110e:	686a      	ldr	r2, [r5, #4]
 8001110:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001114:	606a      	str	r2, [r5, #4]
    if (hadc->Init.DMAContinuousRequests != DISABLE)
 8001116:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8001118:	4a11      	ldr	r2, [pc, #68]	; (8001160 <HAL_ADCEx_MultiModeStart_DMA+0xf0>)
 800111a:	b18d      	cbz	r5, 8001140 <HAL_ADCEx_MultiModeStart_DMA+0xd0>
      tmpADC_Common->CCR |= ADC_CCR_DDS;
 800111c:	6855      	ldr	r5, [r2, #4]
 800111e:	f445 5500 	orr.w	r5, r5, #8192	; 0x2000
      tmpADC_Common->CCR &= ~ADC_CCR_DDS;
 8001122:	6055      	str	r5, [r2, #4]
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8001124:	460a      	mov	r2, r1
 8001126:	490f      	ldr	r1, [pc, #60]	; (8001164 <HAL_ADCEx_MultiModeStart_DMA+0xf4>)
 8001128:	f000 fb74 	bl	8001814 <HAL_DMA_Start_IT>
    if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800112c:	6823      	ldr	r3, [r4, #0]
 800112e:	6898      	ldr	r0, [r3, #8]
 8001130:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 8001134:	d1af      	bne.n	8001096 <HAL_ADCEx_MultiModeStart_DMA+0x26>
      hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001136:	689a      	ldr	r2, [r3, #8]
 8001138:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800113c:	609a      	str	r2, [r3, #8]
 800113e:	e7ab      	b.n	8001098 <HAL_ADCEx_MultiModeStart_DMA+0x28>
      tmpADC_Common->CCR &= ~ADC_CCR_DDS;
 8001140:	6855      	ldr	r5, [r2, #4]
 8001142:	f425 5500 	bic.w	r5, r5, #8192	; 0x2000
 8001146:	e7ec      	b.n	8001122 <HAL_ADCEx_MultiModeStart_DMA+0xb2>
  __HAL_LOCK(hadc);
 8001148:	2002      	movs	r0, #2
 800114a:	e7a5      	b.n	8001098 <HAL_ADCEx_MultiModeStart_DMA+0x28>
 800114c:	2000000c 	.word	0x2000000c
 8001150:	000f4240 	.word	0x000f4240
 8001154:	08000d2d 	.word	0x08000d2d
 8001158:	08000d27 	.word	0x08000d27
 800115c:	08000d15 	.word	0x08000d15
 8001160:	40012300 	.word	0x40012300
 8001164:	40012308 	.word	0x40012308

08001168 <HAL_ADCEx_MultiModeStop_DMA>:
  __HAL_LOCK(hadc);
 8001168:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800116c:	2b01      	cmp	r3, #1
{
 800116e:	b510      	push	{r4, lr}
 8001170:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8001172:	d025      	beq.n	80011c0 <HAL_ADCEx_MultiModeStop_DMA+0x58>
 8001174:	2301      	movs	r3, #1
 8001176:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_ADC_DISABLE(hadc);
 800117a:	6803      	ldr	r3, [r0, #0]
 800117c:	689a      	ldr	r2, [r3, #8]
 800117e:	f022 0201 	bic.w	r2, r2, #1
 8001182:	609a      	str	r2, [r3, #8]
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001184:	689b      	ldr	r3, [r3, #8]
 8001186:	07db      	lsls	r3, r3, #31
 8001188:	d418      	bmi.n	80011bc <HAL_ADCEx_MultiModeStop_DMA+0x54>
    tmpADC_Common->CCR &= ~ADC_CCR_DDS;
 800118a:	4a0e      	ldr	r2, [pc, #56]	; (80011c4 <HAL_ADCEx_MultiModeStop_DMA+0x5c>)
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800118c:	6b80      	ldr	r0, [r0, #56]	; 0x38
    tmpADC_Common->CCR &= ~ADC_CCR_DDS;
 800118e:	6853      	ldr	r3, [r2, #4]
 8001190:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001194:	6053      	str	r3, [r2, #4]
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8001196:	f000 fb7b 	bl	8001890 <HAL_DMA_Abort>
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800119a:	6822      	ldr	r2, [r4, #0]
 800119c:	6853      	ldr	r3, [r2, #4]
 800119e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80011a2:	6053      	str	r3, [r2, #4]
    ADC_STATE_CLR_SET(hadc->State,
 80011a4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80011a6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80011aa:	f023 0301 	bic.w	r3, r3, #1
 80011ae:	f043 0301 	orr.w	r3, r3, #1
 80011b2:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 80011b4:	2300      	movs	r3, #0
 80011b6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  return tmp_hal_status;
 80011ba:	bd10      	pop	{r4, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80011bc:	2000      	movs	r0, #0
 80011be:	e7f9      	b.n	80011b4 <HAL_ADCEx_MultiModeStop_DMA+0x4c>
  __HAL_LOCK(hadc);
 80011c0:	2002      	movs	r0, #2
}
 80011c2:	bd10      	pop	{r4, pc}
 80011c4:	40012300 	.word	0x40012300

080011c8 <HAL_ADCEx_MultiModeGetValue>:
  return tmpADC_Common->CDR;
 80011c8:	4b01      	ldr	r3, [pc, #4]	; (80011d0 <HAL_ADCEx_MultiModeGetValue+0x8>)
 80011ca:	6898      	ldr	r0, [r3, #8]
}
 80011cc:	4770      	bx	lr
 80011ce:	bf00      	nop
 80011d0:	40012300 	.word	0x40012300

080011d4 <HAL_ADCEx_InjectedConvCpltCallback>:
{
 80011d4:	4770      	bx	lr

080011d6 <HAL_ADCEx_InjectedConfigChannel>:
  __HAL_LOCK(hadc);
 80011d6:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80011da:	2b01      	cmp	r3, #1
{
 80011dc:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 80011de:	f000 80b5 	beq.w	800134c <HAL_ADCEx_InjectedConfigChannel+0x176>
  if (sConfigInjected->InjectedChannel > ADC_CHANNEL_9)
 80011e2:	680c      	ldr	r4, [r1, #0]
 80011e4:	688a      	ldr	r2, [r1, #8]
  __HAL_LOCK(hadc);
 80011e6:	2301      	movs	r3, #1
  if (sConfigInjected->InjectedChannel > ADC_CHANNEL_9)
 80011e8:	2c09      	cmp	r4, #9
  __HAL_LOCK(hadc);
 80011ea:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
 80011ee:	b2a6      	uxth	r6, r4
 80011f0:	6803      	ldr	r3, [r0, #0]
  if (sConfigInjected->InjectedChannel > ADC_CHANNEL_9)
 80011f2:	d976      	bls.n	80012e2 <HAL_ADCEx_InjectedConfigChannel+0x10c>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel);
 80011f4:	eb06 0546 	add.w	r5, r6, r6, lsl #1
 80011f8:	68df      	ldr	r7, [r3, #12]
 80011fa:	3d1e      	subs	r5, #30
 80011fc:	f04f 0e07 	mov.w	lr, #7
 8001200:	fa0e fe05 	lsl.w	lr, lr, r5
 8001204:	ea27 070e 	bic.w	r7, r7, lr
 8001208:	60df      	str	r7, [r3, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 800120a:	68df      	ldr	r7, [r3, #12]
 800120c:	fa02 f505 	lsl.w	r5, r2, r5
 8001210:	433d      	orrs	r5, r7
 8001212:	60dd      	str	r5, [r3, #12]
  hadc->Instance->JSQR &= ~(ADC_JSQR_JL);
 8001214:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  hadc->Instance->JSQR |=  ADC_SQR1(sConfigInjected->InjectedNbrOfConversion);
 8001216:	f8d1 e010 	ldr.w	lr, [r1, #16]
  hadc->Instance->JSQR &= ~ADC_JSQR(ADC_JSQR_JSQ1, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 800121a:	684f      	ldr	r7, [r1, #4]
  hadc->Instance->JSQR &= ~(ADC_JSQR_JL);
 800121c:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8001220:	639a      	str	r2, [r3, #56]	; 0x38
  hadc->Instance->JSQR |=  ADC_SQR1(sConfigInjected->InjectedNbrOfConversion);
 8001222:	6b9d      	ldr	r5, [r3, #56]	; 0x38
 8001224:	f10e 32ff 	add.w	r2, lr, #4294967295
 8001228:	ea45 5502 	orr.w	r5, r5, r2, lsl #20
  hadc->Instance->JSQR &= ~ADC_JSQR(ADC_JSQR_JSQ1, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 800122c:	1cfa      	adds	r2, r7, #3
 800122e:	eba2 020e 	sub.w	r2, r2, lr
  hadc->Instance->JSQR |=  ADC_SQR1(sConfigInjected->InjectedNbrOfConversion);
 8001232:	639d      	str	r5, [r3, #56]	; 0x38
  hadc->Instance->JSQR &= ~ADC_JSQR(ADC_JSQR_JSQ1, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 8001234:	b2d2      	uxtb	r2, r2
 8001236:	6b9d      	ldr	r5, [r3, #56]	; 0x38
 8001238:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800123c:	f04f 0e1f 	mov.w	lr, #31
 8001240:	fa0e fe02 	lsl.w	lr, lr, r2
 8001244:	ea25 050e 	bic.w	r5, r5, lr
 8001248:	639d      	str	r5, [r3, #56]	; 0x38
  hadc->Instance->JSQR |= ADC_JSQR(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 800124a:	6b9d      	ldr	r5, [r3, #56]	; 0x38
 800124c:	fa06 f202 	lsl.w	r2, r6, r2
 8001250:	432a      	orrs	r2, r5
 8001252:	639a      	str	r2, [r3, #56]	; 0x38
  if(sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8001254:	4d3e      	ldr	r5, [pc, #248]	; (8001350 <HAL_ADCEx_InjectedConfigChannel+0x17a>)
 8001256:	69ca      	ldr	r2, [r1, #28]
 8001258:	42aa      	cmp	r2, r5
 800125a:	d052      	beq.n	8001302 <HAL_ADCEx_InjectedConfigChannel+0x12c>
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
 800125c:	689d      	ldr	r5, [r3, #8]
 800125e:	f425 2570 	bic.w	r5, r5, #983040	; 0xf0000
 8001262:	609d      	str	r5, [r3, #8]
    hadc->Instance->CR2 |=  sConfigInjected->ExternalTrigInjecConv;
 8001264:	689d      	ldr	r5, [r3, #8]
 8001266:	432a      	orrs	r2, r5
 8001268:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);
 800126a:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= sConfigInjected->ExternalTrigInjecConvEdge;
 800126c:	6a0d      	ldr	r5, [r1, #32]
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);
 800126e:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8001272:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= sConfigInjected->ExternalTrigInjecConvEdge;
 8001274:	689a      	ldr	r2, [r3, #8]
 8001276:	432a      	orrs	r2, r5
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);  
 8001278:	609a      	str	r2, [r3, #8]
  if (sConfigInjected->AutoInjectedConv != DISABLE)
 800127a:	698a      	ldr	r2, [r1, #24]
 800127c:	2a00      	cmp	r2, #0
 800127e:	d048      	beq.n	8001312 <HAL_ADCEx_InjectedConfigChannel+0x13c>
    hadc->Instance->CR1 |= ADC_CR1_JAUTO;
 8001280:	685a      	ldr	r2, [r3, #4]
 8001282:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    hadc->Instance->CR1 &= ~(ADC_CR1_JAUTO);
 8001286:	605a      	str	r2, [r3, #4]
  if (sConfigInjected->InjectedDiscontinuousConvMode != DISABLE)
 8001288:	694a      	ldr	r2, [r1, #20]
 800128a:	2a00      	cmp	r2, #0
 800128c:	d045      	beq.n	800131a <HAL_ADCEx_InjectedConfigChannel+0x144>
    hadc->Instance->CR1 |= ADC_CR1_JDISCEN;
 800128e:	685a      	ldr	r2, [r3, #4]
 8001290:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    hadc->Instance->CR1 &= ~(ADC_CR1_JDISCEN);
 8001294:	605a      	str	r2, [r3, #4]
  switch(sConfigInjected->InjectedRank)
 8001296:	2f02      	cmp	r7, #2
 8001298:	4d2e      	ldr	r5, [pc, #184]	; (8001354 <HAL_ADCEx_InjectedConfigChannel+0x17e>)
 800129a:	68ca      	ldr	r2, [r1, #12]
 800129c:	d041      	beq.n	8001322 <HAL_ADCEx_InjectedConfigChannel+0x14c>
 800129e:	2f03      	cmp	r7, #3
 80012a0:	d046      	beq.n	8001330 <HAL_ADCEx_InjectedConfigChannel+0x15a>
 80012a2:	2f01      	cmp	r7, #1
 80012a4:	d14b      	bne.n	800133e <HAL_ADCEx_InjectedConfigChannel+0x168>
      hadc->Instance->JOFR1 &= ~(ADC_JOFR1_JOFFSET1);
 80012a6:	6959      	ldr	r1, [r3, #20]
 80012a8:	400d      	ands	r5, r1
 80012aa:	615d      	str	r5, [r3, #20]
      hadc->Instance->JOFR1 |= sConfigInjected->InjectedOffset;
 80012ac:	6959      	ldr	r1, [r3, #20]
 80012ae:	430a      	orrs	r2, r1
 80012b0:	615a      	str	r2, [r3, #20]
  if ((hadc->Instance == ADC1) && (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT))
 80012b2:	4a29      	ldr	r2, [pc, #164]	; (8001358 <HAL_ADCEx_InjectedConfigChannel+0x182>)
 80012b4:	4293      	cmp	r3, r2
 80012b6:	d10f      	bne.n	80012d8 <HAL_ADCEx_InjectedConfigChannel+0x102>
 80012b8:	2c12      	cmp	r4, #18
 80012ba:	d105      	bne.n	80012c8 <HAL_ADCEx_InjectedConfigChannel+0xf2>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80012bc:	f8d2 3304 	ldr.w	r3, [r2, #772]	; 0x304
 80012c0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80012c4:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
  if ((hadc->Instance == ADC1) && ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) || (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)))
 80012c8:	3c10      	subs	r4, #16
 80012ca:	2c01      	cmp	r4, #1
 80012cc:	d804      	bhi.n	80012d8 <HAL_ADCEx_InjectedConfigChannel+0x102>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80012ce:	4a23      	ldr	r2, [pc, #140]	; (800135c <HAL_ADCEx_InjectedConfigChannel+0x186>)
 80012d0:	6853      	ldr	r3, [r2, #4]
 80012d2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80012d6:	6053      	str	r3, [r2, #4]
  __HAL_UNLOCK(hadc);
 80012d8:	2300      	movs	r3, #0
 80012da:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 80012de:	4618      	mov	r0, r3
 80012e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfigInjected->InjectedChannel);
 80012e2:	691f      	ldr	r7, [r3, #16]
 80012e4:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 80012e8:	f04f 0e07 	mov.w	lr, #7
 80012ec:	fa0e fe05 	lsl.w	lr, lr, r5
 80012f0:	ea27 070e 	bic.w	r7, r7, lr
 80012f4:	611f      	str	r7, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 80012f6:	691f      	ldr	r7, [r3, #16]
 80012f8:	fa02 f505 	lsl.w	r5, r2, r5
 80012fc:	433d      	orrs	r5, r7
 80012fe:	611d      	str	r5, [r3, #16]
 8001300:	e788      	b.n	8001214 <HAL_ADCEx_InjectedConfigChannel+0x3e>
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
 8001302:	689a      	ldr	r2, [r3, #8]
 8001304:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8001308:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);  
 800130a:	689a      	ldr	r2, [r3, #8]
 800130c:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8001310:	e7b2      	b.n	8001278 <HAL_ADCEx_InjectedConfigChannel+0xa2>
    hadc->Instance->CR1 &= ~(ADC_CR1_JAUTO);
 8001312:	685a      	ldr	r2, [r3, #4]
 8001314:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001318:	e7b5      	b.n	8001286 <HAL_ADCEx_InjectedConfigChannel+0xb0>
    hadc->Instance->CR1 &= ~(ADC_CR1_JDISCEN);
 800131a:	685a      	ldr	r2, [r3, #4]
 800131c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001320:	e7b8      	b.n	8001294 <HAL_ADCEx_InjectedConfigChannel+0xbe>
      hadc->Instance->JOFR2 &= ~(ADC_JOFR2_JOFFSET2);
 8001322:	6999      	ldr	r1, [r3, #24]
 8001324:	400d      	ands	r5, r1
 8001326:	619d      	str	r5, [r3, #24]
      hadc->Instance->JOFR2 |= sConfigInjected->InjectedOffset;
 8001328:	6999      	ldr	r1, [r3, #24]
 800132a:	430a      	orrs	r2, r1
 800132c:	619a      	str	r2, [r3, #24]
      break;
 800132e:	e7c0      	b.n	80012b2 <HAL_ADCEx_InjectedConfigChannel+0xdc>
      hadc->Instance->JOFR3 &= ~(ADC_JOFR3_JOFFSET3);
 8001330:	69d9      	ldr	r1, [r3, #28]
 8001332:	400d      	ands	r5, r1
 8001334:	61dd      	str	r5, [r3, #28]
      hadc->Instance->JOFR3 |= sConfigInjected->InjectedOffset;
 8001336:	69d9      	ldr	r1, [r3, #28]
 8001338:	430a      	orrs	r2, r1
 800133a:	61da      	str	r2, [r3, #28]
      break;
 800133c:	e7b9      	b.n	80012b2 <HAL_ADCEx_InjectedConfigChannel+0xdc>
      hadc->Instance->JOFR4 &= ~(ADC_JOFR4_JOFFSET4);
 800133e:	6a19      	ldr	r1, [r3, #32]
 8001340:	400d      	ands	r5, r1
 8001342:	621d      	str	r5, [r3, #32]
      hadc->Instance->JOFR4 |= sConfigInjected->InjectedOffset;
 8001344:	6a19      	ldr	r1, [r3, #32]
 8001346:	430a      	orrs	r2, r1
 8001348:	621a      	str	r2, [r3, #32]
      break;
 800134a:	e7b2      	b.n	80012b2 <HAL_ADCEx_InjectedConfigChannel+0xdc>
  __HAL_LOCK(hadc);
 800134c:	2002      	movs	r0, #2
 800134e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001350:	000f0001 	.word	0x000f0001
 8001354:	fffff000 	.word	0xfffff000
 8001358:	40012000 	.word	0x40012000
 800135c:	40012300 	.word	0x40012300

08001360 <HAL_ADCEx_MultiModeConfigChannel>:
  __HAL_LOCK(hadc);
 8001360:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001364:	2b01      	cmp	r3, #1
{
 8001366:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 8001368:	d01d      	beq.n	80013a6 <HAL_ADCEx_MultiModeConfigChannel+0x46>
  tmpADC_Common->CCR &= ~(ADC_CCR_MULTI);
 800136a:	4b10      	ldr	r3, [pc, #64]	; (80013ac <HAL_ADCEx_MultiModeConfigChannel+0x4c>)
 800136c:	685a      	ldr	r2, [r3, #4]
 800136e:	f022 021f 	bic.w	r2, r2, #31
 8001372:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |= multimode->Mode;
 8001374:	685a      	ldr	r2, [r3, #4]
 8001376:	680c      	ldr	r4, [r1, #0]
 8001378:	4322      	orrs	r2, r4
 800137a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR &= ~(ADC_CCR_DMA);
 800137c:	685a      	ldr	r2, [r3, #4]
 800137e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8001382:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |= multimode->DMAAccessMode;
 8001384:	685a      	ldr	r2, [r3, #4]
 8001386:	684c      	ldr	r4, [r1, #4]
 8001388:	4322      	orrs	r2, r4
 800138a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR &= ~(ADC_CCR_DELAY);
 800138c:	685a      	ldr	r2, [r3, #4]
 800138e:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 8001392:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |= multimode->TwoSamplingDelay;
 8001394:	685a      	ldr	r2, [r3, #4]
 8001396:	6889      	ldr	r1, [r1, #8]
 8001398:	430a      	orrs	r2, r1
 800139a:	605a      	str	r2, [r3, #4]
  __HAL_UNLOCK(hadc);
 800139c:	2300      	movs	r3, #0
 800139e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 80013a2:	4618      	mov	r0, r3
 80013a4:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 80013a6:	2002      	movs	r0, #2
}
 80013a8:	bd10      	pop	{r4, pc}
 80013aa:	bf00      	nop
 80013ac:	40012300 	.word	0x40012300

080013b0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013b0:	4a07      	ldr	r2, [pc, #28]	; (80013d0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80013b2:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013b4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80013b8:	041b      	lsls	r3, r3, #16
 80013ba:	0c1b      	lsrs	r3, r3, #16
 80013bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80013c0:	0200      	lsls	r0, r0, #8
 80013c2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013c6:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 80013ca:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80013cc:	60d3      	str	r3, [r2, #12]
 80013ce:	4770      	bx	lr
 80013d0:	e000ed00 	.word	0xe000ed00

080013d4 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013d4:	4b17      	ldr	r3, [pc, #92]	; (8001434 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013d6:	b530      	push	{r4, r5, lr}
 80013d8:	68dc      	ldr	r4, [r3, #12]
 80013da:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013de:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013e2:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013e4:	2b04      	cmp	r3, #4
 80013e6:	bf28      	it	cs
 80013e8:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013ea:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013ec:	f04f 0501 	mov.w	r5, #1
 80013f0:	fa05 f303 	lsl.w	r3, r5, r3
 80013f4:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013f8:	bf8c      	ite	hi
 80013fa:	3c03      	subhi	r4, #3
 80013fc:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013fe:	4019      	ands	r1, r3
 8001400:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001402:	fa05 f404 	lsl.w	r4, r5, r4
 8001406:	3c01      	subs	r4, #1
 8001408:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 800140a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800140c:	ea42 0201 	orr.w	r2, r2, r1
 8001410:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001414:	bfaf      	iteee	ge
 8001416:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800141a:	f000 000f 	andlt.w	r0, r0, #15
 800141e:	4b06      	ldrlt	r3, [pc, #24]	; (8001438 <HAL_NVIC_SetPriority+0x64>)
 8001420:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001422:	bfa5      	ittet	ge
 8001424:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8001428:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800142a:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800142c:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001430:	bd30      	pop	{r4, r5, pc}
 8001432:	bf00      	nop
 8001434:	e000ed00 	.word	0xe000ed00
 8001438:	e000ed14 	.word	0xe000ed14

0800143c <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800143c:	0942      	lsrs	r2, r0, #5
 800143e:	2301      	movs	r3, #1
 8001440:	f000 001f 	and.w	r0, r0, #31
 8001444:	fa03 f000 	lsl.w	r0, r3, r0
 8001448:	4b01      	ldr	r3, [pc, #4]	; (8001450 <HAL_NVIC_EnableIRQ+0x14>)
 800144a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800144e:	4770      	bx	lr
 8001450:	e000e100 	.word	0xe000e100

08001454 <HAL_NVIC_DisableIRQ>:
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001454:	0943      	lsrs	r3, r0, #5
 8001456:	2201      	movs	r2, #1
 8001458:	f000 001f 	and.w	r0, r0, #31
 800145c:	fa02 f000 	lsl.w	r0, r2, r0
 8001460:	3320      	adds	r3, #32
 8001462:	4a02      	ldr	r2, [pc, #8]	; (800146c <HAL_NVIC_DisableIRQ+0x18>)
 8001464:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
 8001468:	4770      	bx	lr
 800146a:	bf00      	nop
 800146c:	e000e100 	.word	0xe000e100

08001470 <HAL_NVIC_SystemReset>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001470:	f3bf 8f4f 	dsb	sy
__STATIC_INLINE void NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001474:	4905      	ldr	r1, [pc, #20]	; (800148c <HAL_NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001476:	4b06      	ldr	r3, [pc, #24]	; (8001490 <HAL_NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001478:	68ca      	ldr	r2, [r1, #12]
 800147a:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800147e:	4313      	orrs	r3, r2
 8001480:	60cb      	str	r3, [r1, #12]
 8001482:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("nop");
 8001486:	bf00      	nop
 8001488:	e7fd      	b.n	8001486 <HAL_NVIC_SystemReset+0x16>
 800148a:	bf00      	nop
 800148c:	e000ed00 	.word	0xe000ed00
 8001490:	05fa0004 	.word	0x05fa0004

08001494 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001494:	3801      	subs	r0, #1
 8001496:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800149a:	d20a      	bcs.n	80014b2 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800149c:	4b06      	ldr	r3, [pc, #24]	; (80014b8 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800149e:	4a07      	ldr	r2, [pc, #28]	; (80014bc <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014a0:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014a2:	21f0      	movs	r1, #240	; 0xf0
 80014a4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014a8:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014aa:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014ac:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014ae:	601a      	str	r2, [r3, #0]
 80014b0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80014b2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80014b4:	4770      	bx	lr
 80014b6:	bf00      	nop
 80014b8:	e000e010 	.word	0xe000e010
 80014bc:	e000ed00 	.word	0xe000ed00

080014c0 <HAL_MPU_Disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80014c0:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80014c4:	4a04      	ldr	r2, [pc, #16]	; (80014d8 <HAL_MPU_Disable+0x18>)
 80014c6:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80014c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014cc:	6253      	str	r3, [r2, #36]	; 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0U;
 80014ce:	4b03      	ldr	r3, [pc, #12]	; (80014dc <HAL_MPU_Disable+0x1c>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	605a      	str	r2, [r3, #4]
 80014d4:	4770      	bx	lr
 80014d6:	bf00      	nop
 80014d8:	e000ed00 	.word	0xe000ed00
 80014dc:	e000ed90 	.word	0xe000ed90

080014e0 <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80014e0:	4b06      	ldr	r3, [pc, #24]	; (80014fc <HAL_MPU_Enable+0x1c>)
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80014e2:	4a07      	ldr	r2, [pc, #28]	; (8001500 <HAL_MPU_Enable+0x20>)
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80014e4:	f040 0001 	orr.w	r0, r0, #1
 80014e8:	6058      	str	r0, [r3, #4]
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80014ea:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80014ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014f0:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80014f2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80014f6:	f3bf 8f6f 	isb	sy
 80014fa:	4770      	bx	lr
 80014fc:	e000ed90 	.word	0xe000ed90
 8001500:	e000ed00 	.word	0xe000ed00

08001504 <HAL_MPU_ConfigRegion>:
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001504:	4a12      	ldr	r2, [pc, #72]	; (8001550 <HAL_MPU_ConfigRegion+0x4c>)
 8001506:	7843      	ldrb	r3, [r0, #1]
{
 8001508:	b510      	push	{r4, lr}
  MPU->RNR = MPU_Init->Number;
 800150a:	6093      	str	r3, [r2, #8]

  if ((MPU_Init->Enable) != RESET)
 800150c:	7801      	ldrb	r1, [r0, #0]
 800150e:	b1d9      	cbz	r1, 8001548 <HAL_MPU_ConfigRegion+0x44>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
    
    MPU->RBAR = MPU_Init->BaseAddress;
 8001510:	6843      	ldr	r3, [r0, #4]
 8001512:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001514:	7ac3      	ldrb	r3, [r0, #11]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001516:	7b04      	ldrb	r4, [r0, #12]
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001518:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800151a:	ea43 7304 	orr.w	r3, r3, r4, lsl #28
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800151e:	430b      	orrs	r3, r1
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001520:	7a81      	ldrb	r1, [r0, #10]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001522:	ea43 43c1 	orr.w	r3, r3, r1, lsl #19
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001526:	7b41      	ldrb	r1, [r0, #13]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001528:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800152c:	7b81      	ldrb	r1, [r0, #14]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800152e:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001532:	7bc1      	ldrb	r1, [r0, #15]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001534:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001538:	7a41      	ldrb	r1, [r0, #9]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800153a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800153e:	7a01      	ldrb	r1, [r0, #8]
 8001540:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001544:	6113      	str	r3, [r2, #16]
 8001546:	bd10      	pop	{r4, pc}
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
  }
  else
  {
    MPU->RBAR = 0x00U;
 8001548:	60d1      	str	r1, [r2, #12]
    MPU->RASR = 0x00U;
 800154a:	6111      	str	r1, [r2, #16]
 800154c:	bd10      	pop	{r4, pc}
 800154e:	bf00      	nop
 8001550:	e000ed90 	.word	0xe000ed90

08001554 <HAL_NVIC_GetPriorityGrouping>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001554:	4b02      	ldr	r3, [pc, #8]	; (8001560 <HAL_NVIC_GetPriorityGrouping+0xc>)
 8001556:	68d8      	ldr	r0, [r3, #12]
  */
uint32_t HAL_NVIC_GetPriorityGrouping(void)
{
  /* Get the PRIGROUP[10:8] field value */
  return NVIC_GetPriorityGrouping();
}
 8001558:	f3c0 2002 	ubfx	r0, r0, #8, #3
 800155c:	4770      	bx	lr
 800155e:	bf00      	nop
 8001560:	e000ed00 	.word	0xe000ed00

08001564 <HAL_NVIC_GetPriority>:
  * @param  pPreemptPriority Pointer on the Preemptive priority value (starting from 0).
  * @param  pSubPriority Pointer on the Subpriority value (starting from 0).
  * @retval None
  */
void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint32_t *pSubPriority)
{
 8001564:	b570      	push	{r4, r5, r6, lr}
  if ((int32_t)(IRQn) < 0)
 8001566:	2800      	cmp	r0, #0
    return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
 8001568:	bfad      	iteet	ge
 800156a:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
 800156e:	f000 000f 	andlt.w	r0, r0, #15
 8001572:	4c11      	ldrlt	r4, [pc, #68]	; (80015b8 <HAL_NVIC_GetPriority+0x54>)
    return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
 8001574:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001578:	f001 0107 	and.w	r1, r1, #7
    return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
 800157c:	bfb4      	ite	lt
 800157e:	5c25      	ldrblt	r5, [r4, r0]
    return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
 8001580:	f890 5300 	ldrbge.w	r5, [r0, #768]	; 0x300
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001584:	f1c1 0007 	rsb	r0, r1, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001588:	1d0c      	adds	r4, r1, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800158a:	2804      	cmp	r0, #4
 800158c:	bf28      	it	cs
 800158e:	2004      	movcs	r0, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001590:	2c06      	cmp	r4, #6
    return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
 8001592:	ea4f 1515 	mov.w	r5, r5, lsr #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001596:	bf8c      	ite	hi
 8001598:	3903      	subhi	r1, #3
 800159a:	2100      	movls	r1, #0
  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
 800159c:	2401      	movs	r4, #1
 800159e:	fa25 f601 	lsr.w	r6, r5, r1
 80015a2:	fa04 f000 	lsl.w	r0, r4, r0
  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
 80015a6:	fa04 f101 	lsl.w	r1, r4, r1
  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
 80015aa:	3801      	subs	r0, #1
  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
 80015ac:	3901      	subs	r1, #1
  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
 80015ae:	4030      	ands	r0, r6
  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
 80015b0:	4029      	ands	r1, r5
  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
 80015b2:	6010      	str	r0, [r2, #0]
  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
 80015b4:	6019      	str	r1, [r3, #0]
 80015b6:	bd70      	pop	{r4, r5, r6, pc}
 80015b8:	e000ed14 	.word	0xe000ed14

080015bc <HAL_NVIC_SetPendingIRQ>:
  NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80015bc:	0943      	lsrs	r3, r0, #5
 80015be:	2201      	movs	r2, #1
 80015c0:	f000 001f 	and.w	r0, r0, #31
 80015c4:	fa02 f000 	lsl.w	r0, r2, r0
 80015c8:	3340      	adds	r3, #64	; 0x40
 80015ca:	4a02      	ldr	r2, [pc, #8]	; (80015d4 <HAL_NVIC_SetPendingIRQ+0x18>)
 80015cc:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop
 80015d4:	e000e100 	.word	0xe000e100

080015d8 <HAL_NVIC_GetPendingIRQ>:
  return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 80015d8:	0943      	lsrs	r3, r0, #5
 80015da:	4a05      	ldr	r2, [pc, #20]	; (80015f0 <HAL_NVIC_GetPendingIRQ+0x18>)
 80015dc:	3340      	adds	r3, #64	; 0x40
 80015de:	f000 001f 	and.w	r0, r0, #31
 80015e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015e6:	fa23 f000 	lsr.w	r0, r3, r0
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Return 1 if pending else 0 */
  return NVIC_GetPendingIRQ(IRQn);
}
 80015ea:	f000 0001 	and.w	r0, r0, #1
 80015ee:	4770      	bx	lr
 80015f0:	e000e100 	.word	0xe000e100

080015f4 <HAL_NVIC_ClearPendingIRQ>:
  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80015f4:	0943      	lsrs	r3, r0, #5
 80015f6:	2201      	movs	r2, #1
 80015f8:	f000 001f 	and.w	r0, r0, #31
 80015fc:	fa02 f000 	lsl.w	r0, r2, r0
 8001600:	3360      	adds	r3, #96	; 0x60
 8001602:	4a02      	ldr	r2, [pc, #8]	; (800160c <HAL_NVIC_ClearPendingIRQ+0x18>)
 8001604:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
 8001608:	4770      	bx	lr
 800160a:	bf00      	nop
 800160c:	e000e100 	.word	0xe000e100

08001610 <HAL_NVIC_GetActive>:
  return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 8001610:	0943      	lsrs	r3, r0, #5
 8001612:	4a05      	ldr	r2, [pc, #20]	; (8001628 <HAL_NVIC_GetActive+0x18>)
 8001614:	3380      	adds	r3, #128	; 0x80
 8001616:	f000 001f 	and.w	r0, r0, #31
 800161a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800161e:	fa23 f000 	lsr.w	r0, r3, r0
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Return 1 if active else 0 */
  return NVIC_GetActive(IRQn);
}
 8001622:	f000 0001 	and.w	r0, r0, #1
 8001626:	4770      	bx	lr
 8001628:	e000e100 	.word	0xe000e100

0800162c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800162c:	4b04      	ldr	r3, [pc, #16]	; (8001640 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800162e:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001630:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001632:	bf0c      	ite	eq
 8001634:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001638:	f022 0204 	bicne.w	r2, r2, #4
 800163c:	601a      	str	r2, [r3, #0]
 800163e:	4770      	bx	lr
 8001640:	e000e010 	.word	0xe000e010

08001644 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001644:	4770      	bx	lr

08001646 <HAL_SYSTICK_IRQHandler>:
{
 8001646:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8001648:	f7ff fffc 	bl	8001644 <HAL_SYSTICK_Callback>
 800164c:	bd08      	pop	{r3, pc}
 800164e:	bf00      	nop

08001650 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001650:	6803      	ldr	r3, [r0, #0]
 8001652:	b2da      	uxtb	r2, r3
 8001654:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001658:	f023 0303 	bic.w	r3, r3, #3
 800165c:	2118      	movs	r1, #24
 800165e:	3a10      	subs	r2, #16
 8001660:	fbb2 f2f1 	udiv	r2, r2, r1
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001664:	4904      	ldr	r1, [pc, #16]	; (8001678 <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 8001666:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001668:	bf88      	it	hi
 800166a:	3304      	addhi	r3, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800166c:	5c89      	ldrb	r1, [r1, r2]
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800166e:	6583      	str	r3, [r0, #88]	; 0x58
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001670:	65c1      	str	r1, [r0, #92]	; 0x5c
  }
  
  return hdma->StreamBaseAddress;
}
 8001672:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8001674:	4770      	bx	lr
 8001676:	bf00      	nop
 8001678:	0801cb58 	.word	0x0801cb58

0800167c <HAL_DMA_Init>:
{
 800167c:	b570      	push	{r4, r5, r6, lr}
 800167e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001680:	f7fe fe06 	bl	8000290 <HAL_GetTick>
 8001684:	4605      	mov	r5, r0
  if(hdma == NULL)
 8001686:	2c00      	cmp	r4, #0
 8001688:	d071      	beq.n	800176e <HAL_DMA_Init+0xf2>
  __HAL_UNLOCK(hdma);
 800168a:	2300      	movs	r3, #0
 800168c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 8001690:	6822      	ldr	r2, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 8001692:	2302      	movs	r3, #2
 8001694:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8001698:	6813      	ldr	r3, [r2, #0]
 800169a:	f023 0301 	bic.w	r3, r3, #1
 800169e:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80016a0:	6821      	ldr	r1, [r4, #0]
 80016a2:	680b      	ldr	r3, [r1, #0]
 80016a4:	07d8      	lsls	r0, r3, #31
 80016a6:	d43c      	bmi.n	8001722 <HAL_DMA_Init+0xa6>
  tmp = hdma->Instance->CR;
 80016a8:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80016aa:	4d32      	ldr	r5, [pc, #200]	; (8001774 <HAL_DMA_Init+0xf8>)
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80016ac:	6862      	ldr	r2, [r4, #4]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016ae:	69a0      	ldr	r0, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80016b0:	401d      	ands	r5, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80016b2:	68a3      	ldr	r3, [r4, #8]
 80016b4:	4313      	orrs	r3, r2
 80016b6:	68e2      	ldr	r2, [r4, #12]
 80016b8:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016ba:	6922      	ldr	r2, [r4, #16]
 80016bc:	4313      	orrs	r3, r2
 80016be:	6962      	ldr	r2, [r4, #20]
 80016c0:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016c2:	69e2      	ldr	r2, [r4, #28]
 80016c4:	4303      	orrs	r3, r0
 80016c6:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 80016c8:	6a22      	ldr	r2, [r4, #32]
 80016ca:	4313      	orrs	r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80016cc:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80016ce:	2a04      	cmp	r2, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80016d0:	ea43 0305 	orr.w	r3, r3, r5
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80016d4:	bf01      	itttt	eq
 80016d6:	6b26      	ldreq	r6, [r4, #48]	; 0x30
 80016d8:	6ae5      	ldreq	r5, [r4, #44]	; 0x2c
 80016da:	4335      	orreq	r5, r6
 80016dc:	432b      	orreq	r3, r5
  hdma->Instance->CR = tmp;  
 80016de:	600b      	str	r3, [r1, #0]
  tmp = hdma->Instance->FCR;
 80016e0:	694b      	ldr	r3, [r1, #20]
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80016e2:	2a04      	cmp	r2, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80016e4:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 80016e8:	ea43 0302 	orr.w	r3, r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80016ec:	d10b      	bne.n	8001706 <HAL_DMA_Init+0x8a>
    tmp |= hdma->Init.FIFOThreshold;
 80016ee:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80016f0:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 80016f2:	4313      	orrs	r3, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80016f4:	b13d      	cbz	r5, 8001706 <HAL_DMA_Init+0x8a>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80016f6:	b9f8      	cbnz	r0, 8001738 <HAL_DMA_Init+0xbc>
  {
    switch (tmp)
 80016f8:	2a01      	cmp	r2, #1
 80016fa:	d02d      	beq.n	8001758 <HAL_DMA_Init+0xdc>
 80016fc:	d301      	bcc.n	8001702 <HAL_DMA_Init+0x86>
 80016fe:	2a02      	cmp	r2, #2
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001700:	d101      	bne.n	8001706 <HAL_DMA_Init+0x8a>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001702:	01ea      	lsls	r2, r5, #7
 8001704:	d42b      	bmi.n	800175e <HAL_DMA_Init+0xe2>
  hdma->Instance->FCR = tmp;
 8001706:	614b      	str	r3, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001708:	4620      	mov	r0, r4
 800170a:	f7ff ffa1 	bl	8001650 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800170e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001710:	233f      	movs	r3, #63	; 0x3f
 8001712:	4093      	lsls	r3, r2
 8001714:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001716:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8001718:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800171a:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 800171c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8001720:	bd70      	pop	{r4, r5, r6, pc}
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001722:	f7fe fdb5 	bl	8000290 <HAL_GetTick>
 8001726:	1b40      	subs	r0, r0, r5
 8001728:	2805      	cmp	r0, #5
 800172a:	d9b9      	bls.n	80016a0 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800172c:	2320      	movs	r3, #32
 800172e:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001730:	2003      	movs	r0, #3
        hdma->State = HAL_DMA_STATE_READY;
 8001732:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 8001736:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001738:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 800173c:	d113      	bne.n	8001766 <HAL_DMA_Init+0xea>
    switch (tmp)
 800173e:	2a03      	cmp	r2, #3
 8001740:	d8e1      	bhi.n	8001706 <HAL_DMA_Init+0x8a>
 8001742:	a001      	add	r0, pc, #4	; (adr r0, 8001748 <HAL_DMA_Init+0xcc>)
 8001744:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 8001748:	0800175f 	.word	0x0800175f
 800174c:	08001703 	.word	0x08001703
 8001750:	0800175f 	.word	0x0800175f
 8001754:	08001759 	.word	0x08001759
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001758:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 800175c:	d1d3      	bne.n	8001706 <HAL_DMA_Init+0x8a>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800175e:	2340      	movs	r3, #64	; 0x40
 8001760:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8001762:	2001      	movs	r0, #1
 8001764:	e7e5      	b.n	8001732 <HAL_DMA_Init+0xb6>
    switch (tmp)
 8001766:	2a02      	cmp	r2, #2
 8001768:	d9f9      	bls.n	800175e <HAL_DMA_Init+0xe2>
 800176a:	2a03      	cmp	r2, #3
 800176c:	e7c8      	b.n	8001700 <HAL_DMA_Init+0x84>
    return HAL_ERROR;
 800176e:	2001      	movs	r0, #1
 8001770:	bd70      	pop	{r4, r5, r6, pc}
 8001772:	bf00      	nop
 8001774:	f010803f 	.word	0xf010803f

08001778 <HAL_DMA_DeInit>:
{
 8001778:	b538      	push	{r3, r4, r5, lr}
  if(hdma == NULL)
 800177a:	4605      	mov	r5, r0
 800177c:	b1f0      	cbz	r0, 80017bc <HAL_DMA_DeInit+0x44>
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800177e:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
 8001782:	b2e4      	uxtb	r4, r4
 8001784:	2c02      	cmp	r4, #2
 8001786:	d017      	beq.n	80017b8 <HAL_DMA_DeInit+0x40>
  __HAL_DMA_DISABLE(hdma);
 8001788:	6803      	ldr	r3, [r0, #0]
 800178a:	681a      	ldr	r2, [r3, #0]
 800178c:	f022 0201 	bic.w	r2, r2, #1
 8001790:	601a      	str	r2, [r3, #0]
  hdma->Instance->CR   = 0U;
 8001792:	2400      	movs	r4, #0
  hdma->Instance->FCR  = 0x00000021U;
 8001794:	2221      	movs	r2, #33	; 0x21
  hdma->Instance->CR   = 0U;
 8001796:	601c      	str	r4, [r3, #0]
  hdma->Instance->NDTR = 0U;
 8001798:	605c      	str	r4, [r3, #4]
  hdma->Instance->PAR  = 0U;
 800179a:	609c      	str	r4, [r3, #8]
  hdma->Instance->M0AR = 0U;
 800179c:	60dc      	str	r4, [r3, #12]
  hdma->Instance->M1AR = 0U;
 800179e:	611c      	str	r4, [r3, #16]
  hdma->Instance->FCR  = 0x00000021U;
 80017a0:	615a      	str	r2, [r3, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80017a2:	f7ff ff55 	bl	8001650 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80017a6:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 80017a8:	233f      	movs	r3, #63	; 0x3f
 80017aa:	4093      	lsls	r3, r2
 80017ac:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017ae:	656c      	str	r4, [r5, #84]	; 0x54
  __HAL_UNLOCK(hdma);
 80017b0:	f885 4034 	strb.w	r4, [r5, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_RESET;
 80017b4:	f885 4035 	strb.w	r4, [r5, #53]	; 0x35
    return HAL_BUSY;
 80017b8:	4620      	mov	r0, r4
}
 80017ba:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80017bc:	2001      	movs	r0, #1
 80017be:	bd38      	pop	{r3, r4, r5, pc}

080017c0 <HAL_DMA_Start>:
{
 80017c0:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(hdma);
 80017c2:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 80017c6:	2c01      	cmp	r4, #1
 80017c8:	d022      	beq.n	8001810 <HAL_DMA_Start+0x50>
 80017ca:	2401      	movs	r4, #1
 80017cc:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 80017d0:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
 80017d4:	2c01      	cmp	r4, #1
 80017d6:	f04f 0500 	mov.w	r5, #0
 80017da:	f04f 0402 	mov.w	r4, #2
 80017de:	d115      	bne.n	800180c <HAL_DMA_Start+0x4c>
    hdma->State = HAL_DMA_STATE_BUSY;
 80017e0:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80017e4:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017e6:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80017e8:	6825      	ldr	r5, [r4, #0]
 80017ea:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 80017ee:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 80017f0:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80017f2:	6883      	ldr	r3, [r0, #8]
 80017f4:	2b40      	cmp	r3, #64	; 0x40
    hdma->Instance->PAR = DstAddress;
 80017f6:	bf0b      	itete	eq
 80017f8:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 80017fa:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = SrcAddress;
 80017fc:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->M0AR = DstAddress;
 80017fe:	60e2      	strne	r2, [r4, #12]
    __HAL_DMA_ENABLE(hdma);
 8001800:	6823      	ldr	r3, [r4, #0]
 8001802:	f043 0301 	orr.w	r3, r3, #1
 8001806:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001808:	2000      	movs	r0, #0
 800180a:	bd30      	pop	{r4, r5, pc}
    __HAL_UNLOCK(hdma);
 800180c:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  __HAL_LOCK(hdma);
 8001810:	2002      	movs	r0, #2
}
 8001812:	bd30      	pop	{r4, r5, pc}

08001814 <HAL_DMA_Start_IT>:
{
 8001814:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 8001816:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 800181a:	2c01      	cmp	r4, #1
 800181c:	d036      	beq.n	800188c <HAL_DMA_Start_IT+0x78>
 800181e:	2401      	movs	r4, #1
 8001820:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8001824:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001828:	6d86      	ldr	r6, [r0, #88]	; 0x58
  if(HAL_DMA_STATE_READY == hdma->State)
 800182a:	2c01      	cmp	r4, #1
 800182c:	f04f 0500 	mov.w	r5, #0
 8001830:	f04f 0402 	mov.w	r4, #2
 8001834:	d128      	bne.n	8001888 <HAL_DMA_Start_IT+0x74>
    hdma->State = HAL_DMA_STATE_BUSY;
 8001836:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800183a:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800183c:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800183e:	6825      	ldr	r5, [r4, #0]
 8001840:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 8001844:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 8001846:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001848:	6883      	ldr	r3, [r0, #8]
 800184a:	2b40      	cmp	r3, #64	; 0x40
    hdma->Instance->PAR = DstAddress;
 800184c:	bf0e      	itee	eq
 800184e:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 8001850:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 8001852:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001854:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
    hdma->Instance->M0AR = SrcAddress;
 8001856:	bf08      	it	eq
 8001858:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800185a:	233f      	movs	r3, #63	; 0x3f
 800185c:	4093      	lsls	r3, r2
 800185e:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001860:	6823      	ldr	r3, [r4, #0]
 8001862:	f043 0316 	orr.w	r3, r3, #22
 8001866:	6023      	str	r3, [r4, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001868:	6963      	ldr	r3, [r4, #20]
 800186a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800186e:	6163      	str	r3, [r4, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 8001870:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001872:	b11b      	cbz	r3, 800187c <HAL_DMA_Start_IT+0x68>
      hdma->Instance->CR  |= DMA_IT_HT;
 8001874:	6823      	ldr	r3, [r4, #0]
 8001876:	f043 0308 	orr.w	r3, r3, #8
 800187a:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 800187c:	6823      	ldr	r3, [r4, #0]
 800187e:	f043 0301 	orr.w	r3, r3, #1
 8001882:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001884:	2000      	movs	r0, #0
 8001886:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(hdma);	  
 8001888:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  __HAL_LOCK(hdma);
 800188c:	2002      	movs	r0, #2
}
 800188e:	bd70      	pop	{r4, r5, r6, pc}

08001890 <HAL_DMA_Abort>:
{
 8001890:	b570      	push	{r4, r5, r6, lr}
 8001892:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001894:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t tickstart = HAL_GetTick();
 8001896:	f7fe fcfb 	bl	8000290 <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800189a:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 800189e:	2b02      	cmp	r3, #2
  uint32_t tickstart = HAL_GetTick();
 80018a0:	4606      	mov	r6, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80018a2:	d006      	beq.n	80018b2 <HAL_DMA_Abort+0x22>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018a4:	2380      	movs	r3, #128	; 0x80
 80018a6:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 80018a8:	2300      	movs	r3, #0
 80018aa:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_ERROR;
 80018ae:	2001      	movs	r0, #1
 80018b0:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80018b2:	6823      	ldr	r3, [r4, #0]
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	f022 0216 	bic.w	r2, r2, #22
 80018ba:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80018bc:	695a      	ldr	r2, [r3, #20]
 80018be:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80018c2:	615a      	str	r2, [r3, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80018c4:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80018c6:	b90a      	cbnz	r2, 80018cc <HAL_DMA_Abort+0x3c>
 80018c8:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80018ca:	b11a      	cbz	r2, 80018d4 <HAL_DMA_Abort+0x44>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80018cc:	681a      	ldr	r2, [r3, #0]
 80018ce:	f022 0208 	bic.w	r2, r2, #8
 80018d2:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 80018d4:	681a      	ldr	r2, [r3, #0]
 80018d6:	f022 0201 	bic.w	r2, r2, #1
 80018da:	601a      	str	r2, [r3, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80018dc:	6823      	ldr	r3, [r4, #0]
 80018de:	6818      	ldr	r0, [r3, #0]
 80018e0:	f010 0001 	ands.w	r0, r0, #1
 80018e4:	d109      	bne.n	80018fa <HAL_DMA_Abort+0x6a>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80018e6:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80018e8:	233f      	movs	r3, #63	; 0x3f
 80018ea:	4093      	lsls	r3, r2
 80018ec:	60ab      	str	r3, [r5, #8]
    hdma->State = HAL_DMA_STATE_READY;
 80018ee:	2301      	movs	r3, #1
    __HAL_UNLOCK(hdma);
 80018f0:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_READY;
 80018f4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 80018f8:	bd70      	pop	{r4, r5, r6, pc}
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80018fa:	f7fe fcc9 	bl	8000290 <HAL_GetTick>
 80018fe:	1b80      	subs	r0, r0, r6
 8001900:	2805      	cmp	r0, #5
 8001902:	d9eb      	bls.n	80018dc <HAL_DMA_Abort+0x4c>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001904:	2320      	movs	r3, #32
 8001906:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001908:	2003      	movs	r0, #3
        __HAL_UNLOCK(hdma);
 800190a:	2300      	movs	r3, #0
 800190c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001910:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        return HAL_TIMEOUT;
 8001914:	bd70      	pop	{r4, r5, r6, pc}

08001916 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001916:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 800191a:	2b02      	cmp	r3, #2
 800191c:	d003      	beq.n	8001926 <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800191e:	2380      	movs	r3, #128	; 0x80
 8001920:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8001922:	2001      	movs	r0, #1
 8001924:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 8001926:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8001928:	2305      	movs	r3, #5
 800192a:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 800192e:	6813      	ldr	r3, [r2, #0]
 8001930:	f023 0301 	bic.w	r3, r3, #1
 8001934:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8001936:	2000      	movs	r0, #0
}
 8001938:	4770      	bx	lr

0800193a <HAL_DMA_PollForTransfer>:
{
 800193a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800193e:	4604      	mov	r4, r0
 8001940:	460d      	mov	r5, r1
 8001942:	4690      	mov	r8, r2
  uint32_t tickstart = HAL_GetTick(); 
 8001944:	f7fe fca4 	bl	8000290 <HAL_GetTick>
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001948:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 800194c:	2b02      	cmp	r3, #2
  uint32_t tickstart = HAL_GetTick(); 
 800194e:	4681      	mov	r9, r0
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001950:	d007      	beq.n	8001962 <HAL_DMA_PollForTransfer+0x28>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001952:	2380      	movs	r3, #128	; 0x80
 8001954:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 8001956:	2300      	movs	r3, #0
 8001958:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_ERROR;
 800195c:	2001      	movs	r0, #1
 800195e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != RESET)
 8001962:	6823      	ldr	r3, [r4, #0]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	05d9      	lsls	r1, r3, #23
 8001968:	d503      	bpl.n	8001972 <HAL_DMA_PollForTransfer+0x38>
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 800196a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800196e:	6563      	str	r3, [r4, #84]	; 0x54
 8001970:	e7f4      	b.n	800195c <HAL_DMA_PollForTransfer+0x22>
 8001972:	6de7      	ldr	r7, [r4, #92]	; 0x5c
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 8001974:	bb15      	cbnz	r5, 80019bc <HAL_DMA_PollForTransfer+0x82>
    mask_cpltlevel = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001976:	2320      	movs	r3, #32
  regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001978:	6da6      	ldr	r6, [r4, #88]	; 0x58
  tmpisr = regs->ISR;
 800197a:	6831      	ldr	r1, [r6, #0]
    mask_cpltlevel = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800197c:	fa03 f707 	lsl.w	r7, r3, r7
    if((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001980:	f04f 0a08 	mov.w	sl, #8
    if((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001984:	f04f 0b01 	mov.w	fp, #1
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 8001988:	420f      	tst	r7, r1
 800198a:	d102      	bne.n	8001992 <HAL_DMA_PollForTransfer+0x58>
 800198c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800198e:	07da      	lsls	r2, r3, #31
 8001990:	d516      	bpl.n	80019c0 <HAL_DMA_PollForTransfer+0x86>
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001992:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001994:	2b00      	cmp	r3, #0
 8001996:	d048      	beq.n	8001a2a <HAL_DMA_PollForTransfer+0xf0>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001998:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800199a:	07db      	lsls	r3, r3, #31
 800199c:	d545      	bpl.n	8001a2a <HAL_DMA_PollForTransfer+0xf0>
      HAL_DMA_Abort(hdma);
 800199e:	4620      	mov	r0, r4
 80019a0:	f7ff ff76 	bl	8001890 <HAL_DMA_Abort>
      regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 80019a4:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80019a6:	2330      	movs	r3, #48	; 0x30
 80019a8:	4093      	lsls	r3, r2
 80019aa:	60b3      	str	r3, [r6, #8]
      hdma->State= HAL_DMA_STATE_READY;
 80019ac:	2001      	movs	r0, #1
      __HAL_UNLOCK(hdma);
 80019ae:	2300      	movs	r3, #0
 80019b0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State= HAL_DMA_STATE_READY;
 80019b4:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
      return HAL_ERROR;
 80019b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    mask_cpltlevel = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80019bc:	2310      	movs	r3, #16
 80019be:	e7db      	b.n	8001978 <HAL_DMA_PollForTransfer+0x3e>
    if(Timeout != HAL_MAX_DELAY)
 80019c0:	f1b8 3fff 	cmp.w	r8, #4294967295
 80019c4:	d013      	beq.n	80019ee <HAL_DMA_PollForTransfer+0xb4>
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80019c6:	f1b8 0f00 	cmp.w	r8, #0
 80019ca:	d10a      	bne.n	80019e2 <HAL_DMA_PollForTransfer+0xa8>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80019cc:	2320      	movs	r3, #32
 80019ce:	6563      	str	r3, [r4, #84]	; 0x54
        __HAL_UNLOCK(hdma);
 80019d0:	2300      	movs	r3, #0
 80019d2:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 80019d6:	2301      	movs	r3, #1
 80019d8:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        return HAL_TIMEOUT;
 80019dc:	2003      	movs	r0, #3
 80019de:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80019e2:	f7fe fc55 	bl	8000290 <HAL_GetTick>
 80019e6:	eba0 0009 	sub.w	r0, r0, r9
 80019ea:	4580      	cmp	r8, r0
 80019ec:	d3ee      	bcc.n	80019cc <HAL_DMA_PollForTransfer+0x92>
    if((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80019ee:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    tmpisr = regs->ISR;
 80019f0:	6831      	ldr	r1, [r6, #0]
    if((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80019f2:	fa0a f203 	lsl.w	r2, sl, r3
 80019f6:	4211      	tst	r1, r2
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80019f8:	bf1f      	itttt	ne
 80019fa:	6d60      	ldrne	r0, [r4, #84]	; 0x54
 80019fc:	f040 0001 	orrne.w	r0, r0, #1
 8001a00:	6560      	strne	r0, [r4, #84]	; 0x54
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001a02:	60b2      	strne	r2, [r6, #8]
    if((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a04:	fa0b f203 	lsl.w	r2, fp, r3
 8001a08:	4211      	tst	r1, r2
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001a0a:	bf1f      	itttt	ne
 8001a0c:	6d60      	ldrne	r0, [r4, #84]	; 0x54
 8001a0e:	f040 0002 	orrne.w	r0, r0, #2
 8001a12:	6560      	strne	r0, [r4, #84]	; 0x54
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001a14:	60b2      	strne	r2, [r6, #8]
    if((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a16:	2204      	movs	r2, #4
 8001a18:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1c:	4219      	tst	r1, r3
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001a1e:	bf1f      	itttt	ne
 8001a20:	6d60      	ldrne	r0, [r4, #84]	; 0x54
 8001a22:	4310      	orrne	r0, r2
 8001a24:	6560      	strne	r0, [r4, #84]	; 0x54
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001a26:	60b3      	strne	r3, [r6, #8]
 8001a28:	e7ae      	b.n	8001988 <HAL_DMA_PollForTransfer+0x4e>
 8001a2a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 8001a2c:	b955      	cbnz	r5, 8001a44 <HAL_DMA_PollForTransfer+0x10a>
    regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 8001a2e:	2330      	movs	r3, #48	; 0x30
 8001a30:	4093      	lsls	r3, r2
 8001a32:	60b3      	str	r3, [r6, #8]
    hdma->State = HAL_DMA_STATE_READY;
 8001a34:	2301      	movs	r3, #1
    __HAL_UNLOCK(hdma);
 8001a36:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_READY;
 8001a3a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return status;
 8001a3e:	2000      	movs	r0, #0
}
 8001a40:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    regs->IFCR = (DMA_FLAG_HTIF0_4) << hdma->StreamIndex;
 8001a44:	2310      	movs	r3, #16
 8001a46:	4093      	lsls	r3, r2
 8001a48:	60b3      	str	r3, [r6, #8]
 8001a4a:	e7f8      	b.n	8001a3e <HAL_DMA_PollForTransfer+0x104>

08001a4c <HAL_DMA_IRQHandler>:
{
 8001a4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001a52:	4b5a      	ldr	r3, [pc, #360]	; (8001bbc <HAL_DMA_IRQHandler+0x170>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a54:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 8001a56:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a58:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 8001a5a:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a5c:	2208      	movs	r2, #8
 8001a5e:	409a      	lsls	r2, r3
 8001a60:	4216      	tst	r6, r2
{
 8001a62:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a64:	d00c      	beq.n	8001a80 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001a66:	6801      	ldr	r1, [r0, #0]
 8001a68:	6808      	ldr	r0, [r1, #0]
 8001a6a:	0740      	lsls	r0, r0, #29
 8001a6c:	d508      	bpl.n	8001a80 <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001a6e:	6808      	ldr	r0, [r1, #0]
 8001a70:	f020 0004 	bic.w	r0, r0, #4
 8001a74:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001a76:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001a78:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001a7a:	f042 0201 	orr.w	r2, r2, #1
 8001a7e:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a80:	2201      	movs	r2, #1
 8001a82:	409a      	lsls	r2, r3
 8001a84:	4216      	tst	r6, r2
 8001a86:	d008      	beq.n	8001a9a <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001a88:	6821      	ldr	r1, [r4, #0]
 8001a8a:	6949      	ldr	r1, [r1, #20]
 8001a8c:	0609      	lsls	r1, r1, #24
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001a8e:	bf41      	itttt	mi
 8001a90:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001a92:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8001a94:	f042 0202 	orrmi.w	r2, r2, #2
 8001a98:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a9a:	2204      	movs	r2, #4
 8001a9c:	409a      	lsls	r2, r3
 8001a9e:	4216      	tst	r6, r2
 8001aa0:	d008      	beq.n	8001ab4 <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001aa2:	6821      	ldr	r1, [r4, #0]
 8001aa4:	6809      	ldr	r1, [r1, #0]
 8001aa6:	0788      	lsls	r0, r1, #30
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001aa8:	bf41      	itttt	mi
 8001aaa:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001aac:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8001aae:	f042 0204 	orrmi.w	r2, r2, #4
 8001ab2:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001ab4:	2210      	movs	r2, #16
 8001ab6:	409a      	lsls	r2, r3
 8001ab8:	4216      	tst	r6, r2
 8001aba:	d010      	beq.n	8001ade <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001abc:	6823      	ldr	r3, [r4, #0]
 8001abe:	6819      	ldr	r1, [r3, #0]
 8001ac0:	0709      	lsls	r1, r1, #28
 8001ac2:	d50c      	bpl.n	8001ade <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001ac4:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001ac6:	681a      	ldr	r2, [r3, #0]
 8001ac8:	0350      	lsls	r0, r2, #13
 8001aca:	d535      	bpl.n	8001b38 <HAL_DMA_IRQHandler+0xec>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	0319      	lsls	r1, r3, #12
 8001ad0:	d401      	bmi.n	8001ad6 <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 8001ad2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001ad4:	e000      	b.n	8001ad8 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001ad6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 8001ad8:	b10b      	cbz	r3, 8001ade <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 8001ada:	4620      	mov	r0, r4
 8001adc:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001ade:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8001ae0:	2220      	movs	r2, #32
 8001ae2:	408a      	lsls	r2, r1
 8001ae4:	4216      	tst	r6, r2
 8001ae6:	d038      	beq.n	8001b5a <HAL_DMA_IRQHandler+0x10e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001ae8:	6823      	ldr	r3, [r4, #0]
 8001aea:	6818      	ldr	r0, [r3, #0]
 8001aec:	06c6      	lsls	r6, r0, #27
 8001aee:	d534      	bpl.n	8001b5a <HAL_DMA_IRQHandler+0x10e>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001af0:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001af2:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8001af6:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001af8:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001afa:	d125      	bne.n	8001b48 <HAL_DMA_IRQHandler+0xfc>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001afc:	f022 0216 	bic.w	r2, r2, #22
 8001b00:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001b02:	695a      	ldr	r2, [r3, #20]
 8001b04:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001b08:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001b0a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001b0c:	b90a      	cbnz	r2, 8001b12 <HAL_DMA_IRQHandler+0xc6>
 8001b0e:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8001b10:	b11a      	cbz	r2, 8001b1a <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001b12:	681a      	ldr	r2, [r3, #0]
 8001b14:	f022 0208 	bic.w	r2, r2, #8
 8001b18:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b1a:	233f      	movs	r3, #63	; 0x3f
 8001b1c:	408b      	lsls	r3, r1
 8001b1e:	60ab      	str	r3, [r5, #8]
        __HAL_UNLOCK(hdma);
 8001b20:	2300      	movs	r3, #0
 8001b22:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8001b26:	2301      	movs	r3, #1
 8001b28:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8001b2c:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 8001b2e:	b10b      	cbz	r3, 8001b34 <HAL_DMA_IRQHandler+0xe8>
      hdma->XferErrorCallback(hdma);
 8001b30:	4620      	mov	r0, r4
 8001b32:	4798      	blx	r3
}
 8001b34:	b003      	add	sp, #12
 8001b36:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001b38:	681a      	ldr	r2, [r3, #0]
 8001b3a:	05d2      	lsls	r2, r2, #23
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001b3c:	bf5e      	ittt	pl
 8001b3e:	681a      	ldrpl	r2, [r3, #0]
 8001b40:	f022 0208 	bicpl.w	r2, r2, #8
 8001b44:	601a      	strpl	r2, [r3, #0]
 8001b46:	e7c4      	b.n	8001ad2 <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001b48:	0350      	lsls	r0, r2, #13
 8001b4a:	d528      	bpl.n	8001b9e <HAL_DMA_IRQHandler+0x152>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	0319      	lsls	r1, r3, #12
 8001b50:	d432      	bmi.n	8001bb8 <HAL_DMA_IRQHandler+0x16c>
          if(hdma->XferM1CpltCallback != NULL)
 8001b52:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 8001b54:	b10b      	cbz	r3, 8001b5a <HAL_DMA_IRQHandler+0x10e>
          hdma->XferCpltCallback(hdma);
 8001b56:	4620      	mov	r0, r4
 8001b58:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001b5a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d0e9      	beq.n	8001b34 <HAL_DMA_IRQHandler+0xe8>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001b60:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001b62:	07da      	lsls	r2, r3, #31
 8001b64:	d519      	bpl.n	8001b9a <HAL_DMA_IRQHandler+0x14e>
      hdma->State = HAL_DMA_STATE_ABORT;
 8001b66:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 8001b68:	6822      	ldr	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 8001b6a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8001b6e:	6813      	ldr	r3, [r2, #0]
 8001b70:	f023 0301 	bic.w	r3, r3, #1
 8001b74:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001b76:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8001b7a:	fbb7 f7f3 	udiv	r7, r7, r3
        if (++count > timeout)
 8001b7e:	9b01      	ldr	r3, [sp, #4]
 8001b80:	3301      	adds	r3, #1
 8001b82:	429f      	cmp	r7, r3
 8001b84:	9301      	str	r3, [sp, #4]
 8001b86:	d302      	bcc.n	8001b8e <HAL_DMA_IRQHandler+0x142>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001b88:	6813      	ldr	r3, [r2, #0]
 8001b8a:	07db      	lsls	r3, r3, #31
 8001b8c:	d4f7      	bmi.n	8001b7e <HAL_DMA_IRQHandler+0x132>
      __HAL_UNLOCK(hdma);
 8001b8e:	2300      	movs	r3, #0
 8001b90:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8001b94:	2301      	movs	r3, #1
 8001b96:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 8001b9a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001b9c:	e7c7      	b.n	8001b2e <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001b9e:	681a      	ldr	r2, [r3, #0]
 8001ba0:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8001ba4:	d108      	bne.n	8001bb8 <HAL_DMA_IRQHandler+0x16c>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001ba6:	6819      	ldr	r1, [r3, #0]
 8001ba8:	f021 0110 	bic.w	r1, r1, #16
 8001bac:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8001bae:	2301      	movs	r3, #1
          __HAL_UNLOCK(hdma);
 8001bb0:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8001bb4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 8001bb8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001bba:	e7cb      	b.n	8001b54 <HAL_DMA_IRQHandler+0x108>
 8001bbc:	2000000c 	.word	0x2000000c

08001bc0 <HAL_DMA_RegisterCallback>:
  __HAL_LOCK(hdma);
 8001bc0:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
 8001bc4:	2b01      	cmp	r3, #1
{
 8001bc6:	b510      	push	{r4, lr}
 8001bc8:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 8001bca:	d01f      	beq.n	8001c0c <HAL_DMA_RegisterCallback+0x4c>
 8001bcc:	2301      	movs	r3, #1
 8001bce:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8001bd2:	f890 0035 	ldrb.w	r0, [r0, #53]	; 0x35
 8001bd6:	4298      	cmp	r0, r3
 8001bd8:	d113      	bne.n	8001c02 <HAL_DMA_RegisterCallback+0x42>
    switch (CallbackID)
 8001bda:	2905      	cmp	r1, #5
 8001bdc:	d805      	bhi.n	8001bea <HAL_DMA_RegisterCallback+0x2a>
 8001bde:	e8df f001 	tbb	[pc, r1]
 8001be2:	0603      	.short	0x0603
 8001be4:	0e0c0a08 	.word	0x0e0c0a08
      hdma->XferCpltCallback = pCallback;
 8001be8:	63e2      	str	r2, [r4, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8001bea:	2000      	movs	r0, #0
 8001bec:	e00a      	b.n	8001c04 <HAL_DMA_RegisterCallback+0x44>
      hdma->XferHalfCpltCallback = pCallback;
 8001bee:	6422      	str	r2, [r4, #64]	; 0x40
 8001bf0:	e7fb      	b.n	8001bea <HAL_DMA_RegisterCallback+0x2a>
      hdma->XferM1CpltCallback = pCallback;
 8001bf2:	6462      	str	r2, [r4, #68]	; 0x44
 8001bf4:	e7f9      	b.n	8001bea <HAL_DMA_RegisterCallback+0x2a>
      hdma->XferM1HalfCpltCallback = pCallback;
 8001bf6:	64a2      	str	r2, [r4, #72]	; 0x48
 8001bf8:	e7f7      	b.n	8001bea <HAL_DMA_RegisterCallback+0x2a>
      hdma->XferErrorCallback = pCallback;
 8001bfa:	64e2      	str	r2, [r4, #76]	; 0x4c
 8001bfc:	e7f5      	b.n	8001bea <HAL_DMA_RegisterCallback+0x2a>
      hdma->XferAbortCallback = pCallback;
 8001bfe:	6522      	str	r2, [r4, #80]	; 0x50
 8001c00:	e7f3      	b.n	8001bea <HAL_DMA_RegisterCallback+0x2a>
    status =  HAL_ERROR;
 8001c02:	4618      	mov	r0, r3
  __HAL_UNLOCK(hdma);
 8001c04:	2300      	movs	r3, #0
 8001c06:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  return status;
 8001c0a:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hdma);
 8001c0c:	2002      	movs	r0, #2
}
 8001c0e:	bd10      	pop	{r4, pc}

08001c10 <HAL_DMA_UnRegisterCallback>:
  __HAL_LOCK(hdma);
 8001c10:	f890 2034 	ldrb.w	r2, [r0, #52]	; 0x34
 8001c14:	2a01      	cmp	r2, #1
{
 8001c16:	4603      	mov	r3, r0
  __HAL_LOCK(hdma);
 8001c18:	d026      	beq.n	8001c68 <HAL_DMA_UnRegisterCallback+0x58>
  if(HAL_DMA_STATE_READY == hdma->State)
 8001c1a:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
  __HAL_LOCK(hdma);
 8001c1e:	2001      	movs	r0, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8001c20:	4282      	cmp	r2, r0
  __HAL_LOCK(hdma);
 8001c22:	f883 0034 	strb.w	r0, [r3, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8001c26:	d10a      	bne.n	8001c3e <HAL_DMA_UnRegisterCallback+0x2e>
 8001c28:	2200      	movs	r2, #0
    switch (CallbackID)
 8001c2a:	2906      	cmp	r1, #6
 8001c2c:	d81a      	bhi.n	8001c64 <HAL_DMA_UnRegisterCallback+0x54>
 8001c2e:	e8df f001 	tbb	[pc, r1]
 8001c32:	0a04      	.short	0x0a04
 8001c34:	17100e0c 	.word	0x17100e0c
 8001c38:	12          	.byte	0x12
 8001c39:	00          	.byte	0x00
      hdma->XferCpltCallback = NULL;
 8001c3a:	63da      	str	r2, [r3, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8001c3c:	2000      	movs	r0, #0
  __HAL_UNLOCK(hdma);
 8001c3e:	2200      	movs	r2, #0
 8001c40:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  return status;
 8001c44:	4770      	bx	lr
      hdma->XferHalfCpltCallback = NULL;
 8001c46:	641a      	str	r2, [r3, #64]	; 0x40
 8001c48:	e7f8      	b.n	8001c3c <HAL_DMA_UnRegisterCallback+0x2c>
      hdma->XferM1CpltCallback = NULL;
 8001c4a:	645a      	str	r2, [r3, #68]	; 0x44
 8001c4c:	e7f6      	b.n	8001c3c <HAL_DMA_UnRegisterCallback+0x2c>
      hdma->XferM1HalfCpltCallback = NULL;
 8001c4e:	649a      	str	r2, [r3, #72]	; 0x48
 8001c50:	e7f4      	b.n	8001c3c <HAL_DMA_UnRegisterCallback+0x2c>
      hdma->XferErrorCallback = NULL;
 8001c52:	64da      	str	r2, [r3, #76]	; 0x4c
 8001c54:	e7f2      	b.n	8001c3c <HAL_DMA_UnRegisterCallback+0x2c>
      hdma->XferCpltCallback = NULL;
 8001c56:	63da      	str	r2, [r3, #60]	; 0x3c
      hdma->XferHalfCpltCallback = NULL;
 8001c58:	641a      	str	r2, [r3, #64]	; 0x40
      hdma->XferM1CpltCallback = NULL;
 8001c5a:	645a      	str	r2, [r3, #68]	; 0x44
      hdma->XferM1HalfCpltCallback = NULL;
 8001c5c:	649a      	str	r2, [r3, #72]	; 0x48
      hdma->XferErrorCallback = NULL;
 8001c5e:	64da      	str	r2, [r3, #76]	; 0x4c
      hdma->XferAbortCallback = NULL;
 8001c60:	651a      	str	r2, [r3, #80]	; 0x50
 8001c62:	e7eb      	b.n	8001c3c <HAL_DMA_UnRegisterCallback+0x2c>
      status = HAL_ERROR;
 8001c64:	2001      	movs	r0, #1
 8001c66:	e7ea      	b.n	8001c3e <HAL_DMA_UnRegisterCallback+0x2e>
  __HAL_LOCK(hdma);
 8001c68:	2002      	movs	r0, #2
}
 8001c6a:	4770      	bx	lr

08001c6c <HAL_DMA_GetState>:
  return hdma->State;
 8001c6c:	f890 0035 	ldrb.w	r0, [r0, #53]	; 0x35
}
 8001c70:	4770      	bx	lr

08001c72 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 8001c72:	6d40      	ldr	r0, [r0, #84]	; 0x54
}
 8001c74:	4770      	bx	lr
 8001c76:	bf00      	nop

08001c78 <FLASH_Program_DoubleWord>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001c78:	4908      	ldr	r1, [pc, #32]	; (8001c9c <FLASH_Program_DoubleWord+0x24>)
{
 8001c7a:	b510      	push	{r4, lr}
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001c7c:	690c      	ldr	r4, [r1, #16]
 8001c7e:	f424 7440 	bic.w	r4, r4, #768	; 0x300
 8001c82:	610c      	str	r4, [r1, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8001c84:	690c      	ldr	r4, [r1, #16]
 8001c86:	f444 7440 	orr.w	r4, r4, #768	; 0x300
 8001c8a:	610c      	str	r4, [r1, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001c8c:	690c      	ldr	r4, [r1, #16]
 8001c8e:	f044 0401 	orr.w	r4, r4, #1
 8001c92:	610c      	str	r4, [r1, #16]

  /* Program the double-word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8001c94:	6002      	str	r2, [r0, #0]
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8001c96:	6043      	str	r3, [r0, #4]
 8001c98:	bd10      	pop	{r4, pc}
 8001c9a:	bf00      	nop
 8001c9c:	40023c00 	.word	0x40023c00

08001ca0 <FLASH_Program_Word>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001ca0:	4b07      	ldr	r3, [pc, #28]	; (8001cc0 <FLASH_Program_Word+0x20>)
 8001ca2:	691a      	ldr	r2, [r3, #16]
 8001ca4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001ca8:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8001caa:	691a      	ldr	r2, [r3, #16]
 8001cac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001cb0:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001cb2:	691a      	ldr	r2, [r3, #16]
 8001cb4:	f042 0201 	orr.w	r2, r2, #1
 8001cb8:	611a      	str	r2, [r3, #16]

  *(__IO uint32_t*)Address = Data;
 8001cba:	6001      	str	r1, [r0, #0]
 8001cbc:	4770      	bx	lr
 8001cbe:	bf00      	nop
 8001cc0:	40023c00 	.word	0x40023c00

08001cc4 <FLASH_Program_HalfWord>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001cc4:	4b07      	ldr	r3, [pc, #28]	; (8001ce4 <FLASH_Program_HalfWord+0x20>)
 8001cc6:	691a      	ldr	r2, [r3, #16]
 8001cc8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001ccc:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8001cce:	691a      	ldr	r2, [r3, #16]
 8001cd0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001cd4:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001cd6:	691a      	ldr	r2, [r3, #16]
 8001cd8:	f042 0201 	orr.w	r2, r2, #1
 8001cdc:	611a      	str	r2, [r3, #16]

  *(__IO uint16_t*)Address = Data;
 8001cde:	8001      	strh	r1, [r0, #0]
 8001ce0:	4770      	bx	lr
 8001ce2:	bf00      	nop
 8001ce4:	40023c00 	.word	0x40023c00

08001ce8 <FLASH_SetErrorCode>:
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8001ce8:	4b1a      	ldr	r3, [pc, #104]	; (8001d54 <FLASH_SetErrorCode+0x6c>)
 8001cea:	68da      	ldr	r2, [r3, #12]
 8001cec:	06d2      	lsls	r2, r2, #27
 8001cee:	d506      	bpl.n	8001cfe <FLASH_SetErrorCode+0x16>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001cf0:	4919      	ldr	r1, [pc, #100]	; (8001d58 <FLASH_SetErrorCode+0x70>)
 8001cf2:	69ca      	ldr	r2, [r1, #28]
 8001cf4:	f042 0210 	orr.w	r2, r2, #16
 8001cf8:	61ca      	str	r2, [r1, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8001cfa:	2210      	movs	r2, #16
 8001cfc:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8001cfe:	68da      	ldr	r2, [r3, #12]
 8001d00:	0690      	lsls	r0, r2, #26
 8001d02:	d506      	bpl.n	8001d12 <FLASH_SetErrorCode+0x2a>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8001d04:	4914      	ldr	r1, [pc, #80]	; (8001d58 <FLASH_SetErrorCode+0x70>)
 8001d06:	69ca      	ldr	r2, [r1, #28]
 8001d08:	f042 0208 	orr.w	r2, r2, #8
 8001d0c:	61ca      	str	r2, [r1, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8001d0e:	2220      	movs	r2, #32
 8001d10:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8001d12:	4b10      	ldr	r3, [pc, #64]	; (8001d54 <FLASH_SetErrorCode+0x6c>)
 8001d14:	68da      	ldr	r2, [r3, #12]
 8001d16:	0651      	lsls	r1, r2, #25
 8001d18:	d506      	bpl.n	8001d28 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8001d1a:	490f      	ldr	r1, [pc, #60]	; (8001d58 <FLASH_SetErrorCode+0x70>)
 8001d1c:	69ca      	ldr	r2, [r1, #28]
 8001d1e:	f042 0204 	orr.w	r2, r2, #4
 8001d22:	61ca      	str	r2, [r1, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8001d24:	2240      	movs	r2, #64	; 0x40
 8001d26:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8001d28:	68da      	ldr	r2, [r3, #12]
 8001d2a:	0612      	lsls	r2, r2, #24
 8001d2c:	d506      	bpl.n	8001d3c <FLASH_SetErrorCode+0x54>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8001d2e:	490a      	ldr	r1, [pc, #40]	; (8001d58 <FLASH_SetErrorCode+0x70>)
 8001d30:	69ca      	ldr	r2, [r1, #28]
 8001d32:	f042 0202 	orr.w	r2, r2, #2
 8001d36:	61ca      	str	r2, [r1, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8001d38:	2280      	movs	r2, #128	; 0x80
 8001d3a:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8001d3c:	4a05      	ldr	r2, [pc, #20]	; (8001d54 <FLASH_SetErrorCode+0x6c>)
 8001d3e:	68d3      	ldr	r3, [r2, #12]
 8001d40:	079b      	lsls	r3, r3, #30
 8001d42:	d506      	bpl.n	8001d52 <FLASH_SetErrorCode+0x6a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8001d44:	4904      	ldr	r1, [pc, #16]	; (8001d58 <FLASH_SetErrorCode+0x70>)
 8001d46:	69cb      	ldr	r3, [r1, #28]
 8001d48:	f043 0320 	orr.w	r3, r3, #32
 8001d4c:	61cb      	str	r3, [r1, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8001d4e:	2302      	movs	r3, #2
 8001d50:	60d3      	str	r3, [r2, #12]
 8001d52:	4770      	bx	lr
 8001d54:	40023c00 	.word	0x40023c00
 8001d58:	20000230 	.word	0x20000230

08001d5c <HAL_FLASH_Program_IT>:
{
 8001d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(&pFlash);
 8001d5e:	4e1a      	ldr	r6, [pc, #104]	; (8001dc8 <HAL_FLASH_Program_IT+0x6c>)
 8001d60:	7e35      	ldrb	r5, [r6, #24]
 8001d62:	2d01      	cmp	r5, #1
{
 8001d64:	4604      	mov	r4, r0
 8001d66:	4608      	mov	r0, r1
 8001d68:	4611      	mov	r1, r2
  __HAL_LOCK(&pFlash);
 8001d6a:	d02a      	beq.n	8001dc2 <HAL_FLASH_Program_IT+0x66>
 8001d6c:	2501      	movs	r5, #1
 8001d6e:	7635      	strb	r5, [r6, #24]
  __HAL_FLASH_ENABLE_IT(FLASH_IT_EOP);
 8001d70:	4d16      	ldr	r5, [pc, #88]	; (8001dcc <HAL_FLASH_Program_IT+0x70>)
 8001d72:	692f      	ldr	r7, [r5, #16]
 8001d74:	f047 7780 	orr.w	r7, r7, #16777216	; 0x1000000
 8001d78:	612f      	str	r7, [r5, #16]
  __HAL_FLASH_ENABLE_IT(FLASH_IT_ERR);
 8001d7a:	692f      	ldr	r7, [r5, #16]
 8001d7c:	f047 7700 	orr.w	r7, r7, #33554432	; 0x2000000
 8001d80:	612f      	str	r7, [r5, #16]
  pFlash.ProcedureOnGoing = FLASH_PROC_PROGRAM;
 8001d82:	2703      	movs	r7, #3
 8001d84:	7037      	strb	r7, [r6, #0]
  pFlash.Address = Address;
 8001d86:	6170      	str	r0, [r6, #20]
  if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8001d88:	b96c      	cbnz	r4, 8001da6 <HAL_FLASH_Program_IT+0x4a>
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001d8a:	692b      	ldr	r3, [r5, #16]
 8001d8c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d90:	612b      	str	r3, [r5, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8001d92:	692b      	ldr	r3, [r5, #16]
 8001d94:	612b      	str	r3, [r5, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001d96:	692b      	ldr	r3, [r5, #16]
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8001d98:	b2d1      	uxtb	r1, r2
  FLASH->CR |= FLASH_CR_PG;
 8001d9a:	f043 0301 	orr.w	r3, r3, #1
 8001d9e:	612b      	str	r3, [r5, #16]
  *(__IO uint8_t*)Address = Data;
 8001da0:	7001      	strb	r1, [r0, #0]
  return status;
 8001da2:	2000      	movs	r0, #0
 8001da4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001da6:	2c01      	cmp	r4, #1
 8001da8:	d103      	bne.n	8001db2 <HAL_FLASH_Program_IT+0x56>
    FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8001daa:	b291      	uxth	r1, r2
 8001dac:	f7ff ff8a 	bl	8001cc4 <FLASH_Program_HalfWord>
 8001db0:	e7f7      	b.n	8001da2 <HAL_FLASH_Program_IT+0x46>
  else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8001db2:	2c02      	cmp	r4, #2
 8001db4:	d102      	bne.n	8001dbc <HAL_FLASH_Program_IT+0x60>
    FLASH_Program_Word(Address, (uint32_t) Data);
 8001db6:	f7ff ff73 	bl	8001ca0 <FLASH_Program_Word>
 8001dba:	e7f2      	b.n	8001da2 <HAL_FLASH_Program_IT+0x46>
    FLASH_Program_DoubleWord(Address, Data);
 8001dbc:	f7ff ff5c 	bl	8001c78 <FLASH_Program_DoubleWord>
 8001dc0:	e7ef      	b.n	8001da2 <HAL_FLASH_Program_IT+0x46>
  __HAL_LOCK(&pFlash);
 8001dc2:	2002      	movs	r0, #2
}
 8001dc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	20000230 	.word	0x20000230
 8001dcc:	40023c00 	.word	0x40023c00

08001dd0 <HAL_FLASH_EndOfOperationCallback>:
 8001dd0:	4770      	bx	lr

08001dd2 <HAL_FLASH_OperationErrorCallback>:
{
 8001dd2:	4770      	bx	lr

08001dd4 <HAL_FLASH_IRQHandler>:
{
 8001dd4:	b538      	push	{r3, r4, r5, lr}
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8001dd6:	4b2e      	ldr	r3, [pc, #184]	; (8001e90 <HAL_FLASH_IRQHandler+0xbc>)
 8001dd8:	4c2e      	ldr	r4, [pc, #184]	; (8001e94 <HAL_FLASH_IRQHandler+0xc0>)
 8001dda:	68db      	ldr	r3, [r3, #12]
 8001ddc:	f013 0ff2 	tst.w	r3, #242	; 0xf2
 8001de0:	d00d      	beq.n	8001dfe <HAL_FLASH_IRQHandler+0x2a>
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 8001de2:	7823      	ldrb	r3, [r4, #0]
 8001de4:	2b01      	cmp	r3, #1
 8001de6:	d135      	bne.n	8001e54 <HAL_FLASH_IRQHandler+0x80>
      pFlash.Sector = 0xFFFFFFFFU;
 8001de8:	f04f 33ff 	mov.w	r3, #4294967295
      addresstmp = pFlash.Sector;
 8001dec:	68e5      	ldr	r5, [r4, #12]
      pFlash.Sector = 0xFFFFFFFFU;
 8001dee:	60e3      	str	r3, [r4, #12]
    FLASH_SetErrorCode();
 8001df0:	f7ff ff7a 	bl	8001ce8 <FLASH_SetErrorCode>
    HAL_FLASH_OperationErrorCallback(addresstmp);
 8001df4:	4628      	mov	r0, r5
 8001df6:	f7ff ffec 	bl	8001dd2 <HAL_FLASH_OperationErrorCallback>
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	7023      	strb	r3, [r4, #0]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8001dfe:	4b24      	ldr	r3, [pc, #144]	; (8001e90 <HAL_FLASH_IRQHandler+0xbc>)
 8001e00:	68da      	ldr	r2, [r3, #12]
 8001e02:	07d2      	lsls	r2, r2, #31
 8001e04:	d513      	bpl.n	8001e2e <HAL_FLASH_IRQHandler+0x5a>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001e06:	2201      	movs	r2, #1
 8001e08:	60da      	str	r2, [r3, #12]
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 8001e0a:	7823      	ldrb	r3, [r4, #0]
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d131      	bne.n	8001e74 <HAL_FLASH_IRQHandler+0xa0>
      pFlash.NbSectorsToErase--;
 8001e10:	6863      	ldr	r3, [r4, #4]
 8001e12:	3b01      	subs	r3, #1
 8001e14:	6063      	str	r3, [r4, #4]
      if(pFlash.NbSectorsToErase != 0U)
 8001e16:	6863      	ldr	r3, [r4, #4]
 8001e18:	b313      	cbz	r3, 8001e60 <HAL_FLASH_IRQHandler+0x8c>
        addresstmp = pFlash.Sector;
 8001e1a:	68e0      	ldr	r0, [r4, #12]
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 8001e1c:	f7ff ffd8 	bl	8001dd0 <HAL_FLASH_EndOfOperationCallback>
        pFlash.Sector++;
 8001e20:	68e3      	ldr	r3, [r4, #12]
 8001e22:	3301      	adds	r3, #1
 8001e24:	60e3      	str	r3, [r4, #12]
        addresstmp = pFlash.Sector;
 8001e26:	68e0      	ldr	r0, [r4, #12]
        FLASH_Erase_Sector(addresstmp, pFlash.VoltageForErase);
 8001e28:	7a21      	ldrb	r1, [r4, #8]
 8001e2a:	f000 f983 	bl	8002134 <FLASH_Erase_Sector>
  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 8001e2e:	7823      	ldrb	r3, [r4, #0]
 8001e30:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 8001e34:	b96b      	cbnz	r3, 8001e52 <HAL_FLASH_IRQHandler+0x7e>
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_SER | FLASH_CR_SNB | FLASH_MER_BIT));
 8001e36:	4b16      	ldr	r3, [pc, #88]	; (8001e90 <HAL_FLASH_IRQHandler+0xbc>)
 8001e38:	691a      	ldr	r2, [r3, #16]
 8001e3a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001e3e:	611a      	str	r2, [r3, #16]
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP);
 8001e40:	691a      	ldr	r2, [r3, #16]
 8001e42:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8001e46:	611a      	str	r2, [r3, #16]
    __HAL_FLASH_DISABLE_IT(FLASH_IT_ERR);
 8001e48:	691a      	ldr	r2, [r3, #16]
 8001e4a:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8001e4e:	611a      	str	r2, [r3, #16]
    __HAL_UNLOCK(&pFlash);
 8001e50:	7621      	strb	r1, [r4, #24]
 8001e52:	bd38      	pop	{r3, r4, r5, pc}
    else if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 8001e54:	7823      	ldrb	r3, [r4, #0]
 8001e56:	2b02      	cmp	r3, #2
      addresstmp = pFlash.Bank;
 8001e58:	bf0c      	ite	eq
 8001e5a:	6925      	ldreq	r5, [r4, #16]
      addresstmp = pFlash.Address;
 8001e5c:	6965      	ldrne	r5, [r4, #20]
 8001e5e:	e7c7      	b.n	8001df0 <HAL_FLASH_IRQHandler+0x1c>
        pFlash.Sector = addresstmp = 0xFFFFFFFFU;
 8001e60:	f04f 35ff 	mov.w	r5, #4294967295
 8001e64:	60e5      	str	r5, [r4, #12]
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8001e66:	7023      	strb	r3, [r4, #0]
        FLASH_FlushCaches() ;
 8001e68:	f000 f9ba 	bl	80021e0 <FLASH_FlushCaches>
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 8001e6c:	4628      	mov	r0, r5
 8001e6e:	f7ff ffaf 	bl	8001dd0 <HAL_FLASH_EndOfOperationCallback>
 8001e72:	e7dc      	b.n	8001e2e <HAL_FLASH_IRQHandler+0x5a>
      if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE) 
 8001e74:	7823      	ldrb	r3, [r4, #0]
 8001e76:	2b02      	cmp	r3, #2
 8001e78:	d107      	bne.n	8001e8a <HAL_FLASH_IRQHandler+0xb6>
        FLASH_FlushCaches() ;
 8001e7a:	f000 f9b1 	bl	80021e0 <FLASH_FlushCaches>
        HAL_FLASH_EndOfOperationCallback(pFlash.Bank);
 8001e7e:	6920      	ldr	r0, [r4, #16]
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8001e80:	f7ff ffa6 	bl	8001dd0 <HAL_FLASH_EndOfOperationCallback>
      pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8001e84:	2300      	movs	r3, #0
 8001e86:	7023      	strb	r3, [r4, #0]
 8001e88:	e7d1      	b.n	8001e2e <HAL_FLASH_IRQHandler+0x5a>
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8001e8a:	6960      	ldr	r0, [r4, #20]
 8001e8c:	e7f8      	b.n	8001e80 <HAL_FLASH_IRQHandler+0xac>
 8001e8e:	bf00      	nop
 8001e90:	40023c00 	.word	0x40023c00
 8001e94:	20000230 	.word	0x20000230

08001e98 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001e98:	4b06      	ldr	r3, [pc, #24]	; (8001eb4 <HAL_FLASH_Unlock+0x1c>)
 8001e9a:	691a      	ldr	r2, [r3, #16]
 8001e9c:	2a00      	cmp	r2, #0
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001e9e:	bfbf      	itttt	lt
 8001ea0:	4a05      	ldrlt	r2, [pc, #20]	; (8001eb8 <HAL_FLASH_Unlock+0x20>)
 8001ea2:	605a      	strlt	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001ea4:	f102 3288 	addlt.w	r2, r2, #2290649224	; 0x88888888
 8001ea8:	605a      	strlt	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001eaa:	bfba      	itte	lt
 8001eac:	6918      	ldrlt	r0, [r3, #16]
  HAL_StatusTypeDef status = HAL_OK;
 8001eae:	0fc0      	lsrlt	r0, r0, #31
 8001eb0:	2000      	movge	r0, #0
}
 8001eb2:	4770      	bx	lr
 8001eb4:	40023c00 	.word	0x40023c00
 8001eb8:	45670123 	.word	0x45670123

08001ebc <HAL_FLASH_Lock>:
  FLASH->CR |= FLASH_CR_LOCK;
 8001ebc:	4a03      	ldr	r2, [pc, #12]	; (8001ecc <HAL_FLASH_Lock+0x10>)
 8001ebe:	6913      	ldr	r3, [r2, #16]
 8001ec0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001ec4:	6113      	str	r3, [r2, #16]
}
 8001ec6:	2000      	movs	r0, #0
 8001ec8:	4770      	bx	lr
 8001eca:	bf00      	nop
 8001ecc:	40023c00 	.word	0x40023c00

08001ed0 <HAL_FLASH_OB_Unlock>:
  if((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != RESET)
 8001ed0:	4b06      	ldr	r3, [pc, #24]	; (8001eec <HAL_FLASH_OB_Unlock+0x1c>)
 8001ed2:	695a      	ldr	r2, [r3, #20]
 8001ed4:	07d2      	lsls	r2, r2, #31
    FLASH->OPTKEYR = FLASH_OPT_KEY1;
 8001ed6:	bf41      	itttt	mi
 8001ed8:	4a05      	ldrmi	r2, [pc, #20]	; (8001ef0 <HAL_FLASH_OB_Unlock+0x20>)
 8001eda:	609a      	strmi	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_OPT_KEY2;
 8001edc:	f102 3244 	addmi.w	r2, r2, #1145324612	; 0x44444444
  return HAL_OK;  
 8001ee0:	2000      	movmi	r0, #0
    FLASH->OPTKEYR = FLASH_OPT_KEY2;
 8001ee2:	bf4c      	ite	mi
 8001ee4:	609a      	strmi	r2, [r3, #8]
    return HAL_ERROR;
 8001ee6:	2001      	movpl	r0, #1
}
 8001ee8:	4770      	bx	lr
 8001eea:	bf00      	nop
 8001eec:	40023c00 	.word	0x40023c00
 8001ef0:	08192a3b 	.word	0x08192a3b

08001ef4 <HAL_FLASH_OB_Lock>:
  FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8001ef4:	4a03      	ldr	r2, [pc, #12]	; (8001f04 <HAL_FLASH_OB_Lock+0x10>)
 8001ef6:	6953      	ldr	r3, [r2, #20]
 8001ef8:	f043 0301 	orr.w	r3, r3, #1
 8001efc:	6153      	str	r3, [r2, #20]
}
 8001efe:	2000      	movs	r0, #0
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop
 8001f04:	40023c00 	.word	0x40023c00

08001f08 <HAL_FLASH_GetError>:
   return pFlash.ErrorCode;
 8001f08:	4b01      	ldr	r3, [pc, #4]	; (8001f10 <HAL_FLASH_GetError+0x8>)
 8001f0a:	69d8      	ldr	r0, [r3, #28]
}  
 8001f0c:	4770      	bx	lr
 8001f0e:	bf00      	nop
 8001f10:	20000230 	.word	0x20000230

08001f14 <FLASH_WaitForLastOperation>:
{ 
 8001f14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001f16:	4b12      	ldr	r3, [pc, #72]	; (8001f60 <FLASH_WaitForLastOperation+0x4c>)
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001f18:	4c12      	ldr	r4, [pc, #72]	; (8001f64 <FLASH_WaitForLastOperation+0x50>)
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001f1a:	2200      	movs	r2, #0
{ 
 8001f1c:	4605      	mov	r5, r0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001f1e:	61da      	str	r2, [r3, #28]
  tickstart = HAL_GetTick();
 8001f20:	f7fe f9b6 	bl	8000290 <HAL_GetTick>
 8001f24:	4626      	mov	r6, r4
 8001f26:	4607      	mov	r7, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001f28:	68e3      	ldr	r3, [r4, #12]
 8001f2a:	03da      	lsls	r2, r3, #15
 8001f2c:	d40c      	bmi.n	8001f48 <FLASH_WaitForLastOperation+0x34>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8001f2e:	68e3      	ldr	r3, [r4, #12]
 8001f30:	07db      	lsls	r3, r3, #31
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001f32:	bf44      	itt	mi
 8001f34:	2301      	movmi	r3, #1
 8001f36:	60e3      	strmi	r3, [r4, #12]
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8001f38:	68f0      	ldr	r0, [r6, #12]
 8001f3a:	f010 00f2 	ands.w	r0, r0, #242	; 0xf2
 8001f3e:	d002      	beq.n	8001f46 <FLASH_WaitForLastOperation+0x32>
    FLASH_SetErrorCode();
 8001f40:	f7ff fed2 	bl	8001ce8 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001f44:	2001      	movs	r0, #1
}  
 8001f46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001f48:	1c69      	adds	r1, r5, #1
 8001f4a:	d0ed      	beq.n	8001f28 <FLASH_WaitForLastOperation+0x14>
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8001f4c:	b90d      	cbnz	r5, 8001f52 <FLASH_WaitForLastOperation+0x3e>
        return HAL_TIMEOUT;
 8001f4e:	2003      	movs	r0, #3
 8001f50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8001f52:	f7fe f99d 	bl	8000290 <HAL_GetTick>
 8001f56:	1bc0      	subs	r0, r0, r7
 8001f58:	4285      	cmp	r5, r0
 8001f5a:	d2e5      	bcs.n	8001f28 <FLASH_WaitForLastOperation+0x14>
 8001f5c:	e7f7      	b.n	8001f4e <FLASH_WaitForLastOperation+0x3a>
 8001f5e:	bf00      	nop
 8001f60:	20000230 	.word	0x20000230
 8001f64:	40023c00 	.word	0x40023c00

08001f68 <HAL_FLASH_Program>:
{
 8001f68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(&pFlash);
 8001f6c:	4d20      	ldr	r5, [pc, #128]	; (8001ff0 <HAL_FLASH_Program+0x88>)
{
 8001f6e:	4698      	mov	r8, r3
  __HAL_LOCK(&pFlash);
 8001f70:	7e2b      	ldrb	r3, [r5, #24]
 8001f72:	2b01      	cmp	r3, #1
{
 8001f74:	4607      	mov	r7, r0
 8001f76:	460e      	mov	r6, r1
 8001f78:	4614      	mov	r4, r2
  __HAL_LOCK(&pFlash);
 8001f7a:	d035      	beq.n	8001fe8 <HAL_FLASH_Program+0x80>
 8001f7c:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001f7e:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 8001f82:	762b      	strb	r3, [r5, #24]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001f84:	f7ff ffc6 	bl	8001f14 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8001f88:	b9b0      	cbnz	r0, 8001fb8 <HAL_FLASH_Program+0x50>
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8001f8a:	b9cf      	cbnz	r7, 8001fc0 <HAL_FLASH_Program+0x58>
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001f8c:	4b19      	ldr	r3, [pc, #100]	; (8001ff4 <HAL_FLASH_Program+0x8c>)
 8001f8e:	691a      	ldr	r2, [r3, #16]
 8001f90:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001f94:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8001f96:	691a      	ldr	r2, [r3, #16]
 8001f98:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001f9a:	691a      	ldr	r2, [r3, #16]
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8001f9c:	b2e4      	uxtb	r4, r4
  FLASH->CR |= FLASH_CR_PG;
 8001f9e:	f042 0201 	orr.w	r2, r2, #1
 8001fa2:	611a      	str	r2, [r3, #16]
  *(__IO uint8_t*)Address = Data;
 8001fa4:	7034      	strb	r4, [r6, #0]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001fa6:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001faa:	f7ff ffb3 	bl	8001f14 <FLASH_WaitForLastOperation>
    FLASH->CR &= (~FLASH_CR_PG);  
 8001fae:	4a11      	ldr	r2, [pc, #68]	; (8001ff4 <HAL_FLASH_Program+0x8c>)
 8001fb0:	6913      	ldr	r3, [r2, #16]
 8001fb2:	f023 0301 	bic.w	r3, r3, #1
 8001fb6:	6113      	str	r3, [r2, #16]
  __HAL_UNLOCK(&pFlash);
 8001fb8:	2300      	movs	r3, #0
 8001fba:	762b      	strb	r3, [r5, #24]
  return status;
 8001fbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001fc0:	2f01      	cmp	r7, #1
 8001fc2:	d104      	bne.n	8001fce <HAL_FLASH_Program+0x66>
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8001fc4:	b2a1      	uxth	r1, r4
 8001fc6:	4630      	mov	r0, r6
 8001fc8:	f7ff fe7c 	bl	8001cc4 <FLASH_Program_HalfWord>
 8001fcc:	e7eb      	b.n	8001fa6 <HAL_FLASH_Program+0x3e>
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8001fce:	2f02      	cmp	r7, #2
 8001fd0:	d104      	bne.n	8001fdc <HAL_FLASH_Program+0x74>
      FLASH_Program_Word(Address, (uint32_t) Data);
 8001fd2:	4621      	mov	r1, r4
 8001fd4:	4630      	mov	r0, r6
 8001fd6:	f7ff fe63 	bl	8001ca0 <FLASH_Program_Word>
 8001fda:	e7e4      	b.n	8001fa6 <HAL_FLASH_Program+0x3e>
      FLASH_Program_DoubleWord(Address, Data);
 8001fdc:	4622      	mov	r2, r4
 8001fde:	4643      	mov	r3, r8
 8001fe0:	4630      	mov	r0, r6
 8001fe2:	f7ff fe49 	bl	8001c78 <FLASH_Program_DoubleWord>
 8001fe6:	e7de      	b.n	8001fa6 <HAL_FLASH_Program+0x3e>
  __HAL_LOCK(&pFlash);
 8001fe8:	2002      	movs	r0, #2
}
 8001fea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001fee:	bf00      	nop
 8001ff0:	20000230 	.word	0x20000230
 8001ff4:	40023c00 	.word	0x40023c00

08001ff8 <HAL_FLASH_OB_Launch>:
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS |= FLASH_OPTCR_OPTSTRT;
 8001ff8:	4a04      	ldr	r2, [pc, #16]	; (800200c <HAL_FLASH_OB_Launch+0x14>)
 8001ffa:	7813      	ldrb	r3, [r2, #0]
 8001ffc:	f043 0302 	orr.w	r3, r3, #2
 8002000:	7013      	strb	r3, [r2, #0]
  return(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE)); 
 8002002:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002006:	f7ff bf85 	b.w	8001f14 <FLASH_WaitForLastOperation>
 800200a:	bf00      	nop
 800200c:	40023c14 	.word	0x40023c14

08002010 <FLASH_MassErase.isra.0>:
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002010:	4b07      	ldr	r3, [pc, #28]	; (8002030 <FLASH_MassErase.isra.0+0x20>)
 8002012:	691a      	ldr	r2, [r3, #16]
 8002014:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002018:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_MER;
 800201a:	691a      	ldr	r2, [r3, #16]
 800201c:	f042 0204 	orr.w	r2, r2, #4
 8002020:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8002022:	691a      	ldr	r2, [r3, #16]
 8002024:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002028:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
 800202c:	6118      	str	r0, [r3, #16]
 800202e:	4770      	bx	lr
 8002030:	40023c00 	.word	0x40023c00

08002034 <HAL_FLASHEx_OBProgram>:
{
 8002034:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(&pFlash);
 8002036:	4e29      	ldr	r6, [pc, #164]	; (80020dc <HAL_FLASHEx_OBProgram+0xa8>)
 8002038:	7e33      	ldrb	r3, [r6, #24]
 800203a:	2b01      	cmp	r3, #1
{
 800203c:	4604      	mov	r4, r0
  __HAL_LOCK(&pFlash);
 800203e:	d04a      	beq.n	80020d6 <HAL_FLASHEx_OBProgram+0xa2>
  if((pOBInit->OptionType & OPTIONBYTE_WRP) == OPTIONBYTE_WRP)
 8002040:	6823      	ldr	r3, [r4, #0]
  __HAL_LOCK(&pFlash);
 8002042:	2001      	movs	r0, #1
  if((pOBInit->OptionType & OPTIONBYTE_WRP) == OPTIONBYTE_WRP)
 8002044:	07dd      	lsls	r5, r3, #31
  __HAL_LOCK(&pFlash);
 8002046:	7630      	strb	r0, [r6, #24]
  if((pOBInit->OptionType & OPTIONBYTE_WRP) == OPTIONBYTE_WRP)
 8002048:	d50e      	bpl.n	8002068 <HAL_FLASHEx_OBProgram+0x34>
    if(pOBInit->WRPState == OB_WRPSTATE_ENABLE)
 800204a:	6863      	ldr	r3, [r4, #4]
 800204c:	68a5      	ldr	r5, [r4, #8]
 800204e:	4283      	cmp	r3, r0
  /* Check the parameters */
  assert_param(IS_OB_WRP_SECTOR(WRPSector));
  assert_param(IS_FLASH_BANK(Banks));
    
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002050:	f24c 3050 	movw	r0, #50000	; 0xc350
    if(pOBInit->WRPState == OB_WRPSTATE_ENABLE)
 8002054:	d135      	bne.n	80020c2 <HAL_FLASHEx_OBProgram+0x8e>
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002056:	f7ff ff5d 	bl	8001f14 <FLASH_WaitForLastOperation>

  if(status == HAL_OK)
 800205a:	b928      	cbnz	r0, 8002068 <HAL_FLASHEx_OBProgram+0x34>
  { 
    *(__IO uint16_t*)OPTCR_BYTE2_ADDRESS &= (~WRPSector);  
 800205c:	4a20      	ldr	r2, [pc, #128]	; (80020e0 <HAL_FLASHEx_OBProgram+0xac>)
 800205e:	8813      	ldrh	r3, [r2, #0]
 8002060:	b29b      	uxth	r3, r3
 8002062:	ea23 0505 	bic.w	r5, r3, r5
 8002066:	8015      	strh	r5, [r2, #0]
  if((pOBInit->OptionType & OPTIONBYTE_RDP) == OPTIONBYTE_RDP)
 8002068:	6823      	ldr	r3, [r4, #0]
 800206a:	0799      	lsls	r1, r3, #30
 800206c:	d508      	bpl.n	8002080 <HAL_FLASHEx_OBProgram+0x4c>
  
  /* Check the parameters */
  assert_param(IS_OB_RDP_LEVEL(Level));
    
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800206e:	f24c 3050 	movw	r0, #50000	; 0xc350
    status = FLASH_OB_RDP_LevelConfig(pOBInit->RDPLevel);
 8002072:	6925      	ldr	r5, [r4, #16]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002074:	f7ff ff4e 	bl	8001f14 <FLASH_WaitForLastOperation>

  if(status == HAL_OK)
 8002078:	b910      	cbnz	r0, 8002080 <HAL_FLASHEx_OBProgram+0x4c>
  { 
    *(__IO uint8_t*)OPTCR_BYTE1_ADDRESS = Level;
 800207a:	4b1a      	ldr	r3, [pc, #104]	; (80020e4 <HAL_FLASHEx_OBProgram+0xb0>)
    status = FLASH_OB_RDP_LevelConfig(pOBInit->RDPLevel);
 800207c:	b2ed      	uxtb	r5, r5
    *(__IO uint8_t*)OPTCR_BYTE1_ADDRESS = Level;
 800207e:	701d      	strb	r5, [r3, #0]
  if((pOBInit->OptionType & OPTIONBYTE_USER) == OPTIONBYTE_USER)
 8002080:	6823      	ldr	r3, [r4, #0]
 8002082:	075a      	lsls	r2, r3, #29
 8002084:	d50d      	bpl.n	80020a2 <HAL_FLASHEx_OBProgram+0x6e>
  assert_param(IS_OB_IWDG_SOURCE(Iwdg));
  assert_param(IS_OB_STOP_SOURCE(Stop));
  assert_param(IS_OB_STDBY_SOURCE(Stdby));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002086:	f24c 3050 	movw	r0, #50000	; 0xc350
    status = FLASH_OB_UserConfig(pOBInit->USERConfig&OB_IWDG_SW, 
 800208a:	7e25      	ldrb	r5, [r4, #24]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800208c:	f7ff ff42 	bl	8001f14 <FLASH_WaitForLastOperation>
  
  if(status == HAL_OK)
 8002090:	b938      	cbnz	r0, 80020a2 <HAL_FLASHEx_OBProgram+0x6e>
  {     
    /* Mask OPTLOCK, OPTSTRT, BOR_LEV and BFB2 bits */
    optiontmp =  (uint8_t)((*(__IO uint8_t *)OPTCR_BYTE0_ADDRESS) & (uint8_t)0x1F);
 8002092:	4a15      	ldr	r2, [pc, #84]	; (80020e8 <HAL_FLASHEx_OBProgram+0xb4>)
 8002094:	7813      	ldrb	r3, [r2, #0]

    /* Update User Option Byte */
    *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS = Iwdg | (uint8_t)(Stdby | (uint8_t)(Stop | ((uint8_t)optiontmp))); 
 8002096:	f025 051f 	bic.w	r5, r5, #31
    optiontmp =  (uint8_t)((*(__IO uint8_t *)OPTCR_BYTE0_ADDRESS) & (uint8_t)0x1F);
 800209a:	f003 031f 	and.w	r3, r3, #31
    *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS = Iwdg | (uint8_t)(Stdby | (uint8_t)(Stop | ((uint8_t)optiontmp))); 
 800209e:	432b      	orrs	r3, r5
 80020a0:	7013      	strb	r3, [r2, #0]
  if((pOBInit->OptionType & OPTIONBYTE_BOR) == OPTIONBYTE_BOR)
 80020a2:	6823      	ldr	r3, [r4, #0]
 80020a4:	071b      	lsls	r3, r3, #28
 80020a6:	d509      	bpl.n	80020bc <HAL_FLASHEx_OBProgram+0x88>
{
  /* Check the parameters */
  assert_param(IS_OB_BOR_LEVEL(Level));

  /* Set the BOR Level */
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS &= (~FLASH_OPTCR_BOR_LEV);
 80020a8:	4b0f      	ldr	r3, [pc, #60]	; (80020e8 <HAL_FLASHEx_OBProgram+0xb4>)
    status = FLASH_OB_BOR_LevelConfig(pOBInit->BORLevel);
 80020aa:	7d22      	ldrb	r2, [r4, #20]
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS &= (~FLASH_OPTCR_BOR_LEV);
 80020ac:	7819      	ldrb	r1, [r3, #0]
 80020ae:	f001 01f3 	and.w	r1, r1, #243	; 0xf3
 80020b2:	7019      	strb	r1, [r3, #0]
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS |= Level;
 80020b4:	7819      	ldrb	r1, [r3, #0]
 80020b6:	430a      	orrs	r2, r1
 80020b8:	701a      	strb	r2, [r3, #0]
    status = FLASH_OB_BOR_LevelConfig(pOBInit->BORLevel);
 80020ba:	2000      	movs	r0, #0
  __HAL_UNLOCK(&pFlash);
 80020bc:	2300      	movs	r3, #0
 80020be:	7633      	strb	r3, [r6, #24]
  return status;
 80020c0:	bd70      	pop	{r4, r5, r6, pc}
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80020c2:	f7ff ff27 	bl	8001f14 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 80020c6:	2800      	cmp	r0, #0
 80020c8:	d1ce      	bne.n	8002068 <HAL_FLASHEx_OBProgram+0x34>
    *(__IO uint16_t*)OPTCR_BYTE2_ADDRESS |= (uint16_t)WRPSector; 
 80020ca:	4b05      	ldr	r3, [pc, #20]	; (80020e0 <HAL_FLASHEx_OBProgram+0xac>)
 80020cc:	881a      	ldrh	r2, [r3, #0]
 80020ce:	4315      	orrs	r5, r2
 80020d0:	b2ad      	uxth	r5, r5
 80020d2:	801d      	strh	r5, [r3, #0]
 80020d4:	e7c8      	b.n	8002068 <HAL_FLASHEx_OBProgram+0x34>
  __HAL_LOCK(&pFlash);
 80020d6:	2002      	movs	r0, #2
}
 80020d8:	bd70      	pop	{r4, r5, r6, pc}
 80020da:	bf00      	nop
 80020dc:	20000230 	.word	0x20000230
 80020e0:	40023c16 	.word	0x40023c16
 80020e4:	40023c15 	.word	0x40023c15
 80020e8:	40023c14 	.word	0x40023c14

080020ec <HAL_FLASHEx_OBGetConfig>:
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER | OPTIONBYTE_BOR;
 80020ec:	230f      	movs	r3, #15
 80020ee:	6003      	str	r3, [r0, #0]
  * @retval uint16_t FLASH Write Protection Option Bytes value
  */
static uint16_t FLASH_OB_GetWRP(void)
{
  /* Return the FLASH write protection Register value */
  return (*(__IO uint16_t *)(OPTCR_BYTE2_ADDRESS));
 80020f0:	4b0c      	ldr	r3, [pc, #48]	; (8002124 <HAL_FLASHEx_OBGetConfig+0x38>)
  */
static uint8_t FLASH_OB_GetRDP(void)
{
  uint8_t readstatus = OB_RDP_LEVEL_0;

  if((*(__IO uint8_t*)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_2))
 80020f2:	4a0d      	ldr	r2, [pc, #52]	; (8002128 <HAL_FLASHEx_OBGetConfig+0x3c>)
  return (*(__IO uint16_t *)(OPTCR_BYTE2_ADDRESS));
 80020f4:	881b      	ldrh	r3, [r3, #0]
 80020f6:	b29b      	uxth	r3, r3
  pOBInit->WRPSector = (uint32_t)FLASH_OB_GetWRP();
 80020f8:	6083      	str	r3, [r0, #8]
  if((*(__IO uint8_t*)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_2))
 80020fa:	7813      	ldrb	r3, [r2, #0]
 80020fc:	b2db      	uxtb	r3, r3
 80020fe:	2bcc      	cmp	r3, #204	; 0xcc
 8002100:	d004      	beq.n	800210c <HAL_FLASHEx_OBGetConfig+0x20>
  {
    readstatus = OB_RDP_LEVEL_2;
  }
  else if((*(__IO uint8_t*)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_1))
 8002102:	7813      	ldrb	r3, [r2, #0]
 8002104:	2b55      	cmp	r3, #85	; 0x55
  {
    readstatus = OB_RDP_LEVEL_1;
  }
  else 
  {
    readstatus = OB_RDP_LEVEL_0;
 8002106:	bf0c      	ite	eq
 8002108:	2355      	moveq	r3, #85	; 0x55
 800210a:	23aa      	movne	r3, #170	; 0xaa
  pOBInit->RDPLevel = (uint32_t)FLASH_OB_GetRDP();
 800210c:	6103      	str	r3, [r0, #16]
  return ((uint8_t)(FLASH->OPTCR & 0xE0));
 800210e:	4b07      	ldr	r3, [pc, #28]	; (800212c <HAL_FLASHEx_OBGetConfig+0x40>)
 8002110:	695b      	ldr	r3, [r3, #20]
 8002112:	f023 031f 	bic.w	r3, r3, #31
  pOBInit->USERConfig = (uint8_t)FLASH_OB_GetUser();
 8002116:	7603      	strb	r3, [r0, #24]
  *           - OB_BOR_OFF   : Supply voltage ranges from 1.62 to 2.1 V  
  */
static uint8_t FLASH_OB_GetBOR(void)
{
  /* Return the FLASH BOR level */
  return (uint8_t)(*(__IO uint8_t *)(OPTCR_BYTE0_ADDRESS) & (uint8_t)0x0C);
 8002118:	4b05      	ldr	r3, [pc, #20]	; (8002130 <HAL_FLASHEx_OBGetConfig+0x44>)
 800211a:	781b      	ldrb	r3, [r3, #0]
  pOBInit->BORLevel = (uint32_t)FLASH_OB_GetBOR();
 800211c:	f003 030c 	and.w	r3, r3, #12
 8002120:	6143      	str	r3, [r0, #20]
 8002122:	4770      	bx	lr
 8002124:	40023c16 	.word	0x40023c16
 8002128:	40023c15 	.word	0x40023c15
 800212c:	40023c00 	.word	0x40023c00
 8002130:	40023c14 	.word	0x40023c14

08002134 <FLASH_Erase_Sector>:
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8002134:	b139      	cbz	r1, 8002146 <FLASH_Erase_Sector+0x12>
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8002136:	2901      	cmp	r1, #1
 8002138:	d01c      	beq.n	8002174 <FLASH_Erase_Sector+0x40>
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800213a:	2902      	cmp	r1, #2
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 800213c:	bf0c      	ite	eq
 800213e:	f44f 7100 	moveq.w	r1, #512	; 0x200
 8002142:	f44f 7140 	movne.w	r1, #768	; 0x300
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002146:	4b0d      	ldr	r3, [pc, #52]	; (800217c <FLASH_Erase_Sector+0x48>)
 8002148:	691a      	ldr	r2, [r3, #16]
 800214a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800214e:	611a      	str	r2, [r3, #16]
  FLASH->CR |= tmp_psize;
 8002150:	691a      	ldr	r2, [r3, #16]
 8002152:	4311      	orrs	r1, r2
 8002154:	6119      	str	r1, [r3, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8002156:	691a      	ldr	r2, [r3, #16]
 8002158:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 800215c:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800215e:	691a      	ldr	r2, [r3, #16]
 8002160:	f042 0202 	orr.w	r2, r2, #2
 8002164:	ea42 00c0 	orr.w	r0, r2, r0, lsl #3
 8002168:	6118      	str	r0, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT;
 800216a:	691a      	ldr	r2, [r3, #16]
 800216c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002170:	611a      	str	r2, [r3, #16]
 8002172:	4770      	bx	lr
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8002174:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002178:	e7e5      	b.n	8002146 <FLASH_Erase_Sector+0x12>
 800217a:	bf00      	nop
 800217c:	40023c00 	.word	0x40023c00

08002180 <HAL_FLASHEx_Erase_IT>:
  __HAL_LOCK(&pFlash);
 8002180:	4b15      	ldr	r3, [pc, #84]	; (80021d8 <HAL_FLASHEx_Erase_IT+0x58>)
 8002182:	7e1a      	ldrb	r2, [r3, #24]
 8002184:	2a01      	cmp	r2, #1
{
 8002186:	b510      	push	{r4, lr}
  __HAL_LOCK(&pFlash);
 8002188:	d023      	beq.n	80021d2 <HAL_FLASHEx_Erase_IT+0x52>
  __HAL_FLASH_ENABLE_IT(FLASH_IT_EOP);
 800218a:	4a14      	ldr	r2, [pc, #80]	; (80021dc <HAL_FLASHEx_Erase_IT+0x5c>)
 800218c:	6911      	ldr	r1, [r2, #16]
  __HAL_LOCK(&pFlash);
 800218e:	2401      	movs	r4, #1
  __HAL_FLASH_ENABLE_IT(FLASH_IT_EOP);
 8002190:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
  __HAL_LOCK(&pFlash);
 8002194:	761c      	strb	r4, [r3, #24]
  __HAL_FLASH_ENABLE_IT(FLASH_IT_EOP);
 8002196:	6111      	str	r1, [r2, #16]
  __HAL_FLASH_ENABLE_IT(FLASH_IT_ERR);
 8002198:	6911      	ldr	r1, [r2, #16]
 800219a:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
 800219e:	6111      	str	r1, [r2, #16]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP    | FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR |\
 80021a0:	21f3      	movs	r1, #243	; 0xf3
 80021a2:	60d1      	str	r1, [r2, #12]
  if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80021a4:	6802      	ldr	r2, [r0, #0]
 80021a6:	6901      	ldr	r1, [r0, #16]
 80021a8:	42a2      	cmp	r2, r4
 80021aa:	d108      	bne.n	80021be <HAL_FLASHEx_Erase_IT+0x3e>
    pFlash.ProcedureOnGoing = FLASH_PROC_MASSERASE;
 80021ac:	2202      	movs	r2, #2
 80021ae:	701a      	strb	r2, [r3, #0]
    pFlash.Bank = pEraseInit->Banks;
 80021b0:	6842      	ldr	r2, [r0, #4]
 80021b2:	611a      	str	r2, [r3, #16]
    FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 80021b4:	b2c8      	uxtb	r0, r1
 80021b6:	f7ff ff2b 	bl	8002010 <FLASH_MassErase.isra.0>
  return status;
 80021ba:	2000      	movs	r0, #0
 80021bc:	bd10      	pop	{r4, pc}
    pFlash.NbSectorsToErase = pEraseInit->NbSectors;
 80021be:	68c2      	ldr	r2, [r0, #12]
    pFlash.Sector = pEraseInit->Sector;
 80021c0:	6880      	ldr	r0, [r0, #8]
    pFlash.ProcedureOnGoing = FLASH_PROC_SECTERASE;
 80021c2:	701c      	strb	r4, [r3, #0]
    pFlash.VoltageForErase = (uint8_t)pEraseInit->VoltageRange;
 80021c4:	b2c9      	uxtb	r1, r1
    pFlash.NbSectorsToErase = pEraseInit->NbSectors;
 80021c6:	605a      	str	r2, [r3, #4]
    pFlash.Sector = pEraseInit->Sector;
 80021c8:	60d8      	str	r0, [r3, #12]
    pFlash.VoltageForErase = (uint8_t)pEraseInit->VoltageRange;
 80021ca:	7219      	strb	r1, [r3, #8]
    FLASH_Erase_Sector(pEraseInit->Sector, pEraseInit->VoltageRange);
 80021cc:	f7ff ffb2 	bl	8002134 <FLASH_Erase_Sector>
 80021d0:	e7f3      	b.n	80021ba <HAL_FLASHEx_Erase_IT+0x3a>
  __HAL_LOCK(&pFlash);
 80021d2:	2002      	movs	r0, #2
}
 80021d4:	bd10      	pop	{r4, pc}
 80021d6:	bf00      	nop
 80021d8:	20000230 	.word	0x20000230
 80021dc:	40023c00 	.word	0x40023c00

080021e0 <FLASH_FlushCaches>:
  * @retval None
  */
void FLASH_FlushCaches(void)
{
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 80021e0:	4b14      	ldr	r3, [pc, #80]	; (8002234 <FLASH_FlushCaches+0x54>)
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	0591      	lsls	r1, r2, #22
 80021e6:	d50f      	bpl.n	8002208 <FLASH_FlushCaches+0x28>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80021e8:	681a      	ldr	r2, [r3, #0]
 80021ea:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80021ee:	601a      	str	r2, [r3, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80021f6:	601a      	str	r2, [r3, #0]
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80021fe:	601a      	str	r2, [r3, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002200:	681a      	ldr	r2, [r3, #0]
 8002202:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002206:	601a      	str	r2, [r3, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8002208:	4b0a      	ldr	r3, [pc, #40]	; (8002234 <FLASH_FlushCaches+0x54>)
 800220a:	681a      	ldr	r2, [r3, #0]
 800220c:	0552      	lsls	r2, r2, #21
 800220e:	d50f      	bpl.n	8002230 <FLASH_FlushCaches+0x50>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8002210:	681a      	ldr	r2, [r3, #0]
 8002212:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002216:	601a      	str	r2, [r3, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8002218:	681a      	ldr	r2, [r3, #0]
 800221a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800221e:	601a      	str	r2, [r3, #0]
 8002220:	681a      	ldr	r2, [r3, #0]
 8002222:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002226:	601a      	str	r2, [r3, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8002228:	681a      	ldr	r2, [r3, #0]
 800222a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800222e:	601a      	str	r2, [r3, #0]
 8002230:	4770      	bx	lr
 8002232:	bf00      	nop
 8002234:	40023c00 	.word	0x40023c00

08002238 <HAL_FLASHEx_Erase>:
{
 8002238:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(&pFlash);
 800223c:	4e23      	ldr	r6, [pc, #140]	; (80022cc <HAL_FLASHEx_Erase+0x94>)
 800223e:	7e33      	ldrb	r3, [r6, #24]
 8002240:	2b01      	cmp	r3, #1
{
 8002242:	4604      	mov	r4, r0
 8002244:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 8002246:	d03f      	beq.n	80022c8 <HAL_FLASHEx_Erase+0x90>
 8002248:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800224a:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 800224e:	7633      	strb	r3, [r6, #24]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002250:	f7ff fe60 	bl	8001f14 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8002254:	4605      	mov	r5, r0
 8002256:	b9a8      	cbnz	r0, 8002284 <HAL_FLASHEx_Erase+0x4c>
    *SectorError = 0xFFFFFFFFU;
 8002258:	f04f 33ff 	mov.w	r3, #4294967295
 800225c:	f8c8 3000 	str.w	r3, [r8]
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002260:	6823      	ldr	r3, [r4, #0]
 8002262:	2b01      	cmp	r3, #1
 8002264:	d113      	bne.n	800228e <HAL_FLASHEx_Erase+0x56>
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8002266:	7c20      	ldrb	r0, [r4, #16]
 8002268:	f7ff fed2 	bl	8002010 <FLASH_MassErase.isra.0>
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800226c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002270:	f7ff fe50 	bl	8001f14 <FLASH_WaitForLastOperation>
      FLASH->CR &= (~FLASH_MER_BIT);
 8002274:	4a16      	ldr	r2, [pc, #88]	; (80022d0 <HAL_FLASHEx_Erase+0x98>)
 8002276:	6913      	ldr	r3, [r2, #16]
 8002278:	f023 0304 	bic.w	r3, r3, #4
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800227c:	4605      	mov	r5, r0
      FLASH->CR &= (~FLASH_MER_BIT);
 800227e:	6113      	str	r3, [r2, #16]
    FLASH_FlushCaches();    
 8002280:	f7ff ffae 	bl	80021e0 <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 8002284:	2300      	movs	r3, #0
 8002286:	7633      	strb	r3, [r6, #24]
}
 8002288:	4628      	mov	r0, r5
 800228a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800228e:	68a7      	ldr	r7, [r4, #8]
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8002290:	f8df 903c 	ldr.w	r9, [pc, #60]	; 80022d0 <HAL_FLASHEx_Erase+0x98>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8002294:	68e3      	ldr	r3, [r4, #12]
 8002296:	68a2      	ldr	r2, [r4, #8]
 8002298:	4413      	add	r3, r2
 800229a:	429f      	cmp	r7, r3
 800229c:	d2f0      	bcs.n	8002280 <HAL_FLASHEx_Erase+0x48>
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800229e:	7c21      	ldrb	r1, [r4, #16]
 80022a0:	4638      	mov	r0, r7
 80022a2:	f7ff ff47 	bl	8002134 <FLASH_Erase_Sector>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80022a6:	f24c 3050 	movw	r0, #50000	; 0xc350
 80022aa:	f7ff fe33 	bl	8001f14 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80022ae:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80022b2:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 80022b6:	f8c9 3010 	str.w	r3, [r9, #16]
        if(status != HAL_OK) 
 80022ba:	b118      	cbz	r0, 80022c4 <HAL_FLASHEx_Erase+0x8c>
          *SectorError = index;
 80022bc:	f8c8 7000 	str.w	r7, [r8]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80022c0:	4605      	mov	r5, r0
          break;
 80022c2:	e7dd      	b.n	8002280 <HAL_FLASHEx_Erase+0x48>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80022c4:	3701      	adds	r7, #1
 80022c6:	e7e5      	b.n	8002294 <HAL_FLASHEx_Erase+0x5c>
  __HAL_LOCK(&pFlash);
 80022c8:	2502      	movs	r5, #2
 80022ca:	e7dd      	b.n	8002288 <HAL_FLASHEx_Erase+0x50>
 80022cc:	20000230 	.word	0x20000230
 80022d0:	40023c00 	.word	0x40023c00

080022d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80022d8:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022da:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022dc:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 800248c <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80022e0:	4a68      	ldr	r2, [pc, #416]	; (8002484 <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80022e2:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 8002490 <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022e6:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022e8:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 80022ea:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022ee:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 80022f0:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022f4:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 80022f8:	45b6      	cmp	lr, r6
 80022fa:	f040 80ae 	bne.w	800245a <HAL_GPIO_Init+0x186>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80022fe:	684c      	ldr	r4, [r1, #4]
 8002300:	f024 0710 	bic.w	r7, r4, #16
 8002304:	2f02      	cmp	r7, #2
 8002306:	d116      	bne.n	8002336 <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 8002308:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 800230c:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002310:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8002314:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002318:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800231c:	f04f 0c0f 	mov.w	ip, #15
 8002320:	fa0c fc0b 	lsl.w	ip, ip, fp
 8002324:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002328:	690d      	ldr	r5, [r1, #16]
 800232a:	fa05 f50b 	lsl.w	r5, r5, fp
 800232e:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 8002332:	f8ca 5020 	str.w	r5, [sl, #32]
 8002336:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800233a:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 800233c:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002340:	fa05 f50a 	lsl.w	r5, r5, sl
 8002344:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002346:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800234a:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800234e:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002352:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002354:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002358:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 800235a:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800235e:	d811      	bhi.n	8002384 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8002360:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002362:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002366:	68cf      	ldr	r7, [r1, #12]
 8002368:	fa07 fc0a 	lsl.w	ip, r7, sl
 800236c:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8002370:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8002372:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002374:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002378:	f3c4 1700 	ubfx	r7, r4, #4, #1
 800237c:	409f      	lsls	r7, r3
 800237e:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8002382:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8002384:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002386:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002388:	688f      	ldr	r7, [r1, #8]
 800238a:	fa07 f70a 	lsl.w	r7, r7, sl
 800238e:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8002390:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002392:	00e5      	lsls	r5, r4, #3
 8002394:	d561      	bpl.n	800245a <HAL_GPIO_Init+0x186>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002396:	f04f 0b00 	mov.w	fp, #0
 800239a:	f8cd b00c 	str.w	fp, [sp, #12]
 800239e:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80023a2:	4d39      	ldr	r5, [pc, #228]	; (8002488 <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023a4:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 80023a8:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 80023ac:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 80023b0:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 80023b4:	9703      	str	r7, [sp, #12]
 80023b6:	9f03      	ldr	r7, [sp, #12]
 80023b8:	f023 0703 	bic.w	r7, r3, #3
 80023bc:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 80023c0:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80023c4:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 80023c8:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80023cc:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80023d0:	f04f 0e0f 	mov.w	lr, #15
 80023d4:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80023d8:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80023da:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80023de:	d043      	beq.n	8002468 <HAL_GPIO_Init+0x194>
 80023e0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80023e4:	42a8      	cmp	r0, r5
 80023e6:	d041      	beq.n	800246c <HAL_GPIO_Init+0x198>
 80023e8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80023ec:	42a8      	cmp	r0, r5
 80023ee:	d03f      	beq.n	8002470 <HAL_GPIO_Init+0x19c>
 80023f0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80023f4:	42a8      	cmp	r0, r5
 80023f6:	d03d      	beq.n	8002474 <HAL_GPIO_Init+0x1a0>
 80023f8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80023fc:	42a8      	cmp	r0, r5
 80023fe:	d03b      	beq.n	8002478 <HAL_GPIO_Init+0x1a4>
 8002400:	4548      	cmp	r0, r9
 8002402:	d03b      	beq.n	800247c <HAL_GPIO_Init+0x1a8>
 8002404:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002408:	42a8      	cmp	r0, r5
 800240a:	d039      	beq.n	8002480 <HAL_GPIO_Init+0x1ac>
 800240c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002410:	42a8      	cmp	r0, r5
 8002412:	bf14      	ite	ne
 8002414:	2508      	movne	r5, #8
 8002416:	2507      	moveq	r5, #7
 8002418:	fa05 f50c 	lsl.w	r5, r5, ip
 800241c:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002420:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8002422:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8002424:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002426:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 800242a:	bf0c      	ite	eq
 800242c:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800242e:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8002430:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8002432:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002434:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8002438:	bf0c      	ite	eq
 800243a:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800243c:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 800243e:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002440:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002442:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8002446:	bf0c      	ite	eq
 8002448:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800244a:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 800244c:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 800244e:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002450:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8002452:	bf54      	ite	pl
 8002454:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8002456:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8002458:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800245a:	3301      	adds	r3, #1
 800245c:	2b10      	cmp	r3, #16
 800245e:	f47f af44 	bne.w	80022ea <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8002462:	b005      	add	sp, #20
 8002464:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002468:	465d      	mov	r5, fp
 800246a:	e7d5      	b.n	8002418 <HAL_GPIO_Init+0x144>
 800246c:	2501      	movs	r5, #1
 800246e:	e7d3      	b.n	8002418 <HAL_GPIO_Init+0x144>
 8002470:	2502      	movs	r5, #2
 8002472:	e7d1      	b.n	8002418 <HAL_GPIO_Init+0x144>
 8002474:	2503      	movs	r5, #3
 8002476:	e7cf      	b.n	8002418 <HAL_GPIO_Init+0x144>
 8002478:	2504      	movs	r5, #4
 800247a:	e7cd      	b.n	8002418 <HAL_GPIO_Init+0x144>
 800247c:	2505      	movs	r5, #5
 800247e:	e7cb      	b.n	8002418 <HAL_GPIO_Init+0x144>
 8002480:	2506      	movs	r5, #6
 8002482:	e7c9      	b.n	8002418 <HAL_GPIO_Init+0x144>
 8002484:	40013c00 	.word	0x40013c00
 8002488:	40020000 	.word	0x40020000
 800248c:	40023800 	.word	0x40023800
 8002490:	40021400 	.word	0x40021400

08002494 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002494:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;

        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002498:	4e46      	ldr	r6, [pc, #280]	; (80025b4 <HAL_GPIO_DeInit+0x120>)
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800249a:	f8df a120 	ldr.w	sl, [pc, #288]	; 80025bc <HAL_GPIO_DeInit+0x128>
 800249e:	f8df b120 	ldr.w	fp, [pc, #288]	; 80025c0 <HAL_GPIO_DeInit+0x12c>
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024a2:	2400      	movs	r4, #0
    ioposition = 0x01U << position;
 80024a4:	f04f 0901 	mov.w	r9, #1
 80024a8:	fa09 f204 	lsl.w	r2, r9, r4
    if(iocurrent == ioposition)
 80024ac:	ea32 0301 	bics.w	r3, r2, r1
 80024b0:	d16c      	bne.n	800258c <HAL_GPIO_DeInit+0xf8>
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80024b2:	2303      	movs	r3, #3
 80024b4:	fa04 f509 	lsl.w	r5, r4, r9
 80024b8:	6807      	ldr	r7, [r0, #0]
 80024ba:	fa03 f505 	lsl.w	r5, r3, r5
 80024be:	43ed      	mvns	r5, r5
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80024c0:	fa24 fc03 	lsr.w	ip, r4, r3
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80024c4:	402f      	ands	r7, r5
 80024c6:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 80024ca:	6007      	str	r7, [r0, #0]
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80024cc:	f004 0e07 	and.w	lr, r4, #7
 80024d0:	f8dc 8020 	ldr.w	r8, [ip, #32]
 80024d4:	270f      	movs	r7, #15
 80024d6:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80024da:	fa07 fe0e 	lsl.w	lr, r7, lr
 80024de:	ea28 0e0e 	bic.w	lr, r8, lr
 80024e2:	f8cc e020 	str.w	lr, [ip, #32]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80024e6:	f8d0 e008 	ldr.w	lr, [r0, #8]
 80024ea:	ea05 0e0e 	and.w	lr, r5, lr
 80024ee:	f8c0 e008 	str.w	lr, [r0, #8]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80024f2:	f8d0 e004 	ldr.w	lr, [r0, #4]
 80024f6:	43d2      	mvns	r2, r2
 80024f8:	ea02 0e0e 	and.w	lr, r2, lr
 80024fc:	f8c0 e004 	str.w	lr, [r0, #4]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002500:	f8d0 e00c 	ldr.w	lr, [r0, #12]
 8002504:	ea05 050e 	and.w	r5, r5, lr
 8002508:	60c5      	str	r5, [r0, #12]
 800250a:	f024 0503 	bic.w	r5, r4, #3
 800250e:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
 8002512:	f505 359c 	add.w	r5, r5, #79872	; 0x13800
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8002516:	ea04 0e03 	and.w	lr, r4, r3
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800251a:	4b27      	ldr	r3, [pc, #156]	; (80025b8 <HAL_GPIO_DeInit+0x124>)
      tmp = SYSCFG->EXTICR[position >> 2U];
 800251c:	f8d5 c008 	ldr.w	ip, [r5, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8002520:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8002524:	fa07 f70e 	lsl.w	r7, r7, lr
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8002528:	4298      	cmp	r0, r3
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800252a:	ea0c 0c07 	and.w	ip, ip, r7
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800252e:	d032      	beq.n	8002596 <HAL_GPIO_DeInit+0x102>
 8002530:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002534:	4298      	cmp	r0, r3
 8002536:	d030      	beq.n	800259a <HAL_GPIO_DeInit+0x106>
 8002538:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800253c:	4298      	cmp	r0, r3
 800253e:	d02e      	beq.n	800259e <HAL_GPIO_DeInit+0x10a>
 8002540:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002544:	4298      	cmp	r0, r3
 8002546:	d02c      	beq.n	80025a2 <HAL_GPIO_DeInit+0x10e>
 8002548:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800254c:	4298      	cmp	r0, r3
 800254e:	d02a      	beq.n	80025a6 <HAL_GPIO_DeInit+0x112>
 8002550:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002554:	4298      	cmp	r0, r3
 8002556:	d028      	beq.n	80025aa <HAL_GPIO_DeInit+0x116>
 8002558:	4550      	cmp	r0, sl
 800255a:	d028      	beq.n	80025ae <HAL_GPIO_DeInit+0x11a>
 800255c:	4558      	cmp	r0, fp
 800255e:	bf0c      	ite	eq
 8002560:	2307      	moveq	r3, #7
 8002562:	2308      	movne	r3, #8
 8002564:	fa03 f30e 	lsl.w	r3, r3, lr
 8002568:	459c      	cmp	ip, r3
 800256a:	d10f      	bne.n	800258c <HAL_GPIO_DeInit+0xf8>
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800256c:	68ab      	ldr	r3, [r5, #8]
 800256e:	ea23 0707 	bic.w	r7, r3, r7
 8002572:	60af      	str	r7, [r5, #8]
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002574:	6833      	ldr	r3, [r6, #0]
 8002576:	4013      	ands	r3, r2
 8002578:	6033      	str	r3, [r6, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800257a:	6873      	ldr	r3, [r6, #4]
 800257c:	4013      	ands	r3, r2
 800257e:	6073      	str	r3, [r6, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002580:	68b3      	ldr	r3, [r6, #8]
 8002582:	4013      	ands	r3, r2
 8002584:	60b3      	str	r3, [r6, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002586:	68f3      	ldr	r3, [r6, #12]
 8002588:	401a      	ands	r2, r3
 800258a:	60f2      	str	r2, [r6, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800258c:	3401      	adds	r4, #1
 800258e:	2c10      	cmp	r4, #16
 8002590:	d188      	bne.n	80024a4 <HAL_GPIO_DeInit+0x10>
      }
    }
  }
}
 8002592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8002596:	2300      	movs	r3, #0
 8002598:	e7e4      	b.n	8002564 <HAL_GPIO_DeInit+0xd0>
 800259a:	464b      	mov	r3, r9
 800259c:	e7e2      	b.n	8002564 <HAL_GPIO_DeInit+0xd0>
 800259e:	2302      	movs	r3, #2
 80025a0:	e7e0      	b.n	8002564 <HAL_GPIO_DeInit+0xd0>
 80025a2:	2303      	movs	r3, #3
 80025a4:	e7de      	b.n	8002564 <HAL_GPIO_DeInit+0xd0>
 80025a6:	2304      	movs	r3, #4
 80025a8:	e7dc      	b.n	8002564 <HAL_GPIO_DeInit+0xd0>
 80025aa:	2305      	movs	r3, #5
 80025ac:	e7da      	b.n	8002564 <HAL_GPIO_DeInit+0xd0>
 80025ae:	2306      	movs	r3, #6
 80025b0:	e7d8      	b.n	8002564 <HAL_GPIO_DeInit+0xd0>
 80025b2:	bf00      	nop
 80025b4:	40013c00 	.word	0x40013c00
 80025b8:	40020000 	.word	0x40020000
 80025bc:	40021800 	.word	0x40021800
 80025c0:	40021c00 	.word	0x40021c00

080025c4 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80025c4:	6903      	ldr	r3, [r0, #16]
 80025c6:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 80025c8:	bf14      	ite	ne
 80025ca:	2001      	movne	r0, #1
 80025cc:	2000      	moveq	r0, #0
 80025ce:	4770      	bx	lr

080025d0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80025d0:	b10a      	cbz	r2, 80025d6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80025d2:	6181      	str	r1, [r0, #24]
 80025d4:	4770      	bx	lr
 80025d6:	0409      	lsls	r1, r1, #16
 80025d8:	e7fb      	b.n	80025d2 <HAL_GPIO_WritePin+0x2>

080025da <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80025da:	6943      	ldr	r3, [r0, #20]
 80025dc:	4059      	eors	r1, r3
 80025de:	6141      	str	r1, [r0, #20]
 80025e0:	4770      	bx	lr

080025e2 <HAL_GPIO_LockPin>:
  * @param  GPIO_Pin specifies the port bit to be locked.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80025e2:	b082      	sub	sp, #8
  __IO uint32_t tmp = GPIO_LCKR_LCKK;
 80025e4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80025e8:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Apply lock key write sequence */
  tmp |= GPIO_Pin;
 80025ea:	9b01      	ldr	r3, [sp, #4]
 80025ec:	430b      	orrs	r3, r1
 80025ee:	9301      	str	r3, [sp, #4]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 80025f0:	9b01      	ldr	r3, [sp, #4]
 80025f2:	61c3      	str	r3, [r0, #28]
  /* Reset LCKx bit(s): LCKK='0' + LCK[15-0] */
  GPIOx->LCKR = GPIO_Pin;
 80025f4:	61c1      	str	r1, [r0, #28]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 80025f6:	9b01      	ldr	r3, [sp, #4]
 80025f8:	61c3      	str	r3, [r0, #28]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 80025fa:	69c3      	ldr	r3, [r0, #28]
 80025fc:	9301      	str	r3, [sp, #4]

 if((GPIOx->LCKR & GPIO_LCKR_LCKK) != RESET)
 80025fe:	69c0      	ldr	r0, [r0, #28]
 8002600:	f480 3080 	eor.w	r0, r0, #65536	; 0x10000
  }
  else
  {
    return HAL_ERROR;
  }
}
 8002604:	f3c0 4000 	ubfx	r0, r0, #16, #1
 8002608:	b002      	add	sp, #8
 800260a:	4770      	bx	lr

0800260c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800260c:	4770      	bx	lr

0800260e <HAL_GPIO_EXTI_IRQHandler>:
{
 800260e:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002610:	4b03      	ldr	r3, [pc, #12]	; (8002620 <HAL_GPIO_EXTI_IRQHandler+0x12>)
 8002612:	6959      	ldr	r1, [r3, #20]
 8002614:	4201      	tst	r1, r0
 8002616:	d002      	beq.n	800261e <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002618:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800261a:	f7ff fff7 	bl	800260c <HAL_GPIO_EXTI_Callback>
 800261e:	bd08      	pop	{r3, pc}
 8002620:	40013c00 	.word	0x40013c00
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
  return HAL_OK;
}
 8002624:	2000      	movs	r0, #0
 8002626:	4770      	bx	lr

08002628 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002628:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800262c:	4604      	mov	r4, r0
 800262e:	b918      	cbnz	r0, 8002638 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8002630:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8002632:	b002      	add	sp, #8
 8002634:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002638:	6803      	ldr	r3, [r0, #0]
 800263a:	07dd      	lsls	r5, r3, #31
 800263c:	d410      	bmi.n	8002660 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800263e:	6823      	ldr	r3, [r4, #0]
 8002640:	0798      	lsls	r0, r3, #30
 8002642:	d458      	bmi.n	80026f6 <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002644:	6823      	ldr	r3, [r4, #0]
 8002646:	071a      	lsls	r2, r3, #28
 8002648:	f100 809a 	bmi.w	8002780 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800264c:	6823      	ldr	r3, [r4, #0]
 800264e:	075b      	lsls	r3, r3, #29
 8002650:	f100 80b8 	bmi.w	80027c4 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002654:	69a2      	ldr	r2, [r4, #24]
 8002656:	2a00      	cmp	r2, #0
 8002658:	f040 8119 	bne.w	800288e <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 800265c:	2000      	movs	r0, #0
 800265e:	e7e8      	b.n	8002632 <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002660:	4ba6      	ldr	r3, [pc, #664]	; (80028fc <HAL_RCC_OscConfig+0x2d4>)
 8002662:	689a      	ldr	r2, [r3, #8]
 8002664:	f002 020c 	and.w	r2, r2, #12
 8002668:	2a04      	cmp	r2, #4
 800266a:	d007      	beq.n	800267c <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800266c:	689a      	ldr	r2, [r3, #8]
 800266e:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002672:	2a08      	cmp	r2, #8
 8002674:	d10a      	bne.n	800268c <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	0259      	lsls	r1, r3, #9
 800267a:	d507      	bpl.n	800268c <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800267c:	4b9f      	ldr	r3, [pc, #636]	; (80028fc <HAL_RCC_OscConfig+0x2d4>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	039a      	lsls	r2, r3, #14
 8002682:	d5dc      	bpl.n	800263e <HAL_RCC_OscConfig+0x16>
 8002684:	6863      	ldr	r3, [r4, #4]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d1d9      	bne.n	800263e <HAL_RCC_OscConfig+0x16>
 800268a:	e7d1      	b.n	8002630 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800268c:	6863      	ldr	r3, [r4, #4]
 800268e:	4d9b      	ldr	r5, [pc, #620]	; (80028fc <HAL_RCC_OscConfig+0x2d4>)
 8002690:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002694:	d111      	bne.n	80026ba <HAL_RCC_OscConfig+0x92>
 8002696:	682b      	ldr	r3, [r5, #0]
 8002698:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800269c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800269e:	f7fd fdf7 	bl	8000290 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026a2:	4d96      	ldr	r5, [pc, #600]	; (80028fc <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 80026a4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026a6:	682b      	ldr	r3, [r5, #0]
 80026a8:	039b      	lsls	r3, r3, #14
 80026aa:	d4c8      	bmi.n	800263e <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026ac:	f7fd fdf0 	bl	8000290 <HAL_GetTick>
 80026b0:	1b80      	subs	r0, r0, r6
 80026b2:	2864      	cmp	r0, #100	; 0x64
 80026b4:	d9f7      	bls.n	80026a6 <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 80026b6:	2003      	movs	r0, #3
 80026b8:	e7bb      	b.n	8002632 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026ba:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80026be:	d104      	bne.n	80026ca <HAL_RCC_OscConfig+0xa2>
 80026c0:	682b      	ldr	r3, [r5, #0]
 80026c2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80026c6:	602b      	str	r3, [r5, #0]
 80026c8:	e7e5      	b.n	8002696 <HAL_RCC_OscConfig+0x6e>
 80026ca:	682a      	ldr	r2, [r5, #0]
 80026cc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80026d0:	602a      	str	r2, [r5, #0]
 80026d2:	682a      	ldr	r2, [r5, #0]
 80026d4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80026d8:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d1df      	bne.n	800269e <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 80026de:	f7fd fdd7 	bl	8000290 <HAL_GetTick>
 80026e2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026e4:	682b      	ldr	r3, [r5, #0]
 80026e6:	039f      	lsls	r7, r3, #14
 80026e8:	d5a9      	bpl.n	800263e <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026ea:	f7fd fdd1 	bl	8000290 <HAL_GetTick>
 80026ee:	1b80      	subs	r0, r0, r6
 80026f0:	2864      	cmp	r0, #100	; 0x64
 80026f2:	d9f7      	bls.n	80026e4 <HAL_RCC_OscConfig+0xbc>
 80026f4:	e7df      	b.n	80026b6 <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80026f6:	4b81      	ldr	r3, [pc, #516]	; (80028fc <HAL_RCC_OscConfig+0x2d4>)
 80026f8:	689a      	ldr	r2, [r3, #8]
 80026fa:	f012 0f0c 	tst.w	r2, #12
 80026fe:	d007      	beq.n	8002710 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002700:	689a      	ldr	r2, [r3, #8]
 8002702:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002706:	2a08      	cmp	r2, #8
 8002708:	d111      	bne.n	800272e <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	025e      	lsls	r6, r3, #9
 800270e:	d40e      	bmi.n	800272e <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002710:	4b7a      	ldr	r3, [pc, #488]	; (80028fc <HAL_RCC_OscConfig+0x2d4>)
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	0795      	lsls	r5, r2, #30
 8002716:	d502      	bpl.n	800271e <HAL_RCC_OscConfig+0xf6>
 8002718:	68e2      	ldr	r2, [r4, #12]
 800271a:	2a01      	cmp	r2, #1
 800271c:	d188      	bne.n	8002630 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800271e:	681a      	ldr	r2, [r3, #0]
 8002720:	6921      	ldr	r1, [r4, #16]
 8002722:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8002726:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 800272a:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800272c:	e78a      	b.n	8002644 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800272e:	68e2      	ldr	r2, [r4, #12]
 8002730:	4b73      	ldr	r3, [pc, #460]	; (8002900 <HAL_RCC_OscConfig+0x2d8>)
 8002732:	b1b2      	cbz	r2, 8002762 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 8002734:	2201      	movs	r2, #1
 8002736:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002738:	f7fd fdaa 	bl	8000290 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800273c:	4d6f      	ldr	r5, [pc, #444]	; (80028fc <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 800273e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002740:	682b      	ldr	r3, [r5, #0]
 8002742:	0798      	lsls	r0, r3, #30
 8002744:	d507      	bpl.n	8002756 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002746:	682b      	ldr	r3, [r5, #0]
 8002748:	6922      	ldr	r2, [r4, #16]
 800274a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800274e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002752:	602b      	str	r3, [r5, #0]
 8002754:	e776      	b.n	8002644 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002756:	f7fd fd9b 	bl	8000290 <HAL_GetTick>
 800275a:	1b80      	subs	r0, r0, r6
 800275c:	2802      	cmp	r0, #2
 800275e:	d9ef      	bls.n	8002740 <HAL_RCC_OscConfig+0x118>
 8002760:	e7a9      	b.n	80026b6 <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 8002762:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002764:	f7fd fd94 	bl	8000290 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002768:	4d64      	ldr	r5, [pc, #400]	; (80028fc <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 800276a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800276c:	682b      	ldr	r3, [r5, #0]
 800276e:	0799      	lsls	r1, r3, #30
 8002770:	f57f af68 	bpl.w	8002644 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002774:	f7fd fd8c 	bl	8000290 <HAL_GetTick>
 8002778:	1b80      	subs	r0, r0, r6
 800277a:	2802      	cmp	r0, #2
 800277c:	d9f6      	bls.n	800276c <HAL_RCC_OscConfig+0x144>
 800277e:	e79a      	b.n	80026b6 <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002780:	6962      	ldr	r2, [r4, #20]
 8002782:	4b60      	ldr	r3, [pc, #384]	; (8002904 <HAL_RCC_OscConfig+0x2dc>)
 8002784:	b17a      	cbz	r2, 80027a6 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8002786:	2201      	movs	r2, #1
 8002788:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800278a:	f7fd fd81 	bl	8000290 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800278e:	4d5b      	ldr	r5, [pc, #364]	; (80028fc <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8002790:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002792:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002794:	079f      	lsls	r7, r3, #30
 8002796:	f53f af59 	bmi.w	800264c <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800279a:	f7fd fd79 	bl	8000290 <HAL_GetTick>
 800279e:	1b80      	subs	r0, r0, r6
 80027a0:	2802      	cmp	r0, #2
 80027a2:	d9f6      	bls.n	8002792 <HAL_RCC_OscConfig+0x16a>
 80027a4:	e787      	b.n	80026b6 <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 80027a6:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80027a8:	f7fd fd72 	bl	8000290 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027ac:	4d53      	ldr	r5, [pc, #332]	; (80028fc <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 80027ae:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027b0:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80027b2:	0798      	lsls	r0, r3, #30
 80027b4:	f57f af4a 	bpl.w	800264c <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80027b8:	f7fd fd6a 	bl	8000290 <HAL_GetTick>
 80027bc:	1b80      	subs	r0, r0, r6
 80027be:	2802      	cmp	r0, #2
 80027c0:	d9f6      	bls.n	80027b0 <HAL_RCC_OscConfig+0x188>
 80027c2:	e778      	b.n	80026b6 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027c4:	4b4d      	ldr	r3, [pc, #308]	; (80028fc <HAL_RCC_OscConfig+0x2d4>)
 80027c6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80027c8:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 80027cc:	d128      	bne.n	8002820 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 80027ce:	9201      	str	r2, [sp, #4]
 80027d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80027d2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80027d6:	641a      	str	r2, [r3, #64]	; 0x40
 80027d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027de:	9301      	str	r3, [sp, #4]
 80027e0:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80027e2:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027e4:	4d48      	ldr	r5, [pc, #288]	; (8002908 <HAL_RCC_OscConfig+0x2e0>)
 80027e6:	682b      	ldr	r3, [r5, #0]
 80027e8:	05d9      	lsls	r1, r3, #23
 80027ea:	d51b      	bpl.n	8002824 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027ec:	68a3      	ldr	r3, [r4, #8]
 80027ee:	4d43      	ldr	r5, [pc, #268]	; (80028fc <HAL_RCC_OscConfig+0x2d4>)
 80027f0:	2b01      	cmp	r3, #1
 80027f2:	d127      	bne.n	8002844 <HAL_RCC_OscConfig+0x21c>
 80027f4:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80027f6:	f043 0301 	orr.w	r3, r3, #1
 80027fa:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 80027fc:	f7fd fd48 	bl	8000290 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002800:	4d3e      	ldr	r5, [pc, #248]	; (80028fc <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8002802:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002804:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002808:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800280a:	079b      	lsls	r3, r3, #30
 800280c:	d539      	bpl.n	8002882 <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 800280e:	2e00      	cmp	r6, #0
 8002810:	f43f af20 	beq.w	8002654 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002814:	4a39      	ldr	r2, [pc, #228]	; (80028fc <HAL_RCC_OscConfig+0x2d4>)
 8002816:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002818:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800281c:	6413      	str	r3, [r2, #64]	; 0x40
 800281e:	e719      	b.n	8002654 <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8002820:	2600      	movs	r6, #0
 8002822:	e7df      	b.n	80027e4 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002824:	682b      	ldr	r3, [r5, #0]
 8002826:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800282a:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800282c:	f7fd fd30 	bl	8000290 <HAL_GetTick>
 8002830:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002832:	682b      	ldr	r3, [r5, #0]
 8002834:	05da      	lsls	r2, r3, #23
 8002836:	d4d9      	bmi.n	80027ec <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002838:	f7fd fd2a 	bl	8000290 <HAL_GetTick>
 800283c:	1bc0      	subs	r0, r0, r7
 800283e:	2802      	cmp	r0, #2
 8002840:	d9f7      	bls.n	8002832 <HAL_RCC_OscConfig+0x20a>
 8002842:	e738      	b.n	80026b6 <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002844:	2b05      	cmp	r3, #5
 8002846:	d104      	bne.n	8002852 <HAL_RCC_OscConfig+0x22a>
 8002848:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800284a:	f043 0304 	orr.w	r3, r3, #4
 800284e:	672b      	str	r3, [r5, #112]	; 0x70
 8002850:	e7d0      	b.n	80027f4 <HAL_RCC_OscConfig+0x1cc>
 8002852:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8002854:	f022 0201 	bic.w	r2, r2, #1
 8002858:	672a      	str	r2, [r5, #112]	; 0x70
 800285a:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 800285c:	f022 0204 	bic.w	r2, r2, #4
 8002860:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002862:	2b00      	cmp	r3, #0
 8002864:	d1ca      	bne.n	80027fc <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8002866:	f7fd fd13 	bl	8000290 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800286a:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800286e:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002870:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002872:	0798      	lsls	r0, r3, #30
 8002874:	d5cb      	bpl.n	800280e <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002876:	f7fd fd0b 	bl	8000290 <HAL_GetTick>
 800287a:	1bc0      	subs	r0, r0, r7
 800287c:	4540      	cmp	r0, r8
 800287e:	d9f7      	bls.n	8002870 <HAL_RCC_OscConfig+0x248>
 8002880:	e719      	b.n	80026b6 <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002882:	f7fd fd05 	bl	8000290 <HAL_GetTick>
 8002886:	1bc0      	subs	r0, r0, r7
 8002888:	4540      	cmp	r0, r8
 800288a:	d9bd      	bls.n	8002808 <HAL_RCC_OscConfig+0x1e0>
 800288c:	e713      	b.n	80026b6 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800288e:	4d1b      	ldr	r5, [pc, #108]	; (80028fc <HAL_RCC_OscConfig+0x2d4>)
 8002890:	68ab      	ldr	r3, [r5, #8]
 8002892:	f003 030c 	and.w	r3, r3, #12
 8002896:	2b08      	cmp	r3, #8
 8002898:	f43f aeca 	beq.w	8002630 <HAL_RCC_OscConfig+0x8>
 800289c:	4e1b      	ldr	r6, [pc, #108]	; (800290c <HAL_RCC_OscConfig+0x2e4>)
 800289e:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028a0:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 80028a2:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028a4:	d134      	bne.n	8002910 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 80028a6:	f7fd fcf3 	bl	8000290 <HAL_GetTick>
 80028aa:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028ac:	682b      	ldr	r3, [r5, #0]
 80028ae:	0199      	lsls	r1, r3, #6
 80028b0:	d41e      	bmi.n	80028f0 <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80028b2:	6a22      	ldr	r2, [r4, #32]
 80028b4:	69e3      	ldr	r3, [r4, #28]
 80028b6:	4313      	orrs	r3, r2
 80028b8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80028ba:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80028be:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80028c0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80028c4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028c6:	4c0d      	ldr	r4, [pc, #52]	; (80028fc <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80028c8:	0852      	lsrs	r2, r2, #1
 80028ca:	3a01      	subs	r2, #1
 80028cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80028d0:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 80028d2:	2301      	movs	r3, #1
 80028d4:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80028d6:	f7fd fcdb 	bl	8000290 <HAL_GetTick>
 80028da:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028dc:	6823      	ldr	r3, [r4, #0]
 80028de:	019a      	lsls	r2, r3, #6
 80028e0:	f53f aebc 	bmi.w	800265c <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028e4:	f7fd fcd4 	bl	8000290 <HAL_GetTick>
 80028e8:	1b40      	subs	r0, r0, r5
 80028ea:	2802      	cmp	r0, #2
 80028ec:	d9f6      	bls.n	80028dc <HAL_RCC_OscConfig+0x2b4>
 80028ee:	e6e2      	b.n	80026b6 <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028f0:	f7fd fcce 	bl	8000290 <HAL_GetTick>
 80028f4:	1bc0      	subs	r0, r0, r7
 80028f6:	2802      	cmp	r0, #2
 80028f8:	d9d8      	bls.n	80028ac <HAL_RCC_OscConfig+0x284>
 80028fa:	e6dc      	b.n	80026b6 <HAL_RCC_OscConfig+0x8e>
 80028fc:	40023800 	.word	0x40023800
 8002900:	42470000 	.word	0x42470000
 8002904:	42470e80 	.word	0x42470e80
 8002908:	40007000 	.word	0x40007000
 800290c:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8002910:	f7fd fcbe 	bl	8000290 <HAL_GetTick>
 8002914:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002916:	682b      	ldr	r3, [r5, #0]
 8002918:	019b      	lsls	r3, r3, #6
 800291a:	f57f ae9f 	bpl.w	800265c <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800291e:	f7fd fcb7 	bl	8000290 <HAL_GetTick>
 8002922:	1b00      	subs	r0, r0, r4
 8002924:	2802      	cmp	r0, #2
 8002926:	d9f6      	bls.n	8002916 <HAL_RCC_OscConfig+0x2ee>
 8002928:	e6c5      	b.n	80026b6 <HAL_RCC_OscConfig+0x8e>

0800292a <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 800292a:	b570      	push	{r4, r5, r6, lr}
 800292c:	460d      	mov	r5, r1
 800292e:	b088      	sub	sp, #32
 8002930:	4616      	mov	r6, r2
 8002932:	4c20      	ldr	r4, [pc, #128]	; (80029b4 <HAL_RCC_MCOConfig+0x8a>)
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8002934:	b9f0      	cbnz	r0, 8002974 <HAL_RCC_MCOConfig+0x4a>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 8002936:	9001      	str	r0, [sp, #4]
 8002938:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800293a:	f043 0301 	orr.w	r3, r3, #1
 800293e:	6323      	str	r3, [r4, #48]	; 0x30
 8002940:	6b23      	ldr	r3, [r4, #48]	; 0x30

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002942:	9005      	str	r0, [sp, #20]
    __MCO1_CLK_ENABLE();
 8002944:	f003 0301 	and.w	r3, r3, #1
 8002948:	9301      	str	r3, [sp, #4]
 800294a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800294c:	9007      	str	r0, [sp, #28]
    GPIO_InitStruct.Pin = MCO1_PIN;
 800294e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002952:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002954:	2302      	movs	r3, #2
 8002956:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8002958:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800295a:	2303      	movs	r3, #3
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800295c:	4816      	ldr	r0, [pc, #88]	; (80029b8 <HAL_RCC_MCOConfig+0x8e>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800295e:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8002960:	f7ff fcb8 	bl	80022d4 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8002964:	68a1      	ldr	r1, [r4, #8]
 8002966:	f021 61ec 	bic.w	r1, r1, #123731968	; 0x7600000
 800296a:	4331      	orrs	r1, r6
 800296c:	4329      	orrs	r1, r5
 800296e:	60a1      	str	r1, [r4, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8002970:	b008      	add	sp, #32
 8002972:	bd70      	pop	{r4, r5, r6, pc}
    __MCO2_CLK_ENABLE();
 8002974:	2300      	movs	r3, #0
 8002976:	9302      	str	r3, [sp, #8]
 8002978:	6b22      	ldr	r2, [r4, #48]	; 0x30
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800297a:	4810      	ldr	r0, [pc, #64]	; (80029bc <HAL_RCC_MCOConfig+0x92>)
    __MCO2_CLK_ENABLE();
 800297c:	f042 0204 	orr.w	r2, r2, #4
 8002980:	6322      	str	r2, [r4, #48]	; 0x30
 8002982:	6b22      	ldr	r2, [r4, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002984:	9305      	str	r3, [sp, #20]
    __MCO2_CLK_ENABLE();
 8002986:	f002 0204 	and.w	r2, r2, #4
 800298a:	9202      	str	r2, [sp, #8]
 800298c:	9a02      	ldr	r2, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800298e:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8002990:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002994:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002996:	2202      	movs	r2, #2
 8002998:	9204      	str	r2, [sp, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800299a:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800299c:	2203      	movs	r2, #3
 800299e:	9206      	str	r2, [sp, #24]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 80029a0:	f7ff fc98 	bl	80022d4 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 80029a4:	68a3      	ldr	r3, [r4, #8]
 80029a6:	ea45 01c6 	orr.w	r1, r5, r6, lsl #3
 80029aa:	f023 4578 	bic.w	r5, r3, #4160749568	; 0xf8000000
 80029ae:	430d      	orrs	r5, r1
 80029b0:	60a5      	str	r5, [r4, #8]
}
 80029b2:	e7dd      	b.n	8002970 <HAL_RCC_MCOConfig+0x46>
 80029b4:	40023800 	.word	0x40023800
 80029b8:	40020000 	.word	0x40020000
 80029bc:	40020800 	.word	0x40020800

080029c0 <HAL_RCC_EnableCSS>:
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 80029c0:	4b01      	ldr	r3, [pc, #4]	; (80029c8 <HAL_RCC_EnableCSS+0x8>)
 80029c2:	2201      	movs	r2, #1
 80029c4:	601a      	str	r2, [r3, #0]
 80029c6:	4770      	bx	lr
 80029c8:	4247004c 	.word	0x4247004c

080029cc <HAL_RCC_DisableCSS>:
  * @brief  Disables the Clock Security System.
  * @retval None
  */
void HAL_RCC_DisableCSS(void)
{
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 80029cc:	4b01      	ldr	r3, [pc, #4]	; (80029d4 <HAL_RCC_DisableCSS+0x8>)
 80029ce:	2200      	movs	r2, #0
 80029d0:	601a      	str	r2, [r3, #0]
 80029d2:	4770      	bx	lr
 80029d4:	4247004c 	.word	0x4247004c

080029d8 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80029d8:	4913      	ldr	r1, [pc, #76]	; (8002a28 <HAL_RCC_GetSysClockFreq+0x50>)
{
 80029da:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80029dc:	688b      	ldr	r3, [r1, #8]
 80029de:	f003 030c 	and.w	r3, r3, #12
 80029e2:	2b04      	cmp	r3, #4
 80029e4:	d003      	beq.n	80029ee <HAL_RCC_GetSysClockFreq+0x16>
 80029e6:	2b08      	cmp	r3, #8
 80029e8:	d003      	beq.n	80029f2 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80029ea:	4810      	ldr	r0, [pc, #64]	; (8002a2c <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80029ec:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 80029ee:	4810      	ldr	r0, [pc, #64]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x58>)
 80029f0:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80029f2:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80029f4:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029f6:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80029f8:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029fc:	bf14      	ite	ne
 80029fe:	480c      	ldrne	r0, [pc, #48]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a00:	480a      	ldreq	r0, [pc, #40]	; (8002a2c <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a02:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002a06:	bf18      	it	ne
 8002a08:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002a0a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a0e:	fba1 0100 	umull	r0, r1, r1, r0
 8002a12:	f016 f8e5 	bl	8018be0 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002a16:	4b04      	ldr	r3, [pc, #16]	; (8002a28 <HAL_RCC_GetSysClockFreq+0x50>)
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8002a1e:	3301      	adds	r3, #1
 8002a20:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8002a22:	fbb0 f0f3 	udiv	r0, r0, r3
 8002a26:	bd08      	pop	{r3, pc}
 8002a28:	40023800 	.word	0x40023800
 8002a2c:	00f42400 	.word	0x00f42400
 8002a30:	00989680 	.word	0x00989680

08002a34 <HAL_RCC_ClockConfig>:
{
 8002a34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002a38:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8002a3a:	4604      	mov	r4, r0
 8002a3c:	b910      	cbnz	r0, 8002a44 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8002a3e:	2001      	movs	r0, #1
 8002a40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a44:	4b44      	ldr	r3, [pc, #272]	; (8002b58 <HAL_RCC_ClockConfig+0x124>)
 8002a46:	681a      	ldr	r2, [r3, #0]
 8002a48:	f002 020f 	and.w	r2, r2, #15
 8002a4c:	428a      	cmp	r2, r1
 8002a4e:	d328      	bcc.n	8002aa2 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a50:	6821      	ldr	r1, [r4, #0]
 8002a52:	078f      	lsls	r7, r1, #30
 8002a54:	d42d      	bmi.n	8002ab2 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a56:	07c8      	lsls	r0, r1, #31
 8002a58:	d440      	bmi.n	8002adc <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a5a:	4b3f      	ldr	r3, [pc, #252]	; (8002b58 <HAL_RCC_ClockConfig+0x124>)
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	f002 020f 	and.w	r2, r2, #15
 8002a62:	4295      	cmp	r5, r2
 8002a64:	d366      	bcc.n	8002b34 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a66:	6822      	ldr	r2, [r4, #0]
 8002a68:	0751      	lsls	r1, r2, #29
 8002a6a:	d46c      	bmi.n	8002b46 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a6c:	0713      	lsls	r3, r2, #28
 8002a6e:	d507      	bpl.n	8002a80 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a70:	4a3a      	ldr	r2, [pc, #232]	; (8002b5c <HAL_RCC_ClockConfig+0x128>)
 8002a72:	6921      	ldr	r1, [r4, #16]
 8002a74:	6893      	ldr	r3, [r2, #8]
 8002a76:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002a7a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002a7e:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002a80:	f7ff ffaa 	bl	80029d8 <HAL_RCC_GetSysClockFreq>
 8002a84:	4b35      	ldr	r3, [pc, #212]	; (8002b5c <HAL_RCC_ClockConfig+0x128>)
 8002a86:	4a36      	ldr	r2, [pc, #216]	; (8002b60 <HAL_RCC_ClockConfig+0x12c>)
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002a8e:	5cd3      	ldrb	r3, [r2, r3]
 8002a90:	40d8      	lsrs	r0, r3
 8002a92:	4b34      	ldr	r3, [pc, #208]	; (8002b64 <HAL_RCC_ClockConfig+0x130>)
 8002a94:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8002a96:	2000      	movs	r0, #0
 8002a98:	f7fd fbb2 	bl	8000200 <HAL_InitTick>
  return HAL_OK;
 8002a9c:	2000      	movs	r0, #0
 8002a9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aa2:	b2ca      	uxtb	r2, r1
 8002aa4:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f003 030f 	and.w	r3, r3, #15
 8002aac:	4299      	cmp	r1, r3
 8002aae:	d1c6      	bne.n	8002a3e <HAL_RCC_ClockConfig+0xa>
 8002ab0:	e7ce      	b.n	8002a50 <HAL_RCC_ClockConfig+0x1c>
 8002ab2:	4b2a      	ldr	r3, [pc, #168]	; (8002b5c <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ab4:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ab8:	bf1e      	ittt	ne
 8002aba:	689a      	ldrne	r2, [r3, #8]
 8002abc:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8002ac0:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ac2:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ac4:	bf42      	ittt	mi
 8002ac6:	689a      	ldrmi	r2, [r3, #8]
 8002ac8:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8002acc:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ace:	689a      	ldr	r2, [r3, #8]
 8002ad0:	68a0      	ldr	r0, [r4, #8]
 8002ad2:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002ad6:	4302      	orrs	r2, r0
 8002ad8:	609a      	str	r2, [r3, #8]
 8002ada:	e7bc      	b.n	8002a56 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002adc:	6862      	ldr	r2, [r4, #4]
 8002ade:	4b1f      	ldr	r3, [pc, #124]	; (8002b5c <HAL_RCC_ClockConfig+0x128>)
 8002ae0:	2a01      	cmp	r2, #1
 8002ae2:	d11d      	bne.n	8002b20 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002aea:	d0a8      	beq.n	8002a3e <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002aec:	4e1b      	ldr	r6, [pc, #108]	; (8002b5c <HAL_RCC_ClockConfig+0x128>)
 8002aee:	68b3      	ldr	r3, [r6, #8]
 8002af0:	f023 0303 	bic.w	r3, r3, #3
 8002af4:	4313      	orrs	r3, r2
 8002af6:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8002af8:	f7fd fbca 	bl	8000290 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002afc:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8002b00:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b02:	68b3      	ldr	r3, [r6, #8]
 8002b04:	6862      	ldr	r2, [r4, #4]
 8002b06:	f003 030c 	and.w	r3, r3, #12
 8002b0a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002b0e:	d0a4      	beq.n	8002a5a <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b10:	f7fd fbbe 	bl	8000290 <HAL_GetTick>
 8002b14:	1bc0      	subs	r0, r0, r7
 8002b16:	4540      	cmp	r0, r8
 8002b18:	d9f3      	bls.n	8002b02 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8002b1a:	2003      	movs	r0, #3
}
 8002b1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b20:	1e91      	subs	r1, r2, #2
 8002b22:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b24:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b26:	d802      	bhi.n	8002b2e <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b28:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002b2c:	e7dd      	b.n	8002aea <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b2e:	f013 0f02 	tst.w	r3, #2
 8002b32:	e7da      	b.n	8002aea <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b34:	b2ea      	uxtb	r2, r5
 8002b36:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f003 030f 	and.w	r3, r3, #15
 8002b3e:	429d      	cmp	r5, r3
 8002b40:	f47f af7d 	bne.w	8002a3e <HAL_RCC_ClockConfig+0xa>
 8002b44:	e78f      	b.n	8002a66 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b46:	4905      	ldr	r1, [pc, #20]	; (8002b5c <HAL_RCC_ClockConfig+0x128>)
 8002b48:	68e0      	ldr	r0, [r4, #12]
 8002b4a:	688b      	ldr	r3, [r1, #8]
 8002b4c:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8002b50:	4303      	orrs	r3, r0
 8002b52:	608b      	str	r3, [r1, #8]
 8002b54:	e78a      	b.n	8002a6c <HAL_RCC_ClockConfig+0x38>
 8002b56:	bf00      	nop
 8002b58:	40023c00 	.word	0x40023c00
 8002b5c:	40023800 	.word	0x40023800
 8002b60:	0801cb68 	.word	0x0801cb68
 8002b64:	2000000c 	.word	0x2000000c

08002b68 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8002b68:	4b01      	ldr	r3, [pc, #4]	; (8002b70 <HAL_RCC_GetHCLKFreq+0x8>)
 8002b6a:	6818      	ldr	r0, [r3, #0]
 8002b6c:	4770      	bx	lr
 8002b6e:	bf00      	nop
 8002b70:	2000000c 	.word	0x2000000c

08002b74 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002b74:	4b04      	ldr	r3, [pc, #16]	; (8002b88 <HAL_RCC_GetPCLK1Freq+0x14>)
 8002b76:	4a05      	ldr	r2, [pc, #20]	; (8002b8c <HAL_RCC_GetPCLK1Freq+0x18>)
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8002b7e:	5cd3      	ldrb	r3, [r2, r3]
 8002b80:	4a03      	ldr	r2, [pc, #12]	; (8002b90 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002b82:	6810      	ldr	r0, [r2, #0]
}
 8002b84:	40d8      	lsrs	r0, r3
 8002b86:	4770      	bx	lr
 8002b88:	40023800 	.word	0x40023800
 8002b8c:	0801cb78 	.word	0x0801cb78
 8002b90:	2000000c 	.word	0x2000000c

08002b94 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002b94:	4b04      	ldr	r3, [pc, #16]	; (8002ba8 <HAL_RCC_GetPCLK2Freq+0x14>)
 8002b96:	4a05      	ldr	r2, [pc, #20]	; (8002bac <HAL_RCC_GetPCLK2Freq+0x18>)
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8002b9e:	5cd3      	ldrb	r3, [r2, r3]
 8002ba0:	4a03      	ldr	r2, [pc, #12]	; (8002bb0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002ba2:	6810      	ldr	r0, [r2, #0]
}
 8002ba4:	40d8      	lsrs	r0, r3
 8002ba6:	4770      	bx	lr
 8002ba8:	40023800 	.word	0x40023800
 8002bac:	0801cb78 	.word	0x0801cb78
 8002bb0:	2000000c 	.word	0x2000000c

08002bb4 <HAL_RCC_GetOscConfig>:
  * @retval None
  */
__weak void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  /* Set all possible values for the Oscillator type parameter ---------------*/
  RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
 8002bb4:	230f      	movs	r3, #15
 8002bb6:	6003      	str	r3, [r0, #0]

  /* Get the HSE configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 8002bb8:	4b24      	ldr	r3, [pc, #144]	; (8002c4c <HAL_RCC_GetOscConfig+0x98>)
 8002bba:	681a      	ldr	r2, [r3, #0]
 8002bbc:	0352      	lsls	r2, r2, #13
 8002bbe:	d537      	bpl.n	8002c30 <HAL_RCC_GetOscConfig+0x7c>
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 8002bc0:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_ON;
  }
  else
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 8002bc4:	6042      	str	r2, [r0, #4]
  }

  /* Get the HSI configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f013 0301 	ands.w	r3, r3, #1
  {
    RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 8002bcc:	bf18      	it	ne
 8002bce:	2301      	movne	r3, #1
  }
  else
  {
    RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 8002bd0:	60c3      	str	r3, [r0, #12]
  }

  RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR &RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_Pos);
 8002bd2:	4b1e      	ldr	r3, [pc, #120]	; (8002c4c <HAL_RCC_GetOscConfig+0x98>)
 8002bd4:	681a      	ldr	r2, [r3, #0]
 8002bd6:	f3c2 02c4 	ubfx	r2, r2, #3, #5
 8002bda:	6102      	str	r2, [r0, #16]

  /* Get the LSE configuration -----------------------------------------------*/
  if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 8002bdc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002bde:	0751      	lsls	r1, r2, #29
 8002be0:	d52d      	bpl.n	8002c3e <HAL_RCC_GetOscConfig+0x8a>
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 8002be2:	2205      	movs	r2, #5
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_ON;
  }
  else
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 8002be4:	6082      	str	r2, [r0, #8]
  }

  /* Get the LSI configuration -----------------------------------------------*/
  if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 8002be6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002be8:	f013 0301 	ands.w	r3, r3, #1
  {
    RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 8002bec:	bf18      	it	ne
 8002bee:	2301      	movne	r3, #1
  }
  else
  {
    RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 8002bf0:	6143      	str	r3, [r0, #20]
  }

  /* Get the PLL configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 8002bf2:	4b16      	ldr	r3, [pc, #88]	; (8002c4c <HAL_RCC_GetOscConfig+0x98>)
 8002bf4:	681a      	ldr	r2, [r3, #0]
 8002bf6:	01d2      	lsls	r2, r2, #7
  {
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 8002bf8:	bf4c      	ite	mi
 8002bfa:	2202      	movmi	r2, #2
  }
  else
  {
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 8002bfc:	2201      	movpl	r2, #1
 8002bfe:	6182      	str	r2, [r0, #24]
  }
  RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002c00:	685a      	ldr	r2, [r3, #4]
 8002c02:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8002c06:	61c2      	str	r2, [r0, #28]
  RCC_OscInitStruct->PLL.PLLM = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);
 8002c08:	685a      	ldr	r2, [r3, #4]
 8002c0a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8002c0e:	6202      	str	r2, [r0, #32]
  RCC_OscInitStruct->PLL.PLLN = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002c10:	685a      	ldr	r2, [r3, #4]
 8002c12:	f3c2 1288 	ubfx	r2, r2, #6, #9
 8002c16:	6242      	str	r2, [r0, #36]	; 0x24
  RCC_OscInitStruct->PLL.PLLP = (uint32_t)((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) + RCC_PLLCFGR_PLLP_0) << 1U) >> RCC_PLLCFGR_PLLP_Pos);
 8002c18:	685a      	ldr	r2, [r3, #4]
 8002c1a:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 8002c1e:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 8002c22:	0bd2      	lsrs	r2, r2, #15
 8002c24:	6282      	str	r2, [r0, #40]	; 0x28
  RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos);
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	f3c3 6303 	ubfx	r3, r3, #24, #4
 8002c2c:	62c3      	str	r3, [r0, #44]	; 0x2c
 8002c2e:	4770      	bx	lr
  else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
 8002c30:	681a      	ldr	r2, [r3, #0]
 8002c32:	f412 3280 	ands.w	r2, r2, #65536	; 0x10000
    RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 8002c36:	bf18      	it	ne
 8002c38:	f44f 3280 	movne.w	r2, #65536	; 0x10000
 8002c3c:	e7c2      	b.n	8002bc4 <HAL_RCC_GetOscConfig+0x10>
  else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 8002c3e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002c40:	f012 0201 	ands.w	r2, r2, #1
    RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 8002c44:	bf18      	it	ne
 8002c46:	2201      	movne	r2, #1
 8002c48:	e7cc      	b.n	8002be4 <HAL_RCC_GetOscConfig+0x30>
 8002c4a:	bf00      	nop
 8002c4c:	40023800 	.word	0x40023800

08002c50 <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002c50:	230f      	movs	r3, #15
 8002c52:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002c54:	4b0b      	ldr	r3, [pc, #44]	; (8002c84 <HAL_RCC_GetClockConfig+0x34>)
 8002c56:	689a      	ldr	r2, [r3, #8]
 8002c58:	f002 0203 	and.w	r2, r2, #3
 8002c5c:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002c5e:	689a      	ldr	r2, [r3, #8]
 8002c60:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8002c64:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002c66:	689a      	ldr	r2, [r3, #8]
 8002c68:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8002c6c:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002c6e:	689b      	ldr	r3, [r3, #8]
 8002c70:	08db      	lsrs	r3, r3, #3
 8002c72:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8002c76:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002c78:	4b03      	ldr	r3, [pc, #12]	; (8002c88 <HAL_RCC_GetClockConfig+0x38>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f003 030f 	and.w	r3, r3, #15
 8002c80:	600b      	str	r3, [r1, #0]
 8002c82:	4770      	bx	lr
 8002c84:	40023800 	.word	0x40023800
 8002c88:	40023c00 	.word	0x40023c00

08002c8c <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8002c8c:	4770      	bx	lr

08002c8e <HAL_RCC_NMI_IRQHandler>:
{
 8002c8e:	b508      	push	{r3, lr}
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 8002c90:	4b04      	ldr	r3, [pc, #16]	; (8002ca4 <HAL_RCC_NMI_IRQHandler+0x16>)
 8002c92:	68db      	ldr	r3, [r3, #12]
 8002c94:	061b      	lsls	r3, r3, #24
 8002c96:	d504      	bpl.n	8002ca2 <HAL_RCC_NMI_IRQHandler+0x14>
    HAL_RCC_CSSCallback();
 8002c98:	f7ff fff8 	bl	8002c8c <HAL_RCC_CSSCallback>
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8002c9c:	4b02      	ldr	r3, [pc, #8]	; (8002ca8 <HAL_RCC_NMI_IRQHandler+0x1a>)
 8002c9e:	2280      	movs	r2, #128	; 0x80
 8002ca0:	701a      	strb	r2, [r3, #0]
 8002ca2:	bd08      	pop	{r3, pc}
 8002ca4:	40023800 	.word	0x40023800
 8002ca8:	4002380e 	.word	0x4002380e

08002cac <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 8002cac:	b082      	sub	sp, #8
  __IO uint32_t tmpreg = 0U;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	9300      	str	r3, [sp, #0]
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8002cb2:	4b11      	ldr	r3, [pc, #68]	; (8002cf8 <SPI_AbortRx_ISR+0x4c>)
 8002cb4:	f645 52c0 	movw	r2, #24000	; 0x5dc0
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	fbb3 f2f2 	udiv	r2, r3, r2
 8002cbe:	2364      	movs	r3, #100	; 0x64
 8002cc0:	4353      	muls	r3, r2
 8002cc2:	9301      	str	r3, [sp, #4]

  /* Wait until TXE flag is set */
  do
  {
    if(count-- == 0U)
 8002cc4:	9a01      	ldr	r2, [sp, #4]
 8002cc6:	1e53      	subs	r3, r2, #1
 8002cc8:	9301      	str	r3, [sp, #4]
 8002cca:	6803      	ldr	r3, [r0, #0]
 8002ccc:	b982      	cbnz	r2, 8002cf0 <SPI_AbortRx_ISR+0x44>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002cce:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8002cd0:	f042 0220 	orr.w	r2, r2, #32
 8002cd4:	6542      	str	r2, [r0, #84]	; 0x54
    }
  }
  while((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);    
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002cdc:	601a      	str	r2, [r3, #0]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE | SPI_CR2_RXNEIE | SPI_CR2_ERRIE));
 8002cde:	685a      	ldr	r2, [r3, #4]
 8002ce0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002ce4:	605a      	str	r2, [r3, #4]

  /* Flush DR Register */
  tmpreg = (*(__IO uint32_t *)&hspi->Instance->DR);
 8002ce6:	68db      	ldr	r3, [r3, #12]
 8002ce8:	9300      	str	r3, [sp, #0]

  /* To avoid GCC warning */
  UNUSED(tmpreg);
 8002cea:	9b00      	ldr	r3, [sp, #0]
}
 8002cec:	b002      	add	sp, #8
 8002cee:	4770      	bx	lr
  while((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8002cf0:	689a      	ldr	r2, [r3, #8]
 8002cf2:	0792      	lsls	r2, r2, #30
 8002cf4:	d5e6      	bpl.n	8002cc4 <SPI_AbortRx_ISR+0x18>
 8002cf6:	e7ee      	b.n	8002cd6 <SPI_AbortRx_ISR+0x2a>
 8002cf8:	2000000c 	.word	0x2000000c

08002cfc <SPI_AbortTx_ISR>:
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE | SPI_CR2_RXNEIE | SPI_CR2_ERRIE));
 8002cfc:	6803      	ldr	r3, [r0, #0]
 8002cfe:	685a      	ldr	r2, [r3, #4]
 8002d00:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002d04:	605a      	str	r2, [r3, #4]

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002d06:	681a      	ldr	r2, [r3, #0]
 8002d08:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d0c:	601a      	str	r2, [r3, #0]
 8002d0e:	4770      	bx	lr

08002d10 <SPI_WaitFlagStateUntilTimeout>:
{
 8002d10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002d14:	9e06      	ldr	r6, [sp, #24]
 8002d16:	4604      	mov	r4, r0
 8002d18:	4688      	mov	r8, r1
 8002d1a:	4617      	mov	r7, r2
 8002d1c:	461d      	mov	r5, r3
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8002d1e:	6822      	ldr	r2, [r4, #0]
 8002d20:	6893      	ldr	r3, [r2, #8]
 8002d22:	ea38 0303 	bics.w	r3, r8, r3
 8002d26:	bf0c      	ite	eq
 8002d28:	2301      	moveq	r3, #1
 8002d2a:	2300      	movne	r3, #0
 8002d2c:	429f      	cmp	r7, r3
 8002d2e:	d102      	bne.n	8002d36 <SPI_WaitFlagStateUntilTimeout+0x26>
  return HAL_OK;
 8002d30:	2000      	movs	r0, #0
}
 8002d32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 8002d36:	1c6b      	adds	r3, r5, #1
 8002d38:	d0f2      	beq.n	8002d20 <SPI_WaitFlagStateUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8002d3a:	bb55      	cbnz	r5, 8002d92 <SPI_WaitFlagStateUntilTimeout+0x82>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002d3c:	6823      	ldr	r3, [r4, #0]
 8002d3e:	685a      	ldr	r2, [r3, #4]
 8002d40:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002d44:	605a      	str	r2, [r3, #4]
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002d46:	6862      	ldr	r2, [r4, #4]
 8002d48:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8002d4c:	d10a      	bne.n	8002d64 <SPI_WaitFlagStateUntilTimeout+0x54>
 8002d4e:	68a2      	ldr	r2, [r4, #8]
 8002d50:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8002d54:	d002      	beq.n	8002d5c <SPI_WaitFlagStateUntilTimeout+0x4c>
 8002d56:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8002d5a:	d103      	bne.n	8002d64 <SPI_WaitFlagStateUntilTimeout+0x54>
          __HAL_SPI_DISABLE(hspi);
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d62:	601a      	str	r2, [r3, #0]
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002d64:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002d66:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8002d6a:	d109      	bne.n	8002d80 <SPI_WaitFlagStateUntilTimeout+0x70>
          SPI_RESET_CRC(hspi);
 8002d6c:	681a      	ldr	r2, [r3, #0]
 8002d6e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002d72:	0412      	lsls	r2, r2, #16
 8002d74:	0c12      	lsrs	r2, r2, #16
 8002d76:	601a      	str	r2, [r3, #0]
 8002d78:	681a      	ldr	r2, [r3, #0]
 8002d7a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002d7e:	601a      	str	r2, [r3, #0]
        hspi->State= HAL_SPI_STATE_READY;
 8002d80:	2301      	movs	r3, #1
 8002d82:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8002d86:	2300      	movs	r3, #0
 8002d88:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 8002d8c:	2003      	movs	r0, #3
 8002d8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8002d92:	f7fd fa7d 	bl	8000290 <HAL_GetTick>
 8002d96:	1b80      	subs	r0, r0, r6
 8002d98:	4285      	cmp	r5, r0
 8002d9a:	d8c0      	bhi.n	8002d1e <SPI_WaitFlagStateUntilTimeout+0xe>
 8002d9c:	e7ce      	b.n	8002d3c <SPI_WaitFlagStateUntilTimeout+0x2c>

08002d9e <SPI_CheckFlag_BSY>:
{
 8002d9e:	b513      	push	{r0, r1, r4, lr}
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002da0:	460b      	mov	r3, r1
 8002da2:	9200      	str	r2, [sp, #0]
 8002da4:	2180      	movs	r1, #128	; 0x80
 8002da6:	2200      	movs	r2, #0
{
 8002da8:	4604      	mov	r4, r0
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002daa:	f7ff ffb1 	bl	8002d10 <SPI_WaitFlagStateUntilTimeout>
 8002dae:	b120      	cbz	r0, 8002dba <SPI_CheckFlag_BSY+0x1c>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002db0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002db2:	f043 0320 	orr.w	r3, r3, #32
 8002db6:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_TIMEOUT;
 8002db8:	2003      	movs	r0, #3
}
 8002dba:	b002      	add	sp, #8
 8002dbc:	bd10      	pop	{r4, pc}
 8002dbe:	4770      	bx	lr

08002dc0 <HAL_SPI_Init>:
{
 8002dc0:	b510      	push	{r4, lr}
  if(hspi == NULL)
 8002dc2:	4604      	mov	r4, r0
 8002dc4:	2800      	cmp	r0, #0
 8002dc6:	d036      	beq.n	8002e36 <HAL_SPI_Init+0x76>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	6283      	str	r3, [r0, #40]	; 0x28
  if(hspi->State == HAL_SPI_STATE_RESET)
 8002dcc:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8002dd0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002dd4:	b91b      	cbnz	r3, 8002dde <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 8002dd6:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8002dda:	f012 fb21 	bl	8015420 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 8002dde:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002de0:	68a0      	ldr	r0, [r4, #8]
 8002de2:	69a2      	ldr	r2, [r4, #24]
  hspi->State = HAL_SPI_STATE_BUSY;
 8002de4:	2302      	movs	r3, #2
 8002de6:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8002dea:	680b      	ldr	r3, [r1, #0]
 8002dec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002df0:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002df2:	6863      	ldr	r3, [r4, #4]
 8002df4:	4303      	orrs	r3, r0
 8002df6:	68e0      	ldr	r0, [r4, #12]
 8002df8:	4303      	orrs	r3, r0
 8002dfa:	6920      	ldr	r0, [r4, #16]
 8002dfc:	4303      	orrs	r3, r0
 8002dfe:	6960      	ldr	r0, [r4, #20]
 8002e00:	4303      	orrs	r3, r0
 8002e02:	69e0      	ldr	r0, [r4, #28]
 8002e04:	4303      	orrs	r3, r0
 8002e06:	6a20      	ldr	r0, [r4, #32]
 8002e08:	4303      	orrs	r3, r0
 8002e0a:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8002e0c:	4303      	orrs	r3, r0
 8002e0e:	f402 7000 	and.w	r0, r2, #512	; 0x200
 8002e12:	4303      	orrs	r3, r0
 8002e14:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002e16:	0c12      	lsrs	r2, r2, #16
 8002e18:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002e1a:	f002 0204 	and.w	r2, r2, #4
 8002e1e:	431a      	orrs	r2, r3
 8002e20:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002e22:	69cb      	ldr	r3, [r1, #28]
 8002e24:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002e28:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002e2a:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8002e2c:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002e2e:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002e30:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  return HAL_OK;
 8002e34:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002e36:	2001      	movs	r0, #1
}
 8002e38:	bd10      	pop	{r4, pc}
 8002e3a:	4770      	bx	lr

08002e3c <HAL_SPI_DeInit>:
{
 8002e3c:	b510      	push	{r4, lr}
  if(hspi == NULL)
 8002e3e:	4604      	mov	r4, r0
 8002e40:	b180      	cbz	r0, 8002e64 <HAL_SPI_DeInit+0x28>
  __HAL_SPI_DISABLE(hspi);
 8002e42:	6802      	ldr	r2, [r0, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8002e44:	2302      	movs	r3, #2
 8002e46:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8002e4a:	6813      	ldr	r3, [r2, #0]
 8002e4c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002e50:	6013      	str	r3, [r2, #0]
  HAL_SPI_MspDeInit(hspi);
 8002e52:	f012 fb1b 	bl	801548c <HAL_SPI_MspDeInit>
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002e56:	2000      	movs	r0, #0
 8002e58:	6560      	str	r0, [r4, #84]	; 0x54
  __HAL_UNLOCK(hspi);
 8002e5a:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50
  hspi->State = HAL_SPI_STATE_RESET;
 8002e5e:	f884 0051 	strb.w	r0, [r4, #81]	; 0x51
  return HAL_OK;
 8002e62:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002e64:	2001      	movs	r0, #1
}
 8002e66:	bd10      	pop	{r4, pc}

08002e68 <HAL_SPI_Transmit>:
{
 8002e68:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8002e6c:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8002e6e:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8002e72:	2b01      	cmp	r3, #1
{
 8002e74:	4604      	mov	r4, r0
 8002e76:	460d      	mov	r5, r1
 8002e78:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 8002e7a:	f000 809c 	beq.w	8002fb6 <HAL_SPI_Transmit+0x14e>
 8002e7e:	2301      	movs	r3, #1
 8002e80:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8002e84:	f7fd fa04 	bl	8000290 <HAL_GetTick>
 8002e88:	4607      	mov	r7, r0
  if(hspi->State != HAL_SPI_STATE_READY)
 8002e8a:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8002e8e:	b2c0      	uxtb	r0, r0
 8002e90:	2801      	cmp	r0, #1
 8002e92:	f040 808e 	bne.w	8002fb2 <HAL_SPI_Transmit+0x14a>
  if((pData == NULL ) || (Size == 0))
 8002e96:	2d00      	cmp	r5, #0
 8002e98:	d04e      	beq.n	8002f38 <HAL_SPI_Transmit+0xd0>
 8002e9a:	f1b8 0f00 	cmp.w	r8, #0
 8002e9e:	d04b      	beq.n	8002f38 <HAL_SPI_Transmit+0xd0>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002ea0:	2303      	movs	r3, #3
 8002ea2:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002eaa:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8002eac:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36
  hspi->RxXferSize  = 0U;
 8002eb0:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002eb2:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002eb4:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002eb6:	6423      	str	r3, [r4, #64]	; 0x40
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002eb8:	68a3      	ldr	r3, [r4, #8]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002eba:	6325      	str	r5, [r4, #48]	; 0x30
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002ebc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002ec0:	6823      	ldr	r3, [r4, #0]
  hspi->TxXferSize  = Size;
 8002ec2:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
    SPI_1LINE_TX(hspi);
 8002ec6:	bf02      	ittt	eq
 8002ec8:	681a      	ldreq	r2, [r3, #0]
 8002eca:	f442 4280 	orreq.w	r2, r2, #16384	; 0x4000
 8002ece:	601a      	streq	r2, [r3, #0]
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8002ed4:	bf5e      	ittt	pl
 8002ed6:	681a      	ldrpl	r2, [r3, #0]
 8002ed8:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 8002edc:	601a      	strpl	r2, [r3, #0]
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002ede:	68e2      	ldr	r2, [r4, #12]
 8002ee0:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8002ee4:	6862      	ldr	r2, [r4, #4]
 8002ee6:	d138      	bne.n	8002f5a <HAL_SPI_Transmit+0xf2>
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 8002ee8:	b11a      	cbz	r2, 8002ef2 <HAL_SPI_Transmit+0x8a>
 8002eea:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8002eec:	b292      	uxth	r2, r2
 8002eee:	2a01      	cmp	r2, #1
 8002ef0:	d106      	bne.n	8002f00 <HAL_SPI_Transmit+0x98>
          hspi->Instance->DR = *((uint16_t *)pData);
 8002ef2:	f835 2b02 	ldrh.w	r2, [r5], #2
 8002ef6:	60da      	str	r2, [r3, #12]
          hspi->TxXferCount--;
 8002ef8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002efa:	3b01      	subs	r3, #1
 8002efc:	b29b      	uxth	r3, r3
 8002efe:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8002f00:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002f02:	b29b      	uxth	r3, r3
 8002f04:	b993      	cbnz	r3, 8002f2c <HAL_SPI_Transmit+0xc4>
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8002f06:	9700      	str	r7, [sp, #0]
 8002f08:	4633      	mov	r3, r6
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	2102      	movs	r1, #2
 8002f0e:	4620      	mov	r0, r4
 8002f10:	f7ff fefe 	bl	8002d10 <SPI_WaitFlagStateUntilTimeout>
 8002f14:	b978      	cbnz	r0, 8002f36 <HAL_SPI_Transmit+0xce>
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8002f16:	463a      	mov	r2, r7
 8002f18:	4631      	mov	r1, r6
 8002f1a:	4620      	mov	r0, r4
 8002f1c:	f7ff ff3f 	bl	8002d9e <SPI_CheckFlag_BSY>
 8002f20:	2800      	cmp	r0, #0
 8002f22:	d038      	beq.n	8002f96 <HAL_SPI_Transmit+0x12e>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002f24:	2320      	movs	r3, #32
 8002f26:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8002f28:	2001      	movs	r0, #1
    goto error;
 8002f2a:	e005      	b.n	8002f38 <HAL_SPI_Transmit+0xd0>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002f2c:	6823      	ldr	r3, [r4, #0]
 8002f2e:	689a      	ldr	r2, [r3, #8]
 8002f30:	0790      	lsls	r0, r2, #30
 8002f32:	d4de      	bmi.n	8002ef2 <HAL_SPI_Transmit+0x8a>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8002f34:	b94e      	cbnz	r6, 8002f4a <HAL_SPI_Transmit+0xe2>
          errorcode = HAL_TIMEOUT;
 8002f36:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8002f38:	2301      	movs	r3, #1
 8002f3a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002f3e:	2300      	movs	r3, #0
 8002f40:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8002f44:	b004      	add	sp, #16
 8002f46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8002f4a:	1c71      	adds	r1, r6, #1
 8002f4c:	d0d8      	beq.n	8002f00 <HAL_SPI_Transmit+0x98>
 8002f4e:	f7fd f99f 	bl	8000290 <HAL_GetTick>
 8002f52:	1bc0      	subs	r0, r0, r7
 8002f54:	4286      	cmp	r6, r0
 8002f56:	d8d3      	bhi.n	8002f00 <HAL_SPI_Transmit+0x98>
 8002f58:	e7ed      	b.n	8002f36 <HAL_SPI_Transmit+0xce>
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 8002f5a:	b11a      	cbz	r2, 8002f64 <HAL_SPI_Transmit+0xfc>
 8002f5c:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8002f5e:	b292      	uxth	r2, r2
 8002f60:	2a01      	cmp	r2, #1
 8002f62:	d106      	bne.n	8002f72 <HAL_SPI_Transmit+0x10a>
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8002f64:	f815 2b01 	ldrb.w	r2, [r5], #1
 8002f68:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8002f6a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002f6c:	3b01      	subs	r3, #1
 8002f6e:	b29b      	uxth	r3, r3
 8002f70:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8002f72:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002f74:	b29b      	uxth	r3, r3
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d0c5      	beq.n	8002f06 <HAL_SPI_Transmit+0x9e>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002f7a:	6823      	ldr	r3, [r4, #0]
 8002f7c:	689a      	ldr	r2, [r3, #8]
 8002f7e:	0792      	lsls	r2, r2, #30
 8002f80:	d4f0      	bmi.n	8002f64 <HAL_SPI_Transmit+0xfc>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8002f82:	2e00      	cmp	r6, #0
 8002f84:	d0d7      	beq.n	8002f36 <HAL_SPI_Transmit+0xce>
 8002f86:	1c73      	adds	r3, r6, #1
 8002f88:	d0f3      	beq.n	8002f72 <HAL_SPI_Transmit+0x10a>
 8002f8a:	f7fd f981 	bl	8000290 <HAL_GetTick>
 8002f8e:	1bc0      	subs	r0, r0, r7
 8002f90:	4286      	cmp	r6, r0
 8002f92:	d8ee      	bhi.n	8002f72 <HAL_SPI_Transmit+0x10a>
 8002f94:	e7cf      	b.n	8002f36 <HAL_SPI_Transmit+0xce>
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002f96:	68a3      	ldr	r3, [r4, #8]
 8002f98:	b933      	cbnz	r3, 8002fa8 <HAL_SPI_Transmit+0x140>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002f9a:	9303      	str	r3, [sp, #12]
 8002f9c:	6823      	ldr	r3, [r4, #0]
 8002f9e:	68da      	ldr	r2, [r3, #12]
 8002fa0:	9203      	str	r2, [sp, #12]
 8002fa2:	689b      	ldr	r3, [r3, #8]
 8002fa4:	9303      	str	r3, [sp, #12]
 8002fa6:	9b03      	ldr	r3, [sp, #12]
  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002fa8:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8002faa:	3000      	adds	r0, #0
 8002fac:	bf18      	it	ne
 8002fae:	2001      	movne	r0, #1
 8002fb0:	e7c2      	b.n	8002f38 <HAL_SPI_Transmit+0xd0>
 8002fb2:	2002      	movs	r0, #2
 8002fb4:	e7c0      	b.n	8002f38 <HAL_SPI_Transmit+0xd0>
  __HAL_LOCK(hspi);
 8002fb6:	2002      	movs	r0, #2
 8002fb8:	e7c4      	b.n	8002f44 <HAL_SPI_Transmit+0xdc>

08002fba <HAL_SPI_TransmitReceive>:
{
 8002fba:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002fbe:	4699      	mov	r9, r3
  __HAL_LOCK(hspi);
 8002fc0:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8002fc4:	b085      	sub	sp, #20
  __HAL_LOCK(hspi);
 8002fc6:	2b01      	cmp	r3, #1
{
 8002fc8:	4604      	mov	r4, r0
 8002fca:	460d      	mov	r5, r1
 8002fcc:	4616      	mov	r6, r2
 8002fce:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  __HAL_LOCK(hspi);
 8002fd0:	f000 80ed 	beq.w	80031ae <HAL_SPI_TransmitReceive+0x1f4>
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8002fda:	f7fd f959 	bl	8000290 <HAL_GetTick>
  tmp  = hspi->State;
 8002fde:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tmp1 = hspi->Init.Mode;
 8002fe2:	6861      	ldr	r1, [r4, #4]
  tmp  = hspi->State;
 8002fe4:	b2db      	uxtb	r3, r3
  if(!((tmp == HAL_SPI_STATE_READY) || \
 8002fe6:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 8002fe8:	4680      	mov	r8, r0
  if(!((tmp == HAL_SPI_STATE_READY) || \
 8002fea:	d00a      	beq.n	8003002 <HAL_SPI_TransmitReceive+0x48>
 8002fec:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 8002ff0:	f040 80db 	bne.w	80031aa <HAL_SPI_TransmitReceive+0x1f0>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 8002ff4:	68a2      	ldr	r2, [r4, #8]
 8002ff6:	2a00      	cmp	r2, #0
 8002ff8:	f040 80d7 	bne.w	80031aa <HAL_SPI_TransmitReceive+0x1f0>
 8002ffc:	2b04      	cmp	r3, #4
 8002ffe:	f040 80d4 	bne.w	80031aa <HAL_SPI_TransmitReceive+0x1f0>
  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0))
 8003002:	2d00      	cmp	r5, #0
 8003004:	d04e      	beq.n	80030a4 <HAL_SPI_TransmitReceive+0xea>
 8003006:	2e00      	cmp	r6, #0
 8003008:	d04c      	beq.n	80030a4 <HAL_SPI_TransmitReceive+0xea>
 800300a:	f1b9 0f00 	cmp.w	r9, #0
 800300e:	d049      	beq.n	80030a4 <HAL_SPI_TransmitReceive+0xea>
  if(hspi->State == HAL_SPI_STATE_READY)
 8003010:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003014:	63a6      	str	r6, [r4, #56]	; 0x38
  if(hspi->State == HAL_SPI_STATE_READY)
 8003016:	2b01      	cmp	r3, #1
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003018:	bf04      	itt	eq
 800301a:	2305      	moveq	r3, #5
 800301c:	f884 3051 	strbeq.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003020:	2300      	movs	r3, #0
 8003022:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 8003024:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003026:	6463      	str	r3, [r4, #68]	; 0x44
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8003028:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 800302a:	f8a4 903e 	strh.w	r9, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 800302e:	f8a4 9036 	strh.w	r9, [r4, #54]	; 0x36
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8003032:	681a      	ldr	r2, [r3, #0]
  hspi->RxXferSize  = Size;
 8003034:	f8a4 903c 	strh.w	r9, [r4, #60]	; 0x3c
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8003038:	0650      	lsls	r0, r2, #25
    __HAL_SPI_ENABLE(hspi);
 800303a:	bf58      	it	pl
 800303c:	681a      	ldrpl	r2, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800303e:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 8003040:	bf58      	it	pl
 8003042:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
  hspi->TxXferSize  = Size;
 8003046:	f8a4 9034 	strh.w	r9, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 800304a:	bf58      	it	pl
 800304c:	601a      	strpl	r2, [r3, #0]
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800304e:	68e2      	ldr	r2, [r4, #12]
 8003050:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8003054:	d15d      	bne.n	8003112 <HAL_SPI_TransmitReceive+0x158>
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8003056:	b119      	cbz	r1, 8003060 <HAL_SPI_TransmitReceive+0xa6>
 8003058:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 800305a:	b292      	uxth	r2, r2
 800305c:	2a01      	cmp	r2, #1
 800305e:	d106      	bne.n	800306e <HAL_SPI_TransmitReceive+0xb4>
      hspi->Instance->DR = *((uint16_t *)pTxData);
 8003060:	f835 2b02 	ldrh.w	r2, [r5], #2
 8003064:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8003066:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003068:	3b01      	subs	r3, #1
 800306a:	b29b      	uxth	r3, r3
 800306c:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 800306e:	f04f 0901 	mov.w	r9, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003072:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003074:	b29b      	uxth	r3, r3
 8003076:	b9bb      	cbnz	r3, 80030a8 <HAL_SPI_TransmitReceive+0xee>
 8003078:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800307a:	b29b      	uxth	r3, r3
 800307c:	b9a3      	cbnz	r3, 80030a8 <HAL_SPI_TransmitReceive+0xee>
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 800307e:	f8cd 8000 	str.w	r8, [sp]
 8003082:	463b      	mov	r3, r7
 8003084:	2201      	movs	r2, #1
 8003086:	2102      	movs	r1, #2
 8003088:	4620      	mov	r0, r4
 800308a:	f7ff fe41 	bl	8002d10 <SPI_WaitFlagStateUntilTimeout>
 800308e:	2800      	cmp	r0, #0
 8003090:	d135      	bne.n	80030fe <HAL_SPI_TransmitReceive+0x144>
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8003092:	4642      	mov	r2, r8
 8003094:	4639      	mov	r1, r7
 8003096:	4620      	mov	r0, r4
 8003098:	f7ff fe81 	bl	8002d9e <SPI_CheckFlag_BSY>
 800309c:	2800      	cmp	r0, #0
 800309e:	d079      	beq.n	8003194 <HAL_SPI_TransmitReceive+0x1da>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80030a0:	2320      	movs	r3, #32
 80030a2:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 80030a4:	2001      	movs	r0, #1
 80030a6:	e02b      	b.n	8003100 <HAL_SPI_TransmitReceive+0x146>
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 80030a8:	f1b9 0f00 	cmp.w	r9, #0
 80030ac:	d00f      	beq.n	80030ce <HAL_SPI_TransmitReceive+0x114>
 80030ae:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80030b0:	b29b      	uxth	r3, r3
 80030b2:	b163      	cbz	r3, 80030ce <HAL_SPI_TransmitReceive+0x114>
 80030b4:	6823      	ldr	r3, [r4, #0]
 80030b6:	689a      	ldr	r2, [r3, #8]
 80030b8:	0791      	lsls	r1, r2, #30
 80030ba:	d508      	bpl.n	80030ce <HAL_SPI_TransmitReceive+0x114>
        hspi->Instance->DR = *((uint16_t *)pTxData);
 80030bc:	f835 2b02 	ldrh.w	r2, [r5], #2
 80030c0:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 80030c2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80030c4:	3b01      	subs	r3, #1
 80030c6:	b29b      	uxth	r3, r3
 80030c8:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 80030ca:	f04f 0900 	mov.w	r9, #0
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 80030ce:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80030d0:	b29b      	uxth	r3, r3
 80030d2:	b163      	cbz	r3, 80030ee <HAL_SPI_TransmitReceive+0x134>
 80030d4:	6823      	ldr	r3, [r4, #0]
 80030d6:	689a      	ldr	r2, [r3, #8]
 80030d8:	07d2      	lsls	r2, r2, #31
 80030da:	d508      	bpl.n	80030ee <HAL_SPI_TransmitReceive+0x134>
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 80030dc:	68db      	ldr	r3, [r3, #12]
 80030de:	f826 3b02 	strh.w	r3, [r6], #2
        hspi->RxXferCount--;
 80030e2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80030e4:	3b01      	subs	r3, #1
 80030e6:	b29b      	uxth	r3, r3
 80030e8:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 80030ea:	f04f 0901 	mov.w	r9, #1
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 80030ee:	1c78      	adds	r0, r7, #1
 80030f0:	d0bf      	beq.n	8003072 <HAL_SPI_TransmitReceive+0xb8>
 80030f2:	f7fd f8cd 	bl	8000290 <HAL_GetTick>
 80030f6:	eba0 0008 	sub.w	r0, r0, r8
 80030fa:	4287      	cmp	r7, r0
 80030fc:	d8b9      	bhi.n	8003072 <HAL_SPI_TransmitReceive+0xb8>
        errorcode = HAL_TIMEOUT;
 80030fe:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8003100:	2301      	movs	r3, #1
 8003102:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003106:	2300      	movs	r3, #0
 8003108:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 800310c:	b005      	add	sp, #20
 800310e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8003112:	b119      	cbz	r1, 800311c <HAL_SPI_TransmitReceive+0x162>
 8003114:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8003116:	b292      	uxth	r2, r2
 8003118:	2a01      	cmp	r2, #1
 800311a:	d106      	bne.n	800312a <HAL_SPI_TransmitReceive+0x170>
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 800311c:	f815 2b01 	ldrb.w	r2, [r5], #1
 8003120:	731a      	strb	r2, [r3, #12]
      hspi->TxXferCount--;
 8003122:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003124:	3b01      	subs	r3, #1
 8003126:	b29b      	uxth	r3, r3
 8003128:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 800312a:	f04f 0901 	mov.w	r9, #1
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800312e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003130:	b29b      	uxth	r3, r3
 8003132:	b91b      	cbnz	r3, 800313c <HAL_SPI_TransmitReceive+0x182>
 8003134:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003136:	b29b      	uxth	r3, r3
 8003138:	2b00      	cmp	r3, #0
 800313a:	d0a0      	beq.n	800307e <HAL_SPI_TransmitReceive+0xc4>
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 800313c:	f1b9 0f00 	cmp.w	r9, #0
 8003140:	d00f      	beq.n	8003162 <HAL_SPI_TransmitReceive+0x1a8>
 8003142:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003144:	b29b      	uxth	r3, r3
 8003146:	b163      	cbz	r3, 8003162 <HAL_SPI_TransmitReceive+0x1a8>
 8003148:	6823      	ldr	r3, [r4, #0]
 800314a:	689a      	ldr	r2, [r3, #8]
 800314c:	0791      	lsls	r1, r2, #30
 800314e:	d508      	bpl.n	8003162 <HAL_SPI_TransmitReceive+0x1a8>
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8003150:	782a      	ldrb	r2, [r5, #0]
 8003152:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8003154:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003156:	3b01      	subs	r3, #1
 8003158:	b29b      	uxth	r3, r3
 800315a:	86e3      	strh	r3, [r4, #54]	; 0x36
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 800315c:	3501      	adds	r5, #1
        txallowed = 0U;
 800315e:	f04f 0900 	mov.w	r9, #0
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8003162:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003164:	b29b      	uxth	r3, r3
 8003166:	b163      	cbz	r3, 8003182 <HAL_SPI_TransmitReceive+0x1c8>
 8003168:	6823      	ldr	r3, [r4, #0]
 800316a:	689a      	ldr	r2, [r3, #8]
 800316c:	07d2      	lsls	r2, r2, #31
 800316e:	d508      	bpl.n	8003182 <HAL_SPI_TransmitReceive+0x1c8>
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 8003170:	68db      	ldr	r3, [r3, #12]
 8003172:	7033      	strb	r3, [r6, #0]
        hspi->RxXferCount--;
 8003174:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003176:	3b01      	subs	r3, #1
 8003178:	b29b      	uxth	r3, r3
 800317a:	87e3      	strh	r3, [r4, #62]	; 0x3e
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 800317c:	3601      	adds	r6, #1
        txallowed = 1U;
 800317e:	f04f 0901 	mov.w	r9, #1
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8003182:	1c7b      	adds	r3, r7, #1
 8003184:	d0d3      	beq.n	800312e <HAL_SPI_TransmitReceive+0x174>
 8003186:	f7fd f883 	bl	8000290 <HAL_GetTick>
 800318a:	eba0 0008 	sub.w	r0, r0, r8
 800318e:	4287      	cmp	r7, r0
 8003190:	d8cd      	bhi.n	800312e <HAL_SPI_TransmitReceive+0x174>
 8003192:	e7b4      	b.n	80030fe <HAL_SPI_TransmitReceive+0x144>
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003194:	68a3      	ldr	r3, [r4, #8]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d1b2      	bne.n	8003100 <HAL_SPI_TransmitReceive+0x146>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800319a:	6823      	ldr	r3, [r4, #0]
 800319c:	9003      	str	r0, [sp, #12]
 800319e:	68da      	ldr	r2, [r3, #12]
 80031a0:	9203      	str	r2, [sp, #12]
 80031a2:	689b      	ldr	r3, [r3, #8]
 80031a4:	9303      	str	r3, [sp, #12]
 80031a6:	9b03      	ldr	r3, [sp, #12]
 80031a8:	e7aa      	b.n	8003100 <HAL_SPI_TransmitReceive+0x146>
    errorcode = HAL_BUSY;
 80031aa:	2002      	movs	r0, #2
 80031ac:	e7a8      	b.n	8003100 <HAL_SPI_TransmitReceive+0x146>
  __HAL_LOCK(hspi);
 80031ae:	2002      	movs	r0, #2
 80031b0:	e7ac      	b.n	800310c <HAL_SPI_TransmitReceive+0x152>

080031b2 <HAL_SPI_Receive>:
{
 80031b2:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80031b6:	461e      	mov	r6, r3
  if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80031b8:	6843      	ldr	r3, [r0, #4]
 80031ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
{
 80031be:	4604      	mov	r4, r0
 80031c0:	460d      	mov	r5, r1
 80031c2:	4690      	mov	r8, r2
  if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80031c4:	d10c      	bne.n	80031e0 <HAL_SPI_Receive+0x2e>
 80031c6:	6883      	ldr	r3, [r0, #8]
 80031c8:	b953      	cbnz	r3, 80031e0 <HAL_SPI_Receive+0x2e>
     hspi->State = HAL_SPI_STATE_BUSY_RX;
 80031ca:	2304      	movs	r3, #4
 80031cc:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
    return HAL_SPI_TransmitReceive(hspi,pData,pData,Size,Timeout);
 80031d0:	4613      	mov	r3, r2
 80031d2:	9600      	str	r6, [sp, #0]
 80031d4:	460a      	mov	r2, r1
 80031d6:	f7ff fef0 	bl	8002fba <HAL_SPI_TransmitReceive>
}
 80031da:	b002      	add	sp, #8
 80031dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hspi);
 80031e0:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 80031e4:	2b01      	cmp	r3, #1
 80031e6:	f000 8081 	beq.w	80032ec <HAL_SPI_Receive+0x13a>
 80031ea:	2301      	movs	r3, #1
 80031ec:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 80031f0:	f7fd f84e 	bl	8000290 <HAL_GetTick>
 80031f4:	4607      	mov	r7, r0
  if(hspi->State != HAL_SPI_STATE_READY)
 80031f6:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 80031fa:	b2c0      	uxtb	r0, r0
 80031fc:	2801      	cmp	r0, #1
 80031fe:	d173      	bne.n	80032e8 <HAL_SPI_Receive+0x136>
  if((pData == NULL ) || (Size == 0))
 8003200:	2d00      	cmp	r5, #0
 8003202:	d058      	beq.n	80032b6 <HAL_SPI_Receive+0x104>
 8003204:	f1b8 0f00 	cmp.w	r8, #0
 8003208:	d055      	beq.n	80032b6 <HAL_SPI_Receive+0x104>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800320a:	2304      	movs	r3, #4
 800320c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003210:	2300      	movs	r3, #0
 8003212:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003214:	6323      	str	r3, [r4, #48]	; 0x30
  hspi->RxXferCount = Size;
 8003216:	f8a4 803e 	strh.w	r8, [r4, #62]	; 0x3e
  hspi->TxXferSize  = 0U;
 800321a:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800321c:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->RxISR       = NULL;
 800321e:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003220:	6463      	str	r3, [r4, #68]	; 0x44
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003222:	68a3      	ldr	r3, [r4, #8]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003224:	63a5      	str	r5, [r4, #56]	; 0x38
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003226:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800322a:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferSize  = Size;
 800322c:	f8a4 803c 	strh.w	r8, [r4, #60]	; 0x3c
    SPI_1LINE_RX(hspi);
 8003230:	bf02      	ittt	eq
 8003232:	681a      	ldreq	r2, [r3, #0]
 8003234:	f422 4280 	biceq.w	r2, r2, #16384	; 0x4000
 8003238:	601a      	streq	r2, [r3, #0]
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800323a:	681a      	ldr	r2, [r3, #0]
 800323c:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 800323e:	bf5e      	ittt	pl
 8003240:	681a      	ldrpl	r2, [r3, #0]
 8003242:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 8003246:	601a      	strpl	r2, [r3, #0]
  if(hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003248:	68e3      	ldr	r3, [r4, #12]
 800324a:	b1cb      	cbz	r3, 8003280 <HAL_SPI_Receive+0xce>
    while(hspi->RxXferCount > 0U)
 800324c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800324e:	b29b      	uxth	r3, r3
 8003250:	b1d3      	cbz	r3, 8003288 <HAL_SPI_Receive+0xd6>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003252:	6823      	ldr	r3, [r4, #0]
 8003254:	689a      	ldr	r2, [r3, #8]
 8003256:	07d2      	lsls	r2, r2, #31
 8003258:	d53c      	bpl.n	80032d4 <HAL_SPI_Receive+0x122>
        *((uint16_t*)pData) = hspi->Instance->DR;
 800325a:	68db      	ldr	r3, [r3, #12]
 800325c:	f825 3b02 	strh.w	r3, [r5], #2
        hspi->RxXferCount--;
 8003260:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003262:	3b01      	subs	r3, #1
 8003264:	b29b      	uxth	r3, r3
 8003266:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8003268:	e7f0      	b.n	800324c <HAL_SPI_Receive+0x9a>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800326a:	6823      	ldr	r3, [r4, #0]
 800326c:	689a      	ldr	r2, [r3, #8]
 800326e:	07d0      	lsls	r0, r2, #31
 8003270:	d51f      	bpl.n	80032b2 <HAL_SPI_Receive+0x100>
        (* (uint8_t *)pData)= *(__IO uint8_t *)&hspi->Instance->DR;
 8003272:	7b1b      	ldrb	r3, [r3, #12]
 8003274:	f805 3b01 	strb.w	r3, [r5], #1
        hspi->RxXferCount--;
 8003278:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800327a:	3b01      	subs	r3, #1
 800327c:	b29b      	uxth	r3, r3
 800327e:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while(hspi->RxXferCount > 0U)
 8003280:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003282:	b29b      	uxth	r3, r3
 8003284:	2b00      	cmp	r3, #0
 8003286:	d1f0      	bne.n	800326a <HAL_SPI_Receive+0xb8>
  if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003288:	6863      	ldr	r3, [r4, #4]
 800328a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800328e:	d10b      	bne.n	80032a8 <HAL_SPI_Receive+0xf6>
 8003290:	68a3      	ldr	r3, [r4, #8]
 8003292:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003296:	d002      	beq.n	800329e <HAL_SPI_Receive+0xec>
 8003298:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800329c:	d104      	bne.n	80032a8 <HAL_SPI_Receive+0xf6>
    __HAL_SPI_DISABLE(hspi);
 800329e:	6822      	ldr	r2, [r4, #0]
 80032a0:	6813      	ldr	r3, [r2, #0]
 80032a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80032a6:	6013      	str	r3, [r2, #0]
  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80032a8:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 80032aa:	3000      	adds	r0, #0
 80032ac:	bf18      	it	ne
 80032ae:	2001      	movne	r0, #1
 80032b0:	e001      	b.n	80032b6 <HAL_SPI_Receive+0x104>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80032b2:	b93e      	cbnz	r6, 80032c4 <HAL_SPI_Receive+0x112>
          errorcode = HAL_TIMEOUT;
 80032b4:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 80032b6:	2301      	movs	r3, #1
 80032b8:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80032bc:	2300      	movs	r3, #0
 80032be:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
 80032c2:	e78a      	b.n	80031da <HAL_SPI_Receive+0x28>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80032c4:	1c71      	adds	r1, r6, #1
 80032c6:	d0db      	beq.n	8003280 <HAL_SPI_Receive+0xce>
 80032c8:	f7fc ffe2 	bl	8000290 <HAL_GetTick>
 80032cc:	1bc0      	subs	r0, r0, r7
 80032ce:	4286      	cmp	r6, r0
 80032d0:	d8d6      	bhi.n	8003280 <HAL_SPI_Receive+0xce>
 80032d2:	e7ef      	b.n	80032b4 <HAL_SPI_Receive+0x102>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80032d4:	2e00      	cmp	r6, #0
 80032d6:	d0ed      	beq.n	80032b4 <HAL_SPI_Receive+0x102>
 80032d8:	1c73      	adds	r3, r6, #1
 80032da:	d0b7      	beq.n	800324c <HAL_SPI_Receive+0x9a>
 80032dc:	f7fc ffd8 	bl	8000290 <HAL_GetTick>
 80032e0:	1bc0      	subs	r0, r0, r7
 80032e2:	4286      	cmp	r6, r0
 80032e4:	d8b2      	bhi.n	800324c <HAL_SPI_Receive+0x9a>
 80032e6:	e7e5      	b.n	80032b4 <HAL_SPI_Receive+0x102>
    errorcode = HAL_BUSY;
 80032e8:	2002      	movs	r0, #2
 80032ea:	e7e4      	b.n	80032b6 <HAL_SPI_Receive+0x104>
  __HAL_LOCK(hspi);
 80032ec:	2002      	movs	r0, #2
 80032ee:	e774      	b.n	80031da <HAL_SPI_Receive+0x28>

080032f0 <HAL_SPI_Transmit_IT>:
{
 80032f0:	4603      	mov	r3, r0
  __HAL_LOCK(hspi);
 80032f2:	f890 0050 	ldrb.w	r0, [r0, #80]	; 0x50
 80032f6:	2801      	cmp	r0, #1
 80032f8:	d03f      	beq.n	800337a <HAL_SPI_Transmit_IT+0x8a>
 80032fa:	2001      	movs	r0, #1
 80032fc:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  if((pData == NULL) || (Size == 0))
 8003300:	2900      	cmp	r1, #0
 8003302:	d032      	beq.n	800336a <HAL_SPI_Transmit_IT+0x7a>
 8003304:	2a00      	cmp	r2, #0
 8003306:	d030      	beq.n	800336a <HAL_SPI_Transmit_IT+0x7a>
  if(hspi->State != HAL_SPI_STATE_READY)
 8003308:	f893 0051 	ldrb.w	r0, [r3, #81]	; 0x51
 800330c:	2801      	cmp	r0, #1
 800330e:	d130      	bne.n	8003372 <HAL_SPI_Transmit_IT+0x82>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003310:	2003      	movs	r0, #3
 8003312:	f883 0051 	strb.w	r0, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003316:	2000      	movs	r0, #0
 8003318:	6558      	str	r0, [r3, #84]	; 0x54
  hspi->TxXferSize  = Size;
 800331a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800331c:	86da      	strh	r2, [r3, #54]	; 0x36
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT )
 800331e:	68da      	ldr	r2, [r3, #12]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003320:	6319      	str	r1, [r3, #48]	; 0x30
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003322:	6398      	str	r0, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003324:	8798      	strh	r0, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003326:	87d8      	strh	r0, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8003328:	6418      	str	r0, [r3, #64]	; 0x40
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT )
 800332a:	b172      	cbz	r2, 800334a <HAL_SPI_Transmit_IT+0x5a>
    hspi->TxISR = SPI_TxISR_16BIT;
 800332c:	4a14      	ldr	r2, [pc, #80]	; (8003380 <HAL_SPI_Transmit_IT+0x90>)
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800332e:	6899      	ldr	r1, [r3, #8]
    hspi->TxISR = SPI_TxISR_8BIT;
 8003330:	645a      	str	r2, [r3, #68]	; 0x44
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003332:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003336:	681a      	ldr	r2, [r3, #0]
 8003338:	d109      	bne.n	800334e <HAL_SPI_Transmit_IT+0x5e>
    SPI_1LINE_TX(hspi);
 800333a:	6811      	ldr	r1, [r2, #0]
 800333c:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8003340:	6011      	str	r1, [r2, #0]
    __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8003342:	6851      	ldr	r1, [r2, #4]
 8003344:	f041 01a0 	orr.w	r1, r1, #160	; 0xa0
 8003348:	e006      	b.n	8003358 <HAL_SPI_Transmit_IT+0x68>
    hspi->TxISR = SPI_TxISR_8BIT;
 800334a:	4a0e      	ldr	r2, [pc, #56]	; (8003384 <HAL_SPI_Transmit_IT+0x94>)
 800334c:	e7ef      	b.n	800332e <HAL_SPI_Transmit_IT+0x3e>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800334e:	2900      	cmp	r1, #0
 8003350:	d1f7      	bne.n	8003342 <HAL_SPI_Transmit_IT+0x52>
    __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE));
 8003352:	6851      	ldr	r1, [r2, #4]
 8003354:	f041 0180 	orr.w	r1, r1, #128	; 0x80
    __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8003358:	6051      	str	r1, [r2, #4]
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 800335a:	6810      	ldr	r0, [r2, #0]
 800335c:	f010 0040 	ands.w	r0, r0, #64	; 0x40
 8003360:	d109      	bne.n	8003376 <HAL_SPI_Transmit_IT+0x86>
    __HAL_SPI_ENABLE(hspi);
 8003362:	6811      	ldr	r1, [r2, #0]
 8003364:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8003368:	6011      	str	r1, [r2, #0]
  __HAL_UNLOCK(hspi);
 800336a:	2200      	movs	r2, #0
 800336c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003370:	4770      	bx	lr
    errorcode = HAL_BUSY;
 8003372:	2002      	movs	r0, #2
 8003374:	e7f9      	b.n	800336a <HAL_SPI_Transmit_IT+0x7a>
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003376:	2000      	movs	r0, #0
 8003378:	e7f7      	b.n	800336a <HAL_SPI_Transmit_IT+0x7a>
  __HAL_LOCK(hspi);
 800337a:	2002      	movs	r0, #2
}
 800337c:	4770      	bx	lr
 800337e:	bf00      	nop
 8003380:	08003949 	.word	0x08003949
 8003384:	08003921 	.word	0x08003921

08003388 <HAL_SPI_TransmitReceive_IT>:
{
 8003388:	b530      	push	{r4, r5, lr}
 800338a:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 800338c:	f890 0050 	ldrb.w	r0, [r0, #80]	; 0x50
 8003390:	2801      	cmp	r0, #1
 8003392:	d046      	beq.n	8003422 <HAL_SPI_TransmitReceive_IT+0x9a>
 8003394:	2001      	movs	r0, #1
 8003396:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50
  tmp  = hspi->State;
 800339a:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 800339e:	b2c0      	uxtb	r0, r0
  if(!((tmp == HAL_SPI_STATE_READY) || \
 80033a0:	2801      	cmp	r0, #1
 80033a2:	d008      	beq.n	80033b6 <HAL_SPI_TransmitReceive_IT+0x2e>
 80033a4:	6865      	ldr	r5, [r4, #4]
 80033a6:	f5b5 7f82 	cmp.w	r5, #260	; 0x104
 80033aa:	d134      	bne.n	8003416 <HAL_SPI_TransmitReceive_IT+0x8e>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 80033ac:	68a5      	ldr	r5, [r4, #8]
 80033ae:	2d00      	cmp	r5, #0
 80033b0:	d131      	bne.n	8003416 <HAL_SPI_TransmitReceive_IT+0x8e>
 80033b2:	2804      	cmp	r0, #4
 80033b4:	d12f      	bne.n	8003416 <HAL_SPI_TransmitReceive_IT+0x8e>
  if((pTxData == NULL ) || (pRxData == NULL ) || (Size == 0))
 80033b6:	2900      	cmp	r1, #0
 80033b8:	d02f      	beq.n	800341a <HAL_SPI_TransmitReceive_IT+0x92>
 80033ba:	2a00      	cmp	r2, #0
 80033bc:	d02d      	beq.n	800341a <HAL_SPI_TransmitReceive_IT+0x92>
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d02b      	beq.n	800341a <HAL_SPI_TransmitReceive_IT+0x92>
  if(hspi->State == HAL_SPI_STATE_READY)
 80033c2:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
  hspi->TxXferSize  = Size;
 80033c6:	86a3      	strh	r3, [r4, #52]	; 0x34
  if(hspi->State == HAL_SPI_STATE_READY)
 80033c8:	2801      	cmp	r0, #1
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80033ca:	bf04      	itt	eq
 80033cc:	2005      	moveq	r0, #5
 80033ce:	f884 0051 	strbeq.w	r0, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80033d2:	2000      	movs	r0, #0
 80033d4:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->RxXferSize  = Size;
 80033d6:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80033d8:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->RxXferCount = Size;
 80033da:	87e3      	strh	r3, [r4, #62]	; 0x3e
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT )
 80033dc:	68e3      	ldr	r3, [r4, #12]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80033de:	6321      	str	r1, [r4, #48]	; 0x30
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80033e0:	63a2      	str	r2, [r4, #56]	; 0x38
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT )
 80033e2:	b1a3      	cbz	r3, 800340e <HAL_SPI_TransmitReceive_IT+0x86>
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 80033e4:	4b10      	ldr	r3, [pc, #64]	; (8003428 <HAL_SPI_TransmitReceive_IT+0xa0>)
 80033e6:	6423      	str	r3, [r4, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 80033e8:	4b10      	ldr	r3, [pc, #64]	; (800342c <HAL_SPI_TransmitReceive_IT+0xa4>)
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 80033ea:	6463      	str	r3, [r4, #68]	; 0x44
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80033ec:	6823      	ldr	r3, [r4, #0]
 80033ee:	685a      	ldr	r2, [r3, #4]
 80033f0:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 80033f4:	605a      	str	r2, [r3, #4]
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 80033f6:	6818      	ldr	r0, [r3, #0]
 80033f8:	f010 0040 	ands.w	r0, r0, #64	; 0x40
 80033fc:	d10f      	bne.n	800341e <HAL_SPI_TransmitReceive_IT+0x96>
    __HAL_SPI_ENABLE(hspi);
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003404:	601a      	str	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 8003406:	2300      	movs	r3, #0
 8003408:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 800340c:	bd30      	pop	{r4, r5, pc}
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 800340e:	4b08      	ldr	r3, [pc, #32]	; (8003430 <HAL_SPI_TransmitReceive_IT+0xa8>)
 8003410:	6423      	str	r3, [r4, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8003412:	4b08      	ldr	r3, [pc, #32]	; (8003434 <HAL_SPI_TransmitReceive_IT+0xac>)
 8003414:	e7e9      	b.n	80033ea <HAL_SPI_TransmitReceive_IT+0x62>
    errorcode = HAL_BUSY;
 8003416:	2002      	movs	r0, #2
 8003418:	e7f5      	b.n	8003406 <HAL_SPI_TransmitReceive_IT+0x7e>
    errorcode = HAL_ERROR;
 800341a:	2001      	movs	r0, #1
 800341c:	e7f3      	b.n	8003406 <HAL_SPI_TransmitReceive_IT+0x7e>
  HAL_StatusTypeDef errorcode = HAL_OK;
 800341e:	2000      	movs	r0, #0
 8003420:	e7f1      	b.n	8003406 <HAL_SPI_TransmitReceive_IT+0x7e>
  __HAL_LOCK(hspi);
 8003422:	2002      	movs	r0, #2
}
 8003424:	bd30      	pop	{r4, r5, pc}
 8003426:	bf00      	nop
 8003428:	08003b35 	.word	0x08003b35
 800342c:	08003aff 	.word	0x08003aff
 8003430:	08003ad1 	.word	0x08003ad1
 8003434:	08003a99 	.word	0x08003a99

08003438 <HAL_SPI_Receive_IT>:
{
 8003438:	4613      	mov	r3, r2
  if((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800343a:	6882      	ldr	r2, [r0, #8]
{
 800343c:	b470      	push	{r4, r5, r6}
 800343e:	4604      	mov	r4, r0
 8003440:	460d      	mov	r5, r1
  if((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8003442:	b952      	cbnz	r2, 800345a <HAL_SPI_Receive_IT+0x22>
 8003444:	6846      	ldr	r6, [r0, #4]
 8003446:	f5b6 7f82 	cmp.w	r6, #260	; 0x104
 800344a:	d106      	bne.n	800345a <HAL_SPI_Receive_IT+0x22>
     hspi->State = HAL_SPI_STATE_BUSY_RX;
 800344c:	2204      	movs	r2, #4
 800344e:	f880 2051 	strb.w	r2, [r0, #81]	; 0x51
}
 8003452:	bc70      	pop	{r4, r5, r6}
     return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8003454:	460a      	mov	r2, r1
 8003456:	f7ff bf97 	b.w	8003388 <HAL_SPI_TransmitReceive_IT>
  __HAL_LOCK(hspi);
 800345a:	f894 1050 	ldrb.w	r1, [r4, #80]	; 0x50
 800345e:	2901      	cmp	r1, #1
 8003460:	d038      	beq.n	80034d4 <HAL_SPI_Receive_IT+0x9c>
  if(hspi->State != HAL_SPI_STATE_READY)
 8003462:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
  __HAL_LOCK(hspi);
 8003466:	2101      	movs	r1, #1
  if(hspi->State != HAL_SPI_STATE_READY)
 8003468:	b2c0      	uxtb	r0, r0
 800346a:	4288      	cmp	r0, r1
  __HAL_LOCK(hspi);
 800346c:	f884 1050 	strb.w	r1, [r4, #80]	; 0x50
  if(hspi->State != HAL_SPI_STATE_READY)
 8003470:	d12c      	bne.n	80034cc <HAL_SPI_Receive_IT+0x94>
  if((pData == NULL) || (Size == 0))
 8003472:	b325      	cbz	r5, 80034be <HAL_SPI_Receive_IT+0x86>
 8003474:	b31b      	cbz	r3, 80034be <HAL_SPI_Receive_IT+0x86>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003476:	2104      	movs	r1, #4
 8003478:	f884 1051 	strb.w	r1, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800347c:	2100      	movs	r1, #0
 800347e:	6561      	str	r1, [r4, #84]	; 0x54
  hspi->RxXferSize  = Size;
 8003480:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8003482:	87e3      	strh	r3, [r4, #62]	; 0x3e
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT )
 8003484:	68e3      	ldr	r3, [r4, #12]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003486:	63a5      	str	r5, [r4, #56]	; 0x38
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003488:	6321      	str	r1, [r4, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800348a:	86a1      	strh	r1, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800348c:	86e1      	strh	r1, [r4, #54]	; 0x36
  hspi->TxISR       = NULL;
 800348e:	6461      	str	r1, [r4, #68]	; 0x44
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT )
 8003490:	b1d3      	cbz	r3, 80034c8 <HAL_SPI_Receive_IT+0x90>
    hspi->RxISR = SPI_RxISR_16BIT;
 8003492:	4b11      	ldr	r3, [pc, #68]	; (80034d8 <HAL_SPI_Receive_IT+0xa0>)
    hspi->RxISR = SPI_RxISR_8BIT;
 8003494:	6423      	str	r3, [r4, #64]	; 0x40
 8003496:	6823      	ldr	r3, [r4, #0]
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003498:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
    SPI_1LINE_RX(hspi);
 800349c:	bf02      	ittt	eq
 800349e:	681a      	ldreq	r2, [r3, #0]
 80034a0:	f422 4280 	biceq.w	r2, r2, #16384	; 0x4000
 80034a4:	601a      	streq	r2, [r3, #0]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80034a6:	685a      	ldr	r2, [r3, #4]
 80034a8:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 80034ac:	605a      	str	r2, [r3, #4]
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 80034ae:	6818      	ldr	r0, [r3, #0]
 80034b0:	f010 0040 	ands.w	r0, r0, #64	; 0x40
 80034b4:	d10c      	bne.n	80034d0 <HAL_SPI_Receive_IT+0x98>
    __HAL_SPI_ENABLE(hspi);
 80034b6:	681a      	ldr	r2, [r3, #0]
 80034b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80034bc:	601a      	str	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 80034be:	2300      	movs	r3, #0
 80034c0:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 80034c4:	bc70      	pop	{r4, r5, r6}
 80034c6:	4770      	bx	lr
    hspi->RxISR = SPI_RxISR_8BIT;
 80034c8:	4b04      	ldr	r3, [pc, #16]	; (80034dc <HAL_SPI_Receive_IT+0xa4>)
 80034ca:	e7e3      	b.n	8003494 <HAL_SPI_Receive_IT+0x5c>
    errorcode = HAL_BUSY;
 80034cc:	2002      	movs	r0, #2
 80034ce:	e7f6      	b.n	80034be <HAL_SPI_Receive_IT+0x86>
  HAL_StatusTypeDef errorcode = HAL_OK;
 80034d0:	2000      	movs	r0, #0
 80034d2:	e7f4      	b.n	80034be <HAL_SPI_Receive_IT+0x86>
  __HAL_LOCK(hspi);
 80034d4:	2002      	movs	r0, #2
 80034d6:	e7f5      	b.n	80034c4 <HAL_SPI_Receive_IT+0x8c>
 80034d8:	080039e1 	.word	0x080039e1
 80034dc:	080039c3 	.word	0x080039c3

080034e0 <HAL_SPI_Transmit_DMA>:
  __HAL_LOCK(hspi);
 80034e0:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 80034e4:	2b01      	cmp	r3, #1
{
 80034e6:	b510      	push	{r4, lr}
 80034e8:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 80034ea:	d046      	beq.n	800357a <HAL_SPI_Transmit_DMA+0x9a>
 80034ec:	2301      	movs	r3, #1
 80034ee:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  if(hspi->State != HAL_SPI_STATE_READY)
 80034f2:	f890 0051 	ldrb.w	r0, [r0, #81]	; 0x51
 80034f6:	b2c0      	uxtb	r0, r0
 80034f8:	4298      	cmp	r0, r3
 80034fa:	d13c      	bne.n	8003576 <HAL_SPI_Transmit_DMA+0x96>
  if((pData == NULL) || (Size == 0))
 80034fc:	2900      	cmp	r1, #0
 80034fe:	d036      	beq.n	800356e <HAL_SPI_Transmit_DMA+0x8e>
 8003500:	2a00      	cmp	r2, #0
 8003502:	d034      	beq.n	800356e <HAL_SPI_Transmit_DMA+0x8e>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003504:	2303      	movs	r3, #3
 8003506:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800350a:	2300      	movs	r3, #0
 800350c:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800350e:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8003510:	86e2      	strh	r2, [r4, #54]	; 0x36
  hspi->TxISR       = NULL;
 8003512:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8003514:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8003516:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8003518:	87a3      	strh	r3, [r4, #60]	; 0x3c
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800351a:	68a3      	ldr	r3, [r4, #8]
  hspi->TxXferSize  = Size;
 800351c:	86a2      	strh	r2, [r4, #52]	; 0x34
 800351e:	6822      	ldr	r2, [r4, #0]
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8003520:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003522:	6321      	str	r1, [r4, #48]	; 0x30
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003524:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    SPI_1LINE_TX(hspi);
 8003528:	bf02      	ittt	eq
 800352a:	6813      	ldreq	r3, [r2, #0]
 800352c:	f443 4380 	orreq.w	r3, r3, #16384	; 0x4000
 8003530:	6013      	streq	r3, [r2, #0]
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8003532:	4b13      	ldr	r3, [pc, #76]	; (8003580 <HAL_SPI_Transmit_DMA+0xa0>)
 8003534:	6403      	str	r3, [r0, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8003536:	4b13      	ldr	r3, [pc, #76]	; (8003584 <HAL_SPI_Transmit_DMA+0xa4>)
 8003538:	63c3      	str	r3, [r0, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800353a:	4b13      	ldr	r3, [pc, #76]	; (8003588 <HAL_SPI_Transmit_DMA+0xa8>)
 800353c:	64c3      	str	r3, [r0, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback = NULL;
 800353e:	2300      	movs	r3, #0
 8003540:	6503      	str	r3, [r0, #80]	; 0x50
  HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount);
 8003542:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003544:	320c      	adds	r2, #12
 8003546:	b29b      	uxth	r3, r3
 8003548:	f7fe f964 	bl	8001814 <HAL_DMA_Start_IT>
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 800354c:	6823      	ldr	r3, [r4, #0]
 800354e:	681a      	ldr	r2, [r3, #0]
 8003550:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8003552:	bf5e      	ittt	pl
 8003554:	681a      	ldrpl	r2, [r3, #0]
 8003556:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 800355a:	601a      	strpl	r2, [r3, #0]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 800355c:	685a      	ldr	r2, [r3, #4]
 800355e:	f042 0220 	orr.w	r2, r2, #32
 8003562:	605a      	str	r2, [r3, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003564:	685a      	ldr	r2, [r3, #4]
 8003566:	f042 0202 	orr.w	r2, r2, #2
 800356a:	605a      	str	r2, [r3, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800356c:	2000      	movs	r0, #0
  __HAL_UNLOCK(hspi);
 800356e:	2300      	movs	r3, #0
 8003570:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
 8003574:	bd10      	pop	{r4, pc}
    errorcode = HAL_BUSY;
 8003576:	2002      	movs	r0, #2
 8003578:	e7f9      	b.n	800356e <HAL_SPI_Transmit_DMA+0x8e>
  __HAL_LOCK(hspi);
 800357a:	2002      	movs	r0, #2
}
 800357c:	bd10      	pop	{r4, pc}
 800357e:	bf00      	nop
 8003580:	0800387d 	.word	0x0800387d
 8003584:	08003b8d 	.word	0x08003b8d
 8003588:	08003b6b 	.word	0x08003b6b

0800358c <HAL_SPI_TransmitReceive_DMA>:
{
 800358c:	b538      	push	{r3, r4, r5, lr}
 800358e:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8003590:	f890 0050 	ldrb.w	r0, [r0, #80]	; 0x50
 8003594:	2801      	cmp	r0, #1
 8003596:	d067      	beq.n	8003668 <HAL_SPI_TransmitReceive_DMA+0xdc>
 8003598:	2001      	movs	r0, #1
 800359a:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50
  tmp  = hspi->State;
 800359e:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 80035a2:	b2c0      	uxtb	r0, r0
  if(!((tmp == HAL_SPI_STATE_READY) ||
 80035a4:	2801      	cmp	r0, #1
 80035a6:	d008      	beq.n	80035ba <HAL_SPI_TransmitReceive_DMA+0x2e>
 80035a8:	6865      	ldr	r5, [r4, #4]
 80035aa:	f5b5 7f82 	cmp.w	r5, #260	; 0x104
 80035ae:	d157      	bne.n	8003660 <HAL_SPI_TransmitReceive_DMA+0xd4>
      ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 80035b0:	68a5      	ldr	r5, [r4, #8]
 80035b2:	2d00      	cmp	r5, #0
 80035b4:	d154      	bne.n	8003660 <HAL_SPI_TransmitReceive_DMA+0xd4>
 80035b6:	2804      	cmp	r0, #4
 80035b8:	d152      	bne.n	8003660 <HAL_SPI_TransmitReceive_DMA+0xd4>
  if((pTxData == NULL ) || (pRxData == NULL ) || (Size == 0))
 80035ba:	2900      	cmp	r1, #0
 80035bc:	d052      	beq.n	8003664 <HAL_SPI_TransmitReceive_DMA+0xd8>
 80035be:	2a00      	cmp	r2, #0
 80035c0:	d050      	beq.n	8003664 <HAL_SPI_TransmitReceive_DMA+0xd8>
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d04e      	beq.n	8003664 <HAL_SPI_TransmitReceive_DMA+0xd8>
  if(hspi->State == HAL_SPI_STATE_READY)
 80035c6:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
  hspi->TxXferSize  = Size;
 80035ca:	86a3      	strh	r3, [r4, #52]	; 0x34
  if(hspi->State == HAL_SPI_STATE_READY)
 80035cc:	2801      	cmp	r0, #1
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80035ce:	bf04      	itt	eq
 80035d0:	2005      	moveq	r0, #5
 80035d2:	f884 0051 	strbeq.w	r0, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80035d6:	2000      	movs	r0, #0
 80035d8:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->TxXferCount = Size;
 80035da:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->RxXferCount = Size;
 80035dc:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80035de:	87a3      	strh	r3, [r4, #60]	; 0x3c
  if(hspi->State == HAL_SPI_STATE_BUSY_RX)
 80035e0:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->RxISR       = NULL;
 80035e4:	6420      	str	r0, [r4, #64]	; 0x40
  if(hspi->State == HAL_SPI_STATE_BUSY_RX)
 80035e6:	2b04      	cmp	r3, #4
  hspi->TxISR       = NULL;
 80035e8:	6460      	str	r0, [r4, #68]	; 0x44
 80035ea:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80035ec:	bf0c      	ite	eq
 80035ee:	4b1f      	ldreq	r3, [pc, #124]	; (800366c <HAL_SPI_TransmitReceive_DMA+0xe0>)
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80035f0:	4b1f      	ldrne	r3, [pc, #124]	; (8003670 <HAL_SPI_TransmitReceive_DMA+0xe4>)
  hspi->pTxBuffPtr  = (uint8_t*)pTxData;
 80035f2:	6321      	str	r1, [r4, #48]	; 0x30
  hspi->pRxBuffPtr  = (uint8_t*)pRxData;
 80035f4:	63a2      	str	r2, [r4, #56]	; 0x38
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80035f6:	bf0b      	itete	eq
 80035f8:	6403      	streq	r3, [r0, #64]	; 0x40
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80035fa:	6403      	strne	r3, [r0, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80035fc:	4b1d      	ldreq	r3, [pc, #116]	; (8003674 <HAL_SPI_TransmitReceive_DMA+0xe8>)
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80035fe:	4b1e      	ldrne	r3, [pc, #120]	; (8003678 <HAL_SPI_TransmitReceive_DMA+0xec>)
 8003600:	63c3      	str	r3, [r0, #60]	; 0x3c
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8003602:	4b1e      	ldr	r3, [pc, #120]	; (800367c <HAL_SPI_TransmitReceive_DMA+0xf0>)
 8003604:	64c3      	str	r3, [r0, #76]	; 0x4c
  HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount);
 8003606:	6821      	ldr	r1, [r4, #0]
 8003608:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
  hspi->hdmarx->XferAbortCallback = NULL;
 800360a:	2500      	movs	r5, #0
  HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount);
 800360c:	b29b      	uxth	r3, r3
 800360e:	310c      	adds	r1, #12
  hspi->hdmarx->XferAbortCallback = NULL;
 8003610:	6505      	str	r5, [r0, #80]	; 0x50
  HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount);
 8003612:	f7fe f8ff 	bl	8001814 <HAL_DMA_Start_IT>
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8003616:	6822      	ldr	r2, [r4, #0]
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8003618:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800361a:	6853      	ldr	r3, [r2, #4]
  HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount);
 800361c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800361e:	f043 0301 	orr.w	r3, r3, #1
 8003622:	6053      	str	r3, [r2, #4]
  HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount);
 8003624:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8003626:	6405      	str	r5, [r0, #64]	; 0x40
  HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount);
 8003628:	b29b      	uxth	r3, r3
 800362a:	320c      	adds	r2, #12
  hspi->hdmatx->XferCpltCallback     = NULL;
 800362c:	63c5      	str	r5, [r0, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800362e:	64c5      	str	r5, [r0, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8003630:	6505      	str	r5, [r0, #80]	; 0x50
  HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount);
 8003632:	f7fe f8ef 	bl	8001814 <HAL_DMA_Start_IT>
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8003636:	6823      	ldr	r3, [r4, #0]
 8003638:	681a      	ldr	r2, [r3, #0]
 800363a:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 800363c:	bf5e      	ittt	pl
 800363e:	681a      	ldrpl	r2, [r3, #0]
 8003640:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 8003644:	601a      	strpl	r2, [r3, #0]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8003646:	685a      	ldr	r2, [r3, #4]
 8003648:	f042 0220 	orr.w	r2, r2, #32
 800364c:	605a      	str	r2, [r3, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800364e:	685a      	ldr	r2, [r3, #4]
 8003650:	f042 0202 	orr.w	r2, r2, #2
 8003654:	605a      	str	r2, [r3, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003656:	2000      	movs	r0, #0
  __HAL_UNLOCK(hspi);
 8003658:	2300      	movs	r3, #0
 800365a:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 800365e:	bd38      	pop	{r3, r4, r5, pc}
    errorcode = HAL_BUSY;
 8003660:	2002      	movs	r0, #2
 8003662:	e7f9      	b.n	8003658 <HAL_SPI_TransmitReceive_DMA+0xcc>
    errorcode = HAL_ERROR;
 8003664:	2001      	movs	r0, #1
 8003666:	e7f7      	b.n	8003658 <HAL_SPI_TransmitReceive_DMA+0xcc>
  __HAL_LOCK(hspi);
 8003668:	2002      	movs	r0, #2
}
 800366a:	bd38      	pop	{r3, r4, r5, pc}
 800366c:	08003889 	.word	0x08003889
 8003670:	08003895 	.word	0x08003895
 8003674:	08003bef 	.word	0x08003bef
 8003678:	08003c3f 	.word	0x08003c3f
 800367c:	08003b6b 	.word	0x08003b6b

08003680 <HAL_SPI_Receive_DMA>:
{
 8003680:	4613      	mov	r3, r2
  if((hspi->Init.Direction == SPI_DIRECTION_2LINES)&&(hspi->Init.Mode == SPI_MODE_MASTER))
 8003682:	6882      	ldr	r2, [r0, #8]
{
 8003684:	b570      	push	{r4, r5, r6, lr}
 8003686:	4604      	mov	r4, r0
 8003688:	460d      	mov	r5, r1
  if((hspi->Init.Direction == SPI_DIRECTION_2LINES)&&(hspi->Init.Mode == SPI_MODE_MASTER))
 800368a:	b95a      	cbnz	r2, 80036a4 <HAL_SPI_Receive_DMA+0x24>
 800368c:	6846      	ldr	r6, [r0, #4]
 800368e:	f5b6 7f82 	cmp.w	r6, #260	; 0x104
 8003692:	d107      	bne.n	80036a4 <HAL_SPI_Receive_DMA+0x24>
     hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003694:	2204      	movs	r2, #4
 8003696:	f880 2051 	strb.w	r2, [r0, #81]	; 0x51
}
 800369a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
     return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 800369e:	460a      	mov	r2, r1
 80036a0:	f7ff bf74 	b.w	800358c <HAL_SPI_TransmitReceive_DMA>
  __HAL_LOCK(hspi);
 80036a4:	f894 1050 	ldrb.w	r1, [r4, #80]	; 0x50
 80036a8:	2901      	cmp	r1, #1
 80036aa:	d046      	beq.n	800373a <HAL_SPI_Receive_DMA+0xba>
  if(hspi->State != HAL_SPI_STATE_READY)
 80036ac:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
  __HAL_LOCK(hspi);
 80036b0:	2101      	movs	r1, #1
  if(hspi->State != HAL_SPI_STATE_READY)
 80036b2:	b2c0      	uxtb	r0, r0
 80036b4:	4288      	cmp	r0, r1
  __HAL_LOCK(hspi);
 80036b6:	f884 1050 	strb.w	r1, [r4, #80]	; 0x50
  if(hspi->State != HAL_SPI_STATE_READY)
 80036ba:	d13c      	bne.n	8003736 <HAL_SPI_Receive_DMA+0xb6>
  if((pData == NULL) || (Size == 0))
 80036bc:	2d00      	cmp	r5, #0
 80036be:	d036      	beq.n	800372e <HAL_SPI_Receive_DMA+0xae>
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d034      	beq.n	800372e <HAL_SPI_Receive_DMA+0xae>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80036c4:	2104      	movs	r1, #4
 80036c6:	f884 1051 	strb.w	r1, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80036ca:	2100      	movs	r1, #0
 80036cc:	6561      	str	r1, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 80036ce:	6421      	str	r1, [r4, #64]	; 0x40
  hspi->RxXferCount = Size;
 80036d0:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80036d2:	6461      	str	r1, [r4, #68]	; 0x44
  hspi->TxXferCount = 0U;
 80036d4:	86e1      	strh	r1, [r4, #54]	; 0x36
  hspi->TxXferSize  = 0U;
 80036d6:	86a1      	strh	r1, [r4, #52]	; 0x34
 80036d8:	6821      	ldr	r1, [r4, #0]
  hspi->RxXferSize  = Size;
 80036da:	87a3      	strh	r3, [r4, #60]	; 0x3c
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80036dc:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
    SPI_1LINE_RX(hspi);
 80036e0:	bf08      	it	eq
 80036e2:	680b      	ldreq	r3, [r1, #0]
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80036e4:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80036e6:	63a5      	str	r5, [r4, #56]	; 0x38
    SPI_1LINE_RX(hspi);
 80036e8:	bf04      	itt	eq
 80036ea:	f423 4380 	biceq.w	r3, r3, #16384	; 0x4000
 80036ee:	600b      	streq	r3, [r1, #0]
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80036f0:	4b13      	ldr	r3, [pc, #76]	; (8003740 <HAL_SPI_Receive_DMA+0xc0>)
 80036f2:	6403      	str	r3, [r0, #64]	; 0x40
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 80036f4:	4b13      	ldr	r3, [pc, #76]	; (8003744 <HAL_SPI_Receive_DMA+0xc4>)
 80036f6:	63c3      	str	r3, [r0, #60]	; 0x3c
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80036f8:	4b13      	ldr	r3, [pc, #76]	; (8003748 <HAL_SPI_Receive_DMA+0xc8>)
 80036fa:	64c3      	str	r3, [r0, #76]	; 0x4c
  hspi->hdmarx->XferAbortCallback = NULL;
 80036fc:	2300      	movs	r3, #0
 80036fe:	6503      	str	r3, [r0, #80]	; 0x50
  HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount);
 8003700:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003702:	462a      	mov	r2, r5
 8003704:	b29b      	uxth	r3, r3
 8003706:	310c      	adds	r1, #12
 8003708:	f7fe f884 	bl	8001814 <HAL_DMA_Start_IT>
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 800370c:	6823      	ldr	r3, [r4, #0]
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8003712:	bf5e      	ittt	pl
 8003714:	681a      	ldrpl	r2, [r3, #0]
 8003716:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 800371a:	601a      	strpl	r2, [r3, #0]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 800371c:	685a      	ldr	r2, [r3, #4]
 800371e:	f042 0220 	orr.w	r2, r2, #32
 8003722:	605a      	str	r2, [r3, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8003724:	685a      	ldr	r2, [r3, #4]
 8003726:	f042 0201 	orr.w	r2, r2, #1
 800372a:	605a      	str	r2, [r3, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800372c:	2000      	movs	r0, #0
  __HAL_UNLOCK(hspi);
 800372e:	2300      	movs	r3, #0
 8003730:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
 8003734:	bd70      	pop	{r4, r5, r6, pc}
    errorcode = HAL_BUSY;
 8003736:	2002      	movs	r0, #2
 8003738:	e7f9      	b.n	800372e <HAL_SPI_Receive_DMA+0xae>
  __HAL_LOCK(hspi);
 800373a:	2002      	movs	r0, #2
}
 800373c:	bd70      	pop	{r4, r5, r6, pc}
 800373e:	bf00      	nop
 8003740:	08003889 	.word	0x08003889
 8003744:	08003bef 	.word	0x08003bef
 8003748:	08003b6b 	.word	0x08003b6b

0800374c <HAL_SPI_Abort>:
{
 800374c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800374e:	4b2c      	ldr	r3, [pc, #176]	; (8003800 <HAL_SPI_Abort+0xb4>)
 8003750:	f645 52c0 	movw	r2, #24000	; 0x5dc0
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	fbb3 f2f2 	udiv	r2, r3, r2
 800375a:	2364      	movs	r3, #100	; 0x64
 800375c:	4353      	muls	r3, r2
 800375e:	9301      	str	r3, [sp, #4]
  if(HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 8003760:	6803      	ldr	r3, [r0, #0]
 8003762:	685a      	ldr	r2, [r3, #4]
 8003764:	0611      	lsls	r1, r2, #24
    hspi->TxISR = SPI_AbortTx_ISR;
 8003766:	bf44      	itt	mi
 8003768:	4a26      	ldrmi	r2, [pc, #152]	; (8003804 <HAL_SPI_Abort+0xb8>)
 800376a:	6442      	strmi	r2, [r0, #68]	; 0x44
  if(HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 800376c:	685a      	ldr	r2, [r3, #4]
 800376e:	0652      	lsls	r2, r2, #25
    hspi->RxISR = SPI_AbortRx_ISR;
 8003770:	bf44      	itt	mi
 8003772:	4a25      	ldrmi	r2, [pc, #148]	; (8003808 <HAL_SPI_Abort+0xbc>)
 8003774:	6402      	strmi	r2, [r0, #64]	; 0x40
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8003776:	685a      	ldr	r2, [r3, #4]
 8003778:	f022 0220 	bic.w	r2, r2, #32
 800377c:	605a      	str	r2, [r3, #4]
  if ((HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN)))
 800377e:	685a      	ldr	r2, [r3, #4]
{
 8003780:	4604      	mov	r4, r0
  if ((HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN)))
 8003782:	0790      	lsls	r0, r2, #30
 8003784:	d402      	bmi.n	800378c <HAL_SPI_Abort+0x40>
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	07d9      	lsls	r1, r3, #31
 800378a:	d521      	bpl.n	80037d0 <HAL_SPI_Abort+0x84>
    if(hspi->hdmatx != NULL)
 800378c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800378e:	b180      	cbz	r0, 80037b2 <HAL_SPI_Abort+0x66>
      hspi->hdmatx->XferAbortCallback = NULL;
 8003790:	2300      	movs	r3, #0
 8003792:	6503      	str	r3, [r0, #80]	; 0x50
      HAL_DMA_Abort(hspi->hdmatx);
 8003794:	f7fe f87c 	bl	8001890 <HAL_DMA_Abort>
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN));
 8003798:	6823      	ldr	r3, [r4, #0]
 800379a:	685a      	ldr	r2, [r3, #4]
 800379c:	f022 0202 	bic.w	r2, r2, #2
 80037a0:	605a      	str	r2, [r3, #4]
        if(count-- == 0U)
 80037a2:	9a01      	ldr	r2, [sp, #4]
 80037a4:	1e51      	subs	r1, r2, #1
 80037a6:	9101      	str	r1, [sp, #4]
 80037a8:	bb32      	cbnz	r2, 80037f8 <HAL_SPI_Abort+0xac>
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80037aa:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80037ac:	f043 0320 	orr.w	r3, r3, #32
 80037b0:	6563      	str	r3, [r4, #84]	; 0x54
    if(hspi->hdmarx != NULL)
 80037b2:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80037b4:	b160      	cbz	r0, 80037d0 <HAL_SPI_Abort+0x84>
      hspi->hdmarx->XferAbortCallback = NULL;
 80037b6:	2300      	movs	r3, #0
 80037b8:	6503      	str	r3, [r0, #80]	; 0x50
      HAL_DMA_Abort(hspi->hdmarx);
 80037ba:	f7fe f869 	bl	8001890 <HAL_DMA_Abort>
      __HAL_SPI_DISABLE(hspi); 
 80037be:	6823      	ldr	r3, [r4, #0]
 80037c0:	681a      	ldr	r2, [r3, #0]
 80037c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80037c6:	601a      	str	r2, [r3, #0]
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXDMAEN));
 80037c8:	685a      	ldr	r2, [r3, #4]
 80037ca:	f022 0201 	bic.w	r2, r2, #1
 80037ce:	605a      	str	r2, [r3, #4]
  hspi->RxXferCount = 0U;
 80037d0:	2000      	movs	r0, #0
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80037d2:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = 0U;
 80037d4:	87e0      	strh	r0, [r4, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80037d6:	86e0      	strh	r0, [r4, #54]	; 0x36
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80037d8:	6560      	str	r0, [r4, #84]	; 0x54
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80037da:	9002      	str	r0, [sp, #8]
 80037dc:	68da      	ldr	r2, [r3, #12]
 80037de:	9202      	str	r2, [sp, #8]
 80037e0:	689a      	ldr	r2, [r3, #8]
 80037e2:	9202      	str	r2, [sp, #8]
 80037e4:	9a02      	ldr	r2, [sp, #8]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 80037e6:	9003      	str	r0, [sp, #12]
 80037e8:	689b      	ldr	r3, [r3, #8]
 80037ea:	9303      	str	r3, [sp, #12]
 80037ec:	9b03      	ldr	r3, [sp, #12]
  hspi->State = HAL_SPI_STATE_READY;
 80037ee:	2301      	movs	r3, #1
 80037f0:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
}
 80037f4:	b004      	add	sp, #16
 80037f6:	bd10      	pop	{r4, pc}
      while((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);       
 80037f8:	689a      	ldr	r2, [r3, #8]
 80037fa:	0792      	lsls	r2, r2, #30
 80037fc:	d5d1      	bpl.n	80037a2 <HAL_SPI_Abort+0x56>
 80037fe:	e7d8      	b.n	80037b2 <HAL_SPI_Abort+0x66>
 8003800:	2000000c 	.word	0x2000000c
 8003804:	08002cfd 	.word	0x08002cfd
 8003808:	08002cad 	.word	0x08002cad

0800380c <HAL_SPI_DMAPause>:
  __HAL_LOCK(hspi);
 800380c:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8003810:	2b01      	cmp	r3, #1
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003812:	bf1f      	itttt	ne
 8003814:	6802      	ldrne	r2, [r0, #0]
 8003816:	6853      	ldrne	r3, [r2, #4]
 8003818:	f023 0303 	bicne.w	r3, r3, #3
 800381c:	6053      	strne	r3, [r2, #4]
  __HAL_UNLOCK(hspi);
 800381e:	bf1d      	ittte	ne
 8003820:	2300      	movne	r3, #0
 8003822:	f880 3050 	strbne.w	r3, [r0, #80]	; 0x50
  return HAL_OK;
 8003826:	4618      	movne	r0, r3
  __HAL_LOCK(hspi);
 8003828:	2002      	moveq	r0, #2
}
 800382a:	4770      	bx	lr

0800382c <HAL_SPI_DMAResume>:
  __HAL_LOCK(hspi);
 800382c:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8003830:	2b01      	cmp	r3, #1
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003832:	bf1f      	itttt	ne
 8003834:	6802      	ldrne	r2, [r0, #0]
 8003836:	6853      	ldrne	r3, [r2, #4]
 8003838:	f043 0303 	orrne.w	r3, r3, #3
 800383c:	6053      	strne	r3, [r2, #4]
  __HAL_UNLOCK(hspi);
 800383e:	bf1d      	ittte	ne
 8003840:	2300      	movne	r3, #0
 8003842:	f880 3050 	strbne.w	r3, [r0, #80]	; 0x50
  return HAL_OK;
 8003846:	4618      	movne	r0, r3
  __HAL_LOCK(hspi);
 8003848:	2002      	moveq	r0, #2
}
 800384a:	4770      	bx	lr

0800384c <HAL_SPI_DMAStop>:
{
 800384c:	b510      	push	{r4, lr}
 800384e:	4604      	mov	r4, r0
  if(hspi->hdmatx != NULL)
 8003850:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8003852:	b108      	cbz	r0, 8003858 <HAL_SPI_DMAStop+0xc>
    HAL_DMA_Abort(hspi->hdmatx);
 8003854:	f7fe f81c 	bl	8001890 <HAL_DMA_Abort>
  if(hspi->hdmarx != NULL)
 8003858:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800385a:	b108      	cbz	r0, 8003860 <HAL_SPI_DMAStop+0x14>
    HAL_DMA_Abort(hspi->hdmarx);
 800385c:	f7fe f818 	bl	8001890 <HAL_DMA_Abort>
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003860:	6822      	ldr	r2, [r4, #0]
 8003862:	6853      	ldr	r3, [r2, #4]
 8003864:	f023 0303 	bic.w	r3, r3, #3
 8003868:	6053      	str	r3, [r2, #4]
  hspi->State = HAL_SPI_STATE_READY;
 800386a:	2301      	movs	r3, #1
 800386c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
}
 8003870:	2000      	movs	r0, #0
 8003872:	bd10      	pop	{r4, pc}

08003874 <HAL_SPI_TxCpltCallback>:
 8003874:	4770      	bx	lr

08003876 <HAL_SPI_RxCpltCallback>:
 8003876:	4770      	bx	lr

08003878 <HAL_SPI_TxRxCpltCallback>:
 8003878:	4770      	bx	lr

0800387a <HAL_SPI_TxHalfCpltCallback>:
 800387a:	4770      	bx	lr

0800387c <SPI_DMAHalfTransmitCplt>:
{
 800387c:	b508      	push	{r3, lr}
  HAL_SPI_TxHalfCpltCallback(hspi);
 800387e:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8003880:	f7ff fffb 	bl	800387a <HAL_SPI_TxHalfCpltCallback>
 8003884:	bd08      	pop	{r3, pc}

08003886 <HAL_SPI_RxHalfCpltCallback>:
 8003886:	4770      	bx	lr

08003888 <SPI_DMAHalfReceiveCplt>:
{
 8003888:	b508      	push	{r3, lr}
  HAL_SPI_RxHalfCpltCallback(hspi);
 800388a:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800388c:	f7ff fffb 	bl	8003886 <HAL_SPI_RxHalfCpltCallback>
 8003890:	bd08      	pop	{r3, pc}

08003892 <HAL_SPI_TxRxHalfCpltCallback>:
 8003892:	4770      	bx	lr

08003894 <SPI_DMAHalfTransmitReceiveCplt>:
{
 8003894:	b508      	push	{r3, lr}
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8003896:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8003898:	f7ff fffb 	bl	8003892 <HAL_SPI_TxRxHalfCpltCallback>
 800389c:	bd08      	pop	{r3, pc}

0800389e <HAL_SPI_ErrorCallback>:
 800389e:	4770      	bx	lr

080038a0 <SPI_CloseTx_ISR>:
{
 80038a0:	b513      	push	{r0, r1, r4, lr}
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80038a2:	4b1e      	ldr	r3, [pc, #120]	; (800391c <SPI_CloseTx_ISR+0x7c>)
 80038a4:	f645 52c0 	movw	r2, #24000	; 0x5dc0
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	fbb3 f2f2 	udiv	r2, r3, r2
 80038ae:	2364      	movs	r3, #100	; 0x64
 80038b0:	4353      	muls	r3, r2
{
 80038b2:	4604      	mov	r4, r0
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80038b4:	9300      	str	r3, [sp, #0]
  tickstart = HAL_GetTick();
 80038b6:	f7fc fceb 	bl	8000290 <HAL_GetTick>
 80038ba:	4602      	mov	r2, r0
    if(count-- == 0U)
 80038bc:	9900      	ldr	r1, [sp, #0]
 80038be:	1e4b      	subs	r3, r1, #1
 80038c0:	9300      	str	r3, [sp, #0]
 80038c2:	6823      	ldr	r3, [r4, #0]
 80038c4:	bb19      	cbnz	r1, 800390e <SPI_CloseTx_ISR+0x6e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80038c6:	6d61      	ldr	r1, [r4, #84]	; 0x54
 80038c8:	f041 0120 	orr.w	r1, r1, #32
 80038cc:	6561      	str	r1, [r4, #84]	; 0x54
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80038ce:	6859      	ldr	r1, [r3, #4]
 80038d0:	f021 01a0 	bic.w	r1, r1, #160	; 0xa0
 80038d4:	6059      	str	r1, [r3, #4]
  if(SPI_CheckFlag_BSY(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80038d6:	4620      	mov	r0, r4
 80038d8:	2164      	movs	r1, #100	; 0x64
 80038da:	f7ff fa60 	bl	8002d9e <SPI_CheckFlag_BSY>
 80038de:	b118      	cbz	r0, 80038e8 <SPI_CloseTx_ISR+0x48>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80038e0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80038e2:	f043 0320 	orr.w	r3, r3, #32
 80038e6:	6563      	str	r3, [r4, #84]	; 0x54
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80038e8:	68a3      	ldr	r3, [r4, #8]
 80038ea:	b933      	cbnz	r3, 80038fa <SPI_CloseTx_ISR+0x5a>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80038ec:	9301      	str	r3, [sp, #4]
 80038ee:	6823      	ldr	r3, [r4, #0]
 80038f0:	68da      	ldr	r2, [r3, #12]
 80038f2:	9201      	str	r2, [sp, #4]
 80038f4:	689b      	ldr	r3, [r3, #8]
 80038f6:	9301      	str	r3, [sp, #4]
 80038f8:	9b01      	ldr	r3, [sp, #4]
  hspi->State = HAL_SPI_STATE_READY;
 80038fa:	2301      	movs	r3, #1
 80038fc:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003900:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_SPI_ErrorCallback(hspi);
 8003902:	4620      	mov	r0, r4
  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003904:	b13b      	cbz	r3, 8003916 <SPI_CloseTx_ISR+0x76>
    HAL_SPI_ErrorCallback(hspi);
 8003906:	f7ff ffca 	bl	800389e <HAL_SPI_ErrorCallback>
}
 800390a:	b002      	add	sp, #8
 800390c:	bd10      	pop	{r4, pc}
  while((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800390e:	6899      	ldr	r1, [r3, #8]
 8003910:	0789      	lsls	r1, r1, #30
 8003912:	d5d3      	bpl.n	80038bc <SPI_CloseTx_ISR+0x1c>
 8003914:	e7db      	b.n	80038ce <SPI_CloseTx_ISR+0x2e>
    HAL_SPI_TxCpltCallback(hspi);
 8003916:	f7ff ffad 	bl	8003874 <HAL_SPI_TxCpltCallback>
}
 800391a:	e7f6      	b.n	800390a <SPI_CloseTx_ISR+0x6a>
 800391c:	2000000c 	.word	0x2000000c

08003920 <SPI_TxISR_8BIT>:
{
 8003920:	b410      	push	{r4}
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 8003922:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8003924:	6801      	ldr	r1, [r0, #0]
 8003926:	1c54      	adds	r4, r2, #1
 8003928:	6304      	str	r4, [r0, #48]	; 0x30
 800392a:	7812      	ldrb	r2, [r2, #0]
 800392c:	730a      	strb	r2, [r1, #12]
  hspi->TxXferCount--;
 800392e:	8ec2      	ldrh	r2, [r0, #54]	; 0x36
 8003930:	3a01      	subs	r2, #1
 8003932:	b292      	uxth	r2, r2
 8003934:	86c2      	strh	r2, [r0, #54]	; 0x36
  if(hspi->TxXferCount == 0U)
 8003936:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
 8003938:	b29b      	uxth	r3, r3
 800393a:	b913      	cbnz	r3, 8003942 <SPI_TxISR_8BIT+0x22>
}
 800393c:	f85d 4b04 	ldr.w	r4, [sp], #4
    SPI_CloseTx_ISR(hspi);
 8003940:	e7ae      	b.n	80038a0 <SPI_CloseTx_ISR>
}
 8003942:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003946:	4770      	bx	lr

08003948 <SPI_TxISR_16BIT>:
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003948:	6b02      	ldr	r2, [r0, #48]	; 0x30
 800394a:	6801      	ldr	r1, [r0, #0]
{
 800394c:	b410      	push	{r4}
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800394e:	f832 4b02 	ldrh.w	r4, [r2], #2
 8003952:	60cc      	str	r4, [r1, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8003954:	6302      	str	r2, [r0, #48]	; 0x30
  hspi->TxXferCount--;
 8003956:	8ec2      	ldrh	r2, [r0, #54]	; 0x36
 8003958:	3a01      	subs	r2, #1
 800395a:	b292      	uxth	r2, r2
 800395c:	86c2      	strh	r2, [r0, #54]	; 0x36
  if(hspi->TxXferCount == 0U)
 800395e:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
 8003960:	b29b      	uxth	r3, r3
 8003962:	b913      	cbnz	r3, 800396a <SPI_TxISR_16BIT+0x22>
}
 8003964:	f85d 4b04 	ldr.w	r4, [sp], #4
    SPI_CloseTx_ISR(hspi);
 8003968:	e79a      	b.n	80038a0 <SPI_CloseTx_ISR>
}
 800396a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800396e:	4770      	bx	lr

08003970 <SPI_CloseRx_ISR>:
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8003970:	6803      	ldr	r3, [r0, #0]
{
 8003972:	b507      	push	{r0, r1, r2, lr}
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8003974:	685a      	ldr	r2, [r3, #4]
 8003976:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800397a:	605a      	str	r2, [r3, #4]
    if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800397c:	6842      	ldr	r2, [r0, #4]
 800397e:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8003982:	6882      	ldr	r2, [r0, #8]
 8003984:	d109      	bne.n	800399a <SPI_CloseRx_ISR+0x2a>
 8003986:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800398a:	d002      	beq.n	8003992 <SPI_CloseRx_ISR+0x22>
 800398c:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8003990:	d103      	bne.n	800399a <SPI_CloseRx_ISR+0x2a>
      __HAL_SPI_DISABLE(hspi);
 8003992:	6819      	ldr	r1, [r3, #0]
 8003994:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8003998:	6019      	str	r1, [r3, #0]
    if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800399a:	b92a      	cbnz	r2, 80039a8 <SPI_CloseRx_ISR+0x38>
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800399c:	9201      	str	r2, [sp, #4]
 800399e:	68da      	ldr	r2, [r3, #12]
 80039a0:	9201      	str	r2, [sp, #4]
 80039a2:	689b      	ldr	r3, [r3, #8]
 80039a4:	9301      	str	r3, [sp, #4]
 80039a6:	9b01      	ldr	r3, [sp, #4]
    hspi->State = HAL_SPI_STATE_READY;
 80039a8:	2301      	movs	r3, #1
 80039aa:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
      if(hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 80039ae:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80039b0:	b923      	cbnz	r3, 80039bc <SPI_CloseRx_ISR+0x4c>
        HAL_SPI_RxCpltCallback(hspi);
 80039b2:	f7ff ff60 	bl	8003876 <HAL_SPI_RxCpltCallback>
}
 80039b6:	b003      	add	sp, #12
 80039b8:	f85d fb04 	ldr.w	pc, [sp], #4
        HAL_SPI_ErrorCallback(hspi);
 80039bc:	f7ff ff6f 	bl	800389e <HAL_SPI_ErrorCallback>
}
 80039c0:	e7f9      	b.n	80039b6 <SPI_CloseRx_ISR+0x46>

080039c2 <SPI_RxISR_8BIT>:
  *hspi->pRxBuffPtr++ = (*(__IO uint8_t *)&hspi->Instance->DR);
 80039c2:	6b82      	ldr	r2, [r0, #56]	; 0x38
 80039c4:	1c51      	adds	r1, r2, #1
 80039c6:	6381      	str	r1, [r0, #56]	; 0x38
 80039c8:	6801      	ldr	r1, [r0, #0]
 80039ca:	7b09      	ldrb	r1, [r1, #12]
 80039cc:	7011      	strb	r1, [r2, #0]
  hspi->RxXferCount--;
 80039ce:	8fc2      	ldrh	r2, [r0, #62]	; 0x3e
 80039d0:	3a01      	subs	r2, #1
 80039d2:	b292      	uxth	r2, r2
 80039d4:	87c2      	strh	r2, [r0, #62]	; 0x3e
  if(hspi->RxXferCount == 0U)
 80039d6:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 80039d8:	b29b      	uxth	r3, r3
 80039da:	b903      	cbnz	r3, 80039de <SPI_RxISR_8BIT+0x1c>
    SPI_CloseRx_ISR(hspi);
 80039dc:	e7c8      	b.n	8003970 <SPI_CloseRx_ISR>
 80039de:	4770      	bx	lr

080039e0 <SPI_RxISR_16BIT>:
  *((uint16_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80039e0:	6802      	ldr	r2, [r0, #0]
 80039e2:	68d1      	ldr	r1, [r2, #12]
 80039e4:	6b82      	ldr	r2, [r0, #56]	; 0x38
 80039e6:	f822 1b02 	strh.w	r1, [r2], #2
  hspi->pRxBuffPtr += sizeof(uint16_t);
 80039ea:	6382      	str	r2, [r0, #56]	; 0x38
  hspi->RxXferCount--;
 80039ec:	8fc2      	ldrh	r2, [r0, #62]	; 0x3e
 80039ee:	3a01      	subs	r2, #1
 80039f0:	b292      	uxth	r2, r2
 80039f2:	87c2      	strh	r2, [r0, #62]	; 0x3e
  if(hspi->RxXferCount == 0U)
 80039f4:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 80039f6:	b29b      	uxth	r3, r3
 80039f8:	b903      	cbnz	r3, 80039fc <SPI_RxISR_16BIT+0x1c>
    SPI_CloseRx_ISR(hspi);
 80039fa:	e7b9      	b.n	8003970 <SPI_CloseRx_ISR>
 80039fc:	4770      	bx	lr

080039fe <SPI_CloseRxTx_ISR>:
{
 80039fe:	b513      	push	{r0, r1, r4, lr}
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8003a00:	4b24      	ldr	r3, [pc, #144]	; (8003a94 <SPI_CloseRxTx_ISR+0x96>)
{
 8003a02:	4604      	mov	r4, r0
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f645 52c0 	movw	r2, #24000	; 0x5dc0
 8003a0a:	fbb3 f2f2 	udiv	r2, r3, r2
 8003a0e:	2364      	movs	r3, #100	; 0x64
 8003a10:	4353      	muls	r3, r2
 8003a12:	9300      	str	r3, [sp, #0]
  tickstart = HAL_GetTick();
 8003a14:	f7fc fc3c 	bl	8000290 <HAL_GetTick>
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003a18:	6823      	ldr	r3, [r4, #0]
 8003a1a:	6859      	ldr	r1, [r3, #4]
 8003a1c:	f021 0120 	bic.w	r1, r1, #32
  tickstart = HAL_GetTick();
 8003a20:	4602      	mov	r2, r0
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003a22:	6059      	str	r1, [r3, #4]
    if(count-- == 0U)
 8003a24:	9900      	ldr	r1, [sp, #0]
 8003a26:	1e48      	subs	r0, r1, #1
 8003a28:	9000      	str	r0, [sp, #0]
 8003a2a:	bb21      	cbnz	r1, 8003a76 <SPI_CloseRxTx_ISR+0x78>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a2c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003a2e:	f043 0320 	orr.w	r3, r3, #32
 8003a32:	6563      	str	r3, [r4, #84]	; 0x54
  if(SPI_CheckFlag_BSY(hspi, SPI_DEFAULT_TIMEOUT, tickstart)!=HAL_OK)
 8003a34:	2164      	movs	r1, #100	; 0x64
 8003a36:	4620      	mov	r0, r4
 8003a38:	f7ff f9b1 	bl	8002d9e <SPI_CheckFlag_BSY>
 8003a3c:	b118      	cbz	r0, 8003a46 <SPI_CloseRxTx_ISR+0x48>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a3e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003a40:	f043 0320 	orr.w	r3, r3, #32
 8003a44:	6563      	str	r3, [r4, #84]	; 0x54
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003a46:	68a3      	ldr	r3, [r4, #8]
 8003a48:	b933      	cbnz	r3, 8003a58 <SPI_CloseRxTx_ISR+0x5a>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003a4a:	9301      	str	r3, [sp, #4]
 8003a4c:	6823      	ldr	r3, [r4, #0]
 8003a4e:	68da      	ldr	r2, [r3, #12]
 8003a50:	9201      	str	r2, [sp, #4]
 8003a52:	689b      	ldr	r3, [r3, #8]
 8003a54:	9301      	str	r3, [sp, #4]
 8003a56:	9b01      	ldr	r3, [sp, #4]
    if(hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8003a58:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003a5a:	b99b      	cbnz	r3, 8003a84 <SPI_CloseRxTx_ISR+0x86>
      if(hspi->State == HAL_SPI_STATE_BUSY_RX)
 8003a5c:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8003a60:	2b04      	cmp	r3, #4
 8003a62:	f04f 0301 	mov.w	r3, #1
      	hspi->State = HAL_SPI_STATE_READY;
 8003a66:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        HAL_SPI_RxCpltCallback(hspi);
 8003a6a:	4620      	mov	r0, r4
      if(hspi->State == HAL_SPI_STATE_BUSY_RX)
 8003a6c:	d107      	bne.n	8003a7e <SPI_CloseRxTx_ISR+0x80>
        HAL_SPI_RxCpltCallback(hspi);
 8003a6e:	f7ff ff02 	bl	8003876 <HAL_SPI_RxCpltCallback>
}
 8003a72:	b002      	add	sp, #8
 8003a74:	bd10      	pop	{r4, pc}
  while((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8003a76:	6899      	ldr	r1, [r3, #8]
 8003a78:	0789      	lsls	r1, r1, #30
 8003a7a:	d5d3      	bpl.n	8003a24 <SPI_CloseRxTx_ISR+0x26>
 8003a7c:	e7da      	b.n	8003a34 <SPI_CloseRxTx_ISR+0x36>
        HAL_SPI_TxRxCpltCallback(hspi);
 8003a7e:	f7ff fefb 	bl	8003878 <HAL_SPI_TxRxCpltCallback>
 8003a82:	e7f6      	b.n	8003a72 <SPI_CloseRxTx_ISR+0x74>
      hspi->State = HAL_SPI_STATE_READY;
 8003a84:	2301      	movs	r3, #1
 8003a86:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 8003a8a:	4620      	mov	r0, r4
 8003a8c:	f7ff ff07 	bl	800389e <HAL_SPI_ErrorCallback>
}
 8003a90:	e7ef      	b.n	8003a72 <SPI_CloseRxTx_ISR+0x74>
 8003a92:	bf00      	nop
 8003a94:	2000000c 	.word	0x2000000c

08003a98 <SPI_2linesTxISR_8BIT>:
{
 8003a98:	b410      	push	{r4}
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 8003a9a:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8003a9c:	6801      	ldr	r1, [r0, #0]
 8003a9e:	1c54      	adds	r4, r2, #1
 8003aa0:	6304      	str	r4, [r0, #48]	; 0x30
 8003aa2:	7812      	ldrb	r2, [r2, #0]
 8003aa4:	730a      	strb	r2, [r1, #12]
  hspi->TxXferCount--;
 8003aa6:	8ec2      	ldrh	r2, [r0, #54]	; 0x36
 8003aa8:	3a01      	subs	r2, #1
 8003aaa:	b292      	uxth	r2, r2
 8003aac:	86c2      	strh	r2, [r0, #54]	; 0x36
  if(hspi->TxXferCount == 0U)
 8003aae:	8ec2      	ldrh	r2, [r0, #54]	; 0x36
 8003ab0:	b292      	uxth	r2, r2
 8003ab2:	b952      	cbnz	r2, 8003aca <SPI_2linesTxISR_8BIT+0x32>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8003ab4:	6801      	ldr	r1, [r0, #0]
 8003ab6:	684a      	ldr	r2, [r1, #4]
 8003ab8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003abc:	604a      	str	r2, [r1, #4]
    if(hspi->RxXferCount == 0U)
 8003abe:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 8003ac0:	b29b      	uxth	r3, r3
 8003ac2:	b913      	cbnz	r3, 8003aca <SPI_2linesTxISR_8BIT+0x32>
}
 8003ac4:	f85d 4b04 	ldr.w	r4, [sp], #4
      SPI_CloseRxTx_ISR(hspi);
 8003ac8:	e799      	b.n	80039fe <SPI_CloseRxTx_ISR>
}
 8003aca:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003ace:	4770      	bx	lr

08003ad0 <SPI_2linesRxISR_8BIT>:
  *hspi->pRxBuffPtr++ = *((__IO uint8_t *)&hspi->Instance->DR);
 8003ad0:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8003ad2:	1c51      	adds	r1, r2, #1
 8003ad4:	6381      	str	r1, [r0, #56]	; 0x38
 8003ad6:	6801      	ldr	r1, [r0, #0]
 8003ad8:	7b09      	ldrb	r1, [r1, #12]
 8003ada:	7011      	strb	r1, [r2, #0]
  hspi->RxXferCount--;
 8003adc:	8fc2      	ldrh	r2, [r0, #62]	; 0x3e
 8003ade:	3a01      	subs	r2, #1
 8003ae0:	b292      	uxth	r2, r2
 8003ae2:	87c2      	strh	r2, [r0, #62]	; 0x3e
  if(hspi->RxXferCount == 0U)
 8003ae4:	8fc2      	ldrh	r2, [r0, #62]	; 0x3e
 8003ae6:	b292      	uxth	r2, r2
 8003ae8:	b942      	cbnz	r2, 8003afc <SPI_2linesRxISR_8BIT+0x2c>
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8003aea:	6801      	ldr	r1, [r0, #0]
 8003aec:	684a      	ldr	r2, [r1, #4]
 8003aee:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003af2:	604a      	str	r2, [r1, #4]
    if(hspi->TxXferCount == 0U)
 8003af4:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
 8003af6:	b29b      	uxth	r3, r3
 8003af8:	b903      	cbnz	r3, 8003afc <SPI_2linesRxISR_8BIT+0x2c>
      SPI_CloseRxTx_ISR(hspi);
 8003afa:	e780      	b.n	80039fe <SPI_CloseRxTx_ISR>
 8003afc:	4770      	bx	lr

08003afe <SPI_2linesTxISR_16BIT>:
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003afe:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8003b00:	6801      	ldr	r1, [r0, #0]
{
 8003b02:	b410      	push	{r4}
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003b04:	f832 4b02 	ldrh.w	r4, [r2], #2
 8003b08:	60cc      	str	r4, [r1, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b0a:	6302      	str	r2, [r0, #48]	; 0x30
  hspi->TxXferCount--;
 8003b0c:	8ec2      	ldrh	r2, [r0, #54]	; 0x36
 8003b0e:	3a01      	subs	r2, #1
 8003b10:	b292      	uxth	r2, r2
 8003b12:	86c2      	strh	r2, [r0, #54]	; 0x36
  if(hspi->TxXferCount == 0U)
 8003b14:	8ec2      	ldrh	r2, [r0, #54]	; 0x36
 8003b16:	b292      	uxth	r2, r2
 8003b18:	b94a      	cbnz	r2, 8003b2e <SPI_2linesTxISR_16BIT+0x30>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8003b1a:	684a      	ldr	r2, [r1, #4]
 8003b1c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b20:	604a      	str	r2, [r1, #4]
    if(hspi->RxXferCount == 0U)
 8003b22:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 8003b24:	b29b      	uxth	r3, r3
 8003b26:	b913      	cbnz	r3, 8003b2e <SPI_2linesTxISR_16BIT+0x30>
}
 8003b28:	f85d 4b04 	ldr.w	r4, [sp], #4
      SPI_CloseRxTx_ISR(hspi);
 8003b2c:	e767      	b.n	80039fe <SPI_CloseRxTx_ISR>
}
 8003b2e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003b32:	4770      	bx	lr

08003b34 <SPI_2linesRxISR_16BIT>:
  *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003b34:	6801      	ldr	r1, [r0, #0]
 8003b36:	6b82      	ldr	r2, [r0, #56]	; 0x38
{
 8003b38:	b410      	push	{r4}
  *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003b3a:	68cc      	ldr	r4, [r1, #12]
 8003b3c:	f822 4b02 	strh.w	r4, [r2], #2
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8003b40:	6382      	str	r2, [r0, #56]	; 0x38
  hspi->RxXferCount--;
 8003b42:	8fc2      	ldrh	r2, [r0, #62]	; 0x3e
 8003b44:	3a01      	subs	r2, #1
 8003b46:	b292      	uxth	r2, r2
 8003b48:	87c2      	strh	r2, [r0, #62]	; 0x3e
  if(hspi->RxXferCount == 0U)
 8003b4a:	8fc2      	ldrh	r2, [r0, #62]	; 0x3e
 8003b4c:	b292      	uxth	r2, r2
 8003b4e:	b94a      	cbnz	r2, 8003b64 <SPI_2linesRxISR_16BIT+0x30>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8003b50:	684a      	ldr	r2, [r1, #4]
 8003b52:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b56:	604a      	str	r2, [r1, #4]
    if(hspi->TxXferCount == 0U)
 8003b58:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
 8003b5a:	b29b      	uxth	r3, r3
 8003b5c:	b913      	cbnz	r3, 8003b64 <SPI_2linesRxISR_16BIT+0x30>
}
 8003b5e:	f85d 4b04 	ldr.w	r4, [sp], #4
      SPI_CloseRxTx_ISR(hspi);
 8003b62:	e74c      	b.n	80039fe <SPI_CloseRxTx_ISR>
}
 8003b64:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003b68:	4770      	bx	lr

08003b6a <SPI_DMAError>:
  SPI_HandleTypeDef* hspi = (SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003b6a:	6b80      	ldr	r0, [r0, #56]	; 0x38
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003b6c:	6802      	ldr	r2, [r0, #0]
{
 8003b6e:	b508      	push	{r3, lr}
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003b70:	6853      	ldr	r3, [r2, #4]
 8003b72:	f023 0303 	bic.w	r3, r3, #3
 8003b76:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003b78:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8003b7a:	f043 0310 	orr.w	r3, r3, #16
 8003b7e:	6543      	str	r3, [r0, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8003b80:	2301      	movs	r3, #1
 8003b82:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
  HAL_SPI_ErrorCallback(hspi);
 8003b86:	f7ff fe8a 	bl	800389e <HAL_SPI_ErrorCallback>
 8003b8a:	bd08      	pop	{r3, pc}

08003b8c <SPI_DMATransmitCplt>:
{
 8003b8c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003b8e:	4605      	mov	r5, r0
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003b90:	6b84      	ldr	r4, [r0, #56]	; 0x38
  tickstart = HAL_GetTick();
 8003b92:	f7fc fb7d 	bl	8000290 <HAL_GetTick>
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8003b96:	682b      	ldr	r3, [r5, #0]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	05db      	lsls	r3, r3, #23
  tickstart = HAL_GetTick();
 8003b9c:	4602      	mov	r2, r0
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8003b9e:	d422      	bmi.n	8003be6 <SPI_DMATransmitCplt+0x5a>
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003ba0:	6821      	ldr	r1, [r4, #0]
 8003ba2:	684b      	ldr	r3, [r1, #4]
 8003ba4:	f023 0302 	bic.w	r3, r3, #2
 8003ba8:	604b      	str	r3, [r1, #4]
    if(SPI_CheckFlag_BSY(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003baa:	4620      	mov	r0, r4
 8003bac:	2164      	movs	r1, #100	; 0x64
 8003bae:	f7ff f8f6 	bl	8002d9e <SPI_CheckFlag_BSY>
 8003bb2:	b118      	cbz	r0, 8003bbc <SPI_DMATransmitCplt+0x30>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003bb4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003bb6:	f043 0320 	orr.w	r3, r3, #32
 8003bba:	6563      	str	r3, [r4, #84]	; 0x54
    if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003bbc:	68a3      	ldr	r3, [r4, #8]
 8003bbe:	b933      	cbnz	r3, 8003bce <SPI_DMATransmitCplt+0x42>
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003bc0:	9301      	str	r3, [sp, #4]
 8003bc2:	6823      	ldr	r3, [r4, #0]
 8003bc4:	68da      	ldr	r2, [r3, #12]
 8003bc6:	9201      	str	r2, [sp, #4]
 8003bc8:	689b      	ldr	r3, [r3, #8]
 8003bca:	9301      	str	r3, [sp, #4]
 8003bcc:	9b01      	ldr	r3, [sp, #4]
    hspi->TxXferCount = 0U;
 8003bce:	2300      	movs	r3, #0
 8003bd0:	86e3      	strh	r3, [r4, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003bd8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003bda:	b123      	cbz	r3, 8003be6 <SPI_DMATransmitCplt+0x5a>
      HAL_SPI_ErrorCallback(hspi);
 8003bdc:	4620      	mov	r0, r4
 8003bde:	f7ff fe5e 	bl	800389e <HAL_SPI_ErrorCallback>
}
 8003be2:	b003      	add	sp, #12
 8003be4:	bd30      	pop	{r4, r5, pc}
  HAL_SPI_TxCpltCallback(hspi);
 8003be6:	4620      	mov	r0, r4
 8003be8:	f7ff fe44 	bl	8003874 <HAL_SPI_TxCpltCallback>
 8003bec:	e7f9      	b.n	8003be2 <SPI_DMATransmitCplt+0x56>

08003bee <SPI_DMAReceiveCplt>:
{
 8003bee:	b508      	push	{r3, lr}
 8003bf0:	4603      	mov	r3, r0
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003bf2:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	05db      	lsls	r3, r3, #23
 8003bfa:	d41d      	bmi.n	8003c38 <SPI_DMAReceiveCplt+0x4a>
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003bfc:	6803      	ldr	r3, [r0, #0]
 8003bfe:	685a      	ldr	r2, [r3, #4]
 8003c00:	f022 0203 	bic.w	r2, r2, #3
 8003c04:	605a      	str	r2, [r3, #4]
    if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003c06:	6842      	ldr	r2, [r0, #4]
 8003c08:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8003c0c:	d10a      	bne.n	8003c24 <SPI_DMAReceiveCplt+0x36>
 8003c0e:	6882      	ldr	r2, [r0, #8]
 8003c10:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8003c14:	d002      	beq.n	8003c1c <SPI_DMAReceiveCplt+0x2e>
 8003c16:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8003c1a:	d103      	bne.n	8003c24 <SPI_DMAReceiveCplt+0x36>
      __HAL_SPI_DISABLE(hspi);
 8003c1c:	681a      	ldr	r2, [r3, #0]
 8003c1e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c22:	601a      	str	r2, [r3, #0]
    hspi->RxXferCount = 0U;
 8003c24:	2300      	movs	r3, #0
 8003c26:	87c3      	strh	r3, [r0, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003c2e:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8003c30:	b113      	cbz	r3, 8003c38 <SPI_DMAReceiveCplt+0x4a>
      HAL_SPI_ErrorCallback(hspi);
 8003c32:	f7ff fe34 	bl	800389e <HAL_SPI_ErrorCallback>
      return;
 8003c36:	bd08      	pop	{r3, pc}
  HAL_SPI_RxCpltCallback(hspi);
 8003c38:	f7ff fe1d 	bl	8003876 <HAL_SPI_RxCpltCallback>
 8003c3c:	bd08      	pop	{r3, pc}

08003c3e <SPI_DMATransmitReceiveCplt>:
{
 8003c3e:	b538      	push	{r3, r4, r5, lr}
 8003c40:	4605      	mov	r5, r0
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003c42:	6b84      	ldr	r4, [r0, #56]	; 0x38
  tickstart = HAL_GetTick();
 8003c44:	f7fc fb24 	bl	8000290 <HAL_GetTick>
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8003c48:	682b      	ldr	r3, [r5, #0]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	05db      	lsls	r3, r3, #23
  tickstart = HAL_GetTick();
 8003c4e:	4602      	mov	r2, r0
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8003c50:	d419      	bmi.n	8003c86 <SPI_DMATransmitReceiveCplt+0x48>
    if(SPI_CheckFlag_BSY(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003c52:	2164      	movs	r1, #100	; 0x64
 8003c54:	4620      	mov	r0, r4
 8003c56:	f7ff f8a2 	bl	8002d9e <SPI_CheckFlag_BSY>
 8003c5a:	b118      	cbz	r0, 8003c64 <SPI_DMATransmitReceiveCplt+0x26>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c5c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003c5e:	f043 0320 	orr.w	r3, r3, #32
 8003c62:	6563      	str	r3, [r4, #84]	; 0x54
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003c64:	6822      	ldr	r2, [r4, #0]
 8003c66:	6853      	ldr	r3, [r2, #4]
 8003c68:	f023 0303 	bic.w	r3, r3, #3
 8003c6c:	6053      	str	r3, [r2, #4]
    hspi->TxXferCount = 0U;
 8003c6e:	2300      	movs	r3, #0
 8003c70:	86e3      	strh	r3, [r4, #54]	; 0x36
    hspi->RxXferCount = 0U;
 8003c72:	87e3      	strh	r3, [r4, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8003c74:	2301      	movs	r3, #1
 8003c76:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003c7a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003c7c:	b11b      	cbz	r3, 8003c86 <SPI_DMATransmitReceiveCplt+0x48>
      HAL_SPI_ErrorCallback(hspi);
 8003c7e:	4620      	mov	r0, r4
 8003c80:	f7ff fe0d 	bl	800389e <HAL_SPI_ErrorCallback>
      return;
 8003c84:	bd38      	pop	{r3, r4, r5, pc}
  HAL_SPI_TxRxCpltCallback(hspi);
 8003c86:	4620      	mov	r0, r4
 8003c88:	f7ff fdf6 	bl	8003878 <HAL_SPI_TxRxCpltCallback>
 8003c8c:	bd38      	pop	{r3, r4, r5, pc}

08003c8e <HAL_SPI_IRQHandler>:
  uint32_t itsource = hspi->Instance->CR2;
 8003c8e:	6803      	ldr	r3, [r0, #0]
{
 8003c90:	b530      	push	{r4, r5, lr}
  uint32_t itsource = hspi->Instance->CR2;
 8003c92:	6859      	ldr	r1, [r3, #4]
  uint32_t itflag   = hspi->Instance->SR;
 8003c94:	689a      	ldr	r2, [r3, #8]
  if(((itflag & SPI_FLAG_OVR) == RESET) &&
 8003c96:	f002 0541 	and.w	r5, r2, #65	; 0x41
 8003c9a:	2d01      	cmp	r5, #1
{
 8003c9c:	b085      	sub	sp, #20
 8003c9e:	4604      	mov	r4, r0
  if(((itflag & SPI_FLAG_OVR) == RESET) &&
 8003ca0:	d105      	bne.n	8003cae <HAL_SPI_IRQHandler+0x20>
     ((itflag & SPI_FLAG_RXNE) != RESET) && ((itsource & SPI_IT_RXNE) != RESET))
 8003ca2:	064d      	lsls	r5, r1, #25
 8003ca4:	d503      	bpl.n	8003cae <HAL_SPI_IRQHandler+0x20>
    hspi->RxISR(hspi);
 8003ca6:	6c03      	ldr	r3, [r0, #64]	; 0x40
    hspi->TxISR(hspi);
 8003ca8:	4798      	blx	r3
}
 8003caa:	b005      	add	sp, #20
 8003cac:	bd30      	pop	{r4, r5, pc}
  if(((itflag & SPI_FLAG_TXE) != RESET) && ((itsource & SPI_IT_TXE) != RESET))
 8003cae:	0795      	lsls	r5, r2, #30
 8003cb0:	d504      	bpl.n	8003cbc <HAL_SPI_IRQHandler+0x2e>
 8003cb2:	0608      	lsls	r0, r1, #24
 8003cb4:	d502      	bpl.n	8003cbc <HAL_SPI_IRQHandler+0x2e>
    hspi->TxISR(hspi);
 8003cb6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003cb8:	4620      	mov	r0, r4
 8003cba:	e7f5      	b.n	8003ca8 <HAL_SPI_IRQHandler+0x1a>
  if(((itflag & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE)) != RESET) && ((itsource & SPI_IT_ERR) != RESET))
 8003cbc:	f412 7fb0 	tst.w	r2, #352	; 0x160
 8003cc0:	d0f3      	beq.n	8003caa <HAL_SPI_IRQHandler+0x1c>
 8003cc2:	068d      	lsls	r5, r1, #26
 8003cc4:	d5f1      	bpl.n	8003caa <HAL_SPI_IRQHandler+0x1c>
    if((itflag & SPI_FLAG_OVR) != RESET)
 8003cc6:	0650      	lsls	r0, r2, #25
 8003cc8:	d50f      	bpl.n	8003cea <HAL_SPI_IRQHandler+0x5c>
      if(hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003cca:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8003cce:	2803      	cmp	r0, #3
 8003cd0:	f04f 0500 	mov.w	r5, #0
 8003cd4:	d041      	beq.n	8003d5a <HAL_SPI_IRQHandler+0xcc>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003cd6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003cd8:	f040 0004 	orr.w	r0, r0, #4
 8003cdc:	6560      	str	r0, [r4, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003cde:	9500      	str	r5, [sp, #0]
 8003ce0:	68d8      	ldr	r0, [r3, #12]
 8003ce2:	9000      	str	r0, [sp, #0]
 8003ce4:	6898      	ldr	r0, [r3, #8]
 8003ce6:	9000      	str	r0, [sp, #0]
 8003ce8:	9800      	ldr	r0, [sp, #0]
    if((itflag & SPI_FLAG_MODF) != RESET)
 8003cea:	0695      	lsls	r5, r2, #26
 8003cec:	d50c      	bpl.n	8003d08 <HAL_SPI_IRQHandler+0x7a>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003cee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003cf0:	f040 0001 	orr.w	r0, r0, #1
 8003cf4:	6560      	str	r0, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003cf6:	2000      	movs	r0, #0
 8003cf8:	9002      	str	r0, [sp, #8]
 8003cfa:	6898      	ldr	r0, [r3, #8]
 8003cfc:	9002      	str	r0, [sp, #8]
 8003cfe:	6818      	ldr	r0, [r3, #0]
 8003d00:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 8003d04:	6018      	str	r0, [r3, #0]
 8003d06:	9802      	ldr	r0, [sp, #8]
    if((itflag & SPI_FLAG_FRE) != RESET)
 8003d08:	05d0      	lsls	r0, r2, #23
 8003d0a:	d508      	bpl.n	8003d1e <HAL_SPI_IRQHandler+0x90>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8003d0c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8003d0e:	f042 0208 	orr.w	r2, r2, #8
 8003d12:	6562      	str	r2, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003d14:	2200      	movs	r2, #0
 8003d16:	9203      	str	r2, [sp, #12]
 8003d18:	689a      	ldr	r2, [r3, #8]
 8003d1a:	9203      	str	r2, [sp, #12]
 8003d1c:	9a03      	ldr	r2, [sp, #12]
    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d1e:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8003d20:	2a00      	cmp	r2, #0
 8003d22:	d0c2      	beq.n	8003caa <HAL_SPI_IRQHandler+0x1c>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003d24:	685a      	ldr	r2, [r3, #4]
 8003d26:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003d2a:	605a      	str	r2, [r3, #4]
      hspi->State = HAL_SPI_STATE_READY;
 8003d2c:	2201      	movs	r2, #1
 8003d2e:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN))||(HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003d32:	078a      	lsls	r2, r1, #30
 8003d34:	d018      	beq.n	8003d68 <HAL_SPI_IRQHandler+0xda>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003d36:	685a      	ldr	r2, [r3, #4]
        if(hspi->hdmarx != NULL)
 8003d38:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003d3a:	f022 0203 	bic.w	r2, r2, #3
 8003d3e:	605a      	str	r2, [r3, #4]
        if(hspi->hdmarx != NULL)
 8003d40:	b118      	cbz	r0, 8003d4a <HAL_SPI_IRQHandler+0xbc>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003d42:	4b0b      	ldr	r3, [pc, #44]	; (8003d70 <HAL_SPI_IRQHandler+0xe2>)
 8003d44:	6503      	str	r3, [r0, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmarx);
 8003d46:	f7fd fde6 	bl	8001916 <HAL_DMA_Abort_IT>
        if(hspi->hdmatx != NULL)
 8003d4a:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8003d4c:	2800      	cmp	r0, #0
 8003d4e:	d0ac      	beq.n	8003caa <HAL_SPI_IRQHandler+0x1c>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003d50:	4b07      	ldr	r3, [pc, #28]	; (8003d70 <HAL_SPI_IRQHandler+0xe2>)
 8003d52:	6503      	str	r3, [r0, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmatx);
 8003d54:	f7fd fddf 	bl	8001916 <HAL_DMA_Abort_IT>
 8003d58:	e7a7      	b.n	8003caa <HAL_SPI_IRQHandler+0x1c>
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003d5a:	9501      	str	r5, [sp, #4]
 8003d5c:	68da      	ldr	r2, [r3, #12]
 8003d5e:	9201      	str	r2, [sp, #4]
 8003d60:	689b      	ldr	r3, [r3, #8]
 8003d62:	9301      	str	r3, [sp, #4]
 8003d64:	9b01      	ldr	r3, [sp, #4]
        return;
 8003d66:	e7a0      	b.n	8003caa <HAL_SPI_IRQHandler+0x1c>
        HAL_SPI_ErrorCallback(hspi);
 8003d68:	4620      	mov	r0, r4
 8003d6a:	f7ff fd98 	bl	800389e <HAL_SPI_ErrorCallback>
 8003d6e:	e79c      	b.n	8003caa <HAL_SPI_IRQHandler+0x1c>
 8003d70:	08003d75 	.word	0x08003d75

08003d74 <SPI_DMAAbortOnError>:
{
 8003d74:	b508      	push	{r3, lr}
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003d76:	6b80      	ldr	r0, [r0, #56]	; 0x38
  hspi->RxXferCount = 0U;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	87c3      	strh	r3, [r0, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8003d7c:	86c3      	strh	r3, [r0, #54]	; 0x36
  HAL_SPI_ErrorCallback(hspi);
 8003d7e:	f7ff fd8e 	bl	800389e <HAL_SPI_ErrorCallback>
 8003d82:	bd08      	pop	{r3, pc}

08003d84 <HAL_SPI_AbortCpltCallback>:
{
 8003d84:	4770      	bx	lr

08003d86 <HAL_SPI_Abort_IT>:
  if(HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 8003d86:	6803      	ldr	r3, [r0, #0]
{
 8003d88:	b537      	push	{r0, r1, r2, r4, r5, lr}
  if(HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 8003d8a:	685a      	ldr	r2, [r3, #4]
 8003d8c:	0611      	lsls	r1, r2, #24
    hspi->TxISR = SPI_AbortTx_ISR;
 8003d8e:	bf44      	itt	mi
 8003d90:	4a35      	ldrmi	r2, [pc, #212]	; (8003e68 <HAL_SPI_Abort_IT+0xe2>)
 8003d92:	6442      	strmi	r2, [r0, #68]	; 0x44
  if(HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 8003d94:	685a      	ldr	r2, [r3, #4]
 8003d96:	0652      	lsls	r2, r2, #25
    hspi->RxISR = SPI_AbortRx_ISR;
 8003d98:	bf44      	itt	mi
 8003d9a:	4a34      	ldrmi	r2, [pc, #208]	; (8003e6c <HAL_SPI_Abort_IT+0xe6>)
 8003d9c:	6402      	strmi	r2, [r0, #64]	; 0x40
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8003d9e:	685a      	ldr	r2, [r3, #4]
{
 8003da0:	4604      	mov	r4, r0
  if(hspi->hdmatx != NULL)
 8003da2:	6c80      	ldr	r0, [r0, #72]	; 0x48
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8003da4:	f022 0220 	bic.w	r2, r2, #32
 8003da8:	605a      	str	r2, [r3, #4]
  if(hspi->hdmatx != NULL)
 8003daa:	b128      	cbz	r0, 8003db8 <HAL_SPI_Abort_IT+0x32>
    if(HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 8003dac:	685a      	ldr	r2, [r3, #4]
 8003dae:	f012 0202 	ands.w	r2, r2, #2
      hspi->hdmatx->XferAbortCallback = SPI_DMATxAbortCallback;
 8003db2:	bf18      	it	ne
 8003db4:	4a2e      	ldrne	r2, [pc, #184]	; (8003e70 <HAL_SPI_Abort_IT+0xea>)
      hspi->hdmatx->XferAbortCallback = NULL;
 8003db6:	6502      	str	r2, [r0, #80]	; 0x50
  if(hspi->hdmarx != NULL)
 8003db8:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8003dba:	b129      	cbz	r1, 8003dc8 <HAL_SPI_Abort_IT+0x42>
    if(HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8003dbc:	685a      	ldr	r2, [r3, #4]
 8003dbe:	f012 0201 	ands.w	r2, r2, #1
      hspi->hdmarx->XferAbortCallback = SPI_DMARxAbortCallback;
 8003dc2:	bf18      	it	ne
 8003dc4:	4a2b      	ldrne	r2, [pc, #172]	; (8003e74 <HAL_SPI_Abort_IT+0xee>)
      hspi->hdmarx->XferAbortCallback = NULL;
 8003dc6:	650a      	str	r2, [r1, #80]	; 0x50
  if((HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN)) && (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN)))
 8003dc8:	685a      	ldr	r2, [r3, #4]
 8003dca:	0795      	lsls	r5, r2, #30
 8003dcc:	d514      	bpl.n	8003df8 <HAL_SPI_Abort_IT+0x72>
 8003dce:	685b      	ldr	r3, [r3, #4]
 8003dd0:	07d9      	lsls	r1, r3, #31
 8003dd2:	d511      	bpl.n	8003df8 <HAL_SPI_Abort_IT+0x72>
    if(hspi->hdmatx != NULL)
 8003dd4:	b130      	cbz	r0, 8003de4 <HAL_SPI_Abort_IT+0x5e>
      if(HAL_DMA_Abort_IT(hspi->hdmatx) != HAL_OK)
 8003dd6:	f7fd fd9e 	bl	8001916 <HAL_DMA_Abort_IT>
 8003dda:	2800      	cmp	r0, #0
 8003ddc:	d03e      	beq.n	8003e5c <HAL_SPI_Abort_IT+0xd6>
        hspi->hdmatx->XferAbortCallback = NULL;
 8003dde:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8003de0:	2200      	movs	r2, #0
 8003de2:	651a      	str	r2, [r3, #80]	; 0x50
  abortcplt = 1U;
 8003de4:	2501      	movs	r5, #1
    if(hspi->hdmarx != NULL)
 8003de6:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8003de8:	b138      	cbz	r0, 8003dfa <HAL_SPI_Abort_IT+0x74>
      if(HAL_DMA_Abort_IT(hspi->hdmarx)!=  HAL_OK)
 8003dea:	f7fd fd94 	bl	8001916 <HAL_DMA_Abort_IT>
 8003dee:	2800      	cmp	r0, #0
 8003df0:	d036      	beq.n	8003e60 <HAL_SPI_Abort_IT+0xda>
        hspi->hdmarx->XferAbortCallback = NULL;
 8003df2:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8003df4:	2200      	movs	r2, #0
 8003df6:	651a      	str	r2, [r3, #80]	; 0x50
  abortcplt = 1U;
 8003df8:	2501      	movs	r5, #1
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 8003dfa:	6823      	ldr	r3, [r4, #0]
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	079a      	lsls	r2, r3, #30
 8003e00:	d508      	bpl.n	8003e14 <HAL_SPI_Abort_IT+0x8e>
    if(hspi->hdmatx != NULL)
 8003e02:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8003e04:	b130      	cbz	r0, 8003e14 <HAL_SPI_Abort_IT+0x8e>
      if(HAL_DMA_Abort_IT(hspi->hdmatx) != HAL_OK)
 8003e06:	f7fd fd86 	bl	8001916 <HAL_DMA_Abort_IT>
 8003e0a:	2800      	cmp	r0, #0
 8003e0c:	d02a      	beq.n	8003e64 <HAL_SPI_Abort_IT+0xde>
        hspi->hdmatx->XferAbortCallback = NULL;
 8003e0e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8003e10:	2200      	movs	r2, #0
 8003e12:	651a      	str	r2, [r3, #80]	; 0x50
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8003e14:	6823      	ldr	r3, [r4, #0]
 8003e16:	685b      	ldr	r3, [r3, #4]
 8003e18:	07db      	lsls	r3, r3, #31
 8003e1a:	d507      	bpl.n	8003e2c <HAL_SPI_Abort_IT+0xa6>
    if(hspi->hdmarx != NULL)
 8003e1c:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8003e1e:	b128      	cbz	r0, 8003e2c <HAL_SPI_Abort_IT+0xa6>
      if(HAL_DMA_Abort_IT(hspi->hdmarx)!=  HAL_OK)
 8003e20:	f7fd fd79 	bl	8001916 <HAL_DMA_Abort_IT>
 8003e24:	b1b8      	cbz	r0, 8003e56 <HAL_SPI_Abort_IT+0xd0>
        hspi->hdmarx->XferAbortCallback = NULL;
 8003e26:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8003e28:	2200      	movs	r2, #0
 8003e2a:	651a      	str	r2, [r3, #80]	; 0x50
  if(abortcplt == 1U)
 8003e2c:	b19d      	cbz	r5, 8003e56 <HAL_SPI_Abort_IT+0xd0>
    hspi->RxXferCount = 0U;
 8003e2e:	2300      	movs	r3, #0
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003e30:	6822      	ldr	r2, [r4, #0]
    hspi->RxXferCount = 0U;
 8003e32:	87e3      	strh	r3, [r4, #62]	; 0x3e
    hspi->TxXferCount = 0U;
 8003e34:	86e3      	strh	r3, [r4, #54]	; 0x36
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003e36:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003e38:	9300      	str	r3, [sp, #0]
 8003e3a:	68d1      	ldr	r1, [r2, #12]
 8003e3c:	9100      	str	r1, [sp, #0]
 8003e3e:	6891      	ldr	r1, [r2, #8]
 8003e40:	9100      	str	r1, [sp, #0]
 8003e42:	9900      	ldr	r1, [sp, #0]
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003e44:	9301      	str	r3, [sp, #4]
 8003e46:	6893      	ldr	r3, [r2, #8]
 8003e48:	9301      	str	r3, [sp, #4]
 8003e4a:	9b01      	ldr	r3, [sp, #4]
    hspi->State = HAL_SPI_STATE_READY;
 8003e4c:	f884 5051 	strb.w	r5, [r4, #81]	; 0x51
    HAL_SPI_AbortCpltCallback(hspi);
 8003e50:	4620      	mov	r0, r4
 8003e52:	f7ff ff97 	bl	8003d84 <HAL_SPI_AbortCpltCallback>
}
 8003e56:	2000      	movs	r0, #0
 8003e58:	b003      	add	sp, #12
 8003e5a:	bd30      	pop	{r4, r5, pc}
        abortcplt = 0U;
 8003e5c:	4605      	mov	r5, r0
 8003e5e:	e7c2      	b.n	8003de6 <HAL_SPI_Abort_IT+0x60>
        abortcplt = 0U;
 8003e60:	4605      	mov	r5, r0
 8003e62:	e7ca      	b.n	8003dfa <HAL_SPI_Abort_IT+0x74>
        abortcplt = 0U;
 8003e64:	4605      	mov	r5, r0
 8003e66:	e7d5      	b.n	8003e14 <HAL_SPI_Abort_IT+0x8e>
 8003e68:	08002cfd 	.word	0x08002cfd
 8003e6c:	08002cad 	.word	0x08002cad
 8003e70:	08003ec7 	.word	0x08003ec7
 8003e74:	08003e79 	.word	0x08003e79

08003e78 <SPI_DMARxAbortCallback>:
{
 8003e78:	b507      	push	{r0, r1, r2, lr}
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003e7a:	6b80      	ldr	r0, [r0, #56]	; 0x38
  __HAL_SPI_DISABLE(hspi);
 8003e7c:	6802      	ldr	r2, [r0, #0]
  hspi->hdmarx->XferAbortCallback = NULL;
 8003e7e:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
  __HAL_SPI_DISABLE(hspi);
 8003e80:	6813      	ldr	r3, [r2, #0]
 8003e82:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003e86:	6013      	str	r3, [r2, #0]
  hspi->hdmarx->XferAbortCallback = NULL;
 8003e88:	2300      	movs	r3, #0
 8003e8a:	650b      	str	r3, [r1, #80]	; 0x50
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8003e8c:	6851      	ldr	r1, [r2, #4]
 8003e8e:	f021 0101 	bic.w	r1, r1, #1
 8003e92:	6051      	str	r1, [r2, #4]
  if(hspi->hdmatx != NULL)
 8003e94:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8003e96:	b109      	cbz	r1, 8003e9c <SPI_DMARxAbortCallback+0x24>
    if(hspi->hdmatx->XferAbortCallback != NULL)
 8003e98:	6d09      	ldr	r1, [r1, #80]	; 0x50
 8003e9a:	b989      	cbnz	r1, 8003ec0 <SPI_DMARxAbortCallback+0x48>
  hspi->RxXferCount = 0U;
 8003e9c:	87c3      	strh	r3, [r0, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8003e9e:	86c3      	strh	r3, [r0, #54]	; 0x36
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003ea0:	6543      	str	r3, [r0, #84]	; 0x54
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003ea2:	9300      	str	r3, [sp, #0]
 8003ea4:	68d1      	ldr	r1, [r2, #12]
 8003ea6:	9100      	str	r1, [sp, #0]
 8003ea8:	6891      	ldr	r1, [r2, #8]
 8003eaa:	9100      	str	r1, [sp, #0]
 8003eac:	9900      	ldr	r1, [sp, #0]
  __HAL_SPI_CLEAR_FREFLAG(hspi);  
 8003eae:	9301      	str	r3, [sp, #4]
 8003eb0:	6893      	ldr	r3, [r2, #8]
 8003eb2:	9301      	str	r3, [sp, #4]
 8003eb4:	9b01      	ldr	r3, [sp, #4]
  hspi->State  = HAL_SPI_STATE_READY;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
  HAL_SPI_AbortCpltCallback(hspi);
 8003ebc:	f7ff ff62 	bl	8003d84 <HAL_SPI_AbortCpltCallback>
}
 8003ec0:	b003      	add	sp, #12
 8003ec2:	f85d fb04 	ldr.w	pc, [sp], #4

08003ec6 <SPI_DMATxAbortCallback>:
{
 8003ec6:	b507      	push	{r0, r1, r2, lr}
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8003ec8:	4b18      	ldr	r3, [pc, #96]	; (8003f2c <SPI_DMATxAbortCallback+0x66>)
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003eca:	6b80      	ldr	r0, [r0, #56]	; 0x38
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f645 52c0 	movw	r2, #24000	; 0x5dc0
 8003ed2:	fbb3 f2f2 	udiv	r2, r3, r2
 8003ed6:	2364      	movs	r3, #100	; 0x64
 8003ed8:	4353      	muls	r3, r2
 8003eda:	9300      	str	r3, [sp, #0]
  hspi->hdmatx->XferAbortCallback = NULL;
 8003edc:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8003ede:	2200      	movs	r2, #0
 8003ee0:	651a      	str	r2, [r3, #80]	; 0x50
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN );
 8003ee2:	6803      	ldr	r3, [r0, #0]
 8003ee4:	685a      	ldr	r2, [r3, #4]
 8003ee6:	f022 0202 	bic.w	r2, r2, #2
 8003eea:	605a      	str	r2, [r3, #4]
    if(count-- == 0U)
 8003eec:	9a00      	ldr	r2, [sp, #0]
 8003eee:	1e51      	subs	r1, r2, #1
 8003ef0:	9100      	str	r1, [sp, #0]
 8003ef2:	b9ba      	cbnz	r2, 8003f24 <SPI_DMATxAbortCallback+0x5e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ef4:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8003ef6:	f042 0220 	orr.w	r2, r2, #32
 8003efa:	6542      	str	r2, [r0, #84]	; 0x54
  if(hspi->hdmarx != NULL)
 8003efc:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8003efe:	b10a      	cbz	r2, 8003f04 <SPI_DMATxAbortCallback+0x3e>
    if(hspi->hdmarx->XferAbortCallback != NULL)
 8003f00:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003f02:	b962      	cbnz	r2, 8003f1e <SPI_DMATxAbortCallback+0x58>
  hspi->RxXferCount = 0U;
 8003f04:	2200      	movs	r2, #0
 8003f06:	87c2      	strh	r2, [r0, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8003f08:	86c2      	strh	r2, [r0, #54]	; 0x36
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003f0a:	6542      	str	r2, [r0, #84]	; 0x54
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003f0c:	9201      	str	r2, [sp, #4]
 8003f0e:	689b      	ldr	r3, [r3, #8]
 8003f10:	9301      	str	r3, [sp, #4]
 8003f12:	9b01      	ldr	r3, [sp, #4]
  hspi->State  = HAL_SPI_STATE_READY;
 8003f14:	2301      	movs	r3, #1
 8003f16:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
  HAL_SPI_AbortCpltCallback(hspi);
 8003f1a:	f7ff ff33 	bl	8003d84 <HAL_SPI_AbortCpltCallback>
}
 8003f1e:	b003      	add	sp, #12
 8003f20:	f85d fb04 	ldr.w	pc, [sp], #4
  while((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8003f24:	689a      	ldr	r2, [r3, #8]
 8003f26:	0792      	lsls	r2, r2, #30
 8003f28:	d5e0      	bpl.n	8003eec <SPI_DMATxAbortCallback+0x26>
 8003f2a:	e7e7      	b.n	8003efc <SPI_DMATxAbortCallback+0x36>
 8003f2c:	2000000c 	.word	0x2000000c

08003f30 <HAL_SPI_GetState>:
  return hspi->State;
 8003f30:	f890 0051 	ldrb.w	r0, [r0, #81]	; 0x51
}
 8003f34:	4770      	bx	lr

08003f36 <HAL_SPI_GetError>:
  return hspi->ErrorCode;
 8003f36:	6d40      	ldr	r0, [r0, #84]	; 0x54
}
 8003f38:	4770      	bx	lr
 8003f3a:	bf00      	nop

08003f3c <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;  

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f3c:	6a03      	ldr	r3, [r0, #32]
 8003f3e:	f023 0301 	bic.w	r3, r3, #1
 8003f42:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f44:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8003f46:	6842      	ldr	r2, [r0, #4]
{
 8003f48:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f4a:	6984      	ldr	r4, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f4c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003f4e:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8003f52:	4325      	orrs	r5, r4
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003f54:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8003f56:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8003f5a:	4323      	orrs	r3, r4

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8003f5c:	4c0c      	ldr	r4, [pc, #48]	; (8003f90 <TIM_OC1_SetConfig+0x54>)
 8003f5e:	42a0      	cmp	r0, r4
 8003f60:	d009      	beq.n	8003f76 <TIM_OC1_SetConfig+0x3a>
 8003f62:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003f66:	42a0      	cmp	r0, r4
 8003f68:	d005      	beq.n	8003f76 <TIM_OC1_SetConfig+0x3a>
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f6a:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003f6c:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003f6e:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8003f70:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8003f72:	6203      	str	r3, [r0, #32]
} 
 8003f74:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= OC_Config->OCNPolarity;
 8003f76:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= OC_Config->OCNIdleState;
 8003f78:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC1NP;
 8003f7a:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8003f7e:	4323      	orrs	r3, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 8003f80:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003f82:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8003f86:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8003f88:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8003f8c:	4322      	orrs	r2, r4
 8003f8e:	e7ec      	b.n	8003f6a <TIM_OC1_SetConfig+0x2e>
 8003f90:	40010000 	.word	0x40010000

08003f94 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003f94:	6a03      	ldr	r3, [r0, #32]
 8003f96:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003f9a:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f9c:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8003f9e:	6842      	ldr	r2, [r0, #4]
{
 8003fa0:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003fa2:	69c4      	ldr	r4, [r0, #28]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003fa4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8003fa6:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8003faa:	4325      	orrs	r5, r4
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003fac:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8003fae:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003fb2:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8003fb6:	4c0e      	ldr	r4, [pc, #56]	; (8003ff0 <TIM_OC3_SetConfig+0x5c>)
 8003fb8:	42a0      	cmp	r0, r4
 8003fba:	d009      	beq.n	8003fd0 <TIM_OC3_SetConfig+0x3c>
 8003fbc:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003fc0:	42a0      	cmp	r0, r4
 8003fc2:	d005      	beq.n	8003fd0 <TIM_OC3_SetConfig+0x3c>
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003fc4:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003fc6:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8003fc8:	61c5      	str	r5, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8003fca:	63c2      	str	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003fcc:	6203      	str	r3, [r0, #32]
}
 8003fce:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003fd0:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003fd2:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC3NP;
 8003fd4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003fd8:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003fdc:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003fde:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003fe2:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8003fe4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003fe8:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
 8003fec:	e7ea      	b.n	8003fc4 <TIM_OC3_SetConfig+0x30>
 8003fee:	bf00      	nop
 8003ff0:	40010000 	.word	0x40010000

08003ff4 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003ff4:	6a03      	ldr	r3, [r0, #32]
 8003ff6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003ffa:	6203      	str	r3, [r0, #32]
{
 8003ffc:	b530      	push	{r4, r5, lr}
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ffe:	6a04      	ldr	r4, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8004000:	6843      	ldr	r3, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004002:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004004:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004006:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800400a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800400e:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8004010:	f424 5400 	bic.w	r4, r4, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004014:	ea44 3405 	orr.w	r4, r4, r5, lsl #12
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8004018:	4d09      	ldr	r5, [pc, #36]	; (8004040 <TIM_OC4_SetConfig+0x4c>)
 800401a:	42a8      	cmp	r0, r5
 800401c:	d009      	beq.n	8004032 <TIM_OC4_SetConfig+0x3e>
 800401e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004022:	42a8      	cmp	r0, r5
 8004024:	d005      	beq.n	8004032 <TIM_OC4_SetConfig+0x3e>
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004026:	6043      	str	r3, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004028:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 800402a:	61c2      	str	r2, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 800402c:	6403      	str	r3, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800402e:	6204      	str	r4, [r0, #32]
}
 8004030:	bd30      	pop	{r4, r5, pc}
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004032:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004034:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004038:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 800403c:	e7f3      	b.n	8004026 <TIM_OC4_SetConfig+0x32>
 800403e:	bf00      	nop
 8004040:	40010000 	.word	0x40010000

08004044 <TIM_SlaveTimer_SetConfig>:
  uint32_t tmpsmcr = 0U;
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;

 /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004044:	6803      	ldr	r3, [r0, #0]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8004046:	6848      	ldr	r0, [r1, #4]
  tmpsmcr = htim->Instance->SMCR;
 8004048:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800404a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
{
 800404e:	b530      	push	{r4, r5, lr}
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8004050:	4302      	orrs	r2, r0

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8004052:	680c      	ldr	r4, [r1, #0]
  tmpsmcr &= ~TIM_SMCR_SMS;
 8004054:	f022 0207 	bic.w	r2, r2, #7
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8004058:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
  
  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800405a:	2850      	cmp	r0, #80	; 0x50
  htim->Instance->SMCR = tmpsmcr;
 800405c:	609a      	str	r2, [r3, #8]
  switch (sSlaveConfig->InputTrigger)
 800405e:	d021      	beq.n	80040a4 <TIM_SlaveTimer_SetConfig+0x60>
 8004060:	d802      	bhi.n	8004068 <TIM_SlaveTimer_SetConfig+0x24>
 8004062:	2840      	cmp	r0, #64	; 0x40
 8004064:	d010      	beq.n	8004088 <TIM_SlaveTimer_SetConfig+0x44>
 8004066:	bd30      	pop	{r4, r5, pc}
 8004068:	2860      	cmp	r0, #96	; 0x60
 800406a:	d02d      	beq.n	80040c8 <TIM_SlaveTimer_SetConfig+0x84>
 800406c:	2870      	cmp	r0, #112	; 0x70
 800406e:	d13d      	bne.n	80040ec <TIM_SlaveTimer_SetConfig+0xa8>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8004070:	68ca      	ldr	r2, [r1, #12]
 8004072:	688c      	ldr	r4, [r1, #8]
  tmpsmcr = TIMx->SMCR;
 8004074:	6898      	ldr	r0, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8004076:	6909      	ldr	r1, [r1, #16]
 8004078:	4322      	orrs	r2, r4
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800407a:	f420 407f 	bic.w	r0, r0, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800407e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004082:	4302      	orrs	r2, r0

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004084:	609a      	str	r2, [r3, #8]
 8004086:	bd30      	pop	{r4, r5, pc}
      tmpccer = htim->Instance->CCER;
 8004088:	6a18      	ldr	r0, [r3, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800408a:	6a1a      	ldr	r2, [r3, #32]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800408c:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800408e:	f022 0201 	bic.w	r2, r2, #1
 8004092:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;    
 8004094:	699a      	ldr	r2, [r3, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004096:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800409a:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 800409e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;                               
 80040a0:	6218      	str	r0, [r3, #32]
    break;
 80040a2:	bd30      	pop	{r4, r5, pc}
      TIM_TI1_ConfigInputStage(htim->Instance,
 80040a4:	6888      	ldr	r0, [r1, #8]
 80040a6:	690d      	ldr	r5, [r1, #16]
  tmpccer = TIMx->CCER;
 80040a8:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80040aa:	6a1c      	ldr	r4, [r3, #32]
 80040ac:	f024 0401 	bic.w	r4, r4, #1
 80040b0:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 80040b2:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80040b4:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80040b8:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80040bc:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccer |= TIM_ICPolarity;
 80040c0:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 80040c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80040c4:	6219      	str	r1, [r3, #32]
 80040c6:	bd30      	pop	{r4, r5, pc}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80040c8:	6a18      	ldr	r0, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80040ca:	688c      	ldr	r4, [r1, #8]
 80040cc:	690d      	ldr	r5, [r1, #16]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80040ce:	f020 0010 	bic.w	r0, r0, #16
 80040d2:	6218      	str	r0, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80040d4:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 80040d6:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80040d8:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80040dc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80040e0:	ea41 3105 	orr.w	r1, r1, r5, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 80040e4:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 80040e8:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 80040ea:	621a      	str	r2, [r3, #32]
 80040ec:	bd30      	pop	{r4, r5, pc}
 80040ee:	4770      	bx	lr
 80040f0:	4770      	bx	lr

080040f2 <HAL_TIM_Base_DeInit>:
  htim->State = HAL_TIM_STATE_BUSY;
 80040f2:	2302      	movs	r3, #2
{  
 80040f4:	b510      	push	{r4, lr}
  htim->State = HAL_TIM_STATE_BUSY;
 80040f6:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_TIM_DISABLE(htim);
 80040fa:	6803      	ldr	r3, [r0, #0]
 80040fc:	6a19      	ldr	r1, [r3, #32]
 80040fe:	f241 1211 	movw	r2, #4369	; 0x1111
 8004102:	4211      	tst	r1, r2
{  
 8004104:	4604      	mov	r4, r0
  __HAL_TIM_DISABLE(htim);
 8004106:	d108      	bne.n	800411a <HAL_TIM_Base_DeInit+0x28>
 8004108:	6a19      	ldr	r1, [r3, #32]
 800410a:	f240 4244 	movw	r2, #1092	; 0x444
 800410e:	4211      	tst	r1, r2
 8004110:	bf02      	ittt	eq
 8004112:	681a      	ldreq	r2, [r3, #0]
 8004114:	f022 0201 	biceq.w	r2, r2, #1
 8004118:	601a      	streq	r2, [r3, #0]
  HAL_TIM_Base_MspDeInit(htim);
 800411a:	4620      	mov	r0, r4
 800411c:	f012 f86c 	bl	80161f8 <HAL_TIM_Base_MspDeInit>
  htim->State = HAL_TIM_STATE_RESET; 
 8004120:	2000      	movs	r0, #0
 8004122:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim);
 8004126:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 800412a:	bd10      	pop	{r4, pc}

0800412c <HAL_TIM_Base_Start>:
  __HAL_TIM_ENABLE(htim);
 800412c:	6802      	ldr	r2, [r0, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 800412e:	2302      	movs	r3, #2
 8004130:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_TIM_ENABLE(htim);
 8004134:	6813      	ldr	r3, [r2, #0]
 8004136:	f043 0301 	orr.w	r3, r3, #1
 800413a:	6013      	str	r3, [r2, #0]
  htim->State= HAL_TIM_STATE_READY;
 800413c:	2301      	movs	r3, #1
 800413e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
}
 8004142:	2000      	movs	r0, #0
 8004144:	4770      	bx	lr

08004146 <HAL_TIM_Base_Stop>:
  htim->State= HAL_TIM_STATE_BUSY;
 8004146:	2302      	movs	r3, #2
 8004148:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_TIM_DISABLE(htim);
 800414c:	6803      	ldr	r3, [r0, #0]
 800414e:	6a19      	ldr	r1, [r3, #32]
 8004150:	f241 1211 	movw	r2, #4369	; 0x1111
 8004154:	4211      	tst	r1, r2
 8004156:	d108      	bne.n	800416a <HAL_TIM_Base_Stop+0x24>
 8004158:	6a19      	ldr	r1, [r3, #32]
 800415a:	f240 4244 	movw	r2, #1092	; 0x444
 800415e:	4211      	tst	r1, r2
 8004160:	bf02      	ittt	eq
 8004162:	681a      	ldreq	r2, [r3, #0]
 8004164:	f022 0201 	biceq.w	r2, r2, #1
 8004168:	601a      	streq	r2, [r3, #0]
  htim->State= HAL_TIM_STATE_READY;
 800416a:	2301      	movs	r3, #1
 800416c:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
}
 8004170:	2000      	movs	r0, #0
 8004172:	4770      	bx	lr

08004174 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004174:	6803      	ldr	r3, [r0, #0]
 8004176:	68da      	ldr	r2, [r3, #12]
 8004178:	f042 0201 	orr.w	r2, r2, #1
 800417c:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 800417e:	681a      	ldr	r2, [r3, #0]
 8004180:	f042 0201 	orr.w	r2, r2, #1
 8004184:	601a      	str	r2, [r3, #0]
}
 8004186:	2000      	movs	r0, #0
 8004188:	4770      	bx	lr

0800418a <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800418a:	6803      	ldr	r3, [r0, #0]
 800418c:	68da      	ldr	r2, [r3, #12]
 800418e:	f022 0201 	bic.w	r2, r2, #1
 8004192:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE(htim);
 8004194:	6a19      	ldr	r1, [r3, #32]
 8004196:	f241 1211 	movw	r2, #4369	; 0x1111
 800419a:	4211      	tst	r1, r2
 800419c:	d108      	bne.n	80041b0 <HAL_TIM_Base_Stop_IT+0x26>
 800419e:	6a19      	ldr	r1, [r3, #32]
 80041a0:	f240 4244 	movw	r2, #1092	; 0x444
 80041a4:	4211      	tst	r1, r2
 80041a6:	bf02      	ittt	eq
 80041a8:	681a      	ldreq	r2, [r3, #0]
 80041aa:	f022 0201 	biceq.w	r2, r2, #1
 80041ae:	601a      	streq	r2, [r3, #0]
}
 80041b0:	2000      	movs	r0, #0
 80041b2:	4770      	bx	lr

080041b4 <HAL_TIM_Base_Start_DMA>:
{
 80041b4:	b510      	push	{r4, lr}
 80041b6:	4604      	mov	r4, r0
  if((htim->State == HAL_TIM_STATE_BUSY))
 80041b8:	f890 0039 	ldrb.w	r0, [r0, #57]	; 0x39
 80041bc:	b2c0      	uxtb	r0, r0
 80041be:	2802      	cmp	r0, #2
{
 80041c0:	4613      	mov	r3, r2
  if((htim->State == HAL_TIM_STATE_BUSY))
 80041c2:	d01c      	beq.n	80041fe <HAL_TIM_Base_Start_DMA+0x4a>
  else if((htim->State == HAL_TIM_STATE_READY))
 80041c4:	f894 0039 	ldrb.w	r0, [r4, #57]	; 0x39
 80041c8:	b2c0      	uxtb	r0, r0
 80041ca:	2801      	cmp	r0, #1
 80041cc:	d104      	bne.n	80041d8 <HAL_TIM_Base_Start_DMA+0x24>
    if((pData == 0U) && (Length > 0)) 
 80041ce:	b901      	cbnz	r1, 80041d2 <HAL_TIM_Base_Start_DMA+0x1e>
 80041d0:	b9aa      	cbnz	r2, 80041fe <HAL_TIM_Base_Start_DMA+0x4a>
      htim->State = HAL_TIM_STATE_BUSY;
 80041d2:	2202      	movs	r2, #2
 80041d4:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
  htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
 80041d8:	69e0      	ldr	r0, [r4, #28]
 80041da:	4a09      	ldr	r2, [pc, #36]	; (8004200 <HAL_TIM_Base_Start_DMA+0x4c>)
 80041dc:	63c2      	str	r2, [r0, #60]	; 0x3c
  htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
 80041de:	4a09      	ldr	r2, [pc, #36]	; (8004204 <HAL_TIM_Base_Start_DMA+0x50>)
 80041e0:	64c2      	str	r2, [r0, #76]	; 0x4c
  HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)pData, (uint32_t)&htim->Instance->ARR, Length);
 80041e2:	6822      	ldr	r2, [r4, #0]
 80041e4:	322c      	adds	r2, #44	; 0x2c
 80041e6:	f7fd fb15 	bl	8001814 <HAL_DMA_Start_IT>
  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_UPDATE);
 80041ea:	6823      	ldr	r3, [r4, #0]
 80041ec:	68da      	ldr	r2, [r3, #12]
 80041ee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80041f2:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);  
 80041f4:	681a      	ldr	r2, [r3, #0]
 80041f6:	f042 0201 	orr.w	r2, r2, #1
 80041fa:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80041fc:	2000      	movs	r0, #0
}
 80041fe:	bd10      	pop	{r4, pc}
 8004200:	08004cd3 	.word	0x08004cd3
 8004204:	08004eb9 	.word	0x08004eb9

08004208 <HAL_TIM_Base_Stop_DMA>:
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_UPDATE);
 8004208:	6803      	ldr	r3, [r0, #0]
 800420a:	68da      	ldr	r2, [r3, #12]
 800420c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004210:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE(htim);
 8004212:	6a19      	ldr	r1, [r3, #32]
 8004214:	f241 1211 	movw	r2, #4369	; 0x1111
 8004218:	4211      	tst	r1, r2
 800421a:	d108      	bne.n	800422e <HAL_TIM_Base_Stop_DMA+0x26>
 800421c:	6a19      	ldr	r1, [r3, #32]
 800421e:	f240 4244 	movw	r2, #1092	; 0x444
 8004222:	4211      	tst	r1, r2
 8004224:	bf02      	ittt	eq
 8004226:	681a      	ldreq	r2, [r3, #0]
 8004228:	f022 0201 	biceq.w	r2, r2, #1
 800422c:	601a      	streq	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 800422e:	2301      	movs	r3, #1
 8004230:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
}
 8004234:	2000      	movs	r0, #0
 8004236:	4770      	bx	lr

08004238 <HAL_TIM_OC_MspInit>:
 8004238:	4770      	bx	lr

0800423a <HAL_TIM_OC_MspDeInit>:
 800423a:	4770      	bx	lr

0800423c <HAL_TIM_OC_DeInit>:
   htim->State = HAL_TIM_STATE_BUSY;
 800423c:	2302      	movs	r3, #2
{
 800423e:	b510      	push	{r4, lr}
   htim->State = HAL_TIM_STATE_BUSY;
 8004240:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_TIM_DISABLE(htim);
 8004244:	6803      	ldr	r3, [r0, #0]
 8004246:	6a19      	ldr	r1, [r3, #32]
 8004248:	f241 1211 	movw	r2, #4369	; 0x1111
 800424c:	4211      	tst	r1, r2
{
 800424e:	4604      	mov	r4, r0
  __HAL_TIM_DISABLE(htim);
 8004250:	d108      	bne.n	8004264 <HAL_TIM_OC_DeInit+0x28>
 8004252:	6a19      	ldr	r1, [r3, #32]
 8004254:	f240 4244 	movw	r2, #1092	; 0x444
 8004258:	4211      	tst	r1, r2
 800425a:	bf02      	ittt	eq
 800425c:	681a      	ldreq	r2, [r3, #0]
 800425e:	f022 0201 	biceq.w	r2, r2, #1
 8004262:	601a      	streq	r2, [r3, #0]
  HAL_TIM_OC_MspDeInit(htim);
 8004264:	4620      	mov	r0, r4
 8004266:	f7ff ffe8 	bl	800423a <HAL_TIM_OC_MspDeInit>
  htim->State = HAL_TIM_STATE_RESET; 
 800426a:	2000      	movs	r0, #0
 800426c:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim);
 8004270:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 8004274:	bd10      	pop	{r4, pc}
 8004276:	4770      	bx	lr
 8004278:	4770      	bx	lr

0800427a <HAL_TIM_PWM_DeInit>:
  htim->State = HAL_TIM_STATE_BUSY;
 800427a:	2302      	movs	r3, #2
{
 800427c:	b510      	push	{r4, lr}
  htim->State = HAL_TIM_STATE_BUSY;
 800427e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_TIM_DISABLE(htim);
 8004282:	6803      	ldr	r3, [r0, #0]
 8004284:	6a19      	ldr	r1, [r3, #32]
 8004286:	f241 1211 	movw	r2, #4369	; 0x1111
 800428a:	4211      	tst	r1, r2
{
 800428c:	4604      	mov	r4, r0
  __HAL_TIM_DISABLE(htim);
 800428e:	d108      	bne.n	80042a2 <HAL_TIM_PWM_DeInit+0x28>
 8004290:	6a19      	ldr	r1, [r3, #32]
 8004292:	f240 4244 	movw	r2, #1092	; 0x444
 8004296:	4211      	tst	r1, r2
 8004298:	bf02      	ittt	eq
 800429a:	681a      	ldreq	r2, [r3, #0]
 800429c:	f022 0201 	biceq.w	r2, r2, #1
 80042a0:	601a      	streq	r2, [r3, #0]
  HAL_TIM_PWM_MspDeInit(htim);
 80042a2:	4620      	mov	r0, r4
 80042a4:	f011 ff82 	bl	80161ac <HAL_TIM_PWM_MspDeInit>
  htim->State = HAL_TIM_STATE_RESET; 
 80042a8:	2000      	movs	r0, #0
 80042aa:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim);
 80042ae:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 80042b2:	bd10      	pop	{r4, pc}

080042b4 <HAL_TIM_IC_MspInit>:
 80042b4:	4770      	bx	lr

080042b6 <HAL_TIM_IC_MspDeInit>:
 80042b6:	4770      	bx	lr

080042b8 <HAL_TIM_IC_DeInit>:
  htim->State = HAL_TIM_STATE_BUSY;
 80042b8:	2302      	movs	r3, #2
{
 80042ba:	b510      	push	{r4, lr}
  htim->State = HAL_TIM_STATE_BUSY;
 80042bc:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_TIM_DISABLE(htim);
 80042c0:	6803      	ldr	r3, [r0, #0]
 80042c2:	6a19      	ldr	r1, [r3, #32]
 80042c4:	f241 1211 	movw	r2, #4369	; 0x1111
 80042c8:	4211      	tst	r1, r2
{
 80042ca:	4604      	mov	r4, r0
  __HAL_TIM_DISABLE(htim);
 80042cc:	d108      	bne.n	80042e0 <HAL_TIM_IC_DeInit+0x28>
 80042ce:	6a19      	ldr	r1, [r3, #32]
 80042d0:	f240 4244 	movw	r2, #1092	; 0x444
 80042d4:	4211      	tst	r1, r2
 80042d6:	bf02      	ittt	eq
 80042d8:	681a      	ldreq	r2, [r3, #0]
 80042da:	f022 0201 	biceq.w	r2, r2, #1
 80042de:	601a      	streq	r2, [r3, #0]
  HAL_TIM_IC_MspDeInit(htim);
 80042e0:	4620      	mov	r0, r4
 80042e2:	f7ff ffe8 	bl	80042b6 <HAL_TIM_IC_MspDeInit>
  htim->State = HAL_TIM_STATE_RESET;
 80042e6:	2000      	movs	r0, #0
 80042e8:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim);
 80042ec:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 80042f0:	bd10      	pop	{r4, pc}

080042f2 <HAL_TIM_OnePulse_MspInit>:
 80042f2:	4770      	bx	lr

080042f4 <HAL_TIM_OnePulse_MspDeInit>:
 80042f4:	4770      	bx	lr

080042f6 <HAL_TIM_OnePulse_DeInit>:
  htim->State = HAL_TIM_STATE_BUSY;
 80042f6:	2302      	movs	r3, #2
{
 80042f8:	b510      	push	{r4, lr}
  htim->State = HAL_TIM_STATE_BUSY;
 80042fa:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_TIM_DISABLE(htim);
 80042fe:	6803      	ldr	r3, [r0, #0]
 8004300:	6a19      	ldr	r1, [r3, #32]
 8004302:	f241 1211 	movw	r2, #4369	; 0x1111
 8004306:	4211      	tst	r1, r2
{
 8004308:	4604      	mov	r4, r0
  __HAL_TIM_DISABLE(htim);
 800430a:	d108      	bne.n	800431e <HAL_TIM_OnePulse_DeInit+0x28>
 800430c:	6a19      	ldr	r1, [r3, #32]
 800430e:	f240 4244 	movw	r2, #1092	; 0x444
 8004312:	4211      	tst	r1, r2
 8004314:	bf02      	ittt	eq
 8004316:	681a      	ldreq	r2, [r3, #0]
 8004318:	f022 0201 	biceq.w	r2, r2, #1
 800431c:	601a      	streq	r2, [r3, #0]
  HAL_TIM_OnePulse_MspDeInit(htim);
 800431e:	4620      	mov	r0, r4
 8004320:	f7ff ffe8 	bl	80042f4 <HAL_TIM_OnePulse_MspDeInit>
  htim->State = HAL_TIM_STATE_RESET;
 8004324:	2000      	movs	r0, #0
 8004326:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim);
 800432a:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 800432e:	bd10      	pop	{r4, pc}

08004330 <HAL_TIM_OnePulse_Start>:
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); 
 8004330:	6803      	ldr	r3, [r0, #0]
  TIMx->CCER &= ~tmp;
 8004332:	6a1a      	ldr	r2, [r3, #32]
 8004334:	f022 0201 	bic.w	r2, r2, #1
 8004338:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 800433a:	6a1a      	ldr	r2, [r3, #32]
 800433c:	f042 0201 	orr.w	r2, r2, #1
 8004340:	621a      	str	r2, [r3, #32]
  TIMx->CCER &= ~tmp;
 8004342:	6a1a      	ldr	r2, [r3, #32]
 8004344:	f022 0210 	bic.w	r2, r2, #16
 8004348:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 800434a:	6a1a      	ldr	r2, [r3, #32]
 800434c:	f042 0210 	orr.w	r2, r2, #16
 8004350:	621a      	str	r2, [r3, #32]
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8004352:	4a06      	ldr	r2, [pc, #24]	; (800436c <HAL_TIM_OnePulse_Start+0x3c>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d003      	beq.n	8004360 <HAL_TIM_OnePulse_Start+0x30>
 8004358:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800435c:	4293      	cmp	r3, r2
 800435e:	d103      	bne.n	8004368 <HAL_TIM_OnePulse_Start+0x38>
    __HAL_TIM_MOE_ENABLE(htim);
 8004360:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004362:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004366:	645a      	str	r2, [r3, #68]	; 0x44
}
 8004368:	2000      	movs	r0, #0
 800436a:	4770      	bx	lr
 800436c:	40010000 	.word	0x40010000

08004370 <HAL_TIM_OnePulse_Stop>:
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); 
 8004370:	6803      	ldr	r3, [r0, #0]
  TIMx->CCER &= ~tmp;
 8004372:	6a1a      	ldr	r2, [r3, #32]
 8004374:	f022 0201 	bic.w	r2, r2, #1
 8004378:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 800437a:	6a1a      	ldr	r2, [r3, #32]
 800437c:	621a      	str	r2, [r3, #32]
  TIMx->CCER &= ~tmp;
 800437e:	6a1a      	ldr	r2, [r3, #32]
 8004380:	f022 0210 	bic.w	r2, r2, #16
 8004384:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8004386:	6a1a      	ldr	r2, [r3, #32]
 8004388:	621a      	str	r2, [r3, #32]
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 800438a:	4a12      	ldr	r2, [pc, #72]	; (80043d4 <HAL_TIM_OnePulse_Stop+0x64>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d003      	beq.n	8004398 <HAL_TIM_OnePulse_Stop+0x28>
 8004390:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004394:	4293      	cmp	r3, r2
 8004396:	d10d      	bne.n	80043b4 <HAL_TIM_OnePulse_Stop+0x44>
    __HAL_TIM_MOE_DISABLE(htim);
 8004398:	6a19      	ldr	r1, [r3, #32]
 800439a:	f241 1211 	movw	r2, #4369	; 0x1111
 800439e:	4211      	tst	r1, r2
 80043a0:	d108      	bne.n	80043b4 <HAL_TIM_OnePulse_Stop+0x44>
 80043a2:	6a19      	ldr	r1, [r3, #32]
 80043a4:	f240 4244 	movw	r2, #1092	; 0x444
 80043a8:	4211      	tst	r1, r2
 80043aa:	bf02      	ittt	eq
 80043ac:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 80043ae:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 80043b2:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim); 
 80043b4:	6a19      	ldr	r1, [r3, #32]
 80043b6:	f241 1211 	movw	r2, #4369	; 0x1111
 80043ba:	4211      	tst	r1, r2
 80043bc:	d108      	bne.n	80043d0 <HAL_TIM_OnePulse_Stop+0x60>
 80043be:	6a19      	ldr	r1, [r3, #32]
 80043c0:	f240 4244 	movw	r2, #1092	; 0x444
 80043c4:	4211      	tst	r1, r2
 80043c6:	d103      	bne.n	80043d0 <HAL_TIM_OnePulse_Stop+0x60>
 80043c8:	681a      	ldr	r2, [r3, #0]
 80043ca:	f022 0201 	bic.w	r2, r2, #1
 80043ce:	601a      	str	r2, [r3, #0]
}
 80043d0:	2000      	movs	r0, #0
 80043d2:	4770      	bx	lr
 80043d4:	40010000 	.word	0x40010000

080043d8 <HAL_TIM_OnePulse_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80043d8:	6803      	ldr	r3, [r0, #0]
 80043da:	68da      	ldr	r2, [r3, #12]
 80043dc:	f042 0202 	orr.w	r2, r2, #2
 80043e0:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80043e2:	68da      	ldr	r2, [r3, #12]
 80043e4:	f042 0204 	orr.w	r2, r2, #4
 80043e8:	60da      	str	r2, [r3, #12]
  TIMx->CCER &= ~tmp;
 80043ea:	6a1a      	ldr	r2, [r3, #32]
 80043ec:	f022 0201 	bic.w	r2, r2, #1
 80043f0:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 80043f2:	6a1a      	ldr	r2, [r3, #32]
 80043f4:	f042 0201 	orr.w	r2, r2, #1
 80043f8:	621a      	str	r2, [r3, #32]
  TIMx->CCER &= ~tmp;
 80043fa:	6a1a      	ldr	r2, [r3, #32]
 80043fc:	f022 0210 	bic.w	r2, r2, #16
 8004400:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8004402:	6a1a      	ldr	r2, [r3, #32]
 8004404:	f042 0210 	orr.w	r2, r2, #16
 8004408:	621a      	str	r2, [r3, #32]
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 800440a:	4a06      	ldr	r2, [pc, #24]	; (8004424 <HAL_TIM_OnePulse_Start_IT+0x4c>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d003      	beq.n	8004418 <HAL_TIM_OnePulse_Start_IT+0x40>
 8004410:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004414:	4293      	cmp	r3, r2
 8004416:	d103      	bne.n	8004420 <HAL_TIM_OnePulse_Start_IT+0x48>
    __HAL_TIM_MOE_ENABLE(htim);
 8004418:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800441a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800441e:	645a      	str	r2, [r3, #68]	; 0x44
}
 8004420:	2000      	movs	r0, #0
 8004422:	4770      	bx	lr
 8004424:	40010000 	.word	0x40010000

08004428 <HAL_TIM_OnePulse_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);  
 8004428:	6803      	ldr	r3, [r0, #0]
 800442a:	68da      	ldr	r2, [r3, #12]
 800442c:	f022 0202 	bic.w	r2, r2, #2
 8004430:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8004432:	68da      	ldr	r2, [r3, #12]
 8004434:	f022 0204 	bic.w	r2, r2, #4
 8004438:	60da      	str	r2, [r3, #12]
  TIMx->CCER &= ~tmp;
 800443a:	6a1a      	ldr	r2, [r3, #32]
 800443c:	f022 0201 	bic.w	r2, r2, #1
 8004440:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8004442:	6a1a      	ldr	r2, [r3, #32]
 8004444:	621a      	str	r2, [r3, #32]
  TIMx->CCER &= ~tmp;
 8004446:	6a1a      	ldr	r2, [r3, #32]
 8004448:	f022 0210 	bic.w	r2, r2, #16
 800444c:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 800444e:	6a1a      	ldr	r2, [r3, #32]
 8004450:	621a      	str	r2, [r3, #32]
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8004452:	4a12      	ldr	r2, [pc, #72]	; (800449c <HAL_TIM_OnePulse_Stop_IT+0x74>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d003      	beq.n	8004460 <HAL_TIM_OnePulse_Stop_IT+0x38>
 8004458:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800445c:	4293      	cmp	r3, r2
 800445e:	d10d      	bne.n	800447c <HAL_TIM_OnePulse_Stop_IT+0x54>
    __HAL_TIM_MOE_DISABLE(htim);
 8004460:	6a19      	ldr	r1, [r3, #32]
 8004462:	f241 1211 	movw	r2, #4369	; 0x1111
 8004466:	4211      	tst	r1, r2
 8004468:	d108      	bne.n	800447c <HAL_TIM_OnePulse_Stop_IT+0x54>
 800446a:	6a19      	ldr	r1, [r3, #32]
 800446c:	f240 4244 	movw	r2, #1092	; 0x444
 8004470:	4211      	tst	r1, r2
 8004472:	bf02      	ittt	eq
 8004474:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8004476:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 800447a:	645a      	streq	r2, [r3, #68]	; 0x44
   __HAL_TIM_DISABLE(htim);  
 800447c:	6a19      	ldr	r1, [r3, #32]
 800447e:	f241 1211 	movw	r2, #4369	; 0x1111
 8004482:	4211      	tst	r1, r2
 8004484:	d108      	bne.n	8004498 <HAL_TIM_OnePulse_Stop_IT+0x70>
 8004486:	6a19      	ldr	r1, [r3, #32]
 8004488:	f240 4244 	movw	r2, #1092	; 0x444
 800448c:	4211      	tst	r1, r2
 800448e:	d103      	bne.n	8004498 <HAL_TIM_OnePulse_Stop_IT+0x70>
 8004490:	681a      	ldr	r2, [r3, #0]
 8004492:	f022 0201 	bic.w	r2, r2, #1
 8004496:	601a      	str	r2, [r3, #0]
}
 8004498:	2000      	movs	r0, #0
 800449a:	4770      	bx	lr
 800449c:	40010000 	.word	0x40010000
 80044a0:	4770      	bx	lr
 80044a2:	4770      	bx	lr

080044a4 <HAL_TIM_Encoder_DeInit>:
  htim->State = HAL_TIM_STATE_BUSY;
 80044a4:	2302      	movs	r3, #2
{
 80044a6:	b510      	push	{r4, lr}
  htim->State = HAL_TIM_STATE_BUSY;
 80044a8:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_TIM_DISABLE(htim);
 80044ac:	6803      	ldr	r3, [r0, #0]
 80044ae:	6a19      	ldr	r1, [r3, #32]
 80044b0:	f241 1211 	movw	r2, #4369	; 0x1111
 80044b4:	4211      	tst	r1, r2
{
 80044b6:	4604      	mov	r4, r0
  __HAL_TIM_DISABLE(htim);
 80044b8:	d108      	bne.n	80044cc <HAL_TIM_Encoder_DeInit+0x28>
 80044ba:	6a19      	ldr	r1, [r3, #32]
 80044bc:	f240 4244 	movw	r2, #1092	; 0x444
 80044c0:	4211      	tst	r1, r2
 80044c2:	bf02      	ittt	eq
 80044c4:	681a      	ldreq	r2, [r3, #0]
 80044c6:	f022 0201 	biceq.w	r2, r2, #1
 80044ca:	601a      	streq	r2, [r3, #0]
  HAL_TIM_Encoder_MspDeInit(htim);
 80044cc:	4620      	mov	r0, r4
 80044ce:	f011 fe49 	bl	8016164 <HAL_TIM_Encoder_MspDeInit>
  htim->State = HAL_TIM_STATE_RESET;
 80044d2:	2000      	movs	r0, #0
 80044d4:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim);
 80044d8:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 80044dc:	bd10      	pop	{r4, pc}

080044de <HAL_TIM_Encoder_Start>:
{
 80044de:	6803      	ldr	r3, [r0, #0]
  switch (Channel)
 80044e0:	b189      	cbz	r1, 8004506 <HAL_TIM_Encoder_Start+0x28>
 80044e2:	2904      	cmp	r1, #4
 80044e4:	d007      	beq.n	80044f6 <HAL_TIM_Encoder_Start+0x18>
  TIMx->CCER &= ~tmp;
 80044e6:	6a1a      	ldr	r2, [r3, #32]
 80044e8:	f022 0201 	bic.w	r2, r2, #1
 80044ec:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 80044ee:	6a1a      	ldr	r2, [r3, #32]
 80044f0:	f042 0201 	orr.w	r2, r2, #1
 80044f4:	621a      	str	r2, [r3, #32]
  TIMx->CCER &= ~tmp;
 80044f6:	6a1a      	ldr	r2, [r3, #32]
 80044f8:	f022 0210 	bic.w	r2, r2, #16
 80044fc:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 80044fe:	6a1a      	ldr	r2, [r3, #32]
 8004500:	f042 0210 	orr.w	r2, r2, #16
 8004504:	e006      	b.n	8004514 <HAL_TIM_Encoder_Start+0x36>
  TIMx->CCER &= ~tmp;
 8004506:	6a1a      	ldr	r2, [r3, #32]
 8004508:	f022 0201 	bic.w	r2, r2, #1
 800450c:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 800450e:	6a1a      	ldr	r2, [r3, #32]
 8004510:	f042 0201 	orr.w	r2, r2, #1
 8004514:	621a      	str	r2, [r3, #32]
  __HAL_TIM_ENABLE(htim);
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	f042 0201 	orr.w	r2, r2, #1
 800451c:	601a      	str	r2, [r3, #0]
}
 800451e:	2000      	movs	r0, #0
 8004520:	4770      	bx	lr

08004522 <HAL_TIM_Encoder_Stop>:
{
 8004522:	6803      	ldr	r3, [r0, #0]
  switch (Channel)
 8004524:	b159      	cbz	r1, 800453e <HAL_TIM_Encoder_Stop+0x1c>
 8004526:	2904      	cmp	r1, #4
 8004528:	d005      	beq.n	8004536 <HAL_TIM_Encoder_Stop+0x14>
  TIMx->CCER &= ~tmp;
 800452a:	6a1a      	ldr	r2, [r3, #32]
 800452c:	f022 0201 	bic.w	r2, r2, #1
 8004530:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8004532:	6a1a      	ldr	r2, [r3, #32]
 8004534:	621a      	str	r2, [r3, #32]
  TIMx->CCER &= ~tmp;
 8004536:	6a1a      	ldr	r2, [r3, #32]
 8004538:	f022 0210 	bic.w	r2, r2, #16
 800453c:	e002      	b.n	8004544 <HAL_TIM_Encoder_Stop+0x22>
 800453e:	6a1a      	ldr	r2, [r3, #32]
 8004540:	f022 0201 	bic.w	r2, r2, #1
 8004544:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8004546:	6a1a      	ldr	r2, [r3, #32]
 8004548:	621a      	str	r2, [r3, #32]
  __HAL_TIM_DISABLE(htim);
 800454a:	6a19      	ldr	r1, [r3, #32]
 800454c:	f241 1211 	movw	r2, #4369	; 0x1111
 8004550:	4211      	tst	r1, r2
 8004552:	d108      	bne.n	8004566 <HAL_TIM_Encoder_Stop+0x44>
 8004554:	6a19      	ldr	r1, [r3, #32]
 8004556:	f240 4244 	movw	r2, #1092	; 0x444
 800455a:	4211      	tst	r1, r2
 800455c:	bf02      	ittt	eq
 800455e:	681a      	ldreq	r2, [r3, #0]
 8004560:	f022 0201 	biceq.w	r2, r2, #1
 8004564:	601a      	streq	r2, [r3, #0]
}
 8004566:	2000      	movs	r0, #0
 8004568:	4770      	bx	lr

0800456a <HAL_TIM_Encoder_Start_IT>:
{
 800456a:	6803      	ldr	r3, [r0, #0]
  switch (Channel)
 800456c:	b1b1      	cbz	r1, 800459c <HAL_TIM_Encoder_Start_IT+0x32>
 800456e:	2904      	cmp	r1, #4
 8004570:	d026      	beq.n	80045c0 <HAL_TIM_Encoder_Start_IT+0x56>
  TIMx->CCER &= ~tmp;
 8004572:	6a1a      	ldr	r2, [r3, #32]
 8004574:	f022 0201 	bic.w	r2, r2, #1
 8004578:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 800457a:	6a1a      	ldr	r2, [r3, #32]
 800457c:	f042 0201 	orr.w	r2, r2, #1
 8004580:	621a      	str	r2, [r3, #32]
  TIMx->CCER &= ~tmp;
 8004582:	6a1a      	ldr	r2, [r3, #32]
 8004584:	f022 0210 	bic.w	r2, r2, #16
 8004588:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 800458a:	6a1a      	ldr	r2, [r3, #32]
 800458c:	f042 0210 	orr.w	r2, r2, #16
 8004590:	621a      	str	r2, [r3, #32]
     __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004592:	68da      	ldr	r2, [r3, #12]
 8004594:	f042 0202 	orr.w	r2, r2, #2
 8004598:	60da      	str	r2, [r3, #12]
 800459a:	e019      	b.n	80045d0 <HAL_TIM_Encoder_Start_IT+0x66>
  TIMx->CCER &= ~tmp;
 800459c:	6a1a      	ldr	r2, [r3, #32]
 800459e:	f022 0201 	bic.w	r2, r2, #1
 80045a2:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 80045a4:	6a1a      	ldr	r2, [r3, #32]
 80045a6:	f042 0201 	orr.w	r2, r2, #1
 80045aa:	621a      	str	r2, [r3, #32]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80045ac:	68da      	ldr	r2, [r3, #12]
 80045ae:	f042 0202 	orr.w	r2, r2, #2
     __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80045b2:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 80045b4:	681a      	ldr	r2, [r3, #0]
 80045b6:	f042 0201 	orr.w	r2, r2, #1
 80045ba:	601a      	str	r2, [r3, #0]
}
 80045bc:	2000      	movs	r0, #0
 80045be:	4770      	bx	lr
  TIMx->CCER &= ~tmp;
 80045c0:	6a1a      	ldr	r2, [r3, #32]
 80045c2:	f022 0210 	bic.w	r2, r2, #16
 80045c6:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 80045c8:	6a1a      	ldr	r2, [r3, #32]
 80045ca:	f042 0210 	orr.w	r2, r2, #16
 80045ce:	621a      	str	r2, [r3, #32]
     __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80045d0:	68da      	ldr	r2, [r3, #12]
 80045d2:	f042 0204 	orr.w	r2, r2, #4
 80045d6:	e7ec      	b.n	80045b2 <HAL_TIM_Encoder_Start_IT+0x48>

080045d8 <HAL_TIM_Encoder_Stop_IT>:
{
 80045d8:	6803      	ldr	r3, [r0, #0]
  TIMx->CCER &= ~tmp;
 80045da:	6a1a      	ldr	r2, [r3, #32]
  if(Channel == TIM_CHANNEL_1)
 80045dc:	b9d9      	cbnz	r1, 8004616 <HAL_TIM_Encoder_Stop_IT+0x3e>
  TIMx->CCER &= ~tmp;
 80045de:	f022 0201 	bic.w	r2, r2, #1
 80045e2:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 80045e4:	6a1a      	ldr	r2, [r3, #32]
 80045e6:	621a      	str	r2, [r3, #32]
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80045e8:	68da      	ldr	r2, [r3, #12]
 80045ea:	f022 0202 	bic.w	r2, r2, #2
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80045ee:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE(htim);
 80045f0:	6a19      	ldr	r1, [r3, #32]
 80045f2:	f241 1211 	movw	r2, #4369	; 0x1111
 80045f6:	4211      	tst	r1, r2
 80045f8:	d108      	bne.n	800460c <HAL_TIM_Encoder_Stop_IT+0x34>
 80045fa:	6a19      	ldr	r1, [r3, #32]
 80045fc:	f240 4244 	movw	r2, #1092	; 0x444
 8004600:	4211      	tst	r1, r2
 8004602:	bf02      	ittt	eq
 8004604:	681a      	ldreq	r2, [r3, #0]
 8004606:	f022 0201 	biceq.w	r2, r2, #1
 800460a:	601a      	streq	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 800460c:	2301      	movs	r3, #1
 800460e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
}
 8004612:	2000      	movs	r0, #0
 8004614:	4770      	bx	lr
  else if(Channel == TIM_CHANNEL_2)
 8004616:	2904      	cmp	r1, #4
 8004618:	d108      	bne.n	800462c <HAL_TIM_Encoder_Stop_IT+0x54>
  TIMx->CCER &= ~tmp;
 800461a:	f022 0210 	bic.w	r2, r2, #16
 800461e:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8004620:	6a1a      	ldr	r2, [r3, #32]
 8004622:	621a      	str	r2, [r3, #32]
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8004624:	68da      	ldr	r2, [r3, #12]
 8004626:	f022 0204 	bic.w	r2, r2, #4
 800462a:	e7e0      	b.n	80045ee <HAL_TIM_Encoder_Stop_IT+0x16>
  TIMx->CCER &= ~tmp;
 800462c:	f022 0201 	bic.w	r2, r2, #1
 8004630:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8004632:	6a1a      	ldr	r2, [r3, #32]
 8004634:	621a      	str	r2, [r3, #32]
  TIMx->CCER &= ~tmp;
 8004636:	6a1a      	ldr	r2, [r3, #32]
 8004638:	f022 0210 	bic.w	r2, r2, #16
 800463c:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 800463e:	6a1a      	ldr	r2, [r3, #32]
 8004640:	621a      	str	r2, [r3, #32]
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8004642:	68da      	ldr	r2, [r3, #12]
 8004644:	f022 0202 	bic.w	r2, r2, #2
 8004648:	60da      	str	r2, [r3, #12]
 800464a:	e7eb      	b.n	8004624 <HAL_TIM_Encoder_Stop_IT+0x4c>

0800464c <HAL_TIM_Encoder_Start_DMA>:
{
 800464c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004650:	4604      	mov	r4, r0
  if((htim->State == HAL_TIM_STATE_BUSY))
 8004652:	f890 0039 	ldrb.w	r0, [r0, #57]	; 0x39
{
 8004656:	f8bd 5018 	ldrh.w	r5, [sp, #24]
  if((htim->State == HAL_TIM_STATE_BUSY))
 800465a:	b2c0      	uxtb	r0, r0
 800465c:	2802      	cmp	r0, #2
{
 800465e:	460e      	mov	r6, r1
 8004660:	461f      	mov	r7, r3
  if((htim->State == HAL_TIM_STATE_BUSY))
 8004662:	d02b      	beq.n	80046bc <HAL_TIM_Encoder_Start_DMA+0x70>
  else if((htim->State == HAL_TIM_STATE_READY))
 8004664:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 8004668:	2b01      	cmp	r3, #1
 800466a:	d106      	bne.n	800467a <HAL_TIM_Encoder_Start_DMA+0x2e>
    if((((pData1 == 0U) || (pData2 == 0U) )) && (Length > 0)) 
 800466c:	b102      	cbz	r2, 8004670 <HAL_TIM_Encoder_Start_DMA+0x24>
 800466e:	b90f      	cbnz	r7, 8004674 <HAL_TIM_Encoder_Start_DMA+0x28>
 8004670:	2d00      	cmp	r5, #0
 8004672:	d175      	bne.n	8004760 <HAL_TIM_Encoder_Start_DMA+0x114>
      htim->State = HAL_TIM_STATE_BUSY;
 8004674:	2302      	movs	r3, #2
 8004676:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  switch (Channel)
 800467a:	2e04      	cmp	r6, #4
 800467c:	d020      	beq.n	80046c0 <HAL_TIM_Encoder_Start_DMA+0x74>
 800467e:	2e18      	cmp	r6, #24
 8004680:	d03a      	beq.n	80046f8 <HAL_TIM_Encoder_Start_DMA+0xac>
 8004682:	b9d6      	cbnz	r6, 80046ba <HAL_TIM_Encoder_Start_DMA+0x6e>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8004684:	6a20      	ldr	r0, [r4, #32]
 8004686:	4b38      	ldr	r3, [pc, #224]	; (8004768 <HAL_TIM_Encoder_Start_DMA+0x11c>)
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t )pData1, Length); 
 8004688:	6821      	ldr	r1, [r4, #0]
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800468a:	63c3      	str	r3, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800468c:	4b37      	ldr	r3, [pc, #220]	; (800476c <HAL_TIM_Encoder_Start_DMA+0x120>)
 800468e:	64c3      	str	r3, [r0, #76]	; 0x4c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t )pData1, Length); 
 8004690:	3134      	adds	r1, #52	; 0x34
 8004692:	462b      	mov	r3, r5
 8004694:	f7fd f8be 	bl	8001814 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8004698:	6823      	ldr	r3, [r4, #0]
 800469a:	68da      	ldr	r2, [r3, #12]
 800469c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046a0:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE(htim);
 80046a2:	681a      	ldr	r2, [r3, #0]
 80046a4:	f042 0201 	orr.w	r2, r2, #1
 80046a8:	601a      	str	r2, [r3, #0]
  TIMx->CCER &= ~tmp;
 80046aa:	6a1a      	ldr	r2, [r3, #32]
 80046ac:	f022 0201 	bic.w	r2, r2, #1
 80046b0:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 80046b2:	6a1a      	ldr	r2, [r3, #32]
 80046b4:	f042 0201 	orr.w	r2, r2, #1
 80046b8:	621a      	str	r2, [r3, #32]
  return HAL_OK;
 80046ba:	2000      	movs	r0, #0
}
 80046bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 80046c0:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80046c2:	4b29      	ldr	r3, [pc, #164]	; (8004768 <HAL_TIM_Encoder_Start_DMA+0x11c>)
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2, Length);
 80046c4:	6821      	ldr	r1, [r4, #0]
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 80046c6:	63c3      	str	r3, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError;
 80046c8:	4b28      	ldr	r3, [pc, #160]	; (800476c <HAL_TIM_Encoder_Start_DMA+0x120>)
 80046ca:	64c3      	str	r3, [r0, #76]	; 0x4c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2, Length);
 80046cc:	463a      	mov	r2, r7
 80046ce:	462b      	mov	r3, r5
 80046d0:	3138      	adds	r1, #56	; 0x38
 80046d2:	f7fd f89f 	bl	8001814 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80046d6:	6823      	ldr	r3, [r4, #0]
 80046d8:	68da      	ldr	r2, [r3, #12]
 80046da:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80046de:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE(htim);
 80046e0:	681a      	ldr	r2, [r3, #0]
 80046e2:	f042 0201 	orr.w	r2, r2, #1
 80046e6:	601a      	str	r2, [r3, #0]
  TIMx->CCER &= ~tmp;
 80046e8:	6a1a      	ldr	r2, [r3, #32]
 80046ea:	f022 0210 	bic.w	r2, r2, #16
 80046ee:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 80046f0:	6a1a      	ldr	r2, [r3, #32]
 80046f2:	f042 0210 	orr.w	r2, r2, #16
 80046f6:	e7df      	b.n	80046b8 <HAL_TIM_Encoder_Start_DMA+0x6c>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 80046f8:	6a20      	ldr	r0, [r4, #32]
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData1, Length);
 80046fa:	6821      	ldr	r1, [r4, #0]
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 80046fc:	f8df 8068 	ldr.w	r8, [pc, #104]	; 8004768 <HAL_TIM_Encoder_Start_DMA+0x11c>
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8004700:	4e1a      	ldr	r6, [pc, #104]	; (800476c <HAL_TIM_Encoder_Start_DMA+0x120>)
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8004702:	f8c0 803c 	str.w	r8, [r0, #60]	; 0x3c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData1, Length);
 8004706:	462b      	mov	r3, r5
 8004708:	3134      	adds	r1, #52	; 0x34
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800470a:	64c6      	str	r6, [r0, #76]	; 0x4c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData1, Length);
 800470c:	f7fd f882 	bl	8001814 <HAL_DMA_Start_IT>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8004710:	6a60      	ldr	r0, [r4, #36]	; 0x24
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2, Length);
 8004712:	6821      	ldr	r1, [r4, #0]
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8004714:	f8c0 803c 	str.w	r8, [r0, #60]	; 0x3c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2, Length);
 8004718:	462b      	mov	r3, r5
 800471a:	463a      	mov	r2, r7
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800471c:	64c6      	str	r6, [r0, #76]	; 0x4c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2, Length);
 800471e:	3138      	adds	r1, #56	; 0x38
 8004720:	f7fd f878 	bl	8001814 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE(htim);
 8004724:	6823      	ldr	r3, [r4, #0]
 8004726:	681a      	ldr	r2, [r3, #0]
 8004728:	f042 0201 	orr.w	r2, r2, #1
 800472c:	601a      	str	r2, [r3, #0]
  TIMx->CCER &= ~tmp;
 800472e:	6a1a      	ldr	r2, [r3, #32]
 8004730:	f022 0201 	bic.w	r2, r2, #1
 8004734:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8004736:	6a1a      	ldr	r2, [r3, #32]
 8004738:	f042 0201 	orr.w	r2, r2, #1
 800473c:	621a      	str	r2, [r3, #32]
  TIMx->CCER &= ~tmp;
 800473e:	6a1a      	ldr	r2, [r3, #32]
 8004740:	f022 0210 	bic.w	r2, r2, #16
 8004744:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8004746:	6a1a      	ldr	r2, [r3, #32]
 8004748:	f042 0210 	orr.w	r2, r2, #16
 800474c:	621a      	str	r2, [r3, #32]
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800474e:	68da      	ldr	r2, [r3, #12]
 8004750:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004754:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8004756:	68da      	ldr	r2, [r3, #12]
 8004758:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800475c:	60da      	str	r2, [r3, #12]
 800475e:	e7ac      	b.n	80046ba <HAL_TIM_Encoder_Start_DMA+0x6e>
      return HAL_ERROR;                                    
 8004760:	2001      	movs	r0, #1
 8004762:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004766:	bf00      	nop
 8004768:	08004ce7 	.word	0x08004ce7
 800476c:	08004eb9 	.word	0x08004eb9

08004770 <HAL_TIM_Encoder_Stop_DMA>:
{
 8004770:	6803      	ldr	r3, [r0, #0]
  TIMx->CCER &= ~tmp;
 8004772:	6a1a      	ldr	r2, [r3, #32]
  if(Channel == TIM_CHANNEL_1)
 8004774:	b9d9      	cbnz	r1, 80047ae <HAL_TIM_Encoder_Stop_DMA+0x3e>
  TIMx->CCER &= ~tmp;
 8004776:	f022 0201 	bic.w	r2, r2, #1
 800477a:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 800477c:	6a1a      	ldr	r2, [r3, #32]
 800477e:	621a      	str	r2, [r3, #32]
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8004780:	68da      	ldr	r2, [r3, #12]
 8004782:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8004786:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE(htim);
 8004788:	6a19      	ldr	r1, [r3, #32]
 800478a:	f241 1211 	movw	r2, #4369	; 0x1111
 800478e:	4211      	tst	r1, r2
 8004790:	d108      	bne.n	80047a4 <HAL_TIM_Encoder_Stop_DMA+0x34>
 8004792:	6a19      	ldr	r1, [r3, #32]
 8004794:	f240 4244 	movw	r2, #1092	; 0x444
 8004798:	4211      	tst	r1, r2
 800479a:	bf02      	ittt	eq
 800479c:	681a      	ldreq	r2, [r3, #0]
 800479e:	f022 0201 	biceq.w	r2, r2, #1
 80047a2:	601a      	streq	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 80047a4:	2301      	movs	r3, #1
 80047a6:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
}
 80047aa:	2000      	movs	r0, #0
 80047ac:	4770      	bx	lr
  else if(Channel == TIM_CHANNEL_2)
 80047ae:	2904      	cmp	r1, #4
 80047b0:	d108      	bne.n	80047c4 <HAL_TIM_Encoder_Stop_DMA+0x54>
  TIMx->CCER &= ~tmp;
 80047b2:	f022 0210 	bic.w	r2, r2, #16
 80047b6:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 80047b8:	6a1a      	ldr	r2, [r3, #32]
 80047ba:	621a      	str	r2, [r3, #32]
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 80047bc:	68da      	ldr	r2, [r3, #12]
 80047be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047c2:	e7e0      	b.n	8004786 <HAL_TIM_Encoder_Stop_DMA+0x16>
  TIMx->CCER &= ~tmp;
 80047c4:	f022 0201 	bic.w	r2, r2, #1
 80047c8:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 80047ca:	6a1a      	ldr	r2, [r3, #32]
 80047cc:	621a      	str	r2, [r3, #32]
  TIMx->CCER &= ~tmp;
 80047ce:	6a1a      	ldr	r2, [r3, #32]
 80047d0:	f022 0210 	bic.w	r2, r2, #16
 80047d4:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 80047d6:	6a1a      	ldr	r2, [r3, #32]
 80047d8:	621a      	str	r2, [r3, #32]
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 80047da:	68da      	ldr	r2, [r3, #12]
 80047dc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80047e0:	60da      	str	r2, [r3, #12]
 80047e2:	e7eb      	b.n	80047bc <HAL_TIM_Encoder_Stop_DMA+0x4c>

080047e4 <HAL_TIM_DMABurst_WriteStart>:
{
 80047e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047e6:	4604      	mov	r4, r0
  if((htim->State == HAL_TIM_STATE_BUSY))
 80047e8:	f890 0039 	ldrb.w	r0, [r0, #57]	; 0x39
{
 80047ec:	9d06      	ldr	r5, [sp, #24]
  if((htim->State == HAL_TIM_STATE_BUSY))
 80047ee:	b2c0      	uxtb	r0, r0
 80047f0:	2802      	cmp	r0, #2
{
 80047f2:	460f      	mov	r7, r1
 80047f4:	4616      	mov	r6, r2
 80047f6:	4619      	mov	r1, r3
  if((htim->State == HAL_TIM_STATE_BUSY))
 80047f8:	d02b      	beq.n	8004852 <HAL_TIM_DMABurst_WriteStart+0x6e>
  else if((htim->State == HAL_TIM_STATE_READY))
 80047fa:	f894 0039 	ldrb.w	r0, [r4, #57]	; 0x39
 80047fe:	b2c0      	uxtb	r0, r0
 8004800:	2801      	cmp	r0, #1
 8004802:	d104      	bne.n	800480e <HAL_TIM_DMABurst_WriteStart+0x2a>
    if((BurstBuffer == 0U) && (BurstLength > 0U)) 
 8004804:	b903      	cbnz	r3, 8004808 <HAL_TIM_DMABurst_WriteStart+0x24>
 8004806:	bb25      	cbnz	r5, 8004852 <HAL_TIM_DMABurst_WriteStart+0x6e>
      htim->State = HAL_TIM_STATE_BUSY;
 8004808:	2302      	movs	r3, #2
 800480a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  switch(BurstRequestSrc)
 800480e:	f5b6 6f00 	cmp.w	r6, #2048	; 0x800
 8004812:	6822      	ldr	r2, [r4, #0]
 8004814:	d02e      	beq.n	8004874 <HAL_TIM_DMABurst_WriteStart+0x90>
 8004816:	d81d      	bhi.n	8004854 <HAL_TIM_DMABurst_WriteStart+0x70>
 8004818:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800481c:	d025      	beq.n	800486a <HAL_TIM_DMABurst_WriteStart+0x86>
 800481e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8004822:	d025      	beq.n	8004870 <HAL_TIM_DMABurst_WriteStart+0x8c>
 8004824:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
 8004828:	d109      	bne.n	800483e <HAL_TIM_DMABurst_WriteStart+0x5a>
      htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
 800482a:	69e0      	ldr	r0, [r4, #28]
 800482c:	4b15      	ldr	r3, [pc, #84]	; (8004884 <HAL_TIM_DMABurst_WriteStart+0xa0>)
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt;
 800482e:	63c3      	str	r3, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ;
 8004830:	4b15      	ldr	r3, [pc, #84]	; (8004888 <HAL_TIM_DMABurst_WriteStart+0xa4>)
 8004832:	64c3      	str	r3, [r0, #76]	; 0x4c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)BurstBuffer, (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U);     
 8004834:	0a2b      	lsrs	r3, r5, #8
 8004836:	3301      	adds	r3, #1
 8004838:	324c      	adds	r2, #76	; 0x4c
 800483a:	f7fc ffeb 	bl	8001814 <HAL_DMA_Start_IT>
   htim->Instance->DCR = BurstBaseAddress | BurstLength;  
 800483e:	6823      	ldr	r3, [r4, #0]
 8004840:	433d      	orrs	r5, r7
 8004842:	649d      	str	r5, [r3, #72]	; 0x48
   __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc);  
 8004844:	68da      	ldr	r2, [r3, #12]
 8004846:	4316      	orrs	r6, r2
 8004848:	60de      	str	r6, [r3, #12]
   htim->State = HAL_TIM_STATE_READY;
 800484a:	2301      	movs	r3, #1
 800484c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8004850:	2000      	movs	r0, #0
}
 8004852:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch(BurstRequestSrc)
 8004854:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
 8004858:	d00e      	beq.n	8004878 <HAL_TIM_DMABurst_WriteStart+0x94>
 800485a:	f5b6 4f80 	cmp.w	r6, #16384	; 0x4000
 800485e:	d00e      	beq.n	800487e <HAL_TIM_DMABurst_WriteStart+0x9a>
 8004860:	f5b6 5f80 	cmp.w	r6, #4096	; 0x1000
 8004864:	d1eb      	bne.n	800483e <HAL_TIM_DMABurst_WriteStart+0x5a>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004866:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8004868:	e000      	b.n	800486c <HAL_TIM_DMABurst_WriteStart+0x88>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800486a:	6a20      	ldr	r0, [r4, #32]
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800486c:	4b07      	ldr	r3, [pc, #28]	; (800488c <HAL_TIM_DMABurst_WriteStart+0xa8>)
 800486e:	e7de      	b.n	800482e <HAL_TIM_DMABurst_WriteStart+0x4a>
 8004870:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8004872:	e7fb      	b.n	800486c <HAL_TIM_DMABurst_WriteStart+0x88>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004874:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8004876:	e7f9      	b.n	800486c <HAL_TIM_DMABurst_WriteStart+0x88>
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback = TIMEx_DMACommutationCplt;
 8004878:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800487a:	4b05      	ldr	r3, [pc, #20]	; (8004890 <HAL_TIM_DMABurst_WriteStart+0xac>)
 800487c:	e7d7      	b.n	800482e <HAL_TIM_DMABurst_WriteStart+0x4a>
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt;
 800487e:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8004880:	4b04      	ldr	r3, [pc, #16]	; (8004894 <HAL_TIM_DMABurst_WriteStart+0xb0>)
 8004882:	e7d4      	b.n	800482e <HAL_TIM_DMABurst_WriteStart+0x4a>
 8004884:	08004cd3 	.word	0x08004cd3
 8004888:	08004eb9 	.word	0x08004eb9
 800488c:	08004d25 	.word	0x08004d25
 8004890:	080062d3 	.word	0x080062d3
 8004894:	08004ea7 	.word	0x08004ea7

08004898 <HAL_TIM_DMABurst_ReadStart>:
{
 8004898:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800489a:	4604      	mov	r4, r0
  if((htim->State == HAL_TIM_STATE_BUSY))
 800489c:	f890 0039 	ldrb.w	r0, [r0, #57]	; 0x39
{
 80048a0:	9d06      	ldr	r5, [sp, #24]
  if((htim->State == HAL_TIM_STATE_BUSY))
 80048a2:	b2c0      	uxtb	r0, r0
 80048a4:	2802      	cmp	r0, #2
{
 80048a6:	4616      	mov	r6, r2
 80048a8:	460f      	mov	r7, r1
 80048aa:	461a      	mov	r2, r3
  if((htim->State == HAL_TIM_STATE_BUSY))
 80048ac:	d02b      	beq.n	8004906 <HAL_TIM_DMABurst_ReadStart+0x6e>
  else if((htim->State == HAL_TIM_STATE_READY))
 80048ae:	f894 0039 	ldrb.w	r0, [r4, #57]	; 0x39
 80048b2:	b2c0      	uxtb	r0, r0
 80048b4:	2801      	cmp	r0, #1
 80048b6:	d104      	bne.n	80048c2 <HAL_TIM_DMABurst_ReadStart+0x2a>
    if((BurstBuffer == 0U) && (BurstLength > 0U)) 
 80048b8:	b903      	cbnz	r3, 80048bc <HAL_TIM_DMABurst_ReadStart+0x24>
 80048ba:	bb25      	cbnz	r5, 8004906 <HAL_TIM_DMABurst_ReadStart+0x6e>
      htim->State = HAL_TIM_STATE_BUSY;
 80048bc:	2302      	movs	r3, #2
 80048be:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  switch(BurstRequestSrc)
 80048c2:	f5b6 6f00 	cmp.w	r6, #2048	; 0x800
 80048c6:	6821      	ldr	r1, [r4, #0]
 80048c8:	d02e      	beq.n	8004928 <HAL_TIM_DMABurst_ReadStart+0x90>
 80048ca:	d81d      	bhi.n	8004908 <HAL_TIM_DMABurst_ReadStart+0x70>
 80048cc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80048d0:	d025      	beq.n	800491e <HAL_TIM_DMABurst_ReadStart+0x86>
 80048d2:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80048d6:	d025      	beq.n	8004924 <HAL_TIM_DMABurst_ReadStart+0x8c>
 80048d8:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
 80048dc:	d109      	bne.n	80048f2 <HAL_TIM_DMABurst_ReadStart+0x5a>
      htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
 80048de:	69e0      	ldr	r0, [r4, #28]
 80048e0:	4b15      	ldr	r3, [pc, #84]	; (8004938 <HAL_TIM_DMABurst_ReadStart+0xa0>)
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt;
 80048e2:	63c3      	str	r3, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ;
 80048e4:	4b15      	ldr	r3, [pc, #84]	; (800493c <HAL_TIM_DMABurst_ReadStart+0xa4>)
 80048e6:	64c3      	str	r3, [r0, #76]	; 0x4c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1);      
 80048e8:	0a2b      	lsrs	r3, r5, #8
 80048ea:	3301      	adds	r3, #1
 80048ec:	314c      	adds	r1, #76	; 0x4c
 80048ee:	f7fc ff91 	bl	8001814 <HAL_DMA_Start_IT>
  htim->Instance->DCR = BurstBaseAddress | BurstLength;  
 80048f2:	6823      	ldr	r3, [r4, #0]
 80048f4:	433d      	orrs	r5, r7
 80048f6:	649d      	str	r5, [r3, #72]	; 0x48
  __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc);
 80048f8:	68da      	ldr	r2, [r3, #12]
 80048fa:	4316      	orrs	r6, r2
 80048fc:	60de      	str	r6, [r3, #12]
  htim->State = HAL_TIM_STATE_READY;
 80048fe:	2301      	movs	r3, #1
 8004900:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8004904:	2000      	movs	r0, #0
}
 8004906:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch(BurstRequestSrc)
 8004908:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
 800490c:	d00e      	beq.n	800492c <HAL_TIM_DMABurst_ReadStart+0x94>
 800490e:	f5b6 4f80 	cmp.w	r6, #16384	; 0x4000
 8004912:	d00e      	beq.n	8004932 <HAL_TIM_DMABurst_ReadStart+0x9a>
 8004914:	f5b6 5f80 	cmp.w	r6, #4096	; 0x1000
 8004918:	d1eb      	bne.n	80048f2 <HAL_TIM_DMABurst_ReadStart+0x5a>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 800491a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800491c:	e000      	b.n	8004920 <HAL_TIM_DMABurst_ReadStart+0x88>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800491e:	6a20      	ldr	r0, [r4, #32]
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8004920:	4b07      	ldr	r3, [pc, #28]	; (8004940 <HAL_TIM_DMABurst_ReadStart+0xa8>)
 8004922:	e7de      	b.n	80048e2 <HAL_TIM_DMABurst_ReadStart+0x4a>
 8004924:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8004926:	e7fb      	b.n	8004920 <HAL_TIM_DMABurst_ReadStart+0x88>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 8004928:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800492a:	e7f9      	b.n	8004920 <HAL_TIM_DMABurst_ReadStart+0x88>
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback = TIMEx_DMACommutationCplt;
 800492c:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800492e:	4b05      	ldr	r3, [pc, #20]	; (8004944 <HAL_TIM_DMABurst_ReadStart+0xac>)
 8004930:	e7d7      	b.n	80048e2 <HAL_TIM_DMABurst_ReadStart+0x4a>
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt;
 8004932:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8004934:	4b04      	ldr	r3, [pc, #16]	; (8004948 <HAL_TIM_DMABurst_ReadStart+0xb0>)
 8004936:	e7d4      	b.n	80048e2 <HAL_TIM_DMABurst_ReadStart+0x4a>
 8004938:	08004cd3 	.word	0x08004cd3
 800493c:	08004eb9 	.word	0x08004eb9
 8004940:	08004ce7 	.word	0x08004ce7
 8004944:	080062d3 	.word	0x080062d3
 8004948:	08004ea7 	.word	0x08004ea7

0800494c <HAL_TIM_DMABurst_ReadStop>:
  switch(BurstRequestSrc)
 800494c:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
{
 8004950:	b538      	push	{r3, r4, r5, lr}
 8004952:	4605      	mov	r5, r0
 8004954:	460c      	mov	r4, r1
  switch(BurstRequestSrc)
 8004956:	d022      	beq.n	800499e <HAL_TIM_DMABurst_ReadStop+0x52>
 8004958:	d812      	bhi.n	8004980 <HAL_TIM_DMABurst_ReadStop+0x34>
 800495a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800495e:	d01a      	beq.n	8004996 <HAL_TIM_DMABurst_ReadStop+0x4a>
 8004960:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004964:	d019      	beq.n	800499a <HAL_TIM_DMABurst_ReadStop+0x4e>
 8004966:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800496a:	d102      	bne.n	8004972 <HAL_TIM_DMABurst_ReadStop+0x26>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_UPDATE]);
 800496c:	69c0      	ldr	r0, [r0, #28]
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_TRIGGER]);
 800496e:	f7fc ff8f 	bl	8001890 <HAL_DMA_Abort>
  __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc);
 8004972:	682a      	ldr	r2, [r5, #0]
 8004974:	68d3      	ldr	r3, [r2, #12]
 8004976:	ea23 0404 	bic.w	r4, r3, r4
 800497a:	60d4      	str	r4, [r2, #12]
}
 800497c:	2000      	movs	r0, #0
 800497e:	bd38      	pop	{r3, r4, r5, pc}
  switch(BurstRequestSrc)
 8004980:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 8004984:	d00d      	beq.n	80049a2 <HAL_TIM_DMABurst_ReadStop+0x56>
 8004986:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 800498a:	d00c      	beq.n	80049a6 <HAL_TIM_DMABurst_ReadStop+0x5a>
 800498c:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8004990:	d1ef      	bne.n	8004972 <HAL_TIM_DMABurst_ReadStop+0x26>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_CC4]);
 8004992:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8004994:	e7eb      	b.n	800496e <HAL_TIM_DMABurst_ReadStop+0x22>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_CC1]);
 8004996:	6a00      	ldr	r0, [r0, #32]
 8004998:	e7e9      	b.n	800496e <HAL_TIM_DMABurst_ReadStop+0x22>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_CC2]);
 800499a:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800499c:	e7e7      	b.n	800496e <HAL_TIM_DMABurst_ReadStop+0x22>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_CC3]);
 800499e:	6a80      	ldr	r0, [r0, #40]	; 0x28
 80049a0:	e7e5      	b.n	800496e <HAL_TIM_DMABurst_ReadStop+0x22>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_COMMUTATION]);
 80049a2:	6b00      	ldr	r0, [r0, #48]	; 0x30
 80049a4:	e7e3      	b.n	800496e <HAL_TIM_DMABurst_ReadStop+0x22>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_TRIGGER]);
 80049a6:	6b40      	ldr	r0, [r0, #52]	; 0x34
 80049a8:	e7e1      	b.n	800496e <HAL_TIM_DMABurst_ReadStop+0x22>

080049aa <HAL_TIM_DMABurst_WriteStop>:
 80049aa:	f7ff bfcf 	b.w	800494c <HAL_TIM_DMABurst_ReadStop>

080049ae <HAL_TIM_GenerateEvent>:
  __HAL_LOCK(htim);
 80049ae:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80049b2:	2b01      	cmp	r3, #1
 80049b4:	f04f 0302 	mov.w	r3, #2
 80049b8:	d009      	beq.n	80049ce <HAL_TIM_GenerateEvent+0x20>
  htim->State = HAL_TIM_STATE_BUSY;
 80049ba:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  htim->Instance->EGR = EventSource;
 80049be:	6803      	ldr	r3, [r0, #0]
 80049c0:	6159      	str	r1, [r3, #20]
  htim->State = HAL_TIM_STATE_READY;
 80049c2:	2301      	movs	r3, #1
 80049c4:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UNLOCK(htim);
 80049c8:	2300      	movs	r3, #0
 80049ca:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 80049ce:	4618      	mov	r0, r3
}
 80049d0:	4770      	bx	lr

080049d2 <HAL_TIM_ConfigOCrefClear>:
  __HAL_LOCK(htim);
 80049d2:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80049d6:	2b01      	cmp	r3, #1
{ 
 80049d8:	b570      	push	{r4, r5, r6, lr}
 80049da:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 80049de:	d02b      	beq.n	8004a38 <HAL_TIM_ConfigOCrefClear+0x66>
  htim->State = HAL_TIM_STATE_BUSY;
 80049e0:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  if(sClearInputConfig->ClearInputSource == TIM_CLEARINPUTSOURCE_ETR)
 80049e4:	684b      	ldr	r3, [r1, #4]
  __HAL_LOCK(htim);
 80049e6:	2401      	movs	r4, #1
  if(sClearInputConfig->ClearInputSource == TIM_CLEARINPUTSOURCE_ETR)
 80049e8:	42a3      	cmp	r3, r4
  __HAL_LOCK(htim);
 80049ea:	f880 4038 	strb.w	r4, [r0, #56]	; 0x38
  if(sClearInputConfig->ClearInputSource == TIM_CLEARINPUTSOURCE_ETR)
 80049ee:	d10b      	bne.n	8004a08 <HAL_TIM_ConfigOCrefClear+0x36>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80049f0:	688e      	ldr	r6, [r1, #8]
    TIM_ETR_SetConfig(htim->Instance, 
 80049f2:	6805      	ldr	r5, [r0, #0]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80049f4:	68cb      	ldr	r3, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 80049f6:	68ac      	ldr	r4, [r5, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80049f8:	4333      	orrs	r3, r6
 80049fa:	690e      	ldr	r6, [r1, #16]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80049fc:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8004a00:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
 8004a04:	4323      	orrs	r3, r4
  TIMx->SMCR = tmpsmcr;
 8004a06:	60ab      	str	r3, [r5, #8]
  switch (Channel)
 8004a08:	2a0c      	cmp	r2, #12
 8004a0a:	d80f      	bhi.n	8004a2c <HAL_TIM_ConfigOCrefClear+0x5a>
 8004a0c:	e8df f002 	tbb	[pc, r2]
 8004a10:	0e0e0e07 	.word	0x0e0e0e07
 8004a14:	0e0e0e1a 	.word	0x0e0e0e1a
 8004a18:	0e0e0e25 	.word	0x0e0e0e25
 8004a1c:	31          	.byte	0x31
 8004a1d:	00          	.byte	0x00
      if(sClearInputConfig->ClearInputState != RESET)  
 8004a1e:	680a      	ldr	r2, [r1, #0]
 8004a20:	6803      	ldr	r3, [r0, #0]
 8004a22:	b15a      	cbz	r2, 8004a3c <HAL_TIM_ConfigOCrefClear+0x6a>
        htim->Instance->CCMR1 |= TIM_CCMR1_OC1CE;
 8004a24:	699a      	ldr	r2, [r3, #24]
 8004a26:	f042 0280 	orr.w	r2, r2, #128	; 0x80
        htim->Instance->CCMR1 |= TIM_CCMR1_OC2CE;
 8004a2a:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UNLOCK(htim);
 8004a32:	2300      	movs	r3, #0
 8004a34:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 8004a38:	4618      	mov	r0, r3
}  
 8004a3a:	bd70      	pop	{r4, r5, r6, pc}
        htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1CE;      
 8004a3c:	699a      	ldr	r2, [r3, #24]
 8004a3e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004a42:	e7f2      	b.n	8004a2a <HAL_TIM_ConfigOCrefClear+0x58>
      if(sClearInputConfig->ClearInputState != RESET)  
 8004a44:	680a      	ldr	r2, [r1, #0]
 8004a46:	6803      	ldr	r3, [r0, #0]
 8004a48:	b11a      	cbz	r2, 8004a52 <HAL_TIM_ConfigOCrefClear+0x80>
        htim->Instance->CCMR1 |= TIM_CCMR1_OC2CE;
 8004a4a:	699a      	ldr	r2, [r3, #24]
 8004a4c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004a50:	e7eb      	b.n	8004a2a <HAL_TIM_ConfigOCrefClear+0x58>
        htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2CE;      
 8004a52:	699a      	ldr	r2, [r3, #24]
 8004a54:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004a58:	e7e7      	b.n	8004a2a <HAL_TIM_ConfigOCrefClear+0x58>
      if(sClearInputConfig->ClearInputState != RESET)  
 8004a5a:	680a      	ldr	r2, [r1, #0]
 8004a5c:	6803      	ldr	r3, [r0, #0]
 8004a5e:	b122      	cbz	r2, 8004a6a <HAL_TIM_ConfigOCrefClear+0x98>
        htim->Instance->CCMR2 |= TIM_CCMR2_OC3CE;
 8004a60:	69da      	ldr	r2, [r3, #28]
 8004a62:	f042 0280 	orr.w	r2, r2, #128	; 0x80
        htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4CE;      
 8004a66:	61da      	str	r2, [r3, #28]
 8004a68:	e7e0      	b.n	8004a2c <HAL_TIM_ConfigOCrefClear+0x5a>
        htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3CE;      
 8004a6a:	69da      	ldr	r2, [r3, #28]
 8004a6c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004a70:	e7f9      	b.n	8004a66 <HAL_TIM_ConfigOCrefClear+0x94>
      if(sClearInputConfig->ClearInputState != RESET)  
 8004a72:	680a      	ldr	r2, [r1, #0]
 8004a74:	6803      	ldr	r3, [r0, #0]
 8004a76:	b11a      	cbz	r2, 8004a80 <HAL_TIM_ConfigOCrefClear+0xae>
        htim->Instance->CCMR2 |= TIM_CCMR2_OC4CE;
 8004a78:	69da      	ldr	r2, [r3, #28]
 8004a7a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004a7e:	e7f2      	b.n	8004a66 <HAL_TIM_ConfigOCrefClear+0x94>
        htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4CE;      
 8004a80:	69da      	ldr	r2, [r3, #28]
 8004a82:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004a86:	e7ee      	b.n	8004a66 <HAL_TIM_ConfigOCrefClear+0x94>

08004a88 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8004a88:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8004a8c:	2b01      	cmp	r3, #1
{
 8004a8e:	b570      	push	{r4, r5, r6, lr}
 8004a90:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8004a94:	d01c      	beq.n	8004ad0 <HAL_TIM_ConfigClockSource+0x48>
  htim->State = HAL_TIM_STATE_BUSY;
 8004a96:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  tmpsmcr = htim->Instance->SMCR;
 8004a9a:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 8004a9c:	2201      	movs	r2, #1
 8004a9e:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  tmpsmcr = htim->Instance->SMCR;
 8004aa2:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004aa4:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8004aa8:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8004aac:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8004aae:	680a      	ldr	r2, [r1, #0]
 8004ab0:	2a40      	cmp	r2, #64	; 0x40
 8004ab2:	d079      	beq.n	8004ba8 <HAL_TIM_ConfigClockSource+0x120>
 8004ab4:	d819      	bhi.n	8004aea <HAL_TIM_ConfigClockSource+0x62>
 8004ab6:	2a10      	cmp	r2, #16
 8004ab8:	f000 8093 	beq.w	8004be2 <HAL_TIM_ConfigClockSource+0x15a>
 8004abc:	d80a      	bhi.n	8004ad4 <HAL_TIM_ConfigClockSource+0x4c>
 8004abe:	2a00      	cmp	r2, #0
 8004ac0:	f000 8089 	beq.w	8004bd6 <HAL_TIM_ConfigClockSource+0x14e>
  htim->State = HAL_TIM_STATE_READY;
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UNLOCK(htim);
 8004aca:	2300      	movs	r3, #0
 8004acc:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 8004ad0:	4618      	mov	r0, r3
}
 8004ad2:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8004ad4:	2a20      	cmp	r2, #32
 8004ad6:	f000 808a 	beq.w	8004bee <HAL_TIM_ConfigClockSource+0x166>
 8004ada:	2a30      	cmp	r2, #48	; 0x30
 8004adc:	d1f2      	bne.n	8004ac4 <HAL_TIM_ConfigClockSource+0x3c>
   tmpsmcr = TIMx->SMCR;
 8004ade:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004ae0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8004ae4:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 8004ae8:	e036      	b.n	8004b58 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8004aea:	2a70      	cmp	r2, #112	; 0x70
 8004aec:	d036      	beq.n	8004b5c <HAL_TIM_ConfigClockSource+0xd4>
 8004aee:	d81b      	bhi.n	8004b28 <HAL_TIM_ConfigClockSource+0xa0>
 8004af0:	2a50      	cmp	r2, #80	; 0x50
 8004af2:	d042      	beq.n	8004b7a <HAL_TIM_ConfigClockSource+0xf2>
 8004af4:	2a60      	cmp	r2, #96	; 0x60
 8004af6:	d1e5      	bne.n	8004ac4 <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004af8:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance, 
 8004afa:	684d      	ldr	r5, [r1, #4]
 8004afc:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004afe:	f024 0410 	bic.w	r4, r4, #16
 8004b02:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b04:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8004b06:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b08:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b0c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b10:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b14:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8004b18:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b1a:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8004b1c:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004b1e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8004b22:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 8004b26:	e017      	b.n	8004b58 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8004b28:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8004b2c:	d011      	beq.n	8004b52 <HAL_TIM_ConfigClockSource+0xca>
 8004b2e:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8004b32:	d1c7      	bne.n	8004ac4 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8004b34:	688a      	ldr	r2, [r1, #8]
 8004b36:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8004b38:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8004b3a:	68c9      	ldr	r1, [r1, #12]
 8004b3c:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b3e:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8004b42:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004b46:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8004b48:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004b4a:	689a      	ldr	r2, [r3, #8]
 8004b4c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004b50:	e002      	b.n	8004b58 <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8004b52:	689a      	ldr	r2, [r3, #8]
 8004b54:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 8004b58:	609a      	str	r2, [r3, #8]
 8004b5a:	e7b3      	b.n	8004ac4 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8004b5c:	688a      	ldr	r2, [r1, #8]
 8004b5e:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8004b60:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8004b62:	68c9      	ldr	r1, [r1, #12]
 8004b64:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b66:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8004b6a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004b6e:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8004b70:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8004b72:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004b74:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 8004b78:	e7ee      	b.n	8004b58 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8004b7a:	684c      	ldr	r4, [r1, #4]
 8004b7c:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8004b7e:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b80:	6a1d      	ldr	r5, [r3, #32]
 8004b82:	f025 0501 	bic.w	r5, r5, #1
 8004b86:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8004b88:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004b8a:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004b8e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004b92:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8004b96:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 8004b98:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b9a:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8004b9c:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004b9e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8004ba2:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 8004ba6:	e7d7      	b.n	8004b58 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8004ba8:	684c      	ldr	r4, [r1, #4]
 8004baa:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8004bac:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004bae:	6a1d      	ldr	r5, [r3, #32]
 8004bb0:	f025 0501 	bic.w	r5, r5, #1
 8004bb4:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8004bb6:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004bb8:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004bbc:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004bc0:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8004bc4:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 8004bc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004bc8:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8004bca:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004bcc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8004bd0:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8004bd4:	e7c0      	b.n	8004b58 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8004bd6:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004bd8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8004bdc:	f042 0207 	orr.w	r2, r2, #7
 8004be0:	e7ba      	b.n	8004b58 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8004be2:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004be4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8004be8:	f042 0217 	orr.w	r2, r2, #23
 8004bec:	e7b4      	b.n	8004b58 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8004bee:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004bf0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8004bf4:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 8004bf8:	e7ae      	b.n	8004b58 <HAL_TIM_ConfigClockSource+0xd0>

08004bfa <HAL_TIM_ConfigTI1Input>:
  tmpcr2 = htim->Instance->CR2;
 8004bfa:	6802      	ldr	r2, [r0, #0]
 8004bfc:	6853      	ldr	r3, [r2, #4]
  tmpcr2 &= ~TIM_CR2_TI1S;
 8004bfe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr2 |= TI1_Selection;
 8004c02:	4319      	orrs	r1, r3
  htim->Instance->CR2 = tmpcr2;
 8004c04:	6051      	str	r1, [r2, #4]
}
 8004c06:	2000      	movs	r0, #0
 8004c08:	4770      	bx	lr

08004c0a <HAL_TIM_SlaveConfigSynchronization>:
{
 8004c0a:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8004c0c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8004c10:	2b01      	cmp	r3, #1
{
 8004c12:	4604      	mov	r4, r0
 8004c14:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8004c18:	d015      	beq.n	8004c46 <HAL_TIM_SlaveConfigSynchronization+0x3c>
 8004c1a:	2501      	movs	r5, #1
 8004c1c:	f880 5038 	strb.w	r5, [r0, #56]	; 0x38
  htim->State = HAL_TIM_STATE_BUSY;
 8004c20:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  TIM_SlaveTimer_SetConfig(htim, sSlaveConfig);
 8004c24:	f7ff fa0e 	bl	8004044 <TIM_SlaveTimer_SetConfig>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8004c28:	6823      	ldr	r3, [r4, #0]
 8004c2a:	68da      	ldr	r2, [r3, #12]
 8004c2c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c30:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8004c32:	68da      	ldr	r2, [r3, #12]
  __HAL_UNLOCK(htim);  
 8004c34:	2000      	movs	r0, #0
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8004c36:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004c3a:	60da      	str	r2, [r3, #12]
  htim->State = HAL_TIM_STATE_READY;
 8004c3c:	f884 5039 	strb.w	r5, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim);  
 8004c40:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  return HAL_OK;
 8004c44:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 8004c46:	4618      	mov	r0, r3
} 
 8004c48:	bd38      	pop	{r3, r4, r5, pc}

08004c4a <HAL_TIM_SlaveConfigSynchronization_IT>:
{
 8004c4a:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8004c4c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8004c50:	2b01      	cmp	r3, #1
{
 8004c52:	4604      	mov	r4, r0
 8004c54:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8004c58:	d015      	beq.n	8004c86 <HAL_TIM_SlaveConfigSynchronization_IT+0x3c>
 8004c5a:	2501      	movs	r5, #1
 8004c5c:	f880 5038 	strb.w	r5, [r0, #56]	; 0x38
  htim->State = HAL_TIM_STATE_BUSY;
 8004c60:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  TIM_SlaveTimer_SetConfig(htim, sSlaveConfig);
 8004c64:	f7ff f9ee 	bl	8004044 <TIM_SlaveTimer_SetConfig>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_TRIGGER);
 8004c68:	6823      	ldr	r3, [r4, #0]
 8004c6a:	68da      	ldr	r2, [r3, #12]
 8004c6c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004c70:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8004c72:	68da      	ldr	r2, [r3, #12]
  __HAL_UNLOCK(htim);  
 8004c74:	2000      	movs	r0, #0
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8004c76:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004c7a:	60da      	str	r2, [r3, #12]
  htim->State = HAL_TIM_STATE_READY;
 8004c7c:	f884 5039 	strb.w	r5, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim);  
 8004c80:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  return HAL_OK;
 8004c84:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 8004c86:	4618      	mov	r0, r3
}
 8004c88:	bd38      	pop	{r3, r4, r5, pc}

08004c8a <HAL_TIM_ReadCapturedValue>:
  __HAL_LOCK(htim);
 8004c8a:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8004c8e:	2b01      	cmp	r3, #1
 8004c90:	d01c      	beq.n	8004ccc <HAL_TIM_ReadCapturedValue+0x42>
  switch (Channel)
 8004c92:	290c      	cmp	r1, #12
 8004c94:	d818      	bhi.n	8004cc8 <HAL_TIM_ReadCapturedValue+0x3e>
 8004c96:	e8df f001 	tbb	[pc, r1]
 8004c9a:	1707      	.short	0x1707
 8004c9c:	170e1717 	.word	0x170e1717
 8004ca0:	17111717 	.word	0x17111717
 8004ca4:	1717      	.short	0x1717
 8004ca6:	14          	.byte	0x14
 8004ca7:	00          	.byte	0x00
      tmpreg = htim->Instance->CCR1;
 8004ca8:	6803      	ldr	r3, [r0, #0]
 8004caa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  __HAL_UNLOCK(htim);  
 8004cac:	2200      	movs	r2, #0
 8004cae:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
}
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	4770      	bx	lr
      tmpreg = htim->Instance->CCR2;
 8004cb6:	6803      	ldr	r3, [r0, #0]
 8004cb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
      break;
 8004cba:	e7f7      	b.n	8004cac <HAL_TIM_ReadCapturedValue+0x22>
      tmpreg = htim->Instance->CCR3;
 8004cbc:	6803      	ldr	r3, [r0, #0]
 8004cbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      break;
 8004cc0:	e7f4      	b.n	8004cac <HAL_TIM_ReadCapturedValue+0x22>
      tmpreg = htim->Instance->CCR4;
 8004cc2:	6803      	ldr	r3, [r0, #0]
 8004cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
      break;
 8004cc6:	e7f1      	b.n	8004cac <HAL_TIM_ReadCapturedValue+0x22>
  uint32_t tmpreg = 0U;
 8004cc8:	2300      	movs	r3, #0
 8004cca:	e7ef      	b.n	8004cac <HAL_TIM_ReadCapturedValue+0x22>
  __HAL_LOCK(htim);
 8004ccc:	2302      	movs	r3, #2
 8004cce:	e7f0      	b.n	8004cb2 <HAL_TIM_ReadCapturedValue+0x28>

08004cd0 <HAL_TIM_PeriodElapsedCallback>:
 8004cd0:	4770      	bx	lr

08004cd2 <TIM_DMAPeriodElapsedCplt>:
{
 8004cd2:	b508      	push	{r3, lr}
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004cd4:	6b80      	ldr	r0, [r0, #56]	; 0x38
  htim->State= HAL_TIM_STATE_READY;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  HAL_TIM_PeriodElapsedCallback(htim);
 8004cdc:	f7ff fff8 	bl	8004cd0 <HAL_TIM_PeriodElapsedCallback>
 8004ce0:	bd08      	pop	{r3, pc}

08004ce2 <HAL_TIM_OC_DelayElapsedCallback>:
 8004ce2:	4770      	bx	lr

08004ce4 <HAL_TIM_IC_CaptureCallback>:
 8004ce4:	4770      	bx	lr

08004ce6 <TIM_DMACaptureCplt>:
{
 8004ce6:	b510      	push	{r4, lr}
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004ce8:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if(hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004cea:	6a22      	ldr	r2, [r4, #32]
  htim->State= HAL_TIM_STATE_READY;
 8004cec:	2301      	movs	r3, #1
  if(hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004cee:	4290      	cmp	r0, r2
  htim->State= HAL_TIM_STATE_READY;
 8004cf0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  if(hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004cf4:	d106      	bne.n	8004d04 <TIM_DMACaptureCplt+0x1e>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004cf6:	7623      	strb	r3, [r4, #24]
  HAL_TIM_IC_CaptureCallback(htim); 
 8004cf8:	4620      	mov	r0, r4
 8004cfa:	f7ff fff3 	bl	8004ce4 <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cfe:	2300      	movs	r3, #0
 8004d00:	7623      	strb	r3, [r4, #24]
 8004d02:	bd10      	pop	{r4, pc}
  else if(hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004d04:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004d06:	4298      	cmp	r0, r3
 8004d08:	d101      	bne.n	8004d0e <TIM_DMACaptureCplt+0x28>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d0a:	2302      	movs	r3, #2
 8004d0c:	e7f3      	b.n	8004cf6 <TIM_DMACaptureCplt+0x10>
  else if(hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004d0e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004d10:	4298      	cmp	r0, r3
 8004d12:	d101      	bne.n	8004d18 <TIM_DMACaptureCplt+0x32>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004d14:	2304      	movs	r3, #4
 8004d16:	e7ee      	b.n	8004cf6 <TIM_DMACaptureCplt+0x10>
  else if(hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004d18:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004d1a:	4298      	cmp	r0, r3
 8004d1c:	d1ec      	bne.n	8004cf8 <TIM_DMACaptureCplt+0x12>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d1e:	2308      	movs	r3, #8
 8004d20:	e7e9      	b.n	8004cf6 <TIM_DMACaptureCplt+0x10>

08004d22 <HAL_TIM_PWM_PulseFinishedCallback>:
 8004d22:	4770      	bx	lr

08004d24 <TIM_DMADelayPulseCplt>:
{
 8004d24:	b510      	push	{r4, lr}
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004d26:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if(hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004d28:	6a22      	ldr	r2, [r4, #32]
  htim->State= HAL_TIM_STATE_READY; 
 8004d2a:	2301      	movs	r3, #1
  if(hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004d2c:	4290      	cmp	r0, r2
  htim->State= HAL_TIM_STATE_READY; 
 8004d2e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  if(hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004d32:	d106      	bne.n	8004d42 <TIM_DMADelayPulseCplt+0x1e>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d34:	7623      	strb	r3, [r4, #24]
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d36:	4620      	mov	r0, r4
 8004d38:	f7ff fff3 	bl	8004d22 <HAL_TIM_PWM_PulseFinishedCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;  
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	7623      	strb	r3, [r4, #24]
 8004d40:	bd10      	pop	{r4, pc}
  else if(hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004d42:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004d44:	4298      	cmp	r0, r3
 8004d46:	d101      	bne.n	8004d4c <TIM_DMADelayPulseCplt+0x28>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d48:	2302      	movs	r3, #2
 8004d4a:	e7f3      	b.n	8004d34 <TIM_DMADelayPulseCplt+0x10>
  else if(hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004d4c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004d4e:	4298      	cmp	r0, r3
 8004d50:	d101      	bne.n	8004d56 <TIM_DMADelayPulseCplt+0x32>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004d52:	2304      	movs	r3, #4
 8004d54:	e7ee      	b.n	8004d34 <TIM_DMADelayPulseCplt+0x10>
  else if(hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004d56:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004d58:	4298      	cmp	r0, r3
 8004d5a:	d1ec      	bne.n	8004d36 <TIM_DMADelayPulseCplt+0x12>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d5c:	2308      	movs	r3, #8
 8004d5e:	e7e9      	b.n	8004d34 <TIM_DMADelayPulseCplt+0x10>

08004d60 <HAL_TIM_TriggerCallback>:
 8004d60:	4770      	bx	lr

08004d62 <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004d62:	6803      	ldr	r3, [r0, #0]
 8004d64:	691a      	ldr	r2, [r3, #16]
 8004d66:	0791      	lsls	r1, r2, #30
{
 8004d68:	b510      	push	{r4, lr}
 8004d6a:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004d6c:	d50e      	bpl.n	8004d8c <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8004d6e:	68da      	ldr	r2, [r3, #12]
 8004d70:	0792      	lsls	r2, r2, #30
 8004d72:	d50b      	bpl.n	8004d8c <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004d74:	f06f 0202 	mvn.w	r2, #2
 8004d78:	611a      	str	r2, [r3, #16]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d7a:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d7c:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d7e:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d80:	7602      	strb	r2, [r0, #24]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d82:	d077      	beq.n	8004e74 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 8004d84:	f7ff ffae 	bl	8004ce4 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d88:	2300      	movs	r3, #0
 8004d8a:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004d8c:	6823      	ldr	r3, [r4, #0]
 8004d8e:	691a      	ldr	r2, [r3, #16]
 8004d90:	0750      	lsls	r0, r2, #29
 8004d92:	d510      	bpl.n	8004db6 <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8004d94:	68da      	ldr	r2, [r3, #12]
 8004d96:	0751      	lsls	r1, r2, #29
 8004d98:	d50d      	bpl.n	8004db6 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004d9a:	f06f 0204 	mvn.w	r2, #4
 8004d9e:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004da0:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004da2:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004da4:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004da8:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 8004daa:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004dac:	d068      	beq.n	8004e80 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8004dae:	f7ff ff99 	bl	8004ce4 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004db2:	2300      	movs	r3, #0
 8004db4:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004db6:	6823      	ldr	r3, [r4, #0]
 8004db8:	691a      	ldr	r2, [r3, #16]
 8004dba:	0712      	lsls	r2, r2, #28
 8004dbc:	d50f      	bpl.n	8004dde <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8004dbe:	68da      	ldr	r2, [r3, #12]
 8004dc0:	0710      	lsls	r0, r2, #28
 8004dc2:	d50c      	bpl.n	8004dde <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004dc4:	f06f 0208 	mvn.w	r2, #8
 8004dc8:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004dca:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004dcc:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004dce:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004dd0:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 8004dd2:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004dd4:	d05a      	beq.n	8004e8c <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8004dd6:	f7ff ff85 	bl	8004ce4 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004dda:	2300      	movs	r3, #0
 8004ddc:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004dde:	6823      	ldr	r3, [r4, #0]
 8004de0:	691a      	ldr	r2, [r3, #16]
 8004de2:	06d2      	lsls	r2, r2, #27
 8004de4:	d510      	bpl.n	8004e08 <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8004de6:	68da      	ldr	r2, [r3, #12]
 8004de8:	06d0      	lsls	r0, r2, #27
 8004dea:	d50d      	bpl.n	8004e08 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004dec:	f06f 0210 	mvn.w	r2, #16
 8004df0:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004df2:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004df4:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004df6:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004dfa:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 8004dfc:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004dfe:	d04b      	beq.n	8004e98 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8004e00:	f7ff ff70 	bl	8004ce4 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e04:	2300      	movs	r3, #0
 8004e06:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004e08:	6823      	ldr	r3, [r4, #0]
 8004e0a:	691a      	ldr	r2, [r3, #16]
 8004e0c:	07d1      	lsls	r1, r2, #31
 8004e0e:	d508      	bpl.n	8004e22 <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8004e10:	68da      	ldr	r2, [r3, #12]
 8004e12:	07d2      	lsls	r2, r2, #31
 8004e14:	d505      	bpl.n	8004e22 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004e16:	f06f 0201 	mvn.w	r2, #1
 8004e1a:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8004e1c:	4620      	mov	r0, r4
 8004e1e:	f7ff ff57 	bl	8004cd0 <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004e22:	6823      	ldr	r3, [r4, #0]
 8004e24:	691a      	ldr	r2, [r3, #16]
 8004e26:	0610      	lsls	r0, r2, #24
 8004e28:	d508      	bpl.n	8004e3c <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8004e2a:	68da      	ldr	r2, [r3, #12]
 8004e2c:	0611      	lsls	r1, r2, #24
 8004e2e:	d505      	bpl.n	8004e3c <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004e30:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004e34:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8004e36:	4620      	mov	r0, r4
 8004e38:	f001 fa53 	bl	80062e2 <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004e3c:	6823      	ldr	r3, [r4, #0]
 8004e3e:	691a      	ldr	r2, [r3, #16]
 8004e40:	0652      	lsls	r2, r2, #25
 8004e42:	d508      	bpl.n	8004e56 <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8004e44:	68da      	ldr	r2, [r3, #12]
 8004e46:	0650      	lsls	r0, r2, #25
 8004e48:	d505      	bpl.n	8004e56 <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004e4a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004e4e:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8004e50:	4620      	mov	r0, r4
 8004e52:	f7ff ff85 	bl	8004d60 <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004e56:	6823      	ldr	r3, [r4, #0]
 8004e58:	691a      	ldr	r2, [r3, #16]
 8004e5a:	0691      	lsls	r1, r2, #26
 8004e5c:	d522      	bpl.n	8004ea4 <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8004e5e:	68da      	ldr	r2, [r3, #12]
 8004e60:	0692      	lsls	r2, r2, #26
 8004e62:	d51f      	bpl.n	8004ea4 <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004e64:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8004e68:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004e6a:	611a      	str	r2, [r3, #16]
}
 8004e6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 8004e70:	f001 ba2e 	b.w	80062d0 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e74:	f7ff ff35 	bl	8004ce2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e78:	4620      	mov	r0, r4
 8004e7a:	f7ff ff52 	bl	8004d22 <HAL_TIM_PWM_PulseFinishedCallback>
 8004e7e:	e783      	b.n	8004d88 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e80:	f7ff ff2f 	bl	8004ce2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e84:	4620      	mov	r0, r4
 8004e86:	f7ff ff4c 	bl	8004d22 <HAL_TIM_PWM_PulseFinishedCallback>
 8004e8a:	e792      	b.n	8004db2 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e8c:	f7ff ff29 	bl	8004ce2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8004e90:	4620      	mov	r0, r4
 8004e92:	f7ff ff46 	bl	8004d22 <HAL_TIM_PWM_PulseFinishedCallback>
 8004e96:	e7a0      	b.n	8004dda <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e98:	f7ff ff23 	bl	8004ce2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e9c:	4620      	mov	r0, r4
 8004e9e:	f7ff ff40 	bl	8004d22 <HAL_TIM_PWM_PulseFinishedCallback>
 8004ea2:	e7af      	b.n	8004e04 <HAL_TIM_IRQHandler+0xa2>
 8004ea4:	bd10      	pop	{r4, pc}

08004ea6 <TIM_DMATriggerCplt>:
{
 8004ea6:	b508      	push	{r3, lr}
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;  
 8004ea8:	6b80      	ldr	r0, [r0, #56]	; 0x38
  htim->State= HAL_TIM_STATE_READY; 
 8004eaa:	2301      	movs	r3, #1
 8004eac:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  HAL_TIM_TriggerCallback(htim);
 8004eb0:	f7ff ff56 	bl	8004d60 <HAL_TIM_TriggerCallback>
 8004eb4:	bd08      	pop	{r3, pc}

08004eb6 <HAL_TIM_ErrorCallback>:
{
 8004eb6:	4770      	bx	lr

08004eb8 <TIM_DMAError>:
{
 8004eb8:	b508      	push	{r3, lr}
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004eba:	6b80      	ldr	r0, [r0, #56]	; 0x38
  htim->State= HAL_TIM_STATE_READY;
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  HAL_TIM_ErrorCallback(htim);
 8004ec2:	f7ff fff8 	bl	8004eb6 <HAL_TIM_ErrorCallback>
 8004ec6:	bd08      	pop	{r3, pc}

08004ec8 <HAL_TIM_Base_GetState>:
 8004ec8:	f890 0039 	ldrb.w	r0, [r0, #57]	; 0x39
 8004ecc:	4770      	bx	lr

08004ece <HAL_TIM_OC_GetState>:
 8004ece:	f890 0039 	ldrb.w	r0, [r0, #57]	; 0x39
 8004ed2:	4770      	bx	lr

08004ed4 <HAL_TIM_PWM_GetState>:
 8004ed4:	f890 0039 	ldrb.w	r0, [r0, #57]	; 0x39
 8004ed8:	4770      	bx	lr

08004eda <HAL_TIM_IC_GetState>:
 8004eda:	f890 0039 	ldrb.w	r0, [r0, #57]	; 0x39
 8004ede:	4770      	bx	lr

08004ee0 <HAL_TIM_OnePulse_GetState>:
 8004ee0:	f890 0039 	ldrb.w	r0, [r0, #57]	; 0x39
 8004ee4:	4770      	bx	lr

08004ee6 <HAL_TIM_Encoder_GetState>:
  return htim->State;
 8004ee6:	f890 0039 	ldrb.w	r0, [r0, #57]	; 0x39
}
 8004eea:	4770      	bx	lr

08004eec <TIM_Base_SetConfig>:
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8004eec:	4a2e      	ldr	r2, [pc, #184]	; (8004fa8 <TIM_Base_SetConfig+0xbc>)
  tmpcr1 = TIMx->CR1;
 8004eee:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8004ef0:	4290      	cmp	r0, r2
 8004ef2:	d012      	beq.n	8004f1a <TIM_Base_SetConfig+0x2e>
 8004ef4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8004ef8:	d00f      	beq.n	8004f1a <TIM_Base_SetConfig+0x2e>
 8004efa:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8004efe:	4290      	cmp	r0, r2
 8004f00:	d00b      	beq.n	8004f1a <TIM_Base_SetConfig+0x2e>
 8004f02:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004f06:	4290      	cmp	r0, r2
 8004f08:	d007      	beq.n	8004f1a <TIM_Base_SetConfig+0x2e>
 8004f0a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004f0e:	4290      	cmp	r0, r2
 8004f10:	d003      	beq.n	8004f1a <TIM_Base_SetConfig+0x2e>
 8004f12:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8004f16:	4290      	cmp	r0, r2
 8004f18:	d11d      	bne.n	8004f56 <TIM_Base_SetConfig+0x6a>
    tmpcr1 |= Structure->CounterMode;
 8004f1a:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8004f20:	4313      	orrs	r3, r2
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8004f22:	4a21      	ldr	r2, [pc, #132]	; (8004fa8 <TIM_Base_SetConfig+0xbc>)
 8004f24:	4290      	cmp	r0, r2
 8004f26:	d104      	bne.n	8004f32 <TIM_Base_SetConfig+0x46>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f28:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f2a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	e028      	b.n	8004f84 <TIM_Base_SetConfig+0x98>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8004f32:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8004f36:	d0f7      	beq.n	8004f28 <TIM_Base_SetConfig+0x3c>
 8004f38:	4a1c      	ldr	r2, [pc, #112]	; (8004fac <TIM_Base_SetConfig+0xc0>)
 8004f3a:	4290      	cmp	r0, r2
 8004f3c:	d0f4      	beq.n	8004f28 <TIM_Base_SetConfig+0x3c>
 8004f3e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004f42:	4290      	cmp	r0, r2
 8004f44:	d0f0      	beq.n	8004f28 <TIM_Base_SetConfig+0x3c>
 8004f46:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004f4a:	4290      	cmp	r0, r2
 8004f4c:	d0ec      	beq.n	8004f28 <TIM_Base_SetConfig+0x3c>
 8004f4e:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8004f52:	4290      	cmp	r0, r2
 8004f54:	d0e8      	beq.n	8004f28 <TIM_Base_SetConfig+0x3c>
 8004f56:	4a16      	ldr	r2, [pc, #88]	; (8004fb0 <TIM_Base_SetConfig+0xc4>)
 8004f58:	4290      	cmp	r0, r2
 8004f5a:	d0e5      	beq.n	8004f28 <TIM_Base_SetConfig+0x3c>
 8004f5c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004f60:	4290      	cmp	r0, r2
 8004f62:	d0e1      	beq.n	8004f28 <TIM_Base_SetConfig+0x3c>
 8004f64:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004f68:	4290      	cmp	r0, r2
 8004f6a:	d0dd      	beq.n	8004f28 <TIM_Base_SetConfig+0x3c>
 8004f6c:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8004f70:	4290      	cmp	r0, r2
 8004f72:	d0d9      	beq.n	8004f28 <TIM_Base_SetConfig+0x3c>
 8004f74:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004f78:	4290      	cmp	r0, r2
 8004f7a:	d0d5      	beq.n	8004f28 <TIM_Base_SetConfig+0x3c>
 8004f7c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004f80:	4290      	cmp	r0, r2
 8004f82:	d0d1      	beq.n	8004f28 <TIM_Base_SetConfig+0x3c>
  TIMx->CR1 = tmpcr1;
 8004f84:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f86:	688b      	ldr	r3, [r1, #8]
 8004f88:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8004f8a:	680b      	ldr	r3, [r1, #0]
 8004f8c:	6283      	str	r3, [r0, #40]	; 0x28
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8004f8e:	4b06      	ldr	r3, [pc, #24]	; (8004fa8 <TIM_Base_SetConfig+0xbc>)
 8004f90:	4298      	cmp	r0, r3
 8004f92:	d006      	beq.n	8004fa2 <TIM_Base_SetConfig+0xb6>
 8004f94:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004f98:	4298      	cmp	r0, r3
 8004f9a:	d002      	beq.n	8004fa2 <TIM_Base_SetConfig+0xb6>
  TIMx->EGR = TIM_EGR_UG;
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	6143      	str	r3, [r0, #20]
}
 8004fa0:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 8004fa2:	690b      	ldr	r3, [r1, #16]
 8004fa4:	6303      	str	r3, [r0, #48]	; 0x30
 8004fa6:	e7f9      	b.n	8004f9c <TIM_Base_SetConfig+0xb0>
 8004fa8:	40010000 	.word	0x40010000
 8004fac:	40000400 	.word	0x40000400
 8004fb0:	40014000 	.word	0x40014000

08004fb4 <HAL_TIM_Base_Init>:
{ 
 8004fb4:	b510      	push	{r4, lr}
  if(htim == NULL)
 8004fb6:	4604      	mov	r4, r0
 8004fb8:	b1a0      	cbz	r0, 8004fe4 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8004fba:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8004fbe:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004fc2:	b91b      	cbnz	r3, 8004fcc <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8004fc4:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 8004fc8:	f010 ff82 	bl	8015ed0 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8004fcc:	2302      	movs	r3, #2
 8004fce:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8004fd2:	6820      	ldr	r0, [r4, #0]
 8004fd4:	1d21      	adds	r1, r4, #4
 8004fd6:	f7ff ff89 	bl	8004eec <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8004fda:	2301      	movs	r3, #1
 8004fdc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8004fe0:	2000      	movs	r0, #0
 8004fe2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8004fe4:	2001      	movs	r0, #1
}
 8004fe6:	bd10      	pop	{r4, pc}

08004fe8 <HAL_TIM_OC_Init>:
{
 8004fe8:	b510      	push	{r4, lr}
  if(htim == NULL)
 8004fea:	4604      	mov	r4, r0
 8004fec:	b1a0      	cbz	r0, 8005018 <HAL_TIM_OC_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8004fee:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8004ff2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004ff6:	b91b      	cbnz	r3, 8005000 <HAL_TIM_OC_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8004ff8:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_OC_MspInit(htim);
 8004ffc:	f7ff f91c 	bl	8004238 <HAL_TIM_OC_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8005000:	2302      	movs	r3, #2
 8005002:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance,  &htim->Init); 
 8005006:	6820      	ldr	r0, [r4, #0]
 8005008:	1d21      	adds	r1, r4, #4
 800500a:	f7ff ff6f 	bl	8004eec <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800500e:	2301      	movs	r3, #1
 8005010:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8005014:	2000      	movs	r0, #0
 8005016:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8005018:	2001      	movs	r0, #1
}
 800501a:	bd10      	pop	{r4, pc}

0800501c <HAL_TIM_PWM_Init>:
{
 800501c:	b510      	push	{r4, lr}
  if(htim == NULL)
 800501e:	4604      	mov	r4, r0
 8005020:	b1a0      	cbz	r0, 800504c <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8005022:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8005026:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800502a:	b91b      	cbnz	r3, 8005034 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 800502c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_PWM_MspInit(htim);
 8005030:	f010 ff0c 	bl	8015e4c <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;  
 8005034:	2302      	movs	r3, #2
 8005036:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800503a:	6820      	ldr	r0, [r4, #0]
 800503c:	1d21      	adds	r1, r4, #4
 800503e:	f7ff ff55 	bl	8004eec <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8005042:	2301      	movs	r3, #1
 8005044:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8005048:	2000      	movs	r0, #0
 800504a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800504c:	2001      	movs	r0, #1
}  
 800504e:	bd10      	pop	{r4, pc}

08005050 <HAL_TIM_IC_Init>:
{
 8005050:	b510      	push	{r4, lr}
  if(htim == NULL)
 8005052:	4604      	mov	r4, r0
 8005054:	b1a0      	cbz	r0, 8005080 <HAL_TIM_IC_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8005056:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800505a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800505e:	b91b      	cbnz	r3, 8005068 <HAL_TIM_IC_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8005060:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_IC_MspInit(htim);
 8005064:	f7ff f926 	bl	80042b4 <HAL_TIM_IC_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;   
 8005068:	2302      	movs	r3, #2
 800506a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800506e:	6820      	ldr	r0, [r4, #0]
 8005070:	1d21      	adds	r1, r4, #4
 8005072:	f7ff ff3b 	bl	8004eec <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8005076:	2301      	movs	r3, #1
 8005078:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 800507c:	2000      	movs	r0, #0
 800507e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8005080:	2001      	movs	r0, #1
}
 8005082:	bd10      	pop	{r4, pc}

08005084 <HAL_TIM_OnePulse_Init>:
{
 8005084:	b538      	push	{r3, r4, r5, lr}
 8005086:	460d      	mov	r5, r1
  if(htim == NULL)
 8005088:	4604      	mov	r4, r0
 800508a:	b1e0      	cbz	r0, 80050c6 <HAL_TIM_OnePulse_Init+0x42>
  if(htim->State == HAL_TIM_STATE_RESET)
 800508c:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8005090:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005094:	b91b      	cbnz	r3, 800509e <HAL_TIM_OnePulse_Init+0x1a>
    htim->Lock = HAL_UNLOCKED;
 8005096:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_OnePulse_MspInit(htim);
 800509a:	f7ff f92a 	bl	80042f2 <HAL_TIM_OnePulse_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;  
 800509e:	2302      	movs	r3, #2
 80050a0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050a4:	1d21      	adds	r1, r4, #4
 80050a6:	6820      	ldr	r0, [r4, #0]
 80050a8:	f7ff ff20 	bl	8004eec <TIM_Base_SetConfig>
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 80050ac:	6823      	ldr	r3, [r4, #0]
 80050ae:	681a      	ldr	r2, [r3, #0]
 80050b0:	f022 0208 	bic.w	r2, r2, #8
 80050b4:	601a      	str	r2, [r3, #0]
  htim->Instance->CR1 |= OnePulseMode;
 80050b6:	6819      	ldr	r1, [r3, #0]
 80050b8:	4329      	orrs	r1, r5
 80050ba:	6019      	str	r1, [r3, #0]
  htim->State= HAL_TIM_STATE_READY;
 80050bc:	2301      	movs	r3, #1
 80050be:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 80050c2:	2000      	movs	r0, #0
 80050c4:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80050c6:	2001      	movs	r0, #1
}
 80050c8:	bd38      	pop	{r3, r4, r5, pc}

080050ca <HAL_TIM_Encoder_Init>:
{
 80050ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050cc:	460c      	mov	r4, r1
  if(htim == NULL)
 80050ce:	4605      	mov	r5, r0
 80050d0:	2800      	cmp	r0, #0
 80050d2:	d041      	beq.n	8005158 <HAL_TIM_Encoder_Init+0x8e>
  if(htim->State == HAL_TIM_STATE_RESET)
 80050d4:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80050d8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80050dc:	b91b      	cbnz	r3, 80050e6 <HAL_TIM_Encoder_Init+0x1c>
    htim->Lock = HAL_UNLOCKED;
 80050de:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Encoder_MspInit(htim);
 80050e2:	f010 fe57 	bl	8015d94 <HAL_TIM_Encoder_MspInit>
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80050e6:	4629      	mov	r1, r5
  htim->State= HAL_TIM_STATE_BUSY;   
 80050e8:	2302      	movs	r3, #2
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80050ea:	f851 0b04 	ldr.w	r0, [r1], #4
  htim->State= HAL_TIM_STATE_BUSY;   
 80050ee:	f885 3039 	strb.w	r3, [r5, #57]	; 0x39
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80050f2:	6883      	ldr	r3, [r0, #8]
 80050f4:	f023 0307 	bic.w	r3, r3, #7
 80050f8:	6083      	str	r3, [r0, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);  
 80050fa:	f7ff fef7 	bl	8004eec <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 80050fe:	6828      	ldr	r0, [r5, #0]
  tmpsmcr |= sConfig->EncoderMode;
 8005100:	6823      	ldr	r3, [r4, #0]
  tmpsmcr = htim->Instance->SMCR;
 8005102:	6886      	ldr	r6, [r0, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 8005104:	6982      	ldr	r2, [r0, #24]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005106:	68a1      	ldr	r1, [r4, #8]
  tmpccer = htim->Instance->CCER;
 8005108:	6a07      	ldr	r7, [r0, #32]
  tmpsmcr |= sConfig->EncoderMode;
 800510a:	431e      	orrs	r6, r3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800510c:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800510e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005112:	f022 0203 	bic.w	r2, r2, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005116:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
 800511a:	4313      	orrs	r3, r2
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800511c:	f423 427c 	bic.w	r2, r3, #64512	; 0xfc00
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005120:	6923      	ldr	r3, [r4, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005122:	69e1      	ldr	r1, [r4, #28]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005124:	011b      	lsls	r3, r3, #4
 8005126:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800512a:	68e1      	ldr	r1, [r4, #12]
 800512c:	430b      	orrs	r3, r1
 800512e:	6a21      	ldr	r1, [r4, #32]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005130:	f022 02fc 	bic.w	r2, r2, #252	; 0xfc
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005134:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 8005138:	4313      	orrs	r3, r2
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800513a:	6961      	ldr	r1, [r4, #20]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800513c:	f027 02aa 	bic.w	r2, r7, #170	; 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005140:	6867      	ldr	r7, [r4, #4]
  htim->Instance->SMCR = tmpsmcr;
 8005142:	6086      	str	r6, [r0, #8]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005144:	ea47 1701 	orr.w	r7, r7, r1, lsl #4
  htim->Instance->CCMR1 = tmpccmr1;
 8005148:	6183      	str	r3, [r0, #24]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800514a:	4317      	orrs	r7, r2
  htim->State= HAL_TIM_STATE_READY;
 800514c:	2301      	movs	r3, #1
  htim->Instance->CCER = tmpccer;
 800514e:	6207      	str	r7, [r0, #32]
  htim->State= HAL_TIM_STATE_READY;
 8005150:	f885 3039 	strb.w	r3, [r5, #57]	; 0x39
  return HAL_OK;
 8005154:	2000      	movs	r0, #0
 8005156:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8005158:	2001      	movs	r0, #1
}
 800515a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800515c <TIM_TI1_SetConfig>:
{
 800515c:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800515e:	6a04      	ldr	r4, [r0, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005160:	4e1a      	ldr	r6, [pc, #104]	; (80051cc <TIM_TI1_SetConfig+0x70>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005162:	f024 0401 	bic.w	r4, r4, #1
 8005166:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005168:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 800516a:	6a05      	ldr	r5, [r0, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800516c:	42b0      	cmp	r0, r6
 800516e:	f024 0403 	bic.w	r4, r4, #3
 8005172:	d01a      	beq.n	80051aa <TIM_TI1_SetConfig+0x4e>
 8005174:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8005178:	d017      	beq.n	80051aa <TIM_TI1_SetConfig+0x4e>
 800517a:	f5a6 467c 	sub.w	r6, r6, #64512	; 0xfc00
 800517e:	42b0      	cmp	r0, r6
 8005180:	d013      	beq.n	80051aa <TIM_TI1_SetConfig+0x4e>
 8005182:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8005186:	42b0      	cmp	r0, r6
 8005188:	d00f      	beq.n	80051aa <TIM_TI1_SetConfig+0x4e>
 800518a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800518e:	42b0      	cmp	r0, r6
 8005190:	d00b      	beq.n	80051aa <TIM_TI1_SetConfig+0x4e>
 8005192:	f506 4678 	add.w	r6, r6, #63488	; 0xf800
 8005196:	42b0      	cmp	r0, r6
 8005198:	d007      	beq.n	80051aa <TIM_TI1_SetConfig+0x4e>
 800519a:	f506 5670 	add.w	r6, r6, #15360	; 0x3c00
 800519e:	42b0      	cmp	r0, r6
 80051a0:	d003      	beq.n	80051aa <TIM_TI1_SetConfig+0x4e>
 80051a2:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 80051a6:	42b0      	cmp	r0, r6
 80051a8:	d10d      	bne.n	80051c6 <TIM_TI1_SetConfig+0x6a>
    tmpccmr1 |= TIM_ICSelection;
 80051aa:	4322      	orrs	r2, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80051ac:	011b      	lsls	r3, r3, #4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80051ae:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80051b2:	b2db      	uxtb	r3, r3
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80051b4:	f025 050a 	bic.w	r5, r5, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80051b8:	f001 010a 	and.w	r1, r1, #10
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80051bc:	431a      	orrs	r2, r3
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80051be:	4329      	orrs	r1, r5
  TIMx->CCMR1 = tmpccmr1;
 80051c0:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80051c2:	6201      	str	r1, [r0, #32]
}
 80051c4:	bd70      	pop	{r4, r5, r6, pc}
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80051c6:	f044 0201 	orr.w	r2, r4, #1
 80051ca:	e7ef      	b.n	80051ac <TIM_TI1_SetConfig+0x50>
 80051cc:	40010000 	.word	0x40010000

080051d0 <HAL_TIM_IC_ConfigChannel>:
{
 80051d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 80051d2:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80051d6:	2b01      	cmp	r3, #1
{
 80051d8:	4604      	mov	r4, r0
 80051da:	460d      	mov	r5, r1
 80051dc:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 80051e0:	d019      	beq.n	8005216 <HAL_TIM_IC_ConfigChannel+0x46>
 80051e2:	2301      	movs	r3, #1
 80051e4:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  htim->State = HAL_TIM_STATE_BUSY;
 80051e8:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  if (Channel == TIM_CHANNEL_1)
 80051ec:	b9a2      	cbnz	r2, 8005218 <HAL_TIM_IC_ConfigChannel+0x48>
    TIM_TI1_SetConfig(htim->Instance,
 80051ee:	68cb      	ldr	r3, [r1, #12]
 80051f0:	6820      	ldr	r0, [r4, #0]
 80051f2:	c906      	ldmia	r1, {r1, r2}
 80051f4:	f7ff ffb2 	bl	800515c <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80051f8:	6823      	ldr	r3, [r4, #0]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80051fa:	68a9      	ldr	r1, [r5, #8]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80051fc:	699a      	ldr	r2, [r3, #24]
 80051fe:	f022 020c 	bic.w	r2, r2, #12
 8005202:	619a      	str	r2, [r3, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005204:	699a      	ldr	r2, [r3, #24]
 8005206:	430a      	orrs	r2, r1
 8005208:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 800520a:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800520c:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800520e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim);
 8005212:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 8005216:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (Channel == TIM_CHANNEL_2)
 8005218:	2a04      	cmp	r2, #4
 800521a:	688e      	ldr	r6, [r1, #8]
 800521c:	6823      	ldr	r3, [r4, #0]
 800521e:	68e8      	ldr	r0, [r5, #12]
 8005220:	c982      	ldmia	r1, {r1, r7}
 8005222:	d11f      	bne.n	8005264 <HAL_TIM_IC_ConfigChannel+0x94>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005224:	6a1a      	ldr	r2, [r3, #32]
 8005226:	f022 0210 	bic.w	r2, r2, #16
 800522a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800522c:	699a      	ldr	r2, [r3, #24]
  tmpccer = TIMx->CCER;
 800522e:	6a1d      	ldr	r5, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005230:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005234:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005238:	0300      	lsls	r0, r0, #12
 800523a:	b280      	uxth	r0, r0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800523c:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005240:	0109      	lsls	r1, r1, #4
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005242:	4302      	orrs	r2, r0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005244:	f001 01a0 	and.w	r1, r1, #160	; 0xa0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005248:	f025 00a0 	bic.w	r0, r5, #160	; 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800524c:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1 ;
 800524e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005250:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005252:	699a      	ldr	r2, [r3, #24]
 8005254:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005258:	619a      	str	r2, [r3, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800525a:	699a      	ldr	r2, [r3, #24]
 800525c:	ea42 2606 	orr.w	r6, r2, r6, lsl #8
 8005260:	619e      	str	r6, [r3, #24]
 8005262:	e7d2      	b.n	800520a <HAL_TIM_IC_ConfigChannel+0x3a>
  else if (Channel == TIM_CHANNEL_3)
 8005264:	2a08      	cmp	r2, #8
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005266:	6a1a      	ldr	r2, [r3, #32]
  else if (Channel == TIM_CHANNEL_3)
 8005268:	d11c      	bne.n	80052a4 <HAL_TIM_IC_ConfigChannel+0xd4>
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800526a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800526e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005270:	69da      	ldr	r2, [r3, #28]
  tmpccer = TIMx->CCER;
 8005272:	6a1d      	ldr	r5, [r3, #32]
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005274:	f022 0203 	bic.w	r2, r2, #3
  tmpccmr2 |= TIM_ICSelection;
 8005278:	433a      	orrs	r2, r7
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800527a:	0100      	lsls	r0, r0, #4
 800527c:	b2c0      	uxtb	r0, r0
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800527e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005282:	0209      	lsls	r1, r1, #8
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005284:	4302      	orrs	r2, r0
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005286:	f401 6120 	and.w	r1, r1, #2560	; 0xa00
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800528a:	f425 6020 	bic.w	r0, r5, #2560	; 0xa00
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800528e:	4301      	orrs	r1, r0
  TIMx->CCMR2 = tmpccmr2;
 8005290:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005292:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005294:	69da      	ldr	r2, [r3, #28]
 8005296:	f022 020c 	bic.w	r2, r2, #12
 800529a:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800529c:	69da      	ldr	r2, [r3, #28]
 800529e:	4316      	orrs	r6, r2
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80052a0:	61de      	str	r6, [r3, #28]
 80052a2:	e7b2      	b.n	800520a <HAL_TIM_IC_ConfigChannel+0x3a>
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80052a4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80052a8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80052aa:	69da      	ldr	r2, [r3, #28]
  tmpccer = TIMx->CCER;
 80052ac:	6a1d      	ldr	r5, [r3, #32]
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80052ae:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80052b2:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80052b6:	0300      	lsls	r0, r0, #12
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80052b8:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80052bc:	b280      	uxth	r0, r0
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80052be:	0309      	lsls	r1, r1, #12
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80052c0:	4310      	orrs	r0, r2
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80052c2:	f401 4120 	and.w	r1, r1, #40960	; 0xa000
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80052c6:	f425 4220 	bic.w	r2, r5, #40960	; 0xa000
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80052ca:	4311      	orrs	r1, r2
  TIMx->CCMR2 = tmpccmr2;
 80052cc:	61d8      	str	r0, [r3, #28]
  TIMx->CCER = tmpccer ;
 80052ce:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80052d0:	69da      	ldr	r2, [r3, #28]
 80052d2:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80052d6:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80052d8:	69da      	ldr	r2, [r3, #28]
 80052da:	ea42 2606 	orr.w	r6, r2, r6, lsl #8
 80052de:	e7df      	b.n	80052a0 <HAL_TIM_IC_ConfigChannel+0xd0>

080052e0 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80052e0:	6a03      	ldr	r3, [r0, #32]
 80052e2:	f023 0310 	bic.w	r3, r3, #16
 80052e6:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80052e8:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 80052ea:	6842      	ldr	r2, [r0, #4]
{
 80052ec:	b570      	push	{r4, r5, r6, lr}
  tmpccmrx = TIMx->CCMR1;
 80052ee:	6984      	ldr	r4, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80052f0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80052f2:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80052f6:	ea44 2505 	orr.w	r5, r4, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80052fa:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80052fc:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005300:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8005304:	4c0d      	ldr	r4, [pc, #52]	; (800533c <TIM_OC2_SetConfig+0x5c>)
 8005306:	42a0      	cmp	r0, r4
 8005308:	d009      	beq.n	800531e <TIM_OC2_SetConfig+0x3e>
 800530a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800530e:	42a0      	cmp	r0, r4
 8005310:	d005      	beq.n	800531e <TIM_OC2_SetConfig+0x3e>
  TIMx->CR2 = tmpcr2;
 8005312:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8005314:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8005316:	6185      	str	r5, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8005318:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800531a:	6203      	str	r3, [r0, #32]
}
 800531c:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800531e:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005320:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC2NP;
 8005322:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005326:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800532a:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800532c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005330:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8005332:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005336:	ea42 0284 	orr.w	r2, r2, r4, lsl #2
 800533a:	e7ea      	b.n	8005312 <TIM_OC2_SetConfig+0x32>
 800533c:	40010000 	.word	0x40010000

08005340 <HAL_TIM_OC_ConfigChannel>:
{
 8005340:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim); 
 8005342:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8005346:	2b01      	cmp	r3, #1
{
 8005348:	4604      	mov	r4, r0
 800534a:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim); 
 800534e:	d018      	beq.n	8005382 <HAL_TIM_OC_ConfigChannel+0x42>
 8005350:	2301      	movs	r3, #1
 8005352:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  htim->State = HAL_TIM_STATE_BUSY;
 8005356:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
 800535a:	461d      	mov	r5, r3
  switch (Channel)
 800535c:	2a0c      	cmp	r2, #12
 800535e:	d80b      	bhi.n	8005378 <HAL_TIM_OC_ConfigChannel+0x38>
 8005360:	e8df f002 	tbb	[pc, r2]
 8005364:	0a0a0a07 	.word	0x0a0a0a07
 8005368:	0a0a0a10 	.word	0x0a0a0a10
 800536c:	0a0a0a14 	.word	0x0a0a0a14
 8005370:	18          	.byte	0x18
 8005371:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005372:	6820      	ldr	r0, [r4, #0]
 8005374:	f7fe fde2 	bl	8003f3c <TIM_OC1_SetConfig>
  __HAL_UNLOCK(htim); 
 8005378:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800537a:	f884 5039 	strb.w	r5, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim); 
 800537e:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 8005382:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005384:	6820      	ldr	r0, [r4, #0]
 8005386:	f7ff ffab 	bl	80052e0 <TIM_OC2_SetConfig>
    break;
 800538a:	e7f5      	b.n	8005378 <HAL_TIM_OC_ConfigChannel+0x38>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800538c:	6820      	ldr	r0, [r4, #0]
 800538e:	f7fe fe01 	bl	8003f94 <TIM_OC3_SetConfig>
    break;
 8005392:	e7f1      	b.n	8005378 <HAL_TIM_OC_ConfigChannel+0x38>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005394:	6820      	ldr	r0, [r4, #0]
 8005396:	f7fe fe2d 	bl	8003ff4 <TIM_OC4_SetConfig>
    break;
 800539a:	e7ed      	b.n	8005378 <HAL_TIM_OC_ConfigChannel+0x38>

0800539c <HAL_TIM_PWM_ConfigChannel>:
{
 800539c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800539e:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80053a2:	2b01      	cmp	r3, #1
{
 80053a4:	4604      	mov	r4, r0
 80053a6:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 80053aa:	d025      	beq.n	80053f8 <HAL_TIM_PWM_ConfigChannel+0x5c>
 80053ac:	2301      	movs	r3, #1
 80053ae:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  htim->State = HAL_TIM_STATE_BUSY;
 80053b2:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  switch (Channel)
 80053b6:	2a0c      	cmp	r2, #12
 80053b8:	d818      	bhi.n	80053ec <HAL_TIM_PWM_ConfigChannel+0x50>
 80053ba:	e8df f002 	tbb	[pc, r2]
 80053be:	1707      	.short	0x1707
 80053c0:	171e1717 	.word	0x171e1717
 80053c4:	172f1717 	.word	0x172f1717
 80053c8:	1717      	.short	0x1717
 80053ca:	40          	.byte	0x40
 80053cb:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80053cc:	6820      	ldr	r0, [r4, #0]
 80053ce:	f7fe fdb5 	bl	8003f3c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80053d2:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80053d4:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80053d6:	699a      	ldr	r2, [r3, #24]
 80053d8:	f042 0208 	orr.w	r2, r2, #8
 80053dc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80053de:	699a      	ldr	r2, [r3, #24]
 80053e0:	f022 0204 	bic.w	r2, r2, #4
 80053e4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80053e6:	699a      	ldr	r2, [r3, #24]
 80053e8:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80053ea:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 80053ec:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80053ee:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80053f0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim);
 80053f4:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 80053f8:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80053fa:	6820      	ldr	r0, [r4, #0]
 80053fc:	f7ff ff70 	bl	80052e0 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005400:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005402:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005404:	699a      	ldr	r2, [r3, #24]
 8005406:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800540a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800540c:	699a      	ldr	r2, [r3, #24]
 800540e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005412:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005414:	699a      	ldr	r2, [r3, #24]
 8005416:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800541a:	e7e6      	b.n	80053ea <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800541c:	6820      	ldr	r0, [r4, #0]
 800541e:	f7fe fdb9 	bl	8003f94 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005422:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8005424:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005426:	69da      	ldr	r2, [r3, #28]
 8005428:	f042 0208 	orr.w	r2, r2, #8
 800542c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800542e:	69da      	ldr	r2, [r3, #28]
 8005430:	f022 0204 	bic.w	r2, r2, #4
 8005434:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8005436:	69da      	ldr	r2, [r3, #28]
 8005438:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 800543a:	61da      	str	r2, [r3, #28]
    break;
 800543c:	e7d6      	b.n	80053ec <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800543e:	6820      	ldr	r0, [r4, #0]
 8005440:	f7fe fdd8 	bl	8003ff4 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005444:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8005446:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005448:	69da      	ldr	r2, [r3, #28]
 800544a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800544e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005450:	69da      	ldr	r2, [r3, #28]
 8005452:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005456:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8005458:	69da      	ldr	r2, [r3, #28]
 800545a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800545e:	e7ec      	b.n	800543a <HAL_TIM_PWM_ConfigChannel+0x9e>

08005460 <HAL_TIM_OnePulse_ConfigChannel>:
{
 8005460:	b570      	push	{r4, r5, r6, lr}
  if(OutputChannel != InputChannel)  
 8005462:	429a      	cmp	r2, r3
{
 8005464:	b088      	sub	sp, #32
 8005466:	4605      	mov	r5, r0
 8005468:	460c      	mov	r4, r1
 800546a:	461e      	mov	r6, r3
  if(OutputChannel != InputChannel)  
 800546c:	d071      	beq.n	8005552 <HAL_TIM_OnePulse_ConfigChannel+0xf2>
    __HAL_LOCK(htim);
 800546e:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8005472:	2b01      	cmp	r3, #1
 8005474:	f04f 0002 	mov.w	r0, #2
 8005478:	d01c      	beq.n	80054b4 <HAL_TIM_OnePulse_ConfigChannel+0x54>
 800547a:	2301      	movs	r3, #1
 800547c:	f885 3038 	strb.w	r3, [r5, #56]	; 0x38
    temp1.OCMode = sConfig->OCMode;
 8005480:	680b      	ldr	r3, [r1, #0]
 8005482:	9301      	str	r3, [sp, #4]
    temp1.Pulse = sConfig->Pulse;
 8005484:	684b      	ldr	r3, [r1, #4]
 8005486:	9302      	str	r3, [sp, #8]
    temp1.OCPolarity = sConfig->OCPolarity;
 8005488:	688b      	ldr	r3, [r1, #8]
 800548a:	9303      	str	r3, [sp, #12]
    temp1.OCNPolarity = sConfig->OCNPolarity;
 800548c:	68cb      	ldr	r3, [r1, #12]
 800548e:	9304      	str	r3, [sp, #16]
    temp1.OCIdleState = sConfig->OCIdleState;
 8005490:	690b      	ldr	r3, [r1, #16]
 8005492:	9306      	str	r3, [sp, #24]
    temp1.OCNIdleState = sConfig->OCNIdleState; 
 8005494:	694b      	ldr	r3, [r1, #20]
    htim->State = HAL_TIM_STATE_BUSY;
 8005496:	f885 0039 	strb.w	r0, [r5, #57]	; 0x39
    temp1.OCNIdleState = sConfig->OCNIdleState; 
 800549a:	9307      	str	r3, [sp, #28]
    switch (OutputChannel)
 800549c:	b162      	cbz	r2, 80054b8 <HAL_TIM_OnePulse_ConfigChannel+0x58>
 800549e:	2a04      	cmp	r2, #4
 80054a0:	d00f      	beq.n	80054c2 <HAL_TIM_OnePulse_ConfigChannel+0x62>
    switch (InputChannel)
 80054a2:	b19e      	cbz	r6, 80054cc <HAL_TIM_OnePulse_ConfigChannel+0x6c>
 80054a4:	2e04      	cmp	r6, #4
 80054a6:	d02d      	beq.n	8005504 <HAL_TIM_OnePulse_ConfigChannel+0xa4>
    htim->State = HAL_TIM_STATE_READY;
 80054a8:	2301      	movs	r3, #1
    __HAL_UNLOCK(htim);
 80054aa:	2000      	movs	r0, #0
    htim->State = HAL_TIM_STATE_READY;
 80054ac:	f885 3039 	strb.w	r3, [r5, #57]	; 0x39
    __HAL_UNLOCK(htim);
 80054b0:	f885 0038 	strb.w	r0, [r5, #56]	; 0x38
} 
 80054b4:	b008      	add	sp, #32
 80054b6:	bd70      	pop	{r4, r5, r6, pc}
        TIM_OC1_SetConfig(htim->Instance, &temp1); 
 80054b8:	a901      	add	r1, sp, #4
 80054ba:	6828      	ldr	r0, [r5, #0]
 80054bc:	f7fe fd3e 	bl	8003f3c <TIM_OC1_SetConfig>
      break;
 80054c0:	e7ef      	b.n	80054a2 <HAL_TIM_OnePulse_ConfigChannel+0x42>
        TIM_OC2_SetConfig(htim->Instance, &temp1);
 80054c2:	a901      	add	r1, sp, #4
 80054c4:	6828      	ldr	r0, [r5, #0]
 80054c6:	f7ff ff0b 	bl	80052e0 <TIM_OC2_SetConfig>
      break;
 80054ca:	e7ea      	b.n	80054a2 <HAL_TIM_OnePulse_ConfigChannel+0x42>
        TIM_TI1_SetConfig(htim->Instance, sConfig->ICPolarity,
 80054cc:	f104 0118 	add.w	r1, r4, #24
 80054d0:	c90e      	ldmia	r1, {r1, r2, r3}
 80054d2:	6828      	ldr	r0, [r5, #0]
 80054d4:	f7ff fe42 	bl	800515c <TIM_TI1_SetConfig>
        htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80054d8:	682b      	ldr	r3, [r5, #0]
 80054da:	699a      	ldr	r2, [r3, #24]
 80054dc:	f022 020c 	bic.w	r2, r2, #12
 80054e0:	619a      	str	r2, [r3, #24]
        htim->Instance->SMCR &= ~TIM_SMCR_TS;
 80054e2:	689a      	ldr	r2, [r3, #8]
 80054e4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80054e8:	609a      	str	r2, [r3, #8]
        htim->Instance->SMCR |= TIM_TS_TI1FP1;
 80054ea:	689a      	ldr	r2, [r3, #8]
 80054ec:	f042 0250 	orr.w	r2, r2, #80	; 0x50
        htim->Instance->SMCR |= TIM_TS_TI2FP2;
 80054f0:	609a      	str	r2, [r3, #8]
        htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80054f2:	689a      	ldr	r2, [r3, #8]
 80054f4:	f022 0207 	bic.w	r2, r2, #7
 80054f8:	609a      	str	r2, [r3, #8]
        htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
 80054fa:	689a      	ldr	r2, [r3, #8]
 80054fc:	f042 0206 	orr.w	r2, r2, #6
 8005500:	609a      	str	r2, [r3, #8]
      break;
 8005502:	e7d1      	b.n	80054a8 <HAL_TIM_OnePulse_ConfigChannel+0x48>
        TIM_TI2_SetConfig(htim->Instance, sConfig->ICPolarity,
 8005504:	682b      	ldr	r3, [r5, #0]
 8005506:	69a2      	ldr	r2, [r4, #24]
 8005508:	69e6      	ldr	r6, [r4, #28]
 800550a:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800550c:	6a1c      	ldr	r4, [r3, #32]
 800550e:	f024 0410 	bic.w	r4, r4, #16
 8005512:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005514:	6998      	ldr	r0, [r3, #24]
  tmpccer = TIMx->CCER;
 8005516:	6a1c      	ldr	r4, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005518:	f420 7040 	bic.w	r0, r0, #768	; 0x300
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800551c:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005520:	0309      	lsls	r1, r1, #12
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005522:	f420 4070 	bic.w	r0, r0, #61440	; 0xf000
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005526:	b289      	uxth	r1, r1
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005528:	0112      	lsls	r2, r2, #4
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800552a:	4301      	orrs	r1, r0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800552c:	f002 02a0 	and.w	r2, r2, #160	; 0xa0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005530:	f024 00a0 	bic.w	r0, r4, #160	; 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005534:	4302      	orrs	r2, r0
  TIMx->CCMR1 = tmpccmr1 ;
 8005536:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8005538:	621a      	str	r2, [r3, #32]
        htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800553a:	699a      	ldr	r2, [r3, #24]
 800553c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005540:	619a      	str	r2, [r3, #24]
        htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8005542:	689a      	ldr	r2, [r3, #8]
 8005544:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8005548:	609a      	str	r2, [r3, #8]
        htim->Instance->SMCR |= TIM_TS_TI2FP2;
 800554a:	689a      	ldr	r2, [r3, #8]
 800554c:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8005550:	e7ce      	b.n	80054f0 <HAL_TIM_OnePulse_ConfigChannel+0x90>
    return HAL_ERROR;
 8005552:	2001      	movs	r0, #1
 8005554:	e7ae      	b.n	80054b4 <HAL_TIM_OnePulse_ConfigChannel+0x54>

08005556 <TIM_CCxChannelCmd>:
  TIMx->CCER &= ~tmp;
 8005556:	6a03      	ldr	r3, [r0, #32]
{
 8005558:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << Channel;
 800555a:	2401      	movs	r4, #1
 800555c:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 800555e:	ea23 0304 	bic.w	r3, r3, r4
 8005562:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8005564:	6a03      	ldr	r3, [r0, #32]
 8005566:	408a      	lsls	r2, r1
 8005568:	431a      	orrs	r2, r3
 800556a:	6202      	str	r2, [r0, #32]
 800556c:	bd10      	pop	{r4, pc}

0800556e <HAL_TIM_OC_Stop>:
{
 800556e:	b510      	push	{r4, lr}
 8005570:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005572:	2200      	movs	r2, #0
 8005574:	6800      	ldr	r0, [r0, #0]
 8005576:	f7ff ffee 	bl	8005556 <TIM_CCxChannelCmd>
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 800557a:	6823      	ldr	r3, [r4, #0]
 800557c:	4a12      	ldr	r2, [pc, #72]	; (80055c8 <HAL_TIM_OC_Stop+0x5a>)
 800557e:	4293      	cmp	r3, r2
 8005580:	d003      	beq.n	800558a <HAL_TIM_OC_Stop+0x1c>
 8005582:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005586:	4293      	cmp	r3, r2
 8005588:	d10d      	bne.n	80055a6 <HAL_TIM_OC_Stop+0x38>
    __HAL_TIM_MOE_DISABLE(htim);
 800558a:	6a19      	ldr	r1, [r3, #32]
 800558c:	f241 1211 	movw	r2, #4369	; 0x1111
 8005590:	4211      	tst	r1, r2
 8005592:	d108      	bne.n	80055a6 <HAL_TIM_OC_Stop+0x38>
 8005594:	6a19      	ldr	r1, [r3, #32]
 8005596:	f240 4244 	movw	r2, #1092	; 0x444
 800559a:	4211      	tst	r1, r2
 800559c:	bf02      	ittt	eq
 800559e:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 80055a0:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 80055a4:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);  
 80055a6:	6a19      	ldr	r1, [r3, #32]
 80055a8:	f241 1211 	movw	r2, #4369	; 0x1111
 80055ac:	4211      	tst	r1, r2
 80055ae:	d108      	bne.n	80055c2 <HAL_TIM_OC_Stop+0x54>
 80055b0:	6a19      	ldr	r1, [r3, #32]
 80055b2:	f240 4244 	movw	r2, #1092	; 0x444
 80055b6:	4211      	tst	r1, r2
 80055b8:	d103      	bne.n	80055c2 <HAL_TIM_OC_Stop+0x54>
 80055ba:	681a      	ldr	r2, [r3, #0]
 80055bc:	f022 0201 	bic.w	r2, r2, #1
 80055c0:	601a      	str	r2, [r3, #0]
}  
 80055c2:	2000      	movs	r0, #0
 80055c4:	bd10      	pop	{r4, pc}
 80055c6:	bf00      	nop
 80055c8:	40010000 	.word	0x40010000

080055cc <HAL_TIM_PWM_Start>:
{
 80055cc:	b510      	push	{r4, lr}
 80055ce:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80055d0:	2201      	movs	r2, #1
 80055d2:	6800      	ldr	r0, [r0, #0]
 80055d4:	f7ff ffbf 	bl	8005556 <TIM_CCxChannelCmd>
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 80055d8:	6823      	ldr	r3, [r4, #0]
 80055da:	4a08      	ldr	r2, [pc, #32]	; (80055fc <HAL_TIM_PWM_Start+0x30>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d003      	beq.n	80055e8 <HAL_TIM_PWM_Start+0x1c>
 80055e0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d103      	bne.n	80055f0 <HAL_TIM_PWM_Start+0x24>
    __HAL_TIM_MOE_ENABLE(htim);
 80055e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80055ea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80055ee:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 80055f0:	681a      	ldr	r2, [r3, #0]
 80055f2:	f042 0201 	orr.w	r2, r2, #1
 80055f6:	601a      	str	r2, [r3, #0]
} 
 80055f8:	2000      	movs	r0, #0
 80055fa:	bd10      	pop	{r4, pc}
 80055fc:	40010000 	.word	0x40010000

08005600 <HAL_TIM_OC_Start>:
 8005600:	f7ff bfe4 	b.w	80055cc <HAL_TIM_PWM_Start>

08005604 <HAL_TIM_PWM_Stop>:
{ 
 8005604:	b510      	push	{r4, lr}
 8005606:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005608:	2200      	movs	r2, #0
 800560a:	6800      	ldr	r0, [r0, #0]
 800560c:	f7ff ffa3 	bl	8005556 <TIM_CCxChannelCmd>
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8005610:	6823      	ldr	r3, [r4, #0]
 8005612:	4a14      	ldr	r2, [pc, #80]	; (8005664 <HAL_TIM_PWM_Stop+0x60>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d003      	beq.n	8005620 <HAL_TIM_PWM_Stop+0x1c>
 8005618:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800561c:	4293      	cmp	r3, r2
 800561e:	d10d      	bne.n	800563c <HAL_TIM_PWM_Stop+0x38>
    __HAL_TIM_MOE_DISABLE(htim);
 8005620:	6a19      	ldr	r1, [r3, #32]
 8005622:	f241 1211 	movw	r2, #4369	; 0x1111
 8005626:	4211      	tst	r1, r2
 8005628:	d108      	bne.n	800563c <HAL_TIM_PWM_Stop+0x38>
 800562a:	6a19      	ldr	r1, [r3, #32]
 800562c:	f240 4244 	movw	r2, #1092	; 0x444
 8005630:	4211      	tst	r1, r2
 8005632:	bf02      	ittt	eq
 8005634:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8005636:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 800563a:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 800563c:	6a19      	ldr	r1, [r3, #32]
 800563e:	f241 1211 	movw	r2, #4369	; 0x1111
 8005642:	4211      	tst	r1, r2
 8005644:	d108      	bne.n	8005658 <HAL_TIM_PWM_Stop+0x54>
 8005646:	6a19      	ldr	r1, [r3, #32]
 8005648:	f240 4244 	movw	r2, #1092	; 0x444
 800564c:	4211      	tst	r1, r2
 800564e:	d103      	bne.n	8005658 <HAL_TIM_PWM_Stop+0x54>
 8005650:	681a      	ldr	r2, [r3, #0]
 8005652:	f022 0201 	bic.w	r2, r2, #1
 8005656:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8005658:	2301      	movs	r3, #1
 800565a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
} 
 800565e:	2000      	movs	r0, #0
 8005660:	bd10      	pop	{r4, pc}
 8005662:	bf00      	nop
 8005664:	40010000 	.word	0x40010000

08005668 <HAL_TIM_PWM_Start_IT>:
{
 8005668:	b510      	push	{r4, lr}
 800566a:	4604      	mov	r4, r0
  switch (Channel)
 800566c:	290c      	cmp	r1, #12
 800566e:	d80d      	bhi.n	800568c <HAL_TIM_PWM_Start_IT+0x24>
 8005670:	e8df f001 	tbb	[pc, r1]
 8005674:	0c0c0c07 	.word	0x0c0c0c07
 8005678:	0c0c0c22 	.word	0x0c0c0c22
 800567c:	0c0c0c27 	.word	0x0c0c0c27
 8005680:	2c          	.byte	0x2c
 8005681:	00          	.byte	0x00
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005682:	6802      	ldr	r2, [r0, #0]
 8005684:	68d3      	ldr	r3, [r2, #12]
 8005686:	f043 0302 	orr.w	r3, r3, #2
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800568a:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800568c:	2201      	movs	r2, #1
 800568e:	6820      	ldr	r0, [r4, #0]
 8005690:	f7ff ff61 	bl	8005556 <TIM_CCxChannelCmd>
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8005694:	6823      	ldr	r3, [r4, #0]
 8005696:	4a10      	ldr	r2, [pc, #64]	; (80056d8 <HAL_TIM_PWM_Start_IT+0x70>)
 8005698:	4293      	cmp	r3, r2
 800569a:	d003      	beq.n	80056a4 <HAL_TIM_PWM_Start_IT+0x3c>
 800569c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d103      	bne.n	80056ac <HAL_TIM_PWM_Start_IT+0x44>
    __HAL_TIM_MOE_ENABLE(htim);
 80056a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80056a6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80056aa:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 80056ac:	681a      	ldr	r2, [r3, #0]
 80056ae:	f042 0201 	orr.w	r2, r2, #1
 80056b2:	601a      	str	r2, [r3, #0]
} 
 80056b4:	2000      	movs	r0, #0
 80056b6:	bd10      	pop	{r4, pc}
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80056b8:	6802      	ldr	r2, [r0, #0]
 80056ba:	68d3      	ldr	r3, [r2, #12]
 80056bc:	f043 0304 	orr.w	r3, r3, #4
 80056c0:	e7e3      	b.n	800568a <HAL_TIM_PWM_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80056c2:	6802      	ldr	r2, [r0, #0]
 80056c4:	68d3      	ldr	r3, [r2, #12]
 80056c6:	f043 0308 	orr.w	r3, r3, #8
 80056ca:	e7de      	b.n	800568a <HAL_TIM_PWM_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80056cc:	6802      	ldr	r2, [r0, #0]
 80056ce:	68d3      	ldr	r3, [r2, #12]
 80056d0:	f043 0310 	orr.w	r3, r3, #16
 80056d4:	e7d9      	b.n	800568a <HAL_TIM_PWM_Start_IT+0x22>
 80056d6:	bf00      	nop
 80056d8:	40010000 	.word	0x40010000

080056dc <HAL_TIM_OC_Start_IT>:
 80056dc:	f7ff bfc4 	b.w	8005668 <HAL_TIM_PWM_Start_IT>

080056e0 <HAL_TIM_PWM_Stop_IT>:
{
 80056e0:	b510      	push	{r4, lr}
 80056e2:	4604      	mov	r4, r0
  switch (Channel)
 80056e4:	290c      	cmp	r1, #12
 80056e6:	d80d      	bhi.n	8005704 <HAL_TIM_PWM_Stop_IT+0x24>
 80056e8:	e8df f001 	tbb	[pc, r1]
 80056ec:	0c0c0c07 	.word	0x0c0c0c07
 80056f0:	0c0c0c36 	.word	0x0c0c0c36
 80056f4:	0c0c0c3b 	.word	0x0c0c0c3b
 80056f8:	40          	.byte	0x40
 80056f9:	00          	.byte	0x00
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80056fa:	6802      	ldr	r2, [r0, #0]
 80056fc:	68d3      	ldr	r3, [r2, #12]
 80056fe:	f023 0302 	bic.w	r3, r3, #2
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8005702:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005704:	2200      	movs	r2, #0
 8005706:	6820      	ldr	r0, [r4, #0]
 8005708:	f7ff ff25 	bl	8005556 <TIM_CCxChannelCmd>
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 800570c:	6823      	ldr	r3, [r4, #0]
 800570e:	4a1a      	ldr	r2, [pc, #104]	; (8005778 <HAL_TIM_PWM_Stop_IT+0x98>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d003      	beq.n	800571c <HAL_TIM_PWM_Stop_IT+0x3c>
 8005714:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005718:	4293      	cmp	r3, r2
 800571a:	d10d      	bne.n	8005738 <HAL_TIM_PWM_Stop_IT+0x58>
    __HAL_TIM_MOE_DISABLE(htim);
 800571c:	6a19      	ldr	r1, [r3, #32]
 800571e:	f241 1211 	movw	r2, #4369	; 0x1111
 8005722:	4211      	tst	r1, r2
 8005724:	d108      	bne.n	8005738 <HAL_TIM_PWM_Stop_IT+0x58>
 8005726:	6a19      	ldr	r1, [r3, #32]
 8005728:	f240 4244 	movw	r2, #1092	; 0x444
 800572c:	4211      	tst	r1, r2
 800572e:	bf02      	ittt	eq
 8005730:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8005732:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 8005736:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8005738:	6a19      	ldr	r1, [r3, #32]
 800573a:	f241 1211 	movw	r2, #4369	; 0x1111
 800573e:	4211      	tst	r1, r2
 8005740:	d108      	bne.n	8005754 <HAL_TIM_PWM_Stop_IT+0x74>
 8005742:	6a19      	ldr	r1, [r3, #32]
 8005744:	f240 4244 	movw	r2, #1092	; 0x444
 8005748:	4211      	tst	r1, r2
 800574a:	d103      	bne.n	8005754 <HAL_TIM_PWM_Stop_IT+0x74>
 800574c:	681a      	ldr	r2, [r3, #0]
 800574e:	f022 0201 	bic.w	r2, r2, #1
 8005752:	601a      	str	r2, [r3, #0]
} 
 8005754:	2000      	movs	r0, #0
 8005756:	bd10      	pop	{r4, pc}
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8005758:	6802      	ldr	r2, [r0, #0]
 800575a:	68d3      	ldr	r3, [r2, #12]
 800575c:	f023 0304 	bic.w	r3, r3, #4
 8005760:	e7cf      	b.n	8005702 <HAL_TIM_PWM_Stop_IT+0x22>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8005762:	6802      	ldr	r2, [r0, #0]
 8005764:	68d3      	ldr	r3, [r2, #12]
 8005766:	f023 0308 	bic.w	r3, r3, #8
 800576a:	e7ca      	b.n	8005702 <HAL_TIM_PWM_Stop_IT+0x22>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800576c:	6802      	ldr	r2, [r0, #0]
 800576e:	68d3      	ldr	r3, [r2, #12]
 8005770:	f023 0310 	bic.w	r3, r3, #16
 8005774:	e7c5      	b.n	8005702 <HAL_TIM_PWM_Stop_IT+0x22>
 8005776:	bf00      	nop
 8005778:	40010000 	.word	0x40010000

0800577c <HAL_TIM_OC_Stop_IT>:
 800577c:	f7ff bfb0 	b.w	80056e0 <HAL_TIM_PWM_Stop_IT>

08005780 <HAL_TIM_PWM_Start_DMA>:
{
 8005780:	b538      	push	{r3, r4, r5, lr}
 8005782:	4604      	mov	r4, r0
  if((htim->State == HAL_TIM_STATE_BUSY))
 8005784:	f890 0039 	ldrb.w	r0, [r0, #57]	; 0x39
 8005788:	b2c0      	uxtb	r0, r0
 800578a:	2802      	cmp	r0, #2
{
 800578c:	460d      	mov	r5, r1
 800578e:	4611      	mov	r1, r2
  if((htim->State == HAL_TIM_STATE_BUSY))
 8005790:	d065      	beq.n	800585e <HAL_TIM_PWM_Start_DMA+0xde>
  else if((htim->State == HAL_TIM_STATE_READY))
 8005792:	f894 0039 	ldrb.w	r0, [r4, #57]	; 0x39
 8005796:	b2c0      	uxtb	r0, r0
 8005798:	2801      	cmp	r0, #1
 800579a:	d105      	bne.n	80057a8 <HAL_TIM_PWM_Start_DMA+0x28>
    if(((uint32_t)pData == 0U) && (Length > 0)) 
 800579c:	b90a      	cbnz	r2, 80057a2 <HAL_TIM_PWM_Start_DMA+0x22>
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d15d      	bne.n	800585e <HAL_TIM_PWM_Start_DMA+0xde>
      htim->State = HAL_TIM_STATE_BUSY;
 80057a2:	2202      	movs	r2, #2
 80057a4:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
  switch (Channel)
 80057a8:	2d0c      	cmp	r5, #12
 80057aa:	d816      	bhi.n	80057da <HAL_TIM_PWM_Start_DMA+0x5a>
 80057ac:	e8df f005 	tbb	[pc, r5]
 80057b0:	15151507 	.word	0x15151507
 80057b4:	15151528 	.word	0x15151528
 80057b8:	15151536 	.word	0x15151536
 80057bc:	44          	.byte	0x44
 80057bd:	00          	.byte	0x00
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80057be:	6a20      	ldr	r0, [r4, #32]
 80057c0:	4a27      	ldr	r2, [pc, #156]	; (8005860 <HAL_TIM_PWM_Start_DMA+0xe0>)
 80057c2:	63c2      	str	r2, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80057c4:	4a27      	ldr	r2, [pc, #156]	; (8005864 <HAL_TIM_PWM_Start_DMA+0xe4>)
 80057c6:	64c2      	str	r2, [r0, #76]	; 0x4c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length);
 80057c8:	6822      	ldr	r2, [r4, #0]
 80057ca:	3234      	adds	r2, #52	; 0x34
 80057cc:	f7fc f822 	bl	8001814 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80057d0:	6822      	ldr	r2, [r4, #0]
 80057d2:	68d3      	ldr	r3, [r2, #12]
 80057d4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80057d8:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80057da:	2201      	movs	r2, #1
 80057dc:	4629      	mov	r1, r5
 80057de:	6820      	ldr	r0, [r4, #0]
 80057e0:	f7ff feb9 	bl	8005556 <TIM_CCxChannelCmd>
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 80057e4:	6823      	ldr	r3, [r4, #0]
 80057e6:	4a20      	ldr	r2, [pc, #128]	; (8005868 <HAL_TIM_PWM_Start_DMA+0xe8>)
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d033      	beq.n	8005854 <HAL_TIM_PWM_Start_DMA+0xd4>
 80057ec:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d02f      	beq.n	8005854 <HAL_TIM_PWM_Start_DMA+0xd4>
  __HAL_TIM_ENABLE(htim); 
 80057f4:	681a      	ldr	r2, [r3, #0]
 80057f6:	f042 0201 	orr.w	r2, r2, #1
 80057fa:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80057fc:	2000      	movs	r0, #0
 80057fe:	bd38      	pop	{r3, r4, r5, pc}
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005800:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005802:	4a17      	ldr	r2, [pc, #92]	; (8005860 <HAL_TIM_PWM_Start_DMA+0xe0>)
 8005804:	63c2      	str	r2, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8005806:	4a17      	ldr	r2, [pc, #92]	; (8005864 <HAL_TIM_PWM_Start_DMA+0xe4>)
 8005808:	64c2      	str	r2, [r0, #76]	; 0x4c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length);
 800580a:	6822      	ldr	r2, [r4, #0]
 800580c:	3238      	adds	r2, #56	; 0x38
 800580e:	f7fc f801 	bl	8001814 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8005812:	6822      	ldr	r2, [r4, #0]
 8005814:	68d3      	ldr	r3, [r2, #12]
 8005816:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800581a:	e7dd      	b.n	80057d8 <HAL_TIM_PWM_Start_DMA+0x58>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800581c:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800581e:	4a10      	ldr	r2, [pc, #64]	; (8005860 <HAL_TIM_PWM_Start_DMA+0xe0>)
 8005820:	63c2      	str	r2, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8005822:	4a10      	ldr	r2, [pc, #64]	; (8005864 <HAL_TIM_PWM_Start_DMA+0xe4>)
 8005824:	64c2      	str	r2, [r0, #76]	; 0x4c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,Length);
 8005826:	6822      	ldr	r2, [r4, #0]
 8005828:	323c      	adds	r2, #60	; 0x3c
 800582a:	f7fb fff3 	bl	8001814 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800582e:	6822      	ldr	r2, [r4, #0]
 8005830:	68d3      	ldr	r3, [r2, #12]
 8005832:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005836:	e7cf      	b.n	80057d8 <HAL_TIM_PWM_Start_DMA+0x58>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005838:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800583a:	4a09      	ldr	r2, [pc, #36]	; (8005860 <HAL_TIM_PWM_Start_DMA+0xe0>)
 800583c:	63c2      	str	r2, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800583e:	4a09      	ldr	r2, [pc, #36]	; (8005864 <HAL_TIM_PWM_Start_DMA+0xe4>)
 8005840:	64c2      	str	r2, [r0, #76]	; 0x4c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length);
 8005842:	6822      	ldr	r2, [r4, #0]
 8005844:	3240      	adds	r2, #64	; 0x40
 8005846:	f7fb ffe5 	bl	8001814 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800584a:	6822      	ldr	r2, [r4, #0]
 800584c:	68d3      	ldr	r3, [r2, #12]
 800584e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005852:	e7c1      	b.n	80057d8 <HAL_TIM_PWM_Start_DMA+0x58>
    __HAL_TIM_MOE_ENABLE(htim);
 8005854:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005856:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800585a:	645a      	str	r2, [r3, #68]	; 0x44
 800585c:	e7ca      	b.n	80057f4 <HAL_TIM_PWM_Start_DMA+0x74>
}
 800585e:	bd38      	pop	{r3, r4, r5, pc}
 8005860:	08004d25 	.word	0x08004d25
 8005864:	08004eb9 	.word	0x08004eb9
 8005868:	40010000 	.word	0x40010000

0800586c <HAL_TIM_OC_Start_DMA>:
 800586c:	f7ff bf88 	b.w	8005780 <HAL_TIM_PWM_Start_DMA>

08005870 <HAL_TIM_PWM_Stop_DMA>:
{
 8005870:	b510      	push	{r4, lr}
 8005872:	4604      	mov	r4, r0
  switch (Channel)
 8005874:	290c      	cmp	r1, #12
 8005876:	d80d      	bhi.n	8005894 <HAL_TIM_PWM_Stop_DMA+0x24>
 8005878:	e8df f001 	tbb	[pc, r1]
 800587c:	0c0c0c07 	.word	0x0c0c0c07
 8005880:	0c0c0c39 	.word	0x0c0c0c39
 8005884:	0c0c0c3e 	.word	0x0c0c0c3e
 8005888:	43          	.byte	0x43
 8005889:	00          	.byte	0x00
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800588a:	6802      	ldr	r2, [r0, #0]
 800588c:	68d3      	ldr	r3, [r2, #12]
 800588e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8005892:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005894:	2200      	movs	r2, #0
 8005896:	6820      	ldr	r0, [r4, #0]
 8005898:	f7ff fe5d 	bl	8005556 <TIM_CCxChannelCmd>
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 800589c:	6823      	ldr	r3, [r4, #0]
 800589e:	4a1b      	ldr	r2, [pc, #108]	; (800590c <HAL_TIM_PWM_Stop_DMA+0x9c>)
 80058a0:	4293      	cmp	r3, r2
 80058a2:	d003      	beq.n	80058ac <HAL_TIM_PWM_Stop_DMA+0x3c>
 80058a4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80058a8:	4293      	cmp	r3, r2
 80058aa:	d10d      	bne.n	80058c8 <HAL_TIM_PWM_Stop_DMA+0x58>
    __HAL_TIM_MOE_DISABLE(htim);
 80058ac:	6a19      	ldr	r1, [r3, #32]
 80058ae:	f241 1211 	movw	r2, #4369	; 0x1111
 80058b2:	4211      	tst	r1, r2
 80058b4:	d108      	bne.n	80058c8 <HAL_TIM_PWM_Stop_DMA+0x58>
 80058b6:	6a19      	ldr	r1, [r3, #32]
 80058b8:	f240 4244 	movw	r2, #1092	; 0x444
 80058bc:	4211      	tst	r1, r2
 80058be:	bf02      	ittt	eq
 80058c0:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 80058c2:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 80058c6:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 80058c8:	6a19      	ldr	r1, [r3, #32]
 80058ca:	f241 1211 	movw	r2, #4369	; 0x1111
 80058ce:	4211      	tst	r1, r2
 80058d0:	d108      	bne.n	80058e4 <HAL_TIM_PWM_Stop_DMA+0x74>
 80058d2:	6a19      	ldr	r1, [r3, #32]
 80058d4:	f240 4244 	movw	r2, #1092	; 0x444
 80058d8:	4211      	tst	r1, r2
 80058da:	d103      	bne.n	80058e4 <HAL_TIM_PWM_Stop_DMA+0x74>
 80058dc:	681a      	ldr	r2, [r3, #0]
 80058de:	f022 0201 	bic.w	r2, r2, #1
 80058e2:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 80058e4:	2301      	movs	r3, #1
 80058e6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
}
 80058ea:	2000      	movs	r0, #0
 80058ec:	bd10      	pop	{r4, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 80058ee:	6802      	ldr	r2, [r0, #0]
 80058f0:	68d3      	ldr	r3, [r2, #12]
 80058f2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80058f6:	e7cc      	b.n	8005892 <HAL_TIM_PWM_Stop_DMA+0x22>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 80058f8:	6802      	ldr	r2, [r0, #0]
 80058fa:	68d3      	ldr	r3, [r2, #12]
 80058fc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005900:	e7c7      	b.n	8005892 <HAL_TIM_PWM_Stop_DMA+0x22>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8005902:	6802      	ldr	r2, [r0, #0]
 8005904:	68d3      	ldr	r3, [r2, #12]
 8005906:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800590a:	e7c2      	b.n	8005892 <HAL_TIM_PWM_Stop_DMA+0x22>
 800590c:	40010000 	.word	0x40010000

08005910 <HAL_TIM_OC_Stop_DMA>:
 8005910:	f7ff bfae 	b.w	8005870 <HAL_TIM_PWM_Stop_DMA>

08005914 <HAL_TIM_IC_Start>:
{
 8005914:	b510      	push	{r4, lr}
 8005916:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005918:	2201      	movs	r2, #1
 800591a:	6800      	ldr	r0, [r0, #0]
 800591c:	f7ff fe1b 	bl	8005556 <TIM_CCxChannelCmd>
  __HAL_TIM_ENABLE(htim);  
 8005920:	6822      	ldr	r2, [r4, #0]
 8005922:	6813      	ldr	r3, [r2, #0]
 8005924:	f043 0301 	orr.w	r3, r3, #1
 8005928:	6013      	str	r3, [r2, #0]
} 
 800592a:	2000      	movs	r0, #0
 800592c:	bd10      	pop	{r4, pc}

0800592e <HAL_TIM_IC_Stop>:
{ 
 800592e:	b510      	push	{r4, lr}
 8005930:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005932:	2200      	movs	r2, #0
 8005934:	6800      	ldr	r0, [r0, #0]
 8005936:	f7ff fe0e 	bl	8005556 <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE(htim); 
 800593a:	6823      	ldr	r3, [r4, #0]
 800593c:	6a19      	ldr	r1, [r3, #32]
 800593e:	f241 1211 	movw	r2, #4369	; 0x1111
 8005942:	4211      	tst	r1, r2
 8005944:	d108      	bne.n	8005958 <HAL_TIM_IC_Stop+0x2a>
 8005946:	6a19      	ldr	r1, [r3, #32]
 8005948:	f240 4244 	movw	r2, #1092	; 0x444
 800594c:	4211      	tst	r1, r2
 800594e:	bf02      	ittt	eq
 8005950:	681a      	ldreq	r2, [r3, #0]
 8005952:	f022 0201 	biceq.w	r2, r2, #1
 8005956:	601a      	streq	r2, [r3, #0]
}
 8005958:	2000      	movs	r0, #0
 800595a:	bd10      	pop	{r4, pc}

0800595c <HAL_TIM_IC_Start_IT>:
{
 800595c:	b510      	push	{r4, lr}
 800595e:	4604      	mov	r4, r0
  switch (Channel)
 8005960:	290c      	cmp	r1, #12
 8005962:	d80d      	bhi.n	8005980 <HAL_TIM_IC_Start_IT+0x24>
 8005964:	e8df f001 	tbb	[pc, r1]
 8005968:	0c0c0c07 	.word	0x0c0c0c07
 800596c:	0c0c0c17 	.word	0x0c0c0c17
 8005970:	0c0c0c1c 	.word	0x0c0c0c1c
 8005974:	21          	.byte	0x21
 8005975:	00          	.byte	0x00
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005976:	6802      	ldr	r2, [r0, #0]
 8005978:	68d3      	ldr	r3, [r2, #12]
 800597a:	f043 0302 	orr.w	r3, r3, #2
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800597e:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005980:	6820      	ldr	r0, [r4, #0]
 8005982:	2201      	movs	r2, #1
 8005984:	f7ff fde7 	bl	8005556 <TIM_CCxChannelCmd>
  __HAL_TIM_ENABLE(htim);  
 8005988:	6822      	ldr	r2, [r4, #0]
 800598a:	6813      	ldr	r3, [r2, #0]
 800598c:	f043 0301 	orr.w	r3, r3, #1
 8005990:	6013      	str	r3, [r2, #0]
} 
 8005992:	2000      	movs	r0, #0
 8005994:	bd10      	pop	{r4, pc}
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005996:	6802      	ldr	r2, [r0, #0]
 8005998:	68d3      	ldr	r3, [r2, #12]
 800599a:	f043 0304 	orr.w	r3, r3, #4
 800599e:	e7ee      	b.n	800597e <HAL_TIM_IC_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80059a0:	6802      	ldr	r2, [r0, #0]
 80059a2:	68d3      	ldr	r3, [r2, #12]
 80059a4:	f043 0308 	orr.w	r3, r3, #8
 80059a8:	e7e9      	b.n	800597e <HAL_TIM_IC_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80059aa:	6802      	ldr	r2, [r0, #0]
 80059ac:	68d3      	ldr	r3, [r2, #12]
 80059ae:	f043 0310 	orr.w	r3, r3, #16
 80059b2:	e7e4      	b.n	800597e <HAL_TIM_IC_Start_IT+0x22>

080059b4 <HAL_TIM_IC_Stop_IT>:
{
 80059b4:	b510      	push	{r4, lr}
 80059b6:	4604      	mov	r4, r0
  switch (Channel)
 80059b8:	290c      	cmp	r1, #12
 80059ba:	d80d      	bhi.n	80059d8 <HAL_TIM_IC_Stop_IT+0x24>
 80059bc:	e8df f001 	tbb	[pc, r1]
 80059c0:	0c0c0c07 	.word	0x0c0c0c07
 80059c4:	0c0c0c21 	.word	0x0c0c0c21
 80059c8:	0c0c0c26 	.word	0x0c0c0c26
 80059cc:	2b          	.byte	0x2b
 80059cd:	00          	.byte	0x00
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80059ce:	6802      	ldr	r2, [r0, #0]
 80059d0:	68d3      	ldr	r3, [r2, #12]
 80059d2:	f023 0302 	bic.w	r3, r3, #2
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80059d6:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE); 
 80059d8:	2200      	movs	r2, #0
 80059da:	6820      	ldr	r0, [r4, #0]
 80059dc:	f7ff fdbb 	bl	8005556 <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE(htim); 
 80059e0:	6823      	ldr	r3, [r4, #0]
 80059e2:	6a19      	ldr	r1, [r3, #32]
 80059e4:	f241 1211 	movw	r2, #4369	; 0x1111
 80059e8:	4211      	tst	r1, r2
 80059ea:	d108      	bne.n	80059fe <HAL_TIM_IC_Stop_IT+0x4a>
 80059ec:	6a19      	ldr	r1, [r3, #32]
 80059ee:	f240 4244 	movw	r2, #1092	; 0x444
 80059f2:	4211      	tst	r1, r2
 80059f4:	bf02      	ittt	eq
 80059f6:	681a      	ldreq	r2, [r3, #0]
 80059f8:	f022 0201 	biceq.w	r2, r2, #1
 80059fc:	601a      	streq	r2, [r3, #0]
}
 80059fe:	2000      	movs	r0, #0
 8005a00:	bd10      	pop	{r4, pc}
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8005a02:	6802      	ldr	r2, [r0, #0]
 8005a04:	68d3      	ldr	r3, [r2, #12]
 8005a06:	f023 0304 	bic.w	r3, r3, #4
 8005a0a:	e7e4      	b.n	80059d6 <HAL_TIM_IC_Stop_IT+0x22>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8005a0c:	6802      	ldr	r2, [r0, #0]
 8005a0e:	68d3      	ldr	r3, [r2, #12]
 8005a10:	f023 0308 	bic.w	r3, r3, #8
 8005a14:	e7df      	b.n	80059d6 <HAL_TIM_IC_Stop_IT+0x22>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8005a16:	6802      	ldr	r2, [r0, #0]
 8005a18:	68d3      	ldr	r3, [r2, #12]
 8005a1a:	f023 0310 	bic.w	r3, r3, #16
 8005a1e:	e7da      	b.n	80059d6 <HAL_TIM_IC_Stop_IT+0x22>

08005a20 <HAL_TIM_IC_Start_DMA>:
{
 8005a20:	b538      	push	{r3, r4, r5, lr}
 8005a22:	4604      	mov	r4, r0
  if((htim->State == HAL_TIM_STATE_BUSY))
 8005a24:	f890 0039 	ldrb.w	r0, [r0, #57]	; 0x39
 8005a28:	b2c0      	uxtb	r0, r0
 8005a2a:	2802      	cmp	r0, #2
{
 8005a2c:	460d      	mov	r5, r1
  if((htim->State == HAL_TIM_STATE_BUSY))
 8005a2e:	d02d      	beq.n	8005a8c <HAL_TIM_IC_Start_DMA+0x6c>
  else if((htim->State == HAL_TIM_STATE_READY))
 8005a30:	f894 0039 	ldrb.w	r0, [r4, #57]	; 0x39
 8005a34:	b2c0      	uxtb	r0, r0
 8005a36:	2801      	cmp	r0, #1
 8005a38:	d104      	bne.n	8005a44 <HAL_TIM_IC_Start_DMA+0x24>
    if((pData == 0U) && (Length > 0)) 
 8005a3a:	b902      	cbnz	r2, 8005a3e <HAL_TIM_IC_Start_DMA+0x1e>
 8005a3c:	bb33      	cbnz	r3, 8005a8c <HAL_TIM_IC_Start_DMA+0x6c>
      htim->State = HAL_TIM_STATE_BUSY;
 8005a3e:	2102      	movs	r1, #2
 8005a40:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
  switch (Channel)
 8005a44:	2d0c      	cmp	r5, #12
 8005a46:	d816      	bhi.n	8005a76 <HAL_TIM_IC_Start_DMA+0x56>
 8005a48:	e8df f005 	tbb	[pc, r5]
 8005a4c:	15151507 	.word	0x15151507
 8005a50:	15151521 	.word	0x15151521
 8005a54:	1515152f 	.word	0x1515152f
 8005a58:	3d          	.byte	0x3d
 8005a59:	00          	.byte	0x00
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8005a5a:	6a20      	ldr	r0, [r4, #32]
 8005a5c:	4921      	ldr	r1, [pc, #132]	; (8005ae4 <HAL_TIM_IC_Start_DMA+0xc4>)
 8005a5e:	63c1      	str	r1, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8005a60:	4921      	ldr	r1, [pc, #132]	; (8005ae8 <HAL_TIM_IC_Start_DMA+0xc8>)
 8005a62:	64c1      	str	r1, [r0, #76]	; 0x4c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length); 
 8005a64:	6821      	ldr	r1, [r4, #0]
 8005a66:	3134      	adds	r1, #52	; 0x34
 8005a68:	f7fb fed4 	bl	8001814 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8005a6c:	6822      	ldr	r2, [r4, #0]
 8005a6e:	68d3      	ldr	r3, [r2, #12]
 8005a70:	f443 7300 	orr.w	r3, r3, #512	; 0x200
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8005a74:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005a76:	2201      	movs	r2, #1
 8005a78:	6820      	ldr	r0, [r4, #0]
 8005a7a:	4629      	mov	r1, r5
 8005a7c:	f7ff fd6b 	bl	8005556 <TIM_CCxChannelCmd>
  __HAL_TIM_ENABLE(htim); 
 8005a80:	6822      	ldr	r2, [r4, #0]
 8005a82:	6813      	ldr	r3, [r2, #0]
 8005a84:	f043 0301 	orr.w	r3, r3, #1
 8005a88:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8005a8a:	2000      	movs	r0, #0
}
 8005a8c:	bd38      	pop	{r3, r4, r5, pc}
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8005a8e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005a90:	4914      	ldr	r1, [pc, #80]	; (8005ae4 <HAL_TIM_IC_Start_DMA+0xc4>)
 8005a92:	63c1      	str	r1, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8005a94:	4914      	ldr	r1, [pc, #80]	; (8005ae8 <HAL_TIM_IC_Start_DMA+0xc8>)
 8005a96:	64c1      	str	r1, [r0, #76]	; 0x4c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData, Length);
 8005a98:	6821      	ldr	r1, [r4, #0]
 8005a9a:	3138      	adds	r1, #56	; 0x38
 8005a9c:	f7fb feba 	bl	8001814 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8005aa0:	6822      	ldr	r2, [r4, #0]
 8005aa2:	68d3      	ldr	r3, [r2, #12]
 8005aa4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005aa8:	e7e4      	b.n	8005a74 <HAL_TIM_IC_Start_DMA+0x54>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 8005aaa:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8005aac:	490d      	ldr	r1, [pc, #52]	; (8005ae4 <HAL_TIM_IC_Start_DMA+0xc4>)
 8005aae:	63c1      	str	r1, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8005ab0:	490d      	ldr	r1, [pc, #52]	; (8005ae8 <HAL_TIM_IC_Start_DMA+0xc8>)
 8005ab2:	64c1      	str	r1, [r0, #76]	; 0x4c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData, Length);
 8005ab4:	6821      	ldr	r1, [r4, #0]
 8005ab6:	313c      	adds	r1, #60	; 0x3c
 8005ab8:	f7fb feac 	bl	8001814 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8005abc:	6822      	ldr	r2, [r4, #0]
 8005abe:	68d3      	ldr	r3, [r2, #12]
 8005ac0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005ac4:	e7d6      	b.n	8005a74 <HAL_TIM_IC_Start_DMA+0x54>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 8005ac6:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8005ac8:	4906      	ldr	r1, [pc, #24]	; (8005ae4 <HAL_TIM_IC_Start_DMA+0xc4>)
 8005aca:	63c1      	str	r1, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8005acc:	4906      	ldr	r1, [pc, #24]	; (8005ae8 <HAL_TIM_IC_Start_DMA+0xc8>)
 8005ace:	64c1      	str	r1, [r0, #76]	; 0x4c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData, Length);
 8005ad0:	6821      	ldr	r1, [r4, #0]
 8005ad2:	3140      	adds	r1, #64	; 0x40
 8005ad4:	f7fb fe9e 	bl	8001814 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8005ad8:	6822      	ldr	r2, [r4, #0]
 8005ada:	68d3      	ldr	r3, [r2, #12]
 8005adc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005ae0:	e7c8      	b.n	8005a74 <HAL_TIM_IC_Start_DMA+0x54>
 8005ae2:	bf00      	nop
 8005ae4:	08004ce7 	.word	0x08004ce7
 8005ae8:	08004eb9 	.word	0x08004eb9

08005aec <HAL_TIM_IC_Stop_DMA>:
{
 8005aec:	b510      	push	{r4, lr}
 8005aee:	4604      	mov	r4, r0
  switch (Channel)
 8005af0:	290c      	cmp	r1, #12
 8005af2:	d80d      	bhi.n	8005b10 <HAL_TIM_IC_Stop_DMA+0x24>
 8005af4:	e8df f001 	tbb	[pc, r1]
 8005af8:	0c0c0c07 	.word	0x0c0c0c07
 8005afc:	0c0c0c24 	.word	0x0c0c0c24
 8005b00:	0c0c0c29 	.word	0x0c0c0c29
 8005b04:	2e          	.byte	0x2e
 8005b05:	00          	.byte	0x00
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8005b06:	6802      	ldr	r2, [r0, #0]
 8005b08:	68d3      	ldr	r3, [r2, #12]
 8005b0a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8005b0e:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005b10:	2200      	movs	r2, #0
 8005b12:	6820      	ldr	r0, [r4, #0]
 8005b14:	f7ff fd1f 	bl	8005556 <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE(htim); 
 8005b18:	6823      	ldr	r3, [r4, #0]
 8005b1a:	6a19      	ldr	r1, [r3, #32]
 8005b1c:	f241 1211 	movw	r2, #4369	; 0x1111
 8005b20:	4211      	tst	r1, r2
 8005b22:	d108      	bne.n	8005b36 <HAL_TIM_IC_Stop_DMA+0x4a>
 8005b24:	6a19      	ldr	r1, [r3, #32]
 8005b26:	f240 4244 	movw	r2, #1092	; 0x444
 8005b2a:	4211      	tst	r1, r2
 8005b2c:	bf02      	ittt	eq
 8005b2e:	681a      	ldreq	r2, [r3, #0]
 8005b30:	f022 0201 	biceq.w	r2, r2, #1
 8005b34:	601a      	streq	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8005b36:	2301      	movs	r3, #1
 8005b38:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
}  
 8005b3c:	2000      	movs	r0, #0
 8005b3e:	bd10      	pop	{r4, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8005b40:	6802      	ldr	r2, [r0, #0]
 8005b42:	68d3      	ldr	r3, [r2, #12]
 8005b44:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005b48:	e7e1      	b.n	8005b0e <HAL_TIM_IC_Stop_DMA+0x22>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8005b4a:	6802      	ldr	r2, [r0, #0]
 8005b4c:	68d3      	ldr	r3, [r2, #12]
 8005b4e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005b52:	e7dc      	b.n	8005b0e <HAL_TIM_IC_Stop_DMA+0x22>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8005b54:	6802      	ldr	r2, [r0, #0]
 8005b56:	68d3      	ldr	r3, [r2, #12]
 8005b58:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005b5c:	e7d7      	b.n	8005b0e <HAL_TIM_IC_Stop_DMA+0x22>
 8005b5e:	bf00      	nop

08005b60 <TIM_CCxNChannelCmd>:
  assert_param(IS_TIM_COMPLEMENTARY_CHANNELS(Channel));

  tmp = TIM_CCER_CC1NE << Channel;

  /* Reset the CCxNE Bit */
  TIMx->CCER &= ~tmp;
 8005b60:	6a03      	ldr	r3, [r0, #32]
{
 8005b62:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1NE << Channel;
 8005b64:	2404      	movs	r4, #4
 8005b66:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8005b68:	ea23 0304 	bic.w	r3, r3, r4
 8005b6c:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelNState << Channel);
 8005b6e:	6a03      	ldr	r3, [r0, #32]
 8005b70:	408a      	lsls	r2, r1
 8005b72:	431a      	orrs	r2, r3
 8005b74:	6202      	str	r2, [r0, #32]
 8005b76:	bd10      	pop	{r4, pc}

08005b78 <HAL_TIMEx_HallSensor_MspInit>:
 8005b78:	4770      	bx	lr

08005b7a <HAL_TIMEx_HallSensor_Init>:
{
 8005b7a:	b570      	push	{r4, r5, r6, lr}
 8005b7c:	460e      	mov	r6, r1
 8005b7e:	b088      	sub	sp, #32
  if(htim == NULL)
 8005b80:	4605      	mov	r5, r0
 8005b82:	2800      	cmp	r0, #0
 8005b84:	d047      	beq.n	8005c16 <HAL_TIMEx_HallSensor_Init+0x9c>
  htim->State= HAL_TIM_STATE_BUSY;
 8005b86:	2302      	movs	r3, #2
 8005b88:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  HAL_TIMEx_HallSensor_MspInit(htim);
 8005b8c:	f7ff fff4 	bl	8005b78 <HAL_TIMEx_HallSensor_MspInit>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b90:	1d29      	adds	r1, r5, #4
 8005b92:	6828      	ldr	r0, [r5, #0]
 8005b94:	f7ff f9aa 	bl	8004eec <TIM_Base_SetConfig>
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 8005b98:	68b3      	ldr	r3, [r6, #8]
 8005b9a:	6831      	ldr	r1, [r6, #0]
 8005b9c:	6828      	ldr	r0, [r5, #0]
 8005b9e:	2203      	movs	r2, #3
 8005ba0:	f7ff fadc 	bl	800515c <TIM_TI1_SetConfig>
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005ba4:	6828      	ldr	r0, [r5, #0]
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 8005ba6:	6872      	ldr	r2, [r6, #4]
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005ba8:	6983      	ldr	r3, [r0, #24]
 8005baa:	f023 030c 	bic.w	r3, r3, #12
 8005bae:	6183      	str	r3, [r0, #24]
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 8005bb0:	6983      	ldr	r3, [r0, #24]
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	6183      	str	r3, [r0, #24]
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 8005bb6:	6843      	ldr	r3, [r0, #4]
 8005bb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005bbc:	6043      	str	r3, [r0, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8005bbe:	6883      	ldr	r3, [r0, #8]
 8005bc0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bc4:	6083      	str	r3, [r0, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 8005bc6:	6883      	ldr	r3, [r0, #8]
 8005bc8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005bcc:	6083      	str	r3, [r0, #8]
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8005bce:	6883      	ldr	r3, [r0, #8]
 8005bd0:	f023 0307 	bic.w	r3, r3, #7
 8005bd4:	6083      	str	r3, [r0, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 8005bd6:	6883      	ldr	r3, [r0, #8]
 8005bd8:	f043 0304 	orr.w	r3, r3, #4
 8005bdc:	6083      	str	r3, [r0, #8]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 8005bde:	2370      	movs	r3, #112	; 0x70
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 8005be0:	2400      	movs	r4, #0
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 8005be2:	9301      	str	r3, [sp, #4]
  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 8005be4:	a901      	add	r1, sp, #4
  OC_Config.Pulse = sConfig->Commutation_Delay; 
 8005be6:	68f3      	ldr	r3, [r6, #12]
 8005be8:	9302      	str	r3, [sp, #8]
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 8005bea:	9405      	str	r4, [sp, #20]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005bec:	9406      	str	r4, [sp, #24]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005bee:	9407      	str	r4, [sp, #28]
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005bf0:	9404      	str	r4, [sp, #16]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005bf2:	9403      	str	r4, [sp, #12]
  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 8005bf4:	f7ff fb74 	bl	80052e0 <TIM_OC2_SetConfig>
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8005bf8:	682b      	ldr	r3, [r5, #0]
 8005bfa:	685a      	ldr	r2, [r3, #4]
 8005bfc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8005c00:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF; 
 8005c02:	685a      	ldr	r2, [r3, #4]
 8005c04:	f042 0250 	orr.w	r2, r2, #80	; 0x50
 8005c08:	605a      	str	r2, [r3, #4]
  htim->State= HAL_TIM_STATE_READY;
 8005c0a:	2301      	movs	r3, #1
 8005c0c:	f885 3039 	strb.w	r3, [r5, #57]	; 0x39
  return HAL_OK;
 8005c10:	4620      	mov	r0, r4
}
 8005c12:	b008      	add	sp, #32
 8005c14:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8005c16:	2001      	movs	r0, #1
 8005c18:	e7fb      	b.n	8005c12 <HAL_TIMEx_HallSensor_Init+0x98>

08005c1a <HAL_TIMEx_HallSensor_MspDeInit>:
 8005c1a:	4770      	bx	lr

08005c1c <HAL_TIMEx_HallSensor_DeInit>:
  htim->State = HAL_TIM_STATE_BUSY;
 8005c1c:	2302      	movs	r3, #2
{
 8005c1e:	b510      	push	{r4, lr}
  htim->State = HAL_TIM_STATE_BUSY;
 8005c20:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_TIM_DISABLE(htim);
 8005c24:	6803      	ldr	r3, [r0, #0]
 8005c26:	6a19      	ldr	r1, [r3, #32]
 8005c28:	f241 1211 	movw	r2, #4369	; 0x1111
 8005c2c:	4211      	tst	r1, r2
{
 8005c2e:	4604      	mov	r4, r0
  __HAL_TIM_DISABLE(htim);
 8005c30:	d108      	bne.n	8005c44 <HAL_TIMEx_HallSensor_DeInit+0x28>
 8005c32:	6a19      	ldr	r1, [r3, #32]
 8005c34:	f240 4244 	movw	r2, #1092	; 0x444
 8005c38:	4211      	tst	r1, r2
 8005c3a:	bf02      	ittt	eq
 8005c3c:	681a      	ldreq	r2, [r3, #0]
 8005c3e:	f022 0201 	biceq.w	r2, r2, #1
 8005c42:	601a      	streq	r2, [r3, #0]
  HAL_TIMEx_HallSensor_MspDeInit(htim);
 8005c44:	4620      	mov	r0, r4
 8005c46:	f7ff ffe8 	bl	8005c1a <HAL_TIMEx_HallSensor_MspDeInit>
  htim->State = HAL_TIM_STATE_RESET; 
 8005c4a:	2000      	movs	r0, #0
 8005c4c:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim);
 8005c50:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 8005c54:	bd10      	pop	{r4, pc}

08005c56 <HAL_TIMEx_HallSensor_Start>:
{
 8005c56:	b510      	push	{r4, lr}
 8005c58:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); 
 8005c5a:	2201      	movs	r2, #1
 8005c5c:	2100      	movs	r1, #0
 8005c5e:	6800      	ldr	r0, [r0, #0]
 8005c60:	f7ff fc79 	bl	8005556 <TIM_CCxChannelCmd>
  __HAL_TIM_ENABLE(htim);
 8005c64:	6822      	ldr	r2, [r4, #0]
 8005c66:	6813      	ldr	r3, [r2, #0]
 8005c68:	f043 0301 	orr.w	r3, r3, #1
 8005c6c:	6013      	str	r3, [r2, #0]
}
 8005c6e:	2000      	movs	r0, #0
 8005c70:	bd10      	pop	{r4, pc}

08005c72 <HAL_TIMEx_HallSensor_Stop>:
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); 
 8005c72:	2200      	movs	r2, #0
{
 8005c74:	b510      	push	{r4, lr}
 8005c76:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); 
 8005c78:	4611      	mov	r1, r2
 8005c7a:	6800      	ldr	r0, [r0, #0]
 8005c7c:	f7ff fc6b 	bl	8005556 <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE(htim);
 8005c80:	6823      	ldr	r3, [r4, #0]
 8005c82:	6a19      	ldr	r1, [r3, #32]
 8005c84:	f241 1211 	movw	r2, #4369	; 0x1111
 8005c88:	4211      	tst	r1, r2
 8005c8a:	d108      	bne.n	8005c9e <HAL_TIMEx_HallSensor_Stop+0x2c>
 8005c8c:	6a19      	ldr	r1, [r3, #32]
 8005c8e:	f240 4244 	movw	r2, #1092	; 0x444
 8005c92:	4211      	tst	r1, r2
 8005c94:	bf02      	ittt	eq
 8005c96:	681a      	ldreq	r2, [r3, #0]
 8005c98:	f022 0201 	biceq.w	r2, r2, #1
 8005c9c:	601a      	streq	r2, [r3, #0]
}
 8005c9e:	2000      	movs	r0, #0
 8005ca0:	bd10      	pop	{r4, pc}

08005ca2 <HAL_TIMEx_HallSensor_Start_IT>:
{ 
 8005ca2:	b510      	push	{r4, lr}
 8005ca4:	4604      	mov	r4, r0
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005ca6:	6800      	ldr	r0, [r0, #0]
 8005ca8:	68c3      	ldr	r3, [r0, #12]
 8005caa:	f043 0302 	orr.w	r3, r3, #2
 8005cae:	60c3      	str	r3, [r0, #12]
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);  
 8005cb0:	2201      	movs	r2, #1
 8005cb2:	2100      	movs	r1, #0
 8005cb4:	f7ff fc4f 	bl	8005556 <TIM_CCxChannelCmd>
  __HAL_TIM_ENABLE(htim);
 8005cb8:	6822      	ldr	r2, [r4, #0]
 8005cba:	6813      	ldr	r3, [r2, #0]
 8005cbc:	f043 0301 	orr.w	r3, r3, #1
 8005cc0:	6013      	str	r3, [r2, #0]
}
 8005cc2:	2000      	movs	r0, #0
 8005cc4:	bd10      	pop	{r4, pc}

08005cc6 <HAL_TIMEx_HallSensor_Stop_IT>:
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); 
 8005cc6:	2200      	movs	r2, #0
{
 8005cc8:	b510      	push	{r4, lr}
 8005cca:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); 
 8005ccc:	4611      	mov	r1, r2
 8005cce:	6800      	ldr	r0, [r0, #0]
 8005cd0:	f7ff fc41 	bl	8005556 <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8005cd4:	6823      	ldr	r3, [r4, #0]
 8005cd6:	68da      	ldr	r2, [r3, #12]
 8005cd8:	f022 0202 	bic.w	r2, r2, #2
 8005cdc:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE(htim);
 8005cde:	6a19      	ldr	r1, [r3, #32]
 8005ce0:	f241 1211 	movw	r2, #4369	; 0x1111
 8005ce4:	4211      	tst	r1, r2
 8005ce6:	d108      	bne.n	8005cfa <HAL_TIMEx_HallSensor_Stop_IT+0x34>
 8005ce8:	6a19      	ldr	r1, [r3, #32]
 8005cea:	f240 4244 	movw	r2, #1092	; 0x444
 8005cee:	4211      	tst	r1, r2
 8005cf0:	bf02      	ittt	eq
 8005cf2:	681a      	ldreq	r2, [r3, #0]
 8005cf4:	f022 0201 	biceq.w	r2, r2, #1
 8005cf8:	601a      	streq	r2, [r3, #0]
}
 8005cfa:	2000      	movs	r0, #0
 8005cfc:	bd10      	pop	{r4, pc}

08005cfe <HAL_TIMEx_HallSensor_Start_DMA>:
{
 8005cfe:	b570      	push	{r4, r5, r6, lr}
 8005d00:	4604      	mov	r4, r0
   if((htim->State == HAL_TIM_STATE_BUSY))
 8005d02:	f890 0039 	ldrb.w	r0, [r0, #57]	; 0x39
 8005d06:	b2c0      	uxtb	r0, r0
 8005d08:	2802      	cmp	r0, #2
{
 8005d0a:	460d      	mov	r5, r1
 8005d0c:	4616      	mov	r6, r2
   if((htim->State == HAL_TIM_STATE_BUSY))
 8005d0e:	d023      	beq.n	8005d58 <HAL_TIMEx_HallSensor_Start_DMA+0x5a>
  else if((htim->State == HAL_TIM_STATE_READY))
 8005d10:	f894 0039 	ldrb.w	r0, [r4, #57]	; 0x39
 8005d14:	b2c0      	uxtb	r0, r0
 8005d16:	2801      	cmp	r0, #1
 8005d18:	d104      	bne.n	8005d24 <HAL_TIMEx_HallSensor_Start_DMA+0x26>
    if(((uint32_t)pData == 0U) && (Length > 0)) 
 8005d1a:	b901      	cbnz	r1, 8005d1e <HAL_TIMEx_HallSensor_Start_DMA+0x20>
 8005d1c:	b9e2      	cbnz	r2, 8005d58 <HAL_TIMEx_HallSensor_Start_DMA+0x5a>
      htim->State = HAL_TIM_STATE_BUSY;
 8005d1e:	2302      	movs	r3, #2
 8005d20:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); 
 8005d24:	2201      	movs	r2, #1
 8005d26:	2100      	movs	r1, #0
 8005d28:	6820      	ldr	r0, [r4, #0]
 8005d2a:	f7ff fc14 	bl	8005556 <TIM_CCxChannelCmd>
  htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;     
 8005d2e:	6a20      	ldr	r0, [r4, #32]
 8005d30:	4b0a      	ldr	r3, [pc, #40]	; (8005d5c <HAL_TIMEx_HallSensor_Start_DMA+0x5e>)
  HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length);    
 8005d32:	6821      	ldr	r1, [r4, #0]
  htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;     
 8005d34:	63c3      	str	r3, [r0, #60]	; 0x3c
  htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8005d36:	4b0a      	ldr	r3, [pc, #40]	; (8005d60 <HAL_TIMEx_HallSensor_Start_DMA+0x62>)
 8005d38:	64c3      	str	r3, [r0, #76]	; 0x4c
  HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length);    
 8005d3a:	462a      	mov	r2, r5
 8005d3c:	4633      	mov	r3, r6
 8005d3e:	3134      	adds	r1, #52	; 0x34
 8005d40:	f7fb fd68 	bl	8001814 <HAL_DMA_Start_IT>
  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8005d44:	6823      	ldr	r3, [r4, #0]
 8005d46:	68da      	ldr	r2, [r3, #12]
 8005d48:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d4c:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 8005d4e:	681a      	ldr	r2, [r3, #0]
 8005d50:	f042 0201 	orr.w	r2, r2, #1
 8005d54:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005d56:	2000      	movs	r0, #0
}
 8005d58:	bd70      	pop	{r4, r5, r6, pc}
 8005d5a:	bf00      	nop
 8005d5c:	08004ce7 	.word	0x08004ce7
 8005d60:	08004eb9 	.word	0x08004eb9

08005d64 <HAL_TIMEx_HallSensor_Stop_DMA>:
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); 
 8005d64:	2200      	movs	r2, #0
{
 8005d66:	b510      	push	{r4, lr}
 8005d68:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); 
 8005d6a:	4611      	mov	r1, r2
 8005d6c:	6800      	ldr	r0, [r0, #0]
 8005d6e:	f7ff fbf2 	bl	8005556 <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8005d72:	6823      	ldr	r3, [r4, #0]
 8005d74:	68da      	ldr	r2, [r3, #12]
 8005d76:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005d7a:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE(htim);
 8005d7c:	6a19      	ldr	r1, [r3, #32]
 8005d7e:	f241 1211 	movw	r2, #4369	; 0x1111
 8005d82:	4211      	tst	r1, r2
 8005d84:	d108      	bne.n	8005d98 <HAL_TIMEx_HallSensor_Stop_DMA+0x34>
 8005d86:	6a19      	ldr	r1, [r3, #32]
 8005d88:	f240 4244 	movw	r2, #1092	; 0x444
 8005d8c:	4211      	tst	r1, r2
 8005d8e:	bf02      	ittt	eq
 8005d90:	681a      	ldreq	r2, [r3, #0]
 8005d92:	f022 0201 	biceq.w	r2, r2, #1
 8005d96:	601a      	streq	r2, [r3, #0]
}
 8005d98:	2000      	movs	r0, #0
 8005d9a:	bd10      	pop	{r4, pc}

08005d9c <HAL_TIMEx_PWMN_Start>:
{
 8005d9c:	b510      	push	{r4, lr}
 8005d9e:	4604      	mov	r4, r0
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8005da0:	2204      	movs	r2, #4
 8005da2:	6800      	ldr	r0, [r0, #0]
 8005da4:	f7ff fedc 	bl	8005b60 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 8005da8:	6823      	ldr	r3, [r4, #0]
 8005daa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005dac:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005db0:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8005db2:	681a      	ldr	r2, [r3, #0]
 8005db4:	f042 0201 	orr.w	r2, r2, #1
 8005db8:	601a      	str	r2, [r3, #0]
} 
 8005dba:	2000      	movs	r0, #0
 8005dbc:	bd10      	pop	{r4, pc}

08005dbe <HAL_TIMEx_OCN_Start>:
 8005dbe:	f7ff bfed 	b.w	8005d9c <HAL_TIMEx_PWMN_Start>

08005dc2 <HAL_TIMEx_PWMN_Start_IT>:
{
 8005dc2:	b510      	push	{r4, lr}
 8005dc4:	4604      	mov	r4, r0
 8005dc6:	6800      	ldr	r0, [r0, #0]
  switch (Channel)
 8005dc8:	290c      	cmp	r1, #12
 8005dca:	d80c      	bhi.n	8005de6 <HAL_TIMEx_PWMN_Start_IT+0x24>
 8005dcc:	e8df f001 	tbb	[pc, r1]
 8005dd0:	0b0b0b07 	.word	0x0b0b0b07
 8005dd4:	0b0b0b1d 	.word	0x0b0b0b1d
 8005dd8:	0b0b0b21 	.word	0x0b0b0b21
 8005ddc:	25          	.byte	0x25
 8005ddd:	00          	.byte	0x00
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005dde:	68c3      	ldr	r3, [r0, #12]
 8005de0:	f043 0302 	orr.w	r3, r3, #2
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005de4:	60c3      	str	r3, [r0, #12]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 8005de6:	68c3      	ldr	r3, [r0, #12]
 8005de8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005dec:	60c3      	str	r3, [r0, #12]
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8005dee:	2204      	movs	r2, #4
 8005df0:	f7ff feb6 	bl	8005b60 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 8005df4:	6823      	ldr	r3, [r4, #0]
 8005df6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005df8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005dfc:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8005dfe:	681a      	ldr	r2, [r3, #0]
 8005e00:	f042 0201 	orr.w	r2, r2, #1
 8005e04:	601a      	str	r2, [r3, #0]
} 
 8005e06:	2000      	movs	r0, #0
 8005e08:	bd10      	pop	{r4, pc}
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005e0a:	68c3      	ldr	r3, [r0, #12]
 8005e0c:	f043 0304 	orr.w	r3, r3, #4
 8005e10:	e7e8      	b.n	8005de4 <HAL_TIMEx_PWMN_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005e12:	68c3      	ldr	r3, [r0, #12]
 8005e14:	f043 0308 	orr.w	r3, r3, #8
 8005e18:	e7e4      	b.n	8005de4 <HAL_TIMEx_PWMN_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005e1a:	68c3      	ldr	r3, [r0, #12]
 8005e1c:	f043 0310 	orr.w	r3, r3, #16
 8005e20:	e7e0      	b.n	8005de4 <HAL_TIMEx_PWMN_Start_IT+0x22>

08005e22 <HAL_TIMEx_OCN_Start_IT>:
 8005e22:	f7ff bfce 	b.w	8005dc2 <HAL_TIMEx_PWMN_Start_IT>

08005e26 <HAL_TIMEx_PWMN_Stop_IT>:
{
 8005e26:	b510      	push	{r4, lr}
 8005e28:	4604      	mov	r4, r0
  switch (Channel)
 8005e2a:	290c      	cmp	r1, #12
 8005e2c:	d80d      	bhi.n	8005e4a <HAL_TIMEx_PWMN_Stop_IT+0x24>
 8005e2e:	e8df f001 	tbb	[pc, r1]
 8005e32:	0c07      	.short	0x0c07
 8005e34:	0c380c0c 	.word	0x0c380c0c
 8005e38:	0c3d0c0c 	.word	0x0c3d0c0c
 8005e3c:	0c0c      	.short	0x0c0c
 8005e3e:	42          	.byte	0x42
 8005e3f:	00          	.byte	0x00
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8005e40:	6802      	ldr	r2, [r0, #0]
 8005e42:	68d3      	ldr	r3, [r2, #12]
 8005e44:	f023 0302 	bic.w	r3, r3, #2
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8005e48:	60d3      	str	r3, [r2, #12]
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	6820      	ldr	r0, [r4, #0]
 8005e4e:	f7ff fe87 	bl	8005b60 <TIM_CCxNChannelCmd>
  if((READ_REG(htim->Instance->CCER) & (TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) == RESET)
 8005e52:	6823      	ldr	r3, [r4, #0]
 8005e54:	6a19      	ldr	r1, [r3, #32]
 8005e56:	f240 4244 	movw	r2, #1092	; 0x444
 8005e5a:	4211      	tst	r1, r2
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
 8005e5c:	bf02      	ittt	eq
 8005e5e:	68da      	ldreq	r2, [r3, #12]
 8005e60:	f022 0280 	biceq.w	r2, r2, #128	; 0x80
 8005e64:	60da      	streq	r2, [r3, #12]
  __HAL_TIM_MOE_DISABLE(htim);
 8005e66:	6a19      	ldr	r1, [r3, #32]
 8005e68:	f241 1211 	movw	r2, #4369	; 0x1111
 8005e6c:	4211      	tst	r1, r2
 8005e6e:	d108      	bne.n	8005e82 <HAL_TIMEx_PWMN_Stop_IT+0x5c>
 8005e70:	6a19      	ldr	r1, [r3, #32]
 8005e72:	f240 4244 	movw	r2, #1092	; 0x444
 8005e76:	4211      	tst	r1, r2
 8005e78:	bf02      	ittt	eq
 8005e7a:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8005e7c:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 8005e80:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8005e82:	6a19      	ldr	r1, [r3, #32]
 8005e84:	f241 1211 	movw	r2, #4369	; 0x1111
 8005e88:	4211      	tst	r1, r2
 8005e8a:	d108      	bne.n	8005e9e <HAL_TIMEx_PWMN_Stop_IT+0x78>
 8005e8c:	6a19      	ldr	r1, [r3, #32]
 8005e8e:	f240 4244 	movw	r2, #1092	; 0x444
 8005e92:	4211      	tst	r1, r2
 8005e94:	bf02      	ittt	eq
 8005e96:	681a      	ldreq	r2, [r3, #0]
 8005e98:	f022 0201 	biceq.w	r2, r2, #1
 8005e9c:	601a      	streq	r2, [r3, #0]
} 
 8005e9e:	2000      	movs	r0, #0
 8005ea0:	bd10      	pop	{r4, pc}
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8005ea2:	6802      	ldr	r2, [r0, #0]
 8005ea4:	68d3      	ldr	r3, [r2, #12]
 8005ea6:	f023 0304 	bic.w	r3, r3, #4
 8005eaa:	e7cd      	b.n	8005e48 <HAL_TIMEx_PWMN_Stop_IT+0x22>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8005eac:	6802      	ldr	r2, [r0, #0]
 8005eae:	68d3      	ldr	r3, [r2, #12]
 8005eb0:	f023 0308 	bic.w	r3, r3, #8
 8005eb4:	e7c8      	b.n	8005e48 <HAL_TIMEx_PWMN_Stop_IT+0x22>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8005eb6:	6802      	ldr	r2, [r0, #0]
 8005eb8:	68d3      	ldr	r3, [r2, #12]
 8005eba:	f023 0310 	bic.w	r3, r3, #16
 8005ebe:	e7c3      	b.n	8005e48 <HAL_TIMEx_PWMN_Stop_IT+0x22>

08005ec0 <HAL_TIMEx_OCN_Stop_IT>:
 8005ec0:	f7ff bfb1 	b.w	8005e26 <HAL_TIMEx_PWMN_Stop_IT>

08005ec4 <HAL_TIMEx_PWMN_Start_DMA>:
{
 8005ec4:	b538      	push	{r3, r4, r5, lr}
 8005ec6:	4604      	mov	r4, r0
  if((htim->State == HAL_TIM_STATE_BUSY))
 8005ec8:	f890 0039 	ldrb.w	r0, [r0, #57]	; 0x39
 8005ecc:	b2c0      	uxtb	r0, r0
 8005ece:	2802      	cmp	r0, #2
{
 8005ed0:	460d      	mov	r5, r1
 8005ed2:	4611      	mov	r1, r2
  if((htim->State == HAL_TIM_STATE_BUSY))
 8005ed4:	d031      	beq.n	8005f3a <HAL_TIMEx_PWMN_Start_DMA+0x76>
  else if((htim->State == HAL_TIM_STATE_READY))
 8005ed6:	f894 0039 	ldrb.w	r0, [r4, #57]	; 0x39
 8005eda:	b2c0      	uxtb	r0, r0
 8005edc:	2801      	cmp	r0, #1
 8005ede:	d104      	bne.n	8005eea <HAL_TIMEx_PWMN_Start_DMA+0x26>
    if(((uint32_t)pData == 0U) && (Length > 0)) 
 8005ee0:	b902      	cbnz	r2, 8005ee4 <HAL_TIMEx_PWMN_Start_DMA+0x20>
 8005ee2:	bb53      	cbnz	r3, 8005f3a <HAL_TIMEx_PWMN_Start_DMA+0x76>
      htim->State = HAL_TIM_STATE_BUSY;
 8005ee4:	2202      	movs	r2, #2
 8005ee6:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
  switch (Channel)
 8005eea:	2d0c      	cmp	r5, #12
 8005eec:	d816      	bhi.n	8005f1c <HAL_TIMEx_PWMN_Start_DMA+0x58>
 8005eee:	e8df f005 	tbb	[pc, r5]
 8005ef2:	1507      	.short	0x1507
 8005ef4:	15251515 	.word	0x15251515
 8005ef8:	15331515 	.word	0x15331515
 8005efc:	1515      	.short	0x1515
 8005efe:	41          	.byte	0x41
 8005eff:	00          	.byte	0x00
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005f00:	6a20      	ldr	r0, [r4, #32]
 8005f02:	4a23      	ldr	r2, [pc, #140]	; (8005f90 <HAL_TIMEx_PWMN_Start_DMA+0xcc>)
 8005f04:	63c2      	str	r2, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8005f06:	4a23      	ldr	r2, [pc, #140]	; (8005f94 <HAL_TIMEx_PWMN_Start_DMA+0xd0>)
 8005f08:	64c2      	str	r2, [r0, #76]	; 0x4c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length);
 8005f0a:	6822      	ldr	r2, [r4, #0]
 8005f0c:	3234      	adds	r2, #52	; 0x34
 8005f0e:	f7fb fc81 	bl	8001814 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8005f12:	6822      	ldr	r2, [r4, #0]
 8005f14:	68d3      	ldr	r3, [r2, #12]
 8005f16:	f443 7300 	orr.w	r3, r3, #512	; 0x200
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8005f1a:	60d3      	str	r3, [r2, #12]
     TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8005f1c:	2204      	movs	r2, #4
 8005f1e:	6820      	ldr	r0, [r4, #0]
 8005f20:	4629      	mov	r1, r5
 8005f22:	f7ff fe1d 	bl	8005b60 <TIM_CCxNChannelCmd>
    __HAL_TIM_MOE_ENABLE(htim);
 8005f26:	6823      	ldr	r3, [r4, #0]
 8005f28:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005f2a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005f2e:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim); 
 8005f30:	681a      	ldr	r2, [r3, #0]
 8005f32:	f042 0201 	orr.w	r2, r2, #1
 8005f36:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005f38:	2000      	movs	r0, #0
}
 8005f3a:	bd38      	pop	{r3, r4, r5, pc}
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005f3c:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005f3e:	4a14      	ldr	r2, [pc, #80]	; (8005f90 <HAL_TIMEx_PWMN_Start_DMA+0xcc>)
 8005f40:	63c2      	str	r2, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8005f42:	4a14      	ldr	r2, [pc, #80]	; (8005f94 <HAL_TIMEx_PWMN_Start_DMA+0xd0>)
 8005f44:	64c2      	str	r2, [r0, #76]	; 0x4c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length);
 8005f46:	6822      	ldr	r2, [r4, #0]
 8005f48:	3238      	adds	r2, #56	; 0x38
 8005f4a:	f7fb fc63 	bl	8001814 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8005f4e:	6822      	ldr	r2, [r4, #0]
 8005f50:	68d3      	ldr	r3, [r2, #12]
 8005f52:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005f56:	e7e0      	b.n	8005f1a <HAL_TIMEx_PWMN_Start_DMA+0x56>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005f58:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8005f5a:	4a0d      	ldr	r2, [pc, #52]	; (8005f90 <HAL_TIMEx_PWMN_Start_DMA+0xcc>)
 8005f5c:	63c2      	str	r2, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8005f5e:	4a0d      	ldr	r2, [pc, #52]	; (8005f94 <HAL_TIMEx_PWMN_Start_DMA+0xd0>)
 8005f60:	64c2      	str	r2, [r0, #76]	; 0x4c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,Length);
 8005f62:	6822      	ldr	r2, [r4, #0]
 8005f64:	323c      	adds	r2, #60	; 0x3c
 8005f66:	f7fb fc55 	bl	8001814 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8005f6a:	6822      	ldr	r2, [r4, #0]
 8005f6c:	68d3      	ldr	r3, [r2, #12]
 8005f6e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005f72:	e7d2      	b.n	8005f1a <HAL_TIMEx_PWMN_Start_DMA+0x56>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005f74:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8005f76:	4a06      	ldr	r2, [pc, #24]	; (8005f90 <HAL_TIMEx_PWMN_Start_DMA+0xcc>)
 8005f78:	63c2      	str	r2, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8005f7a:	4a06      	ldr	r2, [pc, #24]	; (8005f94 <HAL_TIMEx_PWMN_Start_DMA+0xd0>)
 8005f7c:	64c2      	str	r2, [r0, #76]	; 0x4c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length);
 8005f7e:	6822      	ldr	r2, [r4, #0]
 8005f80:	3240      	adds	r2, #64	; 0x40
 8005f82:	f7fb fc47 	bl	8001814 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8005f86:	6822      	ldr	r2, [r4, #0]
 8005f88:	68d3      	ldr	r3, [r2, #12]
 8005f8a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005f8e:	e7c4      	b.n	8005f1a <HAL_TIMEx_PWMN_Start_DMA+0x56>
 8005f90:	08004d25 	.word	0x08004d25
 8005f94:	08004eb9 	.word	0x08004eb9

08005f98 <HAL_TIMEx_OCN_Start_DMA>:
 8005f98:	f7ff bf94 	b.w	8005ec4 <HAL_TIMEx_PWMN_Start_DMA>

08005f9c <HAL_TIMEx_PWMN_Stop_DMA>:
{
 8005f9c:	b510      	push	{r4, lr}
 8005f9e:	4604      	mov	r4, r0
  switch (Channel)
 8005fa0:	290c      	cmp	r1, #12
 8005fa2:	d80d      	bhi.n	8005fc0 <HAL_TIMEx_PWMN_Stop_DMA+0x24>
 8005fa4:	e8df f001 	tbb	[pc, r1]
 8005fa8:	0c0c0c07 	.word	0x0c0c0c07
 8005fac:	0c0c0c32 	.word	0x0c0c0c32
 8005fb0:	0c0c0c37 	.word	0x0c0c0c37
 8005fb4:	3c          	.byte	0x3c
 8005fb5:	00          	.byte	0x00
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8005fb6:	6802      	ldr	r2, [r0, #0]
 8005fb8:	68d3      	ldr	r3, [r2, #12]
 8005fba:	f423 7300 	bic.w	r3, r3, #512	; 0x200
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8005fbe:	60d3      	str	r3, [r2, #12]
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	6820      	ldr	r0, [r4, #0]
 8005fc4:	f7ff fdcc 	bl	8005b60 <TIM_CCxNChannelCmd>
    __HAL_TIM_MOE_DISABLE(htim);
 8005fc8:	6823      	ldr	r3, [r4, #0]
 8005fca:	6a19      	ldr	r1, [r3, #32]
 8005fcc:	f241 1211 	movw	r2, #4369	; 0x1111
 8005fd0:	4211      	tst	r1, r2
 8005fd2:	d108      	bne.n	8005fe6 <HAL_TIMEx_PWMN_Stop_DMA+0x4a>
 8005fd4:	6a19      	ldr	r1, [r3, #32]
 8005fd6:	f240 4244 	movw	r2, #1092	; 0x444
 8005fda:	4211      	tst	r1, r2
 8005fdc:	bf02      	ittt	eq
 8005fde:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8005fe0:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 8005fe4:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8005fe6:	6a19      	ldr	r1, [r3, #32]
 8005fe8:	f241 1211 	movw	r2, #4369	; 0x1111
 8005fec:	4211      	tst	r1, r2
 8005fee:	d108      	bne.n	8006002 <HAL_TIMEx_PWMN_Stop_DMA+0x66>
 8005ff0:	6a19      	ldr	r1, [r3, #32]
 8005ff2:	f240 4244 	movw	r2, #1092	; 0x444
 8005ff6:	4211      	tst	r1, r2
 8005ff8:	bf02      	ittt	eq
 8005ffa:	681a      	ldreq	r2, [r3, #0]
 8005ffc:	f022 0201 	biceq.w	r2, r2, #1
 8006000:	601a      	streq	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8006002:	2301      	movs	r3, #1
 8006004:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
}
 8006008:	2000      	movs	r0, #0
 800600a:	bd10      	pop	{r4, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800600c:	6802      	ldr	r2, [r0, #0]
 800600e:	68d3      	ldr	r3, [r2, #12]
 8006010:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006014:	e7d3      	b.n	8005fbe <HAL_TIMEx_PWMN_Stop_DMA+0x22>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8006016:	6802      	ldr	r2, [r0, #0]
 8006018:	68d3      	ldr	r3, [r2, #12]
 800601a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800601e:	e7ce      	b.n	8005fbe <HAL_TIMEx_PWMN_Stop_DMA+0x22>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8006020:	6802      	ldr	r2, [r0, #0]
 8006022:	68d3      	ldr	r3, [r2, #12]
 8006024:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006028:	e7c9      	b.n	8005fbe <HAL_TIMEx_PWMN_Stop_DMA+0x22>

0800602a <HAL_TIMEx_OCN_Stop_DMA>:
 800602a:	f7ff bfb7 	b.w	8005f9c <HAL_TIMEx_PWMN_Stop_DMA>

0800602e <HAL_TIMEx_OnePulseN_Start>:
  {
 800602e:	b510      	push	{r4, lr}
 8006030:	4604      	mov	r4, r0
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_ENABLE); 
 8006032:	2204      	movs	r2, #4
 8006034:	6800      	ldr	r0, [r0, #0]
 8006036:	f7ff fd93 	bl	8005b60 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 800603a:	6822      	ldr	r2, [r4, #0]
 800603c:	6c53      	ldr	r3, [r2, #68]	; 0x44
 800603e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006042:	6453      	str	r3, [r2, #68]	; 0x44
}
 8006044:	2000      	movs	r0, #0
 8006046:	bd10      	pop	{r4, pc}

08006048 <HAL_TIMEx_OnePulseN_Stop>:
{
 8006048:	b510      	push	{r4, lr}
 800604a:	4604      	mov	r4, r0
    TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_DISABLE);
 800604c:	2200      	movs	r2, #0
 800604e:	6800      	ldr	r0, [r0, #0]
 8006050:	f7ff fd86 	bl	8005b60 <TIM_CCxNChannelCmd>
    __HAL_TIM_MOE_DISABLE(htim);
 8006054:	6823      	ldr	r3, [r4, #0]
 8006056:	6a19      	ldr	r1, [r3, #32]
 8006058:	f241 1211 	movw	r2, #4369	; 0x1111
 800605c:	4211      	tst	r1, r2
 800605e:	d108      	bne.n	8006072 <HAL_TIMEx_OnePulseN_Stop+0x2a>
 8006060:	6a19      	ldr	r1, [r3, #32]
 8006062:	f240 4244 	movw	r2, #1092	; 0x444
 8006066:	4211      	tst	r1, r2
 8006068:	bf02      	ittt	eq
 800606a:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 800606c:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 8006070:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim); 
 8006072:	6a19      	ldr	r1, [r3, #32]
 8006074:	f241 1211 	movw	r2, #4369	; 0x1111
 8006078:	4211      	tst	r1, r2
 800607a:	d108      	bne.n	800608e <HAL_TIMEx_OnePulseN_Stop+0x46>
 800607c:	6a19      	ldr	r1, [r3, #32]
 800607e:	f240 4244 	movw	r2, #1092	; 0x444
 8006082:	4211      	tst	r1, r2
 8006084:	bf02      	ittt	eq
 8006086:	681a      	ldreq	r2, [r3, #0]
 8006088:	f022 0201 	biceq.w	r2, r2, #1
 800608c:	601a      	streq	r2, [r3, #0]
}
 800608e:	2000      	movs	r0, #0
 8006090:	bd10      	pop	{r4, pc}

08006092 <HAL_TIMEx_PWMN_Stop>:
 8006092:	f7ff bfd9 	b.w	8006048 <HAL_TIMEx_OnePulseN_Stop>

08006096 <HAL_TIMEx_OCN_Stop>:
 8006096:	f7ff bfd7 	b.w	8006048 <HAL_TIMEx_OnePulseN_Stop>

0800609a <HAL_TIMEx_OnePulseN_Start_IT>:
{
 800609a:	b510      	push	{r4, lr}
 800609c:	4604      	mov	r4, r0
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800609e:	6800      	ldr	r0, [r0, #0]
 80060a0:	68c3      	ldr	r3, [r0, #12]
 80060a2:	f043 0302 	orr.w	r3, r3, #2
 80060a6:	60c3      	str	r3, [r0, #12]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80060a8:	68c3      	ldr	r3, [r0, #12]
 80060aa:	f043 0304 	orr.w	r3, r3, #4
 80060ae:	60c3      	str	r3, [r0, #12]
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_ENABLE); 
 80060b0:	2204      	movs	r2, #4
 80060b2:	f7ff fd55 	bl	8005b60 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 80060b6:	6822      	ldr	r2, [r4, #0]
 80060b8:	6c53      	ldr	r3, [r2, #68]	; 0x44
 80060ba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80060be:	6453      	str	r3, [r2, #68]	; 0x44
  } 
 80060c0:	2000      	movs	r0, #0
 80060c2:	bd10      	pop	{r4, pc}

080060c4 <HAL_TIMEx_OnePulseN_Stop_IT>:
{
 80060c4:	b510      	push	{r4, lr}
 80060c6:	4604      	mov	r4, r0
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80060c8:	6800      	ldr	r0, [r0, #0]
 80060ca:	68c3      	ldr	r3, [r0, #12]
 80060cc:	f023 0302 	bic.w	r3, r3, #2
 80060d0:	60c3      	str	r3, [r0, #12]
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80060d2:	68c3      	ldr	r3, [r0, #12]
 80060d4:	f023 0304 	bic.w	r3, r3, #4
 80060d8:	60c3      	str	r3, [r0, #12]
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_DISABLE);
 80060da:	2200      	movs	r2, #0
 80060dc:	f7ff fd40 	bl	8005b60 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_DISABLE(htim);
 80060e0:	6823      	ldr	r3, [r4, #0]
 80060e2:	6a19      	ldr	r1, [r3, #32]
 80060e4:	f241 1211 	movw	r2, #4369	; 0x1111
 80060e8:	4211      	tst	r1, r2
 80060ea:	d108      	bne.n	80060fe <HAL_TIMEx_OnePulseN_Stop_IT+0x3a>
 80060ec:	6a19      	ldr	r1, [r3, #32]
 80060ee:	f240 4244 	movw	r2, #1092	; 0x444
 80060f2:	4211      	tst	r1, r2
 80060f4:	bf02      	ittt	eq
 80060f6:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 80060f8:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 80060fc:	645a      	streq	r2, [r3, #68]	; 0x44
   __HAL_TIM_DISABLE(htim);  
 80060fe:	6a19      	ldr	r1, [r3, #32]
 8006100:	f241 1211 	movw	r2, #4369	; 0x1111
 8006104:	4211      	tst	r1, r2
 8006106:	d108      	bne.n	800611a <HAL_TIMEx_OnePulseN_Stop_IT+0x56>
 8006108:	6a19      	ldr	r1, [r3, #32]
 800610a:	f240 4244 	movw	r2, #1092	; 0x444
 800610e:	4211      	tst	r1, r2
 8006110:	bf02      	ittt	eq
 8006112:	681a      	ldreq	r2, [r3, #0]
 8006114:	f022 0201 	biceq.w	r2, r2, #1
 8006118:	601a      	streq	r2, [r3, #0]
}
 800611a:	2000      	movs	r0, #0
 800611c:	bd10      	pop	{r4, pc}

0800611e <HAL_TIMEx_ConfigCommutationEvent>:
  __HAL_LOCK(htim);
 800611e:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8006122:	2b01      	cmp	r3, #1
{
 8006124:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 8006126:	d01d      	beq.n	8006164 <HAL_TIMEx_ConfigCommutationEvent+0x46>
 8006128:	2301      	movs	r3, #1
 800612a:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
 800612e:	f031 0330 	bics.w	r3, r1, #48	; 0x30
 8006132:	6803      	ldr	r3, [r0, #0]
 8006134:	d106      	bne.n	8006144 <HAL_TIMEx_ConfigCommutationEvent+0x26>
    htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8006136:	689c      	ldr	r4, [r3, #8]
 8006138:	f024 0470 	bic.w	r4, r4, #112	; 0x70
 800613c:	609c      	str	r4, [r3, #8]
    htim->Instance->SMCR |= InputTrigger;
 800613e:	689c      	ldr	r4, [r3, #8]
 8006140:	4321      	orrs	r1, r4
 8006142:	6099      	str	r1, [r3, #8]
  htim->Instance->CR2 |= TIM_CR2_CCPC;
 8006144:	6859      	ldr	r1, [r3, #4]
 8006146:	f041 0101 	orr.w	r1, r1, #1
 800614a:	6059      	str	r1, [r3, #4]
  htim->Instance->CR2 &= ~TIM_CR2_CCUS;
 800614c:	6859      	ldr	r1, [r3, #4]
 800614e:	f021 0104 	bic.w	r1, r1, #4
 8006152:	6059      	str	r1, [r3, #4]
  htim->Instance->CR2 |= CommutationSource;
 8006154:	6859      	ldr	r1, [r3, #4]
 8006156:	430a      	orrs	r2, r1
 8006158:	605a      	str	r2, [r3, #4]
  __HAL_UNLOCK(htim);
 800615a:	2300      	movs	r3, #0
 800615c:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  return HAL_OK;
 8006160:	4618      	mov	r0, r3
 8006162:	bd10      	pop	{r4, pc}
  __HAL_LOCK(htim);
 8006164:	2002      	movs	r0, #2
}
 8006166:	bd10      	pop	{r4, pc}

08006168 <HAL_TIMEx_ConfigCommutationEvent_IT>:
  __HAL_LOCK(htim);
 8006168:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800616c:	2b01      	cmp	r3, #1
{
 800616e:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 8006170:	d021      	beq.n	80061b6 <HAL_TIMEx_ConfigCommutationEvent_IT+0x4e>
 8006172:	2301      	movs	r3, #1
 8006174:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
 8006178:	f031 0330 	bics.w	r3, r1, #48	; 0x30
 800617c:	6803      	ldr	r3, [r0, #0]
 800617e:	d106      	bne.n	800618e <HAL_TIMEx_ConfigCommutationEvent_IT+0x26>
    htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8006180:	689c      	ldr	r4, [r3, #8]
 8006182:	f024 0470 	bic.w	r4, r4, #112	; 0x70
 8006186:	609c      	str	r4, [r3, #8]
    htim->Instance->SMCR |= InputTrigger;
 8006188:	689c      	ldr	r4, [r3, #8]
 800618a:	4321      	orrs	r1, r4
 800618c:	6099      	str	r1, [r3, #8]
  htim->Instance->CR2 |= TIM_CR2_CCPC;
 800618e:	6859      	ldr	r1, [r3, #4]
 8006190:	f041 0101 	orr.w	r1, r1, #1
 8006194:	6059      	str	r1, [r3, #4]
  htim->Instance->CR2 &= ~TIM_CR2_CCUS;
 8006196:	6859      	ldr	r1, [r3, #4]
 8006198:	f021 0104 	bic.w	r1, r1, #4
 800619c:	6059      	str	r1, [r3, #4]
  htim->Instance->CR2 |= CommutationSource;
 800619e:	6859      	ldr	r1, [r3, #4]
 80061a0:	430a      	orrs	r2, r1
 80061a2:	605a      	str	r2, [r3, #4]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_COM);
 80061a4:	68da      	ldr	r2, [r3, #12]
 80061a6:	f042 0220 	orr.w	r2, r2, #32
 80061aa:	60da      	str	r2, [r3, #12]
  __HAL_UNLOCK(htim);
 80061ac:	2300      	movs	r3, #0
 80061ae:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  return HAL_OK;
 80061b2:	4618      	mov	r0, r3
 80061b4:	bd10      	pop	{r4, pc}
  __HAL_LOCK(htim);
 80061b6:	2002      	movs	r0, #2
}
 80061b8:	bd10      	pop	{r4, pc}

080061ba <HAL_TIMEx_ConfigCommutationEvent_DMA>:
  __HAL_LOCK(htim);
 80061ba:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80061be:	2b01      	cmp	r3, #1
{
 80061c0:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 80061c2:	d026      	beq.n	8006212 <HAL_TIMEx_ConfigCommutationEvent_DMA+0x58>
 80061c4:	2301      	movs	r3, #1
 80061c6:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
 80061ca:	f031 0330 	bics.w	r3, r1, #48	; 0x30
 80061ce:	6803      	ldr	r3, [r0, #0]
 80061d0:	d106      	bne.n	80061e0 <HAL_TIMEx_ConfigCommutationEvent_DMA+0x26>
    htim->Instance->SMCR &= ~TIM_SMCR_TS;
 80061d2:	689c      	ldr	r4, [r3, #8]
 80061d4:	f024 0470 	bic.w	r4, r4, #112	; 0x70
 80061d8:	609c      	str	r4, [r3, #8]
    htim->Instance->SMCR |= InputTrigger;
 80061da:	689c      	ldr	r4, [r3, #8]
 80061dc:	4321      	orrs	r1, r4
 80061de:	6099      	str	r1, [r3, #8]
  htim->Instance->CR2 |= TIM_CR2_CCPC;
 80061e0:	6859      	ldr	r1, [r3, #4]
 80061e2:	f041 0101 	orr.w	r1, r1, #1
 80061e6:	6059      	str	r1, [r3, #4]
  htim->Instance->CR2 &= ~TIM_CR2_CCUS;
 80061e8:	6859      	ldr	r1, [r3, #4]
 80061ea:	f021 0104 	bic.w	r1, r1, #4
 80061ee:	6059      	str	r1, [r3, #4]
  htim->Instance->CR2 |= CommutationSource;
 80061f0:	6859      	ldr	r1, [r3, #4]
 80061f2:	430a      	orrs	r2, r1
 80061f4:	605a      	str	r2, [r3, #4]
  htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback = TIMEx_DMACommutationCplt;     
 80061f6:	6b02      	ldr	r2, [r0, #48]	; 0x30
 80061f8:	4907      	ldr	r1, [pc, #28]	; (8006218 <HAL_TIMEx_ConfigCommutationEvent_DMA+0x5e>)
 80061fa:	63d1      	str	r1, [r2, #60]	; 0x3c
  htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError;
 80061fc:	4907      	ldr	r1, [pc, #28]	; (800621c <HAL_TIMEx_ConfigCommutationEvent_DMA+0x62>)
 80061fe:	64d1      	str	r1, [r2, #76]	; 0x4c
  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_COM);
 8006200:	68da      	ldr	r2, [r3, #12]
 8006202:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006206:	60da      	str	r2, [r3, #12]
  __HAL_UNLOCK(htim);
 8006208:	2300      	movs	r3, #0
 800620a:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  return HAL_OK;
 800620e:	4618      	mov	r0, r3
 8006210:	bd10      	pop	{r4, pc}
  __HAL_LOCK(htim);
 8006212:	2002      	movs	r0, #2
}
 8006214:	bd10      	pop	{r4, pc}
 8006216:	bf00      	nop
 8006218:	080062d3 	.word	0x080062d3
 800621c:	08004eb9 	.word	0x08004eb9

08006220 <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 8006220:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8006224:	2b01      	cmp	r3, #1
{
 8006226:	b510      	push	{r4, lr}
 8006228:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 800622c:	d018      	beq.n	8006260 <HAL_TIMEx_MasterConfigSynchronization+0x40>
  htim->State = HAL_TIM_STATE_BUSY;
 800622e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8006232:	6803      	ldr	r3, [r0, #0]
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8006234:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8006236:	685a      	ldr	r2, [r3, #4]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8006238:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800623a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800623e:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8006240:	685a      	ldr	r2, [r3, #4]
 8006242:	4322      	orrs	r2, r4
 8006244:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8006246:	689a      	ldr	r2, [r3, #8]
 8006248:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800624c:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800624e:	689a      	ldr	r2, [r3, #8]
 8006250:	430a      	orrs	r2, r1
 8006252:	609a      	str	r2, [r3, #8]
  htim->State = HAL_TIM_STATE_READY;
 8006254:	2301      	movs	r3, #1
 8006256:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UNLOCK(htim);
 800625a:	2300      	movs	r3, #0
 800625c:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 8006260:	4618      	mov	r0, r3
} 
 8006262:	bd10      	pop	{r4, pc}

08006264 <HAL_TIMEx_ConfigBreakDeadTime>:
  __HAL_LOCK(htim);
 8006264:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8006268:	2b01      	cmp	r3, #1
 800626a:	d01f      	beq.n	80062ac <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800626c:	68cb      	ldr	r3, [r1, #12]
 800626e:	688a      	ldr	r2, [r1, #8]
 8006270:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006274:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006276:	684a      	ldr	r2, [r1, #4]
 8006278:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800627c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800627e:	680a      	ldr	r2, [r1, #0]
 8006280:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006284:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006286:	690a      	ldr	r2, [r1, #16]
 8006288:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800628c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800628e:	694a      	ldr	r2, [r1, #20]
 8006290:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006294:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006296:	698a      	ldr	r2, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006298:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800629c:	4313      	orrs	r3, r2
  htim->Instance->BDTR = tmpbdtr;
 800629e:	6802      	ldr	r2, [r0, #0]
 80062a0:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_UNLOCK(htim);
 80062a2:	2300      	movs	r3, #0
 80062a4:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  return HAL_OK;
 80062a8:	4618      	mov	r0, r3
 80062aa:	4770      	bx	lr
  __HAL_LOCK(htim);
 80062ac:	2002      	movs	r0, #2
}
 80062ae:	4770      	bx	lr

080062b0 <HAL_TIMEx_RemapConfig>:
  __HAL_LOCK(htim);
 80062b0:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80062b4:	2b01      	cmp	r3, #1
  htim->Instance->OR = Remap;
 80062b6:	bf1f      	itttt	ne
 80062b8:	6803      	ldrne	r3, [r0, #0]
 80062ba:	6519      	strne	r1, [r3, #80]	; 0x50
  htim->State = HAL_TIM_STATE_READY;
 80062bc:	2301      	movne	r3, #1
 80062be:	f880 3039 	strbne.w	r3, [r0, #57]	; 0x39
  __HAL_UNLOCK(htim);  
 80062c2:	bf1d      	ittte	ne
 80062c4:	2300      	movne	r3, #0
 80062c6:	f880 3038 	strbne.w	r3, [r0, #56]	; 0x38
  return HAL_OK;
 80062ca:	4618      	movne	r0, r3
  __HAL_LOCK(htim);
 80062cc:	2002      	moveq	r0, #2
}
 80062ce:	4770      	bx	lr

080062d0 <HAL_TIMEx_CommutationCallback>:
 80062d0:	4770      	bx	lr

080062d2 <TIMEx_DMACommutationCplt>:
{
 80062d2:	b508      	push	{r3, lr}
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80062d4:	6b80      	ldr	r0, [r0, #56]	; 0x38
  htim->State= HAL_TIM_STATE_READY;
 80062d6:	2301      	movs	r3, #1
 80062d8:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  HAL_TIMEx_CommutationCallback(htim); 
 80062dc:	f7ff fff8 	bl	80062d0 <HAL_TIMEx_CommutationCallback>
 80062e0:	bd08      	pop	{r3, pc}

080062e2 <HAL_TIMEx_BreakCallback>:
{
 80062e2:	4770      	bx	lr

080062e4 <HAL_TIMEx_HallSensor_GetState>:
  return htim->State;
 80062e4:	f890 0039 	ldrb.w	r0, [r0, #57]	; 0x39
}
 80062e8:	4770      	bx	lr
 80062ea:	bf00      	nop

080062ec <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80062ec:	6803      	ldr	r3, [r0, #0]
 80062ee:	68da      	ldr	r2, [r3, #12]
 80062f0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80062f4:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062f6:	695a      	ldr	r2, [r3, #20]
 80062f8:	f022 0201 	bic.w	r2, r2, #1
 80062fc:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80062fe:	2320      	movs	r3, #32
 8006300:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8006304:	4770      	bx	lr

08006306 <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006306:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 800630a:	6806      	ldr	r6, [r0, #0]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 800630c:	68c2      	ldr	r2, [r0, #12]
  tmpreg = huart->Instance->CR2;
 800630e:	6933      	ldr	r3, [r6, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006310:	69c1      	ldr	r1, [r0, #28]
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8006312:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8006316:	4313      	orrs	r3, r2
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8006318:	6133      	str	r3, [r6, #16]
{
 800631a:	4604      	mov	r4, r0
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800631c:	6883      	ldr	r3, [r0, #8]
 800631e:	6900      	ldr	r0, [r0, #16]
  tmpreg = huart->Instance->CR1;
 8006320:	68f2      	ldr	r2, [r6, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006322:	4303      	orrs	r3, r0
 8006324:	6960      	ldr	r0, [r4, #20]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8006326:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800632a:	4303      	orrs	r3, r0
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 800632c:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006330:	430b      	orrs	r3, r1
 8006332:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8006334:	60f3      	str	r3, [r6, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8006336:	6973      	ldr	r3, [r6, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8006338:	69a2      	ldr	r2, [r4, #24]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 800633a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpreg |= huart->Init.HwFlowCtl;
 800633e:	4313      	orrs	r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006340:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8006344:	6173      	str	r3, [r6, #20]
 8006346:	4b7a      	ldr	r3, [pc, #488]	; (8006530 <UART_SetConfig+0x22a>)
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006348:	d17c      	bne.n	8006444 <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 800634a:	429e      	cmp	r6, r3
 800634c:	d003      	beq.n	8006356 <UART_SetConfig+0x50>
 800634e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006352:	429e      	cmp	r6, r3
 8006354:	d144      	bne.n	80063e0 <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8006356:	f7fc fc1d 	bl	8002b94 <HAL_RCC_GetPCLK2Freq>
 800635a:	2519      	movs	r5, #25
 800635c:	fb05 f300 	mul.w	r3, r5, r0
 8006360:	6860      	ldr	r0, [r4, #4]
 8006362:	f04f 0964 	mov.w	r9, #100	; 0x64
 8006366:	0040      	lsls	r0, r0, #1
 8006368:	fbb3 f3f0 	udiv	r3, r3, r0
 800636c:	fbb3 f3f9 	udiv	r3, r3, r9
 8006370:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006374:	f7fc fc0e 	bl	8002b94 <HAL_RCC_GetPCLK2Freq>
 8006378:	6863      	ldr	r3, [r4, #4]
 800637a:	4368      	muls	r0, r5
 800637c:	005b      	lsls	r3, r3, #1
 800637e:	fbb0 f7f3 	udiv	r7, r0, r3
 8006382:	f7fc fc07 	bl	8002b94 <HAL_RCC_GetPCLK2Freq>
 8006386:	6863      	ldr	r3, [r4, #4]
 8006388:	4368      	muls	r0, r5
 800638a:	005b      	lsls	r3, r3, #1
 800638c:	fbb0 f3f3 	udiv	r3, r0, r3
 8006390:	fbb3 f3f9 	udiv	r3, r3, r9
 8006394:	fb09 7313 	mls	r3, r9, r3, r7
 8006398:	00db      	lsls	r3, r3, #3
 800639a:	3332      	adds	r3, #50	; 0x32
 800639c:	fbb3 f3f9 	udiv	r3, r3, r9
 80063a0:	005b      	lsls	r3, r3, #1
 80063a2:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 80063a6:	f7fc fbf5 	bl	8002b94 <HAL_RCC_GetPCLK2Freq>
 80063aa:	6862      	ldr	r2, [r4, #4]
 80063ac:	4368      	muls	r0, r5
 80063ae:	0052      	lsls	r2, r2, #1
 80063b0:	fbb0 faf2 	udiv	sl, r0, r2
 80063b4:	f7fc fbee 	bl	8002b94 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80063b8:	6863      	ldr	r3, [r4, #4]
 80063ba:	4368      	muls	r0, r5
 80063bc:	005b      	lsls	r3, r3, #1
 80063be:	fbb0 f3f3 	udiv	r3, r0, r3
 80063c2:	fbb3 f3f9 	udiv	r3, r3, r9
 80063c6:	fb09 a313 	mls	r3, r9, r3, sl
 80063ca:	00db      	lsls	r3, r3, #3
 80063cc:	3332      	adds	r3, #50	; 0x32
 80063ce:	fbb3 f3f9 	udiv	r3, r3, r9
 80063d2:	f003 0307 	and.w	r3, r3, #7
 80063d6:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80063d8:	443b      	add	r3, r7
 80063da:	60b3      	str	r3, [r6, #8]
 80063dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80063e0:	f7fc fbc8 	bl	8002b74 <HAL_RCC_GetPCLK1Freq>
 80063e4:	2519      	movs	r5, #25
 80063e6:	fb05 f300 	mul.w	r3, r5, r0
 80063ea:	6860      	ldr	r0, [r4, #4]
 80063ec:	f04f 0964 	mov.w	r9, #100	; 0x64
 80063f0:	0040      	lsls	r0, r0, #1
 80063f2:	fbb3 f3f0 	udiv	r3, r3, r0
 80063f6:	fbb3 f3f9 	udiv	r3, r3, r9
 80063fa:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80063fe:	f7fc fbb9 	bl	8002b74 <HAL_RCC_GetPCLK1Freq>
 8006402:	6863      	ldr	r3, [r4, #4]
 8006404:	4368      	muls	r0, r5
 8006406:	005b      	lsls	r3, r3, #1
 8006408:	fbb0 f7f3 	udiv	r7, r0, r3
 800640c:	f7fc fbb2 	bl	8002b74 <HAL_RCC_GetPCLK1Freq>
 8006410:	6863      	ldr	r3, [r4, #4]
 8006412:	4368      	muls	r0, r5
 8006414:	005b      	lsls	r3, r3, #1
 8006416:	fbb0 f3f3 	udiv	r3, r0, r3
 800641a:	fbb3 f3f9 	udiv	r3, r3, r9
 800641e:	fb09 7313 	mls	r3, r9, r3, r7
 8006422:	00db      	lsls	r3, r3, #3
 8006424:	3332      	adds	r3, #50	; 0x32
 8006426:	fbb3 f3f9 	udiv	r3, r3, r9
 800642a:	005b      	lsls	r3, r3, #1
 800642c:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8006430:	f7fc fba0 	bl	8002b74 <HAL_RCC_GetPCLK1Freq>
 8006434:	6862      	ldr	r2, [r4, #4]
 8006436:	4368      	muls	r0, r5
 8006438:	0052      	lsls	r2, r2, #1
 800643a:	fbb0 faf2 	udiv	sl, r0, r2
 800643e:	f7fc fb99 	bl	8002b74 <HAL_RCC_GetPCLK1Freq>
 8006442:	e7b9      	b.n	80063b8 <UART_SetConfig+0xb2>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8006444:	429e      	cmp	r6, r3
 8006446:	d002      	beq.n	800644e <UART_SetConfig+0x148>
 8006448:	4b3a      	ldr	r3, [pc, #232]	; (8006534 <UART_SetConfig+0x22e>)
 800644a:	429e      	cmp	r6, r3
 800644c:	d140      	bne.n	80064d0 <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800644e:	f7fc fba1 	bl	8002b94 <HAL_RCC_GetPCLK2Freq>
 8006452:	6867      	ldr	r7, [r4, #4]
 8006454:	2519      	movs	r5, #25
 8006456:	f04f 0964 	mov.w	r9, #100	; 0x64
 800645a:	fb05 f300 	mul.w	r3, r5, r0
 800645e:	00bf      	lsls	r7, r7, #2
 8006460:	fbb3 f3f7 	udiv	r3, r3, r7
 8006464:	fbb3 f3f9 	udiv	r3, r3, r9
 8006468:	011f      	lsls	r7, r3, #4
 800646a:	f7fc fb93 	bl	8002b94 <HAL_RCC_GetPCLK2Freq>
 800646e:	6863      	ldr	r3, [r4, #4]
 8006470:	4368      	muls	r0, r5
 8006472:	009b      	lsls	r3, r3, #2
 8006474:	fbb0 f8f3 	udiv	r8, r0, r3
 8006478:	f7fc fb8c 	bl	8002b94 <HAL_RCC_GetPCLK2Freq>
 800647c:	6863      	ldr	r3, [r4, #4]
 800647e:	4368      	muls	r0, r5
 8006480:	009b      	lsls	r3, r3, #2
 8006482:	fbb0 f3f3 	udiv	r3, r0, r3
 8006486:	fbb3 f3f9 	udiv	r3, r3, r9
 800648a:	fb09 8313 	mls	r3, r9, r3, r8
 800648e:	011b      	lsls	r3, r3, #4
 8006490:	3332      	adds	r3, #50	; 0x32
 8006492:	fbb3 f3f9 	udiv	r3, r3, r9
 8006496:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 800649a:	f7fc fb7b 	bl	8002b94 <HAL_RCC_GetPCLK2Freq>
 800649e:	6862      	ldr	r2, [r4, #4]
 80064a0:	4368      	muls	r0, r5
 80064a2:	0092      	lsls	r2, r2, #2
 80064a4:	fbb0 faf2 	udiv	sl, r0, r2
 80064a8:	f7fc fb74 	bl	8002b94 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80064ac:	6863      	ldr	r3, [r4, #4]
 80064ae:	4368      	muls	r0, r5
 80064b0:	009b      	lsls	r3, r3, #2
 80064b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80064b6:	fbb3 f3f9 	udiv	r3, r3, r9
 80064ba:	fb09 a313 	mls	r3, r9, r3, sl
 80064be:	011b      	lsls	r3, r3, #4
 80064c0:	3332      	adds	r3, #50	; 0x32
 80064c2:	fbb3 f3f9 	udiv	r3, r3, r9
 80064c6:	f003 030f 	and.w	r3, r3, #15
 80064ca:	ea43 0308 	orr.w	r3, r3, r8
 80064ce:	e783      	b.n	80063d8 <UART_SetConfig+0xd2>
 80064d0:	f7fc fb50 	bl	8002b74 <HAL_RCC_GetPCLK1Freq>
 80064d4:	6867      	ldr	r7, [r4, #4]
 80064d6:	2519      	movs	r5, #25
 80064d8:	f04f 0964 	mov.w	r9, #100	; 0x64
 80064dc:	fb05 f300 	mul.w	r3, r5, r0
 80064e0:	00bf      	lsls	r7, r7, #2
 80064e2:	fbb3 f3f7 	udiv	r3, r3, r7
 80064e6:	fbb3 f3f9 	udiv	r3, r3, r9
 80064ea:	011f      	lsls	r7, r3, #4
 80064ec:	f7fc fb42 	bl	8002b74 <HAL_RCC_GetPCLK1Freq>
 80064f0:	6863      	ldr	r3, [r4, #4]
 80064f2:	4368      	muls	r0, r5
 80064f4:	009b      	lsls	r3, r3, #2
 80064f6:	fbb0 f8f3 	udiv	r8, r0, r3
 80064fa:	f7fc fb3b 	bl	8002b74 <HAL_RCC_GetPCLK1Freq>
 80064fe:	6863      	ldr	r3, [r4, #4]
 8006500:	4368      	muls	r0, r5
 8006502:	009b      	lsls	r3, r3, #2
 8006504:	fbb0 f3f3 	udiv	r3, r0, r3
 8006508:	fbb3 f3f9 	udiv	r3, r3, r9
 800650c:	fb09 8313 	mls	r3, r9, r3, r8
 8006510:	011b      	lsls	r3, r3, #4
 8006512:	3332      	adds	r3, #50	; 0x32
 8006514:	fbb3 f3f9 	udiv	r3, r3, r9
 8006518:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 800651c:	f7fc fb2a 	bl	8002b74 <HAL_RCC_GetPCLK1Freq>
 8006520:	6862      	ldr	r2, [r4, #4]
 8006522:	4368      	muls	r0, r5
 8006524:	0092      	lsls	r2, r2, #2
 8006526:	fbb0 faf2 	udiv	sl, r0, r2
 800652a:	f7fc fb23 	bl	8002b74 <HAL_RCC_GetPCLK1Freq>
 800652e:	e7bd      	b.n	80064ac <UART_SetConfig+0x1a6>
 8006530:	40011000 	.word	0x40011000
 8006534:	40011400 	.word	0x40011400

08006538 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8006538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800653a:	4604      	mov	r4, r0
 800653c:	460e      	mov	r6, r1
 800653e:	4617      	mov	r7, r2
 8006540:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8006542:	6821      	ldr	r1, [r4, #0]
 8006544:	680b      	ldr	r3, [r1, #0]
 8006546:	ea36 0303 	bics.w	r3, r6, r3
 800654a:	d101      	bne.n	8006550 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 800654c:	2000      	movs	r0, #0
}
 800654e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 8006550:	1c6b      	adds	r3, r5, #1
 8006552:	d0f7      	beq.n	8006544 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8006554:	b995      	cbnz	r5, 800657c <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006556:	6823      	ldr	r3, [r4, #0]
 8006558:	68da      	ldr	r2, [r3, #12]
 800655a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800655e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006560:	695a      	ldr	r2, [r3, #20]
 8006562:	f022 0201 	bic.w	r2, r2, #1
 8006566:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8006568:	2320      	movs	r3, #32
 800656a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800656e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8006572:	2300      	movs	r3, #0
 8006574:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8006578:	2003      	movs	r0, #3
 800657a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800657c:	f7f9 fe88 	bl	8000290 <HAL_GetTick>
 8006580:	1bc0      	subs	r0, r0, r7
 8006582:	4285      	cmp	r5, r0
 8006584:	d2dd      	bcs.n	8006542 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8006586:	e7e6      	b.n	8006556 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>
 8006588:	4770      	bx	lr

0800658a <HAL_UART_Init>:
{
 800658a:	b510      	push	{r4, lr}
  if(huart == NULL)
 800658c:	4604      	mov	r4, r0
 800658e:	b340      	cbz	r0, 80065e2 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 8006590:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8006594:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006598:	b91b      	cbnz	r3, 80065a2 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 800659a:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 800659e:	f011 fc85 	bl	8017eac <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80065a2:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80065a4:	2324      	movs	r3, #36	; 0x24
 80065a6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80065aa:	68d3      	ldr	r3, [r2, #12]
 80065ac:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80065b0:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80065b2:	4620      	mov	r0, r4
 80065b4:	f7ff fea7 	bl	8006306 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80065b8:	6823      	ldr	r3, [r4, #0]
 80065ba:	691a      	ldr	r2, [r3, #16]
 80065bc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80065c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80065c2:	695a      	ldr	r2, [r3, #20]
 80065c4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80065c8:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80065ca:	68da      	ldr	r2, [r3, #12]
 80065cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80065d0:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065d2:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 80065d4:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065d6:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80065d8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80065dc:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 80065e0:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80065e2:	2001      	movs	r0, #1
}
 80065e4:	bd10      	pop	{r4, pc}

080065e6 <HAL_HalfDuplex_Init>:
{
 80065e6:	b510      	push	{r4, lr}
  if(huart == NULL)
 80065e8:	4604      	mov	r4, r0
 80065ea:	b360      	cbz	r0, 8006646 <HAL_HalfDuplex_Init+0x60>
  if(huart->gState == HAL_UART_STATE_RESET)
 80065ec:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80065f0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80065f4:	b91b      	cbnz	r3, 80065fe <HAL_HalfDuplex_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80065f6:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80065fa:	f011 fc57 	bl	8017eac <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80065fe:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8006600:	2324      	movs	r3, #36	; 0x24
 8006602:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8006606:	68d3      	ldr	r3, [r2, #12]
 8006608:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800660c:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800660e:	4620      	mov	r0, r4
 8006610:	f7ff fe79 	bl	8006306 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006614:	6823      	ldr	r3, [r4, #0]
 8006616:	691a      	ldr	r2, [r3, #16]
 8006618:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800661c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 800661e:	695a      	ldr	r2, [r3, #20]
 8006620:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 8006624:	615a      	str	r2, [r3, #20]
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8006626:	695a      	ldr	r2, [r3, #20]
 8006628:	f042 0208 	orr.w	r2, r2, #8
 800662c:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 800662e:	68da      	ldr	r2, [r3, #12]
 8006630:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006634:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006636:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 8006638:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800663a:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800663c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8006640:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8006644:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8006646:	2001      	movs	r0, #1
}
 8006648:	bd10      	pop	{r4, pc}

0800664a <HAL_LIN_Init>:
{
 800664a:	b538      	push	{r3, r4, r5, lr}
 800664c:	460d      	mov	r5, r1
  if(huart == NULL)
 800664e:	4604      	mov	r4, r0
 8006650:	2800      	cmp	r0, #0
 8006652:	d033      	beq.n	80066bc <HAL_LIN_Init+0x72>
  if(huart->gState == HAL_UART_STATE_RESET)
 8006654:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8006658:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800665c:	b91b      	cbnz	r3, 8006666 <HAL_LIN_Init+0x1c>
    huart->Lock = HAL_UNLOCKED;
 800665e:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8006662:	f011 fc23 	bl	8017eac <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8006666:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8006668:	2324      	movs	r3, #36	; 0x24
 800666a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 800666e:	68d3      	ldr	r3, [r2, #12]
 8006670:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006674:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8006676:	4620      	mov	r0, r4
 8006678:	f7ff fe45 	bl	8006306 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 800667c:	6823      	ldr	r3, [r4, #0]
 800667e:	691a      	ldr	r2, [r3, #16]
 8006680:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006684:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN | USART_CR3_SCEN));
 8006686:	695a      	ldr	r2, [r3, #20]
 8006688:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800668c:	615a      	str	r2, [r3, #20]
  SET_BIT(huart->Instance->CR2, USART_CR2_LINEN);
 800668e:	691a      	ldr	r2, [r3, #16]
 8006690:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006694:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_LBDL);
 8006696:	691a      	ldr	r2, [r3, #16]
 8006698:	f022 0220 	bic.w	r2, r2, #32
 800669c:	611a      	str	r2, [r3, #16]
  SET_BIT(huart->Instance->CR2, BreakDetectLength);
 800669e:	6919      	ldr	r1, [r3, #16]
 80066a0:	4329      	orrs	r1, r5
 80066a2:	6119      	str	r1, [r3, #16]
  __HAL_UART_ENABLE(huart);
 80066a4:	68da      	ldr	r2, [r3, #12]
 80066a6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80066aa:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066ac:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 80066ae:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066b0:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80066b2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80066b6:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 80066ba:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80066bc:	2001      	movs	r0, #1
}
 80066be:	bd38      	pop	{r3, r4, r5, pc}

080066c0 <HAL_MultiProcessor_Init>:
{
 80066c0:	b570      	push	{r4, r5, r6, lr}
 80066c2:	460d      	mov	r5, r1
 80066c4:	4616      	mov	r6, r2
  if(huart == NULL)
 80066c6:	4604      	mov	r4, r0
 80066c8:	2800      	cmp	r0, #0
 80066ca:	d036      	beq.n	800673a <HAL_MultiProcessor_Init+0x7a>
  if(huart->gState == HAL_UART_STATE_RESET)
 80066cc:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80066d0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80066d4:	b91b      	cbnz	r3, 80066de <HAL_MultiProcessor_Init+0x1e>
    huart->Lock = HAL_UNLOCKED;
 80066d6:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80066da:	f011 fbe7 	bl	8017eac <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80066de:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80066e0:	2324      	movs	r3, #36	; 0x24
 80066e2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80066e6:	68d3      	ldr	r3, [r2, #12]
 80066e8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80066ec:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80066ee:	4620      	mov	r0, r4
 80066f0:	f7ff fe09 	bl	8006306 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80066f4:	6823      	ldr	r3, [r4, #0]
 80066f6:	691a      	ldr	r2, [r3, #16]
 80066f8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80066fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80066fe:	695a      	ldr	r2, [r3, #20]
 8006700:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006704:	615a      	str	r2, [r3, #20]
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_ADD);
 8006706:	691a      	ldr	r2, [r3, #16]
 8006708:	f022 020f 	bic.w	r2, r2, #15
 800670c:	611a      	str	r2, [r3, #16]
  SET_BIT(huart->Instance->CR2, Address);
 800670e:	691a      	ldr	r2, [r3, #16]
 8006710:	4315      	orrs	r5, r2
 8006712:	611d      	str	r5, [r3, #16]
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_WAKE);
 8006714:	68da      	ldr	r2, [r3, #12]
 8006716:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800671a:	60da      	str	r2, [r3, #12]
  SET_BIT(huart->Instance->CR1, WakeUpMethod);
 800671c:	68da      	ldr	r2, [r3, #12]
 800671e:	4332      	orrs	r2, r6
 8006720:	60da      	str	r2, [r3, #12]
  __HAL_UART_ENABLE(huart);
 8006722:	68da      	ldr	r2, [r3, #12]
 8006724:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006728:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800672a:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 800672c:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800672e:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8006730:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8006734:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8006738:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800673a:	2001      	movs	r0, #1
}
 800673c:	bd70      	pop	{r4, r5, r6, pc}
 800673e:	4770      	bx	lr

08006740 <HAL_UART_DeInit>:
{
 8006740:	b510      	push	{r4, lr}
  if(huart == NULL)
 8006742:	4604      	mov	r4, r0
 8006744:	b168      	cbz	r0, 8006762 <HAL_UART_DeInit+0x22>
  huart->gState = HAL_UART_STATE_BUSY;
 8006746:	2324      	movs	r3, #36	; 0x24
 8006748:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  HAL_UART_MspDeInit(huart);
 800674c:	f011 fbe6 	bl	8017f1c <HAL_UART_MspDeInit>
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006750:	2000      	movs	r0, #0
 8006752:	63e0      	str	r0, [r4, #60]	; 0x3c
  __HAL_UNLOCK(huart);
 8006754:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  huart->gState = HAL_UART_STATE_RESET;
 8006758:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_RESET;
 800675c:	f884 003a 	strb.w	r0, [r4, #58]	; 0x3a
  return HAL_OK;
 8006760:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8006762:	2001      	movs	r0, #1
}
 8006764:	bd10      	pop	{r4, pc}

08006766 <HAL_UART_Transmit>:
{
 8006766:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800676a:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY) 
 800676c:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8006770:	2b20      	cmp	r3, #32
{
 8006772:	4604      	mov	r4, r0
 8006774:	460d      	mov	r5, r1
 8006776:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY) 
 8006778:	d14f      	bne.n	800681a <HAL_UART_Transmit+0xb4>
    if((pData == NULL ) || (Size == 0)) 
 800677a:	2900      	cmp	r1, #0
 800677c:	d04a      	beq.n	8006814 <HAL_UART_Transmit+0xae>
 800677e:	2a00      	cmp	r2, #0
 8006780:	d048      	beq.n	8006814 <HAL_UART_Transmit+0xae>
    __HAL_LOCK(huart);
 8006782:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8006786:	2b01      	cmp	r3, #1
 8006788:	d047      	beq.n	800681a <HAL_UART_Transmit+0xb4>
 800678a:	2301      	movs	r3, #1
 800678c:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006790:	2300      	movs	r3, #0
 8006792:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006794:	2321      	movs	r3, #33	; 0x21
 8006796:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 800679a:	f7f9 fd79 	bl	8000290 <HAL_GetTick>
    huart->TxXferSize = Size;
 800679e:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 80067a2:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 80067a4:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 80067a8:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80067aa:	b29b      	uxth	r3, r3
 80067ac:	b96b      	cbnz	r3, 80067ca <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80067ae:	463b      	mov	r3, r7
 80067b0:	4632      	mov	r2, r6
 80067b2:	2140      	movs	r1, #64	; 0x40
 80067b4:	4620      	mov	r0, r4
 80067b6:	f7ff febf 	bl	8006538 <UART_WaitOnFlagUntilTimeout.constprop.3>
 80067ba:	b9b0      	cbnz	r0, 80067ea <HAL_UART_Transmit+0x84>
      huart->gState = HAL_UART_STATE_READY;
 80067bc:	2320      	movs	r3, #32
 80067be:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 80067c2:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 80067c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 80067ca:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80067cc:	3b01      	subs	r3, #1
 80067ce:	b29b      	uxth	r3, r3
 80067d0:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80067d2:	68a3      	ldr	r3, [r4, #8]
 80067d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80067d8:	4632      	mov	r2, r6
 80067da:	463b      	mov	r3, r7
 80067dc:	f04f 0180 	mov.w	r1, #128	; 0x80
 80067e0:	4620      	mov	r0, r4
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80067e2:	d10e      	bne.n	8006802 <HAL_UART_Transmit+0x9c>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80067e4:	f7ff fea8 	bl	8006538 <UART_WaitOnFlagUntilTimeout.constprop.3>
 80067e8:	b110      	cbz	r0, 80067f0 <HAL_UART_Transmit+0x8a>
          return HAL_TIMEOUT;
 80067ea:	2003      	movs	r0, #3
 80067ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80067f0:	882b      	ldrh	r3, [r5, #0]
 80067f2:	6822      	ldr	r2, [r4, #0]
 80067f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067f8:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 80067fa:	6923      	ldr	r3, [r4, #16]
 80067fc:	b943      	cbnz	r3, 8006810 <HAL_UART_Transmit+0xaa>
          pData +=2U;
 80067fe:	3502      	adds	r5, #2
 8006800:	e7d2      	b.n	80067a8 <HAL_UART_Transmit+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006802:	f7ff fe99 	bl	8006538 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8006806:	2800      	cmp	r0, #0
 8006808:	d1ef      	bne.n	80067ea <HAL_UART_Transmit+0x84>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800680a:	6823      	ldr	r3, [r4, #0]
 800680c:	782a      	ldrb	r2, [r5, #0]
 800680e:	605a      	str	r2, [r3, #4]
 8006810:	3501      	adds	r5, #1
 8006812:	e7c9      	b.n	80067a8 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8006814:	2001      	movs	r0, #1
 8006816:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 800681a:	2002      	movs	r0, #2
}
 800681c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006820 <HAL_UART_Receive>:
{ 
 8006820:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006824:	461f      	mov	r7, r3
  if(huart->RxState == HAL_UART_STATE_READY) 
 8006826:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 800682a:	2b20      	cmp	r3, #32
{ 
 800682c:	4604      	mov	r4, r0
 800682e:	460d      	mov	r5, r1
 8006830:	4690      	mov	r8, r2
  if(huart->RxState == HAL_UART_STATE_READY) 
 8006832:	d152      	bne.n	80068da <HAL_UART_Receive+0xba>
    if((pData == NULL ) || (Size == 0)) 
 8006834:	2900      	cmp	r1, #0
 8006836:	d04d      	beq.n	80068d4 <HAL_UART_Receive+0xb4>
 8006838:	2a00      	cmp	r2, #0
 800683a:	d04b      	beq.n	80068d4 <HAL_UART_Receive+0xb4>
    __HAL_LOCK(huart);
 800683c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8006840:	2b01      	cmp	r3, #1
 8006842:	d04a      	beq.n	80068da <HAL_UART_Receive+0xba>
 8006844:	2301      	movs	r3, #1
 8006846:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800684a:	2300      	movs	r3, #0
 800684c:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800684e:	2322      	movs	r3, #34	; 0x22
 8006850:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
    tickstart = HAL_GetTick();
 8006854:	f7f9 fd1c 	bl	8000290 <HAL_GetTick>
    huart->RxXferSize = Size; 
 8006858:	f8a4 802c 	strh.w	r8, [r4, #44]	; 0x2c
    tickstart = HAL_GetTick();
 800685c:	4606      	mov	r6, r0
    huart->RxXferCount = Size;
 800685e:	f8a4 802e 	strh.w	r8, [r4, #46]	; 0x2e
    while(huart->RxXferCount > 0U)
 8006862:	8de0      	ldrh	r0, [r4, #46]	; 0x2e
 8006864:	b280      	uxth	r0, r0
 8006866:	b930      	cbnz	r0, 8006876 <HAL_UART_Receive+0x56>
    huart->RxState = HAL_UART_STATE_READY;
 8006868:	2320      	movs	r3, #32
 800686a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    __HAL_UNLOCK(huart);
 800686e:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 8006872:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->RxXferCount--;
 8006876:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8006878:	3b01      	subs	r3, #1
 800687a:	b29b      	uxth	r3, r3
 800687c:	85e3      	strh	r3, [r4, #46]	; 0x2e
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800687e:	68a3      	ldr	r3, [r4, #8]
 8006880:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006884:	4632      	mov	r2, r6
 8006886:	463b      	mov	r3, r7
 8006888:	f04f 0120 	mov.w	r1, #32
 800688c:	4620      	mov	r0, r4
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800688e:	d112      	bne.n	80068b6 <HAL_UART_Receive+0x96>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006890:	f7ff fe52 	bl	8006538 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8006894:	b110      	cbz	r0, 800689c <HAL_UART_Receive+0x7c>
          return HAL_TIMEOUT;
 8006896:	2003      	movs	r0, #3
 8006898:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800689c:	6823      	ldr	r3, [r4, #0]
        if(huart->Init.Parity == UART_PARITY_NONE)
 800689e:	6922      	ldr	r2, [r4, #16]
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80068a0:	685b      	ldr	r3, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 80068a2:	b922      	cbnz	r2, 80068ae <HAL_UART_Receive+0x8e>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80068a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068a8:	f825 3b02 	strh.w	r3, [r5], #2
 80068ac:	e7d9      	b.n	8006862 <HAL_UART_Receive+0x42>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80068ae:	b2db      	uxtb	r3, r3
 80068b0:	f825 3b01 	strh.w	r3, [r5], #1
 80068b4:	e7d5      	b.n	8006862 <HAL_UART_Receive+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80068b6:	f7ff fe3f 	bl	8006538 <UART_WaitOnFlagUntilTimeout.constprop.3>
 80068ba:	2800      	cmp	r0, #0
 80068bc:	d1eb      	bne.n	8006896 <HAL_UART_Receive+0x76>
 80068be:	6823      	ldr	r3, [r4, #0]
        if(huart->Init.Parity == UART_PARITY_NONE)
 80068c0:	6921      	ldr	r1, [r4, #16]
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80068c2:	685b      	ldr	r3, [r3, #4]
 80068c4:	1c6a      	adds	r2, r5, #1
        if(huart->Init.Parity == UART_PARITY_NONE)
 80068c6:	b911      	cbnz	r1, 80068ce <HAL_UART_Receive+0xae>
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80068c8:	702b      	strb	r3, [r5, #0]
 80068ca:	4615      	mov	r5, r2
 80068cc:	e7c9      	b.n	8006862 <HAL_UART_Receive+0x42>
 80068ce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80068d2:	e7f9      	b.n	80068c8 <HAL_UART_Receive+0xa8>
      return  HAL_ERROR;
 80068d4:	2001      	movs	r0, #1
 80068d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;   
 80068da:	2002      	movs	r0, #2
}
 80068dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080068e0 <HAL_UART_Transmit_IT>:
  if(huart->gState == HAL_UART_STATE_READY)
 80068e0:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80068e4:	2b20      	cmp	r3, #32
 80068e6:	d118      	bne.n	800691a <HAL_UART_Transmit_IT+0x3a>
    if((pData == NULL ) || (Size == 0)) 
 80068e8:	b1a9      	cbz	r1, 8006916 <HAL_UART_Transmit_IT+0x36>
 80068ea:	b1a2      	cbz	r2, 8006916 <HAL_UART_Transmit_IT+0x36>
    __HAL_LOCK(huart);
 80068ec:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80068f0:	2b01      	cmp	r3, #1
 80068f2:	d012      	beq.n	800691a <HAL_UART_Transmit_IT+0x3a>
    huart->TxXferCount = Size;
 80068f4:	84c2      	strh	r2, [r0, #38]	; 0x26
    huart->pTxBuffPtr = pData;
 80068f6:	6201      	str	r1, [r0, #32]
    huart->TxXferSize = Size;
 80068f8:	8482      	strh	r2, [r0, #36]	; 0x24
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068fa:	2300      	movs	r3, #0
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80068fc:	6801      	ldr	r1, [r0, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068fe:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006900:	2221      	movs	r2, #33	; 0x21
 8006902:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8006906:	68ca      	ldr	r2, [r1, #12]
    __HAL_UNLOCK(huart);
 8006908:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800690c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006910:	60ca      	str	r2, [r1, #12]
    return HAL_OK;
 8006912:	4618      	mov	r0, r3
 8006914:	4770      	bx	lr
      return HAL_ERROR;
 8006916:	2001      	movs	r0, #1
 8006918:	4770      	bx	lr
    return HAL_BUSY;   
 800691a:	2002      	movs	r0, #2
}
 800691c:	4770      	bx	lr

0800691e <HAL_UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_READY)
 800691e:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8006922:	2b20      	cmp	r3, #32
 8006924:	d11c      	bne.n	8006960 <HAL_UART_Receive_IT+0x42>
    if((pData == NULL ) || (Size == 0)) 
 8006926:	b1c9      	cbz	r1, 800695c <HAL_UART_Receive_IT+0x3e>
 8006928:	b1c2      	cbz	r2, 800695c <HAL_UART_Receive_IT+0x3e>
    __HAL_LOCK(huart);
 800692a:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800692e:	2b01      	cmp	r3, #1
 8006930:	d016      	beq.n	8006960 <HAL_UART_Receive_IT+0x42>
    huart->RxXferCount = Size;
 8006932:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 8006934:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006936:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006938:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800693a:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800693c:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006940:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 8006942:	6281      	str	r1, [r0, #40]	; 0x28
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006944:	6951      	ldr	r1, [r2, #20]
    __HAL_UNLOCK(huart);
 8006946:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800694a:	f041 0101 	orr.w	r1, r1, #1
 800694e:	6151      	str	r1, [r2, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006950:	68d1      	ldr	r1, [r2, #12]
 8006952:	f441 7190 	orr.w	r1, r1, #288	; 0x120
 8006956:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 8006958:	4618      	mov	r0, r3
 800695a:	4770      	bx	lr
      return HAL_ERROR;
 800695c:	2001      	movs	r0, #1
 800695e:	4770      	bx	lr
    return HAL_BUSY; 
 8006960:	2002      	movs	r0, #2
}
 8006962:	4770      	bx	lr

08006964 <HAL_UART_Transmit_DMA>:
{
 8006964:	b538      	push	{r3, r4, r5, lr}
 8006966:	4604      	mov	r4, r0
 8006968:	4613      	mov	r3, r2
  if(huart->gState == HAL_UART_STATE_READY)
 800696a:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 800696e:	2a20      	cmp	r2, #32
 8006970:	d12a      	bne.n	80069c8 <HAL_UART_Transmit_DMA+0x64>
    if((pData == NULL ) || (Size == 0))
 8006972:	b339      	cbz	r1, 80069c4 <HAL_UART_Transmit_DMA+0x60>
 8006974:	b333      	cbz	r3, 80069c4 <HAL_UART_Transmit_DMA+0x60>
    __HAL_LOCK(huart);
 8006976:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 800697a:	2a01      	cmp	r2, #1
 800697c:	d024      	beq.n	80069c8 <HAL_UART_Transmit_DMA+0x64>
 800697e:	2201      	movs	r2, #1
 8006980:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006984:	6b20      	ldr	r0, [r4, #48]	; 0x30
    huart->TxXferCount = Size;
 8006986:	84e3      	strh	r3, [r4, #38]	; 0x26
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006988:	2500      	movs	r5, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800698a:	2221      	movs	r2, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800698c:	63e5      	str	r5, [r4, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800698e:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006992:	4a0e      	ldr	r2, [pc, #56]	; (80069cc <HAL_UART_Transmit_DMA+0x68>)
    huart->TxXferSize = Size;
 8006994:	84a3      	strh	r3, [r4, #36]	; 0x24
    huart->pTxBuffPtr = pData;
 8006996:	6221      	str	r1, [r4, #32]
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006998:	63c2      	str	r2, [r0, #60]	; 0x3c
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800699a:	4a0d      	ldr	r2, [pc, #52]	; (80069d0 <HAL_UART_Transmit_DMA+0x6c>)
 800699c:	6402      	str	r2, [r0, #64]	; 0x40
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800699e:	4a0d      	ldr	r2, [pc, #52]	; (80069d4 <HAL_UART_Transmit_DMA+0x70>)
 80069a0:	64c2      	str	r2, [r0, #76]	; 0x4c
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->DR, Size);
 80069a2:	6822      	ldr	r2, [r4, #0]
    huart->hdmatx->XferAbortCallback = NULL;
 80069a4:	6505      	str	r5, [r0, #80]	; 0x50
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->DR, Size);
 80069a6:	3204      	adds	r2, #4
 80069a8:	f7fa ff34 	bl	8001814 <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80069ac:	6823      	ldr	r3, [r4, #0]
 80069ae:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80069b2:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80069b4:	695a      	ldr	r2, [r3, #20]
    __HAL_UNLOCK(huart);
 80069b6:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80069ba:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80069be:	615a      	str	r2, [r3, #20]
    return HAL_OK;
 80069c0:	4628      	mov	r0, r5
 80069c2:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 80069c4:	2001      	movs	r0, #1
 80069c6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_BUSY;
 80069c8:	2002      	movs	r0, #2
}
 80069ca:	bd38      	pop	{r3, r4, r5, pc}
 80069cc:	08006c55 	.word	0x08006c55
 80069d0:	08006c83 	.word	0x08006c83
 80069d4:	08006d49 	.word	0x08006d49

080069d8 <HAL_UART_Receive_DMA>:
{  
 80069d8:	4613      	mov	r3, r2
  if(huart->RxState == HAL_UART_STATE_READY) 
 80069da:	f890 203a 	ldrb.w	r2, [r0, #58]	; 0x3a
 80069de:	2a20      	cmp	r2, #32
{  
 80069e0:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80069e2:	4605      	mov	r5, r0
  if(huart->RxState == HAL_UART_STATE_READY) 
 80069e4:	d138      	bne.n	8006a58 <HAL_UART_Receive_DMA+0x80>
    if((pData == NULL ) || (Size == 0)) 
 80069e6:	2900      	cmp	r1, #0
 80069e8:	d034      	beq.n	8006a54 <HAL_UART_Receive_DMA+0x7c>
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d032      	beq.n	8006a54 <HAL_UART_Receive_DMA+0x7c>
    __HAL_LOCK(huart);
 80069ee:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
 80069f2:	2a01      	cmp	r2, #1
 80069f4:	d030      	beq.n	8006a58 <HAL_UART_Receive_DMA+0x80>
 80069f6:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069f8:	2400      	movs	r4, #0
    __HAL_LOCK(huart);
 80069fa:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80069fe:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a00:	63c4      	str	r4, [r0, #60]	; 0x3c
    huart->pRxBuffPtr = pData;
 8006a02:	6281      	str	r1, [r0, #40]	; 0x28
    huart->RxXferSize = Size;
 8006a04:	8583      	strh	r3, [r0, #44]	; 0x2c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006a06:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006a0a:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8006a0c:	4a13      	ldr	r2, [pc, #76]	; (8006a5c <HAL_UART_Receive_DMA+0x84>)
 8006a0e:	63c2      	str	r2, [r0, #60]	; 0x3c
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 8006a10:	682e      	ldr	r6, [r5, #0]
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006a12:	4a13      	ldr	r2, [pc, #76]	; (8006a60 <HAL_UART_Receive_DMA+0x88>)
 8006a14:	6402      	str	r2, [r0, #64]	; 0x40
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006a16:	4a13      	ldr	r2, [pc, #76]	; (8006a64 <HAL_UART_Receive_DMA+0x8c>)
 8006a18:	64c2      	str	r2, [r0, #76]	; 0x4c
    huart->hdmarx->XferAbortCallback = NULL;
 8006a1a:	6504      	str	r4, [r0, #80]	; 0x50
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 8006a1c:	460a      	mov	r2, r1
 8006a1e:	1d31      	adds	r1, r6, #4
 8006a20:	f7fa fef8 	bl	8001814 <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_OREFLAG(huart);
 8006a24:	682b      	ldr	r3, [r5, #0]
 8006a26:	9401      	str	r4, [sp, #4]
 8006a28:	681a      	ldr	r2, [r3, #0]
 8006a2a:	9201      	str	r2, [sp, #4]
 8006a2c:	685a      	ldr	r2, [r3, #4]
 8006a2e:	9201      	str	r2, [sp, #4]
 8006a30:	9a01      	ldr	r2, [sp, #4]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006a32:	68da      	ldr	r2, [r3, #12]
    __HAL_UNLOCK(huart);
 8006a34:	f885 4038 	strb.w	r4, [r5, #56]	; 0x38
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006a38:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006a3c:	60da      	str	r2, [r3, #12]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a3e:	695a      	ldr	r2, [r3, #20]
 8006a40:	f042 0201 	orr.w	r2, r2, #1
 8006a44:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a46:	695a      	ldr	r2, [r3, #20]
 8006a48:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006a4c:	615a      	str	r2, [r3, #20]
    return HAL_OK;
 8006a4e:	4620      	mov	r0, r4
}
 8006a50:	b002      	add	sp, #8
 8006a52:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8006a54:	2001      	movs	r0, #1
 8006a56:	e7fb      	b.n	8006a50 <HAL_UART_Receive_DMA+0x78>
    return HAL_BUSY; 
 8006a58:	2002      	movs	r0, #2
 8006a5a:	e7f9      	b.n	8006a50 <HAL_UART_Receive_DMA+0x78>
 8006a5c:	08006c8f 	.word	0x08006c8f
 8006a60:	08006d3d 	.word	0x08006d3d
 8006a64:	08006d49 	.word	0x08006d49

08006a68 <HAL_UART_DMAPause>:
  __HAL_LOCK(huart);
 8006a68:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8006a6c:	2b01      	cmp	r3, #1
 8006a6e:	d026      	beq.n	8006abe <HAL_UART_DMAPause+0x56>
 8006a70:	2301      	movs	r3, #1
 8006a72:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006a76:	6803      	ldr	r3, [r0, #0]
 8006a78:	695a      	ldr	r2, [r3, #20]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006a7a:	f890 1039 	ldrb.w	r1, [r0, #57]	; 0x39
 8006a7e:	2921      	cmp	r1, #33	; 0x21
 8006a80:	d105      	bne.n	8006a8e <HAL_UART_DMAPause+0x26>
 8006a82:	0611      	lsls	r1, r2, #24
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006a84:	bf42      	ittt	mi
 8006a86:	695a      	ldrmi	r2, [r3, #20]
 8006a88:	f022 0280 	bicmi.w	r2, r2, #128	; 0x80
 8006a8c:	615a      	strmi	r2, [r3, #20]
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006a8e:	695a      	ldr	r2, [r3, #20]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006a90:	f890 103a 	ldrb.w	r1, [r0, #58]	; 0x3a
 8006a94:	2922      	cmp	r1, #34	; 0x22
 8006a96:	d10d      	bne.n	8006ab4 <HAL_UART_DMAPause+0x4c>
 8006a98:	0652      	lsls	r2, r2, #25
 8006a9a:	d50b      	bpl.n	8006ab4 <HAL_UART_DMAPause+0x4c>
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006a9c:	68da      	ldr	r2, [r3, #12]
 8006a9e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006aa2:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006aa4:	695a      	ldr	r2, [r3, #20]
 8006aa6:	f022 0201 	bic.w	r2, r2, #1
 8006aaa:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006aac:	695a      	ldr	r2, [r3, #20]
 8006aae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ab2:	615a      	str	r2, [r3, #20]
  __HAL_UNLOCK(huart);
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  return HAL_OK; 
 8006aba:	4618      	mov	r0, r3
 8006abc:	4770      	bx	lr
  __HAL_LOCK(huart);
 8006abe:	2002      	movs	r0, #2
}
 8006ac0:	4770      	bx	lr

08006ac2 <HAL_UART_DMAResume>:
  __HAL_LOCK(huart);
 8006ac2:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8006ac6:	2b01      	cmp	r3, #1
{
 8006ac8:	b082      	sub	sp, #8
  __HAL_LOCK(huart);
 8006aca:	d029      	beq.n	8006b20 <HAL_UART_DMAResume+0x5e>
 8006acc:	2301      	movs	r3, #1
 8006ace:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8006ad2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8006ad6:	2b21      	cmp	r3, #33	; 0x21
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006ad8:	bf01      	itttt	eq
 8006ada:	6802      	ldreq	r2, [r0, #0]
 8006adc:	6953      	ldreq	r3, [r2, #20]
 8006ade:	f043 0380 	orreq.w	r3, r3, #128	; 0x80
 8006ae2:	6153      	streq	r3, [r2, #20]
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006ae4:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8006ae8:	2b22      	cmp	r3, #34	; 0x22
 8006aea:	d113      	bne.n	8006b14 <HAL_UART_DMAResume+0x52>
    __HAL_UART_CLEAR_OREFLAG(huart);
 8006aec:	2300      	movs	r3, #0
 8006aee:	9301      	str	r3, [sp, #4]
 8006af0:	6803      	ldr	r3, [r0, #0]
 8006af2:	681a      	ldr	r2, [r3, #0]
 8006af4:	9201      	str	r2, [sp, #4]
 8006af6:	685a      	ldr	r2, [r3, #4]
 8006af8:	9201      	str	r2, [sp, #4]
 8006afa:	9a01      	ldr	r2, [sp, #4]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006afc:	68da      	ldr	r2, [r3, #12]
 8006afe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006b02:	60da      	str	r2, [r3, #12]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b04:	695a      	ldr	r2, [r3, #20]
 8006b06:	f042 0201 	orr.w	r2, r2, #1
 8006b0a:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b0c:	695a      	ldr	r2, [r3, #20]
 8006b0e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006b12:	615a      	str	r2, [r3, #20]
  __HAL_UNLOCK(huart);
 8006b14:	2300      	movs	r3, #0
 8006b16:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  return HAL_OK;
 8006b1a:	4618      	mov	r0, r3
}
 8006b1c:	b002      	add	sp, #8
 8006b1e:	4770      	bx	lr
  __HAL_LOCK(huart);
 8006b20:	2002      	movs	r0, #2
 8006b22:	e7fb      	b.n	8006b1c <HAL_UART_DMAResume+0x5a>

08006b24 <HAL_UART_DMAStop>:
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006b24:	6803      	ldr	r3, [r0, #0]
 8006b26:	695a      	ldr	r2, [r3, #20]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006b28:	f890 1039 	ldrb.w	r1, [r0, #57]	; 0x39
 8006b2c:	2921      	cmp	r1, #33	; 0x21
{
 8006b2e:	b510      	push	{r4, lr}
 8006b30:	4604      	mov	r4, r0
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006b32:	d111      	bne.n	8006b58 <HAL_UART_DMAStop+0x34>
 8006b34:	0611      	lsls	r1, r2, #24
 8006b36:	d50f      	bpl.n	8006b58 <HAL_UART_DMAStop+0x34>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006b38:	695a      	ldr	r2, [r3, #20]
    if(huart->hdmatx != NULL)
 8006b3a:	6b00      	ldr	r0, [r0, #48]	; 0x30
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006b3c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006b40:	615a      	str	r2, [r3, #20]
    if(huart->hdmatx != NULL)
 8006b42:	b108      	cbz	r0, 8006b48 <HAL_UART_DMAStop+0x24>
      HAL_DMA_Abort(huart->hdmatx);
 8006b44:	f7fa fea4 	bl	8001890 <HAL_DMA_Abort>
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006b48:	6822      	ldr	r2, [r4, #0]
 8006b4a:	68d3      	ldr	r3, [r2, #12]
 8006b4c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006b50:	60d3      	str	r3, [r2, #12]
  huart->gState = HAL_UART_STATE_READY;
 8006b52:	2320      	movs	r3, #32
 8006b54:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006b58:	6823      	ldr	r3, [r4, #0]
 8006b5a:	695a      	ldr	r2, [r3, #20]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006b5c:	f894 103a 	ldrb.w	r1, [r4, #58]	; 0x3a
 8006b60:	2922      	cmp	r1, #34	; 0x22
 8006b62:	d10c      	bne.n	8006b7e <HAL_UART_DMAStop+0x5a>
 8006b64:	0652      	lsls	r2, r2, #25
 8006b66:	d50a      	bpl.n	8006b7e <HAL_UART_DMAStop+0x5a>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b68:	695a      	ldr	r2, [r3, #20]
    if(huart->hdmarx != NULL)
 8006b6a:	6b60      	ldr	r0, [r4, #52]	; 0x34
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006b70:	615a      	str	r2, [r3, #20]
    if(huart->hdmarx != NULL)
 8006b72:	b108      	cbz	r0, 8006b78 <HAL_UART_DMAStop+0x54>
      HAL_DMA_Abort(huart->hdmarx);
 8006b74:	f7fa fe8c 	bl	8001890 <HAL_DMA_Abort>
    UART_EndRxTransfer(huart);
 8006b78:	4620      	mov	r0, r4
 8006b7a:	f7ff fbb7 	bl	80062ec <UART_EndRxTransfer>
}
 8006b7e:	2000      	movs	r0, #0
 8006b80:	bd10      	pop	{r4, pc}

08006b82 <HAL_UART_Abort>:
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8006b82:	6803      	ldr	r3, [r0, #0]
 8006b84:	68da      	ldr	r2, [r3, #12]
 8006b86:	f422 72f0 	bic.w	r2, r2, #480	; 0x1e0
{
 8006b8a:	b510      	push	{r4, lr}
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8006b8c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b8e:	695a      	ldr	r2, [r3, #20]
 8006b90:	f022 0201 	bic.w	r2, r2, #1
 8006b94:	615a      	str	r2, [r3, #20]
  if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8006b96:	695a      	ldr	r2, [r3, #20]
 8006b98:	0611      	lsls	r1, r2, #24
{
 8006b9a:	4604      	mov	r4, r0
  if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8006b9c:	d509      	bpl.n	8006bb2 <HAL_UART_Abort+0x30>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006b9e:	695a      	ldr	r2, [r3, #20]
    if(huart->hdmatx != NULL)
 8006ba0:	6b00      	ldr	r0, [r0, #48]	; 0x30
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006ba2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006ba6:	615a      	str	r2, [r3, #20]
    if(huart->hdmatx != NULL)
 8006ba8:	b118      	cbz	r0, 8006bb2 <HAL_UART_Abort+0x30>
      huart->hdmatx->XferAbortCallback = NULL;
 8006baa:	2300      	movs	r3, #0
 8006bac:	6503      	str	r3, [r0, #80]	; 0x50
      HAL_DMA_Abort(huart->hdmatx);
 8006bae:	f7fa fe6f 	bl	8001890 <HAL_DMA_Abort>
  if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bb2:	6823      	ldr	r3, [r4, #0]
 8006bb4:	695a      	ldr	r2, [r3, #20]
 8006bb6:	0652      	lsls	r2, r2, #25
 8006bb8:	d509      	bpl.n	8006bce <HAL_UART_Abort+0x4c>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006bba:	695a      	ldr	r2, [r3, #20]
    if(huart->hdmarx != NULL)
 8006bbc:	6b60      	ldr	r0, [r4, #52]	; 0x34
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006bbe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006bc2:	615a      	str	r2, [r3, #20]
    if(huart->hdmarx != NULL)
 8006bc4:	b118      	cbz	r0, 8006bce <HAL_UART_Abort+0x4c>
      huart->hdmarx->XferAbortCallback = NULL;
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	6503      	str	r3, [r0, #80]	; 0x50
      HAL_DMA_Abort(huart->hdmarx);
 8006bca:	f7fa fe61 	bl	8001890 <HAL_DMA_Abort>
  huart->TxXferCount = 0x00U;
 8006bce:	2000      	movs	r0, #0
  huart->RxState = HAL_UART_STATE_READY;
 8006bd0:	2320      	movs	r3, #32
  huart->TxXferCount = 0x00U;
 8006bd2:	84e0      	strh	r0, [r4, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 8006bd4:	85e0      	strh	r0, [r4, #46]	; 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bd6:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->RxState = HAL_UART_STATE_READY;
 8006bd8:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  huart->gState = HAL_UART_STATE_READY;
 8006bdc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
}
 8006be0:	bd10      	pop	{r4, pc}

08006be2 <HAL_UART_AbortTransmit>:
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006be2:	6803      	ldr	r3, [r0, #0]
 8006be4:	68da      	ldr	r2, [r3, #12]
 8006be6:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
{
 8006bea:	b510      	push	{r4, lr}
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006bec:	60da      	str	r2, [r3, #12]
  if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8006bee:	695a      	ldr	r2, [r3, #20]
 8006bf0:	0612      	lsls	r2, r2, #24
{
 8006bf2:	4604      	mov	r4, r0
  if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8006bf4:	d509      	bpl.n	8006c0a <HAL_UART_AbortTransmit+0x28>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006bf6:	695a      	ldr	r2, [r3, #20]
    if(huart->hdmatx != NULL)
 8006bf8:	6b00      	ldr	r0, [r0, #48]	; 0x30
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006bfa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006bfe:	615a      	str	r2, [r3, #20]
    if(huart->hdmatx != NULL)
 8006c00:	b118      	cbz	r0, 8006c0a <HAL_UART_AbortTransmit+0x28>
      huart->hdmatx->XferAbortCallback = NULL;
 8006c02:	2300      	movs	r3, #0
 8006c04:	6503      	str	r3, [r0, #80]	; 0x50
      HAL_DMA_Abort(huart->hdmatx);
 8006c06:	f7fa fe43 	bl	8001890 <HAL_DMA_Abort>
  huart->TxXferCount = 0x00U;
 8006c0a:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8006c0c:	2320      	movs	r3, #32
  huart->TxXferCount = 0x00U;
 8006c0e:	84e0      	strh	r0, [r4, #38]	; 0x26
  huart->gState = HAL_UART_STATE_READY;
 8006c10:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
}
 8006c14:	bd10      	pop	{r4, pc}

08006c16 <HAL_UART_AbortReceive>:
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c16:	6803      	ldr	r3, [r0, #0]
 8006c18:	68da      	ldr	r2, [r3, #12]
 8006c1a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
{
 8006c1e:	b510      	push	{r4, lr}
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c20:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c22:	695a      	ldr	r2, [r3, #20]
 8006c24:	f022 0201 	bic.w	r2, r2, #1
 8006c28:	615a      	str	r2, [r3, #20]
  if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c2a:	695a      	ldr	r2, [r3, #20]
 8006c2c:	0652      	lsls	r2, r2, #25
{
 8006c2e:	4604      	mov	r4, r0
  if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c30:	d509      	bpl.n	8006c46 <HAL_UART_AbortReceive+0x30>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c32:	695a      	ldr	r2, [r3, #20]
    if(huart->hdmarx != NULL)
 8006c34:	6b40      	ldr	r0, [r0, #52]	; 0x34
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c36:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c3a:	615a      	str	r2, [r3, #20]
    if(huart->hdmarx != NULL)
 8006c3c:	b118      	cbz	r0, 8006c46 <HAL_UART_AbortReceive+0x30>
      huart->hdmarx->XferAbortCallback = NULL;
 8006c3e:	2300      	movs	r3, #0
 8006c40:	6503      	str	r3, [r0, #80]	; 0x50
      HAL_DMA_Abort(huart->hdmarx);
 8006c42:	f7fa fe25 	bl	8001890 <HAL_DMA_Abort>
  huart->RxXferCount = 0x00U;
 8006c46:	2000      	movs	r0, #0
  huart->RxState = HAL_UART_STATE_READY;
 8006c48:	2320      	movs	r3, #32
  huart->RxXferCount = 0x00U;
 8006c4a:	85e0      	strh	r0, [r4, #46]	; 0x2e
  huart->RxState = HAL_UART_STATE_READY;
 8006c4c:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 8006c50:	bd10      	pop	{r4, pc}

08006c52 <HAL_UART_TxCpltCallback>:
 8006c52:	4770      	bx	lr

08006c54 <UART_DMATransmitCplt>:
{
 8006c54:	b508      	push	{r3, lr}
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006c56:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006c58:	6b82      	ldr	r2, [r0, #56]	; 0x38
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8006c60:	d10a      	bne.n	8006c78 <UART_DMATransmitCplt+0x24>
    huart->TxXferCount = 0U;
 8006c62:	84d3      	strh	r3, [r2, #38]	; 0x26
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006c64:	6813      	ldr	r3, [r2, #0]
 8006c66:	695a      	ldr	r2, [r3, #20]
 8006c68:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006c6c:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006c6e:	68da      	ldr	r2, [r3, #12]
 8006c70:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006c74:	60da      	str	r2, [r3, #12]
 8006c76:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8006c78:	4610      	mov	r0, r2
 8006c7a:	f7ff ffea 	bl	8006c52 <HAL_UART_TxCpltCallback>
 8006c7e:	bd08      	pop	{r3, pc}

08006c80 <HAL_UART_TxHalfCpltCallback>:
 8006c80:	4770      	bx	lr

08006c82 <UART_DMATxHalfCplt>:
{
 8006c82:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 8006c84:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8006c86:	f7ff fffb 	bl	8006c80 <HAL_UART_TxHalfCpltCallback>
 8006c8a:	bd08      	pop	{r3, pc}

08006c8c <HAL_UART_RxCpltCallback>:
 8006c8c:	4770      	bx	lr

08006c8e <UART_DMAReceiveCplt>:
{
 8006c8e:	b508      	push	{r3, lr}
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006c90:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006c92:	6b82      	ldr	r2, [r0, #56]	; 0x38
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8006c9a:	d110      	bne.n	8006cbe <UART_DMAReceiveCplt+0x30>
    huart->RxXferCount = 0U;
 8006c9c:	85d3      	strh	r3, [r2, #46]	; 0x2e
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006c9e:	6813      	ldr	r3, [r2, #0]
 8006ca0:	68d9      	ldr	r1, [r3, #12]
 8006ca2:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8006ca6:	60d9      	str	r1, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ca8:	6959      	ldr	r1, [r3, #20]
 8006caa:	f021 0101 	bic.w	r1, r1, #1
 8006cae:	6159      	str	r1, [r3, #20]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006cb0:	6959      	ldr	r1, [r3, #20]
 8006cb2:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8006cb6:	6159      	str	r1, [r3, #20]
    huart->RxState = HAL_UART_STATE_READY;
 8006cb8:	2320      	movs	r3, #32
 8006cba:	f882 303a 	strb.w	r3, [r2, #58]	; 0x3a
  HAL_UART_RxCpltCallback(huart);
 8006cbe:	4610      	mov	r0, r2
 8006cc0:	f7ff ffe4 	bl	8006c8c <HAL_UART_RxCpltCallback>
 8006cc4:	bd08      	pop	{r3, pc}

08006cc6 <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8006cc6:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8006cca:	2b22      	cmp	r3, #34	; 0x22
{
 8006ccc:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8006cce:	d132      	bne.n	8006d36 <UART_Receive_IT+0x70>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006cd0:	6883      	ldr	r3, [r0, #8]
 8006cd2:	6901      	ldr	r1, [r0, #16]
 8006cd4:	6802      	ldr	r2, [r0, #0]
 8006cd6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006cda:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8006cdc:	d11f      	bne.n	8006d1e <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006cde:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8006ce0:	b9c9      	cbnz	r1, 8006d16 <UART_Receive_IT+0x50>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006ce2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006ce6:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8006cea:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 8006cec:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8006cee:	3c01      	subs	r4, #1
 8006cf0:	b2a4      	uxth	r4, r4
 8006cf2:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8006cf4:	b96c      	cbnz	r4, 8006d12 <UART_Receive_IT+0x4c>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006cf6:	6803      	ldr	r3, [r0, #0]
 8006cf8:	68da      	ldr	r2, [r3, #12]
 8006cfa:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006cfe:	60da      	str	r2, [r3, #12]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d00:	695a      	ldr	r2, [r3, #20]
 8006d02:	f022 0201 	bic.w	r2, r2, #1
 8006d06:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8006d08:	2320      	movs	r3, #32
 8006d0a:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8006d0e:	f7ff ffbd 	bl	8006c8c <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 8006d12:	2000      	movs	r0, #0
}
 8006d14:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8006d16:	b2d2      	uxtb	r2, r2
 8006d18:	f823 2b01 	strh.w	r2, [r3], #1
 8006d1c:	e7e5      	b.n	8006cea <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 8006d1e:	b921      	cbnz	r1, 8006d2a <UART_Receive_IT+0x64>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006d20:	1c59      	adds	r1, r3, #1
 8006d22:	6852      	ldr	r2, [r2, #4]
 8006d24:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006d26:	701a      	strb	r2, [r3, #0]
 8006d28:	e7e0      	b.n	8006cec <UART_Receive_IT+0x26>
 8006d2a:	6852      	ldr	r2, [r2, #4]
 8006d2c:	1c59      	adds	r1, r3, #1
 8006d2e:	6281      	str	r1, [r0, #40]	; 0x28
 8006d30:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006d34:	e7f7      	b.n	8006d26 <UART_Receive_IT+0x60>
    return HAL_BUSY;
 8006d36:	2002      	movs	r0, #2
 8006d38:	bd10      	pop	{r4, pc}

08006d3a <HAL_UART_RxHalfCpltCallback>:
 8006d3a:	4770      	bx	lr

08006d3c <UART_DMARxHalfCplt>:
{
 8006d3c:	b508      	push	{r3, lr}
  HAL_UART_RxHalfCpltCallback(huart); 
 8006d3e:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8006d40:	f7ff fffb 	bl	8006d3a <HAL_UART_RxHalfCpltCallback>
 8006d44:	bd08      	pop	{r3, pc}

08006d46 <HAL_UART_ErrorCallback>:
 8006d46:	4770      	bx	lr

08006d48 <UART_DMAError>:
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006d48:	6b81      	ldr	r1, [r0, #56]	; 0x38
{
 8006d4a:	b508      	push	{r3, lr}
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006d4c:	680b      	ldr	r3, [r1, #0]
 8006d4e:	695a      	ldr	r2, [r3, #20]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006d50:	f891 0039 	ldrb.w	r0, [r1, #57]	; 0x39
 8006d54:	2821      	cmp	r0, #33	; 0x21
 8006d56:	d10a      	bne.n	8006d6e <UART_DMAError+0x26>
 8006d58:	0612      	lsls	r2, r2, #24
 8006d5a:	d508      	bpl.n	8006d6e <UART_DMAError+0x26>
    huart->TxXferCount = 0U;
 8006d5c:	2200      	movs	r2, #0
 8006d5e:	84ca      	strh	r2, [r1, #38]	; 0x26
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006d60:	68da      	ldr	r2, [r3, #12]
 8006d62:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8006d66:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8006d68:	2220      	movs	r2, #32
 8006d6a:	f881 2039 	strb.w	r2, [r1, #57]	; 0x39
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 8006d6e:	695b      	ldr	r3, [r3, #20]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006d70:	f891 203a 	ldrb.w	r2, [r1, #58]	; 0x3a
 8006d74:	2a22      	cmp	r2, #34	; 0x22
 8006d76:	d106      	bne.n	8006d86 <UART_DMAError+0x3e>
 8006d78:	065b      	lsls	r3, r3, #25
 8006d7a:	d504      	bpl.n	8006d86 <UART_DMAError+0x3e>
    huart->RxXferCount = 0U;
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	85cb      	strh	r3, [r1, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006d80:	4608      	mov	r0, r1
 8006d82:	f7ff fab3 	bl	80062ec <UART_EndRxTransfer>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006d86:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8006d88:	f043 0310 	orr.w	r3, r3, #16
 8006d8c:	63cb      	str	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8006d8e:	4608      	mov	r0, r1
 8006d90:	f7ff ffd9 	bl	8006d46 <HAL_UART_ErrorCallback>
 8006d94:	bd08      	pop	{r3, pc}

08006d96 <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006d96:	6803      	ldr	r3, [r0, #0]
 8006d98:	681a      	ldr	r2, [r3, #0]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006d9a:	68d9      	ldr	r1, [r3, #12]
{
 8006d9c:	b570      	push	{r4, r5, r6, lr}
  if(errorflags == RESET)
 8006d9e:	0716      	lsls	r6, r2, #28
{
 8006da0:	4604      	mov	r4, r0
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006da2:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 8006da4:	d106      	bne.n	8006db4 <HAL_UART_IRQHandler+0x1e>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006da6:	0696      	lsls	r6, r2, #26
 8006da8:	d559      	bpl.n	8006e5e <HAL_UART_IRQHandler+0xc8>
 8006daa:	068d      	lsls	r5, r1, #26
 8006dac:	d557      	bpl.n	8006e5e <HAL_UART_IRQHandler+0xc8>
}
 8006dae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8006db2:	e788      	b.n	8006cc6 <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006db4:	f015 0501 	ands.w	r5, r5, #1
 8006db8:	d102      	bne.n	8006dc0 <HAL_UART_IRQHandler+0x2a>
 8006dba:	f411 7f90 	tst.w	r1, #288	; 0x120
 8006dbe:	d04e      	beq.n	8006e5e <HAL_UART_IRQHandler+0xc8>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006dc0:	07d3      	lsls	r3, r2, #31
 8006dc2:	d505      	bpl.n	8006dd0 <HAL_UART_IRQHandler+0x3a>
 8006dc4:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006dc6:	bf42      	ittt	mi
 8006dc8:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8006dca:	f043 0301 	orrmi.w	r3, r3, #1
 8006dce:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006dd0:	0750      	lsls	r0, r2, #29
 8006dd2:	d504      	bpl.n	8006dde <HAL_UART_IRQHandler+0x48>
 8006dd4:	b11d      	cbz	r5, 8006dde <HAL_UART_IRQHandler+0x48>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006dd6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006dd8:	f043 0302 	orr.w	r3, r3, #2
 8006ddc:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006dde:	0793      	lsls	r3, r2, #30
 8006de0:	d504      	bpl.n	8006dec <HAL_UART_IRQHandler+0x56>
 8006de2:	b11d      	cbz	r5, 8006dec <HAL_UART_IRQHandler+0x56>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006de4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006de6:	f043 0304 	orr.w	r3, r3, #4
 8006dea:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006dec:	0716      	lsls	r6, r2, #28
 8006dee:	d504      	bpl.n	8006dfa <HAL_UART_IRQHandler+0x64>
 8006df0:	b11d      	cbz	r5, 8006dfa <HAL_UART_IRQHandler+0x64>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006df2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006df4:	f043 0308 	orr.w	r3, r3, #8
 8006df8:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006dfa:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d066      	beq.n	8006ece <HAL_UART_IRQHandler+0x138>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006e00:	0695      	lsls	r5, r2, #26
 8006e02:	d504      	bpl.n	8006e0e <HAL_UART_IRQHandler+0x78>
 8006e04:	0688      	lsls	r0, r1, #26
 8006e06:	d502      	bpl.n	8006e0e <HAL_UART_IRQHandler+0x78>
        UART_Receive_IT(huart);
 8006e08:	4620      	mov	r0, r4
 8006e0a:	f7ff ff5c 	bl	8006cc6 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006e0e:	6823      	ldr	r3, [r4, #0]
 8006e10:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006e12:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8006e14:	0711      	lsls	r1, r2, #28
        UART_EndRxTransfer(huart);
 8006e16:	4620      	mov	r0, r4
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006e18:	d402      	bmi.n	8006e20 <HAL_UART_IRQHandler+0x8a>
 8006e1a:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8006e1e:	d01a      	beq.n	8006e56 <HAL_UART_IRQHandler+0xc0>
        UART_EndRxTransfer(huart);
 8006e20:	f7ff fa64 	bl	80062ec <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e24:	6823      	ldr	r3, [r4, #0]
 8006e26:	695a      	ldr	r2, [r3, #20]
 8006e28:	0652      	lsls	r2, r2, #25
 8006e2a:	d510      	bpl.n	8006e4e <HAL_UART_IRQHandler+0xb8>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e2c:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8006e2e:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e30:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006e34:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8006e36:	b150      	cbz	r0, 8006e4e <HAL_UART_IRQHandler+0xb8>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006e38:	4b25      	ldr	r3, [pc, #148]	; (8006ed0 <HAL_UART_IRQHandler+0x13a>)
 8006e3a:	6503      	str	r3, [r0, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006e3c:	f7fa fd6b 	bl	8001916 <HAL_DMA_Abort_IT>
 8006e40:	2800      	cmp	r0, #0
 8006e42:	d044      	beq.n	8006ece <HAL_UART_IRQHandler+0x138>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006e44:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8006e46:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006e4a:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8006e4c:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8006e4e:	4620      	mov	r0, r4
 8006e50:	f7ff ff79 	bl	8006d46 <HAL_UART_ErrorCallback>
 8006e54:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8006e56:	f7ff ff76 	bl	8006d46 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e5a:	63e5      	str	r5, [r4, #60]	; 0x3c
 8006e5c:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006e5e:	0616      	lsls	r6, r2, #24
 8006e60:	d527      	bpl.n	8006eb2 <HAL_UART_IRQHandler+0x11c>
 8006e62:	060d      	lsls	r5, r1, #24
 8006e64:	d525      	bpl.n	8006eb2 <HAL_UART_IRQHandler+0x11c>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8006e66:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8006e6a:	2a21      	cmp	r2, #33	; 0x21
 8006e6c:	d12f      	bne.n	8006ece <HAL_UART_IRQHandler+0x138>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006e6e:	68a2      	ldr	r2, [r4, #8]
 8006e70:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8006e74:	6a22      	ldr	r2, [r4, #32]
 8006e76:	d117      	bne.n	8006ea8 <HAL_UART_IRQHandler+0x112>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006e78:	8811      	ldrh	r1, [r2, #0]
 8006e7a:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8006e7e:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8006e80:	6921      	ldr	r1, [r4, #16]
 8006e82:	b979      	cbnz	r1, 8006ea4 <HAL_UART_IRQHandler+0x10e>
        huart->pTxBuffPtr += 2U;
 8006e84:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 8006e86:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 8006e88:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8006e8a:	3a01      	subs	r2, #1
 8006e8c:	b292      	uxth	r2, r2
 8006e8e:	84e2      	strh	r2, [r4, #38]	; 0x26
 8006e90:	b9ea      	cbnz	r2, 8006ece <HAL_UART_IRQHandler+0x138>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8006e92:	68da      	ldr	r2, [r3, #12]
 8006e94:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006e98:	60da      	str	r2, [r3, #12]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006e9a:	68da      	ldr	r2, [r3, #12]
 8006e9c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006ea0:	60da      	str	r2, [r3, #12]
 8006ea2:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 8006ea4:	3201      	adds	r2, #1
 8006ea6:	e7ee      	b.n	8006e86 <HAL_UART_IRQHandler+0xf0>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006ea8:	1c51      	adds	r1, r2, #1
 8006eaa:	6221      	str	r1, [r4, #32]
 8006eac:	7812      	ldrb	r2, [r2, #0]
 8006eae:	605a      	str	r2, [r3, #4]
 8006eb0:	e7ea      	b.n	8006e88 <HAL_UART_IRQHandler+0xf2>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006eb2:	0650      	lsls	r0, r2, #25
 8006eb4:	d50b      	bpl.n	8006ece <HAL_UART_IRQHandler+0x138>
 8006eb6:	064a      	lsls	r2, r1, #25
 8006eb8:	d509      	bpl.n	8006ece <HAL_UART_IRQHandler+0x138>
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006eba:	68da      	ldr	r2, [r3, #12]
 8006ebc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ec0:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8006ec2:	2320      	movs	r3, #32
 8006ec4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8006ec8:	4620      	mov	r0, r4
 8006eca:	f7ff fec2 	bl	8006c52 <HAL_UART_TxCpltCallback>
 8006ece:	bd70      	pop	{r4, r5, r6, pc}
 8006ed0:	08006ed5 	.word	0x08006ed5

08006ed4 <UART_DMAAbortOnError>:
{
 8006ed4:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006ed6:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 8006ed8:	2300      	movs	r3, #0
 8006eda:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0U;
 8006edc:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8006ede:	f7ff ff32 	bl	8006d46 <HAL_UART_ErrorCallback>
 8006ee2:	bd08      	pop	{r3, pc}

08006ee4 <HAL_UART_AbortCpltCallback>:
 8006ee4:	4770      	bx	lr

08006ee6 <HAL_UART_Abort_IT>:
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8006ee6:	6803      	ldr	r3, [r0, #0]
 8006ee8:	68da      	ldr	r2, [r3, #12]
 8006eea:	f422 72f0 	bic.w	r2, r2, #480	; 0x1e0
{
 8006eee:	b510      	push	{r4, lr}
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8006ef0:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ef2:	695a      	ldr	r2, [r3, #20]
{
 8006ef4:	4604      	mov	r4, r0
  if(huart->hdmatx != NULL)
 8006ef6:	6b00      	ldr	r0, [r0, #48]	; 0x30
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ef8:	f022 0201 	bic.w	r2, r2, #1
 8006efc:	615a      	str	r2, [r3, #20]
  if(huart->hdmatx != NULL)
 8006efe:	b128      	cbz	r0, 8006f0c <HAL_UART_Abort_IT+0x26>
    if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8006f00:	695a      	ldr	r2, [r3, #20]
 8006f02:	f012 0280 	ands.w	r2, r2, #128	; 0x80
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 8006f06:	bf18      	it	ne
 8006f08:	4a1e      	ldrne	r2, [pc, #120]	; (8006f84 <HAL_UART_Abort_IT+0x9e>)
      huart->hdmatx->XferAbortCallback = NULL;
 8006f0a:	6502      	str	r2, [r0, #80]	; 0x50
  if(huart->hdmarx != NULL)
 8006f0c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006f0e:	b129      	cbz	r1, 8006f1c <HAL_UART_Abort_IT+0x36>
    if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f10:	695a      	ldr	r2, [r3, #20]
 8006f12:	f012 0240 	ands.w	r2, r2, #64	; 0x40
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 8006f16:	bf18      	it	ne
 8006f18:	4a1b      	ldrne	r2, [pc, #108]	; (8006f88 <HAL_UART_Abort_IT+0xa2>)
      huart->hdmarx->XferAbortCallback = NULL;
 8006f1a:	650a      	str	r2, [r1, #80]	; 0x50
  if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8006f1c:	695a      	ldr	r2, [r3, #20]
 8006f1e:	0612      	lsls	r2, r2, #24
 8006f20:	d41d      	bmi.n	8006f5e <HAL_UART_Abort_IT+0x78>
  uint32_t AbortCplt = 0x01U;
 8006f22:	2301      	movs	r3, #1
  if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f24:	6822      	ldr	r2, [r4, #0]
 8006f26:	6951      	ldr	r1, [r2, #20]
 8006f28:	0649      	lsls	r1, r1, #25
 8006f2a:	d527      	bpl.n	8006f7c <HAL_UART_Abort_IT+0x96>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f2c:	6951      	ldr	r1, [r2, #20]
    if(huart->hdmarx != NULL)
 8006f2e:	6b60      	ldr	r0, [r4, #52]	; 0x34
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f30:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8006f34:	6151      	str	r1, [r2, #20]
    if(huart->hdmarx != NULL)
 8006f36:	b308      	cbz	r0, 8006f7c <HAL_UART_Abort_IT+0x96>
      if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006f38:	f7fa fced 	bl	8001916 <HAL_DMA_Abort_IT>
 8006f3c:	b300      	cbz	r0, 8006f80 <HAL_UART_Abort_IT+0x9a>
        huart->hdmarx->XferAbortCallback = NULL;
 8006f3e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006f40:	2200      	movs	r2, #0
 8006f42:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferCount = 0x00U; 
 8006f44:	2300      	movs	r3, #0
 8006f46:	84e3      	strh	r3, [r4, #38]	; 0x26
    huart->RxXferCount = 0x00U;
 8006f48:	85e3      	strh	r3, [r4, #46]	; 0x2e
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f4a:	63e3      	str	r3, [r4, #60]	; 0x3c
    huart->gState  = HAL_UART_STATE_READY;
 8006f4c:	2320      	movs	r3, #32
 8006f4e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    HAL_UART_AbortCpltCallback(huart);
 8006f52:	4620      	mov	r0, r4
    huart->RxState = HAL_UART_STATE_READY;
 8006f54:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    HAL_UART_AbortCpltCallback(huart);
 8006f58:	f7ff ffc4 	bl	8006ee4 <HAL_UART_AbortCpltCallback>
 8006f5c:	e010      	b.n	8006f80 <HAL_UART_Abort_IT+0x9a>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006f5e:	695a      	ldr	r2, [r3, #20]
 8006f60:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006f64:	615a      	str	r2, [r3, #20]
    if(huart->hdmatx != NULL)
 8006f66:	2800      	cmp	r0, #0
 8006f68:	d0db      	beq.n	8006f22 <HAL_UART_Abort_IT+0x3c>
      if(HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 8006f6a:	f7fa fcd4 	bl	8001916 <HAL_DMA_Abort_IT>
 8006f6e:	b118      	cbz	r0, 8006f78 <HAL_UART_Abort_IT+0x92>
        huart->hdmatx->XferAbortCallback = NULL;
 8006f70:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006f72:	2200      	movs	r2, #0
 8006f74:	651a      	str	r2, [r3, #80]	; 0x50
 8006f76:	e7d4      	b.n	8006f22 <HAL_UART_Abort_IT+0x3c>
        AbortCplt = 0x00U;
 8006f78:	4603      	mov	r3, r0
 8006f7a:	e7d3      	b.n	8006f24 <HAL_UART_Abort_IT+0x3e>
  if(AbortCplt == 0x01U)
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d1e1      	bne.n	8006f44 <HAL_UART_Abort_IT+0x5e>
}
 8006f80:	2000      	movs	r0, #0
 8006f82:	bd10      	pop	{r4, pc}
 8006f84:	08006fb5 	.word	0x08006fb5
 8006f88:	08006f8d 	.word	0x08006f8d

08006f8c <UART_DMARxAbortCallback>:
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006f8c:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->hdmarx->XferAbortCallback = NULL;
 8006f8e:	6b42      	ldr	r2, [r0, #52]	; 0x34
{
 8006f90:	b508      	push	{r3, lr}
  huart->hdmarx->XferAbortCallback = NULL;
 8006f92:	2300      	movs	r3, #0
 8006f94:	6513      	str	r3, [r2, #80]	; 0x50
  if(huart->hdmatx != NULL)
 8006f96:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8006f98:	b10a      	cbz	r2, 8006f9e <UART_DMARxAbortCallback+0x12>
    if(huart->hdmatx->XferAbortCallback != NULL)
 8006f9a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006f9c:	b94a      	cbnz	r2, 8006fb2 <UART_DMARxAbortCallback+0x26>
  huart->TxXferCount = 0x00U;
 8006f9e:	84c3      	strh	r3, [r0, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 8006fa0:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006fa2:	63c3      	str	r3, [r0, #60]	; 0x3c
  huart->gState  = HAL_UART_STATE_READY;
 8006fa4:	2320      	movs	r3, #32
 8006fa6:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8006faa:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
  HAL_UART_AbortCpltCallback(huart);
 8006fae:	f7ff ff99 	bl	8006ee4 <HAL_UART_AbortCpltCallback>
 8006fb2:	bd08      	pop	{r3, pc}

08006fb4 <UART_DMATxAbortCallback>:
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006fb4:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->hdmatx->XferAbortCallback = NULL;
 8006fb6:	6b02      	ldr	r2, [r0, #48]	; 0x30
{
 8006fb8:	b508      	push	{r3, lr}
  huart->hdmatx->XferAbortCallback = NULL;
 8006fba:	2300      	movs	r3, #0
 8006fbc:	6513      	str	r3, [r2, #80]	; 0x50
  if(huart->hdmarx != NULL)
 8006fbe:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8006fc0:	b10a      	cbz	r2, 8006fc6 <UART_DMATxAbortCallback+0x12>
    if(huart->hdmarx->XferAbortCallback != NULL)
 8006fc2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006fc4:	b94a      	cbnz	r2, 8006fda <UART_DMATxAbortCallback+0x26>
  huart->TxXferCount = 0x00U;
 8006fc6:	84c3      	strh	r3, [r0, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 8006fc8:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006fca:	63c3      	str	r3, [r0, #60]	; 0x3c
  huart->gState  = HAL_UART_STATE_READY;
 8006fcc:	2320      	movs	r3, #32
 8006fce:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8006fd2:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
  HAL_UART_AbortCpltCallback(huart);
 8006fd6:	f7ff ff85 	bl	8006ee4 <HAL_UART_AbortCpltCallback>
 8006fda:	bd08      	pop	{r3, pc}

08006fdc <HAL_UART_AbortTransmitCpltCallback>:
 8006fdc:	4770      	bx	lr

08006fde <HAL_UART_AbortTransmit_IT>:
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006fde:	6803      	ldr	r3, [r0, #0]
 8006fe0:	68da      	ldr	r2, [r3, #12]
 8006fe2:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
{
 8006fe6:	b510      	push	{r4, lr}
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006fe8:	60da      	str	r2, [r3, #12]
  if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8006fea:	695a      	ldr	r2, [r3, #20]
 8006fec:	f012 0280 	ands.w	r2, r2, #128	; 0x80
{
 8006ff0:	4604      	mov	r4, r0
  if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8006ff2:	d017      	beq.n	8007024 <HAL_UART_AbortTransmit_IT+0x46>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006ff4:	695a      	ldr	r2, [r3, #20]
 8006ff6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006ffa:	615a      	str	r2, [r3, #20]
    if(huart->hdmatx != NULL)
 8006ffc:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8006ffe:	b153      	cbz	r3, 8007016 <HAL_UART_AbortTransmit_IT+0x38>
      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
 8007000:	4a09      	ldr	r2, [pc, #36]	; (8007028 <HAL_UART_AbortTransmit_IT+0x4a>)
 8007002:	651a      	str	r2, [r3, #80]	; 0x50
      if(HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 8007004:	4618      	mov	r0, r3
 8007006:	f7fa fc86 	bl	8001916 <HAL_DMA_Abort_IT>
 800700a:	b110      	cbz	r0, 8007012 <HAL_UART_AbortTransmit_IT+0x34>
        huart->hdmatx->XferAbortCallback(huart->hdmatx);
 800700c:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800700e:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8007010:	4798      	blx	r3
}
 8007012:	2000      	movs	r0, #0
 8007014:	bd10      	pop	{r4, pc}
      huart->TxXferCount = 0x00U;
 8007016:	84c3      	strh	r3, [r0, #38]	; 0x26
    huart->gState = HAL_UART_STATE_READY;
 8007018:	2320      	movs	r3, #32
 800701a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    HAL_UART_AbortTransmitCpltCallback(huart);
 800701e:	f7ff ffdd 	bl	8006fdc <HAL_UART_AbortTransmitCpltCallback>
 8007022:	e7f6      	b.n	8007012 <HAL_UART_AbortTransmit_IT+0x34>
    huart->TxXferCount = 0x00U;
 8007024:	84c2      	strh	r2, [r0, #38]	; 0x26
 8007026:	e7f7      	b.n	8007018 <HAL_UART_AbortTransmit_IT+0x3a>
 8007028:	0800702d 	.word	0x0800702d

0800702c <UART_DMATxOnlyAbortCallback>:
{
 800702c:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800702e:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->TxXferCount = 0x00U;
 8007030:	2300      	movs	r3, #0
 8007032:	84c3      	strh	r3, [r0, #38]	; 0x26
  huart->gState = HAL_UART_STATE_READY;
 8007034:	2320      	movs	r3, #32
 8007036:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  HAL_UART_AbortTransmitCpltCallback(huart);
 800703a:	f7ff ffcf 	bl	8006fdc <HAL_UART_AbortTransmitCpltCallback>
 800703e:	bd08      	pop	{r3, pc}

08007040 <HAL_UART_AbortReceiveCpltCallback>:
{
 8007040:	4770      	bx	lr

08007042 <HAL_UART_AbortReceive_IT>:
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007042:	6803      	ldr	r3, [r0, #0]
 8007044:	68da      	ldr	r2, [r3, #12]
 8007046:	f422 7290 	bic.w	r2, r2, #288	; 0x120
{
 800704a:	b510      	push	{r4, lr}
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800704c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800704e:	695a      	ldr	r2, [r3, #20]
 8007050:	f022 0201 	bic.w	r2, r2, #1
 8007054:	615a      	str	r2, [r3, #20]
  if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007056:	695a      	ldr	r2, [r3, #20]
 8007058:	f012 0240 	ands.w	r2, r2, #64	; 0x40
{
 800705c:	4604      	mov	r4, r0
  if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800705e:	d017      	beq.n	8007090 <HAL_UART_AbortReceive_IT+0x4e>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007060:	695a      	ldr	r2, [r3, #20]
 8007062:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007066:	615a      	str	r2, [r3, #20]
    if(huart->hdmarx != NULL)
 8007068:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800706a:	b153      	cbz	r3, 8007082 <HAL_UART_AbortReceive_IT+0x40>
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 800706c:	4a09      	ldr	r2, [pc, #36]	; (8007094 <HAL_UART_AbortReceive_IT+0x52>)
 800706e:	651a      	str	r2, [r3, #80]	; 0x50
      if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007070:	4618      	mov	r0, r3
 8007072:	f7fa fc50 	bl	8001916 <HAL_DMA_Abort_IT>
 8007076:	b110      	cbz	r0, 800707e <HAL_UART_AbortReceive_IT+0x3c>
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007078:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800707a:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800707c:	4798      	blx	r3
}
 800707e:	2000      	movs	r0, #0
 8007080:	bd10      	pop	{r4, pc}
      huart->RxXferCount = 0x00U; 
 8007082:	85c3      	strh	r3, [r0, #46]	; 0x2e
    huart->RxState = HAL_UART_STATE_READY;
 8007084:	2320      	movs	r3, #32
 8007086:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    HAL_UART_AbortReceiveCpltCallback(huart);
 800708a:	f7ff ffd9 	bl	8007040 <HAL_UART_AbortReceiveCpltCallback>
 800708e:	e7f6      	b.n	800707e <HAL_UART_AbortReceive_IT+0x3c>
    huart->RxXferCount = 0x00U; 
 8007090:	85c2      	strh	r2, [r0, #46]	; 0x2e
 8007092:	e7f7      	b.n	8007084 <HAL_UART_AbortReceive_IT+0x42>
 8007094:	08007099 	.word	0x08007099

08007098 <UART_DMARxOnlyAbortCallback>:
{
 8007098:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800709a:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 800709c:	2300      	movs	r3, #0
 800709e:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->RxState = HAL_UART_STATE_READY;
 80070a0:	2320      	movs	r3, #32
 80070a2:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
  HAL_UART_AbortReceiveCpltCallback(huart);
 80070a6:	f7ff ffcb 	bl	8007040 <HAL_UART_AbortReceiveCpltCallback>
 80070aa:	bd08      	pop	{r3, pc}

080070ac <HAL_LIN_SendBreak>:
  __HAL_LOCK(huart);
 80070ac:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80070b0:	2b01      	cmp	r3, #1
 80070b2:	d00f      	beq.n	80070d4 <HAL_LIN_SendBreak+0x28>
  SET_BIT(huart->Instance->CR1, USART_CR1_SBK);
 80070b4:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80070b6:	2324      	movs	r3, #36	; 0x24
 80070b8:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  SET_BIT(huart->Instance->CR1, USART_CR1_SBK);
 80070bc:	68d3      	ldr	r3, [r2, #12]
 80070be:	f043 0301 	orr.w	r3, r3, #1
 80070c2:	60d3      	str	r3, [r2, #12]
  huart->gState = HAL_UART_STATE_READY;
 80070c4:	2320      	movs	r3, #32
 80070c6:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UNLOCK(huart);
 80070ca:	2300      	movs	r3, #0
 80070cc:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  return HAL_OK; 
 80070d0:	4618      	mov	r0, r3
 80070d2:	4770      	bx	lr
  __HAL_LOCK(huart);
 80070d4:	2002      	movs	r0, #2
}
 80070d6:	4770      	bx	lr

080070d8 <HAL_MultiProcessor_EnterMuteMode>:
  __HAL_LOCK(huart);
 80070d8:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80070dc:	2b01      	cmp	r3, #1
 80070de:	d00f      	beq.n	8007100 <HAL_MultiProcessor_EnterMuteMode+0x28>
  SET_BIT(huart->Instance->CR1, USART_CR1_RWU);
 80070e0:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80070e2:	2324      	movs	r3, #36	; 0x24
 80070e4:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  SET_BIT(huart->Instance->CR1, USART_CR1_RWU);
 80070e8:	68d3      	ldr	r3, [r2, #12]
 80070ea:	f043 0302 	orr.w	r3, r3, #2
 80070ee:	60d3      	str	r3, [r2, #12]
  huart->gState = HAL_UART_STATE_READY;
 80070f0:	2320      	movs	r3, #32
 80070f2:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UNLOCK(huart);
 80070f6:	2300      	movs	r3, #0
 80070f8:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  return HAL_OK; 
 80070fc:	4618      	mov	r0, r3
 80070fe:	4770      	bx	lr
  __HAL_LOCK(huart);
 8007100:	2002      	movs	r0, #2
}
 8007102:	4770      	bx	lr

08007104 <HAL_MultiProcessor_ExitMuteMode>:
  __HAL_LOCK(huart);
 8007104:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8007108:	2b01      	cmp	r3, #1
 800710a:	d00f      	beq.n	800712c <HAL_MultiProcessor_ExitMuteMode+0x28>
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_RWU);
 800710c:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800710e:	2324      	movs	r3, #36	; 0x24
 8007110:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_RWU);
 8007114:	68d3      	ldr	r3, [r2, #12]
 8007116:	f023 0302 	bic.w	r3, r3, #2
 800711a:	60d3      	str	r3, [r2, #12]
  huart->gState = HAL_UART_STATE_READY;
 800711c:	2320      	movs	r3, #32
 800711e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UNLOCK(huart);
 8007122:	2300      	movs	r3, #0
 8007124:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  return HAL_OK; 
 8007128:	4618      	mov	r0, r3
 800712a:	4770      	bx	lr
  __HAL_LOCK(huart);
 800712c:	2002      	movs	r0, #2
}
 800712e:	4770      	bx	lr

08007130 <HAL_HalfDuplex_EnableTransmitter>:
  __HAL_LOCK(huart);
 8007130:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8007134:	2b01      	cmp	r3, #1
 8007136:	d011      	beq.n	800715c <HAL_HalfDuplex_EnableTransmitter+0x2c>
  tmpreg = huart->Instance->CR1;
 8007138:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800713a:	2324      	movs	r3, #36	; 0x24
 800713c:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  tmpreg = huart->Instance->CR1;
 8007140:	68d3      	ldr	r3, [r2, #12]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 8007142:	f023 030c 	bic.w	r3, r3, #12
  tmpreg |= (uint32_t)USART_CR1_TE;
 8007146:	f043 0308 	orr.w	r3, r3, #8
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800714a:	60d3      	str	r3, [r2, #12]
  huart->gState = HAL_UART_STATE_READY;
 800714c:	2320      	movs	r3, #32
 800714e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UNLOCK(huart);
 8007152:	2300      	movs	r3, #0
 8007154:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  return HAL_OK; 
 8007158:	4618      	mov	r0, r3
 800715a:	4770      	bx	lr
  __HAL_LOCK(huart);
 800715c:	2002      	movs	r0, #2
}
 800715e:	4770      	bx	lr

08007160 <HAL_HalfDuplex_EnableReceiver>:
  __HAL_LOCK(huart);
 8007160:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8007164:	2b01      	cmp	r3, #1
 8007166:	d011      	beq.n	800718c <HAL_HalfDuplex_EnableReceiver+0x2c>
  tmpreg = huart->Instance->CR1;
 8007168:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800716a:	2324      	movs	r3, #36	; 0x24
 800716c:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  tmpreg = huart->Instance->CR1;
 8007170:	68d3      	ldr	r3, [r2, #12]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 8007172:	f023 030c 	bic.w	r3, r3, #12
  tmpreg |= (uint32_t)USART_CR1_RE;
 8007176:	f043 0304 	orr.w	r3, r3, #4
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800717a:	60d3      	str	r3, [r2, #12]
  huart->gState = HAL_UART_STATE_READY;
 800717c:	2320      	movs	r3, #32
 800717e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UNLOCK(huart);
 8007182:	2300      	movs	r3, #0
 8007184:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  return HAL_OK; 
 8007188:	4618      	mov	r0, r3
 800718a:	4770      	bx	lr
  __HAL_LOCK(huart);
 800718c:	2002      	movs	r0, #2
}
 800718e:	4770      	bx	lr

08007190 <HAL_UART_GetState>:
  temp1 = huart->gState;
 8007190:	f890 2039 	ldrb.w	r2, [r0, #57]	; 0x39
  temp2 = huart->RxState;
 8007194:	f890 003a 	ldrb.w	r0, [r0, #58]	; 0x3a
}
 8007198:	4310      	orrs	r0, r2
 800719a:	4770      	bx	lr

0800719c <HAL_UART_GetError>:
  return huart->ErrorCode;
 800719c:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
}
 800719e:	4770      	bx	lr

080071a0 <battcheak>:
#include "define.h"
#include "wait_ms.h"

volatile char speakermode;

void battcheak(void){
 80071a0:	b510      	push	{r4, lr}



	HAL_ADC_Start(&hadc1);
 80071a2:	4837      	ldr	r0, [pc, #220]	; (8007280 <battcheak+0xe0>)
	HAL_ADC_PollForConversion(&hadc1, 50);
	battAD = HAL_ADC_GetValue(&hadc1);
 80071a4:	4c37      	ldr	r4, [pc, #220]	; (8007284 <battcheak+0xe4>)
	HAL_ADC_Start(&hadc1);
 80071a6:	f7f9 f9d6 	bl	8000556 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 50);
 80071aa:	2132      	movs	r1, #50	; 0x32
 80071ac:	4834      	ldr	r0, [pc, #208]	; (8007280 <battcheak+0xe0>)
 80071ae:	f7f9 fa51 	bl	8000654 <HAL_ADC_PollForConversion>
	battAD = HAL_ADC_GetValue(&hadc1);
 80071b2:	4833      	ldr	r0, [pc, #204]	; (8007280 <battcheak+0xe0>)
 80071b4:	f7f9 fc09 	bl	80009ca <HAL_ADC_GetValue>
 80071b8:	8020      	strh	r0, [r4, #0]
	HAL_ADC_Stop(&hadc1);
 80071ba:	4831      	ldr	r0, [pc, #196]	; (8007280 <battcheak+0xe0>)
 80071bc:	f7f9 fa2c 	bl	8000618 <HAL_ADC_Stop>
	batt = 3.3  * (float) battAD / 4095.0 * (100.0 + 50.0) / 50.0;
 80071c0:	8820      	ldrh	r0, [r4, #0]
 80071c2:	ee07 0a90 	vmov	s15, r0
 80071c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071ca:	ee17 0a90 	vmov	r0, s15
 80071ce:	f011 f96b 	bl	80184a8 <__aeabi_f2d>
 80071d2:	a325      	add	r3, pc, #148	; (adr r3, 8007268 <battcheak+0xc8>)
 80071d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071d8:	f011 f9ba 	bl	8018550 <__aeabi_dmul>
 80071dc:	a324      	add	r3, pc, #144	; (adr r3, 8007270 <battcheak+0xd0>)
 80071de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071e2:	f011 fadf 	bl	80187a4 <__aeabi_ddiv>
 80071e6:	a324      	add	r3, pc, #144	; (adr r3, 8007278 <battcheak+0xd8>)
 80071e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071ec:	f011 f9b0 	bl	8018550 <__aeabi_dmul>
 80071f0:	4b25      	ldr	r3, [pc, #148]	; (8007288 <battcheak+0xe8>)
 80071f2:	2200      	movs	r2, #0
 80071f4:	f011 fad6 	bl	80187a4 <__aeabi_ddiv>
 80071f8:	f011 fca2 	bl	8018b40 <__aeabi_d2f>
 80071fc:	ee07 0a90 	vmov	s15, r0
	if(batt <= 7.5){
 8007200:	eeb1 7a0e 	vmov.f32	s14, #30	; 0x40f00000  7.5
	batt = 3.3  * (float) battAD / 4095.0 * (100.0 + 50.0) / 50.0;
 8007204:	4b21      	ldr	r3, [pc, #132]	; (800728c <battcheak+0xec>)
	if(batt <= 7.5){
 8007206:	eef4 7ac7 	vcmpe.f32	s15, s14
 800720a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	batt = 3.3  * (float) battAD / 4095.0 * (100.0 + 50.0) / 50.0;
 800720e:	6018      	str	r0, [r3, #0]
	if(batt <= 7.5){
 8007210:	d827      	bhi.n	8007262 <battcheak+0xc2>
	HAL_TIM_Base_Stop_IT(&htim2);
 8007212:	481f      	ldr	r0, [pc, #124]	; (8007290 <battcheak+0xf0>)
	speakermode=0;
		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
		while(1){
		r_blue_on;
 8007214:	4c1f      	ldr	r4, [pc, #124]	; (8007294 <battcheak+0xf4>)
	HAL_TIM_Base_Stop_IT(&htim2);
 8007216:	f7fc ffb8 	bl	800418a <HAL_TIM_Base_Stop_IT>
	speakermode=0;
 800721a:	4b1f      	ldr	r3, [pc, #124]	; (8007298 <battcheak+0xf8>)
		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 800721c:	481c      	ldr	r0, [pc, #112]	; (8007290 <battcheak+0xf0>)
	speakermode=0;
 800721e:	2200      	movs	r2, #0
		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 8007220:	210c      	movs	r1, #12
	speakermode=0;
 8007222:	701a      	strb	r2, [r3, #0]
		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 8007224:	f7fe f9ee 	bl	8005604 <HAL_TIM_PWM_Stop>
		r_blue_on;
 8007228:	4620      	mov	r0, r4
 800722a:	2201      	movs	r2, #1
 800722c:	2102      	movs	r1, #2
 800722e:	f7fb f9cf 	bl	80025d0 <HAL_GPIO_WritePin>
		l_blue_on;
 8007232:	2201      	movs	r2, #1
 8007234:	2104      	movs	r1, #4
 8007236:	4620      	mov	r0, r4
 8007238:	f7fb f9ca 	bl	80025d0 <HAL_GPIO_WritePin>
		wait_ms(500);
 800723c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007240:	f010 fe82 	bl	8017f48 <wait_ms>
		r_blue_off;
 8007244:	4620      	mov	r0, r4
 8007246:	2200      	movs	r2, #0
 8007248:	2102      	movs	r1, #2
 800724a:	f7fb f9c1 	bl	80025d0 <HAL_GPIO_WritePin>
				l_blue_off;
 800724e:	4620      	mov	r0, r4
 8007250:	2200      	movs	r2, #0
 8007252:	2104      	movs	r1, #4
 8007254:	f7fb f9bc 	bl	80025d0 <HAL_GPIO_WritePin>
				wait_ms(500);
 8007258:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800725c:	f010 fe74 	bl	8017f48 <wait_ms>
 8007260:	e7e2      	b.n	8007228 <battcheak+0x88>
 8007262:	bd10      	pop	{r4, pc}
 8007264:	f3af 8000 	nop.w
 8007268:	66666666 	.word	0x66666666
 800726c:	400a6666 	.word	0x400a6666
 8007270:	00000000 	.word	0x00000000
 8007274:	40affe00 	.word	0x40affe00
 8007278:	00000000 	.word	0x00000000
 800727c:	4062c000 	.word	0x4062c000
 8007280:	20018278 	.word	0x20018278
 8007284:	20000254 	.word	0x20000254
 8007288:	40490000 	.word	0x40490000
 800728c:	20000250 	.word	0x20000250
 8007290:	20018504 	.word	0x20018504
 8007294:	40020400 	.word	0x40020400
 8007298:	2000322c 	.word	0x2000322c
 800729c:	00000000 	.word	0x00000000

080072a0 <calSoundCount>:
uint16_t pp = 0, time;
char countmode = 0;

uint16_t calSoundCount(float tarHz) {
	uint16_t tarCount;
	if (tarHz == 0) {
 80072a0:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80072a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
uint16_t calSoundCount(float tarHz) {
 80072a8:	b508      	push	{r3, lr}
	if (tarHz == 0) {
 80072aa:	d012      	beq.n	80072d2 <calSoundCount+0x32>
		tarCount = 0;
	} else {
		tarCount = (uint16_t) (1000000.0 / tarHz - 1.0);
 80072ac:	ee10 0a10 	vmov	r0, s0
 80072b0:	f011 f8fa 	bl	80184a8 <__aeabi_f2d>
 80072b4:	4602      	mov	r2, r0
 80072b6:	460b      	mov	r3, r1
 80072b8:	a108      	add	r1, pc, #32	; (adr r1, 80072dc <calSoundCount+0x3c>)
 80072ba:	e9d1 0100 	ldrd	r0, r1, [r1]
 80072be:	f011 fa71 	bl	80187a4 <__aeabi_ddiv>
 80072c2:	2200      	movs	r2, #0
 80072c4:	4b04      	ldr	r3, [pc, #16]	; (80072d8 <calSoundCount+0x38>)
 80072c6:	f010 ff8f 	bl	80181e8 <__aeabi_dsub>
 80072ca:	f011 fc19 	bl	8018b00 <__aeabi_d2uiz>
 80072ce:	b280      	uxth	r0, r0
 80072d0:	bd08      	pop	{r3, pc}
		tarCount = 0;
 80072d2:	2000      	movs	r0, #0
	}
	return tarCount;
}
 80072d4:	bd08      	pop	{r3, pc}
 80072d6:	bf00      	nop
 80072d8:	3ff00000 	.word	0x3ff00000
 80072dc:	00000000 	.word	0x00000000
 80072e0:	412e8480 	.word	0x412e8480

080072e4 <MakeMusicScale>:

void MakeMusicScale(char scale) {
 80072e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t cycleCount, j;
	float Hz;
	Hz = 1.0;
	for (j = 0; j < scale; j++) {
		Hz = Hz * 1.0595;
 80072e6:	a71e      	add	r7, pc, #120	; (adr r7, 8007360 <MakeMusicScale+0x7c>)
 80072e8:	e9d7 6700 	ldrd	r6, r7, [r7]
	for (j = 0; j < scale; j++) {
 80072ec:	2400      	movs	r4, #0
	Hz = 1.0;
 80072ee:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
	for (j = 0; j < scale; j++) {
 80072f2:	4605      	mov	r5, r0
 80072f4:	b2a3      	uxth	r3, r4
 80072f6:	429d      	cmp	r5, r3
 80072f8:	d81e      	bhi.n	8007338 <MakeMusicScale+0x54>
	}
	cycleCount = calSoundCount(440 * 0.6 * Hz);
 80072fa:	ed9f 0a17 	vldr	s0, [pc, #92]	; 8007358 <MakeMusicScale+0x74>
	__HAL_TIM_SET_AUTORELOAD(&htim2, cycleCount);
 80072fe:	4c17      	ldr	r4, [pc, #92]	; (800735c <MakeMusicScale+0x78>)
	cycleCount = calSoundCount(440 * 0.6 * Hz);
 8007300:	ee27 0a80 	vmul.f32	s0, s15, s0
 8007304:	f7ff ffcc 	bl	80072a0 <calSoundCount>
	__HAL_TIM_SET_AUTORELOAD(&htim2, cycleCount);
 8007308:	6823      	ldr	r3, [r4, #0]
 800730a:	60e0      	str	r0, [r4, #12]
 800730c:	62d8      	str	r0, [r3, #44]	; 0x2c

__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4,cycleCount/90);
 800730e:	225a      	movs	r2, #90	; 0x5a
 8007310:	fbb0 f0f2 	udiv	r0, r0, r2
		 															__HAL_TIM_SET_COUNTER(&htim2, 0);
 8007314:	2200      	movs	r2, #0
__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4,cycleCount/90);
 8007316:	b280      	uxth	r0, r0
 8007318:	6418      	str	r0, [r3, #64]	; 0x40
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 800731a:	210c      	movs	r1, #12
		 															__HAL_TIM_SET_COUNTER(&htim2, 0);
 800731c:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 800731e:	4620      	mov	r0, r4
 8007320:	f7fe f954 	bl	80055cc <HAL_TIM_PWM_Start>
	HAL_Delay(600);
 8007324:	f44f 7016 	mov.w	r0, #600	; 0x258
 8007328:	f7f8 ffd2 	bl	80002d0 <HAL_Delay>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 800732c:	4620      	mov	r0, r4
 800732e:	210c      	movs	r1, #12

}
 8007330:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 8007334:	f7fe b966 	b.w	8005604 <HAL_TIM_PWM_Stop>
		Hz = Hz * 1.0595;
 8007338:	ee17 0a90 	vmov	r0, s15
 800733c:	f011 f8b4 	bl	80184a8 <__aeabi_f2d>
 8007340:	4632      	mov	r2, r6
 8007342:	463b      	mov	r3, r7
 8007344:	f011 f904 	bl	8018550 <__aeabi_dmul>
 8007348:	f011 fbfa 	bl	8018b40 <__aeabi_d2f>
 800734c:	3401      	adds	r4, #1
 800734e:	ee07 0a90 	vmov	s15, r0
 8007352:	e7cf      	b.n	80072f4 <MakeMusicScale+0x10>
 8007354:	f3af 8000 	nop.w
 8007358:	43840000 	.word	0x43840000
 800735c:	20018504 	.word	0x20018504
 8007360:	45a1cac1 	.word	0x45a1cac1
 8007364:	3ff0f3b6 	.word	0x3ff0f3b6

08007368 <interupt_Sound>:

void interupt_Sound(uint16_t dataMaxNum, soundData *playData) {
 8007368:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}

	uint16_t cycleCount, cycleCount_f;

	if (countmode == 0) {
 800736c:	4c2c      	ldr	r4, [pc, #176]	; (8007420 <interupt_Sound+0xb8>)
 800736e:	4f2d      	ldr	r7, [pc, #180]	; (8007424 <interupt_Sound+0xbc>)
 8007370:	f894 9000 	ldrb.w	r9, [r4]
void interupt_Sound(uint16_t dataMaxNum, soundData *playData) {
 8007374:	4606      	mov	r6, r0
 8007376:	460d      	mov	r5, r1
	if (countmode == 0) {
 8007378:	f1b9 0f00 	cmp.w	r9, #0
 800737c:	d137      	bne.n	80073ee <interupt_Sound+0x86>
		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 800737e:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 8007430 <interupt_Sound+0xc8>
 8007382:	210c      	movs	r1, #12
 8007384:	4640      	mov	r0, r8
 8007386:	f7fe f93d 	bl	8005604 <HAL_TIM_PWM_Stop>
		cycleCount = calSoundCount(playData[pp].interval);
 800738a:	8863      	ldrh	r3, [r4, #2]
 800738c:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8007390:	ed95 0a00 	vldr	s0, [r5]
 8007394:	f7ff ff84 	bl	80072a0 <calSoundCount>
		cycleCount_f = (int) ((float) (cycleCount) / 80);
 8007398:	ee07 0a90 	vmov	s15, r0
 800739c:	eddf 6a22 	vldr	s13, [pc, #136]	; 8007428 <interupt_Sound+0xc0>
		__HAL_TIM_SET_AUTORELOAD(&htim2, cycleCount);
 80073a0:	f8d8 3000 	ldr.w	r3, [r8]
 80073a4:	f8c8 000c 	str.w	r0, [r8, #12]
		cycleCount_f = (int) ((float) (cycleCount) / 80);
 80073a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
		__HAL_TIM_SET_AUTORELOAD(&htim2, cycleCount);
 80073ac:	62d8      	str	r0, [r3, #44]	; 0x2c
		cycleCount_f = (int) ((float) (cycleCount) / 80);
 80073ae:	ee87 7aa6 	vdiv.f32	s14, s15, s13
__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4,cycleCount_f);
        										__HAL_TIM_SET_COUNTER(&htim2, 0);
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80073b2:	210c      	movs	r1, #12
 80073b4:	4640      	mov	r0, r8
		cycleCount_f = (int) ((float) (cycleCount) / 80);
 80073b6:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 80073ba:	edcd 7a01 	vstr	s15, [sp, #4]
__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4,cycleCount_f);
 80073be:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 80073c2:	641a      	str	r2, [r3, #64]	; 0x40
        										__HAL_TIM_SET_COUNTER(&htim2, 0);
 80073c4:	f8c3 9024 	str.w	r9, [r3, #36]	; 0x24
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80073c8:	f7fe f900 	bl	80055cc <HAL_TIM_PWM_Start>
		countmode = 1;
 80073cc:	2301      	movs	r3, #1
		yellow_count(pp);
 80073ce:	78a0      	ldrb	r0, [r4, #2]
		countmode = 1;
 80073d0:	7023      	strb	r3, [r4, #0]
		yellow_count(pp);
 80073d2:	f010 fe2f 	bl	8018034 <yellow_count>
		time = 0;
 80073d6:	f8a7 9000 	strh.w	r9, [r7]
		if (time >= playData[pp].waittime) {
			countmode = 0;
			pp++;
		}
	}
	if (pp >= dataMaxNum) {
 80073da:	8863      	ldrh	r3, [r4, #2]
 80073dc:	42b3      	cmp	r3, r6
		speakermode=0;
 80073de:	bf21      	itttt	cs
 80073e0:	4a12      	ldrcs	r2, [pc, #72]	; (800742c <interupt_Sound+0xc4>)
 80073e2:	2300      	movcs	r3, #0
 80073e4:	8013      	strhcs	r3, [r2, #0]
		pp = 0;
 80073e6:	8063      	strhcs	r3, [r4, #2]
	}
}
 80073e8:	b003      	add	sp, #12
 80073ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		if (time >= playData[pp].waittime / 2) {
 80073ee:	8862      	ldrh	r2, [r4, #2]
		time++;
 80073f0:	883b      	ldrh	r3, [r7, #0]
		if (time >= playData[pp].waittime / 2) {
 80073f2:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
		time++;
 80073f6:	3301      	adds	r3, #1
		if (time >= playData[pp].waittime / 2) {
 80073f8:	8892      	ldrh	r2, [r2, #4]
		time++;
 80073fa:	b29b      	uxth	r3, r3
		if (time >= playData[pp].waittime / 2) {
 80073fc:	ebb3 0f52 	cmp.w	r3, r2, lsr #1
		time++;
 8007400:	803b      	strh	r3, [r7, #0]
		if (time >= playData[pp].waittime / 2) {
 8007402:	d301      	bcc.n	8007408 <interupt_Sound+0xa0>
			yellow_off();
 8007404:	f010 fdae 	bl	8017f64 <yellow_off>
		if (time >= playData[pp].waittime) {
 8007408:	8863      	ldrh	r3, [r4, #2]
 800740a:	883a      	ldrh	r2, [r7, #0]
 800740c:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8007410:	88a9      	ldrh	r1, [r5, #4]
 8007412:	4291      	cmp	r1, r2
			countmode = 0;
 8007414:	bf9f      	itttt	ls
 8007416:	2200      	movls	r2, #0
			pp++;
 8007418:	3301      	addls	r3, #1
			countmode = 0;
 800741a:	7022      	strbls	r2, [r4, #0]
			pp++;
 800741c:	8063      	strhls	r3, [r4, #2]
 800741e:	e7dc      	b.n	80073da <interupt_Sound+0x72>
 8007420:	200001fc 	.word	0x200001fc
 8007424:	20003200 	.word	0x20003200
 8007428:	42a00000 	.word	0x42a00000
 800742c:	2000322c 	.word	0x2000322c
 8007430:	20018504 	.word	0x20018504

08007434 <interupt_oneSound>:
void interupt_oneSound(char scale, uint16_t waittime) {
 8007434:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}

//		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
//		HAL_Delay(600);
//		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);

	if (countmode == 0) {
 8007438:	4a2f      	ldr	r2, [pc, #188]	; (80074f8 <interupt_oneSound+0xc4>)
 800743a:	7814      	ldrb	r4, [r2, #0]
void interupt_oneSound(char scale, uint16_t waittime) {
 800743c:	4606      	mov	r6, r0
 800743e:	4615      	mov	r5, r2
	if (countmode == 0) {
 8007440:	2c00      	cmp	r4, #0
 8007442:	d141      	bne.n	80074c8 <interupt_oneSound+0x94>
		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);

		for (j = 0; j < scale; j++) {
			Hz = Hz * 1.0595;
 8007444:	f20f 09a8 	addw	r9, pc, #168	; 0xa8
 8007448:	e9d9 8900 	ldrd	r8, r9, [r9]
		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 800744c:	210c      	movs	r1, #12
 800744e:	482b      	ldr	r0, [pc, #172]	; (80074fc <interupt_oneSound+0xc8>)
 8007450:	f7fe f8d8 	bl	8005604 <HAL_TIM_PWM_Stop>
		for (j = 0; j < scale; j++) {
 8007454:	b2b6      	uxth	r6, r6
	Hz = 1.0;
 8007456:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
		for (j = 0; j < scale; j++) {
 800745a:	b2a3      	uxth	r3, r4
 800745c:	429e      	cmp	r6, r3
 800745e:	d825      	bhi.n	80074ac <interupt_oneSound+0x78>
		}
		cycleCount = calSoundCount(440 * 0.6 * Hz);
 8007460:	ed9f 0a27 	vldr	s0, [pc, #156]	; 8007500 <interupt_oneSound+0xcc>
 8007464:	ee27 0a80 	vmul.f32	s0, s15, s0
 8007468:	f7ff ff1a 	bl	80072a0 <calSoundCount>
 800746c:	4603      	mov	r3, r0
		cycleCount_f = (int) ((float) (cycleCount) / 80);
 800746e:	ee07 3a90 	vmov	s15, r3
 8007472:	eddf 6a24 	vldr	s13, [pc, #144]	; 8007504 <interupt_oneSound+0xd0>
		__HAL_TIM_SET_AUTORELOAD(&htim2, cycleCount);
 8007476:	4821      	ldr	r0, [pc, #132]	; (80074fc <interupt_oneSound+0xc8>)
		cycleCount_f = (int) ((float) (cycleCount) / 80);
 8007478:	eef8 7a67 	vcvt.f32.u32	s15, s15
		__HAL_TIM_SET_AUTORELOAD(&htim2, cycleCount);
 800747c:	6802      	ldr	r2, [r0, #0]
 800747e:	60c3      	str	r3, [r0, #12]
		cycleCount_f = (int) ((float) (cycleCount) / 80);
 8007480:	ee87 7aa6 	vdiv.f32	s14, s15, s13
		__HAL_TIM_SET_AUTORELOAD(&htim2, cycleCount);
 8007484:	62d3      	str	r3, [r2, #44]	; 0x2c
__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4,cycleCount_f);
					 																			__HAL_TIM_SET_COUNTER(&htim2, 0);
 8007486:	2400      	movs	r4, #0
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8007488:	210c      	movs	r1, #12
		cycleCount_f = (int) ((float) (cycleCount) / 80);
 800748a:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 800748e:	edcd 7a01 	vstr	s15, [sp, #4]
__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4,cycleCount_f);
 8007492:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8007496:	6413      	str	r3, [r2, #64]	; 0x40
					 																			__HAL_TIM_SET_COUNTER(&htim2, 0);
 8007498:	6254      	str	r4, [r2, #36]	; 0x24
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 800749a:	f7fe f897 	bl	80055cc <HAL_TIM_PWM_Start>
		countmode = 1;
 800749e:	2301      	movs	r3, #1
 80074a0:	702b      	strb	r3, [r5, #0]
		time = 0;
 80074a2:	4b19      	ldr	r3, [pc, #100]	; (8007508 <interupt_oneSound+0xd4>)
 80074a4:	801c      	strh	r4, [r3, #0]
			HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);

		}
	}

}
 80074a6:	b002      	add	sp, #8
 80074a8:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
			Hz = Hz * 1.0595;
 80074ac:	ee17 0a90 	vmov	r0, s15
 80074b0:	f010 fffa 	bl	80184a8 <__aeabi_f2d>
 80074b4:	4642      	mov	r2, r8
 80074b6:	464b      	mov	r3, r9
 80074b8:	f011 f84a 	bl	8018550 <__aeabi_dmul>
 80074bc:	f011 fb40 	bl	8018b40 <__aeabi_d2f>
 80074c0:	3401      	adds	r4, #1
 80074c2:	ee07 0a90 	vmov	s15, r0
 80074c6:	e7c8      	b.n	800745a <interupt_oneSound+0x26>
		time++;
 80074c8:	480f      	ldr	r0, [pc, #60]	; (8007508 <interupt_oneSound+0xd4>)
 80074ca:	8803      	ldrh	r3, [r0, #0]
 80074cc:	3301      	adds	r3, #1
 80074ce:	b29b      	uxth	r3, r3
		if (time >= waittime) {
 80074d0:	428b      	cmp	r3, r1
		time++;
 80074d2:	8003      	strh	r3, [r0, #0]
		if (time >= waittime) {
 80074d4:	d3e7      	bcc.n	80074a6 <interupt_oneSound+0x72>
			countmode = 0;
 80074d6:	2300      	movs	r3, #0
 80074d8:	7013      	strb	r3, [r2, #0]
			HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 80074da:	4808      	ldr	r0, [pc, #32]	; (80074fc <interupt_oneSound+0xc8>)
			speakermode = 0;
 80074dc:	4a0b      	ldr	r2, [pc, #44]	; (800750c <interupt_oneSound+0xd8>)
			HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 80074de:	210c      	movs	r1, #12
			speakermode = 0;
 80074e0:	8013      	strh	r3, [r2, #0]
}
 80074e2:	b002      	add	sp, #8
 80074e4:	e8bd 4370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, lr}
			HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 80074e8:	f7fe b88c 	b.w	8005604 <HAL_TIM_PWM_Stop>
 80074ec:	f3af 8000 	nop.w
 80074f0:	45a1cac1 	.word	0x45a1cac1
 80074f4:	3ff0f3b6 	.word	0x3ff0f3b6
 80074f8:	200001fc 	.word	0x200001fc
 80074fc:	20018504 	.word	0x20018504
 8007500:	43840000 	.word	0x43840000
 8007504:	42a00000 	.word	0x42a00000
 8007508:	20003200 	.word	0x20003200
 800750c:	2000322c 	.word	0x2000322c

08007510 <playSoundData>:

void playSoundData(uint16_t dataMaxNum, soundData *playData) {
 8007510:	b570      	push	{r4, r5, r6, lr}
 8007512:	ed2d 8b02 	vpush	{d8}
 8007516:	1d0d      	adds	r5, r1, #4

	uint16_t i;
	uint16_t cycleCount, cycleCount_f;

	for (i = 0; i < dataMaxNum; i++) {
		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 8007518:	4e1a      	ldr	r6, [pc, #104]	; (8007584 <playSoundData+0x74>)

		cycleCount = calSoundCount(playData[i].interval);
		cycleCount_f = (int) ((float) (cycleCount) / 80);
 800751a:	ed9f 8a1b 	vldr	s16, [pc, #108]	; 8007588 <playSoundData+0x78>
 800751e:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
void playSoundData(uint16_t dataMaxNum, soundData *playData) {
 8007522:	b082      	sub	sp, #8
 8007524:	f101 040c 	add.w	r4, r1, #12
 8007528:	3508      	adds	r5, #8
	for (i = 0; i < dataMaxNum; i++) {
 800752a:	42a5      	cmp	r5, r4
		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 800752c:	f04f 010c 	mov.w	r1, #12
 8007530:	4814      	ldr	r0, [pc, #80]	; (8007584 <playSoundData+0x74>)
	for (i = 0; i < dataMaxNum; i++) {
 8007532:	d106      	bne.n	8007542 <playSoundData+0x32>
		 																										__HAL_TIM_SET_COUNTER(&htim2, 0);
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
		HAL_Delay(playData[i].waittime);
	}
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
}
 8007534:	b002      	add	sp, #8
 8007536:	ecbd 8b02 	vpop	{d8}
 800753a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 800753e:	f7fe b861 	b.w	8005604 <HAL_TIM_PWM_Stop>
		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 8007542:	f7fe f85f 	bl	8005604 <HAL_TIM_PWM_Stop>
		cycleCount = calSoundCount(playData[i].interval);
 8007546:	ed15 0a03 	vldr	s0, [r5, #-12]
 800754a:	f7ff fea9 	bl	80072a0 <calSoundCount>
		cycleCount_f = (int) ((float) (cycleCount) / 80);
 800754e:	ee07 0a90 	vmov	s15, r0
 8007552:	eef8 7a67 	vcvt.f32.u32	s15, s15
		__HAL_TIM_SET_AUTORELOAD(&htim2, cycleCount);
 8007556:	6833      	ldr	r3, [r6, #0]
 8007558:	60f0      	str	r0, [r6, #12]
		cycleCount_f = (int) ((float) (cycleCount) / 80);
 800755a:	ee87 7a88 	vdiv.f32	s14, s15, s16
		__HAL_TIM_SET_AUTORELOAD(&htim2, cycleCount);
 800755e:	62d8      	str	r0, [r3, #44]	; 0x2c
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8007560:	210c      	movs	r1, #12
 8007562:	4808      	ldr	r0, [pc, #32]	; (8007584 <playSoundData+0x74>)
		cycleCount_f = (int) ((float) (cycleCount) / 80);
 8007564:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8007568:	edcd 7a01 	vstr	s15, [sp, #4]
__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4,cycleCount_f);
 800756c:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 8007570:	641a      	str	r2, [r3, #64]	; 0x40
		 																										__HAL_TIM_SET_COUNTER(&htim2, 0);
 8007572:	2200      	movs	r2, #0
 8007574:	625a      	str	r2, [r3, #36]	; 0x24
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8007576:	f7fe f829 	bl	80055cc <HAL_TIM_PWM_Start>
		HAL_Delay(playData[i].waittime);
 800757a:	f835 0c08 	ldrh.w	r0, [r5, #-8]
 800757e:	f7f8 fea7 	bl	80002d0 <HAL_Delay>
 8007582:	e7d1      	b.n	8007528 <playSoundData+0x18>
 8007584:	20018504 	.word	0x20018504
 8007588:	42a00000 	.word	0x42a00000

0800758c <inputZelda_nazo>:

void inputZelda_nazo(void) {
	Zelda_nazo[0].interval = 1480;
 800758c:	4b0e      	ldr	r3, [pc, #56]	; (80075c8 <inputZelda_nazo+0x3c>)
	Zelda_nazo[0].waittime = 19 * 7;
	Zelda_nazo[1].interval = 1397;
 800758e:	490f      	ldr	r1, [pc, #60]	; (80075cc <inputZelda_nazo+0x40>)
 8007590:	6099      	str	r1, [r3, #8]
	Zelda_nazo[1].waittime = 19 * 7;
	Zelda_nazo[2].interval = 1175;
 8007592:	490f      	ldr	r1, [pc, #60]	; (80075d0 <inputZelda_nazo+0x44>)
	Zelda_nazo[0].interval = 1480;
 8007594:	4a0f      	ldr	r2, [pc, #60]	; (80075d4 <inputZelda_nazo+0x48>)
	Zelda_nazo[2].interval = 1175;
 8007596:	6119      	str	r1, [r3, #16]
	Zelda_nazo[2].waittime = 19 * 7;
	Zelda_nazo[3].interval = 831;
 8007598:	490f      	ldr	r1, [pc, #60]	; (80075d8 <inputZelda_nazo+0x4c>)
	Zelda_nazo[0].interval = 1480;
 800759a:	601a      	str	r2, [r3, #0]
	Zelda_nazo[3].interval = 831;
 800759c:	6199      	str	r1, [r3, #24]
	Zelda_nazo[0].waittime = 19 * 7;
 800759e:	2285      	movs	r2, #133	; 0x85
	Zelda_nazo[3].waittime = 19 * 7;
	Zelda_nazo[4].interval = 784;
 80075a0:	490e      	ldr	r1, [pc, #56]	; (80075dc <inputZelda_nazo+0x50>)
	Zelda_nazo[0].waittime = 19 * 7;
 80075a2:	809a      	strh	r2, [r3, #4]
	Zelda_nazo[1].waittime = 19 * 7;
 80075a4:	819a      	strh	r2, [r3, #12]
	Zelda_nazo[2].waittime = 19 * 7;
 80075a6:	829a      	strh	r2, [r3, #20]
	Zelda_nazo[3].waittime = 19 * 7;
 80075a8:	839a      	strh	r2, [r3, #28]
	Zelda_nazo[4].interval = 784;
 80075aa:	6219      	str	r1, [r3, #32]
	Zelda_nazo[4].waittime = 19 * 7;
 80075ac:	849a      	strh	r2, [r3, #36]	; 0x24
	Zelda_nazo[5].interval = 1245;
 80075ae:	490c      	ldr	r1, [pc, #48]	; (80075e0 <inputZelda_nazo+0x54>)
	Zelda_nazo[5].waittime = 19 * 7;
 80075b0:	859a      	strh	r2, [r3, #44]	; 0x2c
	Zelda_nazo[6].interval = 1568;
	Zelda_nazo[6].waittime = 19 * 7;
 80075b2:	869a      	strh	r2, [r3, #52]	; 0x34
	Zelda_nazo[7].interval = 1976;
 80075b4:	4a0b      	ldr	r2, [pc, #44]	; (80075e4 <inputZelda_nazo+0x58>)
	Zelda_nazo[5].interval = 1245;
 80075b6:	6299      	str	r1, [r3, #40]	; 0x28
	Zelda_nazo[7].interval = 1976;
 80075b8:	639a      	str	r2, [r3, #56]	; 0x38
	Zelda_nazo[6].interval = 1568;
 80075ba:	490b      	ldr	r1, [pc, #44]	; (80075e8 <inputZelda_nazo+0x5c>)
 80075bc:	6319      	str	r1, [r3, #48]	; 0x30
	Zelda_nazo[7].waittime = 99 * 7;
 80075be:	f240 22b5 	movw	r2, #693	; 0x2b5
 80075c2:	879a      	strh	r2, [r3, #60]	; 0x3c
 80075c4:	4770      	bx	lr
 80075c6:	bf00      	nop
 80075c8:	200031c0 	.word	0x200031c0
 80075cc:	44aea000 	.word	0x44aea000
 80075d0:	4492e000 	.word	0x4492e000
 80075d4:	44b90000 	.word	0x44b90000
 80075d8:	444fc000 	.word	0x444fc000
 80075dc:	44440000 	.word	0x44440000
 80075e0:	449ba000 	.word	0x449ba000
 80075e4:	44f70000 	.word	0x44f70000
 80075e8:	44c40000 	.word	0x44c40000

080075ec <inputunknow_story>:

}

void inputunknow_story(void) {
	unknow_story[0].interval = 659;
 80075ec:	4bf8      	ldr	r3, [pc, #992]	; (80079d0 <inputunknow_story+0x3e4>)
	unknow_story[22].waittime = 216;
	unknow_story[23].interval = 554;
	unknow_story[23].waittime = 456;
	unknow_story[24].interval = 494;
	unknow_story[24].waittime = 672;
	unknow_story[25].interval = 440;
 80075ee:	eddf 7af9 	vldr	s15, [pc, #996]	; 80079d4 <inputunknow_story+0x3e8>
	unknow_story[10].interval = 554;
 80075f2:	ed9f 7af9 	vldr	s14, [pc, #996]	; 80079d8 <inputunknow_story+0x3ec>
	unknow_story[11].interval = 494;
 80075f6:	ed9f 6af9 	vldr	s12, [pc, #996]	; 80079dc <inputunknow_story+0x3f0>
	unknow_story[0].interval = 659;
 80075fa:	eddf 6af9 	vldr	s13, [pc, #996]	; 80079e0 <inputunknow_story+0x3f4>
	unknow_story[8].interval = 587;
 80075fe:	ed9f 5af9 	vldr	s10, [pc, #996]	; 80079e4 <inputunknow_story+0x3f8>
	unknow_story[28].waittime = 864;
	unknow_story[29].interval = 659;
	unknow_story[29].waittime = 864;
	unknow_story[30].interval = 831;
	unknow_story[30].waittime = 864;
	unknow_story[31].interval = 880;
 8007602:	eddf 3af9 	vldr	s7, [pc, #996]	; 80079e8 <inputunknow_story+0x3fc>
	unknow_story[30].interval = 831;
 8007606:	eddf 2af9 	vldr	s5, [pc, #996]	; 80079ec <inputunknow_story+0x400>
	unknow_story[89].waittime = 648;
	unknow_story[90].interval = 494;
	unknow_story[90].waittime = 432;
	unknow_story[91].interval = 554;
	unknow_story[91].waittime = 1296;
	unknow_story[92].interval = 294;
 800760a:	ed9f 4af9 	vldr	s8, [pc, #996]	; 80079f0 <inputunknow_story+0x404>
	unknow_story[75].interval = 415;
 800760e:	eddf 4af9 	vldr	s9, [pc, #996]	; 80079f4 <inputunknow_story+0x408>
	unknow_story[127].waittime = 864;
	unknow_story[128].interval = 880;
	unknow_story[128].waittime = 1176;
	unknow_story[129].interval = 831;
	unknow_story[129].waittime = 216;
	unknow_story[130].interval = 740;
 8007612:	ed9f 2af9 	vldr	s4, [pc, #996]	; 80079f8 <inputunknow_story+0x40c>
	unknow_story[130].waittime = 216;
	unknow_story[131].interval = 659;
	unknow_story[131].waittime = 1968;
	unknow_story[132].interval = 330;
 8007616:	eddf 5af9 	vldr	s11, [pc, #996]	; 80079fc <inputunknow_story+0x410>
	unknow_story[150].waittime = 216;
	unknow_story[151].interval = 247;
	unknow_story[151].waittime = 216;
	unknow_story[152].interval = 247;
	unknow_story[152].waittime = 456;
	unknow_story[153].interval = 220;
 800761a:	ed9f 3af9 	vldr	s6, [pc, #996]	; 8007a00 <inputunknow_story+0x414>
	unknow_story[0].waittime = 216;
 800761e:	22d8      	movs	r2, #216	; 0xd8
	unknow_story[4].waittime = 432;
 8007620:	f44f 71d8 	mov.w	r1, #432	; 0x1b0
	unknow_story[10].waittime = 456;
 8007624:	f44f 70e4 	mov.w	r0, #456	; 0x1c8
void inputunknow_story(void) {
 8007628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	unknow_story[25].waittime = 864;
 800762c:	f44f 7458 	mov.w	r4, #864	; 0x360
	unknow_story[24].waittime = 672;
 8007630:	f44f 7628 	mov.w	r6, #672	; 0x2a0
	unknow_story[34].interval = 988;
 8007634:	4df3      	ldr	r5, [pc, #972]	; (8007a04 <inputunknow_story+0x418>)
	unknow_story[0].interval = 659;
 8007636:	edc3 6a00 	vstr	s13, [r3]
	unknow_story[91].waittime = 1296;
 800763a:	f44f 67a2 	mov.w	r7, #1296	; 0x510
	unknow_story[87].waittime = 1728;
 800763e:	f44f 6ed8 	mov.w	lr, #1728	; 0x6c0
	unknow_story[0].waittime = 216;
 8007642:	809a      	strh	r2, [r3, #4]
	unknow_story[1].interval = 659;
 8007644:	edc3 6a02 	vstr	s13, [r3, #8]
	unknow_story[1].waittime = 216;
 8007648:	819a      	strh	r2, [r3, #12]
	unknow_story[2].interval = 659;
 800764a:	edc3 6a04 	vstr	s13, [r3, #16]
	unknow_story[2].waittime = 216;
 800764e:	829a      	strh	r2, [r3, #20]
	unknow_story[3].interval = 659;
 8007650:	edc3 6a06 	vstr	s13, [r3, #24]
	unknow_story[3].waittime = 216;
 8007654:	839a      	strh	r2, [r3, #28]
	unknow_story[4].interval = 659;
 8007656:	edc3 6a08 	vstr	s13, [r3, #32]
	unknow_story[4].waittime = 432;
 800765a:	8499      	strh	r1, [r3, #36]	; 0x24
	unknow_story[5].interval = 659;
 800765c:	edc3 6a0a 	vstr	s13, [r3, #40]	; 0x28
	unknow_story[5].waittime = 216;
 8007660:	859a      	strh	r2, [r3, #44]	; 0x2c
	unknow_story[6].interval = 659;
 8007662:	edc3 6a0c 	vstr	s13, [r3, #48]	; 0x30
	unknow_story[6].waittime = 216;
 8007666:	869a      	strh	r2, [r3, #52]	; 0x34
	unknow_story[7].interval = 659;
 8007668:	edc3 6a0e 	vstr	s13, [r3, #56]	; 0x38
	unknow_story[7].waittime = 216;
 800766c:	879a      	strh	r2, [r3, #60]	; 0x3c
	unknow_story[8].interval = 587;
 800766e:	ed83 5a10 	vstr	s10, [r3, #64]	; 0x40
	unknow_story[8].waittime = 216;
 8007672:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
	unknow_story[9].interval = 587;
 8007676:	ed83 5a12 	vstr	s10, [r3, #72]	; 0x48
	unknow_story[9].waittime = 216;
 800767a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
	unknow_story[10].interval = 554;
 800767e:	ed83 7a14 	vstr	s14, [r3, #80]	; 0x50
	unknow_story[10].waittime = 456;
 8007682:	f8a3 0054 	strh.w	r0, [r3, #84]	; 0x54
	unknow_story[11].interval = 494;
 8007686:	ed83 6a16 	vstr	s12, [r3, #88]	; 0x58
	unknow_story[11].waittime = 456;
 800768a:	f8a3 005c 	strh.w	r0, [r3, #92]	; 0x5c
	unknow_story[12].interval = 494;
 800768e:	ed83 6a18 	vstr	s12, [r3, #96]	; 0x60
	unknow_story[12].waittime = 216;
 8007692:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
	unknow_story[13].interval = 659;
 8007696:	edc3 6a1a 	vstr	s13, [r3, #104]	; 0x68
	unknow_story[13].waittime = 216;
 800769a:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
	unknow_story[14].interval = 659;
 800769e:	edc3 6a1c 	vstr	s13, [r3, #112]	; 0x70
	unknow_story[14].waittime = 216;
 80076a2:	f8a3 2074 	strh.w	r2, [r3, #116]	; 0x74
	unknow_story[15].interval = 659;
 80076a6:	edc3 6a1e 	vstr	s13, [r3, #120]	; 0x78
	unknow_story[128].interval = 880;
 80076aa:	f503 6c80 	add.w	ip, r3, #1024	; 0x400
	unknow_story[15].waittime = 216;
 80076ae:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
	unknow_story[16].interval = 659;
 80076b2:	edc3 6a20 	vstr	s13, [r3, #128]	; 0x80
	unknow_story[16].waittime = 216;
 80076b6:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
	unknow_story[17].interval = 659;
 80076ba:	edc3 6a22 	vstr	s13, [r3, #136]	; 0x88
	unknow_story[17].waittime = 432;
 80076be:	f8a3 108c 	strh.w	r1, [r3, #140]	; 0x8c
	unknow_story[18].interval = 659;
 80076c2:	edc3 6a24 	vstr	s13, [r3, #144]	; 0x90
	unknow_story[18].waittime = 216;
 80076c6:	f8a3 2094 	strh.w	r2, [r3, #148]	; 0x94
	unknow_story[19].interval = 659;
 80076ca:	edc3 6a26 	vstr	s13, [r3, #152]	; 0x98
	unknow_story[19].waittime = 216;
 80076ce:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c
	unknow_story[20].interval = 659;
 80076d2:	edc3 6a28 	vstr	s13, [r3, #160]	; 0xa0
	unknow_story[20].waittime = 216;
 80076d6:	f8a3 20a4 	strh.w	r2, [r3, #164]	; 0xa4
	unknow_story[21].interval = 587;
 80076da:	ed83 5a2a 	vstr	s10, [r3, #168]	; 0xa8
	unknow_story[21].waittime = 216;
 80076de:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
	unknow_story[22].interval = 587;
 80076e2:	ed83 5a2c 	vstr	s10, [r3, #176]	; 0xb0
	unknow_story[22].waittime = 216;
 80076e6:	f8a3 20b4 	strh.w	r2, [r3, #180]	; 0xb4
	unknow_story[23].interval = 554;
 80076ea:	ed83 7a2e 	vstr	s14, [r3, #184]	; 0xb8
	unknow_story[23].waittime = 456;
 80076ee:	f8a3 00bc 	strh.w	r0, [r3, #188]	; 0xbc
	unknow_story[24].interval = 494;
 80076f2:	ed83 6a30 	vstr	s12, [r3, #192]	; 0xc0
	unknow_story[24].waittime = 672;
 80076f6:	f8a3 60c4 	strh.w	r6, [r3, #196]	; 0xc4
	unknow_story[25].interval = 440;
 80076fa:	edc3 7a32 	vstr	s15, [r3, #200]	; 0xc8
	unknow_story[25].waittime = 864;
 80076fe:	f8a3 40cc 	strh.w	r4, [r3, #204]	; 0xcc
	unknow_story[26].interval = 554;
 8007702:	ed83 7a34 	vstr	s14, [r3, #208]	; 0xd0
	unknow_story[26].waittime = 864;
 8007706:	f8a3 40d4 	strh.w	r4, [r3, #212]	; 0xd4
	unknow_story[27].interval = 494;
 800770a:	ed83 6a36 	vstr	s12, [r3, #216]	; 0xd8
	unknow_story[27].waittime = 864;
 800770e:	f8a3 40dc 	strh.w	r4, [r3, #220]	; 0xdc
	unknow_story[28].interval = 587;
 8007712:	ed83 5a38 	vstr	s10, [r3, #224]	; 0xe0
	unknow_story[28].waittime = 864;
 8007716:	f8a3 40e4 	strh.w	r4, [r3, #228]	; 0xe4
	unknow_story[29].interval = 659;
 800771a:	edc3 6a3a 	vstr	s13, [r3, #232]	; 0xe8
	unknow_story[29].waittime = 864;
 800771e:	f8a3 40ec 	strh.w	r4, [r3, #236]	; 0xec
	unknow_story[30].interval = 831;
 8007722:	edc3 2a3c 	vstr	s5, [r3, #240]	; 0xf0
	unknow_story[30].waittime = 864;
 8007726:	f8a3 40f4 	strh.w	r4, [r3, #244]	; 0xf4
	unknow_story[31].interval = 880;
 800772a:	edc3 3a3e 	vstr	s7, [r3, #248]	; 0xf8
	unknow_story[31].waittime = 432;
 800772e:	f8a3 10fc 	strh.w	r1, [r3, #252]	; 0xfc
	unknow_story[32].interval = 831;
 8007732:	edc3 2a40 	vstr	s5, [r3, #256]	; 0x100
	unknow_story[34].interval = 988;
 8007736:	f8c3 5110 	str.w	r5, [r3, #272]	; 0x110
	unknow_story[88].waittime = 648;
 800773a:	f44f 7522 	mov.w	r5, #648	; 0x288
	unknow_story[32].waittime = 432;
 800773e:	f8a3 1104 	strh.w	r1, [r3, #260]	; 0x104
	unknow_story[33].interval = 880;
 8007742:	edc3 3a42 	vstr	s7, [r3, #264]	; 0x108
	unknow_story[33].waittime = 432;
 8007746:	f8a3 110c 	strh.w	r1, [r3, #268]	; 0x10c
	unknow_story[34].waittime = 432;
 800774a:	f8a3 1114 	strh.w	r1, [r3, #276]	; 0x114
	unknow_story[35].interval = 880;
 800774e:	edc3 3a46 	vstr	s7, [r3, #280]	; 0x118
	unknow_story[35].waittime = 432;
 8007752:	f8a3 111c 	strh.w	r1, [r3, #284]	; 0x11c
	unknow_story[36].interval = 440;
 8007756:	edc3 7a48 	vstr	s15, [r3, #288]	; 0x120
	unknow_story[36].waittime = 216;
 800775a:	f8a3 2124 	strh.w	r2, [r3, #292]	; 0x124
	unknow_story[37].interval = 440;
 800775e:	edc3 7a4a 	vstr	s15, [r3, #296]	; 0x128
	unknow_story[37].waittime = 432;
 8007762:	f8a3 112c 	strh.w	r1, [r3, #300]	; 0x12c
	unknow_story[38].interval = 659;
 8007766:	edc3 6a4c 	vstr	s13, [r3, #304]	; 0x130
	unknow_story[38].waittime = 216;
 800776a:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
	unknow_story[39].interval = 659;
 800776e:	edc3 6a4e 	vstr	s13, [r3, #312]	; 0x138
	unknow_story[39].waittime = 432;
 8007772:	f8a3 113c 	strh.w	r1, [r3, #316]	; 0x13c
	unknow_story[40].interval = 440;
 8007776:	edc3 7a50 	vstr	s15, [r3, #320]	; 0x140
	unknow_story[40].waittime = 216;
 800777a:	f8a3 2144 	strh.w	r2, [r3, #324]	; 0x144
	unknow_story[41].interval = 440;
 800777e:	edc3 7a52 	vstr	s15, [r3, #328]	; 0x148
	unknow_story[41].waittime = 432;
 8007782:	f8a3 114c 	strh.w	r1, [r3, #332]	; 0x14c
	unknow_story[42].interval = 554;
 8007786:	ed83 7a54 	vstr	s14, [r3, #336]	; 0x150
	unknow_story[42].waittime = 216;
 800778a:	f8a3 2154 	strh.w	r2, [r3, #340]	; 0x154
	unknow_story[43].interval = 554;
 800778e:	ed83 7a56 	vstr	s14, [r3, #344]	; 0x158
	unknow_story[43].waittime = 432;
 8007792:	f8a3 115c 	strh.w	r1, [r3, #348]	; 0x15c
	unknow_story[44].interval = 440;
 8007796:	edc3 7a58 	vstr	s15, [r3, #352]	; 0x160
	unknow_story[44].waittime = 216;
 800779a:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164
	unknow_story[45].interval = 440;
 800779e:	edc3 7a5a 	vstr	s15, [r3, #360]	; 0x168
	unknow_story[45].waittime = 432;
 80077a2:	f8a3 116c 	strh.w	r1, [r3, #364]	; 0x16c
	unknow_story[46].interval = 659;
 80077a6:	edc3 6a5c 	vstr	s13, [r3, #368]	; 0x170
	unknow_story[46].waittime = 216;
 80077aa:	f8a3 2174 	strh.w	r2, [r3, #372]	; 0x174
	unknow_story[47].interval = 659;
 80077ae:	edc3 6a5e 	vstr	s13, [r3, #376]	; 0x178
	unknow_story[47].waittime = 432;
 80077b2:	f8a3 117c 	strh.w	r1, [r3, #380]	; 0x17c
	unknow_story[48].interval = 440;
 80077b6:	edc3 7a60 	vstr	s15, [r3, #384]	; 0x180
	unknow_story[48].waittime = 216;
 80077ba:	f8a3 2184 	strh.w	r2, [r3, #388]	; 0x184
	unknow_story[49].interval = 440;
 80077be:	edc3 7a62 	vstr	s15, [r3, #392]	; 0x188
	unknow_story[49].waittime = 432;
 80077c2:	f8a3 118c 	strh.w	r1, [r3, #396]	; 0x18c
	unknow_story[50].interval = 554;
 80077c6:	ed83 7a64 	vstr	s14, [r3, #400]	; 0x190
	unknow_story[50].waittime = 216;
 80077ca:	f8a3 2194 	strh.w	r2, [r3, #404]	; 0x194
	unknow_story[51].interval = 554;
 80077ce:	ed83 7a66 	vstr	s14, [r3, #408]	; 0x198
	unknow_story[51].waittime = 432;
 80077d2:	f8a3 119c 	strh.w	r1, [r3, #412]	; 0x19c
	unknow_story[52].interval = 440;
 80077d6:	edc3 7a68 	vstr	s15, [r3, #416]	; 0x1a0
	unknow_story[52].waittime = 216;
 80077da:	f8a3 21a4 	strh.w	r2, [r3, #420]	; 0x1a4
	unknow_story[53].interval = 440;
 80077de:	edc3 7a6a 	vstr	s15, [r3, #424]	; 0x1a8
	unknow_story[53].waittime = 432;
 80077e2:	f8a3 11ac 	strh.w	r1, [r3, #428]	; 0x1ac
	unknow_story[54].interval = 659;
 80077e6:	edc3 6a6c 	vstr	s13, [r3, #432]	; 0x1b0
	unknow_story[54].waittime = 216;
 80077ea:	f8a3 21b4 	strh.w	r2, [r3, #436]	; 0x1b4
	unknow_story[55].interval = 659;
 80077ee:	edc3 6a6e 	vstr	s13, [r3, #440]	; 0x1b8
	unknow_story[55].waittime = 432;
 80077f2:	f8a3 11bc 	strh.w	r1, [r3, #444]	; 0x1bc
	unknow_story[56].interval = 440;
 80077f6:	edc3 7a70 	vstr	s15, [r3, #448]	; 0x1c0
	unknow_story[56].waittime = 216;
 80077fa:	f8a3 21c4 	strh.w	r2, [r3, #452]	; 0x1c4
	unknow_story[57].interval = 440;
 80077fe:	edc3 7a72 	vstr	s15, [r3, #456]	; 0x1c8
	unknow_story[57].waittime = 432;
 8007802:	f8a3 11cc 	strh.w	r1, [r3, #460]	; 0x1cc
	unknow_story[58].interval = 554;
 8007806:	ed83 7a74 	vstr	s14, [r3, #464]	; 0x1d0
	unknow_story[58].waittime = 432;
 800780a:	f8a3 11d4 	strh.w	r1, [r3, #468]	; 0x1d4
	unknow_story[59].interval = 587;
 800780e:	ed83 5a76 	vstr	s10, [r3, #472]	; 0x1d8
	unknow_story[59].waittime = 432;
 8007812:	f8a3 11dc 	strh.w	r1, [r3, #476]	; 0x1dc
	unknow_story[60].interval = 659;
 8007816:	edc3 6a78 	vstr	s13, [r3, #480]	; 0x1e0
	unknow_story[60].waittime = 432;
 800781a:	f8a3 11e4 	strh.w	r1, [r3, #484]	; 0x1e4
	unknow_story[61].interval = 880;
 800781e:	edc3 3a7a 	vstr	s7, [r3, #488]	; 0x1e8
	unknow_story[61].waittime = 432;
 8007822:	f8a3 11ec 	strh.w	r1, [r3, #492]	; 0x1ec
	unknow_story[62].interval = 554;
 8007826:	ed83 7a7c 	vstr	s14, [r3, #496]	; 0x1f0
	unknow_story[62].waittime = 216;
 800782a:	f8a3 21f4 	strh.w	r2, [r3, #500]	; 0x1f4
	unknow_story[63].interval = 554;
 800782e:	ed83 7a7e 	vstr	s14, [r3, #504]	; 0x1f8
	unknow_story[63].waittime = 432;
 8007832:	f8a3 11fc 	strh.w	r1, [r3, #508]	; 0x1fc
	unknow_story[64].interval = 440;
 8007836:	edc3 7a80 	vstr	s15, [r3, #512]	; 0x200
	unknow_story[64].waittime = 216;
 800783a:	f8a3 2204 	strh.w	r2, [r3, #516]	; 0x204
	unknow_story[65].interval = 440;
 800783e:	edc3 7a82 	vstr	s15, [r3, #520]	; 0x208
	unknow_story[65].waittime = 432;
 8007842:	f8a3 120c 	strh.w	r1, [r3, #524]	; 0x20c
	unknow_story[66].interval = 659;
 8007846:	edc3 6a84 	vstr	s13, [r3, #528]	; 0x210
	unknow_story[66].waittime = 216;
 800784a:	f8a3 2214 	strh.w	r2, [r3, #532]	; 0x214
	unknow_story[67].interval = 659;
 800784e:	edc3 6a86 	vstr	s13, [r3, #536]	; 0x218
	unknow_story[67].waittime = 432;
 8007852:	f8a3 121c 	strh.w	r1, [r3, #540]	; 0x21c
	unknow_story[68].interval = 440;
 8007856:	edc3 7a88 	vstr	s15, [r3, #544]	; 0x220
	unknow_story[68].waittime = 216;
 800785a:	f8a3 2224 	strh.w	r2, [r3, #548]	; 0x224
	unknow_story[69].interval = 440;
 800785e:	edc3 7a8a 	vstr	s15, [r3, #552]	; 0x228
	unknow_story[69].waittime = 432;
 8007862:	f8a3 122c 	strh.w	r1, [r3, #556]	; 0x22c
	unknow_story[70].interval = 554;
 8007866:	ed83 7a8c 	vstr	s14, [r3, #560]	; 0x230
	unknow_story[70].waittime = 216;
 800786a:	f8a3 2234 	strh.w	r2, [r3, #564]	; 0x234
	unknow_story[71].interval = 554;
 800786e:	ed83 7a8e 	vstr	s14, [r3, #568]	; 0x238
	unknow_story[71].waittime = 432;
 8007872:	f8a3 123c 	strh.w	r1, [r3, #572]	; 0x23c
	unknow_story[72].interval = 440;
 8007876:	edc3 7a90 	vstr	s15, [r3, #576]	; 0x240
	unknow_story[72].waittime = 216;
 800787a:	f8a3 2244 	strh.w	r2, [r3, #580]	; 0x244
	unknow_story[73].interval = 440;
 800787e:	edc3 7a92 	vstr	s15, [r3, #584]	; 0x248
	unknow_story[73].waittime = 432;
 8007882:	f8a3 124c 	strh.w	r1, [r3, #588]	; 0x24c
	unknow_story[74].interval = 587;
 8007886:	ed83 5a94 	vstr	s10, [r3, #592]	; 0x250
	unknow_story[74].waittime = 432;
 800788a:	f8a3 1254 	strh.w	r1, [r3, #596]	; 0x254
	unknow_story[75].interval = 415;
 800788e:	edc3 4a96 	vstr	s9, [r3, #600]	; 0x258
	unknow_story[75].waittime = 432;
 8007892:	f8a3 125c 	strh.w	r1, [r3, #604]	; 0x25c
	unknow_story[76].interval = 440;
 8007896:	edc3 7a98 	vstr	s15, [r3, #608]	; 0x260
	unknow_story[76].waittime = 216;
 800789a:	f8a3 2264 	strh.w	r2, [r3, #612]	; 0x264
	unknow_story[77].interval = 415;
 800789e:	edc3 4a9a 	vstr	s9, [r3, #616]	; 0x268
	unknow_story[77].waittime = 216;
 80078a2:	f8a3 226c 	strh.w	r2, [r3, #620]	; 0x26c
	unknow_story[78].interval = 440;
 80078a6:	edc3 7a9c 	vstr	s15, [r3, #624]	; 0x270
	unknow_story[78].waittime = 216;
 80078aa:	f8a3 2274 	strh.w	r2, [r3, #628]	; 0x274
	unknow_story[79].interval = 494;
 80078ae:	ed83 6a9e 	vstr	s12, [r3, #632]	; 0x278
	unknow_story[79].waittime = 456;
 80078b2:	f8a3 027c 	strh.w	r0, [r3, #636]	; 0x27c
	unknow_story[80].interval = 440;
 80078b6:	edc3 7aa0 	vstr	s15, [r3, #640]	; 0x280
	unknow_story[80].waittime = 216;
 80078ba:	f8a3 2284 	strh.w	r2, [r3, #644]	; 0x284
	unknow_story[81].interval = 494;
 80078be:	ed83 6aa2 	vstr	s12, [r3, #648]	; 0x288
	unknow_story[81].waittime = 216;
 80078c2:	f8a3 228c 	strh.w	r2, [r3, #652]	; 0x28c
	unknow_story[82].interval = 554;
 80078c6:	ed83 7aa4 	vstr	s14, [r3, #656]	; 0x290
	unknow_story[82].waittime = 456;
 80078ca:	f8a3 0294 	strh.w	r0, [r3, #660]	; 0x294
	unknow_story[83].interval = 494;
 80078ce:	ed83 6aa6 	vstr	s12, [r3, #664]	; 0x298
	unknow_story[83].waittime = 216;
 80078d2:	f8a3 229c 	strh.w	r2, [r3, #668]	; 0x29c
	unknow_story[84].interval = 554;
 80078d6:	ed83 7aa8 	vstr	s14, [r3, #672]	; 0x2a0
	unknow_story[84].waittime = 216;
 80078da:	f8a3 22a4 	strh.w	r2, [r3, #676]	; 0x2a4
	unknow_story[85].interval = 587;
 80078de:	ed83 5aaa 	vstr	s10, [r3, #680]	; 0x2a8
	unknow_story[85].waittime = 216;
 80078e2:	f8a3 22ac 	strh.w	r2, [r3, #684]	; 0x2ac
	unknow_story[86].interval = 440;
 80078e6:	edc3 7aac 	vstr	s15, [r3, #688]	; 0x2b0
	unknow_story[86].waittime = 216;
 80078ea:	f8a3 22b4 	strh.w	r2, [r3, #692]	; 0x2b4
	unknow_story[87].interval = 440;
 80078ee:	edc3 7aae 	vstr	s15, [r3, #696]	; 0x2b8
	unknow_story[87].waittime = 1728;
 80078f2:	f8a3 e2bc 	strh.w	lr, [r3, #700]	; 0x2bc
	unknow_story[88].interval = 587;
 80078f6:	ed83 5ab0 	vstr	s10, [r3, #704]	; 0x2c0
	unknow_story[88].waittime = 648;
 80078fa:	f8a3 52c4 	strh.w	r5, [r3, #708]	; 0x2c4
	unknow_story[89].interval = 554;
 80078fe:	ed83 7ab2 	vstr	s14, [r3, #712]	; 0x2c8
	unknow_story[89].waittime = 648;
 8007902:	f8a3 52cc 	strh.w	r5, [r3, #716]	; 0x2cc
	unknow_story[90].interval = 494;
 8007906:	ed83 6ab4 	vstr	s12, [r3, #720]	; 0x2d0
	unknow_story[90].waittime = 432;
 800790a:	f8a3 12d4 	strh.w	r1, [r3, #724]	; 0x2d4
	unknow_story[91].interval = 554;
 800790e:	ed83 7ab6 	vstr	s14, [r3, #728]	; 0x2d8
	unknow_story[91].waittime = 1296;
 8007912:	f8a3 72dc 	strh.w	r7, [r3, #732]	; 0x2dc
	unknow_story[92].interval = 294;
 8007916:	ed83 4ab8 	vstr	s8, [r3, #736]	; 0x2e0
	unknow_story[92].waittime = 216;
 800791a:	f8a3 22e4 	strh.w	r2, [r3, #740]	; 0x2e4
	unknow_story[93].interval = 440;
 800791e:	edc3 7aba 	vstr	s15, [r3, #744]	; 0x2e8
	unknow_story[93].waittime = 456;
 8007922:	f8a3 02ec 	strh.w	r0, [r3, #748]	; 0x2ec
	unknow_story[94].interval = 440;
 8007926:	edc3 7abc 	vstr	s15, [r3, #752]	; 0x2f0
	unknow_story[94].waittime = 216;
 800792a:	f8a3 22f4 	strh.w	r2, [r3, #756]	; 0x2f4
	unknow_story[95].interval = 440;
 800792e:	edc3 7abe 	vstr	s15, [r3, #760]	; 0x2f8
	unknow_story[95].waittime = 216;
 8007932:	f8a3 22fc 	strh.w	r2, [r3, #764]	; 0x2fc
	unknow_story[96].interval = 440;
 8007936:	edc3 7ac0 	vstr	s15, [r3, #768]	; 0x300
	unknow_story[96].waittime = 216;
 800793a:	f8a3 2304 	strh.w	r2, [r3, #772]	; 0x304
	unknow_story[97].interval = 440;
 800793e:	edc3 7ac2 	vstr	s15, [r3, #776]	; 0x308
	unknow_story[97].waittime = 216;
 8007942:	f8a3 230c 	strh.w	r2, [r3, #780]	; 0x30c
	unknow_story[98].interval = 440;
 8007946:	edc3 7ac4 	vstr	s15, [r3, #784]	; 0x310
	unknow_story[98].waittime = 216;
 800794a:	f8a3 2314 	strh.w	r2, [r3, #788]	; 0x314
	unknow_story[99].interval = 440;
 800794e:	edc3 7ac6 	vstr	s15, [r3, #792]	; 0x318
	unknow_story[99].waittime = 216;
 8007952:	f8a3 231c 	strh.w	r2, [r3, #796]	; 0x31c
	unknow_story[100].interval = 440;
 8007956:	edc3 7ac8 	vstr	s15, [r3, #800]	; 0x320
	unknow_story[100].waittime = 216;
 800795a:	f8a3 2324 	strh.w	r2, [r3, #804]	; 0x324
	unknow_story[101].interval = 659;
 800795e:	edc3 6aca 	vstr	s13, [r3, #808]	; 0x328
	unknow_story[101].waittime = 216;
 8007962:	f8a3 232c 	strh.w	r2, [r3, #812]	; 0x32c
	unknow_story[102].interval = 659;
 8007966:	edc3 6acc 	vstr	s13, [r3, #816]	; 0x330
	unknow_story[102].waittime = 216;
 800796a:	f8a3 2334 	strh.w	r2, [r3, #820]	; 0x334
	unknow_story[103].interval = 659;
 800796e:	edc3 6ace 	vstr	s13, [r3, #824]	; 0x338
	unknow_story[103].waittime = 216;
 8007972:	f8a3 233c 	strh.w	r2, [r3, #828]	; 0x33c
	unknow_story[104].interval = 659;
 8007976:	edc3 6ad0 	vstr	s13, [r3, #832]	; 0x340
	unknow_story[104].waittime = 216;
 800797a:	f8a3 2344 	strh.w	r2, [r3, #836]	; 0x344
	unknow_story[105].interval = 659;
 800797e:	edc3 6ad2 	vstr	s13, [r3, #840]	; 0x348
	unknow_story[105].waittime = 432;
 8007982:	f8a3 134c 	strh.w	r1, [r3, #844]	; 0x34c
	unknow_story[106].interval = 659;
 8007986:	edc3 6ad4 	vstr	s13, [r3, #848]	; 0x350
	unknow_story[106].waittime = 216;
 800798a:	f8a3 2354 	strh.w	r2, [r3, #852]	; 0x354
	unknow_story[107].interval = 659;
 800798e:	edc3 6ad6 	vstr	s13, [r3, #856]	; 0x358
	unknow_story[107].waittime = 456;
 8007992:	f8a3 035c 	strh.w	r0, [r3, #860]	; 0x35c
	unknow_story[108].interval = 587;
 8007996:	ed83 5ad8 	vstr	s10, [r3, #864]	; 0x360
	unknow_story[108].waittime = 456;
 800799a:	f8a3 0364 	strh.w	r0, [r3, #868]	; 0x364
	unknow_story[109].interval = 554;
 800799e:	ed83 7ada 	vstr	s14, [r3, #872]	; 0x368
	unknow_story[109].waittime = 456;
 80079a2:	f8a3 036c 	strh.w	r0, [r3, #876]	; 0x36c
	unknow_story[110].interval = 494;
 80079a6:	ed83 6adc 	vstr	s12, [r3, #880]	; 0x370
	unknow_story[110].waittime = 456;
 80079aa:	f8a3 0374 	strh.w	r0, [r3, #884]	; 0x374
	unknow_story[111].interval = 494;
 80079ae:	ed83 6ade 	vstr	s12, [r3, #888]	; 0x378
	unknow_story[111].waittime = 216;
 80079b2:	f8a3 237c 	strh.w	r2, [r3, #892]	; 0x37c
	unknow_story[112].interval = 554;
 80079b6:	ed83 7ae0 	vstr	s14, [r3, #896]	; 0x380
	unknow_story[112].waittime = 216;
 80079ba:	f8a3 2384 	strh.w	r2, [r3, #900]	; 0x384
	unknow_story[113].interval = 554;
 80079be:	ed83 7ae2 	vstr	s14, [r3, #904]	; 0x388
	unknow_story[113].waittime = 216;
 80079c2:	f8a3 238c 	strh.w	r2, [r3, #908]	; 0x38c
	unknow_story[114].interval = 554;
 80079c6:	ed83 7ae4 	vstr	s14, [r3, #912]	; 0x390
	unknow_story[114].waittime = 432;
 80079ca:	f8a3 1394 	strh.w	r1, [r3, #916]	; 0x394
 80079ce:	e01b      	b.n	8007a08 <inputunknow_story+0x41c>
 80079d0:	20000258 	.word	0x20000258
 80079d4:	43dc0000 	.word	0x43dc0000
 80079d8:	440a8000 	.word	0x440a8000
 80079dc:	43f70000 	.word	0x43f70000
 80079e0:	4424c000 	.word	0x4424c000
 80079e4:	4412c000 	.word	0x4412c000
 80079e8:	445c0000 	.word	0x445c0000
 80079ec:	444fc000 	.word	0x444fc000
 80079f0:	43930000 	.word	0x43930000
 80079f4:	43cf8000 	.word	0x43cf8000
 80079f8:	44390000 	.word	0x44390000
 80079fc:	43a50000 	.word	0x43a50000
 8007a00:	435c0000 	.word	0x435c0000
 8007a04:	44770000 	.word	0x44770000
	unknow_story[128].interval = 880;
 8007a08:	edcc 3a00 	vstr	s7, [ip]
	unknow_story[128].waittime = 1176;
 8007a0c:	f44f 6c93 	mov.w	ip, #1176	; 0x498
 8007a10:	f8a3 c404 	strh.w	ip, [r3, #1028]	; 0x404
	unknow_story[129].interval = 831;
 8007a14:	f503 6c81 	add.w	ip, r3, #1032	; 0x408
 8007a18:	edcc 2a00 	vstr	s5, [ip]
	unknow_story[130].interval = 740;
 8007a1c:	f503 6c82 	add.w	ip, r3, #1040	; 0x410
 8007a20:	ed8c 2a00 	vstr	s4, [ip]
	unknow_story[131].interval = 659;
 8007a24:	f503 6c83 	add.w	ip, r3, #1048	; 0x418
	unknow_story[115].interval = 554;
 8007a28:	ed83 7ae6 	vstr	s14, [r3, #920]	; 0x398
	unknow_story[115].waittime = 216;
 8007a2c:	f8a3 239c 	strh.w	r2, [r3, #924]	; 0x39c
	unknow_story[116].interval = 554;
 8007a30:	ed83 7ae8 	vstr	s14, [r3, #928]	; 0x3a0
	unknow_story[116].waittime = 216;
 8007a34:	f8a3 23a4 	strh.w	r2, [r3, #932]	; 0x3a4
	unknow_story[117].interval = 587;
 8007a38:	ed83 5aea 	vstr	s10, [r3, #936]	; 0x3a8
	unknow_story[117].waittime = 216;
 8007a3c:	f8a3 23ac 	strh.w	r2, [r3, #940]	; 0x3ac
	unknow_story[118].interval = 554;
 8007a40:	ed83 7aec 	vstr	s14, [r3, #944]	; 0x3b0
	unknow_story[118].waittime = 216;
 8007a44:	f8a3 23b4 	strh.w	r2, [r3, #948]	; 0x3b4
	unknow_story[119].interval = 554;
 8007a48:	ed83 7aee 	vstr	s14, [r3, #952]	; 0x3b8
	unknow_story[119].waittime = 216;
 8007a4c:	f8a3 23bc 	strh.w	r2, [r3, #956]	; 0x3bc
	unknow_story[120].interval = 554;
 8007a50:	ed83 7af0 	vstr	s14, [r3, #960]	; 0x3c0
	unknow_story[120].waittime = 216;
 8007a54:	f8a3 23c4 	strh.w	r2, [r3, #964]	; 0x3c4
	unknow_story[121].interval = 587;
 8007a58:	ed83 5af2 	vstr	s10, [r3, #968]	; 0x3c8
	unknow_story[121].waittime = 216;
 8007a5c:	f8a3 23cc 	strh.w	r2, [r3, #972]	; 0x3cc
	unknow_story[122].interval = 554;
 8007a60:	ed83 7af4 	vstr	s14, [r3, #976]	; 0x3d0
	unknow_story[122].waittime = 456;
 8007a64:	f8a3 03d4 	strh.w	r0, [r3, #980]	; 0x3d4
	unknow_story[123].interval = 494;
 8007a68:	ed83 6af6 	vstr	s12, [r3, #984]	; 0x3d8
	unknow_story[123].waittime = 672;
 8007a6c:	f8a3 63dc 	strh.w	r6, [r3, #988]	; 0x3dc
	unknow_story[124].interval = 440;
 8007a70:	edc3 7af8 	vstr	s15, [r3, #992]	; 0x3e0
	unknow_story[124].waittime = 864;
 8007a74:	f8a3 43e4 	strh.w	r4, [r3, #996]	; 0x3e4
	unknow_story[125].interval = 880;
 8007a78:	edc3 3afa 	vstr	s7, [r3, #1000]	; 0x3e8
	unknow_story[125].waittime = 864;
 8007a7c:	f8a3 43ec 	strh.w	r4, [r3, #1004]	; 0x3ec
	unknow_story[126].interval = 831;
 8007a80:	edc3 2afc 	vstr	s5, [r3, #1008]	; 0x3f0
	unknow_story[126].waittime = 864;
 8007a84:	f8a3 43f4 	strh.w	r4, [r3, #1012]	; 0x3f4
	unknow_story[127].interval = 880;
 8007a88:	edc3 3afe 	vstr	s7, [r3, #1016]	; 0x3f8
	unknow_story[127].waittime = 864;
 8007a8c:	f8a3 43fc 	strh.w	r4, [r3, #1020]	; 0x3fc
	unknow_story[129].waittime = 216;
 8007a90:	f8a3 240c 	strh.w	r2, [r3, #1036]	; 0x40c
	unknow_story[130].waittime = 216;
 8007a94:	f8a3 2414 	strh.w	r2, [r3, #1044]	; 0x414
	unknow_story[131].interval = 659;
 8007a98:	edcc 6a00 	vstr	s13, [ip]
	unknow_story[132].interval = 330;
 8007a9c:	f503 6c84 	add.w	ip, r3, #1056	; 0x420
 8007aa0:	edcc 5a00 	vstr	s11, [ip]
	unknow_story[133].interval = 330;
 8007aa4:	f503 6c85 	add.w	ip, r3, #1064	; 0x428
 8007aa8:	edcc 5a00 	vstr	s11, [ip]
	unknow_story[134].interval = 330;
 8007aac:	f503 6c86 	add.w	ip, r3, #1072	; 0x430
 8007ab0:	edcc 5a00 	vstr	s11, [ip]
	unknow_story[135].interval = 330;
 8007ab4:	f503 6c87 	add.w	ip, r3, #1080	; 0x438
 8007ab8:	edcc 5a00 	vstr	s11, [ip]
	unknow_story[136].interval = 330;
 8007abc:	f503 6c88 	add.w	ip, r3, #1088	; 0x440
 8007ac0:	edcc 5a00 	vstr	s11, [ip]
	unknow_story[137].interval = 330;
 8007ac4:	f503 6c89 	add.w	ip, r3, #1096	; 0x448
 8007ac8:	edcc 5a00 	vstr	s11, [ip]
	unknow_story[138].interval = 330;
 8007acc:	f503 6c8a 	add.w	ip, r3, #1104	; 0x450
 8007ad0:	edcc 5a00 	vstr	s11, [ip]
	unknow_story[139].interval = 294;
 8007ad4:	f503 6c8b 	add.w	ip, r3, #1112	; 0x458
 8007ad8:	ed8c 4a00 	vstr	s8, [ip]
	unknow_story[140].interval = 277;
 8007adc:	f503 6c8c 	add.w	ip, r3, #1120	; 0x460
 8007ae0:	f8df a750 	ldr.w	sl, [pc, #1872]	; 8008234 <inputunknow_story+0xc48>
 8007ae4:	f8cc a000 	str.w	sl, [ip]
	unknow_story[141].interval = 247;
 8007ae8:	f503 6c8d 	add.w	ip, r3, #1128	; 0x468
 8007aec:	f8df b748 	ldr.w	fp, [pc, #1864]	; 8008238 <inputunknow_story+0xc4c>
 8007af0:	f8cc b000 	str.w	fp, [ip]
	unknow_story[142].interval = 247;
 8007af4:	f503 6c8e 	add.w	ip, r3, #1136	; 0x470
	unknow_story[131].waittime = 1968;
 8007af8:	f44f 68f6 	mov.w	r8, #1968	; 0x7b0
	unknow_story[142].interval = 247;
 8007afc:	f8cc b000 	str.w	fp, [ip]
	unknow_story[143].interval = 277;
 8007b00:	f503 6c8f 	add.w	ip, r3, #1144	; 0x478
	unknow_story[131].waittime = 1968;
 8007b04:	f8a3 841c 	strh.w	r8, [r3, #1052]	; 0x41c
	unknow_story[143].interval = 277;
 8007b08:	f8cc a000 	str.w	sl, [ip]
	unknow_story[144].interval = 277;
 8007b0c:	f503 6c90 	add.w	ip, r3, #1152	; 0x480
	unknow_story[132].waittime = 216;
 8007b10:	f8a3 2424 	strh.w	r2, [r3, #1060]	; 0x424
	unknow_story[144].interval = 277;
 8007b14:	f8cc a000 	str.w	sl, [ip]
	unknow_story[145].interval = 277;
 8007b18:	f503 6c91 	add.w	ip, r3, #1160	; 0x488
	unknow_story[133].waittime = 216;
 8007b1c:	f8a3 242c 	strh.w	r2, [r3, #1068]	; 0x42c
	unknow_story[145].interval = 277;
 8007b20:	f8cc a000 	str.w	sl, [ip]
	unknow_story[146].interval = 277;
 8007b24:	f503 6c92 	add.w	ip, r3, #1168	; 0x490
	unknow_story[134].waittime = 216;
 8007b28:	f8a3 2434 	strh.w	r2, [r3, #1076]	; 0x434
	unknow_story[146].interval = 277;
 8007b2c:	f8cc a000 	str.w	sl, [ip]
	unknow_story[147].interval = 294;
 8007b30:	f503 6c93 	add.w	ip, r3, #1176	; 0x498
 8007b34:	ed8c 4a00 	vstr	s8, [ip]
	unknow_story[148].interval = 277;
 8007b38:	f503 6c94 	add.w	ip, r3, #1184	; 0x4a0
	unknow_story[135].waittime = 456;
 8007b3c:	f8a3 043c 	strh.w	r0, [r3, #1084]	; 0x43c
	unknow_story[136].waittime = 456;
 8007b40:	f8a3 0444 	strh.w	r0, [r3, #1092]	; 0x444
	unknow_story[137].waittime = 216;
 8007b44:	f8a3 244c 	strh.w	r2, [r3, #1100]	; 0x44c
	unknow_story[138].waittime = 216;
 8007b48:	f8a3 2454 	strh.w	r2, [r3, #1108]	; 0x454
	unknow_story[139].waittime = 456;
 8007b4c:	f8a3 045c 	strh.w	r0, [r3, #1116]	; 0x45c
	unknow_story[140].waittime = 456;
 8007b50:	f8a3 0464 	strh.w	r0, [r3, #1124]	; 0x464
	unknow_story[141].waittime = 456;
 8007b54:	f8a3 046c 	strh.w	r0, [r3, #1132]	; 0x46c
	unknow_story[142].waittime = 216;
 8007b58:	f8a3 2474 	strh.w	r2, [r3, #1140]	; 0x474
	unknow_story[143].waittime = 432;
 8007b5c:	f8a3 147c 	strh.w	r1, [r3, #1148]	; 0x47c
	unknow_story[144].waittime = 432;
 8007b60:	f8a3 1484 	strh.w	r1, [r3, #1156]	; 0x484
	unknow_story[145].waittime = 216;
 8007b64:	f8a3 248c 	strh.w	r2, [r3, #1164]	; 0x48c
	unknow_story[146].waittime = 216;
 8007b68:	f8a3 2494 	strh.w	r2, [r3, #1172]	; 0x494
	unknow_story[147].waittime = 216;
 8007b6c:	f8a3 249c 	strh.w	r2, [r3, #1180]	; 0x49c
	unknow_story[148].interval = 277;
 8007b70:	f8cc a000 	str.w	sl, [ip]
	unknow_story[149].interval = 277;
 8007b74:	f503 6c95 	add.w	ip, r3, #1192	; 0x4a8
	unknow_story[164].waittime = 216;
	unknow_story[165].interval = 330;
	unknow_story[165].waittime = 216;
	unknow_story[166].interval = 247;
	unknow_story[166].waittime = 240;
	unknow_story[167].interval = 415;
 8007b78:	f503 69a7 	add.w	r9, r3, #1336	; 0x538
	unknow_story[149].interval = 277;
 8007b7c:	f8cc a000 	str.w	sl, [ip]
	unknow_story[150].interval = 247;
 8007b80:	f503 6c96 	add.w	ip, r3, #1200	; 0x4b0
	unknow_story[148].waittime = 216;
 8007b84:	f8a3 24a4 	strh.w	r2, [r3, #1188]	; 0x4a4
	unknow_story[150].interval = 247;
 8007b88:	f8cc b000 	str.w	fp, [ip]
	unknow_story[151].interval = 247;
 8007b8c:	f503 6c97 	add.w	ip, r3, #1208	; 0x4b8
	unknow_story[149].waittime = 216;
 8007b90:	f8a3 24ac 	strh.w	r2, [r3, #1196]	; 0x4ac
	unknow_story[151].interval = 247;
 8007b94:	f8cc b000 	str.w	fp, [ip]
	unknow_story[152].interval = 247;
 8007b98:	f503 6c98 	add.w	ip, r3, #1216	; 0x4c0
	unknow_story[150].waittime = 216;
 8007b9c:	f8a3 24b4 	strh.w	r2, [r3, #1204]	; 0x4b4
	unknow_story[152].interval = 247;
 8007ba0:	f8cc b000 	str.w	fp, [ip]
	unknow_story[153].interval = 220;
 8007ba4:	f503 6c99 	add.w	ip, r3, #1224	; 0x4c8
 8007ba8:	ed8c 3a00 	vstr	s6, [ip]
	unknow_story[154].interval = 220;
 8007bac:	f503 6c9a 	add.w	ip, r3, #1232	; 0x4d0
 8007bb0:	ed8c 3a00 	vstr	s6, [ip]
	unknow_story[155].interval = 440;
 8007bb4:	f503 6c9b 	add.w	ip, r3, #1240	; 0x4d8
 8007bb8:	edcc 7a00 	vstr	s15, [ip]
	unknow_story[156].interval = 220;
 8007bbc:	f503 6c9c 	add.w	ip, r3, #1248	; 0x4e0
 8007bc0:	ed8c 3a00 	vstr	s6, [ip]
	unknow_story[157].interval = 277;
 8007bc4:	f503 6c9d 	add.w	ip, r3, #1256	; 0x4e8
	unknow_story[151].waittime = 216;
 8007bc8:	f8a3 24bc 	strh.w	r2, [r3, #1212]	; 0x4bc
	unknow_story[157].interval = 277;
 8007bcc:	f8cc a000 	str.w	sl, [ip]
	unknow_story[157].waittime = 504;
 8007bd0:	f44f 7cfc 	mov.w	ip, #504	; 0x1f8
 8007bd4:	f8a3 c4ec 	strh.w	ip, [r3, #1260]	; 0x4ec
	unknow_story[158].interval = 440;
 8007bd8:	f503 6c9e 	add.w	ip, r3, #1264	; 0x4f0
 8007bdc:	edcc 7a00 	vstr	s15, [ip]
	unknow_story[159].interval = 330;
 8007be0:	f503 6c9f 	add.w	ip, r3, #1272	; 0x4f8
 8007be4:	edcc 5a00 	vstr	s11, [ip]
	unknow_story[160].interval = 330;
 8007be8:	f503 6ca0 	add.w	ip, r3, #1280	; 0x500
 8007bec:	edcc 5a00 	vstr	s11, [ip]
	unknow_story[160].waittime = 480;
 8007bf0:	f44f 7cf0 	mov.w	ip, #480	; 0x1e0
 8007bf4:	f8a3 c504 	strh.w	ip, [r3, #1284]	; 0x504
	unknow_story[161].interval = 440;
 8007bf8:	f503 6ca1 	add.w	ip, r3, #1288	; 0x508
 8007bfc:	edcc 7a00 	vstr	s15, [ip]
	unknow_story[162].interval = 330;
 8007c00:	eb03 0c07 	add.w	ip, r3, r7
 8007c04:	edcc 5a00 	vstr	s11, [ip]
	unknow_story[163].interval = 277;
 8007c08:	f503 6ca3 	add.w	ip, r3, #1304	; 0x518
	unknow_story[152].waittime = 456;
 8007c0c:	f8a3 04c4 	strh.w	r0, [r3, #1220]	; 0x4c4
	unknow_story[163].interval = 277;
 8007c10:	f8cc a000 	str.w	sl, [ip]
	unknow_story[163].waittime = 360;
 8007c14:	f44f 7cb4 	mov.w	ip, #360	; 0x168
 8007c18:	f8a3 c51c 	strh.w	ip, [r3, #1308]	; 0x51c
	unknow_story[164].interval = 440;
 8007c1c:	f503 6ca4 	add.w	ip, r3, #1312	; 0x520
	unknow_story[153].waittime = 672;
 8007c20:	f8a3 64cc 	strh.w	r6, [r3, #1228]	; 0x4cc
	unknow_story[154].waittime = 456;
 8007c24:	f8a3 04d4 	strh.w	r0, [r3, #1236]	; 0x4d4
	unknow_story[155].waittime = 216;
 8007c28:	f8a3 24dc 	strh.w	r2, [r3, #1244]	; 0x4dc
	unknow_story[156].waittime = 216;
 8007c2c:	f8a3 24e4 	strh.w	r2, [r3, #1252]	; 0x4e4
	unknow_story[158].waittime = 216;
 8007c30:	f8a3 24f4 	strh.w	r2, [r3, #1268]	; 0x4f4
	unknow_story[159].waittime = 216;
 8007c34:	f8a3 24fc 	strh.w	r2, [r3, #1276]	; 0x4fc
	unknow_story[161].waittime = 216;
 8007c38:	f8a3 250c 	strh.w	r2, [r3, #1292]	; 0x50c
	unknow_story[162].waittime = 216;
 8007c3c:	f8a3 2514 	strh.w	r2, [r3, #1300]	; 0x514
	unknow_story[164].interval = 440;
 8007c40:	edcc 7a00 	vstr	s15, [ip]
	unknow_story[167].interval = 415;
 8007c44:	edc9 4a00 	vstr	s9, [r9]
	unknow_story[167].waittime = 216;
	unknow_story[168].interval = 247;
 8007c48:	f503 69a8 	add.w	r9, r3, #1344	; 0x540
	unknow_story[165].interval = 330;
 8007c4c:	f503 6ca5 	add.w	ip, r3, #1320	; 0x528
	unknow_story[168].interval = 247;
 8007c50:	f8c9 b000 	str.w	fp, [r9]
	unknow_story[168].waittime = 216;
	unknow_story[169].interval = 330;
 8007c54:	f503 69a9 	add.w	r9, r3, #1352	; 0x548
 8007c58:	edc9 5a00 	vstr	s11, [r9]
	unknow_story[169].waittime = 216;
	unknow_story[170].interval = 277;
 8007c5c:	f503 69aa 	add.w	r9, r3, #1360	; 0x550
	unknow_story[165].interval = 330;
 8007c60:	edcc 5a00 	vstr	s11, [ip]
	unknow_story[166].interval = 247;
 8007c64:	f503 6ca6 	add.w	ip, r3, #1328	; 0x530
	unknow_story[170].interval = 277;
 8007c68:	f8c9 a000 	str.w	sl, [r9]
	unknow_story[170].waittime = 240;
	unknow_story[171].interval = 415;
 8007c6c:	f503 69ab 	add.w	r9, r3, #1368	; 0x558
 8007c70:	edc9 4a00 	vstr	s9, [r9]
	unknow_story[166].interval = 247;
 8007c74:	f8cc b000 	str.w	fp, [ip]
	unknow_story[171].waittime = 216;
	unknow_story[172].interval = 247;
 8007c78:	f503 69ac 	add.w	r9, r3, #1376	; 0x560
	unknow_story[166].waittime = 240;
 8007c7c:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
 8007c80:	f8a3 c534 	strh.w	ip, [r3, #1332]	; 0x534
	unknow_story[170].waittime = 240;
 8007c84:	f8a3 c554 	strh.w	ip, [r3, #1364]	; 0x554
	unknow_story[172].waittime = 216;
	unknow_story[173].interval = 330;
	unknow_story[173].waittime = 216;
	unknow_story[174].interval = 247;
	unknow_story[174].waittime = 240;
 8007c88:	f8a3 c574 	strh.w	ip, [r3, #1396]	; 0x574
	unknow_story[175].interval = 415;
	unknow_story[175].waittime = 216;
	unknow_story[176].interval = 247;
	unknow_story[176].waittime = 240;
 8007c8c:	f8a3 c584 	strh.w	ip, [r3, #1412]	; 0x584
	unknow_story[177].interval = 330;
 8007c90:	f503 6cb1 	add.w	ip, r3, #1416	; 0x588
	unknow_story[172].interval = 247;
 8007c94:	f8c9 b000 	str.w	fp, [r9]
	unknow_story[177].interval = 330;
 8007c98:	edcc 5a00 	vstr	s11, [ip]
	unknow_story[173].interval = 330;
 8007c9c:	f503 69ad 	add.w	r9, r3, #1384	; 0x568
	unknow_story[177].waittime = 216;
	unknow_story[178].interval = 247;
 8007ca0:	f503 6cb2 	add.w	ip, r3, #1424	; 0x590
	unknow_story[173].interval = 330;
 8007ca4:	edc9 5a00 	vstr	s11, [r9]
	unknow_story[174].interval = 247;
 8007ca8:	f503 69ae 	add.w	r9, r3, #1392	; 0x570
	unknow_story[178].interval = 247;
 8007cac:	f8cc b000 	str.w	fp, [ip]
	unknow_story[178].waittime = 216;
	unknow_story[179].interval = 415;
 8007cb0:	f503 6cb3 	add.w	ip, r3, #1432	; 0x598
	unknow_story[174].interval = 247;
 8007cb4:	f8c9 b000 	str.w	fp, [r9]
	unknow_story[179].interval = 415;
 8007cb8:	edcc 4a00 	vstr	s9, [ip]
	unknow_story[175].interval = 415;
 8007cbc:	f503 69af 	add.w	r9, r3, #1400	; 0x578
	unknow_story[179].waittime = 216;
	unknow_story[180].interval = 247;
 8007cc0:	f503 6cb4 	add.w	ip, r3, #1440	; 0x5a0
	unknow_story[175].interval = 415;
 8007cc4:	edc9 4a00 	vstr	s9, [r9]
	unknow_story[176].interval = 247;
 8007cc8:	f503 69b0 	add.w	r9, r3, #1408	; 0x580
	unknow_story[180].interval = 247;
 8007ccc:	f8cc b000 	str.w	fp, [ip]
	unknow_story[180].waittime = 216;
	unknow_story[181].interval = 294;
 8007cd0:	f503 6cb5 	add.w	ip, r3, #1448	; 0x5a8
	unknow_story[164].waittime = 216;
 8007cd4:	f8a3 2524 	strh.w	r2, [r3, #1316]	; 0x524
	unknow_story[165].waittime = 216;
 8007cd8:	f8a3 252c 	strh.w	r2, [r3, #1324]	; 0x52c
	unknow_story[167].waittime = 216;
 8007cdc:	f8a3 253c 	strh.w	r2, [r3, #1340]	; 0x53c
	unknow_story[168].waittime = 216;
 8007ce0:	f8a3 2544 	strh.w	r2, [r3, #1348]	; 0x544
	unknow_story[169].waittime = 216;
 8007ce4:	f8a3 254c 	strh.w	r2, [r3, #1356]	; 0x54c
	unknow_story[171].waittime = 216;
 8007ce8:	f8a3 255c 	strh.w	r2, [r3, #1372]	; 0x55c
	unknow_story[172].waittime = 216;
 8007cec:	f8a3 2564 	strh.w	r2, [r3, #1380]	; 0x564
	unknow_story[173].waittime = 216;
 8007cf0:	f8a3 256c 	strh.w	r2, [r3, #1388]	; 0x56c
	unknow_story[175].waittime = 216;
 8007cf4:	f8a3 257c 	strh.w	r2, [r3, #1404]	; 0x57c
	unknow_story[176].interval = 247;
 8007cf8:	f8c9 b000 	str.w	fp, [r9]
	unknow_story[177].waittime = 216;
 8007cfc:	f8a3 258c 	strh.w	r2, [r3, #1420]	; 0x58c
	unknow_story[178].waittime = 216;
 8007d00:	f8a3 2594 	strh.w	r2, [r3, #1428]	; 0x594
	unknow_story[179].waittime = 216;
 8007d04:	f8a3 259c 	strh.w	r2, [r3, #1436]	; 0x59c
	unknow_story[180].waittime = 216;
 8007d08:	f8a3 25a4 	strh.w	r2, [r3, #1444]	; 0x5a4
	unknow_story[181].interval = 294;
 8007d0c:	ed8c 4a00 	vstr	s8, [ip]
	unknow_story[181].waittime = 216;
	unknow_story[182].interval = 294;
 8007d10:	f503 6cb6 	add.w	ip, r3, #1456	; 0x5b0
 8007d14:	ed8c 4a00 	vstr	s8, [ip]
	unknow_story[182].waittime = 216;
	unknow_story[183].interval = 294;
 8007d18:	f503 6cb7 	add.w	ip, r3, #1464	; 0x5b8
 8007d1c:	ed8c 4a00 	vstr	s8, [ip]
	unknow_story[183].waittime = 216;
	unknow_story[184].interval = 294;
 8007d20:	f503 6cb8 	add.w	ip, r3, #1472	; 0x5c0
 8007d24:	ed8c 4a00 	vstr	s8, [ip]
	unknow_story[184].waittime = 216;
	unknow_story[185].interval = 294;
 8007d28:	f503 6cb9 	add.w	ip, r3, #1480	; 0x5c8
 8007d2c:	ed8c 4a00 	vstr	s8, [ip]
	unknow_story[185].waittime = 216;
	unknow_story[186].interval = 294;
 8007d30:	f503 6cba 	add.w	ip, r3, #1488	; 0x5d0
 8007d34:	ed8c 4a00 	vstr	s8, [ip]
	unknow_story[186].waittime = 216;
	unknow_story[187].interval = 294;
 8007d38:	f503 6cbb 	add.w	ip, r3, #1496	; 0x5d8
 8007d3c:	ed8c 4a00 	vstr	s8, [ip]
	unknow_story[187].waittime = 216;
	unknow_story[188].interval = 294;
 8007d40:	f503 6cbc 	add.w	ip, r3, #1504	; 0x5e0
 8007d44:	ed8c 4a00 	vstr	s8, [ip]
	unknow_story[188].waittime = 216;
	unknow_story[189].interval = 277;
 8007d48:	f503 6cbd 	add.w	ip, r3, #1512	; 0x5e8
	unknow_story[181].waittime = 216;
 8007d4c:	f8a3 25ac 	strh.w	r2, [r3, #1452]	; 0x5ac
	unknow_story[189].interval = 277;
 8007d50:	f8cc a000 	str.w	sl, [ip]
	unknow_story[189].waittime = 216;
	unknow_story[190].interval = 277;
 8007d54:	f503 6cbe 	add.w	ip, r3, #1520	; 0x5f0
	unknow_story[182].waittime = 216;
 8007d58:	f8a3 25b4 	strh.w	r2, [r3, #1460]	; 0x5b4
	unknow_story[190].interval = 277;
 8007d5c:	f8cc a000 	str.w	sl, [ip]
	unknow_story[190].waittime = 216;
	unknow_story[191].interval = 277;
 8007d60:	f503 6cbf 	add.w	ip, r3, #1528	; 0x5f8
	unknow_story[183].waittime = 216;
 8007d64:	f8a3 25bc 	strh.w	r2, [r3, #1468]	; 0x5bc
	unknow_story[191].interval = 277;
 8007d68:	f8cc a000 	str.w	sl, [ip]
	unknow_story[191].waittime = 216;
	unknow_story[192].interval = 277;
 8007d6c:	f503 6cc0 	add.w	ip, r3, #1536	; 0x600
	unknow_story[184].waittime = 216;
 8007d70:	f8a3 25c4 	strh.w	r2, [r3, #1476]	; 0x5c4
	unknow_story[192].interval = 277;
 8007d74:	f8cc a000 	str.w	sl, [ip]
	unknow_story[192].waittime = 216;
	unknow_story[193].interval = 247;
 8007d78:	f503 6cc1 	add.w	ip, r3, #1544	; 0x608
	unknow_story[185].waittime = 216;
 8007d7c:	f8a3 25cc 	strh.w	r2, [r3, #1484]	; 0x5cc
	unknow_story[193].interval = 247;
 8007d80:	f8cc b000 	str.w	fp, [ip]
	unknow_story[193].waittime = 216;
	unknow_story[194].interval = 247;
 8007d84:	f503 6cc2 	add.w	ip, r3, #1552	; 0x610
	unknow_story[186].waittime = 216;
 8007d88:	f8a3 25d4 	strh.w	r2, [r3, #1492]	; 0x5d4
	unknow_story[194].interval = 247;
 8007d8c:	f8cc b000 	str.w	fp, [ip]
	unknow_story[194].waittime = 216;
	unknow_story[195].interval = 247;
 8007d90:	f503 6cc3 	add.w	ip, r3, #1560	; 0x618
	unknow_story[187].waittime = 216;
 8007d94:	f8a3 25dc 	strh.w	r2, [r3, #1500]	; 0x5dc
	unknow_story[195].interval = 247;
 8007d98:	f8cc b000 	str.w	fp, [ip]
	unknow_story[195].waittime = 216;
	unknow_story[196].interval = 247;
 8007d9c:	f503 6cc4 	add.w	ip, r3, #1568	; 0x620
	unknow_story[188].waittime = 216;
 8007da0:	f8a3 25e4 	strh.w	r2, [r3, #1508]	; 0x5e4
	unknow_story[196].interval = 247;
 8007da4:	f8cc b000 	str.w	fp, [ip]
	unknow_story[196].waittime = 216;
	unknow_story[197].interval = 440;
 8007da8:	f503 6cc5 	add.w	ip, r3, #1576	; 0x628
	unknow_story[189].waittime = 216;
 8007dac:	f8a3 25ec 	strh.w	r2, [r3, #1516]	; 0x5ec
	unknow_story[190].waittime = 216;
 8007db0:	f8a3 25f4 	strh.w	r2, [r3, #1524]	; 0x5f4
	unknow_story[191].waittime = 216;
 8007db4:	f8a3 25fc 	strh.w	r2, [r3, #1532]	; 0x5fc
	unknow_story[192].waittime = 216;
 8007db8:	f8a3 2604 	strh.w	r2, [r3, #1540]	; 0x604
	unknow_story[193].waittime = 216;
 8007dbc:	f8a3 260c 	strh.w	r2, [r3, #1548]	; 0x60c
	unknow_story[194].waittime = 216;
 8007dc0:	f8a3 2614 	strh.w	r2, [r3, #1556]	; 0x614
	unknow_story[195].waittime = 216;
 8007dc4:	f8a3 261c 	strh.w	r2, [r3, #1564]	; 0x61c
	unknow_story[196].waittime = 216;
 8007dc8:	f8a3 2624 	strh.w	r2, [r3, #1572]	; 0x624
	unknow_story[198].waittime = 432;
	unknow_story[199].interval = 440;
	unknow_story[199].waittime = 432;
	unknow_story[200].interval = 330;
	unknow_story[200].waittime = 912;
	unknow_story[201].interval = 294;
 8007dcc:	f503 69c9 	add.w	r9, r3, #1608	; 0x648
	unknow_story[197].interval = 440;
 8007dd0:	edcc 7a00 	vstr	s15, [ip]
	unknow_story[198].interval = 415;
 8007dd4:	f503 6cc6 	add.w	ip, r3, #1584	; 0x630
 8007dd8:	edcc 4a00 	vstr	s9, [ip]
	unknow_story[201].interval = 294;
 8007ddc:	ed89 4a00 	vstr	s8, [r9]
	unknow_story[199].interval = 440;
 8007de0:	f503 6cc7 	add.w	ip, r3, #1592	; 0x638
	unknow_story[201].waittime = 432;
	unknow_story[202].interval = 277;
 8007de4:	f503 69ca 	add.w	r9, r3, #1616	; 0x650
	unknow_story[199].interval = 440;
 8007de8:	edcc 7a00 	vstr	s15, [ip]
	unknow_story[200].interval = 330;
 8007dec:	f503 6cc8 	add.w	ip, r3, #1600	; 0x640
 8007df0:	edcc 5a00 	vstr	s11, [ip]
	unknow_story[202].interval = 277;
 8007df4:	f8c9 a000 	str.w	sl, [r9]
	unknow_story[200].waittime = 912;
 8007df8:	f44f 7c64 	mov.w	ip, #912	; 0x390
	unknow_story[202].waittime = 432;
	unknow_story[203].interval = 294;
 8007dfc:	f503 69cb 	add.w	r9, r3, #1624	; 0x658
 8007e00:	ed89 4a00 	vstr	s8, [r9]
	unknow_story[200].waittime = 912;
 8007e04:	f8a3 c644 	strh.w	ip, [r3, #1604]	; 0x644
	unknow_story[203].waittime = 432;
	unknow_story[204].interval = 330;
 8007e08:	f503 69cc 	add.w	r9, r3, #1632	; 0x660
	unknow_story[205].interval = 220;
	unknow_story[205].waittime = 432;
	unknow_story[206].interval = 220;
	unknow_story[206].waittime = 432;
	unknow_story[207].interval = 294;
	unknow_story[207].waittime = 912;
 8007e0c:	f8a3 c67c 	strh.w	ip, [r3, #1660]	; 0x67c
	unknow_story[208].interval = 277;
 8007e10:	f503 6cd0 	add.w	ip, r3, #1664	; 0x680
	unknow_story[204].interval = 330;
 8007e14:	edc9 5a00 	vstr	s11, [r9]
	unknow_story[205].interval = 220;
 8007e18:	f503 69cd 	add.w	r9, r3, #1640	; 0x668
	unknow_story[208].interval = 277;
 8007e1c:	f8cc a000 	str.w	sl, [ip]
	unknow_story[205].interval = 220;
 8007e20:	ed89 3a00 	vstr	s6, [r9]
	unknow_story[208].waittime = 432;
	unknow_story[209].interval = 220;
 8007e24:	f503 6cd1 	add.w	ip, r3, #1672	; 0x688
	unknow_story[206].interval = 220;
 8007e28:	f503 69ce 	add.w	r9, r3, #1648	; 0x670
	unknow_story[209].interval = 220;
 8007e2c:	ed8c 3a00 	vstr	s6, [ip]
	unknow_story[206].interval = 220;
 8007e30:	ed89 3a00 	vstr	s6, [r9]
	unknow_story[209].waittime = 864;
	unknow_story[210].interval = 370;
 8007e34:	ed9f 3afe 	vldr	s6, [pc, #1016]	; 8008230 <inputunknow_story+0xc44>
	unknow_story[197].waittime = 432;
 8007e38:	f8a3 162c 	strh.w	r1, [r3, #1580]	; 0x62c
	unknow_story[210].interval = 370;
 8007e3c:	f503 6cd2 	add.w	ip, r3, #1680	; 0x690
 8007e40:	ed8c 3a00 	vstr	s6, [ip]
	unknow_story[210].waittime = 1728;
	unknow_story[211].interval = 415;
 8007e44:	f503 6cd3 	add.w	ip, r3, #1688	; 0x698
 8007e48:	edcc 4a00 	vstr	s9, [ip]
	unknow_story[211].waittime = 864;
	unknow_story[212].interval = 330;
 8007e4c:	f503 6cd4 	add.w	ip, r3, #1696	; 0x6a0
 8007e50:	edcc 5a00 	vstr	s11, [ip]
	unknow_story[207].interval = 294;
 8007e54:	f503 69cf 	add.w	r9, r3, #1656	; 0x678
	unknow_story[212].waittime = 864;
	unknow_story[213].interval = 440;
 8007e58:	f503 6cd5 	add.w	ip, r3, #1704	; 0x6a8
	unknow_story[207].interval = 294;
 8007e5c:	ed89 4a00 	vstr	s8, [r9]
	unknow_story[213].interval = 440;
 8007e60:	edcc 7a00 	vstr	s15, [ip]
	unknow_story[213].waittime = 1440;
	unknow_story[214].interval = 440;
 8007e64:	f503 69d6 	add.w	r9, r3, #1712	; 0x6b0
	unknow_story[213].waittime = 1440;
 8007e68:	f44f 6cb4 	mov.w	ip, #1440	; 0x5a0
	unknow_story[198].waittime = 432;
 8007e6c:	f8a3 1634 	strh.w	r1, [r3, #1588]	; 0x634
	unknow_story[199].waittime = 432;
 8007e70:	f8a3 163c 	strh.w	r1, [r3, #1596]	; 0x63c
	unknow_story[201].waittime = 432;
 8007e74:	f8a3 164c 	strh.w	r1, [r3, #1612]	; 0x64c
	unknow_story[202].waittime = 432;
 8007e78:	f8a3 1654 	strh.w	r1, [r3, #1620]	; 0x654
	unknow_story[203].waittime = 432;
 8007e7c:	f8a3 165c 	strh.w	r1, [r3, #1628]	; 0x65c
	unknow_story[204].waittime = 432;
 8007e80:	f8a3 1664 	strh.w	r1, [r3, #1636]	; 0x664
	unknow_story[205].waittime = 432;
 8007e84:	f8a3 166c 	strh.w	r1, [r3, #1644]	; 0x66c
	unknow_story[206].waittime = 432;
 8007e88:	f8a3 1674 	strh.w	r1, [r3, #1652]	; 0x674
	unknow_story[208].waittime = 432;
 8007e8c:	f8a3 1684 	strh.w	r1, [r3, #1668]	; 0x684
	unknow_story[209].waittime = 864;
 8007e90:	f8a3 468c 	strh.w	r4, [r3, #1676]	; 0x68c
	unknow_story[210].waittime = 1728;
 8007e94:	f8a3 e694 	strh.w	lr, [r3, #1684]	; 0x694
	unknow_story[211].waittime = 864;
 8007e98:	f8a3 469c 	strh.w	r4, [r3, #1692]	; 0x69c
	unknow_story[212].waittime = 864;
 8007e9c:	f8a3 46a4 	strh.w	r4, [r3, #1700]	; 0x6a4
	unknow_story[213].waittime = 1440;
 8007ea0:	f8a3 c6ac 	strh.w	ip, [r3, #1708]	; 0x6ac
	unknow_story[214].interval = 440;
 8007ea4:	edc9 7a00 	vstr	s15, [r9]
	unknow_story[214].waittime = 216;
	unknow_story[215].interval = 494;
 8007ea8:	f503 69d7 	add.w	r9, r3, #1720	; 0x6b8
 8007eac:	ed89 6a00 	vstr	s12, [r9]
	unknow_story[215].waittime = 216;
	unknow_story[216].interval = 554;
 8007eb0:	eb03 090e 	add.w	r9, r3, lr
 8007eb4:	ed89 7a00 	vstr	s14, [r9]
	unknow_story[216].waittime = 432;
	unknow_story[217].interval = 494;
 8007eb8:	f503 69d9 	add.w	r9, r3, #1736	; 0x6c8
 8007ebc:	ed89 6a00 	vstr	s12, [r9]
	unknow_story[217].waittime = 216;
	unknow_story[218].interval = 587;
 8007ec0:	f503 69da 	add.w	r9, r3, #1744	; 0x6d0
 8007ec4:	ed89 5a00 	vstr	s10, [r9]
	unknow_story[218].waittime = 456;
	unknow_story[219].interval = 554;
 8007ec8:	f503 69db 	add.w	r9, r3, #1752	; 0x6d8
 8007ecc:	ed89 7a00 	vstr	s14, [r9]
	unknow_story[219].waittime = 456;
	unknow_story[220].interval = 440;
	unknow_story[220].waittime = 1536;
	unknow_story[221].interval = 330;
 8007ed0:	f503 6add 	add.w	sl, r3, #1768	; 0x6e8
	unknow_story[220].interval = 440;
 8007ed4:	f503 69dc 	add.w	r9, r3, #1760	; 0x6e0
	unknow_story[221].interval = 330;
 8007ed8:	edca 5a00 	vstr	s11, [sl]
	unknow_story[220].interval = 440;
 8007edc:	edc9 7a00 	vstr	s15, [r9]
	unknow_story[221].waittime = 432;
	unknow_story[222].interval = 587;
 8007ee0:	f503 6ade 	add.w	sl, r3, #1776	; 0x6f0
	unknow_story[220].waittime = 1536;
 8007ee4:	f44f 69c0 	mov.w	r9, #1536	; 0x600
	unknow_story[222].interval = 587;
 8007ee8:	ed8a 5a00 	vstr	s10, [sl]
	unknow_story[220].waittime = 1536;
 8007eec:	f8a3 96e4 	strh.w	r9, [r3, #1764]	; 0x6e4
	unknow_story[222].waittime = 432;
	unknow_story[223].interval = 554;
 8007ef0:	f503 6adf 	add.w	sl, r3, #1784	; 0x6f8
	unknow_story[224].interval = 494;
	unknow_story[224].waittime = 456;
	unknow_story[225].interval = 440;
	unknow_story[225].waittime = 456;
	unknow_story[226].interval = 494;
	unknow_story[226].waittime = 1536;
 8007ef4:	f8a3 9714 	strh.w	r9, [r3, #1812]	; 0x714
	unknow_story[227].interval = 330;
 8007ef8:	f503 69e3 	add.w	r9, r3, #1816	; 0x718
	unknow_story[223].interval = 554;
 8007efc:	ed8a 7a00 	vstr	s14, [sl]
	unknow_story[227].interval = 330;
 8007f00:	edc9 5a00 	vstr	s11, [r9]
	unknow_story[224].interval = 494;
 8007f04:	f503 6ae0 	add.w	sl, r3, #1792	; 0x700
	unknow_story[227].waittime = 432;
	unknow_story[228].interval = 554;
 8007f08:	f503 69e4 	add.w	r9, r3, #1824	; 0x720
	unknow_story[224].interval = 494;
 8007f0c:	ed8a 6a00 	vstr	s12, [sl]
	unknow_story[228].interval = 554;
 8007f10:	ed89 7a00 	vstr	s14, [r9]
	unknow_story[225].interval = 440;
 8007f14:	f503 6ae1 	add.w	sl, r3, #1800	; 0x708
	unknow_story[228].waittime = 432;
	unknow_story[229].interval = 494;
 8007f18:	f503 69e5 	add.w	r9, r3, #1832	; 0x728
	unknow_story[225].interval = 440;
 8007f1c:	edca 7a00 	vstr	s15, [sl]
	unknow_story[229].interval = 494;
 8007f20:	ed89 6a00 	vstr	s12, [r9]
	unknow_story[226].interval = 494;
 8007f24:	f503 6ae2 	add.w	sl, r3, #1808	; 0x710
	unknow_story[229].waittime = 216;
	unknow_story[230].interval = 440;
 8007f28:	f503 69e6 	add.w	r9, r3, #1840	; 0x730
	unknow_story[214].waittime = 216;
 8007f2c:	f8a3 26b4 	strh.w	r2, [r3, #1716]	; 0x6b4
	unknow_story[215].waittime = 216;
 8007f30:	f8a3 26bc 	strh.w	r2, [r3, #1724]	; 0x6bc
	unknow_story[216].waittime = 432;
 8007f34:	f8a3 16c4 	strh.w	r1, [r3, #1732]	; 0x6c4
	unknow_story[217].waittime = 216;
 8007f38:	f8a3 26cc 	strh.w	r2, [r3, #1740]	; 0x6cc
	unknow_story[218].waittime = 456;
 8007f3c:	f8a3 06d4 	strh.w	r0, [r3, #1748]	; 0x6d4
	unknow_story[219].waittime = 456;
 8007f40:	f8a3 06dc 	strh.w	r0, [r3, #1756]	; 0x6dc
	unknow_story[221].waittime = 432;
 8007f44:	f8a3 16ec 	strh.w	r1, [r3, #1772]	; 0x6ec
	unknow_story[222].waittime = 432;
 8007f48:	f8a3 16f4 	strh.w	r1, [r3, #1780]	; 0x6f4
	unknow_story[223].waittime = 216;
 8007f4c:	f8a3 26fc 	strh.w	r2, [r3, #1788]	; 0x6fc
	unknow_story[224].waittime = 456;
 8007f50:	f8a3 0704 	strh.w	r0, [r3, #1796]	; 0x704
	unknow_story[225].waittime = 456;
 8007f54:	f8a3 070c 	strh.w	r0, [r3, #1804]	; 0x70c
	unknow_story[226].interval = 494;
 8007f58:	ed8a 6a00 	vstr	s12, [sl]
	unknow_story[227].waittime = 432;
 8007f5c:	f8a3 171c 	strh.w	r1, [r3, #1820]	; 0x71c
	unknow_story[228].waittime = 432;
 8007f60:	f8a3 1724 	strh.w	r1, [r3, #1828]	; 0x724
	unknow_story[229].waittime = 216;
 8007f64:	f8a3 272c 	strh.w	r2, [r3, #1836]	; 0x72c
	unknow_story[230].interval = 440;
 8007f68:	edc9 7a00 	vstr	s15, [r9]
	unknow_story[230].waittime = 456;
	unknow_story[231].interval = 415;
 8007f6c:	f503 69e7 	add.w	r9, r3, #1848	; 0x738
 8007f70:	edc9 4a00 	vstr	s9, [r9]
	unknow_story[231].waittime = 456;
	unknow_story[232].interval = 440;
 8007f74:	f503 69e8 	add.w	r9, r3, #1856	; 0x740
 8007f78:	edc9 7a00 	vstr	s15, [r9]
	unknow_story[232].waittime = 1968;
	unknow_story[233].interval = 880;
 8007f7c:	f503 69e9 	add.w	r9, r3, #1864	; 0x748
 8007f80:	edc9 3a00 	vstr	s7, [r9]
	unknow_story[233].waittime = 216;
	unknow_story[234].interval = 880;
 8007f84:	f503 69ea 	add.w	r9, r3, #1872	; 0x750
 8007f88:	edc9 3a00 	vstr	s7, [r9]
	unknow_story[234].waittime = 432;
	unknow_story[235].interval = 440;
 8007f8c:	f503 69eb 	add.w	r9, r3, #1880	; 0x758
 8007f90:	edc9 7a00 	vstr	s15, [r9]
	unknow_story[235].waittime = 432;
	unknow_story[236].interval = 494;
 8007f94:	f503 69ec 	add.w	r9, r3, #1888	; 0x760
 8007f98:	ed89 6a00 	vstr	s12, [r9]
	unknow_story[236].waittime = 432;
	unknow_story[237].interval = 554;
 8007f9c:	f503 69ed 	add.w	r9, r3, #1896	; 0x768
 8007fa0:	ed89 7a00 	vstr	s14, [r9]
	unknow_story[237].waittime = 648;
	unknow_story[238].interval = 494;
 8007fa4:	f503 69ee 	add.w	r9, r3, #1904	; 0x770
 8007fa8:	ed89 6a00 	vstr	s12, [r9]
	unknow_story[238].waittime = 216;
	unknow_story[239].interval = 494;
 8007fac:	f503 69ef 	add.w	r9, r3, #1912	; 0x778
 8007fb0:	ed89 6a00 	vstr	s12, [r9]
	unknow_story[239].waittime = 648;
	unknow_story[240].interval = 494;
 8007fb4:	f503 69f0 	add.w	r9, r3, #1920	; 0x780
 8007fb8:	ed89 6a00 	vstr	s12, [r9]
	unknow_story[240].waittime = 216;
	unknow_story[241].interval = 587;
 8007fbc:	f503 69f1 	add.w	r9, r3, #1928	; 0x788
 8007fc0:	ed89 5a00 	vstr	s10, [r9]
	unknow_story[241].waittime = 648;
	unknow_story[242].interval = 587;
 8007fc4:	f503 69f2 	add.w	r9, r3, #1936	; 0x790
 8007fc8:	ed89 5a00 	vstr	s10, [r9]
	unknow_story[242].waittime = 216;
	unknow_story[243].interval = 554;
 8007fcc:	f503 69f3 	add.w	r9, r3, #1944	; 0x798
 8007fd0:	ed89 7a00 	vstr	s14, [r9]
	unknow_story[243].waittime = 432;
	unknow_story[244].interval = 494;
 8007fd4:	f503 69f4 	add.w	r9, r3, #1952	; 0x7a0
 8007fd8:	ed89 6a00 	vstr	s12, [r9]
	unknow_story[244].waittime = 216;
	unknow_story[245].interval = 440;
	unknow_story[245].waittime = 1680;
	unknow_story[246].interval = 330;
 8007fdc:	eb03 0a08 	add.w	sl, r3, r8
	unknow_story[245].interval = 440;
 8007fe0:	f503 69f5 	add.w	r9, r3, #1960	; 0x7a8
 8007fe4:	edc9 7a00 	vstr	s15, [r9]
	unknow_story[246].interval = 330;
 8007fe8:	edca 5a00 	vstr	s11, [sl]
	unknow_story[245].waittime = 1680;
 8007fec:	f44f 69d2 	mov.w	r9, #1680	; 0x690
	unknow_story[246].waittime = 432;
	unknow_story[247].interval = 587;
 8007ff0:	f503 6af7 	add.w	sl, r3, #1976	; 0x7b8
	unknow_story[230].waittime = 456;
 8007ff4:	f8a3 0734 	strh.w	r0, [r3, #1844]	; 0x734
	unknow_story[231].waittime = 456;
 8007ff8:	f8a3 073c 	strh.w	r0, [r3, #1852]	; 0x73c
	unknow_story[232].waittime = 1968;
 8007ffc:	f8a3 8744 	strh.w	r8, [r3, #1860]	; 0x744
	unknow_story[233].waittime = 216;
 8008000:	f8a3 274c 	strh.w	r2, [r3, #1868]	; 0x74c
	unknow_story[234].waittime = 432;
 8008004:	f8a3 1754 	strh.w	r1, [r3, #1876]	; 0x754
	unknow_story[235].waittime = 432;
 8008008:	f8a3 175c 	strh.w	r1, [r3, #1884]	; 0x75c
	unknow_story[236].waittime = 432;
 800800c:	f8a3 1764 	strh.w	r1, [r3, #1892]	; 0x764
	unknow_story[237].waittime = 648;
 8008010:	f8a3 576c 	strh.w	r5, [r3, #1900]	; 0x76c
	unknow_story[238].waittime = 216;
 8008014:	f8a3 2774 	strh.w	r2, [r3, #1908]	; 0x774
	unknow_story[239].waittime = 648;
 8008018:	f8a3 577c 	strh.w	r5, [r3, #1916]	; 0x77c
	unknow_story[240].waittime = 216;
 800801c:	f8a3 2784 	strh.w	r2, [r3, #1924]	; 0x784
	unknow_story[241].waittime = 648;
 8008020:	f8a3 578c 	strh.w	r5, [r3, #1932]	; 0x78c
	unknow_story[242].waittime = 216;
 8008024:	f8a3 2794 	strh.w	r2, [r3, #1940]	; 0x794
	unknow_story[243].waittime = 432;
 8008028:	f8a3 179c 	strh.w	r1, [r3, #1948]	; 0x79c
	unknow_story[244].waittime = 216;
 800802c:	f8a3 27a4 	strh.w	r2, [r3, #1956]	; 0x7a4
	unknow_story[245].waittime = 1680;
 8008030:	f8a3 97ac 	strh.w	r9, [r3, #1964]	; 0x7ac
	unknow_story[246].waittime = 432;
 8008034:	f8a3 17b4 	strh.w	r1, [r3, #1972]	; 0x7b4
	unknow_story[247].interval = 587;
 8008038:	ed8a 5a00 	vstr	s10, [sl]
	unknow_story[247].waittime = 432;
	unknow_story[248].interval = 554;
 800803c:	f503 6af8 	add.w	sl, r3, #1984	; 0x7c0
 8008040:	ed8a 7a00 	vstr	s14, [sl]
	unknow_story[248].waittime = 216;
	unknow_story[249].interval = 494;
 8008044:	f503 6af9 	add.w	sl, r3, #1992	; 0x7c8
 8008048:	ed8a 6a00 	vstr	s12, [sl]
	unknow_story[249].waittime = 456;
	unknow_story[250].interval = 440;
 800804c:	f503 6afa 	add.w	sl, r3, #2000	; 0x7d0
 8008050:	edca 7a00 	vstr	s15, [sl]
	unknow_story[250].waittime = 456;
	unknow_story[251].interval = 494;
 8008054:	f503 6afb 	add.w	sl, r3, #2008	; 0x7d8
 8008058:	ed8a 6a00 	vstr	s12, [sl]
	unknow_story[251].waittime = 696;
 800805c:	f44f 7a2e 	mov.w	sl, #696	; 0x2b8
 8008060:	f8a3 a7dc 	strh.w	sl, [r3, #2012]	; 0x7dc
	unknow_story[252].interval = 494;
	unknow_story[252].waittime = 696;
 8008064:	f8a3 a7e4 	strh.w	sl, [r3, #2020]	; 0x7e4
	unknow_story[253].interval = 494;
 8008068:	f503 6afd 	add.w	sl, r3, #2024	; 0x7e8
 800806c:	ed8a 6a00 	vstr	s12, [sl]
	unknow_story[253].waittime = 576;
 8008070:	f44f 7a10 	mov.w	sl, #576	; 0x240
 8008074:	f8a3 a7ec 	strh.w	sl, [r3, #2028]	; 0x7ec
	unknow_story[254].interval = 494;
 8008078:	f503 6afe 	add.w	sl, r3, #2032	; 0x7f0
 800807c:	ed8a 6a00 	vstr	s12, [sl]
	unknow_story[254].waittime = 216;
	unknow_story[255].interval = 330;
 8008080:	f503 6aff 	add.w	sl, r3, #2040	; 0x7f8
 8008084:	edca 5a00 	vstr	s11, [sl]
	unknow_story[255].waittime = 216;
	unknow_story[256].interval = 330;
 8008088:	f503 6a00 	add.w	sl, r3, #2048	; 0x800
 800808c:	edca 5a00 	vstr	s11, [sl]
	unknow_story[256].waittime = 216;
	unknow_story[257].interval = 554;
 8008090:	f603 0a08 	addw	sl, r3, #2056	; 0x808
 8008094:	ed8a 7a00 	vstr	s14, [sl]
	unknow_story[257].waittime = 432;
	unknow_story[258].interval = 494;
 8008098:	f503 6a01 	add.w	sl, r3, #2064	; 0x810
 800809c:	ed8a 6a00 	vstr	s12, [sl]
	unknow_story[258].waittime = 216;
	unknow_story[259].interval = 440;
 80080a0:	f603 0a18 	addw	sl, r3, #2072	; 0x818
 80080a4:	edca 7a00 	vstr	s15, [sl]
	unknow_story[259].waittime = 456;
	unknow_story[260].interval = 415;
	unknow_story[260].waittime = 456;
	unknow_story[261].interval = 370;
	unknow_story[261].waittime = 1680;
 80080a8:	f8a3 982c 	strh.w	r9, [r3, #2092]	; 0x82c
	unknow_story[260].interval = 415;
 80080ac:	f503 6a02 	add.w	sl, r3, #2080	; 0x820
	unknow_story[262].interval = 294;
 80080b0:	f503 6903 	add.w	r9, r3, #2096	; 0x830
	unknow_story[260].interval = 415;
 80080b4:	edca 4a00 	vstr	s9, [sl]
	unknow_story[252].interval = 494;
 80080b8:	f503 6bfc 	add.w	fp, r3, #2016	; 0x7e0
	unknow_story[261].interval = 370;
 80080bc:	f603 0a28 	addw	sl, r3, #2088	; 0x828
	unknow_story[262].interval = 294;
 80080c0:	ed89 4a00 	vstr	s8, [r9]
	unknow_story[262].waittime = 432;
	unknow_story[263].interval = 415;
 80080c4:	f603 0938 	addw	r9, r3, #2104	; 0x838
	unknow_story[247].waittime = 432;
 80080c8:	f8a3 17bc 	strh.w	r1, [r3, #1980]	; 0x7bc
	unknow_story[248].waittime = 216;
 80080cc:	f8a3 27c4 	strh.w	r2, [r3, #1988]	; 0x7c4
	unknow_story[249].waittime = 456;
 80080d0:	f8a3 07cc 	strh.w	r0, [r3, #1996]	; 0x7cc
	unknow_story[250].waittime = 456;
 80080d4:	f8a3 07d4 	strh.w	r0, [r3, #2004]	; 0x7d4
	unknow_story[252].interval = 494;
 80080d8:	ed8b 6a00 	vstr	s12, [fp]
	unknow_story[254].waittime = 216;
 80080dc:	f8a3 27f4 	strh.w	r2, [r3, #2036]	; 0x7f4
	unknow_story[255].waittime = 216;
 80080e0:	f8a3 27fc 	strh.w	r2, [r3, #2044]	; 0x7fc
	unknow_story[256].waittime = 216;
 80080e4:	f8a3 2804 	strh.w	r2, [r3, #2052]	; 0x804
	unknow_story[257].waittime = 432;
 80080e8:	f8a3 180c 	strh.w	r1, [r3, #2060]	; 0x80c
	unknow_story[258].waittime = 216;
 80080ec:	f8a3 2814 	strh.w	r2, [r3, #2068]	; 0x814
	unknow_story[259].waittime = 456;
 80080f0:	f8a3 081c 	strh.w	r0, [r3, #2076]	; 0x81c
	unknow_story[260].waittime = 456;
 80080f4:	f8a3 0824 	strh.w	r0, [r3, #2084]	; 0x824
	unknow_story[261].interval = 370;
 80080f8:	ed8a 3a00 	vstr	s6, [sl]
	unknow_story[262].waittime = 432;
 80080fc:	f8a3 1834 	strh.w	r1, [r3, #2100]	; 0x834
	unknow_story[263].interval = 415;
 8008100:	edc9 4a00 	vstr	s9, [r9]
	unknow_story[263].waittime = 1296;
	unknow_story[264].interval = 440;
 8008104:	f503 6904 	add.w	r9, r3, #2112	; 0x840
 8008108:	edc9 7a00 	vstr	s15, [r9]
	unknow_story[264].waittime = 432;
	unknow_story[265].interval = 440;
 800810c:	f603 0948 	addw	r9, r3, #2120	; 0x848
 8008110:	edc9 7a00 	vstr	s15, [r9]
	unknow_story[265].waittime = 1296;
	unknow_story[266].interval = 330;
 8008114:	f503 6905 	add.w	r9, r3, #2128	; 0x850
	unknow_story[264].waittime = 432;
 8008118:	f8a3 1844 	strh.w	r1, [r3, #2116]	; 0x844
	unknow_story[266].interval = 330;
 800811c:	edc9 5a00 	vstr	s11, [r9]
	unknow_story[266].waittime = 432;
 8008120:	f8a3 1854 	strh.w	r1, [r3, #2132]	; 0x854
 8008124:	4689      	mov	r9, r1
	unknow_story[267].interval = 440;
 8008126:	f603 0158 	addw	r1, r3, #2136	; 0x858
 800812a:	edc1 7a00 	vstr	s15, [r1]
	unknow_story[267].waittime = 1296;
	unknow_story[268].interval = 494;
 800812e:	f503 6106 	add.w	r1, r3, #2144	; 0x860
 8008132:	ed81 6a00 	vstr	s12, [r1]
	unknow_story[268].waittime = 432;
	unknow_story[269].interval = 554;
 8008136:	f603 0168 	addw	r1, r3, #2152	; 0x868
 800813a:	ed81 7a00 	vstr	s14, [r1]
	unknow_story[269].waittime = 4704;
 800813e:	f44f 5193 	mov.w	r1, #4704	; 0x1260
 8008142:	f8a3 186c 	strh.w	r1, [r3, #2156]	; 0x86c
	unknow_story[270].interval = 330;
 8008146:	f503 6107 	add.w	r1, r3, #2160	; 0x870
 800814a:	edc1 5a00 	vstr	s11, [r1]
	unknow_story[270].waittime = 432;
	unknow_story[271].interval = 440;
 800814e:	f603 0178 	addw	r1, r3, #2168	; 0x878
 8008152:	edc1 7a00 	vstr	s15, [r1]
	unknow_story[271].waittime = 432;
	unknow_story[272].interval = 415;
 8008156:	f503 6108 	add.w	r1, r3, #2176	; 0x880
 800815a:	edc1 4a00 	vstr	s9, [r1]
	unknow_story[272].waittime = 216;
	unknow_story[273].interval = 440;
 800815e:	f603 0188 	addw	r1, r3, #2184	; 0x888
 8008162:	edc1 7a00 	vstr	s15, [r1]
	unknow_story[273].waittime = 456;
	unknow_story[274].interval = 494;
 8008166:	f503 6109 	add.w	r1, r3, #2192	; 0x890
 800816a:	ed81 6a00 	vstr	s12, [r1]
	unknow_story[274].waittime = 672;
	unknow_story[275].interval = 494;
 800816e:	f603 0198 	addw	r1, r3, #2200	; 0x898
 8008172:	ed81 6a00 	vstr	s12, [r1]
	unknow_story[275].waittime = 108;
 8008176:	216c      	movs	r1, #108	; 0x6c
 8008178:	f8a3 189c 	strh.w	r1, [r3, #2204]	; 0x89c
	unknow_story[276].interval = 440;
 800817c:	f503 610a 	add.w	r1, r3, #2208	; 0x8a0
 8008180:	edc1 7a00 	vstr	s15, [r1]
	unknow_story[276].waittime = 1728;
	unknow_story[277].interval = 587;
 8008184:	f603 01a8 	addw	r1, r3, #2216	; 0x8a8
 8008188:	ed81 5a00 	vstr	s10, [r1]
	unknow_story[277].waittime = 648;
	unknow_story[278].interval = 554;
 800818c:	f503 610b 	add.w	r1, r3, #2224	; 0x8b0
 8008190:	ed81 7a00 	vstr	s14, [r1]
	unknow_story[278].waittime = 648;
	unknow_story[279].interval = 494;
 8008194:	f603 01b8 	addw	r1, r3, #2232	; 0x8b8
 8008198:	ed81 6a00 	vstr	s12, [r1]
	unknow_story[279].waittime = 432;
	unknow_story[280].interval = 554;
 800819c:	f503 610c 	add.w	r1, r3, #2240	; 0x8c0
	unknow_story[263].waittime = 1296;
 80081a0:	f8a3 783c 	strh.w	r7, [r3, #2108]	; 0x83c
	unknow_story[265].waittime = 1296;
 80081a4:	f8a3 784c 	strh.w	r7, [r3, #2124]	; 0x84c
	unknow_story[267].waittime = 1296;
 80081a8:	f8a3 785c 	strh.w	r7, [r3, #2140]	; 0x85c
	unknow_story[268].waittime = 432;
 80081ac:	f8a3 9864 	strh.w	r9, [r3, #2148]	; 0x864
	unknow_story[270].waittime = 432;
 80081b0:	f8a3 9874 	strh.w	r9, [r3, #2164]	; 0x874
	unknow_story[271].waittime = 432;
 80081b4:	f8a3 987c 	strh.w	r9, [r3, #2172]	; 0x87c
	unknow_story[272].waittime = 216;
 80081b8:	f8a3 2884 	strh.w	r2, [r3, #2180]	; 0x884
	unknow_story[273].waittime = 456;
 80081bc:	f8a3 088c 	strh.w	r0, [r3, #2188]	; 0x88c
	unknow_story[274].waittime = 672;
 80081c0:	f8a3 6894 	strh.w	r6, [r3, #2196]	; 0x894
	unknow_story[276].waittime = 1728;
 80081c4:	f8a3 e8a4 	strh.w	lr, [r3, #2212]	; 0x8a4
	unknow_story[277].waittime = 648;
 80081c8:	f8a3 58ac 	strh.w	r5, [r3, #2220]	; 0x8ac
	unknow_story[278].waittime = 648;
 80081cc:	f8a3 58b4 	strh.w	r5, [r3, #2228]	; 0x8b4
	unknow_story[279].waittime = 432;
 80081d0:	f8a3 98bc 	strh.w	r9, [r3, #2236]	; 0x8bc
	unknow_story[280].interval = 554;
 80081d4:	ed81 7a00 	vstr	s14, [r1]
	unknow_story[280].waittime = 1296;
	unknow_story[281].interval = 440;
 80081d8:	f603 01c8 	addw	r1, r3, #2248	; 0x8c8
 80081dc:	edc1 7a00 	vstr	s15, [r1]
	unknow_story[281].waittime = 456;
	unknow_story[282].interval = 440;
 80081e0:	f503 610d 	add.w	r1, r3, #2256	; 0x8d0
 80081e4:	edc1 7a00 	vstr	s15, [r1]
	unknow_story[282].waittime = 216;
	unknow_story[283].interval = 440;
 80081e8:	f603 01d8 	addw	r1, r3, #2264	; 0x8d8
 80081ec:	edc1 7a00 	vstr	s15, [r1]
	unknow_story[283].waittime = 216;
	unknow_story[284].interval = 440;
 80081f0:	f503 610e 	add.w	r1, r3, #2272	; 0x8e0
 80081f4:	edc1 7a00 	vstr	s15, [r1]
	unknow_story[284].waittime = 216;
	unknow_story[285].interval = 440;
 80081f8:	f603 01e8 	addw	r1, r3, #2280	; 0x8e8
 80081fc:	edc1 7a00 	vstr	s15, [r1]
	unknow_story[285].waittime = 216;
	unknow_story[286].interval = 440;
 8008200:	f503 610f 	add.w	r1, r3, #2288	; 0x8f0
 8008204:	edc1 7a00 	vstr	s15, [r1]
	unknow_story[286].waittime = 216;
	unknow_story[287].interval = 440;
 8008208:	f603 01f8 	addw	r1, r3, #2296	; 0x8f8
 800820c:	edc1 7a00 	vstr	s15, [r1]
	unknow_story[287].waittime = 216;
	unknow_story[288].interval = 440;
 8008210:	f503 6110 	add.w	r1, r3, #2304	; 0x900
 8008214:	edc1 7a00 	vstr	s15, [r1]
	unknow_story[288].waittime = 216;
	unknow_story[289].interval = 659;
 8008218:	f603 1108 	addw	r1, r3, #2312	; 0x908
 800821c:	edc1 6a00 	vstr	s13, [r1]
	unknow_story[289].waittime = 216;
	unknow_story[290].interval = 659;
 8008220:	f503 6111 	add.w	r1, r3, #2320	; 0x910
 8008224:	edc1 6a00 	vstr	s13, [r1]
	unknow_story[290].waittime = 216;
	unknow_story[291].interval = 659;
 8008228:	f603 1118 	addw	r1, r3, #2328	; 0x918
 800822c:	e008      	b.n	8008240 <inputunknow_story+0xc54>
 800822e:	bf00      	nop
 8008230:	43b90000 	.word	0x43b90000
 8008234:	438a8000 	.word	0x438a8000
 8008238:	43770000 	.word	0x43770000
 800823c:	438a8000 	.word	0x438a8000
 8008240:	edc1 6a00 	vstr	s13, [r1]
	unknow_story[291].waittime = 216;
	unknow_story[292].interval = 659;
 8008244:	f503 6112 	add.w	r1, r3, #2336	; 0x920
 8008248:	edc1 6a00 	vstr	s13, [r1]
	unknow_story[292].waittime = 216;
	unknow_story[293].interval = 659;
 800824c:	f603 1128 	addw	r1, r3, #2344	; 0x928
 8008250:	edc1 6a00 	vstr	s13, [r1]
	unknow_story[293].waittime = 216;
	unknow_story[294].interval = 659;
 8008254:	f503 6113 	add.w	r1, r3, #2352	; 0x930
 8008258:	edc1 6a00 	vstr	s13, [r1]
	unknow_story[294].waittime = 216;
	unknow_story[295].interval = 659;
 800825c:	f603 1138 	addw	r1, r3, #2360	; 0x938
 8008260:	edc1 6a00 	vstr	s13, [r1]
	unknow_story[295].waittime = 216;
	unknow_story[296].interval = 659;
 8008264:	f503 6114 	add.w	r1, r3, #2368	; 0x940
	unknow_story[280].waittime = 1296;
 8008268:	f8a3 78c4 	strh.w	r7, [r3, #2244]	; 0x8c4
	unknow_story[281].waittime = 456;
 800826c:	f8a3 08cc 	strh.w	r0, [r3, #2252]	; 0x8cc
	unknow_story[282].waittime = 216;
 8008270:	f8a3 28d4 	strh.w	r2, [r3, #2260]	; 0x8d4
	unknow_story[283].waittime = 216;
 8008274:	f8a3 28dc 	strh.w	r2, [r3, #2268]	; 0x8dc
	unknow_story[284].waittime = 216;
 8008278:	f8a3 28e4 	strh.w	r2, [r3, #2276]	; 0x8e4
	unknow_story[285].waittime = 216;
 800827c:	f8a3 28ec 	strh.w	r2, [r3, #2284]	; 0x8ec
	unknow_story[286].waittime = 216;
 8008280:	f8a3 28f4 	strh.w	r2, [r3, #2292]	; 0x8f4
	unknow_story[287].waittime = 216;
 8008284:	f8a3 28fc 	strh.w	r2, [r3, #2300]	; 0x8fc
	unknow_story[288].waittime = 216;
 8008288:	f8a3 2904 	strh.w	r2, [r3, #2308]	; 0x904
	unknow_story[289].waittime = 216;
 800828c:	f8a3 290c 	strh.w	r2, [r3, #2316]	; 0x90c
	unknow_story[290].waittime = 216;
 8008290:	f8a3 2914 	strh.w	r2, [r3, #2324]	; 0x914
	unknow_story[291].waittime = 216;
 8008294:	f8a3 291c 	strh.w	r2, [r3, #2332]	; 0x91c
	unknow_story[292].waittime = 216;
 8008298:	f8a3 2924 	strh.w	r2, [r3, #2340]	; 0x924
	unknow_story[293].waittime = 216;
 800829c:	f8a3 292c 	strh.w	r2, [r3, #2348]	; 0x92c
	unknow_story[294].waittime = 216;
 80082a0:	f8a3 2934 	strh.w	r2, [r3, #2356]	; 0x934
	unknow_story[295].waittime = 216;
 80082a4:	f8a3 293c 	strh.w	r2, [r3, #2364]	; 0x93c
	unknow_story[296].interval = 659;
 80082a8:	edc1 6a00 	vstr	s13, [r1]
	unknow_story[296].waittime = 216;
	unknow_story[297].interval = 659;
 80082ac:	f603 1148 	addw	r1, r3, #2376	; 0x948
 80082b0:	edc1 6a00 	vstr	s13, [r1]
	unknow_story[297].waittime = 432;
	unknow_story[298].interval = 587;
 80082b4:	f503 6115 	add.w	r1, r3, #2384	; 0x950
 80082b8:	ed81 5a00 	vstr	s10, [r1]
	unknow_story[298].waittime = 216;
	unknow_story[299].interval = 554;
 80082bc:	f603 1158 	addw	r1, r3, #2392	; 0x958
 80082c0:	ed81 7a00 	vstr	s14, [r1]
	unknow_story[299].waittime = 456;
	unknow_story[300].interval = 494;
 80082c4:	f503 6116 	add.w	r1, r3, #2400	; 0x960
 80082c8:	ed81 6a00 	vstr	s12, [r1]
	unknow_story[300].waittime = 456;
	unknow_story[301].interval = 494;
 80082cc:	f603 1168 	addw	r1, r3, #2408	; 0x968
 80082d0:	ed81 6a00 	vstr	s12, [r1]
	unknow_story[301].waittime = 216;
	unknow_story[302].interval = 554;
 80082d4:	f503 6117 	add.w	r1, r3, #2416	; 0x970
 80082d8:	ed81 7a00 	vstr	s14, [r1]
	unknow_story[302].waittime = 216;
	unknow_story[303].interval = 554;
 80082dc:	f603 1178 	addw	r1, r3, #2424	; 0x978
 80082e0:	ed81 7a00 	vstr	s14, [r1]
	unknow_story[303].waittime = 216;
	unknow_story[304].interval = 554;
 80082e4:	f503 6118 	add.w	r1, r3, #2432	; 0x980
 80082e8:	ed81 7a00 	vstr	s14, [r1]
	unknow_story[304].waittime = 216;
	unknow_story[305].interval = 554;
 80082ec:	f603 1188 	addw	r1, r3, #2440	; 0x988
 80082f0:	ed81 7a00 	vstr	s14, [r1]
	unknow_story[305].waittime = 216;
	unknow_story[306].interval = 554;
 80082f4:	f503 6119 	add.w	r1, r3, #2448	; 0x990
 80082f8:	ed81 7a00 	vstr	s14, [r1]
	unknow_story[306].waittime = 216;
	unknow_story[307].interval = 554;
 80082fc:	f603 1198 	addw	r1, r3, #2456	; 0x998
 8008300:	ed81 7a00 	vstr	s14, [r1]
	unknow_story[307].waittime = 216;
	unknow_story[308].interval = 587;
 8008304:	f503 611a 	add.w	r1, r3, #2464	; 0x9a0
 8008308:	ed81 5a00 	vstr	s10, [r1]
	unknow_story[308].waittime = 216;
	unknow_story[309].interval = 554;
 800830c:	f603 11a8 	addw	r1, r3, #2472	; 0x9a8
 8008310:	ed81 7a00 	vstr	s14, [r1]
	unknow_story[309].waittime = 216;
	unknow_story[310].interval = 554;
 8008314:	f503 611b 	add.w	r1, r3, #2480	; 0x9b0
 8008318:	ed81 7a00 	vstr	s14, [r1]
	unknow_story[310].waittime = 216;
	unknow_story[311].interval = 554;
 800831c:	f603 11b8 	addw	r1, r3, #2488	; 0x9b8
 8008320:	ed81 7a00 	vstr	s14, [r1]
	unknow_story[311].waittime = 216;
	unknow_story[312].interval = 587;
 8008324:	f503 611c 	add.w	r1, r3, #2496	; 0x9c0
 8008328:	ed81 5a00 	vstr	s10, [r1]
	unknow_story[312].waittime = 216;
	unknow_story[313].interval = 554;
 800832c:	f603 11c8 	addw	r1, r3, #2504	; 0x9c8
	unknow_story[296].waittime = 216;
 8008330:	f8a3 2944 	strh.w	r2, [r3, #2372]	; 0x944
	unknow_story[297].waittime = 432;
 8008334:	f8a3 994c 	strh.w	r9, [r3, #2380]	; 0x94c
	unknow_story[298].waittime = 216;
 8008338:	f8a3 2954 	strh.w	r2, [r3, #2388]	; 0x954
	unknow_story[299].waittime = 456;
 800833c:	f8a3 095c 	strh.w	r0, [r3, #2396]	; 0x95c
	unknow_story[300].waittime = 456;
 8008340:	f8a3 0964 	strh.w	r0, [r3, #2404]	; 0x964
	unknow_story[301].waittime = 216;
 8008344:	f8a3 296c 	strh.w	r2, [r3, #2412]	; 0x96c
	unknow_story[302].waittime = 216;
 8008348:	f8a3 2974 	strh.w	r2, [r3, #2420]	; 0x974
	unknow_story[303].waittime = 216;
 800834c:	f8a3 297c 	strh.w	r2, [r3, #2428]	; 0x97c
	unknow_story[304].waittime = 216;
 8008350:	f8a3 2984 	strh.w	r2, [r3, #2436]	; 0x984
	unknow_story[305].waittime = 216;
 8008354:	f8a3 298c 	strh.w	r2, [r3, #2444]	; 0x98c
	unknow_story[306].waittime = 216;
 8008358:	f8a3 2994 	strh.w	r2, [r3, #2452]	; 0x994
	unknow_story[307].waittime = 216;
 800835c:	f8a3 299c 	strh.w	r2, [r3, #2460]	; 0x99c
	unknow_story[308].waittime = 216;
 8008360:	f8a3 29a4 	strh.w	r2, [r3, #2468]	; 0x9a4
	unknow_story[309].waittime = 216;
 8008364:	f8a3 29ac 	strh.w	r2, [r3, #2476]	; 0x9ac
	unknow_story[310].waittime = 216;
 8008368:	f8a3 29b4 	strh.w	r2, [r3, #2484]	; 0x9b4
	unknow_story[311].waittime = 216;
 800836c:	f8a3 29bc 	strh.w	r2, [r3, #2492]	; 0x9bc
	unknow_story[312].waittime = 216;
 8008370:	f8a3 29c4 	strh.w	r2, [r3, #2500]	; 0x9c4
	unknow_story[313].interval = 554;
 8008374:	ed81 7a00 	vstr	s14, [r1]
	unknow_story[313].waittime = 456;
	unknow_story[314].interval = 494;
 8008378:	f503 611d 	add.w	r1, r3, #2512	; 0x9d0
 800837c:	ed81 6a00 	vstr	s12, [r1]
	unknow_story[314].waittime = 672;
	unknow_story[315].interval = 440;
 8008380:	f603 11d8 	addw	r1, r3, #2520	; 0x9d8
 8008384:	edc1 7a00 	vstr	s15, [r1]
	unknow_story[315].waittime = 864;
	unknow_story[316].interval = 880;
 8008388:	f503 611e 	add.w	r1, r3, #2528	; 0x9e0
 800838c:	edc1 3a00 	vstr	s7, [r1]
	unknow_story[316].waittime = 864;
	unknow_story[317].interval = 831;
 8008390:	f603 11e8 	addw	r1, r3, #2536	; 0x9e8
 8008394:	edc1 2a00 	vstr	s5, [r1]
	unknow_story[317].waittime = 864;
	unknow_story[318].interval = 880;
 8008398:	f503 611f 	add.w	r1, r3, #2544	; 0x9f0
 800839c:	edc1 3a00 	vstr	s7, [r1]
	unknow_story[318].waittime = 720;
 80083a0:	f44f 7134 	mov.w	r1, #720	; 0x2d0
 80083a4:	f8a3 19f4 	strh.w	r1, [r3, #2548]	; 0x9f4
	unknow_story[319].interval = 880;
 80083a8:	f603 11f8 	addw	r1, r3, #2552	; 0x9f8
 80083ac:	edc1 3a00 	vstr	s7, [r1]
	unknow_story[319].waittime = 216;
	unknow_story[320].interval = 880;
 80083b0:	f503 6120 	add.w	r1, r3, #2560	; 0xa00
 80083b4:	edc1 3a00 	vstr	s7, [r1]
	unknow_story[320].waittime = 1440;
	unknow_story[321].interval = 740;
 80083b8:	f603 2108 	addw	r1, r3, #2568	; 0xa08
 80083bc:	ed81 2a00 	vstr	s4, [r1]
	unknow_story[321].waittime = 216;
	unknow_story[322].interval = 659;
 80083c0:	f503 6121 	add.w	r1, r3, #2576	; 0xa10
 80083c4:	edc1 6a00 	vstr	s13, [r1]
	unknow_story[322].waittime = 1968;
	unknow_story[323].interval = 659;
 80083c8:	f603 2118 	addw	r1, r3, #2584	; 0xa18
 80083cc:	edc1 6a00 	vstr	s13, [r1]
	unknow_story[323].waittime = 432;
	unknow_story[324].interval = 659;
 80083d0:	f503 6122 	add.w	r1, r3, #2592	; 0xa20
 80083d4:	edc1 6a00 	vstr	s13, [r1]
	unknow_story[324].waittime = 216;
	unknow_story[325].interval = 659;
 80083d8:	f603 2128 	addw	r1, r3, #2600	; 0xa28
 80083dc:	edc1 6a00 	vstr	s13, [r1]
	unknow_story[325].waittime = 216;
	unknow_story[326].interval = 659;
 80083e0:	f503 6123 	add.w	r1, r3, #2608	; 0xa30
 80083e4:	edc1 6a00 	vstr	s13, [r1]
	unknow_story[326].waittime = 216;
	unknow_story[327].interval = 659;
 80083e8:	f603 2138 	addw	r1, r3, #2616	; 0xa38
 80083ec:	edc1 6a00 	vstr	s13, [r1]
	unknow_story[327].waittime = 216;
	unknow_story[328].interval = 659;
 80083f0:	f503 6124 	add.w	r1, r3, #2624	; 0xa40
 80083f4:	edc1 6a00 	vstr	s13, [r1]
	unknow_story[328].waittime = 216;
	unknow_story[329].interval = 659;
 80083f8:	f603 2148 	addw	r1, r3, #2632	; 0xa48
	unknow_story[313].waittime = 456;
 80083fc:	f8a3 09cc 	strh.w	r0, [r3, #2508]	; 0x9cc
	unknow_story[314].waittime = 672;
 8008400:	f8a3 69d4 	strh.w	r6, [r3, #2516]	; 0x9d4
	unknow_story[315].waittime = 864;
 8008404:	f8a3 49dc 	strh.w	r4, [r3, #2524]	; 0x9dc
	unknow_story[316].waittime = 864;
 8008408:	f8a3 49e4 	strh.w	r4, [r3, #2532]	; 0x9e4
	unknow_story[317].waittime = 864;
 800840c:	f8a3 49ec 	strh.w	r4, [r3, #2540]	; 0x9ec
	unknow_story[319].waittime = 216;
 8008410:	f8a3 29fc 	strh.w	r2, [r3, #2556]	; 0x9fc
	unknow_story[320].waittime = 1440;
 8008414:	f8a3 ca04 	strh.w	ip, [r3, #2564]	; 0xa04
	unknow_story[321].waittime = 216;
 8008418:	f8a3 2a0c 	strh.w	r2, [r3, #2572]	; 0xa0c
	unknow_story[322].waittime = 1968;
 800841c:	f8a3 8a14 	strh.w	r8, [r3, #2580]	; 0xa14
	unknow_story[323].waittime = 432;
 8008420:	f8a3 9a1c 	strh.w	r9, [r3, #2588]	; 0xa1c
	unknow_story[324].waittime = 216;
 8008424:	f8a3 2a24 	strh.w	r2, [r3, #2596]	; 0xa24
	unknow_story[325].waittime = 216;
 8008428:	f8a3 2a2c 	strh.w	r2, [r3, #2604]	; 0xa2c
	unknow_story[326].waittime = 216;
 800842c:	f8a3 2a34 	strh.w	r2, [r3, #2612]	; 0xa34
	unknow_story[327].waittime = 216;
 8008430:	f8a3 2a3c 	strh.w	r2, [r3, #2620]	; 0xa3c
	unknow_story[328].waittime = 216;
 8008434:	f8a3 2a44 	strh.w	r2, [r3, #2628]	; 0xa44
	unknow_story[329].interval = 659;
 8008438:	edc1 6a00 	vstr	s13, [r1]
	unknow_story[329].waittime = 216;
	unknow_story[330].interval = 659;
 800843c:	f503 6125 	add.w	r1, r3, #2640	; 0xa50
 8008440:	edc1 6a00 	vstr	s13, [r1]
	unknow_story[330].waittime = 216;
	unknow_story[331].interval = 587;
 8008444:	f603 2158 	addw	r1, r3, #2648	; 0xa58
 8008448:	ed81 5a00 	vstr	s10, [r1]
	unknow_story[331].waittime = 216;
	unknow_story[332].interval = 587;
 800844c:	f503 6126 	add.w	r1, r3, #2656	; 0xa60
 8008450:	ed81 5a00 	vstr	s10, [r1]
	unknow_story[332].waittime = 216;
	unknow_story[333].interval = 554;
 8008454:	f603 2168 	addw	r1, r3, #2664	; 0xa68
 8008458:	ed81 7a00 	vstr	s14, [r1]
	unknow_story[333].waittime = 456;
	unknow_story[334].interval = 494;
 800845c:	f503 6127 	add.w	r1, r3, #2672	; 0xa70
 8008460:	ed81 6a00 	vstr	s12, [r1]
	unknow_story[334].waittime = 456;
	unknow_story[335].interval = 494;
 8008464:	f603 2178 	addw	r1, r3, #2680	; 0xa78
 8008468:	ed81 6a00 	vstr	s12, [r1]
	unknow_story[335].waittime = 216;
	unknow_story[336].interval = 554;
 800846c:	f503 6128 	add.w	r1, r3, #2688	; 0xa80
 8008470:	ed81 7a00 	vstr	s14, [r1]
	unknow_story[336].waittime = 216;
	unknow_story[337].interval = 554;
 8008474:	f603 2188 	addw	r1, r3, #2696	; 0xa88
 8008478:	ed81 7a00 	vstr	s14, [r1]
	unknow_story[337].waittime = 216;
	unknow_story[338].interval = 554;
 800847c:	f503 6129 	add.w	r1, r3, #2704	; 0xa90
 8008480:	ed81 7a00 	vstr	s14, [r1]
	unknow_story[338].waittime = 216;
	unknow_story[339].interval = 554;
 8008484:	f603 2198 	addw	r1, r3, #2712	; 0xa98
 8008488:	ed81 7a00 	vstr	s14, [r1]
	unknow_story[339].waittime = 216;
	unknow_story[340].interval = 554;
 800848c:	f503 612a 	add.w	r1, r3, #2720	; 0xaa0
 8008490:	ed81 7a00 	vstr	s14, [r1]
	unknow_story[340].waittime = 216;
	unknow_story[341].interval = 554;
 8008494:	f603 21a8 	addw	r1, r3, #2728	; 0xaa8
 8008498:	ed81 7a00 	vstr	s14, [r1]
	unknow_story[341].waittime = 216;
	unknow_story[342].interval = 587;
 800849c:	f503 612b 	add.w	r1, r3, #2736	; 0xab0
 80084a0:	ed81 5a00 	vstr	s10, [r1]
	unknow_story[342].waittime = 216;
	unknow_story[343].interval = 554;
 80084a4:	f603 21b8 	addw	r1, r3, #2744	; 0xab8
 80084a8:	ed81 7a00 	vstr	s14, [r1]
	unknow_story[343].waittime = 216;
	unknow_story[344].interval = 554;
 80084ac:	f503 612c 	add.w	r1, r3, #2752	; 0xac0
 80084b0:	ed81 7a00 	vstr	s14, [r1]
	unknow_story[348].interval = 440;
	unknow_story[348].waittime = 672;
	unknow_story[349].interval = 440;
	unknow_story[349].waittime = 696;
	unknow_story[350].interval = 440;
	unknow_story[350].waittime = 384;
 80084b4:	f44f 75c0 	mov.w	r5, #384	; 0x180
	unknow_story[345].interval = 494;
 80084b8:	f603 21c8 	addw	r1, r3, #2760	; 0xac8
	unknow_story[329].waittime = 216;
 80084bc:	f8a3 2a4c 	strh.w	r2, [r3, #2636]	; 0xa4c
	unknow_story[330].waittime = 216;
 80084c0:	f8a3 2a54 	strh.w	r2, [r3, #2644]	; 0xa54
	unknow_story[331].waittime = 216;
 80084c4:	f8a3 2a5c 	strh.w	r2, [r3, #2652]	; 0xa5c
	unknow_story[332].waittime = 216;
 80084c8:	f8a3 2a64 	strh.w	r2, [r3, #2660]	; 0xa64
	unknow_story[333].waittime = 456;
 80084cc:	f8a3 0a6c 	strh.w	r0, [r3, #2668]	; 0xa6c
	unknow_story[334].waittime = 456;
 80084d0:	f8a3 0a74 	strh.w	r0, [r3, #2676]	; 0xa74
	unknow_story[335].waittime = 216;
 80084d4:	f8a3 2a7c 	strh.w	r2, [r3, #2684]	; 0xa7c
	unknow_story[336].waittime = 216;
 80084d8:	f8a3 2a84 	strh.w	r2, [r3, #2692]	; 0xa84
	unknow_story[337].waittime = 216;
 80084dc:	f8a3 2a8c 	strh.w	r2, [r3, #2700]	; 0xa8c
	unknow_story[338].waittime = 216;
 80084e0:	f8a3 2a94 	strh.w	r2, [r3, #2708]	; 0xa94
	unknow_story[339].waittime = 216;
 80084e4:	f8a3 2a9c 	strh.w	r2, [r3, #2716]	; 0xa9c
	unknow_story[340].waittime = 216;
 80084e8:	f8a3 2aa4 	strh.w	r2, [r3, #2724]	; 0xaa4
	unknow_story[341].waittime = 216;
 80084ec:	f8a3 2aac 	strh.w	r2, [r3, #2732]	; 0xaac
	unknow_story[342].waittime = 216;
 80084f0:	f8a3 2ab4 	strh.w	r2, [r3, #2740]	; 0xab4
	unknow_story[343].waittime = 216;
 80084f4:	f8a3 2abc 	strh.w	r2, [r3, #2748]	; 0xabc
	unknow_story[344].waittime = 216;
 80084f8:	f8a3 2ac4 	strh.w	r2, [r3, #2756]	; 0xac4
	unknow_story[345].interval = 494;
 80084fc:	ed81 6a00 	vstr	s12, [r1]
	unknow_story[345].waittime = 216;
 8008500:	f8a3 2acc 	strh.w	r2, [r3, #2764]	; 0xacc
	unknow_story[350].waittime = 384;
 8008504:	f8a3 5af4 	strh.w	r5, [r3, #2804]	; 0xaf4
	unknow_story[351].interval = 554;
 8008508:	f603 25f8 	addw	r5, r3, #2808	; 0xaf8
 800850c:	ed85 7a00 	vstr	s14, [r5]
	unknow_story[351].waittime = 864;
	unknow_story[352].interval = 659;
 8008510:	f503 6530 	add.w	r5, r3, #2816	; 0xb00
 8008514:	edc5 6a00 	vstr	s13, [r5]
	unknow_story[352].waittime = 864;
	unknow_story[353].interval = 554;
 8008518:	f603 3508 	addw	r5, r3, #2824	; 0xb08
 800851c:	ed85 7a00 	vstr	s14, [r5]
	unknow_story[353].waittime = 864;
	unknow_story[354].interval = 494;
 8008520:	f503 6531 	add.w	r5, r3, #2832	; 0xb10
 8008524:	ed85 6a00 	vstr	s12, [r5]
	unknow_story[346].interval = 494;
 8008528:	f503 612d 	add.w	r1, r3, #2768	; 0xad0
	unknow_story[354].waittime = 864;
	unknow_story[355].interval = 554;
 800852c:	f603 3518 	addw	r5, r3, #2840	; 0xb18
	unknow_story[346].interval = 494;
 8008530:	ed81 6a00 	vstr	s12, [r1]
	unknow_story[355].interval = 554;
 8008534:	ed85 7a00 	vstr	s14, [r5]
	unknow_story[347].interval = 494;
 8008538:	f603 21d8 	addw	r1, r3, #2776	; 0xad8
	unknow_story[355].waittime = 864;
	unknow_story[356].interval = 494;
 800853c:	f503 6532 	add.w	r5, r3, #2848	; 0xb20
	unknow_story[356].waittime = 864;
	unknow_story[357].interval = 440;
	unknow_story[357].waittime = 864;
	unknow_story[358].interval = 440;
	unknow_story[358].waittime = 3216;
	unknow_story[359].interval = 330;
 8008540:	f603 3738 	addw	r7, r3, #2872	; 0xb38
	unknow_story[347].interval = 494;
 8008544:	ed81 6a00 	vstr	s12, [r1]
	unknow_story[356].interval = 494;
 8008548:	ed85 6a00 	vstr	s12, [r5]
	unknow_story[359].interval = 330;
 800854c:	edc7 5a00 	vstr	s11, [r7]
	unknow_story[348].interval = 440;
 8008550:	f503 612e 	add.w	r1, r3, #2784	; 0xae0
	unknow_story[357].interval = 440;
 8008554:	f603 3528 	addw	r5, r3, #2856	; 0xb28
	unknow_story[359].waittime = 432;
	unknow_story[360].interval = 440;
 8008558:	f503 6734 	add.w	r7, r3, #2880	; 0xb40
	unknow_story[348].interval = 440;
 800855c:	edc1 7a00 	vstr	s15, [r1]
	unknow_story[357].interval = 440;
 8008560:	edc5 7a00 	vstr	s15, [r5]
	unknow_story[360].interval = 440;
 8008564:	edc7 7a00 	vstr	s15, [r7]
	unknow_story[349].interval = 440;
 8008568:	f603 21e8 	addw	r1, r3, #2792	; 0xae8
	unknow_story[358].interval = 440;
 800856c:	f503 6533 	add.w	r5, r3, #2864	; 0xb30
	unknow_story[360].waittime = 432;
	unknow_story[361].interval = 415;
 8008570:	f603 3748 	addw	r7, r3, #2888	; 0xb48
	unknow_story[349].interval = 440;
 8008574:	edc1 7a00 	vstr	s15, [r1]
	unknow_story[348].waittime = 672;
 8008578:	f8a3 6ae4 	strh.w	r6, [r3, #2788]	; 0xae4
	unknow_story[350].interval = 440;
 800857c:	f503 612f 	add.w	r1, r3, #2800	; 0xaf0
	unknow_story[349].waittime = 696;
 8008580:	f44f 762e 	mov.w	r6, #696	; 0x2b8
	unknow_story[358].interval = 440;
 8008584:	edc5 7a00 	vstr	s15, [r5]
	unknow_story[361].interval = 415;
 8008588:	edc7 4a00 	vstr	s9, [r7]
	unknow_story[358].waittime = 3216;
 800858c:	f44f 6549 	mov.w	r5, #3216	; 0xc90
	unknow_story[361].waittime = 432;
	unknow_story[362].interval = 440;
 8008590:	f503 6735 	add.w	r7, r3, #2896	; 0xb50
	unknow_story[362].waittime = 432;
	unknow_story[363].interval = 330;
	unknow_story[363].waittime = 912;
	unknow_story[364].interval = 294;
 8008594:	f503 6836 	add.w	r8, r3, #2912	; 0xb60
	unknow_story[364].waittime = 432;
	unknow_story[365].interval = 277;
 8008598:	ed5f 6ad8 	vldr	s13, [pc, #-864]	; 800823c <inputunknow_story+0xc50>
	unknow_story[346].waittime = 216;
 800859c:	f8a3 2ad4 	strh.w	r2, [r3, #2772]	; 0xad4
	unknow_story[347].waittime = 456;
 80085a0:	f8a3 0adc 	strh.w	r0, [r3, #2780]	; 0xadc
	unknow_story[349].waittime = 696;
 80085a4:	f8a3 6aec 	strh.w	r6, [r3, #2796]	; 0xaec
	unknow_story[350].interval = 440;
 80085a8:	edc1 7a00 	vstr	s15, [r1]
	unknow_story[351].waittime = 864;
 80085ac:	f8a3 4afc 	strh.w	r4, [r3, #2812]	; 0xafc
	unknow_story[352].waittime = 864;
 80085b0:	f8a3 4b04 	strh.w	r4, [r3, #2820]	; 0xb04
	unknow_story[353].waittime = 864;
 80085b4:	f8a3 4b0c 	strh.w	r4, [r3, #2828]	; 0xb0c
	unknow_story[354].waittime = 864;
 80085b8:	f8a3 4b14 	strh.w	r4, [r3, #2836]	; 0xb14
	unknow_story[355].waittime = 864;
 80085bc:	f8a3 4b1c 	strh.w	r4, [r3, #2844]	; 0xb1c
	unknow_story[356].waittime = 864;
 80085c0:	f8a3 4b24 	strh.w	r4, [r3, #2852]	; 0xb24
	unknow_story[357].waittime = 864;
 80085c4:	f8a3 4b2c 	strh.w	r4, [r3, #2860]	; 0xb2c
	unknow_story[358].waittime = 3216;
 80085c8:	f8a3 5b34 	strh.w	r5, [r3, #2868]	; 0xb34
	unknow_story[359].waittime = 432;
 80085cc:	f8a3 9b3c 	strh.w	r9, [r3, #2876]	; 0xb3c
	unknow_story[360].waittime = 432;
 80085d0:	f8a3 9b44 	strh.w	r9, [r3, #2884]	; 0xb44
	unknow_story[361].waittime = 432;
 80085d4:	f8a3 9b4c 	strh.w	r9, [r3, #2892]	; 0xb4c
	unknow_story[362].interval = 440;
 80085d8:	edc7 7a00 	vstr	s15, [r7]
	unknow_story[364].interval = 294;
 80085dc:	ed88 4a00 	vstr	s8, [r8]
	unknow_story[363].interval = 330;
 80085e0:	f603 3758 	addw	r7, r3, #2904	; 0xb58
	unknow_story[365].interval = 277;
 80085e4:	f603 3868 	addw	r8, r3, #2920	; 0xb68
	unknow_story[363].interval = 330;
 80085e8:	edc7 5a00 	vstr	s11, [r7]
	unknow_story[365].interval = 277;
 80085ec:	edc8 6a00 	vstr	s13, [r8]
	unknow_story[363].waittime = 912;
 80085f0:	f44f 7764 	mov.w	r7, #912	; 0x390
	unknow_story[365].waittime = 432;
	unknow_story[366].interval = 294;
 80085f4:	f503 6837 	add.w	r8, r3, #2928	; 0xb70
 80085f8:	ed88 4a00 	vstr	s8, [r8]
	unknow_story[363].waittime = 912;
 80085fc:	f8a3 7b5c 	strh.w	r7, [r3, #2908]	; 0xb5c
	unknow_story[366].waittime = 432;
	unknow_story[367].interval = 330;
 8008600:	f603 3878 	addw	r8, r3, #2936	; 0xb78
	unknow_story[368].interval = 220;
	unknow_story[368].waittime = 432;
	unknow_story[369].interval = 220;
	unknow_story[369].waittime = 432;
	unknow_story[370].interval = 294;
	unknow_story[370].waittime = 912;
 8008604:	f8a3 7b94 	strh.w	r7, [r3, #2964]	; 0xb94
	unknow_story[371].interval = 277;
 8008608:	f603 3798 	addw	r7, r3, #2968	; 0xb98
 800860c:	edc7 6a00 	vstr	s13, [r7]
	unknow_story[367].interval = 330;
 8008610:	edc8 5a00 	vstr	s11, [r8]
	unknow_story[371].waittime = 432;
	unknow_story[372].interval = 220;
 8008614:	f503 673a 	add.w	r7, r3, #2976	; 0xba0
	unknow_story[368].interval = 220;
 8008618:	f503 6838 	add.w	r8, r3, #2944	; 0xb80
 800861c:	f8df b518 	ldr.w	fp, [pc, #1304]	; 8008b38 <inputunknow_story+0x154c>
	unknow_story[372].interval = 220;
 8008620:	f8c7 b000 	str.w	fp, [r7]
	unknow_story[368].interval = 220;
 8008624:	f8c8 b000 	str.w	fp, [r8]
	unknow_story[372].waittime = 864;
 8008628:	f8a3 4ba4 	strh.w	r4, [r3, #2980]	; 0xba4
	unknow_story[369].interval = 220;
 800862c:	f603 3888 	addw	r8, r3, #2952	; 0xb88
	unknow_story[373].interval = 370;
 8008630:	f603 37a8 	addw	r7, r3, #2984	; 0xba8
	unknow_story[373].waittime = 1728;
	unknow_story[374].interval = 415;
	unknow_story[374].waittime = 864;
 8008634:	f8a3 4bb4 	strh.w	r4, [r3, #2996]	; 0xbb4
	unknow_story[375].interval = 330;
	unknow_story[375].waittime = 864;
 8008638:	f8a3 4bbc 	strh.w	r4, [r3, #3004]	; 0xbbc
	unknow_story[376].interval = 440;
 800863c:	f503 643c 	add.w	r4, r3, #3008	; 0xbc0
	unknow_story[373].interval = 370;
 8008640:	ed87 3a00 	vstr	s6, [r7]
	unknow_story[376].interval = 440;
 8008644:	edc4 7a00 	vstr	s15, [r4]
	unknow_story[374].interval = 415;
 8008648:	f503 673b 	add.w	r7, r3, #2992	; 0xbb0
	unknow_story[376].waittime = 1440;
	unknow_story[377].interval = 440;
 800864c:	f603 34c8 	addw	r4, r3, #3016	; 0xbc8
	unknow_story[369].interval = 220;
 8008650:	f8c8 b000 	str.w	fp, [r8]
	unknow_story[374].interval = 415;
 8008654:	edc7 4a00 	vstr	s9, [r7]
	unknow_story[377].interval = 440;
 8008658:	edc4 7a00 	vstr	s15, [r4]
	unknow_story[370].interval = 294;
 800865c:	f503 6839 	add.w	r8, r3, #2960	; 0xb90
	unknow_story[375].interval = 330;
 8008660:	f603 37b8 	addw	r7, r3, #3000	; 0xbb8
	unknow_story[377].waittime = 216;
	unknow_story[378].interval = 494;
 8008664:	f503 643d 	add.w	r4, r3, #3024	; 0xbd0
	unknow_story[362].waittime = 432;
 8008668:	f8a3 9b54 	strh.w	r9, [r3, #2900]	; 0xb54
	unknow_story[364].waittime = 432;
 800866c:	f8a3 9b64 	strh.w	r9, [r3, #2916]	; 0xb64
	unknow_story[365].waittime = 432;
 8008670:	f8a3 9b6c 	strh.w	r9, [r3, #2924]	; 0xb6c
	unknow_story[366].waittime = 432;
 8008674:	f8a3 9b74 	strh.w	r9, [r3, #2932]	; 0xb74
	unknow_story[367].waittime = 432;
 8008678:	f8a3 9b7c 	strh.w	r9, [r3, #2940]	; 0xb7c
	unknow_story[368].waittime = 432;
 800867c:	f8a3 9b84 	strh.w	r9, [r3, #2948]	; 0xb84
	unknow_story[369].waittime = 432;
 8008680:	f8a3 9b8c 	strh.w	r9, [r3, #2956]	; 0xb8c
	unknow_story[370].interval = 294;
 8008684:	ed88 4a00 	vstr	s8, [r8]
	unknow_story[371].waittime = 432;
 8008688:	f8a3 9b9c 	strh.w	r9, [r3, #2972]	; 0xb9c
	unknow_story[373].waittime = 1728;
 800868c:	f8a3 ebac 	strh.w	lr, [r3, #2988]	; 0xbac
	unknow_story[375].interval = 330;
 8008690:	edc7 5a00 	vstr	s11, [r7]
	unknow_story[376].waittime = 1440;
 8008694:	f8a3 cbc4 	strh.w	ip, [r3, #3012]	; 0xbc4
	unknow_story[377].waittime = 216;
 8008698:	f8a3 2bcc 	strh.w	r2, [r3, #3020]	; 0xbcc
	unknow_story[378].interval = 494;
 800869c:	ed84 6a00 	vstr	s12, [r4]
	unknow_story[378].waittime = 216;
 80086a0:	f8a3 2bd4 	strh.w	r2, [r3, #3028]	; 0xbd4
	unknow_story[379].interval = 554;
	unknow_story[379].waittime = 432;
	unknow_story[380].interval = 494;
	unknow_story[380].waittime = 216;
 80086a4:	f8a3 2be4 	strh.w	r2, [r3, #3044]	; 0xbe4
	unknow_story[384].interval = 330;
	unknow_story[384].waittime = 432;
	unknow_story[385].interval = 587;
	unknow_story[385].waittime = 432;
	unknow_story[386].interval = 554;
	unknow_story[386].waittime = 216;
 80086a8:	f8a3 2c14 	strh.w	r2, [r3, #3092]	; 0xc14
	unknow_story[387].interval = 494;
 80086ac:	f603 4218 	addw	r2, r3, #3096	; 0xc18
 80086b0:	ed82 6a00 	vstr	s12, [r2]
	unknow_story[379].interval = 554;
 80086b4:	f603 34d8 	addw	r4, r3, #3032	; 0xbd8
	unknow_story[387].waittime = 456;
	unknow_story[388].interval = 440;
 80086b8:	f503 6242 	add.w	r2, r3, #3104	; 0xc20
	unknow_story[379].interval = 554;
 80086bc:	ed84 7a00 	vstr	s14, [r4]
	unknow_story[388].interval = 440;
 80086c0:	edc2 7a00 	vstr	s15, [r2]
	unknow_story[380].interval = 494;
 80086c4:	f503 643e 	add.w	r4, r3, #3040	; 0xbe0
	unknow_story[388].waittime = 456;
	unknow_story[389].interval = 494;
 80086c8:	f603 4228 	addw	r2, r3, #3112	; 0xc28
	unknow_story[380].interval = 494;
 80086cc:	ed84 6a00 	vstr	s12, [r4]
	unknow_story[389].interval = 494;
 80086d0:	ed82 6a00 	vstr	s12, [r2]
	unknow_story[381].interval = 587;
 80086d4:	f603 34e8 	addw	r4, r3, #3048	; 0xbe8
	unknow_story[389].waittime = 1536;
	unknow_story[390].interval = 330;
 80086d8:	f503 6243 	add.w	r2, r3, #3120	; 0xc30
	unknow_story[381].interval = 587;
 80086dc:	ed84 5a00 	vstr	s10, [r4]
	unknow_story[390].interval = 330;
 80086e0:	edc2 5a00 	vstr	s11, [r2]
	unknow_story[382].interval = 554;
 80086e4:	f503 643f 	add.w	r4, r3, #3056	; 0xbf0
	unknow_story[390].waittime = 432;
	unknow_story[391].interval = 554;
 80086e8:	f603 4238 	addw	r2, r3, #3128	; 0xc38
 80086ec:	ed82 7a00 	vstr	s14, [r2]
	unknow_story[382].interval = 554;
 80086f0:	ed84 7a00 	vstr	s14, [r4]
	unknow_story[391].waittime = 432;
	unknow_story[392].interval = 494;
 80086f4:	f5a1 622f 	sub.w	r2, r1, #2800	; 0xaf0
	unknow_story[383].interval = 440;
 80086f8:	f603 34f8 	addw	r4, r3, #3064	; 0xbf8
	unknow_story[384].interval = 330;
 80086fc:	f503 6740 	add.w	r7, r3, #3072	; 0xc00
 8008700:	edc7 5a00 	vstr	s11, [r7]
	unknow_story[383].interval = 440;
 8008704:	edc4 7a00 	vstr	s15, [r4]
	unknow_story[385].interval = 587;
 8008708:	f603 4708 	addw	r7, r3, #3080	; 0xc08
	unknow_story[383].waittime = 1536;
 800870c:	f44f 64c0 	mov.w	r4, #1536	; 0x600
	unknow_story[392].waittime = 216;
	unknow_story[393].interval = 440;
	unknow_story[393].waittime = 456;
 8008710:	4684      	mov	ip, r0
	unknow_story[373].interval = 370;
 8008712:	eef0 2a43 	vmov.f32	s5, s6
	unknow_story[385].interval = 587;
 8008716:	ed87 5a00 	vstr	s10, [r7]
	unknow_story[395].waittime = 1968;
	unknow_story[396].interval = 440;
	unknow_story[396].waittime = 432;
	unknow_story[397].interval = 494;
	unknow_story[397].waittime = 432;
	unknow_story[398].interval = 554;
 800871a:	ed9f 3afd 	vldr	s6, [pc, #1012]	; 8008b10 <inputunknow_story+0x1524>
	unknow_story[379].waittime = 432;
 800871e:	f8a3 9bdc 	strh.w	r9, [r3, #3036]	; 0xbdc
	unknow_story[381].waittime = 456;
 8008722:	f8a3 0bec 	strh.w	r0, [r3, #3052]	; 0xbec
	unknow_story[382].waittime = 456;
 8008726:	f8a3 0bf4 	strh.w	r0, [r3, #3060]	; 0xbf4
	unknow_story[383].waittime = 1536;
 800872a:	f8a3 4bfc 	strh.w	r4, [r3, #3068]	; 0xbfc
	unknow_story[384].waittime = 432;
 800872e:	f8a3 9c04 	strh.w	r9, [r3, #3076]	; 0xc04
	unknow_story[385].waittime = 432;
 8008732:	f8a3 9c0c 	strh.w	r9, [r3, #3084]	; 0xc0c
	unknow_story[386].interval = 554;
 8008736:	f503 6741 	add.w	r7, r3, #3088	; 0xc10
	unknow_story[387].waittime = 456;
 800873a:	f8a3 0c1c 	strh.w	r0, [r3, #3100]	; 0xc1c
	unknow_story[388].waittime = 456;
 800873e:	f8a3 0c24 	strh.w	r0, [r3, #3108]	; 0xc24
	unknow_story[389].waittime = 1536;
 8008742:	f8a3 4c2c 	strh.w	r4, [r3, #3116]	; 0xc2c
	unknow_story[390].waittime = 432;
 8008746:	f8a3 9c34 	strh.w	r9, [r3, #3124]	; 0xc34
	unknow_story[391].waittime = 432;
 800874a:	f8a3 9c3c 	strh.w	r9, [r3, #3132]	; 0xc3c
	unknow_story[393].waittime = 456;
 800874e:	f8a2 0c4c 	strh.w	r0, [r2, #3148]	; 0xc4c
	unknow_story[392].waittime = 216;
 8008752:	23d8      	movs	r3, #216	; 0xd8
	unknow_story[394].waittime = 456;
 8008754:	f8a2 0c54 	strh.w	r0, [r2, #3156]	; 0xc54
	unknow_story[395].waittime = 1968;
 8008758:	f44f 60f6 	mov.w	r0, #1968	; 0x7b0
	unknow_story[391].waittime = 432;
 800875c:	464c      	mov	r4, r9
	unknow_story[394].interval = 415;
 800875e:	ee14 ba90 	vmov	fp, s9
	unknow_story[386].interval = 554;
 8008762:	ed87 7a00 	vstr	s14, [r7]
	unknow_story[392].interval = 494;
 8008766:	ed81 6a54 	vstr	s12, [r1, #336]	; 0x150
	unknow_story[392].waittime = 216;
 800876a:	f8a2 3c44 	strh.w	r3, [r2, #3140]	; 0xc44
	unknow_story[393].interval = 440;
 800876e:	edc1 7a56 	vstr	s15, [r1, #344]	; 0x158
	unknow_story[394].interval = 415;
 8008772:	edc1 4a58 	vstr	s9, [r1, #352]	; 0x160
	unknow_story[395].interval = 440;
 8008776:	edc1 7a5a 	vstr	s15, [r1, #360]	; 0x168
	unknow_story[395].waittime = 1968;
 800877a:	f8a2 0c5c 	strh.w	r0, [r2, #3164]	; 0xc5c
	unknow_story[396].waittime = 432;
 800877e:	f8a2 9c64 	strh.w	r9, [r2, #3172]	; 0xc64
	unknow_story[397].waittime = 432;
 8008782:	f8a2 9c6c 	strh.w	r9, [r2, #3180]	; 0xc6c
	unknow_story[404].interval = 554;
	unknow_story[404].waittime = 432;
	unknow_story[405].interval = 494;
	unknow_story[405].waittime = 216;
	unknow_story[406].interval = 440;
	unknow_story[406].waittime = 1680;
 8008786:	f44f 60d2 	mov.w	r0, #1680	; 0x690
	unknow_story[398].waittime = 648;
 800878a:	f44f 7922 	mov.w	r9, #648	; 0x288
	unknow_story[396].interval = 440;
 800878e:	edc1 7a5c 	vstr	s15, [r1, #368]	; 0x170
	unknow_story[397].interval = 494;
 8008792:	ed81 6a5e 	vstr	s12, [r1, #376]	; 0x178
	unknow_story[398].waittime = 648;
 8008796:	f8a2 9c74 	strh.w	r9, [r2, #3188]	; 0xc74
	unknow_story[399].interval = 494;
 800879a:	ed81 6a62 	vstr	s12, [r1, #392]	; 0x188
	unknow_story[399].waittime = 216;
 800879e:	f8a2 3c7c 	strh.w	r3, [r2, #3196]	; 0xc7c
	unknow_story[400].interval = 494;
 80087a2:	ed81 6a64 	vstr	s12, [r1, #400]	; 0x190
	unknow_story[400].waittime = 648;
 80087a6:	f8a2 9c84 	strh.w	r9, [r2, #3204]	; 0xc84
	unknow_story[401].interval = 494;
 80087aa:	ed81 6a66 	vstr	s12, [r1, #408]	; 0x198
	unknow_story[401].waittime = 216;
 80087ae:	f8a2 3c8c 	strh.w	r3, [r2, #3212]	; 0xc8c
	unknow_story[402].interval = 587;
 80087b2:	ed81 5a68 	vstr	s10, [r1, #416]	; 0x1a0
	unknow_story[402].waittime = 648;
 80087b6:	f8a2 9c94 	strh.w	r9, [r2, #3220]	; 0xc94
	unknow_story[403].interval = 587;
 80087ba:	ed81 5a6a 	vstr	s10, [r1, #424]	; 0x1a8
	unknow_story[403].waittime = 216;
 80087be:	f8a2 3c9c 	strh.w	r3, [r2, #3228]	; 0xc9c
	unknow_story[404].waittime = 432;
 80087c2:	f8a2 4ca4 	strh.w	r4, [r2, #3236]	; 0xca4
	unknow_story[405].interval = 494;
 80087c6:	ed81 6a6e 	vstr	s12, [r1, #440]	; 0x1b8
	unknow_story[405].waittime = 216;
 80087ca:	f8a2 3cac 	strh.w	r3, [r2, #3244]	; 0xcac
	unknow_story[406].interval = 440;
 80087ce:	edc1 7a70 	vstr	s15, [r1, #448]	; 0x1c0
	unknow_story[406].waittime = 1680;
 80087d2:	f8a2 0cb4 	strh.w	r0, [r2, #3252]	; 0xcb4
	unknow_story[407].interval = 330;
 80087d6:	edc1 5a72 	vstr	s11, [r1, #456]	; 0x1c8
	unknow_story[407].waittime = 432;
 80087da:	f8a2 4cbc 	strh.w	r4, [r2, #3260]	; 0xcbc
	unknow_story[408].interval = 587;
 80087de:	ed81 5a74 	vstr	s10, [r1, #464]	; 0x1d0
	unknow_story[408].waittime = 432;
 80087e2:	f8a2 4cc4 	strh.w	r4, [r2, #3268]	; 0xcc4
	unknow_story[409].interval = 554;
	unknow_story[409].waittime = 216;
 80087e6:	f8a2 3ccc 	strh.w	r3, [r2, #3276]	; 0xccc
	unknow_story[410].interval = 494;
 80087ea:	ed81 6a78 	vstr	s12, [r1, #480]	; 0x1e0
	unknow_story[410].waittime = 456;
 80087ee:	f8a2 ccd4 	strh.w	ip, [r2, #3284]	; 0xcd4
	unknow_story[411].interval = 440;
 80087f2:	edc1 7a7a 	vstr	s15, [r1, #488]	; 0x1e8
	unknow_story[398].interval = 554;
 80087f6:	ed81 3a60 	vstr	s6, [r1, #384]	; 0x180
	unknow_story[404].interval = 554;
 80087fa:	ed81 3a6c 	vstr	s6, [r1, #432]	; 0x1b0
	unknow_story[409].interval = 554;
 80087fe:	ed81 3a76 	vstr	s6, [r1, #472]	; 0x1d8
	unknow_story[412].interval = 494;
	unknow_story[412].waittime = 696;
	unknow_story[413].interval = 494;
	unknow_story[413].waittime = 696;
	unknow_story[414].interval = 494;
	unknow_story[414].waittime = 576;
 8008802:	f44f 7710 	mov.w	r7, #576	; 0x240
	unknow_story[411].waittime = 456;
 8008806:	f8a2 ccdc 	strh.w	ip, [r2, #3292]	; 0xcdc
	unknow_story[420].interval = 440;
	unknow_story[420].waittime = 456;
	unknow_story[421].interval = 415;
	unknow_story[421].waittime = 456;
	unknow_story[422].interval = 370;
	unknow_story[422].waittime = 1680;
 800880a:	f8a2 0d34 	strh.w	r0, [r2, #3380]	; 0xd34
	unknow_story[423].interval = 294;
	unknow_story[423].waittime = 432;
	unknow_story[424].interval = 415;
	unknow_story[424].waittime = 1296;
 800880e:	f44f 60a2 	mov.w	r0, #1296	; 0x510
	unknow_story[393].interval = 440;
 8008812:	ee17 ea90 	vmov	lr, s15
	unknow_story[412].interval = 494;
 8008816:	ed81 6a7c 	vstr	s12, [r1, #496]	; 0x1f0
	unknow_story[412].waittime = 696;
 800881a:	f8a2 6ce4 	strh.w	r6, [r2, #3300]	; 0xce4
	unknow_story[413].interval = 494;
 800881e:	ed81 6a7e 	vstr	s12, [r1, #504]	; 0x1f8
	unknow_story[413].waittime = 696;
 8008822:	f8a2 6cec 	strh.w	r6, [r2, #3308]	; 0xcec
	unknow_story[414].interval = 494;
 8008826:	ed81 6a80 	vstr	s12, [r1, #512]	; 0x200
	unknow_story[414].waittime = 576;
 800882a:	f8a2 7cf4 	strh.w	r7, [r2, #3316]	; 0xcf4
	unknow_story[415].interval = 494;
 800882e:	ed81 6a82 	vstr	s12, [r1, #520]	; 0x208
	unknow_story[415].waittime = 216;
 8008832:	f8a2 3cfc 	strh.w	r3, [r2, #3324]	; 0xcfc
	unknow_story[416].interval = 330;
 8008836:	edc1 5a84 	vstr	s11, [r1, #528]	; 0x210
	unknow_story[416].waittime = 216;
 800883a:	f8a2 3d04 	strh.w	r3, [r2, #3332]	; 0xd04
	unknow_story[417].interval = 330;
 800883e:	edc1 5a86 	vstr	s11, [r1, #536]	; 0x218
	unknow_story[417].waittime = 216;
 8008842:	f8a2 3d0c 	strh.w	r3, [r2, #3340]	; 0xd0c
	unknow_story[418].waittime = 432;
 8008846:	f8a2 4d14 	strh.w	r4, [r2, #3348]	; 0xd14
	unknow_story[419].interval = 494;
 800884a:	ed81 6a8a 	vstr	s12, [r1, #552]	; 0x228
	unknow_story[419].waittime = 216;
 800884e:	f8a2 3d1c 	strh.w	r3, [r2, #3356]	; 0xd1c
	unknow_story[420].interval = 440;
 8008852:	edc1 7a8c 	vstr	s15, [r1, #560]	; 0x230
	unknow_story[420].waittime = 456;
 8008856:	f8a2 cd24 	strh.w	ip, [r2, #3364]	; 0xd24
	unknow_story[421].interval = 415;
 800885a:	f8c1 b238 	str.w	fp, [r1, #568]	; 0x238
	unknow_story[421].waittime = 456;
 800885e:	f8a2 cd2c 	strh.w	ip, [r2, #3372]	; 0xd2c
	unknow_story[423].interval = 294;
 8008862:	ed81 4a92 	vstr	s8, [r1, #584]	; 0x248
	unknow_story[423].waittime = 432;
 8008866:	f8a2 4d3c 	strh.w	r4, [r2, #3388]	; 0xd3c
	unknow_story[424].interval = 415;
 800886a:	f8c1 b250 	str.w	fp, [r1, #592]	; 0x250
	unknow_story[424].waittime = 1296;
 800886e:	f8a2 0d44 	strh.w	r0, [r2, #3396]	; 0xd44
	unknow_story[425].interval = 440;
 8008872:	edc1 7a96 	vstr	s15, [r1, #600]	; 0x258
	unknow_story[425].waittime = 432;
 8008876:	f8a2 4d4c 	strh.w	r4, [r2, #3404]	; 0xd4c
	unknow_story[426].interval = 440;
 800887a:	edc1 7a98 	vstr	s15, [r1, #608]	; 0x260
	unknow_story[426].waittime = 1296;
 800887e:	f8a2 0d54 	strh.w	r0, [r2, #3412]	; 0xd54
	unknow_story[427].interval = 330;
 8008882:	edc1 5a9a 	vstr	s11, [r1, #616]	; 0x268
	unknow_story[427].waittime = 432;
 8008886:	f8a2 4d5c 	strh.w	r4, [r2, #3420]	; 0xd5c
	unknow_story[436].waittime = 672;
	unknow_story[437].interval = 494;
	unknow_story[437].waittime = 108;
	unknow_story[438].interval = 440;
	unknow_story[438].waittime = 720;
	unknow_story[439].interval = 349;
 800888a:	4fa2      	ldr	r7, [pc, #648]	; (8008b14 <inputunknow_story+0x1528>)
	unknow_story[418].interval = 554;
 800888c:	ed81 3a88 	vstr	s6, [r1, #544]	; 0x220
	unknow_story[422].interval = 370;
 8008890:	edc1 2a90 	vstr	s5, [r1, #576]	; 0x240
	unknow_story[428].interval = 440;
 8008894:	edc1 7a9c 	vstr	s15, [r1, #624]	; 0x270
	unknow_story[428].waittime = 1296;
 8008898:	f8a2 0d64 	strh.w	r0, [r2, #3428]	; 0xd64
	unknow_story[433].interval = 440;
 800889c:	edc1 7aa6 	vstr	s15, [r1, #664]	; 0x298
	unknow_story[435].interval = 440;
 80088a0:	edc1 7aaa 	vstr	s15, [r1, #680]	; 0x2a8
	unknow_story[438].interval = 440;
 80088a4:	edc1 7ab0 	vstr	s15, [r1, #704]	; 0x2c0
	unknow_story[431].waittime = 4704;
 80088a8:	f44f 5093 	mov.w	r0, #4704	; 0x1260
	unknow_story[439].waittime = 648;
	unknow_story[440].interval = 392;
 80088ac:	eddf 7a9a 	vldr	s15, [pc, #616]	; 8008b18 <inputunknow_story+0x152c>
	unknow_story[447].waittime = 672;
	unknow_story[448].interval = 1319;
	unknow_story[448].waittime = 432;
	unknow_story[449].interval = 1480;
	unknow_story[449].waittime = 432;
	unknow_story[450].interval = 831;
 80088b0:	eddf 6a9a 	vldr	s13, [pc, #616]	; 8008b1c <inputunknow_story+0x1530>
	unknow_story[447].interval = 1175;
 80088b4:	ed9f 4a9a 	vldr	s8, [pc, #616]	; 8008b20 <inputunknow_story+0x1534>
	unknow_story[429].interval = 494;
 80088b8:	ed81 6a9e 	vstr	s12, [r1, #632]	; 0x278
	unknow_story[407].interval = 330;
 80088bc:	eef0 4a65 	vmov.f32	s9, s11
	unknow_story[402].interval = 587;
 80088c0:	eeb0 2a45 	vmov.f32	s4, s10
	unknow_story[437].waittime = 108;
 80088c4:	f04f 086c 	mov.w	r8, #108	; 0x6c
	unknow_story[446].interval = 1109;
 80088c8:	ed9f 5a96 	vldr	s10, [pc, #600]	; 8008b24 <inputunknow_story+0x1538>
	unknow_story[430].interval = 494;
 80088cc:	ed81 6aa0 	vstr	s12, [r1, #640]	; 0x280
	unknow_story[392].interval = 494;
 80088d0:	eeb0 7a46 	vmov.f32	s14, s12
	unknow_story[438].waittime = 720;
 80088d4:	f44f 7a34 	mov.w	sl, #720	; 0x2d0
	unknow_story[431].waittime = 4704;
 80088d8:	f8a2 0d7c 	strh.w	r0, [r2, #3452]	; 0xd7c
	unknow_story[432].interval = 330;
 80088dc:	edc1 5aa4 	vstr	s11, [r1, #656]	; 0x290
	unknow_story[436].waittime = 672;
 80088e0:	f44f 7028 	mov.w	r0, #672	; 0x2a0
	unknow_story[436].interval = 494;
 80088e4:	ed81 6aac 	vstr	s12, [r1, #688]	; 0x2b0
	unknow_story[437].interval = 494;
 80088e8:	ed81 6aae 	vstr	s12, [r1, #696]	; 0x2b8
	unknow_story[439].interval = 349;
 80088ec:	f8c1 72c8 	str.w	r7, [r1, #712]	; 0x2c8
	unknow_story[445].interval = 988;
 80088f0:	ed9f 6a8d 	vldr	s12, [pc, #564]	; 8008b28 <inputunknow_story+0x153c>
	unknow_story[441].interval = 349;
 80088f4:	f8c1 72d8 	str.w	r7, [r1, #728]	; 0x2d8
	unknow_story[442].interval = 330;
 80088f8:	edc1 5ab8 	vstr	s11, [r1, #736]	; 0x2e0
	unknow_story[444].interval = 880;
 80088fc:	ee13 7a90 	vmov	r7, s7
	unknow_story[450].waittime = 216;
	unknow_story[451].interval = 740;
 8008900:	eddf 5a8a 	vldr	s11, [pc, #552]	; 8008b2c <inputunknow_story+0x1540>
	unknow_story[444].interval = 880;
 8008904:	edc1 3abc 	vstr	s7, [r1, #752]	; 0x2f0
	unknow_story[448].interval = 1319;
 8008908:	eddf 3a89 	vldr	s7, [pc, #548]	; 8008b30 <inputunknow_story+0x1544>
	unknow_story[429].waittime = 216;
 800890c:	f8a2 3d6c 	strh.w	r3, [r2, #3436]	; 0xd6c
	unknow_story[430].waittime = 216;
 8008910:	f8a2 3d74 	strh.w	r3, [r2, #3444]	; 0xd74
	unknow_story[432].waittime = 432;
 8008914:	f8a2 4d84 	strh.w	r4, [r2, #3460]	; 0xd84
	unknow_story[433].waittime = 432;
 8008918:	f8a2 4d8c 	strh.w	r4, [r2, #3468]	; 0xd8c
	unknow_story[434].interval = 415;
 800891c:	f8c1 b2a0 	str.w	fp, [r1, #672]	; 0x2a0
	unknow_story[434].waittime = 216;
 8008920:	f8a2 3d94 	strh.w	r3, [r2, #3476]	; 0xd94
	unknow_story[435].waittime = 456;
 8008924:	f8a2 cd9c 	strh.w	ip, [r2, #3484]	; 0xd9c
	unknow_story[436].waittime = 672;
 8008928:	f8a2 0da4 	strh.w	r0, [r2, #3492]	; 0xda4
	unknow_story[437].waittime = 108;
 800892c:	f8a2 8dac 	strh.w	r8, [r2, #3500]	; 0xdac
	unknow_story[438].waittime = 720;
 8008930:	f8a2 adb4 	strh.w	sl, [r2, #3508]	; 0xdb4
	unknow_story[439].waittime = 648;
 8008934:	f8a2 9dbc 	strh.w	r9, [r2, #3516]	; 0xdbc
	unknow_story[440].interval = 392;
 8008938:	edc1 7ab4 	vstr	s15, [r1, #720]	; 0x2d0
	unknow_story[440].waittime = 696;
 800893c:	f8a2 6dc4 	strh.w	r6, [r2, #3524]	; 0xdc4
	unknow_story[441].waittime = 672;
 8008940:	f8a2 0dcc 	strh.w	r0, [r2, #3532]	; 0xdcc
	unknow_story[442].waittime = 432;
 8008944:	f8a2 4dd4 	strh.w	r4, [r2, #3540]	; 0xdd4
	unknow_story[443].interval = 415;
 8008948:	f8c1 b2e8 	str.w	fp, [r1, #744]	; 0x2e8
	unknow_story[443].waittime = 432;
 800894c:	f8a2 4ddc 	strh.w	r4, [r2, #3548]	; 0xddc
	unknow_story[449].interval = 1480;
 8008950:	f8df b1e8 	ldr.w	fp, [pc, #488]	; 8008b3c <inputunknow_story+0x1550>
	unknow_story[431].interval = 554;
 8008954:	ed81 3aa2 	vstr	s6, [r1, #648]	; 0x288
	unknow_story[444].waittime = 432;
 8008958:	f8a2 4de4 	strh.w	r4, [r2, #3556]	; 0xde4
	unknow_story[446].waittime = 696;
 800895c:	f8a2 6df4 	strh.w	r6, [r2, #3572]	; 0xdf4
	unknow_story[447].waittime = 672;
 8008960:	f8a2 0dfc 	strh.w	r0, [r2, #3580]	; 0xdfc
	unknow_story[475].interval = 880;
	unknow_story[475].waittime = 216;
	unknow_story[476].interval = 1175;
	unknow_story[476].waittime = 216;
	unknow_story[477].interval = 1109;
	unknow_story[477].waittime = 1728;
 8008964:	f44f 66d8 	mov.w	r6, #1728	; 0x6c0
	unknow_story[478].interval = 831;
 8008968:	f501 6080 	add.w	r0, r1, #1024	; 0x400
	unknow_story[445].waittime = 432;
 800896c:	f8a2 4dec 	strh.w	r4, [r2, #3564]	; 0xdec
	unknow_story[448].waittime = 432;
 8008970:	f8a2 4e04 	strh.w	r4, [r2, #3588]	; 0xe04
	unknow_story[449].interval = 1480;
 8008974:	f8c1 b318 	str.w	fp, [r1, #792]	; 0x318
	unknow_story[449].waittime = 432;
 8008978:	f8a2 4e0c 	strh.w	r4, [r2, #3596]	; 0xe0c
	unknow_story[450].interval = 831;
 800897c:	edc1 6ac8 	vstr	s13, [r1, #800]	; 0x320
	unknow_story[450].waittime = 216;
 8008980:	f8a2 3e14 	strh.w	r3, [r2, #3604]	; 0xe14
	unknow_story[451].waittime = 216;
 8008984:	f8a2 3e1c 	strh.w	r3, [r2, #3612]	; 0xe1c
	unknow_story[452].interval = 831;
 8008988:	edc1 6acc 	vstr	s13, [r1, #816]	; 0x330
	unknow_story[452].waittime = 216;
 800898c:	f8a2 3e24 	strh.w	r3, [r2, #3620]	; 0xe24
	unknow_story[453].waittime = 216;
 8008990:	f8a2 3e2c 	strh.w	r3, [r2, #3628]	; 0xe2c
	unknow_story[454].interval = 831;
 8008994:	edc1 6ad0 	vstr	s13, [r1, #832]	; 0x340
	unknow_story[454].waittime = 216;
 8008998:	f8a2 3e34 	strh.w	r3, [r2, #3636]	; 0xe34
	unknow_story[455].waittime = 216;
 800899c:	f8a2 3e3c 	strh.w	r3, [r2, #3644]	; 0xe3c
	unknow_story[456].interval = 831;
 80089a0:	edc1 6ad4 	vstr	s13, [r1, #848]	; 0x350
	unknow_story[456].waittime = 216;
 80089a4:	f8a2 3e44 	strh.w	r3, [r2, #3652]	; 0xe44
	unknow_story[457].waittime = 216;
 80089a8:	f8a2 3e4c 	strh.w	r3, [r2, #3660]	; 0xe4c
	unknow_story[458].interval = 831;
 80089ac:	edc1 6ad8 	vstr	s13, [r1, #864]	; 0x360
	unknow_story[458].waittime = 216;
 80089b0:	f8a2 3e54 	strh.w	r3, [r2, #3668]	; 0xe54
	unknow_story[459].waittime = 216;
 80089b4:	f8a2 3e5c 	strh.w	r3, [r2, #3676]	; 0xe5c
	unknow_story[460].interval = 831;
 80089b8:	edc1 6adc 	vstr	s13, [r1, #880]	; 0x370
	unknow_story[460].waittime = 216;
 80089bc:	f8a2 3e64 	strh.w	r3, [r2, #3684]	; 0xe64
	unknow_story[445].interval = 988;
 80089c0:	ed81 6abe 	vstr	s12, [r1, #760]	; 0x2f8
	unknow_story[446].interval = 1109;
 80089c4:	ed81 5ac0 	vstr	s10, [r1, #768]	; 0x300
	unknow_story[447].interval = 1175;
 80089c8:	ed81 4ac2 	vstr	s8, [r1, #776]	; 0x308
	unknow_story[448].interval = 1319;
 80089cc:	edc1 3ac4 	vstr	s7, [r1, #784]	; 0x310
	unknow_story[451].interval = 740;
 80089d0:	edc1 5aca 	vstr	s11, [r1, #808]	; 0x328
	unknow_story[453].interval = 740;
 80089d4:	edc1 5ace 	vstr	s11, [r1, #824]	; 0x338
	unknow_story[455].interval = 740;
 80089d8:	edc1 5ad2 	vstr	s11, [r1, #840]	; 0x348
	unknow_story[457].interval = 740;
 80089dc:	edc1 5ad6 	vstr	s11, [r1, #856]	; 0x358
	unknow_story[459].interval = 740;
 80089e0:	edc1 5ada 	vstr	s11, [r1, #872]	; 0x368
	unknow_story[461].interval = 880;
 80089e4:	f8c1 7378 	str.w	r7, [r1, #888]	; 0x378
	unknow_story[461].waittime = 216;
 80089e8:	f8a2 3e6c 	strh.w	r3, [r2, #3692]	; 0xe6c
	unknow_story[462].interval = 880;
 80089ec:	f8c1 7380 	str.w	r7, [r1, #896]	; 0x380
	unknow_story[462].waittime = 432;
 80089f0:	f8a2 4e74 	strh.w	r4, [r2, #3700]	; 0xe74
	unknow_story[463].interval = 880;
 80089f4:	f8c1 7388 	str.w	r7, [r1, #904]	; 0x388
	unknow_story[463].waittime = 216;
 80089f8:	f8a2 3e7c 	strh.w	r3, [r2, #3708]	; 0xe7c
	unknow_story[464].interval = 831;
 80089fc:	edc1 6ae4 	vstr	s13, [r1, #912]	; 0x390
	unknow_story[464].waittime = 216;
 8008a00:	f8a2 3e84 	strh.w	r3, [r2, #3716]	; 0xe84
	unknow_story[465].interval = 880;
 8008a04:	f8c1 7398 	str.w	r7, [r1, #920]	; 0x398
	unknow_story[465].waittime = 216;
 8008a08:	f8a2 3e8c 	strh.w	r3, [r2, #3724]	; 0xe8c
	unknow_story[466].interval = 831;
 8008a0c:	edc1 6ae8 	vstr	s13, [r1, #928]	; 0x3a0
	unknow_story[466].waittime = 216;
 8008a10:	f8a2 3e94 	strh.w	r3, [r2, #3732]	; 0xe94
	unknow_story[467].interval = 880;
 8008a14:	f8c1 73a8 	str.w	r7, [r1, #936]	; 0x3a8
	unknow_story[467].waittime = 216;
 8008a18:	f8a2 3e9c 	strh.w	r3, [r2, #3740]	; 0xe9c
	unknow_story[468].interval = 831;
 8008a1c:	edc1 6aec 	vstr	s13, [r1, #944]	; 0x3b0
	unknow_story[468].waittime = 216;
 8008a20:	f8a2 3ea4 	strh.w	r3, [r2, #3748]	; 0xea4
	unknow_story[469].interval = 880;
 8008a24:	f8c1 73b8 	str.w	r7, [r1, #952]	; 0x3b8
	unknow_story[469].waittime = 216;
 8008a28:	f8a2 3eac 	strh.w	r3, [r2, #3756]	; 0xeac
	unknow_story[470].interval = 831;
 8008a2c:	edc1 6af0 	vstr	s13, [r1, #960]	; 0x3c0
	unknow_story[470].waittime = 216;
 8008a30:	f8a2 3eb4 	strh.w	r3, [r2, #3764]	; 0xeb4
	unknow_story[471].interval = 880;
 8008a34:	f8c1 73c8 	str.w	r7, [r1, #968]	; 0x3c8
	unknow_story[471].waittime = 216;
 8008a38:	f8a2 3ebc 	strh.w	r3, [r2, #3772]	; 0xebc
	unknow_story[472].interval = 831;
 8008a3c:	edc1 6af4 	vstr	s13, [r1, #976]	; 0x3d0
	unknow_story[472].waittime = 216;
 8008a40:	f8a2 3ec4 	strh.w	r3, [r2, #3780]	; 0xec4
	unknow_story[473].interval = 880;
 8008a44:	f8c1 73d8 	str.w	r7, [r1, #984]	; 0x3d8
	unknow_story[473].waittime = 216;
 8008a48:	f8a2 3ecc 	strh.w	r3, [r2, #3788]	; 0xecc
	unknow_story[474].interval = 831;
 8008a4c:	edc1 6af8 	vstr	s13, [r1, #992]	; 0x3e0
	unknow_story[474].waittime = 216;
 8008a50:	f8a2 3ed4 	strh.w	r3, [r2, #3796]	; 0xed4
	unknow_story[475].interval = 880;
 8008a54:	f8c1 73e8 	str.w	r7, [r1, #1000]	; 0x3e8
	unknow_story[475].waittime = 216;
 8008a58:	f8a2 3edc 	strh.w	r3, [r2, #3804]	; 0xedc
	unknow_story[476].waittime = 216;
 8008a5c:	f8a2 3ee4 	strh.w	r3, [r2, #3812]	; 0xee4
	unknow_story[476].interval = 1175;
 8008a60:	ed81 4afc 	vstr	s8, [r1, #1008]	; 0x3f0
	unknow_story[477].interval = 1109;
 8008a64:	ed81 5afe 	vstr	s10, [r1, #1016]	; 0x3f8
	unknow_story[477].waittime = 1728;
 8008a68:	f8a2 6eec 	strh.w	r6, [r2, #3820]	; 0xeec
	unknow_story[478].interval = 831;
 8008a6c:	edc0 6a00 	vstr	s13, [r0]
	unknow_story[478].waittime = 1656;
 8008a70:	f44f 60cf 	mov.w	r0, #1656	; 0x678
 8008a74:	f8a2 0ef4 	strh.w	r0, [r2, #3828]	; 0xef4
	unknow_story[479].interval = 740;
 8008a78:	f501 6081 	add.w	r0, r1, #1032	; 0x408
 8008a7c:	edc0 5a00 	vstr	s11, [r0]
	unknow_story[479].waittime = 216;
	unknow_story[480].interval = 740;
 8008a80:	f501 6082 	add.w	r0, r1, #1040	; 0x410
 8008a84:	edc0 5a00 	vstr	s11, [r0]
	unknow_story[480].waittime = 1728;
	unknow_story[481].interval = 1319;
 8008a88:	f501 6083 	add.w	r0, r1, #1048	; 0x418
 8008a8c:	edc0 3a00 	vstr	s7, [r0]
	unknow_story[481].waittime = 216;
	unknow_story[482].interval = 1319;
 8008a90:	f501 6084 	add.w	r0, r1, #1056	; 0x420
 8008a94:	edc0 3a00 	vstr	s7, [r0]
	unknow_story[482].waittime = 720;
	unknow_story[483].interval = 1480;
 8008a98:	f501 6085 	add.w	r0, r1, #1064	; 0x428
	unknow_story[486].waittime = 108;
	unknow_story[487].interval = 880;
	unknow_story[487].waittime = 108;
	unknow_story[488].interval = 740;
	unknow_story[488].waittime = 108;
	unknow_story[489].interval = 659;
 8008a9c:	eddf 7a25 	vldr	s15, [pc, #148]	; 8008b34 <inputunknow_story+0x1548>
	unknow_story[483].interval = 1480;
 8008aa0:	f8c0 b000 	str.w	fp, [r0]
	unknow_story[484].interval = 1480;
 8008aa4:	f501 6086 	add.w	r0, r1, #1072	; 0x430
	unknow_story[479].waittime = 216;
 8008aa8:	f8a2 3efc 	strh.w	r3, [r2, #3836]	; 0xefc
	unknow_story[484].interval = 1480;
 8008aac:	f8c0 b000 	str.w	fp, [r0]
	unknow_story[485].interval = 1319;
 8008ab0:	f501 6087 	add.w	r0, r1, #1080	; 0x438
 8008ab4:	edc0 3a00 	vstr	s7, [r0]
	unknow_story[486].interval = 1175;
 8008ab8:	f501 6088 	add.w	r0, r1, #1088	; 0x440
 8008abc:	ed80 4a00 	vstr	s8, [r0]
	unknow_story[487].interval = 880;
 8008ac0:	f501 6089 	add.w	r0, r1, #1096	; 0x448
	unknow_story[480].waittime = 1728;
 8008ac4:	f8a2 6f04 	strh.w	r6, [r2, #3844]	; 0xf04
	unknow_story[487].interval = 880;
 8008ac8:	6007      	str	r7, [r0, #0]
	unknow_story[488].interval = 740;
 8008aca:	f501 608a 	add.w	r0, r1, #1104	; 0x450
 8008ace:	edc0 5a00 	vstr	s11, [r0]
	unknow_story[489].interval = 659;
 8008ad2:	f501 608b 	add.w	r0, r1, #1112	; 0x458
 8008ad6:	edc0 7a00 	vstr	s15, [r0]
	unknow_story[489].waittime = 108;
	unknow_story[490].interval = 587;
 8008ada:	f501 608c 	add.w	r0, r1, #1120	; 0x460
 8008ade:	ed80 2a00 	vstr	s4, [r0]
	unknow_story[490].waittime = 108;
	unknow_story[491].interval = 440;
 8008ae2:	f501 608d 	add.w	r0, r1, #1128	; 0x468
	unknow_story[481].waittime = 216;
 8008ae6:	f8a2 3f0c 	strh.w	r3, [r2, #3852]	; 0xf0c
	unknow_story[491].interval = 440;
 8008aea:	f8c0 e000 	str.w	lr, [r0]
	unknow_story[491].waittime = 108;
	unknow_story[492].interval = 659;
 8008aee:	f501 608e 	add.w	r0, r1, #1136	; 0x470
 8008af2:	edc0 7a00 	vstr	s15, [r0]
	unknow_story[492].waittime = 216;
	unknow_story[493].interval = 659;
 8008af6:	f501 608f 	add.w	r0, r1, #1144	; 0x478
 8008afa:	edc0 7a00 	vstr	s15, [r0]
	unknow_story[493].waittime = 216;
	unknow_story[494].interval = 659;
 8008afe:	f501 6090 	add.w	r0, r1, #1152	; 0x480
	unknow_story[482].waittime = 720;
 8008b02:	f8a2 af14 	strh.w	sl, [r2, #3860]	; 0xf14
	unknow_story[483].waittime = 216;
 8008b06:	f8a2 3f1c 	strh.w	r3, [r2, #3868]	; 0xf1c
	unknow_story[484].waittime = 108;
 8008b0a:	f8a2 8f24 	strh.w	r8, [r2, #3876]	; 0xf24
 8008b0e:	e017      	b.n	8008b40 <inputunknow_story+0x1554>
 8008b10:	440a8000 	.word	0x440a8000
 8008b14:	43ae8000 	.word	0x43ae8000
 8008b18:	43c40000 	.word	0x43c40000
 8008b1c:	444fc000 	.word	0x444fc000
 8008b20:	4492e000 	.word	0x4492e000
 8008b24:	448aa000 	.word	0x448aa000
 8008b28:	44770000 	.word	0x44770000
 8008b2c:	44390000 	.word	0x44390000
 8008b30:	44a4e000 	.word	0x44a4e000
 8008b34:	4424c000 	.word	0x4424c000
 8008b38:	435c0000 	.word	0x435c0000
 8008b3c:	44b90000 	.word	0x44b90000
	unknow_story[485].waittime = 108;
 8008b40:	f8a2 8f2c 	strh.w	r8, [r2, #3884]	; 0xf2c
	unknow_story[486].waittime = 108;
 8008b44:	f8a2 8f34 	strh.w	r8, [r2, #3892]	; 0xf34
	unknow_story[487].waittime = 108;
 8008b48:	f8a2 8f3c 	strh.w	r8, [r2, #3900]	; 0xf3c
	unknow_story[488].waittime = 108;
 8008b4c:	f8a2 8f44 	strh.w	r8, [r2, #3908]	; 0xf44
	unknow_story[489].waittime = 108;
 8008b50:	f8a2 8f4c 	strh.w	r8, [r2, #3916]	; 0xf4c
	unknow_story[490].waittime = 108;
 8008b54:	f8a2 8f54 	strh.w	r8, [r2, #3924]	; 0xf54
	unknow_story[491].waittime = 108;
 8008b58:	f8a2 8f5c 	strh.w	r8, [r2, #3932]	; 0xf5c
	unknow_story[492].waittime = 216;
 8008b5c:	f8a2 3f64 	strh.w	r3, [r2, #3940]	; 0xf64
	unknow_story[493].waittime = 216;
 8008b60:	f8a2 3f6c 	strh.w	r3, [r2, #3948]	; 0xf6c
	unknow_story[494].interval = 659;
 8008b64:	edc0 7a00 	vstr	s15, [r0]
	unknow_story[494].waittime = 216;
	unknow_story[495].interval = 659;
 8008b68:	f501 6091 	add.w	r0, r1, #1160	; 0x488
 8008b6c:	edc0 7a00 	vstr	s15, [r0]
	unknow_story[495].waittime = 216;
	unknow_story[496].interval = 659;
 8008b70:	f501 6092 	add.w	r0, r1, #1168	; 0x490
 8008b74:	edc0 7a00 	vstr	s15, [r0]
	unknow_story[496].waittime = 216;
	unknow_story[497].interval = 659;
 8008b78:	f501 6093 	add.w	r0, r1, #1176	; 0x498
 8008b7c:	edc0 7a00 	vstr	s15, [r0]
	unknow_story[497].waittime = 216;
	unknow_story[498].interval = 659;
 8008b80:	f501 6094 	add.w	r0, r1, #1184	; 0x4a0
 8008b84:	edc0 7a00 	vstr	s15, [r0]
	unknow_story[498].waittime = 216;
	unknow_story[499].interval = 740;
 8008b88:	f501 6095 	add.w	r0, r1, #1192	; 0x4a8
 8008b8c:	edc0 5a00 	vstr	s11, [r0]
	unknow_story[499].waittime = 216;
	unknow_story[500].interval = 740;
 8008b90:	f501 6096 	add.w	r0, r1, #1200	; 0x4b0
 8008b94:	edc0 5a00 	vstr	s11, [r0]
	unknow_story[500].waittime = 216;
	unknow_story[501].interval = 740;
 8008b98:	f501 6097 	add.w	r0, r1, #1208	; 0x4b8
 8008b9c:	edc0 5a00 	vstr	s11, [r0]
	unknow_story[501].waittime = 216;
	unknow_story[502].interval = 740;
 8008ba0:	f501 6098 	add.w	r0, r1, #1216	; 0x4c0
 8008ba4:	edc0 5a00 	vstr	s11, [r0]
	unknow_story[502].waittime = 216;
	unknow_story[503].interval = 740;
 8008ba8:	f501 6099 	add.w	r0, r1, #1224	; 0x4c8
 8008bac:	edc0 5a00 	vstr	s11, [r0]
	unknow_story[503].waittime = 216;
	unknow_story[504].interval = 740;
 8008bb0:	f501 609a 	add.w	r0, r1, #1232	; 0x4d0
 8008bb4:	edc0 5a00 	vstr	s11, [r0]
	unknow_story[504].waittime = 432;
	unknow_story[505].interval = 831;
 8008bb8:	f501 609b 	add.w	r0, r1, #1240	; 0x4d8
 8008bbc:	edc0 6a00 	vstr	s13, [r0]
	unknow_story[505].waittime = 432;
	unknow_story[506].interval = 880;
 8008bc0:	f501 609c 	add.w	r0, r1, #1248	; 0x4e0
	unknow_story[494].waittime = 216;
 8008bc4:	f8a2 3f74 	strh.w	r3, [r2, #3956]	; 0xf74
	unknow_story[506].interval = 880;
 8008bc8:	6007      	str	r7, [r0, #0]
	unknow_story[506].waittime = 432;
	unknow_story[507].interval = 659;
 8008bca:	f501 609d 	add.w	r0, r1, #1256	; 0x4e8
 8008bce:	edc0 7a00 	vstr	s15, [r0]
	unknow_story[507].waittime = 216;
	unknow_story[508].interval = 659;
 8008bd2:	f501 609e 	add.w	r0, r1, #1264	; 0x4f0
 8008bd6:	edc0 7a00 	vstr	s15, [r0]
	unknow_story[508].waittime = 216;
	unknow_story[509].interval = 1109;
 8008bda:	f501 609f 	add.w	r0, r1, #1272	; 0x4f8
 8008bde:	ed80 5a00 	vstr	s10, [r0]
	unknow_story[509].waittime = 216;
	unknow_story[510].interval = 988;
 8008be2:	f501 60a0 	add.w	r0, r1, #1280	; 0x500
 8008be6:	ed80 6a00 	vstr	s12, [r0]
	unknow_story[510].waittime = 216;
	unknow_story[511].interval = 880;
 8008bea:	f501 60a1 	add.w	r0, r1, #1288	; 0x508
	unknow_story[495].waittime = 216;
 8008bee:	f8a2 3f7c 	strh.w	r3, [r2, #3964]	; 0xf7c
	unknow_story[496].waittime = 216;
 8008bf2:	f8a2 3f84 	strh.w	r3, [r2, #3972]	; 0xf84
	unknow_story[497].waittime = 216;
 8008bf6:	f8a2 3f8c 	strh.w	r3, [r2, #3980]	; 0xf8c
	unknow_story[498].waittime = 216;
 8008bfa:	f8a2 3f94 	strh.w	r3, [r2, #3988]	; 0xf94
	unknow_story[499].waittime = 216;
 8008bfe:	f8a2 3f9c 	strh.w	r3, [r2, #3996]	; 0xf9c
	unknow_story[500].waittime = 216;
 8008c02:	f8a2 3fa4 	strh.w	r3, [r2, #4004]	; 0xfa4
	unknow_story[501].waittime = 216;
 8008c06:	f8a2 3fac 	strh.w	r3, [r2, #4012]	; 0xfac
	unknow_story[502].waittime = 216;
 8008c0a:	f8a2 3fb4 	strh.w	r3, [r2, #4020]	; 0xfb4
	unknow_story[503].waittime = 216;
 8008c0e:	f8a2 3fbc 	strh.w	r3, [r2, #4028]	; 0xfbc
	unknow_story[504].waittime = 432;
 8008c12:	f8a2 4fc4 	strh.w	r4, [r2, #4036]	; 0xfc4
	unknow_story[505].waittime = 432;
 8008c16:	f8a2 4fcc 	strh.w	r4, [r2, #4044]	; 0xfcc
	unknow_story[506].waittime = 432;
 8008c1a:	f8a2 4fd4 	strh.w	r4, [r2, #4052]	; 0xfd4
	unknow_story[507].waittime = 216;
 8008c1e:	f8a2 3fdc 	strh.w	r3, [r2, #4060]	; 0xfdc
	unknow_story[508].waittime = 216;
 8008c22:	f8a2 3fe4 	strh.w	r3, [r2, #4068]	; 0xfe4
	unknow_story[509].waittime = 216;
 8008c26:	f8a2 3fec 	strh.w	r3, [r2, #4076]	; 0xfec
	unknow_story[510].waittime = 216;
 8008c2a:	f8a2 3ff4 	strh.w	r3, [r2, #4084]	; 0xff4
	unknow_story[511].interval = 880;
 8008c2e:	6007      	str	r7, [r0, #0]
	unknow_story[511].waittime = 216;
	unknow_story[512].interval = 988;
 8008c30:	f501 60a2 	add.w	r0, r1, #1296	; 0x510
 8008c34:	ed80 6a00 	vstr	s12, [r0]
	unknow_story[512].waittime = 456;
 8008c38:	f241 0004 	movw	r0, #4100	; 0x1004
	unknow_story[511].waittime = 216;
 8008c3c:	f8a2 3ffc 	strh.w	r3, [r2, #4092]	; 0xffc
	unknow_story[512].waittime = 456;
 8008c40:	f822 c000 	strh.w	ip, [r2, r0]
	unknow_story[513].interval = 880;
 8008c44:	f501 60a3 	add.w	r0, r1, #1304	; 0x518
	unknow_story[515].interval = 880;
	unknow_story[515].waittime = 216;
	unknow_story[516].interval = 988;
	unknow_story[516].waittime = 1728;
	unknow_story[517].interval = 1109;
	unknow_story[517].waittime = 864;
 8008c48:	f241 0b2c 	movw	fp, #4140	; 0x102c
	unknow_story[513].interval = 880;
 8008c4c:	6007      	str	r7, [r0, #0]
	unknow_story[513].waittime = 216;
 8008c4e:	f241 000c 	movw	r0, #4108	; 0x100c
 8008c52:	5213      	strh	r3, [r2, r0]
	unknow_story[514].interval = 988;
 8008c54:	f501 60a4 	add.w	r0, r1, #1312	; 0x520
 8008c58:	ed80 6a00 	vstr	s12, [r0]
	unknow_story[514].waittime = 216;
 8008c5c:	f241 0014 	movw	r0, #4116	; 0x1014
 8008c60:	5213      	strh	r3, [r2, r0]
	unknow_story[515].interval = 880;
 8008c62:	f501 60a5 	add.w	r0, r1, #1320	; 0x528
 8008c66:	6007      	str	r7, [r0, #0]
	unknow_story[515].waittime = 216;
 8008c68:	4618      	mov	r0, r3
 8008c6a:	f241 031c 	movw	r3, #4124	; 0x101c
 8008c6e:	52d0      	strh	r0, [r2, r3]
	unknow_story[516].interval = 988;
 8008c70:	f501 63a6 	add.w	r3, r1, #1328	; 0x530
 8008c74:	ed83 6a00 	vstr	s12, [r3]
	unknow_story[516].waittime = 1728;
 8008c78:	f241 0324 	movw	r3, #4132	; 0x1024
 8008c7c:	52d6      	strh	r6, [r2, r3]
	unknow_story[517].interval = 1109;
 8008c7e:	f501 63a7 	add.w	r3, r1, #1336	; 0x538
 8008c82:	ed83 5a00 	vstr	s10, [r3]
	unknow_story[517].waittime = 864;
 8008c86:	f44f 7358 	mov.w	r3, #864	; 0x360
 8008c8a:	f822 300b 	strh.w	r3, [r2, fp]
	unknow_story[518].interval = 880;
 8008c8e:	f501 6ba8 	add.w	fp, r1, #1344	; 0x540
 8008c92:	f8cb 7000 	str.w	r7, [fp]
	unknow_story[518].waittime = 432;
 8008c96:	f241 0b34 	movw	fp, #4148	; 0x1034
 8008c9a:	f822 400b 	strh.w	r4, [r2, fp]
	unknow_story[519].interval = 988;
 8008c9e:	f501 6ba9 	add.w	fp, r1, #1352	; 0x548
 8008ca2:	ed8b 6a00 	vstr	s12, [fp]
	unknow_story[519].waittime = 432;
 8008ca6:	f241 0b3c 	movw	fp, #4156	; 0x103c
 8008caa:	f822 400b 	strh.w	r4, [r2, fp]
	unknow_story[520].interval = 880;
 8008cae:	f501 6baa 	add.w	fp, r1, #1360	; 0x550
 8008cb2:	f8cb 7000 	str.w	r7, [fp]
	unknow_story[520].waittime = 3216;
 8008cb6:	f241 0b44 	movw	fp, #4164	; 0x1044
 8008cba:	f822 500b 	strh.w	r5, [r2, fp]
	unknow_story[521].interval = 880;
 8008cbe:	f501 65ab 	add.w	r5, r1, #1368	; 0x558
	unknow_story[629].waittime = 216;
	unknow_story[630].interval = 440;
	unknow_story[630].waittime = 216;
	unknow_story[631].interval = 494;
	unknow_story[631].waittime = 216;
	unknow_story[632].interval = 831;
 8008cc2:	ee16 ba90 	vmov	fp, s13
	unknow_story[521].interval = 880;
 8008cc6:	602f      	str	r7, [r5, #0]
	unknow_story[521].waittime = 432;
 8008cc8:	f241 054c 	movw	r5, #4172	; 0x104c
 8008ccc:	5354      	strh	r4, [r2, r5]
	unknow_story[522].interval = 988;
 8008cce:	f501 65ac 	add.w	r5, r1, #1376	; 0x560
 8008cd2:	ed85 6a00 	vstr	s12, [r5]
	unknow_story[522].waittime = 1728;
 8008cd6:	f241 0554 	movw	r5, #4180	; 0x1054
 8008cda:	5356      	strh	r6, [r2, r5]
	unknow_story[523].interval = 1109;
 8008cdc:	f501 65ad 	add.w	r5, r1, #1384	; 0x568
 8008ce0:	ed85 5a00 	vstr	s10, [r5]
	unknow_story[523].waittime = 864;
 8008ce4:	f241 055c 	movw	r5, #4188	; 0x105c
	unknow_story[526].interval = 2093;
 8008ce8:	4ed8      	ldr	r6, [pc, #864]	; (800904c <inputunknow_story+0x1a60>)
	unknow_story[523].waittime = 864;
 8008cea:	5353      	strh	r3, [r2, r5]
	unknow_story[524].interval = 1175;
 8008cec:	f501 65ae 	add.w	r5, r1, #1392	; 0x570
 8008cf0:	ed85 4a00 	vstr	s8, [r5]
	unknow_story[524].waittime = 864;
 8008cf4:	f241 0564 	movw	r5, #4196	; 0x1064
 8008cf8:	5353      	strh	r3, [r2, r5]
	unknow_story[525].interval = 2349;
 8008cfa:	f501 63af 	add.w	r3, r1, #1400	; 0x578
 8008cfe:	4dd4      	ldr	r5, [pc, #848]	; (8009050 <inputunknow_story+0x1a64>)
 8008d00:	601d      	str	r5, [r3, #0]
	unknow_story[525].waittime = 50;
 8008d02:	f241 056c 	movw	r5, #4204	; 0x106c
 8008d06:	2332      	movs	r3, #50	; 0x32
 8008d08:	5353      	strh	r3, [r2, r5]
	unknow_story[526].interval = 2093;
 8008d0a:	f501 65b0 	add.w	r5, r1, #1408	; 0x580
 8008d0e:	602e      	str	r6, [r5, #0]
	unknow_story[526].waittime = 50;
 8008d10:	f241 0574 	movw	r5, #4212	; 0x1074
	unknow_story[527].interval = 1976;
 8008d14:	4ecf      	ldr	r6, [pc, #828]	; (8009054 <inputunknow_story+0x1a68>)
	unknow_story[526].waittime = 50;
 8008d16:	5353      	strh	r3, [r2, r5]
	unknow_story[527].interval = 1976;
 8008d18:	f501 65b1 	add.w	r5, r1, #1416	; 0x588
 8008d1c:	602e      	str	r6, [r5, #0]
	unknow_story[527].waittime = 50;
 8008d1e:	f241 057c 	movw	r5, #4220	; 0x107c
	unknow_story[528].interval = 1760;
 8008d22:	4ecd      	ldr	r6, [pc, #820]	; (8009058 <inputunknow_story+0x1a6c>)
	unknow_story[527].waittime = 50;
 8008d24:	5353      	strh	r3, [r2, r5]
	unknow_story[528].interval = 1760;
 8008d26:	f501 65b2 	add.w	r5, r1, #1424	; 0x590
 8008d2a:	602e      	str	r6, [r5, #0]
	unknow_story[528].waittime = 50;
 8008d2c:	f241 0584 	movw	r5, #4228	; 0x1084
	unknow_story[529].interval = 1568;
 8008d30:	4eca      	ldr	r6, [pc, #808]	; (800905c <inputunknow_story+0x1a70>)
	unknow_story[528].waittime = 50;
 8008d32:	5353      	strh	r3, [r2, r5]
	unknow_story[529].interval = 1568;
 8008d34:	f501 65b3 	add.w	r5, r1, #1432	; 0x598
 8008d38:	602e      	str	r6, [r5, #0]
	unknow_story[529].waittime = 50;
 8008d3a:	f241 058c 	movw	r5, #4236	; 0x108c
	unknow_story[530].interval = 1397;
 8008d3e:	4ec8      	ldr	r6, [pc, #800]	; (8009060 <inputunknow_story+0x1a74>)
	unknow_story[529].waittime = 50;
 8008d40:	5353      	strh	r3, [r2, r5]
	unknow_story[530].interval = 1397;
 8008d42:	f501 65b4 	add.w	r5, r1, #1440	; 0x5a0
 8008d46:	602e      	str	r6, [r5, #0]
	unknow_story[530].waittime = 50;
 8008d48:	f241 0594 	movw	r5, #4244	; 0x1094
	unknow_story[533].interval = 1047;
 8008d4c:	4ec5      	ldr	r6, [pc, #788]	; (8009064 <inputunknow_story+0x1a78>)
	unknow_story[530].waittime = 50;
 8008d4e:	5353      	strh	r3, [r2, r5]
	unknow_story[531].interval = 1319;
 8008d50:	f501 65b5 	add.w	r5, r1, #1448	; 0x5a8
 8008d54:	edc5 3a00 	vstr	s7, [r5]
	unknow_story[531].waittime = 50;
 8008d58:	f241 059c 	movw	r5, #4252	; 0x109c
 8008d5c:	5353      	strh	r3, [r2, r5]
	unknow_story[532].interval = 1175;
 8008d5e:	f501 65b6 	add.w	r5, r1, #1456	; 0x5b0
 8008d62:	ed85 4a00 	vstr	s8, [r5]
	unknow_story[532].waittime = 50;
 8008d66:	f241 05a4 	movw	r5, #4260	; 0x10a4
 8008d6a:	5353      	strh	r3, [r2, r5]
	unknow_story[533].interval = 1047;
 8008d6c:	f501 65b7 	add.w	r5, r1, #1464	; 0x5b8
 8008d70:	602e      	str	r6, [r5, #0]
	unknow_story[533].waittime = 50;
 8008d72:	f241 05ac 	movw	r5, #4268	; 0x10ac
	unknow_story[536].interval = 784;
 8008d76:	4ebc      	ldr	r6, [pc, #752]	; (8009068 <inputunknow_story+0x1a7c>)
	unknow_story[533].waittime = 50;
 8008d78:	5353      	strh	r3, [r2, r5]
	unknow_story[534].interval = 988;
 8008d7a:	f501 65b8 	add.w	r5, r1, #1472	; 0x5c0
 8008d7e:	ed85 6a00 	vstr	s12, [r5]
	unknow_story[534].waittime = 50;
 8008d82:	f241 05b4 	movw	r5, #4276	; 0x10b4
 8008d86:	5353      	strh	r3, [r2, r5]
	unknow_story[535].interval = 880;
 8008d88:	f501 65b9 	add.w	r5, r1, #1480	; 0x5c8
 8008d8c:	602f      	str	r7, [r5, #0]
	unknow_story[535].waittime = 50;
 8008d8e:	f241 05bc 	movw	r5, #4284	; 0x10bc
 8008d92:	5353      	strh	r3, [r2, r5]
	unknow_story[536].interval = 784;
 8008d94:	f501 65ba 	add.w	r5, r1, #1488	; 0x5d0
 8008d98:	602e      	str	r6, [r5, #0]
	unknow_story[536].waittime = 50;
 8008d9a:	f241 05c4 	movw	r5, #4292	; 0x10c4
	unknow_story[537].interval = 698;
 8008d9e:	4eb3      	ldr	r6, [pc, #716]	; (800906c <inputunknow_story+0x1a80>)
	unknow_story[536].waittime = 50;
 8008da0:	5353      	strh	r3, [r2, r5]
	unknow_story[537].interval = 698;
 8008da2:	f501 65bb 	add.w	r5, r1, #1496	; 0x5d8
 8008da6:	602e      	str	r6, [r5, #0]
	unknow_story[537].waittime = 50;
 8008da8:	f241 05cc 	movw	r5, #4300	; 0x10cc
	unknow_story[567].waittime = 336;
 8008dac:	f44f 76a8 	mov.w	r6, #336	; 0x150
	unknow_story[537].waittime = 50;
 8008db0:	5353      	strh	r3, [r2, r5]
	unknow_story[538].interval = 659;
 8008db2:	f501 65bc 	add.w	r5, r1, #1504	; 0x5e0
 8008db6:	edc5 7a00 	vstr	s15, [r5]
	unknow_story[538].waittime = 50;
 8008dba:	f241 05d4 	movw	r5, #4308	; 0x10d4
 8008dbe:	5353      	strh	r3, [r2, r5]
	unknow_story[539].interval = 587;
 8008dc0:	f501 63bd 	add.w	r3, r1, #1512	; 0x5e8
 8008dc4:	ed83 2a00 	vstr	s4, [r3]
	unknow_story[539].waittime = 216;
 8008dc8:	f241 03dc 	movw	r3, #4316	; 0x10dc
	unknow_story[558].waittime = 960;
 8008dcc:	f44f 7570 	mov.w	r5, #960	; 0x3c0
	unknow_story[539].waittime = 216;
 8008dd0:	52d0      	strh	r0, [r2, r3]
	unknow_story[540].interval = 554;
 8008dd2:	f501 63be 	add.w	r3, r1, #1520	; 0x5f0
 8008dd6:	ed83 3a00 	vstr	s6, [r3]
	unknow_story[540].waittime = 432;
 8008dda:	f241 03e4 	movw	r3, #4324	; 0x10e4
 8008dde:	52d4      	strh	r4, [r2, r3]
	unknow_story[541].interval = 740;
 8008de0:	f501 63bf 	add.w	r3, r1, #1528	; 0x5f8
 8008de4:	edc3 5a00 	vstr	s11, [r3]
	unknow_story[541].waittime = 432;
 8008de8:	f241 03ec 	movw	r3, #4332	; 0x10ec
 8008dec:	52d4      	strh	r4, [r2, r3]
	unknow_story[542].interval = 831;
 8008dee:	f501 63c0 	add.w	r3, r1, #1536	; 0x600
 8008df2:	edc3 6a00 	vstr	s13, [r3]
	unknow_story[542].waittime = 432;
 8008df6:	f241 03f4 	movw	r3, #4340	; 0x10f4
 8008dfa:	52d4      	strh	r4, [r2, r3]
	unknow_story[543].interval = 880;
 8008dfc:	f501 63c1 	add.w	r3, r1, #1544	; 0x608
 8008e00:	601f      	str	r7, [r3, #0]
	unknow_story[543].waittime = 432;
 8008e02:	f241 03fc 	movw	r3, #4348	; 0x10fc
 8008e06:	52d4      	strh	r4, [r2, r3]
	unknow_story[544].interval = 988;
 8008e08:	f501 63c2 	add.w	r3, r1, #1552	; 0x610
 8008e0c:	ed83 6a00 	vstr	s12, [r3]
	unknow_story[544].waittime = 648;
 8008e10:	f241 1304 	movw	r3, #4356	; 0x1104
 8008e14:	f822 9003 	strh.w	r9, [r2, r3]
	unknow_story[545].interval = 1319;
 8008e18:	f501 63c3 	add.w	r3, r1, #1560	; 0x618
 8008e1c:	edc3 3a00 	vstr	s7, [r3]
	unknow_story[545].waittime = 648;
 8008e20:	f241 130c 	movw	r3, #4364	; 0x110c
 8008e24:	f822 9003 	strh.w	r9, [r2, r3]
	unknow_story[546].interval = 1175;
 8008e28:	f501 63c4 	add.w	r3, r1, #1568	; 0x620
 8008e2c:	ed83 4a00 	vstr	s8, [r3]
	unknow_story[546].waittime = 432;
 8008e30:	f241 1314 	movw	r3, #4372	; 0x1114
	unknow_story[609].interval = 659;
 8008e34:	ee17 9a90 	vmov	r9, s15
	unknow_story[546].waittime = 432;
 8008e38:	52d4      	strh	r4, [r2, r3]
	unknow_story[547].interval = 1109;
 8008e3a:	f501 63c5 	add.w	r3, r1, #1576	; 0x628
 8008e3e:	ed83 5a00 	vstr	s10, [r3]
	unknow_story[547].waittime = 720;
 8008e42:	f241 131c 	movw	r3, #4380	; 0x111c
 8008e46:	f822 a003 	strh.w	sl, [r2, r3]
	unknow_story[548].interval = 659;
 8008e4a:	f501 63c6 	add.w	r3, r1, #1584	; 0x630
 8008e4e:	edc3 7a00 	vstr	s15, [r3]
	unknow_story[548].waittime = 432;
 8008e52:	f241 1324 	movw	r3, #4388	; 0x1124
	unknow_story[618].interval = 440;
 8008e56:	f241 3a50 	movw	sl, #4944	; 0x1350
	unknow_story[548].waittime = 432;
 8008e5a:	52d4      	strh	r4, [r2, r3]
	unknow_story[549].interval = 370;
 8008e5c:	f501 63c7 	add.w	r3, r1, #1592	; 0x638
 8008e60:	edc3 2a00 	vstr	s5, [r3]
	unknow_story[549].waittime = 216;
 8008e64:	f241 132c 	movw	r3, #4396	; 0x112c
 8008e68:	52d0      	strh	r0, [r2, r3]
	unknow_story[550].interval = 440;
 8008e6a:	f501 63c8 	add.w	r3, r1, #1600	; 0x640
 8008e6e:	f8c3 e000 	str.w	lr, [r3]
	unknow_story[550].waittime = 216;
 8008e72:	f241 1334 	movw	r3, #4404	; 0x1134
 8008e76:	52d0      	strh	r0, [r2, r3]
	unknow_story[551].interval = 494;
 8008e78:	f501 63c9 	add.w	r3, r1, #1608	; 0x648
 8008e7c:	ed83 7a00 	vstr	s14, [r3]
	unknow_story[551].waittime = 216;
 8008e80:	f241 133c 	movw	r3, #4412	; 0x113c
 8008e84:	52d0      	strh	r0, [r2, r3]
	unknow_story[552].interval = 554;
 8008e86:	f501 63ca 	add.w	r3, r1, #1616	; 0x650
 8008e8a:	ed83 3a00 	vstr	s6, [r3]
	unknow_story[552].waittime = 216;
 8008e8e:	f241 1344 	movw	r3, #4420	; 0x1144
 8008e92:	52d0      	strh	r0, [r2, r3]
	unknow_story[553].interval = 440;
 8008e94:	f501 63cb 	add.w	r3, r1, #1624	; 0x658
 8008e98:	f8c3 e000 	str.w	lr, [r3]
	unknow_story[553].waittime = 456;
 8008e9c:	f241 134c 	movw	r3, #4428	; 0x114c
 8008ea0:	f822 c003 	strh.w	ip, [r2, r3]
	unknow_story[554].interval = 330;
 8008ea4:	f501 63cc 	add.w	r3, r1, #1632	; 0x660
 8008ea8:	edc3 4a00 	vstr	s9, [r3]
	unknow_story[554].waittime = 216;
 8008eac:	f241 1354 	movw	r3, #4436	; 0x1154
 8008eb0:	52d0      	strh	r0, [r2, r3]
	unknow_story[555].interval = 370;
 8008eb2:	f501 63cd 	add.w	r3, r1, #1640	; 0x668
 8008eb6:	edc3 2a00 	vstr	s5, [r3]
	unknow_story[555].waittime = 432;
 8008eba:	f241 135c 	movw	r3, #4444	; 0x115c
 8008ebe:	52d4      	strh	r4, [r2, r3]
	unknow_story[556].interval = 330;
 8008ec0:	f501 63ce 	add.w	r3, r1, #1648	; 0x670
 8008ec4:	edc3 4a00 	vstr	s9, [r3]
	unknow_story[556].waittime = 432;
 8008ec8:	f241 1364 	movw	r3, #4452	; 0x1164
 8008ecc:	52d4      	strh	r4, [r2, r3]
	unknow_story[557].interval = 330;
 8008ece:	f501 63cf 	add.w	r3, r1, #1656	; 0x678
 8008ed2:	edc3 4a00 	vstr	s9, [r3]
	unknow_story[557].waittime = 216;
 8008ed6:	f241 136c 	movw	r3, #4460	; 0x116c
 8008eda:	52d0      	strh	r0, [r2, r3]
	unknow_story[558].interval = 370;
 8008edc:	f501 63d0 	add.w	r3, r1, #1664	; 0x680
 8008ee0:	edc3 2a00 	vstr	s5, [r3]
	unknow_story[558].waittime = 960;
 8008ee4:	f241 1374 	movw	r3, #4468	; 0x1174
 8008ee8:	52d5      	strh	r5, [r2, r3]
	unknow_story[559].interval = 880;
 8008eea:	f501 63d1 	add.w	r3, r1, #1672	; 0x688
	unknow_story[566].waittime = 324;
 8008eee:	f241 15b4 	movw	r5, #4532	; 0x11b4
	unknow_story[559].interval = 880;
 8008ef2:	601f      	str	r7, [r3, #0]
	unknow_story[559].waittime = 432;
 8008ef4:	f241 137c 	movw	r3, #4476	; 0x117c
 8008ef8:	52d4      	strh	r4, [r2, r3]
	unknow_story[560].interval = 880;
 8008efa:	f501 63d2 	add.w	r3, r1, #1680	; 0x690
 8008efe:	601f      	str	r7, [r3, #0]
	unknow_story[560].waittime = 456;
 8008f00:	f241 1384 	movw	r3, #4484	; 0x1184
 8008f04:	f822 c003 	strh.w	ip, [r2, r3]
	unknow_story[561].interval = 880;
 8008f08:	f501 63d3 	add.w	r3, r1, #1688	; 0x698
 8008f0c:	601f      	str	r7, [r3, #0]
	unknow_story[561].waittime = 108;
 8008f0e:	f241 138c 	movw	r3, #4492	; 0x118c
 8008f12:	f822 8003 	strh.w	r8, [r2, r3]
	unknow_story[562].interval = 831;
 8008f16:	f501 63d4 	add.w	r3, r1, #1696	; 0x6a0
 8008f1a:	edc3 6a00 	vstr	s13, [r3]
	unknow_story[562].waittime = 108;
 8008f1e:	f241 1394 	movw	r3, #4500	; 0x1194
 8008f22:	f822 8003 	strh.w	r8, [r2, r3]
	unknow_story[563].interval = 659;
 8008f26:	f501 63d5 	add.w	r3, r1, #1704	; 0x6a8
 8008f2a:	edc3 7a00 	vstr	s15, [r3]
	unknow_story[563].waittime = 108;
 8008f2e:	f241 139c 	movw	r3, #4508	; 0x119c
 8008f32:	f822 8003 	strh.w	r8, [r2, r3]
	unknow_story[564].interval = 494;
 8008f36:	f501 63d6 	add.w	r3, r1, #1712	; 0x6b0
 8008f3a:	ed83 7a00 	vstr	s14, [r3]
	unknow_story[564].waittime = 108;
 8008f3e:	f241 13a4 	movw	r3, #4516	; 0x11a4
 8008f42:	f822 8003 	strh.w	r8, [r2, r3]
	unknow_story[565].interval = 440;
 8008f46:	f501 63d7 	add.w	r3, r1, #1720	; 0x6b8
	unknow_story[653].interval = 554;
	unknow_story[653].waittime = 216;
	unknow_story[654].interval = 494;
	unknow_story[654].waittime = 216;
	unknow_story[655].interval = 440;
	unknow_story[655].waittime = 1968;
 8008f4a:	f44f 68f6 	mov.w	r8, #1968	; 0x7b0
	unknow_story[565].interval = 440;
 8008f4e:	f8c3 e000 	str.w	lr, [r3]
	unknow_story[565].waittime = 216;
 8008f52:	f241 13ac 	movw	r3, #4524	; 0x11ac
 8008f56:	52d0      	strh	r0, [r2, r3]
	unknow_story[566].interval = 831;
 8008f58:	f501 63d8 	add.w	r3, r1, #1728	; 0x6c0
 8008f5c:	edc3 6a00 	vstr	s13, [r3]
	unknow_story[566].waittime = 324;
 8008f60:	f44f 73a2 	mov.w	r3, #324	; 0x144
 8008f64:	5353      	strh	r3, [r2, r5]
	unknow_story[567].interval = 880;
 8008f66:	f501 65d9 	add.w	r5, r1, #1736	; 0x6c8
 8008f6a:	602f      	str	r7, [r5, #0]
	unknow_story[567].waittime = 336;
 8008f6c:	f241 15bc 	movw	r5, #4540	; 0x11bc
 8008f70:	5356      	strh	r6, [r2, r5]
	unknow_story[568].interval = 988;
 8008f72:	f501 65da 	add.w	r5, r1, #1744	; 0x6d0
 8008f76:	ed85 6a00 	vstr	s12, [r5]
	unknow_story[568].waittime = 216;
 8008f7a:	f241 15c4 	movw	r5, #4548	; 0x11c4
	unknow_story[569].waittime = 624;
 8008f7e:	f44f 761c 	mov.w	r6, #624	; 0x270
	unknow_story[568].waittime = 216;
 8008f82:	5350      	strh	r0, [r2, r5]
	unknow_story[569].interval = 1109;
 8008f84:	f501 65db 	add.w	r5, r1, #1752	; 0x6d8
 8008f88:	ed85 5a00 	vstr	s10, [r5]
	unknow_story[569].waittime = 624;
 8008f8c:	f241 15cc 	movw	r5, #4556	; 0x11cc
 8008f90:	5356      	strh	r6, [r2, r5]
	unknow_story[570].interval = 1109;
 8008f92:	f501 65dc 	add.w	r5, r1, #1760	; 0x6e0
 8008f96:	ed85 5a00 	vstr	s10, [r5]
	unknow_story[570].waittime = 324;
 8008f9a:	f241 15d4 	movw	r5, #4564	; 0x11d4
	unknow_story[650].waittime = 1536;
 8008f9e:	f241 4654 	movw	r6, #5204	; 0x1454
	unknow_story[570].waittime = 324;
 8008fa2:	5353      	strh	r3, [r2, r5]
	unknow_story[571].interval = 1109;
 8008fa4:	f501 65dd 	add.w	r5, r1, #1768	; 0x6e8
 8008fa8:	ed85 5a00 	vstr	s10, [r5]
	unknow_story[571].waittime = 324;
 8008fac:	f241 15dc 	movw	r5, #4572	; 0x11dc
 8008fb0:	5353      	strh	r3, [r2, r5]
	unknow_story[572].interval = 1109;
 8008fb2:	f501 65de 	add.w	r5, r1, #1776	; 0x6f0
 8008fb6:	ed85 5a00 	vstr	s10, [r5]
	unknow_story[572].waittime = 324;
 8008fba:	f241 15e4 	movw	r5, #4580	; 0x11e4
 8008fbe:	5353      	strh	r3, [r2, r5]
	unknow_story[573].interval = 1109;
 8008fc0:	f501 65df 	add.w	r5, r1, #1784	; 0x6f8
 8008fc4:	ed85 5a00 	vstr	s10, [r5]
	unknow_story[573].waittime = 324;
 8008fc8:	f241 15ec 	movw	r5, #4588	; 0x11ec
 8008fcc:	5353      	strh	r3, [r2, r5]
	unknow_story[574].interval = 1109;
 8008fce:	f501 65e0 	add.w	r5, r1, #1792	; 0x700
 8008fd2:	ed85 5a00 	vstr	s10, [r5]
	unknow_story[574].waittime = 324;
 8008fd6:	f241 15f4 	movw	r5, #4596	; 0x11f4
 8008fda:	5353      	strh	r3, [r2, r5]
	unknow_story[575].interval = 1109;
 8008fdc:	f501 65e1 	add.w	r5, r1, #1800	; 0x708
 8008fe0:	ed85 5a00 	vstr	s10, [r5]
	unknow_story[575].waittime = 324;
 8008fe4:	f241 15fc 	movw	r5, #4604	; 0x11fc
 8008fe8:	5353      	strh	r3, [r2, r5]
	unknow_story[576].interval = 988;
 8008fea:	f501 63e2 	add.w	r3, r1, #1808	; 0x710
 8008fee:	ed83 6a00 	vstr	s12, [r3]
	unknow_story[576].waittime = 216;
 8008ff2:	f241 2304 	movw	r3, #4612	; 0x1204
	unknow_story[603].interval = 659;
 8008ff6:	ee17 5a90 	vmov	r5, s15
	unknow_story[576].waittime = 216;
 8008ffa:	52d0      	strh	r0, [r2, r3]
	unknow_story[577].interval = 988;
 8008ffc:	f501 63e3 	add.w	r3, r1, #1816	; 0x718
 8009000:	ed83 6a00 	vstr	s12, [r3]
	unknow_story[577].waittime = 216;
 8009004:	f241 230c 	movw	r3, #4620	; 0x120c
 8009008:	52d0      	strh	r0, [r2, r3]
	unknow_story[578].interval = 1109;
 800900a:	f501 63e4 	add.w	r3, r1, #1824	; 0x720
 800900e:	ed83 5a00 	vstr	s10, [r3]
	unknow_story[578].waittime = 216;
 8009012:	f241 2314 	movw	r3, #4628	; 0x1214
 8009016:	52d0      	strh	r0, [r2, r3]
	unknow_story[579].interval = 1109;
 8009018:	f501 63e5 	add.w	r3, r1, #1832	; 0x728
 800901c:	ed83 5a00 	vstr	s10, [r3]
	unknow_story[579].waittime = 216;
 8009020:	f241 231c 	movw	r3, #4636	; 0x121c
 8009024:	52d0      	strh	r0, [r2, r3]
	unknow_story[580].interval = 659;
 8009026:	f501 63e6 	add.w	r3, r1, #1840	; 0x730
 800902a:	edc3 7a00 	vstr	s15, [r3]
	unknow_story[580].waittime = 216;
 800902e:	f241 2324 	movw	r3, #4644	; 0x1224
 8009032:	52d0      	strh	r0, [r2, r3]
	unknow_story[581].interval = 330;
 8009034:	f501 63e7 	add.w	r3, r1, #1848	; 0x738
 8009038:	edc3 4a00 	vstr	s9, [r3]
	unknow_story[581].waittime = 216;
 800903c:	f241 232c 	movw	r3, #4652	; 0x122c
 8009040:	52d0      	strh	r0, [r2, r3]
	unknow_story[582].interval = 440;
 8009042:	f501 63e8 	add.w	r3, r1, #1856	; 0x740
 8009046:	f8c3 e000 	str.w	lr, [r3]
 800904a:	e011      	b.n	8009070 <inputunknow_story+0x1a84>
 800904c:	4502d000 	.word	0x4502d000
 8009050:	4512d000 	.word	0x4512d000
 8009054:	44f70000 	.word	0x44f70000
 8009058:	44dc0000 	.word	0x44dc0000
 800905c:	44c40000 	.word	0x44c40000
 8009060:	44aea000 	.word	0x44aea000
 8009064:	4482e000 	.word	0x4482e000
 8009068:	44440000 	.word	0x44440000
 800906c:	442e8000 	.word	0x442e8000
	unknow_story[582].waittime = 216;
 8009070:	f241 2334 	movw	r3, #4660	; 0x1234
 8009074:	52d0      	strh	r0, [r2, r3]
	unknow_story[583].interval = 494;
 8009076:	f501 63e9 	add.w	r3, r1, #1864	; 0x748
 800907a:	ed83 7a00 	vstr	s14, [r3]
	unknow_story[583].waittime = 456;
 800907e:	f241 233c 	movw	r3, #4668	; 0x123c
 8009082:	f822 c003 	strh.w	ip, [r2, r3]
	unknow_story[584].interval = 440;
 8009086:	f501 63ea 	add.w	r3, r1, #1872	; 0x750
 800908a:	f8c3 e000 	str.w	lr, [r3]
	unknow_story[584].waittime = 216;
 800908e:	f241 2344 	movw	r3, #4676	; 0x1244
 8009092:	52d0      	strh	r0, [r2, r3]
	unknow_story[585].interval = 659;
 8009094:	f501 63eb 	add.w	r3, r1, #1880	; 0x758
 8009098:	edc3 7a00 	vstr	s15, [r3]
	unknow_story[585].waittime = 216;
 800909c:	f241 234c 	movw	r3, #4684	; 0x124c
 80090a0:	52d0      	strh	r0, [r2, r3]
	unknow_story[586].interval = 330;
 80090a2:	f501 63ec 	add.w	r3, r1, #1888	; 0x760
 80090a6:	edc3 4a00 	vstr	s9, [r3]
	unknow_story[586].waittime = 216;
 80090aa:	f241 2354 	movw	r3, #4692	; 0x1254
 80090ae:	52d0      	strh	r0, [r2, r3]
	unknow_story[587].interval = 440;
 80090b0:	f501 63ed 	add.w	r3, r1, #1896	; 0x768
 80090b4:	f8c3 e000 	str.w	lr, [r3]
	unknow_story[587].waittime = 216;
 80090b8:	f241 235c 	movw	r3, #4700	; 0x125c
 80090bc:	52d0      	strh	r0, [r2, r3]
	unknow_story[588].interval = 494;
 80090be:	f501 63ee 	add.w	r3, r1, #1904	; 0x770
 80090c2:	ed83 7a00 	vstr	s14, [r3]
	unknow_story[588].waittime = 456;
 80090c6:	f241 2364 	movw	r3, #4708	; 0x1264
 80090ca:	f822 c003 	strh.w	ip, [r2, r3]
	unknow_story[589].interval = 659;
 80090ce:	f501 63ef 	add.w	r3, r1, #1912	; 0x778
 80090d2:	edc3 7a00 	vstr	s15, [r3]
	unknow_story[589].waittime = 216;
 80090d6:	f241 236c 	movw	r3, #4716	; 0x126c
 80090da:	52d0      	strh	r0, [r2, r3]
	unknow_story[590].interval = 740;
 80090dc:	f501 63f0 	add.w	r3, r1, #1920	; 0x780
 80090e0:	edc3 5a00 	vstr	s11, [r3]
	unknow_story[590].waittime = 216;
 80090e4:	f241 2374 	movw	r3, #4724	; 0x1274
 80090e8:	52d0      	strh	r0, [r2, r3]
	unknow_story[591].interval = 831;
 80090ea:	f501 63f1 	add.w	r3, r1, #1928	; 0x788
 80090ee:	edc3 6a00 	vstr	s13, [r3]
	unknow_story[591].waittime = 216;
 80090f2:	f241 237c 	movw	r3, #4732	; 0x127c
 80090f6:	52d0      	strh	r0, [r2, r3]
	unknow_story[592].interval = 880;
 80090f8:	f501 63f2 	add.w	r3, r1, #1936	; 0x790
 80090fc:	601f      	str	r7, [r3, #0]
	unknow_story[592].waittime = 216;
 80090fe:	f241 2384 	movw	r3, #4740	; 0x1284
 8009102:	52d0      	strh	r0, [r2, r3]
	unknow_story[593].interval = 988;
 8009104:	f501 63f3 	add.w	r3, r1, #1944	; 0x798
 8009108:	ed83 6a00 	vstr	s12, [r3]
	unknow_story[593].waittime = 216;
 800910c:	f241 238c 	movw	r3, #4748	; 0x128c
 8009110:	52d0      	strh	r0, [r2, r3]
	unknow_story[594].interval = 1319;
 8009112:	f501 63f4 	add.w	r3, r1, #1952	; 0x7a0
 8009116:	edc3 3a00 	vstr	s7, [r3]
	unknow_story[594].waittime = 432;
 800911a:	f241 2394 	movw	r3, #4756	; 0x1294
 800911e:	52d4      	strh	r4, [r2, r3]
	unknow_story[595].interval = 880;
 8009120:	f501 63f5 	add.w	r3, r1, #1960	; 0x7a8
 8009124:	601f      	str	r7, [r3, #0]
	unknow_story[595].waittime = 216;
 8009126:	f241 239c 	movw	r3, #4764	; 0x129c
 800912a:	52d0      	strh	r0, [r2, r3]
	unknow_story[596].interval = 988;
 800912c:	f501 63f6 	add.w	r3, r1, #1968	; 0x7b0
 8009130:	ed83 6a00 	vstr	s12, [r3]
	unknow_story[596].waittime = 456;
 8009134:	f241 23a4 	movw	r3, #4772	; 0x12a4
 8009138:	f822 c003 	strh.w	ip, [r2, r3]
	unknow_story[597].interval = 880;
 800913c:	f501 63f7 	add.w	r3, r1, #1976	; 0x7b8
 8009140:	601f      	str	r7, [r3, #0]
	unknow_story[597].waittime = 216;
 8009142:	f241 23ac 	movw	r3, #4780	; 0x12ac
 8009146:	52d0      	strh	r0, [r2, r3]
	unknow_story[598].interval = 1175;
 8009148:	f501 63f8 	add.w	r3, r1, #1984	; 0x7c0
 800914c:	ed83 4a00 	vstr	s8, [r3]
	unknow_story[598].waittime = 432;
 8009150:	f241 23b4 	movw	r3, #4788	; 0x12b4
 8009154:	52d4      	strh	r4, [r2, r3]
	unknow_story[599].interval = 880;
 8009156:	f501 63f9 	add.w	r3, r1, #1992	; 0x7c8
 800915a:	601f      	str	r7, [r3, #0]
	unknow_story[599].waittime = 216;
 800915c:	f241 23bc 	movw	r3, #4796	; 0x12bc
 8009160:	52d0      	strh	r0, [r2, r3]
	unknow_story[600].interval = 988;
 8009162:	f501 63fa 	add.w	r3, r1, #2000	; 0x7d0
 8009166:	ed83 6a00 	vstr	s12, [r3]
	unknow_story[600].waittime = 456;
 800916a:	f241 23c4 	movw	r3, #4804	; 0x12c4
 800916e:	f822 c003 	strh.w	ip, [r2, r3]
	unknow_story[601].interval = 880;
 8009172:	f501 63fb 	add.w	r3, r1, #2008	; 0x7d8
	unknow_story[648].waittime = 1296;
 8009176:	f44f 6ca2 	mov.w	ip, #1296	; 0x510
	unknow_story[601].interval = 880;
 800917a:	601f      	str	r7, [r3, #0]
	unknow_story[601].waittime = 216;
 800917c:	f241 23cc 	movw	r3, #4812	; 0x12cc
 8009180:	52d0      	strh	r0, [r2, r3]
	unknow_story[602].interval = 988;
 8009182:	f501 63fc 	add.w	r3, r1, #2016	; 0x7e0
 8009186:	ed83 6a00 	vstr	s12, [r3]
	unknow_story[602].waittime = 216;
 800918a:	f241 23d4 	movw	r3, #4820	; 0x12d4
 800918e:	52d0      	strh	r0, [r2, r3]
	unknow_story[603].interval = 659;
 8009190:	f502 5396 	add.w	r3, r2, #4800	; 0x12c0
 8009194:	3318      	adds	r3, #24
 8009196:	4619      	mov	r1, r3
	unknow_story[606].interval = 440;
 8009198:	f8c3 e018 	str.w	lr, [r3, #24]
	unknow_story[603].interval = 659;
 800919c:	f841 5b10 	str.w	r5, [r1], #16
	unknow_story[607].interval = 659;
 80091a0:	edc3 7a08 	vstr	s15, [r3, #32]
	unknow_story[607].waittime = 432;
 80091a4:	f241 23fc 	movw	r3, #4860	; 0x12fc
	unknow_story[603].waittime = 216;
 80091a8:	f241 25dc 	movw	r5, #4828	; 0x12dc
	unknow_story[607].waittime = 432;
 80091ac:	52d4      	strh	r4, [r2, r3]
	unknow_story[605].interval = 659;
 80091ae:	edc1 7a00 	vstr	s15, [r1]
	unknow_story[608].interval = 440;
 80091b2:	f502 5398 	add.w	r3, r2, #4864	; 0x1300
	unknow_story[605].waittime = 432;
 80091b6:	f241 21ec 	movw	r1, #4844	; 0x12ec
	unknow_story[603].waittime = 216;
 80091ba:	5350      	strh	r0, [r2, r5]
	unknow_story[605].waittime = 432;
 80091bc:	5254      	strh	r4, [r2, r1]
	unknow_story[604].interval = 659;
 80091be:	f502 5597 	add.w	r5, r2, #4832	; 0x12e0
	unknow_story[608].interval = 440;
 80091c2:	f8c3 e000 	str.w	lr, [r3]
	unknow_story[606].waittime = 216;
 80091c6:	f241 21f4 	movw	r1, #4852	; 0x12f4
	unknow_story[608].waittime = 216;
 80091ca:	f241 3304 	movw	r3, #4868	; 0x1304
	unknow_story[604].interval = 659;
 80091ce:	edc5 7a00 	vstr	s15, [r5]
	unknow_story[604].waittime = 216;
 80091d2:	f241 25e4 	movw	r5, #4836	; 0x12e4
	unknow_story[606].waittime = 216;
 80091d6:	5250      	strh	r0, [r2, r1]
	unknow_story[608].waittime = 216;
 80091d8:	52d0      	strh	r0, [r2, r3]
	unknow_story[609].waittime = 216;
 80091da:	f241 310c 	movw	r1, #4876	; 0x130c
	unknow_story[609].interval = 659;
 80091de:	4613      	mov	r3, r2
	unknow_story[604].waittime = 216;
 80091e0:	5350      	strh	r0, [r2, r5]
	unknow_story[609].interval = 659;
 80091e2:	f502 5298 	add.w	r2, r2, #4864	; 0x1300
 80091e6:	edc2 7a02 	vstr	s15, [r2, #8]
	unknow_story[609].waittime = 216;
 80091ea:	5258      	strh	r0, [r3, r1]
	unknow_story[610].interval = 659;
 80091ec:	f503 5198 	add.w	r1, r3, #4864	; 0x1300
 80091f0:	edc1 7a04 	vstr	s15, [r1, #16]
	unknow_story[610].waittime = 432;
 80091f4:	f241 3114 	movw	r1, #4884	; 0x1314
	unknow_story[609].waittime = 216;
 80091f8:	4602      	mov	r2, r0
	unknow_story[610].waittime = 432;
 80091fa:	525c      	strh	r4, [r3, r1]
	unknow_story[611].interval = 587;
 80091fc:	f503 5198 	add.w	r1, r3, #4864	; 0x1300
 8009200:	ed81 2a06 	vstr	s4, [r1, #24]
	unknow_story[611].waittime = 432;
 8009204:	f241 311c 	movw	r1, #4892	; 0x131c
	unknow_story[610].waittime = 432;
 8009208:	4620      	mov	r0, r4
	unknow_story[611].waittime = 432;
 800920a:	525c      	strh	r4, [r3, r1]
	unknow_story[612].interval = 494;
 800920c:	f503 5199 	add.w	r1, r3, #4896	; 0x1320
 8009210:	4ce4      	ldr	r4, [pc, #912]	; (80095a4 <inputunknow_story+0x1fb8>)
 8009212:	600c      	str	r4, [r1, #0]
	unknow_story[612].waittime = 336;
 8009214:	f241 3124 	movw	r1, #4900	; 0x1324
 8009218:	f44f 75a8 	mov.w	r5, #336	; 0x150
 800921c:	525d      	strh	r5, [r3, r1]
	unknow_story[613].interval = 587;
 800921e:	f503 5199 	add.w	r1, r3, #4896	; 0x1320
 8009222:	ed81 2a02 	vstr	s4, [r1, #8]
	unknow_story[613].waittime = 432;
 8009226:	f241 312c 	movw	r1, #4908	; 0x132c
	unknow_story[618].interval = 440;
 800922a:	4675      	mov	r5, lr
	unknow_story[613].waittime = 432;
 800922c:	5258      	strh	r0, [r3, r1]
	unknow_story[614].interval = 494;
 800922e:	f503 5199 	add.w	r1, r3, #4896	; 0x1320
 8009232:	610c      	str	r4, [r1, #16]
	unknow_story[614].waittime = 216;
 8009234:	f241 3134 	movw	r1, #4916	; 0x1334
 8009238:	525a      	strh	r2, [r3, r1]
	unknow_story[615].interval = 587;
 800923a:	f503 5199 	add.w	r1, r3, #4896	; 0x1320
 800923e:	ed81 2a06 	vstr	s4, [r1, #24]
	unknow_story[615].waittime = 432;
 8009242:	f241 313c 	movw	r1, #4924	; 0x133c
 8009246:	5258      	strh	r0, [r3, r1]
	unknow_story[616].interval = 659;
 8009248:	f503 519a 	add.w	r1, r3, #4928	; 0x1340
 800924c:	edc1 7a00 	vstr	s15, [r1]
	unknow_story[616].waittime = 216;
 8009250:	f241 3144 	movw	r1, #4932	; 0x1344
 8009254:	525a      	strh	r2, [r3, r1]
	unknow_story[617].interval = 659;
 8009256:	f503 519a 	add.w	r1, r3, #4928	; 0x1340
 800925a:	edc1 7a02 	vstr	s15, [r1, #8]
	unknow_story[617].waittime = 432;
 800925e:	f241 314c 	movw	r1, #4940	; 0x134c
 8009262:	5258      	strh	r0, [r3, r1]
	unknow_story[618].interval = 440;
 8009264:	eb03 010a 	add.w	r1, r3, sl
 8009268:	f8c1 e000 	str.w	lr, [r1]
	unknow_story[618].waittime = 216;
 800926c:	f241 3154 	movw	r1, #4948	; 0x1354
 8009270:	525a      	strh	r2, [r3, r1]
	unknow_story[619].interval = 659;
 8009272:	f503 519a 	add.w	r1, r3, #4928	; 0x1340
 8009276:	edc1 7a06 	vstr	s15, [r1, #24]
	unknow_story[619].waittime = 432;
 800927a:	f241 315c 	movw	r1, #4956	; 0x135c
 800927e:	5258      	strh	r0, [r3, r1]
	unknow_story[620].interval = 440;
 8009280:	f503 519b 	add.w	r1, r3, #4960	; 0x1360
 8009284:	f8c1 e000 	str.w	lr, [r1]
	unknow_story[620].waittime = 216;
 8009288:	f241 3164 	movw	r1, #4964	; 0x1364
 800928c:	525a      	strh	r2, [r3, r1]
	unknow_story[621].interval = 659;
 800928e:	f503 519b 	add.w	r1, r3, #4960	; 0x1360
 8009292:	edc1 7a02 	vstr	s15, [r1, #8]
	unknow_story[621].waittime = 216;
 8009296:	f241 316c 	movw	r1, #4972	; 0x136c
 800929a:	525a      	strh	r2, [r3, r1]
	unknow_story[622].interval = 659;
 800929c:	f503 519b 	add.w	r1, r3, #4960	; 0x1360
 80092a0:	edc1 7a04 	vstr	s15, [r1, #16]
	unknow_story[622].waittime = 432;
 80092a4:	f241 3174 	movw	r1, #4980	; 0x1374
 80092a8:	5258      	strh	r0, [r3, r1]
	unknow_story[623].interval = 330;
 80092aa:	f503 519b 	add.w	r1, r3, #4960	; 0x1360
 80092ae:	edc1 4a06 	vstr	s9, [r1, #24]
	unknow_story[623].waittime = 216;
 80092b2:	f241 317c 	movw	r1, #4988	; 0x137c
 80092b6:	525a      	strh	r2, [r3, r1]
	unknow_story[624].interval = 440;
 80092b8:	f503 519c 	add.w	r1, r3, #4992	; 0x1380
 80092bc:	f8c1 e000 	str.w	lr, [r1]
	unknow_story[624].waittime = 216;
 80092c0:	f241 3184 	movw	r1, #4996	; 0x1384
 80092c4:	525a      	strh	r2, [r3, r1]
	unknow_story[625].interval = 494;
 80092c6:	f503 519c 	add.w	r1, r3, #4992	; 0x1380
 80092ca:	608c      	str	r4, [r1, #8]
	unknow_story[625].waittime = 216;
 80092cc:	f241 318c 	movw	r1, #5004	; 0x138c
 80092d0:	525a      	strh	r2, [r3, r1]
	unknow_story[626].interval = 330;
 80092d2:	f503 519c 	add.w	r1, r3, #4992	; 0x1380
 80092d6:	edc1 4a04 	vstr	s9, [r1, #16]
	unknow_story[626].waittime = 216;
 80092da:	f241 3194 	movw	r1, #5012	; 0x1394
 80092de:	525a      	strh	r2, [r3, r1]
	unknow_story[627].interval = 440;
 80092e0:	f503 519c 	add.w	r1, r3, #4992	; 0x1380
 80092e4:	f8c1 e018 	str.w	lr, [r1, #24]
	unknow_story[627].waittime = 216;
 80092e8:	f241 319c 	movw	r1, #5020	; 0x139c
 80092ec:	525a      	strh	r2, [r3, r1]
	unknow_story[628].interval = 494;
 80092ee:	f503 519d 	add.w	r1, r3, #5024	; 0x13a0
 80092f2:	600c      	str	r4, [r1, #0]
	unknow_story[628].waittime = 216;
 80092f4:	f241 31a4 	movw	r1, #5028	; 0x13a4
 80092f8:	525a      	strh	r2, [r3, r1]
	unknow_story[629].interval = 330;
 80092fa:	f503 519d 	add.w	r1, r3, #5024	; 0x13a0
 80092fe:	edc1 4a02 	vstr	s9, [r1, #8]
	unknow_story[629].waittime = 216;
 8009302:	f241 31ac 	movw	r1, #5036	; 0x13ac
 8009306:	525a      	strh	r2, [r3, r1]
	unknow_story[630].interval = 440;
 8009308:	f503 519d 	add.w	r1, r3, #5024	; 0x13a0
 800930c:	f8c1 e010 	str.w	lr, [r1, #16]
	unknow_story[630].waittime = 216;
 8009310:	f241 31b4 	movw	r1, #5044	; 0x13b4
 8009314:	525a      	strh	r2, [r3, r1]
	unknow_story[631].interval = 494;
 8009316:	f503 519d 	add.w	r1, r3, #5024	; 0x13a0
 800931a:	618c      	str	r4, [r1, #24]
	unknow_story[631].waittime = 216;
 800931c:	f241 31bc 	movw	r1, #5052	; 0x13bc
 8009320:	525a      	strh	r2, [r3, r1]
	unknow_story[632].interval = 831;
 8009322:	f503 519e 	add.w	r1, r3, #5056	; 0x13c0
 8009326:	edc1 6a00 	vstr	s13, [r1]
	unknow_story[632].waittime = 216;
 800932a:	f241 31c4 	movw	r1, #5060	; 0x13c4
 800932e:	525a      	strh	r2, [r3, r1]
	unknow_story[633].interval = 831;
 8009330:	f503 519e 	add.w	r1, r3, #5056	; 0x13c0
 8009334:	edc1 6a02 	vstr	s13, [r1, #8]
	unknow_story[633].waittime = 216;
 8009338:	f241 31cc 	movw	r1, #5068	; 0x13cc
 800933c:	525a      	strh	r2, [r3, r1]
	unknow_story[634].interval = 831;
 800933e:	f503 519e 	add.w	r1, r3, #5056	; 0x13c0
 8009342:	edc1 6a04 	vstr	s13, [r1, #16]
	unknow_story[634].waittime = 216;
 8009346:	f241 31d4 	movw	r1, #5076	; 0x13d4
 800934a:	525a      	strh	r2, [r3, r1]
	unknow_story[635].interval = 831;
 800934c:	f503 519e 	add.w	r1, r3, #5056	; 0x13c0
 8009350:	edc1 6a06 	vstr	s13, [r1, #24]
	unknow_story[635].waittime = 216;
 8009354:	f241 31dc 	movw	r1, #5084	; 0x13dc
 8009358:	525a      	strh	r2, [r3, r1]
	unknow_story[636].interval = 831;
 800935a:	f503 519f 	add.w	r1, r3, #5088	; 0x13e0
 800935e:	edc1 6a00 	vstr	s13, [r1]
	unknow_story[636].waittime = 216;
 8009362:	f241 31e4 	movw	r1, #5092	; 0x13e4
 8009366:	525a      	strh	r2, [r3, r1]
	unknow_story[637].interval = 831;
 8009368:	f503 519f 	add.w	r1, r3, #5088	; 0x13e0
 800936c:	edc1 6a02 	vstr	s13, [r1, #8]
	unknow_story[637].waittime = 216;
 8009370:	f241 31ec 	movw	r1, #5100	; 0x13ec
 8009374:	525a      	strh	r2, [r3, r1]
	unknow_story[638].interval = 831;
 8009376:	f503 519f 	add.w	r1, r3, #5088	; 0x13e0
 800937a:	edc1 6a04 	vstr	s13, [r1, #16]
	unknow_story[638].waittime = 216;
 800937e:	f241 31f4 	movw	r1, #5108	; 0x13f4
 8009382:	525a      	strh	r2, [r3, r1]
	unknow_story[639].interval = 831;
 8009384:	f503 519f 	add.w	r1, r3, #5088	; 0x13e0
 8009388:	edc1 6a06 	vstr	s13, [r1, #24]
	unknow_story[639].waittime = 216;
 800938c:	f241 31fc 	movw	r1, #5116	; 0x13fc
	unknow_story[640].interval = 880;
 8009390:	ee06 7a90 	vmov	s13, r7
	unknow_story[639].waittime = 216;
 8009394:	525a      	strh	r2, [r3, r1]
	unknow_story[640].interval = 880;
 8009396:	f503 51a0 	add.w	r1, r3, #5120	; 0x1400
 800939a:	600f      	str	r7, [r1, #0]
	unknow_story[640].waittime = 216;
 800939c:	f241 4104 	movw	r1, #5124	; 0x1404
 80093a0:	525a      	strh	r2, [r3, r1]
	unknow_story[641].interval = 880;
 80093a2:	f503 51a0 	add.w	r1, r3, #5120	; 0x1400
 80093a6:	608f      	str	r7, [r1, #8]
	unknow_story[641].waittime = 216;
 80093a8:	f241 410c 	movw	r1, #5132	; 0x140c
 80093ac:	525a      	strh	r2, [r3, r1]
	unknow_story[642].interval = 880;
 80093ae:	f503 51a0 	add.w	r1, r3, #5120	; 0x1400
 80093b2:	610f      	str	r7, [r1, #16]
	unknow_story[642].waittime = 216;
 80093b4:	f241 4114 	movw	r1, #5140	; 0x1414
 80093b8:	525a      	strh	r2, [r3, r1]
	unknow_story[643].interval = 880;
 80093ba:	f503 51a0 	add.w	r1, r3, #5120	; 0x1400
 80093be:	618f      	str	r7, [r1, #24]
	unknow_story[643].waittime = 216;
 80093c0:	f241 411c 	movw	r1, #5148	; 0x141c
	unknow_story[652].waittime = 1176;
 80093c4:	f44f 6793 	mov.w	r7, #1176	; 0x498
	unknow_story[643].waittime = 216;
 80093c8:	525a      	strh	r2, [r3, r1]
	unknow_story[644].interval = 988;
 80093ca:	f503 51a1 	add.w	r1, r3, #5152	; 0x1420
 80093ce:	ed81 6a00 	vstr	s12, [r1]
	unknow_story[644].waittime = 216;
 80093d2:	f241 4124 	movw	r1, #5156	; 0x1424
 80093d6:	525a      	strh	r2, [r3, r1]
	unknow_story[645].interval = 988;
 80093d8:	f503 51a1 	add.w	r1, r3, #5152	; 0x1420
 80093dc:	ed81 6a02 	vstr	s12, [r1, #8]
	unknow_story[645].waittime = 216;
 80093e0:	f241 412c 	movw	r1, #5164	; 0x142c
 80093e4:	525a      	strh	r2, [r3, r1]
	unknow_story[646].interval = 988;
 80093e6:	f503 51a1 	add.w	r1, r3, #5152	; 0x1420
 80093ea:	ed81 6a04 	vstr	s12, [r1, #16]
	unknow_story[646].waittime = 216;
 80093ee:	f241 4134 	movw	r1, #5172	; 0x1434
 80093f2:	525a      	strh	r2, [r3, r1]
	unknow_story[647].interval = 988;
 80093f4:	f503 51a1 	add.w	r1, r3, #5152	; 0x1420
 80093f8:	ed81 6a06 	vstr	s12, [r1, #24]
	unknow_story[647].waittime = 216;
 80093fc:	f241 413c 	movw	r1, #5180	; 0x143c
 8009400:	525a      	strh	r2, [r3, r1]
	unknow_story[648].interval = 440;
 8009402:	f503 51a2 	add.w	r1, r3, #5184	; 0x1440
 8009406:	f8c1 e000 	str.w	lr, [r1]
	unknow_story[648].waittime = 1296;
 800940a:	f241 4144 	movw	r1, #5188	; 0x1444
 800940e:	f823 c001 	strh.w	ip, [r3, r1]
	unknow_story[649].interval = 659;
 8009412:	f503 51a2 	add.w	r1, r3, #5184	; 0x1440
 8009416:	f8c1 9008 	str.w	r9, [r1, #8]
	unknow_story[649].waittime = 216;
 800941a:	f241 414c 	movw	r1, #5196	; 0x144c
 800941e:	525a      	strh	r2, [r3, r1]
	unknow_story[650].interval = 659;
 8009420:	f503 51a2 	add.w	r1, r3, #5184	; 0x1440
 8009424:	f8c1 9010 	str.w	r9, [r1, #16]
	unknow_story[650].waittime = 1536;
 8009428:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800942c:	5399      	strh	r1, [r3, r6]
	unknow_story[651].interval = 440;
 800942e:	f503 56a2 	add.w	r6, r3, #5184	; 0x1440
 8009432:	f8c6 e018 	str.w	lr, [r6, #24]
	unknow_story[653].interval = 554;
 8009436:	f503 5ea3 	add.w	lr, r3, #5216	; 0x1460
 800943a:	ed8e 3a02 	vstr	s6, [lr, #8]
	unknow_story[653].waittime = 216;
 800943e:	f241 4e6c 	movw	lr, #5228	; 0x146c
	unknow_story[651].waittime = 432;
 8009442:	f241 465c 	movw	r6, #5212	; 0x145c
	unknow_story[653].waittime = 216;
 8009446:	f823 200e 	strh.w	r2, [r3, lr]
	unknow_story[654].interval = 494;
 800944a:	f503 5ea3 	add.w	lr, r3, #5216	; 0x1460
	unknow_story[651].waittime = 432;
 800944e:	5398      	strh	r0, [r3, r6]
	unknow_story[654].interval = 494;
 8009450:	f8ce 4010 	str.w	r4, [lr, #16]
	unknow_story[654].waittime = 216;
 8009454:	f241 4e74 	movw	lr, #5236	; 0x1474
	unknow_story[652].interval = 494;
 8009458:	f503 56a3 	add.w	r6, r3, #5216	; 0x1460
	unknow_story[654].waittime = 216;
 800945c:	f823 200e 	strh.w	r2, [r3, lr]
	unknow_story[655].interval = 440;
 8009460:	f503 5ea3 	add.w	lr, r3, #5216	; 0x1460
	unknow_story[652].interval = 494;
 8009464:	6034      	str	r4, [r6, #0]
	unknow_story[655].interval = 440;
 8009466:	f8ce 5018 	str.w	r5, [lr, #24]
	unknow_story[655].waittime = 1968;
 800946a:	f241 4e7c 	movw	lr, #5244	; 0x147c
	unknow_story[652].waittime = 1176;
 800946e:	f241 4664 	movw	r6, #5220	; 0x1464
	unknow_story[655].waittime = 1968;
 8009472:	f823 800e 	strh.w	r8, [r3, lr]
	unknow_story[656].interval = 440;
 8009476:	f503 5ea4 	add.w	lr, r3, #5248	; 0x1480
	unknow_story[652].waittime = 1176;
 800947a:	539f      	strh	r7, [r3, r6]
	unknow_story[656].interval = 440;
 800947c:	f8ce 5000 	str.w	r5, [lr]
	unknow_story[656].waittime = 1296;
 8009480:	f241 4e84 	movw	lr, #5252	; 0x1484
	unknow_story[802].interval = 554;
	unknow_story[802].waittime = 648;
	unknow_story[803].interval = 494;
	unknow_story[803].waittime = 432;
	unknow_story[804].interval = 554;
	unknow_story[804].waittime = 1728;
 8009484:	f641 1624 	movw	r6, #6436	; 0x1924
	unknow_story[656].waittime = 1296;
 8009488:	f823 c00e 	strh.w	ip, [r3, lr]
	unknow_story[657].interval = 659;
 800948c:	f503 5ea4 	add.w	lr, r3, #5248	; 0x1480
 8009490:	f8ce 9008 	str.w	r9, [lr, #8]
	unknow_story[657].waittime = 216;
 8009494:	f241 4e8c 	movw	lr, #5260	; 0x148c
 8009498:	f823 200e 	strh.w	r2, [r3, lr]
	unknow_story[658].interval = 659;
 800949c:	f503 5ea4 	add.w	lr, r3, #5248	; 0x1480
 80094a0:	f8ce 9010 	str.w	r9, [lr, #16]
	unknow_story[658].waittime = 1536;
 80094a4:	f241 4e94 	movw	lr, #5268	; 0x1494
 80094a8:	f823 100e 	strh.w	r1, [r3, lr]
	unknow_story[659].interval = 440;
 80094ac:	f503 5ea4 	add.w	lr, r3, #5248	; 0x1480
 80094b0:	f8ce 5018 	str.w	r5, [lr, #24]
	unknow_story[659].waittime = 432;
 80094b4:	f241 4e9c 	movw	lr, #5276	; 0x149c
 80094b8:	f823 000e 	strh.w	r0, [r3, lr]
	unknow_story[660].interval = 494;
 80094bc:	f503 5ea5 	add.w	lr, r3, #5280	; 0x14a0
 80094c0:	f8ce 4000 	str.w	r4, [lr]
	unknow_story[660].waittime = 1176;
 80094c4:	f241 4ea4 	movw	lr, #5284	; 0x14a4
 80094c8:	f823 700e 	strh.w	r7, [r3, lr]
	unknow_story[661].interval = 554;
 80094cc:	f503 5ea5 	add.w	lr, r3, #5280	; 0x14a0
 80094d0:	ed8e 3a02 	vstr	s6, [lr, #8]
	unknow_story[661].waittime = 216;
 80094d4:	f241 4eac 	movw	lr, #5292	; 0x14ac
 80094d8:	f823 200e 	strh.w	r2, [r3, lr]
	unknow_story[662].interval = 494;
 80094dc:	f503 5ea5 	add.w	lr, r3, #5280	; 0x14a0
 80094e0:	f8ce 4010 	str.w	r4, [lr, #16]
	unknow_story[662].waittime = 216;
 80094e4:	f241 4eb4 	movw	lr, #5300	; 0x14b4
 80094e8:	f823 200e 	strh.w	r2, [r3, lr]
	unknow_story[663].interval = 440;
 80094ec:	f503 5ea5 	add.w	lr, r3, #5280	; 0x14a0
 80094f0:	f8ce 5018 	str.w	r5, [lr, #24]
	unknow_story[663].waittime = 1968;
 80094f4:	f241 4ebc 	movw	lr, #5308	; 0x14bc
 80094f8:	f823 800e 	strh.w	r8, [r3, lr]
	unknow_story[664].interval = 659;
 80094fc:	f503 5ea6 	add.w	lr, r3, #5312	; 0x14c0
 8009500:	f8ce 9000 	str.w	r9, [lr]
	unknow_story[664].waittime = 1296;
 8009504:	f241 4ec4 	movw	lr, #5316	; 0x14c4
 8009508:	f823 c00e 	strh.w	ip, [r3, lr]
	unknow_story[665].interval = 831;
 800950c:	f503 5ea6 	add.w	lr, r3, #5312	; 0x14c0
 8009510:	f8ce b008 	str.w	fp, [lr, #8]
	unknow_story[665].waittime = 216;
 8009514:	f241 4ecc 	movw	lr, #5324	; 0x14cc
	unknow_story[725].waittime = 1680;
 8009518:	f44f 6bd2 	mov.w	fp, #1680	; 0x690
	unknow_story[665].waittime = 216;
 800951c:	f823 200e 	strh.w	r2, [r3, lr]
	unknow_story[666].interval = 880;
 8009520:	f503 5ea6 	add.w	lr, r3, #5312	; 0x14c0
 8009524:	edce 6a04 	vstr	s13, [lr, #16]
	unknow_story[666].waittime = 1536;
 8009528:	f241 4ed4 	movw	lr, #5332	; 0x14d4
 800952c:	f823 100e 	strh.w	r1, [r3, lr]
	unknow_story[667].interval = 659;
 8009530:	f503 5ea6 	add.w	lr, r3, #5312	; 0x14c0
 8009534:	f8ce 9018 	str.w	r9, [lr, #24]
	unknow_story[667].waittime = 432;
 8009538:	f241 4edc 	movw	lr, #5340	; 0x14dc
 800953c:	f823 000e 	strh.w	r0, [r3, lr]
	unknow_story[668].interval = 988;
 8009540:	f503 5ea7 	add.w	lr, r3, #5344	; 0x14e0
 8009544:	ed8e 6a00 	vstr	s12, [lr]
	unknow_story[668].waittime = 1176;
 8009548:	f241 4ee4 	movw	lr, #5348	; 0x14e4
 800954c:	f823 700e 	strh.w	r7, [r3, lr]
	unknow_story[669].interval = 1109;
 8009550:	f503 5ea7 	add.w	lr, r3, #5344	; 0x14e0
 8009554:	ed8e 5a02 	vstr	s10, [lr, #8]
	unknow_story[669].waittime = 216;
 8009558:	f241 4eec 	movw	lr, #5356	; 0x14ec
 800955c:	f823 200e 	strh.w	r2, [r3, lr]
	unknow_story[670].interval = 1175;
 8009560:	f503 5ea7 	add.w	lr, r3, #5344	; 0x14e0
 8009564:	ed8e 4a04 	vstr	s8, [lr, #16]
	unknow_story[670].waittime = 216;
 8009568:	f241 4ef4 	movw	lr, #5364	; 0x14f4
 800956c:	f823 200e 	strh.w	r2, [r3, lr]
	unknow_story[671].interval = 1109;
 8009570:	f503 5ea7 	add.w	lr, r3, #5344	; 0x14e0
 8009574:	ed8e 5a06 	vstr	s10, [lr, #24]
	unknow_story[671].waittime = 1968;
 8009578:	f241 4efc 	movw	lr, #5372	; 0x14fc
 800957c:	f823 800e 	strh.w	r8, [r3, lr]
	unknow_story[672].interval = 440;
 8009580:	f503 5ea8 	add.w	lr, r3, #5376	; 0x1500
 8009584:	f8ce 5000 	str.w	r5, [lr]
	unknow_story[672].waittime = 1296;
 8009588:	f241 5e04 	movw	lr, #5380	; 0x1504
 800958c:	f823 c00e 	strh.w	ip, [r3, lr]
	unknow_story[673].interval = 659;
 8009590:	f503 5ea8 	add.w	lr, r3, #5376	; 0x1500
 8009594:	f8ce 9008 	str.w	r9, [lr, #8]
	unknow_story[673].waittime = 216;
 8009598:	f241 5e0c 	movw	lr, #5388	; 0x150c
 800959c:	f823 200e 	strh.w	r2, [r3, lr]
 80095a0:	e002      	b.n	80095a8 <inputunknow_story+0x1fbc>
 80095a2:	bf00      	nop
 80095a4:	43f70000 	.word	0x43f70000
	unknow_story[674].interval = 659;
 80095a8:	f503 5ea8 	add.w	lr, r3, #5376	; 0x1500
 80095ac:	f8ce 9010 	str.w	r9, [lr, #16]
	unknow_story[674].waittime = 1536;
 80095b0:	f241 5e14 	movw	lr, #5396	; 0x1514
	unknow_story[682].waittime = 1440;
 80095b4:	f44f 69b4 	mov.w	r9, #1440	; 0x5a0
	unknow_story[674].waittime = 1536;
 80095b8:	f823 100e 	strh.w	r1, [r3, lr]
	unknow_story[675].interval = 440;
 80095bc:	f503 5ea8 	add.w	lr, r3, #5376	; 0x1500
 80095c0:	f8ce 5018 	str.w	r5, [lr, #24]
	unknow_story[675].waittime = 432;
 80095c4:	f241 5e1c 	movw	lr, #5404	; 0x151c
 80095c8:	f823 000e 	strh.w	r0, [r3, lr]
	unknow_story[676].interval = 494;
 80095cc:	f503 5ea9 	add.w	lr, r3, #5408	; 0x1520
 80095d0:	f8ce 4000 	str.w	r4, [lr]
	unknow_story[676].waittime = 1176;
 80095d4:	f241 5e24 	movw	lr, #5412	; 0x1524
 80095d8:	f823 700e 	strh.w	r7, [r3, lr]
	unknow_story[677].interval = 554;
 80095dc:	f503 57a9 	add.w	r7, r3, #5408	; 0x1520
 80095e0:	ed87 3a02 	vstr	s6, [r7, #8]
	unknow_story[677].waittime = 216;
 80095e4:	f241 572c 	movw	r7, #5420	; 0x152c
	unknow_story[679].waittime = 1104;
 80095e8:	f44f 6e8a 	mov.w	lr, #1104	; 0x450
	unknow_story[677].waittime = 216;
 80095ec:	53da      	strh	r2, [r3, r7]
	unknow_story[678].interval = 494;
 80095ee:	f503 57a9 	add.w	r7, r3, #5408	; 0x1520
 80095f2:	613c      	str	r4, [r7, #16]
	unknow_story[678].waittime = 216;
 80095f4:	f241 5734 	movw	r7, #5428	; 0x1534
 80095f8:	53da      	strh	r2, [r3, r7]
	unknow_story[679].interval = 440;
 80095fa:	f503 57a9 	add.w	r7, r3, #5408	; 0x1520
 80095fe:	61bd      	str	r5, [r7, #24]
	unknow_story[679].waittime = 1104;
 8009600:	f241 573c 	movw	r7, #5436	; 0x153c
 8009604:	f823 e007 	strh.w	lr, [r3, r7]
	unknow_story[680].interval = 220;
 8009608:	f503 57aa 	add.w	r7, r3, #5440	; 0x1540
 800960c:	f8df e420 	ldr.w	lr, [pc, #1056]	; 8009a30 <inputunknow_story+0x2444>
 8009610:	f8c7 e000 	str.w	lr, [r7]
	unknow_story[680].waittime = 216;
 8009614:	f241 5744 	movw	r7, #5444	; 0x1544
 8009618:	53da      	strh	r2, [r3, r7]
	unknow_story[681].interval = 220;
 800961a:	f503 57aa 	add.w	r7, r3, #5440	; 0x1540
 800961e:	f8c7 e008 	str.w	lr, [r7, #8]
	unknow_story[681].waittime = 216;
 8009622:	f241 574c 	movw	r7, #5452	; 0x154c
	unknow_story[686].waittime = 456;
 8009626:	f241 5e74 	movw	lr, #5492	; 0x1574
	unknow_story[681].waittime = 216;
 800962a:	53da      	strh	r2, [r3, r7]
	unknow_story[682].interval = 880;
 800962c:	f503 57aa 	add.w	r7, r3, #5440	; 0x1540
 8009630:	edc7 6a04 	vstr	s13, [r7, #16]
	unknow_story[682].waittime = 1440;
 8009634:	f241 5754 	movw	r7, #5460	; 0x1554
	unknow_story[693].interval = 415;
 8009638:	eddf 6afc 	vldr	s13, [pc, #1008]	; 8009a2c <inputunknow_story+0x2440>
	unknow_story[682].waittime = 1440;
 800963c:	f823 9007 	strh.w	r9, [r3, r7]
	unknow_story[683].interval = 330;
 8009640:	f503 57aa 	add.w	r7, r3, #5440	; 0x1540
 8009644:	edc7 4a06 	vstr	s9, [r7, #24]
	unknow_story[683].waittime = 432;
 8009648:	f241 575c 	movw	r7, #5468	; 0x155c
 800964c:	53d8      	strh	r0, [r3, r7]
	unknow_story[684].interval = 587;
 800964e:	f503 57ab 	add.w	r7, r3, #5472	; 0x1560
 8009652:	ed87 2a00 	vstr	s4, [r7]
	unknow_story[684].waittime = 432;
 8009656:	f241 5764 	movw	r7, #5476	; 0x1564
 800965a:	53d8      	strh	r0, [r3, r7]
	unknow_story[685].interval = 554;
 800965c:	f503 57ab 	add.w	r7, r3, #5472	; 0x1560
 8009660:	ed87 3a02 	vstr	s6, [r7, #8]
	unknow_story[685].waittime = 216;
 8009664:	f241 576c 	movw	r7, #5484	; 0x156c
 8009668:	53da      	strh	r2, [r3, r7]
	unknow_story[686].interval = 494;
 800966a:	f503 57ab 	add.w	r7, r3, #5472	; 0x1560
 800966e:	613c      	str	r4, [r7, #16]
	unknow_story[686].waittime = 456;
 8009670:	f44f 77e4 	mov.w	r7, #456	; 0x1c8
 8009674:	f823 700e 	strh.w	r7, [r3, lr]
	unknow_story[687].interval = 440;
 8009678:	f503 5eab 	add.w	lr, r3, #5472	; 0x1560
 800967c:	f8ce 5018 	str.w	r5, [lr, #24]
	unknow_story[687].waittime = 456;
 8009680:	f241 5e7c 	movw	lr, #5500	; 0x157c
 8009684:	f823 700e 	strh.w	r7, [r3, lr]
	unknow_story[688].interval = 494;
 8009688:	f503 5eac 	add.w	lr, r3, #5504	; 0x1580
 800968c:	f8ce 4000 	str.w	r4, [lr]
	unknow_story[688].waittime = 1536;
 8009690:	f241 5e84 	movw	lr, #5508	; 0x1584
 8009694:	f823 100e 	strh.w	r1, [r3, lr]
	unknow_story[689].interval = 330;
 8009698:	f503 5eac 	add.w	lr, r3, #5504	; 0x1580
 800969c:	edce 4a02 	vstr	s9, [lr, #8]
	unknow_story[689].waittime = 432;
 80096a0:	f241 5e8c 	movw	lr, #5516	; 0x158c
 80096a4:	f823 000e 	strh.w	r0, [r3, lr]
	unknow_story[690].interval = 554;
 80096a8:	f503 5eac 	add.w	lr, r3, #5504	; 0x1580
 80096ac:	ed8e 3a04 	vstr	s6, [lr, #16]
	unknow_story[690].waittime = 432;
 80096b0:	f241 5e94 	movw	lr, #5524	; 0x1594
 80096b4:	f823 000e 	strh.w	r0, [r3, lr]
	unknow_story[691].interval = 494;
 80096b8:	f503 5eac 	add.w	lr, r3, #5504	; 0x1580
 80096bc:	f8ce 4018 	str.w	r4, [lr, #24]
	unknow_story[691].waittime = 216;
 80096c0:	f241 5e9c 	movw	lr, #5532	; 0x159c
 80096c4:	f823 200e 	strh.w	r2, [r3, lr]
	unknow_story[692].interval = 440;
 80096c8:	f503 5ead 	add.w	lr, r3, #5536	; 0x15a0
 80096cc:	f8ce 5000 	str.w	r5, [lr]
	unknow_story[692].waittime = 456;
 80096d0:	f241 5ea4 	movw	lr, #5540	; 0x15a4
 80096d4:	f823 700e 	strh.w	r7, [r3, lr]
	unknow_story[693].interval = 415;
 80096d8:	f503 5ead 	add.w	lr, r3, #5536	; 0x15a0
 80096dc:	edce 6a02 	vstr	s13, [lr, #8]
	unknow_story[693].waittime = 456;
 80096e0:	f241 5eac 	movw	lr, #5548	; 0x15ac
 80096e4:	f823 700e 	strh.w	r7, [r3, lr]
	unknow_story[694].interval = 370;
 80096e8:	f503 5ead 	add.w	lr, r3, #5536	; 0x15a0
 80096ec:	edce 2a04 	vstr	s5, [lr, #16]
	unknow_story[694].waittime = 1968;
 80096f0:	f241 5eb4 	movw	lr, #5556	; 0x15b4
 80096f4:	f823 800e 	strh.w	r8, [r3, lr]
	unknow_story[695].interval = 415;
 80096f8:	f503 5ead 	add.w	lr, r3, #5536	; 0x15a0
 80096fc:	edce 6a06 	vstr	s13, [lr, #24]
	unknow_story[695].waittime = 1296;
 8009700:	f241 5ebc 	movw	lr, #5564	; 0x15bc
 8009704:	f823 c00e 	strh.w	ip, [r3, lr]
	unknow_story[696].interval = 440;
 8009708:	f503 5eae 	add.w	lr, r3, #5568	; 0x15c0
 800970c:	f8ce 5000 	str.w	r5, [lr]
	unknow_story[696].waittime = 216;
 8009710:	f241 5ec4 	movw	lr, #5572	; 0x15c4
 8009714:	f823 200e 	strh.w	r2, [r3, lr]
	unknow_story[697].interval = 440;
 8009718:	f503 5eae 	add.w	lr, r3, #5568	; 0x15c0
 800971c:	f8ce 5008 	str.w	r5, [lr, #8]
	unknow_story[697].waittime = 1536;
 8009720:	f241 5ecc 	movw	lr, #5580	; 0x15cc
 8009724:	f823 100e 	strh.w	r1, [r3, lr]
	unknow_story[698].interval = 330;
 8009728:	f503 5eae 	add.w	lr, r3, #5568	; 0x15c0
 800972c:	edce 4a04 	vstr	s9, [lr, #16]
	unknow_story[698].waittime = 432;
 8009730:	f241 5ed4 	movw	lr, #5588	; 0x15d4
 8009734:	f823 000e 	strh.w	r0, [r3, lr]
	unknow_story[699].interval = 554;
 8009738:	f503 5eae 	add.w	lr, r3, #5568	; 0x15c0
 800973c:	ed8e 3a06 	vstr	s6, [lr, #24]
	unknow_story[699].waittime = 1296;
 8009740:	f241 5edc 	movw	lr, #5596	; 0x15dc
 8009744:	f823 c00e 	strh.w	ip, [r3, lr]
	unknow_story[700].interval = 587;
 8009748:	f503 5eaf 	add.w	lr, r3, #5600	; 0x15e0
 800974c:	ed8e 2a00 	vstr	s4, [lr]
	unknow_story[700].waittime = 432;
 8009750:	f241 5ee4 	movw	lr, #5604	; 0x15e4
 8009754:	f823 000e 	strh.w	r0, [r3, lr]
	unknow_story[701].interval = 554;
 8009758:	f503 5eaf 	add.w	lr, r3, #5600	; 0x15e0
 800975c:	ed8e 3a02 	vstr	s6, [lr, #8]
	unknow_story[701].waittime = 1440;
 8009760:	f241 5eec 	movw	lr, #5612	; 0x15ec
 8009764:	f823 900e 	strh.w	r9, [r3, lr]
	unknow_story[702].interval = 330;
 8009768:	f503 5eaf 	add.w	lr, r3, #5600	; 0x15e0
 800976c:	edce 4a04 	vstr	s9, [lr, #16]
	unknow_story[702].waittime = 432;
 8009770:	f241 5ef4 	movw	lr, #5620	; 0x15f4
	unknow_story[716].waittime = 648;
 8009774:	f241 6964 	movw	r9, #5732	; 0x1664
	unknow_story[702].waittime = 432;
 8009778:	f823 000e 	strh.w	r0, [r3, lr]
	unknow_story[703].interval = 587;
 800977c:	f503 5eaf 	add.w	lr, r3, #5600	; 0x15e0
 8009780:	ed8e 2a06 	vstr	s4, [lr, #24]
	unknow_story[703].waittime = 432;
 8009784:	f241 5efc 	movw	lr, #5628	; 0x15fc
 8009788:	f823 000e 	strh.w	r0, [r3, lr]
	unknow_story[704].interval = 554;
 800978c:	f503 5eb0 	add.w	lr, r3, #5632	; 0x1600
 8009790:	ed8e 3a00 	vstr	s6, [lr]
	unknow_story[704].waittime = 216;
 8009794:	f241 6e04 	movw	lr, #5636	; 0x1604
 8009798:	f823 200e 	strh.w	r2, [r3, lr]
	unknow_story[705].interval = 494;
 800979c:	f503 5eb0 	add.w	lr, r3, #5632	; 0x1600
 80097a0:	f8ce 4008 	str.w	r4, [lr, #8]
	unknow_story[705].waittime = 456;
 80097a4:	f241 6e0c 	movw	lr, #5644	; 0x160c
 80097a8:	f823 700e 	strh.w	r7, [r3, lr]
	unknow_story[706].interval = 440;
 80097ac:	f503 5eb0 	add.w	lr, r3, #5632	; 0x1600
 80097b0:	f8ce 5010 	str.w	r5, [lr, #16]
	unknow_story[706].waittime = 456;
 80097b4:	f241 6e14 	movw	lr, #5652	; 0x1614
 80097b8:	f823 700e 	strh.w	r7, [r3, lr]
	unknow_story[707].interval = 494;
 80097bc:	f503 5eb0 	add.w	lr, r3, #5632	; 0x1600
 80097c0:	f8ce 4018 	str.w	r4, [lr, #24]
	unknow_story[707].waittime = 1536;
 80097c4:	f241 6e1c 	movw	lr, #5660	; 0x161c
 80097c8:	f823 100e 	strh.w	r1, [r3, lr]
	unknow_story[708].interval = 330;
 80097cc:	f503 5eb1 	add.w	lr, r3, #5664	; 0x1620
 80097d0:	edce 4a00 	vstr	s9, [lr]
	unknow_story[708].waittime = 432;
 80097d4:	f241 6e24 	movw	lr, #5668	; 0x1624
 80097d8:	f823 000e 	strh.w	r0, [r3, lr]
	unknow_story[709].interval = 554;
 80097dc:	f503 5eb1 	add.w	lr, r3, #5664	; 0x1620
 80097e0:	ed8e 3a02 	vstr	s6, [lr, #8]
	unknow_story[709].waittime = 432;
 80097e4:	f241 6e2c 	movw	lr, #5676	; 0x162c
 80097e8:	f823 000e 	strh.w	r0, [r3, lr]
	unknow_story[710].interval = 494;
 80097ec:	f503 5eb1 	add.w	lr, r3, #5664	; 0x1620
 80097f0:	f8ce 4010 	str.w	r4, [lr, #16]
	unknow_story[710].waittime = 216;
 80097f4:	f241 6e34 	movw	lr, #5684	; 0x1634
 80097f8:	f823 200e 	strh.w	r2, [r3, lr]
	unknow_story[711].interval = 440;
 80097fc:	f503 5eb1 	add.w	lr, r3, #5664	; 0x1620
 8009800:	f8ce 5018 	str.w	r5, [lr, #24]
	unknow_story[711].waittime = 456;
 8009804:	f241 6e3c 	movw	lr, #5692	; 0x163c
 8009808:	f823 700e 	strh.w	r7, [r3, lr]
	unknow_story[712].interval = 415;
 800980c:	f503 5eb2 	add.w	lr, r3, #5696	; 0x1640
 8009810:	edce 6a00 	vstr	s13, [lr]
	unknow_story[712].waittime = 456;
 8009814:	f241 6e44 	movw	lr, #5700	; 0x1644
 8009818:	f823 700e 	strh.w	r7, [r3, lr]
	unknow_story[713].interval = 440;
 800981c:	f503 5eb2 	add.w	lr, r3, #5696	; 0x1640
 8009820:	f8ce 5008 	str.w	r5, [lr, #8]
	unknow_story[713].waittime = 1968;
 8009824:	f241 6e4c 	movw	lr, #5708	; 0x164c
 8009828:	f823 800e 	strh.w	r8, [r3, lr]
	unknow_story[714].interval = 440;
 800982c:	f503 5eb2 	add.w	lr, r3, #5696	; 0x1640
 8009830:	f8ce 5010 	str.w	r5, [lr, #16]
	unknow_story[714].waittime = 432;
 8009834:	f241 6e54 	movw	lr, #5716	; 0x1654
 8009838:	f823 000e 	strh.w	r0, [r3, lr]
	unknow_story[715].interval = 494;
 800983c:	f503 5eb2 	add.w	lr, r3, #5696	; 0x1640
 8009840:	f8ce 4018 	str.w	r4, [lr, #24]
	unknow_story[715].waittime = 432;
 8009844:	f241 6e5c 	movw	lr, #5724	; 0x165c
 8009848:	f823 000e 	strh.w	r0, [r3, lr]
	unknow_story[716].interval = 554;
 800984c:	f503 5eb3 	add.w	lr, r3, #5728	; 0x1660
 8009850:	ed8e 3a00 	vstr	s6, [lr]
	unknow_story[716].waittime = 648;
 8009854:	f44f 7e22 	mov.w	lr, #648	; 0x288
 8009858:	f823 e009 	strh.w	lr, [r3, r9]
	unknow_story[717].interval = 494;
 800985c:	f503 59b3 	add.w	r9, r3, #5728	; 0x1660
 8009860:	f8c9 4008 	str.w	r4, [r9, #8]
	unknow_story[717].waittime = 216;
 8009864:	f241 696c 	movw	r9, #5740	; 0x166c
 8009868:	f823 2009 	strh.w	r2, [r3, r9]
	unknow_story[718].interval = 494;
 800986c:	f503 59b3 	add.w	r9, r3, #5728	; 0x1660
 8009870:	f8c9 4010 	str.w	r4, [r9, #16]
	unknow_story[718].waittime = 648;
 8009874:	f241 6974 	movw	r9, #5748	; 0x1674
 8009878:	f823 e009 	strh.w	lr, [r3, r9]
	unknow_story[719].interval = 494;
 800987c:	f503 59b3 	add.w	r9, r3, #5728	; 0x1660
 8009880:	f8c9 4018 	str.w	r4, [r9, #24]
	unknow_story[719].waittime = 216;
 8009884:	f241 697c 	movw	r9, #5756	; 0x167c
 8009888:	f823 2009 	strh.w	r2, [r3, r9]
	unknow_story[720].interval = 587;
 800988c:	f503 59b4 	add.w	r9, r3, #5760	; 0x1680
 8009890:	ed89 2a00 	vstr	s4, [r9]
	unknow_story[720].waittime = 432;
 8009894:	f241 6984 	movw	r9, #5764	; 0x1684
 8009898:	f823 0009 	strh.w	r0, [r3, r9]
	unknow_story[721].interval = 587;
 800989c:	f503 59b4 	add.w	r9, r3, #5760	; 0x1680
 80098a0:	ed89 2a02 	vstr	s4, [r9, #8]
	unknow_story[721].waittime = 216;
 80098a4:	f241 698c 	movw	r9, #5772	; 0x168c
 80098a8:	f823 2009 	strh.w	r2, [r3, r9]
	unknow_story[722].interval = 587;
 80098ac:	f503 59b4 	add.w	r9, r3, #5760	; 0x1680
 80098b0:	ed89 2a04 	vstr	s4, [r9, #16]
	unknow_story[722].waittime = 216;
 80098b4:	f241 6994 	movw	r9, #5780	; 0x1694
 80098b8:	f823 2009 	strh.w	r2, [r3, r9]
	unknow_story[723].interval = 554;
 80098bc:	f503 59b4 	add.w	r9, r3, #5760	; 0x1680
 80098c0:	ed89 3a06 	vstr	s6, [r9, #24]
	unknow_story[723].waittime = 432;
 80098c4:	f241 699c 	movw	r9, #5788	; 0x169c
 80098c8:	f823 0009 	strh.w	r0, [r3, r9]
	unknow_story[724].interval = 494;
 80098cc:	f503 59b5 	add.w	r9, r3, #5792	; 0x16a0
 80098d0:	f8c9 4000 	str.w	r4, [r9]
	unknow_story[724].waittime = 216;
 80098d4:	f241 69a4 	movw	r9, #5796	; 0x16a4
 80098d8:	f823 2009 	strh.w	r2, [r3, r9]
	unknow_story[725].interval = 440;
 80098dc:	f503 59b5 	add.w	r9, r3, #5792	; 0x16a0
 80098e0:	f8c9 5008 	str.w	r5, [r9, #8]
	unknow_story[725].waittime = 1680;
 80098e4:	f241 69ac 	movw	r9, #5804	; 0x16ac
 80098e8:	f823 b009 	strh.w	fp, [r3, r9]
	unknow_story[726].interval = 330;
 80098ec:	f503 59b5 	add.w	r9, r3, #5792	; 0x16a0
 80098f0:	edc9 4a04 	vstr	s9, [r9, #16]
	unknow_story[726].waittime = 432;
 80098f4:	f241 69b4 	movw	r9, #5812	; 0x16b4
	unknow_story[768].waittime = 864;
 80098f8:	f641 0b04 	movw	fp, #6148	; 0x1804
	unknow_story[726].waittime = 432;
 80098fc:	f823 0009 	strh.w	r0, [r3, r9]
	unknow_story[727].interval = 587;
 8009900:	f503 59b5 	add.w	r9, r3, #5792	; 0x16a0
 8009904:	ed89 2a06 	vstr	s4, [r9, #24]
	unknow_story[727].waittime = 432;
 8009908:	f241 69bc 	movw	r9, #5820	; 0x16bc
 800990c:	f823 0009 	strh.w	r0, [r3, r9]
	unknow_story[728].interval = 554;
 8009910:	f503 59b6 	add.w	r9, r3, #5824	; 0x16c0
 8009914:	ed89 3a00 	vstr	s6, [r9]
	unknow_story[728].waittime = 216;
 8009918:	f241 69c4 	movw	r9, #5828	; 0x16c4
 800991c:	f823 2009 	strh.w	r2, [r3, r9]
	unknow_story[729].interval = 494;
 8009920:	f503 59b6 	add.w	r9, r3, #5824	; 0x16c0
 8009924:	f8c9 4008 	str.w	r4, [r9, #8]
	unknow_story[729].waittime = 456;
 8009928:	f241 69cc 	movw	r9, #5836	; 0x16cc
 800992c:	f823 7009 	strh.w	r7, [r3, r9]
	unknow_story[730].interval = 440;
 8009930:	f503 59b6 	add.w	r9, r3, #5824	; 0x16c0
 8009934:	f8c9 5010 	str.w	r5, [r9, #16]
	unknow_story[730].waittime = 456;
 8009938:	f241 69d4 	movw	r9, #5844	; 0x16d4
 800993c:	f823 7009 	strh.w	r7, [r3, r9]
	unknow_story[731].interval = 494;
 8009940:	f503 59b6 	add.w	r9, r3, #5824	; 0x16c0
 8009944:	f8c9 4018 	str.w	r4, [r9, #24]
	unknow_story[731].waittime = 1536;
 8009948:	f241 69dc 	movw	r9, #5852	; 0x16dc
 800994c:	f823 1009 	strh.w	r1, [r3, r9]
	unknow_story[732].interval = 330;
 8009950:	f503 59b7 	add.w	r9, r3, #5856	; 0x16e0
 8009954:	edc9 4a00 	vstr	s9, [r9]
	unknow_story[732].waittime = 432;
 8009958:	f241 69e4 	movw	r9, #5860	; 0x16e4
 800995c:	f823 0009 	strh.w	r0, [r3, r9]
	unknow_story[733].interval = 554;
 8009960:	f503 59b7 	add.w	r9, r3, #5856	; 0x16e0
 8009964:	ed89 3a02 	vstr	s6, [r9, #8]
	unknow_story[733].waittime = 432;
 8009968:	f241 69ec 	movw	r9, #5868	; 0x16ec
 800996c:	f823 0009 	strh.w	r0, [r3, r9]
	unknow_story[734].interval = 494;
 8009970:	f503 59b7 	add.w	r9, r3, #5856	; 0x16e0
 8009974:	f8c9 4010 	str.w	r4, [r9, #16]
	unknow_story[734].waittime = 216;
 8009978:	f241 69f4 	movw	r9, #5876	; 0x16f4
 800997c:	f823 2009 	strh.w	r2, [r3, r9]
	unknow_story[735].interval = 440;
 8009980:	f503 59b7 	add.w	r9, r3, #5856	; 0x16e0
 8009984:	f8c9 5018 	str.w	r5, [r9, #24]
	unknow_story[735].waittime = 456;
 8009988:	f241 69fc 	movw	r9, #5884	; 0x16fc
 800998c:	f823 7009 	strh.w	r7, [r3, r9]
	unknow_story[736].interval = 415;
 8009990:	f503 59b8 	add.w	r9, r3, #5888	; 0x1700
 8009994:	edc9 6a00 	vstr	s13, [r9]
	unknow_story[736].waittime = 456;
 8009998:	f241 7904 	movw	r9, #5892	; 0x1704
 800999c:	f823 7009 	strh.w	r7, [r3, r9]
	unknow_story[737].interval = 440;
 80099a0:	f503 59b8 	add.w	r9, r3, #5888	; 0x1700
 80099a4:	f8c9 5008 	str.w	r5, [r9, #8]
	unknow_story[737].waittime = 1536;
 80099a8:	f241 790c 	movw	r9, #5900	; 0x170c
 80099ac:	f823 1009 	strh.w	r1, [r3, r9]
	unknow_story[738].interval = 330;
 80099b0:	f503 59b8 	add.w	r9, r3, #5888	; 0x1700
 80099b4:	edc9 4a04 	vstr	s9, [r9, #16]
	unknow_story[738].waittime = 432;
 80099b8:	f241 7914 	movw	r9, #5908	; 0x1714
 80099bc:	f823 0009 	strh.w	r0, [r3, r9]
	unknow_story[739].interval = 554;
 80099c0:	f503 59b8 	add.w	r9, r3, #5888	; 0x1700
 80099c4:	ed89 3a06 	vstr	s6, [r9, #24]
	unknow_story[739].waittime = 432;
 80099c8:	f241 791c 	movw	r9, #5916	; 0x171c
 80099cc:	f823 0009 	strh.w	r0, [r3, r9]
	unknow_story[740].interval = 494;
 80099d0:	f503 59b9 	add.w	r9, r3, #5920	; 0x1720
 80099d4:	f8c9 4000 	str.w	r4, [r9]
	unknow_story[740].waittime = 216;
 80099d8:	f241 7924 	movw	r9, #5924	; 0x1724
 80099dc:	f823 2009 	strh.w	r2, [r3, r9]
	unknow_story[741].interval = 554;
 80099e0:	f503 59b9 	add.w	r9, r3, #5920	; 0x1720
 80099e4:	ed89 3a02 	vstr	s6, [r9, #8]
	unknow_story[741].waittime = 456;
 80099e8:	f241 792c 	movw	r9, #5932	; 0x172c
 80099ec:	f823 7009 	strh.w	r7, [r3, r9]
	unknow_story[742].interval = 587;
 80099f0:	f503 59b9 	add.w	r9, r3, #5920	; 0x1720
 80099f4:	ed89 2a04 	vstr	s4, [r9, #16]
	unknow_story[742].waittime = 456;
 80099f8:	f241 7934 	movw	r9, #5940	; 0x1734
 80099fc:	f823 7009 	strh.w	r7, [r3, r9]
	unknow_story[743].interval = 554;
 8009a00:	f503 59b9 	add.w	r9, r3, #5920	; 0x1720
 8009a04:	ed89 3a06 	vstr	s6, [r9, #24]
	unknow_story[743].waittime = 1536;
 8009a08:	f241 793c 	movw	r9, #5948	; 0x173c
 8009a0c:	f823 1009 	strh.w	r1, [r3, r9]
	unknow_story[744].interval = 330;
 8009a10:	f503 59ba 	add.w	r9, r3, #5952	; 0x1740
 8009a14:	edc9 4a00 	vstr	s9, [r9]
	unknow_story[744].waittime = 432;
 8009a18:	f241 7944 	movw	r9, #5956	; 0x1744
 8009a1c:	f823 0009 	strh.w	r0, [r3, r9]
	unknow_story[745].interval = 554;
 8009a20:	f503 59ba 	add.w	r9, r3, #5952	; 0x1740
 8009a24:	ed89 3a02 	vstr	s6, [r9, #8]
 8009a28:	e004      	b.n	8009a34 <inputunknow_story+0x2448>
 8009a2a:	bf00      	nop
 8009a2c:	43cf8000 	.word	0x43cf8000
 8009a30:	435c0000 	.word	0x435c0000
	unknow_story[745].waittime = 432;
 8009a34:	f241 794c 	movw	r9, #5964	; 0x174c
 8009a38:	f823 0009 	strh.w	r0, [r3, r9]
	unknow_story[746].interval = 494;
 8009a3c:	f503 59ba 	add.w	r9, r3, #5952	; 0x1740
 8009a40:	f8c9 4010 	str.w	r4, [r9, #16]
	unknow_story[746].waittime = 216;
 8009a44:	f241 7954 	movw	r9, #5972	; 0x1754
 8009a48:	f823 2009 	strh.w	r2, [r3, r9]
	unknow_story[747].interval = 554;
 8009a4c:	f503 59ba 	add.w	r9, r3, #5952	; 0x1740
 8009a50:	ed89 3a06 	vstr	s6, [r9, #24]
	unknow_story[747].waittime = 456;
 8009a54:	f241 795c 	movw	r9, #5980	; 0x175c
 8009a58:	f823 7009 	strh.w	r7, [r3, r9]
	unknow_story[748].interval = 587;
 8009a5c:	f503 59bb 	add.w	r9, r3, #5984	; 0x1760
 8009a60:	ed89 2a00 	vstr	s4, [r9]
	unknow_story[748].waittime = 456;
 8009a64:	f241 7964 	movw	r9, #5988	; 0x1764
 8009a68:	f823 7009 	strh.w	r7, [r3, r9]
	unknow_story[749].interval = 554;
 8009a6c:	f503 59bb 	add.w	r9, r3, #5984	; 0x1760
 8009a70:	ed89 3a02 	vstr	s6, [r9, #8]
	unknow_story[749].waittime = 1536;
 8009a74:	f241 796c 	movw	r9, #5996	; 0x176c
 8009a78:	f823 1009 	strh.w	r1, [r3, r9]
	unknow_story[750].interval = 330;
 8009a7c:	f503 59bb 	add.w	r9, r3, #5984	; 0x1760
 8009a80:	edc9 4a04 	vstr	s9, [r9, #16]
	unknow_story[750].waittime = 432;
 8009a84:	f241 7974 	movw	r9, #6004	; 0x1774
 8009a88:	f823 0009 	strh.w	r0, [r3, r9]
	unknow_story[751].interval = 554;
 8009a8c:	f503 59bb 	add.w	r9, r3, #5984	; 0x1760
 8009a90:	ed89 3a06 	vstr	s6, [r9, #24]
	unknow_story[751].waittime = 432;
 8009a94:	f241 797c 	movw	r9, #6012	; 0x177c
 8009a98:	f823 0009 	strh.w	r0, [r3, r9]
	unknow_story[752].interval = 494;
 8009a9c:	f503 59bc 	add.w	r9, r3, #6016	; 0x1780
 8009aa0:	f8c9 4000 	str.w	r4, [r9]
	unknow_story[752].waittime = 216;
 8009aa4:	f241 7984 	movw	r9, #6020	; 0x1784
 8009aa8:	f823 2009 	strh.w	r2, [r3, r9]
	unknow_story[753].interval = 440;
 8009aac:	f503 59bc 	add.w	r9, r3, #6016	; 0x1780
 8009ab0:	f8c9 5008 	str.w	r5, [r9, #8]
	unknow_story[753].waittime = 456;
 8009ab4:	f241 798c 	movw	r9, #6028	; 0x178c
 8009ab8:	f823 7009 	strh.w	r7, [r3, r9]
	unknow_story[754].interval = 415;
 8009abc:	f503 59bc 	add.w	r9, r3, #6016	; 0x1780
 8009ac0:	edc9 6a04 	vstr	s13, [r9, #16]
	unknow_story[754].waittime = 456;
 8009ac4:	f241 7994 	movw	r9, #6036	; 0x1794
 8009ac8:	f823 7009 	strh.w	r7, [r3, r9]
	unknow_story[755].interval = 440;
 8009acc:	f503 59bc 	add.w	r9, r3, #6016	; 0x1780
 8009ad0:	f8c9 5018 	str.w	r5, [r9, #24]
	unknow_story[755].waittime = 1536;
 8009ad4:	f241 799c 	movw	r9, #6044	; 0x179c
 8009ad8:	f823 1009 	strh.w	r1, [r3, r9]
	unknow_story[756].interval = 330;
 8009adc:	f503 59bd 	add.w	r9, r3, #6048	; 0x17a0
 8009ae0:	edc9 4a00 	vstr	s9, [r9]
	unknow_story[756].waittime = 432;
 8009ae4:	f241 79a4 	movw	r9, #6052	; 0x17a4
 8009ae8:	f823 0009 	strh.w	r0, [r3, r9]
	unknow_story[757].interval = 554;
 8009aec:	f503 59bd 	add.w	r9, r3, #6048	; 0x17a0
 8009af0:	ed89 3a02 	vstr	s6, [r9, #8]
	unknow_story[757].waittime = 432;
 8009af4:	f241 79ac 	movw	r9, #6060	; 0x17ac
 8009af8:	f823 0009 	strh.w	r0, [r3, r9]
	unknow_story[758].interval = 494;
 8009afc:	f503 59bd 	add.w	r9, r3, #6048	; 0x17a0
 8009b00:	f8c9 4010 	str.w	r4, [r9, #16]
	unknow_story[758].waittime = 216;
 8009b04:	f241 79b4 	movw	r9, #6068	; 0x17b4
 8009b08:	f823 2009 	strh.w	r2, [r3, r9]
	unknow_story[759].interval = 554;
 8009b0c:	f503 59bd 	add.w	r9, r3, #6048	; 0x17a0
 8009b10:	ed89 3a06 	vstr	s6, [r9, #24]
	unknow_story[759].waittime = 456;
 8009b14:	f241 79bc 	movw	r9, #6076	; 0x17bc
 8009b18:	f823 7009 	strh.w	r7, [r3, r9]
	unknow_story[760].interval = 587;
 8009b1c:	f503 59be 	add.w	r9, r3, #6080	; 0x17c0
 8009b20:	ed89 2a00 	vstr	s4, [r9]
	unknow_story[760].waittime = 456;
 8009b24:	f241 79c4 	movw	r9, #6084	; 0x17c4
 8009b28:	f823 7009 	strh.w	r7, [r3, r9]
	unknow_story[761].interval = 554;
 8009b2c:	f503 59be 	add.w	r9, r3, #6080	; 0x17c0
 8009b30:	ed89 3a02 	vstr	s6, [r9, #8]
	unknow_story[761].waittime = 1536;
 8009b34:	f241 79cc 	movw	r9, #6092	; 0x17cc
 8009b38:	f823 1009 	strh.w	r1, [r3, r9]
	unknow_story[762].interval = 330;
 8009b3c:	f503 59be 	add.w	r9, r3, #6080	; 0x17c0
 8009b40:	edc9 4a04 	vstr	s9, [r9, #16]
	unknow_story[762].waittime = 432;
 8009b44:	f241 79d4 	movw	r9, #6100	; 0x17d4
 8009b48:	f823 0009 	strh.w	r0, [r3, r9]
	unknow_story[763].interval = 440;
 8009b4c:	f503 59be 	add.w	r9, r3, #6080	; 0x17c0
 8009b50:	f8c9 5018 	str.w	r5, [r9, #24]
	unknow_story[763].waittime = 432;
 8009b54:	f241 79dc 	movw	r9, #6108	; 0x17dc
 8009b58:	f823 0009 	strh.w	r0, [r3, r9]
	unknow_story[764].interval = 415;
 8009b5c:	f503 59bf 	add.w	r9, r3, #6112	; 0x17e0
 8009b60:	edc9 6a00 	vstr	s13, [r9]
	unknow_story[764].waittime = 216;
 8009b64:	f241 79e4 	movw	r9, #6116	; 0x17e4
 8009b68:	f823 2009 	strh.w	r2, [r3, r9]
	unknow_story[765].interval = 440;
 8009b6c:	f503 59bf 	add.w	r9, r3, #6112	; 0x17e0
 8009b70:	f8c9 5008 	str.w	r5, [r9, #8]
	unknow_story[765].waittime = 456;
 8009b74:	f241 79ec 	movw	r9, #6124	; 0x17ec
 8009b78:	f823 7009 	strh.w	r7, [r3, r9]
	unknow_story[766].interval = 494;
 8009b7c:	f503 59bf 	add.w	r9, r3, #6112	; 0x17e0
 8009b80:	f8c9 4010 	str.w	r4, [r9, #16]
	unknow_story[766].waittime = 456;
 8009b84:	f241 79f4 	movw	r9, #6132	; 0x17f4
 8009b88:	f823 7009 	strh.w	r7, [r3, r9]
	unknow_story[767].interval = 494;
 8009b8c:	f503 59bf 	add.w	r9, r3, #6112	; 0x17e0
 8009b90:	f8c9 4018 	str.w	r4, [r9, #24]
	unknow_story[767].waittime = 216;
 8009b94:	f241 79fc 	movw	r9, #6140	; 0x17fc
 8009b98:	f823 2009 	strh.w	r2, [r3, r9]
	unknow_story[768].interval = 554;
 8009b9c:	f503 59c0 	add.w	r9, r3, #6144	; 0x1800
 8009ba0:	ed89 3a00 	vstr	s6, [r9]
	unknow_story[768].waittime = 864;
 8009ba4:	f44f 7958 	mov.w	r9, #864	; 0x360
 8009ba8:	f823 900b 	strh.w	r9, [r3, fp]
	unknow_story[769].interval = 494;
 8009bac:	f503 5bc0 	add.w	fp, r3, #6144	; 0x1800
 8009bb0:	f8cb 4008 	str.w	r4, [fp, #8]
	unknow_story[769].waittime = 864;
 8009bb4:	f641 0b0c 	movw	fp, #6156	; 0x180c
 8009bb8:	f823 900b 	strh.w	r9, [r3, fp]
	unknow_story[770].interval = 587;
 8009bbc:	f503 5bc0 	add.w	fp, r3, #6144	; 0x1800
 8009bc0:	ed8b 2a04 	vstr	s4, [fp, #16]
	unknow_story[770].waittime = 864;
 8009bc4:	f641 0b14 	movw	fp, #6164	; 0x1814
 8009bc8:	f823 900b 	strh.w	r9, [r3, fp]
	unknow_story[771].interval = 554;
 8009bcc:	f503 5bc0 	add.w	fp, r3, #6144	; 0x1800
 8009bd0:	ed8b 3a06 	vstr	s6, [fp, #24]
	unknow_story[771].waittime = 864;
 8009bd4:	f641 0b1c 	movw	fp, #6172	; 0x181c
 8009bd8:	f823 900b 	strh.w	r9, [r3, fp]
	unknow_story[772].interval = 330;
 8009bdc:	f503 59c1 	add.w	r9, r3, #6176	; 0x1820
 8009be0:	edc9 4a00 	vstr	s9, [r9]
	unknow_story[772].waittime = 432;
 8009be4:	f641 0924 	movw	r9, #6180	; 0x1824
	unknow_story[777].waittime = 696;
 8009be8:	f44f 7b2e 	mov.w	fp, #696	; 0x2b8
	unknow_story[772].waittime = 432;
 8009bec:	f823 0009 	strh.w	r0, [r3, r9]
	unknow_story[773].interval = 587;
 8009bf0:	f503 59c1 	add.w	r9, r3, #6176	; 0x1820
 8009bf4:	ed89 2a02 	vstr	s4, [r9, #8]
	unknow_story[773].waittime = 432;
 8009bf8:	f641 092c 	movw	r9, #6188	; 0x182c
 8009bfc:	f823 0009 	strh.w	r0, [r3, r9]
	unknow_story[774].interval = 554;
 8009c00:	f503 59c1 	add.w	r9, r3, #6176	; 0x1820
 8009c04:	ed89 3a04 	vstr	s6, [r9, #16]
	unknow_story[774].waittime = 216;
 8009c08:	f641 0934 	movw	r9, #6196	; 0x1834
 8009c0c:	f823 2009 	strh.w	r2, [r3, r9]
	unknow_story[775].interval = 494;
 8009c10:	f503 59c1 	add.w	r9, r3, #6176	; 0x1820
 8009c14:	f8c9 4018 	str.w	r4, [r9, #24]
	unknow_story[775].waittime = 456;
 8009c18:	f641 093c 	movw	r9, #6204	; 0x183c
 8009c1c:	f823 7009 	strh.w	r7, [r3, r9]
	unknow_story[776].interval = 440;
 8009c20:	f503 59c2 	add.w	r9, r3, #6208	; 0x1840
 8009c24:	f8c9 5000 	str.w	r5, [r9]
	unknow_story[776].waittime = 456;
 8009c28:	f641 0944 	movw	r9, #6212	; 0x1844
 8009c2c:	f823 7009 	strh.w	r7, [r3, r9]
	unknow_story[777].interval = 494;
 8009c30:	f503 59c2 	add.w	r9, r3, #6208	; 0x1840
 8009c34:	f8c9 4008 	str.w	r4, [r9, #8]
	unknow_story[777].waittime = 696;
 8009c38:	f641 094c 	movw	r9, #6220	; 0x184c
 8009c3c:	f823 b009 	strh.w	fp, [r3, r9]
	unknow_story[778].interval = 494;
 8009c40:	f503 59c2 	add.w	r9, r3, #6208	; 0x1840
 8009c44:	f8c9 4010 	str.w	r4, [r9, #16]
	unknow_story[778].waittime = 696;
 8009c48:	f641 0954 	movw	r9, #6228	; 0x1854
 8009c4c:	f823 b009 	strh.w	fp, [r3, r9]
	unknow_story[779].interval = 494;
 8009c50:	f503 59c2 	add.w	r9, r3, #6208	; 0x1840
	unknow_story[779].waittime = 576;
 8009c54:	f44f 7b10 	mov.w	fp, #576	; 0x240
	unknow_story[779].interval = 494;
 8009c58:	f8c9 4018 	str.w	r4, [r9, #24]
	unknow_story[779].waittime = 576;
 8009c5c:	f641 095c 	movw	r9, #6236	; 0x185c
 8009c60:	f823 b009 	strh.w	fp, [r3, r9]
	unknow_story[780].interval = 494;
 8009c64:	f503 59c3 	add.w	r9, r3, #6240	; 0x1860
 8009c68:	f8c9 4000 	str.w	r4, [r9]
	unknow_story[780].waittime = 216;
 8009c6c:	f641 0964 	movw	r9, #6244	; 0x1864
 8009c70:	f823 2009 	strh.w	r2, [r3, r9]
	unknow_story[781].interval = 330;
 8009c74:	f503 59c3 	add.w	r9, r3, #6240	; 0x1860
 8009c78:	edc9 4a02 	vstr	s9, [r9, #8]
	unknow_story[781].waittime = 216;
 8009c7c:	f641 096c 	movw	r9, #6252	; 0x186c
 8009c80:	f823 2009 	strh.w	r2, [r3, r9]
	unknow_story[782].interval = 330;
 8009c84:	f503 59c3 	add.w	r9, r3, #6240	; 0x1860
 8009c88:	edc9 4a04 	vstr	s9, [r9, #16]
	unknow_story[782].waittime = 216;
 8009c8c:	f641 0974 	movw	r9, #6260	; 0x1874
 8009c90:	f823 2009 	strh.w	r2, [r3, r9]
	unknow_story[783].interval = 554;
 8009c94:	f503 59c3 	add.w	r9, r3, #6240	; 0x1860
 8009c98:	ed89 3a06 	vstr	s6, [r9, #24]
	unknow_story[783].waittime = 432;
 8009c9c:	f641 097c 	movw	r9, #6268	; 0x187c
 8009ca0:	f823 0009 	strh.w	r0, [r3, r9]
	unknow_story[784].interval = 494;
 8009ca4:	f503 59c4 	add.w	r9, r3, #6272	; 0x1880
 8009ca8:	f8c9 4000 	str.w	r4, [r9]
	unknow_story[784].waittime = 216;
 8009cac:	f641 0984 	movw	r9, #6276	; 0x1884
 8009cb0:	f823 2009 	strh.w	r2, [r3, r9]
	unknow_story[785].interval = 440;
 8009cb4:	f503 59c4 	add.w	r9, r3, #6272	; 0x1880
 8009cb8:	f8c9 5008 	str.w	r5, [r9, #8]
	unknow_story[785].waittime = 456;
 8009cbc:	f641 098c 	movw	r9, #6284	; 0x188c
 8009cc0:	f823 7009 	strh.w	r7, [r3, r9]
	unknow_story[786].interval = 415;
 8009cc4:	f503 59c4 	add.w	r9, r3, #6272	; 0x1880
 8009cc8:	edc9 6a04 	vstr	s13, [r9, #16]
	unknow_story[786].waittime = 456;
 8009ccc:	f641 0994 	movw	r9, #6292	; 0x1894
 8009cd0:	f823 7009 	strh.w	r7, [r3, r9]
	unknow_story[787].interval = 370;
 8009cd4:	f503 59c4 	add.w	r9, r3, #6272	; 0x1880
 8009cd8:	edc9 2a06 	vstr	s5, [r9, #24]
	unknow_story[787].waittime = 1968;
 8009cdc:	f641 099c 	movw	r9, #6300	; 0x189c
 8009ce0:	f823 8009 	strh.w	r8, [r3, r9]
	unknow_story[788].interval = 415;
 8009ce4:	f503 59c5 	add.w	r9, r3, #6304	; 0x18a0
 8009ce8:	edc9 6a00 	vstr	s13, [r9]
	unknow_story[788].waittime = 1296;
 8009cec:	f641 09a4 	movw	r9, #6308	; 0x18a4
 8009cf0:	f823 c009 	strh.w	ip, [r3, r9]
	unknow_story[789].interval = 440;
 8009cf4:	f503 59c5 	add.w	r9, r3, #6304	; 0x18a0
 8009cf8:	f8c9 5008 	str.w	r5, [r9, #8]
	unknow_story[789].waittime = 216;
 8009cfc:	f641 09ac 	movw	r9, #6316	; 0x18ac
 8009d00:	f823 2009 	strh.w	r2, [r3, r9]
	unknow_story[790].interval = 440;
 8009d04:	f503 59c5 	add.w	r9, r3, #6304	; 0x18a0
 8009d08:	f8c9 5010 	str.w	r5, [r9, #16]
	unknow_story[790].waittime = 1536;
 8009d0c:	f641 09b4 	movw	r9, #6324	; 0x18b4
 8009d10:	f823 1009 	strh.w	r1, [r3, r9]
	unknow_story[791].interval = 330;
 8009d14:	f503 51c5 	add.w	r1, r3, #6304	; 0x18a0
 8009d18:	edc1 4a06 	vstr	s9, [r1, #24]
	unknow_story[791].waittime = 432;
 8009d1c:	f641 01bc 	movw	r1, #6332	; 0x18bc
	unknow_story[805].waittime = 648;
	unknow_story[806].interval = 1109;
	unknow_story[806].waittime = 648;
	unknow_story[807].interval = 1976;
	unknow_story[807].waittime = 432;
	unknow_story[808].interval = 2217;
 8009d20:	f8df 92e0 	ldr.w	r9, [pc, #736]	; 800a004 <inputunknow_story+0x2a18>
	unknow_story[791].waittime = 432;
 8009d24:	5258      	strh	r0, [r3, r1]
	unknow_story[792].interval = 440;
 8009d26:	f503 51c6 	add.w	r1, r3, #6336	; 0x18c0
 8009d2a:	600d      	str	r5, [r1, #0]
	unknow_story[792].waittime = 1296;
 8009d2c:	f641 01c4 	movw	r1, #6340	; 0x18c4
 8009d30:	f823 c001 	strh.w	ip, [r3, r1]
	unknow_story[795].waittime = 432;
 8009d34:	f641 0cdc 	movw	ip, #6364	; 0x18dc
	unknow_story[793].interval = 494;
 8009d38:	f503 51c6 	add.w	r1, r3, #6336	; 0x18c0
	unknow_story[795].waittime = 432;
 8009d3c:	f823 000c 	strh.w	r0, [r3, ip]
	unknow_story[796].interval = 554;
 8009d40:	f503 5cc7 	add.w	ip, r3, #6368	; 0x18e0
 8009d44:	ed8c 3a00 	vstr	s6, [ip]
	unknow_story[796].waittime = 432;
 8009d48:	f641 0ce4 	movw	ip, #6372	; 0x18e4
	unknow_story[793].interval = 494;
 8009d4c:	608c      	str	r4, [r1, #8]
	unknow_story[796].waittime = 432;
 8009d4e:	f823 000c 	strh.w	r0, [r3, ip]
	unknow_story[797].interval = 587;
 8009d52:	f503 5cc7 	add.w	ip, r3, #6368	; 0x18e0
 8009d56:	ed8c 2a02 	vstr	s4, [ip, #8]
	unknow_story[797].waittime = 216;
 8009d5a:	f641 0cec 	movw	ip, #6380	; 0x18ec
	unknow_story[793].waittime = 216;
 8009d5e:	f641 01cc 	movw	r1, #6348	; 0x18cc
	unknow_story[797].waittime = 216;
 8009d62:	f823 200c 	strh.w	r2, [r3, ip]
	unknow_story[798].interval = 554;
 8009d66:	f503 5cc7 	add.w	ip, r3, #6368	; 0x18e0
 8009d6a:	ed8c 3a04 	vstr	s6, [ip, #16]
	unknow_story[798].waittime = 456;
 8009d6e:	f641 0cf4 	movw	ip, #6388	; 0x18f4
	unknow_story[793].waittime = 216;
 8009d72:	525a      	strh	r2, [r3, r1]
	unknow_story[798].waittime = 456;
 8009d74:	f823 700c 	strh.w	r7, [r3, ip]
	unknow_story[799].interval = 494;
 8009d78:	f503 5cc7 	add.w	ip, r3, #6368	; 0x18e0
	unknow_story[794].interval = 554;
 8009d7c:	f503 51c6 	add.w	r1, r3, #6336	; 0x18c0
	unknow_story[799].interval = 494;
 8009d80:	f8cc 4018 	str.w	r4, [ip, #24]
	unknow_story[799].waittime = 456;
 8009d84:	f641 0cfc 	movw	ip, #6396	; 0x18fc
	unknow_story[794].interval = 554;
 8009d88:	ed81 3a04 	vstr	s6, [r1, #16]
	unknow_story[799].waittime = 456;
 8009d8c:	f823 700c 	strh.w	r7, [r3, ip]
	unknow_story[800].interval = 440;
 8009d90:	f503 57c8 	add.w	r7, r3, #6400	; 0x1900
	unknow_story[794].waittime = 4944;
 8009d94:	f641 01d4 	movw	r1, #6356	; 0x18d4
	unknow_story[800].interval = 440;
 8009d98:	603d      	str	r5, [r7, #0]
	unknow_story[800].waittime = 1968;
 8009d9a:	f641 1704 	movw	r7, #6404	; 0x1904
	unknow_story[794].waittime = 4944;
 8009d9e:	f823 a001 	strh.w	sl, [r3, r1]
	unknow_story[800].waittime = 1968;
 8009da2:	f823 8007 	strh.w	r8, [r3, r7]
	unknow_story[801].interval = 587;
 8009da6:	f503 57c8 	add.w	r7, r3, #6400	; 0x1900
 8009daa:	ed87 2a02 	vstr	s4, [r7, #8]
	unknow_story[801].waittime = 648;
 8009dae:	f641 170c 	movw	r7, #6412	; 0x190c
	unknow_story[795].interval = 330;
 8009db2:	f503 51c6 	add.w	r1, r3, #6336	; 0x18c0
	unknow_story[801].waittime = 648;
 8009db6:	f823 e007 	strh.w	lr, [r3, r7]
	unknow_story[795].interval = 330;
 8009dba:	edc1 4a06 	vstr	s9, [r1, #24]
	unknow_story[795].waittime = 432;
 8009dbe:	4619      	mov	r1, r3
	unknow_story[802].interval = 554;
 8009dc0:	f503 53c8 	add.w	r3, r3, #6400	; 0x1900
 8009dc4:	ed83 3a04 	vstr	s6, [r3, #16]
	unknow_story[802].waittime = 648;
 8009dc8:	f641 1314 	movw	r3, #6420	; 0x1914
	unknow_story[806].waittime = 648;
 8009dcc:	f641 1c34 	movw	ip, #6452	; 0x1934
	unknow_story[802].waittime = 648;
 8009dd0:	f821 e003 	strh.w	lr, [r1, r3]
	unknow_story[803].interval = 494;
 8009dd4:	f501 53c8 	add.w	r3, r1, #6400	; 0x1900
 8009dd8:	3318      	adds	r3, #24
 8009dda:	461f      	mov	r7, r3
	unknow_story[807].waittime = 432;
 8009ddc:	f641 183c 	movw	r8, #6460	; 0x193c
	unknow_story[803].interval = 494;
 8009de0:	f847 4b10 	str.w	r4, [r7], #16
	unknow_story[803].waittime = 432;
 8009de4:	f641 141c 	movw	r4, #6428	; 0x191c
	unknow_story[805].interval = 1175;
 8009de8:	ed87 4a00 	vstr	s8, [r7]
	unknow_story[803].waittime = 432;
 8009dec:	5308      	strh	r0, [r1, r4]
	unknow_story[805].waittime = 648;
 8009dee:	f641 172c 	movw	r7, #6444	; 0x192c
	unknow_story[804].interval = 554;
 8009df2:	f501 54c9 	add.w	r4, r1, #6432	; 0x1920
	unknow_story[806].waittime = 648;
 8009df6:	f821 e00c 	strh.w	lr, [r1, ip]
	unknow_story[804].interval = 554;
 8009dfa:	ed84 3a00 	vstr	s6, [r4]
	unknow_story[807].interval = 1976;
 8009dfe:	f8df c208 	ldr.w	ip, [pc, #520]	; 800a008 <inputunknow_story+0x2a1c>
	unknow_story[805].waittime = 648;
 8009e02:	f821 e007 	strh.w	lr, [r1, r7]
	unknow_story[804].waittime = 1728;
 8009e06:	f44f 64d8 	mov.w	r4, #1728	; 0x6c0
	unknow_story[806].interval = 1109;
 8009e0a:	ed83 5a06 	vstr	s10, [r3, #24]
	unknow_story[807].interval = 1976;
 8009e0e:	f8c3 c020 	str.w	ip, [r3, #32]
	unknow_story[804].waittime = 1728;
 8009e12:	538c      	strh	r4, [r1, r6]
	unknow_story[807].waittime = 432;
 8009e14:	f821 0008 	strh.w	r0, [r1, r8]
	unknow_story[808].interval = 2217;
 8009e18:	f501 58ca 	add.w	r8, r1, #6464	; 0x1940
	unknow_story[808].waittime = 1728;
	unknow_story[809].interval = 1175;
	unknow_story[809].waittime = 648;
	unknow_story[810].interval = 1109;
	unknow_story[810].waittime = 648;
 8009e1c:	f641 1754 	movw	r7, #6484	; 0x1954
	unknow_story[808].interval = 2217;
 8009e20:	f8c8 9000 	str.w	r9, [r8]
	unknow_story[808].waittime = 1728;
 8009e24:	f641 1844 	movw	r8, #6468	; 0x1944
	unknow_story[810].waittime = 648;
 8009e28:	f821 e007 	strh.w	lr, [r1, r7]
	unknow_story[808].waittime = 1728;
 8009e2c:	f821 4008 	strh.w	r4, [r1, r8]
	unknow_story[809].waittime = 648;
 8009e30:	f641 184c 	movw	r8, #6476	; 0x194c
	unknow_story[811].interval = 988;
 8009e34:	4f69      	ldr	r7, [pc, #420]	; (8009fdc <inputunknow_story+0x29f0>)
	unknow_story[809].waittime = 648;
 8009e36:	f821 e008 	strh.w	lr, [r1, r8]
	unknow_story[811].waittime = 432;
 8009e3a:	f641 1e5c 	movw	lr, #6492	; 0x195c
	unknow_story[809].interval = 1175;
 8009e3e:	ed83 4a0c 	vstr	s8, [r3, #48]	; 0x30
	unknow_story[811].waittime = 432;
 8009e42:	f821 000e 	strh.w	r0, [r1, lr]
	unknow_story[812].interval = 185;
 8009e46:	f501 5ecb 	add.w	lr, r1, #6496	; 0x1960
 8009e4a:	4865      	ldr	r0, [pc, #404]	; (8009fe0 <inputunknow_story+0x29f4>)
 8009e4c:	f8ce 0000 	str.w	r0, [lr]
	unknow_story[812].waittime = 216;
 8009e50:	f641 1e64 	movw	lr, #6500	; 0x1964
	unknow_story[813].interval = 185;
 8009e54:	6518      	str	r0, [r3, #80]	; 0x50
	unknow_story[812].waittime = 216;
 8009e56:	f821 200e 	strh.w	r2, [r1, lr]
	unknow_story[813].waittime = 216;
 8009e5a:	f641 1e6c 	movw	lr, #6508	; 0x196c
	unknow_story[814].interval = 185;
 8009e5e:	6598      	str	r0, [r3, #88]	; 0x58
	unknow_story[813].waittime = 216;
 8009e60:	f821 200e 	strh.w	r2, [r1, lr]
	unknow_story[814].waittime = 216;
 8009e64:	f641 1e74 	movw	lr, #6516	; 0x1974
	unknow_story[815].interval = 185;
 8009e68:	6618      	str	r0, [r3, #96]	; 0x60
	unknow_story[814].waittime = 216;
 8009e6a:	f821 200e 	strh.w	r2, [r1, lr]
	unknow_story[815].waittime = 216;
 8009e6e:	f641 1e7c 	movw	lr, #6524	; 0x197c
	unknow_story[816].interval = 185;
	unknow_story[816].waittime = 216;
	unknow_story[817].interval = 185;
 8009e72:	6718      	str	r0, [r3, #112]	; 0x70
	unknow_story[815].waittime = 216;
 8009e74:	f821 200e 	strh.w	r2, [r1, lr]
	unknow_story[816].interval = 185;
 8009e78:	f501 5ecc 	add.w	lr, r1, #6528	; 0x1980
	unknow_story[810].interval = 1109;
 8009e7c:	ed83 5a0e 	vstr	s10, [r3, #56]	; 0x38
	unknow_story[816].interval = 185;
 8009e80:	f8ce 0000 	str.w	r0, [lr]
	unknow_story[816].waittime = 216;
 8009e84:	f641 1e84 	movw	lr, #6532	; 0x1984
	unknow_story[817].waittime = 216;
 8009e88:	f641 108c 	movw	r0, #6540	; 0x198c
	unknow_story[816].waittime = 216;
 8009e8c:	f821 200e 	strh.w	r2, [r1, lr]
	unknow_story[818].interval = 415;
	unknow_story[818].waittime = 216;
 8009e90:	f641 1e94 	movw	lr, #6548	; 0x1994
	unknow_story[817].waittime = 216;
 8009e94:	520a      	strh	r2, [r1, r0]
	unknow_story[818].waittime = 216;
 8009e96:	f821 200e 	strh.w	r2, [r1, lr]
	unknow_story[819].interval = 415;
	unknow_story[819].waittime = 216;
 8009e9a:	f641 1e9c 	movw	lr, #6556	; 0x199c
	unknow_story[811].interval = 988;
 8009e9e:	641f      	str	r7, [r3, #64]	; 0x40
	unknow_story[819].waittime = 216;
 8009ea0:	f821 200e 	strh.w	r2, [r1, lr]
	unknow_story[820].interval = 415;
 8009ea4:	f501 5ecd 	add.w	lr, r1, #6560	; 0x19a0
 8009ea8:	edce 6a00 	vstr	s13, [lr]
	unknow_story[820].waittime = 216;
 8009eac:	f641 1ea4 	movw	lr, #6564	; 0x19a4
	unknow_story[818].interval = 415;
 8009eb0:	edc3 6a1e 	vstr	s13, [r3, #120]	; 0x78
	unknow_story[820].waittime = 216;
 8009eb4:	f821 200e 	strh.w	r2, [r1, lr]
	unknow_story[821].interval = 415;
	unknow_story[821].waittime = 216;
 8009eb8:	f641 1eac 	movw	lr, #6572	; 0x19ac
	unknow_story[819].interval = 415;
 8009ebc:	edc3 6a20 	vstr	s13, [r3, #128]	; 0x80
	unknow_story[821].waittime = 216;
 8009ec0:	f821 200e 	strh.w	r2, [r1, lr]
	unknow_story[822].interval = 415;
	unknow_story[822].waittime = 216;
 8009ec4:	f641 1eb4 	movw	lr, #6580	; 0x19b4
	unknow_story[821].interval = 415;
 8009ec8:	edc3 6a24 	vstr	s13, [r3, #144]	; 0x90
	unknow_story[822].waittime = 216;
 8009ecc:	f821 200e 	strh.w	r2, [r1, lr]
	unknow_story[823].interval = 415;
	unknow_story[823].waittime = 216;
 8009ed0:	f641 1ebc 	movw	lr, #6588	; 0x19bc
	unknow_story[822].interval = 415;
 8009ed4:	edc3 6a26 	vstr	s13, [r3, #152]	; 0x98
	unknow_story[823].waittime = 216;
 8009ed8:	f821 200e 	strh.w	r2, [r1, lr]
	unknow_story[824].interval = 415;
 8009edc:	f501 5ece 	add.w	lr, r1, #6592	; 0x19c0
	unknow_story[823].interval = 415;
 8009ee0:	edc3 6a28 	vstr	s13, [r3, #160]	; 0xa0
	unknow_story[824].waittime = 216;
	unknow_story[825].interval = 415;
	unknow_story[825].waittime = 216;
 8009ee4:	f641 10cc 	movw	r0, #6604	; 0x19cc
	unknow_story[824].interval = 415;
 8009ee8:	edce 6a00 	vstr	s13, [lr]
	unknow_story[824].waittime = 216;
 8009eec:	f641 1ec4 	movw	lr, #6596	; 0x19c4
	unknow_story[825].waittime = 216;
 8009ef0:	520a      	strh	r2, [r1, r0]
	unknow_story[824].waittime = 216;
 8009ef2:	f821 200e 	strh.w	r2, [r1, lr]
	unknow_story[826].interval = 440;
	unknow_story[826].waittime = 8544;
 8009ef6:	f641 12d4 	movw	r2, #6612	; 0x19d4
 8009efa:	f242 1060 	movw	r0, #8544	; 0x2160
 8009efe:	5288      	strh	r0, [r1, r2]
	unknow_story[827].interval = 3520;
 8009f00:	4a38      	ldr	r2, [pc, #224]	; (8009fe4 <inputunknow_story+0x29f8>)
 8009f02:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	unknow_story[827].waittime = 50;
 8009f06:	f641 10dc 	movw	r0, #6620	; 0x19dc
 8009f0a:	2232      	movs	r2, #50	; 0x32
 8009f0c:	520a      	strh	r2, [r1, r0]
	unknow_story[828].interval = 3136;
 8009f0e:	f501 50cf 	add.w	r0, r1, #6624	; 0x19e0
 8009f12:	f8df e0f8 	ldr.w	lr, [pc, #248]	; 800a00c <inputunknow_story+0x2a20>
 8009f16:	f8c0 e000 	str.w	lr, [r0]
	unknow_story[828].waittime = 50;
 8009f1a:	f641 10e4 	movw	r0, #6628	; 0x19e4
	unknow_story[829].waittime = 50;
	unknow_story[830].interval = 2637;
	unknow_story[830].waittime = 50;
	unknow_story[831].interval = 2349;
	unknow_story[831].waittime = 50;
	unknow_story[832].interval = 2093;
 8009f1e:	f8df e0f0 	ldr.w	lr, [pc, #240]	; 800a010 <inputunknow_story+0x2a24>
	unknow_story[828].waittime = 50;
 8009f22:	520a      	strh	r2, [r1, r0]
	unknow_story[829].interval = 2794;
 8009f24:	4830      	ldr	r0, [pc, #192]	; (8009fe8 <inputunknow_story+0x29fc>)
 8009f26:	f8c3 00d0 	str.w	r0, [r3, #208]	; 0xd0
	unknow_story[829].waittime = 50;
 8009f2a:	f641 10ec 	movw	r0, #6636	; 0x19ec
	unknow_story[825].interval = 415;
 8009f2e:	edc3 6a2c 	vstr	s13, [r3, #176]	; 0xb0
	unknow_story[829].waittime = 50;
 8009f32:	520a      	strh	r2, [r1, r0]
	unknow_story[830].interval = 2637;
 8009f34:	482d      	ldr	r0, [pc, #180]	; (8009fec <inputunknow_story+0x2a00>)
 8009f36:	f8c3 00d8 	str.w	r0, [r3, #216]	; 0xd8
	unknow_story[830].waittime = 50;
 8009f3a:	f641 10f4 	movw	r0, #6644	; 0x19f4
	unknow_story[826].interval = 440;
 8009f3e:	f8c3 50b8 	str.w	r5, [r3, #184]	; 0xb8
	unknow_story[830].waittime = 50;
 8009f42:	520a      	strh	r2, [r1, r0]
	unknow_story[831].interval = 2349;
 8009f44:	482a      	ldr	r0, [pc, #168]	; (8009ff0 <inputunknow_story+0x2a04>)
 8009f46:	f8c3 00e0 	str.w	r0, [r3, #224]	; 0xe0
	unknow_story[831].waittime = 50;
 8009f4a:	f641 10fc 	movw	r0, #6652	; 0x19fc
	unknow_story[832].waittime = 50;
	unknow_story[833].interval = 1976;
 8009f4e:	f8c3 c0f0 	str.w	ip, [r3, #240]	; 0xf0
	unknow_story[831].waittime = 50;
 8009f52:	520a      	strh	r2, [r1, r0]
	unknow_story[832].interval = 2093;
 8009f54:	f501 50d0 	add.w	r0, r1, #6656	; 0x1a00
	unknow_story[834].waittime = 50;
	unknow_story[835].interval = 1568;
	unknow_story[835].waittime = 50;
	unknow_story[836].interval = 1397;
	unknow_story[836].waittime = 50;
	unknow_story[837].interval = 1319;
 8009f58:	edc3 3a44 	vstr	s7, [r3, #272]	; 0x110
	unknow_story[832].interval = 2093;
 8009f5c:	f8c0 e000 	str.w	lr, [r0]
	unknow_story[832].waittime = 50;
 8009f60:	f641 2004 	movw	r0, #6660	; 0x1a04
	unknow_story[836].interval = 1397;
 8009f64:	f8df e0ac 	ldr.w	lr, [pc, #172]	; 800a014 <inputunknow_story+0x2a28>
	unknow_story[832].waittime = 50;
 8009f68:	520a      	strh	r2, [r1, r0]
	unknow_story[833].waittime = 50;
 8009f6a:	f641 200c 	movw	r0, #6668	; 0x1a0c
	unknow_story[837].waittime = 50;
	unknow_story[838].interval = 1175;
 8009f6e:	ed83 4a46 	vstr	s8, [r3, #280]	; 0x118
	unknow_story[833].waittime = 50;
 8009f72:	520a      	strh	r2, [r1, r0]
	unknow_story[834].interval = 1760;
 8009f74:	481f      	ldr	r0, [pc, #124]	; (8009ff4 <inputunknow_story+0x2a08>)
 8009f76:	f8c3 00f8 	str.w	r0, [r3, #248]	; 0xf8
	unknow_story[834].waittime = 50;
 8009f7a:	f641 2014 	movw	r0, #6676	; 0x1a14
 8009f7e:	520a      	strh	r2, [r1, r0]
	unknow_story[835].interval = 1568;
 8009f80:	481d      	ldr	r0, [pc, #116]	; (8009ff8 <inputunknow_story+0x2a0c>)
 8009f82:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	unknow_story[835].waittime = 50;
 8009f86:	f641 201c 	movw	r0, #6684	; 0x1a1c
 8009f8a:	520a      	strh	r2, [r1, r0]
	unknow_story[836].interval = 1397;
 8009f8c:	f501 50d1 	add.w	r0, r1, #6688	; 0x1a20
 8009f90:	f8c0 e000 	str.w	lr, [r0]
	unknow_story[836].waittime = 50;
 8009f94:	f641 2024 	movw	r0, #6692	; 0x1a24
 8009f98:	520a      	strh	r2, [r1, r0]
	unknow_story[837].waittime = 50;
 8009f9a:	f641 202c 	movw	r0, #6700	; 0x1a2c
 8009f9e:	520a      	strh	r2, [r1, r0]
	unknow_story[838].waittime = 50;
 8009fa0:	f641 2034 	movw	r0, #6708	; 0x1a34
 8009fa4:	520a      	strh	r2, [r1, r0]
	unknow_story[839].interval = 1047;
 8009fa6:	4815      	ldr	r0, [pc, #84]	; (8009ffc <inputunknow_story+0x2a10>)
 8009fa8:	f8c3 0120 	str.w	r0, [r3, #288]	; 0x120
	unknow_story[839].waittime = 50;
 8009fac:	f641 203c 	movw	r0, #6716	; 0x1a3c
 8009fb0:	520a      	strh	r2, [r1, r0]
	unknow_story[840].interval = 988;
 8009fb2:	f501 50d2 	add.w	r0, r1, #6720	; 0x1a40
 8009fb6:	6007      	str	r7, [r0, #0]
	unknow_story[840].waittime = 50;
 8009fb8:	f641 2044 	movw	r0, #6724	; 0x1a44
 8009fbc:	520a      	strh	r2, [r1, r0]
	unknow_story[841].interval = 440;
	unknow_story[841].waittime = 120;
 8009fbe:	f641 224c 	movw	r2, #6732	; 0x1a4c
 8009fc2:	2078      	movs	r0, #120	; 0x78
 8009fc4:	5288      	strh	r0, [r1, r2]
	unknow_story[842].interval = 11840;
 8009fc6:	4a0e      	ldr	r2, [pc, #56]	; (800a000 <inputunknow_story+0x2a14>)
	unknow_story[841].interval = 440;
 8009fc8:	f8c3 5130 	str.w	r5, [r3, #304]	; 0x130
	unknow_story[842].interval = 11840;
 8009fcc:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
	unknow_story[842].waittime = 1728;
 8009fd0:	f641 2354 	movw	r3, #6740	; 0x1a54
 8009fd4:	52cc      	strh	r4, [r1, r3]
 8009fd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fda:	bf00      	nop
 8009fdc:	44770000 	.word	0x44770000
 8009fe0:	43390000 	.word	0x43390000
 8009fe4:	455c0000 	.word	0x455c0000
 8009fe8:	452ea000 	.word	0x452ea000
 8009fec:	4524d000 	.word	0x4524d000
 8009ff0:	4512d000 	.word	0x4512d000
 8009ff4:	44dc0000 	.word	0x44dc0000
 8009ff8:	44c40000 	.word	0x44c40000
 8009ffc:	4482e000 	.word	0x4482e000
 800a000:	46390000 	.word	0x46390000
 800a004:	450a9000 	.word	0x450a9000
 800a008:	44f70000 	.word	0x44f70000
 800a00c:	45440000 	.word	0x45440000
 800a010:	4502d000 	.word	0x4502d000
 800a014:	44aea000 	.word	0x44aea000

0800a018 <inputtyounen>:

}
void inputtyounen(void) {
	tyounen[0].interval = 220;
 800a018:	4bf1      	ldr	r3, [pc, #964]	; (800a3e0 <inputtyounen+0x3c8>)
	tyounen[70].waittime = 480;
	tyounen[71].interval = 440;
	tyounen[71].waittime = 480;
	tyounen[72].interval = 494;
	tyounen[72].waittime = 480;
	tyounen[73].interval = 587;
 800a01a:	eddf 7af2 	vldr	s15, [pc, #968]	; 800a3e4 <inputtyounen+0x3cc>
	tyounen[0].interval = 220;
 800a01e:	ed9f 6af2 	vldr	s12, [pc, #968]	; 800a3e8 <inputtyounen+0x3d0>
	tyounen[45].interval = 247;
 800a022:	ed9f 7af2 	vldr	s14, [pc, #968]	; 800a3ec <inputtyounen+0x3d4>
	tyounen[94].waittime = 480;
	tyounen[95].interval = 440;
	tyounen[95].waittime = 480;
	tyounen[96].interval = 370;
	tyounen[96].waittime = 480;
	tyounen[97].interval = 466;
 800a026:	eddf 5af2 	vldr	s11, [pc, #968]	; 800a3f0 <inputtyounen+0x3d8>
	tyounen[1].interval = 294;
 800a02a:	49f2      	ldr	r1, [pc, #968]	; (800a3f4 <inputtyounen+0x3dc>)
	tyounen[3].interval = 370;
 800a02c:	4af2      	ldr	r2, [pc, #968]	; (800a3f8 <inputtyounen+0x3e0>)
	tyounen[2].interval = 330;
 800a02e:	48f3      	ldr	r0, [pc, #972]	; (800a3fc <inputtyounen+0x3e4>)
	tyounen[131].waittime = 240;
	tyounen[132].interval = 494;
	tyounen[132].waittime = 240;
	tyounen[133].interval = 494;
	tyounen[133].waittime = 240;
	tyounen[134].interval = 740;
 800a030:	eddf 6af3 	vldr	s13, [pc, #972]	; 800a400 <inputtyounen+0x3e8>
void inputtyounen(void) {
 800a034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	tyounen[128].interval = 440;
 800a038:	f503 6880 	add.w	r8, r3, #1024	; 0x400
	tyounen[3].waittime = 240;
 800a03c:	25f0      	movs	r5, #240	; 0xf0
	tyounen[0].waittime = 480;
 800a03e:	f44f 76f0 	mov.w	r6, #480	; 0x1e0
	tyounen[72].interval = 494;
 800a042:	f8df 93c0 	ldr.w	r9, [pc, #960]	; 800a404 <inputtyounen+0x3ec>
	tyounen[71].interval = 440;
 800a046:	f8df a3c0 	ldr.w	sl, [pc, #960]	; 800a408 <inputtyounen+0x3f0>
	tyounen[0].interval = 220;
 800a04a:	ed83 6a00 	vstr	s12, [r3]
	tyounen[4].waittime = 120;
 800a04e:	2478      	movs	r4, #120	; 0x78
	tyounen[22].waittime = 720;
 800a050:	f44f 7734 	mov.w	r7, #720	; 0x2d0
	tyounen[51].waittime = 360;
 800a054:	f44f 7eb4 	mov.w	lr, #360	; 0x168
	tyounen[0].waittime = 480;
 800a058:	809e      	strh	r6, [r3, #4]
	tyounen[1].interval = 294;
 800a05a:	6099      	str	r1, [r3, #8]
	tyounen[1].waittime = 480;
 800a05c:	819e      	strh	r6, [r3, #12]
	tyounen[2].interval = 330;
 800a05e:	6118      	str	r0, [r3, #16]
	tyounen[2].waittime = 480;
 800a060:	829e      	strh	r6, [r3, #20]
	tyounen[3].interval = 370;
 800a062:	619a      	str	r2, [r3, #24]
	tyounen[3].waittime = 240;
 800a064:	839d      	strh	r5, [r3, #28]
	tyounen[4].interval = 330;
 800a066:	6218      	str	r0, [r3, #32]
	tyounen[4].waittime = 120;
 800a068:	849c      	strh	r4, [r3, #36]	; 0x24
	tyounen[5].interval = 370;
 800a06a:	629a      	str	r2, [r3, #40]	; 0x28
	tyounen[5].waittime = 120;
 800a06c:	859c      	strh	r4, [r3, #44]	; 0x2c
	tyounen[6].interval = 330;
 800a06e:	6318      	str	r0, [r3, #48]	; 0x30
	tyounen[6].waittime = 240;
 800a070:	869d      	strh	r5, [r3, #52]	; 0x34
	tyounen[7].interval = 370;
 800a072:	639a      	str	r2, [r3, #56]	; 0x38
	tyounen[7].waittime = 240;
 800a074:	879d      	strh	r5, [r3, #60]	; 0x3c
	tyounen[8].interval = 330;
 800a076:	6418      	str	r0, [r3, #64]	; 0x40
	tyounen[8].waittime = 480;
 800a078:	f8a3 6044 	strh.w	r6, [r3, #68]	; 0x44
	tyounen[9].interval = 294;
 800a07c:	6499      	str	r1, [r3, #72]	; 0x48
	tyounen[9].waittime = 120;
 800a07e:	f8a3 404c 	strh.w	r4, [r3, #76]	; 0x4c
	tyounen[10].interval = 294;
 800a082:	6519      	str	r1, [r3, #80]	; 0x50
	tyounen[10].waittime = 120;
 800a084:	f8a3 4054 	strh.w	r4, [r3, #84]	; 0x54
	tyounen[11].interval = 294;
 800a088:	6599      	str	r1, [r3, #88]	; 0x58
	tyounen[11].waittime = 240;
 800a08a:	f8a3 505c 	strh.w	r5, [r3, #92]	; 0x5c
	tyounen[12].interval = 220;
 800a08e:	ed83 6a18 	vstr	s12, [r3, #96]	; 0x60
	tyounen[12].waittime = 240;
 800a092:	f8a3 5064 	strh.w	r5, [r3, #100]	; 0x64
	tyounen[13].interval = 294;
 800a096:	6699      	str	r1, [r3, #104]	; 0x68
	tyounen[13].waittime = 240;
 800a098:	f8a3 506c 	strh.w	r5, [r3, #108]	; 0x6c
	tyounen[14].interval = 330;
 800a09c:	6718      	str	r0, [r3, #112]	; 0x70
	tyounen[14].waittime = 480;
 800a09e:	f8a3 6074 	strh.w	r6, [r3, #116]	; 0x74
	tyounen[15].interval = 370;
 800a0a2:	679a      	str	r2, [r3, #120]	; 0x78
	tyounen[15].waittime = 240;
 800a0a4:	f8a3 507c 	strh.w	r5, [r3, #124]	; 0x7c
	tyounen[16].interval = 330;
 800a0a8:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
	tyounen[16].waittime = 480;
 800a0ac:	f8a3 6084 	strh.w	r6, [r3, #132]	; 0x84
	tyounen[17].interval = 330;
 800a0b0:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
	tyounen[17].waittime = 240;
 800a0b4:	f8a3 508c 	strh.w	r5, [r3, #140]	; 0x8c
	tyounen[18].interval = 370;
 800a0b8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	tyounen[18].waittime = 240;
 800a0bc:	f8a3 5094 	strh.w	r5, [r3, #148]	; 0x94
	tyounen[19].interval = 330;
 800a0c0:	f8c3 0098 	str.w	r0, [r3, #152]	; 0x98
	tyounen[19].waittime = 480;
 800a0c4:	f8a3 609c 	strh.w	r6, [r3, #156]	; 0x9c
	tyounen[20].interval = 294;
 800a0c8:	f8c3 10a0 	str.w	r1, [r3, #160]	; 0xa0
	tyounen[20].waittime = 480;
 800a0cc:	f8a3 60a4 	strh.w	r6, [r3, #164]	; 0xa4
	tyounen[21].interval = 294;
 800a0d0:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	tyounen[21].waittime = 480;
 800a0d4:	f8a3 60ac 	strh.w	r6, [r3, #172]	; 0xac
	tyounen[22].interval = 330;
 800a0d8:	f8c3 00b0 	str.w	r0, [r3, #176]	; 0xb0
	tyounen[22].waittime = 720;
 800a0dc:	f8a3 70b4 	strh.w	r7, [r3, #180]	; 0xb4
	tyounen[23].interval = 294;
 800a0e0:	f8c3 10b8 	str.w	r1, [r3, #184]	; 0xb8
	tyounen[23].waittime = 240;
 800a0e4:	f8a3 50bc 	strh.w	r5, [r3, #188]	; 0xbc
	tyounen[24].interval = 294;
 800a0e8:	f8c3 10c0 	str.w	r1, [r3, #192]	; 0xc0
	tyounen[24].waittime = 480;
 800a0ec:	f8a3 60c4 	strh.w	r6, [r3, #196]	; 0xc4
	tyounen[25].interval = 294;
 800a0f0:	f8c3 10c8 	str.w	r1, [r3, #200]	; 0xc8
	tyounen[25].waittime = 240;
 800a0f4:	f8a3 50cc 	strh.w	r5, [r3, #204]	; 0xcc
	tyounen[26].interval = 330;
 800a0f8:	f8c3 00d0 	str.w	r0, [r3, #208]	; 0xd0
	tyounen[26].waittime = 720;
 800a0fc:	f8a3 70d4 	strh.w	r7, [r3, #212]	; 0xd4
	tyounen[27].interval = 294;
 800a100:	f8c3 10d8 	str.w	r1, [r3, #216]	; 0xd8
	tyounen[27].waittime = 240;
 800a104:	f8a3 50dc 	strh.w	r5, [r3, #220]	; 0xdc
	tyounen[28].interval = 294;
 800a108:	f8c3 10e0 	str.w	r1, [r3, #224]	; 0xe0
	tyounen[28].waittime = 480;
 800a10c:	f8a3 60e4 	strh.w	r6, [r3, #228]	; 0xe4
	tyounen[29].interval = 370;
 800a110:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
	tyounen[29].waittime = 480;
 800a114:	f8a3 60ec 	strh.w	r6, [r3, #236]	; 0xec
	tyounen[30].interval = 330;
 800a118:	f8c3 00f0 	str.w	r0, [r3, #240]	; 0xf0
	tyounen[30].waittime = 480;
 800a11c:	f8a3 60f4 	strh.w	r6, [r3, #244]	; 0xf4
	tyounen[31].interval = 370;
 800a120:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
	tyounen[31].waittime = 240;
 800a124:	f8a3 50fc 	strh.w	r5, [r3, #252]	; 0xfc
	tyounen[32].interval = 330;
 800a128:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	tyounen[32].waittime = 480;
 800a12c:	f8a3 6104 	strh.w	r6, [r3, #260]	; 0x104
	tyounen[33].interval = 294;
 800a130:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
	tyounen[33].waittime = 240;
 800a134:	f8a3 510c 	strh.w	r5, [r3, #268]	; 0x10c
	tyounen[34].interval = 294;
 800a138:	f8c3 1110 	str.w	r1, [r3, #272]	; 0x110
	tyounen[34].waittime = 240;
 800a13c:	f8a3 5114 	strh.w	r5, [r3, #276]	; 0x114
	tyounen[35].interval = 220;
 800a140:	ed83 6a46 	vstr	s12, [r3, #280]	; 0x118
	tyounen[35].waittime = 480;
 800a144:	f8a3 611c 	strh.w	r6, [r3, #284]	; 0x11c
	tyounen[36].interval = 294;
 800a148:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
	tyounen[36].waittime = 480;
 800a14c:	f8a3 6124 	strh.w	r6, [r3, #292]	; 0x124
	tyounen[37].interval = 330;
 800a150:	f8c3 0128 	str.w	r0, [r3, #296]	; 0x128
	tyounen[37].waittime = 480;
 800a154:	f8a3 612c 	strh.w	r6, [r3, #300]	; 0x12c
	tyounen[38].interval = 370;
 800a158:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
	tyounen[38].waittime = 240;
 800a15c:	f8a3 5134 	strh.w	r5, [r3, #308]	; 0x134
	tyounen[39].interval = 330;
 800a160:	f8c3 0138 	str.w	r0, [r3, #312]	; 0x138
	tyounen[39].waittime = 480;
 800a164:	f8a3 613c 	strh.w	r6, [r3, #316]	; 0x13c
	tyounen[40].interval = 370;
 800a168:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
	tyounen[40].waittime = 120;
 800a16c:	f8a3 4144 	strh.w	r4, [r3, #324]	; 0x144
	tyounen[41].interval = 330;
 800a170:	f8c3 0148 	str.w	r0, [r3, #328]	; 0x148
	tyounen[41].waittime = 120;
 800a174:	f8a3 414c 	strh.w	r4, [r3, #332]	; 0x14c
	tyounen[42].interval = 330;
 800a178:	f8c3 0150 	str.w	r0, [r3, #336]	; 0x150
	tyounen[42].waittime = 120;
 800a17c:	f8a3 4154 	strh.w	r4, [r3, #340]	; 0x154
	tyounen[43].interval = 294;
 800a180:	f8c3 1158 	str.w	r1, [r3, #344]	; 0x158
	tyounen[43].waittime = 480;
 800a184:	f8a3 615c 	strh.w	r6, [r3, #348]	; 0x15c
	tyounen[44].interval = 294;
 800a188:	f8c3 1160 	str.w	r1, [r3, #352]	; 0x160
	tyounen[44].waittime = 240;
 800a18c:	f8a3 5164 	strh.w	r5, [r3, #356]	; 0x164
	tyounen[45].interval = 247;
 800a190:	ed83 7a5a 	vstr	s14, [r3, #360]	; 0x168
	tyounen[45].waittime = 240;
 800a194:	f8a3 516c 	strh.w	r5, [r3, #364]	; 0x16c
	tyounen[46].interval = 294;
 800a198:	f8c3 1170 	str.w	r1, [r3, #368]	; 0x170
	tyounen[46].waittime = 240;
 800a19c:	f8a3 5174 	strh.w	r5, [r3, #372]	; 0x174
	tyounen[47].interval = 330;
 800a1a0:	f8c3 0178 	str.w	r0, [r3, #376]	; 0x178
	tyounen[47].waittime = 480;
 800a1a4:	f8a3 617c 	strh.w	r6, [r3, #380]	; 0x17c
	tyounen[48].interval = 370;
 800a1a8:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	tyounen[48].waittime = 240;
 800a1ac:	f8a3 5184 	strh.w	r5, [r3, #388]	; 0x184
	tyounen[49].interval = 330;
 800a1b0:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
	tyounen[49].waittime = 120;
 800a1b4:	f8a3 418c 	strh.w	r4, [r3, #396]	; 0x18c
	tyounen[50].interval = 370;
 800a1b8:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
	tyounen[50].waittime = 120;
 800a1bc:	f8a3 4194 	strh.w	r4, [r3, #404]	; 0x194
	tyounen[51].interval = 330;
 800a1c0:	f8c3 0198 	str.w	r0, [r3, #408]	; 0x198
	tyounen[51].waittime = 360;
 800a1c4:	f8a3 e19c 	strh.w	lr, [r3, #412]	; 0x19c
	tyounen[52].interval = 370;
 800a1c8:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
	tyounen[52].waittime = 120;
 800a1cc:	f8a3 41a4 	strh.w	r4, [r3, #420]	; 0x1a4
	tyounen[53].interval = 330;
 800a1d0:	f8c3 01a8 	str.w	r0, [r3, #424]	; 0x1a8
	tyounen[53].waittime = 480;
 800a1d4:	f8a3 61ac 	strh.w	r6, [r3, #428]	; 0x1ac
	tyounen[54].interval = 294;
 800a1d8:	f8c3 11b0 	str.w	r1, [r3, #432]	; 0x1b0
	tyounen[54].waittime = 240;
 800a1dc:	f8a3 51b4 	strh.w	r5, [r3, #436]	; 0x1b4
	tyounen[55].interval = 294;
 800a1e0:	f8c3 11b8 	str.w	r1, [r3, #440]	; 0x1b8
	tyounen[55].waittime = 240;
 800a1e4:	f8a3 51bc 	strh.w	r5, [r3, #444]	; 0x1bc
	tyounen[56].interval = 294;
 800a1e8:	f8c3 11c0 	str.w	r1, [r3, #448]	; 0x1c0
	tyounen[56].waittime = 480;
 800a1ec:	f8a3 61c4 	strh.w	r6, [r3, #452]	; 0x1c4
	tyounen[57].interval = 330;
 800a1f0:	f8c3 01c8 	str.w	r0, [r3, #456]	; 0x1c8
	tyounen[57].waittime = 720;
 800a1f4:	f8a3 71cc 	strh.w	r7, [r3, #460]	; 0x1cc
	tyounen[58].interval = 294;
 800a1f8:	f8c3 11d0 	str.w	r1, [r3, #464]	; 0x1d0
	tyounen[58].waittime = 240;
 800a1fc:	f8a3 51d4 	strh.w	r5, [r3, #468]	; 0x1d4
	tyounen[59].interval = 294;
 800a200:	f8c3 11d8 	str.w	r1, [r3, #472]	; 0x1d8
	tyounen[59].waittime = 480;
 800a204:	f8a3 61dc 	strh.w	r6, [r3, #476]	; 0x1dc
	tyounen[60].interval = 294;
 800a208:	f8c3 11e0 	str.w	r1, [r3, #480]	; 0x1e0
	tyounen[60].waittime = 240;
 800a20c:	f8a3 51e4 	strh.w	r5, [r3, #484]	; 0x1e4
	tyounen[61].interval = 330;
 800a210:	f8c3 01e8 	str.w	r0, [r3, #488]	; 0x1e8
	tyounen[61].waittime = 720;
 800a214:	f8a3 71ec 	strh.w	r7, [r3, #492]	; 0x1ec
	tyounen[62].interval = 294;
 800a218:	f8c3 11f0 	str.w	r1, [r3, #496]	; 0x1f0
	tyounen[62].waittime = 240;
 800a21c:	f8a3 51f4 	strh.w	r5, [r3, #500]	; 0x1f4
	tyounen[63].interval = 294;
 800a220:	f8c3 11f8 	str.w	r1, [r3, #504]	; 0x1f8
	tyounen[63].waittime = 360;
 800a224:	f8a3 e1fc 	strh.w	lr, [r3, #508]	; 0x1fc
	tyounen[64].interval = 370;
 800a228:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
	tyounen[64].waittime = 480;
 800a22c:	f8a3 6204 	strh.w	r6, [r3, #516]	; 0x204
	tyounen[65].interval = 330;
 800a230:	f8c3 0208 	str.w	r0, [r3, #520]	; 0x208
	tyounen[65].waittime = 480;
 800a234:	f8a3 620c 	strh.w	r6, [r3, #524]	; 0x20c
	tyounen[66].interval = 370;
 800a238:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
	tyounen[66].waittime = 240;
 800a23c:	f8a3 5214 	strh.w	r5, [r3, #532]	; 0x214
	tyounen[67].interval = 330;
 800a240:	f8c3 0218 	str.w	r0, [r3, #536]	; 0x218
	tyounen[67].waittime = 720;
 800a244:	f8a3 721c 	strh.w	r7, [r3, #540]	; 0x21c
	tyounen[68].interval = 294;
 800a248:	f8c3 1220 	str.w	r1, [r3, #544]	; 0x220
	tyounen[68].waittime = 240;
 800a24c:	f8a3 5224 	strh.w	r5, [r3, #548]	; 0x224
	tyounen[69].interval = 294;
 800a250:	f8c3 1228 	str.w	r1, [r3, #552]	; 0x228
	tyounen[69].waittime = 720;
 800a254:	f8a3 722c 	strh.w	r7, [r3, #556]	; 0x22c
	tyounen[70].interval = 370;
 800a258:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
	tyounen[70].waittime = 480;
 800a25c:	f8a3 6234 	strh.w	r6, [r3, #564]	; 0x234
	tyounen[71].interval = 440;
 800a260:	f8c3 a238 	str.w	sl, [r3, #568]	; 0x238
	tyounen[71].waittime = 480;
 800a264:	f8a3 623c 	strh.w	r6, [r3, #572]	; 0x23c
	tyounen[72].interval = 494;
 800a268:	f8c3 9240 	str.w	r9, [r3, #576]	; 0x240
	tyounen[72].waittime = 480;
 800a26c:	f8a3 6244 	strh.w	r6, [r3, #580]	; 0x244
	tyounen[73].interval = 587;
 800a270:	edc3 7a92 	vstr	s15, [r3, #584]	; 0x248
	tyounen[73].waittime = 120;
 800a274:	f8a3 424c 	strh.w	r4, [r3, #588]	; 0x24c
	tyounen[74].interval = 440;
 800a278:	f8c3 a250 	str.w	sl, [r3, #592]	; 0x250
	tyounen[74].waittime = 480;
 800a27c:	f8a3 6254 	strh.w	r6, [r3, #596]	; 0x254
	tyounen[75].interval = 494;
 800a280:	f8c3 9258 	str.w	r9, [r3, #600]	; 0x258
	tyounen[75].waittime = 240;
 800a284:	f8a3 525c 	strh.w	r5, [r3, #604]	; 0x25c
	tyounen[76].interval = 370;
 800a288:	f8c3 2260 	str.w	r2, [r3, #608]	; 0x260
	tyounen[76].waittime = 240;
 800a28c:	f8a3 5264 	strh.w	r5, [r3, #612]	; 0x264
	tyounen[77].interval = 370;
 800a290:	f8c3 2268 	str.w	r2, [r3, #616]	; 0x268
	tyounen[77].waittime = 480;
 800a294:	f8a3 626c 	strh.w	r6, [r3, #620]	; 0x26c
	tyounen[78].interval = 440;
 800a298:	f8c3 a270 	str.w	sl, [r3, #624]	; 0x270
	tyounen[78].waittime = 480;
 800a29c:	f8a3 6274 	strh.w	r6, [r3, #628]	; 0x274
	tyounen[79].interval = 330;
 800a2a0:	f8c3 0278 	str.w	r0, [r3, #632]	; 0x278
	tyounen[79].waittime = 480;
 800a2a4:	f8a3 627c 	strh.w	r6, [r3, #636]	; 0x27c
	tyounen[80].interval = 370;
 800a2a8:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280
	tyounen[80].waittime = 240;
 800a2ac:	f8a3 5284 	strh.w	r5, [r3, #644]	; 0x284
	tyounen[81].interval = 330;
 800a2b0:	f8c3 0288 	str.w	r0, [r3, #648]	; 0x288
	tyounen[81].waittime = 480;
 800a2b4:	f8a3 628c 	strh.w	r6, [r3, #652]	; 0x28c
	tyounen[82].interval = 294;
 800a2b8:	f8c3 1290 	str.w	r1, [r3, #656]	; 0x290
	tyounen[82].waittime = 240;
 800a2bc:	f8a3 5294 	strh.w	r5, [r3, #660]	; 0x294
	tyounen[83].interval = 370;
 800a2c0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298
	tyounen[83].waittime = 480;
 800a2c4:	f8a3 629c 	strh.w	r6, [r3, #668]	; 0x29c
	tyounen[84].interval = 370;
 800a2c8:	f8c3 22a0 	str.w	r2, [r3, #672]	; 0x2a0
	tyounen[84].waittime = 480;
 800a2cc:	f8a3 62a4 	strh.w	r6, [r3, #676]	; 0x2a4
	tyounen[85].interval = 440;
 800a2d0:	f8c3 a2a8 	str.w	sl, [r3, #680]	; 0x2a8
	tyounen[85].waittime = 480;
 800a2d4:	f8a3 62ac 	strh.w	r6, [r3, #684]	; 0x2ac
	tyounen[86].interval = 494;
 800a2d8:	f8c3 92b0 	str.w	r9, [r3, #688]	; 0x2b0
	tyounen[86].waittime = 480;
 800a2dc:	f8a3 62b4 	strh.w	r6, [r3, #692]	; 0x2b4
	tyounen[87].interval = 587;
 800a2e0:	edc3 7aae 	vstr	s15, [r3, #696]	; 0x2b8
	tyounen[87].waittime = 480;
 800a2e4:	f8a3 62bc 	strh.w	r6, [r3, #700]	; 0x2bc
	tyounen[88].interval = 440;
 800a2e8:	f8c3 a2c0 	str.w	sl, [r3, #704]	; 0x2c0
	tyounen[88].waittime = 480;
 800a2ec:	f8a3 62c4 	strh.w	r6, [r3, #708]	; 0x2c4
	tyounen[89].interval = 494;
 800a2f0:	f8c3 92c8 	str.w	r9, [r3, #712]	; 0x2c8
	tyounen[89].waittime = 480;
 800a2f4:	f8a3 62cc 	strh.w	r6, [r3, #716]	; 0x2cc
	tyounen[90].interval = 370;
 800a2f8:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
	tyounen[90].waittime = 480;
 800a2fc:	f8a3 62d4 	strh.w	r6, [r3, #724]	; 0x2d4
	tyounen[91].interval = 330;
 800a300:	f8c3 02d8 	str.w	r0, [r3, #728]	; 0x2d8
	tyounen[91].waittime = 480;
 800a304:	f8a3 62dc 	strh.w	r6, [r3, #732]	; 0x2dc
	tyounen[92].interval = 294;
 800a308:	f8c3 12e0 	str.w	r1, [r3, #736]	; 0x2e0
	tyounen[92].waittime = 480;
 800a30c:	f8a3 62e4 	strh.w	r6, [r3, #740]	; 0x2e4
	tyounen[93].interval = 330;
 800a310:	f8c3 02e8 	str.w	r0, [r3, #744]	; 0x2e8
	tyounen[93].waittime = 480;
 800a314:	f8a3 62ec 	strh.w	r6, [r3, #748]	; 0x2ec
	tyounen[94].interval = 370;
 800a318:	f8c3 22f0 	str.w	r2, [r3, #752]	; 0x2f0
	tyounen[94].waittime = 480;
 800a31c:	f8a3 62f4 	strh.w	r6, [r3, #756]	; 0x2f4
	tyounen[95].interval = 440;
 800a320:	f8c3 a2f8 	str.w	sl, [r3, #760]	; 0x2f8
	tyounen[95].waittime = 480;
 800a324:	f8a3 62fc 	strh.w	r6, [r3, #764]	; 0x2fc
	tyounen[96].interval = 370;
 800a328:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
	tyounen[96].waittime = 480;
 800a32c:	f8a3 6304 	strh.w	r6, [r3, #772]	; 0x304
	tyounen[97].waittime = 480;
 800a330:	f8a3 630c 	strh.w	r6, [r3, #780]	; 0x30c
	tyounen[97].interval = 466;
 800a334:	edc3 5ac2 	vstr	s11, [r3, #776]	; 0x308
	tyounen[98].interval = 370;
 800a338:	f8c3 2310 	str.w	r2, [r3, #784]	; 0x310
	tyounen[98].waittime = 480;
 800a33c:	f8a3 6314 	strh.w	r6, [r3, #788]	; 0x314
	tyounen[99].interval = 440;
 800a340:	f8c3 a318 	str.w	sl, [r3, #792]	; 0x318
	tyounen[99].waittime = 480;
 800a344:	f8a3 631c 	strh.w	r6, [r3, #796]	; 0x31c
	tyounen[100].interval = 494;
 800a348:	f8c3 9320 	str.w	r9, [r3, #800]	; 0x320
	tyounen[100].waittime = 480;
 800a34c:	f8a3 6324 	strh.w	r6, [r3, #804]	; 0x324
	tyounen[101].interval = 370;
 800a350:	f8c3 2328 	str.w	r2, [r3, #808]	; 0x328
	tyounen[101].waittime = 240;
 800a354:	f8a3 532c 	strh.w	r5, [r3, #812]	; 0x32c
	tyounen[102].interval = 440;
 800a358:	f8c3 a330 	str.w	sl, [r3, #816]	; 0x330
	tyounen[102].waittime = 240;
 800a35c:	f8a3 5334 	strh.w	r5, [r3, #820]	; 0x334
	tyounen[103].interval = 494;
 800a360:	f8c3 9338 	str.w	r9, [r3, #824]	; 0x338
	tyounen[103].waittime = 240;
 800a364:	f8a3 533c 	strh.w	r5, [r3, #828]	; 0x33c
	tyounen[104].interval = 494;
 800a368:	f8c3 9340 	str.w	r9, [r3, #832]	; 0x340
	tyounen[104].waittime = 120;
 800a36c:	f8a3 4344 	strh.w	r4, [r3, #836]	; 0x344
	tyounen[105].interval = 440;
 800a370:	f8c3 a348 	str.w	sl, [r3, #840]	; 0x348
	tyounen[105].waittime = 240;
 800a374:	f8a3 534c 	strh.w	r5, [r3, #844]	; 0x34c
	tyounen[106].interval = 370;
 800a378:	f8c3 2350 	str.w	r2, [r3, #848]	; 0x350
	tyounen[106].waittime = 240;
 800a37c:	f8a3 5354 	strh.w	r5, [r3, #852]	; 0x354
	tyounen[107].interval = 330;
 800a380:	f8c3 0358 	str.w	r0, [r3, #856]	; 0x358
	tyounen[107].waittime = 360;
 800a384:	f8a3 e35c 	strh.w	lr, [r3, #860]	; 0x35c
	tyounen[108].interval = 294;
 800a388:	f8c3 1360 	str.w	r1, [r3, #864]	; 0x360
	tyounen[108].waittime = 120;
 800a38c:	f8a3 4364 	strh.w	r4, [r3, #868]	; 0x364
	tyounen[109].interval = 330;
 800a390:	f8c3 0368 	str.w	r0, [r3, #872]	; 0x368
	tyounen[109].waittime = 240;
 800a394:	f8a3 536c 	strh.w	r5, [r3, #876]	; 0x36c
	tyounen[110].interval = 370;
 800a398:	f8c3 2370 	str.w	r2, [r3, #880]	; 0x370
	tyounen[110].waittime = 240;
 800a39c:	f8a3 5374 	strh.w	r5, [r3, #884]	; 0x374
	tyounen[111].interval = 294;
 800a3a0:	f8c3 1378 	str.w	r1, [r3, #888]	; 0x378
	tyounen[111].waittime = 240;
 800a3a4:	f8a3 537c 	strh.w	r5, [r3, #892]	; 0x37c
	tyounen[112].interval = 247;
 800a3a8:	ed83 7ae0 	vstr	s14, [r3, #896]	; 0x380
	tyounen[112].waittime = 120;
 800a3ac:	f8a3 4384 	strh.w	r4, [r3, #900]	; 0x384
	tyounen[113].interval = 294;
 800a3b0:	f8c3 1388 	str.w	r1, [r3, #904]	; 0x388
	tyounen[113].waittime = 240;
 800a3b4:	f8a3 538c 	strh.w	r5, [r3, #908]	; 0x38c
	tyounen[114].interval = 330;
 800a3b8:	f8c3 0390 	str.w	r0, [r3, #912]	; 0x390
	tyounen[114].waittime = 480;
 800a3bc:	f8a3 6394 	strh.w	r6, [r3, #916]	; 0x394
	tyounen[128].interval = 440;
 800a3c0:	f8c8 a000 	str.w	sl, [r8]
	tyounen[129].interval = 494;
 800a3c4:	f503 6881 	add.w	r8, r3, #1032	; 0x408
	tyounen[118].waittime = 80;
 800a3c8:	f04f 0c50 	mov.w	ip, #80	; 0x50
	tyounen[129].interval = 494;
 800a3cc:	f8c8 9000 	str.w	r9, [r8]
	tyounen[130].interval = 370;
 800a3d0:	f503 6882 	add.w	r8, r3, #1040	; 0x410
	tyounen[115].interval = 330;
 800a3d4:	f8c3 0398 	str.w	r0, [r3, #920]	; 0x398
	tyounen[130].interval = 370;
 800a3d8:	f8c8 2000 	str.w	r2, [r8]
 800a3dc:	e016      	b.n	800a40c <inputtyounen+0x3f4>
 800a3de:	bf00      	nop
 800a3e0:	20001cb0 	.word	0x20001cb0
 800a3e4:	4412c000 	.word	0x4412c000
 800a3e8:	435c0000 	.word	0x435c0000
 800a3ec:	43770000 	.word	0x43770000
 800a3f0:	43e90000 	.word	0x43e90000
 800a3f4:	43930000 	.word	0x43930000
 800a3f8:	43b90000 	.word	0x43b90000
 800a3fc:	43a50000 	.word	0x43a50000
 800a400:	44390000 	.word	0x44390000
 800a404:	43f70000 	.word	0x43f70000
 800a408:	43dc0000 	.word	0x43dc0000
	tyounen[131].interval = 440;
 800a40c:	f503 6883 	add.w	r8, r3, #1048	; 0x418
	tyounen[115].waittime = 120;
 800a410:	f8a3 439c 	strh.w	r4, [r3, #924]	; 0x39c
	tyounen[116].interval = 370;
 800a414:	f8c3 23a0 	str.w	r2, [r3, #928]	; 0x3a0
	tyounen[116].waittime = 240;
 800a418:	f8a3 53a4 	strh.w	r5, [r3, #932]	; 0x3a4
	tyounen[117].interval = 440;
 800a41c:	f8c3 a3a8 	str.w	sl, [r3, #936]	; 0x3a8
	tyounen[117].waittime = 120;
 800a420:	f8a3 43ac 	strh.w	r4, [r3, #940]	; 0x3ac
	tyounen[118].interval = 370;
 800a424:	f8c3 23b0 	str.w	r2, [r3, #944]	; 0x3b0
	tyounen[118].waittime = 80;
 800a428:	f8a3 c3b4 	strh.w	ip, [r3, #948]	; 0x3b4
	tyounen[119].interval = 440;
 800a42c:	f8c3 a3b8 	str.w	sl, [r3, #952]	; 0x3b8
	tyounen[119].waittime = 80;
 800a430:	f8a3 c3bc 	strh.w	ip, [r3, #956]	; 0x3bc
	tyounen[120].interval = 370;
 800a434:	f8c3 23c0 	str.w	r2, [r3, #960]	; 0x3c0
	tyounen[120].waittime = 80;
 800a438:	f8a3 c3c4 	strh.w	ip, [r3, #964]	; 0x3c4
	tyounen[121].interval = 330;
 800a43c:	f8c3 03c8 	str.w	r0, [r3, #968]	; 0x3c8
	tyounen[121].waittime = 240;
 800a440:	f8a3 53cc 	strh.w	r5, [r3, #972]	; 0x3cc
	tyounen[122].interval = 294;
 800a444:	f8c3 13d0 	str.w	r1, [r3, #976]	; 0x3d0
	tyounen[122].waittime = 240;
 800a448:	f8a3 53d4 	strh.w	r5, [r3, #980]	; 0x3d4
	tyounen[123].interval = 330;
 800a44c:	f8c3 03d8 	str.w	r0, [r3, #984]	; 0x3d8
	tyounen[123].waittime = 480;
 800a450:	f8a3 63dc 	strh.w	r6, [r3, #988]	; 0x3dc
	tyounen[124].interval = 330;
 800a454:	f8c3 03e0 	str.w	r0, [r3, #992]	; 0x3e0
	tyounen[124].waittime = 120;
 800a458:	f8a3 43e4 	strh.w	r4, [r3, #996]	; 0x3e4
	tyounen[125].interval = 294;
 800a45c:	f8c3 13e8 	str.w	r1, [r3, #1000]	; 0x3e8
	tyounen[125].waittime = 120;
 800a460:	f8a3 43ec 	strh.w	r4, [r3, #1004]	; 0x3ec
	tyounen[126].interval = 370;
 800a464:	f8c3 23f0 	str.w	r2, [r3, #1008]	; 0x3f0
	tyounen[126].waittime = 360;
 800a468:	f8a3 e3f4 	strh.w	lr, [r3, #1012]	; 0x3f4
	tyounen[127].interval = 370;
 800a46c:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8
	tyounen[127].waittime = 240;
 800a470:	f8a3 53fc 	strh.w	r5, [r3, #1020]	; 0x3fc
	tyounen[128].waittime = 240;
 800a474:	f8a3 5404 	strh.w	r5, [r3, #1028]	; 0x404
	tyounen[129].waittime = 480;
 800a478:	f8a3 640c 	strh.w	r6, [r3, #1036]	; 0x40c
	tyounen[130].waittime = 240;
 800a47c:	f8a3 5414 	strh.w	r5, [r3, #1044]	; 0x414
	tyounen[131].interval = 440;
 800a480:	f8c8 a000 	str.w	sl, [r8]
	tyounen[132].interval = 494;
 800a484:	f503 6884 	add.w	r8, r3, #1056	; 0x420
	tyounen[134].waittime = 240;
	tyounen[135].interval = 659;
 800a488:	f8df bf6c 	ldr.w	fp, [pc, #3948]	; 800b3f8 <inputtyounen+0x13e0>
	tyounen[132].interval = 494;
 800a48c:	f8c8 9000 	str.w	r9, [r8]
	tyounen[133].interval = 494;
 800a490:	f503 6885 	add.w	r8, r3, #1064	; 0x428
	tyounen[131].waittime = 240;
 800a494:	f8a3 541c 	strh.w	r5, [r3, #1052]	; 0x41c
	tyounen[133].interval = 494;
 800a498:	f8c8 9000 	str.w	r9, [r8]
	tyounen[134].interval = 740;
 800a49c:	f503 6886 	add.w	r8, r3, #1072	; 0x430
 800a4a0:	edc8 6a00 	vstr	s13, [r8]
	tyounen[135].interval = 659;
 800a4a4:	f503 6887 	add.w	r8, r3, #1080	; 0x438
	tyounen[132].waittime = 240;
 800a4a8:	f8a3 5424 	strh.w	r5, [r3, #1060]	; 0x424
	tyounen[135].interval = 659;
 800a4ac:	f8c8 b000 	str.w	fp, [r8]
	tyounen[135].waittime = 120;
	tyounen[136].interval = 740;
 800a4b0:	f503 6888 	add.w	r8, r3, #1088	; 0x440
 800a4b4:	edc8 6a00 	vstr	s13, [r8]
	tyounen[136].waittime = 240;
	tyounen[137].interval = 659;
 800a4b8:	f503 6889 	add.w	r8, r3, #1096	; 0x448
	tyounen[133].waittime = 240;
 800a4bc:	f8a3 542c 	strh.w	r5, [r3, #1068]	; 0x42c
	tyounen[137].interval = 659;
 800a4c0:	f8c8 b000 	str.w	fp, [r8]
	tyounen[137].waittime = 240;
	tyounen[138].interval = 587;
 800a4c4:	f503 688a 	add.w	r8, r3, #1104	; 0x450
 800a4c8:	edc8 7a00 	vstr	s15, [r8]
	tyounen[138].waittime = 240;
	tyounen[139].interval = 494;
 800a4cc:	f503 688b 	add.w	r8, r3, #1112	; 0x458
	tyounen[134].waittime = 240;
 800a4d0:	f8a3 5434 	strh.w	r5, [r3, #1076]	; 0x434
	tyounen[139].interval = 494;
 800a4d4:	f8c8 9000 	str.w	r9, [r8]
	tyounen[139].waittime = 360;
	tyounen[140].interval = 494;
 800a4d8:	f503 688c 	add.w	r8, r3, #1120	; 0x460
	tyounen[135].waittime = 120;
 800a4dc:	f8a3 443c 	strh.w	r4, [r3, #1084]	; 0x43c
	tyounen[140].interval = 494;
 800a4e0:	f8c8 9000 	str.w	r9, [r8]
	tyounen[140].waittime = 240;
	tyounen[141].interval = 587;
 800a4e4:	f503 688d 	add.w	r8, r3, #1128	; 0x468
 800a4e8:	edc8 7a00 	vstr	s15, [r8]
	tyounen[141].waittime = 240;
	tyounen[142].interval = 659;
 800a4ec:	f503 688e 	add.w	r8, r3, #1136	; 0x470
	tyounen[136].waittime = 240;
 800a4f0:	f8a3 5444 	strh.w	r5, [r3, #1092]	; 0x444
	tyounen[142].interval = 659;
 800a4f4:	f8c8 b000 	str.w	fp, [r8]
	tyounen[142].waittime = 240;
	tyounen[143].interval = 659;
 800a4f8:	f503 688f 	add.w	r8, r3, #1144	; 0x478
	tyounen[137].waittime = 240;
 800a4fc:	f8a3 544c 	strh.w	r5, [r3, #1100]	; 0x44c
	tyounen[143].interval = 659;
 800a500:	f8c8 b000 	str.w	fp, [r8]
	tyounen[143].waittime = 120;
	tyounen[144].interval = 587;
 800a504:	f503 6890 	add.w	r8, r3, #1152	; 0x480
 800a508:	edc8 7a00 	vstr	s15, [r8]
	tyounen[144].waittime = 120;
	tyounen[145].interval = 659;
 800a50c:	f503 6891 	add.w	r8, r3, #1160	; 0x488
	tyounen[138].waittime = 240;
 800a510:	f8a3 5454 	strh.w	r5, [r3, #1108]	; 0x454
	tyounen[145].interval = 659;
 800a514:	f8c8 b000 	str.w	fp, [r8]
	tyounen[145].waittime = 240;
	tyounen[146].interval = 659;
 800a518:	f503 6892 	add.w	r8, r3, #1168	; 0x490
	tyounen[139].waittime = 360;
 800a51c:	f8a3 e45c 	strh.w	lr, [r3, #1116]	; 0x45c
	tyounen[146].interval = 659;
 800a520:	f8c8 b000 	str.w	fp, [r8]
	tyounen[146].waittime = 120;
	tyounen[147].interval = 587;
 800a524:	f503 6893 	add.w	r8, r3, #1176	; 0x498
 800a528:	edc8 7a00 	vstr	s15, [r8]
	tyounen[147].waittime = 120;
	tyounen[148].interval = 659;
 800a52c:	f503 6894 	add.w	r8, r3, #1184	; 0x4a0
	tyounen[140].waittime = 240;
 800a530:	f8a3 5464 	strh.w	r5, [r3, #1124]	; 0x464
	tyounen[141].waittime = 240;
 800a534:	f8a3 546c 	strh.w	r5, [r3, #1132]	; 0x46c
	tyounen[142].waittime = 240;
 800a538:	f8a3 5474 	strh.w	r5, [r3, #1140]	; 0x474
	tyounen[143].waittime = 120;
 800a53c:	f8a3 447c 	strh.w	r4, [r3, #1148]	; 0x47c
	tyounen[144].waittime = 120;
 800a540:	f8a3 4484 	strh.w	r4, [r3, #1156]	; 0x484
	tyounen[145].waittime = 240;
 800a544:	f8a3 548c 	strh.w	r5, [r3, #1164]	; 0x48c
	tyounen[146].waittime = 120;
 800a548:	f8a3 4494 	strh.w	r4, [r3, #1172]	; 0x494
	tyounen[147].waittime = 120;
 800a54c:	f8a3 449c 	strh.w	r4, [r3, #1180]	; 0x49c
	tyounen[148].interval = 659;
 800a550:	f8c8 b000 	str.w	fp, [r8]
	tyounen[148].waittime = 240;
	tyounen[149].interval = 659;
 800a554:	f503 6895 	add.w	r8, r3, #1192	; 0x4a8
	tyounen[148].waittime = 240;
 800a558:	f8a3 54a4 	strh.w	r5, [r3, #1188]	; 0x4a4
	tyounen[149].interval = 659;
 800a55c:	f8c8 b000 	str.w	fp, [r8]
	tyounen[149].waittime = 120;
	tyounen[150].interval = 587;
 800a560:	f503 6896 	add.w	r8, r3, #1200	; 0x4b0
 800a564:	edc8 7a00 	vstr	s15, [r8]
	tyounen[150].waittime = 120;
	tyounen[151].interval = 659;
 800a568:	f503 6897 	add.w	r8, r3, #1208	; 0x4b8
	tyounen[149].waittime = 120;
 800a56c:	f8a3 44ac 	strh.w	r4, [r3, #1196]	; 0x4ac
	tyounen[151].interval = 659;
 800a570:	f8c8 b000 	str.w	fp, [r8]
	tyounen[151].waittime = 240;
	tyounen[152].interval = 659;
 800a574:	f503 6898 	add.w	r8, r3, #1216	; 0x4c0
	tyounen[150].waittime = 120;
 800a578:	f8a3 44b4 	strh.w	r4, [r3, #1204]	; 0x4b4
	tyounen[152].interval = 659;
 800a57c:	f8c8 b000 	str.w	fp, [r8]
	tyounen[152].waittime = 120;
	tyounen[153].interval = 587;
 800a580:	f503 6899 	add.w	r8, r3, #1224	; 0x4c8
 800a584:	edc8 7a00 	vstr	s15, [r8]
	tyounen[153].waittime = 120;
	tyounen[154].interval = 494;
 800a588:	f503 689a 	add.w	r8, r3, #1232	; 0x4d0
	tyounen[151].waittime = 240;
 800a58c:	f8a3 54bc 	strh.w	r5, [r3, #1212]	; 0x4bc
	tyounen[154].interval = 494;
 800a590:	f8c8 9000 	str.w	r9, [r8]
	tyounen[154].waittime = 240;
	tyounen[155].interval = 587;
 800a594:	f503 689b 	add.w	r8, r3, #1240	; 0x4d8
 800a598:	edc8 7a00 	vstr	s15, [r8]
	tyounen[155].waittime = 240;
	tyounen[156].interval = 494;
 800a59c:	f503 689c 	add.w	r8, r3, #1248	; 0x4e0
	tyounen[152].waittime = 120;
 800a5a0:	f8a3 44c4 	strh.w	r4, [r3, #1220]	; 0x4c4
	tyounen[156].interval = 494;
 800a5a4:	f8c8 9000 	str.w	r9, [r8]
	tyounen[156].waittime = 240;
	tyounen[157].interval = 440;
 800a5a8:	f503 689d 	add.w	r8, r3, #1256	; 0x4e8
	tyounen[153].waittime = 120;
 800a5ac:	f8a3 44cc 	strh.w	r4, [r3, #1228]	; 0x4cc
	tyounen[157].interval = 440;
 800a5b0:	f8c8 a000 	str.w	sl, [r8]
	tyounen[157].waittime = 240;
	tyounen[158].interval = 494;
 800a5b4:	f503 689e 	add.w	r8, r3, #1264	; 0x4f0
	tyounen[154].waittime = 240;
 800a5b8:	f8a3 54d4 	strh.w	r5, [r3, #1236]	; 0x4d4
	tyounen[158].interval = 494;
 800a5bc:	f8c8 9000 	str.w	r9, [r8]
	tyounen[158].waittime = 240;
	tyounen[159].interval = 370;
 800a5c0:	f503 689f 	add.w	r8, r3, #1272	; 0x4f8
	tyounen[155].waittime = 240;
 800a5c4:	f8a3 54dc 	strh.w	r5, [r3, #1244]	; 0x4dc
	tyounen[159].interval = 370;
 800a5c8:	f8c8 2000 	str.w	r2, [r8]
	tyounen[159].waittime = 240;
	tyounen[160].interval = 440;
 800a5cc:	f503 68a0 	add.w	r8, r3, #1280	; 0x500
	tyounen[156].waittime = 240;
 800a5d0:	f8a3 54e4 	strh.w	r5, [r3, #1252]	; 0x4e4
	tyounen[160].interval = 440;
 800a5d4:	f8c8 a000 	str.w	sl, [r8]
	tyounen[160].waittime = 240;
	tyounen[161].interval = 494;
 800a5d8:	f503 68a1 	add.w	r8, r3, #1288	; 0x508
	tyounen[157].waittime = 240;
 800a5dc:	f8a3 54ec 	strh.w	r5, [r3, #1260]	; 0x4ec
	tyounen[161].interval = 494;
 800a5e0:	f8c8 9000 	str.w	r9, [r8]
	tyounen[161].waittime = 480;
	tyounen[162].interval = 370;
 800a5e4:	f503 68a2 	add.w	r8, r3, #1296	; 0x510
	tyounen[158].waittime = 240;
 800a5e8:	f8a3 54f4 	strh.w	r5, [r3, #1268]	; 0x4f4
	tyounen[162].interval = 370;
 800a5ec:	f8c8 2000 	str.w	r2, [r8]
	tyounen[162].waittime = 240;
	tyounen[163].interval = 440;
 800a5f0:	f503 68a3 	add.w	r8, r3, #1304	; 0x518
	tyounen[159].waittime = 240;
 800a5f4:	f8a3 54fc 	strh.w	r5, [r3, #1276]	; 0x4fc
	tyounen[163].interval = 440;
 800a5f8:	f8c8 a000 	str.w	sl, [r8]
	tyounen[163].waittime = 240;
	tyounen[164].interval = 494;
 800a5fc:	f503 68a4 	add.w	r8, r3, #1312	; 0x520
	tyounen[160].waittime = 240;
 800a600:	f8a3 5504 	strh.w	r5, [r3, #1284]	; 0x504
	tyounen[161].waittime = 480;
 800a604:	f8a3 650c 	strh.w	r6, [r3, #1292]	; 0x50c
	tyounen[162].waittime = 240;
 800a608:	f8a3 5514 	strh.w	r5, [r3, #1300]	; 0x514
	tyounen[163].waittime = 240;
 800a60c:	f8a3 551c 	strh.w	r5, [r3, #1308]	; 0x51c
	tyounen[164].interval = 494;
 800a610:	f8c8 9000 	str.w	r9, [r8]
	tyounen[164].waittime = 240;
	tyounen[165].interval = 494;
 800a614:	f503 68a5 	add.w	r8, r3, #1320	; 0x528
	tyounen[164].waittime = 240;
 800a618:	f8a3 5524 	strh.w	r5, [r3, #1316]	; 0x524
	tyounen[165].interval = 494;
 800a61c:	f8c8 9000 	str.w	r9, [r8]
	tyounen[165].waittime = 120;
	tyounen[166].interval = 440;
 800a620:	f503 68a6 	add.w	r8, r3, #1328	; 0x530
	tyounen[165].waittime = 120;
 800a624:	f8a3 452c 	strh.w	r4, [r3, #1324]	; 0x52c
	tyounen[166].interval = 440;
 800a628:	f8c8 a000 	str.w	sl, [r8]
	tyounen[166].waittime = 240;
	tyounen[167].interval = 370;
 800a62c:	f503 68a7 	add.w	r8, r3, #1336	; 0x538
	tyounen[166].waittime = 240;
 800a630:	f8a3 5534 	strh.w	r5, [r3, #1332]	; 0x534
	tyounen[167].interval = 370;
 800a634:	f8c8 2000 	str.w	r2, [r8]
	tyounen[167].waittime = 240;
	tyounen[168].interval = 330;
 800a638:	f503 68a8 	add.w	r8, r3, #1344	; 0x540
	tyounen[167].waittime = 240;
 800a63c:	f8a3 553c 	strh.w	r5, [r3, #1340]	; 0x53c
	tyounen[168].interval = 330;
 800a640:	f8c8 0000 	str.w	r0, [r8]
	tyounen[168].waittime = 360;
	tyounen[169].interval = 294;
 800a644:	f503 68a9 	add.w	r8, r3, #1352	; 0x548
	tyounen[168].waittime = 360;
 800a648:	f8a3 e544 	strh.w	lr, [r3, #1348]	; 0x544
	tyounen[169].interval = 294;
 800a64c:	f8c8 1000 	str.w	r1, [r8]
	tyounen[169].waittime = 120;
	tyounen[170].interval = 330;
 800a650:	f503 68aa 	add.w	r8, r3, #1360	; 0x550
	tyounen[169].waittime = 120;
 800a654:	f8a3 454c 	strh.w	r4, [r3, #1356]	; 0x54c
	tyounen[170].interval = 330;
 800a658:	f8c8 0000 	str.w	r0, [r8]
	tyounen[170].waittime = 240;
	tyounen[171].interval = 370;
 800a65c:	f503 68ab 	add.w	r8, r3, #1368	; 0x558
	tyounen[170].waittime = 240;
 800a660:	f8a3 5554 	strh.w	r5, [r3, #1364]	; 0x554
	tyounen[171].interval = 370;
 800a664:	f8c8 2000 	str.w	r2, [r8]
	tyounen[171].waittime = 240;
	tyounen[172].interval = 294;
 800a668:	f503 68ac 	add.w	r8, r3, #1376	; 0x560
	tyounen[171].waittime = 240;
 800a66c:	f8a3 555c 	strh.w	r5, [r3, #1372]	; 0x55c
	tyounen[172].interval = 294;
 800a670:	f8c8 1000 	str.w	r1, [r8]
	tyounen[172].waittime = 240;
	tyounen[173].interval = 247;
 800a674:	f503 68ad 	add.w	r8, r3, #1384	; 0x568
 800a678:	ed88 7a00 	vstr	s14, [r8]
	tyounen[173].waittime = 240;
	tyounen[174].interval = 294;
 800a67c:	f503 68ae 	add.w	r8, r3, #1392	; 0x570
	tyounen[172].waittime = 240;
 800a680:	f8a3 5564 	strh.w	r5, [r3, #1380]	; 0x564
	tyounen[174].interval = 294;
 800a684:	f8c8 1000 	str.w	r1, [r8]
	tyounen[174].waittime = 240;
	tyounen[175].interval = 330;
 800a688:	f503 68af 	add.w	r8, r3, #1400	; 0x578
	tyounen[173].waittime = 240;
 800a68c:	f8a3 556c 	strh.w	r5, [r3, #1388]	; 0x56c
	tyounen[175].interval = 330;
 800a690:	f8c8 0000 	str.w	r0, [r8]
	tyounen[175].waittime = 480;
	tyounen[176].interval = 330;
 800a694:	f503 68b0 	add.w	r8, r3, #1408	; 0x580
	tyounen[174].waittime = 240;
 800a698:	f8a3 5574 	strh.w	r5, [r3, #1396]	; 0x574
	tyounen[176].interval = 330;
 800a69c:	f8c8 0000 	str.w	r0, [r8]
	tyounen[176].waittime = 120;
	tyounen[177].interval = 370;
 800a6a0:	f503 68b1 	add.w	r8, r3, #1416	; 0x588
	tyounen[175].waittime = 480;
 800a6a4:	f8a3 657c 	strh.w	r6, [r3, #1404]	; 0x57c
	tyounen[177].interval = 370;
 800a6a8:	f8c8 2000 	str.w	r2, [r8]
	tyounen[177].waittime = 240;
	tyounen[178].interval = 440;
 800a6ac:	f503 68b2 	add.w	r8, r3, #1424	; 0x590
	tyounen[176].waittime = 120;
 800a6b0:	f8a3 4584 	strh.w	r4, [r3, #1412]	; 0x584
	tyounen[178].interval = 440;
 800a6b4:	f8c8 a000 	str.w	sl, [r8]
	tyounen[178].waittime = 240;
	tyounen[179].interval = 370;
 800a6b8:	f503 68b3 	add.w	r8, r3, #1432	; 0x598
	tyounen[177].waittime = 240;
 800a6bc:	f8a3 558c 	strh.w	r5, [r3, #1420]	; 0x58c
	tyounen[179].interval = 370;
 800a6c0:	f8c8 2000 	str.w	r2, [r8]
	tyounen[179].waittime = 240;
	tyounen[180].interval = 330;
 800a6c4:	f503 68b4 	add.w	r8, r3, #1440	; 0x5a0
	tyounen[178].waittime = 240;
 800a6c8:	f8a3 5594 	strh.w	r5, [r3, #1428]	; 0x594
	tyounen[180].interval = 330;
 800a6cc:	f8c8 0000 	str.w	r0, [r8]
	tyounen[180].waittime = 240;
	tyounen[181].interval = 294;
 800a6d0:	f503 68b5 	add.w	r8, r3, #1448	; 0x5a8
	tyounen[179].waittime = 240;
 800a6d4:	f8a3 559c 	strh.w	r5, [r3, #1436]	; 0x59c
	tyounen[180].waittime = 240;
 800a6d8:	f8a3 55a4 	strh.w	r5, [r3, #1444]	; 0x5a4
	tyounen[181].interval = 294;
 800a6dc:	f8c8 1000 	str.w	r1, [r8]
	tyounen[181].waittime = 240;
	tyounen[182].interval = 330;
 800a6e0:	f503 68b6 	add.w	r8, r3, #1456	; 0x5b0
	tyounen[181].waittime = 240;
 800a6e4:	f8a3 55ac 	strh.w	r5, [r3, #1452]	; 0x5ac
	tyounen[182].interval = 330;
 800a6e8:	f8c8 0000 	str.w	r0, [r8]
	tyounen[182].waittime = 240;
	tyounen[183].interval = 330;
 800a6ec:	f503 68b7 	add.w	r8, r3, #1464	; 0x5b8
	tyounen[182].waittime = 240;
 800a6f0:	f8a3 55b4 	strh.w	r5, [r3, #1460]	; 0x5b4
	tyounen[183].interval = 330;
 800a6f4:	f8c8 0000 	str.w	r0, [r8]
	tyounen[183].waittime = 240;
	tyounen[184].interval = 294;
 800a6f8:	f503 68b8 	add.w	r8, r3, #1472	; 0x5c0
	tyounen[183].waittime = 240;
 800a6fc:	f8a3 55bc 	strh.w	r5, [r3, #1468]	; 0x5bc
	tyounen[184].interval = 294;
 800a700:	f8c8 1000 	str.w	r1, [r8]
	tyounen[184].waittime = 240;
	tyounen[185].interval = 370;
 800a704:	f503 68b9 	add.w	r8, r3, #1480	; 0x5c8
	tyounen[184].waittime = 240;
 800a708:	f8a3 55c4 	strh.w	r5, [r3, #1476]	; 0x5c4
	tyounen[185].interval = 370;
 800a70c:	f8c8 2000 	str.w	r2, [r8]
	tyounen[185].waittime = 240;
	tyounen[186].interval = 370;
 800a710:	f503 68ba 	add.w	r8, r3, #1488	; 0x5d0
	tyounen[185].waittime = 240;
 800a714:	f8a3 55cc 	strh.w	r5, [r3, #1484]	; 0x5cc
	tyounen[186].interval = 370;
 800a718:	f8c8 2000 	str.w	r2, [r8]
	tyounen[186].waittime = 240;
	tyounen[187].interval = 440;
 800a71c:	f503 68bb 	add.w	r8, r3, #1496	; 0x5d8
	tyounen[186].waittime = 240;
 800a720:	f8a3 55d4 	strh.w	r5, [r3, #1492]	; 0x5d4
	tyounen[187].interval = 440;
 800a724:	f8c8 a000 	str.w	sl, [r8]
	tyounen[187].waittime = 240;
	tyounen[188].interval = 494;
 800a728:	f503 68bc 	add.w	r8, r3, #1504	; 0x5e0
	tyounen[187].waittime = 240;
 800a72c:	f8a3 55dc 	strh.w	r5, [r3, #1500]	; 0x5dc
	tyounen[188].interval = 494;
 800a730:	f8c8 9000 	str.w	r9, [r8]
	tyounen[188].waittime = 480;
	tyounen[189].interval = 370;
 800a734:	f503 68bd 	add.w	r8, r3, #1512	; 0x5e8
	tyounen[188].waittime = 480;
 800a738:	f8a3 65e4 	strh.w	r6, [r3, #1508]	; 0x5e4
	tyounen[189].interval = 370;
 800a73c:	f8c8 2000 	str.w	r2, [r8]
	tyounen[189].waittime = 240;
	tyounen[190].interval = 440;
 800a740:	f503 68be 	add.w	r8, r3, #1520	; 0x5f0
	tyounen[189].waittime = 240;
 800a744:	f8a3 55ec 	strh.w	r5, [r3, #1516]	; 0x5ec
	tyounen[190].interval = 440;
 800a748:	f8c8 a000 	str.w	sl, [r8]
	tyounen[190].waittime = 240;
	tyounen[191].interval = 494;
 800a74c:	f503 68bf 	add.w	r8, r3, #1528	; 0x5f8
	tyounen[190].waittime = 240;
 800a750:	f8a3 55f4 	strh.w	r5, [r3, #1524]	; 0x5f4
	tyounen[191].interval = 494;
 800a754:	f8c8 9000 	str.w	r9, [r8]
	tyounen[191].waittime = 480;
	tyounen[192].interval = 494;
 800a758:	f503 68c0 	add.w	r8, r3, #1536	; 0x600
	tyounen[191].waittime = 480;
 800a75c:	f8a3 65fc 	strh.w	r6, [r3, #1532]	; 0x5fc
	tyounen[192].interval = 494;
 800a760:	f8c8 9000 	str.w	r9, [r8]
	tyounen[192].waittime = 240;
	tyounen[193].interval = 740;
 800a764:	f503 68c1 	add.w	r8, r3, #1544	; 0x608
 800a768:	edc8 6a00 	vstr	s13, [r8]
	tyounen[193].waittime = 240;
	tyounen[194].interval = 659;
 800a76c:	f503 68c2 	add.w	r8, r3, #1552	; 0x610
	tyounen[192].waittime = 240;
 800a770:	f8a3 5604 	strh.w	r5, [r3, #1540]	; 0x604
	tyounen[194].interval = 659;
 800a774:	f8c8 b000 	str.w	fp, [r8]
	tyounen[194].waittime = 240;
	tyounen[195].interval = 740;
 800a778:	f503 68c3 	add.w	r8, r3, #1560	; 0x618
 800a77c:	edc8 6a00 	vstr	s13, [r8]
	tyounen[195].waittime = 240;
	tyounen[196].interval = 659;
 800a780:	f503 68c4 	add.w	r8, r3, #1568	; 0x620
	tyounen[193].waittime = 240;
 800a784:	f8a3 560c 	strh.w	r5, [r3, #1548]	; 0x60c
	tyounen[196].interval = 659;
 800a788:	f8c8 b000 	str.w	fp, [r8]
	tyounen[196].waittime = 240;
	tyounen[197].interval = 587;
 800a78c:	f503 68c5 	add.w	r8, r3, #1576	; 0x628
	tyounen[194].waittime = 240;
 800a790:	f8a3 5614 	strh.w	r5, [r3, #1556]	; 0x614
	tyounen[195].waittime = 240;
 800a794:	f8a3 561c 	strh.w	r5, [r3, #1564]	; 0x61c
	tyounen[196].waittime = 240;
 800a798:	f8a3 5624 	strh.w	r5, [r3, #1572]	; 0x624
	tyounen[197].interval = 587;
 800a79c:	edc8 7a00 	vstr	s15, [r8]
	tyounen[197].waittime = 240;
	tyounen[198].interval = 494;
 800a7a0:	f503 68c6 	add.w	r8, r3, #1584	; 0x630
	tyounen[197].waittime = 240;
 800a7a4:	f8a3 562c 	strh.w	r5, [r3, #1580]	; 0x62c
	tyounen[198].interval = 494;
 800a7a8:	f8c8 9000 	str.w	r9, [r8]
	tyounen[198].waittime = 360;
	tyounen[199].interval = 494;
 800a7ac:	f503 68c7 	add.w	r8, r3, #1592	; 0x638
	tyounen[198].waittime = 360;
 800a7b0:	f8a3 e634 	strh.w	lr, [r3, #1588]	; 0x634
	tyounen[199].interval = 494;
 800a7b4:	f8c8 9000 	str.w	r9, [r8]
	tyounen[199].waittime = 240;
	tyounen[200].interval = 587;
 800a7b8:	f503 68c8 	add.w	r8, r3, #1600	; 0x640
 800a7bc:	edc8 7a00 	vstr	s15, [r8]
	tyounen[200].waittime = 240;
	tyounen[201].interval = 659;
 800a7c0:	f503 68c9 	add.w	r8, r3, #1608	; 0x648
	tyounen[199].waittime = 240;
 800a7c4:	f8a3 563c 	strh.w	r5, [r3, #1596]	; 0x63c
	tyounen[201].interval = 659;
 800a7c8:	f8c8 b000 	str.w	fp, [r8]
	tyounen[201].waittime = 240;
	tyounen[202].interval = 659;
 800a7cc:	f503 68ca 	add.w	r8, r3, #1616	; 0x650
	tyounen[200].waittime = 240;
 800a7d0:	f8a3 5644 	strh.w	r5, [r3, #1604]	; 0x644
	tyounen[202].interval = 659;
 800a7d4:	f8c8 b000 	str.w	fp, [r8]
	tyounen[202].waittime = 120;
	tyounen[203].interval = 587;
 800a7d8:	f503 68cb 	add.w	r8, r3, #1624	; 0x658
 800a7dc:	edc8 7a00 	vstr	s15, [r8]
	tyounen[203].waittime = 120;
	tyounen[204].interval = 659;
 800a7e0:	f503 68cc 	add.w	r8, r3, #1632	; 0x660
	tyounen[201].waittime = 240;
 800a7e4:	f8a3 564c 	strh.w	r5, [r3, #1612]	; 0x64c
	tyounen[204].interval = 659;
 800a7e8:	f8c8 b000 	str.w	fp, [r8]
	tyounen[204].waittime = 240;
	tyounen[205].interval = 659;
 800a7ec:	f503 68cd 	add.w	r8, r3, #1640	; 0x668
	tyounen[202].waittime = 120;
 800a7f0:	f8a3 4654 	strh.w	r4, [r3, #1620]	; 0x654
	tyounen[205].interval = 659;
 800a7f4:	f8c8 b000 	str.w	fp, [r8]
	tyounen[205].waittime = 120;
	tyounen[206].interval = 587;
 800a7f8:	f503 68ce 	add.w	r8, r3, #1648	; 0x670
 800a7fc:	edc8 7a00 	vstr	s15, [r8]
	tyounen[206].waittime = 120;
	tyounen[207].interval = 659;
 800a800:	f503 68cf 	add.w	r8, r3, #1656	; 0x678
	tyounen[203].waittime = 120;
 800a804:	f8a3 465c 	strh.w	r4, [r3, #1628]	; 0x65c
	tyounen[207].interval = 659;
 800a808:	f8c8 b000 	str.w	fp, [r8]
	tyounen[207].waittime = 240;
	tyounen[208].interval = 659;
 800a80c:	f503 68d0 	add.w	r8, r3, #1664	; 0x680
	tyounen[204].waittime = 240;
 800a810:	f8a3 5664 	strh.w	r5, [r3, #1636]	; 0x664
	tyounen[208].interval = 659;
 800a814:	f8c8 b000 	str.w	fp, [r8]
	tyounen[208].waittime = 120;
	tyounen[209].interval = 587;
 800a818:	f503 68d1 	add.w	r8, r3, #1672	; 0x688
 800a81c:	edc8 7a00 	vstr	s15, [r8]
	tyounen[209].waittime = 120;
	tyounen[210].interval = 659;
 800a820:	f503 68d2 	add.w	r8, r3, #1680	; 0x690
	tyounen[205].waittime = 120;
 800a824:	f8a3 466c 	strh.w	r4, [r3, #1644]	; 0x66c
	tyounen[210].interval = 659;
 800a828:	f8c8 b000 	str.w	fp, [r8]
	tyounen[210].waittime = 240;
	tyounen[211].interval = 659;
 800a82c:	f503 68d3 	add.w	r8, r3, #1688	; 0x698
	tyounen[206].waittime = 120;
 800a830:	f8a3 4674 	strh.w	r4, [r3, #1652]	; 0x674
	tyounen[211].interval = 659;
 800a834:	f8c8 b000 	str.w	fp, [r8]
	tyounen[211].waittime = 120;
	tyounen[212].interval = 587;
 800a838:	f503 68d4 	add.w	r8, r3, #1696	; 0x6a0
 800a83c:	edc8 7a00 	vstr	s15, [r8]
	tyounen[212].waittime = 120;
	tyounen[213].interval = 494;
 800a840:	f503 68d5 	add.w	r8, r3, #1704	; 0x6a8
	tyounen[207].waittime = 240;
 800a844:	f8a3 567c 	strh.w	r5, [r3, #1660]	; 0x67c
	tyounen[213].interval = 494;
 800a848:	f8c8 9000 	str.w	r9, [r8]
	tyounen[213].waittime = 240;
	tyounen[214].interval = 587;
 800a84c:	f503 68d6 	add.w	r8, r3, #1712	; 0x6b0
	tyounen[208].waittime = 120;
 800a850:	f8a3 4684 	strh.w	r4, [r3, #1668]	; 0x684
	tyounen[209].waittime = 120;
 800a854:	f8a3 468c 	strh.w	r4, [r3, #1676]	; 0x68c
	tyounen[210].waittime = 240;
 800a858:	f8a3 5694 	strh.w	r5, [r3, #1684]	; 0x694
	tyounen[211].waittime = 120;
 800a85c:	f8a3 469c 	strh.w	r4, [r3, #1692]	; 0x69c
	tyounen[212].waittime = 120;
 800a860:	f8a3 46a4 	strh.w	r4, [r3, #1700]	; 0x6a4
	tyounen[213].waittime = 240;
 800a864:	f8a3 56ac 	strh.w	r5, [r3, #1708]	; 0x6ac
	tyounen[214].interval = 587;
 800a868:	edc8 7a00 	vstr	s15, [r8]
	tyounen[214].waittime = 240;
	tyounen[215].interval = 494;
 800a86c:	f503 68d7 	add.w	r8, r3, #1720	; 0x6b8
	tyounen[214].waittime = 240;
 800a870:	f8a3 56b4 	strh.w	r5, [r3, #1716]	; 0x6b4
	tyounen[215].interval = 494;
 800a874:	f8c8 9000 	str.w	r9, [r8]
	tyounen[215].waittime = 240;
	tyounen[216].interval = 440;
 800a878:	f503 68d8 	add.w	r8, r3, #1728	; 0x6c0
	tyounen[215].waittime = 240;
 800a87c:	f8a3 56bc 	strh.w	r5, [r3, #1724]	; 0x6bc
	tyounen[216].interval = 440;
 800a880:	f8c8 a000 	str.w	sl, [r8]
	tyounen[216].waittime = 240;
	tyounen[217].interval = 494;
 800a884:	f503 68d9 	add.w	r8, r3, #1736	; 0x6c8
	tyounen[216].waittime = 240;
 800a888:	f8a3 56c4 	strh.w	r5, [r3, #1732]	; 0x6c4
	tyounen[217].interval = 494;
 800a88c:	f8c8 9000 	str.w	r9, [r8]
	tyounen[217].waittime = 240;
	tyounen[218].interval = 220;
 800a890:	f503 68da 	add.w	r8, r3, #1744	; 0x6d0
 800a894:	ed88 6a00 	vstr	s12, [r8]
	tyounen[218].waittime = 480;
	tyounen[219].interval = 294;
 800a898:	f503 68db 	add.w	r8, r3, #1752	; 0x6d8
	tyounen[217].waittime = 240;
 800a89c:	f8a3 56cc 	strh.w	r5, [r3, #1740]	; 0x6cc
	tyounen[219].interval = 294;
 800a8a0:	f8c8 1000 	str.w	r1, [r8]
	tyounen[219].waittime = 480;
	tyounen[220].interval = 330;
 800a8a4:	f503 68dc 	add.w	r8, r3, #1760	; 0x6e0
	tyounen[218].waittime = 480;
 800a8a8:	f8a3 66d4 	strh.w	r6, [r3, #1748]	; 0x6d4
	tyounen[220].interval = 330;
 800a8ac:	f8c8 0000 	str.w	r0, [r8]
	tyounen[220].waittime = 480;
	tyounen[221].interval = 370;
 800a8b0:	f503 68dd 	add.w	r8, r3, #1768	; 0x6e8
	tyounen[219].waittime = 480;
 800a8b4:	f8a3 66dc 	strh.w	r6, [r3, #1756]	; 0x6dc
	tyounen[221].interval = 370;
 800a8b8:	f8c8 2000 	str.w	r2, [r8]
	tyounen[221].waittime = 240;
	tyounen[222].interval = 330;
 800a8bc:	f503 68de 	add.w	r8, r3, #1776	; 0x6f0
	tyounen[220].waittime = 480;
 800a8c0:	f8a3 66e4 	strh.w	r6, [r3, #1764]	; 0x6e4
	tyounen[222].interval = 330;
 800a8c4:	f8c8 0000 	str.w	r0, [r8]
	tyounen[222].waittime = 120;
	tyounen[223].interval = 370;
 800a8c8:	f503 68df 	add.w	r8, r3, #1784	; 0x6f8
	tyounen[221].waittime = 240;
 800a8cc:	f8a3 56ec 	strh.w	r5, [r3, #1772]	; 0x6ec
	tyounen[223].interval = 370;
 800a8d0:	f8c8 2000 	str.w	r2, [r8]
	tyounen[223].waittime = 120;
	tyounen[224].interval = 330;
 800a8d4:	f503 68e0 	add.w	r8, r3, #1792	; 0x700
	tyounen[222].waittime = 120;
 800a8d8:	f8a3 46f4 	strh.w	r4, [r3, #1780]	; 0x6f4
	tyounen[224].interval = 330;
 800a8dc:	f8c8 0000 	str.w	r0, [r8]
	tyounen[224].waittime = 240;
	tyounen[225].interval = 370;
 800a8e0:	f503 68e1 	add.w	r8, r3, #1800	; 0x708
	tyounen[223].waittime = 120;
 800a8e4:	f8a3 46fc 	strh.w	r4, [r3, #1788]	; 0x6fc
	tyounen[225].interval = 370;
 800a8e8:	f8c8 2000 	str.w	r2, [r8]
	tyounen[225].waittime = 240;
	tyounen[226].interval = 330;
 800a8ec:	f503 68e2 	add.w	r8, r3, #1808	; 0x710
	tyounen[224].waittime = 240;
 800a8f0:	f8a3 5704 	strh.w	r5, [r3, #1796]	; 0x704
	tyounen[226].interval = 330;
 800a8f4:	f8c8 0000 	str.w	r0, [r8]
	tyounen[226].waittime = 480;
	tyounen[227].interval = 294;
 800a8f8:	f503 68e3 	add.w	r8, r3, #1816	; 0x718
	tyounen[225].waittime = 240;
 800a8fc:	f8a3 570c 	strh.w	r5, [r3, #1804]	; 0x70c
	tyounen[227].interval = 294;
 800a900:	f8c8 1000 	str.w	r1, [r8]
	tyounen[227].waittime = 120;
	tyounen[228].interval = 294;
 800a904:	f503 68e4 	add.w	r8, r3, #1824	; 0x720
	tyounen[226].waittime = 480;
 800a908:	f8a3 6714 	strh.w	r6, [r3, #1812]	; 0x714
	tyounen[228].interval = 294;
 800a90c:	f8c8 1000 	str.w	r1, [r8]
	tyounen[228].waittime = 120;
	tyounen[229].interval = 294;
 800a910:	f503 68e5 	add.w	r8, r3, #1832	; 0x728
	tyounen[227].waittime = 120;
 800a914:	f8a3 471c 	strh.w	r4, [r3, #1820]	; 0x71c
	tyounen[229].interval = 294;
 800a918:	f8c8 1000 	str.w	r1, [r8]
	tyounen[229].waittime = 240;
	tyounen[230].interval = 220;
 800a91c:	f503 68e6 	add.w	r8, r3, #1840	; 0x730
	tyounen[228].waittime = 120;
 800a920:	f8a3 4724 	strh.w	r4, [r3, #1828]	; 0x724
	tyounen[229].waittime = 240;
 800a924:	f8a3 572c 	strh.w	r5, [r3, #1836]	; 0x72c
	tyounen[230].interval = 220;
 800a928:	ed88 6a00 	vstr	s12, [r8]
	tyounen[230].waittime = 240;
	tyounen[231].interval = 294;
 800a92c:	f503 68e7 	add.w	r8, r3, #1848	; 0x738
	tyounen[230].waittime = 240;
 800a930:	f8a3 5734 	strh.w	r5, [r3, #1844]	; 0x734
	tyounen[231].interval = 294;
 800a934:	f8c8 1000 	str.w	r1, [r8]
	tyounen[231].waittime = 240;
	tyounen[232].interval = 330;
 800a938:	f503 68e8 	add.w	r8, r3, #1856	; 0x740
	tyounen[231].waittime = 240;
 800a93c:	f8a3 573c 	strh.w	r5, [r3, #1852]	; 0x73c
	tyounen[232].interval = 330;
 800a940:	f8c8 0000 	str.w	r0, [r8]
	tyounen[232].waittime = 720;
	tyounen[233].interval = 370;
 800a944:	f503 68e9 	add.w	r8, r3, #1864	; 0x748
	tyounen[232].waittime = 720;
 800a948:	f8a3 7744 	strh.w	r7, [r3, #1860]	; 0x744
	tyounen[233].interval = 370;
 800a94c:	f8c8 2000 	str.w	r2, [r8]
	tyounen[233].waittime = 240;
	tyounen[234].interval = 330;
 800a950:	f503 68ea 	add.w	r8, r3, #1872	; 0x750
	tyounen[233].waittime = 240;
 800a954:	f8a3 574c 	strh.w	r5, [r3, #1868]	; 0x74c
	tyounen[234].interval = 330;
 800a958:	f8c8 0000 	str.w	r0, [r8]
	tyounen[234].waittime = 720;
	tyounen[235].interval = 370;
 800a95c:	f503 68eb 	add.w	r8, r3, #1880	; 0x758
	tyounen[234].waittime = 720;
 800a960:	f8a3 7754 	strh.w	r7, [r3, #1876]	; 0x754
	tyounen[235].interval = 370;
 800a964:	f8c8 2000 	str.w	r2, [r8]
	tyounen[235].waittime = 240;
	tyounen[236].interval = 330;
 800a968:	f503 68ec 	add.w	r8, r3, #1888	; 0x760
	tyounen[235].waittime = 240;
 800a96c:	f8a3 575c 	strh.w	r5, [r3, #1884]	; 0x75c
	tyounen[236].interval = 330;
 800a970:	f8c8 0000 	str.w	r0, [r8]
	tyounen[236].waittime = 480;
	tyounen[237].interval = 294;
 800a974:	f503 68ed 	add.w	r8, r3, #1896	; 0x768
	tyounen[236].waittime = 480;
 800a978:	f8a3 6764 	strh.w	r6, [r3, #1892]	; 0x764
	tyounen[237].interval = 294;
 800a97c:	f8c8 1000 	str.w	r1, [r8]
	tyounen[237].waittime = 120;
	tyounen[238].interval = 294;
 800a980:	f503 68ee 	add.w	r8, r3, #1904	; 0x770
	tyounen[237].waittime = 120;
 800a984:	f8a3 476c 	strh.w	r4, [r3, #1900]	; 0x76c
	tyounen[238].interval = 294;
 800a988:	f8c8 1000 	str.w	r1, [r8]
	tyounen[238].waittime = 120;
	tyounen[239].interval = 294;
 800a98c:	f503 68ef 	add.w	r8, r3, #1912	; 0x778
	tyounen[238].waittime = 120;
 800a990:	f8a3 4774 	strh.w	r4, [r3, #1908]	; 0x774
	tyounen[239].interval = 294;
 800a994:	f8c8 1000 	str.w	r1, [r8]
	tyounen[239].waittime = 480;
	tyounen[240].interval = 330;
 800a998:	f503 68f0 	add.w	r8, r3, #1920	; 0x780
	tyounen[239].waittime = 480;
 800a99c:	f8a3 677c 	strh.w	r6, [r3, #1916]	; 0x77c
	tyounen[240].interval = 330;
 800a9a0:	f8c8 0000 	str.w	r0, [r8]
	tyounen[240].waittime = 720;
	tyounen[241].interval = 294;
 800a9a4:	f503 68f1 	add.w	r8, r3, #1928	; 0x788
	tyounen[240].waittime = 720;
 800a9a8:	f8a3 7784 	strh.w	r7, [r3, #1924]	; 0x784
	tyounen[241].interval = 294;
 800a9ac:	f8c8 1000 	str.w	r1, [r8]
	tyounen[241].waittime = 240;
	tyounen[242].interval = 294;
 800a9b0:	f503 68f2 	add.w	r8, r3, #1936	; 0x790
	tyounen[241].waittime = 240;
 800a9b4:	f8a3 578c 	strh.w	r5, [r3, #1932]	; 0x78c
	tyounen[242].interval = 294;
 800a9b8:	f8c8 1000 	str.w	r1, [r8]
	tyounen[242].waittime = 480;
	tyounen[243].interval = 294;
 800a9bc:	f503 68f3 	add.w	r8, r3, #1944	; 0x798
	tyounen[242].waittime = 480;
 800a9c0:	f8a3 6794 	strh.w	r6, [r3, #1940]	; 0x794
	tyounen[243].interval = 294;
 800a9c4:	f8c8 1000 	str.w	r1, [r8]
	tyounen[243].waittime = 240;
	tyounen[244].interval = 330;
 800a9c8:	f503 68f4 	add.w	r8, r3, #1952	; 0x7a0
	tyounen[243].waittime = 240;
 800a9cc:	f8a3 579c 	strh.w	r5, [r3, #1948]	; 0x79c
	tyounen[244].interval = 330;
 800a9d0:	f8c8 0000 	str.w	r0, [r8]
	tyounen[244].waittime = 720;
	tyounen[245].interval = 294;
 800a9d4:	f503 68f5 	add.w	r8, r3, #1960	; 0x7a8
	tyounen[244].waittime = 720;
 800a9d8:	f8a3 77a4 	strh.w	r7, [r3, #1956]	; 0x7a4
	tyounen[245].interval = 294;
 800a9dc:	f8c8 1000 	str.w	r1, [r8]
	tyounen[245].waittime = 240;
	tyounen[246].interval = 294;
 800a9e0:	f503 68f6 	add.w	r8, r3, #1968	; 0x7b0
	tyounen[245].waittime = 240;
 800a9e4:	f8a3 57ac 	strh.w	r5, [r3, #1964]	; 0x7ac
	tyounen[246].interval = 294;
 800a9e8:	f8c8 1000 	str.w	r1, [r8]
	tyounen[246].waittime = 480;
	tyounen[247].interval = 370;
 800a9ec:	f503 68f7 	add.w	r8, r3, #1976	; 0x7b8
	tyounen[246].waittime = 480;
 800a9f0:	f8a3 67b4 	strh.w	r6, [r3, #1972]	; 0x7b4
	tyounen[247].interval = 370;
 800a9f4:	f8c8 2000 	str.w	r2, [r8]
	tyounen[247].waittime = 480;
	tyounen[248].interval = 330;
 800a9f8:	f503 68f8 	add.w	r8, r3, #1984	; 0x7c0
	tyounen[247].waittime = 480;
 800a9fc:	f8a3 67bc 	strh.w	r6, [r3, #1980]	; 0x7bc
	tyounen[248].interval = 330;
 800aa00:	f8c8 0000 	str.w	r0, [r8]
	tyounen[248].waittime = 480;
	tyounen[249].interval = 370;
 800aa04:	f503 68f9 	add.w	r8, r3, #1992	; 0x7c8
	tyounen[248].waittime = 480;
 800aa08:	f8a3 67c4 	strh.w	r6, [r3, #1988]	; 0x7c4
	tyounen[249].interval = 370;
 800aa0c:	f8c8 2000 	str.w	r2, [r8]
	tyounen[249].waittime = 120;
	tyounen[250].interval = 330;
 800aa10:	f503 68fa 	add.w	r8, r3, #2000	; 0x7d0
	tyounen[249].waittime = 120;
 800aa14:	f8a3 47cc 	strh.w	r4, [r3, #1996]	; 0x7cc
	tyounen[250].interval = 330;
 800aa18:	f8c8 0000 	str.w	r0, [r8]
	tyounen[250].waittime = 480;
	tyounen[251].interval = 294;
 800aa1c:	f503 68fb 	add.w	r8, r3, #2008	; 0x7d8
	tyounen[250].waittime = 480;
 800aa20:	f8a3 67d4 	strh.w	r6, [r3, #2004]	; 0x7d4
	tyounen[251].interval = 294;
 800aa24:	f8c8 1000 	str.w	r1, [r8]
	tyounen[251].waittime = 240;
	tyounen[252].interval = 294;
 800aa28:	f503 68fc 	add.w	r8, r3, #2016	; 0x7e0
	tyounen[251].waittime = 240;
 800aa2c:	f8a3 57dc 	strh.w	r5, [r3, #2012]	; 0x7dc
	tyounen[252].interval = 294;
 800aa30:	f8c8 1000 	str.w	r1, [r8]
	tyounen[252].waittime = 240;
	tyounen[253].interval = 220;
 800aa34:	f503 68fd 	add.w	r8, r3, #2024	; 0x7e8
 800aa38:	ed88 6a00 	vstr	s12, [r8]
	tyounen[253].waittime = 480;
	tyounen[254].interval = 294;
 800aa3c:	f503 68fe 	add.w	r8, r3, #2032	; 0x7f0
	tyounen[252].waittime = 240;
 800aa40:	f8a3 57e4 	strh.w	r5, [r3, #2020]	; 0x7e4
	tyounen[254].interval = 294;
 800aa44:	f8c8 1000 	str.w	r1, [r8]
	tyounen[254].waittime = 480;
	tyounen[255].interval = 330;
 800aa48:	f503 68ff 	add.w	r8, r3, #2040	; 0x7f8
	tyounen[253].waittime = 480;
 800aa4c:	f8a3 67ec 	strh.w	r6, [r3, #2028]	; 0x7ec
	tyounen[255].interval = 330;
 800aa50:	f8c8 0000 	str.w	r0, [r8]
	tyounen[255].waittime = 480;
	tyounen[256].interval = 370;
 800aa54:	f503 6800 	add.w	r8, r3, #2048	; 0x800
	tyounen[254].waittime = 480;
 800aa58:	f8a3 67f4 	strh.w	r6, [r3, #2036]	; 0x7f4
	tyounen[256].interval = 370;
 800aa5c:	f8c8 2000 	str.w	r2, [r8]
	tyounen[256].waittime = 240;
	tyounen[257].interval = 330;
 800aa60:	f603 0808 	addw	r8, r3, #2056	; 0x808
	tyounen[255].waittime = 480;
 800aa64:	f8a3 67fc 	strh.w	r6, [r3, #2044]	; 0x7fc
	tyounen[257].interval = 330;
 800aa68:	f8c8 0000 	str.w	r0, [r8]
	tyounen[257].waittime = 480;
	tyounen[258].interval = 370;
 800aa6c:	f503 6801 	add.w	r8, r3, #2064	; 0x810
	tyounen[256].waittime = 240;
 800aa70:	f8a3 5804 	strh.w	r5, [r3, #2052]	; 0x804
	tyounen[258].interval = 370;
 800aa74:	f8c8 2000 	str.w	r2, [r8]
	tyounen[258].waittime = 120;
	tyounen[259].interval = 330;
 800aa78:	f603 0818 	addw	r8, r3, #2072	; 0x818
	tyounen[257].waittime = 480;
 800aa7c:	f8a3 680c 	strh.w	r6, [r3, #2060]	; 0x80c
	tyounen[259].interval = 330;
 800aa80:	f8c8 0000 	str.w	r0, [r8]
	tyounen[259].waittime = 120;
	tyounen[260].interval = 330;
 800aa84:	f503 6802 	add.w	r8, r3, #2080	; 0x820
	tyounen[258].waittime = 120;
 800aa88:	f8a3 4814 	strh.w	r4, [r3, #2068]	; 0x814
	tyounen[260].interval = 330;
 800aa8c:	f8c8 0000 	str.w	r0, [r8]
	tyounen[260].waittime = 120;
	tyounen[261].interval = 294;
 800aa90:	f603 0828 	addw	r8, r3, #2088	; 0x828
	tyounen[259].waittime = 120;
 800aa94:	f8a3 481c 	strh.w	r4, [r3, #2076]	; 0x81c
	tyounen[261].interval = 294;
 800aa98:	f8c8 1000 	str.w	r1, [r8]
	tyounen[261].waittime = 480;
	tyounen[262].interval = 294;
 800aa9c:	f503 6803 	add.w	r8, r3, #2096	; 0x830
	tyounen[260].waittime = 120;
 800aaa0:	f8a3 4824 	strh.w	r4, [r3, #2084]	; 0x824
	tyounen[262].interval = 294;
 800aaa4:	f8c8 1000 	str.w	r1, [r8]
	tyounen[262].waittime = 240;
	tyounen[263].interval = 247;
 800aaa8:	f603 0838 	addw	r8, r3, #2104	; 0x838
	tyounen[261].waittime = 480;
 800aaac:	f8a3 682c 	strh.w	r6, [r3, #2092]	; 0x82c
	tyounen[262].waittime = 240;
 800aab0:	f8a3 5834 	strh.w	r5, [r3, #2100]	; 0x834
	tyounen[263].interval = 247;
 800aab4:	ed88 7a00 	vstr	s14, [r8]
	tyounen[263].waittime = 240;
	tyounen[264].interval = 294;
 800aab8:	f503 6804 	add.w	r8, r3, #2112	; 0x840
	tyounen[265].interval = 330;
	tyounen[265].waittime = 480;
	tyounen[266].interval = 370;
	tyounen[266].waittime = 240;
	tyounen[267].interval = 330;
	tyounen[267].waittime = 120;
 800aabc:	f8a3 485c 	strh.w	r4, [r3, #2140]	; 0x85c
	tyounen[264].interval = 294;
 800aac0:	f8c8 1000 	str.w	r1, [r8]
	tyounen[265].interval = 330;
 800aac4:	f603 0848 	addw	r8, r3, #2120	; 0x848
	tyounen[263].waittime = 240;
 800aac8:	f8a3 583c 	strh.w	r5, [r3, #2108]	; 0x83c
	tyounen[265].interval = 330;
 800aacc:	f8c8 0000 	str.w	r0, [r8]
	tyounen[266].interval = 370;
 800aad0:	f503 6805 	add.w	r8, r3, #2128	; 0x850
	tyounen[264].waittime = 240;
 800aad4:	f8a3 5844 	strh.w	r5, [r3, #2116]	; 0x844
	tyounen[266].interval = 370;
 800aad8:	f8c8 2000 	str.w	r2, [r8]
	tyounen[267].interval = 330;
 800aadc:	f603 0858 	addw	r8, r3, #2136	; 0x858
	tyounen[265].waittime = 480;
 800aae0:	f8a3 684c 	strh.w	r6, [r3, #2124]	; 0x84c
	tyounen[267].interval = 330;
 800aae4:	f8c8 0000 	str.w	r0, [r8]
	tyounen[267].waittime = 120;
 800aae8:	46a0      	mov	r8, r4
	tyounen[268].interval = 370;
 800aaea:	f503 6406 	add.w	r4, r3, #2144	; 0x860
	tyounen[266].waittime = 240;
 800aaee:	f8a3 5854 	strh.w	r5, [r3, #2132]	; 0x854
	tyounen[268].interval = 370;
 800aaf2:	6022      	str	r2, [r4, #0]
	tyounen[268].waittime = 120;
	tyounen[269].interval = 330;
 800aaf4:	f603 0468 	addw	r4, r3, #2152	; 0x868
	tyounen[268].waittime = 120;
 800aaf8:	f8a3 8864 	strh.w	r8, [r3, #2148]	; 0x864
	tyounen[269].interval = 330;
 800aafc:	6020      	str	r0, [r4, #0]
	tyounen[269].waittime = 360;
	tyounen[270].interval = 370;
 800aafe:	f503 6407 	add.w	r4, r3, #2160	; 0x870
	tyounen[269].waittime = 360;
 800ab02:	f8a3 e86c 	strh.w	lr, [r3, #2156]	; 0x86c
	tyounen[270].interval = 370;
 800ab06:	6022      	str	r2, [r4, #0]
	tyounen[270].waittime = 120;
	tyounen[271].interval = 330;
 800ab08:	f603 0478 	addw	r4, r3, #2168	; 0x878
	tyounen[270].waittime = 120;
 800ab0c:	f8a3 8874 	strh.w	r8, [r3, #2164]	; 0x874
	tyounen[271].interval = 330;
 800ab10:	6020      	str	r0, [r4, #0]
	tyounen[271].waittime = 480;
	tyounen[272].interval = 294;
 800ab12:	f503 6408 	add.w	r4, r3, #2176	; 0x880
	tyounen[271].waittime = 480;
 800ab16:	f8a3 687c 	strh.w	r6, [r3, #2172]	; 0x87c
	tyounen[272].interval = 294;
 800ab1a:	6021      	str	r1, [r4, #0]
	tyounen[272].waittime = 240;
	tyounen[273].interval = 294;
 800ab1c:	f603 0488 	addw	r4, r3, #2184	; 0x888
	tyounen[272].waittime = 240;
 800ab20:	f8a3 5884 	strh.w	r5, [r3, #2180]	; 0x884
	tyounen[273].interval = 294;
 800ab24:	6021      	str	r1, [r4, #0]
	tyounen[273].waittime = 240;
	tyounen[274].interval = 294;
 800ab26:	f503 6409 	add.w	r4, r3, #2192	; 0x890
	tyounen[273].waittime = 240;
 800ab2a:	f8a3 588c 	strh.w	r5, [r3, #2188]	; 0x88c
	tyounen[274].interval = 294;
 800ab2e:	6021      	str	r1, [r4, #0]
	tyounen[274].waittime = 480;
	tyounen[275].interval = 330;
 800ab30:	f603 0498 	addw	r4, r3, #2200	; 0x898
	tyounen[274].waittime = 480;
 800ab34:	f8a3 6894 	strh.w	r6, [r3, #2196]	; 0x894
	tyounen[275].interval = 330;
 800ab38:	6020      	str	r0, [r4, #0]
	tyounen[275].waittime = 720;
	tyounen[276].interval = 294;
 800ab3a:	f503 640a 	add.w	r4, r3, #2208	; 0x8a0
	tyounen[275].waittime = 720;
 800ab3e:	f8a3 789c 	strh.w	r7, [r3, #2204]	; 0x89c
	tyounen[276].interval = 294;
 800ab42:	6021      	str	r1, [r4, #0]
	tyounen[276].waittime = 240;
	tyounen[277].interval = 294;
 800ab44:	f603 04a8 	addw	r4, r3, #2216	; 0x8a8
	tyounen[276].waittime = 240;
 800ab48:	f8a3 58a4 	strh.w	r5, [r3, #2212]	; 0x8a4
	tyounen[277].interval = 294;
 800ab4c:	6021      	str	r1, [r4, #0]
	tyounen[277].waittime = 480;
	tyounen[278].interval = 294;
 800ab4e:	f503 640b 	add.w	r4, r3, #2224	; 0x8b0
	tyounen[277].waittime = 480;
 800ab52:	f8a3 68ac 	strh.w	r6, [r3, #2220]	; 0x8ac
	tyounen[278].interval = 294;
 800ab56:	6021      	str	r1, [r4, #0]
	tyounen[278].waittime = 240;
	tyounen[279].interval = 330;
 800ab58:	f603 04b8 	addw	r4, r3, #2232	; 0x8b8
	tyounen[278].waittime = 240;
 800ab5c:	f8a3 58b4 	strh.w	r5, [r3, #2228]	; 0x8b4
	tyounen[279].interval = 330;
 800ab60:	6020      	str	r0, [r4, #0]
	tyounen[279].waittime = 720;
	tyounen[280].interval = 294;
 800ab62:	f503 640c 	add.w	r4, r3, #2240	; 0x8c0
	tyounen[279].waittime = 720;
 800ab66:	f8a3 78bc 	strh.w	r7, [r3, #2236]	; 0x8bc
	tyounen[280].interval = 294;
 800ab6a:	6021      	str	r1, [r4, #0]
	tyounen[280].waittime = 240;
	tyounen[281].interval = 294;
 800ab6c:	f603 04c8 	addw	r4, r3, #2248	; 0x8c8
	tyounen[280].waittime = 240;
 800ab70:	f8a3 58c4 	strh.w	r5, [r3, #2244]	; 0x8c4
	tyounen[281].interval = 294;
 800ab74:	6021      	str	r1, [r4, #0]
	tyounen[281].waittime = 360;
	tyounen[282].interval = 370;
 800ab76:	f503 640d 	add.w	r4, r3, #2256	; 0x8d0
	tyounen[281].waittime = 360;
 800ab7a:	f8a3 e8cc 	strh.w	lr, [r3, #2252]	; 0x8cc
	tyounen[282].interval = 370;
 800ab7e:	6022      	str	r2, [r4, #0]
	tyounen[282].waittime = 480;
	tyounen[283].interval = 330;
 800ab80:	f603 04d8 	addw	r4, r3, #2264	; 0x8d8
	tyounen[282].waittime = 480;
 800ab84:	f8a3 68d4 	strh.w	r6, [r3, #2260]	; 0x8d4
	tyounen[283].interval = 330;
 800ab88:	6020      	str	r0, [r4, #0]
	tyounen[283].waittime = 480;
	tyounen[284].interval = 370;
 800ab8a:	f503 640e 	add.w	r4, r3, #2272	; 0x8e0
	tyounen[283].waittime = 480;
 800ab8e:	f8a3 68dc 	strh.w	r6, [r3, #2268]	; 0x8dc
	tyounen[284].interval = 370;
 800ab92:	6022      	str	r2, [r4, #0]
	tyounen[284].waittime = 240;
	tyounen[285].interval = 330;
 800ab94:	f603 04e8 	addw	r4, r3, #2280	; 0x8e8
	tyounen[284].waittime = 240;
 800ab98:	f8a3 58e4 	strh.w	r5, [r3, #2276]	; 0x8e4
	tyounen[285].interval = 330;
 800ab9c:	6020      	str	r0, [r4, #0]
	tyounen[285].waittime = 720;
	tyounen[286].interval = 294;
 800ab9e:	f503 640f 	add.w	r4, r3, #2288	; 0x8f0
	tyounen[285].waittime = 720;
 800aba2:	f8a3 78ec 	strh.w	r7, [r3, #2284]	; 0x8ec
	tyounen[286].interval = 294;
 800aba6:	6021      	str	r1, [r4, #0]
	tyounen[286].waittime = 240;
	tyounen[287].interval = 294;
 800aba8:	f603 04f8 	addw	r4, r3, #2296	; 0x8f8
	tyounen[286].waittime = 240;
 800abac:	f8a3 58f4 	strh.w	r5, [r3, #2292]	; 0x8f4
	tyounen[287].interval = 294;
 800abb0:	6021      	str	r1, [r4, #0]
	tyounen[287].waittime = 720;
	tyounen[288].interval = 370;
 800abb2:	f503 6410 	add.w	r4, r3, #2304	; 0x900
	tyounen[287].waittime = 720;
 800abb6:	f8a3 78fc 	strh.w	r7, [r3, #2300]	; 0x8fc
	tyounen[288].interval = 370;
 800abba:	6022      	str	r2, [r4, #0]
	tyounen[288].waittime = 480;
	tyounen[289].interval = 440;
 800abbc:	f603 1408 	addw	r4, r3, #2312	; 0x908
	tyounen[288].waittime = 480;
 800abc0:	f8a3 6904 	strh.w	r6, [r3, #2308]	; 0x904
	tyounen[289].interval = 440;
 800abc4:	f8c4 a000 	str.w	sl, [r4]
	tyounen[289].waittime = 480;
	tyounen[290].interval = 494;
 800abc8:	f503 6411 	add.w	r4, r3, #2320	; 0x910
	tyounen[289].waittime = 480;
 800abcc:	f8a3 690c 	strh.w	r6, [r3, #2316]	; 0x90c
	tyounen[290].interval = 494;
 800abd0:	f8c4 9000 	str.w	r9, [r4]
	tyounen[290].waittime = 480;
	tyounen[291].interval = 587;
 800abd4:	f603 1418 	addw	r4, r3, #2328	; 0x918
 800abd8:	edc4 7a00 	vstr	s15, [r4]
	tyounen[291].waittime = 120;
	tyounen[292].interval = 440;
 800abdc:	f503 6412 	add.w	r4, r3, #2336	; 0x920
	tyounen[290].waittime = 480;
 800abe0:	f8a3 6914 	strh.w	r6, [r3, #2324]	; 0x914
	tyounen[292].interval = 440;
 800abe4:	f8c4 a000 	str.w	sl, [r4]
	tyounen[292].waittime = 480;
	tyounen[293].interval = 494;
 800abe8:	f603 1428 	addw	r4, r3, #2344	; 0x928
	tyounen[291].waittime = 120;
 800abec:	f8a3 891c 	strh.w	r8, [r3, #2332]	; 0x91c
	tyounen[293].interval = 494;
 800abf0:	f8c4 9000 	str.w	r9, [r4]
	tyounen[293].waittime = 240;
	tyounen[294].interval = 370;
 800abf4:	f503 6413 	add.w	r4, r3, #2352	; 0x930
	tyounen[292].waittime = 480;
 800abf8:	f8a3 6924 	strh.w	r6, [r3, #2340]	; 0x924
	tyounen[294].interval = 370;
 800abfc:	6022      	str	r2, [r4, #0]
	tyounen[294].waittime = 240;
	tyounen[295].interval = 370;
 800abfe:	f603 1438 	addw	r4, r3, #2360	; 0x938
	tyounen[293].waittime = 240;
 800ac02:	f8a3 592c 	strh.w	r5, [r3, #2348]	; 0x92c
	tyounen[295].interval = 370;
 800ac06:	6022      	str	r2, [r4, #0]
	tyounen[295].waittime = 480;
	tyounen[296].interval = 440;
 800ac08:	f503 6414 	add.w	r4, r3, #2368	; 0x940
	tyounen[294].waittime = 240;
 800ac0c:	f8a3 5934 	strh.w	r5, [r3, #2356]	; 0x934
	tyounen[295].waittime = 480;
 800ac10:	f8a3 693c 	strh.w	r6, [r3, #2364]	; 0x93c
	tyounen[296].interval = 440;
 800ac14:	f8c4 a000 	str.w	sl, [r4]
	tyounen[296].waittime = 480;
	tyounen[297].interval = 330;
 800ac18:	f603 1448 	addw	r4, r3, #2376	; 0x948
	tyounen[296].waittime = 480;
 800ac1c:	f8a3 6944 	strh.w	r6, [r3, #2372]	; 0x944
	tyounen[297].interval = 330;
 800ac20:	6020      	str	r0, [r4, #0]
	tyounen[297].waittime = 480;
	tyounen[298].interval = 370;
 800ac22:	f503 6415 	add.w	r4, r3, #2384	; 0x950
	tyounen[297].waittime = 480;
 800ac26:	f8a3 694c 	strh.w	r6, [r3, #2380]	; 0x94c
	tyounen[298].interval = 370;
 800ac2a:	6022      	str	r2, [r4, #0]
	tyounen[298].waittime = 240;
	tyounen[299].interval = 330;
 800ac2c:	f603 1458 	addw	r4, r3, #2392	; 0x958
	tyounen[298].waittime = 240;
 800ac30:	f8a3 5954 	strh.w	r5, [r3, #2388]	; 0x954
	tyounen[299].interval = 330;
 800ac34:	6020      	str	r0, [r4, #0]
	tyounen[299].waittime = 480;
	tyounen[300].interval = 294;
 800ac36:	f503 6416 	add.w	r4, r3, #2400	; 0x960
	tyounen[299].waittime = 480;
 800ac3a:	f8a3 695c 	strh.w	r6, [r3, #2396]	; 0x95c
	tyounen[300].interval = 294;
 800ac3e:	6021      	str	r1, [r4, #0]
	tyounen[300].waittime = 240;
	tyounen[301].interval = 370;
 800ac40:	f603 1468 	addw	r4, r3, #2408	; 0x968
	tyounen[300].waittime = 240;
 800ac44:	f8a3 5964 	strh.w	r5, [r3, #2404]	; 0x964
	tyounen[301].interval = 370;
 800ac48:	6022      	str	r2, [r4, #0]
	tyounen[301].waittime = 480;
	tyounen[302].interval = 370;
 800ac4a:	f503 6417 	add.w	r4, r3, #2416	; 0x970
	tyounen[301].waittime = 480;
 800ac4e:	f8a3 696c 	strh.w	r6, [r3, #2412]	; 0x96c
	tyounen[302].interval = 370;
 800ac52:	6022      	str	r2, [r4, #0]
	tyounen[302].waittime = 480;
	tyounen[303].interval = 440;
 800ac54:	f603 1478 	addw	r4, r3, #2424	; 0x978
	tyounen[302].waittime = 480;
 800ac58:	f8a3 6974 	strh.w	r6, [r3, #2420]	; 0x974
	tyounen[303].interval = 440;
 800ac5c:	f8c4 a000 	str.w	sl, [r4]
	tyounen[303].waittime = 480;
	tyounen[304].interval = 494;
 800ac60:	f503 6418 	add.w	r4, r3, #2432	; 0x980
	tyounen[303].waittime = 480;
 800ac64:	f8a3 697c 	strh.w	r6, [r3, #2428]	; 0x97c
	tyounen[304].interval = 494;
 800ac68:	f8c4 9000 	str.w	r9, [r4]
	tyounen[304].waittime = 480;
	tyounen[305].interval = 587;
 800ac6c:	f603 1488 	addw	r4, r3, #2440	; 0x988
 800ac70:	edc4 7a00 	vstr	s15, [r4]
	tyounen[305].waittime = 480;
	tyounen[306].interval = 440;
 800ac74:	f503 6419 	add.w	r4, r3, #2448	; 0x990
	tyounen[304].waittime = 480;
 800ac78:	f8a3 6984 	strh.w	r6, [r3, #2436]	; 0x984
	tyounen[306].interval = 440;
 800ac7c:	f8c4 a000 	str.w	sl, [r4]
	tyounen[306].waittime = 480;
	tyounen[307].interval = 494;
 800ac80:	f603 1498 	addw	r4, r3, #2456	; 0x998
	tyounen[305].waittime = 480;
 800ac84:	f8a3 698c 	strh.w	r6, [r3, #2444]	; 0x98c
	tyounen[307].interval = 494;
 800ac88:	f8c4 9000 	str.w	r9, [r4]
	tyounen[307].waittime = 480;
	tyounen[308].interval = 370;
 800ac8c:	f503 641a 	add.w	r4, r3, #2464	; 0x9a0
	tyounen[306].waittime = 480;
 800ac90:	f8a3 6994 	strh.w	r6, [r3, #2452]	; 0x994
	tyounen[308].interval = 370;
 800ac94:	6022      	str	r2, [r4, #0]
	tyounen[308].waittime = 480;
	tyounen[309].interval = 330;
 800ac96:	f603 14a8 	addw	r4, r3, #2472	; 0x9a8
	tyounen[307].waittime = 480;
 800ac9a:	f8a3 699c 	strh.w	r6, [r3, #2460]	; 0x99c
	tyounen[309].interval = 330;
 800ac9e:	6020      	str	r0, [r4, #0]
	tyounen[309].waittime = 480;
	tyounen[310].interval = 294;
 800aca0:	f503 641b 	add.w	r4, r3, #2480	; 0x9b0
	tyounen[308].waittime = 480;
 800aca4:	f8a3 69a4 	strh.w	r6, [r3, #2468]	; 0x9a4
	tyounen[310].interval = 294;
 800aca8:	6021      	str	r1, [r4, #0]
	tyounen[310].waittime = 480;
	tyounen[311].interval = 330;
 800acaa:	f603 14b8 	addw	r4, r3, #2488	; 0x9b8
	tyounen[309].waittime = 480;
 800acae:	f8a3 69ac 	strh.w	r6, [r3, #2476]	; 0x9ac
	tyounen[311].interval = 330;
 800acb2:	6020      	str	r0, [r4, #0]
	tyounen[311].waittime = 480;
	tyounen[312].interval = 370;
 800acb4:	f503 641c 	add.w	r4, r3, #2496	; 0x9c0
	tyounen[310].waittime = 480;
 800acb8:	f8a3 69b4 	strh.w	r6, [r3, #2484]	; 0x9b4
	tyounen[312].interval = 370;
 800acbc:	6022      	str	r2, [r4, #0]
	tyounen[312].waittime = 480;
	tyounen[313].interval = 440;
 800acbe:	f603 14c8 	addw	r4, r3, #2504	; 0x9c8
	tyounen[311].waittime = 480;
 800acc2:	f8a3 69bc 	strh.w	r6, [r3, #2492]	; 0x9bc
	tyounen[312].waittime = 480;
 800acc6:	f8a3 69c4 	strh.w	r6, [r3, #2500]	; 0x9c4
	tyounen[313].interval = 440;
 800acca:	f8c4 a000 	str.w	sl, [r4]
	tyounen[313].waittime = 480;
	tyounen[314].interval = 370;
 800acce:	f503 641d 	add.w	r4, r3, #2512	; 0x9d0
	tyounen[313].waittime = 480;
 800acd2:	f8a3 69cc 	strh.w	r6, [r3, #2508]	; 0x9cc
	tyounen[314].interval = 370;
 800acd6:	6022      	str	r2, [r4, #0]
	tyounen[314].waittime = 480;
	tyounen[315].interval = 466;
 800acd8:	f603 14d8 	addw	r4, r3, #2520	; 0x9d8
 800acdc:	edc4 5a00 	vstr	s11, [r4]
	tyounen[315].waittime = 480;
	tyounen[316].interval = 370;
 800ace0:	f503 641e 	add.w	r4, r3, #2528	; 0x9e0
	tyounen[314].waittime = 480;
 800ace4:	f8a3 69d4 	strh.w	r6, [r3, #2516]	; 0x9d4
	tyounen[316].interval = 370;
 800ace8:	6022      	str	r2, [r4, #0]
	tyounen[316].waittime = 480;
	tyounen[317].interval = 440;
 800acea:	f603 14e8 	addw	r4, r3, #2536	; 0x9e8
	tyounen[315].waittime = 480;
 800acee:	f8a3 69dc 	strh.w	r6, [r3, #2524]	; 0x9dc
	tyounen[317].interval = 440;
 800acf2:	f8c4 a000 	str.w	sl, [r4]
	tyounen[317].waittime = 480;
	tyounen[318].interval = 494;
 800acf6:	f503 641f 	add.w	r4, r3, #2544	; 0x9f0
	tyounen[316].waittime = 480;
 800acfa:	f8a3 69e4 	strh.w	r6, [r3, #2532]	; 0x9e4
	tyounen[318].interval = 494;
 800acfe:	f8c4 9000 	str.w	r9, [r4]
	tyounen[318].waittime = 480;
	tyounen[319].interval = 370;
 800ad02:	f603 14f8 	addw	r4, r3, #2552	; 0x9f8
	tyounen[317].waittime = 480;
 800ad06:	f8a3 69ec 	strh.w	r6, [r3, #2540]	; 0x9ec
	tyounen[319].interval = 370;
 800ad0a:	6022      	str	r2, [r4, #0]
	tyounen[319].waittime = 240;
	tyounen[320].interval = 440;
 800ad0c:	f503 6420 	add.w	r4, r3, #2560	; 0xa00
	tyounen[318].waittime = 480;
 800ad10:	f8a3 69f4 	strh.w	r6, [r3, #2548]	; 0x9f4
	tyounen[320].interval = 440;
 800ad14:	f8c4 a000 	str.w	sl, [r4]
	tyounen[320].waittime = 240;
	tyounen[321].interval = 494;
 800ad18:	f603 2408 	addw	r4, r3, #2568	; 0xa08
	tyounen[319].waittime = 240;
 800ad1c:	f8a3 59fc 	strh.w	r5, [r3, #2556]	; 0x9fc
	tyounen[321].interval = 494;
 800ad20:	f8c4 9000 	str.w	r9, [r4]
	tyounen[321].waittime = 240;
	tyounen[322].interval = 494;
 800ad24:	f503 6421 	add.w	r4, r3, #2576	; 0xa10
	tyounen[320].waittime = 240;
 800ad28:	f8a3 5a04 	strh.w	r5, [r3, #2564]	; 0xa04
	tyounen[322].interval = 494;
 800ad2c:	f8c4 9000 	str.w	r9, [r4]
	tyounen[322].waittime = 120;
	tyounen[323].interval = 440;
 800ad30:	f603 2418 	addw	r4, r3, #2584	; 0xa18
	tyounen[321].waittime = 240;
 800ad34:	f8a3 5a0c 	strh.w	r5, [r3, #2572]	; 0xa0c
	tyounen[323].interval = 440;
 800ad38:	f8c4 a000 	str.w	sl, [r4]
	tyounen[323].waittime = 240;
	tyounen[324].interval = 370;
 800ad3c:	f503 6422 	add.w	r4, r3, #2592	; 0xa20
	tyounen[322].waittime = 120;
 800ad40:	f8a3 8a14 	strh.w	r8, [r3, #2580]	; 0xa14
	tyounen[324].interval = 370;
 800ad44:	6022      	str	r2, [r4, #0]
	tyounen[324].waittime = 240;
	tyounen[325].interval = 330;
 800ad46:	f603 2428 	addw	r4, r3, #2600	; 0xa28
	tyounen[323].waittime = 240;
 800ad4a:	f8a3 5a1c 	strh.w	r5, [r3, #2588]	; 0xa1c
	tyounen[325].interval = 330;
 800ad4e:	6020      	str	r0, [r4, #0]
	tyounen[325].waittime = 360;
	tyounen[326].interval = 294;
 800ad50:	f503 6423 	add.w	r4, r3, #2608	; 0xa30
	tyounen[324].waittime = 240;
 800ad54:	f8a3 5a24 	strh.w	r5, [r3, #2596]	; 0xa24
	tyounen[326].interval = 294;
 800ad58:	6021      	str	r1, [r4, #0]
	tyounen[326].waittime = 120;
	tyounen[327].interval = 330;
 800ad5a:	f603 2438 	addw	r4, r3, #2616	; 0xa38
	tyounen[325].waittime = 360;
 800ad5e:	f8a3 ea2c 	strh.w	lr, [r3, #2604]	; 0xa2c
	tyounen[327].interval = 330;
 800ad62:	6020      	str	r0, [r4, #0]
	tyounen[327].waittime = 240;
	tyounen[328].interval = 370;
 800ad64:	f503 6424 	add.w	r4, r3, #2624	; 0xa40
	tyounen[326].waittime = 120;
 800ad68:	f8a3 8a34 	strh.w	r8, [r3, #2612]	; 0xa34
	tyounen[328].interval = 370;
 800ad6c:	6022      	str	r2, [r4, #0]
	tyounen[328].waittime = 240;
	tyounen[329].interval = 294;
 800ad6e:	f603 2448 	addw	r4, r3, #2632	; 0xa48
	tyounen[327].waittime = 240;
 800ad72:	f8a3 5a3c 	strh.w	r5, [r3, #2620]	; 0xa3c
	tyounen[328].waittime = 240;
 800ad76:	f8a3 5a44 	strh.w	r5, [r3, #2628]	; 0xa44
	tyounen[329].interval = 294;
 800ad7a:	6021      	str	r1, [r4, #0]
	tyounen[329].waittime = 240;
	tyounen[330].interval = 247;
 800ad7c:	f503 6425 	add.w	r4, r3, #2640	; 0xa50
 800ad80:	ed84 7a00 	vstr	s14, [r4]
	tyounen[330].waittime = 120;
	tyounen[331].interval = 294;
 800ad84:	f603 2458 	addw	r4, r3, #2648	; 0xa58
	tyounen[329].waittime = 240;
 800ad88:	f8a3 5a4c 	strh.w	r5, [r3, #2636]	; 0xa4c
	tyounen[331].interval = 294;
 800ad8c:	6021      	str	r1, [r4, #0]
	tyounen[331].waittime = 240;
	tyounen[332].interval = 330;
 800ad8e:	f503 6426 	add.w	r4, r3, #2656	; 0xa60
	tyounen[330].waittime = 120;
 800ad92:	f8a3 8a54 	strh.w	r8, [r3, #2644]	; 0xa54
	tyounen[332].interval = 330;
 800ad96:	6020      	str	r0, [r4, #0]
	tyounen[332].waittime = 480;
	tyounen[333].interval = 330;
 800ad98:	f603 2468 	addw	r4, r3, #2664	; 0xa68
	tyounen[331].waittime = 240;
 800ad9c:	f8a3 5a5c 	strh.w	r5, [r3, #2652]	; 0xa5c
	tyounen[333].interval = 330;
 800ada0:	6020      	str	r0, [r4, #0]
	tyounen[333].waittime = 120;
	tyounen[334].interval = 370;
 800ada2:	f503 6427 	add.w	r4, r3, #2672	; 0xa70
	tyounen[332].waittime = 480;
 800ada6:	f8a3 6a64 	strh.w	r6, [r3, #2660]	; 0xa64
	tyounen[334].interval = 370;
 800adaa:	6022      	str	r2, [r4, #0]
	tyounen[334].waittime = 240;
	tyounen[335].interval = 440;
 800adac:	f603 2478 	addw	r4, r3, #2680	; 0xa78
	tyounen[333].waittime = 120;
 800adb0:	f8a3 8a6c 	strh.w	r8, [r3, #2668]	; 0xa6c
	tyounen[335].interval = 440;
 800adb4:	f8c4 a000 	str.w	sl, [r4]
	tyounen[335].waittime = 120;
	tyounen[336].interval = 370;
 800adb8:	f503 6428 	add.w	r4, r3, #2688	; 0xa80
	tyounen[334].waittime = 240;
 800adbc:	f8a3 5a74 	strh.w	r5, [r3, #2676]	; 0xa74
	tyounen[336].interval = 370;
 800adc0:	6022      	str	r2, [r4, #0]
	tyounen[336].waittime = 80;
	tyounen[337].interval = 440;
 800adc2:	f603 2488 	addw	r4, r3, #2696	; 0xa88
	tyounen[335].waittime = 120;
 800adc6:	f8a3 8a7c 	strh.w	r8, [r3, #2684]	; 0xa7c
	tyounen[337].interval = 440;
 800adca:	f8c4 a000 	str.w	sl, [r4]
	tyounen[337].waittime = 80;
	tyounen[338].interval = 370;
 800adce:	f503 6429 	add.w	r4, r3, #2704	; 0xa90
	tyounen[336].waittime = 80;
 800add2:	f8a3 ca84 	strh.w	ip, [r3, #2692]	; 0xa84
	tyounen[338].interval = 370;
 800add6:	6022      	str	r2, [r4, #0]
	tyounen[338].waittime = 80;
	tyounen[339].interval = 330;
 800add8:	f603 2498 	addw	r4, r3, #2712	; 0xa98
	tyounen[337].waittime = 80;
 800addc:	f8a3 ca8c 	strh.w	ip, [r3, #2700]	; 0xa8c
	tyounen[339].interval = 330;
 800ade0:	6020      	str	r0, [r4, #0]
	tyounen[339].waittime = 240;
	tyounen[340].interval = 294;
 800ade2:	f503 642a 	add.w	r4, r3, #2720	; 0xaa0
	tyounen[338].waittime = 80;
 800ade6:	f8a3 ca94 	strh.w	ip, [r3, #2708]	; 0xa94
	tyounen[340].interval = 294;
 800adea:	6021      	str	r1, [r4, #0]
	tyounen[340].waittime = 240;
	tyounen[341].interval = 330;
 800adec:	f603 24a8 	addw	r4, r3, #2728	; 0xaa8
	tyounen[339].waittime = 240;
 800adf0:	f8a3 5a9c 	strh.w	r5, [r3, #2716]	; 0xa9c
	tyounen[341].interval = 330;
 800adf4:	6020      	str	r0, [r4, #0]
	tyounen[341].waittime = 480;
	tyounen[342].interval = 330;
 800adf6:	f503 642b 	add.w	r4, r3, #2736	; 0xab0
	tyounen[340].waittime = 240;
 800adfa:	f8a3 5aa4 	strh.w	r5, [r3, #2724]	; 0xaa4
	tyounen[342].interval = 330;
 800adfe:	6020      	str	r0, [r4, #0]
	tyounen[342].waittime = 120;
	tyounen[343].interval = 294;
 800ae00:	f603 24b8 	addw	r4, r3, #2744	; 0xab8
	tyounen[341].waittime = 480;
 800ae04:	f8a3 6aac 	strh.w	r6, [r3, #2732]	; 0xaac
	tyounen[343].interval = 294;
 800ae08:	6021      	str	r1, [r4, #0]
	tyounen[343].waittime = 120;
	tyounen[344].interval = 370;
 800ae0a:	f503 642c 	add.w	r4, r3, #2752	; 0xac0
	tyounen[342].waittime = 120;
 800ae0e:	f8a3 8ab4 	strh.w	r8, [r3, #2740]	; 0xab4
	tyounen[344].interval = 370;
 800ae12:	6022      	str	r2, [r4, #0]
	tyounen[344].waittime = 360;
	tyounen[345].interval = 370;
 800ae14:	f603 24c8 	addw	r4, r3, #2760	; 0xac8
	tyounen[343].waittime = 120;
 800ae18:	f8a3 8abc 	strh.w	r8, [r3, #2748]	; 0xabc
	tyounen[345].interval = 370;
 800ae1c:	6022      	str	r2, [r4, #0]
	tyounen[345].waittime = 240;
	tyounen[346].interval = 440;
 800ae1e:	f503 642d 	add.w	r4, r3, #2768	; 0xad0
	tyounen[344].waittime = 360;
 800ae22:	f8a3 eac4 	strh.w	lr, [r3, #2756]	; 0xac4
	tyounen[345].waittime = 240;
 800ae26:	f8a3 5acc 	strh.w	r5, [r3, #2764]	; 0xacc
	tyounen[346].interval = 440;
 800ae2a:	f8c4 a000 	str.w	sl, [r4]
	tyounen[346].waittime = 240;
	tyounen[347].interval = 494;
 800ae2e:	f603 24d8 	addw	r4, r3, #2776	; 0xad8
	tyounen[358].waittime = 240;
	tyounen[359].interval = 587;
	tyounen[359].waittime = 240;
	tyounen[360].interval = 659;
	tyounen[360].waittime = 240;
	tyounen[361].interval = 659;
 800ae32:	f603 3748 	addw	r7, r3, #2888	; 0xb48
	tyounen[347].interval = 494;
 800ae36:	f8c4 9000 	str.w	r9, [r4]
	tyounen[348].interval = 370;
 800ae3a:	f503 642e 	add.w	r4, r3, #2784	; 0xae0
	tyounen[361].interval = 659;
 800ae3e:	f8c7 b000 	str.w	fp, [r7]
	tyounen[348].interval = 370;
 800ae42:	6022      	str	r2, [r4, #0]
	tyounen[349].interval = 440;
 800ae44:	f603 24e8 	addw	r4, r3, #2792	; 0xae8
	tyounen[361].waittime = 120;
	tyounen[362].interval = 587;
 800ae48:	f503 6735 	add.w	r7, r3, #2896	; 0xb50
	tyounen[349].interval = 440;
 800ae4c:	f8c4 a000 	str.w	sl, [r4]
	tyounen[350].interval = 494;
 800ae50:	f503 642f 	add.w	r4, r3, #2800	; 0xaf0
	tyounen[346].waittime = 240;
 800ae54:	f8a3 5ad4 	strh.w	r5, [r3, #2772]	; 0xad4
	tyounen[350].interval = 494;
 800ae58:	f8c4 9000 	str.w	r9, [r4]
	tyounen[351].interval = 494;
 800ae5c:	f603 24f8 	addw	r4, r3, #2808	; 0xaf8
	tyounen[347].waittime = 480;
 800ae60:	f8a3 6adc 	strh.w	r6, [r3, #2780]	; 0xadc
	tyounen[351].interval = 494;
 800ae64:	f8c4 9000 	str.w	r9, [r4]
	tyounen[352].interval = 740;
 800ae68:	f503 6430 	add.w	r4, r3, #2816	; 0xb00
 800ae6c:	edc4 6a00 	vstr	s13, [r4]
	tyounen[353].interval = 659;
 800ae70:	f603 3408 	addw	r4, r3, #2824	; 0xb08
	tyounen[348].waittime = 240;
 800ae74:	f8a3 5ae4 	strh.w	r5, [r3, #2788]	; 0xae4
	tyounen[353].interval = 659;
 800ae78:	f8c4 b000 	str.w	fp, [r4]
	tyounen[354].interval = 740;
 800ae7c:	f503 6431 	add.w	r4, r3, #2832	; 0xb10
 800ae80:	edc4 6a00 	vstr	s13, [r4]
	tyounen[355].interval = 659;
 800ae84:	f603 3418 	addw	r4, r3, #2840	; 0xb18
	tyounen[349].waittime = 240;
 800ae88:	f8a3 5aec 	strh.w	r5, [r3, #2796]	; 0xaec
	tyounen[355].interval = 659;
 800ae8c:	f8c4 b000 	str.w	fp, [r4]
	tyounen[356].interval = 587;
 800ae90:	f503 6432 	add.w	r4, r3, #2848	; 0xb20
 800ae94:	edc4 7a00 	vstr	s15, [r4]
	tyounen[357].interval = 494;
 800ae98:	f603 3428 	addw	r4, r3, #2856	; 0xb28
	tyounen[350].waittime = 240;
 800ae9c:	f8a3 5af4 	strh.w	r5, [r3, #2804]	; 0xaf4
	tyounen[357].interval = 494;
 800aea0:	f8c4 9000 	str.w	r9, [r4]
	tyounen[358].interval = 494;
 800aea4:	f503 6433 	add.w	r4, r3, #2864	; 0xb30
	tyounen[351].waittime = 240;
 800aea8:	f8a3 5afc 	strh.w	r5, [r3, #2812]	; 0xafc
	tyounen[358].interval = 494;
 800aeac:	f8c4 9000 	str.w	r9, [r4]
	tyounen[359].interval = 587;
 800aeb0:	f603 3438 	addw	r4, r3, #2872	; 0xb38
 800aeb4:	edc4 7a00 	vstr	s15, [r4]
	tyounen[360].interval = 659;
 800aeb8:	f503 6434 	add.w	r4, r3, #2880	; 0xb40
	tyounen[352].waittime = 240;
 800aebc:	f8a3 5b04 	strh.w	r5, [r3, #2820]	; 0xb04
	tyounen[353].waittime = 120;
 800aec0:	f8a3 8b0c 	strh.w	r8, [r3, #2828]	; 0xb0c
	tyounen[354].waittime = 240;
 800aec4:	f8a3 5b14 	strh.w	r5, [r3, #2836]	; 0xb14
	tyounen[355].waittime = 240;
 800aec8:	f8a3 5b1c 	strh.w	r5, [r3, #2844]	; 0xb1c
	tyounen[356].waittime = 240;
 800aecc:	f8a3 5b24 	strh.w	r5, [r3, #2852]	; 0xb24
	tyounen[357].waittime = 360;
 800aed0:	f8a3 eb2c 	strh.w	lr, [r3, #2860]	; 0xb2c
	tyounen[358].waittime = 240;
 800aed4:	f8a3 5b34 	strh.w	r5, [r3, #2868]	; 0xb34
	tyounen[359].waittime = 240;
 800aed8:	f8a3 5b3c 	strh.w	r5, [r3, #2876]	; 0xb3c
	tyounen[360].waittime = 240;
 800aedc:	f8a3 5b44 	strh.w	r5, [r3, #2884]	; 0xb44
	tyounen[361].waittime = 120;
 800aee0:	f8a3 8b4c 	strh.w	r8, [r3, #2892]	; 0xb4c
	tyounen[360].interval = 659;
 800aee4:	f8c4 b000 	str.w	fp, [r4]
	tyounen[362].interval = 587;
 800aee8:	edc7 7a00 	vstr	s15, [r7]
	tyounen[362].waittime = 120;
	tyounen[363].interval = 659;
 800aeec:	f603 3758 	addw	r7, r3, #2904	; 0xb58
	tyounen[362].waittime = 120;
 800aef0:	f8a3 8b54 	strh.w	r8, [r3, #2900]	; 0xb54
	tyounen[363].interval = 659;
 800aef4:	f8c7 b000 	str.w	fp, [r7]
	tyounen[363].waittime = 240;
	tyounen[364].interval = 659;
 800aef8:	f503 6736 	add.w	r7, r3, #2912	; 0xb60
	tyounen[363].waittime = 240;
 800aefc:	f8a3 5b5c 	strh.w	r5, [r3, #2908]	; 0xb5c
	tyounen[364].interval = 659;
 800af00:	f8c7 b000 	str.w	fp, [r7]
	tyounen[364].waittime = 120;
	tyounen[365].interval = 587;
 800af04:	f603 3768 	addw	r7, r3, #2920	; 0xb68
 800af08:	edc7 7a00 	vstr	s15, [r7]
	tyounen[365].waittime = 120;
	tyounen[366].interval = 659;
 800af0c:	f503 6737 	add.w	r7, r3, #2928	; 0xb70
	tyounen[364].waittime = 120;
 800af10:	f8a3 8b64 	strh.w	r8, [r3, #2916]	; 0xb64
	tyounen[366].interval = 659;
 800af14:	f8c7 b000 	str.w	fp, [r7]
	tyounen[366].waittime = 240;
	tyounen[367].interval = 659;
 800af18:	f603 3778 	addw	r7, r3, #2936	; 0xb78
	tyounen[365].waittime = 120;
 800af1c:	f8a3 8b6c 	strh.w	r8, [r3, #2924]	; 0xb6c
	tyounen[367].interval = 659;
 800af20:	f8c7 b000 	str.w	fp, [r7]
	tyounen[367].waittime = 120;
	tyounen[368].interval = 587;
 800af24:	f503 6738 	add.w	r7, r3, #2944	; 0xb80
 800af28:	edc7 7a00 	vstr	s15, [r7]
	tyounen[368].waittime = 120;
	tyounen[369].interval = 659;
 800af2c:	f603 3788 	addw	r7, r3, #2952	; 0xb88
	tyounen[366].waittime = 240;
 800af30:	f8a3 5b74 	strh.w	r5, [r3, #2932]	; 0xb74
	tyounen[369].interval = 659;
 800af34:	f8c7 b000 	str.w	fp, [r7]
	tyounen[369].waittime = 240;
	tyounen[370].interval = 659;
 800af38:	f503 6739 	add.w	r7, r3, #2960	; 0xb90
	tyounen[367].waittime = 120;
 800af3c:	f8a3 8b7c 	strh.w	r8, [r3, #2940]	; 0xb7c
	tyounen[370].interval = 659;
 800af40:	f8c7 b000 	str.w	fp, [r7]
	tyounen[370].waittime = 120;
	tyounen[371].interval = 587;
 800af44:	f603 3798 	addw	r7, r3, #2968	; 0xb98
 800af48:	edc7 7a00 	vstr	s15, [r7]
	tyounen[371].waittime = 120;
	tyounen[372].interval = 494;
 800af4c:	f503 673a 	add.w	r7, r3, #2976	; 0xba0
	tyounen[368].waittime = 120;
 800af50:	f8a3 8b84 	strh.w	r8, [r3, #2948]	; 0xb84
	tyounen[372].interval = 494;
 800af54:	f8c7 9000 	str.w	r9, [r7]
	tyounen[372].waittime = 240;
	tyounen[373].interval = 587;
 800af58:	f603 37a8 	addw	r7, r3, #2984	; 0xba8
 800af5c:	edc7 7a00 	vstr	s15, [r7]
	tyounen[373].waittime = 240;
	tyounen[374].interval = 494;
 800af60:	f503 673b 	add.w	r7, r3, #2992	; 0xbb0
	tyounen[369].waittime = 240;
 800af64:	f8a3 5b8c 	strh.w	r5, [r3, #2956]	; 0xb8c
	tyounen[374].interval = 494;
 800af68:	f8c7 9000 	str.w	r9, [r7]
	tyounen[374].waittime = 240;
	tyounen[375].interval = 440;
 800af6c:	f603 37b8 	addw	r7, r3, #3000	; 0xbb8
	tyounen[370].waittime = 120;
 800af70:	f8a3 8b94 	strh.w	r8, [r3, #2964]	; 0xb94
	tyounen[375].interval = 440;
 800af74:	f8c7 a000 	str.w	sl, [r7]
	tyounen[375].waittime = 240;
	tyounen[376].interval = 494;
 800af78:	f503 673c 	add.w	r7, r3, #3008	; 0xbc0
	tyounen[371].waittime = 120;
 800af7c:	f8a3 8b9c 	strh.w	r8, [r3, #2972]	; 0xb9c
	tyounen[376].interval = 494;
 800af80:	f8c7 9000 	str.w	r9, [r7]
	tyounen[376].waittime = 240;
	tyounen[377].interval = 370;
 800af84:	f603 37c8 	addw	r7, r3, #3016	; 0xbc8
	tyounen[372].waittime = 240;
 800af88:	f8a3 5ba4 	strh.w	r5, [r3, #2980]	; 0xba4
	tyounen[377].interval = 370;
 800af8c:	603a      	str	r2, [r7, #0]
	tyounen[377].waittime = 240;
	tyounen[378].interval = 440;
 800af8e:	f503 673d 	add.w	r7, r3, #3024	; 0xbd0
	tyounen[373].waittime = 240;
 800af92:	f8a3 5bac 	strh.w	r5, [r3, #2988]	; 0xbac
	tyounen[374].waittime = 240;
 800af96:	f8a3 5bb4 	strh.w	r5, [r3, #2996]	; 0xbb4
	tyounen[375].waittime = 240;
 800af9a:	f8a3 5bbc 	strh.w	r5, [r3, #3004]	; 0xbbc
	tyounen[376].waittime = 240;
 800af9e:	f8a3 5bc4 	strh.w	r5, [r3, #3012]	; 0xbc4
	tyounen[377].waittime = 240;
 800afa2:	f8a3 5bcc 	strh.w	r5, [r3, #3020]	; 0xbcc
	tyounen[378].interval = 440;
 800afa6:	f8c7 a000 	str.w	sl, [r7]
	tyounen[378].waittime = 240;
 800afaa:	f8a3 5bd4 	strh.w	r5, [r3, #3028]	; 0xbd4
	tyounen[379].interval = 494;
	tyounen[379].waittime = 480;
 800afae:	f8a3 6bdc 	strh.w	r6, [r3, #3036]	; 0xbdc
	tyounen[380].interval = 370;
 800afb2:	f503 663e 	add.w	r6, r3, #3040	; 0xbe0
	tyounen[379].interval = 494;
 800afb6:	f603 37d8 	addw	r7, r3, #3032	; 0xbd8
	tyounen[380].interval = 370;
 800afba:	6032      	str	r2, [r6, #0]
	tyounen[380].waittime = 240;
	tyounen[381].interval = 440;
 800afbc:	f603 36e8 	addw	r6, r3, #3048	; 0xbe8
	tyounen[380].waittime = 240;
 800afc0:	f8a3 5be4 	strh.w	r5, [r3, #3044]	; 0xbe4
	tyounen[381].interval = 440;
 800afc4:	f8c6 a000 	str.w	sl, [r6]
	tyounen[381].waittime = 240;
	tyounen[382].interval = 494;
 800afc8:	f503 663f 	add.w	r6, r3, #3056	; 0xbf0
	tyounen[381].waittime = 240;
 800afcc:	f8a3 5bec 	strh.w	r5, [r3, #3052]	; 0xbec
	tyounen[382].interval = 494;
 800afd0:	f8c6 9000 	str.w	r9, [r6]
	tyounen[382].waittime = 240;
	tyounen[383].interval = 494;
 800afd4:	f603 36f8 	addw	r6, r3, #3064	; 0xbf8
	tyounen[382].waittime = 240;
 800afd8:	f8a3 5bf4 	strh.w	r5, [r3, #3060]	; 0xbf4
	tyounen[383].interval = 494;
 800afdc:	f8c6 9000 	str.w	r9, [r6]
	tyounen[383].waittime = 120;
	tyounen[384].interval = 440;
 800afe0:	f503 6640 	add.w	r6, r3, #3072	; 0xc00
	tyounen[383].waittime = 120;
 800afe4:	f8a3 8bfc 	strh.w	r8, [r3, #3068]	; 0xbfc
	tyounen[384].interval = 440;
 800afe8:	f8c6 a000 	str.w	sl, [r6]
	tyounen[384].waittime = 240;
	tyounen[385].interval = 370;
 800afec:	f603 4608 	addw	r6, r3, #3080	; 0xc08
	tyounen[384].waittime = 240;
 800aff0:	f8a3 5c04 	strh.w	r5, [r3, #3076]	; 0xc04
	tyounen[385].interval = 370;
 800aff4:	6032      	str	r2, [r6, #0]
	tyounen[385].waittime = 240;
	tyounen[386].interval = 330;
 800aff6:	f503 6641 	add.w	r6, r3, #3088	; 0xc10
	tyounen[385].waittime = 240;
 800affa:	f8a3 5c0c 	strh.w	r5, [r3, #3084]	; 0xc0c
	tyounen[386].interval = 330;
 800affe:	6030      	str	r0, [r6, #0]
	tyounen[386].waittime = 360;
	tyounen[387].interval = 294;
 800b000:	f603 4618 	addw	r6, r3, #3096	; 0xc18
	tyounen[386].waittime = 360;
 800b004:	f8a3 ec14 	strh.w	lr, [r3, #3092]	; 0xc14
	tyounen[387].interval = 294;
 800b008:	6031      	str	r1, [r6, #0]
	tyounen[387].waittime = 120;
	tyounen[388].interval = 330;
 800b00a:	f503 6642 	add.w	r6, r3, #3104	; 0xc20
	tyounen[387].waittime = 120;
 800b00e:	f8a3 8c1c 	strh.w	r8, [r3, #3100]	; 0xc1c
	tyounen[388].interval = 330;
 800b012:	6030      	str	r0, [r6, #0]
	tyounen[388].waittime = 240;
	tyounen[389].interval = 370;
 800b014:	f603 4028 	addw	r0, r3, #3112	; 0xc28
	tyounen[388].waittime = 240;
 800b018:	f8a3 5c24 	strh.w	r5, [r3, #3108]	; 0xc24
	tyounen[389].interval = 370;
 800b01c:	6002      	str	r2, [r0, #0]
	tyounen[389].waittime = 240;
	tyounen[390].interval = 294;
 800b01e:	f503 6243 	add.w	r2, r3, #3120	; 0xc30
	tyounen[389].waittime = 240;
 800b022:	f8a3 5c2c 	strh.w	r5, [r3, #3116]	; 0xc2c
	tyounen[390].waittime = 240;
 800b026:	f8a3 5c34 	strh.w	r5, [r3, #3124]	; 0xc34
	tyounen[391].interval = 247;
	tyounen[391].waittime = 240;
 800b02a:	f8a3 5c3c 	strh.w	r5, [r3, #3132]	; 0xc3c
	tyounen[390].interval = 294;
 800b02e:	6011      	str	r1, [r2, #0]
	tyounen[391].interval = 247;
 800b030:	f603 4238 	addw	r2, r3, #3128	; 0xc38
	tyounen[392].interval = 294;
 800b034:	f5a4 6334 	sub.w	r3, r4, #2880	; 0xb40
	tyounen[392].waittime = 240;
	tyounen[393].interval = 330;
 800b038:	4ef0      	ldr	r6, [pc, #960]	; (800b3fc <inputtyounen+0x13e4>)
	tyounen[391].interval = 247;
 800b03a:	ed82 7a00 	vstr	s14, [r2]
	tyounen[393].waittime = 480;
 800b03e:	f44f 78f0 	mov.w	r8, #480	; 0x1e0
	tyounen[391].waittime = 240;
 800b042:	462a      	mov	r2, r5
	tyounen[392].interval = 294;
 800b044:	ee07 1a90 	vmov	s15, r1
 800b048:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
	tyounen[392].waittime = 240;
 800b04c:	f8a3 5c44 	strh.w	r5, [r3, #3140]	; 0xc44
	tyounen[394].interval = 330;
	tyounen[394].waittime = 120;
 800b050:	2178      	movs	r1, #120	; 0x78
	tyounen[395].interval = 370;
 800b052:	4deb      	ldr	r5, [pc, #940]	; (800b400 <inputtyounen+0x13e8>)
	tyounen[412].waittime = 240;
	tyounen[413].interval = 740;
	tyounen[413].waittime = 240;
	tyounen[414].interval = 659;
	tyounen[414].waittime = 240;
	tyounen[415].interval = 587;
 800b054:	f8df e3b4 	ldr.w	lr, [pc, #948]	; 800b40c <inputtyounen+0x13f4>
	tyounen[379].interval = 494;
 800b058:	f8c7 9000 	str.w	r9, [r7]
	tyounen[396].interval = 440;
 800b05c:	46d4      	mov	ip, sl
	tyounen[393].interval = 330;
 800b05e:	f8c4 6108 	str.w	r6, [r4, #264]	; 0x108
	tyounen[394].interval = 330;
 800b062:	f8c4 6110 	str.w	r6, [r4, #272]	; 0x110
	tyounen[393].waittime = 480;
 800b066:	f8a3 8c4c 	strh.w	r8, [r3, #3148]	; 0xc4c
	tyounen[394].waittime = 120;
 800b06a:	f8a3 1c54 	strh.w	r1, [r3, #3156]	; 0xc54
	tyounen[395].interval = 370;
 800b06e:	f8c4 5118 	str.w	r5, [r4, #280]	; 0x118
	tyounen[396].interval = 440;
 800b072:	f8c4 a120 	str.w	sl, [r4, #288]	; 0x120
	tyounen[405].interval = 440;
 800b076:	f8c4 a168 	str.w	sl, [r4, #360]	; 0x168
	tyounen[408].interval = 440;
 800b07a:	f8c4 a180 	str.w	sl, [r4, #384]	; 0x180
	tyounen[415].waittime = 240;
	tyounen[416].interval = 494;
	tyounen[416].waittime = 360;
 800b07e:	f44f 7ab4 	mov.w	sl, #360	; 0x168
	tyounen[412].interval = 659;
 800b082:	4658      	mov	r0, fp
	tyounen[406].interval = 494;
 800b084:	464f      	mov	r7, r9
	tyounen[397].interval = 370;
 800b086:	f8c4 5128 	str.w	r5, [r4, #296]	; 0x128
	tyounen[398].interval = 330;
 800b08a:	f8c4 6130 	str.w	r6, [r4, #304]	; 0x130
	tyounen[400].interval = 330;
 800b08e:	f8c4 6140 	str.w	r6, [r4, #320]	; 0x140
	tyounen[401].interval = 330;
 800b092:	f8c4 6148 	str.w	r6, [r4, #328]	; 0x148
	tyounen[403].interval = 370;
 800b096:	f8c4 5158 	str.w	r5, [r4, #344]	; 0x158
	tyounen[404].interval = 370;
 800b09a:	f8c4 5160 	str.w	r5, [r4, #352]	; 0x160
	tyounen[406].interval = 494;
 800b09e:	f8c4 9170 	str.w	r9, [r4, #368]	; 0x170
	tyounen[407].interval = 370;
 800b0a2:	f8c4 5178 	str.w	r5, [r4, #376]	; 0x178
	tyounen[409].interval = 494;
 800b0a6:	f8c4 9188 	str.w	r9, [r4, #392]	; 0x188
	tyounen[410].interval = 494;
 800b0aa:	f8c4 9190 	str.w	r9, [r4, #400]	; 0x190
	tyounen[411].interval = 740;
 800b0ae:	edc4 6a66 	vstr	s13, [r4, #408]	; 0x198
	tyounen[395].waittime = 240;
 800b0b2:	f8a3 2c5c 	strh.w	r2, [r3, #3164]	; 0xc5c
	tyounen[396].waittime = 240;
 800b0b6:	f8a3 2c64 	strh.w	r2, [r3, #3172]	; 0xc64
	tyounen[397].waittime = 240;
 800b0ba:	f8a3 2c6c 	strh.w	r2, [r3, #3180]	; 0xc6c
	tyounen[398].waittime = 240;
 800b0be:	f8a3 2c74 	strh.w	r2, [r3, #3188]	; 0xc74
	tyounen[399].interval = 294;
 800b0c2:	edc4 7a4e 	vstr	s15, [r4, #312]	; 0x138
	tyounen[399].waittime = 240;
 800b0c6:	f8a3 2c7c 	strh.w	r2, [r3, #3196]	; 0xc7c
	tyounen[400].waittime = 240;
 800b0ca:	f8a3 2c84 	strh.w	r2, [r3, #3204]	; 0xc84
	tyounen[401].waittime = 240;
 800b0ce:	f8a3 2c8c 	strh.w	r2, [r3, #3212]	; 0xc8c
	tyounen[402].interval = 294;
 800b0d2:	edc4 7a54 	vstr	s15, [r4, #336]	; 0x150
	tyounen[402].waittime = 240;
 800b0d6:	f8a3 2c94 	strh.w	r2, [r3, #3220]	; 0xc94
	tyounen[403].waittime = 240;
 800b0da:	f8a3 2c9c 	strh.w	r2, [r3, #3228]	; 0xc9c
	tyounen[404].waittime = 240;
 800b0de:	f8a3 2ca4 	strh.w	r2, [r3, #3236]	; 0xca4
	tyounen[405].waittime = 240;
 800b0e2:	f8a3 2cac 	strh.w	r2, [r3, #3244]	; 0xcac
	tyounen[406].waittime = 480;
 800b0e6:	f8a3 8cb4 	strh.w	r8, [r3, #3252]	; 0xcb4
	tyounen[407].waittime = 240;
 800b0ea:	f8a3 2cbc 	strh.w	r2, [r3, #3260]	; 0xcbc
	tyounen[408].waittime = 240;
 800b0ee:	f8a3 2cc4 	strh.w	r2, [r3, #3268]	; 0xcc4
	tyounen[409].waittime = 480;
 800b0f2:	f8a3 8ccc 	strh.w	r8, [r3, #3276]	; 0xccc
	tyounen[410].waittime = 240;
 800b0f6:	f8a3 2cd4 	strh.w	r2, [r3, #3284]	; 0xcd4
	tyounen[411].waittime = 240;
 800b0fa:	f8a3 2cdc 	strh.w	r2, [r3, #3292]	; 0xcdc
	tyounen[412].interval = 659;
 800b0fe:	f8c4 b1a0 	str.w	fp, [r4, #416]	; 0x1a0
	tyounen[413].interval = 740;
 800b102:	edc4 6a6a 	vstr	s13, [r4, #424]	; 0x1a8
	tyounen[414].interval = 659;
 800b106:	f8c4 b1b0 	str.w	fp, [r4, #432]	; 0x1b0
	tyounen[416].interval = 494;
 800b10a:	f8c4 91c0 	str.w	r9, [r4, #448]	; 0x1c0
	tyounen[417].interval = 494;
 800b10e:	f8c4 91c8 	str.w	r9, [r4, #456]	; 0x1c8
	tyounen[417].waittime = 240;
	tyounen[418].interval = 587;
	tyounen[418].waittime = 240;
	tyounen[419].interval = 659;
 800b112:	f8c4 b1d8 	str.w	fp, [r4, #472]	; 0x1d8
	tyounen[419].waittime = 240;
	tyounen[420].interval = 659;
 800b116:	f8c4 b1e0 	str.w	fp, [r4, #480]	; 0x1e0
	tyounen[420].waittime = 120;
	tyounen[421].interval = 587;
	tyounen[421].waittime = 120;
	tyounen[422].interval = 659;
 800b11a:	f8c4 b1f0 	str.w	fp, [r4, #496]	; 0x1f0
	tyounen[422].waittime = 240;
	tyounen[423].interval = 659;
 800b11e:	f8c4 b1f8 	str.w	fp, [r4, #504]	; 0x1f8
	tyounen[423].waittime = 120;
	tyounen[424].interval = 587;
	tyounen[424].waittime = 120;
	tyounen[425].interval = 659;
 800b122:	f8c4 b208 	str.w	fp, [r4, #520]	; 0x208
	tyounen[425].waittime = 240;
	tyounen[426].interval = 659;
 800b126:	f8c4 b210 	str.w	fp, [r4, #528]	; 0x210
	tyounen[412].waittime = 240;
 800b12a:	f8a3 2ce4 	strh.w	r2, [r3, #3300]	; 0xce4
	tyounen[413].waittime = 240;
 800b12e:	f8a3 2cec 	strh.w	r2, [r3, #3308]	; 0xcec
	tyounen[414].waittime = 240;
 800b132:	f8a3 2cf4 	strh.w	r2, [r3, #3316]	; 0xcf4
	tyounen[415].interval = 587;
 800b136:	f8c4 e1b8 	str.w	lr, [r4, #440]	; 0x1b8
	tyounen[415].waittime = 240;
 800b13a:	f8a3 2cfc 	strh.w	r2, [r3, #3324]	; 0xcfc
	tyounen[417].waittime = 240;
 800b13e:	f8a3 2d0c 	strh.w	r2, [r3, #3340]	; 0xd0c
	tyounen[418].interval = 587;
 800b142:	f8c4 e1d0 	str.w	lr, [r4, #464]	; 0x1d0
	tyounen[418].waittime = 240;
 800b146:	f8a3 2d14 	strh.w	r2, [r3, #3348]	; 0xd14
	tyounen[419].waittime = 240;
 800b14a:	f8a3 2d1c 	strh.w	r2, [r3, #3356]	; 0xd1c
	tyounen[420].waittime = 120;
 800b14e:	f8a3 1d24 	strh.w	r1, [r3, #3364]	; 0xd24
	tyounen[421].interval = 587;
 800b152:	f8c4 e1e8 	str.w	lr, [r4, #488]	; 0x1e8
	tyounen[421].waittime = 120;
 800b156:	f8a3 1d2c 	strh.w	r1, [r3, #3372]	; 0xd2c
	tyounen[422].waittime = 240;
 800b15a:	f8a3 2d34 	strh.w	r2, [r3, #3380]	; 0xd34
	tyounen[423].waittime = 120;
 800b15e:	f8a3 1d3c 	strh.w	r1, [r3, #3388]	; 0xd3c
	tyounen[424].interval = 587;
 800b162:	f8c4 e200 	str.w	lr, [r4, #512]	; 0x200
	tyounen[424].waittime = 120;
 800b166:	f8a3 1d44 	strh.w	r1, [r3, #3396]	; 0xd44
	tyounen[425].waittime = 240;
 800b16a:	f8a3 2d4c 	strh.w	r2, [r3, #3404]	; 0xd4c
	tyounen[426].waittime = 120;
 800b16e:	f8a3 1d54 	strh.w	r1, [r3, #3412]	; 0xd54
	tyounen[427].interval = 587;
 800b172:	f8c4 e218 	str.w	lr, [r4, #536]	; 0x218
	tyounen[427].waittime = 120;
 800b176:	f8a3 1d5c 	strh.w	r1, [r3, #3420]	; 0xd5c
	tyounen[416].waittime = 360;
 800b17a:	f8a3 ad04 	strh.w	sl, [r3, #3332]	; 0xd04
	tyounen[428].interval = 659;
 800b17e:	f8c4 b220 	str.w	fp, [r4, #544]	; 0x220
	tyounen[428].waittime = 240;
	tyounen[429].interval = 659;
 800b182:	f8c4 b228 	str.w	fp, [r4, #552]	; 0x228
	tyounen[429].waittime = 120;
	tyounen[430].interval = 587;
	tyounen[430].waittime = 120;
	tyounen[431].interval = 494;
 800b186:	f8c4 9238 	str.w	r9, [r4, #568]	; 0x238
	tyounen[431].waittime = 240;
	tyounen[432].interval = 587;
	tyounen[432].waittime = 240;
	tyounen[433].interval = 494;
 800b18a:	f8c4 9248 	str.w	r9, [r4, #584]	; 0x248
	tyounen[433].waittime = 240;
	tyounen[434].interval = 440;
	tyounen[434].waittime = 240;
	tyounen[435].interval = 494;
 800b18e:	f8c4 9258 	str.w	r9, [r4, #600]	; 0x258
	tyounen[435].waittime = 240;
	tyounen[436].interval = 494;
 800b192:	f8c4 9260 	str.w	r9, [r4, #608]	; 0x260
	tyounen[436].waittime = 480;
	tyounen[437].interval = 587;
	tyounen[437].waittime = 240;
	tyounen[438].interval = 494;
 800b196:	f8c4 9270 	str.w	r9, [r4, #624]	; 0x270
	tyounen[472].interval = 294;
	tyounen[472].waittime = 240;
	tyounen[473].interval = 294;
	tyounen[473].waittime = 480;
	tyounen[474].interval = 330;
	tyounen[474].waittime = 720;
 800b19a:	f44f 7b34 	mov.w	fp, #720	; 0x2d0
	tyounen[442].waittime = 80;
 800b19e:	f04f 0950 	mov.w	r9, #80	; 0x50
	tyounen[434].interval = 440;
 800b1a2:	f8c4 c250 	str.w	ip, [r4, #592]	; 0x250
	tyounen[439].interval = 440;
 800b1a6:	f8c4 c278 	str.w	ip, [r4, #632]	; 0x278
	tyounen[440].interval = 370;
 800b1aa:	f8c4 5280 	str.w	r5, [r4, #640]	; 0x280
	tyounen[441].interval = 330;
 800b1ae:	f8c4 6288 	str.w	r6, [r4, #648]	; 0x288
	tyounen[442].interval = 330;
 800b1b2:	f8c4 6290 	str.w	r6, [r4, #656]	; 0x290
	tyounen[443].interval = 370;
 800b1b6:	f8c4 5298 	str.w	r5, [r4, #664]	; 0x298
	tyounen[444].interval = 330;
 800b1ba:	f8c4 62a0 	str.w	r6, [r4, #672]	; 0x2a0
	tyounen[462].interval = 247;
 800b1be:	ed9f 6a91 	vldr	s12, [pc, #580]	; 800b404 <inputtyounen+0x13ec>
	tyounen[428].waittime = 240;
 800b1c2:	f8a3 2d64 	strh.w	r2, [r3, #3428]	; 0xd64
	tyounen[429].waittime = 120;
 800b1c6:	f8a3 1d6c 	strh.w	r1, [r3, #3436]	; 0xd6c
	tyounen[430].interval = 587;
 800b1ca:	f8c4 e230 	str.w	lr, [r4, #560]	; 0x230
	tyounen[430].waittime = 120;
 800b1ce:	f8a3 1d74 	strh.w	r1, [r3, #3444]	; 0xd74
	tyounen[431].waittime = 240;
 800b1d2:	f8a3 2d7c 	strh.w	r2, [r3, #3452]	; 0xd7c
	tyounen[432].interval = 587;
 800b1d6:	f8c4 e240 	str.w	lr, [r4, #576]	; 0x240
	tyounen[432].waittime = 240;
 800b1da:	f8a3 2d84 	strh.w	r2, [r3, #3460]	; 0xd84
	tyounen[433].waittime = 240;
 800b1de:	f8a3 2d8c 	strh.w	r2, [r3, #3468]	; 0xd8c
	tyounen[434].waittime = 240;
 800b1e2:	f8a3 2d94 	strh.w	r2, [r3, #3476]	; 0xd94
	tyounen[435].waittime = 240;
 800b1e6:	f8a3 2d9c 	strh.w	r2, [r3, #3484]	; 0xd9c
	tyounen[436].waittime = 480;
 800b1ea:	f8a3 8da4 	strh.w	r8, [r3, #3492]	; 0xda4
	tyounen[437].interval = 587;
 800b1ee:	f8c4 e268 	str.w	lr, [r4, #616]	; 0x268
	tyounen[437].waittime = 240;
 800b1f2:	f8a3 2dac 	strh.w	r2, [r3, #3500]	; 0xdac
	tyounen[438].waittime = 480;
 800b1f6:	f8a3 8db4 	strh.w	r8, [r3, #3508]	; 0xdb4
	tyounen[439].waittime = 120;
 800b1fa:	f8a3 1dbc 	strh.w	r1, [r3, #3516]	; 0xdbc
	tyounen[440].waittime = 240;
 800b1fe:	f8a3 2dc4 	strh.w	r2, [r3, #3524]	; 0xdc4
	tyounen[441].waittime = 240;
 800b202:	f8a3 2dcc 	strh.w	r2, [r3, #3532]	; 0xdcc
	tyounen[442].waittime = 80;
 800b206:	f8a3 9dd4 	strh.w	r9, [r3, #3540]	; 0xdd4
	tyounen[443].waittime = 80;
 800b20a:	f8a3 9ddc 	strh.w	r9, [r3, #3548]	; 0xddc
	tyounen[444].waittime = 80;
 800b20e:	f8a3 9de4 	strh.w	r9, [r3, #3556]	; 0xde4
	tyounen[446].interval = 330;
 800b212:	f8c4 62b0 	str.w	r6, [r4, #688]	; 0x2b0
	tyounen[447].interval = 370;
 800b216:	f8c4 52b8 	str.w	r5, [r4, #696]	; 0x2b8
	tyounen[448].interval = 370;
 800b21a:	f8c4 52c0 	str.w	r5, [r4, #704]	; 0x2c0
	tyounen[449].interval = 370;
 800b21e:	f8c4 52c8 	str.w	r5, [r4, #712]	; 0x2c8
	tyounen[450].interval = 370;
 800b222:	f8c4 52d0 	str.w	r5, [r4, #720]	; 0x2d0
	tyounen[451].interval = 330;
 800b226:	f8c4 62d8 	str.w	r6, [r4, #728]	; 0x2d8
	tyounen[453].interval = 330;
 800b22a:	f8c4 62e8 	str.w	r6, [r4, #744]	; 0x2e8
	tyounen[454].interval = 330;
 800b22e:	f8c4 62f0 	str.w	r6, [r4, #752]	; 0x2f0
	tyounen[455].interval = 330;
 800b232:	f8c4 62f8 	str.w	r6, [r4, #760]	; 0x2f8
	tyounen[457].interval = 330;
 800b236:	f8c4 6308 	str.w	r6, [r4, #776]	; 0x308
	tyounen[458].interval = 330;
 800b23a:	f8c4 6310 	str.w	r6, [r4, #784]	; 0x310
	tyounen[460].interval = 330;
 800b23e:	f8c4 6320 	str.w	r6, [r4, #800]	; 0x320
	tyounen[445].interval = 294;
 800b242:	edc4 7aaa 	vstr	s15, [r4, #680]	; 0x2a8
	tyounen[445].waittime = 240;
 800b246:	f8a3 2dec 	strh.w	r2, [r3, #3564]	; 0xdec
	tyounen[446].waittime = 240;
 800b24a:	f8a3 2df4 	strh.w	r2, [r3, #3572]	; 0xdf4
	tyounen[447].waittime = 480;
 800b24e:	f8a3 8dfc 	strh.w	r8, [r3, #3580]	; 0xdfc
	tyounen[448].waittime = 80;
 800b252:	f8a3 9e04 	strh.w	r9, [r3, #3588]	; 0xe04
	tyounen[449].waittime = 80;
 800b256:	f8a3 9e0c 	strh.w	r9, [r3, #3596]	; 0xe0c
	tyounen[450].waittime = 80;
 800b25a:	f8a3 9e14 	strh.w	r9, [r3, #3604]	; 0xe14
	tyounen[451].waittime = 240;
 800b25e:	f8a3 2e1c 	strh.w	r2, [r3, #3612]	; 0xe1c
	tyounen[452].interval = 294;
 800b262:	edc4 7ab8 	vstr	s15, [r4, #736]	; 0x2e0
	tyounen[452].waittime = 240;
 800b266:	f8a3 2e24 	strh.w	r2, [r3, #3620]	; 0xe24
	tyounen[453].waittime = 120;
 800b26a:	f8a3 1e2c 	strh.w	r1, [r3, #3628]	; 0xe2c
	tyounen[454].waittime = 120;
 800b26e:	f8a3 1e34 	strh.w	r1, [r3, #3636]	; 0xe34
	tyounen[455].waittime = 240;
 800b272:	f8a3 2e3c 	strh.w	r2, [r3, #3644]	; 0xe3c
	tyounen[456].interval = 294;
 800b276:	edc4 7ac0 	vstr	s15, [r4, #768]	; 0x300
	tyounen[456].waittime = 240;
 800b27a:	f8a3 2e44 	strh.w	r2, [r3, #3652]	; 0xe44
	tyounen[457].waittime = 120;
 800b27e:	f8a3 1e4c 	strh.w	r1, [r3, #3660]	; 0xe4c
	tyounen[458].waittime = 240;
 800b282:	f8a3 2e54 	strh.w	r2, [r3, #3668]	; 0xe54
	tyounen[459].interval = 294;
 800b286:	edc4 7ac6 	vstr	s15, [r4, #792]	; 0x318
	tyounen[459].waittime = 120;
 800b28a:	f8a3 1e5c 	strh.w	r1, [r3, #3676]	; 0xe5c
	tyounen[460].waittime = 120;
 800b28e:	f8a3 1e64 	strh.w	r1, [r3, #3684]	; 0xe64
	tyounen[461].interval = 370;
 800b292:	f8c4 5328 	str.w	r5, [r4, #808]	; 0x328
	tyounen[474].waittime = 720;
 800b296:	f8a3 bed4 	strh.w	fp, [r3, #3796]	; 0xed4
	tyounen[485].waittime = 360;
	tyounen[486].interval = 294;
	tyounen[486].waittime = 480;
	tyounen[487].interval = 330;
	tyounen[487].waittime = 480;
	tyounen[488].interval = 330;
 800b29a:	f504 6b80 	add.w	fp, r4, #1024	; 0x400
	tyounen[463].interval = 370;
 800b29e:	f8c4 5338 	str.w	r5, [r4, #824]	; 0x338
	tyounen[464].interval = 370;
 800b2a2:	f8c4 5340 	str.w	r5, [r4, #832]	; 0x340
	tyounen[465].interval = 330;
 800b2a6:	f8c4 6348 	str.w	r6, [r4, #840]	; 0x348
	tyounen[466].interval = 440;
 800b2aa:	f8c4 c350 	str.w	ip, [r4, #848]	; 0x350
	tyounen[467].interval = 494;
 800b2ae:	f8c4 7358 	str.w	r7, [r4, #856]	; 0x358
	tyounen[468].interval = 370;
 800b2b2:	f8c4 5360 	str.w	r5, [r4, #864]	; 0x360
	tyounen[469].interval = 440;
 800b2b6:	f8c4 c368 	str.w	ip, [r4, #872]	; 0x368
	tyounen[470].interval = 330;
 800b2ba:	f8c4 6370 	str.w	r6, [r4, #880]	; 0x370
	tyounen[471].interval = 370;
 800b2be:	f8c4 5378 	str.w	r5, [r4, #888]	; 0x378
	tyounen[474].interval = 330;
 800b2c2:	f8c4 6390 	str.w	r6, [r4, #912]	; 0x390
	tyounen[475].interval = 370;
 800b2c6:	f8c4 5398 	str.w	r5, [r4, #920]	; 0x398
	tyounen[476].interval = 440;
 800b2ca:	f8c4 c3a0 	str.w	ip, [r4, #928]	; 0x3a0
	tyounen[477].interval = 370;
 800b2ce:	f8c4 53a8 	str.w	r5, [r4, #936]	; 0x3a8
	tyounen[461].waittime = 480;
 800b2d2:	f8a3 8e6c 	strh.w	r8, [r3, #3692]	; 0xe6c
	tyounen[462].interval = 247;
 800b2d6:	ed84 6acc 	vstr	s12, [r4, #816]	; 0x330
	tyounen[462].waittime = 480;
 800b2da:	f8a3 8e74 	strh.w	r8, [r3, #3700]	; 0xe74
	tyounen[463].waittime = 240;
 800b2de:	f8a3 2e7c 	strh.w	r2, [r3, #3708]	; 0xe7c
	tyounen[464].waittime = 120;
 800b2e2:	f8a3 1e84 	strh.w	r1, [r3, #3716]	; 0xe84
	tyounen[465].waittime = 480;
 800b2e6:	f8a3 8e8c 	strh.w	r8, [r3, #3724]	; 0xe8c
	tyounen[466].waittime = 120;
 800b2ea:	f8a3 1e94 	strh.w	r1, [r3, #3732]	; 0xe94
	tyounen[467].waittime = 120;
 800b2ee:	f8a3 1e9c 	strh.w	r1, [r3, #3740]	; 0xe9c
	tyounen[468].waittime = 120;
 800b2f2:	f8a3 1ea4 	strh.w	r1, [r3, #3748]	; 0xea4
	tyounen[469].waittime = 240;
 800b2f6:	f8a3 2eac 	strh.w	r2, [r3, #3756]	; 0xeac
	tyounen[470].waittime = 240;
 800b2fa:	f8a3 2eb4 	strh.w	r2, [r3, #3764]	; 0xeb4
	tyounen[471].waittime = 240;
 800b2fe:	f8a3 2ebc 	strh.w	r2, [r3, #3772]	; 0xebc
	tyounen[472].interval = 294;
 800b302:	edc4 7ae0 	vstr	s15, [r4, #896]	; 0x380
	tyounen[472].waittime = 240;
 800b306:	f8a3 2ec4 	strh.w	r2, [r3, #3780]	; 0xec4
	tyounen[473].interval = 294;
 800b30a:	edc4 7ae2 	vstr	s15, [r4, #904]	; 0x388
	tyounen[473].waittime = 480;
 800b30e:	f8a3 8ecc 	strh.w	r8, [r3, #3788]	; 0xecc
	tyounen[475].waittime = 240;
 800b312:	f8a3 2edc 	strh.w	r2, [r3, #3804]	; 0xedc
	tyounen[476].waittime = 240;
 800b316:	f8a3 2ee4 	strh.w	r2, [r3, #3812]	; 0xee4
	tyounen[477].waittime = 80;
 800b31a:	f8a3 9eec 	strh.w	r9, [r3, #3820]	; 0xeec
	tyounen[488].interval = 330;
 800b31e:	f8cb 6000 	str.w	r6, [fp]
	tyounen[488].waittime = 240;
	tyounen[489].interval = 370;
 800b322:	f504 6b81 	add.w	fp, r4, #1032	; 0x408
	tyounen[478].interval = 440;
 800b326:	f8c4 c3b0 	str.w	ip, [r4, #944]	; 0x3b0
	tyounen[489].interval = 370;
 800b32a:	f8cb 5000 	str.w	r5, [fp]
	tyounen[489].waittime = 240;
	tyounen[490].interval = 440;
 800b32e:	f504 6b82 	add.w	fp, r4, #1040	; 0x410
	tyounen[479].interval = 370;
 800b332:	f8c4 53b8 	str.w	r5, [r4, #952]	; 0x3b8
	tyounen[490].interval = 440;
 800b336:	f8cb c000 	str.w	ip, [fp]
	tyounen[490].waittime = 240;
	tyounen[491].interval = 370;
 800b33a:	f504 6b83 	add.w	fp, r4, #1048	; 0x418
	tyounen[480].interval = 330;
 800b33e:	f8c4 63c0 	str.w	r6, [r4, #960]	; 0x3c0
	tyounen[491].interval = 370;
 800b342:	f8cb 5000 	str.w	r5, [fp]
	tyounen[491].waittime = 240;
	tyounen[492].interval = 440;
 800b346:	f504 6b84 	add.w	fp, r4, #1056	; 0x420
	tyounen[482].interval = 330;
 800b34a:	f8c4 63d0 	str.w	r6, [r4, #976]	; 0x3d0
	tyounen[492].interval = 440;
 800b34e:	f8cb c000 	str.w	ip, [fp]
	tyounen[492].waittime = 240;
	tyounen[493].interval = 494;
 800b352:	f504 6b85 	add.w	fp, r4, #1064	; 0x428
	tyounen[483].interval = 330;
 800b356:	f8c4 63d8 	str.w	r6, [r4, #984]	; 0x3d8
	tyounen[493].interval = 494;
 800b35a:	f8cb 7000 	str.w	r7, [fp]
	tyounen[493].waittime = 240;
	tyounen[494].interval = 466;
 800b35e:	f504 6b86 	add.w	fp, r4, #1072	; 0x430
	tyounen[485].interval = 370;
 800b362:	f8c4 53e8 	str.w	r5, [r4, #1000]	; 0x3e8
	tyounen[487].interval = 330;
 800b366:	f8c4 63f8 	str.w	r6, [r4, #1016]	; 0x3f8
	tyounen[478].waittime = 80;
 800b36a:	f8a3 9ef4 	strh.w	r9, [r3, #3828]	; 0xef4
	tyounen[479].waittime = 80;
 800b36e:	f8a3 9efc 	strh.w	r9, [r3, #3836]	; 0xefc
	tyounen[480].waittime = 240;
 800b372:	f8a3 2f04 	strh.w	r2, [r3, #3844]	; 0xf04
	tyounen[481].interval = 294;
 800b376:	edc4 7af2 	vstr	s15, [r4, #968]	; 0x3c8
	tyounen[481].waittime = 240;
 800b37a:	f8a3 2f0c 	strh.w	r2, [r3, #3852]	; 0xf0c
	tyounen[482].waittime = 480;
 800b37e:	f8a3 8f14 	strh.w	r8, [r3, #3860]	; 0xf14
	tyounen[483].waittime = 240;
 800b382:	f8a3 2f1c 	strh.w	r2, [r3, #3868]	; 0xf1c
	tyounen[484].interval = 294;
 800b386:	edc4 7af8 	vstr	s15, [r4, #992]	; 0x3e0
	tyounen[484].waittime = 240;
 800b38a:	f8a3 2f24 	strh.w	r2, [r3, #3876]	; 0xf24
	tyounen[486].interval = 294;
 800b38e:	edc4 7afc 	vstr	s15, [r4, #1008]	; 0x3f0
	tyounen[486].waittime = 480;
 800b392:	f8a3 8f34 	strh.w	r8, [r3, #3892]	; 0xf34
	tyounen[487].waittime = 480;
 800b396:	f8a3 8f3c 	strh.w	r8, [r3, #3900]	; 0xf3c
	tyounen[488].waittime = 240;
 800b39a:	f8a3 2f44 	strh.w	r2, [r3, #3908]	; 0xf44
	tyounen[489].waittime = 240;
 800b39e:	f8a3 2f4c 	strh.w	r2, [r3, #3916]	; 0xf4c
	tyounen[490].waittime = 240;
 800b3a2:	f8a3 2f54 	strh.w	r2, [r3, #3924]	; 0xf54
	tyounen[491].waittime = 240;
 800b3a6:	f8a3 2f5c 	strh.w	r2, [r3, #3932]	; 0xf5c
	tyounen[492].waittime = 240;
 800b3aa:	f8a3 2f64 	strh.w	r2, [r3, #3940]	; 0xf64
	tyounen[493].waittime = 240;
 800b3ae:	f8a3 2f6c 	strh.w	r2, [r3, #3948]	; 0xf6c
	tyounen[485].waittime = 360;
 800b3b2:	f8a3 af2c 	strh.w	sl, [r3, #3884]	; 0xf2c
	tyounen[494].interval = 466;
 800b3b6:	edcb 5a00 	vstr	s11, [fp]
	tyounen[494].waittime = 480;
	tyounen[495].interval = 466;
 800b3ba:	f504 6b87 	add.w	fp, r4, #1080	; 0x438
 800b3be:	edcb 5a00 	vstr	s11, [fp]
	tyounen[495].waittime = 120;
	tyounen[496].interval = 494;
 800b3c2:	f504 6b88 	add.w	fp, r4, #1088	; 0x440
	tyounen[411].interval = 740;
 800b3c6:	eeb0 7a66 	vmov.f32	s14, s13
	tyounen[496].waittime = 120;
	tyounen[497].interval = 554;
 800b3ca:	eddf 6a0f 	vldr	s13, [pc, #60]	; 800b408 <inputtyounen+0x13f0>
	tyounen[496].interval = 494;
 800b3ce:	f8cb 7000 	str.w	r7, [fp]
	tyounen[497].interval = 554;
 800b3d2:	f504 6b89 	add.w	fp, r4, #1096	; 0x448
 800b3d6:	edcb 6a00 	vstr	s13, [fp]
	tyounen[497].waittime = 80;
	tyounen[498].interval = 554;
 800b3da:	f504 6b8a 	add.w	fp, r4, #1104	; 0x450
 800b3de:	edcb 6a00 	vstr	s13, [fp]
	tyounen[498].waittime = 80;
	tyounen[499].interval = 554;
 800b3e2:	f504 6b8b 	add.w	fp, r4, #1112	; 0x458
 800b3e6:	edcb 6a00 	vstr	s13, [fp]
	tyounen[499].waittime = 80;
	tyounen[500].interval = 554;
 800b3ea:	f504 6b8c 	add.w	fp, r4, #1120	; 0x460
 800b3ee:	edcb 6a00 	vstr	s13, [fp]
	tyounen[500].waittime = 80;
	tyounen[501].interval = 554;
 800b3f2:	f504 6b8d 	add.w	fp, r4, #1128	; 0x468
 800b3f6:	e00b      	b.n	800b410 <inputtyounen+0x13f8>
 800b3f8:	4424c000 	.word	0x4424c000
 800b3fc:	43a50000 	.word	0x43a50000
 800b400:	43b90000 	.word	0x43b90000
 800b404:	43770000 	.word	0x43770000
 800b408:	440a8000 	.word	0x440a8000
 800b40c:	4412c000 	.word	0x4412c000
 800b410:	edcb 6a00 	vstr	s13, [fp]
	tyounen[501].waittime = 80;
	tyounen[502].interval = 554;
 800b414:	f504 6b8e 	add.w	fp, r4, #1136	; 0x470
 800b418:	edcb 6a00 	vstr	s13, [fp]
	tyounen[502].waittime = 80;
	tyounen[503].interval = 370;
 800b41c:	f504 6b8f 	add.w	fp, r4, #1144	; 0x478
	tyounen[494].waittime = 480;
 800b420:	f8a3 8f74 	strh.w	r8, [r3, #3956]	; 0xf74
	tyounen[503].interval = 370;
 800b424:	f8cb 5000 	str.w	r5, [fp]
	tyounen[503].waittime = 480;
	tyounen[504].interval = 440;
 800b428:	f504 6b90 	add.w	fp, r4, #1152	; 0x480
	tyounen[495].waittime = 120;
 800b42c:	f8a3 1f7c 	strh.w	r1, [r3, #3964]	; 0xf7c
	tyounen[504].interval = 440;
 800b430:	f8cb c000 	str.w	ip, [fp]
	tyounen[504].waittime = 480;
	tyounen[505].interval = 494;
 800b434:	f504 6b91 	add.w	fp, r4, #1160	; 0x488
	tyounen[496].waittime = 120;
 800b438:	f8a3 1f84 	strh.w	r1, [r3, #3972]	; 0xf84
	tyounen[505].interval = 494;
 800b43c:	f8cb 7000 	str.w	r7, [fp]
	tyounen[505].waittime = 480;
	tyounen[506].interval = 370;
 800b440:	f504 6b92 	add.w	fp, r4, #1168	; 0x490
	tyounen[497].waittime = 80;
 800b444:	f8a3 9f8c 	strh.w	r9, [r3, #3980]	; 0xf8c
	tyounen[506].interval = 370;
 800b448:	f8cb 5000 	str.w	r5, [fp]
	tyounen[506].waittime = 240;
	tyounen[507].interval = 440;
 800b44c:	f504 6b93 	add.w	fp, r4, #1176	; 0x498
	tyounen[498].waittime = 80;
 800b450:	f8a3 9f94 	strh.w	r9, [r3, #3988]	; 0xf94
	tyounen[507].interval = 440;
 800b454:	f8cb c000 	str.w	ip, [fp]
	tyounen[507].waittime = 240;
	tyounen[508].interval = 494;
 800b458:	f504 6b94 	add.w	fp, r4, #1184	; 0x4a0
	tyounen[499].waittime = 80;
 800b45c:	f8a3 9f9c 	strh.w	r9, [r3, #3996]	; 0xf9c
	tyounen[508].interval = 494;
 800b460:	f8cb 7000 	str.w	r7, [fp]
	tyounen[508].waittime = 240;
	tyounen[509].interval = 494;
 800b464:	f504 6b95 	add.w	fp, r4, #1192	; 0x4a8
	tyounen[500].waittime = 80;
 800b468:	f8a3 9fa4 	strh.w	r9, [r3, #4004]	; 0xfa4
	tyounen[509].interval = 494;
 800b46c:	f8cb 7000 	str.w	r7, [fp]
	tyounen[509].waittime = 120;
	tyounen[510].interval = 440;
 800b470:	f504 6b96 	add.w	fp, r4, #1200	; 0x4b0
	tyounen[501].waittime = 80;
 800b474:	f8a3 9fac 	strh.w	r9, [r3, #4012]	; 0xfac
	tyounen[510].interval = 440;
 800b478:	f8cb c000 	str.w	ip, [fp]
	tyounen[510].waittime = 240;
	tyounen[511].interval = 370;
 800b47c:	f504 6b97 	add.w	fp, r4, #1208	; 0x4b8
	tyounen[502].waittime = 80;
 800b480:	f8a3 9fb4 	strh.w	r9, [r3, #4020]	; 0xfb4
	tyounen[503].waittime = 480;
 800b484:	f8a3 8fbc 	strh.w	r8, [r3, #4028]	; 0xfbc
	tyounen[504].waittime = 480;
 800b488:	f8a3 8fc4 	strh.w	r8, [r3, #4036]	; 0xfc4
	tyounen[505].waittime = 480;
 800b48c:	f8a3 8fcc 	strh.w	r8, [r3, #4044]	; 0xfcc
	tyounen[506].waittime = 240;
 800b490:	f8a3 2fd4 	strh.w	r2, [r3, #4052]	; 0xfd4
	tyounen[507].waittime = 240;
 800b494:	f8a3 2fdc 	strh.w	r2, [r3, #4060]	; 0xfdc
	tyounen[508].waittime = 240;
 800b498:	f8a3 2fe4 	strh.w	r2, [r3, #4068]	; 0xfe4
	tyounen[509].waittime = 120;
 800b49c:	f8a3 1fec 	strh.w	r1, [r3, #4076]	; 0xfec
	tyounen[510].waittime = 240;
 800b4a0:	f8a3 2ff4 	strh.w	r2, [r3, #4084]	; 0xff4
	tyounen[511].interval = 370;
 800b4a4:	f8cb 5000 	str.w	r5, [fp]
	tyounen[511].waittime = 120;
	tyounen[512].interval = 330;
 800b4a8:	f504 6b98 	add.w	fp, r4, #1216	; 0x4c0
	tyounen[511].waittime = 120;
 800b4ac:	f8a3 1ffc 	strh.w	r1, [r3, #4092]	; 0xffc
	tyounen[512].interval = 330;
 800b4b0:	f8cb 6000 	str.w	r6, [fp]
	tyounen[512].waittime = 360;
 800b4b4:	f241 0b04 	movw	fp, #4100	; 0x1004
 800b4b8:	f823 a00b 	strh.w	sl, [r3, fp]
	tyounen[513].interval = 294;
 800b4bc:	f504 6b99 	add.w	fp, r4, #1224	; 0x4c8
 800b4c0:	edcb 7a00 	vstr	s15, [fp]
	tyounen[513].waittime = 120;
 800b4c4:	f241 0b0c 	movw	fp, #4108	; 0x100c
 800b4c8:	f823 100b 	strh.w	r1, [r3, fp]
	tyounen[514].interval = 330;
 800b4cc:	f504 6b9a 	add.w	fp, r4, #1232	; 0x4d0
 800b4d0:	f8cb 6000 	str.w	r6, [fp]
	tyounen[514].waittime = 120;
 800b4d4:	f241 0b14 	movw	fp, #4116	; 0x1014
 800b4d8:	f823 100b 	strh.w	r1, [r3, fp]
	tyounen[515].interval = 370;
 800b4dc:	f504 6b9b 	add.w	fp, r4, #1240	; 0x4d8
 800b4e0:	f8cb 5000 	str.w	r5, [fp]
	tyounen[515].waittime = 240;
 800b4e4:	f241 0b1c 	movw	fp, #4124	; 0x101c
 800b4e8:	f823 200b 	strh.w	r2, [r3, fp]
	tyounen[516].interval = 294;
 800b4ec:	f504 6b9c 	add.w	fp, r4, #1248	; 0x4e0
 800b4f0:	edcb 7a00 	vstr	s15, [fp]
	tyounen[516].waittime = 240;
 800b4f4:	f241 0b24 	movw	fp, #4132	; 0x1024
 800b4f8:	f823 200b 	strh.w	r2, [r3, fp]
	tyounen[517].interval = 247;
 800b4fc:	f504 6b9d 	add.w	fp, r4, #1256	; 0x4e8
 800b500:	ed8b 6a00 	vstr	s12, [fp]
	tyounen[517].waittime = 120;
 800b504:	f241 0b2c 	movw	fp, #4140	; 0x102c
 800b508:	f823 100b 	strh.w	r1, [r3, fp]
	tyounen[518].interval = 294;
 800b50c:	f504 6b9e 	add.w	fp, r4, #1264	; 0x4f0
 800b510:	edcb 7a00 	vstr	s15, [fp]
	tyounen[518].waittime = 120;
 800b514:	f241 0b34 	movw	fp, #4148	; 0x1034
 800b518:	f823 100b 	strh.w	r1, [r3, fp]
	tyounen[519].interval = 330;
 800b51c:	f504 6b9f 	add.w	fp, r4, #1272	; 0x4f8
 800b520:	f8cb 6000 	str.w	r6, [fp]
	tyounen[519].waittime = 480;
 800b524:	f241 0b3c 	movw	fp, #4156	; 0x103c
 800b528:	f823 800b 	strh.w	r8, [r3, fp]
	tyounen[520].interval = 330;
 800b52c:	f504 6ba0 	add.w	fp, r4, #1280	; 0x500
 800b530:	f8cb 6000 	str.w	r6, [fp]
	tyounen[520].waittime = 240;
 800b534:	f241 0b44 	movw	fp, #4164	; 0x1044
 800b538:	f823 200b 	strh.w	r2, [r3, fp]
	tyounen[521].interval = 370;
 800b53c:	f504 6ba1 	add.w	fp, r4, #1288	; 0x508
 800b540:	f8cb 5000 	str.w	r5, [fp]
	tyounen[521].waittime = 240;
 800b544:	f241 0b4c 	movw	fp, #4172	; 0x104c
 800b548:	f823 200b 	strh.w	r2, [r3, fp]
	tyounen[522].interval = 440;
 800b54c:	f504 6ba2 	add.w	fp, r4, #1296	; 0x510
 800b550:	f8cb c000 	str.w	ip, [fp]
	tyounen[522].waittime = 240;
 800b554:	f241 0b54 	movw	fp, #4180	; 0x1054
 800b558:	f823 200b 	strh.w	r2, [r3, fp]
	tyounen[523].interval = 370;
 800b55c:	f504 6ba3 	add.w	fp, r4, #1304	; 0x518
 800b560:	f8cb 5000 	str.w	r5, [fp]
	tyounen[523].waittime = 80;
 800b564:	f241 0b5c 	movw	fp, #4188	; 0x105c
 800b568:	f823 900b 	strh.w	r9, [r3, fp]
	tyounen[524].interval = 440;
 800b56c:	f504 6ba4 	add.w	fp, r4, #1312	; 0x520
 800b570:	f8cb c000 	str.w	ip, [fp]
	tyounen[524].waittime = 80;
 800b574:	f241 0b64 	movw	fp, #4196	; 0x1064
 800b578:	f823 900b 	strh.w	r9, [r3, fp]
	tyounen[525].interval = 370;
 800b57c:	f504 6ba5 	add.w	fp, r4, #1320	; 0x528
 800b580:	f8cb 5000 	str.w	r5, [fp]
	tyounen[525].waittime = 80;
 800b584:	f241 0b6c 	movw	fp, #4204	; 0x106c
 800b588:	f823 900b 	strh.w	r9, [r3, fp]
	tyounen[526].interval = 330;
 800b58c:	f504 6ba6 	add.w	fp, r4, #1328	; 0x530
 800b590:	f8cb 6000 	str.w	r6, [fp]
	tyounen[526].waittime = 240;
 800b594:	f241 0b74 	movw	fp, #4212	; 0x1074
 800b598:	f823 200b 	strh.w	r2, [r3, fp]
	tyounen[527].interval = 294;
 800b59c:	f504 6ba7 	add.w	fp, r4, #1336	; 0x538
 800b5a0:	edcb 7a00 	vstr	s15, [fp]
	tyounen[527].waittime = 240;
 800b5a4:	f241 0b7c 	movw	fp, #4220	; 0x107c
 800b5a8:	f823 200b 	strh.w	r2, [r3, fp]
	tyounen[528].interval = 330;
 800b5ac:	f504 6ba8 	add.w	fp, r4, #1344	; 0x540
 800b5b0:	f8cb 6000 	str.w	r6, [fp]
	tyounen[528].waittime = 480;
 800b5b4:	f241 0b84 	movw	fp, #4228	; 0x1084
 800b5b8:	f823 800b 	strh.w	r8, [r3, fp]
	tyounen[529].interval = 330;
 800b5bc:	f504 6ba9 	add.w	fp, r4, #1352	; 0x548
 800b5c0:	f8cb 6000 	str.w	r6, [fp]
	tyounen[529].waittime = 120;
 800b5c4:	f241 0b8c 	movw	fp, #4236	; 0x108c
 800b5c8:	f823 100b 	strh.w	r1, [r3, fp]
	tyounen[530].interval = 294;
 800b5cc:	f504 6baa 	add.w	fp, r4, #1360	; 0x550
 800b5d0:	edcb 7a00 	vstr	s15, [fp]
	tyounen[530].waittime = 120;
 800b5d4:	f241 0b94 	movw	fp, #4244	; 0x1094
 800b5d8:	f823 100b 	strh.w	r1, [r3, fp]
	tyounen[531].interval = 370;
 800b5dc:	f504 6bab 	add.w	fp, r4, #1368	; 0x558
 800b5e0:	f8cb 5000 	str.w	r5, [fp]
	tyounen[531].waittime = 360;
 800b5e4:	f241 0b9c 	movw	fp, #4252	; 0x109c
 800b5e8:	f823 a00b 	strh.w	sl, [r3, fp]
	tyounen[532].interval = 370;
 800b5ec:	f504 6bac 	add.w	fp, r4, #1376	; 0x560
 800b5f0:	f8cb 5000 	str.w	r5, [fp]
	tyounen[532].waittime = 240;
 800b5f4:	f241 0ba4 	movw	fp, #4260	; 0x10a4
 800b5f8:	f823 200b 	strh.w	r2, [r3, fp]
	tyounen[533].interval = 440;
 800b5fc:	f504 6bad 	add.w	fp, r4, #1384	; 0x568
 800b600:	f8cb c000 	str.w	ip, [fp]
	tyounen[533].waittime = 240;
 800b604:	f241 0bac 	movw	fp, #4268	; 0x10ac
 800b608:	f823 200b 	strh.w	r2, [r3, fp]
	tyounen[534].interval = 494;
 800b60c:	f504 6bae 	add.w	fp, r4, #1392	; 0x570
 800b610:	f8cb 7000 	str.w	r7, [fp]
	tyounen[534].waittime = 480;
 800b614:	f241 0bb4 	movw	fp, #4276	; 0x10b4
 800b618:	f823 800b 	strh.w	r8, [r3, fp]
	tyounen[535].interval = 370;
 800b61c:	f504 6baf 	add.w	fp, r4, #1400	; 0x578
 800b620:	f8cb 5000 	str.w	r5, [fp]
	tyounen[535].waittime = 240;
 800b624:	f241 0bbc 	movw	fp, #4284	; 0x10bc
 800b628:	f823 200b 	strh.w	r2, [r3, fp]
	tyounen[536].interval = 440;
 800b62c:	f504 6bb0 	add.w	fp, r4, #1408	; 0x580
 800b630:	f8cb c000 	str.w	ip, [fp]
	tyounen[536].waittime = 240;
 800b634:	f241 0bc4 	movw	fp, #4292	; 0x10c4
 800b638:	f823 200b 	strh.w	r2, [r3, fp]
	tyounen[537].interval = 494;
 800b63c:	f504 6bb1 	add.w	fp, r4, #1416	; 0x588
 800b640:	f8cb 7000 	str.w	r7, [fp]
	tyounen[537].waittime = 240;
 800b644:	f241 0bcc 	movw	fp, #4300	; 0x10cc
 800b648:	f823 200b 	strh.w	r2, [r3, fp]
	tyounen[538].interval = 494;
 800b64c:	f504 6bb2 	add.w	fp, r4, #1424	; 0x590
 800b650:	f8cb 7000 	str.w	r7, [fp]
	tyounen[538].waittime = 240;
 800b654:	f241 0bd4 	movw	fp, #4308	; 0x10d4
 800b658:	f823 200b 	strh.w	r2, [r3, fp]
	tyounen[539].interval = 740;
 800b65c:	f504 6bb3 	add.w	fp, r4, #1432	; 0x598
 800b660:	ed8b 7a00 	vstr	s14, [fp]
	tyounen[539].waittime = 240;
 800b664:	f241 0bdc 	movw	fp, #4316	; 0x10dc
 800b668:	f823 200b 	strh.w	r2, [r3, fp]
	tyounen[540].interval = 659;
 800b66c:	f504 6bb4 	add.w	fp, r4, #1440	; 0x5a0
 800b670:	f8cb 0000 	str.w	r0, [fp]
	tyounen[540].waittime = 120;
 800b674:	f241 0be4 	movw	fp, #4324	; 0x10e4
 800b678:	f823 100b 	strh.w	r1, [r3, fp]
	tyounen[541].interval = 659;
 800b67c:	f504 6bb5 	add.w	fp, r4, #1448	; 0x5a8
 800b680:	f8cb 0000 	str.w	r0, [fp]
	tyounen[541].waittime = 80;
 800b684:	f241 0bec 	movw	fp, #4332	; 0x10ec
 800b688:	f823 900b 	strh.w	r9, [r3, fp]
	tyounen[542].interval = 740;
 800b68c:	f504 6bb6 	add.w	fp, r4, #1456	; 0x5b0
 800b690:	ed8b 7a00 	vstr	s14, [fp]
	tyounen[542].waittime = 80;
 800b694:	f241 0bf4 	movw	fp, #4340	; 0x10f4
 800b698:	f823 900b 	strh.w	r9, [r3, fp]
	tyounen[543].interval = 659;
 800b69c:	f504 6bb7 	add.w	fp, r4, #1464	; 0x5b8
 800b6a0:	f8cb 0000 	str.w	r0, [fp]
	tyounen[543].waittime = 80;
 800b6a4:	f241 0bfc 	movw	fp, #4348	; 0x10fc
 800b6a8:	f823 900b 	strh.w	r9, [r3, fp]
	tyounen[544].interval = 659;
 800b6ac:	f504 69b8 	add.w	r9, r4, #1472	; 0x5c0
 800b6b0:	f8c9 0000 	str.w	r0, [r9]
	tyounen[544].waittime = 240;
 800b6b4:	f241 1904 	movw	r9, #4356	; 0x1104
 800b6b8:	f823 2009 	strh.w	r2, [r3, r9]
	tyounen[545].interval = 587;
 800b6bc:	f504 69b9 	add.w	r9, r4, #1480	; 0x5c8
 800b6c0:	f8c9 e000 	str.w	lr, [r9]
	tyounen[545].waittime = 240;
 800b6c4:	f241 190c 	movw	r9, #4364	; 0x110c
 800b6c8:	f823 2009 	strh.w	r2, [r3, r9]
	tyounen[546].interval = 494;
 800b6cc:	f504 69ba 	add.w	r9, r4, #1488	; 0x5d0
 800b6d0:	f8c9 7000 	str.w	r7, [r9]
	tyounen[546].waittime = 360;
 800b6d4:	f241 1914 	movw	r9, #4372	; 0x1114
 800b6d8:	f823 a009 	strh.w	sl, [r3, r9]
	tyounen[547].interval = 494;
 800b6dc:	f504 69bb 	add.w	r9, r4, #1496	; 0x5d8
 800b6e0:	f8c9 7000 	str.w	r7, [r9]
	tyounen[547].waittime = 240;
 800b6e4:	f241 191c 	movw	r9, #4380	; 0x111c
 800b6e8:	f823 2009 	strh.w	r2, [r3, r9]
	tyounen[548].interval = 587;
 800b6ec:	f504 69bc 	add.w	r9, r4, #1504	; 0x5e0
 800b6f0:	f8c9 e000 	str.w	lr, [r9]
	tyounen[548].waittime = 240;
 800b6f4:	f241 1924 	movw	r9, #4388	; 0x1124
 800b6f8:	f823 2009 	strh.w	r2, [r3, r9]
	tyounen[549].interval = 659;
 800b6fc:	f504 69bd 	add.w	r9, r4, #1512	; 0x5e8
 800b700:	f8c9 0000 	str.w	r0, [r9]
	tyounen[549].waittime = 240;
 800b704:	f241 192c 	movw	r9, #4396	; 0x112c
 800b708:	f823 2009 	strh.w	r2, [r3, r9]
	tyounen[550].interval = 659;
 800b70c:	f504 69be 	add.w	r9, r4, #1520	; 0x5f0
 800b710:	f8c9 0000 	str.w	r0, [r9]
	tyounen[550].waittime = 120;
 800b714:	f241 1934 	movw	r9, #4404	; 0x1134
 800b718:	f823 1009 	strh.w	r1, [r3, r9]
	tyounen[551].interval = 587;
 800b71c:	f504 69bf 	add.w	r9, r4, #1528	; 0x5f8
 800b720:	f8c9 e000 	str.w	lr, [r9]
	tyounen[551].waittime = 120;
 800b724:	f241 193c 	movw	r9, #4412	; 0x113c
 800b728:	f823 1009 	strh.w	r1, [r3, r9]
	tyounen[552].interval = 659;
 800b72c:	f504 69c0 	add.w	r9, r4, #1536	; 0x600
 800b730:	f8c9 0000 	str.w	r0, [r9]
	tyounen[552].waittime = 240;
 800b734:	f241 1944 	movw	r9, #4420	; 0x1144
 800b738:	f823 2009 	strh.w	r2, [r3, r9]
	tyounen[553].interval = 659;
 800b73c:	f504 69c1 	add.w	r9, r4, #1544	; 0x608
 800b740:	f8c9 0000 	str.w	r0, [r9]
	tyounen[553].waittime = 120;
 800b744:	f241 194c 	movw	r9, #4428	; 0x114c
 800b748:	f823 1009 	strh.w	r1, [r3, r9]
	tyounen[554].interval = 587;
 800b74c:	f504 69c2 	add.w	r9, r4, #1552	; 0x610
 800b750:	f8c9 e000 	str.w	lr, [r9]
	tyounen[554].waittime = 120;
 800b754:	f241 1954 	movw	r9, #4436	; 0x1154
 800b758:	f823 1009 	strh.w	r1, [r3, r9]
	tyounen[555].interval = 659;
 800b75c:	f504 69c3 	add.w	r9, r4, #1560	; 0x618
 800b760:	f8c9 0000 	str.w	r0, [r9]
	tyounen[555].waittime = 240;
 800b764:	f241 195c 	movw	r9, #4444	; 0x115c
 800b768:	f823 2009 	strh.w	r2, [r3, r9]
	tyounen[556].interval = 659;
 800b76c:	f504 69c4 	add.w	r9, r4, #1568	; 0x620
 800b770:	f8c9 0000 	str.w	r0, [r9]
	tyounen[556].waittime = 120;
 800b774:	f241 1964 	movw	r9, #4452	; 0x1164
 800b778:	f823 1009 	strh.w	r1, [r3, r9]
	tyounen[557].interval = 587;
 800b77c:	f504 69c5 	add.w	r9, r4, #1576	; 0x628
 800b780:	f8c9 e000 	str.w	lr, [r9]
	tyounen[557].waittime = 120;
 800b784:	f241 196c 	movw	r9, #4460	; 0x116c
 800b788:	f823 1009 	strh.w	r1, [r3, r9]
	tyounen[558].interval = 659;
 800b78c:	f504 69c6 	add.w	r9, r4, #1584	; 0x630
 800b790:	f8c9 0000 	str.w	r0, [r9]
	tyounen[558].waittime = 240;
 800b794:	f241 1974 	movw	r9, #4468	; 0x1174
 800b798:	f823 2009 	strh.w	r2, [r3, r9]
	tyounen[559].interval = 659;
 800b79c:	f504 69c7 	add.w	r9, r4, #1592	; 0x638
 800b7a0:	f8c9 0000 	str.w	r0, [r9]
	tyounen[559].waittime = 120;
 800b7a4:	f241 197c 	movw	r9, #4476	; 0x117c
 800b7a8:	f823 1009 	strh.w	r1, [r3, r9]
	tyounen[560].interval = 587;
 800b7ac:	f504 69c8 	add.w	r9, r4, #1600	; 0x640
 800b7b0:	f8c9 e000 	str.w	lr, [r9]
	tyounen[560].waittime = 120;
 800b7b4:	f241 1984 	movw	r9, #4484	; 0x1184
 800b7b8:	f823 1009 	strh.w	r1, [r3, r9]
	tyounen[561].interval = 494;
 800b7bc:	f504 69c9 	add.w	r9, r4, #1608	; 0x648
 800b7c0:	f8c9 7000 	str.w	r7, [r9]
	tyounen[561].waittime = 240;
 800b7c4:	f241 198c 	movw	r9, #4492	; 0x118c
 800b7c8:	f823 2009 	strh.w	r2, [r3, r9]
	tyounen[562].interval = 587;
 800b7cc:	f504 69ca 	add.w	r9, r4, #1616	; 0x650
 800b7d0:	f8c9 e000 	str.w	lr, [r9]
	tyounen[562].waittime = 240;
 800b7d4:	f241 1994 	movw	r9, #4500	; 0x1194
 800b7d8:	f823 2009 	strh.w	r2, [r3, r9]
	tyounen[563].interval = 494;
 800b7dc:	f504 69cb 	add.w	r9, r4, #1624	; 0x658
 800b7e0:	f8c9 7000 	str.w	r7, [r9]
	tyounen[563].waittime = 240;
 800b7e4:	f241 199c 	movw	r9, #4508	; 0x119c
 800b7e8:	f823 2009 	strh.w	r2, [r3, r9]
	tyounen[564].interval = 440;
 800b7ec:	f504 69cc 	add.w	r9, r4, #1632	; 0x660
 800b7f0:	f8c9 c000 	str.w	ip, [r9]
	tyounen[564].waittime = 240;
 800b7f4:	f241 19a4 	movw	r9, #4516	; 0x11a4
 800b7f8:	f823 2009 	strh.w	r2, [r3, r9]
	tyounen[565].interval = 494;
 800b7fc:	f504 69cd 	add.w	r9, r4, #1640	; 0x668
 800b800:	f8c9 7000 	str.w	r7, [r9]
	tyounen[565].waittime = 240;
 800b804:	f241 19ac 	movw	r9, #4524	; 0x11ac
 800b808:	f823 2009 	strh.w	r2, [r3, r9]
	tyounen[566].interval = 370;
 800b80c:	f504 69ce 	add.w	r9, r4, #1648	; 0x670
 800b810:	f8c9 5000 	str.w	r5, [r9]
	tyounen[566].waittime = 240;
 800b814:	f241 19b4 	movw	r9, #4532	; 0x11b4
 800b818:	f823 2009 	strh.w	r2, [r3, r9]
	tyounen[567].interval = 440;
 800b81c:	f504 69cf 	add.w	r9, r4, #1656	; 0x678
 800b820:	f8c9 c000 	str.w	ip, [r9]
	tyounen[567].waittime = 240;
 800b824:	f241 19bc 	movw	r9, #4540	; 0x11bc
 800b828:	f823 2009 	strh.w	r2, [r3, r9]
	tyounen[568].interval = 494;
 800b82c:	f504 69d0 	add.w	r9, r4, #1664	; 0x680
 800b830:	f8c9 7000 	str.w	r7, [r9]
	tyounen[568].waittime = 480;
 800b834:	f241 19c4 	movw	r9, #4548	; 0x11c4
 800b838:	f823 8009 	strh.w	r8, [r3, r9]
	tyounen[569].interval = 370;
 800b83c:	f504 69d1 	add.w	r9, r4, #1672	; 0x688
 800b840:	f8c9 5000 	str.w	r5, [r9]
	tyounen[569].waittime = 240;
 800b844:	f241 19cc 	movw	r9, #4556	; 0x11cc
 800b848:	f823 2009 	strh.w	r2, [r3, r9]
	tyounen[570].interval = 440;
 800b84c:	f504 69d2 	add.w	r9, r4, #1680	; 0x690
 800b850:	f8c9 c000 	str.w	ip, [r9]
	tyounen[570].waittime = 240;
 800b854:	f241 19d4 	movw	r9, #4564	; 0x11d4
 800b858:	f823 2009 	strh.w	r2, [r3, r9]
	tyounen[571].interval = 494;
 800b85c:	f504 69d3 	add.w	r9, r4, #1688	; 0x698
 800b860:	f8c9 7000 	str.w	r7, [r9]
	tyounen[571].waittime = 240;
 800b864:	f241 19dc 	movw	r9, #4572	; 0x11dc
 800b868:	f823 2009 	strh.w	r2, [r3, r9]
	tyounen[572].interval = 494;
 800b86c:	f504 69d4 	add.w	r9, r4, #1696	; 0x6a0
 800b870:	f8c9 7000 	str.w	r7, [r9]
	tyounen[572].waittime = 120;
 800b874:	f241 19e4 	movw	r9, #4580	; 0x11e4
 800b878:	f823 1009 	strh.w	r1, [r3, r9]
	tyounen[573].interval = 440;
 800b87c:	f504 69d5 	add.w	r9, r4, #1704	; 0x6a8
 800b880:	f8c9 c000 	str.w	ip, [r9]
	tyounen[573].waittime = 240;
 800b884:	f241 19ec 	movw	r9, #4588	; 0x11ec
 800b888:	f823 2009 	strh.w	r2, [r3, r9]
	tyounen[574].interval = 370;
 800b88c:	f504 69d6 	add.w	r9, r4, #1712	; 0x6b0
 800b890:	f8c9 5000 	str.w	r5, [r9]
	tyounen[574].waittime = 240;
 800b894:	f241 19f4 	movw	r9, #4596	; 0x11f4
 800b898:	f823 2009 	strh.w	r2, [r3, r9]
	tyounen[575].interval = 330;
 800b89c:	f504 69d7 	add.w	r9, r4, #1720	; 0x6b8
 800b8a0:	f8c9 6000 	str.w	r6, [r9]
	tyounen[575].waittime = 360;
 800b8a4:	f241 19fc 	movw	r9, #4604	; 0x11fc
 800b8a8:	f823 a009 	strh.w	sl, [r3, r9]
	tyounen[576].interval = 294;
 800b8ac:	f504 69d8 	add.w	r9, r4, #1728	; 0x6c0
 800b8b0:	edc9 7a00 	vstr	s15, [r9]
	tyounen[576].waittime = 120;
 800b8b4:	f241 2904 	movw	r9, #4612	; 0x1204
 800b8b8:	f823 1009 	strh.w	r1, [r3, r9]
	tyounen[577].interval = 330;
 800b8bc:	f504 69d9 	add.w	r9, r4, #1736	; 0x6c8
 800b8c0:	f8c9 6000 	str.w	r6, [r9]
	tyounen[577].waittime = 240;
 800b8c4:	f241 290c 	movw	r9, #4620	; 0x120c
 800b8c8:	f823 2009 	strh.w	r2, [r3, r9]
	tyounen[578].interval = 370;
 800b8cc:	f504 69da 	add.w	r9, r4, #1744	; 0x6d0
 800b8d0:	f8c9 5000 	str.w	r5, [r9]
	tyounen[578].waittime = 240;
 800b8d4:	f241 2914 	movw	r9, #4628	; 0x1214
 800b8d8:	f823 2009 	strh.w	r2, [r3, r9]
	tyounen[579].interval = 294;
 800b8dc:	f504 69db 	add.w	r9, r4, #1752	; 0x6d8
 800b8e0:	edc9 7a00 	vstr	s15, [r9]
	tyounen[579].waittime = 240;
 800b8e4:	f241 291c 	movw	r9, #4636	; 0x121c
 800b8e8:	f823 2009 	strh.w	r2, [r3, r9]
	tyounen[580].interval = 247;
 800b8ec:	f504 69dc 	add.w	r9, r4, #1760	; 0x6e0
 800b8f0:	ed89 6a00 	vstr	s12, [r9]
	tyounen[580].waittime = 240;
 800b8f4:	f241 2924 	movw	r9, #4644	; 0x1224
 800b8f8:	f823 2009 	strh.w	r2, [r3, r9]
	tyounen[581].interval = 294;
 800b8fc:	f504 69dd 	add.w	r9, r4, #1768	; 0x6e8
 800b900:	edc9 7a00 	vstr	s15, [r9]
	tyounen[581].waittime = 240;
 800b904:	f241 292c 	movw	r9, #4652	; 0x122c
 800b908:	f823 2009 	strh.w	r2, [r3, r9]
	tyounen[582].interval = 330;
 800b90c:	f504 69de 	add.w	r9, r4, #1776	; 0x6f0
 800b910:	f8c9 6000 	str.w	r6, [r9]
	tyounen[582].waittime = 480;
 800b914:	f241 2934 	movw	r9, #4660	; 0x1234
 800b918:	f823 8009 	strh.w	r8, [r3, r9]
	tyounen[583].interval = 330;
 800b91c:	f504 69df 	add.w	r9, r4, #1784	; 0x6f8
 800b920:	f8c9 6000 	str.w	r6, [r9]
	tyounen[583].waittime = 120;
 800b924:	f241 293c 	movw	r9, #4668	; 0x123c
 800b928:	f823 1009 	strh.w	r1, [r3, r9]
	tyounen[584].interval = 370;
 800b92c:	f504 69e0 	add.w	r9, r4, #1792	; 0x700
 800b930:	f8c9 5000 	str.w	r5, [r9]
	tyounen[584].waittime = 240;
 800b934:	f241 2944 	movw	r9, #4676	; 0x1244
 800b938:	f823 2009 	strh.w	r2, [r3, r9]
	tyounen[585].interval = 440;
 800b93c:	f504 69e1 	add.w	r9, r4, #1800	; 0x708
 800b940:	f8c9 c000 	str.w	ip, [r9]
	tyounen[585].waittime = 240;
 800b944:	f241 294c 	movw	r9, #4684	; 0x124c
 800b948:	f823 2009 	strh.w	r2, [r3, r9]
	tyounen[586].interval = 370;
 800b94c:	f504 69e2 	add.w	r9, r4, #1808	; 0x710
 800b950:	f8c9 5000 	str.w	r5, [r9]
	tyounen[586].waittime = 240;
 800b954:	f241 2954 	movw	r9, #4692	; 0x1254
 800b958:	f823 2009 	strh.w	r2, [r3, r9]
	tyounen[587].interval = 330;
 800b95c:	f504 69e3 	add.w	r9, r4, #1816	; 0x718
 800b960:	f8c9 6000 	str.w	r6, [r9]
	tyounen[587].waittime = 240;
 800b964:	f241 295c 	movw	r9, #4700	; 0x125c
 800b968:	f823 2009 	strh.w	r2, [r3, r9]
	tyounen[588].interval = 294;
 800b96c:	f504 69e4 	add.w	r9, r4, #1824	; 0x720
 800b970:	edc9 7a00 	vstr	s15, [r9]
	tyounen[588].waittime = 240;
 800b974:	f241 2964 	movw	r9, #4708	; 0x1264
 800b978:	f823 2009 	strh.w	r2, [r3, r9]
	tyounen[589].interval = 330;
 800b97c:	f504 69e5 	add.w	r9, r4, #1832	; 0x728
 800b980:	f8c9 6000 	str.w	r6, [r9]
	tyounen[589].waittime = 240;
 800b984:	f241 296c 	movw	r9, #4716	; 0x126c
 800b988:	f823 2009 	strh.w	r2, [r3, r9]
	tyounen[590].interval = 330;
 800b98c:	f504 69e6 	add.w	r9, r4, #1840	; 0x730
 800b990:	f8c9 6000 	str.w	r6, [r9]
	tyounen[590].waittime = 240;
 800b994:	f241 2674 	movw	r6, #4724	; 0x1274
 800b998:	539a      	strh	r2, [r3, r6]
	tyounen[591].interval = 294;
 800b99a:	f504 66e7 	add.w	r6, r4, #1848	; 0x738
 800b99e:	edc6 7a00 	vstr	s15, [r6]
	tyounen[591].waittime = 240;
 800b9a2:	f241 267c 	movw	r6, #4732	; 0x127c
 800b9a6:	539a      	strh	r2, [r3, r6]
	tyounen[592].interval = 370;
 800b9a8:	f504 66e8 	add.w	r6, r4, #1856	; 0x740
 800b9ac:	6035      	str	r5, [r6, #0]
	tyounen[592].waittime = 240;
 800b9ae:	f241 2684 	movw	r6, #4740	; 0x1284
 800b9b2:	539a      	strh	r2, [r3, r6]
	tyounen[593].interval = 370;
 800b9b4:	f504 66e9 	add.w	r6, r4, #1864	; 0x748
 800b9b8:	6035      	str	r5, [r6, #0]
	tyounen[593].waittime = 240;
 800b9ba:	f241 268c 	movw	r6, #4748	; 0x128c
 800b9be:	539a      	strh	r2, [r3, r6]
	tyounen[594].interval = 440;
 800b9c0:	f504 66ea 	add.w	r6, r4, #1872	; 0x750
 800b9c4:	f8c6 c000 	str.w	ip, [r6]
	tyounen[594].waittime = 240;
 800b9c8:	f241 2694 	movw	r6, #4756	; 0x1294
 800b9cc:	539a      	strh	r2, [r3, r6]
	tyounen[595].interval = 494;
 800b9ce:	f504 66eb 	add.w	r6, r4, #1880	; 0x758
 800b9d2:	6037      	str	r7, [r6, #0]
	tyounen[595].waittime = 480;
 800b9d4:	f241 269c 	movw	r6, #4764	; 0x129c
 800b9d8:	f823 8006 	strh.w	r8, [r3, r6]
	tyounen[596].interval = 370;
 800b9dc:	f504 66ec 	add.w	r6, r4, #1888	; 0x760
 800b9e0:	6035      	str	r5, [r6, #0]
	tyounen[596].waittime = 240;
 800b9e2:	f241 25a4 	movw	r5, #4772	; 0x12a4
 800b9e6:	535a      	strh	r2, [r3, r5]
	tyounen[597].interval = 440;
 800b9e8:	f504 65ed 	add.w	r5, r4, #1896	; 0x768
 800b9ec:	f8c5 c000 	str.w	ip, [r5]
	tyounen[597].waittime = 240;
 800b9f0:	f241 25ac 	movw	r5, #4780	; 0x12ac
 800b9f4:	535a      	strh	r2, [r3, r5]
	tyounen[598].interval = 494;
 800b9f6:	f504 65ee 	add.w	r5, r4, #1904	; 0x770
 800b9fa:	602f      	str	r7, [r5, #0]
	tyounen[598].waittime = 480;
 800b9fc:	f241 25b4 	movw	r5, #4788	; 0x12b4
 800ba00:	f823 8005 	strh.w	r8, [r3, r5]
	tyounen[599].interval = 494;
 800ba04:	f504 65ef 	add.w	r5, r4, #1912	; 0x778
 800ba08:	602f      	str	r7, [r5, #0]
	tyounen[599].waittime = 240;
 800ba0a:	f241 25bc 	movw	r5, #4796	; 0x12bc
 800ba0e:	535a      	strh	r2, [r3, r5]
	tyounen[600].interval = 740;
 800ba10:	f504 65f0 	add.w	r5, r4, #1920	; 0x780
 800ba14:	ed85 7a00 	vstr	s14, [r5]
	tyounen[600].waittime = 240;
 800ba18:	f241 25c4 	movw	r5, #4804	; 0x12c4
 800ba1c:	535a      	strh	r2, [r3, r5]
	tyounen[601].interval = 659;
 800ba1e:	f504 65f1 	add.w	r5, r4, #1928	; 0x788
 800ba22:	6028      	str	r0, [r5, #0]
	tyounen[601].waittime = 240;
 800ba24:	f241 25cc 	movw	r5, #4812	; 0x12cc
 800ba28:	535a      	strh	r2, [r3, r5]
	tyounen[602].interval = 740;
 800ba2a:	f504 65f2 	add.w	r5, r4, #1936	; 0x790
 800ba2e:	ed85 7a00 	vstr	s14, [r5]
	tyounen[602].waittime = 240;
 800ba32:	f241 25d4 	movw	r5, #4820	; 0x12d4
 800ba36:	535a      	strh	r2, [r3, r5]
	tyounen[603].interval = 659;
 800ba38:	f504 65f3 	add.w	r5, r4, #1944	; 0x798
 800ba3c:	6028      	str	r0, [r5, #0]
	tyounen[603].waittime = 240;
 800ba3e:	f241 25dc 	movw	r5, #4828	; 0x12dc
 800ba42:	535a      	strh	r2, [r3, r5]
	tyounen[604].interval = 587;
 800ba44:	f504 65f4 	add.w	r5, r4, #1952	; 0x7a0
 800ba48:	f8c5 e000 	str.w	lr, [r5]
	tyounen[604].waittime = 240;
 800ba4c:	f241 25e4 	movw	r5, #4836	; 0x12e4
 800ba50:	535a      	strh	r2, [r3, r5]
	tyounen[605].interval = 494;
 800ba52:	f504 65f5 	add.w	r5, r4, #1960	; 0x7a8
 800ba56:	602f      	str	r7, [r5, #0]
	tyounen[605].waittime = 360;
 800ba58:	f241 25ec 	movw	r5, #4844	; 0x12ec
 800ba5c:	f823 a005 	strh.w	sl, [r3, r5]
	tyounen[606].interval = 494;
 800ba60:	f504 65f6 	add.w	r5, r4, #1968	; 0x7b0
 800ba64:	602f      	str	r7, [r5, #0]
	tyounen[606].waittime = 240;
 800ba66:	f241 25f4 	movw	r5, #4852	; 0x12f4
	tyounen[617].waittime = 240;
	tyounen[618].interval = 659;
	tyounen[618].waittime = 120;
	tyounen[619].interval = 587;
	tyounen[619].waittime = 120;
	tyounen[620].interval = 494;
 800ba6a:	f503 579b 	add.w	r7, r3, #4960	; 0x1360
	tyounen[606].waittime = 240;
 800ba6e:	535a      	strh	r2, [r3, r5]
	tyounen[607].interval = 587;
 800ba70:	f504 65f7 	add.w	r5, r4, #1976	; 0x7b8
 800ba74:	f8c5 e000 	str.w	lr, [r5]
	tyounen[607].waittime = 240;
 800ba78:	f241 25fc 	movw	r5, #4860	; 0x12fc
 800ba7c:	535a      	strh	r2, [r3, r5]
	tyounen[608].interval = 659;
 800ba7e:	f504 65f8 	add.w	r5, r4, #1984	; 0x7c0
 800ba82:	6028      	str	r0, [r5, #0]
	tyounen[608].waittime = 240;
 800ba84:	f241 3504 	movw	r5, #4868	; 0x1304
 800ba88:	535a      	strh	r2, [r3, r5]
	tyounen[609].interval = 659;
 800ba8a:	f504 65f9 	add.w	r5, r4, #1992	; 0x7c8
 800ba8e:	6028      	str	r0, [r5, #0]
	tyounen[609].waittime = 120;
 800ba90:	f241 350c 	movw	r5, #4876	; 0x130c
 800ba94:	5359      	strh	r1, [r3, r5]
	tyounen[610].interval = 587;
 800ba96:	f504 65fa 	add.w	r5, r4, #2000	; 0x7d0
 800ba9a:	f8c5 e000 	str.w	lr, [r5]
	tyounen[610].waittime = 120;
 800ba9e:	f241 3514 	movw	r5, #4884	; 0x1314
 800baa2:	5359      	strh	r1, [r3, r5]
	tyounen[611].interval = 659;
 800baa4:	f504 65fb 	add.w	r5, r4, #2008	; 0x7d8
 800baa8:	6028      	str	r0, [r5, #0]
	tyounen[611].waittime = 240;
 800baaa:	4615      	mov	r5, r2
 800baac:	f241 321c 	movw	r2, #4892	; 0x131c
 800bab0:	529d      	strh	r5, [r3, r2]
	tyounen[612].interval = 659;
 800bab2:	f504 62fc 	add.w	r2, r4, #2016	; 0x7e0
 800bab6:	6010      	str	r0, [r2, #0]
	tyounen[612].waittime = 120;
 800bab8:	f241 3224 	movw	r2, #4900	; 0x1324
 800babc:	5299      	strh	r1, [r3, r2]
	tyounen[613].interval = 587;
 800babe:	f504 62fd 	add.w	r2, r4, #2024	; 0x7e8
 800bac2:	f8c2 e000 	str.w	lr, [r2]
	tyounen[613].waittime = 120;
 800bac6:	f241 322c 	movw	r2, #4908	; 0x132c
 800baca:	5299      	strh	r1, [r3, r2]
	tyounen[614].interval = 659;
 800bacc:	f504 62fe 	add.w	r2, r4, #2032	; 0x7f0
 800bad0:	6010      	str	r0, [r2, #0]
	tyounen[614].waittime = 240;
 800bad2:	f241 3234 	movw	r2, #4916	; 0x1334
 800bad6:	529d      	strh	r5, [r3, r2]
	tyounen[615].interval = 659;
 800bad8:	f504 62ff 	add.w	r2, r4, #2040	; 0x7f8
 800badc:	6010      	str	r0, [r2, #0]
	tyounen[615].waittime = 120;
 800bade:	f241 323c 	movw	r2, #4924	; 0x133c
 800bae2:	5299      	strh	r1, [r3, r2]
	tyounen[616].interval = 587;
 800bae4:	f504 6200 	add.w	r2, r4, #2048	; 0x800
 800bae8:	f8c2 e000 	str.w	lr, [r2]
	tyounen[616].waittime = 120;
 800baec:	f241 3244 	movw	r2, #4932	; 0x1344
 800baf0:	5299      	strh	r1, [r3, r2]
	tyounen[617].interval = 659;
 800baf2:	f604 0208 	addw	r2, r4, #2056	; 0x808
 800baf6:	6010      	str	r0, [r2, #0]
	tyounen[617].waittime = 240;
 800baf8:	f241 324c 	movw	r2, #4940	; 0x134c
 800bafc:	529d      	strh	r5, [r3, r2]
	tyounen[618].interval = 659;
 800bafe:	f504 6201 	add.w	r2, r4, #2064	; 0x810
	tyounen[619].interval = 587;
 800bb02:	f503 549a 	add.w	r4, r3, #4928	; 0x1340
	tyounen[618].interval = 659;
 800bb06:	6010      	str	r0, [r2, #0]
	tyounen[618].waittime = 120;
 800bb08:	f241 3254 	movw	r2, #4948	; 0x1354
	tyounen[619].interval = 587;
 800bb0c:	3418      	adds	r4, #24
	tyounen[618].waittime = 120;
 800bb0e:	5299      	strh	r1, [r3, r2]
	tyounen[619].waittime = 120;
 800bb10:	f241 325c 	movw	r2, #4956	; 0x135c
	tyounen[619].interval = 587;
 800bb14:	4626      	mov	r6, r4
	tyounen[619].waittime = 120;
 800bb16:	5299      	strh	r1, [r3, r2]
	tyounen[620].interval = 494;
 800bb18:	4a69      	ldr	r2, [pc, #420]	; (800bcc0 <inputtyounen+0x1ca8>)
 800bb1a:	603a      	str	r2, [r7, #0]
	tyounen[620].waittime = 240;
 800bb1c:	f241 3764 	movw	r7, #4964	; 0x1364
	tyounen[619].interval = 587;
 800bb20:	f846 eb10 	str.w	lr, [r6], #16
	tyounen[620].waittime = 240;
 800bb24:	53dd      	strh	r5, [r3, r7]
	tyounen[621].interval = 587;
	tyounen[621].waittime = 240;
	tyounen[622].interval = 494;
	tyounen[622].waittime = 240;
	tyounen[623].interval = 440;
	tyounen[623].waittime = 240;
 800bb26:	f241 377c 	movw	r7, #4988	; 0x137c
	tyounen[621].interval = 587;
 800bb2a:	f8c6 e000 	str.w	lr, [r6]
	tyounen[623].waittime = 240;
 800bb2e:	53dd      	strh	r5, [r3, r7]
	tyounen[624].interval = 494;
 800bb30:	f503 579c 	add.w	r7, r3, #4992	; 0x1380
	tyounen[621].waittime = 240;
 800bb34:	f241 366c 	movw	r6, #4972	; 0x136c
	tyounen[624].interval = 494;
 800bb38:	603a      	str	r2, [r7, #0]
	tyounen[624].waittime = 240;
 800bb3a:	f241 3784 	movw	r7, #4996	; 0x1384
	tyounen[621].waittime = 240;
 800bb3e:	539d      	strh	r5, [r3, r6]
	tyounen[624].waittime = 240;
 800bb40:	53dd      	strh	r5, [r3, r7]
	tyounen[625].interval = 370;
	tyounen[625].waittime = 240;
 800bb42:	f241 378c 	movw	r7, #5004	; 0x138c
	tyounen[622].waittime = 240;
 800bb46:	f241 3674 	movw	r6, #4980	; 0x1374
	tyounen[625].waittime = 240;
 800bb4a:	53dd      	strh	r5, [r3, r7]
	tyounen[626].interval = 440;
	tyounen[626].waittime = 240;
 800bb4c:	f241 3794 	movw	r7, #5012	; 0x1394
	tyounen[622].waittime = 240;
 800bb50:	539d      	strh	r5, [r3, r6]
	tyounen[623].interval = 440;
 800bb52:	f8c4 c020 	str.w	ip, [r4, #32]
 800bb56:	4666      	mov	r6, ip
	tyounen[625].interval = 370;
 800bb58:	f8df c168 	ldr.w	ip, [pc, #360]	; 800bcc4 <inputtyounen+0x1cac>
	tyounen[622].interval = 494;
 800bb5c:	61a2      	str	r2, [r4, #24]
	tyounen[625].interval = 370;
 800bb5e:	f8c4 c030 	str.w	ip, [r4, #48]	; 0x30
	tyounen[626].interval = 440;
 800bb62:	63a6      	str	r6, [r4, #56]	; 0x38
	tyounen[626].waittime = 240;
 800bb64:	53dd      	strh	r5, [r3, r7]
	tyounen[627].interval = 494;
	tyounen[627].waittime = 480;
 800bb66:	4647      	mov	r7, r8
 800bb68:	f241 389c 	movw	r8, #5020	; 0x139c
	tyounen[627].interval = 494;
 800bb6c:	6422      	str	r2, [r4, #64]	; 0x40
	tyounen[627].waittime = 480;
 800bb6e:	f823 7008 	strh.w	r7, [r3, r8]
	tyounen[628].interval = 370;
 800bb72:	f503 589d 	add.w	r8, r3, #5024	; 0x13a0
	tyounen[628].waittime = 240;
	tyounen[629].interval = 440;
	tyounen[629].waittime = 240;
	tyounen[630].interval = 494;
 800bb76:	65a2      	str	r2, [r4, #88]	; 0x58
	tyounen[628].interval = 370;
 800bb78:	f8c8 c000 	str.w	ip, [r8]
	tyounen[628].waittime = 240;
 800bb7c:	f241 3ca4 	movw	ip, #5028	; 0x13a4
	tyounen[630].waittime = 480;
	tyounen[631].interval = 494;
	tyounen[631].waittime = 240;
	tyounen[632].interval = 740;
 800bb80:	f503 589e 	add.w	r8, r3, #5056	; 0x13c0
	tyounen[628].waittime = 240;
 800bb84:	f823 500c 	strh.w	r5, [r3, ip]
	tyounen[629].waittime = 240;
 800bb88:	f241 3cac 	movw	ip, #5036	; 0x13ac
	tyounen[632].interval = 740;
 800bb8c:	ed88 7a00 	vstr	s14, [r8]
	tyounen[629].waittime = 240;
 800bb90:	f823 500c 	strh.w	r5, [r3, ip]
	tyounen[630].waittime = 480;
 800bb94:	f241 3cb4 	movw	ip, #5044	; 0x13b4
	tyounen[632].waittime = 240;
 800bb98:	f241 38c4 	movw	r8, #5060	; 0x13c4
	tyounen[630].waittime = 480;
 800bb9c:	f823 700c 	strh.w	r7, [r3, ip]
	tyounen[631].waittime = 240;
 800bba0:	f241 3cbc 	movw	ip, #5052	; 0x13bc
	tyounen[632].waittime = 240;
 800bba4:	f823 5008 	strh.w	r5, [r3, r8]
	tyounen[631].waittime = 240;
 800bba8:	f823 500c 	strh.w	r5, [r3, ip]
	tyounen[633].interval = 659;
	tyounen[633].waittime = 240;
	tyounen[634].interval = 740;
	tyounen[634].waittime = 240;
 800bbac:	f241 3cd4 	movw	ip, #5076	; 0x13d4
	tyounen[633].waittime = 240;
 800bbb0:	f241 38cc 	movw	r8, #5068	; 0x13cc
	tyounen[634].waittime = 240;
 800bbb4:	f823 500c 	strh.w	r5, [r3, ip]
	tyounen[635].interval = 659;
	tyounen[635].waittime = 240;
 800bbb8:	f241 3cdc 	movw	ip, #5084	; 0x13dc
	tyounen[631].interval = 494;
 800bbbc:	6622      	str	r2, [r4, #96]	; 0x60
	tyounen[635].waittime = 240;
 800bbbe:	f823 500c 	strh.w	r5, [r3, ip]
	tyounen[636].interval = 587;
 800bbc2:	f503 5c9f 	add.w	ip, r3, #5088	; 0x13e0
	tyounen[633].interval = 659;
 800bbc6:	6720      	str	r0, [r4, #112]	; 0x70
	tyounen[636].interval = 587;
 800bbc8:	f8cc e000 	str.w	lr, [ip]
	tyounen[636].waittime = 240;
 800bbcc:	f241 3ce4 	movw	ip, #5092	; 0x13e4
	tyounen[635].interval = 659;
 800bbd0:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
	tyounen[636].waittime = 240;
 800bbd4:	f823 500c 	strh.w	r5, [r3, ip]
	tyounen[637].interval = 494;
	tyounen[637].waittime = 360;
 800bbd8:	f241 3cec 	movw	ip, #5100	; 0x13ec
	tyounen[637].interval = 494;
 800bbdc:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
	tyounen[637].waittime = 360;
 800bbe0:	f823 a00c 	strh.w	sl, [r3, ip]
	tyounen[638].interval = 494;
	tyounen[638].waittime = 480;
 800bbe4:	f241 3cf4 	movw	ip, #5108	; 0x13f4
	tyounen[638].interval = 494;
 800bbe8:	f8c4 2098 	str.w	r2, [r4, #152]	; 0x98
	tyounen[638].waittime = 480;
 800bbec:	f823 700c 	strh.w	r7, [r3, ip]
	tyounen[639].interval = 587;
	tyounen[639].waittime = 480;
 800bbf0:	f241 3cfc 	movw	ip, #5116	; 0x13fc
	tyounen[640].interval = 659;
	tyounen[640].waittime = 240;
	tyounen[641].interval = 659;
 800bbf4:	f8c4 00b0 	str.w	r0, [r4, #176]	; 0xb0
	tyounen[639].waittime = 480;
 800bbf8:	f823 700c 	strh.w	r7, [r3, ip]
	tyounen[640].interval = 659;
 800bbfc:	f503 57a0 	add.w	r7, r3, #5120	; 0x1400
	tyounen[629].interval = 440;
 800bc00:	6526      	str	r6, [r4, #80]	; 0x50
	tyounen[640].interval = 659;
 800bc02:	6038      	str	r0, [r7, #0]
	tyounen[640].waittime = 240;
 800bc04:	f241 4704 	movw	r7, #5124	; 0x1404
	tyounen[633].waittime = 240;
 800bc08:	f823 5008 	strh.w	r5, [r3, r8]
	tyounen[640].waittime = 240;
 800bc0c:	53dd      	strh	r5, [r3, r7]
	tyounen[641].waittime = 120;
 800bc0e:	f241 470c 	movw	r7, #5132	; 0x140c
	tyounen[634].interval = 740;
 800bc12:	ed84 7a1e 	vstr	s14, [r4, #120]	; 0x78
	tyounen[641].waittime = 120;
 800bc16:	53d9      	strh	r1, [r3, r7]
	tyounen[642].interval = 587;
	tyounen[642].waittime = 120;
 800bc18:	f241 4714 	movw	r7, #5140	; 0x1414
	tyounen[639].interval = 587;
 800bc1c:	f8c4 e0a0 	str.w	lr, [r4, #160]	; 0xa0
	tyounen[642].interval = 587;
 800bc20:	f8c4 e0b8 	str.w	lr, [r4, #184]	; 0xb8
	tyounen[642].waittime = 120;
 800bc24:	53d9      	strh	r1, [r3, r7]
	tyounen[643].interval = 659;
	tyounen[643].waittime = 240;
 800bc26:	f241 471c 	movw	r7, #5148	; 0x141c
	tyounen[643].interval = 659;
 800bc2a:	f8c4 00c0 	str.w	r0, [r4, #192]	; 0xc0
	tyounen[643].waittime = 240;
 800bc2e:	53dd      	strh	r5, [r3, r7]
	tyounen[644].interval = 659;
 800bc30:	f503 57a1 	add.w	r7, r3, #5152	; 0x1420
	tyounen[644].waittime = 120;
	tyounen[645].interval = 587;
	tyounen[645].waittime = 120;
	tyounen[646].interval = 659;
 800bc34:	f8c4 00d8 	str.w	r0, [r4, #216]	; 0xd8
	tyounen[644].interval = 659;
 800bc38:	6038      	str	r0, [r7, #0]
	tyounen[644].waittime = 120;
 800bc3a:	f241 4724 	movw	r7, #5156	; 0x1424
	tyounen[646].waittime = 240;
	tyounen[647].interval = 659;
 800bc3e:	f8c4 00e0 	str.w	r0, [r4, #224]	; 0xe0
	tyounen[644].waittime = 120;
 800bc42:	53d9      	strh	r1, [r3, r7]
	tyounen[645].waittime = 120;
 800bc44:	f241 472c 	movw	r7, #5164	; 0x142c
	tyounen[647].waittime = 120;
	tyounen[648].interval = 587;
	tyounen[648].waittime = 120;
	tyounen[649].interval = 659;
 800bc48:	f8c4 00f0 	str.w	r0, [r4, #240]	; 0xf0
	tyounen[645].waittime = 120;
 800bc4c:	53d9      	strh	r1, [r3, r7]
	tyounen[646].waittime = 240;
 800bc4e:	f241 4734 	movw	r7, #5172	; 0x1434
	tyounen[649].waittime = 240;
	tyounen[650].interval = 659;
 800bc52:	f8c4 00f8 	str.w	r0, [r4, #248]	; 0xf8
	tyounen[646].waittime = 240;
 800bc56:	53dd      	strh	r5, [r3, r7]
	tyounen[647].waittime = 120;
 800bc58:	f241 473c 	movw	r7, #5180	; 0x143c
	tyounen[650].waittime = 120;
 800bc5c:	f241 4054 	movw	r0, #5204	; 0x1454
	tyounen[647].waittime = 120;
 800bc60:	53d9      	strh	r1, [r3, r7]
	tyounen[648].interval = 587;
 800bc62:	f503 57a2 	add.w	r7, r3, #5184	; 0x1440
	tyounen[650].waittime = 120;
 800bc66:	5219      	strh	r1, [r3, r0]
	tyounen[648].interval = 587;
 800bc68:	f8c7 e000 	str.w	lr, [r7]
	tyounen[651].interval = 587;
	tyounen[651].waittime = 120;
 800bc6c:	f241 405c 	movw	r0, #5212	; 0x145c
	tyounen[648].waittime = 120;
 800bc70:	f241 4744 	movw	r7, #5188	; 0x1444
	tyounen[651].waittime = 120;
 800bc74:	5219      	strh	r1, [r3, r0]
	tyounen[648].waittime = 120;
 800bc76:	53d9      	strh	r1, [r3, r7]
	tyounen[652].interval = 494;
 800bc78:	f503 51a3 	add.w	r1, r3, #5216	; 0x1460
	tyounen[649].waittime = 240;
 800bc7c:	f241 474c 	movw	r7, #5196	; 0x144c
	tyounen[652].interval = 494;
 800bc80:	600a      	str	r2, [r1, #0]
	tyounen[652].waittime = 240;
 800bc82:	f241 4164 	movw	r1, #5220	; 0x1464
	tyounen[653].interval = 587;
	tyounen[653].waittime = 240;
	tyounen[654].interval = 494;
 800bc86:	f8c4 2118 	str.w	r2, [r4, #280]	; 0x118
	tyounen[652].waittime = 240;
 800bc8a:	525d      	strh	r5, [r3, r1]
	tyounen[653].waittime = 240;
 800bc8c:	f241 416c 	movw	r1, #5228	; 0x146c
	tyounen[645].interval = 587;
 800bc90:	f8c4 e0d0 	str.w	lr, [r4, #208]	; 0xd0
	tyounen[653].waittime = 240;
 800bc94:	525d      	strh	r5, [r3, r1]
	tyounen[654].waittime = 240;
 800bc96:	f241 4174 	movw	r1, #5236	; 0x1474
	tyounen[649].waittime = 240;
 800bc9a:	53dd      	strh	r5, [r3, r7]
	tyounen[654].waittime = 240;
 800bc9c:	525d      	strh	r5, [r3, r1]
	tyounen[655].interval = 440;
	tyounen[655].waittime = 240;
 800bc9e:	f241 417c 	movw	r1, #5244	; 0x147c
	tyounen[651].interval = 587;
 800bca2:	f8c4 e100 	str.w	lr, [r4, #256]	; 0x100
	tyounen[655].waittime = 240;
 800bca6:	525d      	strh	r5, [r3, r1]
	tyounen[656].interval = 494;
 800bca8:	f503 51a4 	add.w	r1, r3, #5248	; 0x1480
	tyounen[653].interval = 587;
 800bcac:	f8c4 e110 	str.w	lr, [r4, #272]	; 0x110
	tyounen[656].interval = 494;
 800bcb0:	600a      	str	r2, [r1, #0]
	tyounen[656].waittime = 240;
 800bcb2:	f241 4284 	movw	r2, #5252	; 0x1484
	tyounen[655].interval = 440;
 800bcb6:	f8c4 6120 	str.w	r6, [r4, #288]	; 0x120
	tyounen[656].waittime = 240;
 800bcba:	529d      	strh	r5, [r3, r2]
 800bcbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcc0:	43f70000 	.word	0x43f70000
 800bcc4:	43b90000 	.word	0x43b90000

0800bcc8 <inputZelda_song>:

}
void inputZelda_song(void) {
 800bcc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	Zelda_song[0].interval = 494;
 800bccc:	4bca      	ldr	r3, [pc, #808]	; (800bff8 <inputZelda_song+0x330>)
	Zelda_song[0].waittime = 960;
	Zelda_song[1].interval = 587;
	Zelda_song[1].waittime = 480;
	Zelda_song[2].interval = 440;
	Zelda_song[2].waittime = 960;
	Zelda_song[3].interval = 392;
 800bcce:	eddf 7acb 	vldr	s15, [pc, #812]	; 800bffc <inputZelda_song+0x334>
	Zelda_song[10].waittime = 960;
	Zelda_song[11].interval = 784;
	Zelda_song[11].waittime = 480;
	Zelda_song[12].interval = 587;
	Zelda_song[12].waittime = 960;
	Zelda_song[13].interval = 523;
 800bcd2:	ed9f 6acb 	vldr	s12, [pc, #812]	; 800c000 <inputZelda_song+0x338>
	Zelda_song[37].waittime = 240;
	Zelda_song[38].interval = 988;
	Zelda_song[38].waittime = 240;
	Zelda_song[39].interval = 880;
	Zelda_song[39].waittime = 240;
	Zelda_song[40].interval = 659;
 800bcd6:	eddf 6acb 	vldr	s13, [pc, #812]	; 800c004 <inputZelda_song+0x33c>
	Zelda_song[45].waittime = 240;
	Zelda_song[46].interval = 784;
	Zelda_song[46].waittime = 480;
	Zelda_song[47].interval = 1047;
	Zelda_song[47].waittime = 480;
	Zelda_song[48].interval = 1568;
 800bcda:	ed9f 7acb 	vldr	s14, [pc, #812]	; 800c008 <inputZelda_song+0x340>
	Zelda_song[0].interval = 494;
 800bcde:	4dcb      	ldr	r5, [pc, #812]	; (800c00c <inputZelda_song+0x344>)
	Zelda_song[1].interval = 587;
 800bce0:	4ccb      	ldr	r4, [pc, #812]	; (800c010 <inputZelda_song+0x348>)
	Zelda_song[2].interval = 440;
 800bce2:	4ecc      	ldr	r6, [pc, #816]	; (800c014 <inputZelda_song+0x34c>)
	Zelda_song[30].interval = 1047;
 800bce4:	4fcc      	ldr	r7, [pc, #816]	; (800c018 <inputZelda_song+0x350>)
	Zelda_song[31].interval = 988;
 800bce6:	f8df e334 	ldr.w	lr, [pc, #820]	; 800c01c <inputZelda_song+0x354>
	Zelda_song[10].interval = 880;
 800bcea:	f8df 8334 	ldr.w	r8, [pc, #820]	; 800c020 <inputZelda_song+0x358>
	Zelda_song[11].interval = 784;
 800bcee:	f8df c334 	ldr.w	ip, [pc, #820]	; 800c024 <inputZelda_song+0x35c>
	Zelda_song[28].interval = 1175;
 800bcf2:	f8df 9334 	ldr.w	r9, [pc, #820]	; 800c028 <inputZelda_song+0x360>
	Zelda_song[0].interval = 494;
 800bcf6:	601d      	str	r5, [r3, #0]
	Zelda_song[3].waittime = 240;
 800bcf8:	22f0      	movs	r2, #240	; 0xf0
	Zelda_song[0].waittime = 960;
 800bcfa:	f44f 7170 	mov.w	r1, #960	; 0x3c0
	Zelda_song[1].waittime = 480;
 800bcfe:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
	Zelda_song[7].waittime = 1440;
 800bd02:	f44f 6ab4 	mov.w	sl, #1440	; 0x5a0
	Zelda_song[28].waittime = 2880;
 800bd06:	f44f 6b34 	mov.w	fp, #2880	; 0xb40
	Zelda_song[0].waittime = 960;
 800bd0a:	8099      	strh	r1, [r3, #4]
	Zelda_song[1].interval = 587;
 800bd0c:	609c      	str	r4, [r3, #8]
	Zelda_song[1].waittime = 480;
 800bd0e:	8198      	strh	r0, [r3, #12]
	Zelda_song[2].interval = 440;
 800bd10:	611e      	str	r6, [r3, #16]
	Zelda_song[2].waittime = 960;
 800bd12:	8299      	strh	r1, [r3, #20]
	Zelda_song[3].interval = 392;
 800bd14:	edc3 7a06 	vstr	s15, [r3, #24]
	Zelda_song[3].waittime = 240;
 800bd18:	839a      	strh	r2, [r3, #28]
	Zelda_song[4].interval = 440;
 800bd1a:	621e      	str	r6, [r3, #32]
	Zelda_song[4].waittime = 240;
 800bd1c:	849a      	strh	r2, [r3, #36]	; 0x24
	Zelda_song[5].interval = 494;
 800bd1e:	629d      	str	r5, [r3, #40]	; 0x28
	Zelda_song[5].waittime = 960;
 800bd20:	8599      	strh	r1, [r3, #44]	; 0x2c
	Zelda_song[6].interval = 587;
 800bd22:	631c      	str	r4, [r3, #48]	; 0x30
	Zelda_song[6].waittime = 480;
 800bd24:	8698      	strh	r0, [r3, #52]	; 0x34
	Zelda_song[7].interval = 440;
 800bd26:	639e      	str	r6, [r3, #56]	; 0x38
	Zelda_song[7].waittime = 1440;
 800bd28:	f8a3 a03c 	strh.w	sl, [r3, #60]	; 0x3c
	Zelda_song[8].interval = 494;
 800bd2c:	641d      	str	r5, [r3, #64]	; 0x40
	Zelda_song[8].waittime = 960;
 800bd2e:	f8a3 1044 	strh.w	r1, [r3, #68]	; 0x44
	Zelda_song[9].interval = 587;
 800bd32:	649c      	str	r4, [r3, #72]	; 0x48
	Zelda_song[9].waittime = 480;
 800bd34:	f8a3 004c 	strh.w	r0, [r3, #76]	; 0x4c
	Zelda_song[10].interval = 880;
 800bd38:	f8c3 8050 	str.w	r8, [r3, #80]	; 0x50
	Zelda_song[10].waittime = 960;
 800bd3c:	f8a3 1054 	strh.w	r1, [r3, #84]	; 0x54
	Zelda_song[11].interval = 784;
 800bd40:	f8c3 c058 	str.w	ip, [r3, #88]	; 0x58
	Zelda_song[11].waittime = 480;
 800bd44:	f8a3 005c 	strh.w	r0, [r3, #92]	; 0x5c
	Zelda_song[12].interval = 587;
 800bd48:	661c      	str	r4, [r3, #96]	; 0x60
	Zelda_song[12].waittime = 960;
 800bd4a:	f8a3 1064 	strh.w	r1, [r3, #100]	; 0x64
	Zelda_song[13].interval = 523;
 800bd4e:	ed83 6a1a 	vstr	s12, [r3, #104]	; 0x68
	Zelda_song[13].waittime = 240;
 800bd52:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
	Zelda_song[14].interval = 494;
 800bd56:	671d      	str	r5, [r3, #112]	; 0x70
	Zelda_song[14].waittime = 240;
 800bd58:	f8a3 2074 	strh.w	r2, [r3, #116]	; 0x74
	Zelda_song[15].interval = 440;
 800bd5c:	679e      	str	r6, [r3, #120]	; 0x78
	Zelda_song[15].waittime = 1440;
 800bd5e:	f8a3 a07c 	strh.w	sl, [r3, #124]	; 0x7c
	Zelda_song[16].interval = 494;
 800bd62:	f8c3 5080 	str.w	r5, [r3, #128]	; 0x80
	Zelda_song[16].waittime = 960;
 800bd66:	f8a3 1084 	strh.w	r1, [r3, #132]	; 0x84
	Zelda_song[17].interval = 587;
 800bd6a:	f8c3 4088 	str.w	r4, [r3, #136]	; 0x88
	Zelda_song[17].waittime = 480;
 800bd6e:	f8a3 008c 	strh.w	r0, [r3, #140]	; 0x8c
	Zelda_song[18].interval = 440;
 800bd72:	f8c3 6090 	str.w	r6, [r3, #144]	; 0x90
	Zelda_song[18].waittime = 960;
 800bd76:	f8a3 1094 	strh.w	r1, [r3, #148]	; 0x94
	Zelda_song[19].interval = 392;
 800bd7a:	edc3 7a26 	vstr	s15, [r3, #152]	; 0x98
	Zelda_song[19].waittime = 240;
 800bd7e:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c
	Zelda_song[20].interval = 440;
 800bd82:	f8c3 60a0 	str.w	r6, [r3, #160]	; 0xa0
	Zelda_song[20].waittime = 240;
 800bd86:	f8a3 20a4 	strh.w	r2, [r3, #164]	; 0xa4
	Zelda_song[21].interval = 494;
 800bd8a:	f8c3 50a8 	str.w	r5, [r3, #168]	; 0xa8
	Zelda_song[21].waittime = 960;
 800bd8e:	f8a3 10ac 	strh.w	r1, [r3, #172]	; 0xac
	Zelda_song[22].interval = 587;
 800bd92:	f8c3 40b0 	str.w	r4, [r3, #176]	; 0xb0
	Zelda_song[22].waittime = 480;
 800bd96:	f8a3 00b4 	strh.w	r0, [r3, #180]	; 0xb4
	Zelda_song[23].interval = 440;
 800bd9a:	f8c3 60b8 	str.w	r6, [r3, #184]	; 0xb8
	Zelda_song[23].waittime = 1440;
 800bd9e:	f8a3 a0bc 	strh.w	sl, [r3, #188]	; 0xbc
	Zelda_song[24].interval = 494;
 800bda2:	f8c3 50c0 	str.w	r5, [r3, #192]	; 0xc0
	Zelda_song[24].waittime = 960;
 800bda6:	f8a3 10c4 	strh.w	r1, [r3, #196]	; 0xc4
	Zelda_song[25].interval = 587;
 800bdaa:	f8c3 40c8 	str.w	r4, [r3, #200]	; 0xc8
	Zelda_song[25].waittime = 480;
 800bdae:	f8a3 00cc 	strh.w	r0, [r3, #204]	; 0xcc
	Zelda_song[26].interval = 880;
 800bdb2:	f8c3 80d0 	str.w	r8, [r3, #208]	; 0xd0
	Zelda_song[26].waittime = 960;
 800bdb6:	f8a3 10d4 	strh.w	r1, [r3, #212]	; 0xd4
	Zelda_song[27].interval = 784;
 800bdba:	f8c3 c0d8 	str.w	ip, [r3, #216]	; 0xd8
	Zelda_song[27].waittime = 480;
 800bdbe:	f8a3 00dc 	strh.w	r0, [r3, #220]	; 0xdc
	Zelda_song[28].interval = 1175;
 800bdc2:	f8c3 90e0 	str.w	r9, [r3, #224]	; 0xe0
	Zelda_song[28].waittime = 2880;
 800bdc6:	f8a3 b0e4 	strh.w	fp, [r3, #228]	; 0xe4
	Zelda_song[29].interval = 1175;
 800bdca:	f8c3 90e8 	str.w	r9, [r3, #232]	; 0xe8
	Zelda_song[29].waittime = 960;
 800bdce:	f8a3 10ec 	strh.w	r1, [r3, #236]	; 0xec
	Zelda_song[30].interval = 1047;
 800bdd2:	f8c3 70f0 	str.w	r7, [r3, #240]	; 0xf0
	Zelda_song[30].waittime = 240;
 800bdd6:	f8a3 20f4 	strh.w	r2, [r3, #244]	; 0xf4
	Zelda_song[31].interval = 988;
 800bdda:	f8c3 e0f8 	str.w	lr, [r3, #248]	; 0xf8
	Zelda_song[31].waittime = 240;
 800bdde:	f8a3 20fc 	strh.w	r2, [r3, #252]	; 0xfc
	Zelda_song[32].interval = 1047;
 800bde2:	f8c3 7100 	str.w	r7, [r3, #256]	; 0x100
	Zelda_song[32].waittime = 240;
 800bde6:	f8a3 2104 	strh.w	r2, [r3, #260]	; 0x104
	Zelda_song[33].interval = 988;
 800bdea:	f8c3 e108 	str.w	lr, [r3, #264]	; 0x108
	Zelda_song[33].waittime = 240;
 800bdee:	f8a3 210c 	strh.w	r2, [r3, #268]	; 0x10c
	Zelda_song[34].interval = 784;
 800bdf2:	f8c3 c110 	str.w	ip, [r3, #272]	; 0x110
	Zelda_song[34].waittime = 960;
 800bdf6:	f8a3 1114 	strh.w	r1, [r3, #276]	; 0x114
	Zelda_song[35].interval = 1047;
 800bdfa:	f8c3 7118 	str.w	r7, [r3, #280]	; 0x118
	Zelda_song[35].waittime = 960;
 800bdfe:	f8a3 111c 	strh.w	r1, [r3, #284]	; 0x11c
	Zelda_song[36].interval = 988;
 800be02:	f8c3 e120 	str.w	lr, [r3, #288]	; 0x120
	Zelda_song[36].waittime = 240;
 800be06:	f8a3 2124 	strh.w	r2, [r3, #292]	; 0x124
	Zelda_song[37].interval = 880;
 800be0a:	f8c3 8128 	str.w	r8, [r3, #296]	; 0x128
	Zelda_song[37].waittime = 240;
 800be0e:	f8a3 212c 	strh.w	r2, [r3, #300]	; 0x12c
	Zelda_song[38].interval = 988;
 800be12:	f8c3 e130 	str.w	lr, [r3, #304]	; 0x130
	Zelda_song[38].waittime = 240;
 800be16:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
	Zelda_song[39].interval = 880;
 800be1a:	f8c3 8138 	str.w	r8, [r3, #312]	; 0x138
	Zelda_song[39].waittime = 240;
 800be1e:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c
	Zelda_song[40].interval = 659;
 800be22:	edc3 6a50 	vstr	s13, [r3, #320]	; 0x140
	Zelda_song[40].waittime = 960;
 800be26:	f8a3 1144 	strh.w	r1, [r3, #324]	; 0x144
	Zelda_song[41].interval = 1175;
 800be2a:	f8c3 9148 	str.w	r9, [r3, #328]	; 0x148
	Zelda_song[41].waittime = 960;
 800be2e:	f8a3 114c 	strh.w	r1, [r3, #332]	; 0x14c
	Zelda_song[42].interval = 1047;
 800be32:	f8c3 7150 	str.w	r7, [r3, #336]	; 0x150
	Zelda_song[42].waittime = 240;
 800be36:	f8a3 2154 	strh.w	r2, [r3, #340]	; 0x154
	Zelda_song[43].interval = 988;
 800be3a:	f8c3 e158 	str.w	lr, [r3, #344]	; 0x158
	Zelda_song[43].waittime = 240;
 800be3e:	f8a3 215c 	strh.w	r2, [r3, #348]	; 0x15c
	Zelda_song[44].interval = 1047;
 800be42:	f8c3 7160 	str.w	r7, [r3, #352]	; 0x160
	Zelda_song[44].waittime = 240;
 800be46:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164
	Zelda_song[45].interval = 988;
 800be4a:	f8c3 e168 	str.w	lr, [r3, #360]	; 0x168
	Zelda_song[45].waittime = 240;
 800be4e:	f8a3 216c 	strh.w	r2, [r3, #364]	; 0x16c
	Zelda_song[46].interval = 784;
 800be52:	f8c3 c170 	str.w	ip, [r3, #368]	; 0x170
	Zelda_song[46].waittime = 480;
 800be56:	f8a3 0174 	strh.w	r0, [r3, #372]	; 0x174
	Zelda_song[47].interval = 1047;
 800be5a:	f8c3 7178 	str.w	r7, [r3, #376]	; 0x178
	Zelda_song[47].waittime = 480;
 800be5e:	f8a3 017c 	strh.w	r0, [r3, #380]	; 0x17c
	Zelda_song[48].interval = 1568;
 800be62:	ed83 7a60 	vstr	s14, [r3, #384]	; 0x180
	Zelda_song[48].waittime = 2880;
 800be66:	f8a3 b184 	strh.w	fp, [r3, #388]	; 0x184
	Zelda_song[49].interval = 494;
 800be6a:	f8c3 5188 	str.w	r5, [r3, #392]	; 0x188
	Zelda_song[49].waittime = 960;
 800be6e:	f8a3 118c 	strh.w	r1, [r3, #396]	; 0x18c
	Zelda_song[50].interval = 587;
 800be72:	f8c3 4190 	str.w	r4, [r3, #400]	; 0x190
	Zelda_song[50].waittime = 480;
 800be76:	f8a3 0194 	strh.w	r0, [r3, #404]	; 0x194
	Zelda_song[51].interval = 440;
 800be7a:	f8c3 6198 	str.w	r6, [r3, #408]	; 0x198
	Zelda_song[51].waittime = 960;
 800be7e:	f8a3 119c 	strh.w	r1, [r3, #412]	; 0x19c
	Zelda_song[52].interval = 392;
 800be82:	edc3 7a68 	vstr	s15, [r3, #416]	; 0x1a0
	Zelda_song[52].waittime = 240;
 800be86:	f8a3 21a4 	strh.w	r2, [r3, #420]	; 0x1a4
	Zelda_song[53].interval = 440;
 800be8a:	f8c3 61a8 	str.w	r6, [r3, #424]	; 0x1a8
	Zelda_song[53].waittime = 240;
 800be8e:	f8a3 21ac 	strh.w	r2, [r3, #428]	; 0x1ac
	Zelda_song[54].interval = 494;
 800be92:	f8c3 51b0 	str.w	r5, [r3, #432]	; 0x1b0
	Zelda_song[54].waittime = 960;
 800be96:	f8a3 11b4 	strh.w	r1, [r3, #436]	; 0x1b4
	Zelda_song[55].interval = 587;
 800be9a:	f8c3 41b8 	str.w	r4, [r3, #440]	; 0x1b8
	Zelda_song[55].waittime = 480;
 800be9e:	f8a3 01bc 	strh.w	r0, [r3, #444]	; 0x1bc
	Zelda_song[56].interval = 440;
 800bea2:	f8c3 61c0 	str.w	r6, [r3, #448]	; 0x1c0
	Zelda_song[56].waittime = 1440;
 800bea6:	f8a3 a1c4 	strh.w	sl, [r3, #452]	; 0x1c4
	Zelda_song[57].interval = 494;
 800beaa:	f8c3 51c8 	str.w	r5, [r3, #456]	; 0x1c8
	Zelda_song[57].waittime = 960;
 800beae:	f8a3 11cc 	strh.w	r1, [r3, #460]	; 0x1cc
	Zelda_song[58].interval = 587;
 800beb2:	f8c3 41d0 	str.w	r4, [r3, #464]	; 0x1d0
	Zelda_song[58].waittime = 480;
 800beb6:	f8a3 01d4 	strh.w	r0, [r3, #468]	; 0x1d4
	Zelda_song[59].interval = 880;
 800beba:	f8c3 81d8 	str.w	r8, [r3, #472]	; 0x1d8
	Zelda_song[59].waittime = 960;
 800bebe:	f8a3 11dc 	strh.w	r1, [r3, #476]	; 0x1dc
	Zelda_song[60].interval = 784;
 800bec2:	f8c3 c1e0 	str.w	ip, [r3, #480]	; 0x1e0
	Zelda_song[60].waittime = 480;
 800bec6:	f8a3 01e4 	strh.w	r0, [r3, #484]	; 0x1e4
	Zelda_song[61].interval = 587;
 800beca:	f8c3 41e8 	str.w	r4, [r3, #488]	; 0x1e8
	Zelda_song[61].waittime = 960;
 800bece:	f8a3 11ec 	strh.w	r1, [r3, #492]	; 0x1ec
	Zelda_song[62].interval = 523;
 800bed2:	ed83 6a7c 	vstr	s12, [r3, #496]	; 0x1f0
	Zelda_song[62].waittime = 240;
 800bed6:	f8a3 21f4 	strh.w	r2, [r3, #500]	; 0x1f4
	Zelda_song[63].interval = 494;
 800beda:	f8c3 51f8 	str.w	r5, [r3, #504]	; 0x1f8
	Zelda_song[63].waittime = 240;
 800bede:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
	Zelda_song[64].interval = 440;
 800bee2:	f8c3 6200 	str.w	r6, [r3, #512]	; 0x200
	Zelda_song[64].waittime = 1440;
 800bee6:	f8a3 a204 	strh.w	sl, [r3, #516]	; 0x204
	Zelda_song[65].interval = 494;
 800beea:	f8c3 5208 	str.w	r5, [r3, #520]	; 0x208
	Zelda_song[65].waittime = 960;
 800beee:	f8a3 120c 	strh.w	r1, [r3, #524]	; 0x20c
	Zelda_song[66].interval = 587;
 800bef2:	f8c3 4210 	str.w	r4, [r3, #528]	; 0x210
	Zelda_song[66].waittime = 480;
 800bef6:	f8a3 0214 	strh.w	r0, [r3, #532]	; 0x214
	Zelda_song[67].interval = 440;
 800befa:	f8c3 6218 	str.w	r6, [r3, #536]	; 0x218
	Zelda_song[67].waittime = 960;
 800befe:	f8a3 121c 	strh.w	r1, [r3, #540]	; 0x21c
	Zelda_song[68].interval = 392;
 800bf02:	edc3 7a88 	vstr	s15, [r3, #544]	; 0x220
	Zelda_song[68].waittime = 240;
 800bf06:	f8a3 2224 	strh.w	r2, [r3, #548]	; 0x224
	Zelda_song[69].interval = 440;
 800bf0a:	f8c3 6228 	str.w	r6, [r3, #552]	; 0x228
	Zelda_song[69].waittime = 240;
 800bf0e:	f8a3 222c 	strh.w	r2, [r3, #556]	; 0x22c
	Zelda_song[70].interval = 494;
 800bf12:	f8c3 5230 	str.w	r5, [r3, #560]	; 0x230
	Zelda_song[70].waittime = 960;
 800bf16:	f8a3 1234 	strh.w	r1, [r3, #564]	; 0x234
	Zelda_song[71].interval = 587;
 800bf1a:	f8c3 4238 	str.w	r4, [r3, #568]	; 0x238
	Zelda_song[71].waittime = 480;
 800bf1e:	f8a3 023c 	strh.w	r0, [r3, #572]	; 0x23c
	Zelda_song[72].interval = 440;
 800bf22:	f8c3 6240 	str.w	r6, [r3, #576]	; 0x240
	Zelda_song[72].waittime = 1440;
 800bf26:	f8a3 a244 	strh.w	sl, [r3, #580]	; 0x244
	Zelda_song[73].interval = 494;
 800bf2a:	f8c3 5248 	str.w	r5, [r3, #584]	; 0x248
	Zelda_song[73].waittime = 960;
 800bf2e:	f8a3 124c 	strh.w	r1, [r3, #588]	; 0x24c
	Zelda_song[74].interval = 587;
 800bf32:	f8c3 4250 	str.w	r4, [r3, #592]	; 0x250
	Zelda_song[74].waittime = 480;
 800bf36:	f8a3 0254 	strh.w	r0, [r3, #596]	; 0x254
	Zelda_song[75].interval = 880;
 800bf3a:	f8c3 8258 	str.w	r8, [r3, #600]	; 0x258
	Zelda_song[75].waittime = 960;
 800bf3e:	f8a3 125c 	strh.w	r1, [r3, #604]	; 0x25c
	Zelda_song[76].interval = 784;
 800bf42:	f8c3 c260 	str.w	ip, [r3, #608]	; 0x260
	Zelda_song[76].waittime = 480;
 800bf46:	f8a3 0264 	strh.w	r0, [r3, #612]	; 0x264
	Zelda_song[77].interval = 1175;
 800bf4a:	f8c3 9268 	str.w	r9, [r3, #616]	; 0x268
	Zelda_song[77].waittime = 2880;
 800bf4e:	f8a3 b26c 	strh.w	fp, [r3, #620]	; 0x26c
	Zelda_song[78].interval = 1175;
 800bf52:	f8c3 9270 	str.w	r9, [r3, #624]	; 0x270
	Zelda_song[78].waittime = 960;
 800bf56:	f8a3 1274 	strh.w	r1, [r3, #628]	; 0x274
	Zelda_song[79].interval = 1047;
 800bf5a:	f8c3 7278 	str.w	r7, [r3, #632]	; 0x278
	Zelda_song[79].waittime = 240;
 800bf5e:	f8a3 227c 	strh.w	r2, [r3, #636]	; 0x27c
	Zelda_song[80].interval = 988;
 800bf62:	f8c3 e280 	str.w	lr, [r3, #640]	; 0x280
	Zelda_song[80].waittime = 240;
 800bf66:	f8a3 2284 	strh.w	r2, [r3, #644]	; 0x284
	Zelda_song[81].interval = 1047;
 800bf6a:	f8c3 7288 	str.w	r7, [r3, #648]	; 0x288
	Zelda_song[81].waittime = 240;
 800bf6e:	f8a3 228c 	strh.w	r2, [r3, #652]	; 0x28c
	Zelda_song[82].interval = 988;
 800bf72:	f8c3 e290 	str.w	lr, [r3, #656]	; 0x290
	Zelda_song[82].waittime = 240;
 800bf76:	f8a3 2294 	strh.w	r2, [r3, #660]	; 0x294
	Zelda_song[83].interval = 784;
 800bf7a:	f8c3 c298 	str.w	ip, [r3, #664]	; 0x298
	Zelda_song[83].waittime = 960;
 800bf7e:	f8a3 129c 	strh.w	r1, [r3, #668]	; 0x29c
	Zelda_song[84].interval = 1047;
 800bf82:	f8c3 72a0 	str.w	r7, [r3, #672]	; 0x2a0
	Zelda_song[84].waittime = 960;
 800bf86:	f8a3 12a4 	strh.w	r1, [r3, #676]	; 0x2a4
	Zelda_song[85].interval = 988;
 800bf8a:	f8c3 e2a8 	str.w	lr, [r3, #680]	; 0x2a8
	Zelda_song[85].waittime = 240;
 800bf8e:	f8a3 22ac 	strh.w	r2, [r3, #684]	; 0x2ac
	Zelda_song[86].interval = 880;
 800bf92:	f8c3 82b0 	str.w	r8, [r3, #688]	; 0x2b0
	Zelda_song[86].waittime = 240;
 800bf96:	f8a3 22b4 	strh.w	r2, [r3, #692]	; 0x2b4
	Zelda_song[87].interval = 988;
 800bf9a:	f8c3 e2b8 	str.w	lr, [r3, #696]	; 0x2b8
	Zelda_song[87].waittime = 240;
 800bf9e:	f8a3 22bc 	strh.w	r2, [r3, #700]	; 0x2bc
	Zelda_song[88].interval = 880;
 800bfa2:	f8c3 82c0 	str.w	r8, [r3, #704]	; 0x2c0
	Zelda_song[88].waittime = 240;
 800bfa6:	f8a3 22c4 	strh.w	r2, [r3, #708]	; 0x2c4
	Zelda_song[89].interval = 659;
 800bfaa:	edc3 6ab2 	vstr	s13, [r3, #712]	; 0x2c8
	Zelda_song[89].waittime = 960;
 800bfae:	f8a3 12cc 	strh.w	r1, [r3, #716]	; 0x2cc
	Zelda_song[90].interval = 1175;
 800bfb2:	f8c3 92d0 	str.w	r9, [r3, #720]	; 0x2d0
	Zelda_song[90].waittime = 960;
 800bfb6:	f8a3 12d4 	strh.w	r1, [r3, #724]	; 0x2d4
	Zelda_song[91].interval = 1047;
 800bfba:	f8c3 72d8 	str.w	r7, [r3, #728]	; 0x2d8
	Zelda_song[91].waittime = 240;
 800bfbe:	f8a3 22dc 	strh.w	r2, [r3, #732]	; 0x2dc
	Zelda_song[92].interval = 988;
 800bfc2:	f8c3 e2e0 	str.w	lr, [r3, #736]	; 0x2e0
	Zelda_song[92].waittime = 240;
 800bfc6:	f8a3 22e4 	strh.w	r2, [r3, #740]	; 0x2e4
	Zelda_song[93].interval = 1047;
 800bfca:	f8c3 72e8 	str.w	r7, [r3, #744]	; 0x2e8
	Zelda_song[93].waittime = 240;
 800bfce:	f8a3 22ec 	strh.w	r2, [r3, #748]	; 0x2ec
	Zelda_song[94].interval = 988;
 800bfd2:	f8c3 e2f0 	str.w	lr, [r3, #752]	; 0x2f0
	Zelda_song[94].waittime = 240;
 800bfd6:	f8a3 22f4 	strh.w	r2, [r3, #756]	; 0x2f4
	Zelda_song[95].interval = 784;
 800bfda:	f8c3 c2f8 	str.w	ip, [r3, #760]	; 0x2f8
	Zelda_song[95].waittime = 480;
 800bfde:	f8a3 02fc 	strh.w	r0, [r3, #764]	; 0x2fc
	Zelda_song[96].interval = 1047;
 800bfe2:	f8c3 7300 	str.w	r7, [r3, #768]	; 0x300
	Zelda_song[96].waittime = 480;
 800bfe6:	f8a3 0304 	strh.w	r0, [r3, #772]	; 0x304
	Zelda_song[97].interval = 1568;
 800bfea:	ed83 7ac2 	vstr	s14, [r3, #776]	; 0x308
	Zelda_song[97].waittime = 2880;
 800bfee:	f8a3 b30c 	strh.w	fp, [r3, #780]	; 0x30c
 800bff2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bff6:	bf00      	nop
 800bff8:	20003230 	.word	0x20003230
 800bffc:	43c40000 	.word	0x43c40000
 800c000:	4402c000 	.word	0x4402c000
 800c004:	4424c000 	.word	0x4424c000
 800c008:	44c40000 	.word	0x44c40000
 800c00c:	43f70000 	.word	0x43f70000
 800c010:	4412c000 	.word	0x4412c000
 800c014:	43dc0000 	.word	0x43dc0000
 800c018:	4482e000 	.word	0x4482e000
 800c01c:	44770000 	.word	0x44770000
 800c020:	445c0000 	.word	0x445c0000
 800c024:	44440000 	.word	0x44440000
 800c028:	4492e000 	.word	0x4492e000

0800c02c <inputitem_get>:
}

void inputitem_get(void) {
	item_get[0].interval = 698;
 800c02c:	4b09      	ldr	r3, [pc, #36]	; (800c054 <inputitem_get+0x28>)
 800c02e:	4a0a      	ldr	r2, [pc, #40]	; (800c058 <inputitem_get+0x2c>)
	item_get[0].waittime = 128;
	item_get[1].interval = 932;
 800c030:	490a      	ldr	r1, [pc, #40]	; (800c05c <inputitem_get+0x30>)
	item_get[0].interval = 698;
 800c032:	601a      	str	r2, [r3, #0]
	item_get[0].waittime = 128;
 800c034:	2280      	movs	r2, #128	; 0x80
 800c036:	809a      	strh	r2, [r3, #4]
	item_get[1].interval = 932;
 800c038:	6099      	str	r1, [r3, #8]
	item_get[1].waittime = 128;
 800c03a:	819a      	strh	r2, [r3, #12]
	item_get[2].interval = 1245;
 800c03c:	4908      	ldr	r1, [pc, #32]	; (800c060 <inputitem_get+0x34>)
	item_get[2].waittime = 128;
 800c03e:	829a      	strh	r2, [r3, #20]
	item_get[3].interval = 1865;
	item_get[3].waittime = 128;
 800c040:	839a      	strh	r2, [r3, #28]
	item_get[4].interval = 1397;
 800c042:	4a08      	ldr	r2, [pc, #32]	; (800c064 <inputitem_get+0x38>)
	item_get[2].interval = 1245;
 800c044:	6119      	str	r1, [r3, #16]
	item_get[4].interval = 1397;
 800c046:	621a      	str	r2, [r3, #32]
	item_get[3].interval = 1865;
 800c048:	4907      	ldr	r1, [pc, #28]	; (800c068 <inputitem_get+0x3c>)
 800c04a:	6199      	str	r1, [r3, #24]
	item_get[4].waittime = 256;
 800c04c:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c050:	849a      	strh	r2, [r3, #36]	; 0x24
 800c052:	4770      	bx	lr
 800c054:	20003204 	.word	0x20003204
 800c058:	442e8000 	.word	0x442e8000
 800c05c:	44690000 	.word	0x44690000
 800c060:	449ba000 	.word	0x449ba000
 800c064:	44aea000 	.word	0x44aea000
 800c068:	44e92000 	.word	0x44e92000

0800c06c <inputseria>:

}

void inputseria(void) {
	seria[0].interval = 698;
 800c06c:	4bf1      	ldr	r3, [pc, #964]	; (800c434 <inputseria+0x3c8>)
	seria[12].waittime = 224;
	seria[13].interval = 988;
	seria[13].waittime = 224;
	seria[14].interval = 784;
	seria[14].waittime = 224;
	seria[15].interval = 659;
 800c06e:	eddf 7af2 	vldr	s15, [pc, #968]	; 800c438 <inputseria+0x3cc>
	seria[38].waittime = 224;
	seria[39].interval = 659;
	seria[39].waittime = 1400;
	seria[40].interval = 294;
	seria[40].waittime = 224;
	seria[41].interval = 330;
 800c072:	ed9f 7af2 	vldr	s14, [pc, #968]	; 800c43c <inputseria+0x3d0>
	seria[42].waittime = 462;
	seria[43].interval = 392;
	seria[43].waittime = 224;
	seria[44].interval = 440;
	seria[44].waittime = 224;
	seria[45].interval = 494;
 800c076:	eddf 6af2 	vldr	s13, [pc, #968]	; 800c440 <inputseria+0x3d4>
	seria[16].interval = 587;
 800c07a:	ed9f 3af2 	vldr	s6, [pc, #968]	; 800c444 <inputseria+0x3d8>
	seria[40].interval = 294;
 800c07e:	eddf 3af2 	vldr	s7, [pc, #968]	; 800c448 <inputseria+0x3dc>
	seria[42].interval = 349;
 800c082:	ed9f 4af2 	vldr	s8, [pc, #968]	; 800c44c <inputseria+0x3e0>
	seria[43].interval = 392;
 800c086:	eddf 4af2 	vldr	s9, [pc, #968]	; 800c450 <inputseria+0x3e4>
	seria[44].interval = 440;
 800c08a:	ed9f 5af2 	vldr	s10, [pc, #968]	; 800c454 <inputseria+0x3e8>
	seria[45].waittime = 462;
	seria[46].interval = 523;
 800c08e:	eddf 5af2 	vldr	s11, [pc, #968]	; 800c458 <inputseria+0x3ec>
	seria[53].waittime = 224;
	seria[54].interval = 1175;
	seria[54].waittime = 462;
	seria[55].interval = 1319;
	seria[55].waittime = 224;
	seria[56].interval = 1397;
 800c092:	ed9f 6af2 	vldr	s12, [pc, #968]	; 800c45c <inputseria+0x3f0>
	seria[56].waittime = 224;
	seria[57].interval = 1568;
 800c096:	eddf 2af2 	vldr	s5, [pc, #968]	; 800c460 <inputseria+0x3f4>
	seria[2].interval = 988;
 800c09a:	49f2      	ldr	r1, [pc, #968]	; (800c464 <inputseria+0x3f8>)
	seria[14].interval = 784;
 800c09c:	f8df c3d4 	ldr.w	ip, [pc, #980]	; 800c474 <inputseria+0x408>
	seria[0].waittime = 224;
 800c0a0:	22e0      	movs	r2, #224	; 0xe0
void inputseria(void) {
 800c0a2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	seria[2].waittime = 462;
 800c0a6:	f44f 70e7 	mov.w	r0, #462	; 0x1ce
	seria[1].interval = 880;
 800c0aa:	4def      	ldr	r5, [pc, #956]	; (800c468 <inputseria+0x3fc>)
	seria[0].interval = 698;
 800c0ac:	4eef      	ldr	r6, [pc, #956]	; (800c46c <inputseria+0x400>)
	seria[9].interval = 1319;
 800c0ae:	f8df e3c8 	ldr.w	lr, [pc, #968]	; 800c478 <inputseria+0x40c>
	seria[12].interval = 1047;
 800c0b2:	4fef      	ldr	r7, [pc, #956]	; (800c470 <inputseria+0x404>)
	seria[10].interval = 1175;
 800c0b4:	f8df 83c4 	ldr.w	r8, [pc, #964]	; 800c47c <inputseria+0x410>
	seria[0].waittime = 224;
 800c0b8:	809a      	strh	r2, [r3, #4]
	seria[66].interval = 330;
	seria[66].waittime = 1400;
	seria[67].interval = 698;
	seria[67].waittime = 224;
	seria[68].interval = 659;
	seria[68].waittime = 105;
 800c0ba:	2469      	movs	r4, #105	; 0x69
	seria[19].waittime = 1400;
 800c0bc:	f44f 69af 	mov.w	r9, #1400	; 0x578
	seria[15].waittime = 1169;
 800c0c0:	f240 4a91 	movw	sl, #1169	; 0x491
	seria[82].interval = 1047;
	seria[82].waittime = 105;
	seria[83].interval = 880;
	seria[83].waittime = 105;
	seria[84].interval = 988;
	seria[84].waittime = 2576;
 800c0c4:	f44f 6b21 	mov.w	fp, #2576	; 0xa10
	seria[1].waittime = 224;
 800c0c8:	819a      	strh	r2, [r3, #12]
	seria[2].waittime = 462;
 800c0ca:	8298      	strh	r0, [r3, #20]
	seria[3].waittime = 224;
 800c0cc:	839a      	strh	r2, [r3, #28]
	seria[4].waittime = 224;
 800c0ce:	849a      	strh	r2, [r3, #36]	; 0x24
	seria[5].waittime = 462;
 800c0d0:	8598      	strh	r0, [r3, #44]	; 0x2c
	seria[6].waittime = 224;
 800c0d2:	869a      	strh	r2, [r3, #52]	; 0x34
	seria[7].waittime = 224;
 800c0d4:	879a      	strh	r2, [r3, #60]	; 0x3c
	seria[8].waittime = 224;
 800c0d6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
	seria[9].waittime = 224;
 800c0da:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
	seria[10].waittime = 462;
 800c0de:	f8a3 0054 	strh.w	r0, [r3, #84]	; 0x54
	seria[11].waittime = 224;
 800c0e2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
	seria[12].waittime = 224;
 800c0e6:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
	seria[13].waittime = 224;
 800c0ea:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
	seria[14].waittime = 224;
 800c0ee:	f8a3 2074 	strh.w	r2, [r3, #116]	; 0x74
	seria[0].interval = 698;
 800c0f2:	601e      	str	r6, [r3, #0]
	seria[1].interval = 880;
 800c0f4:	609d      	str	r5, [r3, #8]
	seria[2].interval = 988;
 800c0f6:	6119      	str	r1, [r3, #16]
	seria[3].interval = 698;
 800c0f8:	619e      	str	r6, [r3, #24]
	seria[4].interval = 880;
 800c0fa:	621d      	str	r5, [r3, #32]
	seria[5].interval = 988;
 800c0fc:	6299      	str	r1, [r3, #40]	; 0x28
	seria[6].interval = 698;
 800c0fe:	631e      	str	r6, [r3, #48]	; 0x30
	seria[7].interval = 880;
 800c100:	639d      	str	r5, [r3, #56]	; 0x38
	seria[8].interval = 988;
 800c102:	6419      	str	r1, [r3, #64]	; 0x40
	seria[9].interval = 1319;
 800c104:	f8c3 e048 	str.w	lr, [r3, #72]	; 0x48
	seria[10].interval = 1175;
 800c108:	f8c3 8050 	str.w	r8, [r3, #80]	; 0x50
	seria[11].interval = 988;
 800c10c:	6599      	str	r1, [r3, #88]	; 0x58
	seria[12].interval = 1047;
 800c10e:	661f      	str	r7, [r3, #96]	; 0x60
	seria[13].interval = 988;
 800c110:	6699      	str	r1, [r3, #104]	; 0x68
	seria[14].interval = 784;
 800c112:	f8c3 c070 	str.w	ip, [r3, #112]	; 0x70
	seria[15].interval = 659;
 800c116:	edc3 7a1e 	vstr	s15, [r3, #120]	; 0x78
	seria[15].waittime = 1169;
 800c11a:	f8a3 a07c 	strh.w	sl, [r3, #124]	; 0x7c
	seria[16].waittime = 224;
 800c11e:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
	seria[17].waittime = 224;
 800c122:	f8a3 208c 	strh.w	r2, [r3, #140]	; 0x8c
	seria[18].waittime = 224;
 800c126:	f8a3 2094 	strh.w	r2, [r3, #148]	; 0x94
	seria[20].waittime = 224;
 800c12a:	f8a3 20a4 	strh.w	r2, [r3, #164]	; 0xa4
	seria[21].waittime = 224;
 800c12e:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
	seria[22].waittime = 462;
 800c132:	f8a3 00b4 	strh.w	r0, [r3, #180]	; 0xb4
	seria[23].waittime = 224;
 800c136:	f8a3 20bc 	strh.w	r2, [r3, #188]	; 0xbc
	seria[24].waittime = 224;
 800c13a:	f8a3 20c4 	strh.w	r2, [r3, #196]	; 0xc4
	seria[25].waittime = 462;
 800c13e:	f8a3 00cc 	strh.w	r0, [r3, #204]	; 0xcc
	seria[26].waittime = 224;
 800c142:	f8a3 20d4 	strh.w	r2, [r3, #212]	; 0xd4
	seria[27].waittime = 224;
 800c146:	f8a3 20dc 	strh.w	r2, [r3, #220]	; 0xdc
	seria[28].waittime = 224;
 800c14a:	f8a3 20e4 	strh.w	r2, [r3, #228]	; 0xe4
	seria[29].waittime = 224;
 800c14e:	f8a3 20ec 	strh.w	r2, [r3, #236]	; 0xec
	seria[30].waittime = 462;
 800c152:	f8a3 00f4 	strh.w	r0, [r3, #244]	; 0xf4
	seria[31].waittime = 224;
 800c156:	f8a3 20fc 	strh.w	r2, [r3, #252]	; 0xfc
	seria[16].interval = 587;
 800c15a:	ed83 3a20 	vstr	s6, [r3, #128]	; 0x80
	seria[17].interval = 659;
 800c15e:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
	seria[18].interval = 784;
 800c162:	f8c3 c090 	str.w	ip, [r3, #144]	; 0x90
	seria[19].interval = 659;
 800c166:	edc3 7a26 	vstr	s15, [r3, #152]	; 0x98
	seria[19].waittime = 1400;
 800c16a:	f8a3 909c 	strh.w	r9, [r3, #156]	; 0x9c
	seria[20].interval = 698;
 800c16e:	f8c3 60a0 	str.w	r6, [r3, #160]	; 0xa0
	seria[21].interval = 880;
 800c172:	f8c3 50a8 	str.w	r5, [r3, #168]	; 0xa8
	seria[22].interval = 988;
 800c176:	f8c3 10b0 	str.w	r1, [r3, #176]	; 0xb0
	seria[23].interval = 698;
 800c17a:	f8c3 60b8 	str.w	r6, [r3, #184]	; 0xb8
	seria[24].interval = 880;
 800c17e:	f8c3 50c0 	str.w	r5, [r3, #192]	; 0xc0
	seria[25].interval = 988;
 800c182:	f8c3 10c8 	str.w	r1, [r3, #200]	; 0xc8
	seria[26].interval = 698;
 800c186:	f8c3 60d0 	str.w	r6, [r3, #208]	; 0xd0
	seria[27].interval = 880;
 800c18a:	f8c3 50d8 	str.w	r5, [r3, #216]	; 0xd8
	seria[28].interval = 988;
 800c18e:	f8c3 10e0 	str.w	r1, [r3, #224]	; 0xe0
	seria[29].interval = 1319;
 800c192:	f8c3 e0e8 	str.w	lr, [r3, #232]	; 0xe8
	seria[30].interval = 1175;
 800c196:	f8c3 80f0 	str.w	r8, [r3, #240]	; 0xf0
	seria[31].interval = 988;
 800c19a:	f8c3 10f8 	str.w	r1, [r3, #248]	; 0xf8
	seria[32].interval = 1047;
 800c19e:	f8c3 7100 	str.w	r7, [r3, #256]	; 0x100
	seria[32].waittime = 224;
 800c1a2:	f8a3 2104 	strh.w	r2, [r3, #260]	; 0x104
	seria[33].waittime = 224;
 800c1a6:	f8a3 210c 	strh.w	r2, [r3, #268]	; 0x10c
	seria[34].waittime = 224;
 800c1aa:	f8a3 2114 	strh.w	r2, [r3, #276]	; 0x114
	seria[35].waittime = 1169;
 800c1ae:	f8a3 a11c 	strh.w	sl, [r3, #284]	; 0x11c
	seria[36].waittime = 224;
 800c1b2:	f8a3 2124 	strh.w	r2, [r3, #292]	; 0x124
	seria[37].waittime = 224;
 800c1b6:	f8a3 212c 	strh.w	r2, [r3, #300]	; 0x12c
	seria[38].waittime = 224;
 800c1ba:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
	seria[40].waittime = 224;
 800c1be:	f8a3 2144 	strh.w	r2, [r3, #324]	; 0x144
	seria[41].waittime = 224;
 800c1c2:	f8a3 214c 	strh.w	r2, [r3, #332]	; 0x14c
	seria[42].waittime = 462;
 800c1c6:	f8a3 0154 	strh.w	r0, [r3, #340]	; 0x154
	seria[43].waittime = 224;
 800c1ca:	f8a3 215c 	strh.w	r2, [r3, #348]	; 0x15c
	seria[44].waittime = 224;
 800c1ce:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164
	seria[45].waittime = 462;
 800c1d2:	f8a3 016c 	strh.w	r0, [r3, #364]	; 0x16c
	seria[46].waittime = 224;
 800c1d6:	f8a3 2174 	strh.w	r2, [r3, #372]	; 0x174
	seria[47].waittime = 224;
 800c1da:	f8a3 217c 	strh.w	r2, [r3, #380]	; 0x17c
	seria[33].interval = 1319;
 800c1de:	f8c3 e108 	str.w	lr, [r3, #264]	; 0x108
	seria[34].interval = 988;
 800c1e2:	f8c3 1110 	str.w	r1, [r3, #272]	; 0x110
	seria[35].interval = 784;
 800c1e6:	f8c3 c118 	str.w	ip, [r3, #280]	; 0x118
	seria[36].interval = 988;
 800c1ea:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
	seria[37].interval = 784;
 800c1ee:	f8c3 c128 	str.w	ip, [r3, #296]	; 0x128
	seria[38].interval = 587;
 800c1f2:	ed83 3a4c 	vstr	s6, [r3, #304]	; 0x130
	seria[39].interval = 659;
 800c1f6:	edc3 7a4e 	vstr	s15, [r3, #312]	; 0x138
	seria[39].waittime = 1400;
 800c1fa:	f8a3 913c 	strh.w	r9, [r3, #316]	; 0x13c
	seria[40].interval = 294;
 800c1fe:	edc3 3a50 	vstr	s7, [r3, #320]	; 0x140
	seria[41].interval = 330;
 800c202:	ed83 7a52 	vstr	s14, [r3, #328]	; 0x148
	seria[42].interval = 349;
 800c206:	ed83 4a54 	vstr	s8, [r3, #336]	; 0x150
	seria[43].interval = 392;
 800c20a:	edc3 4a56 	vstr	s9, [r3, #344]	; 0x158
	seria[44].interval = 440;
 800c20e:	ed83 5a58 	vstr	s10, [r3, #352]	; 0x160
	seria[45].interval = 494;
 800c212:	edc3 6a5a 	vstr	s13, [r3, #360]	; 0x168
	seria[46].interval = 523;
 800c216:	edc3 5a5c 	vstr	s11, [r3, #368]	; 0x170
	seria[47].interval = 494;
 800c21a:	edc3 6a5e 	vstr	s13, [r3, #376]	; 0x178
	seria[48].interval = 330;
 800c21e:	ed83 7a60 	vstr	s14, [r3, #384]	; 0x180
	seria[48].waittime = 1400;
 800c222:	f8a3 9184 	strh.w	r9, [r3, #388]	; 0x184
	seria[49].waittime = 224;
 800c226:	f8a3 218c 	strh.w	r2, [r3, #396]	; 0x18c
	seria[50].waittime = 224;
 800c22a:	f8a3 2194 	strh.w	r2, [r3, #404]	; 0x194
	seria[51].waittime = 462;
 800c22e:	f8a3 019c 	strh.w	r0, [r3, #412]	; 0x19c
	seria[52].waittime = 224;
 800c232:	f8a3 21a4 	strh.w	r2, [r3, #420]	; 0x1a4
	seria[53].waittime = 224;
 800c236:	f8a3 21ac 	strh.w	r2, [r3, #428]	; 0x1ac
	seria[54].waittime = 462;
 800c23a:	f8a3 01b4 	strh.w	r0, [r3, #436]	; 0x1b4
	seria[55].waittime = 224;
 800c23e:	f8a3 21bc 	strh.w	r2, [r3, #444]	; 0x1bc
	seria[56].waittime = 224;
 800c242:	f8a3 21c4 	strh.w	r2, [r3, #452]	; 0x1c4
	seria[58].waittime = 224;
 800c246:	f8a3 21d4 	strh.w	r2, [r3, #468]	; 0x1d4
	seria[59].waittime = 224;
 800c24a:	f8a3 21dc 	strh.w	r2, [r3, #476]	; 0x1dc
	seria[60].waittime = 462;
 800c24e:	f8a3 01e4 	strh.w	r0, [r3, #484]	; 0x1e4
	seria[61].waittime = 224;
 800c252:	f8a3 21ec 	strh.w	r2, [r3, #492]	; 0x1ec
	seria[62].waittime = 224;
 800c256:	f8a3 21f4 	strh.w	r2, [r3, #500]	; 0x1f4
	seria[63].waittime = 462;
 800c25a:	f8a3 01fc 	strh.w	r0, [r3, #508]	; 0x1fc
	seria[64].waittime = 224;
 800c25e:	f8a3 2204 	strh.w	r2, [r3, #516]	; 0x204
	seria[49].interval = 698;
 800c262:	f8c3 6188 	str.w	r6, [r3, #392]	; 0x188
	seria[50].interval = 784;
 800c266:	f8c3 c190 	str.w	ip, [r3, #400]	; 0x190
	seria[51].interval = 880;
 800c26a:	f8c3 5198 	str.w	r5, [r3, #408]	; 0x198
	seria[52].interval = 988;
 800c26e:	f8c3 11a0 	str.w	r1, [r3, #416]	; 0x1a0
	seria[53].interval = 1047;
 800c272:	f8c3 71a8 	str.w	r7, [r3, #424]	; 0x1a8
	seria[54].interval = 1175;
 800c276:	f8c3 81b0 	str.w	r8, [r3, #432]	; 0x1b0
	seria[55].interval = 1319;
 800c27a:	f8c3 e1b8 	str.w	lr, [r3, #440]	; 0x1b8
	seria[56].interval = 1397;
 800c27e:	ed83 6a70 	vstr	s12, [r3, #448]	; 0x1c0
	seria[57].interval = 1568;
 800c282:	edc3 2a72 	vstr	s5, [r3, #456]	; 0x1c8
	seria[57].waittime = 1400;
 800c286:	f8a3 91cc 	strh.w	r9, [r3, #460]	; 0x1cc
	seria[58].interval = 294;
 800c28a:	edc3 3a74 	vstr	s7, [r3, #464]	; 0x1d0
	seria[59].interval = 330;
 800c28e:	ed83 7a76 	vstr	s14, [r3, #472]	; 0x1d8
	seria[60].interval = 349;
 800c292:	ed83 4a78 	vstr	s8, [r3, #480]	; 0x1e0
	seria[61].interval = 392;
 800c296:	edc3 4a7a 	vstr	s9, [r3, #488]	; 0x1e8
	seria[62].interval = 440;
 800c29a:	ed83 5a7c 	vstr	s10, [r3, #496]	; 0x1f0
	seria[63].interval = 494;
 800c29e:	edc3 6a7e 	vstr	s13, [r3, #504]	; 0x1f8
	seria[64].interval = 523;
 800c2a2:	edc3 5a80 	vstr	s11, [r3, #512]	; 0x200
	seria[65].interval = 494;
 800c2a6:	edc3 6a82 	vstr	s13, [r3, #520]	; 0x208
	seria[65].waittime = 224;
 800c2aa:	f8a3 220c 	strh.w	r2, [r3, #524]	; 0x20c
	seria[67].waittime = 224;
 800c2ae:	f8a3 221c 	strh.w	r2, [r3, #540]	; 0x21c
	seria[69].waittime = 224;
 800c2b2:	f8a3 222c 	strh.w	r2, [r3, #556]	; 0x22c
	seria[71].waittime = 224;
 800c2b6:	f8a3 223c 	strh.w	r2, [r3, #572]	; 0x23c
	seria[73].waittime = 224;
 800c2ba:	f8a3 224c 	strh.w	r2, [r3, #588]	; 0x24c
	seria[75].waittime = 224;
 800c2be:	f8a3 225c 	strh.w	r2, [r3, #604]	; 0x25c
	seria[77].waittime = 224;
 800c2c2:	f8a3 226c 	strh.w	r2, [r3, #620]	; 0x26c
	seria[79].waittime = 224;
 800c2c6:	f8a3 227c 	strh.w	r2, [r3, #636]	; 0x27c
	seria[66].interval = 330;
 800c2ca:	ed83 7a84 	vstr	s14, [r3, #528]	; 0x210
	seria[66].waittime = 1400;
 800c2ce:	f8a3 9214 	strh.w	r9, [r3, #532]	; 0x214
	seria[67].interval = 698;
 800c2d2:	f8c3 6218 	str.w	r6, [r3, #536]	; 0x218
	seria[68].interval = 659;
 800c2d6:	edc3 7a88 	vstr	s15, [r3, #544]	; 0x220
	seria[68].waittime = 105;
 800c2da:	f8a3 4224 	strh.w	r4, [r3, #548]	; 0x224
	seria[69].interval = 880;
 800c2de:	f8c3 5228 	str.w	r5, [r3, #552]	; 0x228
	seria[70].interval = 784;
 800c2e2:	f8c3 c230 	str.w	ip, [r3, #560]	; 0x230
	seria[70].waittime = 105;
 800c2e6:	f8a3 4234 	strh.w	r4, [r3, #564]	; 0x234
	seria[71].interval = 988;
 800c2ea:	f8c3 1238 	str.w	r1, [r3, #568]	; 0x238
	seria[72].interval = 880;
 800c2ee:	f8c3 5240 	str.w	r5, [r3, #576]	; 0x240
	seria[72].waittime = 105;
 800c2f2:	f8a3 4244 	strh.w	r4, [r3, #580]	; 0x244
	seria[73].interval = 1047;
 800c2f6:	f8c3 7248 	str.w	r7, [r3, #584]	; 0x248
	seria[74].interval = 988;
 800c2fa:	f8c3 1250 	str.w	r1, [r3, #592]	; 0x250
	seria[74].waittime = 105;
 800c2fe:	f8a3 4254 	strh.w	r4, [r3, #596]	; 0x254
	seria[75].interval = 1175;
 800c302:	f8c3 8258 	str.w	r8, [r3, #600]	; 0x258
	seria[76].interval = 1047;
 800c306:	f8c3 7260 	str.w	r7, [r3, #608]	; 0x260
	seria[76].waittime = 105;
 800c30a:	f8a3 4264 	strh.w	r4, [r3, #612]	; 0x264
	seria[77].interval = 1319;
 800c30e:	f8c3 e268 	str.w	lr, [r3, #616]	; 0x268
	seria[78].interval = 1175;
 800c312:	f8c3 8270 	str.w	r8, [r3, #624]	; 0x270
	seria[78].waittime = 105;
 800c316:	f8a3 4274 	strh.w	r4, [r3, #628]	; 0x274
	seria[79].interval = 1397;
 800c31a:	ed83 6a9e 	vstr	s12, [r3, #632]	; 0x278
	seria[80].interval = 1319;
 800c31e:	f8c3 e280 	str.w	lr, [r3, #640]	; 0x280
	seria[80].waittime = 105;
 800c322:	f8a3 4284 	strh.w	r4, [r3, #644]	; 0x284
	seria[81].interval = 988;
 800c326:	f8c3 1288 	str.w	r1, [r3, #648]	; 0x288
	seria[81].waittime = 105;
 800c32a:	f8a3 428c 	strh.w	r4, [r3, #652]	; 0x28c
	seria[85].interval = 698;
	seria[85].waittime = 224;
 800c32e:	f8a3 22ac 	strh.w	r2, [r3, #684]	; 0x2ac
	seria[86].interval = 880;
	seria[86].waittime = 224;
 800c332:	f8a3 22b4 	strh.w	r2, [r3, #692]	; 0x2b4
	seria[87].interval = 988;
	seria[87].waittime = 462;
 800c336:	f8a3 02bc 	strh.w	r0, [r3, #700]	; 0x2bc
	seria[88].interval = 698;
	seria[88].waittime = 224;
 800c33a:	f8a3 22c4 	strh.w	r2, [r3, #708]	; 0x2c4
	seria[89].interval = 880;
	seria[89].waittime = 224;
 800c33e:	f8a3 22cc 	strh.w	r2, [r3, #716]	; 0x2cc
	seria[90].interval = 988;
	seria[90].waittime = 462;
 800c342:	f8a3 02d4 	strh.w	r0, [r3, #724]	; 0x2d4
	seria[91].interval = 698;
	seria[91].waittime = 224;
 800c346:	f8a3 22dc 	strh.w	r2, [r3, #732]	; 0x2dc
	seria[92].interval = 880;
	seria[92].waittime = 224;
 800c34a:	f8a3 22e4 	strh.w	r2, [r3, #740]	; 0x2e4
	seria[93].interval = 988;
	seria[93].waittime = 224;
 800c34e:	f8a3 22ec 	strh.w	r2, [r3, #748]	; 0x2ec
	seria[94].interval = 1319;
	seria[94].waittime = 224;
 800c352:	f8a3 22f4 	strh.w	r2, [r3, #756]	; 0x2f4
	seria[95].interval = 1175;
	seria[95].waittime = 462;
 800c356:	f8a3 02fc 	strh.w	r0, [r3, #764]	; 0x2fc
	seria[96].interval = 988;
	seria[96].waittime = 224;
 800c35a:	f8a3 2304 	strh.w	r2, [r3, #772]	; 0x304
	seria[97].interval = 1047;
	seria[97].waittime = 224;
 800c35e:	f8a3 230c 	strh.w	r2, [r3, #780]	; 0x30c
	seria[82].interval = 1047;
 800c362:	f8c3 7290 	str.w	r7, [r3, #656]	; 0x290
	seria[82].waittime = 105;
 800c366:	f8a3 4294 	strh.w	r4, [r3, #660]	; 0x294
	seria[83].interval = 880;
 800c36a:	f8c3 5298 	str.w	r5, [r3, #664]	; 0x298
	seria[83].waittime = 105;
 800c36e:	f8a3 429c 	strh.w	r4, [r3, #668]	; 0x29c
	seria[84].interval = 988;
 800c372:	f8c3 12a0 	str.w	r1, [r3, #672]	; 0x2a0
	seria[84].waittime = 2576;
 800c376:	f8a3 b2a4 	strh.w	fp, [r3, #676]	; 0x2a4
	seria[85].interval = 698;
 800c37a:	f8c3 62a8 	str.w	r6, [r3, #680]	; 0x2a8
	seria[86].interval = 880;
 800c37e:	f8c3 52b0 	str.w	r5, [r3, #688]	; 0x2b0
	seria[87].interval = 988;
 800c382:	f8c3 12b8 	str.w	r1, [r3, #696]	; 0x2b8
	seria[88].interval = 698;
 800c386:	f8c3 62c0 	str.w	r6, [r3, #704]	; 0x2c0
	seria[89].interval = 880;
 800c38a:	f8c3 52c8 	str.w	r5, [r3, #712]	; 0x2c8
	seria[90].interval = 988;
 800c38e:	f8c3 12d0 	str.w	r1, [r3, #720]	; 0x2d0
	seria[91].interval = 698;
 800c392:	f8c3 62d8 	str.w	r6, [r3, #728]	; 0x2d8
	seria[92].interval = 880;
 800c396:	f8c3 52e0 	str.w	r5, [r3, #736]	; 0x2e0
	seria[93].interval = 988;
 800c39a:	f8c3 12e8 	str.w	r1, [r3, #744]	; 0x2e8
	seria[94].interval = 1319;
 800c39e:	f8c3 e2f0 	str.w	lr, [r3, #752]	; 0x2f0
	seria[95].interval = 1175;
 800c3a2:	f8c3 82f8 	str.w	r8, [r3, #760]	; 0x2f8
	seria[96].interval = 988;
 800c3a6:	f8c3 1300 	str.w	r1, [r3, #768]	; 0x300
	seria[97].interval = 1047;
 800c3aa:	f8c3 7308 	str.w	r7, [r3, #776]	; 0x308
	seria[98].interval = 988;
 800c3ae:	f8c3 1310 	str.w	r1, [r3, #784]	; 0x310
	seria[98].waittime = 224;
 800c3b2:	f8a3 2314 	strh.w	r2, [r3, #788]	; 0x314
	seria[99].interval = 784;
	seria[99].waittime = 224;
 800c3b6:	f8a3 231c 	strh.w	r2, [r3, #796]	; 0x31c
	seria[100].interval = 659;
	seria[100].waittime = 1169;
 800c3ba:	f8a3 a324 	strh.w	sl, [r3, #804]	; 0x324
	seria[101].interval = 587;
	seria[101].waittime = 224;
 800c3be:	f8a3 232c 	strh.w	r2, [r3, #812]	; 0x32c
	seria[102].interval = 659;
	seria[102].waittime = 224;
 800c3c2:	f8a3 2334 	strh.w	r2, [r3, #820]	; 0x334
	seria[103].interval = 784;
	seria[103].waittime = 224;
 800c3c6:	f8a3 233c 	strh.w	r2, [r3, #828]	; 0x33c
	seria[104].interval = 659;
	seria[104].waittime = 1400;
	seria[105].interval = 698;
	seria[105].waittime = 224;
 800c3ca:	f8a3 234c 	strh.w	r2, [r3, #844]	; 0x34c
	seria[106].interval = 880;
	seria[106].waittime = 224;
 800c3ce:	f8a3 2354 	strh.w	r2, [r3, #852]	; 0x354
	seria[107].interval = 988;
	seria[107].waittime = 462;
 800c3d2:	f8a3 035c 	strh.w	r0, [r3, #860]	; 0x35c
	seria[108].interval = 698;
	seria[108].waittime = 224;
 800c3d6:	f8a3 2364 	strh.w	r2, [r3, #868]	; 0x364
	seria[109].interval = 880;
	seria[109].waittime = 224;
 800c3da:	f8a3 236c 	strh.w	r2, [r3, #876]	; 0x36c
	seria[110].interval = 988;
	seria[110].waittime = 462;
 800c3de:	f8a3 0374 	strh.w	r0, [r3, #884]	; 0x374
	seria[111].interval = 698;
	seria[111].waittime = 224;
 800c3e2:	f8a3 237c 	strh.w	r2, [r3, #892]	; 0x37c
	seria[112].interval = 880;
	seria[112].waittime = 224;
 800c3e6:	f8a3 2384 	strh.w	r2, [r3, #900]	; 0x384
	seria[113].interval = 988;
	seria[113].waittime = 224;
 800c3ea:	f8a3 238c 	strh.w	r2, [r3, #908]	; 0x38c
	seria[99].interval = 784;
 800c3ee:	f8c3 c318 	str.w	ip, [r3, #792]	; 0x318
	seria[100].interval = 659;
 800c3f2:	edc3 7ac8 	vstr	s15, [r3, #800]	; 0x320
	seria[101].interval = 587;
 800c3f6:	ed83 3aca 	vstr	s6, [r3, #808]	; 0x328
	seria[102].interval = 659;
 800c3fa:	edc3 7acc 	vstr	s15, [r3, #816]	; 0x330
	seria[103].interval = 784;
 800c3fe:	f8c3 c338 	str.w	ip, [r3, #824]	; 0x338
	seria[104].interval = 659;
 800c402:	edc3 7ad0 	vstr	s15, [r3, #832]	; 0x340
	seria[104].waittime = 1400;
 800c406:	f8a3 9344 	strh.w	r9, [r3, #836]	; 0x344
	seria[105].interval = 698;
 800c40a:	f8c3 6348 	str.w	r6, [r3, #840]	; 0x348
	seria[106].interval = 880;
 800c40e:	f8c3 5350 	str.w	r5, [r3, #848]	; 0x350
	seria[107].interval = 988;
 800c412:	f8c3 1358 	str.w	r1, [r3, #856]	; 0x358
	seria[108].interval = 698;
 800c416:	f8c3 6360 	str.w	r6, [r3, #864]	; 0x360
	seria[109].interval = 880;
 800c41a:	f8c3 5368 	str.w	r5, [r3, #872]	; 0x368
	seria[110].interval = 988;
 800c41e:	f8c3 1370 	str.w	r1, [r3, #880]	; 0x370
	seria[111].interval = 698;
 800c422:	f8c3 6378 	str.w	r6, [r3, #888]	; 0x378
	seria[112].interval = 880;
 800c426:	f8c3 5380 	str.w	r5, [r3, #896]	; 0x380
	seria[113].interval = 988;
 800c42a:	f8c3 1388 	str.w	r1, [r3, #904]	; 0x388
	seria[114].interval = 1319;
 800c42e:	f8c3 e390 	str.w	lr, [r3, #912]	; 0x390
 800c432:	e025      	b.n	800c480 <inputseria+0x414>
 800c434:	20003540 	.word	0x20003540
 800c438:	4424c000 	.word	0x4424c000
 800c43c:	43a50000 	.word	0x43a50000
 800c440:	43f70000 	.word	0x43f70000
 800c444:	4412c000 	.word	0x4412c000
 800c448:	43930000 	.word	0x43930000
 800c44c:	43ae8000 	.word	0x43ae8000
 800c450:	43c40000 	.word	0x43c40000
 800c454:	43dc0000 	.word	0x43dc0000
 800c458:	4402c000 	.word	0x4402c000
 800c45c:	44aea000 	.word	0x44aea000
 800c460:	44c40000 	.word	0x44c40000
 800c464:	44770000 	.word	0x44770000
 800c468:	445c0000 	.word	0x445c0000
 800c46c:	442e8000 	.word	0x442e8000
 800c470:	4482e000 	.word	0x4482e000
 800c474:	44440000 	.word	0x44440000
 800c478:	44a4e000 	.word	0x44a4e000
 800c47c:	4492e000 	.word	0x4492e000
	seria[114].waittime = 224;
 800c480:	f8a3 2394 	strh.w	r2, [r3, #916]	; 0x394
	seria[118].interval = 1319;
	seria[118].waittime = 224;
	seria[119].interval = 988;
	seria[119].waittime = 224;
	seria[120].interval = 784;
	seria[120].waittime = 1169;
 800c484:	f8a3 a3c4 	strh.w	sl, [r3, #964]	; 0x3c4
	seria[125].waittime = 224;
	seria[126].interval = 330;
	seria[126].waittime = 224;
	seria[127].interval = 349;
	seria[127].waittime = 462;
	seria[128].interval = 392;
 800c488:	f503 6a80 	add.w	sl, r3, #1024	; 0x400
 800c48c:	edca 4a00 	vstr	s9, [sl]
	seria[128].waittime = 224;
	seria[129].interval = 440;
 800c490:	f503 6a81 	add.w	sl, r3, #1032	; 0x408
 800c494:	ed8a 5a00 	vstr	s10, [sl]
	seria[129].waittime = 224;
	seria[130].interval = 494;
 800c498:	f503 6a82 	add.w	sl, r3, #1040	; 0x410
 800c49c:	edca 6a00 	vstr	s13, [sl]
	seria[130].waittime = 462;
	seria[131].interval = 523;
 800c4a0:	f503 6a83 	add.w	sl, r3, #1048	; 0x418
	seria[115].waittime = 462;
 800c4a4:	f8a3 039c 	strh.w	r0, [r3, #924]	; 0x39c
	seria[116].waittime = 224;
 800c4a8:	f8a3 23a4 	strh.w	r2, [r3, #932]	; 0x3a4
	seria[117].waittime = 224;
 800c4ac:	f8a3 23ac 	strh.w	r2, [r3, #940]	; 0x3ac
	seria[118].waittime = 224;
 800c4b0:	f8a3 23b4 	strh.w	r2, [r3, #948]	; 0x3b4
	seria[119].waittime = 224;
 800c4b4:	f8a3 23bc 	strh.w	r2, [r3, #956]	; 0x3bc
	seria[121].waittime = 224;
 800c4b8:	f8a3 23cc 	strh.w	r2, [r3, #972]	; 0x3cc
	seria[122].waittime = 224;
 800c4bc:	f8a3 23d4 	strh.w	r2, [r3, #980]	; 0x3d4
	seria[123].waittime = 224;
 800c4c0:	f8a3 23dc 	strh.w	r2, [r3, #988]	; 0x3dc
	seria[125].waittime = 224;
 800c4c4:	f8a3 23ec 	strh.w	r2, [r3, #1004]	; 0x3ec
	seria[126].waittime = 224;
 800c4c8:	f8a3 23f4 	strh.w	r2, [r3, #1012]	; 0x3f4
	seria[127].waittime = 462;
 800c4cc:	f8a3 03fc 	strh.w	r0, [r3, #1020]	; 0x3fc
	seria[128].waittime = 224;
 800c4d0:	f8a3 2404 	strh.w	r2, [r3, #1028]	; 0x404
	seria[129].waittime = 224;
 800c4d4:	f8a3 240c 	strh.w	r2, [r3, #1036]	; 0x40c
	seria[130].waittime = 462;
 800c4d8:	f8a3 0414 	strh.w	r0, [r3, #1044]	; 0x414
	seria[115].interval = 1175;
 800c4dc:	f8c3 8398 	str.w	r8, [r3, #920]	; 0x398
	seria[116].interval = 988;
 800c4e0:	f8c3 13a0 	str.w	r1, [r3, #928]	; 0x3a0
	seria[117].interval = 1047;
 800c4e4:	f8c3 73a8 	str.w	r7, [r3, #936]	; 0x3a8
	seria[118].interval = 1319;
 800c4e8:	f8c3 e3b0 	str.w	lr, [r3, #944]	; 0x3b0
	seria[119].interval = 988;
 800c4ec:	f8c3 13b8 	str.w	r1, [r3, #952]	; 0x3b8
	seria[120].interval = 784;
 800c4f0:	f8c3 c3c0 	str.w	ip, [r3, #960]	; 0x3c0
	seria[121].interval = 988;
 800c4f4:	f8c3 13c8 	str.w	r1, [r3, #968]	; 0x3c8
	seria[122].interval = 784;
 800c4f8:	f8c3 c3d0 	str.w	ip, [r3, #976]	; 0x3d0
	seria[123].interval = 587;
 800c4fc:	ed83 3af6 	vstr	s6, [r3, #984]	; 0x3d8
	seria[124].interval = 659;
 800c500:	edc3 7af8 	vstr	s15, [r3, #992]	; 0x3e0
	seria[124].waittime = 1400;
 800c504:	f8a3 93e4 	strh.w	r9, [r3, #996]	; 0x3e4
	seria[125].interval = 294;
 800c508:	edc3 3afa 	vstr	s7, [r3, #1000]	; 0x3e8
	seria[126].interval = 330;
 800c50c:	ed83 7afc 	vstr	s14, [r3, #1008]	; 0x3f0
	seria[127].interval = 349;
 800c510:	ed83 4afe 	vstr	s8, [r3, #1016]	; 0x3f8
	seria[131].interval = 523;
 800c514:	edca 5a00 	vstr	s11, [sl]
	seria[131].waittime = 224;
	seria[132].interval = 494;
 800c518:	f503 6a84 	add.w	sl, r3, #1056	; 0x420
 800c51c:	edca 6a00 	vstr	s13, [sl]
	seria[132].waittime = 224;
	seria[133].interval = 330;
 800c520:	f503 6a85 	add.w	sl, r3, #1064	; 0x428
 800c524:	ed8a 7a00 	vstr	s14, [sl]
	seria[133].waittime = 1400;
	seria[134].interval = 698;
 800c528:	f503 6a86 	add.w	sl, r3, #1072	; 0x430
	seria[131].waittime = 224;
 800c52c:	f8a3 241c 	strh.w	r2, [r3, #1052]	; 0x41c
	seria[134].interval = 698;
 800c530:	f8ca 6000 	str.w	r6, [sl]
	seria[134].waittime = 224;
	seria[135].interval = 784;
 800c534:	f503 6a87 	add.w	sl, r3, #1080	; 0x438
	seria[132].waittime = 224;
 800c538:	f8a3 2424 	strh.w	r2, [r3, #1060]	; 0x424
	seria[135].interval = 784;
 800c53c:	f8ca c000 	str.w	ip, [sl]
	seria[135].waittime = 224;
	seria[136].interval = 880;
 800c540:	f503 6a88 	add.w	sl, r3, #1088	; 0x440
	seria[134].waittime = 224;
 800c544:	f8a3 2434 	strh.w	r2, [r3, #1076]	; 0x434
	seria[136].interval = 880;
 800c548:	f8ca 5000 	str.w	r5, [sl]
	seria[136].waittime = 462;
	seria[137].interval = 988;
 800c54c:	f503 6a89 	add.w	sl, r3, #1096	; 0x448
	seria[135].waittime = 224;
 800c550:	f8a3 243c 	strh.w	r2, [r3, #1084]	; 0x43c
	seria[137].interval = 988;
 800c554:	f8ca 1000 	str.w	r1, [sl]
	seria[137].waittime = 224;
	seria[138].interval = 1047;
 800c558:	f503 6a8a 	add.w	sl, r3, #1104	; 0x450
	seria[136].waittime = 462;
 800c55c:	f8a3 0444 	strh.w	r0, [r3, #1092]	; 0x444
	seria[138].interval = 1047;
 800c560:	f8ca 7000 	str.w	r7, [sl]
	seria[138].waittime = 224;
	seria[139].interval = 1175;
 800c564:	f503 6a8b 	add.w	sl, r3, #1112	; 0x458
	seria[137].waittime = 224;
 800c568:	f8a3 244c 	strh.w	r2, [r3, #1100]	; 0x44c
	seria[139].interval = 1175;
 800c56c:	f8ca 8000 	str.w	r8, [sl]
	seria[139].waittime = 462;
	seria[140].interval = 1319;
 800c570:	f503 6a8c 	add.w	sl, r3, #1120	; 0x460
	seria[138].waittime = 224;
 800c574:	f8a3 2454 	strh.w	r2, [r3, #1108]	; 0x454
	seria[140].interval = 1319;
 800c578:	f8ca e000 	str.w	lr, [sl]
	seria[140].waittime = 224;
	seria[141].interval = 1397;
 800c57c:	f503 6a8d 	add.w	sl, r3, #1128	; 0x468
 800c580:	ed8a 6a00 	vstr	s12, [sl]
	seria[141].waittime = 224;
	seria[142].interval = 1568;
 800c584:	f503 6a8e 	add.w	sl, r3, #1136	; 0x470
 800c588:	edca 2a00 	vstr	s5, [sl]
	seria[142].waittime = 1400;
	seria[143].interval = 294;
 800c58c:	f503 6a8f 	add.w	sl, r3, #1144	; 0x478
 800c590:	edca 3a00 	vstr	s7, [sl]
	seria[143].waittime = 224;
	seria[144].interval = 330;
 800c594:	f503 6a90 	add.w	sl, r3, #1152	; 0x480
 800c598:	ed8a 7a00 	vstr	s14, [sl]
	seria[144].waittime = 224;
	seria[145].interval = 349;
 800c59c:	f503 6a91 	add.w	sl, r3, #1160	; 0x488
 800c5a0:	ed8a 4a00 	vstr	s8, [sl]
	seria[145].waittime = 462;
	seria[146].interval = 392;
 800c5a4:	f503 6a92 	add.w	sl, r3, #1168	; 0x490
 800c5a8:	edca 4a00 	vstr	s9, [sl]
	seria[146].waittime = 224;
	seria[147].interval = 440;
 800c5ac:	f503 6a93 	add.w	sl, r3, #1176	; 0x498
	seria[139].waittime = 462;
 800c5b0:	f8a3 045c 	strh.w	r0, [r3, #1116]	; 0x45c
	seria[140].waittime = 224;
 800c5b4:	f8a3 2464 	strh.w	r2, [r3, #1124]	; 0x464
	seria[141].waittime = 224;
 800c5b8:	f8a3 246c 	strh.w	r2, [r3, #1132]	; 0x46c
	seria[143].waittime = 224;
 800c5bc:	f8a3 247c 	strh.w	r2, [r3, #1148]	; 0x47c
	seria[144].waittime = 224;
 800c5c0:	f8a3 2484 	strh.w	r2, [r3, #1156]	; 0x484
	seria[145].waittime = 462;
 800c5c4:	f8a3 048c 	strh.w	r0, [r3, #1164]	; 0x48c
	seria[146].waittime = 224;
 800c5c8:	f8a3 2494 	strh.w	r2, [r3, #1172]	; 0x494
	seria[147].interval = 440;
 800c5cc:	ed8a 5a00 	vstr	s10, [sl]
	seria[133].waittime = 1400;
 800c5d0:	f8a3 942c 	strh.w	r9, [r3, #1068]	; 0x42c
	seria[142].waittime = 1400;
 800c5d4:	f8a3 9474 	strh.w	r9, [r3, #1140]	; 0x474
	seria[147].waittime = 224;
 800c5d8:	f8a3 249c 	strh.w	r2, [r3, #1180]	; 0x49c
	seria[148].interval = 494;
	seria[148].waittime = 462;
 800c5dc:	f8a3 04a4 	strh.w	r0, [r3, #1188]	; 0x4a4
	seria[149].interval = 523;
 800c5e0:	f503 6095 	add.w	r0, r3, #1192	; 0x4a8
 800c5e4:	edc0 5a00 	vstr	s11, [r0]
	seria[149].waittime = 224;
	seria[150].interval = 494;
 800c5e8:	f503 6096 	add.w	r0, r3, #1200	; 0x4b0
 800c5ec:	edc0 6a00 	vstr	s13, [r0]
	seria[150].waittime = 224;
	seria[151].interval = 330;
 800c5f0:	f503 6097 	add.w	r0, r3, #1208	; 0x4b8
 800c5f4:	ed80 7a00 	vstr	s14, [r0]
	seria[151].waittime = 1400;
	seria[152].interval = 698;
 800c5f8:	f503 6098 	add.w	r0, r3, #1216	; 0x4c0
	seria[148].interval = 494;
 800c5fc:	f503 6a94 	add.w	sl, r3, #1184	; 0x4a0
	seria[152].interval = 698;
 800c600:	6006      	str	r6, [r0, #0]
	seria[152].waittime = 224;
	seria[153].interval = 659;
 800c602:	f503 6099 	add.w	r0, r3, #1224	; 0x4c8
 800c606:	edc0 7a00 	vstr	s15, [r0]
	seria[153].waittime = 105;
	seria[154].interval = 880;
 800c60a:	f503 609a 	add.w	r0, r3, #1232	; 0x4d0
	seria[149].waittime = 224;
 800c60e:	f8a3 24ac 	strh.w	r2, [r3, #1196]	; 0x4ac
	seria[154].interval = 880;
 800c612:	6005      	str	r5, [r0, #0]
	seria[154].waittime = 224;
	seria[155].interval = 784;
 800c614:	f503 609b 	add.w	r0, r3, #1240	; 0x4d8
	seria[150].waittime = 224;
 800c618:	f8a3 24b4 	strh.w	r2, [r3, #1204]	; 0x4b4
	seria[155].interval = 784;
 800c61c:	f8c0 c000 	str.w	ip, [r0]
	seria[155].waittime = 105;
	seria[156].interval = 988;
 800c620:	f503 609c 	add.w	r0, r3, #1248	; 0x4e0
	seria[152].waittime = 224;
 800c624:	f8a3 24c4 	strh.w	r2, [r3, #1220]	; 0x4c4
	seria[156].interval = 988;
 800c628:	6001      	str	r1, [r0, #0]
	seria[156].waittime = 224;
	seria[157].interval = 880;
 800c62a:	f503 609d 	add.w	r0, r3, #1256	; 0x4e8
	seria[154].waittime = 224;
 800c62e:	f8a3 24d4 	strh.w	r2, [r3, #1236]	; 0x4d4
	seria[157].interval = 880;
 800c632:	6005      	str	r5, [r0, #0]
	seria[157].waittime = 105;
	seria[158].interval = 1047;
 800c634:	f503 609e 	add.w	r0, r3, #1264	; 0x4f0
	seria[156].waittime = 224;
 800c638:	f8a3 24e4 	strh.w	r2, [r3, #1252]	; 0x4e4
	seria[158].interval = 1047;
 800c63c:	6007      	str	r7, [r0, #0]
	seria[158].waittime = 224;
	seria[159].interval = 988;
 800c63e:	f503 609f 	add.w	r0, r3, #1272	; 0x4f8
	seria[158].waittime = 224;
 800c642:	f8a3 24f4 	strh.w	r2, [r3, #1268]	; 0x4f4
	seria[159].interval = 988;
 800c646:	6001      	str	r1, [r0, #0]
	seria[159].waittime = 105;
	seria[160].interval = 1175;
 800c648:	f503 60a0 	add.w	r0, r3, #1280	; 0x500
	seria[160].waittime = 224;
 800c64c:	f8a3 2504 	strh.w	r2, [r3, #1284]	; 0x504
	seria[160].interval = 1175;
 800c650:	f8c0 8000 	str.w	r8, [r0]
	seria[161].interval = 1047;
 800c654:	f503 60a1 	add.w	r0, r3, #1288	; 0x508
	seria[161].waittime = 105;
	seria[162].interval = 1319;
	seria[162].waittime = 224;
 800c658:	f8a3 2514 	strh.w	r2, [r3, #1300]	; 0x514
	seria[161].interval = 1047;
 800c65c:	6007      	str	r7, [r0, #0]
	seria[162].interval = 1319;
 800c65e:	f503 60a2 	add.w	r0, r3, #1296	; 0x510
	seria[148].interval = 494;
 800c662:	edca 6a00 	vstr	s13, [sl]
	seria[162].interval = 1319;
 800c666:	f8c0 e000 	str.w	lr, [r0]
	seria[163].interval = 1175;
 800c66a:	f503 60a3 	add.w	r0, r3, #1304	; 0x518
	seria[151].waittime = 1400;
 800c66e:	f8a3 94bc 	strh.w	r9, [r3, #1212]	; 0x4bc
	seria[163].interval = 1175;
 800c672:	f8c0 8000 	str.w	r8, [r0]
	seria[163].waittime = 105;
	seria[164].interval = 1397;
 800c676:	f503 60a4 	add.w	r0, r3, #1312	; 0x520
	seria[153].waittime = 105;
 800c67a:	f8a3 44cc 	strh.w	r4, [r3, #1228]	; 0x4cc
	seria[155].waittime = 105;
 800c67e:	f8a3 44dc 	strh.w	r4, [r3, #1244]	; 0x4dc
	seria[157].waittime = 105;
 800c682:	f8a3 44ec 	strh.w	r4, [r3, #1260]	; 0x4ec
	seria[159].waittime = 105;
 800c686:	f8a3 44fc 	strh.w	r4, [r3, #1276]	; 0x4fc
	seria[161].waittime = 105;
 800c68a:	f8a3 450c 	strh.w	r4, [r3, #1292]	; 0x50c
	seria[163].waittime = 105;
 800c68e:	f8a3 451c 	strh.w	r4, [r3, #1308]	; 0x51c
	seria[164].interval = 1397;
 800c692:	ed80 6a00 	vstr	s12, [r0]
	seria[164].waittime = 224;
 800c696:	f8a3 2524 	strh.w	r2, [r3, #1316]	; 0x524
	seria[165].interval = 1319;
 800c69a:	f503 62a5 	add.w	r2, r3, #1320	; 0x528
	seria[165].waittime = 105;
 800c69e:	f8a3 452c 	strh.w	r4, [r3, #1324]	; 0x52c
	seria[165].interval = 1319;
 800c6a2:	f8c2 e000 	str.w	lr, [r2]
	seria[166].interval = 988;
 800c6a6:	f503 62a6 	add.w	r2, r3, #1328	; 0x530
	seria[166].waittime = 105;
 800c6aa:	f8a3 4534 	strh.w	r4, [r3, #1332]	; 0x534
	seria[166].interval = 988;
 800c6ae:	6011      	str	r1, [r2, #0]
	seria[167].interval = 1047;
 800c6b0:	f503 62a7 	add.w	r2, r3, #1336	; 0x538
	seria[167].waittime = 105;
 800c6b4:	f8a3 453c 	strh.w	r4, [r3, #1340]	; 0x53c
	seria[167].interval = 1047;
 800c6b8:	6017      	str	r7, [r2, #0]
	seria[168].interval = 880;
 800c6ba:	f503 62a8 	add.w	r2, r3, #1344	; 0x540
	seria[168].waittime = 105;
 800c6be:	f8a3 4544 	strh.w	r4, [r3, #1348]	; 0x544
	seria[168].interval = 880;
 800c6c2:	6015      	str	r5, [r2, #0]
	seria[169].interval = 988;
 800c6c4:	f503 62a9 	add.w	r2, r3, #1352	; 0x548
	seria[169].waittime = 2576;
 800c6c8:	f8a3 b54c 	strh.w	fp, [r3, #1356]	; 0x54c
	seria[169].interval = 988;
 800c6cc:	6011      	str	r1, [r2, #0]
	seria[169].waittime = 2576;
 800c6ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c6d2 <inputmiss>:

}

void inputmiss(void) {
	miss[0].interval = 622;
 800c6d2:	4b20      	ldr	r3, [pc, #128]	; (800c754 <inputmiss+0x82>)
	miss[0].waittime = 120;
	miss[1].interval = 659;
 800c6d4:	4920      	ldr	r1, [pc, #128]	; (800c758 <inputmiss+0x86>)
 800c6d6:	6099      	str	r1, [r3, #8]
	miss[1].waittime = 120;
	miss[2].interval = 622;
	miss[2].waittime = 120;
	miss[3].interval = 659;
 800c6d8:	6199      	str	r1, [r3, #24]
	miss[3].waittime = 120;
	miss[4].interval = 523;
 800c6da:	4920      	ldr	r1, [pc, #128]	; (800c75c <inputmiss+0x8a>)
 800c6dc:	6219      	str	r1, [r3, #32]
	miss[4].waittime = 120;
	miss[5].interval = 392;
 800c6de:	4920      	ldr	r1, [pc, #128]	; (800c760 <inputmiss+0x8e>)
 800c6e0:	6299      	str	r1, [r3, #40]	; 0x28
	miss[5].waittime = 120;
	miss[6].interval = 415;
 800c6e2:	4920      	ldr	r1, [pc, #128]	; (800c764 <inputmiss+0x92>)
 800c6e4:	6319      	str	r1, [r3, #48]	; 0x30
	miss[6].waittime = 120;
	miss[7].interval = 440;
 800c6e6:	4920      	ldr	r1, [pc, #128]	; (800c768 <inputmiss+0x96>)
 800c6e8:	6399      	str	r1, [r3, #56]	; 0x38
	miss[7].waittime = 120;
	miss[8].interval = 311;
 800c6ea:	4920      	ldr	r1, [pc, #128]	; (800c76c <inputmiss+0x9a>)
 800c6ec:	6419      	str	r1, [r3, #64]	; 0x40
	miss[8].waittime = 120;
	miss[9].interval = 330;
 800c6ee:	4920      	ldr	r1, [pc, #128]	; (800c770 <inputmiss+0x9e>)
 800c6f0:	6499      	str	r1, [r3, #72]	; 0x48
	miss[9].waittime = 120;
	miss[10].interval = 262;
 800c6f2:	4920      	ldr	r1, [pc, #128]	; (800c774 <inputmiss+0xa2>)
 800c6f4:	6519      	str	r1, [r3, #80]	; 0x50
	miss[10].waittime = 120;
	miss[11].interval = 196;
 800c6f6:	4920      	ldr	r1, [pc, #128]	; (800c778 <inputmiss+0xa6>)
 800c6f8:	6599      	str	r1, [r3, #88]	; 0x58
	miss[11].waittime = 120;
	miss[12].interval = 208;
 800c6fa:	4920      	ldr	r1, [pc, #128]	; (800c77c <inputmiss+0xaa>)
 800c6fc:	6619      	str	r1, [r3, #96]	; 0x60
	miss[12].waittime = 120;
	miss[13].interval = 220;
 800c6fe:	4920      	ldr	r1, [pc, #128]	; (800c780 <inputmiss+0xae>)
 800c700:	6699      	str	r1, [r3, #104]	; 0x68
	miss[0].waittime = 120;
 800c702:	2278      	movs	r2, #120	; 0x78
	miss[13].waittime = 120;
	miss[14].interval = 156;
 800c704:	491f      	ldr	r1, [pc, #124]	; (800c784 <inputmiss+0xb2>)
	miss[0].interval = 622;
 800c706:	4820      	ldr	r0, [pc, #128]	; (800c788 <inputmiss+0xb6>)
	miss[0].waittime = 120;
 800c708:	809a      	strh	r2, [r3, #4]
	miss[1].waittime = 120;
 800c70a:	819a      	strh	r2, [r3, #12]
	miss[2].waittime = 120;
 800c70c:	829a      	strh	r2, [r3, #20]
	miss[3].waittime = 120;
 800c70e:	839a      	strh	r2, [r3, #28]
	miss[4].waittime = 120;
 800c710:	849a      	strh	r2, [r3, #36]	; 0x24
	miss[5].waittime = 120;
 800c712:	859a      	strh	r2, [r3, #44]	; 0x2c
	miss[6].waittime = 120;
 800c714:	869a      	strh	r2, [r3, #52]	; 0x34
	miss[7].waittime = 120;
 800c716:	879a      	strh	r2, [r3, #60]	; 0x3c
	miss[8].waittime = 120;
 800c718:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
	miss[9].waittime = 120;
 800c71c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
	miss[10].waittime = 120;
 800c720:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
	miss[11].waittime = 120;
 800c724:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
	miss[12].waittime = 120;
 800c728:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
	miss[13].waittime = 120;
 800c72c:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
	miss[14].interval = 156;
 800c730:	6719      	str	r1, [r3, #112]	; 0x70
	miss[14].waittime = 120;
 800c732:	f8a3 2074 	strh.w	r2, [r3, #116]	; 0x74
	miss[15].interval = 165;
	miss[15].waittime = 120;
 800c736:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
	miss[15].interval = 165;
 800c73a:	4914      	ldr	r1, [pc, #80]	; (800c78c <inputmiss+0xba>)
	miss[16].interval = 131;
 800c73c:	4a14      	ldr	r2, [pc, #80]	; (800c790 <inputmiss+0xbe>)
	miss[0].interval = 622;
 800c73e:	6018      	str	r0, [r3, #0]
	miss[2].interval = 622;
 800c740:	6118      	str	r0, [r3, #16]
	miss[15].interval = 165;
 800c742:	6799      	str	r1, [r3, #120]	; 0x78
	miss[16].interval = 131;
 800c744:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	miss[16].waittime = 612;
 800c748:	f44f 7219 	mov.w	r2, #612	; 0x264
 800c74c:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
 800c750:	4770      	bx	lr
 800c752:	bf00      	nop
 800c754:	20003138 	.word	0x20003138
 800c758:	4424c000 	.word	0x4424c000
 800c75c:	4402c000 	.word	0x4402c000
 800c760:	43c40000 	.word	0x43c40000
 800c764:	43cf8000 	.word	0x43cf8000
 800c768:	43dc0000 	.word	0x43dc0000
 800c76c:	439b8000 	.word	0x439b8000
 800c770:	43a50000 	.word	0x43a50000
 800c774:	43830000 	.word	0x43830000
 800c778:	43440000 	.word	0x43440000
 800c77c:	43500000 	.word	0x43500000
 800c780:	435c0000 	.word	0x435c0000
 800c784:	431c0000 	.word	0x431c0000
 800c788:	441b8000 	.word	0x441b8000
 800c78c:	43250000 	.word	0x43250000
 800c790:	43030000 	.word	0x43030000
 800c794:	00000000 	.word	0x00000000

0800c798 <read_byte>:

static uint8_t set_flag = 0;

uint8_t read_byte(uint8_t reg)

{
 800c798:	b537      	push	{r0, r1, r2, r4, r5, lr}

	uint8_t ret, val;

	HAL_GPIO_WritePin( CS1_GPIO_Port, CS1_Pin, GPIO_PIN_RESET); //cs = 0;
 800c79a:	4d11      	ldr	r5, [pc, #68]	; (800c7e0 <read_byte+0x48>)
{
 800c79c:	4604      	mov	r4, r0
	HAL_GPIO_WritePin( CS1_GPIO_Port, CS1_Pin, GPIO_PIN_RESET); //cs = 0;
 800c79e:	2200      	movs	r2, #0
 800c7a0:	4628      	mov	r0, r5
 800c7a2:	2110      	movs	r1, #16
 800c7a4:	f7f5 ff14 	bl	80025d0 <HAL_GPIO_WritePin>

	ret = reg | 0x80;
 800c7a8:	a902      	add	r1, sp, #8
 800c7aa:	f064 047f 	orn	r4, r4, #127	; 0x7f
 800c7ae:	f801 4d02 	strb.w	r4, [r1, #-2]!

	HAL_SPI_Transmit(&hspi1, &ret, 1, 100);
 800c7b2:	4c0c      	ldr	r4, [pc, #48]	; (800c7e4 <read_byte+0x4c>)
 800c7b4:	2364      	movs	r3, #100	; 0x64
 800c7b6:	2201      	movs	r2, #1
 800c7b8:	4620      	mov	r0, r4
 800c7ba:	f7f6 fb55 	bl	8002e68 <HAL_SPI_Transmit>

	HAL_SPI_Receive(&hspi1, &val, 1, 100);
 800c7be:	2364      	movs	r3, #100	; 0x64
 800c7c0:	f10d 0107 	add.w	r1, sp, #7
 800c7c4:	2201      	movs	r2, #1
 800c7c6:	4620      	mov	r0, r4
 800c7c8:	f7f6 fcf3 	bl	80031b2 <HAL_SPI_Receive>

	HAL_GPIO_WritePin( CS1_GPIO_Port, CS1_Pin, GPIO_PIN_SET); //cs = 1;
 800c7cc:	4628      	mov	r0, r5
 800c7ce:	2201      	movs	r2, #1
 800c7d0:	2110      	movs	r1, #16
 800c7d2:	f7f5 fefd 	bl	80025d0 <HAL_GPIO_WritePin>

	return val;

}
 800c7d6:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800c7da:	b003      	add	sp, #12
 800c7dc:	bd30      	pop	{r4, r5, pc}
 800c7de:	bf00      	nop
 800c7e0:	40020000 	.word	0x40020000
 800c7e4:	2001837c 	.word	0x2001837c

0800c7e8 <write_byte>:

void write_byte(uint8_t reg, uint8_t val)

{
 800c7e8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

	uint8_t ret;

	ret = reg & 0x7F;
 800c7ea:	ac04      	add	r4, sp, #16

	HAL_GPIO_WritePin( CS1_GPIO_Port, CS1_Pin, GPIO_PIN_RESET);
 800c7ec:	4d10      	ldr	r5, [pc, #64]	; (800c830 <write_byte+0x48>)

	HAL_SPI_Transmit(&hspi1, &ret, 1, 100);
 800c7ee:	4e11      	ldr	r6, [pc, #68]	; (800c834 <write_byte+0x4c>)
{
 800c7f0:	f88d 1007 	strb.w	r1, [sp, #7]
	ret = reg & 0x7F;
 800c7f4:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800c7f8:	f804 0d01 	strb.w	r0, [r4, #-1]!
	HAL_GPIO_WritePin( CS1_GPIO_Port, CS1_Pin, GPIO_PIN_RESET);
 800c7fc:	2200      	movs	r2, #0
 800c7fe:	4628      	mov	r0, r5
 800c800:	2110      	movs	r1, #16
 800c802:	f7f5 fee5 	bl	80025d0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &ret, 1, 100);
 800c806:	4621      	mov	r1, r4
 800c808:	2364      	movs	r3, #100	; 0x64
 800c80a:	2201      	movs	r2, #1
 800c80c:	4630      	mov	r0, r6
 800c80e:	f7f6 fb2b 	bl	8002e68 <HAL_SPI_Transmit>

	HAL_SPI_Transmit(&hspi1, &val, 1, 100);
 800c812:	2364      	movs	r3, #100	; 0x64
 800c814:	f10d 0107 	add.w	r1, sp, #7
 800c818:	2201      	movs	r2, #1
 800c81a:	4630      	mov	r0, r6
 800c81c:	f7f6 fb24 	bl	8002e68 <HAL_SPI_Transmit>

	HAL_GPIO_WritePin( CS1_GPIO_Port, CS1_Pin, GPIO_PIN_SET);
 800c820:	2201      	movs	r2, #1
 800c822:	2110      	movs	r1, #16
 800c824:	4628      	mov	r0, r5
 800c826:	f7f5 fed3 	bl	80025d0 <HAL_GPIO_WritePin>

}
 800c82a:	b004      	add	sp, #16
 800c82c:	bd70      	pop	{r4, r5, r6, pc}
 800c82e:	bf00      	nop
 800c830:	40020000 	.word	0x40020000
 800c834:	2001837c 	.word	0x2001837c

0800c838 <ICM20602_init>:

void ICM20602_init(void)

{
 800c838:	b510      	push	{r4, lr}

	uint8_t who_am_i = 0;

// check WHO_AM_I (0x75)

	who_am_i = read_byte(0x75);
 800c83a:	2075      	movs	r0, #117	; 0x75
 800c83c:	f7ff ffac 	bl	800c798 <read_byte>
 800c840:	4604      	mov	r4, r0

// who am i = 0x12

	printf("\r\nwho_am_i = 0x%x\r\n", who_am_i);
 800c842:	4601      	mov	r1, r0
 800c844:	4818      	ldr	r0, [pc, #96]	; (800c8a8 <ICM20602_init+0x70>)
 800c846:	f00e fa45 	bl	801acd4 <iprintf>

// recheck

	if (who_am_i != 0x12) {
 800c84a:	2c12      	cmp	r4, #18
 800c84c:	d00c      	beq.n	800c868 <ICM20602_init+0x30>

		HAL_Delay(100);
 800c84e:	2064      	movs	r0, #100	; 0x64
 800c850:	f7f3 fd3e 	bl	80002d0 <HAL_Delay>

		who_am_i = read_byte(0x75);
 800c854:	2075      	movs	r0, #117	; 0x75
 800c856:	f7ff ff9f 	bl	800c798 <read_byte>

		if (who_am_i != 0x12) {
 800c85a:	2812      	cmp	r0, #18
 800c85c:	d004      	beq.n	800c868 <ICM20602_init+0x30>

			while (1) {

				printf("gyro_error\r");
 800c85e:	4c13      	ldr	r4, [pc, #76]	; (800c8ac <ICM20602_init+0x74>)
 800c860:	4620      	mov	r0, r4
 800c862:	f00e fa37 	bl	801acd4 <iprintf>
 800c866:	e7fb      	b.n	800c860 <ICM20602_init+0x28>

// set pwr might

// PWR_MIGHT_1 0x6B

	write_byte(0x6B, 0x00);
 800c868:	2100      	movs	r1, #0
 800c86a:	206b      	movs	r0, #107	; 0x6b
 800c86c:	f7ff ffbc 	bl	800c7e8 <write_byte>

	HAL_Delay(50);
 800c870:	2032      	movs	r0, #50	; 0x32
 800c872:	f7f3 fd2d 	bl	80002d0 <HAL_Delay>

// PWR_MIGHT_2 0x6C

	write_byte(0x6C, 0x00);
 800c876:	2100      	movs	r1, #0
 800c878:	206c      	movs	r0, #108	; 0x6c
 800c87a:	f7ff ffb5 	bl	800c7e8 <write_byte>

	HAL_Delay(50);
 800c87e:	2032      	movs	r0, #50	; 0x32
 800c880:	f7f3 fd26 	bl	80002d0 <HAL_Delay>

// set gyro config

// GYRO_CONFIG 0x1B

	write_byte(0x1B, 0x18); // use 2000 dps
 800c884:	2118      	movs	r1, #24
 800c886:	201b      	movs	r0, #27
 800c888:	f7ff ffae 	bl	800c7e8 <write_byte>

	HAL_Delay(50);
 800c88c:	2032      	movs	r0, #50	; 0x32
 800c88e:	f7f3 fd1f 	bl	80002d0 <HAL_Delay>

// ACCEL_CONFIG 0x1C

	write_byte(0x1B, 0x18); // use pm 16g
 800c892:	2118      	movs	r1, #24
 800c894:	201b      	movs	r0, #27
 800c896:	f7ff ffa7 	bl	800c7e8 <write_byte>

	HAL_Delay(50);
 800c89a:	2032      	movs	r0, #50	; 0x32
 800c89c:	f7f3 fd18 	bl	80002d0 <HAL_Delay>

	set_flag = 1;
 800c8a0:	4b03      	ldr	r3, [pc, #12]	; (800c8b0 <ICM20602_init+0x78>)
 800c8a2:	2201      	movs	r2, #1
 800c8a4:	701a      	strb	r2, [r3, #0]
 800c8a6:	bd10      	pop	{r4, pc}
 800c8a8:	0801cb80 	.word	0x0801cb80
 800c8ac:	0801cb94 	.word	0x0801cb94
 800c8b0:	20000200 	.word	0x20000200

0800c8b4 <ICM20602_GYRO_READ>:

}

float ICM20602_GYRO_READ(uint8_t H_reg)

{
 800c8b4:	b538      	push	{r3, r4, r5, lr}
 800c8b6:	4605      	mov	r5, r0

	int16_t data = (int16_t) (((uint8_t) read_byte(H_reg) << 8)
 800c8b8:	f7ff ff6e 	bl	800c798 <read_byte>
 800c8bc:	4604      	mov	r4, r0
			| (uint8_t) read_byte(H_reg + 1));
 800c8be:	1c68      	adds	r0, r5, #1
 800c8c0:	b2c0      	uxtb	r0, r0
 800c8c2:	f7ff ff69 	bl	800c798 <read_byte>
	int16_t data = (int16_t) (((uint8_t) read_byte(H_reg) << 8)
 800c8c6:	ea40 2004 	orr.w	r0, r0, r4, lsl #8

	float omega = (float) (data / 16.4f);
 800c8ca:	b200      	sxth	r0, r0
 800c8cc:	ee07 0a90 	vmov	s15, r0
 800c8d0:	eeb8 0ae7 	vcvt.f32.s32	s0, s15

	return omega;

}
 800c8d4:	eddf 7a02 	vldr	s15, [pc, #8]	; 800c8e0 <ICM20602_GYRO_READ+0x2c>
 800c8d8:	ee80 0a27 	vdiv.f32	s0, s0, s15
 800c8dc:	bd38      	pop	{r3, r4, r5, pc}
 800c8de:	bf00      	nop
 800c8e0:	41833333 	.word	0x41833333

0800c8e4 <ICM20602_ACCEL_READ>:

float ICM20602_ACCEL_READ(uint8_t H_reg)

{
 800c8e4:	b538      	push	{r3, r4, r5, lr}
 800c8e6:	4605      	mov	r5, r0

	int16_t data = (int16_t) (((uint8_t) read_byte(H_reg) << 8)
 800c8e8:	f7ff ff56 	bl	800c798 <read_byte>
 800c8ec:	4604      	mov	r4, r0
			| (uint8_t) read_byte(H_reg + 1));
 800c8ee:	1c68      	adds	r0, r5, #1
 800c8f0:	b2c0      	uxtb	r0, r0
 800c8f2:	f7ff ff51 	bl	800c798 <read_byte>
	int16_t data = (int16_t) (((uint8_t) read_byte(H_reg) << 8)
 800c8f6:	ea40 2004 	orr.w	r0, r0, r4, lsl #8

	float accel = (float) (data / 2048.0f);
 800c8fa:	b203      	sxth	r3, r0
 800c8fc:	ee00 3a10 	vmov	s0, r3

	return accel;

}
 800c900:	eeba 0aea 	vcvt.f32.s32	s0, s0, #11
 800c904:	bd38      	pop	{r3, r4, r5, pc}

0800c906 <ICM20602_DataUpdate>:

void ICM20602_DataUpdate(void)

{
 800c906:	b510      	push	{r4, lr}

	if (set_flag == 1) {
 800c908:	4b11      	ldr	r3, [pc, #68]	; (800c950 <ICM20602_DataUpdate+0x4a>)
 800c90a:	781b      	ldrb	r3, [r3, #0]
 800c90c:	2b01      	cmp	r3, #1
 800c90e:	d11e      	bne.n	800c94e <ICM20602_DataUpdate+0x48>

// get yawrate

		gyro.omega_x = ICM20602_GYRO_READ(0x43);
 800c910:	2043      	movs	r0, #67	; 0x43
 800c912:	f7ff ffcf 	bl	800c8b4 <ICM20602_GYRO_READ>
 800c916:	4c0f      	ldr	r4, [pc, #60]	; (800c954 <ICM20602_DataUpdate+0x4e>)

		gyro.omega_y = ICM20602_GYRO_READ(0x45);
 800c918:	2045      	movs	r0, #69	; 0x45
		gyro.omega_x = ICM20602_GYRO_READ(0x43);
 800c91a:	ed84 0a00 	vstr	s0, [r4]
		gyro.omega_y = ICM20602_GYRO_READ(0x45);
 800c91e:	f7ff ffc9 	bl	800c8b4 <ICM20602_GYRO_READ>

		gyro.omega_z = ICM20602_GYRO_READ(0x47);
 800c922:	2047      	movs	r0, #71	; 0x47
		gyro.omega_y = ICM20602_GYRO_READ(0x45);
 800c924:	ed84 0a01 	vstr	s0, [r4, #4]
		gyro.omega_z = ICM20602_GYRO_READ(0x47);
 800c928:	f7ff ffc4 	bl	800c8b4 <ICM20602_GYRO_READ>

// get accel

		gyro.accel_x = ICM20602_ACCEL_READ(0x3B);
 800c92c:	203b      	movs	r0, #59	; 0x3b
		gyro.omega_z = ICM20602_GYRO_READ(0x47);
 800c92e:	ed84 0a02 	vstr	s0, [r4, #8]
		gyro.accel_x = ICM20602_ACCEL_READ(0x3B);
 800c932:	f7ff ffd7 	bl	800c8e4 <ICM20602_ACCEL_READ>

		gyro.accel_y = ICM20602_ACCEL_READ(0x3D);
 800c936:	203d      	movs	r0, #61	; 0x3d
		gyro.accel_x = ICM20602_ACCEL_READ(0x3B);
 800c938:	ed84 0a03 	vstr	s0, [r4, #12]
		gyro.accel_y = ICM20602_ACCEL_READ(0x3D);
 800c93c:	f7ff ffd2 	bl	800c8e4 <ICM20602_ACCEL_READ>

		gyro.accel_z = ICM20602_ACCEL_READ(0x3F);
 800c940:	203f      	movs	r0, #63	; 0x3f
		gyro.accel_y = ICM20602_ACCEL_READ(0x3D);
 800c942:	ed84 0a04 	vstr	s0, [r4, #16]
		gyro.accel_z = ICM20602_ACCEL_READ(0x3F);
 800c946:	f7ff ffcd 	bl	800c8e4 <ICM20602_ACCEL_READ>
 800c94a:	ed84 0a05 	vstr	s0, [r4, #20]
 800c94e:	bd10      	pop	{r4, pc}
 800c950:	20000200 	.word	0x20000200
 800c954:	200133c4 	.word	0x200133c4

0800c958 <reset_ICM>:

	}

}

void reset_ICM(void) {
 800c958:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	int s = 0;
	angle = 0;
 800c95c:	4d26      	ldr	r5, [pc, #152]	; (800c9f8 <reset_ICM+0xa0>)
	for (s = 1; s <= 1000; s++) {
		a_speed += gyro.omega_z;
 800c95e:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 800ca18 <reset_ICM+0xc0>
 800c962:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 800ca1c <reset_ICM+0xc4>
		a_speedx += gyro.omega_x;
 800c966:	4f25      	ldr	r7, [pc, #148]	; (800c9fc <reset_ICM+0xa4>)
	angle = 0;
 800c968:	2400      	movs	r4, #0
 800c96a:	602c      	str	r4, [r5, #0]
 800c96c:	f44f 797a 	mov.w	r9, #1000	; 0x3e8
		a_speed += gyro.omega_z;
 800c970:	ed98 7a00 	vldr	s14, [r8]
 800c974:	edda 7a02 	vldr	s15, [sl, #8]
		acc0 += gyro.accel_y;
 800c978:	4e21      	ldr	r6, [pc, #132]	; (800ca00 <reset_ICM+0xa8>)
		a_speed += gyro.omega_z;
 800c97a:	ee77 7a87 	vadd.f32	s15, s15, s14
		a_speedx += gyro.omega_x;
 800c97e:	ed97 7a00 	vldr	s14, [r7]
		a_speed += gyro.omega_z;
 800c982:	edc8 7a00 	vstr	s15, [r8]
		a_speedx += gyro.omega_x;
 800c986:	edda 7a00 	vldr	s15, [sl]
 800c98a:	ee77 7a87 	vadd.f32	s15, s15, s14
		acc0 += gyro.accel_y;
 800c98e:	ed96 7a00 	vldr	s14, [r6]
		a_speedx += gyro.omega_x;
 800c992:	edc7 7a00 	vstr	s15, [r7]
		acc0 += gyro.accel_y;
 800c996:	edda 7a04 	vldr	s15, [sl, #16]
 800c99a:	ee77 7a87 	vadd.f32	s15, s15, s14
		HAL_Delay(1);
 800c99e:	2001      	movs	r0, #1
		acc0 += gyro.accel_y;
 800c9a0:	edc6 7a00 	vstr	s15, [r6]
		HAL_Delay(1);
 800c9a4:	f7f3 fc94 	bl	80002d0 <HAL_Delay>
	for (s = 1; s <= 1000; s++) {
 800c9a8:	f1b9 0901 	subs.w	r9, r9, #1
 800c9ac:	d1e0      	bne.n	800c970 <reset_ICM+0x18>
	}
	a_speed = a_speed / 1000;
 800c9ae:	edd8 6a00 	vldr	s13, [r8]
 800c9b2:	eddf 7a14 	vldr	s15, [pc, #80]	; 800ca04 <reset_ICM+0xac>
	a_speedx = a_speedx / 1000;
	acc0 = acc0 / 1000;
	//ItZbg

	angle = 0;
	anglex = 0;
 800c9b6:	4b14      	ldr	r3, [pc, #80]	; (800ca08 <reset_ICM+0xb0>)
	angle = 0;
 800c9b8:	602c      	str	r4, [r5, #0]
	a_speed = a_speed / 1000;
 800c9ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
	anglex = 0;
 800c9be:	601c      	str	r4, [r3, #0]
	gf_speed = 0;
 800c9c0:	4b12      	ldr	r3, [pc, #72]	; (800ca0c <reset_ICM+0xb4>)
 800c9c2:	601c      	str	r4, [r3, #0]
	gf_distance = 0;
 800c9c4:	4b12      	ldr	r3, [pc, #72]	; (800ca10 <reset_ICM+0xb8>)
 800c9c6:	601c      	str	r4, [r3, #0]
 800c9c8:	4b12      	ldr	r3, [pc, #72]	; (800ca14 <reset_ICM+0xbc>)
 800c9ca:	f103 0228 	add.w	r2, r3, #40	; 0x28
	a_speedx = a_speedx / 1000;
 800c9ce:	edd7 6a00 	vldr	s13, [r7]
	a_speed = a_speed / 1000;
 800c9d2:	ed88 7a00 	vstr	s14, [r8]
	a_speedx = a_speedx / 1000;
 800c9d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
	acc0 = acc0 / 1000;
 800c9da:	edd6 6a00 	vldr	s13, [r6]
	a_speedx = a_speedx / 1000;
 800c9de:	ed87 7a00 	vstr	s14, [r7]
	acc0 = acc0 / 1000;
 800c9e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c9e6:	ed86 7a00 	vstr	s14, [r6]
	for (s = 0; s < 10; s++) {
		angle_speed_ave[s] = 0;
 800c9ea:	f843 4b04 	str.w	r4, [r3], #4
	for (s = 0; s < 10; s++) {
 800c9ee:	4293      	cmp	r3, r2
 800c9f0:	d1fb      	bne.n	800c9ea <reset_ICM+0x92>
	}
}
 800c9f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c9f6:	bf00      	nop
 800c9f8:	20013434 	.word	0x20013434
 800c9fc:	20014bac 	.word	0x20014bac
 800ca00:	20018170 	.word	0x20018170
 800ca04:	447a0000 	.word	0x447a0000
 800ca08:	2001813c 	.word	0x2001813c
 800ca0c:	20018168 	.word	0x20018168
 800ca10:	20018224 	.word	0x20018224
 800ca14:	200133e4 	.word	0x200133e4
 800ca18:	20018070 	.word	0x20018070
 800ca1c:	200133c4 	.word	0x200133c4

0800ca20 <interrupt_ICM>:

void interrupt_ICM(void) {
 800ca20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	int j = 9;
	angle_speed0 = angle_speed;
 800ca24:	4c68      	ldr	r4, [pc, #416]	; (800cbc8 <interrupt_ICM+0x1a8>)
 800ca26:	4e69      	ldr	r6, [pc, #420]	; (800cbcc <interrupt_ICM+0x1ac>)
 800ca28:	6823      	ldr	r3, [r4, #0]
void interrupt_ICM(void) {
 800ca2a:	ed2d 8b02 	vpush	{d8}
	angle_speed0 = angle_speed;
 800ca2e:	6033      	str	r3, [r6, #0]

	ICM20602_DataUpdate();
 800ca30:	f7ff ff69 	bl	800c906 <ICM20602_DataUpdate>
 800ca34:	4b66      	ldr	r3, [pc, #408]	; (800cbd0 <interrupt_ICM+0x1b0>)
 800ca36:	f1a3 0224 	sub.w	r2, r3, #36	; 0x24
	//if(gyro.omega_x >=400)
//	if((gyro.omega_z - a_speed)<=3 && (gyro.omega_z - a_speed)>=-3){
//		gyro.omega_z=a_speed;
//	}
	for (j = 9; j >= 1; j--) {
		angle_speed_ave[j] = angle_speed_ave[j - 1];
 800ca3a:	f853 1c08 	ldr.w	r1, [r3, #-8]
 800ca3e:	f843 1d04 	str.w	r1, [r3, #-4]!
	for (j = 9; j >= 1; j--) {
 800ca42:	4293      	cmp	r3, r2
 800ca44:	d1f9      	bne.n	800ca3a <interrupt_ICM+0x1a>
	}
	angle_speed_ave[0] = (gyro.omega_z - a_speed) * 90 / 96;
 800ca46:	4d63      	ldr	r5, [pc, #396]	; (800cbd4 <interrupt_ICM+0x1b4>)
 800ca48:	4b63      	ldr	r3, [pc, #396]	; (800cbd8 <interrupt_ICM+0x1b8>)
 800ca4a:	ed95 7a02 	vldr	s14, [r5, #8]
 800ca4e:	edd3 7a00 	vldr	s15, [r3]
 800ca52:	eddf 6a62 	vldr	s13, [pc, #392]	; 800cbdc <interrupt_ICM+0x1bc>
 800ca56:	4b62      	ldr	r3, [pc, #392]	; (800cbe0 <interrupt_ICM+0x1c0>)
	//angle_speed=(gyro.omega_z-a_speed)*90/94;//deg/sec
	angle += 0.001 * angle_speed; //deg
	anglex += 0.001 * (gyro.omega_x - a_speedx); //deg
	angle_acceleration = (angle_speed - angle_speed0) * 1000; //deg/sec^2

	gf_distance += gf_speed * 0.001;
 800ca58:	f8df a1a8 	ldr.w	sl, [pc, #424]	; 800cc04 <interrupt_ICM+0x1e4>
	angle_speed_ave[0] = (gyro.omega_z - a_speed) * 90 / 96;
 800ca5c:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ca60:	eddf 7a60 	vldr	s15, [pc, #384]	; 800cbe4 <interrupt_ICM+0x1c4>
 800ca64:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ca68:	eec7 7a26 	vdiv.f32	s15, s14, s13
	angle_speed = (angle_speed_ave[0] + angle_speed_ave[1] + angle_speed_ave[2]
 800ca6c:	ed93 7a01 	vldr	s14, [r3, #4]
	angle_speed_ave[0] = (gyro.omega_z - a_speed) * 90 / 96;
 800ca70:	edc3 7a00 	vstr	s15, [r3]
	angle_speed = (angle_speed_ave[0] + angle_speed_ave[1] + angle_speed_ave[2]
 800ca74:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ca78:	ed93 7a02 	vldr	s14, [r3, #8]
 800ca7c:	ee77 7a87 	vadd.f32	s15, s15, s14
			+ angle_speed_ave[3] + angle_speed_ave[4] + angle_speed_ave[5]
 800ca80:	ed93 7a03 	vldr	s14, [r3, #12]
 800ca84:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ca88:	ed93 7a04 	vldr	s14, [r3, #16]
 800ca8c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ca90:	ed93 7a05 	vldr	s14, [r3, #20]
 800ca94:	ee77 7a87 	vadd.f32	s15, s15, s14
			+ angle_speed_ave[6] + angle_speed_ave[7] + angle_speed_ave[8]
 800ca98:	ed93 7a06 	vldr	s14, [r3, #24]
 800ca9c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800caa0:	ed93 7a07 	vldr	s14, [r3, #28]
 800caa4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800caa8:	ed93 7a08 	vldr	s14, [r3, #32]
 800caac:	ee77 7a87 	vadd.f32	s15, s15, s14
			+ angle_speed_ave[9]) / 10;
 800cab0:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800cab4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cab8:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800cabc:	ee87 8a87 	vdiv.f32	s16, s15, s14
	angle_speed = (angle_speed_ave[0] + angle_speed_ave[1] + angle_speed_ave[2]
 800cac0:	ed84 8a00 	vstr	s16, [r4]
	angle += 0.001 * angle_speed; //deg
 800cac4:	4c48      	ldr	r4, [pc, #288]	; (800cbe8 <interrupt_ICM+0x1c8>)
 800cac6:	6820      	ldr	r0, [r4, #0]
 800cac8:	f00b fcee 	bl	80184a8 <__aeabi_f2d>
 800cacc:	4680      	mov	r8, r0
 800cace:	ee18 0a10 	vmov	r0, s16
 800cad2:	4689      	mov	r9, r1
 800cad4:	f00b fce8 	bl	80184a8 <__aeabi_f2d>
 800cad8:	a339      	add	r3, pc, #228	; (adr r3, 800cbc0 <interrupt_ICM+0x1a0>)
 800cada:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cade:	f00b fd37 	bl	8018550 <__aeabi_dmul>
 800cae2:	4602      	mov	r2, r0
 800cae4:	460b      	mov	r3, r1
 800cae6:	4640      	mov	r0, r8
 800cae8:	4649      	mov	r1, r9
 800caea:	f00b fb7f 	bl	80181ec <__adddf3>
 800caee:	f00c f827 	bl	8018b40 <__aeabi_d2f>
	anglex += 0.001 * (gyro.omega_x - a_speedx); //deg
 800caf2:	4b3e      	ldr	r3, [pc, #248]	; (800cbec <interrupt_ICM+0x1cc>)
 800caf4:	ed95 7a00 	vldr	s14, [r5]
 800caf8:	edd3 7a00 	vldr	s15, [r3]
	angle += 0.001 * angle_speed; //deg
 800cafc:	6020      	str	r0, [r4, #0]
	anglex += 0.001 * (gyro.omega_x - a_speedx); //deg
 800cafe:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cb02:	4c3b      	ldr	r4, [pc, #236]	; (800cbf0 <interrupt_ICM+0x1d0>)
 800cb04:	ee17 0a90 	vmov	r0, s15
 800cb08:	f00b fcce 	bl	80184a8 <__aeabi_f2d>
 800cb0c:	a32c      	add	r3, pc, #176	; (adr r3, 800cbc0 <interrupt_ICM+0x1a0>)
 800cb0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb12:	f00b fd1d 	bl	8018550 <__aeabi_dmul>
 800cb16:	4680      	mov	r8, r0
 800cb18:	6820      	ldr	r0, [r4, #0]
 800cb1a:	4689      	mov	r9, r1
 800cb1c:	f00b fcc4 	bl	80184a8 <__aeabi_f2d>
 800cb20:	4602      	mov	r2, r0
 800cb22:	460b      	mov	r3, r1
 800cb24:	4640      	mov	r0, r8
 800cb26:	4649      	mov	r1, r9
 800cb28:	f00b fb60 	bl	80181ec <__adddf3>
 800cb2c:	f00c f808 	bl	8018b40 <__aeabi_d2f>
	angle_acceleration = (angle_speed - angle_speed0) * 1000; //deg/sec^2
 800cb30:	edd6 7a00 	vldr	s15, [r6]
 800cb34:	4b2f      	ldr	r3, [pc, #188]	; (800cbf4 <interrupt_ICM+0x1d4>)
	anglex += 0.001 * (gyro.omega_x - a_speedx); //deg
 800cb36:	6020      	str	r0, [r4, #0]
	angle_acceleration = (angle_speed - angle_speed0) * 1000; //deg/sec^2
 800cb38:	ee38 8a67 	vsub.f32	s16, s16, s15
 800cb3c:	eddf 7a2e 	vldr	s15, [pc, #184]	; 800cbf8 <interrupt_ICM+0x1d8>
	gf_distance += gf_speed * 0.001;
 800cb40:	4c2e      	ldr	r4, [pc, #184]	; (800cbfc <interrupt_ICM+0x1dc>)
	angle_acceleration = (angle_speed - angle_speed0) * 1000; //deg/sec^2
 800cb42:	ee28 8a27 	vmul.f32	s16, s16, s15
	gf_distance += gf_speed * 0.001;
 800cb46:	6820      	ldr	r0, [r4, #0]
	angle_acceleration = (angle_speed - angle_speed0) * 1000; //deg/sec^2
 800cb48:	ed83 8a00 	vstr	s16, [r3]
	gf_distance += gf_speed * 0.001;
 800cb4c:	f00b fcac 	bl	80184a8 <__aeabi_f2d>
 800cb50:	4606      	mov	r6, r0
 800cb52:	f8da 0000 	ldr.w	r0, [sl]
 800cb56:	460f      	mov	r7, r1
 800cb58:	f00b fca6 	bl	80184a8 <__aeabi_f2d>
 800cb5c:	a318      	add	r3, pc, #96	; (adr r3, 800cbc0 <interrupt_ICM+0x1a0>)
 800cb5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb62:	4680      	mov	r8, r0
 800cb64:	4689      	mov	r9, r1
 800cb66:	4630      	mov	r0, r6
 800cb68:	4639      	mov	r1, r7
 800cb6a:	f00b fcf1 	bl	8018550 <__aeabi_dmul>
 800cb6e:	4602      	mov	r2, r0
 800cb70:	460b      	mov	r3, r1
 800cb72:	4640      	mov	r0, r8
 800cb74:	4649      	mov	r1, r9
 800cb76:	f00b fb39 	bl	80181ec <__adddf3>
 800cb7a:	f00b ffe1 	bl	8018b40 <__aeabi_d2f>
	gf_speed += (gyro.accel_y - acc0) * 0.001;
 800cb7e:	4b20      	ldr	r3, [pc, #128]	; (800cc00 <interrupt_ICM+0x1e0>)
 800cb80:	ed95 7a04 	vldr	s14, [r5, #16]
 800cb84:	edd3 7a00 	vldr	s15, [r3]
	gf_distance += gf_speed * 0.001;
 800cb88:	f8ca 0000 	str.w	r0, [sl]
	gf_speed += (gyro.accel_y - acc0) * 0.001;
 800cb8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cb90:	ee17 0a90 	vmov	r0, s15
 800cb94:	f00b fc88 	bl	80184a8 <__aeabi_f2d>
 800cb98:	a309      	add	r3, pc, #36	; (adr r3, 800cbc0 <interrupt_ICM+0x1a0>)
 800cb9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb9e:	f00b fcd7 	bl	8018550 <__aeabi_dmul>
 800cba2:	4632      	mov	r2, r6
 800cba4:	463b      	mov	r3, r7
 800cba6:	f00b fb21 	bl	80181ec <__adddf3>
 800cbaa:	f00b ffc9 	bl	8018b40 <__aeabi_d2f>

	record_in_gyro();

}
 800cbae:	ecbd 8b02 	vpop	{d8}
	gf_speed += (gyro.accel_y - acc0) * 0.001;
 800cbb2:	6020      	str	r0, [r4, #0]
}
 800cbb4:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	record_in_gyro();
 800cbb8:	f008 bac4 	b.w	8015144 <record_in_gyro>
 800cbbc:	f3af 8000 	nop.w
 800cbc0:	d2f1a9fc 	.word	0xd2f1a9fc
 800cbc4:	3f50624d 	.word	0x3f50624d
 800cbc8:	2000b60c 	.word	0x2000b60c
 800cbcc:	2000b604 	.word	0x2000b604
 800cbd0:	2001340c 	.word	0x2001340c
 800cbd4:	200133c4 	.word	0x200133c4
 800cbd8:	20018070 	.word	0x20018070
 800cbdc:	42c00000 	.word	0x42c00000
 800cbe0:	200133e4 	.word	0x200133e4
 800cbe4:	42b40000 	.word	0x42b40000
 800cbe8:	20013434 	.word	0x20013434
 800cbec:	20014bac 	.word	0x20014bac
 800cbf0:	2001813c 	.word	0x2001813c
 800cbf4:	200133dc 	.word	0x200133dc
 800cbf8:	447a0000 	.word	0x447a0000
 800cbfc:	20018168 	.word	0x20018168
 800cc00:	20018170 	.word	0x20018170
 800cc04:	20018224 	.word	0x20018224

0800cc08 <count_encoderR>:
#include "IEH2-4096.h"
#include "define.h"

int16_t count_encoderR(void) {
	int16_t count = 0;
	uint16_t enc_count = TIM1->CNT;
 800cc08:	4b02      	ldr	r3, [pc, #8]	; (800cc14 <count_encoderR+0xc>)
 800cc0a:	6a58      	ldr	r0, [r3, #36]	; 0x24
	TIM1->CNT = 0;
 800cc0c:	2200      	movs	r2, #0
 800cc0e:	625a      	str	r2, [r3, #36]	; 0x24
	} else {
		count = (int16_t) enc_count;
	}

	return count;
}
 800cc10:	b200      	sxth	r0, r0
 800cc12:	4770      	bx	lr
 800cc14:	40010000 	.word	0x40010000

0800cc18 <count_encoderL>:
int16_t count_encoderL(void) {
	int16_t count = 0;
	uint16_t enc_count = TIM3->CNT;
 800cc18:	4b03      	ldr	r3, [pc, #12]	; (800cc28 <count_encoderL+0x10>)
 800cc1a:	6a58      	ldr	r0, [r3, #36]	; 0x24
	TIM3->CNT = 0;
 800cc1c:	2200      	movs	r2, #0

	if (enc_count > 32767) {
		count = -(int16_t) enc_count;
	} else {
		count = -(int16_t) enc_count;
 800cc1e:	4240      	negs	r0, r0
	TIM3->CNT = 0;
 800cc20:	625a      	str	r2, [r3, #36]	; 0x24
	}

	return count;
}
 800cc22:	b200      	sxth	r0, r0
 800cc24:	4770      	bx	lr
 800cc26:	bf00      	nop
 800cc28:	40000400 	.word	0x40000400

0800cc2c <reset_distance>:

void reset_distance(void) {

	all_countR = 0;
 800cc2c:	4a02      	ldr	r2, [pc, #8]	; (800cc38 <reset_distance+0xc>)
 800cc2e:	2300      	movs	r3, #0
 800cc30:	6013      	str	r3, [r2, #0]
	all_countL = 0;
 800cc32:	4a02      	ldr	r2, [pc, #8]	; (800cc3c <reset_distance+0x10>)
 800cc34:	6013      	str	r3, [r2, #0]
 800cc36:	4770      	bx	lr
 800cc38:	2000bc58 	.word	0x2000bc58
 800cc3c:	200181a8 	.word	0x200181a8

0800cc40 <encoder_speed>:

}
void encoder_speed(void) {
 800cc40:	b570      	push	{r4, r5, r6, lr}
	E_speedR0 = E_speedR;
 800cc42:	4e3d      	ldr	r6, [pc, #244]	; (800cd38 <encoder_speed+0xf8>)
 800cc44:	4b3d      	ldr	r3, [pc, #244]	; (800cd3c <encoder_speed+0xfc>)
 800cc46:	6832      	ldr	r2, [r6, #0]
	E_speedL0 = E_speedL;
 800cc48:	4c3d      	ldr	r4, [pc, #244]	; (800cd40 <encoder_speed+0x100>)
	E_speedR0 = E_speedR;
 800cc4a:	601a      	str	r2, [r3, #0]
	E_speedL0 = E_speedL;
 800cc4c:	4b3d      	ldr	r3, [pc, #244]	; (800cd44 <encoder_speed+0x104>)
 800cc4e:	6822      	ldr	r2, [r4, #0]
 800cc50:	601a      	str	r2, [r3, #0]
	uint16_t enc_count = TIM1->CNT;
 800cc52:	4a3d      	ldr	r2, [pc, #244]	; (800cd48 <encoder_speed+0x108>)
	TIM1->CNT = 0;
 800cc54:	2100      	movs	r1, #0
	uint16_t enc_count = TIM1->CNT;
 800cc56:	6a53      	ldr	r3, [r2, #36]	; 0x24
	TIM1->CNT = 0;
 800cc58:	6251      	str	r1, [r2, #36]	; 0x24
	one_countR = count_encoderR();
 800cc5a:	493c      	ldr	r1, [pc, #240]	; (800cd4c <encoder_speed+0x10c>)
 800cc5c:	b21b      	sxth	r3, r3
 800cc5e:	600b      	str	r3, [r1, #0]
	one_countL = count_encoderL();
 800cc60:	f7ff ffda 	bl	800cc18 <count_encoderL>
 800cc64:	4b3a      	ldr	r3, [pc, #232]	; (800cd50 <encoder_speed+0x110>)
 800cc66:	4605      	mov	r5, r0
 800cc68:	6018      	str	r0, [r3, #0]

	E_speedR = (float) (one_countR) * tireR * 1000 * pi / 4 / 4096 / 40 * 11
 800cc6a:	6808      	ldr	r0, [r1, #0]
 800cc6c:	ee07 0a90 	vmov	s15, r0
 800cc70:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cc74:	ee17 0a90 	vmov	r0, s15
 800cc78:	f00b fc16 	bl	80184a8 <__aeabi_f2d>
 800cc7c:	a32a      	add	r3, pc, #168	; (adr r3, 800cd28 <encoder_speed+0xe8>)
 800cc7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc82:	f00b fc65 	bl	8018550 <__aeabi_dmul>
 800cc86:	2200      	movs	r2, #0
 800cc88:	4b32      	ldr	r3, [pc, #200]	; (800cd54 <encoder_speed+0x114>)
 800cc8a:	f00b fc61 	bl	8018550 <__aeabi_dmul>
 800cc8e:	a328      	add	r3, pc, #160	; (adr r3, 800cd30 <encoder_speed+0xf0>)
 800cc90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc94:	f00b fc5c 	bl	8018550 <__aeabi_dmul>
 800cc98:	2200      	movs	r2, #0
 800cc9a:	4b2f      	ldr	r3, [pc, #188]	; (800cd58 <encoder_speed+0x118>)
 800cc9c:	f00b fc58 	bl	8018550 <__aeabi_dmul>
 800cca0:	2200      	movs	r2, #0
 800cca2:	4b2e      	ldr	r3, [pc, #184]	; (800cd5c <encoder_speed+0x11c>)
 800cca4:	f00b fc54 	bl	8018550 <__aeabi_dmul>
 800cca8:	2200      	movs	r2, #0
 800ccaa:	4b2d      	ldr	r3, [pc, #180]	; (800cd60 <encoder_speed+0x120>)
 800ccac:	f00b fd7a 	bl	80187a4 <__aeabi_ddiv>
 800ccb0:	2200      	movs	r2, #0
 800ccb2:	4b2c      	ldr	r3, [pc, #176]	; (800cd64 <encoder_speed+0x124>)
 800ccb4:	f00b fc4c 	bl	8018550 <__aeabi_dmul>
			* 1000;
 800ccb8:	2200      	movs	r2, #0
 800ccba:	4b26      	ldr	r3, [pc, #152]	; (800cd54 <encoder_speed+0x114>)
 800ccbc:	f00b fc48 	bl	8018550 <__aeabi_dmul>
 800ccc0:	f00b ff3e 	bl	8018b40 <__aeabi_d2f>
	E_speedL = (float) (one_countL) * tireR * 1000 * pi / 4 / 4096 / 40 * 11
 800ccc4:	ee07 5a90 	vmov	s15, r5
 800ccc8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
			* 1000;
 800cccc:	6030      	str	r0, [r6, #0]
	E_speedL = (float) (one_countL) * tireR * 1000 * pi / 4 / 4096 / 40 * 11
 800ccce:	ee17 0a90 	vmov	r0, s15
 800ccd2:	f00b fbe9 	bl	80184a8 <__aeabi_f2d>
 800ccd6:	a314      	add	r3, pc, #80	; (adr r3, 800cd28 <encoder_speed+0xe8>)
 800ccd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccdc:	f00b fc38 	bl	8018550 <__aeabi_dmul>
 800cce0:	2200      	movs	r2, #0
 800cce2:	4b1c      	ldr	r3, [pc, #112]	; (800cd54 <encoder_speed+0x114>)
 800cce4:	f00b fc34 	bl	8018550 <__aeabi_dmul>
 800cce8:	a311      	add	r3, pc, #68	; (adr r3, 800cd30 <encoder_speed+0xf0>)
 800ccea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccee:	f00b fc2f 	bl	8018550 <__aeabi_dmul>
 800ccf2:	2200      	movs	r2, #0
 800ccf4:	4b18      	ldr	r3, [pc, #96]	; (800cd58 <encoder_speed+0x118>)
 800ccf6:	f00b fc2b 	bl	8018550 <__aeabi_dmul>
 800ccfa:	2200      	movs	r2, #0
 800ccfc:	4b17      	ldr	r3, [pc, #92]	; (800cd5c <encoder_speed+0x11c>)
 800ccfe:	f00b fc27 	bl	8018550 <__aeabi_dmul>
 800cd02:	2200      	movs	r2, #0
 800cd04:	4b16      	ldr	r3, [pc, #88]	; (800cd60 <encoder_speed+0x120>)
 800cd06:	f00b fd4d 	bl	80187a4 <__aeabi_ddiv>
 800cd0a:	2200      	movs	r2, #0
 800cd0c:	4b15      	ldr	r3, [pc, #84]	; (800cd64 <encoder_speed+0x124>)
 800cd0e:	f00b fc1f 	bl	8018550 <__aeabi_dmul>
			* 1000;
 800cd12:	2200      	movs	r2, #0
 800cd14:	4b0f      	ldr	r3, [pc, #60]	; (800cd54 <encoder_speed+0x114>)
 800cd16:	f00b fc1b 	bl	8018550 <__aeabi_dmul>
 800cd1a:	f00b ff11 	bl	8018b40 <__aeabi_d2f>
 800cd1e:	6020      	str	r0, [r4, #0]

	record_in_enc();
}
 800cd20:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	record_in_enc();
 800cd24:	f008 b9c2 	b.w	80150ac <record_in_enc>
 800cd28:	f6944674 	.word	0xf6944674
 800cd2c:	3f985f06 	.word	0x3f985f06
 800cd30:	54411744 	.word	0x54411744
 800cd34:	400921fb 	.word	0x400921fb
 800cd38:	2000b5fc 	.word	0x2000b5fc
 800cd3c:	200166f8 	.word	0x200166f8
 800cd40:	2001806c 	.word	0x2001806c
 800cd44:	20003c2c 	.word	0x20003c2c
 800cd48:	40010000 	.word	0x40010000
 800cd4c:	20018158 	.word	0x20018158
 800cd50:	200132e4 	.word	0x200132e4
 800cd54:	408f4000 	.word	0x408f4000
 800cd58:	3fd00000 	.word	0x3fd00000
 800cd5c:	3f300000 	.word	0x3f300000
 800cd60:	40440000 	.word	0x40440000
 800cd64:	40260000 	.word	0x40260000

0800cd68 <encoder_distance>:
void encoder_distance(void) {
	all_countR += one_countR;
 800cd68:	4b35      	ldr	r3, [pc, #212]	; (800ce40 <encoder_distance+0xd8>)
 800cd6a:	4a36      	ldr	r2, [pc, #216]	; (800ce44 <encoder_distance+0xdc>)
 800cd6c:	6818      	ldr	r0, [r3, #0]
 800cd6e:	6812      	ldr	r2, [r2, #0]
 800cd70:	4410      	add	r0, r2
void encoder_distance(void) {
 800cd72:	b510      	push	{r4, lr}
	all_countL += one_countL;
 800cd74:	4a34      	ldr	r2, [pc, #208]	; (800ce48 <encoder_distance+0xe0>)
	all_countR += one_countR;
 800cd76:	6018      	str	r0, [r3, #0]
	all_countL += one_countL;
 800cd78:	4b34      	ldr	r3, [pc, #208]	; (800ce4c <encoder_distance+0xe4>)
 800cd7a:	6812      	ldr	r2, [r2, #0]
 800cd7c:	681c      	ldr	r4, [r3, #0]
	E_distanceR = (float) (all_countR) * tireR * 1000 * pi / 4 / 4096 / 40 * 11;
 800cd7e:	ee07 0a90 	vmov	s15, r0
 800cd82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	all_countL += one_countL;
 800cd86:	4414      	add	r4, r2
	E_distanceR = (float) (all_countR) * tireR * 1000 * pi / 4 / 4096 / 40 * 11;
 800cd88:	ee17 0a90 	vmov	r0, s15
	all_countL += one_countL;
 800cd8c:	601c      	str	r4, [r3, #0]
	E_distanceR = (float) (all_countR) * tireR * 1000 * pi / 4 / 4096 / 40 * 11;
 800cd8e:	f00b fb8b 	bl	80184a8 <__aeabi_f2d>
 800cd92:	a327      	add	r3, pc, #156	; (adr r3, 800ce30 <encoder_distance+0xc8>)
 800cd94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd98:	f00b fbda 	bl	8018550 <__aeabi_dmul>
 800cd9c:	2200      	movs	r2, #0
 800cd9e:	4b2c      	ldr	r3, [pc, #176]	; (800ce50 <encoder_distance+0xe8>)
 800cda0:	f00b fbd6 	bl	8018550 <__aeabi_dmul>
 800cda4:	a324      	add	r3, pc, #144	; (adr r3, 800ce38 <encoder_distance+0xd0>)
 800cda6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdaa:	f00b fbd1 	bl	8018550 <__aeabi_dmul>
 800cdae:	2200      	movs	r2, #0
 800cdb0:	4b28      	ldr	r3, [pc, #160]	; (800ce54 <encoder_distance+0xec>)
 800cdb2:	f00b fbcd 	bl	8018550 <__aeabi_dmul>
 800cdb6:	2200      	movs	r2, #0
 800cdb8:	4b27      	ldr	r3, [pc, #156]	; (800ce58 <encoder_distance+0xf0>)
 800cdba:	f00b fbc9 	bl	8018550 <__aeabi_dmul>
 800cdbe:	2200      	movs	r2, #0
 800cdc0:	4b26      	ldr	r3, [pc, #152]	; (800ce5c <encoder_distance+0xf4>)
 800cdc2:	f00b fcef 	bl	80187a4 <__aeabi_ddiv>
 800cdc6:	2200      	movs	r2, #0
 800cdc8:	4b25      	ldr	r3, [pc, #148]	; (800ce60 <encoder_distance+0xf8>)
 800cdca:	f00b fbc1 	bl	8018550 <__aeabi_dmul>
 800cdce:	f00b feb7 	bl	8018b40 <__aeabi_d2f>
	E_distanceL = (float) (all_countL) * tireR * 1000 * pi / 4 / 4096 / 40 * 11;
 800cdd2:	ee07 4a90 	vmov	s15, r4
	E_distanceR = (float) (all_countR) * tireR * 1000 * pi / 4 / 4096 / 40 * 11;
 800cdd6:	4b23      	ldr	r3, [pc, #140]	; (800ce64 <encoder_distance+0xfc>)
	E_distanceL = (float) (all_countL) * tireR * 1000 * pi / 4 / 4096 / 40 * 11;
 800cdd8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	E_distanceR = (float) (all_countR) * tireR * 1000 * pi / 4 / 4096 / 40 * 11;
 800cddc:	6018      	str	r0, [r3, #0]
	E_distanceL = (float) (all_countL) * tireR * 1000 * pi / 4 / 4096 / 40 * 11;
 800cdde:	ee17 0a90 	vmov	r0, s15
 800cde2:	f00b fb61 	bl	80184a8 <__aeabi_f2d>
 800cde6:	a312      	add	r3, pc, #72	; (adr r3, 800ce30 <encoder_distance+0xc8>)
 800cde8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdec:	f00b fbb0 	bl	8018550 <__aeabi_dmul>
 800cdf0:	2200      	movs	r2, #0
 800cdf2:	4b17      	ldr	r3, [pc, #92]	; (800ce50 <encoder_distance+0xe8>)
 800cdf4:	f00b fbac 	bl	8018550 <__aeabi_dmul>
 800cdf8:	a30f      	add	r3, pc, #60	; (adr r3, 800ce38 <encoder_distance+0xd0>)
 800cdfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdfe:	f00b fba7 	bl	8018550 <__aeabi_dmul>
 800ce02:	2200      	movs	r2, #0
 800ce04:	4b13      	ldr	r3, [pc, #76]	; (800ce54 <encoder_distance+0xec>)
 800ce06:	f00b fba3 	bl	8018550 <__aeabi_dmul>
 800ce0a:	2200      	movs	r2, #0
 800ce0c:	4b12      	ldr	r3, [pc, #72]	; (800ce58 <encoder_distance+0xf0>)
 800ce0e:	f00b fb9f 	bl	8018550 <__aeabi_dmul>
 800ce12:	2200      	movs	r2, #0
 800ce14:	4b11      	ldr	r3, [pc, #68]	; (800ce5c <encoder_distance+0xf4>)
 800ce16:	f00b fcc5 	bl	80187a4 <__aeabi_ddiv>
 800ce1a:	4b11      	ldr	r3, [pc, #68]	; (800ce60 <encoder_distance+0xf8>)
 800ce1c:	2200      	movs	r2, #0
 800ce1e:	f00b fb97 	bl	8018550 <__aeabi_dmul>
 800ce22:	f00b fe8d 	bl	8018b40 <__aeabi_d2f>
 800ce26:	4b10      	ldr	r3, [pc, #64]	; (800ce68 <encoder_distance+0x100>)
 800ce28:	6018      	str	r0, [r3, #0]
 800ce2a:	bd10      	pop	{r4, pc}
 800ce2c:	f3af 8000 	nop.w
 800ce30:	f6944674 	.word	0xf6944674
 800ce34:	3f985f06 	.word	0x3f985f06
 800ce38:	54411744 	.word	0x54411744
 800ce3c:	400921fb 	.word	0x400921fb
 800ce40:	2000bc58 	.word	0x2000bc58
 800ce44:	20018158 	.word	0x20018158
 800ce48:	200132e4 	.word	0x200132e4
 800ce4c:	200181a8 	.word	0x200181a8
 800ce50:	408f4000 	.word	0x408f4000
 800ce54:	3fd00000 	.word	0x3fd00000
 800ce58:	3f300000 	.word	0x3f300000
 800ce5c:	40440000 	.word	0x40440000
 800ce60:	40260000 	.word	0x40260000
 800ce64:	2000ba18 	.word	0x2000ba18
 800ce68:	20018160 	.word	0x20018160

0800ce6c <encoder_acceleration>:

}

void encoder_acceleration(void) {

	E_accelerationR = (E_speedR - E_speedR0) * 1000;
 800ce6c:	4b0e      	ldr	r3, [pc, #56]	; (800cea8 <encoder_acceleration+0x3c>)
 800ce6e:	eddf 6a0f 	vldr	s13, [pc, #60]	; 800ceac <encoder_acceleration+0x40>
 800ce72:	ed93 7a00 	vldr	s14, [r3]
 800ce76:	4b0e      	ldr	r3, [pc, #56]	; (800ceb0 <encoder_acceleration+0x44>)
 800ce78:	edd3 7a00 	vldr	s15, [r3]
 800ce7c:	4b0d      	ldr	r3, [pc, #52]	; (800ceb4 <encoder_acceleration+0x48>)
 800ce7e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ce82:	ee27 7a26 	vmul.f32	s14, s14, s13
 800ce86:	ed83 7a00 	vstr	s14, [r3]
	E_accelerationL = (E_speedL - E_speedL0) * 1000;
 800ce8a:	4b0b      	ldr	r3, [pc, #44]	; (800ceb8 <encoder_acceleration+0x4c>)
 800ce8c:	edd3 7a00 	vldr	s15, [r3]
 800ce90:	4b0a      	ldr	r3, [pc, #40]	; (800cebc <encoder_acceleration+0x50>)
 800ce92:	ed93 7a00 	vldr	s14, [r3]
 800ce96:	4b0a      	ldr	r3, [pc, #40]	; (800cec0 <encoder_acceleration+0x54>)
 800ce98:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ce9c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800cea0:	edc3 7a00 	vstr	s15, [r3]
 800cea4:	4770      	bx	lr
 800cea6:	bf00      	nop
 800cea8:	2000b5fc 	.word	0x2000b5fc
 800ceac:	447a0000 	.word	0x447a0000
 800ceb0:	200166f8 	.word	0x200166f8
 800ceb4:	2001824c 	.word	0x2001824c
 800ceb8:	2001806c 	.word	0x2001806c
 800cebc:	20003c2c 	.word	0x20003c2c
 800cec0:	2000ba20 	.word	0x2000ba20
 800cec4:	00000000 	.word	0x00000000

0800cec8 <callback_SENSOR>:
#include "adc.h"
#include "dma.h"
#include "yellow_LED.h"
#include "D_speaker.h"

void callback_SENSOR(void) {
 800cec8:	b570      	push	{r4, r5, r6, lr}
	HAL_ADC_Stop_DMA(&hadc1);

	//	if(ADstop>=5){
	//			ADstop=0;
	//		}
	switch (ADstop) {
 800ceca:	4d83      	ldr	r5, [pc, #524]	; (800d0d8 <callback_SENSOR+0x210>)
	HAL_ADC_Stop_DMA(&hadc1);
 800cecc:	4883      	ldr	r0, [pc, #524]	; (800d0dc <callback_SENSOR+0x214>)
 800cece:	4c84      	ldr	r4, [pc, #528]	; (800d0e0 <callback_SENSOR+0x218>)
 800ced0:	f7f3 fd4e 	bl	8000970 <HAL_ADC_Stop_DMA>
	switch (ADstop) {
 800ced4:	782b      	ldrb	r3, [r5, #0]
 800ced6:	2b06      	cmp	r3, #6
 800ced8:	d828      	bhi.n	800cf2c <callback_SENSOR+0x64>
 800ceda:	e8df f003 	tbb	[pc, r3]
 800cede:	0b04      	.short	0x0b04
 800cee0:	92796556 	.word	0x92796556
 800cee4:	97          	.byte	0x97
 800cee5:	00          	.byte	0x00
	case 0:
		HAL_GPIO_WritePin(SENSOR_LED1_GPIO_Port, SENSOR_LED1_Pin, GPIO_PIN_SET);
 800cee6:	2201      	movs	r2, #1
		for (j = 0; j <= 500; j++) {
		}
		break;
	case 5:
		SEN_on[4] = g_ADCBuffer[5];
		HAL_GPIO_WritePin(SENSOR_LED1_GPIO_Port, SENSOR_LED1_Pin,
 800cee8:	2102      	movs	r1, #2
 800ceea:	487e      	ldr	r0, [pc, #504]	; (800d0e4 <callback_SENSOR+0x21c>)
 800ceec:	f7f5 fb70 	bl	80025d0 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		HAL_GPIO_WritePin(SENSOR_LED2_GPIO_Port, SENSOR_LED2_Pin,
 800cef0:	2200      	movs	r2, #0
 800cef2:	e008      	b.n	800cf06 <callback_SENSOR+0x3e>
		SEN_on[0] = g_ADCBuffer[1];
 800cef4:	4b7c      	ldr	r3, [pc, #496]	; (800d0e8 <callback_SENSOR+0x220>)
 800cef6:	8862      	ldrh	r2, [r4, #2]
 800cef8:	801a      	strh	r2, [r3, #0]
		HAL_GPIO_WritePin(SENSOR_LED1_GPIO_Port, SENSOR_LED1_Pin,
 800cefa:	2102      	movs	r1, #2
 800cefc:	2200      	movs	r2, #0
 800cefe:	4879      	ldr	r0, [pc, #484]	; (800d0e4 <callback_SENSOR+0x21c>)
 800cf00:	f7f5 fb66 	bl	80025d0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SENSOR_LED2_GPIO_Port, SENSOR_LED2_Pin, GPIO_PIN_SET);
 800cf04:	2201      	movs	r2, #1
 800cf06:	2108      	movs	r1, #8
 800cf08:	4876      	ldr	r0, [pc, #472]	; (800d0e4 <callback_SENSOR+0x21c>)
 800cf0a:	f7f5 fb61 	bl	80025d0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SENSOR_LED3_GPIO_Port, SENSOR_LED3_Pin,
 800cf0e:	2200      	movs	r2, #0
 800cf10:	2102      	movs	r1, #2
 800cf12:	4876      	ldr	r0, [pc, #472]	; (800d0ec <callback_SENSOR+0x224>)
 800cf14:	f7f5 fb5c 	bl	80025d0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SENSOR_LED4_GPIO_Port, SENSOR_LED4_Pin,
 800cf18:	2200      	movs	r2, #0
 800cf1a:	2108      	movs	r1, #8
 800cf1c:	4873      	ldr	r0, [pc, #460]	; (800d0ec <callback_SENSOR+0x224>)
 800cf1e:	f7f5 fb57 	bl	80025d0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SENSOR_LED5_GPIO_Port, SENSOR_LED5_Pin,
 800cf22:	2200      	movs	r2, #0
 800cf24:	2101      	movs	r1, #1
 800cf26:	4872      	ldr	r0, [pc, #456]	; (800d0f0 <callback_SENSOR+0x228>)
 800cf28:	f7f5 fb52 	bl	80025d0 <HAL_GPIO_WritePin>
		}
		break;

	}

	V_battAD = g_ADCBuffer[0];
 800cf2c:	8820      	ldrh	r0, [r4, #0]
 800cf2e:	4b71      	ldr	r3, [pc, #452]	; (800d0f4 <callback_SENSOR+0x22c>)
	V_batt = 3.3 * (float) V_battAD / 4095.0 * (100.0 + 50.0) / 50.0;
 800cf30:	ee07 0a90 	vmov	s15, r0
 800cf34:	eef8 7a67 	vcvt.f32.u32	s15, s15
	V_battAD = g_ADCBuffer[0];
 800cf38:	8018      	strh	r0, [r3, #0]
	V_batt = 3.3 * (float) V_battAD / 4095.0 * (100.0 + 50.0) / 50.0;
 800cf3a:	ee17 0a90 	vmov	r0, s15
 800cf3e:	f00b fab3 	bl	80184a8 <__aeabi_f2d>
 800cf42:	a35f      	add	r3, pc, #380	; (adr r3, 800d0c0 <callback_SENSOR+0x1f8>)
 800cf44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf48:	f00b fb02 	bl	8018550 <__aeabi_dmul>
 800cf4c:	a35e      	add	r3, pc, #376	; (adr r3, 800d0c8 <callback_SENSOR+0x200>)
 800cf4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf52:	f00b fc27 	bl	80187a4 <__aeabi_ddiv>
 800cf56:	a35e      	add	r3, pc, #376	; (adr r3, 800d0d0 <callback_SENSOR+0x208>)
 800cf58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf5c:	f00b faf8 	bl	8018550 <__aeabi_dmul>
 800cf60:	4b65      	ldr	r3, [pc, #404]	; (800d0f8 <callback_SENSOR+0x230>)
 800cf62:	2200      	movs	r2, #0
 800cf64:	f00b fc1e 	bl	80187a4 <__aeabi_ddiv>
 800cf68:	f00b fdea 	bl	8018b40 <__aeabi_d2f>
 800cf6c:	4b63      	ldr	r3, [pc, #396]	; (800d0fc <callback_SENSOR+0x234>)
 800cf6e:	6018      	str	r0, [r3, #0]
	ADstop++;
 800cf70:	782b      	ldrb	r3, [r5, #0]
 800cf72:	3301      	adds	r3, #1
 800cf74:	b2db      	uxtb	r3, r3
	//for(j=0;j<=2000;j++){}
	if (ADstop != 7) {
 800cf76:	2b07      	cmp	r3, #7
	ADstop++;
 800cf78:	702b      	strb	r3, [r5, #0]
	if (ADstop != 7) {
 800cf7a:	d053      	beq.n	800d024 <callback_SENSOR+0x15c>
		HAL_ADC_Start_DMA(&hadc1, g_ADCBuffer,
 800cf7c:	2206      	movs	r2, #6
 800cf7e:	4958      	ldr	r1, [pc, #352]	; (800d0e0 <callback_SENSOR+0x218>)
 800cf80:	4856      	ldr	r0, [pc, #344]	; (800d0dc <callback_SENSOR+0x214>)
	 the HAL_ADC_ConvCpltCallback could be implemented in the user file
	 */
	//HAL_ADC_Start_DMA(&hadc1, g_ADCBuffer,sizeof(g_ADCBuffer)/sizeof(uint16_t));
	//HAL_ADC_Start_DMA(&hadc1, g_ADCBuffer,
	//	sizeof(g_ADCBuffer) / sizeof(uint16_t));
}
 800cf82:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		HAL_ADC_Start_DMA(&hadc1, g_ADCBuffer,
 800cf86:	f7f3 bc73 	b.w	8000870 <HAL_ADC_Start_DMA>
		SEN_on[1] = g_ADCBuffer[2];
 800cf8a:	4b57      	ldr	r3, [pc, #348]	; (800d0e8 <callback_SENSOR+0x220>)
 800cf8c:	88a2      	ldrh	r2, [r4, #4]
 800cf8e:	805a      	strh	r2, [r3, #2]
		HAL_GPIO_WritePin(SENSOR_LED1_GPIO_Port, SENSOR_LED1_Pin,
 800cf90:	2102      	movs	r1, #2
 800cf92:	2200      	movs	r2, #0
 800cf94:	4853      	ldr	r0, [pc, #332]	; (800d0e4 <callback_SENSOR+0x21c>)
 800cf96:	f7f5 fb1b 	bl	80025d0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SENSOR_LED2_GPIO_Port, SENSOR_LED2_Pin,
 800cf9a:	2200      	movs	r2, #0
 800cf9c:	2108      	movs	r1, #8
 800cf9e:	4851      	ldr	r0, [pc, #324]	; (800d0e4 <callback_SENSOR+0x21c>)
 800cfa0:	f7f5 fb16 	bl	80025d0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SENSOR_LED3_GPIO_Port, SENSOR_LED3_Pin, GPIO_PIN_SET);
 800cfa4:	2201      	movs	r2, #1
 800cfa6:	e7b3      	b.n	800cf10 <callback_SENSOR+0x48>
		SEN_on[2] = g_ADCBuffer[3];
 800cfa8:	4b4f      	ldr	r3, [pc, #316]	; (800d0e8 <callback_SENSOR+0x220>)
 800cfaa:	88e2      	ldrh	r2, [r4, #6]
 800cfac:	809a      	strh	r2, [r3, #4]
		HAL_GPIO_WritePin(SENSOR_LED1_GPIO_Port, SENSOR_LED1_Pin,
 800cfae:	2102      	movs	r1, #2
 800cfb0:	2200      	movs	r2, #0
 800cfb2:	484c      	ldr	r0, [pc, #304]	; (800d0e4 <callback_SENSOR+0x21c>)
 800cfb4:	f7f5 fb0c 	bl	80025d0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SENSOR_LED2_GPIO_Port, SENSOR_LED2_Pin,
 800cfb8:	2200      	movs	r2, #0
 800cfba:	2108      	movs	r1, #8
 800cfbc:	4849      	ldr	r0, [pc, #292]	; (800d0e4 <callback_SENSOR+0x21c>)
 800cfbe:	f7f5 fb07 	bl	80025d0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SENSOR_LED3_GPIO_Port, SENSOR_LED3_Pin,
 800cfc2:	2200      	movs	r2, #0
 800cfc4:	2102      	movs	r1, #2
 800cfc6:	4849      	ldr	r0, [pc, #292]	; (800d0ec <callback_SENSOR+0x224>)
 800cfc8:	f7f5 fb02 	bl	80025d0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SENSOR_LED4_GPIO_Port, SENSOR_LED4_Pin, GPIO_PIN_SET);
 800cfcc:	2201      	movs	r2, #1
 800cfce:	e7a4      	b.n	800cf1a <callback_SENSOR+0x52>
		SEN_on[3] = g_ADCBuffer[4];
 800cfd0:	4b45      	ldr	r3, [pc, #276]	; (800d0e8 <callback_SENSOR+0x220>)
 800cfd2:	8922      	ldrh	r2, [r4, #8]
 800cfd4:	80da      	strh	r2, [r3, #6]
		HAL_GPIO_WritePin(SENSOR_LED1_GPIO_Port, SENSOR_LED1_Pin,
 800cfd6:	2102      	movs	r1, #2
 800cfd8:	2200      	movs	r2, #0
 800cfda:	4842      	ldr	r0, [pc, #264]	; (800d0e4 <callback_SENSOR+0x21c>)
 800cfdc:	f7f5 faf8 	bl	80025d0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SENSOR_LED2_GPIO_Port, SENSOR_LED2_Pin,
 800cfe0:	2200      	movs	r2, #0
 800cfe2:	2108      	movs	r1, #8
 800cfe4:	483f      	ldr	r0, [pc, #252]	; (800d0e4 <callback_SENSOR+0x21c>)
 800cfe6:	f7f5 faf3 	bl	80025d0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SENSOR_LED3_GPIO_Port, SENSOR_LED3_Pin,
 800cfea:	2200      	movs	r2, #0
 800cfec:	2102      	movs	r1, #2
 800cfee:	483f      	ldr	r0, [pc, #252]	; (800d0ec <callback_SENSOR+0x224>)
 800cff0:	f7f5 faee 	bl	80025d0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SENSOR_LED4_GPIO_Port, SENSOR_LED4_Pin,
 800cff4:	2200      	movs	r2, #0
 800cff6:	2108      	movs	r1, #8
 800cff8:	483c      	ldr	r0, [pc, #240]	; (800d0ec <callback_SENSOR+0x224>)
 800cffa:	f7f5 fae9 	bl	80025d0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SENSOR_LED5_GPIO_Port, SENSOR_LED5_Pin, GPIO_PIN_SET);
 800cffe:	2201      	movs	r2, #1
 800d000:	e790      	b.n	800cf24 <callback_SENSOR+0x5c>
		SEN_on[4] = g_ADCBuffer[5];
 800d002:	4b39      	ldr	r3, [pc, #228]	; (800d0e8 <callback_SENSOR+0x220>)
 800d004:	8962      	ldrh	r2, [r4, #10]
 800d006:	811a      	strh	r2, [r3, #8]
		HAL_GPIO_WritePin(SENSOR_LED1_GPIO_Port, SENSOR_LED1_Pin,
 800d008:	2200      	movs	r2, #0
 800d00a:	e76d      	b.n	800cee8 <callback_SENSOR+0x20>
		SEN_off[0] = g_ADCBuffer[1];
 800d00c:	4b3c      	ldr	r3, [pc, #240]	; (800d100 <callback_SENSOR+0x238>)
 800d00e:	8862      	ldrh	r2, [r4, #2]
 800d010:	801a      	strh	r2, [r3, #0]
		SEN_off[1] = g_ADCBuffer[2];
 800d012:	88a2      	ldrh	r2, [r4, #4]
 800d014:	805a      	strh	r2, [r3, #2]
		SEN_off[2] = g_ADCBuffer[3];
 800d016:	88e2      	ldrh	r2, [r4, #6]
 800d018:	809a      	strh	r2, [r3, #4]
		SEN_off[3] = g_ADCBuffer[4];
 800d01a:	8922      	ldrh	r2, [r4, #8]
 800d01c:	80da      	strh	r2, [r3, #6]
		SEN_off[4] = g_ADCBuffer[5];
 800d01e:	8962      	ldrh	r2, [r4, #10]
 800d020:	811a      	strh	r2, [r3, #8]
 800d022:	e783      	b.n	800cf2c <callback_SENSOR+0x64>
		ADstop = 0;
 800d024:	2300      	movs	r3, #0
 800d026:	702b      	strb	r3, [r5, #0]
 800d028:	4b36      	ldr	r3, [pc, #216]	; (800d104 <callback_SENSOR+0x23c>)
 800d02a:	f1a3 024c 	sub.w	r2, r3, #76	; 0x4c
 800d02e:	4611      	mov	r1, r2
			SEN[0][j] = SEN[0][j - 1];
 800d030:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 800d034:	6058      	str	r0, [r3, #4]
			SEN[1][j] = SEN[1][j - 1];
 800d036:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800d038:	6558      	str	r0, [r3, #84]	; 0x54
			SEN[2][j] = SEN[2][j - 1];
 800d03a:	f8d3 00a0 	ldr.w	r0, [r3, #160]	; 0xa0
 800d03e:	f8c3 00a4 	str.w	r0, [r3, #164]	; 0xa4
			SEN[3][j] = SEN[3][j - 1];
 800d042:	f8d3 00f0 	ldr.w	r0, [r3, #240]	; 0xf0
 800d046:	f8c3 00f4 	str.w	r0, [r3, #244]	; 0xf4
		for (j = 19; j >= 1; j--) {
 800d04a:	429a      	cmp	r2, r3
			SEN[4][j] = SEN[4][j - 1];
 800d04c:	f8d3 0140 	ldr.w	r0, [r3, #320]	; 0x140
 800d050:	f8c3 0144 	str.w	r0, [r3, #324]	; 0x144
		for (j = 19; j >= 1; j--) {
 800d054:	d1ec      	bne.n	800d030 <callback_SENSOR+0x168>
		SEN[0][0] = SEN_on[0] - SEN_off[0];
 800d056:	4c24      	ldr	r4, [pc, #144]	; (800d0e8 <callback_SENSOR+0x220>)
 800d058:	4829      	ldr	r0, [pc, #164]	; (800d100 <callback_SENSOR+0x238>)
 800d05a:	8822      	ldrh	r2, [r4, #0]
 800d05c:	8805      	ldrh	r5, [r0, #0]
			SEND[j]=SEN[j][0]-SEN[j][11];
 800d05e:	4e2a      	ldr	r6, [pc, #168]	; (800d108 <callback_SENSOR+0x240>)
		SEN[0][0] = SEN_on[0] - SEN_off[0];
 800d060:	1b52      	subs	r2, r2, r5
 800d062:	600a      	str	r2, [r1, #0]
		SEN[1][0] = SEN_on[1] - SEN_off[1];
 800d064:	8845      	ldrh	r5, [r0, #2]
 800d066:	8862      	ldrh	r2, [r4, #2]
 800d068:	1b52      	subs	r2, r2, r5
 800d06a:	650a      	str	r2, [r1, #80]	; 0x50
		SEN[2][0] = SEN_on[2] - SEN_off[2];
 800d06c:	8885      	ldrh	r5, [r0, #4]
 800d06e:	88a2      	ldrh	r2, [r4, #4]
 800d070:	1b52      	subs	r2, r2, r5
 800d072:	f8c1 20a0 	str.w	r2, [r1, #160]	; 0xa0
		SEN[3][0] = SEN_on[3] - SEN_off[3];
 800d076:	88c5      	ldrh	r5, [r0, #6]
 800d078:	88e2      	ldrh	r2, [r4, #6]
		SEN[4][0] = SEN_on[4] - SEN_off[4];
 800d07a:	8900      	ldrh	r0, [r0, #8]
		SEN[3][0] = SEN_on[3] - SEN_off[3];
 800d07c:	1b52      	subs	r2, r2, r5
 800d07e:	f8c1 20f0 	str.w	r2, [r1, #240]	; 0xf0
		SEN[4][0] = SEN_on[4] - SEN_off[4];
 800d082:	8922      	ldrh	r2, [r4, #8]
			SENAve[j] = (SEN[j][0] + SEN[j][1] + SEN[j][2]) / 3;
 800d084:	4c21      	ldr	r4, [pc, #132]	; (800d10c <callback_SENSOR+0x244>)
		SEN[4][0] = SEN_on[4] - SEN_off[4];
 800d086:	1a12      	subs	r2, r2, r0
 800d088:	f8c1 2140 	str.w	r2, [r1, #320]	; 0x140
			SENAve[j] = (SEN[j][0] + SEN[j][1] + SEN[j][2]) / 3;
 800d08c:	2503      	movs	r5, #3
		for (j = 0; j <= 4; j++) {
 800d08e:	2100      	movs	r1, #0
			SEND[j]=SEN[j][0]-SEN[j][11];
 800d090:	681a      	ldr	r2, [r3, #0]
 800d092:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800d094:	1a10      	subs	r0, r2, r0
 800d096:	f846 0021 	str.w	r0, [r6, r1, lsl #2]
			SENAve[j] = (SEN[j][0] + SEN[j][1] + SEN[j][2]) / 3;
 800d09a:	6858      	ldr	r0, [r3, #4]
 800d09c:	4402      	add	r2, r0
 800d09e:	6898      	ldr	r0, [r3, #8]
 800d0a0:	4402      	add	r2, r0
 800d0a2:	fb92 f2f5 	sdiv	r2, r2, r5
 800d0a6:	f844 2021 	str.w	r2, [r4, r1, lsl #2]
		for (j = 0; j <= 4; j++) {
 800d0aa:	3101      	adds	r1, #1
 800d0ac:	2905      	cmp	r1, #5
 800d0ae:	f103 0350 	add.w	r3, r3, #80	; 0x50
 800d0b2:	d1ed      	bne.n	800d090 <callback_SENSOR+0x1c8>
}
 800d0b4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		record_in_sen();
 800d0b8:	f008 b86e 	b.w	8015198 <record_in_sen>
 800d0bc:	f3af 8000 	nop.w
 800d0c0:	66666666 	.word	0x66666666
 800d0c4:	400a6666 	.word	0x400a6666
 800d0c8:	00000000 	.word	0x00000000
 800d0cc:	40affe00 	.word	0x40affe00
 800d0d0:	00000000 	.word	0x00000000
 800d0d4:	4062c000 	.word	0x4062c000
 800d0d8:	2000bc68 	.word	0x2000bc68
 800d0dc:	20018278 	.word	0x20018278
 800d0e0:	20018140 	.word	0x20018140
 800d0e4:	40020800 	.word	0x40020800
 800d0e8:	20013420 	.word	0x20013420
 800d0ec:	40020000 	.word	0x40020000
 800d0f0:	40020400 	.word	0x40020400
 800d0f4:	2000bc62 	.word	0x2000bc62
 800d0f8:	40490000 	.word	0x40490000
 800d0fc:	2001811c 	.word	0x2001811c
 800d100:	2000b5ec 	.word	0x2000b5ec
 800d104:	20003adc 	.word	0x20003adc
 800d108:	20018120 	.word	0x20018120
 800d10c:	2000bc44 	.word	0x2000bc44

0800d110 <sensor_line>:


void sensor_line(void){
 800d110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d114:	b0d1      	sub	sp, #324	; 0x144
 800d116:	f10d 08a8 	add.w	r8, sp, #168	; 0xa8
 800d11a:	4e41      	ldr	r6, [pc, #260]	; (800d220 <sensor_line+0x110>)
 800d11c:	f10d 0910 	add.w	r9, sp, #16
 800d120:	f50d 7aa0 	add.w	sl, sp, #320	; 0x140
 800d124:	2728      	movs	r7, #40	; 0x28
	float L_dis[19],R_dis[19];
	int L_SEN[19],R_SEN[19];
int ee;
	for(ee=0;ee<19;ee++){
 800d126:	2500      	movs	r5, #0
 800d128:	46c3      	mov	fp, r8
	while (SEN_on[2] <= 900) {
 800d12a:	4b3d      	ldr	r3, [pc, #244]	; (800d220 <sensor_line+0x110>)
 800d12c:	889b      	ldrh	r3, [r3, #4]
 800d12e:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 800d132:	d96a      	bls.n	800d20a <sensor_line+0xfa>
					HAL_Delay(1);
				}
	HAL_Delay(100);
 800d134:	2064      	movs	r0, #100	; 0x64
	while (SEN_on[2] >= 900) {
						HAL_Delay(1);
 800d136:	f7f3 f8cb 	bl	80002d0 <HAL_Delay>
	while (SEN_on[2] >= 900) {
 800d13a:	88b3      	ldrh	r3, [r6, #4]
 800d13c:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 800d140:	d267      	bcs.n	800d212 <sensor_line+0x102>
					}
	HAL_Delay(500);
	printf("SEN1=%d,SEN2=%d,SEN3=%d,SEN4=%d,SEN5=%d\n", SEN[0][0],
 800d142:	4c38      	ldr	r4, [pc, #224]	; (800d224 <sensor_line+0x114>)
	HAL_Delay(500);
 800d144:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800d148:	f7f3 f8c2 	bl	80002d0 <HAL_Delay>
	printf("SEN1=%d,SEN2=%d,SEN3=%d,SEN4=%d,SEN5=%d\n", SEN[0][0],
 800d14c:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
 800d150:	9301      	str	r3, [sp, #4]
 800d152:	f8d4 30f0 	ldr.w	r3, [r4, #240]	; 0xf0
 800d156:	9300      	str	r3, [sp, #0]
 800d158:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800d15a:	6821      	ldr	r1, [r4, #0]
 800d15c:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
 800d160:	4831      	ldr	r0, [pc, #196]	; (800d228 <sensor_line+0x118>)
 800d162:	f00d fdb7 	bl	801acd4 <iprintf>
											SEN[1][0], SEN[2][0], SEN[3][0], SEN[4][0]);
	L_dis[ee]=ee*5+40;
 800d166:	ee07 7a90 	vmov	s15, r7
 800d16a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	R_dis[18-ee]=130-ee*5;
 800d16e:	f1c7 03aa 	rsb	r3, r7, #170	; 0xaa
	L_dis[ee]=ee*5+40;
 800d172:	ece9 7a01 	vstmia	r9!, {s15}
	R_dis[18-ee]=130-ee*5;
 800d176:	ee07 3a90 	vmov	s15, r3
	L_SEN[ee]=SEN[4][0];
 800d17a:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
 800d17e:	f84b 3025 	str.w	r3, [fp, r5, lsl #2]
	R_dis[18-ee]=130-ee*5;
 800d182:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	R_SEN[18-ee]=SEN[0][0];
 800d186:	6823      	ldr	r3, [r4, #0]
	R_dis[18-ee]=130-ee*5;
 800d188:	ed68 7a01 	vstmdb	r8!, {s15}
	yellow_count(ee);
 800d18c:	b2ec      	uxtb	r4, r5
 800d18e:	4620      	mov	r0, r4
	R_SEN[18-ee]=SEN[0][0];
 800d190:	f84a 3d04 	str.w	r3, [sl, #-4]!
	for(ee=0;ee<19;ee++){
 800d194:	3501      	adds	r5, #1
	yellow_count(ee);
 800d196:	f00a ff4d 	bl	8018034 <yellow_count>
					MakeMusicScale(ee);
 800d19a:	4620      	mov	r0, r4
 800d19c:	f7fa f8a2 	bl	80072e4 <MakeMusicScale>
	for(ee=0;ee<19;ee++){
 800d1a0:	2d13      	cmp	r5, #19
 800d1a2:	f107 0705 	add.w	r7, r7, #5
 800d1a6:	d1c0      	bne.n	800d12a <sensor_line+0x1a>
	}
	while (SEN_on[0] <= 300 || SEN_on[2] <= 900 || SEN_on[4] <= 300) {
 800d1a8:	8833      	ldrh	r3, [r6, #0]
 800d1aa:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800d1ae:	d932      	bls.n	800d216 <sensor_line+0x106>
 800d1b0:	88b3      	ldrh	r3, [r6, #4]
 800d1b2:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 800d1b6:	d92e      	bls.n	800d216 <sensor_line+0x106>
 800d1b8:	8933      	ldrh	r3, [r6, #8]
 800d1ba:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800d1be:	d92a      	bls.n	800d216 <sensor_line+0x106>
						HAL_Delay(1);
					}


	printf("L_SEN,L_dis,R_SEN,R_dis\n");
 800d1c0:	481a      	ldr	r0, [pc, #104]	; (800d22c <sensor_line+0x11c>)
	for(ee=0;ee<19;ee++){
	printf("%d,%f,%d,%f\n",L_SEN[ee],L_dis[ee], R_SEN[ee], R_dis[ee]);
 800d1c2:	4d1b      	ldr	r5, [pc, #108]	; (800d230 <sensor_line+0x120>)
	printf("L_SEN,L_dis,R_SEN,R_dis\n");
 800d1c4:	f00d fdfa 	bl	801adbc <puts>
 800d1c8:	2400      	movs	r4, #0
	printf("%d,%f,%d,%f\n",L_SEN[ee],L_dis[ee], R_SEN[ee], R_dis[ee]);
 800d1ca:	f10d 08f4 	add.w	r8, sp, #244	; 0xf4
 800d1ce:	ab04      	add	r3, sp, #16
 800d1d0:	4423      	add	r3, r4
 800d1d2:	6818      	ldr	r0, [r3, #0]
 800d1d4:	f00b f968 	bl	80184a8 <__aeabi_f2d>
 800d1d8:	ab17      	add	r3, sp, #92	; 0x5c
 800d1da:	4423      	add	r3, r4
 800d1dc:	4606      	mov	r6, r0
 800d1de:	6818      	ldr	r0, [r3, #0]
 800d1e0:	460f      	mov	r7, r1
 800d1e2:	f00b f961 	bl	80184a8 <__aeabi_f2d>
 800d1e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d1ea:	f854 3008 	ldr.w	r3, [r4, r8]
 800d1ee:	9300      	str	r3, [sp, #0]
 800d1f0:	f85b 1004 	ldr.w	r1, [fp, r4]
 800d1f4:	4632      	mov	r2, r6
 800d1f6:	463b      	mov	r3, r7
 800d1f8:	4628      	mov	r0, r5
 800d1fa:	3404      	adds	r4, #4
 800d1fc:	f00d fd6a 	bl	801acd4 <iprintf>
	for(ee=0;ee<19;ee++){
 800d200:	2c4c      	cmp	r4, #76	; 0x4c
 800d202:	d1e4      	bne.n	800d1ce <sensor_line+0xbe>
	}
}
 800d204:	b051      	add	sp, #324	; 0x144
 800d206:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					HAL_Delay(1);
 800d20a:	2001      	movs	r0, #1
 800d20c:	f7f3 f860 	bl	80002d0 <HAL_Delay>
 800d210:	e78b      	b.n	800d12a <sensor_line+0x1a>
						HAL_Delay(1);
 800d212:	2001      	movs	r0, #1
 800d214:	e78f      	b.n	800d136 <sensor_line+0x26>
						HAL_Delay(1);
 800d216:	2001      	movs	r0, #1
 800d218:	f7f3 f85a 	bl	80002d0 <HAL_Delay>
 800d21c:	e7c4      	b.n	800d1a8 <sensor_line+0x98>
 800d21e:	bf00      	nop
 800d220:	20013420 	.word	0x20013420
 800d224:	20003a90 	.word	0x20003a90
 800d228:	0801cba0 	.word	0x0801cba0
 800d22c:	0801cbc9 	.word	0x0801cbc9
 800d230:	0801cbe1 	.word	0x0801cbe1

0800d234 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800d234:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  ADC_ChannelConfTypeDef sConfig = {0};
 800d236:	2210      	movs	r2, #16
 800d238:	2100      	movs	r1, #0
 800d23a:	4668      	mov	r0, sp
 800d23c:	f00d f8d5 	bl	801a3ea <memset>

  /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 800d240:	482e      	ldr	r0, [pc, #184]	; (800d2fc <MX_ADC1_Init+0xc8>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800d242:	492f      	ldr	r1, [pc, #188]	; (800d300 <MX_ADC1_Init+0xcc>)
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.ScanConvMode = ENABLE;
  hadc1.Init.ContinuousConvMode = ENABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800d244:	4a2f      	ldr	r2, [pc, #188]	; (800d304 <MX_ADC1_Init+0xd0>)
 800d246:	6282      	str	r2, [r0, #40]	; 0x28
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800d248:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800d24c:	e880 000a 	stmia.w	r0, {r1, r3}
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800d250:	2300      	movs	r3, #0
  hadc1.Init.ScanConvMode = ENABLE;
 800d252:	2401      	movs	r4, #1
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800d254:	6083      	str	r3, [r0, #8]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800d256:	6203      	str	r3, [r0, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800d258:	62c3      	str	r3, [r0, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800d25a:	60c3      	str	r3, [r0, #12]
  hadc1.Init.NbrOfConversion = 6;
 800d25c:	2306      	movs	r3, #6
  hadc1.Init.ScanConvMode = ENABLE;
 800d25e:	6104      	str	r4, [r0, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800d260:	6184      	str	r4, [r0, #24]
  hadc1.Init.NbrOfConversion = 6;
 800d262:	61c3      	str	r3, [r0, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800d264:	6304      	str	r4, [r0, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800d266:	6144      	str	r4, [r0, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800d268:	f7f3 f8b5 	bl	80003d6 <HAL_ADC_Init>
 800d26c:	b108      	cbz	r0, 800d272 <MX_ADC1_Init+0x3e>
  {
    Error_Handler();
 800d26e:	f000 f9f9 	bl	800d664 <Error_Handler>
  }
  /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800d272:	230f      	movs	r3, #15
  sConfig.Rank = 1;
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800d274:	4669      	mov	r1, sp
 800d276:	4821      	ldr	r0, [pc, #132]	; (800d2fc <MX_ADC1_Init+0xc8>)
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800d278:	9402      	str	r4, [sp, #8]
  sConfig.Rank = 1;
 800d27a:	e88d 0018 	stmia.w	sp, {r3, r4}
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800d27e:	f7f3 fc7f 	bl	8000b80 <HAL_ADC_ConfigChannel>
 800d282:	b108      	cbz	r0, 800d288 <MX_ADC1_Init+0x54>
  {
    Error_Handler();
 800d284:	f000 f9ee 	bl	800d664 <Error_Handler>
  }
  /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_10;
  sConfig.Rank = 2;
 800d288:	230a      	movs	r3, #10
 800d28a:	f04f 0e02 	mov.w	lr, #2
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800d28e:	4669      	mov	r1, sp
 800d290:	481a      	ldr	r0, [pc, #104]	; (800d2fc <MX_ADC1_Init+0xc8>)
  sConfig.Rank = 2;
 800d292:	e88d 4008 	stmia.w	sp, {r3, lr}
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800d296:	f7f3 fc73 	bl	8000b80 <HAL_ADC_ConfigChannel>
 800d29a:	b108      	cbz	r0, 800d2a0 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 800d29c:	f000 f9e2 	bl	800d664 <Error_Handler>
  }
  /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_12;
  sConfig.Rank = 3;
 800d2a0:	230c      	movs	r3, #12
 800d2a2:	2403      	movs	r4, #3
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800d2a4:	4669      	mov	r1, sp
 800d2a6:	4815      	ldr	r0, [pc, #84]	; (800d2fc <MX_ADC1_Init+0xc8>)
  sConfig.Rank = 3;
 800d2a8:	e88d 0018 	stmia.w	sp, {r3, r4}
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800d2ac:	f7f3 fc68 	bl	8000b80 <HAL_ADC_ConfigChannel>
 800d2b0:	b108      	cbz	r0, 800d2b6 <MX_ADC1_Init+0x82>
  {
    Error_Handler();
 800d2b2:	f000 f9d7 	bl	800d664 <Error_Handler>
  }
  /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
  sConfig.Rank = 4;
 800d2b6:	2000      	movs	r0, #0
 800d2b8:	2304      	movs	r3, #4
 800d2ba:	e88d 0009 	stmia.w	sp, {r0, r3}
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800d2be:	4669      	mov	r1, sp
 800d2c0:	480e      	ldr	r0, [pc, #56]	; (800d2fc <MX_ADC1_Init+0xc8>)
 800d2c2:	f7f3 fc5d 	bl	8000b80 <HAL_ADC_ConfigChannel>
 800d2c6:	b108      	cbz	r0, 800d2cc <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 800d2c8:	f000 f9cc 	bl	800d664 <Error_Handler>
  }
  /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_2;
  sConfig.Rank = 5;
 800d2cc:	2102      	movs	r1, #2
 800d2ce:	2305      	movs	r3, #5
 800d2d0:	e88d 000a 	stmia.w	sp, {r1, r3}
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800d2d4:	4809      	ldr	r0, [pc, #36]	; (800d2fc <MX_ADC1_Init+0xc8>)
 800d2d6:	4669      	mov	r1, sp
 800d2d8:	f7f3 fc52 	bl	8000b80 <HAL_ADC_ConfigChannel>
 800d2dc:	b108      	cbz	r0, 800d2e2 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 800d2de:	f000 f9c1 	bl	800d664 <Error_Handler>
  }
  /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_14;
  sConfig.Rank = 6;
 800d2e2:	220e      	movs	r2, #14
 800d2e4:	2306      	movs	r3, #6
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800d2e6:	4669      	mov	r1, sp
 800d2e8:	4804      	ldr	r0, [pc, #16]	; (800d2fc <MX_ADC1_Init+0xc8>)
  sConfig.Rank = 6;
 800d2ea:	e88d 000c 	stmia.w	sp, {r2, r3}
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800d2ee:	f7f3 fc47 	bl	8000b80 <HAL_ADC_ConfigChannel>
 800d2f2:	b108      	cbz	r0, 800d2f8 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 800d2f4:	f000 f9b6 	bl	800d664 <Error_Handler>
  }

}
 800d2f8:	b004      	add	sp, #16
 800d2fa:	bd10      	pop	{r4, pc}
 800d2fc:	20018278 	.word	0x20018278
 800d300:	40012000 	.word	0x40012000
 800d304:	0f000001 	.word	0x0f000001

0800d308 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800d308:	b570      	push	{r4, r5, r6, lr}
 800d30a:	4606      	mov	r6, r0
 800d30c:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d30e:	2214      	movs	r2, #20
 800d310:	2100      	movs	r1, #0
 800d312:	a803      	add	r0, sp, #12
 800d314:	f00d f869 	bl	801a3ea <memset>
  if(adcHandle->Instance==ADC1)
 800d318:	6832      	ldr	r2, [r6, #0]
 800d31a:	4b2e      	ldr	r3, [pc, #184]	; (800d3d4 <HAL_ADC_MspInit+0xcc>)
 800d31c:	429a      	cmp	r2, r3
 800d31e:	d156      	bne.n	800d3ce <HAL_ADC_MspInit+0xc6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800d320:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 800d324:	2500      	movs	r5, #0
 800d326:	9500      	str	r5, [sp, #0]
 800d328:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    PC5     ------> ADC1_IN15 
    */
    GPIO_InitStruct.Pin = SENSOR1_Pin|SENSOR2_Pin|SENSOR5_Pin|BATT_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d32a:	482b      	ldr	r0, [pc, #172]	; (800d3d8 <HAL_ADC_MspInit+0xd0>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 800d32c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d330:	645a      	str	r2, [r3, #68]	; 0x44
 800d332:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d334:	f402 7280 	and.w	r2, r2, #256	; 0x100
 800d338:	9200      	str	r2, [sp, #0]
 800d33a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800d33c:	9501      	str	r5, [sp, #4]
 800d33e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d340:	f042 0204 	orr.w	r2, r2, #4
 800d344:	631a      	str	r2, [r3, #48]	; 0x30
 800d346:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d348:	f002 0204 	and.w	r2, r2, #4
 800d34c:	9201      	str	r2, [sp, #4]
 800d34e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d350:	9502      	str	r5, [sp, #8]
 800d352:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d354:	f042 0201 	orr.w	r2, r2, #1
 800d358:	631a      	str	r2, [r3, #48]	; 0x30
 800d35a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d35c:	f003 0301 	and.w	r3, r3, #1
 800d360:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800d362:	2403      	movs	r4, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d364:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800d366:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pin = SENSOR1_Pin|SENSOR2_Pin|SENSOR5_Pin|BATT_Pin;
 800d368:	2335      	movs	r3, #53	; 0x35
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d36a:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = SENSOR1_Pin|SENSOR2_Pin|SENSOR5_Pin|BATT_Pin;
 800d36c:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d36e:	f7f4 ffb1 	bl	80022d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SENSOR3_Pin|SENSOR4_Pin;
 800d372:	2305      	movs	r3, #5
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d374:	4819      	ldr	r0, [pc, #100]	; (800d3dc <HAL_ADC_MspInit+0xd4>)
    GPIO_InitStruct.Pin = SENSOR3_Pin|SENSOR4_Pin;
 800d376:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d378:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800d37a:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d37c:	9505      	str	r5, [sp, #20]

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800d37e:	4c18      	ldr	r4, [pc, #96]	; (800d3e0 <HAL_ADC_MspInit+0xd8>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d380:	f7f4 ffa8 	bl	80022d4 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream0;
 800d384:	4b17      	ldr	r3, [pc, #92]	; (800d3e4 <HAL_ADC_MspInit+0xdc>)
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800d386:	60a5      	str	r5, [r4, #8]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800d388:	e884 0028 	stmia.w	r4, {r3, r5}
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800d38c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d390:	6123      	str	r3, [r4, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800d392:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800d396:	6163      	str	r3, [r4, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800d398:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800d39c:	61a3      	str	r3, [r4, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800d39e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d3a2:	61e3      	str	r3, [r4, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800d3a4:	4620      	mov	r0, r4
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 800d3a6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800d3aa:	60e5      	str	r5, [r4, #12]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 800d3ac:	6223      	str	r3, [r4, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800d3ae:	6265      	str	r5, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800d3b0:	f7f4 f964 	bl	800167c <HAL_DMA_Init>
 800d3b4:	b108      	cbz	r0, 800d3ba <HAL_ADC_MspInit+0xb2>
    {
      Error_Handler();
 800d3b6:	f000 f955 	bl	800d664 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800d3ba:	2200      	movs	r2, #0
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800d3bc:	63b4      	str	r4, [r6, #56]	; 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800d3be:	2012      	movs	r0, #18
 800d3c0:	4611      	mov	r1, r2
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800d3c2:	63a6      	str	r6, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800d3c4:	f7f4 f806 	bl	80013d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800d3c8:	2012      	movs	r0, #18
 800d3ca:	f7f4 f837 	bl	800143c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800d3ce:	b008      	add	sp, #32
 800d3d0:	bd70      	pop	{r4, r5, r6, pc}
 800d3d2:	bf00      	nop
 800d3d4:	40012000 	.word	0x40012000
 800d3d8:	40020800 	.word	0x40020800
 800d3dc:	40020000 	.word	0x40020000
 800d3e0:	200182c0 	.word	0x200182c0
 800d3e4:	40026410 	.word	0x40026410

0800d3e8 <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{

  if(adcHandle->Instance==ADC1)
 800d3e8:	6802      	ldr	r2, [r0, #0]
 800d3ea:	4b0d      	ldr	r3, [pc, #52]	; (800d420 <HAL_ADC_MspDeInit+0x38>)
 800d3ec:	429a      	cmp	r2, r3
{
 800d3ee:	b510      	push	{r4, lr}
 800d3f0:	4604      	mov	r4, r0
  if(adcHandle->Instance==ADC1)
 800d3f2:	d114      	bne.n	800d41e <HAL_ADC_MspDeInit+0x36>
  {
  /* USER CODE BEGIN ADC1_MspDeInit 0 */

  /* USER CODE END ADC1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC1_CLK_DISABLE();
 800d3f4:	4a0b      	ldr	r2, [pc, #44]	; (800d424 <HAL_ADC_MspDeInit+0x3c>)
    PA0-WKUP     ------> ADC1_IN0
    PA2     ------> ADC1_IN2
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15 
    */
    HAL_GPIO_DeInit(GPIOC, SENSOR1_Pin|SENSOR2_Pin|SENSOR5_Pin|BATT_Pin);
 800d3f6:	480c      	ldr	r0, [pc, #48]	; (800d428 <HAL_ADC_MspDeInit+0x40>)
    __HAL_RCC_ADC1_CLK_DISABLE();
 800d3f8:	6c53      	ldr	r3, [r2, #68]	; 0x44
 800d3fa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d3fe:	6453      	str	r3, [r2, #68]	; 0x44
    HAL_GPIO_DeInit(GPIOC, SENSOR1_Pin|SENSOR2_Pin|SENSOR5_Pin|BATT_Pin);
 800d400:	2135      	movs	r1, #53	; 0x35
 800d402:	f7f5 f847 	bl	8002494 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOA, SENSOR3_Pin|SENSOR4_Pin);
 800d406:	2105      	movs	r1, #5
 800d408:	4808      	ldr	r0, [pc, #32]	; (800d42c <HAL_ADC_MspDeInit+0x44>)
 800d40a:	f7f5 f843 	bl	8002494 <HAL_GPIO_DeInit>

    /* ADC1 DMA DeInit */
    HAL_DMA_DeInit(adcHandle->DMA_Handle);
 800d40e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800d410:	f7f4 f9b2 	bl	8001778 <HAL_DMA_DeInit>

    /* ADC1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(ADC_IRQn);
 800d414:	2012      	movs	r0, #18
  /* USER CODE BEGIN ADC1_MspDeInit 1 */

  /* USER CODE END ADC1_MspDeInit 1 */
  }
} 
 800d416:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(ADC_IRQn);
 800d41a:	f7f4 b81b 	b.w	8001454 <HAL_NVIC_DisableIRQ>
 800d41e:	bd10      	pop	{r4, pc}
 800d420:	40012000 	.word	0x40012000
 800d424:	40023800 	.word	0x40023800
 800d428:	40020800 	.word	0x40020800
 800d42c:	40020000 	.word	0x40020000

0800d430 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 1 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
	callback_SENSOR();
 800d430:	f7ff bd4a 	b.w	800cec8 <callback_SENSOR>

0800d434 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 800d434:	b507      	push	{r0, r1, r2, lr}
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800d436:	4b0b      	ldr	r3, [pc, #44]	; (800d464 <MX_DMA_Init+0x30>)
 800d438:	2200      	movs	r2, #0
 800d43a:	9201      	str	r2, [sp, #4]
 800d43c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800d43e:	f441 0180 	orr.w	r1, r1, #4194304	; 0x400000
 800d442:	6319      	str	r1, [r3, #48]	; 0x30
 800d444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d446:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d44a:	9301      	str	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800d44c:	4611      	mov	r1, r2
 800d44e:	2038      	movs	r0, #56	; 0x38
  __HAL_RCC_DMA2_CLK_ENABLE();
 800d450:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800d452:	f7f3 ffbf 	bl	80013d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800d456:	2038      	movs	r0, #56	; 0x38
 800d458:	f7f3 fff0 	bl	800143c <HAL_NVIC_EnableIRQ>

}
 800d45c:	b003      	add	sp, #12
 800d45e:	f85d fb04 	ldr.w	pc, [sp], #4
 800d462:	bf00      	nop
 800d464:	40023800 	.word	0x40023800

0800d468 <eraseFlash>:

	 FLASH_TEST *flash_test;


void eraseFlash( void )
{
 800d468:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	FLASH_EraseInitTypeDef erase;
	erase.TypeErase = FLASH_TYPEERASE_SECTORS;	// select sector
	erase.Sector = FLASH_SECTOR_11;		       // set selector11
 800d46a:	220b      	movs	r2, #11
	erase.NbSectors = 1;		// set to erase one sector
	erase.VoltageRange = FLASH_VOLTAGE_RANGE_3;	// set voltage range (2.7 to 3.6V)

	uint32_t pageError = 0;
 800d46c:	a906      	add	r1, sp, #24
	erase.TypeErase = FLASH_TYPEERASE_SECTORS;	// select sector
 800d46e:	2300      	movs	r3, #0
	erase.Sector = FLASH_SECTOR_11;		       // set selector11
 800d470:	9203      	str	r2, [sp, #12]
	erase.NbSectors = 1;		// set to erase one sector
 800d472:	2201      	movs	r2, #1
 800d474:	9204      	str	r2, [sp, #16]
	uint32_t pageError = 0;
 800d476:	f841 3d18 	str.w	r3, [r1, #-24]!
	erase.VoltageRange = FLASH_VOLTAGE_RANGE_3;	// set voltage range (2.7 to 3.6V)
 800d47a:	2202      	movs	r2, #2

	HAL_FLASHEx_Erase(&erase, &pageError);	// erase sector
 800d47c:	a801      	add	r0, sp, #4
	erase.TypeErase = FLASH_TYPEERASE_SECTORS;	// select sector
 800d47e:	9301      	str	r3, [sp, #4]
	erase.VoltageRange = FLASH_VOLTAGE_RANGE_3;	// set voltage range (2.7 to 3.6V)
 800d480:	9205      	str	r2, [sp, #20]
	HAL_FLASHEx_Erase(&erase, &pageError);	// erase sector
 800d482:	f7f4 fed9 	bl	8002238 <HAL_FLASHEx_Erase>
}
 800d486:	b007      	add	sp, #28
 800d488:	f85d fb04 	ldr.w	pc, [sp], #4

0800d48c <writeFlash>:
 * @param uint32_t address sector11 start address
 * @param uint8_t * data write data
 * @param uint32_t size write data size
*/
void writeFlash(uint32_t address, uint16_t *data, uint32_t size,uint8_t erasemode)
{
 800d48c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d48e:	461e      	mov	r6, r3
 800d490:	4605      	mov	r5, r0
 800d492:	460c      	mov	r4, r1
 800d494:	4617      	mov	r7, r2
	HAL_FLASH_Unlock();		// unlock flash
 800d496:	f7f4 fcff 	bl	8001e98 <HAL_FLASH_Unlock>
	if(erasemode==1){
 800d49a:	2e01      	cmp	r6, #1
 800d49c:	d101      	bne.n	800d4a2 <writeFlash+0x16>
	eraseFlash();
 800d49e:	f7ff ffe3 	bl	800d468 <eraseFlash>
 800d4a2:	1b2e      	subs	r6, r5, r4
	}			// erease sector11

  for ( uint32_t add = address; add < (address + size); add+=2 ){
 800d4a4:	443d      	add	r5, r7
 800d4a6:	19a1      	adds	r1, r4, r6
 800d4a8:	428d      	cmp	r5, r1
 800d4aa:	d803      	bhi.n	800d4b4 <writeFlash+0x28>
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, add, *data); // write byte
    data++;  // add data pointer
	}

	HAL_FLASH_Lock();		// lock flash
}
 800d4ac:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	HAL_FLASH_Lock();		// lock flash
 800d4b0:	f7f4 bd04 	b.w	8001ebc <HAL_FLASH_Lock>
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, add, *data); // write byte
 800d4b4:	f834 2b02 	ldrh.w	r2, [r4], #2
 800d4b8:	2300      	movs	r3, #0
 800d4ba:	2001      	movs	r0, #1
 800d4bc:	f7f4 fd54 	bl	8001f68 <HAL_FLASH_Program>
 800d4c0:	e7f1      	b.n	800d4a6 <writeFlash+0x1a>

0800d4c2 <loadFlash>:
void loadFlash(uint32_t address, uint16_t *data, uint32_t size )
{
	//memcpy(data, (uint8_t*)address, size); // copy data
	uint32_t add;
	uint16_t* p;
	for(add=address;add<(address+size);add+=2){
 800d4c2:	4402      	add	r2, r0
 800d4c4:	4282      	cmp	r2, r0
 800d4c6:	d800      	bhi.n	800d4ca <loadFlash+0x8>
	}




}
 800d4c8:	4770      	bx	lr
		*data=*p;
 800d4ca:	f830 3b02 	ldrh.w	r3, [r0], #2
 800d4ce:	f821 3b02 	strh.w	r3, [r1], #2
 800d4d2:	e7f7      	b.n	800d4c4 <loadFlash+0x2>

0800d4d4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800d4d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d4d8:	2214      	movs	r2, #20
{
 800d4da:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d4dc:	eb0d 0002 	add.w	r0, sp, r2
 800d4e0:	2100      	movs	r1, #0
 800d4e2:	f00c ff82 	bl	801a3ea <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800d4e6:	2400      	movs	r4, #0
 800d4e8:	4b34      	ldr	r3, [pc, #208]	; (800d5bc <MX_GPIO_Init+0xe8>)
 800d4ea:	9401      	str	r4, [sp, #4]
 800d4ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED3_Pin|LED2_Pin|LED1_Pin|SENSOR_LED1_Pin 
 800d4ee:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 800d5c8 <MX_GPIO_Init+0xf4>
                          |SENSOR_LED2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SENSOR_LED3_Pin|SENSOR_LED4_Pin|CS1_Pin|R_MOTOR_IN2_Pin 
 800d4f2:	4f33      	ldr	r7, [pc, #204]	; (800d5c0 <MX_GPIO_Init+0xec>)
                          |R_MOTOR_IN1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SENSOR_LED5_Pin|D_LED1_Pin|D_LED2_Pin|STBY_Pin 
 800d4f4:	4d33      	ldr	r5, [pc, #204]	; (800d5c4 <MX_GPIO_Init+0xf0>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800d4f6:	f042 0204 	orr.w	r2, r2, #4
 800d4fa:	631a      	str	r2, [r3, #48]	; 0x30
 800d4fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d4fe:	f002 0204 	and.w	r2, r2, #4
 800d502:	9201      	str	r2, [sp, #4]
 800d504:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800d506:	9402      	str	r4, [sp, #8]
 800d508:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d50a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d50e:	631a      	str	r2, [r3, #48]	; 0x30
 800d510:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d512:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800d516:	9202      	str	r2, [sp, #8]
 800d518:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800d51a:	9403      	str	r4, [sp, #12]
 800d51c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d51e:	f042 0201 	orr.w	r2, r2, #1
 800d522:	631a      	str	r2, [r3, #48]	; 0x30
 800d524:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d526:	f002 0201 	and.w	r2, r2, #1
 800d52a:	9203      	str	r2, [sp, #12]
 800d52c:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800d52e:	9404      	str	r4, [sp, #16]
 800d530:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d532:	f042 0202 	orr.w	r2, r2, #2
 800d536:	631a      	str	r2, [r3, #48]	; 0x30
 800d538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d53a:	f003 0302 	and.w	r3, r3, #2
 800d53e:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, LED3_Pin|LED2_Pin|LED1_Pin|SENSOR_LED1_Pin 
 800d540:	4622      	mov	r2, r4
 800d542:	4640      	mov	r0, r8
 800d544:	f24e 010a 	movw	r1, #57354	; 0xe00a
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800d548:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, LED3_Pin|LED2_Pin|LED1_Pin|SENSOR_LED1_Pin 
 800d54a:	f7f5 f841 	bl	80025d0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, SENSOR_LED3_Pin|SENSOR_LED4_Pin|CS1_Pin|R_MOTOR_IN2_Pin 
 800d54e:	4622      	mov	r2, r4
 800d550:	4638      	mov	r0, r7
 800d552:	f640 411a 	movw	r1, #3098	; 0xc1a
 800d556:	f7f5 f83b 	bl	80025d0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, SENSOR_LED5_Pin|D_LED1_Pin|D_LED2_Pin|STBY_Pin 
 800d55a:	4622      	mov	r2, r4
 800d55c:	4628      	mov	r0, r5
 800d55e:	f24e 21f7 	movw	r1, #58103	; 0xe2f7
 800d562:	f7f5 f835 	bl	80025d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin 
                           PCPin */
  GPIO_InitStruct.Pin = LED3_Pin|LED2_Pin|LED1_Pin|SENSOR_LED1_Pin 
                          |SENSOR_LED2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d566:	2601      	movs	r6, #1
  GPIO_InitStruct.Pin = LED3_Pin|LED2_Pin|LED1_Pin|SENSOR_LED1_Pin 
 800d568:	f24e 030a 	movw	r3, #57354	; 0xe00a
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d56c:	a905      	add	r1, sp, #20
 800d56e:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = LED3_Pin|LED2_Pin|LED1_Pin|SENSOR_LED1_Pin 
 800d570:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d572:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d574:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d576:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d578:	f7f4 feac 	bl	80022d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin */
  GPIO_InitStruct.Pin = SENSOR_LED3_Pin|SENSOR_LED4_Pin|CS1_Pin|R_MOTOR_IN2_Pin 
 800d57c:	f640 431a 	movw	r3, #3098	; 0xc1a
                          |R_MOTOR_IN1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d580:	a905      	add	r1, sp, #20
 800d582:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = SENSOR_LED3_Pin|SENSOR_LED4_Pin|CS1_Pin|R_MOTOR_IN2_Pin 
 800d584:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d586:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d588:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d58a:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d58c:	f7f4 fea2 	bl	80022d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin 
                           PBPin PBPin PBPin PBPin 
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = SENSOR_LED5_Pin|D_LED1_Pin|D_LED2_Pin|STBY_Pin 
 800d590:	f24e 23f7 	movw	r3, #58103	; 0xe2f7
                          |L_MOTOR_IN2_Pin|L_MOTOR_IN1_Pin|LED8_Pin|LED7_Pin 
                          |LED6_Pin|LED5_Pin|LED4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d594:	a905      	add	r1, sp, #20
 800d596:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = SENSOR_LED5_Pin|D_LED1_Pin|D_LED2_Pin|STBY_Pin 
 800d598:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d59a:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d59c:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d59e:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d5a0:	f7f4 fe98 	bl	80022d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SWITCH_Pin;
 800d5a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(SWITCH_GPIO_Port, &GPIO_InitStruct);
 800d5a8:	a905      	add	r1, sp, #20
 800d5aa:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = SWITCH_Pin;
 800d5ac:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d5ae:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d5b0:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(SWITCH_GPIO_Port, &GPIO_InitStruct);
 800d5b2:	f7f4 fe8f 	bl	80022d4 <HAL_GPIO_Init>

}
 800d5b6:	b00a      	add	sp, #40	; 0x28
 800d5b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d5bc:	40023800 	.word	0x40023800
 800d5c0:	40020000 	.word	0x40020000
 800d5c4:	40020400 	.word	0x40020400
 800d5c8:	40020800 	.word	0x40020800

0800d5cc <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800d5cc:	b570      	push	{r4, r5, r6, lr}
 800d5ce:	b094      	sub	sp, #80	; 0x50
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800d5d0:	2230      	movs	r2, #48	; 0x30
 800d5d2:	2100      	movs	r1, #0
 800d5d4:	a808      	add	r0, sp, #32
 800d5d6:	f00c ff08 	bl	801a3ea <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800d5da:	2100      	movs	r1, #0
 800d5dc:	2214      	movs	r2, #20
 800d5de:	a803      	add	r0, sp, #12
 800d5e0:	f00c ff03 	bl	801a3ea <memset>

	/**Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE()
 800d5e4:	2400      	movs	r4, #0
 800d5e6:	4b1d      	ldr	r3, [pc, #116]	; (800d65c <SystemClock_Config+0x90>)
 800d5e8:	9401      	str	r4, [sp, #4]
 800d5ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800d5ec:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800d5f0:	641a      	str	r2, [r3, #64]	; 0x40
 800d5f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d5f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d5f8:	9301      	str	r3, [sp, #4]
 800d5fa:	9b01      	ldr	r3, [sp, #4]
	;
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800d5fc:	4b18      	ldr	r3, [pc, #96]	; (800d660 <SystemClock_Config+0x94>)
 800d5fe:	9402      	str	r4, [sp, #8]
 800d600:	681a      	ldr	r2, [r3, #0]
 800d602:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800d606:	601a      	str	r2, [r3, #0]
 800d608:	681b      	ldr	r3, [r3, #0]
 800d60a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d60e:	9302      	str	r3, [sp, #8]
 800d610:	9b02      	ldr	r3, [sp, #8]
	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800d612:	2301      	movs	r3, #1
 800d614:	9308      	str	r3, [sp, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800d616:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800d61a:	9309      	str	r3, [sp, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800d61c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800d620:	930f      	str	r3, [sp, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 5;
	RCC_OscInitStruct.PLL.PLLN = 168;
 800d622:	23a8      	movs	r3, #168	; 0xa8
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800d624:	2502      	movs	r5, #2
	RCC_OscInitStruct.PLL.PLLM = 5;
 800d626:	2605      	movs	r6, #5
	RCC_OscInitStruct.PLL.PLLN = 168;
 800d628:	9311      	str	r3, [sp, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
	RCC_OscInitStruct.PLL.PLLQ = 4;
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800d62a:	a808      	add	r0, sp, #32
	RCC_OscInitStruct.PLL.PLLQ = 4;
 800d62c:	2304      	movs	r3, #4
 800d62e:	9313      	str	r3, [sp, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800d630:	950e      	str	r5, [sp, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLM = 5;
 800d632:	9610      	str	r6, [sp, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800d634:	9512      	str	r5, [sp, #72]	; 0x48
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800d636:	f7f4 fff7 	bl	8002628 <HAL_RCC_OscConfig>
		Error_Handler();
	}
	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800d63a:	230f      	movs	r3, #15
 800d63c:	9303      	str	r3, [sp, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800d63e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800d642:	9306      	str	r3, [sp, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 800d644:	4631      	mov	r1, r6
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800d646:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 800d64a:	a803      	add	r0, sp, #12
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800d64c:	9504      	str	r5, [sp, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800d64e:	9405      	str	r4, [sp, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800d650:	9307      	str	r3, [sp, #28]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 800d652:	f7f5 f9ef 	bl	8002a34 <HAL_RCC_ClockConfig>
		Error_Handler();
	}
}
 800d656:	b014      	add	sp, #80	; 0x50
 800d658:	bd70      	pop	{r4, r5, r6, pc}
 800d65a:	bf00      	nop
 800d65c:	40023800 	.word	0x40023800
 800d660:	40007000 	.word	0x40007000

0800d664 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 800d664:	4770      	bx	lr
 800d666:	bf00      	nop

0800d668 <maze_clean>:
//int q = 0;
//char last_slant;
//char slant_break;
//g@***********************************************
void maze_clean(void) {
	x = 0;
 800d668:	4a11      	ldr	r2, [pc, #68]	; (800d6b0 <maze_clean+0x48>)
 800d66a:	2300      	movs	r3, #0
void maze_clean(void) {
 800d66c:	b570      	push	{r4, r5, r6, lr}
	x = 0;
 800d66e:	6013      	str	r3, [r2, #0]
	y = 0;
 800d670:	4a10      	ldr	r2, [pc, #64]	; (800d6b4 <maze_clean+0x4c>)
	direction = 1;
	t = 0;
	while (t <= 14) {
		row[t] = record.row[t];
 800d672:	4e11      	ldr	r6, [pc, #68]	; (800d6b8 <maze_clean+0x50>)
	y = 0;
 800d674:	6013      	str	r3, [r2, #0]
	direction = 1;
 800d676:	4a11      	ldr	r2, [pc, #68]	; (800d6bc <maze_clean+0x54>)
		column[t] = record.column[t];
 800d678:	4d11      	ldr	r5, [pc, #68]	; (800d6c0 <maze_clean+0x58>)
		row_look[t] = record.row_look[t];
 800d67a:	4c12      	ldr	r4, [pc, #72]	; (800d6c4 <maze_clean+0x5c>)
	direction = 1;
 800d67c:	2101      	movs	r1, #1
 800d67e:	6011      	str	r1, [r2, #0]
 800d680:	4a11      	ldr	r2, [pc, #68]	; (800d6c8 <maze_clean+0x60>)
		column_look[t] = record.column_look[t];
 800d682:	4912      	ldr	r1, [pc, #72]	; (800d6cc <maze_clean+0x64>)
		row[t] = record.row[t];
 800d684:	f832 0f02 	ldrh.w	r0, [r2, #2]!
 800d688:	f826 0013 	strh.w	r0, [r6, r3, lsl #1]
		column[t] = record.column[t];
 800d68c:	8bd0      	ldrh	r0, [r2, #30]
 800d68e:	f825 0013 	strh.w	r0, [r5, r3, lsl #1]
		row_look[t] = record.row_look[t];
 800d692:	8f90      	ldrh	r0, [r2, #60]	; 0x3c
 800d694:	f824 0013 	strh.w	r0, [r4, r3, lsl #1]
		column_look[t] = record.column_look[t];
 800d698:	f8b2 005a 	ldrh.w	r0, [r2, #90]	; 0x5a
 800d69c:	f821 0013 	strh.w	r0, [r1, r3, lsl #1]
		t++;
 800d6a0:	3301      	adds	r3, #1
	while (t <= 14) {
 800d6a2:	2b0f      	cmp	r3, #15
 800d6a4:	d1ee      	bne.n	800d684 <maze_clean+0x1c>
	}
	t = 0;
 800d6a6:	4b0a      	ldr	r3, [pc, #40]	; (800d6d0 <maze_clean+0x68>)
 800d6a8:	2200      	movs	r2, #0
 800d6aa:	601a      	str	r2, [r3, #0]
 800d6ac:	bd70      	pop	{r4, r5, r6, pc}
 800d6ae:	bf00      	nop
 800d6b0:	2000b498 	.word	0x2000b498
 800d6b4:	200168e4 	.word	0x200168e4
 800d6b8:	20018254 	.word	0x20018254
 800d6bc:	200133b0 	.word	0x200133b0
 800d6c0:	2000bc6a 	.word	0x2000bc6a
 800d6c4:	200132e8 	.word	0x200132e8
 800d6c8:	200181aa 	.word	0x200181aa
 800d6cc:	2001822c 	.word	0x2001822c
 800d6d0:	20000204 	.word	0x20000204

0800d6d4 <record_in>:

}
void record_in(void) {
 800d6d4:	b570      	push	{r4, r5, r6, lr}
 800d6d6:	4a1e      	ldr	r2, [pc, #120]	; (800d750 <record_in+0x7c>)
	t = 0;
	while (t <= 14) {
		record.row[t] = row[t];
 800d6d8:	4c1e      	ldr	r4, [pc, #120]	; (800d754 <record_in+0x80>)
		record.column[t] = column[t];
 800d6da:	481f      	ldr	r0, [pc, #124]	; (800d758 <record_in+0x84>)
	t = 0;
 800d6dc:	2300      	movs	r3, #0
		record.row[t] = row[t];
 800d6de:	f834 1013 	ldrh.w	r1, [r4, r3, lsl #1]
 800d6e2:	f822 1f02 	strh.w	r1, [r2, #2]!
		record.column[t] = column[t];
 800d6e6:	f830 1013 	ldrh.w	r1, [r0, r3, lsl #1]
 800d6ea:	83d1      	strh	r1, [r2, #30]
		t++;
 800d6ec:	3301      	adds	r3, #1
	while (t <= 14) {
 800d6ee:	2b0f      	cmp	r3, #15
 800d6f0:	d1f5      	bne.n	800d6de <record_in+0xa>
 800d6f2:	4a1a      	ldr	r2, [pc, #104]	; (800d75c <record_in+0x88>)
	}
	t = 0;
	while (t <= 14) {
		record.row_look[t] = row_look[t];
 800d6f4:	4c1a      	ldr	r4, [pc, #104]	; (800d760 <record_in+0x8c>)
		record.column_look[t] = column_look[t];
 800d6f6:	481b      	ldr	r0, [pc, #108]	; (800d764 <record_in+0x90>)
	t = 0;
 800d6f8:	2300      	movs	r3, #0
		record.row_look[t] = row_look[t];
 800d6fa:	f834 1013 	ldrh.w	r1, [r4, r3, lsl #1]
 800d6fe:	f822 1f02 	strh.w	r1, [r2, #2]!
		record.column_look[t] = column_look[t];
 800d702:	f830 1013 	ldrh.w	r1, [r0, r3, lsl #1]
 800d706:	83d1      	strh	r1, [r2, #30]
		t++;
 800d708:	3301      	adds	r3, #1
	while (t <= 14) {
 800d70a:	2b0f      	cmp	r3, #15
 800d70c:	d1f5      	bne.n	800d6fa <record_in+0x26>
	}
	t = 0;
 800d70e:	4b16      	ldr	r3, [pc, #88]	; (800d768 <record_in+0x94>)
	writeFlash(start_address, (uint16_t*) record.row, sizeof(record.row), ON);
 800d710:	4916      	ldr	r1, [pc, #88]	; (800d76c <record_in+0x98>)
	t = 0;
 800d712:	2500      	movs	r5, #0
 800d714:	601d      	str	r5, [r3, #0]
	writeFlash(start_address, (uint16_t*) record.row, sizeof(record.row), ON);
 800d716:	4b16      	ldr	r3, [pc, #88]	; (800d770 <record_in+0x9c>)
 800d718:	681c      	ldr	r4, [r3, #0]
 800d71a:	221e      	movs	r2, #30
 800d71c:	4620      	mov	r0, r4
 800d71e:	2301      	movs	r3, #1
 800d720:	f7ff feb4 	bl	800d48c <writeFlash>
	writeFlash(start_address + sizeof(record.row), (uint16_t*) record.column,
 800d724:	221e      	movs	r2, #30
 800d726:	18a0      	adds	r0, r4, r2
 800d728:	462b      	mov	r3, r5
 800d72a:	4912      	ldr	r1, [pc, #72]	; (800d774 <record_in+0xa0>)
 800d72c:	f7ff feae 	bl	800d48c <writeFlash>
			sizeof(record.column), OFF);
	writeFlash(start_address + 2 * sizeof(record.row),
 800d730:	462b      	mov	r3, r5
 800d732:	f104 003c 	add.w	r0, r4, #60	; 0x3c
 800d736:	221e      	movs	r2, #30
 800d738:	490f      	ldr	r1, [pc, #60]	; (800d778 <record_in+0xa4>)
 800d73a:	f7ff fea7 	bl	800d48c <writeFlash>
			(uint16_t*) record.row_look, sizeof(record.row_look),
			OFF);
	writeFlash(start_address + 3 * sizeof(record.row),
 800d73e:	462b      	mov	r3, r5
 800d740:	f104 005a 	add.w	r0, r4, #90	; 0x5a
 800d744:	221e      	movs	r2, #30
 800d746:	490d      	ldr	r1, [pc, #52]	; (800d77c <record_in+0xa8>)
			(uint16_t*) record.column_look, sizeof(record.column_look),
			OFF);
}
 800d748:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	writeFlash(start_address + 3 * sizeof(record.row),
 800d74c:	f7ff be9e 	b.w	800d48c <writeFlash>
 800d750:	200181aa 	.word	0x200181aa
 800d754:	20018254 	.word	0x20018254
 800d758:	2000bc6a 	.word	0x2000bc6a
 800d75c:	200181e6 	.word	0x200181e6
 800d760:	200132e8 	.word	0x200132e8
 800d764:	2001822c 	.word	0x2001822c
 800d768:	20000204 	.word	0x20000204
 800d76c:	200181ac 	.word	0x200181ac
 800d770:	0801cb64 	.word	0x0801cb64
 800d774:	200181ca 	.word	0x200181ca
 800d778:	200181e8 	.word	0x200181e8
 800d77c:	20018206 	.word	0x20018206

0800d780 <record_out>:
void record_out(void) {
	loadFlash(start_address, (uint16_t*) record.row, sizeof(record.row));
 800d780:	4b1c      	ldr	r3, [pc, #112]	; (800d7f4 <record_out+0x74>)
 800d782:	491d      	ldr	r1, [pc, #116]	; (800d7f8 <record_out+0x78>)
void record_out(void) {
 800d784:	b510      	push	{r4, lr}
	loadFlash(start_address, (uint16_t*) record.row, sizeof(record.row));
 800d786:	681c      	ldr	r4, [r3, #0]
 800d788:	221e      	movs	r2, #30
 800d78a:	4620      	mov	r0, r4
 800d78c:	f7ff fe99 	bl	800d4c2 <loadFlash>
	loadFlash(start_address + sizeof(record.row), (uint16_t*) record.column,
 800d790:	221e      	movs	r2, #30
 800d792:	18a0      	adds	r0, r4, r2
 800d794:	4919      	ldr	r1, [pc, #100]	; (800d7fc <record_out+0x7c>)
 800d796:	f7ff fe94 	bl	800d4c2 <loadFlash>
			sizeof(record.column));
	loadFlash(start_address + 2 * sizeof(record.row),
 800d79a:	f104 003c 	add.w	r0, r4, #60	; 0x3c
 800d79e:	221e      	movs	r2, #30
 800d7a0:	4917      	ldr	r1, [pc, #92]	; (800d800 <record_out+0x80>)
 800d7a2:	f7ff fe8e 	bl	800d4c2 <loadFlash>
			(uint16_t*) record.row_look, sizeof(record.row_look));
	loadFlash(start_address + 3 * sizeof(record.row),
 800d7a6:	221e      	movs	r2, #30
 800d7a8:	4916      	ldr	r1, [pc, #88]	; (800d804 <record_out+0x84>)
 800d7aa:	f104 005a 	add.w	r0, r4, #90	; 0x5a
 800d7ae:	f7ff fe88 	bl	800d4c2 <loadFlash>
			(uint16_t*) record.column_look, sizeof(record.column_look));

	t = 0;
	while (t <= 14) {
		row[t] = record.row[t];
 800d7b2:	4c15      	ldr	r4, [pc, #84]	; (800d808 <record_out+0x88>)
 800d7b4:	4a15      	ldr	r2, [pc, #84]	; (800d80c <record_out+0x8c>)
		column[t] = record.column[t];
 800d7b6:	4916      	ldr	r1, [pc, #88]	; (800d810 <record_out+0x90>)
	t = 0;
 800d7b8:	2300      	movs	r3, #0
		row[t] = record.row[t];
 800d7ba:	f832 0f02 	ldrh.w	r0, [r2, #2]!
 800d7be:	f824 0013 	strh.w	r0, [r4, r3, lsl #1]
		column[t] = record.column[t];
 800d7c2:	8bd0      	ldrh	r0, [r2, #30]
 800d7c4:	f821 0013 	strh.w	r0, [r1, r3, lsl #1]
		t++;
 800d7c8:	3301      	adds	r3, #1
	while (t <= 14) {
 800d7ca:	2b0f      	cmp	r3, #15
 800d7cc:	d1f5      	bne.n	800d7ba <record_out+0x3a>
 800d7ce:	4a11      	ldr	r2, [pc, #68]	; (800d814 <record_out+0x94>)
	}
	t = 0;
	while (t <= 14) {
		row_look[t] = record.row_look[t];
 800d7d0:	4c11      	ldr	r4, [pc, #68]	; (800d818 <record_out+0x98>)
		column_look[t] = record.column_look[t];
 800d7d2:	4912      	ldr	r1, [pc, #72]	; (800d81c <record_out+0x9c>)
	t = 0;
 800d7d4:	2300      	movs	r3, #0
		row_look[t] = record.row_look[t];
 800d7d6:	f832 0f02 	ldrh.w	r0, [r2, #2]!
 800d7da:	f824 0013 	strh.w	r0, [r4, r3, lsl #1]
		column_look[t] = record.column_look[t];
 800d7de:	8bd0      	ldrh	r0, [r2, #30]
 800d7e0:	f821 0013 	strh.w	r0, [r1, r3, lsl #1]
		t++;
 800d7e4:	3301      	adds	r3, #1
	while (t <= 14) {
 800d7e6:	2b0f      	cmp	r3, #15
 800d7e8:	d1f5      	bne.n	800d7d6 <record_out+0x56>
	}

	t = 0;
 800d7ea:	4b0d      	ldr	r3, [pc, #52]	; (800d820 <record_out+0xa0>)
 800d7ec:	2200      	movs	r2, #0
 800d7ee:	601a      	str	r2, [r3, #0]
 800d7f0:	bd10      	pop	{r4, pc}
 800d7f2:	bf00      	nop
 800d7f4:	0801cb64 	.word	0x0801cb64
 800d7f8:	200181ac 	.word	0x200181ac
 800d7fc:	200181ca 	.word	0x200181ca
 800d800:	200181e8 	.word	0x200181e8
 800d804:	20018206 	.word	0x20018206
 800d808:	20018254 	.word	0x20018254
 800d80c:	200181aa 	.word	0x200181aa
 800d810:	2000bc6a 	.word	0x2000bc6a
 800d814:	200181e6 	.word	0x200181e6
 800d818:	200132e8 	.word	0x200132e8
 800d81c:	2001822c 	.word	0x2001822c
 800d820:	20000204 	.word	0x20000204

0800d824 <decision_kitiku>:

}
void decision_kitiku(void) {
	switch (direction) {
 800d824:	4b69      	ldr	r3, [pc, #420]	; (800d9cc <decision_kitiku+0x1a8>)
 800d826:	681b      	ldr	r3, [r3, #0]
 800d828:	3b01      	subs	r3, #1
void decision_kitiku(void) {
 800d82a:	b5f0      	push	{r4, r5, r6, r7, lr}
	switch (direction) {
 800d82c:	2b03      	cmp	r3, #3
 800d82e:	d826      	bhi.n	800d87e <decision_kitiku+0x5a>
 800d830:	e8df f003 	tbb	[pc, r3]
 800d834:	9a6e5402 	.word	0x9a6e5402
	case 1:

		if (y >= 14) {
 800d838:	4b65      	ldr	r3, [pc, #404]	; (800d9d0 <decision_kitiku+0x1ac>)
 800d83a:	6818      	ldr	r0, [r3, #0]
 800d83c:	280d      	cmp	r0, #13
 800d83e:	dc1e      	bgt.n	800d87e <decision_kitiku+0x5a>
		} else {

			shift5 = 1;
			shift5 = shift5 << x;
 800d840:	4b64      	ldr	r3, [pc, #400]	; (800d9d4 <decision_kitiku+0x1b0>)
			look_f = column_look[y + 1] & shift5;
 800d842:	4c65      	ldr	r4, [pc, #404]	; (800d9d8 <decision_kitiku+0x1b4>)
			shift5 = shift5 << x;
 800d844:	6819      	ldr	r1, [r3, #0]
 800d846:	4d65      	ldr	r5, [pc, #404]	; (800d9dc <decision_kitiku+0x1b8>)
 800d848:	2301      	movs	r3, #1
			look_f = column_look[y + 1] & shift5;
 800d84a:	4418      	add	r0, r3
			shift5 = shift5 << x;
 800d84c:	fa03 f201 	lsl.w	r2, r3, r1
			look_f = column_look[y + 1] & shift5;
 800d850:	f834 4010 	ldrh.w	r4, [r4, r0, lsl #1]
			shift5 = shift5 << x;
 800d854:	b292      	uxth	r2, r2
 800d856:	802a      	strh	r2, [r5, #0]
			look_f = column_look[y + 1] & shift5;
 800d858:	4022      	ands	r2, r4
 800d85a:	4c61      	ldr	r4, [pc, #388]	; (800d9e0 <decision_kitiku+0x1bc>)
 800d85c:	8022      	strh	r2, [r4, #0]
			if (look_f >= 1) {
 800d85e:	b172      	cbz	r2, 800d87e <decision_kitiku+0x5a>
				shift5 = 1;
				shift5 = shift5 << (y + 1);
 800d860:	4083      	lsls	r3, r0
 800d862:	b29b      	uxth	r3, r3
				look_f = row_look[x] & shift5;
 800d864:	485f      	ldr	r0, [pc, #380]	; (800d9e4 <decision_kitiku+0x1c0>)
				shift5 = shift5 << (y + 1);
 800d866:	802b      	strh	r3, [r5, #0]
			shift5 = shift5 << y;
			look_f = row_look[x + 1] & shift5;
			if (look_f >= 1) {
				shift5 = 1;
				shift5 = shift5 << (x + 1);
				look_f = column_look[y] & shift5;
 800d868:	f830 2011 	ldrh.w	r2, [r0, r1, lsl #1]
 800d86c:	401a      	ands	r2, r3
 800d86e:	8022      	strh	r2, [r4, #0]
			}
			if (y == 0 || look_f == 0) {
 800d870:	b129      	cbz	r1, 800d87e <decision_kitiku+0x5a>
 800d872:	b122      	cbz	r2, 800d87e <decision_kitiku+0x5a>
			} else {
				shift5 = 1;
				shift5 = shift5 << (x + 1);
				look_f = column_look[y - 1] & shift5;
 800d874:	3901      	subs	r1, #1
 800d876:	f830 2011 	ldrh.w	r2, [r0, r1, lsl #1]
 800d87a:	4013      	ands	r3, r2
 800d87c:	8023      	strh	r3, [r4, #0]

	}

	//OFF

	if (SENF_maze >= f_presence) {
 800d87e:	4b5a      	ldr	r3, [pc, #360]	; (800d9e8 <decision_kitiku+0x1c4>)
 800d880:	681b      	ldr	r3, [r3, #0]
 800d882:	2b81      	cmp	r3, #129	; 0x81
		front_count = 255;
 800d884:	bfc2      	ittt	gt
 800d886:	4a59      	ldrgt	r2, [pc, #356]	; (800d9ec <decision_kitiku+0x1c8>)
 800d888:	21ff      	movgt	r1, #255	; 0xff
 800d88a:	8011      	strhgt	r1, [r2, #0]
	}
	if (SENR_maze >= r_presence) {
 800d88c:	4a58      	ldr	r2, [pc, #352]	; (800d9f0 <decision_kitiku+0x1cc>)
 800d88e:	6812      	ldr	r2, [r2, #0]
 800d890:	2a86      	cmp	r2, #134	; 0x86
		right_count = 255;
 800d892:	bfc2      	ittt	gt
 800d894:	4a57      	ldrgt	r2, [pc, #348]	; (800d9f4 <decision_kitiku+0x1d0>)
 800d896:	21ff      	movgt	r1, #255	; 0xff
 800d898:	8011      	strhgt	r1, [r2, #0]
	}
	if (SENL_maze >= l_presence) {
 800d89a:	4a57      	ldr	r2, [pc, #348]	; (800d9f8 <decision_kitiku+0x1d4>)
 800d89c:	6812      	ldr	r2, [r2, #0]
 800d89e:	2a81      	cmp	r2, #129	; 0x81
		left_count = 255;
 800d8a0:	bfc2      	ittt	gt
 800d8a2:	4a56      	ldrgt	r2, [pc, #344]	; (800d9fc <decision_kitiku+0x1d8>)
 800d8a4:	21ff      	movgt	r1, #255	; 0xff
 800d8a6:	8011      	strhgt	r1, [r2, #0]
	}

	if (SENF_maze < f_presence && look_f != 0 && front_count <= right_count
 800d8a8:	2b81      	cmp	r3, #129	; 0x81
 800d8aa:	4a55      	ldr	r2, [pc, #340]	; (800da00 <decision_kitiku+0x1dc>)
 800d8ac:	f300 808b 	bgt.w	800d9c6 <decision_kitiku+0x1a2>
 800d8b0:	4b4b      	ldr	r3, [pc, #300]	; (800d9e0 <decision_kitiku+0x1bc>)
 800d8b2:	881b      	ldrh	r3, [r3, #0]
 800d8b4:	2b00      	cmp	r3, #0
 800d8b6:	f000 8086 	beq.w	800d9c6 <decision_kitiku+0x1a2>
 800d8ba:	4b4c      	ldr	r3, [pc, #304]	; (800d9ec <decision_kitiku+0x1c8>)
 800d8bc:	494d      	ldr	r1, [pc, #308]	; (800d9f4 <decision_kitiku+0x1d0>)
 800d8be:	881b      	ldrh	r3, [r3, #0]
 800d8c0:	8809      	ldrh	r1, [r1, #0]
 800d8c2:	4299      	cmp	r1, r3
 800d8c4:	d37f      	bcc.n	800d9c6 <decision_kitiku+0x1a2>
			&& front_count <= left_count && front_count <= back_count) {
 800d8c6:	494d      	ldr	r1, [pc, #308]	; (800d9fc <decision_kitiku+0x1d8>)
 800d8c8:	8809      	ldrh	r1, [r1, #0]
 800d8ca:	4299      	cmp	r1, r3
 800d8cc:	d37b      	bcc.n	800d9c6 <decision_kitiku+0x1a2>
 800d8ce:	494d      	ldr	r1, [pc, #308]	; (800da04 <decision_kitiku+0x1e0>)
 800d8d0:	8809      	ldrh	r1, [r1, #0]
 800d8d2:	4299      	cmp	r1, r3
 800d8d4:	d377      	bcc.n	800d9c6 <decision_kitiku+0x1a2>
		kitikukan = 1;
 800d8d6:	2301      	movs	r3, #1
	} else {
		kitikukan = 0;
 800d8d8:	6013      	str	r3, [r2, #0]
 800d8da:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (x >= 14) {
 800d8dc:	4b3d      	ldr	r3, [pc, #244]	; (800d9d4 <decision_kitiku+0x1b0>)
 800d8de:	6818      	ldr	r0, [r3, #0]
 800d8e0:	280d      	cmp	r0, #13
 800d8e2:	dccc      	bgt.n	800d87e <decision_kitiku+0x5a>
			shift5 = shift5 << y;
 800d8e4:	4b3a      	ldr	r3, [pc, #232]	; (800d9d0 <decision_kitiku+0x1ac>)
			look_f = row_look[x + 1] & shift5;
 800d8e6:	4c3f      	ldr	r4, [pc, #252]	; (800d9e4 <decision_kitiku+0x1c0>)
			shift5 = shift5 << y;
 800d8e8:	6819      	ldr	r1, [r3, #0]
 800d8ea:	4d3c      	ldr	r5, [pc, #240]	; (800d9dc <decision_kitiku+0x1b8>)
 800d8ec:	2301      	movs	r3, #1
			look_f = row_look[x + 1] & shift5;
 800d8ee:	4418      	add	r0, r3
			shift5 = shift5 << y;
 800d8f0:	fa03 f201 	lsl.w	r2, r3, r1
			look_f = row_look[x + 1] & shift5;
 800d8f4:	f834 4010 	ldrh.w	r4, [r4, r0, lsl #1]
			shift5 = shift5 << y;
 800d8f8:	b292      	uxth	r2, r2
 800d8fa:	802a      	strh	r2, [r5, #0]
			look_f = row_look[x + 1] & shift5;
 800d8fc:	4022      	ands	r2, r4
 800d8fe:	4c38      	ldr	r4, [pc, #224]	; (800d9e0 <decision_kitiku+0x1bc>)
 800d900:	8022      	strh	r2, [r4, #0]
			if (look_f >= 1) {
 800d902:	2a00      	cmp	r2, #0
 800d904:	d0bb      	beq.n	800d87e <decision_kitiku+0x5a>
				shift5 = shift5 << (x + 1);
 800d906:	4083      	lsls	r3, r0
 800d908:	b29b      	uxth	r3, r3
 800d90a:	802b      	strh	r3, [r5, #0]
				look_f = column_look[y] & shift5;
 800d90c:	4832      	ldr	r0, [pc, #200]	; (800d9d8 <decision_kitiku+0x1b4>)
 800d90e:	e7ab      	b.n	800d868 <decision_kitiku+0x44>
		if (y <= 0) {
 800d910:	4b2f      	ldr	r3, [pc, #188]	; (800d9d0 <decision_kitiku+0x1ac>)
 800d912:	6819      	ldr	r1, [r3, #0]
 800d914:	2900      	cmp	r1, #0
 800d916:	ddb2      	ble.n	800d87e <decision_kitiku+0x5a>
			look_f = row_look[x] & shift5;
 800d918:	4c2e      	ldr	r4, [pc, #184]	; (800d9d4 <decision_kitiku+0x1b0>)
 800d91a:	4f32      	ldr	r7, [pc, #200]	; (800d9e4 <decision_kitiku+0x1c0>)
 800d91c:	6826      	ldr	r6, [r4, #0]
			shift5 = shift5 << (y - 1);
 800d91e:	482f      	ldr	r0, [pc, #188]	; (800d9dc <decision_kitiku+0x1b8>)
			look_f = row_look[x] & shift5;
 800d920:	f837 4016 	ldrh.w	r4, [r7, r6, lsl #1]
 800d924:	4d2e      	ldr	r5, [pc, #184]	; (800d9e0 <decision_kitiku+0x1bc>)
			shift5 = shift5 << (y - 1);
 800d926:	2201      	movs	r2, #1
 800d928:	1e4b      	subs	r3, r1, #1
 800d92a:	fa02 f303 	lsl.w	r3, r2, r3
 800d92e:	b29b      	uxth	r3, r3
			look_f = row_look[x] & shift5;
 800d930:	401c      	ands	r4, r3
			if (y <= 1 || look_f == 0) {
 800d932:	4291      	cmp	r1, r2
			shift5 = shift5 << (y - 1);
 800d934:	8003      	strh	r3, [r0, #0]
			look_f = row_look[x] & shift5;
 800d936:	802c      	strh	r4, [r5, #0]
			if (y <= 1 || look_f == 0) {
 800d938:	d00a      	beq.n	800d950 <decision_kitiku+0x12c>
 800d93a:	2c00      	cmp	r4, #0
 800d93c:	d09f      	beq.n	800d87e <decision_kitiku+0x5a>
				look_f = column_look[y - 2] & shift5;
 800d93e:	3902      	subs	r1, #2
 800d940:	4c25      	ldr	r4, [pc, #148]	; (800d9d8 <decision_kitiku+0x1b4>)
				shift5 = shift5 << x;
 800d942:	40b2      	lsls	r2, r6
				look_f = column_look[y - 2] & shift5;
 800d944:	f834 1011 	ldrh.w	r1, [r4, r1, lsl #1]
				shift5 = shift5 << x;
 800d948:	b292      	uxth	r2, r2
 800d94a:	8002      	strh	r2, [r0, #0]
				look_f = column_look[y - 2] & shift5;
 800d94c:	400a      	ands	r2, r1
 800d94e:	802a      	strh	r2, [r5, #0]
			if (x == 0 || look_f == 0) {
 800d950:	2e00      	cmp	r6, #0
 800d952:	d094      	beq.n	800d87e <decision_kitiku+0x5a>
 800d954:	882a      	ldrh	r2, [r5, #0]
 800d956:	2a00      	cmp	r2, #0
 800d958:	d091      	beq.n	800d87e <decision_kitiku+0x5a>
				look_f = row_look[x - 1] & shift5;
 800d95a:	1e72      	subs	r2, r6, #1
				shift5 = shift5 << (y - 1);
 800d95c:	8003      	strh	r3, [r0, #0]
				look_f = row_look[x - 1] & shift5;
 800d95e:	f837 2012 	ldrh.w	r2, [r7, r2, lsl #1]
 800d962:	4013      	ands	r3, r2
 800d964:	802b      	strh	r3, [r5, #0]
 800d966:	e78a      	b.n	800d87e <decision_kitiku+0x5a>
		if (x <= 0) {
 800d968:	4b1a      	ldr	r3, [pc, #104]	; (800d9d4 <decision_kitiku+0x1b0>)
 800d96a:	6818      	ldr	r0, [r3, #0]
 800d96c:	2800      	cmp	r0, #0
 800d96e:	dd86      	ble.n	800d87e <decision_kitiku+0x5a>
			look_f = column_look[y] & shift5;
 800d970:	4917      	ldr	r1, [pc, #92]	; (800d9d0 <decision_kitiku+0x1ac>)
 800d972:	4f19      	ldr	r7, [pc, #100]	; (800d9d8 <decision_kitiku+0x1b4>)
 800d974:	680e      	ldr	r6, [r1, #0]
			shift5 = shift5 << (x - 1);
 800d976:	4c19      	ldr	r4, [pc, #100]	; (800d9dc <decision_kitiku+0x1b8>)
			look_f = column_look[y] & shift5;
 800d978:	f837 5016 	ldrh.w	r5, [r7, r6, lsl #1]
 800d97c:	4918      	ldr	r1, [pc, #96]	; (800d9e0 <decision_kitiku+0x1bc>)
			shift5 = shift5 << (x - 1);
 800d97e:	2201      	movs	r2, #1
 800d980:	1e43      	subs	r3, r0, #1
 800d982:	fa02 f303 	lsl.w	r3, r2, r3
 800d986:	b29b      	uxth	r3, r3
			look_f = column_look[y] & shift5;
 800d988:	401d      	ands	r5, r3
			if (x <= 1 || look_f == 0) {
 800d98a:	4290      	cmp	r0, r2
			shift5 = shift5 << (x - 1);
 800d98c:	8023      	strh	r3, [r4, #0]
			look_f = column_look[y] & shift5;
 800d98e:	800d      	strh	r5, [r1, #0]
			if (x <= 1 || look_f == 0) {
 800d990:	d00b      	beq.n	800d9aa <decision_kitiku+0x186>
 800d992:	2d00      	cmp	r5, #0
 800d994:	f43f af73 	beq.w	800d87e <decision_kitiku+0x5a>
				look_f = row_look[x - 2] & shift5;
 800d998:	3802      	subs	r0, #2
 800d99a:	4d12      	ldr	r5, [pc, #72]	; (800d9e4 <decision_kitiku+0x1c0>)
				shift5 = shift5 << y;
 800d99c:	40b2      	lsls	r2, r6
				look_f = row_look[x - 2] & shift5;
 800d99e:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
				shift5 = shift5 << y;
 800d9a2:	b292      	uxth	r2, r2
 800d9a4:	8022      	strh	r2, [r4, #0]
				look_f = row_look[x - 2] & shift5;
 800d9a6:	4002      	ands	r2, r0
 800d9a8:	800a      	strh	r2, [r1, #0]
			if (y == 0 || look_f == 0) {
 800d9aa:	2e00      	cmp	r6, #0
 800d9ac:	f43f af67 	beq.w	800d87e <decision_kitiku+0x5a>
 800d9b0:	880a      	ldrh	r2, [r1, #0]
 800d9b2:	2a00      	cmp	r2, #0
 800d9b4:	f43f af63 	beq.w	800d87e <decision_kitiku+0x5a>
				look_f = column_look[y - 1] & shift5;
 800d9b8:	1e72      	subs	r2, r6, #1
				shift5 = shift5 << (x - 1);
 800d9ba:	8023      	strh	r3, [r4, #0]
				look_f = column_look[y - 1] & shift5;
 800d9bc:	f837 2012 	ldrh.w	r2, [r7, r2, lsl #1]
 800d9c0:	4013      	ands	r3, r2
 800d9c2:	800b      	strh	r3, [r1, #0]
 800d9c4:	e75b      	b.n	800d87e <decision_kitiku+0x5a>
		kitikukan = 0;
 800d9c6:	2300      	movs	r3, #0
 800d9c8:	e786      	b.n	800d8d8 <decision_kitiku+0xb4>
 800d9ca:	bf00      	nop
 800d9cc:	200133b0 	.word	0x200133b0
 800d9d0:	200168e4 	.word	0x200168e4
 800d9d4:	2000b498 	.word	0x2000b498
 800d9d8:	2001822c 	.word	0x2001822c
 800d9dc:	20000008 	.word	0x20000008
 800d9e0:	20018332 	.word	0x20018332
 800d9e4:	200132e8 	.word	0x200132e8
 800d9e8:	20018074 	.word	0x20018074
 800d9ec:	2000bc66 	.word	0x2000bc66
 800d9f0:	200133e0 	.word	0x200133e0
 800d9f4:	2000ba10 	.word	0x2000ba10
 800d9f8:	200168ec 	.word	0x200168ec
 800d9fc:	20018276 	.word	0x20018276
 800da00:	20018164 	.word	0x20018164
 800da04:	20018198 	.word	0x20018198

0800da08 <compress_kitiku>:
//		kitikukan = 1;
//	}

}

void compress_kitiku(void) {
 800da08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da0c:	4e9c      	ldr	r6, [pc, #624]	; (800dc80 <compress_kitiku+0x278>)
	kitiku_distance = 1;
 800da0e:	4b9d      	ldr	r3, [pc, #628]	; (800dc84 <compress_kitiku+0x27c>)
 800da10:	8831      	ldrh	r1, [r6, #0]
 800da12:	4e9d      	ldr	r6, [pc, #628]	; (800dc88 <compress_kitiku+0x280>)
 800da14:	4a9d      	ldr	r2, [pc, #628]	; (800dc8c <compress_kitiku+0x284>)
void compress_kitiku(void) {
 800da16:	b097      	sub	sp, #92	; 0x5c
	kitiku_distance = 1;
 800da18:	2501      	movs	r5, #1
 800da1a:	910b      	str	r1, [sp, #44]	; 0x2c
 800da1c:	8831      	ldrh	r1, [r6, #0]
 800da1e:	4e9c      	ldr	r6, [pc, #624]	; (800dc90 <compress_kitiku+0x288>)
 800da20:	601d      	str	r5, [r3, #0]
 800da22:	9114      	str	r1, [sp, #80]	; 0x50
	kitiku = 1;
 800da24:	4b9b      	ldr	r3, [pc, #620]	; (800dc94 <compress_kitiku+0x28c>)
 800da26:	8831      	ldrh	r1, [r6, #0]
 800da28:	4e9b      	ldr	r6, [pc, #620]	; (800dc98 <compress_kitiku+0x290>)
 800da2a:	701d      	strb	r5, [r3, #0]
 800da2c:	f8b6 a000 	ldrh.w	sl, [r6]
 800da30:	4b9a      	ldr	r3, [pc, #616]	; (800dc9c <compress_kitiku+0x294>)
 800da32:	4e9b      	ldr	r6, [pc, #620]	; (800dca0 <compress_kitiku+0x298>)
 800da34:	881c      	ldrh	r4, [r3, #0]
 800da36:	9111      	str	r1, [sp, #68]	; 0x44
 800da38:	4b9a      	ldr	r3, [pc, #616]	; (800dca4 <compress_kitiku+0x29c>)
 800da3a:	8831      	ldrh	r1, [r6, #0]
 800da3c:	4e9a      	ldr	r6, [pc, #616]	; (800dca8 <compress_kitiku+0x2a0>)
 800da3e:	8818      	ldrh	r0, [r3, #0]
 800da40:	f8b6 b000 	ldrh.w	fp, [r6]
 800da44:	4b99      	ldr	r3, [pc, #612]	; (800dcac <compress_kitiku+0x2a4>)
 800da46:	4e9a      	ldr	r6, [pc, #616]	; (800dcb0 <compress_kitiku+0x2a8>)
 800da48:	881b      	ldrh	r3, [r3, #0]
 800da4a:	9103      	str	r1, [sp, #12]
 800da4c:	8831      	ldrh	r1, [r6, #0]
 800da4e:	4e99      	ldr	r6, [pc, #612]	; (800dcb4 <compress_kitiku+0x2ac>)
 800da50:	9301      	str	r3, [sp, #4]
 800da52:	4b99      	ldr	r3, [pc, #612]	; (800dcb8 <compress_kitiku+0x2b0>)
 800da54:	9110      	str	r1, [sp, #64]	; 0x40
 800da56:	f04f 0900 	mov.w	r9, #0
 800da5a:	6831      	ldr	r1, [r6, #0]
 800da5c:	9504      	str	r5, [sp, #16]
 800da5e:	681b      	ldr	r3, [r3, #0]
 800da60:	6812      	ldr	r2, [r2, #0]
 800da62:	9102      	str	r1, [sp, #8]
 800da64:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 800da68:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800da6c:	f8cd 9034 	str.w	r9, [sp, #52]	; 0x34
 800da70:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800da74:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
 800da78:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800da7c:	f8cd 9000 	str.w	r9, [sp]
 800da80:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800da84:	464d      	mov	r5, r9
 800da86:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 800da8a:	464e      	mov	r6, r9
 800da8c:	46cc      	mov	ip, r9
 800da8e:	f8cd 9020 	str.w	r9, [sp, #32]
 800da92:	f04f 0e01 	mov.w	lr, #1
	while (1) {

		switch (direction) {
 800da96:	9902      	ldr	r1, [sp, #8]
 800da98:	f101 38ff 	add.w	r8, r1, #4294967295
 800da9c:	f1b8 0f03 	cmp.w	r8, #3
 800daa0:	f200 80d6 	bhi.w	800dc50 <compress_kitiku+0x248>
 800daa4:	e8df f008 	tbb	[pc, r8]
 800daa8:	89240c02 	.word	0x89240c02
		case 1:
			y++;
 800daac:	2101      	movs	r1, #1
 800daae:	3301      	adds	r3, #1
 800dab0:	9112      	str	r1, [sp, #72]	; 0x48
			break;

		}
		switch (direction) {
		case 1:
			if (y == 15) {
 800dab2:	2b0f      	cmp	r3, #15
 800dab4:	f040 8106 	bne.w	800dcc4 <compress_kitiku+0x2bc>
						shift5 = shift5 << (y + 1);
						look_f = row_look[x - 1] & shift5;
					}
				}
			}
			if (x == 0) {
 800dab8:	2a00      	cmp	r2, #0
 800daba:	f000 80db 	beq.w	800dc74 <compress_kitiku+0x26c>
 800dabe:	e11b      	b.n	800dcf8 <compress_kitiku+0x2f0>
			x++;
 800dac0:	2101      	movs	r1, #1
 800dac2:	3201      	adds	r2, #1
 800dac4:	9113      	str	r1, [sp, #76]	; 0x4c
				}
			}

			break;
		case 2:
			if (x == 15) {
 800dac6:	2a0f      	cmp	r2, #15
 800dac8:	f000 81f8 	beq.w	800debc <compress_kitiku+0x4b4>
				look_f = 1;
			} else {

				if (x == 14) {
 800dacc:	2a0e      	cmp	r2, #14
 800dace:	f040 81dc 	bne.w	800de8a <compress_kitiku+0x482>
						shift5 = shift5 << (x + 1);
						look_f = column_look[y - 1] & shift5;
					}
				}
			}
			if (y == 15) {
 800dad2:	2b0f      	cmp	r3, #15
 800dad4:	f000 81f6 	beq.w	800dec4 <compress_kitiku+0x4bc>
				look_l = 1;
			} else {

				if (y == 14) {
 800dad8:	2b0e      	cmp	r3, #14
 800dada:	f040 819a 	bne.w	800de12 <compress_kitiku+0x40a>
				look_r = 1;
			} else {

				shift5 = 1;
				shift5 = shift5 << (y - 1);
				look_r = row_look[x] & shift5;
 800dade:	4977      	ldr	r1, [pc, #476]	; (800dcbc <compress_kitiku+0x2b4>)
 800dae0:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 800dae4:	f401 5100 	and.w	r1, r1, #8192	; 0x2000
 800dae8:	9101      	str	r1, [sp, #4]
				shift5 = shift5 << (y - 1);
 800daea:	f44f 5700 	mov.w	r7, #8192	; 0x2000
 800daee:	e1b5      	b.n	800de5c <compress_kitiku+0x454>
			y--;
 800daf0:	2101      	movs	r1, #1
 800daf2:	3b01      	subs	r3, #1
 800daf4:	9112      	str	r1, [sp, #72]	; 0x48

			}

			break;
		case 3:
			if (y == 0) {
 800daf6:	2b00      	cmp	r3, #0
 800daf8:	f000 81e6 	beq.w	800dec8 <compress_kitiku+0x4c0>
				look_f = 1;
			} else {

				shift5 = 1;
				shift5 = shift5 << (y - 1);
				look_f = row_look[x] & shift5;
 800dafc:	4c6f      	ldr	r4, [pc, #444]	; (800dcbc <compress_kitiku+0x2b4>)
				shift5 = shift5 << (y - 1);
 800dafe:	1e59      	subs	r1, r3, #1
 800db00:	fa0e f101 	lsl.w	r1, lr, r1
				look_f = row_look[x] & shift5;
 800db04:	f834 4012 	ldrh.w	r4, [r4, r2, lsl #1]
				shift5 = shift5 << (y - 1);
 800db08:	b289      	uxth	r1, r1

				if (y <= 1 || look_f == 0) {
 800db0a:	2b01      	cmp	r3, #1
				look_f = row_look[x] & shift5;
 800db0c:	ea04 0401 	and.w	r4, r4, r1
				if (y <= 1 || look_f == 0) {
 800db10:	dd09      	ble.n	800db26 <compress_kitiku+0x11e>
 800db12:	2c00      	cmp	r4, #0
 800db14:	f000 8577 	beq.w	800e606 <compress_kitiku+0xbfe>
				} else {
					shift5 = 1;
					shift5 = shift5 << x;
					look_f = column_look[y - 2] & shift5;
 800db18:	1e9e      	subs	r6, r3, #2
 800db1a:	4f69      	ldr	r7, [pc, #420]	; (800dcc0 <compress_kitiku+0x2b8>)
 800db1c:	f837 6016 	ldrh.w	r6, [r7, r6, lsl #1]
					shift5 = shift5 << x;
 800db20:	fa0e f402 	lsl.w	r4, lr, r2
					look_f = column_look[y - 2] & shift5;
 800db24:	4034      	ands	r4, r6
				}
				if (x == 0 || look_f == 0) {
 800db26:	b15a      	cbz	r2, 800db40 <compress_kitiku+0x138>
 800db28:	b124      	cbz	r4, 800db34 <compress_kitiku+0x12c>
				} else {
					shift5 = 1;
					shift5 = shift5 << (y - 1);
					look_f = row_look[x - 1] & shift5;
 800db2a:	1e54      	subs	r4, r2, #1
 800db2c:	4e63      	ldr	r6, [pc, #396]	; (800dcbc <compress_kitiku+0x2b4>)
 800db2e:	f836 4014 	ldrh.w	r4, [r6, r4, lsl #1]
 800db32:	400c      	ands	r4, r1
				}

			}
			if (x == 15) {
 800db34:	2a0f      	cmp	r2, #15
 800db36:	f000 81c9 	beq.w	800decc <compress_kitiku+0x4c4>
				look_l = 1;
			} else {

				if (x == 14) {
 800db3a:	2a0e      	cmp	r2, #14
 800db3c:	f000 84c8 	beq.w	800e4d0 <compress_kitiku+0xac8>
				} else {
					shift5 = 1;
					shift5 = shift5 << y;
					look_l = row_look[x + 1] & shift5;
 800db40:	1c51      	adds	r1, r2, #1
 800db42:	4e5e      	ldr	r6, [pc, #376]	; (800dcbc <compress_kitiku+0x2b4>)
 800db44:	f836 6011 	ldrh.w	r6, [r6, r1, lsl #1]
					shift5 = shift5 << y;
 800db48:	fa0e f003 	lsl.w	r0, lr, r3
					if (look_l >= 1) {
 800db4c:	4030      	ands	r0, r6
 800db4e:	d00d      	beq.n	800db6c <compress_kitiku+0x164>
						shift5 = 1;
						shift5 = shift5 << (x + 1);
						look_l = column_look[y] & shift5;
 800db50:	485b      	ldr	r0, [pc, #364]	; (800dcc0 <compress_kitiku+0x2b8>)
						shift5 = shift5 << (x + 1);
 800db52:	fa0e f101 	lsl.w	r1, lr, r1
						look_l = column_look[y] & shift5;
 800db56:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
						shift5 = shift5 << (x + 1);
 800db5a:	b289      	uxth	r1, r1
						look_l = column_look[y] & shift5;
 800db5c:	4008      	ands	r0, r1
					}
					if (y == 0 || look_l == 0) {
 800db5e:	b12b      	cbz	r3, 800db6c <compress_kitiku+0x164>
 800db60:	b120      	cbz	r0, 800db6c <compress_kitiku+0x164>
					} else {
						shift5 = 1;
						shift5 = shift5 << (x + 1);
						look_l = column_look[y - 1] & shift5;
 800db62:	1e58      	subs	r0, r3, #1
 800db64:	4e56      	ldr	r6, [pc, #344]	; (800dcc0 <compress_kitiku+0x2b8>)
 800db66:	f836 0010 	ldrh.w	r0, [r6, r0, lsl #1]
 800db6a:	4008      	ands	r0, r1
					}
				}
			}
			if (x == 0) {
 800db6c:	2a00      	cmp	r2, #0
 800db6e:	f000 8109 	beq.w	800dd84 <compress_kitiku+0x37c>
				look_r = 1;
			} else {

				shift5 = 1;
				shift5 = shift5 << (x - 1);
				look_r = column_look[y] & shift5;
 800db72:	4953      	ldr	r1, [pc, #332]	; (800dcc0 <compress_kitiku+0x2b8>)
				shift5 = shift5 << (x - 1);
 800db74:	1e56      	subs	r6, r2, #1
 800db76:	fa0e f606 	lsl.w	r6, lr, r6
				look_r = column_look[y] & shift5;
 800db7a:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
				shift5 = shift5 << (x - 1);
 800db7e:	b2b6      	uxth	r6, r6
				look_r = column_look[y] & shift5;
 800db80:	4031      	ands	r1, r6

				if (x <= 1 || look_r == 0) {
 800db82:	2a01      	cmp	r2, #1
				look_r = column_look[y] & shift5;
 800db84:	9101      	str	r1, [sp, #4]
 800db86:	f04f 0c01 	mov.w	ip, #1
				if (x <= 1 || look_r == 0) {
 800db8a:	dd0a      	ble.n	800dba2 <compress_kitiku+0x19a>
 800db8c:	9901      	ldr	r1, [sp, #4]
 800db8e:	b189      	cbz	r1, 800dbb4 <compress_kitiku+0x1ac>
				} else {
					shift5 = 1;
					shift5 = shift5 << y;
					look_r = row_look[x - 2] & shift5;
 800db90:	494a      	ldr	r1, [pc, #296]	; (800dcbc <compress_kitiku+0x2b4>)
 800db92:	1e97      	subs	r7, r2, #2
					shift5 = shift5 << y;
 800db94:	fa0e f803 	lsl.w	r8, lr, r3
					look_r = row_look[x - 2] & shift5;
 800db98:	f831 7017 	ldrh.w	r7, [r1, r7, lsl #1]
 800db9c:	4641      	mov	r1, r8
 800db9e:	4039      	ands	r1, r7
 800dba0:	9101      	str	r1, [sp, #4]
				}
				if (y == 0 || look_r == 0) {
 800dba2:	b13b      	cbz	r3, 800dbb4 <compress_kitiku+0x1ac>
 800dba4:	9901      	ldr	r1, [sp, #4]
 800dba6:	b129      	cbz	r1, 800dbb4 <compress_kitiku+0x1ac>
				} else {
					shift5 = 1;
					shift5 = shift5 << (x - 1);
					look_r = column_look[y - 1] & shift5;
 800dba8:	1e59      	subs	r1, r3, #1
 800dbaa:	4f45      	ldr	r7, [pc, #276]	; (800dcc0 <compress_kitiku+0x2b8>)
 800dbac:	f837 1011 	ldrh.w	r1, [r7, r1, lsl #1]
 800dbb0:	4031      	ands	r1, r6
 800dbb2:	9101      	str	r1, [sp, #4]
 800dbb4:	2601      	movs	r6, #1
					look_r = row_look[x] & shift5;
					if (x == 0 || look_r == 0) {
					} else {
						shift5 = 1;
						shift5 = shift5 << (y + 1);
						look_r = row_look[x - 1] & shift5;
 800dbb6:	9600      	str	r6, [sp, #0]
 800dbb8:	e0ea      	b.n	800dd90 <compress_kitiku+0x388>
			x--;
 800dbba:	2101      	movs	r1, #1
 800dbbc:	3a01      	subs	r2, #1
 800dbbe:	9113      	str	r1, [sp, #76]	; 0x4c
			if (x == 0) {
 800dbc0:	2a00      	cmp	r2, #0
 800dbc2:	f000 8185 	beq.w	800ded0 <compress_kitiku+0x4c8>
				look_f = column_look[y] & shift5;
 800dbc6:	493e      	ldr	r1, [pc, #248]	; (800dcc0 <compress_kitiku+0x2b8>)
				shift5 = shift5 << (x - 1);
 800dbc8:	1e50      	subs	r0, r2, #1
 800dbca:	fa0e f000 	lsl.w	r0, lr, r0
				look_f = column_look[y] & shift5;
 800dbce:	f831 4013 	ldrh.w	r4, [r1, r3, lsl #1]
				shift5 = shift5 << (x - 1);
 800dbd2:	b280      	uxth	r0, r0
				if (x <= 1 || look_f == 0) {
 800dbd4:	2a01      	cmp	r2, #1
				look_f = column_look[y] & shift5;
 800dbd6:	ea04 0400 	and.w	r4, r4, r0
				if (x <= 1 || look_f == 0) {
 800dbda:	dd09      	ble.n	800dbf0 <compress_kitiku+0x1e8>
 800dbdc:	2c00      	cmp	r4, #0
 800dbde:	f000 8517 	beq.w	800e610 <compress_kitiku+0xc08>
					look_f = row_look[x - 2] & shift5;
 800dbe2:	1e97      	subs	r7, r2, #2
 800dbe4:	4935      	ldr	r1, [pc, #212]	; (800dcbc <compress_kitiku+0x2b4>)
 800dbe6:	f831 7017 	ldrh.w	r7, [r1, r7, lsl #1]
					shift5 = shift5 << y;
 800dbea:	fa0e f403 	lsl.w	r4, lr, r3
					look_f = row_look[x - 2] & shift5;
 800dbee:	403c      	ands	r4, r7
				if (y == 0 || look_f == 0) {
 800dbf0:	2b00      	cmp	r3, #0
 800dbf2:	f000 8510 	beq.w	800e616 <compress_kitiku+0xc0e>
 800dbf6:	b124      	cbz	r4, 800dc02 <compress_kitiku+0x1fa>
					look_f = column_look[y - 1] & shift5;
 800dbf8:	1e5c      	subs	r4, r3, #1
 800dbfa:	4931      	ldr	r1, [pc, #196]	; (800dcc0 <compress_kitiku+0x2b8>)
 800dbfc:	f831 4014 	ldrh.w	r4, [r1, r4, lsl #1]
 800dc00:	4004      	ands	r4, r0
				look_l = row_look[x] & shift5;
 800dc02:	492e      	ldr	r1, [pc, #184]	; (800dcbc <compress_kitiku+0x2b4>)
				shift5 = shift5 << (y - 1);
 800dc04:	1e5f      	subs	r7, r3, #1
 800dc06:	fa0e f707 	lsl.w	r7, lr, r7
				look_l = row_look[x] & shift5;
 800dc0a:	f831 0012 	ldrh.w	r0, [r1, r2, lsl #1]
				shift5 = shift5 << (y - 1);
 800dc0e:	b2bf      	uxth	r7, r7
				if (y <= 1 || look_l == 0) {
 800dc10:	2b01      	cmp	r3, #1
				look_l = row_look[x] & shift5;
 800dc12:	ea00 0007 	and.w	r0, r0, r7
				if (y <= 1 || look_l == 0) {
 800dc16:	dd09      	ble.n	800dc2c <compress_kitiku+0x224>
 800dc18:	b178      	cbz	r0, 800dc3a <compress_kitiku+0x232>
					look_l = column_look[y - 2] & shift5;
 800dc1a:	f1a3 0c02 	sub.w	ip, r3, #2
 800dc1e:	4928      	ldr	r1, [pc, #160]	; (800dcc0 <compress_kitiku+0x2b8>)
 800dc20:	f831 c01c 	ldrh.w	ip, [r1, ip, lsl #1]
					shift5 = shift5 << x;
 800dc24:	fa0e f002 	lsl.w	r0, lr, r2
					look_l = column_look[y - 2] & shift5;
 800dc28:	ea00 000c 	and.w	r0, r0, ip
				if (x == 0 || look_l == 0) {
 800dc2c:	b12a      	cbz	r2, 800dc3a <compress_kitiku+0x232>
 800dc2e:	b120      	cbz	r0, 800dc3a <compress_kitiku+0x232>
					look_l = row_look[x - 1] & shift5;
 800dc30:	1e50      	subs	r0, r2, #1
 800dc32:	4922      	ldr	r1, [pc, #136]	; (800dcbc <compress_kitiku+0x2b4>)
 800dc34:	f831 0010 	ldrh.w	r0, [r1, r0, lsl #1]
 800dc38:	4038      	ands	r0, r7
			if (y == 15) {
 800dc3a:	2b0f      	cmp	r3, #15
 800dc3c:	f000 80a2 	beq.w	800dd84 <compress_kitiku+0x37c>
				if (y == 14) {
 800dc40:	2b0e      	cmp	r3, #14
 800dc42:	f040 814a 	bne.w	800deda <compress_kitiku+0x4d2>
 800dc46:	f04f 0c01 	mov.w	ip, #1
 800dc4a:	f8cd c000 	str.w	ip, [sp]
 800dc4e:	e09f      	b.n	800dd90 <compress_kitiku+0x388>
		switch (direction) {
 800dc50:	f1b8 0f03 	cmp.w	r8, #3
 800dc54:	f200 809c 	bhi.w	800dd90 <compress_kitiku+0x388>
 800dc58:	a101      	add	r1, pc, #4	; (adr r1, 800dc60 <compress_kitiku+0x258>)
 800dc5a:	f851 f028 	ldr.w	pc, [r1, r8, lsl #2]
 800dc5e:	bf00      	nop
 800dc60:	0800dab3 	.word	0x0800dab3
 800dc64:	0800dac7 	.word	0x0800dac7
 800dc68:	0800daf7 	.word	0x0800daf7
 800dc6c:	0800dbc1 	.word	0x0800dbc1
 800dc70:	2101      	movs	r1, #1
 800dc72:	9100      	str	r1, [sp, #0]
				look_l = 1;
 800dc74:	2001      	movs	r0, #1
 800dc76:	e062      	b.n	800dd3e <compress_kitiku+0x336>
 800dc78:	2101      	movs	r1, #1
 800dc7a:	9100      	str	r1, [sp, #0]
 800dc7c:	e71c      	b.n	800dab8 <compress_kitiku+0xb0>
 800dc7e:	bf00      	nop
 800dc80:	2001832e 	.word	0x2001832e
 800dc84:	2001833c 	.word	0x2001833c
 800dc88:	2001832c 	.word	0x2001832c
 800dc8c:	2000b498 	.word	0x2000b498
 800dc90:	20018334 	.word	0x20018334
 800dc94:	20018348 	.word	0x20018348
 800dc98:	2000bc66 	.word	0x2000bc66
 800dc9c:	20018332 	.word	0x20018332
 800dca0:	2000ba10 	.word	0x2000ba10
 800dca4:	20018336 	.word	0x20018336
 800dca8:	20018276 	.word	0x20018276
 800dcac:	20018322 	.word	0x20018322
 800dcb0:	20018198 	.word	0x20018198
 800dcb4:	200133b0 	.word	0x200133b0
 800dcb8:	200168e4 	.word	0x200168e4
 800dcbc:	200132e8 	.word	0x200132e8
 800dcc0:	2001822c 	.word	0x2001822c
				if (y == 14) {
 800dcc4:	2b0e      	cmp	r3, #14
 800dcc6:	d059      	beq.n	800dd7c <compress_kitiku+0x374>
					look_f = column_look[y + 1] & shift5;
 800dcc8:	1c58      	adds	r0, r3, #1
 800dcca:	49ab      	ldr	r1, [pc, #684]	; (800df78 <compress_kitiku+0x570>)
 800dccc:	f831 7010 	ldrh.w	r7, [r1, r0, lsl #1]
					shift5 = shift5 << x;
 800dcd0:	fa0e f402 	lsl.w	r4, lr, r2
					if (look_f >= 1) {
 800dcd4:	403c      	ands	r4, r7
 800dcd6:	d0cf      	beq.n	800dc78 <compress_kitiku+0x270>
						look_f = row_look[x] & shift5;
 800dcd8:	49a8      	ldr	r1, [pc, #672]	; (800df7c <compress_kitiku+0x574>)
 800dcda:	f831 4012 	ldrh.w	r4, [r1, r2, lsl #1]
						shift5 = shift5 << (y + 1);
 800dcde:	fa0e f000 	lsl.w	r0, lr, r0
						look_f = row_look[x] & shift5;
 800dce2:	4004      	ands	r4, r0
					if (x == 0 || look_f == 0) {
 800dce4:	2a00      	cmp	r2, #0
 800dce6:	d0c3      	beq.n	800dc70 <compress_kitiku+0x268>
 800dce8:	2c00      	cmp	r4, #0
 800dcea:	d0c5      	beq.n	800dc78 <compress_kitiku+0x270>
						look_f = row_look[x - 1] & shift5;
 800dcec:	1e54      	subs	r4, r2, #1
 800dcee:	f831 4014 	ldrh.w	r4, [r1, r4, lsl #1]
 800dcf2:	2101      	movs	r1, #1
 800dcf4:	4004      	ands	r4, r0
 800dcf6:	9100      	str	r1, [sp, #0]
				look_l = column_look[y] & shift5;
 800dcf8:	499f      	ldr	r1, [pc, #636]	; (800df78 <compress_kitiku+0x570>)
				shift5 = shift5 << (x - 1);
 800dcfa:	f102 3cff 	add.w	ip, r2, #4294967295
 800dcfe:	fa0e fc0c 	lsl.w	ip, lr, ip
				look_l = column_look[y] & shift5;
 800dd02:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
				shift5 = shift5 << (x - 1);
 800dd06:	fa1f fc8c 	uxth.w	ip, ip
				if (x <= 1 || look_l == 0) {
 800dd0a:	2a01      	cmp	r2, #1
				look_l = column_look[y] & shift5;
 800dd0c:	ea0c 0000 	and.w	r0, ip, r0
				if (x <= 1 || look_l == 0) {
 800dd10:	dd09      	ble.n	800dd26 <compress_kitiku+0x31e>
 800dd12:	b180      	cbz	r0, 800dd36 <compress_kitiku+0x32e>
					look_l = row_look[x - 2] & shift5;
 800dd14:	f1a2 0802 	sub.w	r8, r2, #2
 800dd18:	4998      	ldr	r1, [pc, #608]	; (800df7c <compress_kitiku+0x574>)
 800dd1a:	f831 8018 	ldrh.w	r8, [r1, r8, lsl #1]
					shift5 = shift5 << y;
 800dd1e:	fa0e f003 	lsl.w	r0, lr, r3
					look_l = row_look[x - 2] & shift5;
 800dd22:	ea00 0008 	and.w	r0, r0, r8
				if (y == 0 || look_l == 0) {
 800dd26:	b133      	cbz	r3, 800dd36 <compress_kitiku+0x32e>
 800dd28:	b128      	cbz	r0, 800dd36 <compress_kitiku+0x32e>
					look_l = column_look[y - 1] & shift5;
 800dd2a:	1e58      	subs	r0, r3, #1
 800dd2c:	4992      	ldr	r1, [pc, #584]	; (800df78 <compress_kitiku+0x570>)
 800dd2e:	f831 0010 	ldrh.w	r0, [r1, r0, lsl #1]
 800dd32:	ea0c 0000 	and.w	r0, ip, r0
			if (x == 15) {
 800dd36:	2a0f      	cmp	r2, #15
 800dd38:	d026      	beq.n	800dd88 <compress_kitiku+0x380>
				if (x == 14) {
 800dd3a:	2a0e      	cmp	r2, #14
 800dd3c:	d026      	beq.n	800dd8c <compress_kitiku+0x384>
					look_r = row_look[x + 1] & shift5;
 800dd3e:	498f      	ldr	r1, [pc, #572]	; (800df7c <compress_kitiku+0x574>)
 800dd40:	1c56      	adds	r6, r2, #1
					shift5 = shift5 << y;
 800dd42:	fa0e f703 	lsl.w	r7, lr, r3
					look_r = row_look[x + 1] & shift5;
 800dd46:	f831 c016 	ldrh.w	ip, [r1, r6, lsl #1]
					if (look_r >= 1) {
 800dd4a:	ea17 010c 	ands.w	r1, r7, ip
 800dd4e:	9101      	str	r1, [sp, #4]
 800dd50:	d007      	beq.n	800dd62 <compress_kitiku+0x35a>
						look_r = column_look[y] & shift5;
 800dd52:	4989      	ldr	r1, [pc, #548]	; (800df78 <compress_kitiku+0x570>)
 800dd54:	f831 c013 	ldrh.w	ip, [r1, r3, lsl #1]
						shift5 = shift5 << (x + 1);
 800dd58:	fa0e f706 	lsl.w	r7, lr, r6
						look_r = column_look[y] & shift5;
 800dd5c:	ea07 010c 	and.w	r1, r7, ip
 800dd60:	9101      	str	r1, [sp, #4]
					if (y == 0 || look_l == 0) {
 800dd62:	b14b      	cbz	r3, 800dd78 <compress_kitiku+0x370>
 800dd64:	b140      	cbz	r0, 800dd78 <compress_kitiku+0x370>
						look_r = column_look[y - 1] & shift5;
 800dd66:	f103 3cff 	add.w	ip, r3, #4294967295
 800dd6a:	4983      	ldr	r1, [pc, #524]	; (800df78 <compress_kitiku+0x570>)
 800dd6c:	f831 101c 	ldrh.w	r1, [r1, ip, lsl #1]
						shift5 = shift5 << (x + 1);
 800dd70:	fa0e f606 	lsl.w	r6, lr, r6
						look_r = column_look[y - 1] & shift5;
 800dd74:	4031      	ands	r1, r6
 800dd76:	9101      	str	r1, [sp, #4]
 800dd78:	2601      	movs	r6, #1
 800dd7a:	e007      	b.n	800dd8c <compress_kitiku+0x384>
 800dd7c:	2101      	movs	r1, #1
 800dd7e:	9100      	str	r1, [sp, #0]
					look_f = 1;
 800dd80:	460c      	mov	r4, r1
 800dd82:	e699      	b.n	800dab8 <compress_kitiku+0xb0>
 800dd84:	2101      	movs	r1, #1
 800dd86:	9100      	str	r1, [sp, #0]
 800dd88:	2601      	movs	r6, #1
				look_r = 1;
 800dd8a:	9601      	str	r6, [sp, #4]
 800dd8c:	f04f 0c01 	mov.w	ip, #1
			break;

		}

		shift5 = 1;
		shift5 = shift5 << x;
 800dd90:	fa0e f802 	lsl.w	r8, lr, r2
		if (y <= 14) {
 800dd94:	2b0e      	cmp	r3, #14
		shift5 = shift5 << x;
 800dd96:	fa1f f888 	uxth.w	r8, r8
		if (y <= 14) {
 800dd9a:	f300 80bb 	bgt.w	800df14 <compress_kitiku+0x50c>
			wall_N = column[y] & shift5;
 800dd9e:	4978      	ldr	r1, [pc, #480]	; (800df80 <compress_kitiku+0x578>)
 800dda0:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
		} else {
			wall_N = 1;
		}
		shift5 = 1;
		shift5 = shift5 << x;
		if (y >= 1) {
 800dda4:	2b00      	cmp	r3, #0
			wall_N = column[y] & shift5;
 800dda6:	ea08 0101 	and.w	r1, r8, r1
 800ddaa:	9105      	str	r1, [sp, #20]
		if (y >= 1) {
 800ddac:	f340 80b5 	ble.w	800df1a <compress_kitiku+0x512>
			wall_S = column[y - 1] & shift5;
 800ddb0:	1e59      	subs	r1, r3, #1
 800ddb2:	460f      	mov	r7, r1
 800ddb4:	4972      	ldr	r1, [pc, #456]	; (800df80 <compress_kitiku+0x578>)
 800ddb6:	f831 1017 	ldrh.w	r1, [r1, r7, lsl #1]
 800ddba:	ea08 0801 	and.w	r8, r8, r1
		} else {
			wall_S = 1;
		}

		shift5 = 1;
		shift5 = shift5 << y;
 800ddbe:	fa0e f103 	lsl.w	r1, lr, r3
 800ddc2:	b289      	uxth	r1, r1
		if (x <= 14) {
 800ddc4:	2a0e      	cmp	r2, #14
		shift5 = shift5 << y;
 800ddc6:	9107      	str	r1, [sp, #28]
		if (x <= 14) {
 800ddc8:	f300 80aa 	bgt.w	800df20 <compress_kitiku+0x518>
			wall_E = row[x] & shift5;
 800ddcc:	496d      	ldr	r1, [pc, #436]	; (800df84 <compress_kitiku+0x57c>)
 800ddce:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 800ddd2:	460f      	mov	r7, r1
 800ddd4:	9907      	ldr	r1, [sp, #28]
			wall_E = 1;
		}

		shift5 = 1;
		shift5 = shift5 << y;
		if (x >= 1) {
 800ddd6:	2a00      	cmp	r2, #0
			wall_E = row[x] & shift5;
 800ddd8:	ea01 0107 	and.w	r1, r1, r7
 800dddc:	9106      	str	r1, [sp, #24]
		if (x >= 1) {
 800ddde:	f340 80a2 	ble.w	800df26 <compress_kitiku+0x51e>
			wall_W = row[x - 1] & shift5;
 800dde2:	1e51      	subs	r1, r2, #1
 800dde4:	460f      	mov	r7, r1
 800dde6:	4967      	ldr	r1, [pc, #412]	; (800df84 <compress_kitiku+0x57c>)
 800dde8:	f831 1017 	ldrh.w	r1, [r1, r7, lsl #1]
 800ddec:	460f      	mov	r7, r1
 800ddee:	9907      	ldr	r1, [sp, #28]
 800ddf0:	4039      	ands	r1, r7
		} else {
			wall_W = 1;
 800ddf2:	9107      	str	r1, [sp, #28]
 800ddf4:	0111      	lsls	r1, r2, #4
 800ddf6:	9115      	str	r1, [sp, #84]	; 0x54
		}
		shift5 = 1;

		switch (direction) {
 800ddf8:	9902      	ldr	r1, [sp, #8]
 800ddfa:	3901      	subs	r1, #1
 800ddfc:	2903      	cmp	r1, #3
 800ddfe:	f200 80df 	bhi.w	800dfc0 <compress_kitiku+0x5b8>
 800de02:	e8df f011 	tbh	[pc, r1, lsl #1]
 800de06:	0092      	.short	0x0092
 800de08:	01960166 	.word	0x01960166
 800de0c:	01c8      	.short	0x01c8
 800de0e:	2101      	movs	r1, #1
 800de10:	9100      	str	r1, [sp, #0]
					look_l = column_look[y + 1] & shift5;
 800de12:	1c59      	adds	r1, r3, #1
 800de14:	4e58      	ldr	r6, [pc, #352]	; (800df78 <compress_kitiku+0x570>)
 800de16:	f836 6011 	ldrh.w	r6, [r6, r1, lsl #1]
					shift5 = shift5 << x;
 800de1a:	fa0e f002 	lsl.w	r0, lr, r2
					if (look_l >= 1) {
 800de1e:	4030      	ands	r0, r6
 800de20:	d00d      	beq.n	800de3e <compress_kitiku+0x436>
						look_l = row_look[x] & shift5;
 800de22:	4856      	ldr	r0, [pc, #344]	; (800df7c <compress_kitiku+0x574>)
						shift5 = shift5 << (y + 1);
 800de24:	fa0e f101 	lsl.w	r1, lr, r1
						look_l = row_look[x] & shift5;
 800de28:	f830 0012 	ldrh.w	r0, [r0, r2, lsl #1]
						shift5 = shift5 << (y + 1);
 800de2c:	b289      	uxth	r1, r1
						look_l = row_look[x] & shift5;
 800de2e:	4008      	ands	r0, r1
					if (x == 0 || look_l == 0) {
 800de30:	b12a      	cbz	r2, 800de3e <compress_kitiku+0x436>
 800de32:	b120      	cbz	r0, 800de3e <compress_kitiku+0x436>
						look_l = row_look[x - 1] & shift5;
 800de34:	1e50      	subs	r0, r2, #1
 800de36:	4e51      	ldr	r6, [pc, #324]	; (800df7c <compress_kitiku+0x574>)
 800de38:	f836 0010 	ldrh.w	r0, [r6, r0, lsl #1]
 800de3c:	4008      	ands	r0, r1
			if (y == 0) {
 800de3e:	2b00      	cmp	r3, #0
 800de40:	d0a2      	beq.n	800dd88 <compress_kitiku+0x380>
				look_r = row_look[x] & shift5;
 800de42:	494e      	ldr	r1, [pc, #312]	; (800df7c <compress_kitiku+0x574>)
				shift5 = shift5 << (y - 1);
 800de44:	1e5e      	subs	r6, r3, #1
 800de46:	fa0e f606 	lsl.w	r6, lr, r6
				look_r = row_look[x] & shift5;
 800de4a:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
				shift5 = shift5 << (y - 1);
 800de4e:	b2b7      	uxth	r7, r6
				look_r = row_look[x] & shift5;
 800de50:	4039      	ands	r1, r7
				if (y <= 1 || look_r == 0) {
 800de52:	2b01      	cmp	r3, #1
				look_r = row_look[x] & shift5;
 800de54:	9101      	str	r1, [sp, #4]
 800de56:	f04f 0c01 	mov.w	ip, #1
				if (y <= 1 || look_r == 0) {
 800de5a:	dd0b      	ble.n	800de74 <compress_kitiku+0x46c>
 800de5c:	9901      	ldr	r1, [sp, #4]
 800de5e:	b191      	cbz	r1, 800de86 <compress_kitiku+0x47e>
					look_r = column_look[y - 2] & shift5;
 800de60:	4945      	ldr	r1, [pc, #276]	; (800df78 <compress_kitiku+0x570>)
 800de62:	f1a3 0802 	sub.w	r8, r3, #2
					shift5 = shift5 << x;
 800de66:	fa0e f602 	lsl.w	r6, lr, r2
					look_r = column_look[y - 2] & shift5;
 800de6a:	f831 8018 	ldrh.w	r8, [r1, r8, lsl #1]
 800de6e:	ea06 0108 	and.w	r1, r6, r8
 800de72:	9101      	str	r1, [sp, #4]
				if (x == 0 || look_r == 0) {
 800de74:	b13a      	cbz	r2, 800de86 <compress_kitiku+0x47e>
 800de76:	9901      	ldr	r1, [sp, #4]
 800de78:	b129      	cbz	r1, 800de86 <compress_kitiku+0x47e>
					look_r = row_look[x - 1] & shift5;
 800de7a:	1e51      	subs	r1, r2, #1
 800de7c:	4e3f      	ldr	r6, [pc, #252]	; (800df7c <compress_kitiku+0x574>)
 800de7e:	f836 1011 	ldrh.w	r1, [r6, r1, lsl #1]
 800de82:	4039      	ands	r1, r7
 800de84:	9101      	str	r1, [sp, #4]
 800de86:	2601      	movs	r6, #1
 800de88:	e782      	b.n	800dd90 <compress_kitiku+0x388>
					look_f = row_look[x + 1] & shift5;
 800de8a:	1c51      	adds	r1, r2, #1
 800de8c:	4e3b      	ldr	r6, [pc, #236]	; (800df7c <compress_kitiku+0x574>)
 800de8e:	f836 6011 	ldrh.w	r6, [r6, r1, lsl #1]
					shift5 = shift5 << y;
 800de92:	fa0e f403 	lsl.w	r4, lr, r3
					if (look_f >= 1) {
 800de96:	4034      	ands	r4, r6
 800de98:	d00d      	beq.n	800deb6 <compress_kitiku+0x4ae>
						look_f = column_look[y] & shift5;
 800de9a:	4c37      	ldr	r4, [pc, #220]	; (800df78 <compress_kitiku+0x570>)
 800de9c:	f834 4013 	ldrh.w	r4, [r4, r3, lsl #1]
						shift5 = shift5 << (x + 1);
 800dea0:	fa0e f101 	lsl.w	r1, lr, r1
						look_f = column_look[y] & shift5;
 800dea4:	400c      	ands	r4, r1
					if (y == 0 || look_f == 0) {
 800dea6:	2b00      	cmp	r3, #0
 800dea8:	d0b1      	beq.n	800de0e <compress_kitiku+0x406>
 800deaa:	b124      	cbz	r4, 800deb6 <compress_kitiku+0x4ae>
						look_f = column_look[y - 1] & shift5;
 800deac:	1e5c      	subs	r4, r3, #1
 800deae:	4e32      	ldr	r6, [pc, #200]	; (800df78 <compress_kitiku+0x570>)
 800deb0:	f836 4014 	ldrh.w	r4, [r6, r4, lsl #1]
 800deb4:	400c      	ands	r4, r1
 800deb6:	2101      	movs	r1, #1
 800deb8:	9100      	str	r1, [sp, #0]
 800deba:	e60a      	b.n	800dad2 <compress_kitiku+0xca>
 800debc:	2101      	movs	r1, #1
 800debe:	9100      	str	r1, [sp, #0]
				look_f = 1;
 800dec0:	460c      	mov	r4, r1
 800dec2:	e606      	b.n	800dad2 <compress_kitiku+0xca>
				look_l = 1;
 800dec4:	2001      	movs	r0, #1
 800dec6:	e7bc      	b.n	800de42 <compress_kitiku+0x43a>
				look_f = 1;
 800dec8:	2401      	movs	r4, #1
 800deca:	e633      	b.n	800db34 <compress_kitiku+0x12c>
				look_l = 1;
 800decc:	2001      	movs	r0, #1
 800dece:	e650      	b.n	800db72 <compress_kitiku+0x16a>
			if (y == 0) {
 800ded0:	b10b      	cbz	r3, 800ded6 <compress_kitiku+0x4ce>
				look_f = 1;
 800ded2:	2401      	movs	r4, #1
 800ded4:	e695      	b.n	800dc02 <compress_kitiku+0x1fa>
				look_l = 1;
 800ded6:	2001      	movs	r0, #1
				look_f = 1;
 800ded8:	4604      	mov	r4, r0
					look_r = column_look[y + 1] & shift5;
 800deda:	1c5e      	adds	r6, r3, #1
 800dedc:	4f26      	ldr	r7, [pc, #152]	; (800df78 <compress_kitiku+0x570>)
					shift5 = shift5 << x;
 800dede:	fa0e f102 	lsl.w	r1, lr, r2
					look_r = column_look[y + 1] & shift5;
 800dee2:	f837 7016 	ldrh.w	r7, [r7, r6, lsl #1]
					shift5 = shift5 << x;
 800dee6:	b289      	uxth	r1, r1
						shift5 = 1;
 800dee8:	4239      	tst	r1, r7
					look_r = row_look[x] & shift5;
 800deea:	4f24      	ldr	r7, [pc, #144]	; (800df7c <compress_kitiku+0x574>)
						shift5 = 1;
 800deec:	bf18      	it	ne
 800deee:	2101      	movne	r1, #1
					look_r = row_look[x] & shift5;
 800def0:	f837 7012 	ldrh.w	r7, [r7, r2, lsl #1]
					shift5 = shift5 << (y + 1);
 800def4:	40b1      	lsls	r1, r6
					look_r = row_look[x] & shift5;
 800def6:	4039      	ands	r1, r7
 800def8:	9101      	str	r1, [sp, #4]
					if (x == 0 || look_r == 0) {
 800defa:	b142      	cbz	r2, 800df0e <compress_kitiku+0x506>
 800defc:	b139      	cbz	r1, 800df0e <compress_kitiku+0x506>
						look_r = row_look[x - 1] & shift5;
 800defe:	1e57      	subs	r7, r2, #1
 800df00:	491e      	ldr	r1, [pc, #120]	; (800df7c <compress_kitiku+0x574>)
 800df02:	f831 1017 	ldrh.w	r1, [r1, r7, lsl #1]
						shift5 = shift5 << (y + 1);
 800df06:	fa0e f606 	lsl.w	r6, lr, r6
						look_r = row_look[x - 1] & shift5;
 800df0a:	4031      	ands	r1, r6
 800df0c:	9101      	str	r1, [sp, #4]
 800df0e:	2601      	movs	r6, #1
 800df10:	46b4      	mov	ip, r6
 800df12:	e650      	b.n	800dbb6 <compress_kitiku+0x1ae>
			wall_N = 1;
 800df14:	2101      	movs	r1, #1
 800df16:	9105      	str	r1, [sp, #20]
 800df18:	e74a      	b.n	800ddb0 <compress_kitiku+0x3a8>
			wall_S = 1;
 800df1a:	f04f 0801 	mov.w	r8, #1
 800df1e:	e74e      	b.n	800ddbe <compress_kitiku+0x3b6>
			wall_E = 1;
 800df20:	2101      	movs	r1, #1
 800df22:	9106      	str	r1, [sp, #24]
 800df24:	e75d      	b.n	800dde2 <compress_kitiku+0x3da>
			wall_W = 1;
 800df26:	2101      	movs	r1, #1
 800df28:	e763      	b.n	800ddf2 <compress_kitiku+0x3ea>
		case 1:
			wall_f = wall_N;
			wall_l = wall_W;
			wall_r = wall_E;
			if (y == 15) {
 800df2a:	2b0f      	cmp	r3, #15
				front_count = 255;
			} else {
				front_count = walk_count[16 * x + y + 1];
 800df2c:	bf1f      	itttt	ne
 800df2e:	0111      	lslne	r1, r2, #4
 800df30:	18c9      	addne	r1, r1, r3
 800df32:	468a      	movne	sl, r1
 800df34:	f10a 0a01 	addne.w	sl, sl, #1
 800df38:	bf16      	itet	ne
 800df3a:	4913      	ldrne	r1, [pc, #76]	; (800df88 <compress_kitiku+0x580>)
				front_count = 255;
 800df3c:	f04f 0aff 	moveq.w	sl, #255	; 0xff
				front_count = walk_count[16 * x + y + 1];
 800df40:	f831 a01a 	ldrhne.w	sl, [r1, sl, lsl #1]

			}
			if (x == 0) {
 800df44:	b312      	cbz	r2, 800df8c <compress_kitiku+0x584>
				left_count = 255;
			} else {
				left_count = walk_count[16 * (x - 1) + y];
 800df46:	1e55      	subs	r5, r2, #1
 800df48:	eb03 1505 	add.w	r5, r3, r5, lsl #4
 800df4c:	490e      	ldr	r1, [pc, #56]	; (800df88 <compress_kitiku+0x580>)
			}
			if (x == 15) {
 800df4e:	2a0f      	cmp	r2, #15
				left_count = walk_count[16 * (x - 1) + y];
 800df50:	f831 b015 	ldrh.w	fp, [r1, r5, lsl #1]
			if (x == 15) {
 800df54:	d01d      	beq.n	800df92 <compress_kitiku+0x58a>
				right_count = 255;
			} else {
				right_count = walk_count[16 * (x + 1) + y];
 800df56:	1c55      	adds	r5, r2, #1
 800df58:	eb03 1505 	add.w	r5, r3, r5, lsl #4
 800df5c:	490a      	ldr	r1, [pc, #40]	; (800df88 <compress_kitiku+0x580>)
 800df5e:	f831 1015 	ldrh.w	r1, [r1, r5, lsl #1]
				right_count = 255;
 800df62:	9103      	str	r1, [sp, #12]
			}
			if (y == 0) {
 800df64:	2b00      	cmp	r3, #0
 800df66:	f040 80a6 	bne.w	800e0b6 <compress_kitiku+0x6ae>
 800df6a:	9906      	ldr	r1, [sp, #24]
 800df6c:	910b      	str	r1, [sp, #44]	; 0x2c
 800df6e:	9907      	ldr	r1, [sp, #28]
 800df70:	9111      	str	r1, [sp, #68]	; 0x44
 800df72:	9905      	ldr	r1, [sp, #20]
 800df74:	9114      	str	r1, [sp, #80]	; 0x50
 800df76:	e01a      	b.n	800dfae <compress_kitiku+0x5a6>
 800df78:	2001822c 	.word	0x2001822c
 800df7c:	200132e8 	.word	0x200132e8
 800df80:	2000bc6a 	.word	0x2000bc6a
 800df84:	20018254 	.word	0x20018254
 800df88:	2000ba34 	.word	0x2000ba34
				left_count = 255;
 800df8c:	f04f 0bff 	mov.w	fp, #255	; 0xff
 800df90:	e7e1      	b.n	800df56 <compress_kitiku+0x54e>
				right_count = 255;
 800df92:	21ff      	movs	r1, #255	; 0xff
 800df94:	e7e5      	b.n	800df62 <compress_kitiku+0x55a>
 800df96:	9905      	ldr	r1, [sp, #20]
 800df98:	9111      	str	r1, [sp, #68]	; 0x44
 800df9a:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
 800df9e:	9906      	ldr	r1, [sp, #24]
 800dfa0:	e7e8      	b.n	800df74 <compress_kitiku+0x56c>
 800dfa2:	9907      	ldr	r1, [sp, #28]
 800dfa4:	910b      	str	r1, [sp, #44]	; 0x2c
 800dfa6:	9906      	ldr	r1, [sp, #24]
 800dfa8:	9111      	str	r1, [sp, #68]	; 0x44
 800dfaa:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
				back_count = 255;
 800dfae:	21ff      	movs	r1, #255	; 0xff
 800dfb0:	2501      	movs	r5, #1
 800dfb2:	9110      	str	r1, [sp, #64]	; 0x40
				right_count = walk_count[16 * x + y + 1];
			}
			if (x == 15) {
				back_count = 255;
			} else {
				back_count = walk_count[16 * (x + 1) + y];
 800dfb4:	950f      	str	r5, [sp, #60]	; 0x3c
 800dfb6:	950e      	str	r5, [sp, #56]	; 0x38
 800dfb8:	950d      	str	r5, [sp, #52]	; 0x34
 800dfba:	950c      	str	r5, [sp, #48]	; 0x30
 800dfbc:	950a      	str	r5, [sp, #40]	; 0x28
 800dfbe:	9509      	str	r5, [sp, #36]	; 0x24
			}
			break;

		}
		if (walk_count[16 * x + y] <= 1) {
 800dfc0:	eb03 1102 	add.w	r1, r3, r2, lsl #4
 800dfc4:	460f      	mov	r7, r1
 800dfc6:	498b      	ldr	r1, [pc, #556]	; (800e1f4 <compress_kitiku+0x7ec>)
 800dfc8:	f831 1017 	ldrh.w	r1, [r1, r7, lsl #1]
 800dfcc:	2901      	cmp	r1, #1
 800dfce:	f200 8139 	bhi.w	800e244 <compress_kitiku+0x83c>
 800dfd2:	9908      	ldr	r1, [sp, #32]
 800dfd4:	b121      	cbz	r1, 800dfe0 <compress_kitiku+0x5d8>
 800dfd6:	f8df e260 	ldr.w	lr, [pc, #608]	; 800e238 <compress_kitiku+0x830>
 800dfda:	9902      	ldr	r1, [sp, #8]
 800dfdc:	f8ce 1000 	str.w	r1, [lr]
 800dfe0:	9912      	ldr	r1, [sp, #72]	; 0x48
 800dfe2:	b119      	cbz	r1, 800dfec <compress_kitiku+0x5e4>
 800dfe4:	f8df e254 	ldr.w	lr, [pc, #596]	; 800e23c <compress_kitiku+0x834>
 800dfe8:	f8ce 3000 	str.w	r3, [lr]
 800dfec:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800dfee:	b119      	cbz	r1, 800dff8 <compress_kitiku+0x5f0>
 800dff0:	f8df e24c 	ldr.w	lr, [pc, #588]	; 800e240 <compress_kitiku+0x838>
 800dff4:	f8ce 2000 	str.w	r2, [lr]
 800dff8:	9900      	ldr	r1, [sp, #0]
 800dffa:	b109      	cbz	r1, 800e000 <compress_kitiku+0x5f8>
 800dffc:	4f7e      	ldr	r7, [pc, #504]	; (800e1f8 <compress_kitiku+0x7f0>)
 800dffe:	803c      	strh	r4, [r7, #0]
 800e000:	4c7e      	ldr	r4, [pc, #504]	; (800e1fc <compress_kitiku+0x7f4>)
 800e002:	2701      	movs	r7, #1
 800e004:	8027      	strh	r7, [r4, #0]
 800e006:	f1bc 0f00 	cmp.w	ip, #0
 800e00a:	d001      	beq.n	800e010 <compress_kitiku+0x608>
 800e00c:	4c7c      	ldr	r4, [pc, #496]	; (800e200 <compress_kitiku+0x7f8>)
 800e00e:	8020      	strh	r0, [r4, #0]
 800e010:	b11e      	cbz	r6, 800e01a <compress_kitiku+0x612>
 800e012:	487c      	ldr	r0, [pc, #496]	; (800e204 <compress_kitiku+0x7fc>)
 800e014:	f8bd 1004 	ldrh.w	r1, [sp, #4]
 800e018:	8001      	strh	r1, [r0, #0]
 800e01a:	497b      	ldr	r1, [pc, #492]	; (800e208 <compress_kitiku+0x800>)
 800e01c:	f8bd 0014 	ldrh.w	r0, [sp, #20]
 800e020:	8008      	strh	r0, [r1, #0]
 800e022:	497a      	ldr	r1, [pc, #488]	; (800e20c <compress_kitiku+0x804>)
 800e024:	f8bd 0018 	ldrh.w	r0, [sp, #24]
 800e028:	f8a1 8000 	strh.w	r8, [r1]
 800e02c:	4978      	ldr	r1, [pc, #480]	; (800e210 <compress_kitiku+0x808>)
 800e02e:	8008      	strh	r0, [r1, #0]
 800e030:	4978      	ldr	r1, [pc, #480]	; (800e214 <compress_kitiku+0x80c>)
 800e032:	f8bd 001c 	ldrh.w	r0, [sp, #28]
 800e036:	8008      	strh	r0, [r1, #0]
 800e038:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e03a:	b119      	cbz	r1, 800e044 <compress_kitiku+0x63c>
 800e03c:	4976      	ldr	r1, [pc, #472]	; (800e218 <compress_kitiku+0x810>)
 800e03e:	f8bd 0050 	ldrh.w	r0, [sp, #80]	; 0x50
 800e042:	8008      	strh	r0, [r1, #0]
 800e044:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e046:	b119      	cbz	r1, 800e050 <compress_kitiku+0x648>
 800e048:	4974      	ldr	r1, [pc, #464]	; (800e21c <compress_kitiku+0x814>)
 800e04a:	f8bd 0044 	ldrh.w	r0, [sp, #68]	; 0x44
 800e04e:	8008      	strh	r0, [r1, #0]
 800e050:	990c      	ldr	r1, [sp, #48]	; 0x30
 800e052:	b119      	cbz	r1, 800e05c <compress_kitiku+0x654>
 800e054:	4972      	ldr	r1, [pc, #456]	; (800e220 <compress_kitiku+0x818>)
 800e056:	f8bd 002c 	ldrh.w	r0, [sp, #44]	; 0x2c
 800e05a:	8008      	strh	r0, [r1, #0]
 800e05c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800e05e:	b111      	cbz	r1, 800e066 <compress_kitiku+0x65e>
 800e060:	4970      	ldr	r1, [pc, #448]	; (800e224 <compress_kitiku+0x81c>)
 800e062:	f8a1 a000 	strh.w	sl, [r1]
 800e066:	990e      	ldr	r1, [sp, #56]	; 0x38
 800e068:	b111      	cbz	r1, 800e070 <compress_kitiku+0x668>
 800e06a:	496f      	ldr	r1, [pc, #444]	; (800e228 <compress_kitiku+0x820>)
 800e06c:	f8a1 b000 	strh.w	fp, [r1]
 800e070:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800e072:	b119      	cbz	r1, 800e07c <compress_kitiku+0x674>
 800e074:	496d      	ldr	r1, [pc, #436]	; (800e22c <compress_kitiku+0x824>)
 800e076:	f8bd 000c 	ldrh.w	r0, [sp, #12]
 800e07a:	8008      	strh	r0, [r1, #0]
 800e07c:	b11d      	cbz	r5, 800e086 <compress_kitiku+0x67e>
 800e07e:	496c      	ldr	r1, [pc, #432]	; (800e230 <compress_kitiku+0x828>)
 800e080:	f8bd 0040 	ldrh.w	r0, [sp, #64]	; 0x40
 800e084:	8008      	strh	r0, [r1, #0]
 800e086:	f1b9 0f00 	cmp.w	r9, #0
 800e08a:	d002      	beq.n	800e092 <compress_kitiku+0x68a>
 800e08c:	4969      	ldr	r1, [pc, #420]	; (800e234 <compress_kitiku+0x82c>)
 800e08e:	9804      	ldr	r0, [sp, #16]
 800e090:	6008      	str	r0, [r1, #0]
			break;
		}

	}

	switch (direction) {
 800e092:	4969      	ldr	r1, [pc, #420]	; (800e238 <compress_kitiku+0x830>)
 800e094:	6809      	ldr	r1, [r1, #0]
 800e096:	3901      	subs	r1, #1
 800e098:	2903      	cmp	r1, #3
 800e09a:	f200 81e6 	bhi.w	800e46a <compress_kitiku+0xa62>
 800e09e:	e8df f011 	tbh	[pc, r1, lsl #1]
 800e0a2:	01e1      	.short	0x01e1
 800e0a4:	01eb01e7 	.word	0x01eb01e7
 800e0a8:	01ed      	.short	0x01ed
 800e0aa:	9905      	ldr	r1, [sp, #20]
 800e0ac:	910b      	str	r1, [sp, #44]	; 0x2c
 800e0ae:	f8cd 8044 	str.w	r8, [sp, #68]	; 0x44
 800e0b2:	9907      	ldr	r1, [sp, #28]
 800e0b4:	e75e      	b.n	800df74 <compress_kitiku+0x56c>
				back_count = walk_count[16 * x + y - 1];
 800e0b6:	eb03 1502 	add.w	r5, r3, r2, lsl #4
 800e0ba:	3d01      	subs	r5, #1
 800e0bc:	494d      	ldr	r1, [pc, #308]	; (800e1f4 <compress_kitiku+0x7ec>)
 800e0be:	f831 1015 	ldrh.w	r1, [r1, r5, lsl #1]
 800e0c2:	9110      	str	r1, [sp, #64]	; 0x40
 800e0c4:	9906      	ldr	r1, [sp, #24]
 800e0c6:	910b      	str	r1, [sp, #44]	; 0x2c
 800e0c8:	9907      	ldr	r1, [sp, #28]
 800e0ca:	9111      	str	r1, [sp, #68]	; 0x44
 800e0cc:	9905      	ldr	r1, [sp, #20]
				back_count = walk_count[16 * (x + 1) + y];
 800e0ce:	9114      	str	r1, [sp, #80]	; 0x50
 800e0d0:	e057      	b.n	800e182 <compress_kitiku+0x77a>
			if (x == 15) {
 800e0d2:	2a0f      	cmp	r2, #15
				front_count = walk_count[16 * (x + 1) + y];
 800e0d4:	bf1d      	ittte	ne
 800e0d6:	1c55      	addne	r5, r2, #1
 800e0d8:	eb03 1505 	addne.w	r5, r3, r5, lsl #4
 800e0dc:	4945      	ldrne	r1, [pc, #276]	; (800e1f4 <compress_kitiku+0x7ec>)
				front_count = 255;
 800e0de:	f04f 0aff 	moveq.w	sl, #255	; 0xff
				front_count = walk_count[16 * (x + 1) + y];
 800e0e2:	bf18      	it	ne
 800e0e4:	f831 a015 	ldrhne.w	sl, [r1, r5, lsl #1]
			if (y == 15) {
 800e0e8:	2b0f      	cmp	r3, #15
 800e0ea:	d01d      	beq.n	800e128 <compress_kitiku+0x720>
				left_count = walk_count[16 * x + y + 1];
 800e0ec:	eb03 1502 	add.w	r5, r3, r2, lsl #4
 800e0f0:	3501      	adds	r5, #1
 800e0f2:	4940      	ldr	r1, [pc, #256]	; (800e1f4 <compress_kitiku+0x7ec>)
 800e0f4:	f831 b015 	ldrh.w	fp, [r1, r5, lsl #1]
			if (y == 0) {
 800e0f8:	b1cb      	cbz	r3, 800e12e <compress_kitiku+0x726>
				right_count = walk_count[16 * x + y - 1];
 800e0fa:	eb03 1502 	add.w	r5, r3, r2, lsl #4
 800e0fe:	3d01      	subs	r5, #1
 800e100:	493c      	ldr	r1, [pc, #240]	; (800e1f4 <compress_kitiku+0x7ec>)
 800e102:	f831 1015 	ldrh.w	r1, [r1, r5, lsl #1]
				right_count = 255;
 800e106:	9103      	str	r1, [sp, #12]
			if (x == 0) {
 800e108:	2a00      	cmp	r2, #0
 800e10a:	f43f af44 	beq.w	800df96 <compress_kitiku+0x58e>
				back_count = walk_count[16 * (x - 1) + y];
 800e10e:	1e55      	subs	r5, r2, #1
 800e110:	eb03 1505 	add.w	r5, r3, r5, lsl #4
 800e114:	4937      	ldr	r1, [pc, #220]	; (800e1f4 <compress_kitiku+0x7ec>)
 800e116:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
 800e11a:	f831 1015 	ldrh.w	r1, [r1, r5, lsl #1]
 800e11e:	9110      	str	r1, [sp, #64]	; 0x40
 800e120:	9905      	ldr	r1, [sp, #20]
 800e122:	9111      	str	r1, [sp, #68]	; 0x44
 800e124:	9906      	ldr	r1, [sp, #24]
 800e126:	e7d2      	b.n	800e0ce <compress_kitiku+0x6c6>
				left_count = 255;
 800e128:	f04f 0bff 	mov.w	fp, #255	; 0xff
 800e12c:	e7e5      	b.n	800e0fa <compress_kitiku+0x6f2>
				right_count = 255;
 800e12e:	21ff      	movs	r1, #255	; 0xff
 800e130:	e7e9      	b.n	800e106 <compress_kitiku+0x6fe>
			if (y == 0) {
 800e132:	b343      	cbz	r3, 800e186 <compress_kitiku+0x77e>
				front_count = walk_count[16 * x + y - 1];
 800e134:	0111      	lsls	r1, r2, #4
 800e136:	4419      	add	r1, r3
 800e138:	f101 3aff 	add.w	sl, r1, #4294967295
 800e13c:	492d      	ldr	r1, [pc, #180]	; (800e1f4 <compress_kitiku+0x7ec>)
 800e13e:	f831 a01a 	ldrh.w	sl, [r1, sl, lsl #1]
			if (x == 15) {
 800e142:	2a0f      	cmp	r2, #15
 800e144:	d022      	beq.n	800e18c <compress_kitiku+0x784>
				left_count = walk_count[16 * (x + 1) + y];
 800e146:	1c55      	adds	r5, r2, #1
 800e148:	eb03 1505 	add.w	r5, r3, r5, lsl #4
 800e14c:	4929      	ldr	r1, [pc, #164]	; (800e1f4 <compress_kitiku+0x7ec>)
 800e14e:	f831 b015 	ldrh.w	fp, [r1, r5, lsl #1]
			if (x == 0) {
 800e152:	b1f2      	cbz	r2, 800e192 <compress_kitiku+0x78a>
				right_count = walk_count[16 * (x - 1) + y];
 800e154:	1e55      	subs	r5, r2, #1
 800e156:	eb03 1505 	add.w	r5, r3, r5, lsl #4
 800e15a:	4926      	ldr	r1, [pc, #152]	; (800e1f4 <compress_kitiku+0x7ec>)
 800e15c:	f831 1015 	ldrh.w	r1, [r1, r5, lsl #1]
				right_count = 255;
 800e160:	9103      	str	r1, [sp, #12]
			if (y == 15) {
 800e162:	2b0f      	cmp	r3, #15
 800e164:	f43f af1d 	beq.w	800dfa2 <compress_kitiku+0x59a>
				back_count = walk_count[16 * x + y + 1];
 800e168:	eb03 1502 	add.w	r5, r3, r2, lsl #4
 800e16c:	3501      	adds	r5, #1
 800e16e:	4921      	ldr	r1, [pc, #132]	; (800e1f4 <compress_kitiku+0x7ec>)
 800e170:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800e174:	f831 1015 	ldrh.w	r1, [r1, r5, lsl #1]
 800e178:	9110      	str	r1, [sp, #64]	; 0x40
 800e17a:	9907      	ldr	r1, [sp, #28]
 800e17c:	910b      	str	r1, [sp, #44]	; 0x2c
 800e17e:	9906      	ldr	r1, [sp, #24]
 800e180:	9111      	str	r1, [sp, #68]	; 0x44
				back_count = walk_count[16 * (x + 1) + y];
 800e182:	2501      	movs	r5, #1
 800e184:	e716      	b.n	800dfb4 <compress_kitiku+0x5ac>
				front_count = 255;
 800e186:	f04f 0aff 	mov.w	sl, #255	; 0xff
 800e18a:	e7da      	b.n	800e142 <compress_kitiku+0x73a>
				left_count = 255;
 800e18c:	f04f 0bff 	mov.w	fp, #255	; 0xff
 800e190:	e7e0      	b.n	800e154 <compress_kitiku+0x74c>
				right_count = 255;
 800e192:	21ff      	movs	r1, #255	; 0xff
 800e194:	e7e4      	b.n	800e160 <compress_kitiku+0x758>
			if (x == 0) {
 800e196:	b32a      	cbz	r2, 800e1e4 <compress_kitiku+0x7dc>
				front_count = walk_count[16 * (x - 1) + y];
 800e198:	1e55      	subs	r5, r2, #1
 800e19a:	eb03 1505 	add.w	r5, r3, r5, lsl #4
 800e19e:	4915      	ldr	r1, [pc, #84]	; (800e1f4 <compress_kitiku+0x7ec>)
 800e1a0:	f831 a015 	ldrh.w	sl, [r1, r5, lsl #1]
			if (y == 0) {
 800e1a4:	b30b      	cbz	r3, 800e1ea <compress_kitiku+0x7e2>
				left_count = walk_count[16 * x + y - 1];
 800e1a6:	eb03 1502 	add.w	r5, r3, r2, lsl #4
 800e1aa:	3d01      	subs	r5, #1
 800e1ac:	4911      	ldr	r1, [pc, #68]	; (800e1f4 <compress_kitiku+0x7ec>)
			if (y == 15) {
 800e1ae:	2b0f      	cmp	r3, #15
				left_count = walk_count[16 * x + y - 1];
 800e1b0:	f831 b015 	ldrh.w	fp, [r1, r5, lsl #1]
			if (y == 15) {
 800e1b4:	d01c      	beq.n	800e1f0 <compress_kitiku+0x7e8>
				right_count = walk_count[16 * x + y + 1];
 800e1b6:	eb03 1502 	add.w	r5, r3, r2, lsl #4
 800e1ba:	3501      	adds	r5, #1
 800e1bc:	490d      	ldr	r1, [pc, #52]	; (800e1f4 <compress_kitiku+0x7ec>)
 800e1be:	f831 1015 	ldrh.w	r1, [r1, r5, lsl #1]
				right_count = 255;
 800e1c2:	9103      	str	r1, [sp, #12]
			if (x == 15) {
 800e1c4:	2a0f      	cmp	r2, #15
 800e1c6:	f43f af70 	beq.w	800e0aa <compress_kitiku+0x6a2>
				back_count = walk_count[16 * (x + 1) + y];
 800e1ca:	1c55      	adds	r5, r2, #1
 800e1cc:	eb03 1505 	add.w	r5, r3, r5, lsl #4
 800e1d0:	4908      	ldr	r1, [pc, #32]	; (800e1f4 <compress_kitiku+0x7ec>)
 800e1d2:	f8cd 8044 	str.w	r8, [sp, #68]	; 0x44
 800e1d6:	f831 1015 	ldrh.w	r1, [r1, r5, lsl #1]
 800e1da:	9110      	str	r1, [sp, #64]	; 0x40
 800e1dc:	9905      	ldr	r1, [sp, #20]
 800e1de:	910b      	str	r1, [sp, #44]	; 0x2c
 800e1e0:	9907      	ldr	r1, [sp, #28]
 800e1e2:	e774      	b.n	800e0ce <compress_kitiku+0x6c6>
				front_count = 255;
 800e1e4:	f04f 0aff 	mov.w	sl, #255	; 0xff
 800e1e8:	e7dc      	b.n	800e1a4 <compress_kitiku+0x79c>
				left_count = 255;
 800e1ea:	f04f 0bff 	mov.w	fp, #255	; 0xff
 800e1ee:	e7e2      	b.n	800e1b6 <compress_kitiku+0x7ae>
				right_count = 255;
 800e1f0:	21ff      	movs	r1, #255	; 0xff
 800e1f2:	e7e6      	b.n	800e1c2 <compress_kitiku+0x7ba>
 800e1f4:	2000ba34 	.word	0x2000ba34
 800e1f8:	20018332 	.word	0x20018332
 800e1fc:	20000008 	.word	0x20000008
 800e200:	20018336 	.word	0x20018336
 800e204:	20018322 	.word	0x20018322
 800e208:	2001834a 	.word	0x2001834a
 800e20c:	20018352 	.word	0x20018352
 800e210:	20018350 	.word	0x20018350
 800e214:	20018338 	.word	0x20018338
 800e218:	2001832c 	.word	0x2001832c
 800e21c:	20018334 	.word	0x20018334
 800e220:	2001832e 	.word	0x2001832e
 800e224:	2000bc66 	.word	0x2000bc66
 800e228:	20018276 	.word	0x20018276
 800e22c:	2000ba10 	.word	0x2000ba10
 800e230:	20018198 	.word	0x20018198
 800e234:	2001833c 	.word	0x2001833c
 800e238:	200133b0 	.word	0x200133b0
 800e23c:	200168e4 	.word	0x200168e4
 800e240:	2000b498 	.word	0x2000b498
		if (wall_f == 0 && wall_l >= 1 && wall_r >= 1) {
 800e244:	9914      	ldr	r1, [sp, #80]	; 0x50
 800e246:	2900      	cmp	r1, #0
 800e248:	f47f aec3 	bne.w	800dfd2 <compress_kitiku+0x5ca>
 800e24c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800e24e:	2900      	cmp	r1, #0
 800e250:	f000 8191 	beq.w	800e576 <compress_kitiku+0xb6e>
 800e254:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e256:	2900      	cmp	r1, #0
 800e258:	f000 8144 	beq.w	800e4e4 <compress_kitiku+0xadc>
			if (look_f == 0) {
 800e25c:	2c00      	cmp	r4, #0
 800e25e:	f040 80e1 	bne.w	800e424 <compress_kitiku+0xa1c>
 800e262:	9908      	ldr	r1, [sp, #32]
 800e264:	b111      	cbz	r1, 800e26c <compress_kitiku+0x864>
 800e266:	4c86      	ldr	r4, [pc, #536]	; (800e480 <compress_kitiku+0xa78>)
 800e268:	9902      	ldr	r1, [sp, #8]
 800e26a:	6021      	str	r1, [r4, #0]
 800e26c:	9912      	ldr	r1, [sp, #72]	; 0x48
 800e26e:	b109      	cbz	r1, 800e274 <compress_kitiku+0x86c>
 800e270:	4c84      	ldr	r4, [pc, #528]	; (800e484 <compress_kitiku+0xa7c>)
 800e272:	6023      	str	r3, [r4, #0]
 800e274:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800e276:	b109      	cbz	r1, 800e27c <compress_kitiku+0x874>
 800e278:	4c83      	ldr	r4, [pc, #524]	; (800e488 <compress_kitiku+0xa80>)
 800e27a:	6022      	str	r2, [r4, #0]
 800e27c:	9900      	ldr	r1, [sp, #0]
 800e27e:	b111      	cbz	r1, 800e286 <compress_kitiku+0x87e>
 800e280:	4c82      	ldr	r4, [pc, #520]	; (800e48c <compress_kitiku+0xa84>)
 800e282:	2700      	movs	r7, #0
 800e284:	8027      	strh	r7, [r4, #0]
 800e286:	4c82      	ldr	r4, [pc, #520]	; (800e490 <compress_kitiku+0xa88>)
 800e288:	2701      	movs	r7, #1
 800e28a:	8027      	strh	r7, [r4, #0]
 800e28c:	f1bc 0f00 	cmp.w	ip, #0
 800e290:	d001      	beq.n	800e296 <compress_kitiku+0x88e>
 800e292:	4c80      	ldr	r4, [pc, #512]	; (800e494 <compress_kitiku+0xa8c>)
 800e294:	8020      	strh	r0, [r4, #0]
 800e296:	b11e      	cbz	r6, 800e2a0 <compress_kitiku+0x898>
 800e298:	487f      	ldr	r0, [pc, #508]	; (800e498 <compress_kitiku+0xa90>)
 800e29a:	f8bd 1004 	ldrh.w	r1, [sp, #4]
 800e29e:	8001      	strh	r1, [r0, #0]
 800e2a0:	497e      	ldr	r1, [pc, #504]	; (800e49c <compress_kitiku+0xa94>)
 800e2a2:	f8bd 0014 	ldrh.w	r0, [sp, #20]
 800e2a6:	8008      	strh	r0, [r1, #0]
 800e2a8:	497d      	ldr	r1, [pc, #500]	; (800e4a0 <compress_kitiku+0xa98>)
 800e2aa:	f8bd 0018 	ldrh.w	r0, [sp, #24]
 800e2ae:	f8a1 8000 	strh.w	r8, [r1]
 800e2b2:	497c      	ldr	r1, [pc, #496]	; (800e4a4 <compress_kitiku+0xa9c>)
 800e2b4:	8008      	strh	r0, [r1, #0]
 800e2b6:	497c      	ldr	r1, [pc, #496]	; (800e4a8 <compress_kitiku+0xaa0>)
 800e2b8:	f8bd 001c 	ldrh.w	r0, [sp, #28]
 800e2bc:	8008      	strh	r0, [r1, #0]
 800e2be:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e2c0:	b111      	cbz	r1, 800e2c8 <compress_kitiku+0x8c0>
 800e2c2:	497a      	ldr	r1, [pc, #488]	; (800e4ac <compress_kitiku+0xaa4>)
 800e2c4:	2000      	movs	r0, #0
 800e2c6:	8008      	strh	r0, [r1, #0]
 800e2c8:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e2ca:	b119      	cbz	r1, 800e2d4 <compress_kitiku+0x8cc>
 800e2cc:	4978      	ldr	r1, [pc, #480]	; (800e4b0 <compress_kitiku+0xaa8>)
 800e2ce:	f8bd 0044 	ldrh.w	r0, [sp, #68]	; 0x44
 800e2d2:	8008      	strh	r0, [r1, #0]
 800e2d4:	990c      	ldr	r1, [sp, #48]	; 0x30
 800e2d6:	b119      	cbz	r1, 800e2e0 <compress_kitiku+0x8d8>
 800e2d8:	4976      	ldr	r1, [pc, #472]	; (800e4b4 <compress_kitiku+0xaac>)
 800e2da:	f8bd 002c 	ldrh.w	r0, [sp, #44]	; 0x2c
 800e2de:	8008      	strh	r0, [r1, #0]
 800e2e0:	990d      	ldr	r1, [sp, #52]	; 0x34
 800e2e2:	b111      	cbz	r1, 800e2ea <compress_kitiku+0x8e2>
 800e2e4:	4974      	ldr	r1, [pc, #464]	; (800e4b8 <compress_kitiku+0xab0>)
 800e2e6:	f8a1 a000 	strh.w	sl, [r1]
 800e2ea:	990e      	ldr	r1, [sp, #56]	; 0x38
 800e2ec:	b111      	cbz	r1, 800e2f4 <compress_kitiku+0x8ec>
 800e2ee:	4973      	ldr	r1, [pc, #460]	; (800e4bc <compress_kitiku+0xab4>)
 800e2f0:	f8a1 b000 	strh.w	fp, [r1]
 800e2f4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800e2f6:	b119      	cbz	r1, 800e300 <compress_kitiku+0x8f8>
 800e2f8:	4971      	ldr	r1, [pc, #452]	; (800e4c0 <compress_kitiku+0xab8>)
 800e2fa:	f8bd 000c 	ldrh.w	r0, [sp, #12]
 800e2fe:	8008      	strh	r0, [r1, #0]
 800e300:	b11d      	cbz	r5, 800e30a <compress_kitiku+0x902>
 800e302:	4970      	ldr	r1, [pc, #448]	; (800e4c4 <compress_kitiku+0xabc>)
 800e304:	f8bd 0040 	ldrh.w	r0, [sp, #64]	; 0x40
 800e308:	8008      	strh	r0, [r1, #0]
 800e30a:	f1b9 0f00 	cmp.w	r9, #0
 800e30e:	d002      	beq.n	800e316 <compress_kitiku+0x90e>
 800e310:	496d      	ldr	r1, [pc, #436]	; (800e4c8 <compress_kitiku+0xac0>)
 800e312:	9804      	ldr	r0, [sp, #16]
 800e314:	6008      	str	r0, [r1, #0]
				kitiku = 0;
 800e316:	496d      	ldr	r1, [pc, #436]	; (800e4cc <compress_kitiku+0xac4>)
 800e318:	2000      	movs	r0, #0
 800e31a:	7008      	strb	r0, [r1, #0]
				break;
 800e31c:	e6b9      	b.n	800e092 <compress_kitiku+0x68a>
			if (front_count >= left_count) {
 800e31e:	45da      	cmp	sl, fp
 800e320:	d33d      	bcc.n	800e39e <compress_kitiku+0x996>
 800e322:	9908      	ldr	r1, [sp, #32]
 800e324:	b121      	cbz	r1, 800e330 <compress_kitiku+0x928>
 800e326:	f8df e158 	ldr.w	lr, [pc, #344]	; 800e480 <compress_kitiku+0xa78>
 800e32a:	9902      	ldr	r1, [sp, #8]
 800e32c:	f8ce 1000 	str.w	r1, [lr]
 800e330:	9912      	ldr	r1, [sp, #72]	; 0x48
 800e332:	b119      	cbz	r1, 800e33c <compress_kitiku+0x934>
 800e334:	f8df e14c 	ldr.w	lr, [pc, #332]	; 800e484 <compress_kitiku+0xa7c>
 800e338:	f8ce 3000 	str.w	r3, [lr]
 800e33c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800e33e:	b119      	cbz	r1, 800e348 <compress_kitiku+0x940>
 800e340:	f8df e144 	ldr.w	lr, [pc, #324]	; 800e488 <compress_kitiku+0xa80>
 800e344:	f8ce 2000 	str.w	r2, [lr]
 800e348:	9900      	ldr	r1, [sp, #0]
 800e34a:	b109      	cbz	r1, 800e350 <compress_kitiku+0x948>
 800e34c:	4f4f      	ldr	r7, [pc, #316]	; (800e48c <compress_kitiku+0xa84>)
 800e34e:	803c      	strh	r4, [r7, #0]
 800e350:	4c4f      	ldr	r4, [pc, #316]	; (800e490 <compress_kitiku+0xa88>)
 800e352:	2701      	movs	r7, #1
 800e354:	8027      	strh	r7, [r4, #0]
 800e356:	f1bc 0f00 	cmp.w	ip, #0
 800e35a:	d001      	beq.n	800e360 <compress_kitiku+0x958>
 800e35c:	4c4d      	ldr	r4, [pc, #308]	; (800e494 <compress_kitiku+0xa8c>)
 800e35e:	8020      	strh	r0, [r4, #0]
 800e360:	b11e      	cbz	r6, 800e36a <compress_kitiku+0x962>
 800e362:	484d      	ldr	r0, [pc, #308]	; (800e498 <compress_kitiku+0xa90>)
 800e364:	f8bd 1004 	ldrh.w	r1, [sp, #4]
 800e368:	8001      	strh	r1, [r0, #0]
 800e36a:	494c      	ldr	r1, [pc, #304]	; (800e49c <compress_kitiku+0xa94>)
 800e36c:	f8bd 0014 	ldrh.w	r0, [sp, #20]
 800e370:	8008      	strh	r0, [r1, #0]
 800e372:	494b      	ldr	r1, [pc, #300]	; (800e4a0 <compress_kitiku+0xa98>)
 800e374:	f8bd 0018 	ldrh.w	r0, [sp, #24]
 800e378:	f8a1 8000 	strh.w	r8, [r1]
 800e37c:	4949      	ldr	r1, [pc, #292]	; (800e4a4 <compress_kitiku+0xa9c>)
 800e37e:	8008      	strh	r0, [r1, #0]
 800e380:	4949      	ldr	r1, [pc, #292]	; (800e4a8 <compress_kitiku+0xaa0>)
 800e382:	f8bd 001c 	ldrh.w	r0, [sp, #28]
 800e386:	8008      	strh	r0, [r1, #0]
 800e388:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e38a:	b111      	cbz	r1, 800e392 <compress_kitiku+0x98a>
 800e38c:	4947      	ldr	r1, [pc, #284]	; (800e4ac <compress_kitiku+0xaa4>)
 800e38e:	2000      	movs	r0, #0
 800e390:	8008      	strh	r0, [r1, #0]
 800e392:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e394:	2900      	cmp	r1, #0
 800e396:	d09d      	beq.n	800e2d4 <compress_kitiku+0x8cc>
 800e398:	2000      	movs	r0, #0
 800e39a:	4945      	ldr	r1, [pc, #276]	; (800e4b0 <compress_kitiku+0xaa8>)
 800e39c:	e799      	b.n	800e2d2 <compress_kitiku+0x8ca>
			if (look_f == 0) {
 800e39e:	2c00      	cmp	r4, #0
 800e3a0:	d140      	bne.n	800e424 <compress_kitiku+0xa1c>
 800e3a2:	9908      	ldr	r1, [sp, #32]
 800e3a4:	b111      	cbz	r1, 800e3ac <compress_kitiku+0x9a4>
 800e3a6:	4c36      	ldr	r4, [pc, #216]	; (800e480 <compress_kitiku+0xa78>)
 800e3a8:	9902      	ldr	r1, [sp, #8]
 800e3aa:	6021      	str	r1, [r4, #0]
 800e3ac:	9912      	ldr	r1, [sp, #72]	; 0x48
 800e3ae:	b109      	cbz	r1, 800e3b4 <compress_kitiku+0x9ac>
 800e3b0:	4c34      	ldr	r4, [pc, #208]	; (800e484 <compress_kitiku+0xa7c>)
 800e3b2:	6023      	str	r3, [r4, #0]
 800e3b4:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800e3b6:	b109      	cbz	r1, 800e3bc <compress_kitiku+0x9b4>
 800e3b8:	4c33      	ldr	r4, [pc, #204]	; (800e488 <compress_kitiku+0xa80>)
 800e3ba:	6022      	str	r2, [r4, #0]
 800e3bc:	9900      	ldr	r1, [sp, #0]
 800e3be:	2900      	cmp	r1, #0
 800e3c0:	d0c6      	beq.n	800e350 <compress_kitiku+0x948>
 800e3c2:	4c32      	ldr	r4, [pc, #200]	; (800e48c <compress_kitiku+0xa84>)
 800e3c4:	2700      	movs	r7, #0
 800e3c6:	8027      	strh	r7, [r4, #0]
 800e3c8:	e7c2      	b.n	800e350 <compress_kitiku+0x948>
			if (look_f == 0) {
 800e3ca:	2c00      	cmp	r4, #0
 800e3cc:	d12a      	bne.n	800e424 <compress_kitiku+0xa1c>
 800e3ce:	9908      	ldr	r1, [sp, #32]
 800e3d0:	b111      	cbz	r1, 800e3d8 <compress_kitiku+0x9d0>
 800e3d2:	4c2b      	ldr	r4, [pc, #172]	; (800e480 <compress_kitiku+0xa78>)
 800e3d4:	9902      	ldr	r1, [sp, #8]
 800e3d6:	6021      	str	r1, [r4, #0]
 800e3d8:	9912      	ldr	r1, [sp, #72]	; 0x48
 800e3da:	b109      	cbz	r1, 800e3e0 <compress_kitiku+0x9d8>
 800e3dc:	4c29      	ldr	r4, [pc, #164]	; (800e484 <compress_kitiku+0xa7c>)
 800e3de:	6023      	str	r3, [r4, #0]
 800e3e0:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800e3e2:	b109      	cbz	r1, 800e3e8 <compress_kitiku+0x9e0>
 800e3e4:	4c28      	ldr	r4, [pc, #160]	; (800e488 <compress_kitiku+0xa80>)
 800e3e6:	6022      	str	r2, [r4, #0]
 800e3e8:	9900      	ldr	r1, [sp, #0]
 800e3ea:	2900      	cmp	r1, #0
 800e3ec:	f000 8095 	beq.w	800e51a <compress_kitiku+0xb12>
 800e3f0:	4c26      	ldr	r4, [pc, #152]	; (800e48c <compress_kitiku+0xa84>)
 800e3f2:	2700      	movs	r7, #0
 800e3f4:	8027      	strh	r7, [r4, #0]
 800e3f6:	e090      	b.n	800e51a <compress_kitiku+0xb12>
			if (look_f == 0) {
 800e3f8:	b9a4      	cbnz	r4, 800e424 <compress_kitiku+0xa1c>
 800e3fa:	9908      	ldr	r1, [sp, #32]
 800e3fc:	b111      	cbz	r1, 800e404 <compress_kitiku+0x9fc>
 800e3fe:	4c20      	ldr	r4, [pc, #128]	; (800e480 <compress_kitiku+0xa78>)
 800e400:	9902      	ldr	r1, [sp, #8]
 800e402:	6021      	str	r1, [r4, #0]
 800e404:	9912      	ldr	r1, [sp, #72]	; 0x48
 800e406:	b109      	cbz	r1, 800e40c <compress_kitiku+0xa04>
 800e408:	4c1e      	ldr	r4, [pc, #120]	; (800e484 <compress_kitiku+0xa7c>)
 800e40a:	6023      	str	r3, [r4, #0]
 800e40c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800e40e:	b109      	cbz	r1, 800e414 <compress_kitiku+0xa0c>
 800e410:	4c1d      	ldr	r4, [pc, #116]	; (800e488 <compress_kitiku+0xa80>)
 800e412:	6022      	str	r2, [r4, #0]
 800e414:	9900      	ldr	r1, [sp, #0]
 800e416:	2900      	cmp	r1, #0
 800e418:	f000 80ce 	beq.w	800e5b8 <compress_kitiku+0xbb0>
 800e41c:	4c1b      	ldr	r4, [pc, #108]	; (800e48c <compress_kitiku+0xa84>)
 800e41e:	2700      	movs	r7, #0
 800e420:	8027      	strh	r7, [r4, #0]
 800e422:	e0c9      	b.n	800e5b8 <compress_kitiku+0xbb0>
			kitiku_distance = kitiku_distance + 2;
 800e424:	9904      	ldr	r1, [sp, #16]
 800e426:	3102      	adds	r1, #2
 800e428:	9104      	str	r1, [sp, #16]
		if (direction == 5) {
 800e42a:	9902      	ldr	r1, [sp, #8]
 800e42c:	2905      	cmp	r1, #5
 800e42e:	d009      	beq.n	800e444 <compress_kitiku+0xa3c>
		if (direction == 6) {
 800e430:	2906      	cmp	r1, #6
 800e432:	d00b      	beq.n	800e44c <compress_kitiku+0xa44>
		if (direction == 0) {
 800e434:	b171      	cbz	r1, 800e454 <compress_kitiku+0xa4c>
		if (direction == -1) {
 800e436:	9902      	ldr	r1, [sp, #8]
 800e438:	3101      	adds	r1, #1
 800e43a:	d00f      	beq.n	800e45c <compress_kitiku+0xa54>
 800e43c:	f04f 0901 	mov.w	r9, #1
 800e440:	f7ff bb29 	b.w	800da96 <compress_kitiku+0x8e>
 800e444:	2101      	movs	r1, #1
 800e446:	9108      	str	r1, [sp, #32]
			direction = 3;
 800e448:	9102      	str	r1, [sp, #8]
 800e44a:	e7f7      	b.n	800e43c <compress_kitiku+0xa34>
 800e44c:	2101      	movs	r1, #1
 800e44e:	9108      	str	r1, [sp, #32]
			direction = 2;
 800e450:	2102      	movs	r1, #2
 800e452:	e7f9      	b.n	800e448 <compress_kitiku+0xa40>
 800e454:	2101      	movs	r1, #1
 800e456:	9108      	str	r1, [sp, #32]
			direction = 4;
 800e458:	2104      	movs	r1, #4
 800e45a:	e7f5      	b.n	800e448 <compress_kitiku+0xa40>
 800e45c:	2101      	movs	r1, #1
 800e45e:	9108      	str	r1, [sp, #32]
			direction = 3;
 800e460:	2103      	movs	r1, #3
 800e462:	e7f1      	b.n	800e448 <compress_kitiku+0xa40>
	case 1:
		y--;
 800e464:	3b01      	subs	r3, #1
		break;
	case 2:
		x--;
		break;
	case 3:
		y++;
 800e466:	4a07      	ldr	r2, [pc, #28]	; (800e484 <compress_kitiku+0xa7c>)
 800e468:	6013      	str	r3, [r2, #0]
		x++;
		break;

	}

}
 800e46a:	b017      	add	sp, #92	; 0x5c
 800e46c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		x--;
 800e470:	3a01      	subs	r2, #1
		x++;
 800e472:	4b05      	ldr	r3, [pc, #20]	; (800e488 <compress_kitiku+0xa80>)
 800e474:	601a      	str	r2, [r3, #0]
}
 800e476:	e7f8      	b.n	800e46a <compress_kitiku+0xa62>
		y++;
 800e478:	3301      	adds	r3, #1
 800e47a:	e7f4      	b.n	800e466 <compress_kitiku+0xa5e>
		x++;
 800e47c:	3201      	adds	r2, #1
 800e47e:	e7f8      	b.n	800e472 <compress_kitiku+0xa6a>
 800e480:	200133b0 	.word	0x200133b0
 800e484:	200168e4 	.word	0x200168e4
 800e488:	2000b498 	.word	0x2000b498
 800e48c:	20018332 	.word	0x20018332
 800e490:	20000008 	.word	0x20000008
 800e494:	20018336 	.word	0x20018336
 800e498:	20018322 	.word	0x20018322
 800e49c:	2001834a 	.word	0x2001834a
 800e4a0:	20018352 	.word	0x20018352
 800e4a4:	20018350 	.word	0x20018350
 800e4a8:	20018338 	.word	0x20018338
 800e4ac:	2001832c 	.word	0x2001832c
 800e4b0:	20018334 	.word	0x20018334
 800e4b4:	2001832e 	.word	0x2001832e
 800e4b8:	2000bc66 	.word	0x2000bc66
 800e4bc:	20018276 	.word	0x20018276
 800e4c0:	2000ba10 	.word	0x2000ba10
 800e4c4:	20018198 	.word	0x20018198
 800e4c8:	2001833c 	.word	0x2001833c
 800e4cc:	20018348 	.word	0x20018348
				look_r = column_look[y] & shift5;
 800e4d0:	4952      	ldr	r1, [pc, #328]	; (800e61c <compress_kitiku+0xc14>)
 800e4d2:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
 800e4d6:	f401 5100 	and.w	r1, r1, #8192	; 0x2000
 800e4da:	9101      	str	r1, [sp, #4]
				shift5 = shift5 << (x - 1);
 800e4dc:	f44f 5600 	mov.w	r6, #8192	; 0x2000
 800e4e0:	f7ff bb54 	b.w	800db8c <compress_kitiku+0x184>
			if (front_count >= right_count) {
 800e4e4:	9903      	ldr	r1, [sp, #12]
 800e4e6:	458a      	cmp	sl, r1
 800e4e8:	f4ff af6f 	bcc.w	800e3ca <compress_kitiku+0x9c2>
 800e4ec:	9908      	ldr	r1, [sp, #32]
 800e4ee:	b121      	cbz	r1, 800e4fa <compress_kitiku+0xaf2>
 800e4f0:	f8df e158 	ldr.w	lr, [pc, #344]	; 800e64c <compress_kitiku+0xc44>
 800e4f4:	9902      	ldr	r1, [sp, #8]
 800e4f6:	f8ce 1000 	str.w	r1, [lr]
 800e4fa:	9912      	ldr	r1, [sp, #72]	; 0x48
 800e4fc:	b119      	cbz	r1, 800e506 <compress_kitiku+0xafe>
 800e4fe:	f8df e150 	ldr.w	lr, [pc, #336]	; 800e650 <compress_kitiku+0xc48>
 800e502:	f8ce 3000 	str.w	r3, [lr]
 800e506:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800e508:	b119      	cbz	r1, 800e512 <compress_kitiku+0xb0a>
 800e50a:	f8df e148 	ldr.w	lr, [pc, #328]	; 800e654 <compress_kitiku+0xc4c>
 800e50e:	f8ce 2000 	str.w	r2, [lr]
 800e512:	9900      	ldr	r1, [sp, #0]
 800e514:	b109      	cbz	r1, 800e51a <compress_kitiku+0xb12>
 800e516:	4f42      	ldr	r7, [pc, #264]	; (800e620 <compress_kitiku+0xc18>)
 800e518:	803c      	strh	r4, [r7, #0]
 800e51a:	4c42      	ldr	r4, [pc, #264]	; (800e624 <compress_kitiku+0xc1c>)
 800e51c:	2701      	movs	r7, #1
 800e51e:	8027      	strh	r7, [r4, #0]
 800e520:	f1bc 0f00 	cmp.w	ip, #0
 800e524:	d001      	beq.n	800e52a <compress_kitiku+0xb22>
 800e526:	4c40      	ldr	r4, [pc, #256]	; (800e628 <compress_kitiku+0xc20>)
 800e528:	8020      	strh	r0, [r4, #0]
 800e52a:	b11e      	cbz	r6, 800e534 <compress_kitiku+0xb2c>
 800e52c:	483f      	ldr	r0, [pc, #252]	; (800e62c <compress_kitiku+0xc24>)
 800e52e:	f8bd 1004 	ldrh.w	r1, [sp, #4]
 800e532:	8001      	strh	r1, [r0, #0]
 800e534:	493e      	ldr	r1, [pc, #248]	; (800e630 <compress_kitiku+0xc28>)
 800e536:	f8bd 0014 	ldrh.w	r0, [sp, #20]
 800e53a:	8008      	strh	r0, [r1, #0]
 800e53c:	493d      	ldr	r1, [pc, #244]	; (800e634 <compress_kitiku+0xc2c>)
 800e53e:	f8bd 0018 	ldrh.w	r0, [sp, #24]
 800e542:	f8a1 8000 	strh.w	r8, [r1]
 800e546:	493c      	ldr	r1, [pc, #240]	; (800e638 <compress_kitiku+0xc30>)
 800e548:	8008      	strh	r0, [r1, #0]
 800e54a:	493c      	ldr	r1, [pc, #240]	; (800e63c <compress_kitiku+0xc34>)
 800e54c:	f8bd 001c 	ldrh.w	r0, [sp, #28]
 800e550:	8008      	strh	r0, [r1, #0]
 800e552:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e554:	b111      	cbz	r1, 800e55c <compress_kitiku+0xb54>
 800e556:	493a      	ldr	r1, [pc, #232]	; (800e640 <compress_kitiku+0xc38>)
 800e558:	2000      	movs	r0, #0
 800e55a:	8008      	strh	r0, [r1, #0]
 800e55c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e55e:	b119      	cbz	r1, 800e568 <compress_kitiku+0xb60>
 800e560:	4938      	ldr	r1, [pc, #224]	; (800e644 <compress_kitiku+0xc3c>)
 800e562:	f8bd 0044 	ldrh.w	r0, [sp, #68]	; 0x44
 800e566:	8008      	strh	r0, [r1, #0]
 800e568:	990c      	ldr	r1, [sp, #48]	; 0x30
 800e56a:	2900      	cmp	r1, #0
 800e56c:	f43f aeb8 	beq.w	800e2e0 <compress_kitiku+0x8d8>
 800e570:	2000      	movs	r0, #0
 800e572:	4935      	ldr	r1, [pc, #212]	; (800e648 <compress_kitiku+0xc40>)
 800e574:	e6b3      	b.n	800e2de <compress_kitiku+0x8d6>
		if (wall_f == 0 && wall_l == 0 && wall_r >= 1) {
 800e576:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e578:	2900      	cmp	r1, #0
 800e57a:	f47f aed0 	bne.w	800e31e <compress_kitiku+0x916>
			if (front_count >= right_count || front_count >= left_count) {
 800e57e:	9903      	ldr	r1, [sp, #12]
 800e580:	458a      	cmp	sl, r1
 800e582:	d202      	bcs.n	800e58a <compress_kitiku+0xb82>
 800e584:	45da      	cmp	sl, fp
 800e586:	f4ff af37 	bcc.w	800e3f8 <compress_kitiku+0x9f0>
 800e58a:	9908      	ldr	r1, [sp, #32]
 800e58c:	b121      	cbz	r1, 800e598 <compress_kitiku+0xb90>
 800e58e:	f8df e0bc 	ldr.w	lr, [pc, #188]	; 800e64c <compress_kitiku+0xc44>
 800e592:	9902      	ldr	r1, [sp, #8]
 800e594:	f8ce 1000 	str.w	r1, [lr]
 800e598:	9912      	ldr	r1, [sp, #72]	; 0x48
 800e59a:	b119      	cbz	r1, 800e5a4 <compress_kitiku+0xb9c>
 800e59c:	f8df e0b0 	ldr.w	lr, [pc, #176]	; 800e650 <compress_kitiku+0xc48>
 800e5a0:	f8ce 3000 	str.w	r3, [lr]
 800e5a4:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800e5a6:	b119      	cbz	r1, 800e5b0 <compress_kitiku+0xba8>
 800e5a8:	f8df e0a8 	ldr.w	lr, [pc, #168]	; 800e654 <compress_kitiku+0xc4c>
 800e5ac:	f8ce 2000 	str.w	r2, [lr]
 800e5b0:	9900      	ldr	r1, [sp, #0]
 800e5b2:	b109      	cbz	r1, 800e5b8 <compress_kitiku+0xbb0>
 800e5b4:	4f1a      	ldr	r7, [pc, #104]	; (800e620 <compress_kitiku+0xc18>)
 800e5b6:	803c      	strh	r4, [r7, #0]
 800e5b8:	4c1a      	ldr	r4, [pc, #104]	; (800e624 <compress_kitiku+0xc1c>)
 800e5ba:	2701      	movs	r7, #1
 800e5bc:	8027      	strh	r7, [r4, #0]
 800e5be:	f1bc 0f00 	cmp.w	ip, #0
 800e5c2:	d001      	beq.n	800e5c8 <compress_kitiku+0xbc0>
 800e5c4:	4c18      	ldr	r4, [pc, #96]	; (800e628 <compress_kitiku+0xc20>)
 800e5c6:	8020      	strh	r0, [r4, #0]
 800e5c8:	b11e      	cbz	r6, 800e5d2 <compress_kitiku+0xbca>
 800e5ca:	4818      	ldr	r0, [pc, #96]	; (800e62c <compress_kitiku+0xc24>)
 800e5cc:	f8bd 1004 	ldrh.w	r1, [sp, #4]
 800e5d0:	8001      	strh	r1, [r0, #0]
 800e5d2:	4917      	ldr	r1, [pc, #92]	; (800e630 <compress_kitiku+0xc28>)
 800e5d4:	f8bd 0014 	ldrh.w	r0, [sp, #20]
 800e5d8:	8008      	strh	r0, [r1, #0]
 800e5da:	4916      	ldr	r1, [pc, #88]	; (800e634 <compress_kitiku+0xc2c>)
 800e5dc:	f8bd 0018 	ldrh.w	r0, [sp, #24]
 800e5e0:	f8a1 8000 	strh.w	r8, [r1]
 800e5e4:	4914      	ldr	r1, [pc, #80]	; (800e638 <compress_kitiku+0xc30>)
 800e5e6:	8008      	strh	r0, [r1, #0]
 800e5e8:	4914      	ldr	r1, [pc, #80]	; (800e63c <compress_kitiku+0xc34>)
 800e5ea:	f8bd 001c 	ldrh.w	r0, [sp, #28]
 800e5ee:	8008      	strh	r0, [r1, #0]
 800e5f0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e5f2:	b111      	cbz	r1, 800e5fa <compress_kitiku+0xbf2>
 800e5f4:	4912      	ldr	r1, [pc, #72]	; (800e640 <compress_kitiku+0xc38>)
 800e5f6:	2000      	movs	r0, #0
 800e5f8:	8008      	strh	r0, [r1, #0]
 800e5fa:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e5fc:	2900      	cmp	r1, #0
 800e5fe:	d0b3      	beq.n	800e568 <compress_kitiku+0xb60>
 800e600:	2000      	movs	r0, #0
 800e602:	4910      	ldr	r1, [pc, #64]	; (800e644 <compress_kitiku+0xc3c>)
 800e604:	e7af      	b.n	800e566 <compress_kitiku+0xb5e>
				if (x == 0 || look_f == 0) {
 800e606:	2a00      	cmp	r2, #0
 800e608:	f43f aa9a 	beq.w	800db40 <compress_kitiku+0x138>
 800e60c:	f7ff ba92 	b.w	800db34 <compress_kitiku+0x12c>
				if (y == 0 || look_f == 0) {
 800e610:	2b00      	cmp	r3, #0
 800e612:	f47f aaf6 	bne.w	800dc02 <compress_kitiku+0x1fa>
				look_l = 1;
 800e616:	2001      	movs	r0, #1
 800e618:	e45f      	b.n	800deda <compress_kitiku+0x4d2>
 800e61a:	bf00      	nop
 800e61c:	2001822c 	.word	0x2001822c
 800e620:	20018332 	.word	0x20018332
 800e624:	20000008 	.word	0x20000008
 800e628:	20018336 	.word	0x20018336
 800e62c:	20018322 	.word	0x20018322
 800e630:	2001834a 	.word	0x2001834a
 800e634:	20018352 	.word	0x20018352
 800e638:	20018350 	.word	0x20018350
 800e63c:	20018338 	.word	0x20018338
 800e640:	2001832c 	.word	0x2001832c
 800e644:	20018334 	.word	0x20018334
 800e648:	2001832e 	.word	0x2001832e
 800e64c:	200133b0 	.word	0x200133b0
 800e650:	200168e4 	.word	0x200168e4
 800e654:	2000b498 	.word	0x2000b498

0800e658 <adati_wayreturn>:

void adati_wayreturn(float inspeed, float inanglespeed, float inacc,
		float inangleacc) {
 800e658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e65c:	ed2d 8b06 	vpush	{d8-d10}
	maze_mode = 1; //***************************************************************************************
	Avespeed = 700;
 800e660:	4b9f      	ldr	r3, [pc, #636]	; (800e8e0 <adati_wayreturn+0x288>)
	maze_mode = 1; //***************************************************************************************
 800e662:	f8df b2b8 	ldr.w	fp, [pc, #696]	; 800e91c <adati_wayreturn+0x2c4>
	Avespeed = 700;
 800e666:	4a9f      	ldr	r2, [pc, #636]	; (800e8e4 <adati_wayreturn+0x28c>)
 800e668:	601a      	str	r2, [r3, #0]
	maze_mode = 1; //***************************************************************************************
 800e66a:	2701      	movs	r7, #1
		float inangleacc) {
 800e66c:	b089      	sub	sp, #36	; 0x24
	STBYON;
 800e66e:	463a      	mov	r2, r7
 800e670:	f44f 5100 	mov.w	r1, #8192	; 0x2000
	HAL_Delay(500);

	SENF_maze = SENAve[2];
 800e674:	4e9c      	ldr	r6, [pc, #624]	; (800e8e8 <adati_wayreturn+0x290>)
	STBYON;
 800e676:	489d      	ldr	r0, [pc, #628]	; (800e8ec <adati_wayreturn+0x294>)
	maze_mode = 1; //***************************************************************************************
 800e678:	f88b 7000 	strb.w	r7, [fp]
		float inangleacc) {
 800e67c:	eeb0 8a40 	vmov.f32	s16, s0
 800e680:	eef0 8a41 	vmov.f32	s17, s2
 800e684:	eef0 9a60 	vmov.f32	s19, s1
 800e688:	eeb0 aa61 	vmov.f32	s20, s3
	SENR_maze = SENAve[1];
	SENL_maze = SENAve[3];
 800e68c:	f8df 8290 	ldr.w	r8, [pc, #656]	; 800e920 <adati_wayreturn+0x2c8>
	SENF_maze = SENAve[2];
 800e690:	f8df a290 	ldr.w	sl, [pc, #656]	; 800e924 <adati_wayreturn+0x2cc>
	SENR_maze = SENAve[1];
 800e694:	f8df 9290 	ldr.w	r9, [pc, #656]	; 800e928 <adati_wayreturn+0x2d0>
	x = 0;
 800e698:	4d95      	ldr	r5, [pc, #596]	; (800e8f0 <adati_wayreturn+0x298>)
	y = 0;
 800e69a:	4c96      	ldr	r4, [pc, #600]	; (800e8f4 <adati_wayreturn+0x29c>)
	STBYON;
 800e69c:	f7f3 ff98 	bl	80025d0 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 800e6a0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800e6a4:	f7f1 fe14 	bl	80002d0 <HAL_Delay>
	x = 0;
 800e6a8:	2000      	movs	r0, #0
	SENF_maze = SENAve[2];
 800e6aa:	68b1      	ldr	r1, [r6, #8]
	SENR_maze = SENAve[1];
 800e6ac:	6873      	ldr	r3, [r6, #4]
	SENL_maze = SENAve[3];
 800e6ae:	68f2      	ldr	r2, [r6, #12]
 800e6b0:	f8c8 2000 	str.w	r2, [r8]
	SENF_maze = SENAve[2];
 800e6b4:	f8ca 1000 	str.w	r1, [sl]
	SENR_maze = SENAve[1];
 800e6b8:	f8c9 3000 	str.w	r3, [r9]
	x = 0;
 800e6bc:	6028      	str	r0, [r5, #0]
	maze_maker2(direction, SENF_maze, SENL_maze, SENR_maze, x, y);
 800e6be:	9001      	str	r0, [sp, #4]
 800e6c0:	9000      	str	r0, [sp, #0]
	y = 0;
 800e6c2:	6020      	str	r0, [r4, #0]
	maze_maker2(direction, SENF_maze, SENL_maze, SENR_maze, x, y);
 800e6c4:	488c      	ldr	r0, [pc, #560]	; (800e8f8 <adati_wayreturn+0x2a0>)
 800e6c6:	6800      	ldr	r0, [r0, #0]
 800e6c8:	f002 f9c6 	bl	8010a58 <maze_maker2>
	//rotationrightNocontrol(91, 280);

	//back_clean(100, 200);
	//straight3(30, 200);
	//rotationleftNocontrol(91, 280);
	HAL_Delay(100);
 800e6cc:	2064      	movs	r0, #100	; 0x64
 800e6ce:	f7f1 fdff 	bl	80002d0 <HAL_Delay>

	//wall_control = 0; //ON
	wall_control_mode = 1;
 800e6d2:	4b8a      	ldr	r3, [pc, #552]	; (800e8fc <adati_wayreturn+0x2a4>)
	straight_table(90 + 39.5, 0, inspeed, inspeed, inacc); //Oi
 800e6d4:	eddf 0a8a 	vldr	s1, [pc, #552]	; 800e900 <adati_wayreturn+0x2a8>
 800e6d8:	ed9f 0a8a 	vldr	s0, [pc, #552]	; 800e904 <adati_wayreturn+0x2ac>
	wall_control_mode = 1;
 800e6dc:	701f      	strb	r7, [r3, #0]
	straight_table(90 + 39.5, 0, inspeed, inspeed, inacc); //Oi
 800e6de:	eeb0 2a68 	vmov.f32	s4, s17
 800e6e2:	eef0 1a48 	vmov.f32	s3, s16
 800e6e6:	eeb0 1a48 	vmov.f32	s2, s16
	wall_control_mode = 1;
 800e6ea:	9306      	str	r3, [sp, #24]
	straight_table(90 + 39.5, 0, inspeed, inspeed, inacc); //Oi
 800e6ec:	f005 fc8e 	bl	801400c <straight_table>
 800e6f0:	9b06      	ldr	r3, [sp, #24]
 800e6f2:	f8cd b014 	str.w	fp, [sp, #20]
 800e6f6:	4f80      	ldr	r7, [pc, #512]	; (800e8f8 <adati_wayreturn+0x2a0>)
			}
			break;
		}
		kitikukan = 0;
		if (kitikukan == OFF) {
			do_move = 0;
 800e6f8:	f8df b230 	ldr.w	fp, [pc, #560]	; 800e92c <adati_wayreturn+0x2d4>
 800e6fc:	f8cd 8010 	str.w	r8, [sp, #16]
 800e700:	f8cd a008 	str.w	sl, [sp, #8]
 800e704:	f8cd 900c 	str.w	r9, [sp, #12]
 800e708:	4698      	mov	r8, r3
				back_count = walk_count[16 * (x + 1) + y];
 800e70a:	f8df 9224 	ldr.w	r9, [pc, #548]	; 800e930 <adati_wayreturn+0x2d8>
		switch (direction) {		//WXV
 800e70e:	683b      	ldr	r3, [r7, #0]
 800e710:	3b01      	subs	r3, #1
 800e712:	2b03      	cmp	r3, #3
 800e714:	d806      	bhi.n	800e724 <adati_wayreturn+0xcc>
 800e716:	e8df f003 	tbb	[pc, r3]
 800e71a:	1c02      	.short	0x1c02
 800e71c:	2320      	.short	0x2320
			y++;
 800e71e:	6823      	ldr	r3, [r4, #0]
 800e720:	3301      	adds	r3, #1
			y--;
 800e722:	6023      	str	r3, [r4, #0]
		SENF_maze = SENAve[2];
 800e724:	9a02      	ldr	r2, [sp, #8]
 800e726:	68b3      	ldr	r3, [r6, #8]
 800e728:	6013      	str	r3, [r2, #0]
		SENR_maze = SENAve[1];
 800e72a:	9a03      	ldr	r2, [sp, #12]
 800e72c:	6873      	ldr	r3, [r6, #4]
 800e72e:	6013      	str	r3, [r2, #0]
		SENL_maze = SENAve[3];
 800e730:	9a04      	ldr	r2, [sp, #16]
 800e732:	68f3      	ldr	r3, [r6, #12]
 800e734:	6013      	str	r3, [r2, #0]
		const_speed_mazemake(20, inspeed);
 800e736:	eef0 0a48 	vmov.f32	s1, s16
 800e73a:	eeb3 0a04 	vmov.f32	s0, #52	; 0x41a00000  20.0
 800e73e:	f005 facb 	bl	8013cd8 <const_speed_mazemake>
		switch (direction) {		//
 800e742:	683b      	ldr	r3, [r7, #0]
 800e744:	3b01      	subs	r3, #1
 800e746:	2b03      	cmp	r3, #3
 800e748:	d879      	bhi.n	800e83e <adati_wayreturn+0x1e6>
 800e74a:	e8df f003 	tbb	[pc, r3]
 800e74e:	390c      	.short	0x390c
 800e750:	9f60      	.short	0x9f60
			x++;
 800e752:	682b      	ldr	r3, [r5, #0]
 800e754:	3301      	adds	r3, #1
			x--;
 800e756:	602b      	str	r3, [r5, #0]
			break;
 800e758:	e7e4      	b.n	800e724 <adati_wayreturn+0xcc>
			y--;
 800e75a:	6823      	ldr	r3, [r4, #0]
 800e75c:	3b01      	subs	r3, #1
 800e75e:	e7e0      	b.n	800e722 <adati_wayreturn+0xca>
			x--;
 800e760:	682b      	ldr	r3, [r5, #0]
 800e762:	3b01      	subs	r3, #1
 800e764:	e7f7      	b.n	800e756 <adati_wayreturn+0xfe>
			if (y == 15) {
 800e766:	6822      	ldr	r2, [r4, #0]
 800e768:	4967      	ldr	r1, [pc, #412]	; (800e908 <adati_wayreturn+0x2b0>)
 800e76a:	2a0f      	cmp	r2, #15
 800e76c:	d007      	beq.n	800e77e <adati_wayreturn+0x126>
				front_count = walk_count[16 * x + y + 1];
 800e76e:	682b      	ldr	r3, [r5, #0]
 800e770:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 800e774:	3301      	adds	r3, #1
 800e776:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 800e77a:	4b64      	ldr	r3, [pc, #400]	; (800e90c <adati_wayreturn+0x2b4>)
 800e77c:	8018      	strh	r0, [r3, #0]
			if (x == 0) {
 800e77e:	682b      	ldr	r3, [r5, #0]
 800e780:	b993      	cbnz	r3, 800e7a8 <adati_wayreturn+0x150>
				right_count = walk_count[16 * (x + 1) + y];
 800e782:	1c59      	adds	r1, r3, #1
 800e784:	eb02 1101 	add.w	r1, r2, r1, lsl #4
 800e788:	485f      	ldr	r0, [pc, #380]	; (800e908 <adati_wayreturn+0x2b0>)
 800e78a:	f830 0011 	ldrh.w	r0, [r0, r1, lsl #1]
 800e78e:	4960      	ldr	r1, [pc, #384]	; (800e910 <adati_wayreturn+0x2b8>)
 800e790:	8008      	strh	r0, [r1, #0]
			if (y == 0) {
 800e792:	2a00      	cmp	r2, #0
 800e794:	d053      	beq.n	800e83e <adati_wayreturn+0x1e6>
				back_count = walk_count[16 * x + y - 1];
 800e796:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 800e79a:	3b01      	subs	r3, #1
				back_count = walk_count[16 * x + y + 1];
 800e79c:	4a5a      	ldr	r2, [pc, #360]	; (800e908 <adati_wayreturn+0x2b0>)
 800e79e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
				back_count = walk_count[16 * (x + 1) + y];
 800e7a2:	f8a9 3000 	strh.w	r3, [r9]
 800e7a6:	e04a      	b.n	800e83e <adati_wayreturn+0x1e6>
				left_count = walk_count[16 * (x - 1) + y];
 800e7a8:	1e58      	subs	r0, r3, #1
 800e7aa:	eb02 1000 	add.w	r0, r2, r0, lsl #4
			if (x == 15) {
 800e7ae:	2b0f      	cmp	r3, #15
				left_count = walk_count[16 * (x - 1) + y];
 800e7b0:	f831 0010 	ldrh.w	r0, [r1, r0, lsl #1]
 800e7b4:	4957      	ldr	r1, [pc, #348]	; (800e914 <adati_wayreturn+0x2bc>)
 800e7b6:	8008      	strh	r0, [r1, #0]
			if (x == 15) {
 800e7b8:	d1e3      	bne.n	800e782 <adati_wayreturn+0x12a>
			if (y == 0) {
 800e7ba:	2a00      	cmp	r2, #0
 800e7bc:	d046      	beq.n	800e84c <adati_wayreturn+0x1f4>
 800e7be:	e7ea      	b.n	800e796 <adati_wayreturn+0x13e>
			if (x == 15) {
 800e7c0:	682b      	ldr	r3, [r5, #0]
 800e7c2:	2b0f      	cmp	r3, #15
 800e7c4:	d008      	beq.n	800e7d8 <adati_wayreturn+0x180>
				front_count = walk_count[16 * (x + 1) + y];
 800e7c6:	6822      	ldr	r2, [r4, #0]
 800e7c8:	1c59      	adds	r1, r3, #1
 800e7ca:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800e7ce:	494e      	ldr	r1, [pc, #312]	; (800e908 <adati_wayreturn+0x2b0>)
 800e7d0:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 800e7d4:	4a4d      	ldr	r2, [pc, #308]	; (800e90c <adati_wayreturn+0x2b4>)
 800e7d6:	8011      	strh	r1, [r2, #0]
			if (y == 15) {
 800e7d8:	6822      	ldr	r2, [r4, #0]
 800e7da:	2a0f      	cmp	r2, #15
 800e7dc:	d10c      	bne.n	800e7f8 <adati_wayreturn+0x1a0>
				right_count = walk_count[16 * x + y - 1];
 800e7de:	eb02 1103 	add.w	r1, r2, r3, lsl #4
 800e7e2:	3901      	subs	r1, #1
 800e7e4:	4848      	ldr	r0, [pc, #288]	; (800e908 <adati_wayreturn+0x2b0>)
 800e7e6:	f830 0011 	ldrh.w	r0, [r0, r1, lsl #1]
 800e7ea:	4949      	ldr	r1, [pc, #292]	; (800e910 <adati_wayreturn+0x2b8>)
 800e7ec:	8008      	strh	r0, [r1, #0]
			if (x == 0) {
 800e7ee:	b343      	cbz	r3, 800e842 <adati_wayreturn+0x1ea>
				back_count = walk_count[16 * (x - 1) + y];
 800e7f0:	3b01      	subs	r3, #1
 800e7f2:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 800e7f6:	e7d1      	b.n	800e79c <adati_wayreturn+0x144>
				left_count = walk_count[16 * x + y + 1];
 800e7f8:	eb02 1103 	add.w	r1, r2, r3, lsl #4
 800e7fc:	3101      	adds	r1, #1
 800e7fe:	4842      	ldr	r0, [pc, #264]	; (800e908 <adati_wayreturn+0x2b0>)
 800e800:	f830 0011 	ldrh.w	r0, [r0, r1, lsl #1]
 800e804:	4943      	ldr	r1, [pc, #268]	; (800e914 <adati_wayreturn+0x2bc>)
 800e806:	8008      	strh	r0, [r1, #0]
			if (y == 0) {
 800e808:	2a00      	cmp	r2, #0
 800e80a:	d0f0      	beq.n	800e7ee <adati_wayreturn+0x196>
 800e80c:	e7e7      	b.n	800e7de <adati_wayreturn+0x186>
			if (y == 0) {
 800e80e:	6821      	ldr	r1, [r4, #0]
 800e810:	483d      	ldr	r0, [pc, #244]	; (800e908 <adati_wayreturn+0x2b0>)
 800e812:	b139      	cbz	r1, 800e824 <adati_wayreturn+0x1cc>
				front_count = walk_count[16 * x + y - 1];
 800e814:	682a      	ldr	r2, [r5, #0]
 800e816:	4b3d      	ldr	r3, [pc, #244]	; (800e90c <adati_wayreturn+0x2b4>)
 800e818:	eb01 1202 	add.w	r2, r1, r2, lsl #4
 800e81c:	3a01      	subs	r2, #1
 800e81e:	f830 2012 	ldrh.w	r2, [r0, r2, lsl #1]
 800e822:	801a      	strh	r2, [r3, #0]
			if (x == 15) {
 800e824:	682b      	ldr	r3, [r5, #0]
 800e826:	2b0f      	cmp	r3, #15
 800e828:	d121      	bne.n	800e86e <adati_wayreturn+0x216>
				right_count = walk_count[16 * (x - 1) + y];
 800e82a:	1e5a      	subs	r2, r3, #1
 800e82c:	eb01 1202 	add.w	r2, r1, r2, lsl #4
 800e830:	4835      	ldr	r0, [pc, #212]	; (800e908 <adati_wayreturn+0x2b0>)
 800e832:	f830 0012 	ldrh.w	r0, [r0, r2, lsl #1]
 800e836:	4a36      	ldr	r2, [pc, #216]	; (800e910 <adati_wayreturn+0x2b8>)
			if (y == 15) {
 800e838:	290f      	cmp	r1, #15
				right_count = walk_count[16 * (x - 1) + y];
 800e83a:	8010      	strh	r0, [r2, #0]
			if (y == 15) {
 800e83c:	d122      	bne.n	800e884 <adati_wayreturn+0x22c>
		if (x == 0 && y == 0) {
 800e83e:	682b      	ldr	r3, [r5, #0]
 800e840:	b923      	cbnz	r3, 800e84c <adati_wayreturn+0x1f4>
 800e842:	6823      	ldr	r3, [r4, #0]
 800e844:	2b00      	cmp	r3, #0
 800e846:	f000 8243 	beq.w	800ecd0 <adati_wayreturn+0x678>
 800e84a:	2300      	movs	r3, #0
		if ((x == goal_x && y == goal_y) || (x == goal_x + 1 && y == goal_y)
 800e84c:	1fda      	subs	r2, r3, #7
 800e84e:	2a01      	cmp	r2, #1
 800e850:	d872      	bhi.n	800e938 <adati_wayreturn+0x2e0>
 800e852:	6822      	ldr	r2, [r4, #0]
 800e854:	2a07      	cmp	r2, #7
 800e856:	d003      	beq.n	800e860 <adati_wayreturn+0x208>
				|| (x == goal_x && y == goal_y + 1)
 800e858:	2b07      	cmp	r3, #7
 800e85a:	d16b      	bne.n	800e934 <adati_wayreturn+0x2dc>
				|| (x == goal_x + 1 && y == goal_y + 1)) {
 800e85c:	2a08      	cmp	r2, #8
 800e85e:	d16b      	bne.n	800e938 <adati_wayreturn+0x2e0>
				straight_table(160, inspeed, inspeed, inspeed, inacc);
 800e860:	ed9f 9a2d 	vldr	s18, [pc, #180]	; 800e918 <adati_wayreturn+0x2c0>
 800e864:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 800e908 <adati_wayreturn+0x2b0>
						back_count = walk_count[16 * (x + 1) + y];
 800e868:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800e930 <adati_wayreturn+0x2d8>
 800e86c:	e1d0      	b.n	800ec10 <adati_wayreturn+0x5b8>
				left_count = walk_count[16 * (x + 1) + y];
 800e86e:	1c5a      	adds	r2, r3, #1
 800e870:	eb01 1202 	add.w	r2, r1, r2, lsl #4
 800e874:	f830 0012 	ldrh.w	r0, [r0, r2, lsl #1]
 800e878:	4a26      	ldr	r2, [pc, #152]	; (800e914 <adati_wayreturn+0x2bc>)
 800e87a:	8010      	strh	r0, [r2, #0]
			if (x == 0) {
 800e87c:	2b00      	cmp	r3, #0
 800e87e:	d1d4      	bne.n	800e82a <adati_wayreturn+0x1d2>
			if (y == 15) {
 800e880:	290f      	cmp	r1, #15
 800e882:	d0de      	beq.n	800e842 <adati_wayreturn+0x1ea>
				back_count = walk_count[16 * x + y + 1];
 800e884:	eb01 1303 	add.w	r3, r1, r3, lsl #4
 800e888:	3301      	adds	r3, #1
 800e88a:	e787      	b.n	800e79c <adati_wayreturn+0x144>
			if (x == 0) {
 800e88c:	682b      	ldr	r3, [r5, #0]
 800e88e:	b143      	cbz	r3, 800e8a2 <adati_wayreturn+0x24a>
				front_count = walk_count[16 * (x - 1) + y];
 800e890:	6822      	ldr	r2, [r4, #0]
 800e892:	1e59      	subs	r1, r3, #1
 800e894:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800e898:	491b      	ldr	r1, [pc, #108]	; (800e908 <adati_wayreturn+0x2b0>)
 800e89a:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 800e89e:	4a1b      	ldr	r2, [pc, #108]	; (800e90c <adati_wayreturn+0x2b4>)
 800e8a0:	8011      	strh	r1, [r2, #0]
			if (y == 0) {
 800e8a2:	6822      	ldr	r2, [r4, #0]
 800e8a4:	b982      	cbnz	r2, 800e8c8 <adati_wayreturn+0x270>
				right_count = walk_count[16 * x + y + 1];
 800e8a6:	eb02 1103 	add.w	r1, r2, r3, lsl #4
 800e8aa:	3101      	adds	r1, #1
 800e8ac:	4816      	ldr	r0, [pc, #88]	; (800e908 <adati_wayreturn+0x2b0>)
 800e8ae:	f830 0011 	ldrh.w	r0, [r0, r1, lsl #1]
 800e8b2:	4917      	ldr	r1, [pc, #92]	; (800e910 <adati_wayreturn+0x2b8>)
 800e8b4:	8008      	strh	r0, [r1, #0]
			if (x == 15) {
 800e8b6:	2b0f      	cmp	r3, #15
 800e8b8:	d0c8      	beq.n	800e84c <adati_wayreturn+0x1f4>
				back_count = walk_count[16 * (x + 1) + y];
 800e8ba:	3301      	adds	r3, #1
 800e8bc:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 800e8c0:	4b11      	ldr	r3, [pc, #68]	; (800e908 <adati_wayreturn+0x2b0>)
 800e8c2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800e8c6:	e76c      	b.n	800e7a2 <adati_wayreturn+0x14a>
				left_count = walk_count[16 * x + y - 1];
 800e8c8:	eb02 1103 	add.w	r1, r2, r3, lsl #4
 800e8cc:	3901      	subs	r1, #1
 800e8ce:	480e      	ldr	r0, [pc, #56]	; (800e908 <adati_wayreturn+0x2b0>)
 800e8d0:	f830 0011 	ldrh.w	r0, [r0, r1, lsl #1]
 800e8d4:	490f      	ldr	r1, [pc, #60]	; (800e914 <adati_wayreturn+0x2bc>)
			if (y == 15) {
 800e8d6:	2a0f      	cmp	r2, #15
				left_count = walk_count[16 * x + y - 1];
 800e8d8:	8008      	strh	r0, [r1, #0]
			if (y == 15) {
 800e8da:	d0ec      	beq.n	800e8b6 <adati_wayreturn+0x25e>
 800e8dc:	e7e3      	b.n	800e8a6 <adati_wayreturn+0x24e>
 800e8de:	bf00      	nop
 800e8e0:	20018178 	.word	0x20018178
 800e8e4:	442f0000 	.word	0x442f0000
 800e8e8:	2000bc44 	.word	0x2000bc44
 800e8ec:	40020400 	.word	0x40020400
 800e8f0:	2000b498 	.word	0x2000b498
 800e8f4:	200168e4 	.word	0x200168e4
 800e8f8:	200133b0 	.word	0x200133b0
 800e8fc:	200133b8 	.word	0x200133b8
 800e900:	00000000 	.word	0x00000000
 800e904:	43018000 	.word	0x43018000
 800e908:	2000ba34 	.word	0x2000ba34
 800e90c:	2000bc66 	.word	0x2000bc66
 800e910:	2000ba10 	.word	0x2000ba10
 800e914:	20018276 	.word	0x20018276
 800e918:	43200000 	.word	0x43200000
 800e91c:	2000bc34 	.word	0x2000bc34
 800e920:	200168ec 	.word	0x200168ec
 800e924:	20018074 	.word	0x20018074
 800e928:	200133e0 	.word	0x200133e0
 800e92c:	2001834c 	.word	0x2001834c
 800e930:	20018198 	.word	0x20018198
				|| (x == goal_x + 1 && y == goal_y + 1)) {
 800e934:	2b08      	cmp	r3, #8
 800e936:	d091      	beq.n	800e85c <adati_wayreturn+0x204>
		kitikukan = 0;
 800e938:	4a96      	ldr	r2, [pc, #600]	; (800eb94 <adati_wayreturn+0x53c>)
 800e93a:	2300      	movs	r3, #0
 800e93c:	6013      	str	r3, [r2, #0]
			do_move = 0;
 800e93e:	f8cb 3000 	str.w	r3, [fp]

			if (SENF_maze >= f_presence) {
 800e942:	9b02      	ldr	r3, [sp, #8]
 800e944:	681b      	ldr	r3, [r3, #0]
 800e946:	2b81      	cmp	r3, #129	; 0x81
				front_count = 255;
 800e948:	bfc2      	ittt	gt
 800e94a:	4a93      	ldrgt	r2, [pc, #588]	; (800eb98 <adati_wayreturn+0x540>)
 800e94c:	21ff      	movgt	r1, #255	; 0xff
 800e94e:	8011      	strhgt	r1, [r2, #0]
			}
			if (SENR_maze >= r_presence) {
 800e950:	9a03      	ldr	r2, [sp, #12]
 800e952:	6812      	ldr	r2, [r2, #0]
 800e954:	2a86      	cmp	r2, #134	; 0x86
				right_count = 255;
 800e956:	bfc2      	ittt	gt
 800e958:	4a90      	ldrgt	r2, [pc, #576]	; (800eb9c <adati_wayreturn+0x544>)
 800e95a:	21ff      	movgt	r1, #255	; 0xff
 800e95c:	8011      	strhgt	r1, [r2, #0]
			}
			if (SENL_maze >= l_presence) {
 800e95e:	9a04      	ldr	r2, [sp, #16]
 800e960:	6812      	ldr	r2, [r2, #0]
 800e962:	2a81      	cmp	r2, #129	; 0x81
				left_count = 255;
 800e964:	bfc2      	ittt	gt
 800e966:	4a8e      	ldrgt	r2, [pc, #568]	; (800eba0 <adati_wayreturn+0x548>)
 800e968:	21ff      	movgt	r1, #255	; 0xff
 800e96a:	8011      	strhgt	r1, [r2, #0]
			}

			if (SENF_maze < f_presence) {
 800e96c:	2b81      	cmp	r3, #129	; 0x81
 800e96e:	dc21      	bgt.n	800e9b4 <adati_wayreturn+0x35c>
				if (front_count <= right_count && front_count <= left_count
 800e970:	4b89      	ldr	r3, [pc, #548]	; (800eb98 <adati_wayreturn+0x540>)
 800e972:	4a8a      	ldr	r2, [pc, #552]	; (800eb9c <adati_wayreturn+0x544>)
 800e974:	881b      	ldrh	r3, [r3, #0]
 800e976:	8812      	ldrh	r2, [r2, #0]
 800e978:	429a      	cmp	r2, r3
 800e97a:	d31b      	bcc.n	800e9b4 <adati_wayreturn+0x35c>
 800e97c:	4a88      	ldr	r2, [pc, #544]	; (800eba0 <adati_wayreturn+0x548>)
 800e97e:	8812      	ldrh	r2, [r2, #0]
 800e980:	429a      	cmp	r2, r3
 800e982:	d317      	bcc.n	800e9b4 <adati_wayreturn+0x35c>
						&& front_count <= back_count) {
 800e984:	f8b9 2000 	ldrh.w	r2, [r9]
 800e988:	429a      	cmp	r2, r3
 800e98a:	d313      	bcc.n	800e9b4 <adati_wayreturn+0x35c>
					wall_control_mode = 1;
 800e98c:	f04f 0a01 	mov.w	sl, #1
					straight_table(160, inspeed, inspeed, inspeed, inacc); //Oi
 800e990:	eeb0 2a68 	vmov.f32	s4, s17
 800e994:	eef0 1a48 	vmov.f32	s3, s16
 800e998:	eeb0 1a48 	vmov.f32	s2, s16
 800e99c:	eef0 0a48 	vmov.f32	s1, s16
 800e9a0:	ed9f 0a80 	vldr	s0, [pc, #512]	; 800eba4 <adati_wayreturn+0x54c>
					wall_control_mode = 1;
 800e9a4:	f888 a000 	strb.w	sl, [r8]
					straight_table(160, inspeed, inspeed, inspeed, inacc); //Oi
 800e9a8:	f005 fb30 	bl	801400c <straight_table>
//					wall_control_mode = 0;
//					straight_table(50, inspeed, inspeed, inspeed, inacc);
					wall_control_mode = 1;
 800e9ac:	f888 a000 	strb.w	sl, [r8]
					do_move = 1;
 800e9b0:	f8cb a000 	str.w	sl, [fp]
				}
			}
			if (SENR_maze < r_presence) {
 800e9b4:	9b03      	ldr	r3, [sp, #12]
 800e9b6:	681b      	ldr	r3, [r3, #0]
 800e9b8:	2b86      	cmp	r3, #134	; 0x86
 800e9ba:	dc1b      	bgt.n	800e9f4 <adati_wayreturn+0x39c>
				if (right_count < front_count && right_count <= left_count
 800e9bc:	4b77      	ldr	r3, [pc, #476]	; (800eb9c <adati_wayreturn+0x544>)
 800e9be:	4a76      	ldr	r2, [pc, #472]	; (800eb98 <adati_wayreturn+0x540>)
 800e9c0:	881b      	ldrh	r3, [r3, #0]
 800e9c2:	8812      	ldrh	r2, [r2, #0]
 800e9c4:	429a      	cmp	r2, r3
 800e9c6:	d915      	bls.n	800e9f4 <adati_wayreturn+0x39c>
 800e9c8:	4a75      	ldr	r2, [pc, #468]	; (800eba0 <adati_wayreturn+0x548>)
 800e9ca:	8812      	ldrh	r2, [r2, #0]
 800e9cc:	429a      	cmp	r2, r3
 800e9ce:	d311      	bcc.n	800e9f4 <adati_wayreturn+0x39c>
						&& right_count <= back_count) {
 800e9d0:	f8b9 2000 	ldrh.w	r2, [r9]
 800e9d4:	429a      	cmp	r2, r3
 800e9d6:	d30d      	bcc.n	800e9f4 <adati_wayreturn+0x39c>
					slalomR(speed500.slalom_R, OFF);
 800e9d8:	4b73      	ldr	r3, [pc, #460]	; (800eba8 <adati_wayreturn+0x550>)
 800e9da:	2200      	movs	r2, #0
 800e9dc:	9201      	str	r2, [sp, #4]
 800e9de:	691a      	ldr	r2, [r3, #16]
 800e9e0:	9200      	str	r2, [sp, #0]
 800e9e2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e9e4:	f007 fc1c 	bl	8016220 <slalomR>
					direction++;
 800e9e8:	683b      	ldr	r3, [r7, #0]
 800e9ea:	3301      	adds	r3, #1
 800e9ec:	603b      	str	r3, [r7, #0]
					do_move = 1;
 800e9ee:	2301      	movs	r3, #1
 800e9f0:	f8cb 3000 	str.w	r3, [fp]
				}
			}
			if (SENL_maze < l_presence) {
 800e9f4:	9b04      	ldr	r3, [sp, #16]
 800e9f6:	681b      	ldr	r3, [r3, #0]
 800e9f8:	2b81      	cmp	r3, #129	; 0x81
 800e9fa:	dc1c      	bgt.n	800ea36 <adati_wayreturn+0x3de>
				if (left_count < front_count && left_count < right_count
 800e9fc:	4b68      	ldr	r3, [pc, #416]	; (800eba0 <adati_wayreturn+0x548>)
 800e9fe:	4a66      	ldr	r2, [pc, #408]	; (800eb98 <adati_wayreturn+0x540>)
 800ea00:	881b      	ldrh	r3, [r3, #0]
 800ea02:	8812      	ldrh	r2, [r2, #0]
 800ea04:	429a      	cmp	r2, r3
 800ea06:	d916      	bls.n	800ea36 <adati_wayreturn+0x3de>
 800ea08:	4a64      	ldr	r2, [pc, #400]	; (800eb9c <adati_wayreturn+0x544>)
 800ea0a:	8812      	ldrh	r2, [r2, #0]
 800ea0c:	429a      	cmp	r2, r3
 800ea0e:	d912      	bls.n	800ea36 <adati_wayreturn+0x3de>
						&& left_count <= back_count) {
 800ea10:	f8b9 2000 	ldrh.w	r2, [r9]
 800ea14:	429a      	cmp	r2, r3
 800ea16:	d30e      	bcc.n	800ea36 <adati_wayreturn+0x3de>
					slalomL(speed500.slalom_L, OFF);
 800ea18:	4b63      	ldr	r3, [pc, #396]	; (800eba8 <adati_wayreturn+0x550>)
 800ea1a:	2200      	movs	r2, #0
 800ea1c:	9201      	str	r2, [sp, #4]
 800ea1e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ea20:	9200      	str	r2, [sp, #0]
 800ea22:	3314      	adds	r3, #20
 800ea24:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ea26:	f007 fcbf 	bl	80163a8 <slalomL>
					direction--;
 800ea2a:	683b      	ldr	r3, [r7, #0]
 800ea2c:	3b01      	subs	r3, #1
 800ea2e:	603b      	str	r3, [r7, #0]
					do_move = 1;
 800ea30:	2301      	movs	r3, #1
 800ea32:	f8cb 3000 	str.w	r3, [fp]
				}
			}
			if (do_move == 0) {
 800ea36:	f8db a000 	ldr.w	sl, [fp]
 800ea3a:	f1ba 0f00 	cmp.w	sl, #0
 800ea3e:	d159      	bne.n	800eaf4 <adati_wayreturn+0x49c>
				if (SENF_maze >= f_presence) {
 800ea40:	9b02      	ldr	r3, [sp, #8]
 800ea42:	681b      	ldr	r3, [r3, #0]
 800ea44:	2b81      	cmp	r3, #129	; 0x81
 800ea46:	eef1 aa68 	vneg.f32	s21, s17
 800ea4a:	f340 81df 	ble.w	800ee0c <adati_wayreturn+0x7b4>
					straight_table(70, inspeed, 0, inspeed, inacc); //Oi
 800ea4e:	ed9f 9a57 	vldr	s18, [pc, #348]	; 800ebac <adati_wayreturn+0x554>
 800ea52:	ed9f 0a57 	vldr	s0, [pc, #348]	; 800ebb0 <adati_wayreturn+0x558>
 800ea56:	eeb0 2a68 	vmov.f32	s4, s17
 800ea5a:	eef0 1a48 	vmov.f32	s3, s16
 800ea5e:	eeb0 1a49 	vmov.f32	s2, s18
 800ea62:	eef0 0a48 	vmov.f32	s1, s16
 800ea66:	f005 fad1 	bl	801400c <straight_table>
					//turning_table(180, 0, 0, inanglespeed, inangleacc);
					HAL_Delay(400);
 800ea6a:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800ea6e:	f7f1 fc2f 	bl	80002d0 <HAL_Delay>
					slalom_table(180, 0, inanglespeed, inangleacc);
 800ea72:	eef0 1a4a 	vmov.f32	s3, s20
 800ea76:	eeb0 1a69 	vmov.f32	s2, s19
 800ea7a:	eef0 0a49 	vmov.f32	s1, s18
 800ea7e:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 800ebb4 <adati_wayreturn+0x55c>
 800ea82:	f005 ffdd 	bl	8014a40 <slalom_table>
					HAL_Delay(200);
 800ea86:	20c8      	movs	r0, #200	; 0xc8
 800ea88:	f7f1 fc22 	bl	80002d0 <HAL_Delay>
					no_safty = 1;
 800ea8c:	4a4a      	ldr	r2, [pc, #296]	; (800ebb8 <adati_wayreturn+0x560>)
					straight_table(-90, 0, 0, -200, -inacc); //
 800ea8e:	eddf 1a4b 	vldr	s3, [pc, #300]	; 800ebbc <adati_wayreturn+0x564>
 800ea92:	ed9f 0a4b 	vldr	s0, [pc, #300]	; 800ebc0 <adati_wayreturn+0x568>
					no_safty = 1;
 800ea96:	2301      	movs	r3, #1
					straight_table(-90, 0, 0, -200, -inacc); //
 800ea98:	eeb0 2a6a 	vmov.f32	s4, s21
 800ea9c:	eeb0 1a49 	vmov.f32	s2, s18
 800eaa0:	eef0 0a49 	vmov.f32	s1, s18
					no_safty = 1;
 800eaa4:	6013      	str	r3, [r2, #0]
 800eaa6:	9306      	str	r3, [sp, #24]
					straight_table(-90, 0, 0, -200, -inacc); //
 800eaa8:	f005 fab0 	bl	801400c <straight_table>
					no_safty = 0;
 800eaac:	4b42      	ldr	r3, [pc, #264]	; (800ebb8 <adati_wayreturn+0x560>)
					HAL_Delay(600);
 800eaae:	f44f 7016 	mov.w	r0, #600	; 0x258
					no_safty = 0;
 800eab2:	f8c3 a000 	str.w	sl, [r3]
					HAL_Delay(600);
 800eab6:	f7f1 fc0b 	bl	80002d0 <HAL_Delay>
					enc.sigma_error = 0;
 800eaba:	4a42      	ldr	r2, [pc, #264]	; (800ebc4 <adati_wayreturn+0x56c>)
					Gyro.sigma_error = 0;
					angle = 0;
					wall_control_mode = 0;
 800eabc:	f888 a000 	strb.w	sl, [r8]
					enc.sigma_error = 0;
 800eac0:	ed82 9a02 	vstr	s18, [r2, #8]
					Gyro.sigma_error = 0;
 800eac4:	4a40      	ldr	r2, [pc, #256]	; (800ebc8 <adati_wayreturn+0x570>)
 800eac6:	ed82 9a02 	vstr	s18, [r2, #8]
					angle = 0;
 800eaca:	4a40      	ldr	r2, [pc, #256]	; (800ebcc <adati_wayreturn+0x574>)
					straight_table(39.5 + 90, 0, inspeed, inspeed, inacc);
 800eacc:	eeb0 2a68 	vmov.f32	s4, s17
					angle = 0;
 800ead0:	ed82 9a00 	vstr	s18, [r2]
					straight_table(39.5 + 90, 0, inspeed, inspeed, inacc);
 800ead4:	eef0 1a48 	vmov.f32	s3, s16
 800ead8:	eeb0 1a48 	vmov.f32	s2, s16
 800eadc:	eef0 0a49 	vmov.f32	s1, s18
					no_safty = 1;
					straight_table(-39.5 - 12, 0, 0, -200, -inacc); //
					no_safty = 0;
					HAL_Delay(500);
					wall_control_mode = 0;
					straight_table(39.5 + 90, 0, inspeed, inspeed, inacc);
 800eae0:	ed9f 0a3b 	vldr	s0, [pc, #236]	; 800ebd0 <adati_wayreturn+0x578>
 800eae4:	f005 fa92 	bl	801400c <straight_table>
					wall_control_mode = 1;
 800eae8:	9b06      	ldr	r3, [sp, #24]
 800eaea:	f888 3000 	strb.w	r3, [r8]
					direction = direction + 2;
 800eaee:	683b      	ldr	r3, [r7, #0]
 800eaf0:	3302      	adds	r3, #2
 800eaf2:	603b      	str	r3, [r7, #0]
			straight_table((90 * kitiku_distance), inspeed, inspeed, 1000,
					5000);

		}

		if (direction == 5) {
 800eaf4:	683b      	ldr	r3, [r7, #0]
 800eaf6:	2b05      	cmp	r3, #5
			direction = 1;
 800eaf8:	bf04      	itt	eq
 800eafa:	2301      	moveq	r3, #1
 800eafc:	603b      	streq	r3, [r7, #0]
		}
		if (direction == 6) {
 800eafe:	683b      	ldr	r3, [r7, #0]
 800eb00:	2b06      	cmp	r3, #6
			direction = 2;
 800eb02:	bf04      	itt	eq
 800eb04:	2302      	moveq	r3, #2
 800eb06:	603b      	streq	r3, [r7, #0]
		}
		if (direction == 0) {
 800eb08:	683b      	ldr	r3, [r7, #0]
 800eb0a:	b90b      	cbnz	r3, 800eb10 <adati_wayreturn+0x4b8>
			direction = 4;
 800eb0c:	2304      	movs	r3, #4
 800eb0e:	603b      	str	r3, [r7, #0]
		}
		if (direction == -1) {
 800eb10:	683b      	ldr	r3, [r7, #0]
 800eb12:	3301      	adds	r3, #1
 800eb14:	f47f adfb 	bne.w	800e70e <adati_wayreturn+0xb6>
			direction = 3;
 800eb18:	2303      	movs	r3, #3
 800eb1a:	603b      	str	r3, [r7, #0]
 800eb1c:	e5f5      	b.n	800e70a <adati_wayreturn+0xb2>
				straight_table(160, inspeed, inspeed, inspeed, inacc);
 800eb1e:	eeb0 2a68 	vmov.f32	s4, s17
 800eb22:	eef0 1a48 	vmov.f32	s3, s16
 800eb26:	eeb0 1a48 	vmov.f32	s2, s16
 800eb2a:	eef0 0a48 	vmov.f32	s1, s16
 800eb2e:	eeb0 0a49 	vmov.f32	s0, s18
 800eb32:	f005 fa6b 	bl	801400c <straight_table>
				switch (direction) {		//WXV
 800eb36:	683b      	ldr	r3, [r7, #0]
 800eb38:	3b01      	subs	r3, #1
 800eb3a:	2b03      	cmp	r3, #3
 800eb3c:	d806      	bhi.n	800eb4c <adati_wayreturn+0x4f4>
 800eb3e:	e8df f003 	tbb	[pc, r3]
 800eb42:	1e02      	.short	0x1e02
 800eb44:	2522      	.short	0x2522
					y++;
 800eb46:	6823      	ldr	r3, [r4, #0]
 800eb48:	3301      	adds	r3, #1
					y--;
 800eb4a:	6023      	str	r3, [r4, #0]
				SENF_maze = SENAve[2];
 800eb4c:	9a02      	ldr	r2, [sp, #8]
 800eb4e:	68b3      	ldr	r3, [r6, #8]
 800eb50:	6013      	str	r3, [r2, #0]
				SENR_maze = SENAve[1];
 800eb52:	9a03      	ldr	r2, [sp, #12]
 800eb54:	6873      	ldr	r3, [r6, #4]
 800eb56:	6013      	str	r3, [r2, #0]
				SENL_maze = SENAve[3];
 800eb58:	9a04      	ldr	r2, [sp, #16]
 800eb5a:	68f3      	ldr	r3, [r6, #12]
 800eb5c:	6013      	str	r3, [r2, #0]
				const_speed_mazemake(20, inspeed);
 800eb5e:	eef0 0a48 	vmov.f32	s1, s16
 800eb62:	eeb3 0a04 	vmov.f32	s0, #52	; 0x41a00000  20.0
 800eb66:	f005 f8b7 	bl	8013cd8 <const_speed_mazemake>
				switch (direction) {		//
 800eb6a:	683b      	ldr	r3, [r7, #0]
 800eb6c:	3b01      	subs	r3, #1
 800eb6e:	2b03      	cmp	r3, #3
 800eb70:	d84e      	bhi.n	800ec10 <adati_wayreturn+0x5b8>
 800eb72:	e8df f013 	tbh	[pc, r3, lsl #1]
 800eb76:	002f      	.short	0x002f
 800eb78:	010400de 	.word	0x010400de
 800eb7c:	0129      	.short	0x0129
					x++;
 800eb7e:	682b      	ldr	r3, [r5, #0]
 800eb80:	3301      	adds	r3, #1
					x--;
 800eb82:	602b      	str	r3, [r5, #0]
					break;
 800eb84:	e7e2      	b.n	800eb4c <adati_wayreturn+0x4f4>
					y--;
 800eb86:	6823      	ldr	r3, [r4, #0]
 800eb88:	3b01      	subs	r3, #1
 800eb8a:	e7de      	b.n	800eb4a <adati_wayreturn+0x4f2>
					x--;
 800eb8c:	682b      	ldr	r3, [r5, #0]
 800eb8e:	3b01      	subs	r3, #1
 800eb90:	e7f7      	b.n	800eb82 <adati_wayreturn+0x52a>
 800eb92:	bf00      	nop
 800eb94:	20018164 	.word	0x20018164
 800eb98:	2000bc66 	.word	0x2000bc66
 800eb9c:	2000ba10 	.word	0x2000ba10
 800eba0:	20018276 	.word	0x20018276
 800eba4:	43200000 	.word	0x43200000
 800eba8:	200167a4 	.word	0x200167a4
 800ebac:	00000000 	.word	0x00000000
 800ebb0:	428c0000 	.word	0x428c0000
 800ebb4:	43340000 	.word	0x43340000
 800ebb8:	2000bc40 	.word	0x2000bc40
 800ebbc:	c3480000 	.word	0xc3480000
 800ebc0:	c2b40000 	.word	0xc2b40000
 800ebc4:	200132c4 	.word	0x200132c4
 800ebc8:	20018188 	.word	0x20018188
 800ebcc:	20013434 	.word	0x20013434
 800ebd0:	43018000 	.word	0x43018000
					if (y == 15) {
 800ebd4:	6823      	ldr	r3, [r4, #0]
 800ebd6:	2b0f      	cmp	r3, #15
 800ebd8:	d007      	beq.n	800ebea <adati_wayreturn+0x592>
						front_count = walk_count[16 * x + y + 1];
 800ebda:	682a      	ldr	r2, [r5, #0]
 800ebdc:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 800ebe0:	3201      	adds	r2, #1
 800ebe2:	f839 1012 	ldrh.w	r1, [r9, r2, lsl #1]
 800ebe6:	4ab9      	ldr	r2, [pc, #740]	; (800eecc <adati_wayreturn+0x874>)
 800ebe8:	8011      	strh	r1, [r2, #0]
					if (x == 0) {
 800ebea:	682a      	ldr	r2, [r5, #0]
 800ebec:	2a00      	cmp	r2, #0
 800ebee:	f040 8095 	bne.w	800ed1c <adati_wayreturn+0x6c4>
						right_count = walk_count[16 * (x + 1) + y];
 800ebf2:	1c51      	adds	r1, r2, #1
 800ebf4:	eb03 1101 	add.w	r1, r3, r1, lsl #4
 800ebf8:	f839 0011 	ldrh.w	r0, [r9, r1, lsl #1]
 800ebfc:	49b4      	ldr	r1, [pc, #720]	; (800eed0 <adati_wayreturn+0x878>)
 800ebfe:	8008      	strh	r0, [r1, #0]
					if (y == 0) {
 800ec00:	b133      	cbz	r3, 800ec10 <adati_wayreturn+0x5b8>
						back_count = walk_count[16 * x + y - 1];
 800ec02:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 800ec06:	3b01      	subs	r3, #1
						back_count = walk_count[16 * (x + 1) + y];
 800ec08:	f839 3013 	ldrh.w	r3, [r9, r3, lsl #1]
 800ec0c:	f8aa 3000 	strh.w	r3, [sl]
			while (SENF_maze < f_presence) {
 800ec10:	9b02      	ldr	r3, [sp, #8]
 800ec12:	681b      	ldr	r3, [r3, #0]
 800ec14:	2b81      	cmp	r3, #129	; 0x81
 800ec16:	dd82      	ble.n	800eb1e <adati_wayreturn+0x4c6>
			straight_table(70, inspeed, 0, inspeed, inacc); //Oi
 800ec18:	ed9f 9aae 	vldr	s18, [pc, #696]	; 800eed4 <adati_wayreturn+0x87c>
 800ec1c:	ed9f 0aae 	vldr	s0, [pc, #696]	; 800eed8 <adati_wayreturn+0x880>
			no_safty = 1;
 800ec20:	f8df a2dc 	ldr.w	sl, [pc, #732]	; 800ef00 <adati_wayreturn+0x8a8>
			straight_table(70, inspeed, 0, inspeed, inacc); //Oi
 800ec24:	eeb0 2a68 	vmov.f32	s4, s17
 800ec28:	eef0 1a48 	vmov.f32	s3, s16
 800ec2c:	eeb0 1a49 	vmov.f32	s2, s18
 800ec30:	eef0 0a48 	vmov.f32	s1, s16
 800ec34:	f005 f9ea 	bl	801400c <straight_table>
			HAL_Delay(400);
 800ec38:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800ec3c:	f7f1 fb48 	bl	80002d0 <HAL_Delay>
			slalom_table(180, 0, inanglespeed, inangleacc);
 800ec40:	eef0 1a4a 	vmov.f32	s3, s20
 800ec44:	eeb0 1a69 	vmov.f32	s2, s19
 800ec48:	eef0 0a49 	vmov.f32	s1, s18
 800ec4c:	ed9f 0aa3 	vldr	s0, [pc, #652]	; 800eedc <adati_wayreturn+0x884>
 800ec50:	f005 fef6 	bl	8014a40 <slalom_table>
			HAL_Delay(200);
 800ec54:	20c8      	movs	r0, #200	; 0xc8
 800ec56:	f7f1 fb3b 	bl	80002d0 <HAL_Delay>
			no_safty = 1;
 800ec5a:	f04f 0901 	mov.w	r9, #1
			straight_table(-90, 0, 0, -200, -inacc); //
 800ec5e:	eeb1 2a68 	vneg.f32	s4, s17
 800ec62:	eddf 1a9f 	vldr	s3, [pc, #636]	; 800eee0 <adati_wayreturn+0x888>
 800ec66:	ed9f 0a9f 	vldr	s0, [pc, #636]	; 800eee4 <adati_wayreturn+0x88c>
			no_safty = 1;
 800ec6a:	f8ca 9000 	str.w	r9, [sl]
			straight_table(-90, 0, 0, -200, -inacc); //
 800ec6e:	eeb0 1a49 	vmov.f32	s2, s18
 800ec72:	eef0 0a49 	vmov.f32	s1, s18
 800ec76:	f005 f9c9 	bl	801400c <straight_table>
			HAL_Delay(100);
 800ec7a:	2064      	movs	r0, #100	; 0x64
 800ec7c:	f7f1 fb28 	bl	80002d0 <HAL_Delay>
			maze_mode = 0;
 800ec80:	9a05      	ldr	r2, [sp, #20]
			wall_control_mode = 1;
 800ec82:	f888 9000 	strb.w	r9, [r8]
			maze_mode = 0;
 800ec86:	2300      	movs	r3, #0
 800ec88:	7013      	strb	r3, [r2, #0]
			no_safty = 0;
 800ec8a:	f8ca 3000 	str.w	r3, [sl]
			enc.sigma_error = 0;
 800ec8e:	4b96      	ldr	r3, [pc, #600]	; (800eee8 <adati_wayreturn+0x890>)
 800ec90:	ed83 9a02 	vstr	s18, [r3, #8]
			Gyro.sigma_error = 0;
 800ec94:	4b95      	ldr	r3, [pc, #596]	; (800eeec <adati_wayreturn+0x894>)
 800ec96:	ed83 9a02 	vstr	s18, [r3, #8]
			angle = 0;
 800ec9a:	4b95      	ldr	r3, [pc, #596]	; (800eef0 <adati_wayreturn+0x898>)
 800ec9c:	ed83 9a00 	vstr	s18, [r3]
			reset_ICM();
 800eca0:	f7fd fe5a 	bl	800c958 <reset_ICM>
			maze_mode = 1;
 800eca4:	9b05      	ldr	r3, [sp, #20]
 800eca6:	f883 9000 	strb.w	r9, [r3]
			direction = direction + 2;
 800ecaa:	683b      	ldr	r3, [r7, #0]
 800ecac:	3302      	adds	r3, #2
 800ecae:	2b05      	cmp	r3, #5
 800ecb0:	bf08      	it	eq
 800ecb2:	464b      	moveq	r3, r9
			if (direction == 6) {
 800ecb4:	2b06      	cmp	r3, #6
			direction = direction + 2;
 800ecb6:	603b      	str	r3, [r7, #0]
				direction = 2;
 800ecb8:	bf04      	itt	eq
 800ecba:	2302      	moveq	r3, #2
 800ecbc:	603b      	streq	r3, [r7, #0]
			if (direction == 0) {
 800ecbe:	683b      	ldr	r3, [r7, #0]
 800ecc0:	b90b      	cbnz	r3, 800ecc6 <adati_wayreturn+0x66e>
				direction = 4;
 800ecc2:	2304      	movs	r3, #4
 800ecc4:	603b      	str	r3, [r7, #0]
			if (direction == -1) {
 800ecc6:	683b      	ldr	r3, [r7, #0]
 800ecc8:	3301      	adds	r3, #1
 800ecca:	d101      	bne.n	800ecd0 <adati_wayreturn+0x678>
				direction = 3;
 800eccc:	2303      	movs	r3, #3
 800ecce:	603b      	str	r3, [r7, #0]
//			most_speed_kitikukan_play(850, 1600);
//		}
//n

	}
	record_in();
 800ecd0:	f7fe fd00 	bl	800d6d4 <record_in>
//	HAL_Delay(200);
	straight_table(90 + 39.5, 0, inspeed, inspeed, inacc);
 800ecd4:	eeb0 2a68 	vmov.f32	s4, s17
 800ecd8:	eef0 1a48 	vmov.f32	s3, s16
 800ecdc:	eeb0 1a48 	vmov.f32	s2, s16
 800ece0:	eddf 0a7c 	vldr	s1, [pc, #496]	; 800eed4 <adati_wayreturn+0x87c>
 800ece4:	ed9f 0a83 	vldr	s0, [pc, #524]	; 800eef4 <adati_wayreturn+0x89c>
		//seg(y);
		//wall_cheak+direction********************************************
		kitikukan = 0;
		kitikukan = 0;
		if (kitikukan == OFF) {
			do_move = 0;
 800ece8:	f8df a21c 	ldr.w	sl, [pc, #540]	; 800ef08 <adati_wayreturn+0x8b0>
	straight_table(90 + 39.5, 0, inspeed, inspeed, inacc);
 800ecec:	f005 f98e 	bl	801400c <straight_table>
				back_count = walk_count[16 * (x + 1) + y];
 800ecf0:	f8df 9218 	ldr.w	r9, [pc, #536]	; 800ef0c <adati_wayreturn+0x8b4>
		SENF_maze = SENAve[2];
 800ecf4:	9a02      	ldr	r2, [sp, #8]
 800ecf6:	68b3      	ldr	r3, [r6, #8]
 800ecf8:	6013      	str	r3, [r2, #0]
		SENR_maze = SENAve[1];
 800ecfa:	9a03      	ldr	r2, [sp, #12]
 800ecfc:	6873      	ldr	r3, [r6, #4]
 800ecfe:	6013      	str	r3, [r2, #0]
		SENL_maze = SENAve[3];
 800ed00:	9a04      	ldr	r2, [sp, #16]
 800ed02:	68f3      	ldr	r3, [r6, #12]
 800ed04:	6013      	str	r3, [r2, #0]
		switch (direction) {
 800ed06:	683b      	ldr	r3, [r7, #0]
 800ed08:	3b01      	subs	r3, #1
 800ed0a:	2b03      	cmp	r3, #3
 800ed0c:	f200 80c2 	bhi.w	800ee94 <adati_wayreturn+0x83c>
 800ed10:	e8df f013 	tbh	[pc, r3, lsl #1]
 800ed14:	00d100bd 	.word	0x00d100bd
 800ed18:	00d800d5 	.word	0x00d800d5
						left_count = walk_count[16 * (x - 1) + y];
 800ed1c:	1e51      	subs	r1, r2, #1
 800ed1e:	eb03 1101 	add.w	r1, r3, r1, lsl #4
					if (x == 15) {
 800ed22:	2a0f      	cmp	r2, #15
						left_count = walk_count[16 * (x - 1) + y];
 800ed24:	f839 0011 	ldrh.w	r0, [r9, r1, lsl #1]
 800ed28:	4973      	ldr	r1, [pc, #460]	; (800eef8 <adati_wayreturn+0x8a0>)
 800ed2a:	8008      	strh	r0, [r1, #0]
					if (x == 15) {
 800ed2c:	f43f af68 	beq.w	800ec00 <adati_wayreturn+0x5a8>
 800ed30:	e75f      	b.n	800ebf2 <adati_wayreturn+0x59a>
					if (x == 15) {
 800ed32:	682b      	ldr	r3, [r5, #0]
 800ed34:	2b0f      	cmp	r3, #15
 800ed36:	d007      	beq.n	800ed48 <adati_wayreturn+0x6f0>
						front_count = walk_count[16 * (x + 1) + y];
 800ed38:	6822      	ldr	r2, [r4, #0]
 800ed3a:	1c59      	adds	r1, r3, #1
 800ed3c:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800ed40:	f839 1012 	ldrh.w	r1, [r9, r2, lsl #1]
 800ed44:	4a61      	ldr	r2, [pc, #388]	; (800eecc <adati_wayreturn+0x874>)
 800ed46:	8011      	strh	r1, [r2, #0]
					if (y == 15) {
 800ed48:	6822      	ldr	r2, [r4, #0]
 800ed4a:	2a0f      	cmp	r2, #15
 800ed4c:	d10d      	bne.n	800ed6a <adati_wayreturn+0x712>
						right_count = walk_count[16 * x + y - 1];
 800ed4e:	eb02 1103 	add.w	r1, r2, r3, lsl #4
 800ed52:	3901      	subs	r1, #1
 800ed54:	f839 0011 	ldrh.w	r0, [r9, r1, lsl #1]
 800ed58:	495d      	ldr	r1, [pc, #372]	; (800eed0 <adati_wayreturn+0x878>)
 800ed5a:	8008      	strh	r0, [r1, #0]
					if (x == 0) {
 800ed5c:	2b00      	cmp	r3, #0
 800ed5e:	f43f af57 	beq.w	800ec10 <adati_wayreturn+0x5b8>
						back_count = walk_count[16 * (x - 1) + y];
 800ed62:	3b01      	subs	r3, #1
						back_count = walk_count[16 * (x + 1) + y];
 800ed64:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 800ed68:	e74e      	b.n	800ec08 <adati_wayreturn+0x5b0>
						left_count = walk_count[16 * x + y + 1];
 800ed6a:	eb02 1103 	add.w	r1, r2, r3, lsl #4
 800ed6e:	3101      	adds	r1, #1
 800ed70:	f839 0011 	ldrh.w	r0, [r9, r1, lsl #1]
 800ed74:	4960      	ldr	r1, [pc, #384]	; (800eef8 <adati_wayreturn+0x8a0>)
 800ed76:	8008      	strh	r0, [r1, #0]
					if (y == 0) {
 800ed78:	2a00      	cmp	r2, #0
 800ed7a:	d0ef      	beq.n	800ed5c <adati_wayreturn+0x704>
 800ed7c:	e7e7      	b.n	800ed4e <adati_wayreturn+0x6f6>
					if (y == 0) {
 800ed7e:	6823      	ldr	r3, [r4, #0]
 800ed80:	b13b      	cbz	r3, 800ed92 <adati_wayreturn+0x73a>
						front_count = walk_count[16 * x + y - 1];
 800ed82:	682a      	ldr	r2, [r5, #0]
 800ed84:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 800ed88:	3a01      	subs	r2, #1
 800ed8a:	f839 1012 	ldrh.w	r1, [r9, r2, lsl #1]
 800ed8e:	4a4f      	ldr	r2, [pc, #316]	; (800eecc <adati_wayreturn+0x874>)
 800ed90:	8011      	strh	r1, [r2, #0]
					if (x == 15) {
 800ed92:	682a      	ldr	r2, [r5, #0]
 800ed94:	2a0f      	cmp	r2, #15
 800ed96:	d10d      	bne.n	800edb4 <adati_wayreturn+0x75c>
						right_count = walk_count[16 * (x - 1) + y];
 800ed98:	1e51      	subs	r1, r2, #1
 800ed9a:	eb03 1101 	add.w	r1, r3, r1, lsl #4
 800ed9e:	f839 0011 	ldrh.w	r0, [r9, r1, lsl #1]
 800eda2:	494b      	ldr	r1, [pc, #300]	; (800eed0 <adati_wayreturn+0x878>)
 800eda4:	8008      	strh	r0, [r1, #0]
					if (y == 15) {
 800eda6:	2b0f      	cmp	r3, #15
 800eda8:	f43f af32 	beq.w	800ec10 <adati_wayreturn+0x5b8>
						back_count = walk_count[16 * x + y + 1];
 800edac:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 800edb0:	3301      	adds	r3, #1
 800edb2:	e729      	b.n	800ec08 <adati_wayreturn+0x5b0>
						left_count = walk_count[16 * (x + 1) + y];
 800edb4:	1c51      	adds	r1, r2, #1
 800edb6:	eb03 1101 	add.w	r1, r3, r1, lsl #4
 800edba:	f839 0011 	ldrh.w	r0, [r9, r1, lsl #1]
 800edbe:	494e      	ldr	r1, [pc, #312]	; (800eef8 <adati_wayreturn+0x8a0>)
 800edc0:	8008      	strh	r0, [r1, #0]
					if (x == 0) {
 800edc2:	2a00      	cmp	r2, #0
 800edc4:	d0ef      	beq.n	800eda6 <adati_wayreturn+0x74e>
 800edc6:	e7e7      	b.n	800ed98 <adati_wayreturn+0x740>
					if (x == 0) {
 800edc8:	682b      	ldr	r3, [r5, #0]
 800edca:	b13b      	cbz	r3, 800eddc <adati_wayreturn+0x784>
						front_count = walk_count[16 * (x - 1) + y];
 800edcc:	6822      	ldr	r2, [r4, #0]
 800edce:	1e59      	subs	r1, r3, #1
 800edd0:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800edd4:	f839 1012 	ldrh.w	r1, [r9, r2, lsl #1]
 800edd8:	4a3c      	ldr	r2, [pc, #240]	; (800eecc <adati_wayreturn+0x874>)
 800edda:	8011      	strh	r1, [r2, #0]
					if (y == 0) {
 800eddc:	6822      	ldr	r2, [r4, #0]
 800edde:	b95a      	cbnz	r2, 800edf8 <adati_wayreturn+0x7a0>
						right_count = walk_count[16 * x + y + 1];
 800ede0:	eb02 1103 	add.w	r1, r2, r3, lsl #4
 800ede4:	3101      	adds	r1, #1
 800ede6:	f839 0011 	ldrh.w	r0, [r9, r1, lsl #1]
 800edea:	4939      	ldr	r1, [pc, #228]	; (800eed0 <adati_wayreturn+0x878>)
 800edec:	8008      	strh	r0, [r1, #0]
					if (x == 15) {
 800edee:	2b0f      	cmp	r3, #15
 800edf0:	f43f af0e 	beq.w	800ec10 <adati_wayreturn+0x5b8>
						back_count = walk_count[16 * (x + 1) + y];
 800edf4:	3301      	adds	r3, #1
 800edf6:	e7b5      	b.n	800ed64 <adati_wayreturn+0x70c>
						left_count = walk_count[16 * x + y - 1];
 800edf8:	eb02 1103 	add.w	r1, r2, r3, lsl #4
 800edfc:	3901      	subs	r1, #1
					if (y == 15) {
 800edfe:	2a0f      	cmp	r2, #15
						left_count = walk_count[16 * x + y - 1];
 800ee00:	f839 0011 	ldrh.w	r0, [r9, r1, lsl #1]
 800ee04:	493c      	ldr	r1, [pc, #240]	; (800eef8 <adati_wayreturn+0x8a0>)
 800ee06:	8008      	strh	r0, [r1, #0]
					if (y == 15) {
 800ee08:	d0f1      	beq.n	800edee <adati_wayreturn+0x796>
 800ee0a:	e7e9      	b.n	800ede0 <adati_wayreturn+0x788>
					straight_table(70, inspeed, 0, inspeed, inacc); //Oi
 800ee0c:	eeb0 2a68 	vmov.f32	s4, s17
 800ee10:	eef0 1a48 	vmov.f32	s3, s16
 800ee14:	ed9f 1a2f 	vldr	s2, [pc, #188]	; 800eed4 <adati_wayreturn+0x87c>
 800ee18:	ed9f 0a2f 	vldr	s0, [pc, #188]	; 800eed8 <adati_wayreturn+0x880>
					wall_control_mode = 0;
 800ee1c:	f888 a000 	strb.w	sl, [r8]
					straight_table(70, inspeed, 0, inspeed, inacc); //Oi
 800ee20:	eef0 0a48 	vmov.f32	s1, s16
 800ee24:	f005 f8f2 	bl	801400c <straight_table>
					HAL_Delay(400);
 800ee28:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800ee2c:	f7f1 fa50 	bl	80002d0 <HAL_Delay>
					slalom_table(-180, 0, -inanglespeed, -inangleacc);
 800ee30:	eef1 1a4a 	vneg.f32	s3, s20
 800ee34:	eeb1 1a69 	vneg.f32	s2, s19
 800ee38:	eddf 0a26 	vldr	s1, [pc, #152]	; 800eed4 <adati_wayreturn+0x87c>
 800ee3c:	ed9f 0a2f 	vldr	s0, [pc, #188]	; 800eefc <adati_wayreturn+0x8a4>
 800ee40:	f005 fdfe 	bl	8014a40 <slalom_table>
					HAL_Delay(200);
 800ee44:	20c8      	movs	r0, #200	; 0xc8
 800ee46:	f7f1 fa43 	bl	80002d0 <HAL_Delay>
					straight_table(-39.5 - 12, 0, 0, -200, -inacc); //
 800ee4a:	ed9f 1a22 	vldr	s2, [pc, #136]	; 800eed4 <adati_wayreturn+0x87c>
					no_safty = 1;
 800ee4e:	4a2c      	ldr	r2, [pc, #176]	; (800ef00 <adati_wayreturn+0x8a8>)
					straight_table(-39.5 - 12, 0, 0, -200, -inacc); //
 800ee50:	eddf 1a23 	vldr	s3, [pc, #140]	; 800eee0 <adati_wayreturn+0x888>
 800ee54:	ed9f 0a2b 	vldr	s0, [pc, #172]	; 800ef04 <adati_wayreturn+0x8ac>
					no_safty = 1;
 800ee58:	2301      	movs	r3, #1
					straight_table(-39.5 - 12, 0, 0, -200, -inacc); //
 800ee5a:	eef0 0a41 	vmov.f32	s1, s2
 800ee5e:	eeb0 2a6a 	vmov.f32	s4, s21
					no_safty = 1;
 800ee62:	6013      	str	r3, [r2, #0]
 800ee64:	9306      	str	r3, [sp, #24]
					straight_table(-39.5 - 12, 0, 0, -200, -inacc); //
 800ee66:	f005 f8d1 	bl	801400c <straight_table>
					no_safty = 0;
 800ee6a:	4b25      	ldr	r3, [pc, #148]	; (800ef00 <adati_wayreturn+0x8a8>)
					HAL_Delay(500);
 800ee6c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
					no_safty = 0;
 800ee70:	f8c3 a000 	str.w	sl, [r3]
					HAL_Delay(500);
 800ee74:	f7f1 fa2c 	bl	80002d0 <HAL_Delay>
					wall_control_mode = 0;
 800ee78:	f888 a000 	strb.w	sl, [r8]
					straight_table(39.5 + 90, 0, inspeed, inspeed, inacc);
 800ee7c:	eeb0 2a68 	vmov.f32	s4, s17
 800ee80:	eef0 1a48 	vmov.f32	s3, s16
 800ee84:	eeb0 1a48 	vmov.f32	s2, s16
 800ee88:	eddf 0a12 	vldr	s1, [pc, #72]	; 800eed4 <adati_wayreturn+0x87c>
 800ee8c:	e628      	b.n	800eae0 <adati_wayreturn+0x488>
			y++;
 800ee8e:	6823      	ldr	r3, [r4, #0]
 800ee90:	3301      	adds	r3, #1
			y--;
 800ee92:	6023      	str	r3, [r4, #0]
		const_speed_mazemakeback(20, inspeed); ///backni**************************
 800ee94:	eef0 0a48 	vmov.f32	s1, s16
 800ee98:	eeb3 0a04 	vmov.f32	s0, #52	; 0x41a00000  20.0
 800ee9c:	f004 ff9e 	bl	8013ddc <const_speed_mazemakeback>
		switch (direction) {
 800eea0:	683b      	ldr	r3, [r7, #0]
 800eea2:	3b01      	subs	r3, #1
 800eea4:	2b03      	cmp	r3, #3
 800eea6:	f200 81bd 	bhi.w	800f224 <adati_wayreturn+0xbcc>
 800eeaa:	e8df f013 	tbh	[pc, r3, lsl #1]
 800eeae:	0031      	.short	0x0031
 800eeb0:	01a30157 	.word	0x01a30157
 800eeb4:	021f      	.short	0x021f
			x++;
 800eeb6:	682b      	ldr	r3, [r5, #0]
 800eeb8:	3301      	adds	r3, #1
			x--;
 800eeba:	602b      	str	r3, [r5, #0]
			break;
 800eebc:	e7ea      	b.n	800ee94 <adati_wayreturn+0x83c>
			y--;
 800eebe:	6823      	ldr	r3, [r4, #0]
 800eec0:	3b01      	subs	r3, #1
 800eec2:	e7e6      	b.n	800ee92 <adati_wayreturn+0x83a>
			x--;
 800eec4:	682b      	ldr	r3, [r5, #0]
 800eec6:	3b01      	subs	r3, #1
 800eec8:	e7f7      	b.n	800eeba <adati_wayreturn+0x862>
 800eeca:	bf00      	nop
 800eecc:	2000bc66 	.word	0x2000bc66
 800eed0:	2000ba10 	.word	0x2000ba10
 800eed4:	00000000 	.word	0x00000000
 800eed8:	428c0000 	.word	0x428c0000
 800eedc:	43340000 	.word	0x43340000
 800eee0:	c3480000 	.word	0xc3480000
 800eee4:	c2b40000 	.word	0xc2b40000
 800eee8:	200132c4 	.word	0x200132c4
 800eeec:	20018188 	.word	0x20018188
 800eef0:	20013434 	.word	0x20013434
 800eef4:	43018000 	.word	0x43018000
 800eef8:	20018276 	.word	0x20018276
 800eefc:	c3340000 	.word	0xc3340000
 800ef00:	2000bc40 	.word	0x2000bc40
 800ef04:	c24e0000 	.word	0xc24e0000
 800ef08:	2001834c 	.word	0x2001834c
 800ef0c:	20018198 	.word	0x20018198
			if (y == 15) {
 800ef10:	6821      	ldr	r1, [r4, #0]
 800ef12:	48a7      	ldr	r0, [pc, #668]	; (800f1b0 <adati_wayreturn+0xb58>)
 800ef14:	290f      	cmp	r1, #15
 800ef16:	d007      	beq.n	800ef28 <adati_wayreturn+0x8d0>
				front_count = walk_count[16 * x + y + 1];
 800ef18:	682a      	ldr	r2, [r5, #0]
 800ef1a:	4ba6      	ldr	r3, [pc, #664]	; (800f1b4 <adati_wayreturn+0xb5c>)
 800ef1c:	eb01 1202 	add.w	r2, r1, r2, lsl #4
 800ef20:	3201      	adds	r2, #1
 800ef22:	f830 2012 	ldrh.w	r2, [r0, r2, lsl #1]
 800ef26:	801a      	strh	r2, [r3, #0]
			if (x == 0) {
 800ef28:	682b      	ldr	r3, [r5, #0]
 800ef2a:	b99b      	cbnz	r3, 800ef54 <adati_wayreturn+0x8fc>
				right_count = walk_count[16 * (x + 1) + y];
 800ef2c:	1c5a      	adds	r2, r3, #1
 800ef2e:	eb01 1202 	add.w	r2, r1, r2, lsl #4
 800ef32:	489f      	ldr	r0, [pc, #636]	; (800f1b0 <adati_wayreturn+0xb58>)
 800ef34:	f830 0012 	ldrh.w	r0, [r0, r2, lsl #1]
 800ef38:	4a9f      	ldr	r2, [pc, #636]	; (800f1b8 <adati_wayreturn+0xb60>)
 800ef3a:	8010      	strh	r0, [r2, #0]
			if (y == 0) {
 800ef3c:	2900      	cmp	r1, #0
 800ef3e:	f000 8171 	beq.w	800f224 <adati_wayreturn+0xbcc>
				back_count = walk_count[16 * x + y - 1];
 800ef42:	eb01 1303 	add.w	r3, r1, r3, lsl #4
 800ef46:	3b01      	subs	r3, #1
				back_count = walk_count[16 * (x + 1) + y];
 800ef48:	4a99      	ldr	r2, [pc, #612]	; (800f1b0 <adati_wayreturn+0xb58>)
 800ef4a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ef4e:	f8a9 3000 	strh.w	r3, [r9]
 800ef52:	e167      	b.n	800f224 <adati_wayreturn+0xbcc>
				left_count = walk_count[16 * (x - 1) + y];
 800ef54:	1e5a      	subs	r2, r3, #1
 800ef56:	eb01 1202 	add.w	r2, r1, r2, lsl #4
			if (x == 15) {
 800ef5a:	2b0f      	cmp	r3, #15
				left_count = walk_count[16 * (x - 1) + y];
 800ef5c:	f830 0012 	ldrh.w	r0, [r0, r2, lsl #1]
 800ef60:	4a96      	ldr	r2, [pc, #600]	; (800f1bc <adati_wayreturn+0xb64>)
 800ef62:	8010      	strh	r0, [r2, #0]
			if (x == 15) {
 800ef64:	d1e2      	bne.n	800ef2c <adati_wayreturn+0x8d4>
			if (y == 0) {
 800ef66:	2900      	cmp	r1, #0
 800ef68:	d1eb      	bne.n	800ef42 <adati_wayreturn+0x8ea>
		kitikukan = 0;
 800ef6a:	4a95      	ldr	r2, [pc, #596]	; (800f1c0 <adati_wayreturn+0xb68>)
 800ef6c:	2300      	movs	r3, #0
 800ef6e:	6013      	str	r3, [r2, #0]
			do_move = 0;
 800ef70:	f8ca 3000 	str.w	r3, [sl]

			if (SENF_maze >= f_presence) {
 800ef74:	9b02      	ldr	r3, [sp, #8]
 800ef76:	681b      	ldr	r3, [r3, #0]
 800ef78:	2b81      	cmp	r3, #129	; 0x81
				front_count = 255;
 800ef7a:	bfc2      	ittt	gt
 800ef7c:	4a8d      	ldrgt	r2, [pc, #564]	; (800f1b4 <adati_wayreturn+0xb5c>)
 800ef7e:	21ff      	movgt	r1, #255	; 0xff
 800ef80:	8011      	strhgt	r1, [r2, #0]
			}
			if (SENR_maze >= r_presence) {
 800ef82:	9a03      	ldr	r2, [sp, #12]
 800ef84:	6812      	ldr	r2, [r2, #0]
 800ef86:	2a86      	cmp	r2, #134	; 0x86
				right_count = 255;
 800ef88:	bfc2      	ittt	gt
 800ef8a:	4a8b      	ldrgt	r2, [pc, #556]	; (800f1b8 <adati_wayreturn+0xb60>)
 800ef8c:	21ff      	movgt	r1, #255	; 0xff
 800ef8e:	8011      	strhgt	r1, [r2, #0]
			}
			if (SENL_maze >= l_presence) {
 800ef90:	9a04      	ldr	r2, [sp, #16]
 800ef92:	6812      	ldr	r2, [r2, #0]
 800ef94:	2a81      	cmp	r2, #129	; 0x81
				left_count = 255;
 800ef96:	bfc2      	ittt	gt
 800ef98:	4a88      	ldrgt	r2, [pc, #544]	; (800f1bc <adati_wayreturn+0xb64>)
 800ef9a:	21ff      	movgt	r1, #255	; 0xff
 800ef9c:	8011      	strhgt	r1, [r2, #0]
			}

			if (SENF_maze < f_presence) {
 800ef9e:	2b81      	cmp	r3, #129	; 0x81
 800efa0:	dc21      	bgt.n	800efe6 <adati_wayreturn+0x98e>
				if (front_count <= right_count && front_count <= left_count
 800efa2:	4b84      	ldr	r3, [pc, #528]	; (800f1b4 <adati_wayreturn+0xb5c>)
 800efa4:	4a84      	ldr	r2, [pc, #528]	; (800f1b8 <adati_wayreturn+0xb60>)
 800efa6:	881b      	ldrh	r3, [r3, #0]
 800efa8:	8812      	ldrh	r2, [r2, #0]
 800efaa:	429a      	cmp	r2, r3
 800efac:	d31b      	bcc.n	800efe6 <adati_wayreturn+0x98e>
 800efae:	4a83      	ldr	r2, [pc, #524]	; (800f1bc <adati_wayreturn+0xb64>)
 800efb0:	8812      	ldrh	r2, [r2, #0]
 800efb2:	429a      	cmp	r2, r3
 800efb4:	d317      	bcc.n	800efe6 <adati_wayreturn+0x98e>
						&& front_count <= back_count) {
 800efb6:	f8b9 2000 	ldrh.w	r2, [r9]
 800efba:	429a      	cmp	r2, r3
 800efbc:	d313      	bcc.n	800efe6 <adati_wayreturn+0x98e>
					wall_control_mode = 1;
 800efbe:	f04f 0b01 	mov.w	fp, #1
					straight_table(160, inspeed, inspeed, inspeed, inacc); //Oi
 800efc2:	eeb0 2a68 	vmov.f32	s4, s17
 800efc6:	eef0 1a48 	vmov.f32	s3, s16
 800efca:	eeb0 1a48 	vmov.f32	s2, s16
 800efce:	eef0 0a48 	vmov.f32	s1, s16
 800efd2:	ed9f 0a7c 	vldr	s0, [pc, #496]	; 800f1c4 <adati_wayreturn+0xb6c>
					wall_control_mode = 1;
 800efd6:	f888 b000 	strb.w	fp, [r8]
					straight_table(160, inspeed, inspeed, inspeed, inacc); //Oi
 800efda:	f005 f817 	bl	801400c <straight_table>
					//					wall_control_mode = 0;
					//					straight_table(50, inspeed, inspeed, inspeed, inacc);
					wall_control_mode = 1;
 800efde:	f888 b000 	strb.w	fp, [r8]
					do_move = 1;
 800efe2:	f8ca b000 	str.w	fp, [sl]
				}
			}
			if (SENR_maze < r_presence) {
 800efe6:	9b03      	ldr	r3, [sp, #12]
 800efe8:	681b      	ldr	r3, [r3, #0]
 800efea:	2b86      	cmp	r3, #134	; 0x86
 800efec:	dc1b      	bgt.n	800f026 <adati_wayreturn+0x9ce>
				if (right_count < front_count && right_count <= left_count
 800efee:	4b72      	ldr	r3, [pc, #456]	; (800f1b8 <adati_wayreturn+0xb60>)
 800eff0:	4a70      	ldr	r2, [pc, #448]	; (800f1b4 <adati_wayreturn+0xb5c>)
 800eff2:	881b      	ldrh	r3, [r3, #0]
 800eff4:	8812      	ldrh	r2, [r2, #0]
 800eff6:	429a      	cmp	r2, r3
 800eff8:	d915      	bls.n	800f026 <adati_wayreturn+0x9ce>
 800effa:	4a70      	ldr	r2, [pc, #448]	; (800f1bc <adati_wayreturn+0xb64>)
 800effc:	8812      	ldrh	r2, [r2, #0]
 800effe:	429a      	cmp	r2, r3
 800f000:	d311      	bcc.n	800f026 <adati_wayreturn+0x9ce>
						&& right_count <= back_count) {
 800f002:	f8b9 2000 	ldrh.w	r2, [r9]
 800f006:	429a      	cmp	r2, r3
 800f008:	d30d      	bcc.n	800f026 <adati_wayreturn+0x9ce>
					slalomR(speed500.slalom_R, OFF);
 800f00a:	4b6f      	ldr	r3, [pc, #444]	; (800f1c8 <adati_wayreturn+0xb70>)
 800f00c:	2200      	movs	r2, #0
 800f00e:	9201      	str	r2, [sp, #4]
 800f010:	691a      	ldr	r2, [r3, #16]
 800f012:	9200      	str	r2, [sp, #0]
 800f014:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800f016:	f007 f903 	bl	8016220 <slalomR>
					direction++;
 800f01a:	683b      	ldr	r3, [r7, #0]
 800f01c:	3301      	adds	r3, #1
 800f01e:	603b      	str	r3, [r7, #0]
					do_move = 1;
 800f020:	2301      	movs	r3, #1
 800f022:	f8ca 3000 	str.w	r3, [sl]
				}
			}
			if (SENL_maze < l_presence) {
 800f026:	9b04      	ldr	r3, [sp, #16]
 800f028:	681b      	ldr	r3, [r3, #0]
 800f02a:	2b81      	cmp	r3, #129	; 0x81
 800f02c:	dc1c      	bgt.n	800f068 <adati_wayreturn+0xa10>
				if (left_count < front_count && left_count < right_count
 800f02e:	4b63      	ldr	r3, [pc, #396]	; (800f1bc <adati_wayreturn+0xb64>)
 800f030:	4a60      	ldr	r2, [pc, #384]	; (800f1b4 <adati_wayreturn+0xb5c>)
 800f032:	881b      	ldrh	r3, [r3, #0]
 800f034:	8812      	ldrh	r2, [r2, #0]
 800f036:	429a      	cmp	r2, r3
 800f038:	d916      	bls.n	800f068 <adati_wayreturn+0xa10>
 800f03a:	4a5f      	ldr	r2, [pc, #380]	; (800f1b8 <adati_wayreturn+0xb60>)
 800f03c:	8812      	ldrh	r2, [r2, #0]
 800f03e:	429a      	cmp	r2, r3
 800f040:	d912      	bls.n	800f068 <adati_wayreturn+0xa10>
						&& left_count <= back_count) {
 800f042:	f8b9 2000 	ldrh.w	r2, [r9]
 800f046:	429a      	cmp	r2, r3
 800f048:	d30e      	bcc.n	800f068 <adati_wayreturn+0xa10>
					slalomL(speed500.slalom_L, OFF);
 800f04a:	4b5f      	ldr	r3, [pc, #380]	; (800f1c8 <adati_wayreturn+0xb70>)
 800f04c:	2200      	movs	r2, #0
 800f04e:	9201      	str	r2, [sp, #4]
 800f050:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f052:	9200      	str	r2, [sp, #0]
 800f054:	3314      	adds	r3, #20
 800f056:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800f058:	f007 f9a6 	bl	80163a8 <slalomL>
					direction--;
 800f05c:	683b      	ldr	r3, [r7, #0]
 800f05e:	3b01      	subs	r3, #1
 800f060:	603b      	str	r3, [r7, #0]
					do_move = 1;
 800f062:	2301      	movs	r3, #1
 800f064:	f8ca 3000 	str.w	r3, [sl]
				}
			}
			if (do_move == 0) {
 800f068:	f8da b000 	ldr.w	fp, [sl]
 800f06c:	ed9f 9a57 	vldr	s18, [pc, #348]	; 800f1cc <adati_wayreturn+0xb74>
 800f070:	f1bb 0f00 	cmp.w	fp, #0
 800f074:	d15a      	bne.n	800f12c <adati_wayreturn+0xad4>
				if (SENF_maze >= f_presence) {
 800f076:	9b02      	ldr	r3, [sp, #8]
 800f078:	681b      	ldr	r3, [r3, #0]
 800f07a:	2b81      	cmp	r3, #129	; 0x81
 800f07c:	eef1 aa68 	vneg.f32	s21, s17
 800f080:	f340 8159 	ble.w	800f336 <adati_wayreturn+0xcde>
					straight_table(70, inspeed, 0, inspeed, inacc); //Oi
 800f084:	eeb0 2a68 	vmov.f32	s4, s17
 800f088:	eef0 1a48 	vmov.f32	s3, s16
 800f08c:	eeb0 1a49 	vmov.f32	s2, s18
 800f090:	eef0 0a48 	vmov.f32	s1, s16
 800f094:	ed9f 0a4e 	vldr	s0, [pc, #312]	; 800f1d0 <adati_wayreturn+0xb78>
 800f098:	f004 ffb8 	bl	801400c <straight_table>
					//turning_table(180, 0, 0, inanglespeed, inangleacc);
					HAL_Delay(400);
 800f09c:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800f0a0:	f7f1 f916 	bl	80002d0 <HAL_Delay>
					slalom_table(180, 0, inanglespeed, inangleacc);
 800f0a4:	eef0 1a4a 	vmov.f32	s3, s20
 800f0a8:	eeb0 1a69 	vmov.f32	s2, s19
 800f0ac:	eef0 0a49 	vmov.f32	s1, s18
 800f0b0:	ed9f 0a48 	vldr	s0, [pc, #288]	; 800f1d4 <adati_wayreturn+0xb7c>
 800f0b4:	f005 fcc4 	bl	8014a40 <slalom_table>
					HAL_Delay(200);
 800f0b8:	20c8      	movs	r0, #200	; 0xc8
 800f0ba:	f7f1 f909 	bl	80002d0 <HAL_Delay>
					no_safty = 1;
 800f0be:	4a46      	ldr	r2, [pc, #280]	; (800f1d8 <adati_wayreturn+0xb80>)
					straight_table(-90, 0, 0, -200, -inacc); //
 800f0c0:	eddf 1a46 	vldr	s3, [pc, #280]	; 800f1dc <adati_wayreturn+0xb84>
 800f0c4:	ed9f 0a46 	vldr	s0, [pc, #280]	; 800f1e0 <adati_wayreturn+0xb88>
					no_safty = 1;
 800f0c8:	9206      	str	r2, [sp, #24]
 800f0ca:	2301      	movs	r3, #1
					straight_table(-90, 0, 0, -200, -inacc); //
 800f0cc:	eeb0 2a6a 	vmov.f32	s4, s21
 800f0d0:	eeb0 1a49 	vmov.f32	s2, s18
 800f0d4:	eef0 0a49 	vmov.f32	s1, s18
					no_safty = 1;
 800f0d8:	6013      	str	r3, [r2, #0]
 800f0da:	9307      	str	r3, [sp, #28]
					straight_table(-90, 0, 0, -200, -inacc); //
 800f0dc:	f004 ff96 	bl	801400c <straight_table>
					no_safty = 0;
 800f0e0:	9a06      	ldr	r2, [sp, #24]
					HAL_Delay(600);
 800f0e2:	f44f 7016 	mov.w	r0, #600	; 0x258
					no_safty = 0;
 800f0e6:	f8c2 b000 	str.w	fp, [r2]
					HAL_Delay(600);
 800f0ea:	f7f1 f8f1 	bl	80002d0 <HAL_Delay>
					enc.sigma_error = 0;
 800f0ee:	4a3d      	ldr	r2, [pc, #244]	; (800f1e4 <adati_wayreturn+0xb8c>)
 800f0f0:	ed82 9a02 	vstr	s18, [r2, #8]
					Gyro.sigma_error = 0;
 800f0f4:	4a3c      	ldr	r2, [pc, #240]	; (800f1e8 <adati_wayreturn+0xb90>)
 800f0f6:	ed82 9a02 	vstr	s18, [r2, #8]
					angle = 0;
 800f0fa:	4a3c      	ldr	r2, [pc, #240]	; (800f1ec <adati_wayreturn+0xb94>)
 800f0fc:	ed82 9a00 	vstr	s18, [r2]
					HAL_Delay(200);
					no_safty = 1;
					straight_table(-39.5 - 12, 0, 0, -200, -inacc); //
					no_safty = 0;
					HAL_Delay(500);
					wall_control_mode = 1;
 800f100:	9b07      	ldr	r3, [sp, #28]
					straight_table(39.5 + 90, 0, inspeed, inspeed, inacc);
 800f102:	ed9f 0a3b 	vldr	s0, [pc, #236]	; 800f1f0 <adati_wayreturn+0xb98>
					wall_control_mode = 1;
 800f106:	f888 3000 	strb.w	r3, [r8]
					straight_table(39.5 + 90, 0, inspeed, inspeed, inacc);
 800f10a:	eeb0 2a68 	vmov.f32	s4, s17
 800f10e:	eef0 1a48 	vmov.f32	s3, s16
 800f112:	eeb0 1a48 	vmov.f32	s2, s16
 800f116:	eef0 0a49 	vmov.f32	s1, s18
					wall_control_mode = 1;
 800f11a:	9306      	str	r3, [sp, #24]
					straight_table(39.5 + 90, 0, inspeed, inspeed, inacc);
 800f11c:	f004 ff76 	bl	801400c <straight_table>
					wall_control_mode = 1;
 800f120:	9b06      	ldr	r3, [sp, #24]
 800f122:	f888 3000 	strb.w	r3, [r8]
					direction = direction + 2;
 800f126:	683b      	ldr	r3, [r7, #0]
 800f128:	3302      	adds	r3, #2
 800f12a:	603b      	str	r3, [r7, #0]
			straight_table((90 * kitiku_distance), inspeed, inspeed, 1000,
					5000);

		}

		enc.sigma_error = 0; ///XX//
 800f12c:	4b2d      	ldr	r3, [pc, #180]	; (800f1e4 <adati_wayreturn+0xb8c>)
 800f12e:	ed83 9a02 	vstr	s18, [r3, #8]

		if (direction == 5) {
 800f132:	683b      	ldr	r3, [r7, #0]
 800f134:	2b05      	cmp	r3, #5
			direction = 1;
 800f136:	bf04      	itt	eq
 800f138:	2301      	moveq	r3, #1
 800f13a:	603b      	streq	r3, [r7, #0]
		}
		if (direction == 6) {
 800f13c:	683b      	ldr	r3, [r7, #0]
 800f13e:	2b06      	cmp	r3, #6
			direction = 2;
 800f140:	bf04      	itt	eq
 800f142:	2302      	moveq	r3, #2
 800f144:	603b      	streq	r3, [r7, #0]
		}
		if (direction == 0) {
 800f146:	683b      	ldr	r3, [r7, #0]
 800f148:	b90b      	cbnz	r3, 800f14e <adati_wayreturn+0xaf6>
			direction = 4;
 800f14a:	2304      	movs	r3, #4
 800f14c:	603b      	str	r3, [r7, #0]
		}
		if (direction == -1) {
 800f14e:	683b      	ldr	r3, [r7, #0]
 800f150:	3301      	adds	r3, #1
 800f152:	f47f adcf 	bne.w	800ecf4 <adati_wayreturn+0x69c>
			direction = 3;
 800f156:	2303      	movs	r3, #3
 800f158:	603b      	str	r3, [r7, #0]
 800f15a:	e5c9      	b.n	800ecf0 <adati_wayreturn+0x698>
			if (x == 15) {
 800f15c:	682b      	ldr	r3, [r5, #0]
 800f15e:	2b0f      	cmp	r3, #15
 800f160:	d008      	beq.n	800f174 <adati_wayreturn+0xb1c>
				front_count = walk_count[16 * (x + 1) + y];
 800f162:	6822      	ldr	r2, [r4, #0]
 800f164:	1c59      	adds	r1, r3, #1
 800f166:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800f16a:	4911      	ldr	r1, [pc, #68]	; (800f1b0 <adati_wayreturn+0xb58>)
 800f16c:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 800f170:	4a10      	ldr	r2, [pc, #64]	; (800f1b4 <adati_wayreturn+0xb5c>)
 800f172:	8011      	strh	r1, [r2, #0]
			if (y == 15) {
 800f174:	6822      	ldr	r2, [r4, #0]
 800f176:	2a0f      	cmp	r2, #15
 800f178:	d10d      	bne.n	800f196 <adati_wayreturn+0xb3e>
				right_count = walk_count[16 * x + y - 1];
 800f17a:	eb02 1103 	add.w	r1, r2, r3, lsl #4
 800f17e:	3901      	subs	r1, #1
 800f180:	480b      	ldr	r0, [pc, #44]	; (800f1b0 <adati_wayreturn+0xb58>)
 800f182:	f830 0011 	ldrh.w	r0, [r0, r1, lsl #1]
 800f186:	490c      	ldr	r1, [pc, #48]	; (800f1b8 <adati_wayreturn+0xb60>)
 800f188:	8008      	strh	r0, [r1, #0]
			if (x == 0) {
 800f18a:	2b00      	cmp	r3, #0
 800f18c:	d04e      	beq.n	800f22c <adati_wayreturn+0xbd4>
				back_count = walk_count[16 * (x - 1) + y];
 800f18e:	3b01      	subs	r3, #1
				back_count = walk_count[16 * (x + 1) + y];
 800f190:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 800f194:	e6d8      	b.n	800ef48 <adati_wayreturn+0x8f0>
				left_count = walk_count[16 * x + y + 1];
 800f196:	eb02 1103 	add.w	r1, r2, r3, lsl #4
 800f19a:	3101      	adds	r1, #1
 800f19c:	4804      	ldr	r0, [pc, #16]	; (800f1b0 <adati_wayreturn+0xb58>)
 800f19e:	f830 0011 	ldrh.w	r0, [r0, r1, lsl #1]
 800f1a2:	4906      	ldr	r1, [pc, #24]	; (800f1bc <adati_wayreturn+0xb64>)
 800f1a4:	8008      	strh	r0, [r1, #0]
			if (y == 0) {
 800f1a6:	2a00      	cmp	r2, #0
 800f1a8:	d1e7      	bne.n	800f17a <adati_wayreturn+0xb22>
			if (x == 0) {
 800f1aa:	2b00      	cmp	r3, #0
 800f1ac:	d1ef      	bne.n	800f18e <adati_wayreturn+0xb36>
 800f1ae:	e041      	b.n	800f234 <adati_wayreturn+0xbdc>
 800f1b0:	2000ba34 	.word	0x2000ba34
 800f1b4:	2000bc66 	.word	0x2000bc66
 800f1b8:	2000ba10 	.word	0x2000ba10
 800f1bc:	20018276 	.word	0x20018276
 800f1c0:	20018164 	.word	0x20018164
 800f1c4:	43200000 	.word	0x43200000
 800f1c8:	200167a4 	.word	0x200167a4
 800f1cc:	00000000 	.word	0x00000000
 800f1d0:	428c0000 	.word	0x428c0000
 800f1d4:	43340000 	.word	0x43340000
 800f1d8:	2000bc40 	.word	0x2000bc40
 800f1dc:	c3480000 	.word	0xc3480000
 800f1e0:	c2b40000 	.word	0xc2b40000
 800f1e4:	200132c4 	.word	0x200132c4
 800f1e8:	20018188 	.word	0x20018188
 800f1ec:	20013434 	.word	0x20013434
 800f1f0:	43018000 	.word	0x43018000
			if (y == 0) {
 800f1f4:	6821      	ldr	r1, [r4, #0]
 800f1f6:	486f      	ldr	r0, [pc, #444]	; (800f3b4 <adati_wayreturn+0xd5c>)
 800f1f8:	b139      	cbz	r1, 800f20a <adati_wayreturn+0xbb2>
				front_count = walk_count[16 * x + y - 1];
 800f1fa:	682a      	ldr	r2, [r5, #0]
 800f1fc:	4b6e      	ldr	r3, [pc, #440]	; (800f3b8 <adati_wayreturn+0xd60>)
 800f1fe:	eb01 1202 	add.w	r2, r1, r2, lsl #4
 800f202:	3a01      	subs	r2, #1
 800f204:	f830 2012 	ldrh.w	r2, [r0, r2, lsl #1]
 800f208:	801a      	strh	r2, [r3, #0]
			if (x == 15) {
 800f20a:	682b      	ldr	r3, [r5, #0]
 800f20c:	2b0f      	cmp	r3, #15
 800f20e:	d15e      	bne.n	800f2ce <adati_wayreturn+0xc76>
				right_count = walk_count[16 * (x - 1) + y];
 800f210:	1e5a      	subs	r2, r3, #1
 800f212:	eb01 1202 	add.w	r2, r1, r2, lsl #4
 800f216:	4867      	ldr	r0, [pc, #412]	; (800f3b4 <adati_wayreturn+0xd5c>)
 800f218:	f830 0012 	ldrh.w	r0, [r0, r2, lsl #1]
 800f21c:	4a67      	ldr	r2, [pc, #412]	; (800f3bc <adati_wayreturn+0xd64>)
			if (y == 15) {
 800f21e:	290f      	cmp	r1, #15
				right_count = walk_count[16 * (x - 1) + y];
 800f220:	8010      	strh	r0, [r2, #0]
			if (y == 15) {
 800f222:	d15f      	bne.n	800f2e4 <adati_wayreturn+0xc8c>
		if (x == 0 && y == 0) { ///////goal************************
 800f224:	682b      	ldr	r3, [r5, #0]
 800f226:	2b00      	cmp	r3, #0
 800f228:	f47f ae9f 	bne.w	800ef6a <adati_wayreturn+0x912>
 800f22c:	6823      	ldr	r3, [r4, #0]
 800f22e:	2b00      	cmp	r3, #0
 800f230:	f47f ae9b 	bne.w	800ef6a <adati_wayreturn+0x912>
			straight_table(70, inspeed, 0, inspeed, inacc); //Oi
 800f234:	eeb0 2a68 	vmov.f32	s4, s17
 800f238:	eef0 1a48 	vmov.f32	s3, s16
 800f23c:	ed9f 1a60 	vldr	s2, [pc, #384]	; 800f3c0 <adati_wayreturn+0xd68>
 800f240:	ed9f 0a60 	vldr	s0, [pc, #384]	; 800f3c4 <adati_wayreturn+0xd6c>
 800f244:	eef0 0a48 	vmov.f32	s1, s16
 800f248:	f004 fee0 	bl	801400c <straight_table>
			HAL_Delay(1000);
 800f24c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800f250:	f7f1 f83e 	bl	80002d0 <HAL_Delay>
			maze_display();
 800f254:	f003 f936 	bl	80124c4 <maze_display>
			turning_table(180, 0, 0, inanglespeed, inangleacc);
 800f258:	ed9f 1a59 	vldr	s2, [pc, #356]	; 800f3c0 <adati_wayreturn+0xd68>
 800f25c:	ed9f 0a5a 	vldr	s0, [pc, #360]	; 800f3c8 <adati_wayreturn+0xd70>
 800f260:	eeb0 2a4a 	vmov.f32	s4, s20
 800f264:	eef0 1a69 	vmov.f32	s3, s19
 800f268:	eef0 0a41 	vmov.f32	s1, s2
 800f26c:	f005 f9ac 	bl	80145c8 <turning_table>
			direction = direction + 2;
 800f270:	683b      	ldr	r3, [r7, #0]
			wall_control_mode = 1;
 800f272:	2201      	movs	r2, #1
			direction = direction + 2;
 800f274:	3302      	adds	r3, #2
 800f276:	2b05      	cmp	r3, #5
 800f278:	bf08      	it	eq
 800f27a:	4613      	moveq	r3, r2
			if (direction == 6) {
 800f27c:	2b06      	cmp	r3, #6
			direction = direction + 2;
 800f27e:	603b      	str	r3, [r7, #0]
				direction = 2;
 800f280:	bf04      	itt	eq
 800f282:	2302      	moveq	r3, #2
 800f284:	603b      	streq	r3, [r7, #0]
			if (direction == 0) {
 800f286:	683b      	ldr	r3, [r7, #0]
			wall_control_mode = 1;
 800f288:	f888 2000 	strb.w	r2, [r8]
			if (direction == 0) {
 800f28c:	b90b      	cbnz	r3, 800f292 <adati_wayreturn+0xc3a>
				direction = 4;
 800f28e:	2304      	movs	r3, #4
 800f290:	603b      	str	r3, [r7, #0]
			if (direction == -1) {
 800f292:	683b      	ldr	r3, [r7, #0]
 800f294:	3301      	adds	r3, #1
 800f296:	d101      	bne.n	800f29c <adati_wayreturn+0xc44>
				direction = 3;
 800f298:	2303      	movs	r3, #3
 800f29a:	603b      	str	r3, [r7, #0]
//			}
//			while (green_switch == 0) {
//			}

	}
	STBYOFF; //MTU2.TSTR.BIT.CST0 = 0;
 800f29c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800f2a0:	2200      	movs	r2, #0
 800f2a2:	484a      	ldr	r0, [pc, #296]	; (800f3cc <adati_wayreturn+0xd74>)
 800f2a4:	f7f3 f994 	bl	80025d0 <HAL_GPIO_WritePin>
	maze_mode = 0;
 800f2a8:	9a05      	ldr	r2, [sp, #20]
 800f2aa:	2300      	movs	r3, #0
	HAL_Delay(100);
 800f2ac:	2064      	movs	r0, #100	; 0x64
	maze_mode = 0;
 800f2ae:	7013      	strb	r3, [r2, #0]
	HAL_Delay(100);
 800f2b0:	f7f1 f80e 	bl	80002d0 <HAL_Delay>
	maze_display();
 800f2b4:	f003 f906 	bl	80124c4 <maze_display>
	if (error_mode == 0) {
 800f2b8:	4b45      	ldr	r3, [pc, #276]	; (800f3d0 <adati_wayreturn+0xd78>)
 800f2ba:	681b      	ldr	r3, [r3, #0]
 800f2bc:	2b00      	cmp	r3, #0
 800f2be:	d172      	bne.n	800f3a6 <adati_wayreturn+0xd4e>
		record_in();
	} else {
		record_out();
	}

}
 800f2c0:	b009      	add	sp, #36	; 0x24
 800f2c2:	ecbd 8b06 	vpop	{d8-d10}
 800f2c6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		record_in();
 800f2ca:	f7fe ba03 	b.w	800d6d4 <record_in>
				left_count = walk_count[16 * (x + 1) + y];
 800f2ce:	1c5a      	adds	r2, r3, #1
 800f2d0:	eb01 1202 	add.w	r2, r1, r2, lsl #4
 800f2d4:	f830 0012 	ldrh.w	r0, [r0, r2, lsl #1]
 800f2d8:	4a3e      	ldr	r2, [pc, #248]	; (800f3d4 <adati_wayreturn+0xd7c>)
 800f2da:	8010      	strh	r0, [r2, #0]
			if (x == 0) {
 800f2dc:	2b00      	cmp	r3, #0
 800f2de:	d197      	bne.n	800f210 <adati_wayreturn+0xbb8>
			if (y == 15) {
 800f2e0:	290f      	cmp	r1, #15
 800f2e2:	d0a3      	beq.n	800f22c <adati_wayreturn+0xbd4>
				back_count = walk_count[16 * x + y + 1];
 800f2e4:	eb01 1303 	add.w	r3, r1, r3, lsl #4
 800f2e8:	3301      	adds	r3, #1
 800f2ea:	e62d      	b.n	800ef48 <adati_wayreturn+0x8f0>
			if (x == 0) {
 800f2ec:	682b      	ldr	r3, [r5, #0]
 800f2ee:	b143      	cbz	r3, 800f302 <adati_wayreturn+0xcaa>
				front_count = walk_count[16 * (x - 1) + y];
 800f2f0:	6822      	ldr	r2, [r4, #0]
 800f2f2:	1e59      	subs	r1, r3, #1
 800f2f4:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800f2f8:	492e      	ldr	r1, [pc, #184]	; (800f3b4 <adati_wayreturn+0xd5c>)
 800f2fa:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 800f2fe:	4a2e      	ldr	r2, [pc, #184]	; (800f3b8 <adati_wayreturn+0xd60>)
 800f300:	8011      	strh	r1, [r2, #0]
			if (y == 0) {
 800f302:	6822      	ldr	r2, [r4, #0]
 800f304:	b962      	cbnz	r2, 800f320 <adati_wayreturn+0xcc8>
				right_count = walk_count[16 * x + y + 1];
 800f306:	eb02 1103 	add.w	r1, r2, r3, lsl #4
 800f30a:	3101      	adds	r1, #1
 800f30c:	4829      	ldr	r0, [pc, #164]	; (800f3b4 <adati_wayreturn+0xd5c>)
 800f30e:	f830 0011 	ldrh.w	r0, [r0, r1, lsl #1]
 800f312:	492a      	ldr	r1, [pc, #168]	; (800f3bc <adati_wayreturn+0xd64>)
 800f314:	8008      	strh	r0, [r1, #0]
			if (x == 15) {
 800f316:	2b0f      	cmp	r3, #15
 800f318:	f43f ae27 	beq.w	800ef6a <adati_wayreturn+0x912>
				back_count = walk_count[16 * (x + 1) + y];
 800f31c:	3301      	adds	r3, #1
 800f31e:	e737      	b.n	800f190 <adati_wayreturn+0xb38>
				left_count = walk_count[16 * x + y - 1];
 800f320:	eb02 1103 	add.w	r1, r2, r3, lsl #4
 800f324:	3901      	subs	r1, #1
 800f326:	4823      	ldr	r0, [pc, #140]	; (800f3b4 <adati_wayreturn+0xd5c>)
 800f328:	f830 0011 	ldrh.w	r0, [r0, r1, lsl #1]
 800f32c:	4929      	ldr	r1, [pc, #164]	; (800f3d4 <adati_wayreturn+0xd7c>)
			if (y == 15) {
 800f32e:	2a0f      	cmp	r2, #15
				left_count = walk_count[16 * x + y - 1];
 800f330:	8008      	strh	r0, [r1, #0]
			if (y == 15) {
 800f332:	d0f0      	beq.n	800f316 <adati_wayreturn+0xcbe>
 800f334:	e7e7      	b.n	800f306 <adati_wayreturn+0xcae>
					straight_table(70, inspeed, 0, inspeed, inacc); //Oi
 800f336:	eeb0 2a68 	vmov.f32	s4, s17
 800f33a:	eef0 1a48 	vmov.f32	s3, s16
 800f33e:	eeb0 1a49 	vmov.f32	s2, s18
 800f342:	eef0 0a48 	vmov.f32	s1, s16
 800f346:	ed9f 0a1f 	vldr	s0, [pc, #124]	; 800f3c4 <adati_wayreturn+0xd6c>
					wall_control_mode = 0;
 800f34a:	f888 b000 	strb.w	fp, [r8]
					straight_table(70, inspeed, 0, inspeed, inacc); //Oi
 800f34e:	f004 fe5d 	bl	801400c <straight_table>
					HAL_Delay(400);
 800f352:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800f356:	f7f0 ffbb 	bl	80002d0 <HAL_Delay>
					slalom_table(-180, 0, -inanglespeed, -inangleacc);
 800f35a:	eef1 1a4a 	vneg.f32	s3, s20
 800f35e:	eeb1 1a69 	vneg.f32	s2, s19
 800f362:	eef0 0a49 	vmov.f32	s1, s18
 800f366:	ed9f 0a1c 	vldr	s0, [pc, #112]	; 800f3d8 <adati_wayreturn+0xd80>
 800f36a:	f005 fb69 	bl	8014a40 <slalom_table>
					HAL_Delay(200);
 800f36e:	20c8      	movs	r0, #200	; 0xc8
 800f370:	f7f0 ffae 	bl	80002d0 <HAL_Delay>
					no_safty = 1;
 800f374:	4a19      	ldr	r2, [pc, #100]	; (800f3dc <adati_wayreturn+0xd84>)
					straight_table(-39.5 - 12, 0, 0, -200, -inacc); //
 800f376:	eddf 1a1a 	vldr	s3, [pc, #104]	; 800f3e0 <adati_wayreturn+0xd88>
 800f37a:	ed9f 0a1a 	vldr	s0, [pc, #104]	; 800f3e4 <adati_wayreturn+0xd8c>
					no_safty = 1;
 800f37e:	9206      	str	r2, [sp, #24]
 800f380:	2301      	movs	r3, #1
					straight_table(-39.5 - 12, 0, 0, -200, -inacc); //
 800f382:	eeb0 2a6a 	vmov.f32	s4, s21
 800f386:	eeb0 1a49 	vmov.f32	s2, s18
 800f38a:	eef0 0a49 	vmov.f32	s1, s18
					no_safty = 1;
 800f38e:	6013      	str	r3, [r2, #0]
 800f390:	9307      	str	r3, [sp, #28]
					straight_table(-39.5 - 12, 0, 0, -200, -inacc); //
 800f392:	f004 fe3b 	bl	801400c <straight_table>
					no_safty = 0;
 800f396:	9a06      	ldr	r2, [sp, #24]
					HAL_Delay(500);
 800f398:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
					no_safty = 0;
 800f39c:	f8c2 b000 	str.w	fp, [r2]
					HAL_Delay(500);
 800f3a0:	f7f0 ff96 	bl	80002d0 <HAL_Delay>
 800f3a4:	e6ac      	b.n	800f100 <adati_wayreturn+0xaa8>
}
 800f3a6:	b009      	add	sp, #36	; 0x24
 800f3a8:	ecbd 8b06 	vpop	{d8-d10}
 800f3ac:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		record_out();
 800f3b0:	f7fe b9e6 	b.w	800d780 <record_out>
 800f3b4:	2000ba34 	.word	0x2000ba34
 800f3b8:	2000bc66 	.word	0x2000bc66
 800f3bc:	2000ba10 	.word	0x2000ba10
 800f3c0:	00000000 	.word	0x00000000
 800f3c4:	428c0000 	.word	0x428c0000
 800f3c8:	43340000 	.word	0x43340000
 800f3cc:	40020400 	.word	0x40020400
 800f3d0:	20014bbc 	.word	0x20014bbc
 800f3d4:	20018276 	.word	0x20018276
 800f3d8:	c3340000 	.word	0xc3340000
 800f3dc:	2000bc40 	.word	0x2000bc40
 800f3e0:	c3480000 	.word	0xc3480000
 800f3e4:	c24e0000 	.word	0xc24e0000

0800f3e8 <most_speed>:

void most_speed(float inspeed, float inacc, int stmass, char fun_mode,
		char slant_mode, parameter_speed howspeed) {
 800f3e8:	b082      	sub	sp, #8
 800f3ea:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f3ee:	ed2d 8b04 	vpush	{d8-d9}
 800f3f2:	b099      	sub	sp, #100	; 0x64
 800f3f4:	ed9d 8a31 	vldr	s16, [sp, #196]	; 0xc4
 800f3f8:	9215      	str	r2, [sp, #84]	; 0x54
	unsigned char slant_count;
	int slant_direction;
	float f_speed, e_speed;

	x = 0;
 800f3fa:	4a66      	ldr	r2, [pc, #408]	; (800f594 <most_speed+0x1ac>)
		char slant_mode, parameter_speed howspeed) {
 800f3fc:	9327      	str	r3, [sp, #156]	; 0x9c
	x = 0;
 800f3fe:	2300      	movs	r3, #0
 800f400:	6013      	str	r3, [r2, #0]
	y = 0;
 800f402:	4a65      	ldr	r2, [pc, #404]	; (800f598 <most_speed+0x1b0>)
		char slant_mode, parameter_speed howspeed) {
 800f404:	9117      	str	r1, [sp, #92]	; 0x5c
	y = 0;
 800f406:	6013      	str	r3, [r2, #0]
	direction = 1;
 800f408:	4a64      	ldr	r2, [pc, #400]	; (800f59c <most_speed+0x1b4>)
 800f40a:	2101      	movs	r1, #1
 800f40c:	6011      	str	r1, [r2, #0]
	t = 0;
	slant_direction = -2;

	//highspeed_mode = 1;
	while (t <= 255) {
		pass[t] = 0;
 800f40e:	4a64      	ldr	r2, [pc, #400]	; (800f5a0 <most_speed+0x1b8>)
		char slant_mode, parameter_speed howspeed) {
 800f410:	eef0 9a40 	vmov.f32	s19, s0
 800f414:	eeb0 9a60 	vmov.f32	s18, s1
		pass[t] = 0;
 800f418:	4619      	mov	r1, r3
 800f41a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		t++;
 800f41e:	3301      	adds	r3, #1
	while (t <= 255) {
 800f420:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f424:	d1f9      	bne.n	800f41a <most_speed+0x32>
 800f426:	4b5f      	ldr	r3, [pc, #380]	; (800f5a4 <most_speed+0x1bc>)
	}

	t = 0;
	while (t <= 14) {
		record.row[t] = row[t];
 800f428:	4e5f      	ldr	r6, [pc, #380]	; (800f5a8 <most_speed+0x1c0>)
		record.column[t] = column[t];
 800f42a:	4960      	ldr	r1, [pc, #384]	; (800f5ac <most_speed+0x1c4>)
 800f42c:	9314      	str	r3, [sp, #80]	; 0x50
	t = 0;
 800f42e:	461a      	mov	r2, r3
 800f430:	4635      	mov	r5, r6
 800f432:	2300      	movs	r3, #0
 800f434:	460c      	mov	r4, r1
		record.row[t] = row[t];
 800f436:	f836 7013 	ldrh.w	r7, [r6, r3, lsl #1]
 800f43a:	f822 7f02 	strh.w	r7, [r2, #2]!
		record.column[t] = column[t];
 800f43e:	f831 7013 	ldrh.w	r7, [r1, r3, lsl #1]
 800f442:	83d7      	strh	r7, [r2, #30]
		t++;
 800f444:	3301      	adds	r3, #1
	while (t <= 14) {
 800f446:	2b0f      	cmp	r3, #15
 800f448:	d1f5      	bne.n	800f436 <most_speed+0x4e>
	}
	t = 0;
	while (t <= 14) {
		record.row_look[t] = row_look[t];
 800f44a:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 800f5f0 <most_speed+0x208>
		record.column_look[t] = column_look[t];
 800f44e:	4f58      	ldr	r7, [pc, #352]	; (800f5b0 <most_speed+0x1c8>)
 800f450:	4a58      	ldr	r2, [pc, #352]	; (800f5b4 <most_speed+0x1cc>)
	t = 0;
 800f452:	2300      	movs	r3, #0
 800f454:	4676      	mov	r6, lr
 800f456:	4639      	mov	r1, r7
		record.row_look[t] = row_look[t];
 800f458:	f83e c013 	ldrh.w	ip, [lr, r3, lsl #1]
 800f45c:	f822 cf02 	strh.w	ip, [r2, #2]!
		record.column_look[t] = column_look[t];
 800f460:	f837 c013 	ldrh.w	ip, [r7, r3, lsl #1]
 800f464:	f8a2 c01e 	strh.w	ip, [r2, #30]
		t++;
 800f468:	3301      	adds	r3, #1
	while (t <= 14) {
 800f46a:	2b0f      	cmp	r3, #15
 800f46c:	d1f4      	bne.n	800f458 <most_speed+0x70>
	}

	t = 0;
 800f46e:	2300      	movs	r3, #0
	while (t <= 14) {
		row_look[t] = ~row_look[t];
 800f470:	f836 2013 	ldrh.w	r2, [r6, r3, lsl #1]
 800f474:	43d2      	mvns	r2, r2
 800f476:	f826 2013 	strh.w	r2, [r6, r3, lsl #1]
		column_look[t] = ~column_look[t];
 800f47a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800f47e:	43d2      	mvns	r2, r2
 800f480:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		t++;
 800f484:	3301      	adds	r3, #1
	while (t <= 14) {
 800f486:	2b0f      	cmp	r3, #15
 800f488:	d1f2      	bne.n	800f470 <most_speed+0x88>
	}
	t = 0;
 800f48a:	2300      	movs	r3, #0
	while (t <= 14) {
		row[t] = row[t] | row_look[t];
 800f48c:	f835 2013 	ldrh.w	r2, [r5, r3, lsl #1]
 800f490:	f836 7013 	ldrh.w	r7, [r6, r3, lsl #1]
 800f494:	433a      	orrs	r2, r7
 800f496:	f825 2013 	strh.w	r2, [r5, r3, lsl #1]
		column[t] = column[t] | column_look[t];
 800f49a:	f831 7013 	ldrh.w	r7, [r1, r3, lsl #1]
 800f49e:	f834 2013 	ldrh.w	r2, [r4, r3, lsl #1]
 800f4a2:	433a      	orrs	r2, r7
 800f4a4:	f824 2013 	strh.w	r2, [r4, r3, lsl #1]
		t++;
 800f4a8:	3301      	adds	r3, #1
	while (t <= 14) {
 800f4aa:	2b0f      	cmp	r3, #15
 800f4ac:	d1ee      	bne.n	800f48c <most_speed+0xa4>
	}

	t = 0;
 800f4ae:	4b42      	ldr	r3, [pc, #264]	; (800f5b8 <most_speed+0x1d0>)
	pass_count = 0;
 800f4b0:	4d42      	ldr	r5, [pc, #264]	; (800f5bc <most_speed+0x1d4>)
			} else {
				right_count = walk_count[16 * x + y + 1];
			}
			if (x == 15) {
			} else {
				back_count = walk_count[16 * (x + 1) + y];
 800f4b2:	f8df 8140 	ldr.w	r8, [pc, #320]	; 800f5f4 <most_speed+0x20c>
	t = 0;
 800f4b6:	2400      	movs	r4, #0
 800f4b8:	601c      	str	r4, [r3, #0]
	pass_count = 0;
 800f4ba:	702c      	strb	r4, [r5, #0]
	maze_makerST(stmass);
 800f4bc:	f001 fe7e 	bl	80111bc <maze_makerST>
	maze_display();
 800f4c0:	f003 f800 	bl	80124c4 <maze_display>
	pass[0] = 1;
 800f4c4:	4b36      	ldr	r3, [pc, #216]	; (800f5a0 <most_speed+0x1b8>)
 800f4c6:	940a      	str	r4, [sp, #40]	; 0x28
 800f4c8:	2201      	movs	r2, #1
 800f4ca:	601a      	str	r2, [r3, #0]
 800f4cc:	4b31      	ldr	r3, [pc, #196]	; (800f594 <most_speed+0x1ac>)
 800f4ce:	940d      	str	r4, [sp, #52]	; 0x34
 800f4d0:	6818      	ldr	r0, [r3, #0]
 800f4d2:	4b31      	ldr	r3, [pc, #196]	; (800f598 <most_speed+0x1b0>)
 800f4d4:	940c      	str	r4, [sp, #48]	; 0x30
 800f4d6:	6819      	ldr	r1, [r3, #0]
 800f4d8:	4b39      	ldr	r3, [pc, #228]	; (800f5c0 <most_speed+0x1d8>)
 800f4da:	940f      	str	r4, [sp, #60]	; 0x3c
 800f4dc:	881b      	ldrh	r3, [r3, #0]
 800f4de:	9313      	str	r3, [sp, #76]	; 0x4c
 800f4e0:	4b38      	ldr	r3, [pc, #224]	; (800f5c4 <most_speed+0x1dc>)
 800f4e2:	940e      	str	r4, [sp, #56]	; 0x38
 800f4e4:	881b      	ldrh	r3, [r3, #0]
 800f4e6:	9306      	str	r3, [sp, #24]
 800f4e8:	4b37      	ldr	r3, [pc, #220]	; (800f5c8 <most_speed+0x1e0>)
 800f4ea:	9405      	str	r4, [sp, #20]
 800f4ec:	881b      	ldrh	r3, [r3, #0]
 800f4ee:	9304      	str	r3, [sp, #16]
 800f4f0:	4b36      	ldr	r3, [pc, #216]	; (800f5cc <most_speed+0x1e4>)
 800f4f2:	940b      	str	r4, [sp, #44]	; 0x2c
 800f4f4:	881b      	ldrh	r3, [r3, #0]
 800f4f6:	9307      	str	r3, [sp, #28]
 800f4f8:	4b35      	ldr	r3, [pc, #212]	; (800f5d0 <most_speed+0x1e8>)
 800f4fa:	f8b3 b000 	ldrh.w	fp, [r3]
 800f4fe:	4b35      	ldr	r3, [pc, #212]	; (800f5d4 <most_speed+0x1ec>)
 800f500:	f8b3 9000 	ldrh.w	r9, [r3]
 800f504:	4b34      	ldr	r3, [pc, #208]	; (800f5d8 <most_speed+0x1f0>)
 800f506:	881b      	ldrh	r3, [r3, #0]
 800f508:	9309      	str	r3, [sp, #36]	; 0x24
 800f50a:	4b34      	ldr	r3, [pc, #208]	; (800f5dc <most_speed+0x1f4>)
 800f50c:	881b      	ldrh	r3, [r3, #0]
 800f50e:	9310      	str	r3, [sp, #64]	; 0x40
 800f510:	4b33      	ldr	r3, [pc, #204]	; (800f5e0 <most_speed+0x1f8>)
 800f512:	881b      	ldrh	r3, [r3, #0]
 800f514:	9303      	str	r3, [sp, #12]
 800f516:	4b33      	ldr	r3, [pc, #204]	; (800f5e4 <most_speed+0x1fc>)
 800f518:	881b      	ldrh	r3, [r3, #0]
 800f51a:	9308      	str	r3, [sp, #32]
 800f51c:	4b32      	ldr	r3, [pc, #200]	; (800f5e8 <most_speed+0x200>)
 800f51e:	f8b3 a000 	ldrh.w	sl, [r3]
 800f522:	4b32      	ldr	r3, [pc, #200]	; (800f5ec <most_speed+0x204>)
 800f524:	f8b3 c000 	ldrh.w	ip, [r3]
 800f528:	4b1c      	ldr	r3, [pc, #112]	; (800f59c <most_speed+0x1b4>)
 800f52a:	681b      	ldr	r3, [r3, #0]
 800f52c:	46a6      	mov	lr, r4
 800f52e:	461e      	mov	r6, r3
 800f530:	782b      	ldrb	r3, [r5, #0]
 800f532:	9412      	str	r4, [sp, #72]	; 0x48
 800f534:	9411      	str	r4, [sp, #68]	; 0x44
			break;
 800f536:	9216      	str	r2, [sp, #88]	; 0x58
		}
		if (direction == 6) {
			direction = 2;
		}
		if (direction == 0) {
			direction = 4;
 800f538:	4632      	mov	r2, r6
		switch (direction) {
 800f53a:	1e56      	subs	r6, r2, #1
 800f53c:	2e03      	cmp	r6, #3
 800f53e:	d80d      	bhi.n	800f55c <most_speed+0x174>
 800f540:	e8df f006 	tbb	[pc, r6]
 800f544:	26242009 	.word	0x26242009
			direction = 2;
 800f548:	2202      	movs	r2, #2
 800f54a:	2601      	movs	r6, #1
 800f54c:	960b      	str	r6, [sp, #44]	; 0x2c
 800f54e:	9613      	str	r6, [sp, #76]	; 0x4c
 800f550:	e7f3      	b.n	800f53a <most_speed+0x152>
			direction = 4;
 800f552:	2204      	movs	r2, #4
 800f554:	e7f9      	b.n	800f54a <most_speed+0x162>
			y++;
 800f556:	3101      	adds	r1, #1
			break;
 800f558:	2601      	movs	r6, #1
 800f55a:	9611      	str	r6, [sp, #68]	; 0x44
		if (x == goal_x && y == goal_y) {
 800f55c:	2807      	cmp	r0, #7
 800f55e:	d14b      	bne.n	800f5f8 <most_speed+0x210>
 800f560:	2907      	cmp	r1, #7
 800f562:	f040 814f 	bne.w	800f804 <most_speed+0x41c>
 800f566:	f1be 0f00 	cmp.w	lr, #0
 800f56a:	d001      	beq.n	800f570 <most_speed+0x188>
 800f56c:	4913      	ldr	r1, [pc, #76]	; (800f5bc <most_speed+0x1d4>)
 800f56e:	700b      	strb	r3, [r1, #0]
 800f570:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f572:	b113      	cbz	r3, 800f57a <most_speed+0x192>
 800f574:	2107      	movs	r1, #7
 800f576:	4b08      	ldr	r3, [pc, #32]	; (800f598 <most_speed+0x1b0>)
 800f578:	6019      	str	r1, [r3, #0]
 800f57a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f57c:	2b00      	cmp	r3, #0
 800f57e:	d050      	beq.n	800f622 <most_speed+0x23a>
 800f580:	2107      	movs	r1, #7
 800f582:	e04c      	b.n	800f61e <most_speed+0x236>
			x++;
 800f584:	3001      	adds	r0, #1
			break;
 800f586:	2601      	movs	r6, #1
 800f588:	9612      	str	r6, [sp, #72]	; 0x48
 800f58a:	e7e7      	b.n	800f55c <most_speed+0x174>
			y--;
 800f58c:	3901      	subs	r1, #1
 800f58e:	e7e3      	b.n	800f558 <most_speed+0x170>
			x--;
 800f590:	3801      	subs	r0, #1
 800f592:	e7f8      	b.n	800f586 <most_speed+0x19e>
 800f594:	2000b498 	.word	0x2000b498
 800f598:	200168e4 	.word	0x200168e4
 800f59c:	200133b0 	.word	0x200133b0
 800f5a0:	2000b614 	.word	0x2000b614
 800f5a4:	200181aa 	.word	0x200181aa
 800f5a8:	20018254 	.word	0x20018254
 800f5ac:	2000bc6a 	.word	0x2000bc6a
 800f5b0:	2001822c 	.word	0x2001822c
 800f5b4:	200181e6 	.word	0x200181e6
 800f5b8:	20000204 	.word	0x20000204
 800f5bc:	20018320 	.word	0x20018320
 800f5c0:	20000008 	.word	0x20000008
 800f5c4:	2000bc66 	.word	0x2000bc66
 800f5c8:	20018276 	.word	0x20018276
 800f5cc:	2000ba10 	.word	0x2000ba10
 800f5d0:	2001832c 	.word	0x2001832c
 800f5d4:	20018334 	.word	0x20018334
 800f5d8:	20018352 	.word	0x20018352
 800f5dc:	20018198 	.word	0x20018198
 800f5e0:	2001834a 	.word	0x2001834a
 800f5e4:	20018338 	.word	0x20018338
 800f5e8:	20018350 	.word	0x20018350
 800f5ec:	2001832e 	.word	0x2001832e
 800f5f0:	200132e8 	.word	0x200132e8
 800f5f4:	2000ba34 	.word	0x2000ba34
		if (x == goal_x + 1 && y == goal_y + 1) {
 800f5f8:	2808      	cmp	r0, #8
 800f5fa:	f040 8110 	bne.w	800f81e <most_speed+0x436>
 800f5fe:	2908      	cmp	r1, #8
 800f600:	f040 80f3 	bne.w	800f7ea <most_speed+0x402>
 800f604:	f1be 0f00 	cmp.w	lr, #0
 800f608:	d001      	beq.n	800f60e <most_speed+0x226>
 800f60a:	49a5      	ldr	r1, [pc, #660]	; (800f8a0 <most_speed+0x4b8>)
 800f60c:	700b      	strb	r3, [r1, #0]
 800f60e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f610:	b113      	cbz	r3, 800f618 <most_speed+0x230>
 800f612:	2108      	movs	r1, #8
 800f614:	4ba3      	ldr	r3, [pc, #652]	; (800f8a4 <most_speed+0x4bc>)
 800f616:	6019      	str	r1, [r3, #0]
 800f618:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f61a:	b113      	cbz	r3, 800f622 <most_speed+0x23a>
 800f61c:	2108      	movs	r1, #8
 800f61e:	4ba2      	ldr	r3, [pc, #648]	; (800f8a8 <most_speed+0x4c0>)
 800f620:	6019      	str	r1, [r3, #0]
 800f622:	9b05      	ldr	r3, [sp, #20]
 800f624:	b11b      	cbz	r3, 800f62e <most_speed+0x246>
 800f626:	4ba1      	ldr	r3, [pc, #644]	; (800f8ac <most_speed+0x4c4>)
 800f628:	f8bd 1010 	ldrh.w	r1, [sp, #16]
 800f62c:	8019      	strh	r1, [r3, #0]
 800f62e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f630:	b11b      	cbz	r3, 800f63a <most_speed+0x252>
 800f632:	4b9f      	ldr	r3, [pc, #636]	; (800f8b0 <most_speed+0x4c8>)
 800f634:	f8bd 1018 	ldrh.w	r1, [sp, #24]
 800f638:	8019      	strh	r1, [r3, #0]
 800f63a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f63c:	b11b      	cbz	r3, 800f646 <most_speed+0x25e>
 800f63e:	4b9d      	ldr	r3, [pc, #628]	; (800f8b4 <most_speed+0x4cc>)
 800f640:	f8bd 101c 	ldrh.w	r1, [sp, #28]
 800f644:	8019      	strh	r1, [r3, #0]
 800f646:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f648:	b113      	cbz	r3, 800f650 <most_speed+0x268>
 800f64a:	4b9b      	ldr	r3, [pc, #620]	; (800f8b8 <most_speed+0x4d0>)
 800f64c:	f8a3 c000 	strh.w	ip, [r3]
 800f650:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f652:	b113      	cbz	r3, 800f65a <most_speed+0x272>
 800f654:	4b99      	ldr	r3, [pc, #612]	; (800f8bc <most_speed+0x4d4>)
 800f656:	f8a3 9000 	strh.w	r9, [r3]
 800f65a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f65c:	b113      	cbz	r3, 800f664 <most_speed+0x27c>
 800f65e:	4b98      	ldr	r3, [pc, #608]	; (800f8c0 <most_speed+0x4d8>)
 800f660:	f8a3 b000 	strh.w	fp, [r3]
 800f664:	b11c      	cbz	r4, 800f66e <most_speed+0x286>
 800f666:	4b97      	ldr	r3, [pc, #604]	; (800f8c4 <most_speed+0x4dc>)
 800f668:	f8bd 1040 	ldrh.w	r1, [sp, #64]	; 0x40
 800f66c:	8019      	strh	r1, [r3, #0]
 800f66e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f670:	b193      	cbz	r3, 800f698 <most_speed+0x2b0>
 800f672:	4b95      	ldr	r3, [pc, #596]	; (800f8c8 <most_speed+0x4e0>)
 800f674:	f8bd 1020 	ldrh.w	r1, [sp, #32]
 800f678:	8019      	strh	r1, [r3, #0]
 800f67a:	4b94      	ldr	r3, [pc, #592]	; (800f8cc <most_speed+0x4e4>)
 800f67c:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 800f680:	8019      	strh	r1, [r3, #0]
 800f682:	4b93      	ldr	r3, [pc, #588]	; (800f8d0 <most_speed+0x4e8>)
 800f684:	f8bd 100c 	ldrh.w	r1, [sp, #12]
 800f688:	8019      	strh	r1, [r3, #0]
 800f68a:	4b92      	ldr	r3, [pc, #584]	; (800f8d4 <most_speed+0x4ec>)
 800f68c:	f8bd 104c 	ldrh.w	r1, [sp, #76]	; 0x4c
 800f690:	f8a3 a000 	strh.w	sl, [r3]
 800f694:	4b90      	ldr	r3, [pc, #576]	; (800f8d8 <most_speed+0x4f0>)
 800f696:	8019      	strh	r1, [r3, #0]
			if (pass[pass_count] >= 0) {
 800f698:	4981      	ldr	r1, [pc, #516]	; (800f8a0 <most_speed+0x4b8>)
 800f69a:	4b90      	ldr	r3, [pc, #576]	; (800f8dc <most_speed+0x4f4>)
 800f69c:	7808      	ldrb	r0, [r1, #0]
 800f69e:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
 800f6a2:	2c00      	cmp	r4, #0
				pass_count++;
 800f6a4:	bfbc      	itt	lt
 800f6a6:	3001      	addlt	r0, #1
 800f6a8:	7008      	strblt	r0, [r1, #0]
			pass[pass_count] = pass[pass_count] + 1;
 800f6aa:	7808      	ldrb	r0, [r1, #0]
 800f6ac:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
			direction = direction + 2;
 800f6b0:	3202      	adds	r2, #2
			pass[pass_count] = pass[pass_count] + 1;
 800f6b2:	3101      	adds	r1, #1
			if (direction == 5) {
 800f6b4:	2a05      	cmp	r2, #5
			pass[pass_count] = pass[pass_count] + 1;
 800f6b6:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
 800f6ba:	4b89      	ldr	r3, [pc, #548]	; (800f8e0 <most_speed+0x4f8>)
			if (direction == 5) {
 800f6bc:	d100      	bne.n	800f6c0 <most_speed+0x2d8>
				direction = 1;
 800f6be:	2201      	movs	r2, #1
 800f6c0:	601a      	str	r2, [r3, #0]
			if (direction == 6) {
 800f6c2:	681a      	ldr	r2, [r3, #0]
 800f6c4:	2a06      	cmp	r2, #6
				direction = 2;
 800f6c6:	bf04      	itt	eq
 800f6c8:	2202      	moveq	r2, #2
 800f6ca:	601a      	streq	r2, [r3, #0]
			if (direction == 0) {
 800f6cc:	681a      	ldr	r2, [r3, #0]
 800f6ce:	b90a      	cbnz	r2, 800f6d4 <most_speed+0x2ec>
				direction = 4;
 800f6d0:	2204      	movs	r2, #4
 800f6d2:	601a      	str	r2, [r3, #0]
			if (direction == -1) {
 800f6d4:	681b      	ldr	r3, [r3, #0]
 800f6d6:	3301      	adds	r3, #1
 800f6d8:	d102      	bne.n	800f6e0 <most_speed+0x2f8>
				direction = 3;
 800f6da:	4b81      	ldr	r3, [pc, #516]	; (800f8e0 <most_speed+0x4f8>)
 800f6dc:	2203      	movs	r2, #3
 800f6de:	601a      	str	r2, [r3, #0]
	while (1) {		//pXk
//		if (mode_safty == 1) {
//
//			break;
//		}
		if (pass[pass_count] == 0) {
 800f6e0:	487e      	ldr	r0, [pc, #504]	; (800f8dc <most_speed+0x4f4>)
 800f6e2:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800f8a0 <most_speed+0x4b8>
	pass_count = 1;
 800f6e6:	2301      	movs	r3, #1
 800f6e8:	4604      	mov	r4, r0

		if (pass[pass_count] == -2 && pass[pass_count - 1] >= 1	//E90x
		&& pass[pass_count + 1] >= 1) {
			pass[pass_count - 1] = pass[pass_count - 1] - 1;	//O90i
			pass[pass_count + 1] = pass[pass_count + 1] - 1;	//90i
			pass[pass_count] = -4;		//E90x
 800f6ea:	f06f 0b03 	mvn.w	fp, #3
		}
		if (pass[pass_count] == -3 && pass[pass_count - 1] >= 1	//90x
		&& pass[pass_count + 1] >= 1) {
			pass[pass_count - 1] = pass[pass_count - 1] - 1;	//O90i
			pass[pass_count + 1] = pass[pass_count + 1] - 1;	//90i
			pass[pass_count] = -5;		//90x
 800f6ee:	f06f 0c04 	mvn.w	ip, #4

		}
		if (pass[pass_count - 1] >= 1 && pass[pass_count] == -2
				&& pass[pass_count + 1] == -2 && pass[pass_count + 2] >= 1) {//E180x
			pass[pass_count - 1] = pass[pass_count - 1] - 1;
			pass[pass_count] = -6;
 800f6f2:	f06f 0e05 	mvn.w	lr, #5
			pass[pass_count + 1] = -1;
 800f6f6:	f04f 35ff 	mov.w	r5, #4294967295

		}
		if (pass[pass_count - 1] >= 1 && pass[pass_count] == -3
				&& pass[pass_count + 1] == -3 && pass[pass_count + 2] >= 1) {//180x
			pass[pass_count - 1] = pass[pass_count - 1] - 1;
			pass[pass_count] = -7;
 800f6fa:	f06f 0906 	mvn.w	r9, #6
		if (pass[pass_count] == 0) {
 800f6fe:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800f702:	2a00      	cmp	r2, #0
 800f704:	f000 8248 	beq.w	800fb98 <most_speed+0x7b0>
		if (pass[pass_count] == -2 && pass[pass_count - 1] >= 1	//E90x
 800f708:	3202      	adds	r2, #2
 800f70a:	f103 31ff 	add.w	r1, r3, #4294967295
 800f70e:	f103 0201 	add.w	r2, r3, #1
 800f712:	d111      	bne.n	800f738 <most_speed+0x350>
 800f714:	f850 6021 	ldr.w	r6, [r0, r1, lsl #2]
 800f718:	2e00      	cmp	r6, #0
 800f71a:	dd0d      	ble.n	800f738 <most_speed+0x350>
		&& pass[pass_count + 1] >= 1) {
 800f71c:	f850 7022 	ldr.w	r7, [r0, r2, lsl #2]
 800f720:	2f00      	cmp	r7, #0
 800f722:	dd09      	ble.n	800f738 <most_speed+0x350>
			pass[pass_count - 1] = pass[pass_count - 1] - 1;	//O90i
 800f724:	3e01      	subs	r6, #1
 800f726:	f840 6021 	str.w	r6, [r0, r1, lsl #2]
			pass[pass_count + 1] = pass[pass_count + 1] - 1;	//90i
 800f72a:	f850 6022 	ldr.w	r6, [r0, r2, lsl #2]
 800f72e:	3e01      	subs	r6, #1
 800f730:	f840 6022 	str.w	r6, [r0, r2, lsl #2]
			pass[pass_count] = -4;		//E90x
 800f734:	f840 b023 	str.w	fp, [r0, r3, lsl #2]
		if (pass[pass_count] == -3 && pass[pass_count - 1] >= 1	//90x
 800f738:	f854 6023 	ldr.w	r6, [r4, r3, lsl #2]
 800f73c:	3603      	adds	r6, #3
 800f73e:	d111      	bne.n	800f764 <most_speed+0x37c>
 800f740:	f854 6021 	ldr.w	r6, [r4, r1, lsl #2]
 800f744:	2e00      	cmp	r6, #0
 800f746:	dd0d      	ble.n	800f764 <most_speed+0x37c>
		&& pass[pass_count + 1] >= 1) {
 800f748:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800f74c:	2f00      	cmp	r7, #0
 800f74e:	dd09      	ble.n	800f764 <most_speed+0x37c>
			pass[pass_count - 1] = pass[pass_count - 1] - 1;	//O90i
 800f750:	3e01      	subs	r6, #1
 800f752:	f844 6021 	str.w	r6, [r4, r1, lsl #2]
			pass[pass_count + 1] = pass[pass_count + 1] - 1;	//90i
 800f756:	f854 6022 	ldr.w	r6, [r4, r2, lsl #2]
 800f75a:	3e01      	subs	r6, #1
 800f75c:	f844 6022 	str.w	r6, [r4, r2, lsl #2]
			pass[pass_count] = -5;		//90x
 800f760:	f844 c023 	str.w	ip, [r4, r3, lsl #2]
		if (pass[pass_count - 1] >= 1 && pass[pass_count] == -2
 800f764:	f854 6021 	ldr.w	r6, [r4, r1, lsl #2]
 800f768:	2e00      	cmp	r6, #0
 800f76a:	dd19      	ble.n	800f7a0 <most_speed+0x3b8>
 800f76c:	f854 7023 	ldr.w	r7, [r4, r3, lsl #2]
 800f770:	3702      	adds	r7, #2
 800f772:	d115      	bne.n	800f7a0 <most_speed+0x3b8>
				&& pass[pass_count + 1] == -2 && pass[pass_count + 2] >= 1) {//E180x
 800f774:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800f778:	3702      	adds	r7, #2
 800f77a:	d111      	bne.n	800f7a0 <most_speed+0x3b8>
 800f77c:	f103 0a02 	add.w	sl, r3, #2
 800f780:	f854 702a 	ldr.w	r7, [r4, sl, lsl #2]
 800f784:	2f00      	cmp	r7, #0
 800f786:	dd0b      	ble.n	800f7a0 <most_speed+0x3b8>
			pass[pass_count - 1] = pass[pass_count - 1] - 1;
 800f788:	3e01      	subs	r6, #1
 800f78a:	f844 6021 	str.w	r6, [r4, r1, lsl #2]
			pass[pass_count] = -6;
 800f78e:	f844 e023 	str.w	lr, [r4, r3, lsl #2]
			pass[pass_count + 1] = -1;
 800f792:	f844 5022 	str.w	r5, [r4, r2, lsl #2]
			pass[pass_count + 2] = pass[pass_count + 2] - 1;
 800f796:	f854 602a 	ldr.w	r6, [r4, sl, lsl #2]
 800f79a:	3e01      	subs	r6, #1
 800f79c:	f844 602a 	str.w	r6, [r4, sl, lsl #2]
		if (pass[pass_count - 1] >= 1 && pass[pass_count] == -3
 800f7a0:	f854 6021 	ldr.w	r6, [r4, r1, lsl #2]
 800f7a4:	2e00      	cmp	r6, #0
 800f7a6:	dd19      	ble.n	800f7dc <most_speed+0x3f4>
 800f7a8:	f854 7023 	ldr.w	r7, [r4, r3, lsl #2]
 800f7ac:	3703      	adds	r7, #3
 800f7ae:	d115      	bne.n	800f7dc <most_speed+0x3f4>
				&& pass[pass_count + 1] == -3 && pass[pass_count + 2] >= 1) {//180x
 800f7b0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800f7b4:	3703      	adds	r7, #3
 800f7b6:	d111      	bne.n	800f7dc <most_speed+0x3f4>
 800f7b8:	f103 0a02 	add.w	sl, r3, #2
 800f7bc:	f854 702a 	ldr.w	r7, [r4, sl, lsl #2]
 800f7c0:	2f00      	cmp	r7, #0
 800f7c2:	dd0b      	ble.n	800f7dc <most_speed+0x3f4>
			pass[pass_count - 1] = pass[pass_count - 1] - 1;
 800f7c4:	3e01      	subs	r6, #1
 800f7c6:	f844 6021 	str.w	r6, [r4, r1, lsl #2]
			pass[pass_count] = -7;
 800f7ca:	f844 9023 	str.w	r9, [r4, r3, lsl #2]
			pass[pass_count + 1] = -1;
 800f7ce:	f844 5022 	str.w	r5, [r4, r2, lsl #2]
			pass[pass_count + 2] = pass[pass_count + 2] - 1;
 800f7d2:	f854 302a 	ldr.w	r3, [r4, sl, lsl #2]
 800f7d6:	3b01      	subs	r3, #1
 800f7d8:	f844 302a 	str.w	r3, [r4, sl, lsl #2]
		if (pass[pass_count] == -2 && pass[pass_count - 1] == -3	//90x

				) {
		}
//		if(){}
		if (pass[pass_count - 1] == 0) {
 800f7dc:	f854 3021 	ldr.w	r3, [r4, r1, lsl #2]
 800f7e0:	b90b      	cbnz	r3, 800f7e6 <most_speed+0x3fe>
			pass[pass_count - 1] = -1;		//pass0
 800f7e2:	f844 5021 	str.w	r5, [r4, r1, lsl #2]
 800f7e6:	b2d3      	uxtb	r3, r2
		if (pass[pass_count] == 0) {
 800f7e8:	e789      	b.n	800f6fe <most_speed+0x316>
		if (x == goal_x + 1 && y == goal_y) {
 800f7ea:	2907      	cmp	r1, #7
 800f7ec:	d117      	bne.n	800f81e <most_speed+0x436>
 800f7ee:	f1be 0f00 	cmp.w	lr, #0
 800f7f2:	d001      	beq.n	800f7f8 <most_speed+0x410>
 800f7f4:	492a      	ldr	r1, [pc, #168]	; (800f8a0 <most_speed+0x4b8>)
 800f7f6:	700b      	strb	r3, [r1, #0]
 800f7f8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f7fa:	2b00      	cmp	r3, #0
 800f7fc:	f43f af0c 	beq.w	800f618 <most_speed+0x230>
 800f800:	2107      	movs	r1, #7
 800f802:	e707      	b.n	800f614 <most_speed+0x22c>
		if (x == goal_x && y == goal_y + 1) {
 800f804:	2908      	cmp	r1, #8
 800f806:	d10a      	bne.n	800f81e <most_speed+0x436>
 800f808:	f1be 0f00 	cmp.w	lr, #0
 800f80c:	d001      	beq.n	800f812 <most_speed+0x42a>
 800f80e:	4924      	ldr	r1, [pc, #144]	; (800f8a0 <most_speed+0x4b8>)
 800f810:	700b      	strb	r3, [r1, #0]
 800f812:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f814:	2b00      	cmp	r3, #0
 800f816:	f43f aeb0 	beq.w	800f57a <most_speed+0x192>
 800f81a:	2108      	movs	r1, #8
 800f81c:	e6ab      	b.n	800f576 <most_speed+0x18e>
		shift5 = shift5 << x;
 800f81e:	9e16      	ldr	r6, [sp, #88]	; 0x58
		if (y <= 14) {
 800f820:	290e      	cmp	r1, #14
		shift5 = shift5 << x;
 800f822:	fa06 f700 	lsl.w	r7, r6, r0
 800f826:	b2bf      	uxth	r7, r7
		if (y <= 14) {
 800f828:	dc30      	bgt.n	800f88c <most_speed+0x4a4>
			wall_N = column[y] & shift5;
 800f82a:	4e2e      	ldr	r6, [pc, #184]	; (800f8e4 <most_speed+0x4fc>)
 800f82c:	f836 a011 	ldrh.w	sl, [r6, r1, lsl #1]
		if (y >= 1) {
 800f830:	2900      	cmp	r1, #0
			wall_N = column[y] & shift5;
 800f832:	ea07 060a 	and.w	r6, r7, sl
 800f836:	9603      	str	r6, [sp, #12]
		if (y >= 1) {
 800f838:	dd2b      	ble.n	800f892 <most_speed+0x4aa>
			wall_S = column[y - 1] & shift5;
 800f83a:	4e2a      	ldr	r6, [pc, #168]	; (800f8e4 <most_speed+0x4fc>)
 800f83c:	f101 3aff 	add.w	sl, r1, #4294967295
 800f840:	f836 a01a 	ldrh.w	sl, [r6, sl, lsl #1]
 800f844:	ea07 060a 	and.w	r6, r7, sl
			wall_S = 1;
 800f848:	9609      	str	r6, [sp, #36]	; 0x24
		shift5 = shift5 << y;
 800f84a:	9e16      	ldr	r6, [sp, #88]	; 0x58
 800f84c:	fa06 f701 	lsl.w	r7, r6, r1
 800f850:	b2be      	uxth	r6, r7
		if (x <= 14) {
 800f852:	280e      	cmp	r0, #14
		shift5 = shift5 << y;
 800f854:	9608      	str	r6, [sp, #32]
		if (x <= 14) {
 800f856:	dc1e      	bgt.n	800f896 <most_speed+0x4ae>
			wall_E = row[x] & shift5;
 800f858:	4e23      	ldr	r6, [pc, #140]	; (800f8e8 <most_speed+0x500>)
 800f85a:	f836 a010 	ldrh.w	sl, [r6, r0, lsl #1]
 800f85e:	9e08      	ldr	r6, [sp, #32]
		if (x >= 1) {
 800f860:	2800      	cmp	r0, #0
			wall_E = row[x] & shift5;
 800f862:	ea06 0a0a 	and.w	sl, r6, sl
		if (x >= 1) {
 800f866:	dd19      	ble.n	800f89c <most_speed+0x4b4>
			wall_W = row[x - 1] & shift5;
 800f868:	1e46      	subs	r6, r0, #1
 800f86a:	4637      	mov	r7, r6
 800f86c:	4e1e      	ldr	r6, [pc, #120]	; (800f8e8 <most_speed+0x500>)
 800f86e:	f836 6017 	ldrh.w	r6, [r6, r7, lsl #1]
 800f872:	9f08      	ldr	r7, [sp, #32]
 800f874:	4037      	ands	r7, r6
 800f876:	463e      	mov	r6, r7
		switch (direction) {
 800f878:	1e57      	subs	r7, r2, #1
			wall_W = 1;
 800f87a:	9608      	str	r6, [sp, #32]
		switch (direction) {
 800f87c:	2f03      	cmp	r7, #3
 800f87e:	d854      	bhi.n	800f92a <most_speed+0x542>
 800f880:	e8df f017 	tbh	[pc, r7, lsl #1]
 800f884:	00c50034 	.word	0x00c50034
 800f888:	011e00f2 	.word	0x011e00f2
			wall_N = 1;
 800f88c:	2601      	movs	r6, #1
 800f88e:	9603      	str	r6, [sp, #12]
 800f890:	e7d3      	b.n	800f83a <most_speed+0x452>
			wall_S = 1;
 800f892:	2601      	movs	r6, #1
 800f894:	e7d8      	b.n	800f848 <most_speed+0x460>
			wall_E = 1;
 800f896:	f04f 0a01 	mov.w	sl, #1
 800f89a:	e7e5      	b.n	800f868 <most_speed+0x480>
			wall_W = 1;
 800f89c:	2601      	movs	r6, #1
 800f89e:	e7eb      	b.n	800f878 <most_speed+0x490>
 800f8a0:	20018320 	.word	0x20018320
 800f8a4:	200168e4 	.word	0x200168e4
 800f8a8:	2000b498 	.word	0x2000b498
 800f8ac:	20018276 	.word	0x20018276
 800f8b0:	2000bc66 	.word	0x2000bc66
 800f8b4:	2000ba10 	.word	0x2000ba10
 800f8b8:	2001832e 	.word	0x2001832e
 800f8bc:	20018334 	.word	0x20018334
 800f8c0:	2001832c 	.word	0x2001832c
 800f8c4:	20018198 	.word	0x20018198
 800f8c8:	20018338 	.word	0x20018338
 800f8cc:	20018352 	.word	0x20018352
 800f8d0:	2001834a 	.word	0x2001834a
 800f8d4:	20018350 	.word	0x20018350
 800f8d8:	20000008 	.word	0x20000008
 800f8dc:	2000b614 	.word	0x2000b614
 800f8e0:	200133b0 	.word	0x200133b0
 800f8e4:	2000bc6a 	.word	0x2000bc6a
 800f8e8:	20018254 	.word	0x20018254
			if (y == 15) {
 800f8ec:	290f      	cmp	r1, #15
 800f8ee:	d007      	beq.n	800f900 <most_speed+0x518>
				front_count = walk_count[16 * x + y + 1];
 800f8f0:	eb01 1700 	add.w	r7, r1, r0, lsl #4
 800f8f4:	3701      	adds	r7, #1
 800f8f6:	f838 6017 	ldrh.w	r6, [r8, r7, lsl #1]
 800f8fa:	9606      	str	r6, [sp, #24]
 800f8fc:	2601      	movs	r6, #1
 800f8fe:	960e      	str	r6, [sp, #56]	; 0x38
			if (x == 0) {
 800f900:	2800      	cmp	r0, #0
 800f902:	d155      	bne.n	800f9b0 <most_speed+0x5c8>
				right_count = walk_count[16 * (x + 1) + y];
 800f904:	1c47      	adds	r7, r0, #1
 800f906:	eb01 1707 	add.w	r7, r1, r7, lsl #4
 800f90a:	f838 6017 	ldrh.w	r6, [r8, r7, lsl #1]
 800f90e:	9607      	str	r6, [sp, #28]
 800f910:	2601      	movs	r6, #1
 800f912:	960f      	str	r6, [sp, #60]	; 0x3c
			if (y == 0) {
 800f914:	2900      	cmp	r1, #0
 800f916:	d16a      	bne.n	800f9ee <most_speed+0x606>
 800f918:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800f91c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f920:	46d4      	mov	ip, sl
				back_count = walk_count[16 * (x + 1) + y];
 800f922:	2601      	movs	r6, #1
 800f924:	960a      	str	r6, [sp, #40]	; 0x28
 800f926:	960d      	str	r6, [sp, #52]	; 0x34
 800f928:	960c      	str	r6, [sp, #48]	; 0x30
		if (wall_f == 0 && wall_l >= 1 && wall_r >= 1) {
 800f92a:	f1bb 0f00 	cmp.w	fp, #0
 800f92e:	f040 851f 	bne.w	8010370 <most_speed+0xf88>
 800f932:	f1b9 0f00 	cmp.w	r9, #0
 800f936:	f000 8535 	beq.w	80103a4 <most_speed+0xfbc>
 800f93a:	f1bc 0f00 	cmp.w	ip, #0
 800f93e:	d011      	beq.n	800f964 <most_speed+0x57c>
			if (pass[pass_count] >= 0) {
 800f940:	4e94      	ldr	r6, [pc, #592]	; (800fb94 <most_speed+0x7ac>)
 800f942:	f856 7023 	ldr.w	r7, [r6, r3, lsl #2]
			pass[pass_count] = pass[pass_count] + 2;
 800f946:	4e93      	ldr	r6, [pc, #588]	; (800fb94 <most_speed+0x7ac>)
			if (pass[pass_count] >= 0) {
 800f948:	2f00      	cmp	r7, #0
				pass_count++;
 800f94a:	bfbe      	ittt	lt
 800f94c:	3301      	addlt	r3, #1
 800f94e:	b2db      	uxtblt	r3, r3
 800f950:	f04f 0e01 	movlt.w	lr, #1
			pass[pass_count] = pass[pass_count] + 2;
 800f954:	f856 7023 	ldr.w	r7, [r6, r3, lsl #2]
 800f958:	3702      	adds	r7, #2
 800f95a:	f846 7023 	str.w	r7, [r6, r3, lsl #2]
		if (wall_f == 0 && wall_l >= 1 && wall_r == 0) {
 800f95e:	f1bc 0f00 	cmp.w	ip, #0
 800f962:	d113      	bne.n	800f98c <most_speed+0x5a4>
			if (front_count <= right_count) {
 800f964:	9e06      	ldr	r6, [sp, #24]
 800f966:	9f07      	ldr	r7, [sp, #28]
 800f968:	42be      	cmp	r6, r7
 800f96a:	f200 8509 	bhi.w	8010380 <most_speed+0xf98>
				if (pass[pass_count] >= 0) {
 800f96e:	4e89      	ldr	r6, [pc, #548]	; (800fb94 <most_speed+0x7ac>)
 800f970:	f856 7023 	ldr.w	r7, [r6, r3, lsl #2]
				pass[pass_count] = pass[pass_count] + 2;
 800f974:	4e87      	ldr	r6, [pc, #540]	; (800fb94 <most_speed+0x7ac>)
				if (pass[pass_count] >= 0) {
 800f976:	2f00      	cmp	r7, #0
					pass_count++;
 800f978:	bfbe      	ittt	lt
 800f97a:	3301      	addlt	r3, #1
 800f97c:	b2db      	uxtblt	r3, r3
 800f97e:	f04f 0e01 	movlt.w	lr, #1
				pass[pass_count] = pass[pass_count] + 2;
 800f982:	f856 7023 	ldr.w	r7, [r6, r3, lsl #2]
 800f986:	3702      	adds	r7, #2
 800f988:	f846 7023 	str.w	r7, [r6, r3, lsl #2]
		if (direction == 5) {
 800f98c:	2a05      	cmp	r2, #5
 800f98e:	f000 80fd 	beq.w	800fb8c <most_speed+0x7a4>
		if (direction == 6) {
 800f992:	2a06      	cmp	r2, #6
 800f994:	f43f add8 	beq.w	800f548 <most_speed+0x160>
		if (direction == 0) {
 800f998:	2a00      	cmp	r2, #0
 800f99a:	f43f adda 	beq.w	800f552 <most_speed+0x16a>
 800f99e:	2701      	movs	r7, #1
		if (direction == -1) {
 800f9a0:	1c55      	adds	r5, r2, #1
			direction = 3;
 800f9a2:	f04f 0603 	mov.w	r6, #3
 800f9a6:	970b      	str	r7, [sp, #44]	; 0x2c
		shift5 = 1;
 800f9a8:	9713      	str	r7, [sp, #76]	; 0x4c
		if (direction == -1) {
 800f9aa:	f47f adce 	bne.w	800f54a <most_speed+0x162>
 800f9ae:	e5c3      	b.n	800f538 <most_speed+0x150>
				left_count = walk_count[16 * (x - 1) + y];
 800f9b0:	1e47      	subs	r7, r0, #1
 800f9b2:	eb01 1707 	add.w	r7, r1, r7, lsl #4
			if (x == 15) {
 800f9b6:	280f      	cmp	r0, #15
				left_count = walk_count[16 * (x - 1) + y];
 800f9b8:	f838 6017 	ldrh.w	r6, [r8, r7, lsl #1]
 800f9bc:	9604      	str	r6, [sp, #16]
 800f9be:	f04f 0601 	mov.w	r6, #1
 800f9c2:	9605      	str	r6, [sp, #20]
			if (x == 15) {
 800f9c4:	d0a6      	beq.n	800f914 <most_speed+0x52c>
 800f9c6:	e79d      	b.n	800f904 <most_speed+0x51c>
 800f9c8:	46d3      	mov	fp, sl
 800f9ca:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800f9ce:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 800f9d2:	e7a6      	b.n	800f922 <most_speed+0x53a>
 800f9d4:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 800f9d8:	f8dd c020 	ldr.w	ip, [sp, #32]
 800f9dc:	46d1      	mov	r9, sl
 800f9de:	e7a0      	b.n	800f922 <most_speed+0x53a>
 800f9e0:	f8dd b020 	ldr.w	fp, [sp, #32]
 800f9e4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800f9e8:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800f9ec:	e799      	b.n	800f922 <most_speed+0x53a>
				back_count = walk_count[16 * x + y - 1];
 800f9ee:	eb01 1400 	add.w	r4, r1, r0, lsl #4
 800f9f2:	3c01      	subs	r4, #1
 800f9f4:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800f9f8:	f838 4014 	ldrh.w	r4, [r8, r4, lsl #1]
 800f9fc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800fa00:	9410      	str	r4, [sp, #64]	; 0x40
 800fa02:	46d4      	mov	ip, sl
				back_count = walk_count[16 * (x + 1) + y];
 800fa04:	2401      	movs	r4, #1
 800fa06:	940a      	str	r4, [sp, #40]	; 0x28
 800fa08:	940d      	str	r4, [sp, #52]	; 0x34
 800fa0a:	940c      	str	r4, [sp, #48]	; 0x30
 800fa0c:	e78d      	b.n	800f92a <most_speed+0x542>
			if (x == 15) {
 800fa0e:	280f      	cmp	r0, #15
 800fa10:	d007      	beq.n	800fa22 <most_speed+0x63a>
				front_count = walk_count[16 * (x + 1) + y];
 800fa12:	1c47      	adds	r7, r0, #1
 800fa14:	eb01 1707 	add.w	r7, r1, r7, lsl #4
 800fa18:	f838 6017 	ldrh.w	r6, [r8, r7, lsl #1]
 800fa1c:	9606      	str	r6, [sp, #24]
 800fa1e:	2601      	movs	r6, #1
 800fa20:	960e      	str	r6, [sp, #56]	; 0x38
			if (y == 15) {
 800fa22:	290f      	cmp	r1, #15
 800fa24:	d115      	bne.n	800fa52 <most_speed+0x66a>
				right_count = walk_count[16 * x + y - 1];
 800fa26:	eb01 1700 	add.w	r7, r1, r0, lsl #4
 800fa2a:	3f01      	subs	r7, #1
 800fa2c:	f838 6017 	ldrh.w	r6, [r8, r7, lsl #1]
 800fa30:	9607      	str	r6, [sp, #28]
 800fa32:	2601      	movs	r6, #1
 800fa34:	960f      	str	r6, [sp, #60]	; 0x3c
			if (x == 0) {
 800fa36:	2800      	cmp	r0, #0
 800fa38:	d0c6      	beq.n	800f9c8 <most_speed+0x5e0>
				back_count = walk_count[16 * (x - 1) + y];
 800fa3a:	1e44      	subs	r4, r0, #1
 800fa3c:	eb01 1404 	add.w	r4, r1, r4, lsl #4
 800fa40:	46d3      	mov	fp, sl
 800fa42:	f838 4014 	ldrh.w	r4, [r8, r4, lsl #1]
 800fa46:	9410      	str	r4, [sp, #64]	; 0x40
 800fa48:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800fa4c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 800fa50:	e7d8      	b.n	800fa04 <most_speed+0x61c>
				left_count = walk_count[16 * x + y + 1];
 800fa52:	eb01 1700 	add.w	r7, r1, r0, lsl #4
 800fa56:	3701      	adds	r7, #1
 800fa58:	f838 6017 	ldrh.w	r6, [r8, r7, lsl #1]
 800fa5c:	9604      	str	r6, [sp, #16]
 800fa5e:	2601      	movs	r6, #1
 800fa60:	9605      	str	r6, [sp, #20]
			if (y == 0) {
 800fa62:	2900      	cmp	r1, #0
 800fa64:	d0e7      	beq.n	800fa36 <most_speed+0x64e>
 800fa66:	e7de      	b.n	800fa26 <most_speed+0x63e>
			if (y == 0) {
 800fa68:	b139      	cbz	r1, 800fa7a <most_speed+0x692>
				front_count = walk_count[16 * x + y - 1];
 800fa6a:	eb01 1700 	add.w	r7, r1, r0, lsl #4
 800fa6e:	3f01      	subs	r7, #1
 800fa70:	f838 6017 	ldrh.w	r6, [r8, r7, lsl #1]
 800fa74:	9606      	str	r6, [sp, #24]
 800fa76:	2601      	movs	r6, #1
 800fa78:	960e      	str	r6, [sp, #56]	; 0x38
			if (x == 15) {
 800fa7a:	280f      	cmp	r0, #15
 800fa7c:	d115      	bne.n	800faaa <most_speed+0x6c2>
				right_count = walk_count[16 * (x - 1) + y];
 800fa7e:	1e47      	subs	r7, r0, #1
 800fa80:	eb01 1707 	add.w	r7, r1, r7, lsl #4
 800fa84:	f838 6017 	ldrh.w	r6, [r8, r7, lsl #1]
 800fa88:	9607      	str	r6, [sp, #28]
 800fa8a:	2601      	movs	r6, #1
 800fa8c:	960f      	str	r6, [sp, #60]	; 0x3c
			if (y == 15) {
 800fa8e:	290f      	cmp	r1, #15
 800fa90:	d0a0      	beq.n	800f9d4 <most_speed+0x5ec>
				back_count = walk_count[16 * x + y + 1];
 800fa92:	eb01 1400 	add.w	r4, r1, r0, lsl #4
 800fa96:	3401      	adds	r4, #1
 800fa98:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 800fa9c:	f838 4014 	ldrh.w	r4, [r8, r4, lsl #1]
 800faa0:	9410      	str	r4, [sp, #64]	; 0x40
 800faa2:	46d1      	mov	r9, sl
 800faa4:	f8dd c020 	ldr.w	ip, [sp, #32]
 800faa8:	e7ac      	b.n	800fa04 <most_speed+0x61c>
				left_count = walk_count[16 * (x + 1) + y];
 800faaa:	1c47      	adds	r7, r0, #1
 800faac:	eb01 1707 	add.w	r7, r1, r7, lsl #4
 800fab0:	f838 6017 	ldrh.w	r6, [r8, r7, lsl #1]
 800fab4:	9604      	str	r6, [sp, #16]
 800fab6:	2601      	movs	r6, #1
 800fab8:	9605      	str	r6, [sp, #20]
			if (x == 0) {
 800faba:	2800      	cmp	r0, #0
 800fabc:	d0e7      	beq.n	800fa8e <most_speed+0x6a6>
 800fabe:	e7de      	b.n	800fa7e <most_speed+0x696>
			if (x == 0) {
 800fac0:	b138      	cbz	r0, 800fad2 <most_speed+0x6ea>
				front_count = walk_count[16 * (x - 1) + y];
 800fac2:	1e47      	subs	r7, r0, #1
 800fac4:	eb01 1707 	add.w	r7, r1, r7, lsl #4
 800fac8:	f838 6017 	ldrh.w	r6, [r8, r7, lsl #1]
 800facc:	9606      	str	r6, [sp, #24]
 800face:	2601      	movs	r6, #1
 800fad0:	960e      	str	r6, [sp, #56]	; 0x38
			if (y == 0) {
 800fad2:	b9b9      	cbnz	r1, 800fb04 <most_speed+0x71c>
				right_count = walk_count[16 * x + y + 1];
 800fad4:	eb01 1700 	add.w	r7, r1, r0, lsl #4
 800fad8:	3701      	adds	r7, #1
 800fada:	f838 6017 	ldrh.w	r6, [r8, r7, lsl #1]
 800fade:	9607      	str	r6, [sp, #28]
 800fae0:	2601      	movs	r6, #1
 800fae2:	960f      	str	r6, [sp, #60]	; 0x3c
			if (x == 15) {
 800fae4:	280f      	cmp	r0, #15
 800fae6:	f43f af7b 	beq.w	800f9e0 <most_speed+0x5f8>
				back_count = walk_count[16 * (x + 1) + y];
 800faea:	1c44      	adds	r4, r0, #1
 800faec:	eb01 1404 	add.w	r4, r1, r4, lsl #4
 800faf0:	f8dd b020 	ldr.w	fp, [sp, #32]
 800faf4:	f838 4014 	ldrh.w	r4, [r8, r4, lsl #1]
 800faf8:	9410      	str	r4, [sp, #64]	; 0x40
 800fafa:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800fafe:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800fb02:	e77f      	b.n	800fa04 <most_speed+0x61c>
				left_count = walk_count[16 * x + y - 1];
 800fb04:	eb01 1700 	add.w	r7, r1, r0, lsl #4
 800fb08:	3f01      	subs	r7, #1
			if (y == 15) {
 800fb0a:	290f      	cmp	r1, #15
				left_count = walk_count[16 * x + y - 1];
 800fb0c:	f838 6017 	ldrh.w	r6, [r8, r7, lsl #1]
 800fb10:	9604      	str	r6, [sp, #16]
 800fb12:	f04f 0601 	mov.w	r6, #1
 800fb16:	9605      	str	r6, [sp, #20]
			if (y == 15) {
 800fb18:	d0e4      	beq.n	800fae4 <most_speed+0x6fc>
 800fb1a:	e7db      	b.n	800fad4 <most_speed+0x6ec>
 800fb1c:	3301      	adds	r3, #1
		if (wall_f >= 1 && wall_l == 0 && wall_r >= 1) {
 800fb1e:	f1bc 0f00 	cmp.w	ip, #0
 800fb22:	d008      	beq.n	800fb36 <most_speed+0x74e>
			pass_count++;
 800fb24:	b2db      	uxtb	r3, r3
					pass[pass_count] = -3;
 800fb26:	4e1b      	ldr	r6, [pc, #108]	; (800fb94 <most_speed+0x7ac>)
 800fb28:	f06f 0502 	mvn.w	r5, #2
 800fb2c:	f846 5023 	str.w	r5, [r6, r3, lsl #2]
					direction--;
 800fb30:	3a01      	subs	r2, #1
 800fb32:	f000 bc2d 	b.w	8010390 <most_speed+0xfa8>
			if (right_count <= left_count) {
 800fb36:	9d04      	ldr	r5, [sp, #16]
 800fb38:	9e07      	ldr	r6, [sp, #28]
				pass_count++;
 800fb3a:	b2db      	uxtb	r3, r3
			if (right_count <= left_count) {
 800fb3c:	42b5      	cmp	r5, r6
				if (right_count <= left_count) {
 800fb3e:	d3f2      	bcc.n	800fb26 <most_speed+0x73e>
 800fb40:	f000 bc20 	b.w	8010384 <most_speed+0xf9c>
			if (front_count <= left_count) {
 800fb44:	9e04      	ldr	r6, [sp, #16]
 800fb46:	9f06      	ldr	r7, [sp, #24]
 800fb48:	42be      	cmp	r6, r7
 800fb4a:	d314      	bcc.n	800fb76 <most_speed+0x78e>
				if (pass[pass_count] >= 0) {
 800fb4c:	4e11      	ldr	r6, [pc, #68]	; (800fb94 <most_speed+0x7ac>)
 800fb4e:	f856 7023 	ldr.w	r7, [r6, r3, lsl #2]
				pass[pass_count] = pass[pass_count] + 2;
 800fb52:	4e10      	ldr	r6, [pc, #64]	; (800fb94 <most_speed+0x7ac>)
				if (pass[pass_count] >= 0) {
 800fb54:	2f00      	cmp	r7, #0
					pass_count++;
 800fb56:	bfbe      	ittt	lt
 800fb58:	3301      	addlt	r3, #1
 800fb5a:	b2db      	uxtblt	r3, r3
 800fb5c:	f04f 0e01 	movlt.w	lr, #1
				pass[pass_count] = pass[pass_count] + 2;
 800fb60:	f856 7023 	ldr.w	r7, [r6, r3, lsl #2]
 800fb64:	3702      	adds	r7, #2
 800fb66:	f846 7023 	str.w	r7, [r6, r3, lsl #2]
		if (wall_f == 0 && wall_l == 0 && wall_r == 0) {
 800fb6a:	f1bc 0f00 	cmp.w	ip, #0
 800fb6e:	f47f af0d 	bne.w	800f98c <most_speed+0x5a4>
 800fb72:	f000 bc1b 	b.w	80103ac <most_speed+0xfc4>
				pass_count++;
 800fb76:	3301      	adds	r3, #1
 800fb78:	b2db      	uxtb	r3, r3
				pass[pass_count] = -3;
 800fb7a:	4e06      	ldr	r6, [pc, #24]	; (800fb94 <most_speed+0x7ac>)
 800fb7c:	f06f 0502 	mvn.w	r5, #2
 800fb80:	f846 5023 	str.w	r5, [r6, r3, lsl #2]
				direction--;
 800fb84:	2501      	movs	r5, #1
 800fb86:	3a01      	subs	r2, #1
 800fb88:	46ae      	mov	lr, r5
 800fb8a:	e7ee      	b.n	800fb6a <most_speed+0x782>
 800fb8c:	2501      	movs	r5, #1
			direction = 1;
 800fb8e:	462a      	mov	r2, r5
 800fb90:	e705      	b.n	800f99e <most_speed+0x5b6>
 800fb92:	bf00      	nop
 800fb94:	2000b614 	.word	0x2000b614
		}

		pass_count++;
	}

	pass_count = 1;
 800fb98:	2301      	movs	r3, #1
 800fb9a:	f888 3000 	strb.w	r3, [r8]
	if (slant_mode == 1) {
 800fb9e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800fba0:	2b01      	cmp	r3, #1
 800fba2:	f040 80cc 	bne.w	800fd3e <most_speed+0x956>
 800fba6:	461a      	mov	r2, r3
						} else {
							pass[pass_count] = pass[pass_count] - 1;
							if (pass[pass_count] == 0) {
								pass[pass_count] = -1;	//pass0
							}
							pass[pass_count - 1] = -12;		//E45
 800fba8:	f06f 0a0b 	mvn.w	sl, #11
							pass[pass_count - 1] = -15;		//135
							pass[pass_count - 2] = -1;
						} else {
							pass[pass_count] = pass[pass_count] - 1;
							if (pass[pass_count] == 0) {
								pass[pass_count] = -1;	//pass0
 800fbac:	f04f 33ff 	mov.w	r3, #4294967295
							pass[pass_count - 1] = -14;		//E135
 800fbb0:	f06f 090d 	mvn.w	r9, #13
						pass[pass_count] = -11;		//135
 800fbb4:	f06f 0c0a 	mvn.w	ip, #10
						pass[pass_count] = -10;		//E135
 800fbb8:	f06f 0e09 	mvn.w	lr, #9
						pass[pass_count] = -9;		//45
 800fbbc:	f06f 0708 	mvn.w	r7, #8
						pass[pass_count] = -8;		//E45
 800fbc0:	f06f 0607 	mvn.w	r6, #7
			if (pass[pass_count] == 0) {
 800fbc4:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
 800fbc8:	2800      	cmp	r0, #0
 800fbca:	f000 80a1 	beq.w	800fd10 <most_speed+0x928>
			if (pass[pass_count - 1] >= 1) {
 800fbce:	1e51      	subs	r1, r2, #1
 800fbd0:	f854 b021 	ldr.w	fp, [r4, r1, lsl #2]
 800fbd4:	f1bb 0f00 	cmp.w	fp, #0
 800fbd8:	f340 8081 	ble.w	800fcde <most_speed+0x8f6>
				if (pass[pass_count] == -2 || pass[pass_count] == -3) {
 800fbdc:	1cc5      	adds	r5, r0, #3
 800fbde:	2d01      	cmp	r5, #1
 800fbe0:	d87d      	bhi.n	800fcde <most_speed+0x8f6>
					if (pass[pass_count] == -2 && pass[pass_count + 1] == -3) {
 800fbe2:	3002      	adds	r0, #2
 800fbe4:	f102 0001 	add.w	r0, r2, #1
 800fbe8:	d10c      	bne.n	800fc04 <most_speed+0x81c>
 800fbea:	f854 5020 	ldr.w	r5, [r4, r0, lsl #2]
 800fbee:	3503      	adds	r5, #3
 800fbf0:	d108      	bne.n	800fc04 <most_speed+0x81c>
						if (pass[pass_count - 1] == 0) {
 800fbf2:	f1bb 0501 	subs.w	r5, fp, #1
						pass[pass_count - 1] = pass[pass_count - 1] - 1;
 800fbf6:	bf14      	ite	ne
 800fbf8:	f844 5021 	strne.w	r5, [r4, r1, lsl #2]
							pass[pass_count - 1] = -1;	//pass0
 800fbfc:	f844 3021 	streq.w	r3, [r4, r1, lsl #2]
						pass[pass_count] = -8;		//E45
 800fc00:	f844 6022 	str.w	r6, [r4, r2, lsl #2]
					if (pass[pass_count] == -3 && pass[pass_count + 1] == -2) {
 800fc04:	f854 5022 	ldr.w	r5, [r4, r2, lsl #2]
 800fc08:	3503      	adds	r5, #3
 800fc0a:	d10d      	bne.n	800fc28 <most_speed+0x840>
 800fc0c:	f854 5020 	ldr.w	r5, [r4, r0, lsl #2]
 800fc10:	3502      	adds	r5, #2
 800fc12:	d109      	bne.n	800fc28 <most_speed+0x840>
						pass[pass_count - 1] = pass[pass_count - 1] - 1;
 800fc14:	f854 5021 	ldr.w	r5, [r4, r1, lsl #2]
						if (pass[pass_count - 1] == 0) {
 800fc18:	3d01      	subs	r5, #1
						pass[pass_count - 1] = pass[pass_count - 1] - 1;
 800fc1a:	bf14      	ite	ne
 800fc1c:	f844 5021 	strne.w	r5, [r4, r1, lsl #2]
							pass[pass_count - 1] = -1;	//pass0
 800fc20:	f844 3021 	streq.w	r3, [r4, r1, lsl #2]
						pass[pass_count] = -9;		//45
 800fc24:	f844 7022 	str.w	r7, [r4, r2, lsl #2]
					if (pass[pass_count] == -2 && pass[pass_count + 1] == -2) {
 800fc28:	f854 5022 	ldr.w	r5, [r4, r2, lsl #2]
 800fc2c:	3502      	adds	r5, #2
 800fc2e:	d10f      	bne.n	800fc50 <most_speed+0x868>
 800fc30:	f854 5020 	ldr.w	r5, [r4, r0, lsl #2]
 800fc34:	3502      	adds	r5, #2
 800fc36:	d10b      	bne.n	800fc50 <most_speed+0x868>
						pass[pass_count - 1] = pass[pass_count - 1] - 1;
 800fc38:	f854 5021 	ldr.w	r5, [r4, r1, lsl #2]
						if (pass[pass_count - 1] == 0) {
 800fc3c:	3d01      	subs	r5, #1
						pass[pass_count - 1] = pass[pass_count - 1] - 1;
 800fc3e:	bf14      	ite	ne
 800fc40:	f844 5021 	strne.w	r5, [r4, r1, lsl #2]
							pass[pass_count - 1] = -1;	//pass0
 800fc44:	f844 3021 	streq.w	r3, [r4, r1, lsl #2]
						pass[pass_count] = -10;		//E135
 800fc48:	f844 e022 	str.w	lr, [r4, r2, lsl #2]
						pass[pass_count + 1] = -1;
 800fc4c:	f844 3020 	str.w	r3, [r4, r0, lsl #2]
					if (pass[pass_count] == -3 && pass[pass_count + 1] == -3) {
 800fc50:	f854 5022 	ldr.w	r5, [r4, r2, lsl #2]
 800fc54:	3503      	adds	r5, #3
 800fc56:	d10f      	bne.n	800fc78 <most_speed+0x890>
 800fc58:	f854 5020 	ldr.w	r5, [r4, r0, lsl #2]
 800fc5c:	3503      	adds	r5, #3
 800fc5e:	d10b      	bne.n	800fc78 <most_speed+0x890>
						pass[pass_count - 1] = pass[pass_count - 1] - 1;
 800fc60:	f854 5021 	ldr.w	r5, [r4, r1, lsl #2]
						if (pass[pass_count - 1] == 0) {
 800fc64:	3d01      	subs	r5, #1
						pass[pass_count - 1] = pass[pass_count - 1] - 1;
 800fc66:	bf14      	ite	ne
 800fc68:	f844 5021 	strne.w	r5, [r4, r1, lsl #2]
							pass[pass_count - 1] = -1;	//pass0
 800fc6c:	f844 3021 	streq.w	r3, [r4, r1, lsl #2]
						pass[pass_count] = -11;		//135
 800fc70:	f844 c022 	str.w	ip, [r4, r2, lsl #2]
						pass[pass_count + 1] = -1;
 800fc74:	f844 3020 	str.w	r3, [r4, r0, lsl #2]
					while (pass[pass_count] <= -1) {
 800fc78:	f854 5022 	ldr.w	r5, [r4, r2, lsl #2]
 800fc7c:	1c51      	adds	r1, r2, #1
 800fc7e:	2d00      	cmp	r5, #0
 800fc80:	b2c9      	uxtb	r1, r1
 800fc82:	db2f      	blt.n	800fce4 <most_speed+0x8fc>
					if (pass[pass_count - 1] == -2) {
 800fc84:	1e50      	subs	r0, r2, #1
 800fc86:	f854 1020 	ldr.w	r1, [r4, r0, lsl #2]
 800fc8a:	3102      	adds	r1, #2
 800fc8c:	d10f      	bne.n	800fcae <most_speed+0x8c6>
						if (pass[pass_count - 2] == -2) {
 800fc8e:	f1a2 0b02 	sub.w	fp, r2, #2
 800fc92:	3d01      	subs	r5, #1
 800fc94:	f854 102b 	ldr.w	r1, [r4, fp, lsl #2]
 800fc98:	3102      	adds	r1, #2
 800fc9a:	d125      	bne.n	800fce8 <most_speed+0x900>
							pass[pass_count] = pass[pass_count] - 1;
 800fc9c:	2d00      	cmp	r5, #0
 800fc9e:	bf08      	it	eq
 800fca0:	461d      	moveq	r5, r3
 800fca2:	f844 5022 	str.w	r5, [r4, r2, lsl #2]
							pass[pass_count - 1] = -14;		//E135
 800fca6:	f844 9020 	str.w	r9, [r4, r0, lsl #2]
							pass[pass_count - 2] = -1;
 800fcaa:	f844 302b 	str.w	r3, [r4, fp, lsl #2]
					if (pass[pass_count - 1] == -3) {
 800fcae:	f854 1020 	ldr.w	r1, [r4, r0, lsl #2]
 800fcb2:	3103      	adds	r1, #3
 800fcb4:	d113      	bne.n	800fcde <most_speed+0x8f6>
						if (pass[pass_count - 2] == -3) {
 800fcb6:	1e95      	subs	r5, r2, #2
 800fcb8:	f854 1025 	ldr.w	r1, [r4, r5, lsl #2]
 800fcbc:	3103      	adds	r1, #3
							pass[pass_count] = pass[pass_count] - 1;
 800fcbe:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
						if (pass[pass_count - 2] == -3) {
 800fcc2:	d119      	bne.n	800fcf8 <most_speed+0x910>
							if (pass[pass_count] == 0) {
 800fcc4:	3901      	subs	r1, #1
							pass[pass_count] = pass[pass_count] - 1;
 800fcc6:	bf18      	it	ne
 800fcc8:	f844 1022 	strne.w	r1, [r4, r2, lsl #2]
							pass[pass_count - 1] = -15;		//135
 800fccc:	f06f 010e 	mvn.w	r1, #14
								pass[pass_count] = -1;	//pass0
 800fcd0:	bf08      	it	eq
 800fcd2:	f844 3022 	streq.w	r3, [r4, r2, lsl #2]
							pass[pass_count - 1] = -15;		//135
 800fcd6:	f844 1020 	str.w	r1, [r4, r0, lsl #2]
							pass[pass_count - 2] = -1;
 800fcda:	f844 3025 	str.w	r3, [r4, r5, lsl #2]
//***************************************************************************************o[Vend
				}
			}
			//		if(){}

			pass_count++;
 800fcde:	3201      	adds	r2, #1
 800fce0:	b2d2      	uxtb	r2, r2
			if (pass[pass_count] == 0) {
 800fce2:	e76f      	b.n	800fbc4 <most_speed+0x7dc>
 800fce4:	460a      	mov	r2, r1
 800fce6:	e7c7      	b.n	800fc78 <most_speed+0x890>
							pass[pass_count] = pass[pass_count] - 1;
 800fce8:	2d00      	cmp	r5, #0
 800fcea:	bf08      	it	eq
 800fcec:	461d      	moveq	r5, r3
 800fcee:	f844 5022 	str.w	r5, [r4, r2, lsl #2]
							pass[pass_count - 1] = -12;		//E45
 800fcf2:	f844 a020 	str.w	sl, [r4, r0, lsl #2]
 800fcf6:	e7da      	b.n	800fcae <most_speed+0x8c6>
							if (pass[pass_count] == 0) {
 800fcf8:	3901      	subs	r1, #1
							pass[pass_count] = pass[pass_count] - 1;
 800fcfa:	bf18      	it	ne
 800fcfc:	f844 1022 	strne.w	r1, [r4, r2, lsl #2]
							pass[pass_count - 1] = -13;		//45
 800fd00:	f06f 010c 	mvn.w	r1, #12
								pass[pass_count] = -1;	//pass0
 800fd04:	bf08      	it	eq
 800fd06:	f844 3022 	streq.w	r3, [r4, r2, lsl #2]
							pass[pass_count - 1] = -13;		//45
 800fd0a:	f844 1020 	str.w	r1, [r4, r0, lsl #2]
 800fd0e:	e7e6      	b.n	800fcde <most_speed+0x8f6>
		}

		pass_count = 1;
 800fd10:	f04f 0c01 	mov.w	ip, #1
 800fd14:	4601      	mov	r1, r0
 800fd16:	f888 c000 	strb.w	ip, [r8]
	slant_direction = -2;
 800fd1a:	f06f 0201 	mvn.w	r2, #1
				if (pass[pass_count] == -1) {		//135^[[Pi
					pass_count++;
				}
				if (pass[pass_count] >= -3) {
					slant_count = pass_count;
					pass[slant_count] = 51;
 800fd1e:	2533      	movs	r5, #51	; 0x33
					} else {
						if (pass[slant_count] >= 50) {
							pass[pass_count] = -1;
						} else {
							slant_count = pass_count;
							pass[slant_count] = 50;
 800fd20:	2632      	movs	r6, #50	; 0x32
							pass[pass_count] = -1;
 800fd22:	f04f 37ff 	mov.w	r7, #4294967295
							pass[pass_count] = -17;
 800fd26:	f06f 0010 	mvn.w	r0, #16
							pass[pass_count] = -16;
 800fd2a:	f06f 0e0f 	mvn.w	lr, #15
			if (pass[pass_count] == 0) {
 800fd2e:	f854 302c 	ldr.w	r3, [r4, ip, lsl #2]
 800fd32:	2b00      	cmp	r3, #0
 800fd34:	f040 8280 	bne.w	8010238 <most_speed+0xe50>
 800fd38:	b109      	cbz	r1, 800fd3e <most_speed+0x956>
 800fd3a:	f888 c000 	strb.w	ip, [r8]
			//		if(){}

			pass_count++;
		}
	}
	t = 0;
 800fd3e:	4ebd      	ldr	r6, [pc, #756]	; (8010034 <most_speed+0xc4c>)
	while (pass[t] != 0) {
		printf("pass_count %d pass %d\n", t, pass[t]);
 800fd40:	4fbd      	ldr	r7, [pc, #756]	; (8010038 <most_speed+0xc50>)
	t = 0;
 800fd42:	2300      	movs	r3, #0
 800fd44:	6033      	str	r3, [r6, #0]
	while (pass[t] != 0) {
 800fd46:	6831      	ldr	r1, [r6, #0]
 800fd48:	f854 5021 	ldr.w	r5, [r4, r1, lsl #2]
 800fd4c:	2d00      	cmp	r5, #0
 800fd4e:	f040 82e7 	bne.w	8010320 <most_speed+0xf38>
	t = 0;

	HAL_Delay(500);
	STBYON;
	no_safty = 1;
	straight_table(-55, 0, 0, -200, -3000); //
 800fd52:	eddf 8aba 	vldr	s17, [pc, #744]	; 801003c <most_speed+0xc54>
	no_safty = 1;
 800fd56:	4fba      	ldr	r7, [pc, #744]	; (8010040 <most_speed+0xc58>)
	t = 0;
 800fd58:	6035      	str	r5, [r6, #0]
	HAL_Delay(500);
 800fd5a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800fd5e:	f7f0 fab7 	bl	80002d0 <HAL_Delay>
	STBYON;
 800fd62:	2201      	movs	r2, #1
 800fd64:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800fd68:	48b6      	ldr	r0, [pc, #728]	; (8010044 <most_speed+0xc5c>)
 800fd6a:	f7f2 fc31 	bl	80025d0 <HAL_GPIO_WritePin>
	no_safty = 1;
 800fd6e:	f04f 0901 	mov.w	r9, #1
	straight_table(-55, 0, 0, -200, -3000); //
 800fd72:	ed9f 2ab5 	vldr	s4, [pc, #724]	; 8010048 <most_speed+0xc60>
 800fd76:	eddf 1ab5 	vldr	s3, [pc, #724]	; 801004c <most_speed+0xc64>
 800fd7a:	ed9f 0ab5 	vldr	s0, [pc, #724]	; 8010050 <most_speed+0xc68>
	no_safty = 1;
 800fd7e:	f8c7 9000 	str.w	r9, [r7]
	straight_table(-55, 0, 0, -200, -3000); //
 800fd82:	eeb0 1a68 	vmov.f32	s2, s17
 800fd86:	eef0 0a68 	vmov.f32	s1, s17
 800fd8a:	f004 f93f 	bl	801400c <straight_table>
	no_safty = 0;
	enc.sigma_error = 0;
 800fd8e:	4bb1      	ldr	r3, [pc, #708]	; (8010054 <most_speed+0xc6c>)
	no_safty = 0;
 800fd90:	603d      	str	r5, [r7, #0]
	enc.sigma_error = 0;
 800fd92:	edc3 8a02 	vstr	s17, [r3, #8]
	Gyro.sigma_error = 0;
 800fd96:	4bb0      	ldr	r3, [pc, #704]	; (8010058 <most_speed+0xc70>)
	wall_control_mode = 1;
 800fd98:	4fb0      	ldr	r7, [pc, #704]	; (801005c <most_speed+0xc74>)
	Gyro.sigma_error = 0;
 800fd9a:	edc3 8a02 	vstr	s17, [r3, #8]
	if (fun_mode == 1) {
 800fd9e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
	wall_control_mode = 1;
 800fda0:	f887 9000 	strb.w	r9, [r7]
	if (fun_mode == 1) {
 800fda4:	454b      	cmp	r3, r9
 800fda6:	d10c      	bne.n	800fdc2 <most_speed+0x9da>
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,100);
 800fda8:	48ad      	ldr	r0, [pc, #692]	; (8010060 <most_speed+0xc78>)
 800fdaa:	6803      	ldr	r3, [r0, #0]
 800fdac:	2264      	movs	r2, #100	; 0x64
 800fdae:	63da      	str	r2, [r3, #60]	; 0x3c
		HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 800fdb0:	2108      	movs	r1, #8
 800fdb2:	f7f5 fc0b 	bl	80055cc <HAL_TIM_PWM_Start>
		HAL_Delay(500);
 800fdb6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800fdba:	f7f0 fa89 	bl	80002d0 <HAL_Delay>
		reset_ICM();
 800fdbe:	f7fc fdcb 	bl	800c958 <reset_ICM>
//				__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,160);
//						HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
//						HAL_Delay(2000);	//1

	}
	maze_mode = 1;
 800fdc2:	49a8      	ldr	r1, [pc, #672]	; (8010064 <most_speed+0xc7c>)
	highspeed_mode = 1;
 800fdc4:	4aa8      	ldr	r2, [pc, #672]	; (8010068 <most_speed+0xc80>)
	Avespeed = 1400;
 800fdc6:	48a9      	ldr	r0, [pc, #676]	; (801006c <most_speed+0xc84>)
 800fdc8:	9203      	str	r2, [sp, #12]
	maze_mode = 1;
 800fdca:	2301      	movs	r3, #1
 800fdcc:	700b      	strb	r3, [r1, #0]
	highspeed_mode = 1;
 800fdce:	6013      	str	r3, [r2, #0]
	Avespeed = 1400;
 800fdd0:	4ba7      	ldr	r3, [pc, #668]	; (8010070 <most_speed+0xc88>)
 800fdd2:	6018      	str	r0, [r3, #0]
	wall_control = 0;
 800fdd4:	48a7      	ldr	r0, [pc, #668]	; (8010074 <most_speed+0xc8c>)
 800fdd6:	2300      	movs	r3, #0
 800fdd8:	6003      	str	r3, [r0, #0]
	pass_count = 0;
 800fdda:	f888 3000 	strb.w	r3, [r8]

	if (pass[pass_count] == -2 || pass[pass_count] == -3) {
 800fdde:	6823      	ldr	r3, [r4, #0]
 800fde0:	3303      	adds	r3, #3
 800fde2:	2b01      	cmp	r3, #1
 800fde4:	468a      	mov	sl, r1
 800fde6:	f200 82a3 	bhi.w	8010330 <most_speed+0xf48>
		straight_table(39.5, 0, 800, 800, 26000);
 800fdea:	eddf 1aa3 	vldr	s3, [pc, #652]	; 8010078 <most_speed+0xc90>
 800fdee:	ed9f 2aa3 	vldr	s4, [pc, #652]	; 801007c <most_speed+0xc94>
 800fdf2:	eddf 0a92 	vldr	s1, [pc, #584]	; 801003c <most_speed+0xc54>
 800fdf6:	ed9f 0aa2 	vldr	s0, [pc, #648]	; 8010080 <most_speed+0xc98>
 800fdfa:	eeb0 1a61 	vmov.f32	s2, s3
	} else {
		straight_table(39.5, 0, howspeed.turn90_R.g_speed,
 800fdfe:	f004 f905 	bl	801400c <straight_table>
			V90L(howspeed.V90_L, OFF);
			pass_count++;
		}

		if (pass[pass_count] >= 1) {
			first_v = howspeed.turn90_R.g_speed;
 800fe02:	f8df b280 	ldr.w	fp, [pc, #640]	; 8010084 <most_speed+0xc9c>
		if (pass[pass_count] == -1) {
 800fe06:	f898 3000 	ldrb.w	r3, [r8]
 800fe0a:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
 800fe0e:	3201      	adds	r2, #1
			pass_count++;
 800fe10:	bf04      	itt	eq
 800fe12:	3301      	addeq	r3, #1
 800fe14:	f888 3000 	strbeq.w	r3, [r8]
		if (pass[pass_count] == -2) {
 800fe18:	f898 3000 	ldrb.w	r3, [r8]
 800fe1c:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 800fe20:	3302      	adds	r3, #2
 800fe22:	d10c      	bne.n	800fe3e <most_speed+0xa56>
			slalomR(howspeed.slalom_R, OFF);
 800fe24:	2300      	movs	r3, #0
 800fe26:	9301      	str	r3, [sp, #4]
 800fe28:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 800fe2a:	9300      	str	r3, [sp, #0]
 800fe2c:	ab27      	add	r3, sp, #156	; 0x9c
 800fe2e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800fe30:	f006 f9f6 	bl	8016220 <slalomR>
			pass_count++;
 800fe34:	f898 3000 	ldrb.w	r3, [r8]
 800fe38:	3301      	adds	r3, #1
 800fe3a:	f888 3000 	strb.w	r3, [r8]
		if (pass[pass_count] == -3) {
 800fe3e:	f898 3000 	ldrb.w	r3, [r8]
 800fe42:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 800fe46:	3303      	adds	r3, #3
 800fe48:	d10c      	bne.n	800fe64 <most_speed+0xa7c>
			slalomL(howspeed.slalom_L, OFF);
 800fe4a:	2300      	movs	r3, #0
 800fe4c:	9301      	str	r3, [sp, #4]
 800fe4e:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 800fe50:	9300      	str	r3, [sp, #0]
 800fe52:	ab2c      	add	r3, sp, #176	; 0xb0
 800fe54:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800fe56:	f006 faa7 	bl	80163a8 <slalomL>
			pass_count++;
 800fe5a:	f898 3000 	ldrb.w	r3, [r8]
 800fe5e:	3301      	adds	r3, #1
 800fe60:	f888 3000 	strb.w	r3, [r8]
		if (pass[pass_count] == -4) {
 800fe64:	f898 3000 	ldrb.w	r3, [r8]
 800fe68:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 800fe6c:	3304      	adds	r3, #4
 800fe6e:	d10e      	bne.n	800fe8e <most_speed+0xaa6>
			turn90R(howspeed.turn90_R, OFF);
 800fe70:	2300      	movs	r3, #0
 800fe72:	9301      	str	r3, [sp, #4]
 800fe74:	9b35      	ldr	r3, [sp, #212]	; 0xd4
 800fe76:	9300      	str	r3, [sp, #0]
 800fe78:	ed8d 8a31 	vstr	s16, [sp, #196]	; 0xc4
 800fe7c:	ab31      	add	r3, sp, #196	; 0xc4
 800fe7e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800fe80:	f006 fb4e 	bl	8016520 <turn90R>
			pass_count++;
 800fe84:	f898 3000 	ldrb.w	r3, [r8]
 800fe88:	3301      	adds	r3, #1
 800fe8a:	f888 3000 	strb.w	r3, [r8]
		if (pass[pass_count] == -5) {
 800fe8e:	f898 3000 	ldrb.w	r3, [r8]
 800fe92:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 800fe96:	3305      	adds	r3, #5
 800fe98:	d10c      	bne.n	800feb4 <most_speed+0xacc>
			turn90L(howspeed.turn90_L, OFF);
 800fe9a:	2300      	movs	r3, #0
 800fe9c:	9301      	str	r3, [sp, #4]
 800fe9e:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 800fea0:	9300      	str	r3, [sp, #0]
 800fea2:	ab36      	add	r3, sp, #216	; 0xd8
 800fea4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800fea6:	f006 fbfd 	bl	80166a4 <turn90L>
			pass_count++;
 800feaa:	f898 3000 	ldrb.w	r3, [r8]
 800feae:	3301      	adds	r3, #1
 800feb0:	f888 3000 	strb.w	r3, [r8]
		if (pass[pass_count] == -6) {
 800feb4:	f898 3000 	ldrb.w	r3, [r8]
 800feb8:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 800febc:	3306      	adds	r3, #6
 800febe:	d10c      	bne.n	800feda <most_speed+0xaf2>
			turn180R(howspeed.turn180_R, OFF);
 800fec0:	2300      	movs	r3, #0
 800fec2:	9301      	str	r3, [sp, #4]
 800fec4:	9b3f      	ldr	r3, [sp, #252]	; 0xfc
 800fec6:	9300      	str	r3, [sp, #0]
 800fec8:	ab3b      	add	r3, sp, #236	; 0xec
 800feca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800fecc:	f006 fca8 	bl	8016820 <turn180R>
			pass_count++;
 800fed0:	f898 3000 	ldrb.w	r3, [r8]
 800fed4:	3301      	adds	r3, #1
 800fed6:	f888 3000 	strb.w	r3, [r8]
		if (pass[pass_count] == -7) {
 800feda:	f898 3000 	ldrb.w	r3, [r8]
 800fede:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 800fee2:	3307      	adds	r3, #7
 800fee4:	d10c      	bne.n	800ff00 <most_speed+0xb18>
			turn180L(howspeed.turn180_L, OFF);
 800fee6:	2300      	movs	r3, #0
 800fee8:	9301      	str	r3, [sp, #4]
 800feea:	9b44      	ldr	r3, [sp, #272]	; 0x110
 800feec:	9300      	str	r3, [sp, #0]
 800feee:	ab40      	add	r3, sp, #256	; 0x100
 800fef0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800fef2:	f006 fd57 	bl	80169a4 <turn180L>
			pass_count++;
 800fef6:	f898 3000 	ldrb.w	r3, [r8]
 800fefa:	3301      	adds	r3, #1
 800fefc:	f888 3000 	strb.w	r3, [r8]
		if (pass[pass_count] == -8) { //45R
 800ff00:	f898 3000 	ldrb.w	r3, [r8]
 800ff04:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 800ff08:	3308      	adds	r3, #8
 800ff0a:	d10c      	bne.n	800ff26 <most_speed+0xb3e>
			turn45inR(howspeed.turn45in_R, OFF);
 800ff0c:	2300      	movs	r3, #0
 800ff0e:	9301      	str	r3, [sp, #4]
 800ff10:	9b49      	ldr	r3, [sp, #292]	; 0x124
 800ff12:	9300      	str	r3, [sp, #0]
 800ff14:	ab45      	add	r3, sp, #276	; 0x114
 800ff16:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ff18:	f006 fdfe 	bl	8016b18 <turn45inR>
			pass_count++;
 800ff1c:	f898 3000 	ldrb.w	r3, [r8]
 800ff20:	3301      	adds	r3, #1
 800ff22:	f888 3000 	strb.w	r3, [r8]
		if (pass[pass_count] == -9) { //45L
 800ff26:	f898 3000 	ldrb.w	r3, [r8]
 800ff2a:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 800ff2e:	3309      	adds	r3, #9
 800ff30:	d10c      	bne.n	800ff4c <most_speed+0xb64>
			turn45inL(howspeed.turn45in_L, OFF);
 800ff32:	2300      	movs	r3, #0
 800ff34:	9301      	str	r3, [sp, #4]
 800ff36:	9b4e      	ldr	r3, [sp, #312]	; 0x138
 800ff38:	9300      	str	r3, [sp, #0]
 800ff3a:	ab4a      	add	r3, sp, #296	; 0x128
 800ff3c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ff3e:	f006 ff13 	bl	8016d68 <turn45inL>
			pass_count++;
 800ff42:	f898 3000 	ldrb.w	r3, [r8]
 800ff46:	3301      	adds	r3, #1
 800ff48:	f888 3000 	strb.w	r3, [r8]
		if (pass[pass_count] == -10) { //135R
 800ff4c:	f898 3000 	ldrb.w	r3, [r8]
 800ff50:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 800ff54:	330a      	adds	r3, #10
 800ff56:	d10c      	bne.n	800ff72 <most_speed+0xb8a>
			turn135inR(howspeed.turn135in_R, OFF);
 800ff58:	2300      	movs	r3, #0
 800ff5a:	9301      	str	r3, [sp, #4]
 800ff5c:	9b53      	ldr	r3, [sp, #332]	; 0x14c
 800ff5e:	9300      	str	r3, [sp, #0]
 800ff60:	ab4f      	add	r3, sp, #316	; 0x13c
 800ff62:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ff64:	f007 f824 	bl	8016fb0 <turn135inR>
			pass_count++;
 800ff68:	f898 3000 	ldrb.w	r3, [r8]
 800ff6c:	3301      	adds	r3, #1
 800ff6e:	f888 3000 	strb.w	r3, [r8]
		if (pass[pass_count] == -11) { //135L
 800ff72:	f898 3000 	ldrb.w	r3, [r8]
 800ff76:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 800ff7a:	330b      	adds	r3, #11
 800ff7c:	d10c      	bne.n	800ff98 <most_speed+0xbb0>
			turn135inL(howspeed.turn135in_L, OFF);
 800ff7e:	2300      	movs	r3, #0
 800ff80:	9301      	str	r3, [sp, #4]
 800ff82:	9b58      	ldr	r3, [sp, #352]	; 0x160
 800ff84:	9300      	str	r3, [sp, #0]
 800ff86:	ab54      	add	r3, sp, #336	; 0x150
 800ff88:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ff8a:	f007 f939 	bl	8017200 <turn135inL>
			pass_count++;
 800ff8e:	f898 3000 	ldrb.w	r3, [r8]
 800ff92:	3301      	adds	r3, #1
 800ff94:	f888 3000 	strb.w	r3, [r8]
		if (pass[pass_count] == -12) { //o45R
 800ff98:	f898 3000 	ldrb.w	r3, [r8]
 800ff9c:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 800ffa0:	330c      	adds	r3, #12
 800ffa2:	d10c      	bne.n	800ffbe <most_speed+0xbd6>
			turn45outR(howspeed.turn45out_R, OFF);
 800ffa4:	2300      	movs	r3, #0
 800ffa6:	9301      	str	r3, [sp, #4]
 800ffa8:	9b5d      	ldr	r3, [sp, #372]	; 0x174
 800ffaa:	9300      	str	r3, [sp, #0]
 800ffac:	ab59      	add	r3, sp, #356	; 0x164
 800ffae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ffb0:	f007 fa4a 	bl	8017448 <turn45outR>
			pass_count++;
 800ffb4:	f898 3000 	ldrb.w	r3, [r8]
 800ffb8:	3301      	adds	r3, #1
 800ffba:	f888 3000 	strb.w	r3, [r8]
		if (pass[pass_count] == -13) { //o45L
 800ffbe:	f898 3000 	ldrb.w	r3, [r8]
 800ffc2:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 800ffc6:	330d      	adds	r3, #13
 800ffc8:	d10c      	bne.n	800ffe4 <most_speed+0xbfc>
			turn45outL(howspeed.turn45out_L, OFF);
 800ffca:	2300      	movs	r3, #0
 800ffcc:	9301      	str	r3, [sp, #4]
 800ffce:	9b62      	ldr	r3, [sp, #392]	; 0x188
 800ffd0:	9300      	str	r3, [sp, #0]
 800ffd2:	ab5e      	add	r3, sp, #376	; 0x178
 800ffd4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ffd6:	f007 fad9 	bl	801758c <turn45outL>
			pass_count++;
 800ffda:	f898 3000 	ldrb.w	r3, [r8]
 800ffde:	3301      	adds	r3, #1
 800ffe0:	f888 3000 	strb.w	r3, [r8]
		if (pass[pass_count] == -14) { //o135R
 800ffe4:	f898 3000 	ldrb.w	r3, [r8]
 800ffe8:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 800ffec:	330e      	adds	r3, #14
 800ffee:	d10c      	bne.n	801000a <most_speed+0xc22>
			turn135outR(howspeed.turn135out_R, OFF);
 800fff0:	2300      	movs	r3, #0
 800fff2:	9301      	str	r3, [sp, #4]
 800fff4:	9b67      	ldr	r3, [sp, #412]	; 0x19c
 800fff6:	9300      	str	r3, [sp, #0]
 800fff8:	ab63      	add	r3, sp, #396	; 0x18c
 800fffa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800fffc:	f007 fb6a 	bl	80176d4 <turn135outR>
			pass_count++;
 8010000:	f898 3000 	ldrb.w	r3, [r8]
 8010004:	3301      	adds	r3, #1
 8010006:	f888 3000 	strb.w	r3, [r8]
		if (pass[pass_count] == -15) { //o135L
 801000a:	f898 3000 	ldrb.w	r3, [r8]
 801000e:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8010012:	330f      	adds	r3, #15
 8010014:	d138      	bne.n	8010088 <most_speed+0xca0>
			turn135outL(howspeed.turn135out_L, OFF);
 8010016:	2300      	movs	r3, #0
 8010018:	9301      	str	r3, [sp, #4]
 801001a:	9b6c      	ldr	r3, [sp, #432]	; 0x1b0
 801001c:	9300      	str	r3, [sp, #0]
 801001e:	ab68      	add	r3, sp, #416	; 0x1a0
 8010020:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8010022:	f007 fbff 	bl	8017824 <turn135outL>
			pass_count++;
 8010026:	f898 3000 	ldrb.w	r3, [r8]
 801002a:	3301      	adds	r3, #1
 801002c:	f888 3000 	strb.w	r3, [r8]
 8010030:	e02a      	b.n	8010088 <most_speed+0xca0>
 8010032:	bf00      	nop
 8010034:	20000204 	.word	0x20000204
 8010038:	0801cc03 	.word	0x0801cc03
 801003c:	00000000 	.word	0x00000000
 8010040:	2000bc40 	.word	0x2000bc40
 8010044:	40020400 	.word	0x40020400
 8010048:	c53b8000 	.word	0xc53b8000
 801004c:	c3480000 	.word	0xc3480000
 8010050:	c25c0000 	.word	0xc25c0000
 8010054:	200132c4 	.word	0x200132c4
 8010058:	20018188 	.word	0x20018188
 801005c:	200133b8 	.word	0x200133b8
 8010060:	20018414 	.word	0x20018414
 8010064:	2000bc34 	.word	0x2000bc34
 8010068:	2000b5e8 	.word	0x2000b5e8
 801006c:	44af0000 	.word	0x44af0000
 8010070:	20018178 	.word	0x20018178
 8010074:	20014bb0 	.word	0x20014bb0
 8010078:	44480000 	.word	0x44480000
 801007c:	46cb2000 	.word	0x46cb2000
 8010080:	421e0000 	.word	0x421e0000
 8010084:	20018328 	.word	0x20018328
		if (pass[pass_count] == -16) { //V90R
 8010088:	f898 3000 	ldrb.w	r3, [r8]
 801008c:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8010090:	3310      	adds	r3, #16
 8010092:	d10c      	bne.n	80100ae <most_speed+0xcc6>
			V90R(howspeed.V90_R, OFF);
 8010094:	2300      	movs	r3, #0
 8010096:	9301      	str	r3, [sp, #4]
 8010098:	9b71      	ldr	r3, [sp, #452]	; 0x1c4
 801009a:	9300      	str	r3, [sp, #0]
 801009c:	ab6d      	add	r3, sp, #436	; 0x1b4
 801009e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80100a0:	f007 fc64 	bl	801796c <V90R>
			pass_count++;
 80100a4:	f898 3000 	ldrb.w	r3, [r8]
 80100a8:	3301      	adds	r3, #1
 80100aa:	f888 3000 	strb.w	r3, [r8]
		if (pass[pass_count] == -17) { //V90L
 80100ae:	f898 3000 	ldrb.w	r3, [r8]
 80100b2:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 80100b6:	3311      	adds	r3, #17
 80100b8:	d10c      	bne.n	80100d4 <most_speed+0xcec>
			V90L(howspeed.V90_L, OFF);
 80100ba:	2300      	movs	r3, #0
 80100bc:	9301      	str	r3, [sp, #4]
 80100be:	9b76      	ldr	r3, [sp, #472]	; 0x1d8
 80100c0:	9300      	str	r3, [sp, #0]
 80100c2:	ab72      	add	r3, sp, #456	; 0x1c8
 80100c4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80100c6:	f007 fd05 	bl	8017ad4 <V90L>
			pass_count++;
 80100ca:	f898 3000 	ldrb.w	r3, [r8]
 80100ce:	3301      	adds	r3, #1
 80100d0:	f888 3000 	strb.w	r3, [r8]
		if (pass[pass_count] >= 1) {
 80100d4:	f898 3000 	ldrb.w	r3, [r8]
 80100d8:	f854 0023 	ldr.w	r0, [r4, r3, lsl #2]
 80100dc:	2800      	cmp	r0, #0
 80100de:	dd37      	ble.n	8010150 <most_speed+0xd68>
			last_v = howspeed.turn90_R.g_speed;
 80100e0:	4abd      	ldr	r2, [pc, #756]	; (80103d8 <most_speed+0xff0>)
			first_v = howspeed.turn90_R.g_speed;
 80100e2:	ed8b 8a00 	vstr	s16, [fp]
			last_v = howspeed.turn90_R.g_speed;
 80100e6:	ed82 8a00 	vstr	s16, [r2]
			if (pass_count >= 1) {
 80100ea:	b143      	cbz	r3, 80100fe <most_speed+0xd16>

				if (pass[pass_count - 1] == -2 || pass[pass_count - 1] == -3) {
 80100ec:	1e59      	subs	r1, r3, #1
 80100ee:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 80100f2:	3103      	adds	r1, #3
 80100f4:	2901      	cmp	r1, #1
					first_v = 800;
 80100f6:	bf9c      	itt	ls
 80100f8:	49b8      	ldrls	r1, [pc, #736]	; (80103dc <most_speed+0xff4>)
 80100fa:	f8cb 1000 	strls.w	r1, [fp]
				}
			}
			if (pass[pass_count + 1] == -2 || pass[pass_count + 1] == -3) {
 80100fe:	3301      	adds	r3, #1
 8010100:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8010104:	3303      	adds	r3, #3
 8010106:	2b01      	cmp	r3, #1
				last_v = 800;
 8010108:	bf9c      	itt	ls
 801010a:	4bb4      	ldrls	r3, [pc, #720]	; (80103dc <most_speed+0xff4>)
 801010c:	6013      	strls	r3, [r2, #0]
			}
			if (pass[pass_count] >= 50) {
 801010e:	2831      	cmp	r0, #49	; 0x31
 8010110:	f340 811d 	ble.w	801034e <most_speed+0xf66>
				wall_control_mode = 6;
 8010114:	2306      	movs	r3, #6
 8010116:	703b      	strb	r3, [r7, #0]
				straight_table((90 * 1.414 * (pass[pass_count] - 50)), first_v,
 8010118:	3832      	subs	r0, #50	; 0x32
 801011a:	f008 f9b3 	bl	8018484 <__aeabi_i2d>
 801011e:	a3ac      	add	r3, pc, #688	; (adr r3, 80103d0 <most_speed+0xfe8>)
 8010120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010124:	f008 fa14 	bl	8018550 <__aeabi_dmul>
 8010128:	f008 fd0a 	bl	8018b40 <__aeabi_d2f>
 801012c:	4baa      	ldr	r3, [pc, #680]	; (80103d8 <most_speed+0xff0>)
 801012e:	eddb 0a00 	vldr	s1, [fp]
 8010132:	ed93 1a00 	vldr	s2, [r3]
 8010136:	ee00 0a10 	vmov	s0, r0
 801013a:	eeb0 2a49 	vmov.f32	s4, s18
 801013e:	eef0 1a69 	vmov.f32	s3, s19
						last_v, inspeed, inacc);

			} else {
				wall_control_mode = 1;
				straight_table((90 * pass[pass_count]), first_v, last_v,
 8010142:	f003 ff63 	bl	801400c <straight_table>
						inspeed, inacc);
			}
			pass_count++;
 8010146:	f898 3000 	ldrb.w	r3, [r8]
 801014a:	3301      	adds	r3, #1
 801014c:	f888 3000 	strb.w	r3, [r8]
		}

		if (pass[pass_count] == 0) {
 8010150:	f898 3000 	ldrb.w	r3, [r8]
 8010154:	f8df 92c4 	ldr.w	r9, [pc, #708]	; 801041c <most_speed+0x1034>
 8010158:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
 801015c:	b14a      	cbz	r2, 8010172 <most_speed+0xd8a>
			break;
		}

		if (x == 0 && y == 0) {
 801015e:	f8d9 2000 	ldr.w	r2, [r9]
 8010162:	2a00      	cmp	r2, #0
 8010164:	f47f ae4f 	bne.w	800fe06 <most_speed+0xa1e>
 8010168:	4a9d      	ldr	r2, [pc, #628]	; (80103e0 <most_speed+0xff8>)
 801016a:	6812      	ldr	r2, [r2, #0]
 801016c:	2a00      	cmp	r2, #0
 801016e:	f47f ae4a 	bne.w	800fe06 <most_speed+0xa1e>
//
//			break;
//		}

	}
	if (x == 0 && y == 0) {
 8010172:	f8d9 2000 	ldr.w	r2, [r9]
 8010176:	4f9a      	ldr	r7, [pc, #616]	; (80103e0 <most_speed+0xff8>)
 8010178:	b90a      	cbnz	r2, 801017e <most_speed+0xd96>
 801017a:	683a      	ldr	r2, [r7, #0]
 801017c:	b34a      	cbz	r2, 80101d2 <most_speed+0xdea>
	} else {
		straight_table(180, (E_speedR + E_speedL) / 2, 0,
 801017e:	4a99      	ldr	r2, [pc, #612]	; (80103e4 <most_speed+0xffc>)
 8010180:	ed9f 1a99 	vldr	s2, [pc, #612]	; 80103e8 <most_speed+0x1000>
 8010184:	edd2 1a00 	vldr	s3, [r2]
 8010188:	4a98      	ldr	r2, [pc, #608]	; (80103ec <most_speed+0x1004>)
 801018a:	ed9f 0a99 	vldr	s0, [pc, #612]	; 80103f0 <most_speed+0x1008>
 801018e:	edd2 7a00 	vldr	s15, [r2]
 8010192:	ee71 1aa7 	vadd.f32	s3, s3, s15
 8010196:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 801019a:	ee61 1aa7 	vmul.f32	s3, s3, s15
 801019e:	eeb0 2a49 	vmov.f32	s4, s18
 80101a2:	eef0 0a61 	vmov.f32	s1, s3
 80101a6:	f003 ff31 	bl	801400c <straight_table>
				(E_speedR + E_speedL) / 2, inacc);
		HAL_Delay(700);
 80101aa:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 80101ae:	f7f0 f88f 	bl	80002d0 <HAL_Delay>
		HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_3);
 80101b2:	2108      	movs	r1, #8
 80101b4:	488f      	ldr	r0, [pc, #572]	; (80103f4 <most_speed+0x100c>)
 80101b6:	f7f5 fa25 	bl	8005604 <HAL_TIM_PWM_Stop>

		turning_table(180, 0, 0, 400, 5000);
 80101ba:	ed9f 1a8b 	vldr	s2, [pc, #556]	; 80103e8 <most_speed+0x1000>
 80101be:	ed9f 2a8e 	vldr	s4, [pc, #568]	; 80103f8 <most_speed+0x1010>
 80101c2:	eddf 1a8e 	vldr	s3, [pc, #568]	; 80103fc <most_speed+0x1014>
 80101c6:	ed9f 0a8a 	vldr	s0, [pc, #552]	; 80103f0 <most_speed+0x1008>
 80101ca:	eef0 0a41 	vmov.f32	s1, s2
 80101ce:	f004 f9fb 	bl	80145c8 <turning_table>
	}
	maze_mode = 0;
 80101d2:	2400      	movs	r4, #0
	highspeed_mode = 0;
 80101d4:	9b03      	ldr	r3, [sp, #12]
	STBYOFF;
 80101d6:	488a      	ldr	r0, [pc, #552]	; (8010400 <most_speed+0x1018>)
	highspeed_mode = 0;
 80101d8:	601c      	str	r4, [r3, #0]
	STBYOFF;
 80101da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80101de:	4622      	mov	r2, r4
	maze_mode = 0;
 80101e0:	f88a 4000 	strb.w	r4, [sl]
	STBYOFF;
 80101e4:	f7f2 f9f4 	bl	80025d0 <HAL_GPIO_WritePin>
	y = 0;

	t = 0;

	while (t <= 14) {
		row[t] = record.row[t];
 80101e8:	4986      	ldr	r1, [pc, #536]	; (8010404 <most_speed+0x101c>)
		column[t] = record.column[t];
 80101ea:	4b87      	ldr	r3, [pc, #540]	; (8010408 <most_speed+0x1020>)
	x = 0;
 80101ec:	f8c9 4000 	str.w	r4, [r9]
	y = 0;
 80101f0:	603c      	str	r4, [r7, #0]
		row[t] = record.row[t];
 80101f2:	9814      	ldr	r0, [sp, #80]	; 0x50
 80101f4:	f830 2f02 	ldrh.w	r2, [r0, #2]!
 80101f8:	f821 2014 	strh.w	r2, [r1, r4, lsl #1]
		column[t] = record.column[t];
 80101fc:	8bc2      	ldrh	r2, [r0, #30]
 80101fe:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
		t++;
 8010202:	3401      	adds	r4, #1
	while (t <= 14) {
 8010204:	2c0f      	cmp	r4, #15
		row[t] = record.row[t];
 8010206:	9014      	str	r0, [sp, #80]	; 0x50
	while (t <= 14) {
 8010208:	d1f3      	bne.n	80101f2 <most_speed+0xe0a>
	}
	t = 0;
	while (t <= 14) {
		row_look[t] = ~row_look[t];
 801020a:	4980      	ldr	r1, [pc, #512]	; (801040c <most_speed+0x1024>)
		column_look[t] = ~column_look[t];
 801020c:	4a80      	ldr	r2, [pc, #512]	; (8010410 <most_speed+0x1028>)
		row_look[t] = ~row_look[t];
 801020e:	f831 3015 	ldrh.w	r3, [r1, r5, lsl #1]
 8010212:	43db      	mvns	r3, r3
 8010214:	f821 3015 	strh.w	r3, [r1, r5, lsl #1]
		column_look[t] = ~column_look[t];
 8010218:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 801021c:	43db      	mvns	r3, r3
 801021e:	f822 3015 	strh.w	r3, [r2, r5, lsl #1]
		t++;
 8010222:	3501      	adds	r5, #1
	while (t <= 14) {
 8010224:	2d0f      	cmp	r5, #15
 8010226:	d1f2      	bne.n	801020e <most_speed+0xe26>
 8010228:	6035      	str	r5, [r6, #0]
	}

}
 801022a:	b019      	add	sp, #100	; 0x64
 801022c:	ecbd 8b04 	vpop	{d8-d9}
 8010230:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010234:	b002      	add	sp, #8
 8010236:	4770      	bx	lr
			if (pass[pass_count] == -8 || pass[pass_count] == -9
 8010238:	f103 0109 	add.w	r1, r3, #9
 801023c:	2901      	cmp	r1, #1
 801023e:	d930      	bls.n	80102a2 <most_speed+0xeba>
					|| pass[pass_count] == -10 || pass[pass_count] == -11) {
 8010240:	f113 0f0a 	cmn.w	r3, #10
 8010244:	d033      	beq.n	80102ae <most_speed+0xec6>
 8010246:	f113 0f0b 	cmn.w	r3, #11
 801024a:	d124      	bne.n	8010296 <most_speed+0xeae>
				if (pass[pass_count] == -9 || pass[pass_count] == -11) {
 801024c:	f023 0302 	bic.w	r3, r3, #2
					slant_direction = -2;
 8010250:	330b      	adds	r3, #11
 8010252:	bf08      	it	eq
 8010254:	f06f 0201 	mvneq.w	r2, #1
				pass_count++;
 8010258:	f10c 0301 	add.w	r3, ip, #1
 801025c:	b2db      	uxtb	r3, r3
				if (pass[pass_count] == -1) {		//135^[[Pi
 801025e:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 8010262:	3101      	adds	r1, #1
					pass_count++;
 8010264:	bf04      	itt	eq
 8010266:	f10c 0302 	addeq.w	r3, ip, #2
 801026a:	b2db      	uxtbeq	r3, r3
				if (pass[pass_count] == -1) {		//135^[[Pi
 801026c:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 8010270:	3101      	adds	r1, #1
					pass_count++;
 8010272:	bf04      	itt	eq
 8010274:	3301      	addeq	r3, #1
 8010276:	b2db      	uxtbeq	r3, r3
				if (pass[pass_count] >= -3) {
 8010278:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 801027c:	3103      	adds	r1, #3
 801027e:	db4d      	blt.n	801031c <most_speed+0xf34>
					pass[slant_count] = 51;
 8010280:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
					pass_count++;
 8010284:	f103 0c01 	add.w	ip, r3, #1
					pass_count++;
 8010288:	fa5f fc8c 	uxtb.w	ip, ip
				while (pass[pass_count] >= -3) {
 801028c:	f854 102c 	ldr.w	r1, [r4, ip, lsl #2]
 8010290:	f111 0f03 	cmn.w	r1, #3
 8010294:	da0e      	bge.n	80102b4 <most_speed+0xecc>
			pass_count++;
 8010296:	f10c 0c01 	add.w	ip, ip, #1
 801029a:	fa5f fc8c 	uxtb.w	ip, ip
 801029e:	2101      	movs	r1, #1
			if (pass[pass_count] == 0) {
 80102a0:	e545      	b.n	800fd2e <most_speed+0x946>
				if (pass[pass_count] == -8 || pass[pass_count] == -10) {
 80102a2:	f113 0f08 	cmn.w	r3, #8
 80102a6:	d1d1      	bne.n	801024c <most_speed+0xe64>
 80102a8:	f06f 0202 	mvn.w	r2, #2
 80102ac:	e7d4      	b.n	8010258 <most_speed+0xe70>
					slant_direction = -3;
 80102ae:	f06f 0202 	mvn.w	r2, #2
 80102b2:	e7cb      	b.n	801024c <most_speed+0xe64>
					if (pass[pass_count] == -1) {		//135^[[Pi
 80102b4:	3101      	adds	r1, #1
						pass_count++;
 80102b6:	bf04      	itt	eq
 80102b8:	f10c 0c01 	addeq.w	ip, ip, #1
 80102bc:	fa5f fc8c 	uxtbeq.w	ip, ip
					if (pass[pass_count] == -12 || pass[pass_count] == -13
 80102c0:	f854 102c 	ldr.w	r1, [r4, ip, lsl #2]
 80102c4:	f101 090d 	add.w	r9, r1, #13
 80102c8:	f1b9 0f01 	cmp.w	r9, #1
 80102cc:	d9e3      	bls.n	8010296 <most_speed+0xeae>
							|| pass[pass_count] == -15) {
 80102ce:	f101 090f 	add.w	r9, r1, #15
 80102d2:	f1b9 0f01 	cmp.w	r9, #1
 80102d6:	d9de      	bls.n	8010296 <most_speed+0xeae>
					if (pass[pass_count] == slant_direction) {
 80102d8:	428a      	cmp	r2, r1
						pass[slant_count] = pass[slant_count] - 1;
 80102da:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
					if (pass[pass_count] == slant_direction) {
 80102de:	d10a      	bne.n	80102f6 <most_speed+0xf0e>
						pass[slant_count] = pass[slant_count] - 1;
 80102e0:	3901      	subs	r1, #1
 80102e2:	f844 1023 	str.w	r1, [r4, r3, lsl #2]
						if (slant_direction == -2) {
 80102e6:	1c93      	adds	r3, r2, #2
 80102e8:	d156      	bne.n	8010398 <most_speed+0xfb0>
							pass[pass_count] = -16;
 80102ea:	f844 e02c 	str.w	lr, [r4, ip, lsl #2]
 80102ee:	4663      	mov	r3, ip
					pass_count++;
 80102f0:	f10c 0c01 	add.w	ip, ip, #1
 80102f4:	e7c8      	b.n	8010288 <most_speed+0xea0>
						if (pass[slant_count] >= 50) {
 80102f6:	2931      	cmp	r1, #49	; 0x31
							pass[pass_count] = -1;
 80102f8:	bfce      	itee	gt
 80102fa:	f844 702c 	strgt.w	r7, [r4, ip, lsl #2]
							pass[slant_count] = 50;
 80102fe:	f844 602c 	strle.w	r6, [r4, ip, lsl #2]
 8010302:	4663      	movle	r3, ip
						pass[slant_count] = pass[slant_count] + 1;
 8010304:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 8010308:	3101      	adds	r1, #1
 801030a:	f844 1023 	str.w	r1, [r4, r3, lsl #2]
							slant_direction = -2;
 801030e:	1c91      	adds	r1, r2, #2
 8010310:	bf0c      	ite	eq
 8010312:	f06f 0202 	mvneq.w	r2, #2
 8010316:	f06f 0201 	mvnne.w	r2, #1
 801031a:	e7e9      	b.n	80102f0 <most_speed+0xf08>
 801031c:	469c      	mov	ip, r3
 801031e:	e7ba      	b.n	8010296 <most_speed+0xeae>
		printf("pass_count %d pass %d\n", t, pass[t]);
 8010320:	462a      	mov	r2, r5
 8010322:	4638      	mov	r0, r7
 8010324:	f00a fcd6 	bl	801acd4 <iprintf>
		t++;
 8010328:	6833      	ldr	r3, [r6, #0]
 801032a:	3301      	adds	r3, #1
 801032c:	6033      	str	r3, [r6, #0]
 801032e:	e50a      	b.n	800fd46 <most_speed+0x95e>
				howspeed.turn90_R.g_speed * howspeed.turn90_R.g_speed / 39.5);
 8010330:	ee28 2a08 	vmul.f32	s4, s16, s16
		straight_table(39.5, 0, howspeed.turn90_R.g_speed,
 8010334:	ed9f 0a37 	vldr	s0, [pc, #220]	; 8010414 <most_speed+0x102c>
 8010338:	eddf 0a2b 	vldr	s1, [pc, #172]	; 80103e8 <most_speed+0x1000>
 801033c:	eef0 7a42 	vmov.f32	s15, s4
 8010340:	ee87 2a80 	vdiv.f32	s4, s15, s0
 8010344:	eef0 1a48 	vmov.f32	s3, s16
 8010348:	eeb0 1a48 	vmov.f32	s2, s16
 801034c:	e557      	b.n	800fdfe <most_speed+0xa16>
				wall_control_mode = 1;
 801034e:	2301      	movs	r3, #1
 8010350:	703b      	strb	r3, [r7, #0]
				straight_table((90 * pass[pass_count]), first_v, last_v,
 8010352:	235a      	movs	r3, #90	; 0x5a
 8010354:	4343      	muls	r3, r0
 8010356:	ee00 3a10 	vmov	s0, r3
 801035a:	eeb0 2a49 	vmov.f32	s4, s18
 801035e:	eef0 1a69 	vmov.f32	s3, s19
 8010362:	ed92 1a00 	vldr	s2, [r2]
 8010366:	eddb 0a00 	vldr	s1, [fp]
 801036a:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 801036e:	e6e8      	b.n	8010142 <most_speed+0xd5a>
		if (wall_f >= 1 && wall_l == 0 && wall_r >= 1) {
 8010370:	f1b9 0f00 	cmp.w	r9, #0
 8010374:	f43f abd2 	beq.w	800fb1c <most_speed+0x734>
		if (wall_f >= 1 && wall_l >= 1 && wall_r == 0) {
 8010378:	f1bc 0f00 	cmp.w	ip, #0
 801037c:	f47f ab06 	bne.w	800f98c <most_speed+0x5a4>
				pass_count++;
 8010380:	3301      	adds	r3, #1
 8010382:	b2db      	uxtb	r3, r3
					pass[pass_count] = -2;
 8010384:	4e24      	ldr	r6, [pc, #144]	; (8010418 <most_speed+0x1030>)
 8010386:	f06f 0501 	mvn.w	r5, #1
 801038a:	f846 5023 	str.w	r5, [r6, r3, lsl #2]
					direction++;
 801038e:	3201      	adds	r2, #1
					direction--;
 8010390:	2501      	movs	r5, #1
 8010392:	46ae      	mov	lr, r5
 8010394:	f7ff bafa 	b.w	800f98c <most_speed+0x5a4>
							pass[pass_count] = -17;
 8010398:	f844 002c 	str.w	r0, [r4, ip, lsl #2]
 801039c:	4663      	mov	r3, ip
 801039e:	f06f 0202 	mvn.w	r2, #2
 80103a2:	e7a5      	b.n	80102f0 <most_speed+0xf08>
		if (wall_f == 0 && wall_l == 0 && wall_r >= 1) {
 80103a4:	f1bc 0f00 	cmp.w	ip, #0
 80103a8:	f47f abcc 	bne.w	800fb44 <most_speed+0x75c>
			if (front_count <= right_count && front_count <= left_count) {
 80103ac:	9e06      	ldr	r6, [sp, #24]
 80103ae:	9f07      	ldr	r7, [sp, #28]
 80103b0:	42be      	cmp	r6, r7
 80103b2:	d804      	bhi.n	80103be <most_speed+0xfd6>
 80103b4:	9e04      	ldr	r6, [sp, #16]
 80103b6:	9f06      	ldr	r7, [sp, #24]
 80103b8:	42be      	cmp	r6, r7
 80103ba:	f4bf aad8 	bcs.w	800f96e <most_speed+0x586>
				if (right_count <= left_count) {
 80103be:	9d04      	ldr	r5, [sp, #16]
 80103c0:	9e07      	ldr	r6, [sp, #28]
 80103c2:	3301      	adds	r3, #1
 80103c4:	42b5      	cmp	r5, r6
					pass_count++;
 80103c6:	b2db      	uxtb	r3, r3
 80103c8:	f7ff bbb9 	b.w	800fb3e <most_speed+0x756>
 80103cc:	f3af 8000 	nop.w
 80103d0:	d70a3d70 	.word	0xd70a3d70
 80103d4:	405fd0a3 	.word	0x405fd0a3
 80103d8:	20018340 	.word	0x20018340
 80103dc:	44480000 	.word	0x44480000
 80103e0:	200168e4 	.word	0x200168e4
 80103e4:	2000b5fc 	.word	0x2000b5fc
 80103e8:	00000000 	.word	0x00000000
 80103ec:	2001806c 	.word	0x2001806c
 80103f0:	43340000 	.word	0x43340000
 80103f4:	20018414 	.word	0x20018414
 80103f8:	459c4000 	.word	0x459c4000
 80103fc:	43c80000 	.word	0x43c80000
 8010400:	40020400 	.word	0x40020400
 8010404:	20018254 	.word	0x20018254
 8010408:	2000bc6a 	.word	0x2000bc6a
 801040c:	200132e8 	.word	0x200132e8
 8010410:	2001822c 	.word	0x2001822c
 8010414:	421e0000 	.word	0x421e0000
 8010418:	2000b614 	.word	0x2000b614
 801041c:	2000b498 	.word	0x2000b498

08010420 <maze_clear>:
unsigned char Xend_cheak = 240; //xI240
unsigned char Yend_cheak = 15; //yI15

unsigned short presence[16];

void maze_clear(void) { //
 8010420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	tt = 0;
 8010424:	2300      	movs	r3, #0
	while (tt <= 14) {
		row[tt] = 0;
 8010426:	4d51      	ldr	r5, [pc, #324]	; (801056c <maze_clear+0x14c>)
		column[tt] = 0;
 8010428:	4c51      	ldr	r4, [pc, #324]	; (8010570 <maze_clear+0x150>)
		row_look[tt] = 0;
 801042a:	4852      	ldr	r0, [pc, #328]	; (8010574 <maze_clear+0x154>)
		column_look[tt] = 0;
 801042c:	4952      	ldr	r1, [pc, #328]	; (8010578 <maze_clear+0x158>)
void maze_clear(void) { //
 801042e:	b085      	sub	sp, #20
		row[tt] = 0;
 8010430:	461a      	mov	r2, r3
 8010432:	f825 2013 	strh.w	r2, [r5, r3, lsl #1]
		column[tt] = 0;
 8010436:	f824 2013 	strh.w	r2, [r4, r3, lsl #1]
		row_look[tt] = 0;
 801043a:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
		column_look[tt] = 0;
 801043e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		tt++;
 8010442:	3301      	adds	r3, #1
	while (tt <= 14) {
 8010444:	2b0f      	cmp	r3, #15
 8010446:	d1f4      	bne.n	8010432 <maze_clear+0x12>
	}
	tt = 0;

	while (tt <= 255) {
		walk_count[tt] = 255;
 8010448:	4a4c      	ldr	r2, [pc, #304]	; (801057c <maze_clear+0x15c>)
	tt = 0;
 801044a:	2300      	movs	r3, #0
		walk_count[tt] = 255;
 801044c:	21ff      	movs	r1, #255	; 0xff
 801044e:	4614      	mov	r4, r2
 8010450:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

		tt++;
 8010454:	3301      	adds	r3, #1
	while (tt <= 255) {
 8010456:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801045a:	d1f9      	bne.n	8010450 <maze_clear+0x30>
	}
	tt = 0;
 801045c:	2300      	movs	r3, #0
 801045e:	4948      	ldr	r1, [pc, #288]	; (8010580 <maze_clear+0x160>)

//}bvD

	walk_count[(goal_x * 16) + goal_y] = 0;
 8010460:	f8a2 30ee 	strh.w	r3, [r2, #238]	; 0xee
	walk_count[((goal_x + 1) * 16) + goal_y] = 0;
 8010464:	f8a2 310e 	strh.w	r3, [r2, #270]	; 0x10e
	walk_count[(goal_x * 16) + goal_y + 1] = 0;
 8010468:	f8a2 30f0 	strh.w	r3, [r2, #240]	; 0xf0
	walk_count[((goal_x + 1) * 16) + goal_y + 1] = 0;
 801046c:	f8a2 3110 	strh.w	r3, [r2, #272]	; 0x110
	count_number = 1;
	while (count_number <= 255) {
		coordinate = 0;
		while (coordinate <= 255) {
			if (walk_count[coordinate] == count_number - 1) {
				Xcheak_result = coordinate & Xend_cheak;
 8010470:	4a44      	ldr	r2, [pc, #272]	; (8010584 <maze_clear+0x164>)
	tt = 0;
 8010472:	600b      	str	r3, [r1, #0]
				Xcheak_result = coordinate & Xend_cheak;
 8010474:	7811      	ldrb	r1, [r2, #0]
				Ycheak_result = coordinate & Yend_cheak;
 8010476:	7852      	ldrb	r2, [r2, #1]
				Xcheak_result = coordinate & Xend_cheak;
 8010478:	9101      	str	r1, [sp, #4]
				Ycheak_result = coordinate & Yend_cheak;
 801047a:	9202      	str	r2, [sp, #8]
 801047c:	4942      	ldr	r1, [pc, #264]	; (8010588 <maze_clear+0x168>)
 801047e:	4a43      	ldr	r2, [pc, #268]	; (801058c <maze_clear+0x16c>)
 8010480:	f891 b000 	ldrb.w	fp, [r1]
 8010484:	7811      	ldrb	r1, [r2, #0]
 8010486:	4a42      	ldr	r2, [pc, #264]	; (8010590 <maze_clear+0x170>)
 8010488:	f892 e000 	ldrb.w	lr, [r2]
 801048c:	4a41      	ldr	r2, [pc, #260]	; (8010594 <maze_clear+0x174>)
 801048e:	f892 8000 	ldrb.w	r8, [r2]
	while (count_number <= 255) {
 8010492:	2201      	movs	r2, #1
 8010494:	9200      	str	r2, [sp, #0]
 8010496:	469c      	mov	ip, r3
 8010498:	461f      	mov	r7, r3
 801049a:	461e      	mov	r6, r3
			if (walk_count[coordinate] == count_number - 1) {
 801049c:	9d00      	ldr	r5, [sp, #0]
 801049e:	f8bd 0000 	ldrh.w	r0, [sp]
 80104a2:	3d01      	subs	r5, #1
	tt = 0;
 80104a4:	2200      	movs	r2, #0
			if (walk_count[coordinate] == count_number - 1) {
 80104a6:	9503      	str	r5, [sp, #12]
 80104a8:	4d34      	ldr	r5, [pc, #208]	; (801057c <maze_clear+0x15c>)
 80104aa:	f835 5012 	ldrh.w	r5, [r5, r2, lsl #1]
 80104ae:	46a9      	mov	r9, r5
 80104b0:	9d03      	ldr	r5, [sp, #12]
 80104b2:	45a9      	cmp	r9, r5
 80104b4:	fa5f fa82 	uxtb.w	sl, r2
 80104b8:	d134      	bne.n	8010524 <maze_clear+0x104>
				Xcheak_result = coordinate & Xend_cheak;
 80104ba:	9b01      	ldr	r3, [sp, #4]
//				shift1 = 1;
//							shift1 = shift1 << Ycoordinate;
//
//							row[Xcoordinate] = row[Xcoordinate] | shift1;

				if (walk_count[coordinate + 1] <= 254 || Ycoordinate == 15) {
 80104bc:	4d2f      	ldr	r5, [pc, #188]	; (801057c <maze_clear+0x15c>)
				Xcheak_result = coordinate & Xend_cheak;
 80104be:	ea03 0b0a 	and.w	fp, r3, sl
				Ycheak_result = coordinate & Yend_cheak;
 80104c2:	9b02      	ldr	r3, [sp, #8]
 80104c4:	ea03 010a 	and.w	r1, r3, sl
				if (walk_count[coordinate + 1] <= 254 || Ycoordinate == 15) {
 80104c8:	1c53      	adds	r3, r2, #1
				Xcoordinate = Xcheak_result >> 4;
 80104ca:	ea4f 1e1b 	mov.w	lr, fp, lsr #4
				if (walk_count[coordinate + 1] <= 254 || Ycoordinate == 15) {
 80104ce:	f835 6013 	ldrh.w	r6, [r5, r3, lsl #1]
 80104d2:	2efe      	cmp	r6, #254	; 0xfe
 80104d4:	d903      	bls.n	80104de <maze_clear+0xbe>
 80104d6:	290f      	cmp	r1, #15
				} else {
					walk_count[coordinate + 1] = count_number;
 80104d8:	bf18      	it	ne
 80104da:	f825 0013 	strhne.w	r0, [r5, r3, lsl #1]
				}
				if (walk_count[coordinate - 1] <= 254 || Ycoordinate == 0) {
 80104de:	1e53      	subs	r3, r2, #1
 80104e0:	f834 6013 	ldrh.w	r6, [r4, r3, lsl #1]
 80104e4:	2efe      	cmp	r6, #254	; 0xfe
 80104e6:	d902      	bls.n	80104ee <maze_clear+0xce>
 80104e8:	b109      	cbz	r1, 80104ee <maze_clear+0xce>
				} else {
					walk_count[coordinate - 1] = count_number;
 80104ea:	f824 0013 	strh.w	r0, [r4, r3, lsl #1]
				}
				if (walk_count[coordinate + 16] <= 254 || Xcoordinate == 15) {
 80104ee:	f102 0310 	add.w	r3, r2, #16
 80104f2:	f834 6013 	ldrh.w	r6, [r4, r3, lsl #1]
 80104f6:	2efe      	cmp	r6, #254	; 0xfe
 80104f8:	d904      	bls.n	8010504 <maze_clear+0xe4>
 80104fa:	f1be 0f0f 	cmp.w	lr, #15
				} else {
					walk_count[coordinate + 16] = count_number;
 80104fe:	bf18      	it	ne
 8010500:	f824 0013 	strhne.w	r0, [r4, r3, lsl #1]
				}
				if (walk_count[coordinate - 16] <= 254 || Xcoordinate == 0) {
 8010504:	f1a2 0310 	sub.w	r3, r2, #16
 8010508:	f834 6013 	ldrh.w	r6, [r4, r3, lsl #1]
 801050c:	2efe      	cmp	r6, #254	; 0xfe
 801050e:	d904      	bls.n	801051a <maze_clear+0xfa>
 8010510:	f1be 0f00 	cmp.w	lr, #0
 8010514:	d001      	beq.n	801051a <maze_clear+0xfa>
				} else {
					walk_count[coordinate - 16] = count_number;
 8010516:	f824 0013 	strh.w	r0, [r4, r3, lsl #1]
 801051a:	2301      	movs	r3, #1
				Ycheak_result = coordinate & Yend_cheak;
 801051c:	4688      	mov	r8, r1
					walk_count[coordinate - 16] = count_number;
 801051e:	469c      	mov	ip, r3
 8010520:	461f      	mov	r7, r3
 8010522:	461e      	mov	r6, r3
 8010524:	3201      	adds	r2, #1
				}

			}
			if (coordinate == 255) {
 8010526:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 801052a:	d1bd      	bne.n	80104a8 <maze_clear+0x88>
			}
			coordinate++;

		}

		if (count_number == 255) {
 801052c:	28ff      	cmp	r0, #255	; 0xff
 801052e:	d118      	bne.n	8010562 <maze_clear+0x142>
 8010530:	4a19      	ldr	r2, [pc, #100]	; (8010598 <maze_clear+0x178>)
 8010532:	7010      	strb	r0, [r2, #0]
 8010534:	b116      	cbz	r6, 801053c <maze_clear+0x11c>
 8010536:	4a14      	ldr	r2, [pc, #80]	; (8010588 <maze_clear+0x168>)
 8010538:	f882 b000 	strb.w	fp, [r2]
 801053c:	b10f      	cbz	r7, 8010542 <maze_clear+0x122>
 801053e:	4a13      	ldr	r2, [pc, #76]	; (801058c <maze_clear+0x16c>)
 8010540:	7011      	strb	r1, [r2, #0]
 8010542:	f1bc 0f00 	cmp.w	ip, #0
 8010546:	d002      	beq.n	801054e <maze_clear+0x12e>
 8010548:	4a11      	ldr	r2, [pc, #68]	; (8010590 <maze_clear+0x170>)
 801054a:	f882 e000 	strb.w	lr, [r2]
 801054e:	b113      	cbz	r3, 8010556 <maze_clear+0x136>
 8010550:	4b10      	ldr	r3, [pc, #64]	; (8010594 <maze_clear+0x174>)
 8010552:	f883 8000 	strb.w	r8, [r3]
			break;
		}
		count_number++;
	}

	count_number = 1;
 8010556:	4b11      	ldr	r3, [pc, #68]	; (801059c <maze_clear+0x17c>)
 8010558:	2201      	movs	r2, #1
 801055a:	801a      	strh	r2, [r3, #0]

//kokomade

}
 801055c:	b005      	add	sp, #20
 801055e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010562:	9a00      	ldr	r2, [sp, #0]
 8010564:	3201      	adds	r2, #1
 8010566:	9200      	str	r2, [sp, #0]
 8010568:	e798      	b.n	801049c <maze_clear+0x7c>
 801056a:	bf00      	nop
 801056c:	20018254 	.word	0x20018254
 8010570:	2000bc6a 	.word	0x2000bc6a
 8010574:	200132e8 	.word	0x200132e8
 8010578:	2001822c 	.word	0x2001822c
 801057c:	2000ba34 	.word	0x2000ba34
 8010580:	20000210 	.word	0x20000210
 8010584:	2000000a 	.word	0x2000000a
 8010588:	20018275 	.word	0x20018275
 801058c:	20003c24 	.word	0x20003c24
 8010590:	2001816c 	.word	0x2001816c
 8010594:	200181a4 	.word	0x200181a4
 8010598:	2000bc64 	.word	0x2000bc64
 801059c:	2000b5f8 	.word	0x2000b5f8

080105a0 <maze_maker>:

void maze_maker(int direction, int front_SEN, int left_SEN, int right_SEN,
		int x, int y) {
 80105a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80105a4:	b08f      	sub	sp, #60	; 0x3c

	switch (direction) {
 80105a6:	3801      	subs	r0, #1
		int x, int y) {
 80105a8:	9d18      	ldr	r5, [sp, #96]	; 0x60
 80105aa:	9c19      	ldr	r4, [sp, #100]	; 0x64
	switch (direction) {
 80105ac:	2803      	cmp	r0, #3
 80105ae:	d846      	bhi.n	801063e <maze_maker+0x9e>
 80105b0:	e8df f010 	tbh	[pc, r0, lsl #1]
 80105b4:	014c0004 	.word	0x014c0004
 80105b8:	01d80191 	.word	0x01d80191
	case 1:
		shift1 = 1;
		shift1 = shift1 << x;
 80105bc:	2001      	movs	r0, #1
 80105be:	40a8      	lsls	r0, r5
		if (y <= 14) {
 80105c0:	2c0e      	cmp	r4, #14
		shift1 = shift1 << x;
 80105c2:	b280      	uxth	r0, r0
		if (y <= 14) {
 80105c4:	dc0f      	bgt.n	80105e6 <maze_maker+0x46>
			column_look[y] = column_look[y] | shift1;
 80105c6:	4f8f      	ldr	r7, [pc, #572]	; (8010804 <maze_maker+0x264>)
		}
		if (front_SEN >= f_presence && y <= 14) {
 80105c8:	2981      	cmp	r1, #129	; 0x81
			column_look[y] = column_look[y] | shift1;
 80105ca:	f837 6014 	ldrh.w	r6, [r7, r4, lsl #1]

			column[y] = column[y] | shift1;
 80105ce:	bfc8      	it	gt
 80105d0:	498d      	ldrgt	r1, [pc, #564]	; (8010808 <maze_maker+0x268>)
			column_look[y] = column_look[y] | shift1;
 80105d2:	ea46 0600 	orr.w	r6, r6, r0
 80105d6:	f827 6014 	strh.w	r6, [r7, r4, lsl #1]
			column[y] = column[y] | shift1;
 80105da:	bfc2      	ittt	gt
 80105dc:	f831 6014 	ldrhgt.w	r6, [r1, r4, lsl #1]
 80105e0:	4330      	orrgt	r0, r6
 80105e2:	f821 0014 	strhgt.w	r0, [r1, r4, lsl #1]

		}
		shift1 = 1;
		shift1 = shift1 << y;
 80105e6:	2101      	movs	r1, #1
 80105e8:	fa01 f404 	lsl.w	r4, r1, r4
 80105ec:	4987      	ldr	r1, [pc, #540]	; (801080c <maze_maker+0x26c>)
 80105ee:	b2a4      	uxth	r4, r4
		if (x >= 1) {
 80105f0:	2d00      	cmp	r5, #0
		shift1 = shift1 << y;
 80105f2:	800c      	strh	r4, [r1, #0]
		if (x >= 1) {
 80105f4:	f340 8216 	ble.w	8010a24 <maze_maker+0x484>
			row_look[x - 1] = row_look[x - 1] | shift1;
 80105f8:	1e69      	subs	r1, r5, #1
 80105fa:	4e85      	ldr	r6, [pc, #532]	; (8010810 <maze_maker+0x270>)
 80105fc:	f836 0011 	ldrh.w	r0, [r6, r1, lsl #1]
		}
		if (left_SEN >= l_presence && x >= 1) {
 8010600:	2a81      	cmp	r2, #129	; 0x81
			row_look[x - 1] = row_look[x - 1] | shift1;
 8010602:	ea40 0004 	orr.w	r0, r0, r4
 8010606:	f826 0011 	strh.w	r0, [r6, r1, lsl #1]

			row[x - 1] = row[x - 1] | shift1;
 801060a:	bfc1      	itttt	gt
 801060c:	4881      	ldrgt	r0, [pc, #516]	; (8010814 <maze_maker+0x274>)
 801060e:	f830 2011 	ldrhgt.w	r2, [r0, r1, lsl #1]
 8010612:	4322      	orrgt	r2, r4
 8010614:	f820 2011 	strhgt.w	r2, [r0, r1, lsl #1]

		}
		shift1 = 1;
		shift1 = shift1 << y;
		if (x <= 14) {
 8010618:	2d0e      	cmp	r5, #14
 801061a:	dc10      	bgt.n	801063e <maze_maker+0x9e>
			row_look[x] = row_look[x] | shift1;
 801061c:	497c      	ldr	r1, [pc, #496]	; (8010810 <maze_maker+0x270>)
 801061e:	f831 2015 	ldrh.w	r2, [r1, r5, lsl #1]
		}
		if (right_SEN >= r_presence && x <= 14) {
 8010622:	2b86      	cmp	r3, #134	; 0x86
			row_look[x] = row_look[x] | shift1;
 8010624:	ea42 0204 	orr.w	r2, r2, r4
 8010628:	f821 2015 	strh.w	r2, [r1, r5, lsl #1]
		if (right_SEN >= r_presence && x <= 14) {
 801062c:	dd07      	ble.n	801063e <maze_maker+0x9e>
 801062e:	2d0e      	cmp	r5, #14
 8010630:	dc05      	bgt.n	801063e <maze_maker+0x9e>

			row[x] = row[x] | shift1;
 8010632:	4a78      	ldr	r2, [pc, #480]	; (8010814 <maze_maker+0x274>)
 8010634:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 8010638:	431c      	orrs	r4, r3
 801063a:	f822 4015 	strh.w	r4, [r2, r5, lsl #1]
	}

//}bppuD*************************************
	tt = 0;
	while (tt <= 255) {
		walk_count[tt] = 255;
 801063e:	4b76      	ldr	r3, [pc, #472]	; (8010818 <maze_maker+0x278>)
	tt = 0;
 8010640:	2200      	movs	r2, #0
		walk_count[tt] = 255;
 8010642:	21ff      	movs	r1, #255	; 0xff
 8010644:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

		tt++;
 8010648:	3201      	adds	r2, #1
	while (tt <= 255) {
 801064a:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 801064e:	d1f9      	bne.n	8010644 <maze_maker+0xa4>
	}
	tt = 0;
 8010650:	2200      	movs	r2, #0
 8010652:	4972      	ldr	r1, [pc, #456]	; (801081c <maze_maker+0x27c>)

	walk_count[(goal_x * 16) + goal_y] = 0;
 8010654:	f8a3 20ee 	strh.w	r2, [r3, #238]	; 0xee
	walk_count[((goal_x + 1) * 16) + goal_y] = 0;
 8010658:	f8a3 210e 	strh.w	r2, [r3, #270]	; 0x10e
	walk_count[(goal_x * 16) + goal_y + 1] = 0;
 801065c:	f8a3 20f0 	strh.w	r2, [r3, #240]	; 0xf0
	walk_count[((goal_x + 1) * 16) + goal_y + 1] = 0;
 8010660:	f8a3 2110 	strh.w	r2, [r3, #272]	; 0x110
	count_number = 1;
	while (count_number <= 255) {
		coordinate = 0;
		while (coordinate <= 255) {
			if (walk_count[coordinate] == count_number - 1) {
				Xcheak_result = coordinate & Xend_cheak;
 8010664:	4b6e      	ldr	r3, [pc, #440]	; (8010820 <maze_maker+0x280>)
	tt = 0;
 8010666:	600a      	str	r2, [r1, #0]
				Xcheak_result = coordinate & Xend_cheak;
 8010668:	7819      	ldrb	r1, [r3, #0]
 801066a:	910b      	str	r1, [sp, #44]	; 0x2c
				Ycheak_result = coordinate & Yend_cheak;
 801066c:	785b      	ldrb	r3, [r3, #1]
 801066e:	496d      	ldr	r1, [pc, #436]	; (8010824 <maze_maker+0x284>)
 8010670:	930c      	str	r3, [sp, #48]	; 0x30
 8010672:	4b6d      	ldr	r3, [pc, #436]	; (8010828 <maze_maker+0x288>)
 8010674:	7809      	ldrb	r1, [r1, #0]
 8010676:	9102      	str	r1, [sp, #8]
 8010678:	7819      	ldrb	r1, [r3, #0]
 801067a:	4b6c      	ldr	r3, [pc, #432]	; (801082c <maze_maker+0x28c>)
			if (walk_count[coordinate] == count_number - 1) {
 801067c:	4d66      	ldr	r5, [pc, #408]	; (8010818 <maze_maker+0x278>)
 801067e:	781c      	ldrb	r4, [r3, #0]
 8010680:	4b6b      	ldr	r3, [pc, #428]	; (8010830 <maze_maker+0x290>)
	while (count_number <= 255) {
 8010682:	920a      	str	r2, [sp, #40]	; 0x28
 8010684:	781f      	ldrb	r7, [r3, #0]
 8010686:	4b61      	ldr	r3, [pc, #388]	; (801080c <maze_maker+0x26c>)
 8010688:	9205      	str	r2, [sp, #20]
 801068a:	f8b3 c000 	ldrh.w	ip, [r3]
 801068e:	4b69      	ldr	r3, [pc, #420]	; (8010834 <maze_maker+0x294>)
 8010690:	9209      	str	r2, [sp, #36]	; 0x24
 8010692:	881b      	ldrh	r3, [r3, #0]
 8010694:	9304      	str	r3, [sp, #16]
 8010696:	4b68      	ldr	r3, [pc, #416]	; (8010838 <maze_maker+0x298>)
 8010698:	9200      	str	r2, [sp, #0]
 801069a:	881b      	ldrh	r3, [r3, #0]
 801069c:	9303      	str	r3, [sp, #12]
 801069e:	4b67      	ldr	r3, [pc, #412]	; (801083c <maze_maker+0x29c>)
 80106a0:	881b      	ldrh	r3, [r3, #0]
 80106a2:	9307      	str	r3, [sp, #28]
 80106a4:	4b66      	ldr	r3, [pc, #408]	; (8010840 <maze_maker+0x2a0>)
 80106a6:	881b      	ldrh	r3, [r3, #0]
 80106a8:	9306      	str	r3, [sp, #24]
 80106aa:	2301      	movs	r3, #1
 80106ac:	9301      	str	r3, [sp, #4]
 80106ae:	4696      	mov	lr, r2
 80106b0:	4613      	mov	r3, r2
 80106b2:	4690      	mov	r8, r2
 80106b4:	4691      	mov	r9, r2
			if (walk_count[coordinate] == count_number - 1) {
 80106b6:	9e01      	ldr	r6, [sp, #4]
 80106b8:	f8bd a004 	ldrh.w	sl, [sp, #4]
 80106bc:	3e01      	subs	r6, #1
	tt = 0;
 80106be:	2000      	movs	r0, #0
			if (walk_count[coordinate] == count_number - 1) {
 80106c0:	960d      	str	r6, [sp, #52]	; 0x34
 80106c2:	b2c6      	uxtb	r6, r0
 80106c4:	9608      	str	r6, [sp, #32]
 80106c6:	f835 6010 	ldrh.w	r6, [r5, r0, lsl #1]
 80106ca:	46b3      	mov	fp, r6
 80106cc:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 80106ce:	45b3      	cmp	fp, r6
 80106d0:	d157      	bne.n	8010782 <maze_maker+0x1e2>
				Xcheak_result = coordinate & Xend_cheak;
 80106d2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80106d4:	9b08      	ldr	r3, [sp, #32]
 80106d6:	400b      	ands	r3, r1
 80106d8:	9302      	str	r3, [sp, #8]
				Ycheak_result = coordinate & Yend_cheak;
 80106da:	990c      	ldr	r1, [sp, #48]	; 0x30
 80106dc:	9b08      	ldr	r3, [sp, #32]
 80106de:	4019      	ands	r1, r3
				Xcoordinate = Xcheak_result >> 4;
 80106e0:	9b02      	ldr	r3, [sp, #8]
 80106e2:	091c      	lsrs	r4, r3, #4
				Ycoordinate = Ycheak_result;

//g
				shift1 = 1;
				shift1 = shift1 << Xcoordinate;
 80106e4:	2301      	movs	r3, #1
 80106e6:	40a3      	lsls	r3, r4
				if (Ycoordinate <= 14) {
 80106e8:	290e      	cmp	r1, #14
				shift1 = shift1 << Xcoordinate;
 80106ea:	b29b      	uxth	r3, r3
				if (Ycoordinate <= 14) {
 80106ec:	f240 8182 	bls.w	80109f4 <maze_maker+0x454>
					wall_north = column[Ycoordinate] & shift1;
				}
				shift1 = 1;
				shift1 = shift1 << Xcoordinate;
				if (Ycoordinate >= 1) {
					wall_south = column[Ycoordinate - 1] & shift1;
 80106f0:	1e4e      	subs	r6, r1, #1
 80106f2:	4f45      	ldr	r7, [pc, #276]	; (8010808 <maze_maker+0x268>)
 80106f4:	f837 6016 	ldrh.w	r6, [r7, r6, lsl #1]
 80106f8:	4033      	ands	r3, r6
 80106fa:	9303      	str	r3, [sp, #12]
 80106fc:	2301      	movs	r3, #1
 80106fe:	9309      	str	r3, [sp, #36]	; 0x24
				}

				shift1 = 1;
				shift1 = shift1 << Ycoordinate;
 8010700:	2301      	movs	r3, #1
 8010702:	408b      	lsls	r3, r1
				if (Xcoordinate <= 14) {
 8010704:	2c0f      	cmp	r4, #15
				shift1 = shift1 << Ycoordinate;
 8010706:	b29b      	uxth	r3, r3
				if (Xcoordinate <= 14) {
 8010708:	f040 817e 	bne.w	8010a08 <maze_maker+0x468>
				}

				shift1 = 1;
				shift1 = shift1 << Ycoordinate;
				if (Xcoordinate >= 1) {
					wall_west = row[Xcoordinate - 1] & shift1;
 801070c:	1e66      	subs	r6, r4, #1
 801070e:	4f41      	ldr	r7, [pc, #260]	; (8010814 <maze_maker+0x274>)
 8010710:	f837 6016 	ldrh.w	r6, [r7, r6, lsl #1]
 8010714:	4033      	ands	r3, r6
 8010716:	9306      	str	r3, [sp, #24]
 8010718:	2301      	movs	r3, #1
 801071a:	930a      	str	r3, [sp, #40]	; 0x28
				}
				shift1 = 1;

				if (walk_count[coordinate + 1] <= 254 || Ycoordinate == 15
 801071c:	1c43      	adds	r3, r0, #1
 801071e:	f835 6013 	ldrh.w	r6, [r5, r3, lsl #1]
 8010722:	2efe      	cmp	r6, #254	; 0xfe
 8010724:	d905      	bls.n	8010732 <maze_maker+0x192>
 8010726:	290f      	cmp	r1, #15
 8010728:	d003      	beq.n	8010732 <maze_maker+0x192>
						|| wall_north >= 1) {
 801072a:	9e04      	ldr	r6, [sp, #16]
 801072c:	b90e      	cbnz	r6, 8010732 <maze_maker+0x192>
				} else {
					walk_count[coordinate + 1] = count_number;
 801072e:	f825 a013 	strh.w	sl, [r5, r3, lsl #1]
				}
				if (walk_count[coordinate - 1] <= 254 || Ycoordinate == 0
 8010732:	1e43      	subs	r3, r0, #1
 8010734:	f835 6013 	ldrh.w	r6, [r5, r3, lsl #1]
 8010738:	2efe      	cmp	r6, #254	; 0xfe
 801073a:	d904      	bls.n	8010746 <maze_maker+0x1a6>
 801073c:	b119      	cbz	r1, 8010746 <maze_maker+0x1a6>
						|| wall_south >= 1) {
 801073e:	9e03      	ldr	r6, [sp, #12]
 8010740:	b90e      	cbnz	r6, 8010746 <maze_maker+0x1a6>
				} else {
					walk_count[coordinate - 1] = count_number;
 8010742:	f825 a013 	strh.w	sl, [r5, r3, lsl #1]
				}
				if (walk_count[coordinate + 16] <= 254 || Xcoordinate == 15
 8010746:	f100 0310 	add.w	r3, r0, #16
 801074a:	f835 6013 	ldrh.w	r6, [r5, r3, lsl #1]
 801074e:	2efe      	cmp	r6, #254	; 0xfe
 8010750:	d905      	bls.n	801075e <maze_maker+0x1be>
 8010752:	2c0f      	cmp	r4, #15
 8010754:	d003      	beq.n	801075e <maze_maker+0x1be>
						|| wall_east >= 1) {
 8010756:	9e07      	ldr	r6, [sp, #28]
 8010758:	b90e      	cbnz	r6, 801075e <maze_maker+0x1be>
				} else {
					walk_count[coordinate + 16] = count_number;
 801075a:	f825 a013 	strh.w	sl, [r5, r3, lsl #1]
				}
				if (walk_count[coordinate - 16] <= 254 || Xcoordinate == 0
 801075e:	f1a0 0310 	sub.w	r3, r0, #16
 8010762:	f835 6013 	ldrh.w	r6, [r5, r3, lsl #1]
 8010766:	2efe      	cmp	r6, #254	; 0xfe
 8010768:	d904      	bls.n	8010774 <maze_maker+0x1d4>
 801076a:	b11c      	cbz	r4, 8010774 <maze_maker+0x1d4>
						|| wall_west >= 1) {
 801076c:	9e06      	ldr	r6, [sp, #24]
 801076e:	b90e      	cbnz	r6, 8010774 <maze_maker+0x1d4>
				} else {
					walk_count[coordinate - 16] = count_number;
 8010770:	f825 a013 	strh.w	sl, [r5, r3, lsl #1]
 8010774:	2301      	movs	r3, #1
				Ycheak_result = coordinate & Yend_cheak;
 8010776:	460f      	mov	r7, r1
				shift1 = 1;
 8010778:	469c      	mov	ip, r3
					walk_count[coordinate - 16] = count_number;
 801077a:	469e      	mov	lr, r3
 801077c:	9300      	str	r3, [sp, #0]
 801077e:	4698      	mov	r8, r3
 8010780:	4699      	mov	r9, r3
 8010782:	3001      	adds	r0, #1
				}

			}
			if (coordinate == 255) {
 8010784:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 8010788:	d19b      	bne.n	80106c2 <maze_maker+0x122>
				break;
			}
			coordinate++;
		}
		if (count_number == 255) {
 801078a:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 801078e:	f040 8145 	bne.w	8010a1c <maze_maker+0x47c>
 8010792:	482c      	ldr	r0, [pc, #176]	; (8010844 <maze_maker+0x2a4>)
 8010794:	f880 a000 	strb.w	sl, [r0]
 8010798:	f1b9 0f00 	cmp.w	r9, #0
 801079c:	d003      	beq.n	80107a6 <maze_maker+0x206>
 801079e:	4821      	ldr	r0, [pc, #132]	; (8010824 <maze_maker+0x284>)
 80107a0:	f89d 5008 	ldrb.w	r5, [sp, #8]
 80107a4:	7005      	strb	r5, [r0, #0]
 80107a6:	f1b8 0f00 	cmp.w	r8, #0
 80107aa:	d001      	beq.n	80107b0 <maze_maker+0x210>
 80107ac:	481e      	ldr	r0, [pc, #120]	; (8010828 <maze_maker+0x288>)
 80107ae:	7001      	strb	r1, [r0, #0]
 80107b0:	9900      	ldr	r1, [sp, #0]
 80107b2:	b109      	cbz	r1, 80107b8 <maze_maker+0x218>
 80107b4:	491d      	ldr	r1, [pc, #116]	; (801082c <maze_maker+0x28c>)
 80107b6:	700c      	strb	r4, [r1, #0]
 80107b8:	f1be 0f00 	cmp.w	lr, #0
 80107bc:	d001      	beq.n	80107c2 <maze_maker+0x222>
 80107be:	491c      	ldr	r1, [pc, #112]	; (8010830 <maze_maker+0x290>)
 80107c0:	700f      	strb	r7, [r1, #0]
 80107c2:	b113      	cbz	r3, 80107ca <maze_maker+0x22a>
 80107c4:	4b11      	ldr	r3, [pc, #68]	; (801080c <maze_maker+0x26c>)
 80107c6:	f8a3 c000 	strh.w	ip, [r3]
 80107ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80107cc:	b11b      	cbz	r3, 80107d6 <maze_maker+0x236>
 80107ce:	4b1a      	ldr	r3, [pc, #104]	; (8010838 <maze_maker+0x298>)
 80107d0:	f8bd 100c 	ldrh.w	r1, [sp, #12]
 80107d4:	8019      	strh	r1, [r3, #0]
 80107d6:	9b05      	ldr	r3, [sp, #20]
 80107d8:	b11b      	cbz	r3, 80107e2 <maze_maker+0x242>
 80107da:	4b16      	ldr	r3, [pc, #88]	; (8010834 <maze_maker+0x294>)
 80107dc:	f8bd 1010 	ldrh.w	r1, [sp, #16]
 80107e0:	8019      	strh	r1, [r3, #0]
 80107e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80107e4:	b11b      	cbz	r3, 80107ee <maze_maker+0x24e>
 80107e6:	4b16      	ldr	r3, [pc, #88]	; (8010840 <maze_maker+0x2a0>)
 80107e8:	f8bd 1018 	ldrh.w	r1, [sp, #24]
 80107ec:	8019      	strh	r1, [r3, #0]
 80107ee:	b11a      	cbz	r2, 80107f8 <maze_maker+0x258>
 80107f0:	4b12      	ldr	r3, [pc, #72]	; (801083c <maze_maker+0x29c>)
 80107f2:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 80107f6:	801a      	strh	r2, [r3, #0]
			break;
		}
		count_number++;
	}
	count_number = 1;
 80107f8:	4b13      	ldr	r3, [pc, #76]	; (8010848 <maze_maker+0x2a8>)
 80107fa:	2201      	movs	r2, #1
 80107fc:	801a      	strh	r2, [r3, #0]

}
 80107fe:	b00f      	add	sp, #60	; 0x3c
 8010800:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010804:	2001822c 	.word	0x2001822c
 8010808:	2000bc6a 	.word	0x2000bc6a
 801080c:	20016334 	.word	0x20016334
 8010810:	200132e8 	.word	0x200132e8
 8010814:	20018254 	.word	0x20018254
 8010818:	2000ba34 	.word	0x2000ba34
 801081c:	20000210 	.word	0x20000210
 8010820:	2000000a 	.word	0x2000000a
 8010824:	20018275 	.word	0x20018275
 8010828:	20003c24 	.word	0x20003c24
 801082c:	2001816c 	.word	0x2001816c
 8010830:	200181a4 	.word	0x200181a4
 8010834:	2000b5e0 	.word	0x2000b5e0
 8010838:	2001815c 	.word	0x2001815c
 801083c:	2001817c 	.word	0x2001817c
 8010840:	2000b600 	.word	0x2000b600
 8010844:	2000bc64 	.word	0x2000bc64
 8010848:	2000b5f8 	.word	0x2000b5f8
		shift1 = shift1 << y;
 801084c:	2001      	movs	r0, #1
 801084e:	40a0      	lsls	r0, r4
		if (x <= 14) {
 8010850:	2d0e      	cmp	r5, #14
		shift1 = shift1 << y;
 8010852:	b280      	uxth	r0, r0
		if (x <= 14) {
 8010854:	dc0f      	bgt.n	8010876 <maze_maker+0x2d6>
			row_look[x] = row_look[x] | shift1;
 8010856:	4f7b      	ldr	r7, [pc, #492]	; (8010a44 <maze_maker+0x4a4>)
		if (front_SEN >= f_presence && x <= 14) {
 8010858:	2981      	cmp	r1, #129	; 0x81
			row_look[x] = row_look[x] | shift1;
 801085a:	f837 6015 	ldrh.w	r6, [r7, r5, lsl #1]
			row[x] = row[x] | shift1;
 801085e:	bfc8      	it	gt
 8010860:	4979      	ldrgt	r1, [pc, #484]	; (8010a48 <maze_maker+0x4a8>)
			row_look[x] = row_look[x] | shift1;
 8010862:	ea46 0600 	orr.w	r6, r6, r0
 8010866:	f827 6015 	strh.w	r6, [r7, r5, lsl #1]
			row[x] = row[x] | shift1;
 801086a:	bfc2      	ittt	gt
 801086c:	f831 6015 	ldrhgt.w	r6, [r1, r5, lsl #1]
 8010870:	4330      	orrgt	r0, r6
 8010872:	f821 0015 	strhgt.w	r0, [r1, r5, lsl #1]
		shift1 = shift1 << x;
 8010876:	2101      	movs	r1, #1
 8010878:	fa01 f505 	lsl.w	r5, r1, r5
 801087c:	4973      	ldr	r1, [pc, #460]	; (8010a4c <maze_maker+0x4ac>)
 801087e:	b2ad      	uxth	r5, r5
		if (y <= 14) {
 8010880:	2c0e      	cmp	r4, #14
		shift1 = shift1 << x;
 8010882:	800d      	strh	r5, [r1, #0]
		if (y <= 14) {
 8010884:	f300 80d2 	bgt.w	8010a2c <maze_maker+0x48c>
			column_look[y] = column_look[y] | shift1;
 8010888:	4871      	ldr	r0, [pc, #452]	; (8010a50 <maze_maker+0x4b0>)
 801088a:	f830 1014 	ldrh.w	r1, [r0, r4, lsl #1]
		if (left_SEN >= l_presence && y <= 14) {
 801088e:	2a81      	cmp	r2, #129	; 0x81
			column_look[y] = column_look[y] | shift1;
 8010890:	ea41 0105 	orr.w	r1, r1, r5
 8010894:	f820 1014 	strh.w	r1, [r0, r4, lsl #1]
			column[y] = column[y] | shift1;
 8010898:	bfc1      	itttt	gt
 801089a:	496e      	ldrgt	r1, [pc, #440]	; (8010a54 <maze_maker+0x4b4>)
 801089c:	f831 2014 	ldrhgt.w	r2, [r1, r4, lsl #1]
 80108a0:	432a      	orrgt	r2, r5
 80108a2:	f821 2014 	strhgt.w	r2, [r1, r4, lsl #1]
		if (y >= 1) {
 80108a6:	2c00      	cmp	r4, #0
 80108a8:	f77f aec9 	ble.w	801063e <maze_maker+0x9e>
			column_look[y - 1] = column_look[y - 1] | shift1;
 80108ac:	1e62      	subs	r2, r4, #1
 80108ae:	4868      	ldr	r0, [pc, #416]	; (8010a50 <maze_maker+0x4b0>)
 80108b0:	f830 1012 	ldrh.w	r1, [r0, r2, lsl #1]
		if (right_SEN >= r_presence && y >= 1) {
 80108b4:	2b86      	cmp	r3, #134	; 0x86
			column_look[y - 1] = column_look[y - 1] | shift1;
 80108b6:	ea41 0105 	orr.w	r1, r1, r5
 80108ba:	f820 1012 	strh.w	r1, [r0, r2, lsl #1]
		if (right_SEN >= r_presence && y >= 1) {
 80108be:	f77f aebe 	ble.w	801063e <maze_maker+0x9e>
 80108c2:	2c00      	cmp	r4, #0
 80108c4:	f77f aebb 	ble.w	801063e <maze_maker+0x9e>
			column[y - 1] = column[y - 1] | shift1;
 80108c8:	4962      	ldr	r1, [pc, #392]	; (8010a54 <maze_maker+0x4b4>)
 80108ca:	f831 3012 	ldrh.w	r3, [r1, r2, lsl #1]
 80108ce:	431d      	orrs	r5, r3
 80108d0:	f821 5012 	strh.w	r5, [r1, r2, lsl #1]
 80108d4:	e6b3      	b.n	801063e <maze_maker+0x9e>
		shift1 = shift1 << x;
 80108d6:	2001      	movs	r0, #1
 80108d8:	40a8      	lsls	r0, r5
		if (y >= 1) {
 80108da:	2c00      	cmp	r4, #0
		shift1 = shift1 << x;
 80108dc:	b280      	uxth	r0, r0
		if (y >= 1) {
 80108de:	dd11      	ble.n	8010904 <maze_maker+0x364>
			column_look[y - 1] = column_look[y - 1] | shift1;
 80108e0:	1e66      	subs	r6, r4, #1
 80108e2:	f8df e16c 	ldr.w	lr, [pc, #364]	; 8010a50 <maze_maker+0x4b0>
		if (front_SEN >= f_presence && y >= 1) {
 80108e6:	2981      	cmp	r1, #129	; 0x81
			column_look[y - 1] = column_look[y - 1] | shift1;
 80108e8:	f83e 7016 	ldrh.w	r7, [lr, r6, lsl #1]
			column[y - 1] = column[y - 1] | shift1;
 80108ec:	bfc8      	it	gt
 80108ee:	4959      	ldrgt	r1, [pc, #356]	; (8010a54 <maze_maker+0x4b4>)
			column_look[y - 1] = column_look[y - 1] | shift1;
 80108f0:	ea47 0700 	orr.w	r7, r7, r0
 80108f4:	f82e 7016 	strh.w	r7, [lr, r6, lsl #1]
			column[y - 1] = column[y - 1] | shift1;
 80108f8:	bfc2      	ittt	gt
 80108fa:	f831 7016 	ldrhgt.w	r7, [r1, r6, lsl #1]
 80108fe:	4338      	orrgt	r0, r7
 8010900:	f821 0016 	strhgt.w	r0, [r1, r6, lsl #1]
		shift1 = shift1 << y;
 8010904:	2101      	movs	r1, #1
 8010906:	fa01 f404 	lsl.w	r4, r1, r4
 801090a:	4950      	ldr	r1, [pc, #320]	; (8010a4c <maze_maker+0x4ac>)
 801090c:	b2a4      	uxth	r4, r4
		if (x <= 14) {
 801090e:	2d0e      	cmp	r5, #14
		shift1 = shift1 << y;
 8010910:	800c      	strh	r4, [r1, #0]
		if (x <= 14) {
 8010912:	f300 808f 	bgt.w	8010a34 <maze_maker+0x494>
			row_look[x] = row_look[x] | shift1;
 8010916:	484b      	ldr	r0, [pc, #300]	; (8010a44 <maze_maker+0x4a4>)
 8010918:	f830 1015 	ldrh.w	r1, [r0, r5, lsl #1]
		if (left_SEN >= l_presence && x <= 14) {
 801091c:	2a81      	cmp	r2, #129	; 0x81
			row_look[x] = row_look[x] | shift1;
 801091e:	ea41 0104 	orr.w	r1, r1, r4
 8010922:	f820 1015 	strh.w	r1, [r0, r5, lsl #1]
			row[x] = row[x] | shift1;
 8010926:	bfc1      	itttt	gt
 8010928:	4947      	ldrgt	r1, [pc, #284]	; (8010a48 <maze_maker+0x4a8>)
 801092a:	f831 2015 	ldrhgt.w	r2, [r1, r5, lsl #1]
 801092e:	4322      	orrgt	r2, r4
 8010930:	f821 2015 	strhgt.w	r2, [r1, r5, lsl #1]
		if (x >= 1) {
 8010934:	2d00      	cmp	r5, #0
 8010936:	f77f ae82 	ble.w	801063e <maze_maker+0x9e>
			row_look[x - 1] = row_look[x - 1] | shift1;
 801093a:	1e6a      	subs	r2, r5, #1
 801093c:	4841      	ldr	r0, [pc, #260]	; (8010a44 <maze_maker+0x4a4>)
 801093e:	f830 1012 	ldrh.w	r1, [r0, r2, lsl #1]
		if (right_SEN >= r_presence && x >= 1) {
 8010942:	2b86      	cmp	r3, #134	; 0x86
			row_look[x - 1] = row_look[x - 1] | shift1;
 8010944:	ea41 0104 	orr.w	r1, r1, r4
 8010948:	f820 1012 	strh.w	r1, [r0, r2, lsl #1]
		if (right_SEN >= r_presence && x >= 1) {
 801094c:	f77f ae77 	ble.w	801063e <maze_maker+0x9e>
 8010950:	2d00      	cmp	r5, #0
 8010952:	f77f ae74 	ble.w	801063e <maze_maker+0x9e>
			row[x - 1] = row[x - 1] | shift1;
 8010956:	493c      	ldr	r1, [pc, #240]	; (8010a48 <maze_maker+0x4a8>)
 8010958:	f831 3012 	ldrh.w	r3, [r1, r2, lsl #1]
 801095c:	431c      	orrs	r4, r3
 801095e:	f821 4012 	strh.w	r4, [r1, r2, lsl #1]
 8010962:	e66c      	b.n	801063e <maze_maker+0x9e>
		shift1 = shift1 << y;
 8010964:	2001      	movs	r0, #1
 8010966:	40a0      	lsls	r0, r4
		if (x >= 1) {
 8010968:	2d00      	cmp	r5, #0
		shift1 = shift1 << y;
 801096a:	b280      	uxth	r0, r0
		if (x >= 1) {
 801096c:	dd11      	ble.n	8010992 <maze_maker+0x3f2>
			row_look[x - 1] = row_look[x - 1] | shift1;
 801096e:	1e6e      	subs	r6, r5, #1
 8010970:	f8df e0d0 	ldr.w	lr, [pc, #208]	; 8010a44 <maze_maker+0x4a4>
		if (front_SEN >= f_presence && x >= 1) {
 8010974:	2981      	cmp	r1, #129	; 0x81
			row_look[x - 1] = row_look[x - 1] | shift1;
 8010976:	f83e 7016 	ldrh.w	r7, [lr, r6, lsl #1]
			row[x - 1] = row[x - 1] | shift1;
 801097a:	bfc8      	it	gt
 801097c:	4932      	ldrgt	r1, [pc, #200]	; (8010a48 <maze_maker+0x4a8>)
			row_look[x - 1] = row_look[x - 1] | shift1;
 801097e:	ea47 0700 	orr.w	r7, r7, r0
 8010982:	f82e 7016 	strh.w	r7, [lr, r6, lsl #1]
			row[x - 1] = row[x - 1] | shift1;
 8010986:	bfc2      	ittt	gt
 8010988:	f831 7016 	ldrhgt.w	r7, [r1, r6, lsl #1]
 801098c:	4338      	orrgt	r0, r7
 801098e:	f821 0016 	strhgt.w	r0, [r1, r6, lsl #1]
		shift1 = shift1 << x;
 8010992:	2101      	movs	r1, #1
 8010994:	fa01 f505 	lsl.w	r5, r1, r5
 8010998:	492c      	ldr	r1, [pc, #176]	; (8010a4c <maze_maker+0x4ac>)
 801099a:	b2ad      	uxth	r5, r5
		if (y >= 1) {
 801099c:	2c00      	cmp	r4, #0
		shift1 = shift1 << x;
 801099e:	800d      	strh	r5, [r1, #0]
		if (y >= 1) {
 80109a0:	dd4c      	ble.n	8010a3c <maze_maker+0x49c>
			column_look[y - 1] = column_look[y - 1] | shift1;
 80109a2:	1e61      	subs	r1, r4, #1
 80109a4:	4e2a      	ldr	r6, [pc, #168]	; (8010a50 <maze_maker+0x4b0>)
 80109a6:	f836 0011 	ldrh.w	r0, [r6, r1, lsl #1]
		if (left_SEN >= l_presence && y >= 1) {
 80109aa:	2a81      	cmp	r2, #129	; 0x81
			column_look[y - 1] = column_look[y - 1] | shift1;
 80109ac:	ea40 0005 	orr.w	r0, r0, r5
 80109b0:	f826 0011 	strh.w	r0, [r6, r1, lsl #1]
			column[y - 1] = column[y - 1] | shift1;
 80109b4:	bfc1      	itttt	gt
 80109b6:	4827      	ldrgt	r0, [pc, #156]	; (8010a54 <maze_maker+0x4b4>)
 80109b8:	f830 2011 	ldrhgt.w	r2, [r0, r1, lsl #1]
 80109bc:	432a      	orrgt	r2, r5
 80109be:	f820 2011 	strhgt.w	r2, [r0, r1, lsl #1]
		if (y <= 14) {
 80109c2:	2c0e      	cmp	r4, #14
 80109c4:	f73f ae3b 	bgt.w	801063e <maze_maker+0x9e>
			column_look[y] = column_look[y] | shift1;
 80109c8:	4921      	ldr	r1, [pc, #132]	; (8010a50 <maze_maker+0x4b0>)
 80109ca:	f831 2014 	ldrh.w	r2, [r1, r4, lsl #1]
		if (right_SEN >= r_presence && y <= 14) {
 80109ce:	2b86      	cmp	r3, #134	; 0x86
			column_look[y] = column_look[y] | shift1;
 80109d0:	ea42 0205 	orr.w	r2, r2, r5
 80109d4:	f821 2014 	strh.w	r2, [r1, r4, lsl #1]
		if (right_SEN >= r_presence && y <= 14) {
 80109d8:	f77f ae31 	ble.w	801063e <maze_maker+0x9e>
 80109dc:	2c0e      	cmp	r4, #14
			column[y] = column[y] | shift1;
 80109de:	bfdf      	itttt	le
 80109e0:	4a1c      	ldrle	r2, [pc, #112]	; (8010a54 <maze_maker+0x4b4>)
 80109e2:	f832 3014 	ldrhle.w	r3, [r2, r4, lsl #1]
 80109e6:	431d      	orrle	r5, r3
 80109e8:	f822 5014 	strhle.w	r5, [r2, r4, lsl #1]
 80109ec:	e627      	b.n	801063e <maze_maker+0x9e>
 80109ee:	2601      	movs	r6, #1
 80109f0:	9605      	str	r6, [sp, #20]
 80109f2:	e67d      	b.n	80106f0 <maze_maker+0x150>
					wall_north = column[Ycoordinate] & shift1;
 80109f4:	4e17      	ldr	r6, [pc, #92]	; (8010a54 <maze_maker+0x4b4>)
 80109f6:	f836 6011 	ldrh.w	r6, [r6, r1, lsl #1]
 80109fa:	401e      	ands	r6, r3
 80109fc:	9604      	str	r6, [sp, #16]
				if (Ycoordinate >= 1) {
 80109fe:	2900      	cmp	r1, #0
 8010a00:	d1f5      	bne.n	80109ee <maze_maker+0x44e>
 8010a02:	2301      	movs	r3, #1
 8010a04:	9305      	str	r3, [sp, #20]
 8010a06:	e67b      	b.n	8010700 <maze_maker+0x160>
					wall_east = row[Xcoordinate] & shift1;
 8010a08:	4a0f      	ldr	r2, [pc, #60]	; (8010a48 <maze_maker+0x4a8>)
 8010a0a:	f832 2014 	ldrh.w	r2, [r2, r4, lsl #1]
 8010a0e:	401a      	ands	r2, r3
 8010a10:	9207      	str	r2, [sp, #28]
 8010a12:	2201      	movs	r2, #1
				if (Xcoordinate >= 1) {
 8010a14:	2c00      	cmp	r4, #0
 8010a16:	f43f ae81 	beq.w	801071c <maze_maker+0x17c>
 8010a1a:	e677      	b.n	801070c <maze_maker+0x16c>
 8010a1c:	9801      	ldr	r0, [sp, #4]
 8010a1e:	3001      	adds	r0, #1
 8010a20:	9001      	str	r0, [sp, #4]
 8010a22:	e648      	b.n	80106b6 <maze_maker+0x116>
		if (left_SEN >= l_presence && x >= 1) {
 8010a24:	2a81      	cmp	r2, #129	; 0x81
 8010a26:	f77f adf7 	ble.w	8010618 <maze_maker+0x78>
 8010a2a:	e5f7      	b.n	801061c <maze_maker+0x7c>
		if (left_SEN >= l_presence && y <= 14) {
 8010a2c:	2a81      	cmp	r2, #129	; 0x81
 8010a2e:	f77f af3a 	ble.w	80108a6 <maze_maker+0x306>
 8010a32:	e73b      	b.n	80108ac <maze_maker+0x30c>
		if (left_SEN >= l_presence && x <= 14) {
 8010a34:	2a81      	cmp	r2, #129	; 0x81
 8010a36:	f77f af7d 	ble.w	8010934 <maze_maker+0x394>
 8010a3a:	e77e      	b.n	801093a <maze_maker+0x39a>
		if (left_SEN >= l_presence && y >= 1) {
 8010a3c:	2a81      	cmp	r2, #129	; 0x81
 8010a3e:	ddc0      	ble.n	80109c2 <maze_maker+0x422>
 8010a40:	e7c2      	b.n	80109c8 <maze_maker+0x428>
 8010a42:	bf00      	nop
 8010a44:	200132e8 	.word	0x200132e8
 8010a48:	20018254 	.word	0x20018254
 8010a4c:	20016334 	.word	0x20016334
 8010a50:	2001822c 	.word	0x2001822c
 8010a54:	2000bc6a 	.word	0x2000bc6a

08010a58 <maze_maker2>:

//p}bvZk@

void maze_maker2(int direction, int front_SEN, int left_SEN, int right_SEN,
		int x, int y) {
 8010a58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a5c:	b08b      	sub	sp, #44	; 0x2c

	switch (direction) {
 8010a5e:	3801      	subs	r0, #1
		int x, int y) {
 8010a60:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8010a62:	9c15      	ldr	r4, [sp, #84]	; 0x54
	switch (direction) {
 8010a64:	2803      	cmp	r0, #3
 8010a66:	d844      	bhi.n	8010af2 <maze_maker2+0x9a>
 8010a68:	e8df f010 	tbh	[pc, r0, lsl #1]
 8010a6c:	00860004 	.word	0x00860004
 8010a70:	010b00c6 	.word	0x010b00c6
	case 1:
		shift1 = 1;
		shift1 = shift1 << x;
 8010a74:	2001      	movs	r0, #1
 8010a76:	40a8      	lsls	r0, r5
		if (y <= 14) {
 8010a78:	2c0e      	cmp	r4, #14
		shift1 = shift1 << x;
 8010a7a:	b280      	uxth	r0, r0
		if (y <= 14) {
 8010a7c:	dc0f      	bgt.n	8010a9e <maze_maker2+0x46>
			column_look[y] = column_look[y] | shift1;
 8010a7e:	4fa8      	ldr	r7, [pc, #672]	; (8010d20 <maze_maker2+0x2c8>)
		}
		if (front_SEN >= f_presence && y <= 14) {
 8010a80:	2981      	cmp	r1, #129	; 0x81
			column_look[y] = column_look[y] | shift1;
 8010a82:	f837 6014 	ldrh.w	r6, [r7, r4, lsl #1]

			column[y] = column[y] | shift1;
 8010a86:	bfc8      	it	gt
 8010a88:	49a6      	ldrgt	r1, [pc, #664]	; (8010d24 <maze_maker2+0x2cc>)
			column_look[y] = column_look[y] | shift1;
 8010a8a:	ea46 0600 	orr.w	r6, r6, r0
 8010a8e:	f827 6014 	strh.w	r6, [r7, r4, lsl #1]
			column[y] = column[y] | shift1;
 8010a92:	bfc2      	ittt	gt
 8010a94:	f831 6014 	ldrhgt.w	r6, [r1, r4, lsl #1]
 8010a98:	4330      	orrgt	r0, r6
 8010a9a:	f821 0014 	strhgt.w	r0, [r1, r4, lsl #1]

		}
		shift1 = 1;
		shift1 = shift1 << y;
 8010a9e:	2101      	movs	r1, #1
 8010aa0:	fa01 f404 	lsl.w	r4, r1, r4
		if (x >= 1) {
 8010aa4:	2d00      	cmp	r5, #0
		shift1 = shift1 << y;
 8010aa6:	b2a4      	uxth	r4, r4
		if (x >= 1) {
 8010aa8:	f340 8234 	ble.w	8010f14 <maze_maker2+0x4bc>
			row_look[x - 1] = row_look[x - 1] | shift1;
 8010aac:	1e69      	subs	r1, r5, #1
 8010aae:	4e9e      	ldr	r6, [pc, #632]	; (8010d28 <maze_maker2+0x2d0>)
 8010ab0:	f836 0011 	ldrh.w	r0, [r6, r1, lsl #1]
		}
		if (left_SEN >= l_presence && x >= 1) {
 8010ab4:	2a81      	cmp	r2, #129	; 0x81
			row_look[x - 1] = row_look[x - 1] | shift1;
 8010ab6:	ea40 0004 	orr.w	r0, r0, r4
 8010aba:	f826 0011 	strh.w	r0, [r6, r1, lsl #1]

			row[x - 1] = row[x - 1] | shift1;
 8010abe:	bfc1      	itttt	gt
 8010ac0:	489a      	ldrgt	r0, [pc, #616]	; (8010d2c <maze_maker2+0x2d4>)
 8010ac2:	f830 2011 	ldrhgt.w	r2, [r0, r1, lsl #1]
 8010ac6:	4322      	orrgt	r2, r4
 8010ac8:	f820 2011 	strhgt.w	r2, [r0, r1, lsl #1]

		}
		shift1 = 1;
		shift1 = shift1 << y;
		if (x <= 14) {
 8010acc:	2d0e      	cmp	r5, #14
 8010ace:	dc10      	bgt.n	8010af2 <maze_maker2+0x9a>
			row_look[x] = row_look[x] | shift1;
 8010ad0:	4995      	ldr	r1, [pc, #596]	; (8010d28 <maze_maker2+0x2d0>)
 8010ad2:	f831 2015 	ldrh.w	r2, [r1, r5, lsl #1]
		}
		if (right_SEN >= r_presence && x <= 14) {
 8010ad6:	2b86      	cmp	r3, #134	; 0x86
			row_look[x] = row_look[x] | shift1;
 8010ad8:	ea42 0204 	orr.w	r2, r2, r4
 8010adc:	f821 2015 	strh.w	r2, [r1, r5, lsl #1]
		if (right_SEN >= r_presence && x <= 14) {
 8010ae0:	dd07      	ble.n	8010af2 <maze_maker2+0x9a>
 8010ae2:	2d0e      	cmp	r5, #14
 8010ae4:	dc05      	bgt.n	8010af2 <maze_maker2+0x9a>

			row[x] = row[x] | shift1;
 8010ae6:	4a91      	ldr	r2, [pc, #580]	; (8010d2c <maze_maker2+0x2d4>)
 8010ae8:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 8010aec:	431c      	orrs	r4, r3
 8010aee:	f822 4015 	strh.w	r4, [r2, r5, lsl #1]
	}

//}bppuD*************************************
	tt = 0;
	while (tt <= 255) {
		walk_count[tt] = 255;
 8010af2:	4a8f      	ldr	r2, [pc, #572]	; (8010d30 <maze_maker2+0x2d8>)
	tt = 0;
 8010af4:	2300      	movs	r3, #0
		walk_count[tt] = 255;
 8010af6:	21ff      	movs	r1, #255	; 0xff
 8010af8:	4610      	mov	r0, r2
 8010afa:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

		tt++;
 8010afe:	3301      	adds	r3, #1
	while (tt <= 255) {
 8010b00:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010b04:	d1f9      	bne.n	8010afa <maze_maker2+0xa2>
	}
	tt = 0;
	while (tt <= 39) {
		count_box[tt] = 256;
 8010b06:	498b      	ldr	r1, [pc, #556]	; (8010d34 <maze_maker2+0x2dc>)
		count_boxnext[tt] = 256;
 8010b08:	4c8b      	ldr	r4, [pc, #556]	; (8010d38 <maze_maker2+0x2e0>)
	tt = 0;
 8010b0a:	2200      	movs	r2, #0
		count_box[tt] = 256;
 8010b0c:	f821 3012 	strh.w	r3, [r1, r2, lsl #1]
		count_boxnext[tt] = 256;
 8010b10:	f824 3012 	strh.w	r3, [r4, r2, lsl #1]
		tt++;
 8010b14:	3201      	adds	r2, #1
	while (tt <= 39) {
 8010b16:	2a28      	cmp	r2, #40	; 0x28
 8010b18:	d1f8      	bne.n	8010b0c <maze_maker2+0xb4>

	walk_count[(goal_x * 16) + goal_y] = 0;
	walk_count[((goal_x + 1) * 16) + goal_y] = 0;
	walk_count[(goal_x * 16) + goal_y + 1] = 0;
	walk_count[((goal_x + 1) * 16) + goal_y + 1] = 0;
	count_box[0] = (goal_x * 16) + goal_y;
 8010b1a:	2377      	movs	r3, #119	; 0x77
 8010b1c:	800b      	strh	r3, [r1, #0]
	count_box[1] = ((goal_x + 1) * 16) + goal_y;
 8010b1e:	2387      	movs	r3, #135	; 0x87
 8010b20:	804b      	strh	r3, [r1, #2]
	count_box[2] = (goal_x * 16) + goal_y + 1;
 8010b22:	2378      	movs	r3, #120	; 0x78
 8010b24:	808b      	strh	r3, [r1, #4]
	count_box[3] = ((goal_x + 1) * 16) + goal_y + 1;
 8010b26:	2388      	movs	r3, #136	; 0x88
 8010b28:	80cb      	strh	r3, [r1, #6]
		box = 0;
		boxnext = 0;
		while (box <= 39) {

			coordinate = count_box[box];
			Xcheak_result = coordinate & Xend_cheak;
 8010b2a:	4b84      	ldr	r3, [pc, #528]	; (8010d3c <maze_maker2+0x2e4>)
			if (Xcoordinate >= 1) {
				wall_west = row[Xcoordinate - 1] & shift1;
			}
			shift1 = 1;

			if (walk_count[coordinate + 1] <= 254 || Ycoordinate == 15
 8010b2c:	4e80      	ldr	r6, [pc, #512]	; (8010d30 <maze_maker2+0x2d8>)
			Xcheak_result = coordinate & Xend_cheak;
 8010b2e:	7819      	ldrb	r1, [r3, #0]
			Ycheak_result = coordinate & Yend_cheak;
 8010b30:	785b      	ldrb	r3, [r3, #1]
 8010b32:	9309      	str	r3, [sp, #36]	; 0x24
 8010b34:	4b82      	ldr	r3, [pc, #520]	; (8010d40 <maze_maker2+0x2e8>)
					|| wall_north >= 1) {
			} else {

				walk_count[coordinate + 1] = count_number;
				count_boxnext[boxnext] = coordinate + 1;
 8010b36:	f8df 9200 	ldr.w	r9, [pc, #512]	; 8010d38 <maze_maker2+0x2e0>
 8010b3a:	881b      	ldrh	r3, [r3, #0]
 8010b3c:	9301      	str	r3, [sp, #4]
 8010b3e:	4b81      	ldr	r3, [pc, #516]	; (8010d44 <maze_maker2+0x2ec>)
			Xcheak_result = coordinate & Xend_cheak;
 8010b40:	9108      	str	r1, [sp, #32]
 8010b42:	f8b3 c000 	ldrh.w	ip, [r3]
 8010b46:	4b80      	ldr	r3, [pc, #512]	; (8010d48 <maze_maker2+0x2f0>)
 8010b48:	881b      	ldrh	r3, [r3, #0]
 8010b4a:	9303      	str	r3, [sp, #12]
 8010b4c:	4b7f      	ldr	r3, [pc, #508]	; (8010d4c <maze_maker2+0x2f4>)
	tt = 0;
 8010b4e:	2200      	movs	r2, #0
 8010b50:	f8b3 8000 	ldrh.w	r8, [r3]
	walk_count[(goal_x * 16) + goal_y] = 0;
 8010b54:	f8a0 20ee 	strh.w	r2, [r0, #238]	; 0xee
	walk_count[((goal_x + 1) * 16) + goal_y] = 0;
 8010b58:	f8a0 210e 	strh.w	r2, [r0, #270]	; 0x10e
	walk_count[(goal_x * 16) + goal_y + 1] = 0;
 8010b5c:	f8a0 20f0 	strh.w	r2, [r0, #240]	; 0xf0
	walk_count[((goal_x + 1) * 16) + goal_y + 1] = 0;
 8010b60:	f8a0 2110 	strh.w	r2, [r0, #272]	; 0x110
	while (count_number <= 255) {
 8010b64:	9200      	str	r2, [sp, #0]
 8010b66:	2001      	movs	r0, #1
 8010b68:	9206      	str	r2, [sp, #24]
 8010b6a:	9202      	str	r2, [sp, #8]
 8010b6c:	9205      	str	r2, [sp, #20]
 8010b6e:	4b71      	ldr	r3, [pc, #452]	; (8010d34 <maze_maker2+0x2dc>)
 8010b70:	9307      	str	r3, [sp, #28]
		boxnext = 0;
 8010b72:	2300      	movs	r3, #0
		box = 0;
 8010b74:	469e      	mov	lr, r3
		while (box <= 39) {
 8010b76:	e0f7      	b.n	8010d68 <maze_maker2+0x310>
		shift1 = shift1 << y;
 8010b78:	2001      	movs	r0, #1
 8010b7a:	40a0      	lsls	r0, r4
		if (x <= 14) {
 8010b7c:	2d0e      	cmp	r5, #14
		shift1 = shift1 << y;
 8010b7e:	b280      	uxth	r0, r0
		if (x <= 14) {
 8010b80:	dc0f      	bgt.n	8010ba2 <maze_maker2+0x14a>
			row_look[x] = row_look[x] | shift1;
 8010b82:	4f69      	ldr	r7, [pc, #420]	; (8010d28 <maze_maker2+0x2d0>)
		if (front_SEN >= f_presence && x <= 14) {
 8010b84:	2981      	cmp	r1, #129	; 0x81
			row_look[x] = row_look[x] | shift1;
 8010b86:	f837 6015 	ldrh.w	r6, [r7, r5, lsl #1]
			row[x] = row[x] | shift1;
 8010b8a:	bfc8      	it	gt
 8010b8c:	4967      	ldrgt	r1, [pc, #412]	; (8010d2c <maze_maker2+0x2d4>)
			row_look[x] = row_look[x] | shift1;
 8010b8e:	ea46 0600 	orr.w	r6, r6, r0
 8010b92:	f827 6015 	strh.w	r6, [r7, r5, lsl #1]
			row[x] = row[x] | shift1;
 8010b96:	bfc2      	ittt	gt
 8010b98:	f831 6015 	ldrhgt.w	r6, [r1, r5, lsl #1]
 8010b9c:	4330      	orrgt	r0, r6
 8010b9e:	f821 0015 	strhgt.w	r0, [r1, r5, lsl #1]
		shift1 = shift1 << x;
 8010ba2:	2101      	movs	r1, #1
 8010ba4:	fa01 f505 	lsl.w	r5, r1, r5
		if (y <= 14) {
 8010ba8:	2c0e      	cmp	r4, #14
		shift1 = shift1 << x;
 8010baa:	b2ad      	uxth	r5, r5
		if (y <= 14) {
 8010bac:	f300 81b6 	bgt.w	8010f1c <maze_maker2+0x4c4>
			column_look[y] = column_look[y] | shift1;
 8010bb0:	485b      	ldr	r0, [pc, #364]	; (8010d20 <maze_maker2+0x2c8>)
 8010bb2:	f830 1014 	ldrh.w	r1, [r0, r4, lsl #1]
		if (left_SEN >= l_presence && y <= 14) {
 8010bb6:	2a81      	cmp	r2, #129	; 0x81
			column_look[y] = column_look[y] | shift1;
 8010bb8:	ea41 0105 	orr.w	r1, r1, r5
 8010bbc:	f820 1014 	strh.w	r1, [r0, r4, lsl #1]
			column[y] = column[y] | shift1;
 8010bc0:	bfc1      	itttt	gt
 8010bc2:	4958      	ldrgt	r1, [pc, #352]	; (8010d24 <maze_maker2+0x2cc>)
 8010bc4:	f831 2014 	ldrhgt.w	r2, [r1, r4, lsl #1]
 8010bc8:	432a      	orrgt	r2, r5
 8010bca:	f821 2014 	strhgt.w	r2, [r1, r4, lsl #1]
		if (y >= 1) {
 8010bce:	2c00      	cmp	r4, #0
 8010bd0:	dd8f      	ble.n	8010af2 <maze_maker2+0x9a>
			column_look[y - 1] = column_look[y - 1] | shift1;
 8010bd2:	1e62      	subs	r2, r4, #1
 8010bd4:	4852      	ldr	r0, [pc, #328]	; (8010d20 <maze_maker2+0x2c8>)
 8010bd6:	f830 1012 	ldrh.w	r1, [r0, r2, lsl #1]
		if (right_SEN >= r_presence && y >= 1) {
 8010bda:	2b86      	cmp	r3, #134	; 0x86
			column_look[y - 1] = column_look[y - 1] | shift1;
 8010bdc:	ea41 0105 	orr.w	r1, r1, r5
 8010be0:	f820 1012 	strh.w	r1, [r0, r2, lsl #1]
		if (right_SEN >= r_presence && y >= 1) {
 8010be4:	dd85      	ble.n	8010af2 <maze_maker2+0x9a>
 8010be6:	2c00      	cmp	r4, #0
 8010be8:	dd83      	ble.n	8010af2 <maze_maker2+0x9a>
			column[y - 1] = column[y - 1] | shift1;
 8010bea:	494e      	ldr	r1, [pc, #312]	; (8010d24 <maze_maker2+0x2cc>)
 8010bec:	f831 3012 	ldrh.w	r3, [r1, r2, lsl #1]
 8010bf0:	431d      	orrs	r5, r3
 8010bf2:	f821 5012 	strh.w	r5, [r1, r2, lsl #1]
 8010bf6:	e77c      	b.n	8010af2 <maze_maker2+0x9a>
		shift1 = shift1 << x;
 8010bf8:	2001      	movs	r0, #1
 8010bfa:	40a8      	lsls	r0, r5
		if (y >= 1) {
 8010bfc:	2c00      	cmp	r4, #0
		shift1 = shift1 << x;
 8010bfe:	b280      	uxth	r0, r0
		if (y >= 1) {
 8010c00:	dd11      	ble.n	8010c26 <maze_maker2+0x1ce>
			column_look[y - 1] = column_look[y - 1] | shift1;
 8010c02:	1e66      	subs	r6, r4, #1
 8010c04:	f8df e118 	ldr.w	lr, [pc, #280]	; 8010d20 <maze_maker2+0x2c8>
		if (front_SEN >= f_presence && y >= 1) {
 8010c08:	2981      	cmp	r1, #129	; 0x81
			column_look[y - 1] = column_look[y - 1] | shift1;
 8010c0a:	f83e 7016 	ldrh.w	r7, [lr, r6, lsl #1]
			column[y - 1] = column[y - 1] | shift1;
 8010c0e:	bfc8      	it	gt
 8010c10:	4944      	ldrgt	r1, [pc, #272]	; (8010d24 <maze_maker2+0x2cc>)
			column_look[y - 1] = column_look[y - 1] | shift1;
 8010c12:	ea47 0700 	orr.w	r7, r7, r0
 8010c16:	f82e 7016 	strh.w	r7, [lr, r6, lsl #1]
			column[y - 1] = column[y - 1] | shift1;
 8010c1a:	bfc2      	ittt	gt
 8010c1c:	f831 7016 	ldrhgt.w	r7, [r1, r6, lsl #1]
 8010c20:	4338      	orrgt	r0, r7
 8010c22:	f821 0016 	strhgt.w	r0, [r1, r6, lsl #1]
		shift1 = shift1 << y;
 8010c26:	2101      	movs	r1, #1
 8010c28:	fa01 f404 	lsl.w	r4, r1, r4
		if (x <= 14) {
 8010c2c:	2d0e      	cmp	r5, #14
		shift1 = shift1 << y;
 8010c2e:	b2a4      	uxth	r4, r4
		if (x <= 14) {
 8010c30:	f300 8178 	bgt.w	8010f24 <maze_maker2+0x4cc>
			row_look[x] = row_look[x] | shift1;
 8010c34:	483c      	ldr	r0, [pc, #240]	; (8010d28 <maze_maker2+0x2d0>)
 8010c36:	f830 1015 	ldrh.w	r1, [r0, r5, lsl #1]
		if (left_SEN >= l_presence && x <= 14) {
 8010c3a:	2a81      	cmp	r2, #129	; 0x81
			row_look[x] = row_look[x] | shift1;
 8010c3c:	ea41 0104 	orr.w	r1, r1, r4
 8010c40:	f820 1015 	strh.w	r1, [r0, r5, lsl #1]
			row[x] = row[x] | shift1;
 8010c44:	bfc1      	itttt	gt
 8010c46:	4939      	ldrgt	r1, [pc, #228]	; (8010d2c <maze_maker2+0x2d4>)
 8010c48:	f831 2015 	ldrhgt.w	r2, [r1, r5, lsl #1]
 8010c4c:	4322      	orrgt	r2, r4
 8010c4e:	f821 2015 	strhgt.w	r2, [r1, r5, lsl #1]
		if (x >= 1) {
 8010c52:	2d00      	cmp	r5, #0
 8010c54:	f77f af4d 	ble.w	8010af2 <maze_maker2+0x9a>
			row_look[x - 1] = row_look[x - 1] | shift1;
 8010c58:	1e6a      	subs	r2, r5, #1
 8010c5a:	4833      	ldr	r0, [pc, #204]	; (8010d28 <maze_maker2+0x2d0>)
 8010c5c:	f830 1012 	ldrh.w	r1, [r0, r2, lsl #1]
		if (right_SEN >= r_presence && x >= 1) {
 8010c60:	2b86      	cmp	r3, #134	; 0x86
			row_look[x - 1] = row_look[x - 1] | shift1;
 8010c62:	ea41 0104 	orr.w	r1, r1, r4
 8010c66:	f820 1012 	strh.w	r1, [r0, r2, lsl #1]
		if (right_SEN >= r_presence && x >= 1) {
 8010c6a:	f77f af42 	ble.w	8010af2 <maze_maker2+0x9a>
 8010c6e:	2d00      	cmp	r5, #0
 8010c70:	f77f af3f 	ble.w	8010af2 <maze_maker2+0x9a>
			row[x - 1] = row[x - 1] | shift1;
 8010c74:	492d      	ldr	r1, [pc, #180]	; (8010d2c <maze_maker2+0x2d4>)
 8010c76:	f831 3012 	ldrh.w	r3, [r1, r2, lsl #1]
 8010c7a:	431c      	orrs	r4, r3
 8010c7c:	f821 4012 	strh.w	r4, [r1, r2, lsl #1]
 8010c80:	e737      	b.n	8010af2 <maze_maker2+0x9a>
		shift1 = shift1 << y;
 8010c82:	2001      	movs	r0, #1
 8010c84:	40a0      	lsls	r0, r4
		if (x >= 1) {
 8010c86:	2d00      	cmp	r5, #0
		shift1 = shift1 << y;
 8010c88:	b280      	uxth	r0, r0
		if (x >= 1) {
 8010c8a:	dd11      	ble.n	8010cb0 <maze_maker2+0x258>
			row_look[x - 1] = row_look[x - 1] | shift1;
 8010c8c:	1e6e      	subs	r6, r5, #1
 8010c8e:	f8df e098 	ldr.w	lr, [pc, #152]	; 8010d28 <maze_maker2+0x2d0>
		if (front_SEN >= f_presence && x >= 1) {
 8010c92:	2981      	cmp	r1, #129	; 0x81
			row_look[x - 1] = row_look[x - 1] | shift1;
 8010c94:	f83e 7016 	ldrh.w	r7, [lr, r6, lsl #1]
			row[x - 1] = row[x - 1] | shift1;
 8010c98:	bfc8      	it	gt
 8010c9a:	4924      	ldrgt	r1, [pc, #144]	; (8010d2c <maze_maker2+0x2d4>)
			row_look[x - 1] = row_look[x - 1] | shift1;
 8010c9c:	ea47 0700 	orr.w	r7, r7, r0
 8010ca0:	f82e 7016 	strh.w	r7, [lr, r6, lsl #1]
			row[x - 1] = row[x - 1] | shift1;
 8010ca4:	bfc2      	ittt	gt
 8010ca6:	f831 7016 	ldrhgt.w	r7, [r1, r6, lsl #1]
 8010caa:	4338      	orrgt	r0, r7
 8010cac:	f821 0016 	strhgt.w	r0, [r1, r6, lsl #1]
		shift1 = shift1 << x;
 8010cb0:	2101      	movs	r1, #1
 8010cb2:	fa01 f505 	lsl.w	r5, r1, r5
		if (y >= 1) {
 8010cb6:	2c00      	cmp	r4, #0
		shift1 = shift1 << x;
 8010cb8:	b2ad      	uxth	r5, r5
		if (y >= 1) {
 8010cba:	f340 8137 	ble.w	8010f2c <maze_maker2+0x4d4>
			column_look[y - 1] = column_look[y - 1] | shift1;
 8010cbe:	1e61      	subs	r1, r4, #1
 8010cc0:	4e17      	ldr	r6, [pc, #92]	; (8010d20 <maze_maker2+0x2c8>)
 8010cc2:	f836 0011 	ldrh.w	r0, [r6, r1, lsl #1]
		if (left_SEN >= l_presence && y >= 1) {
 8010cc6:	2a81      	cmp	r2, #129	; 0x81
			column_look[y - 1] = column_look[y - 1] | shift1;
 8010cc8:	ea40 0005 	orr.w	r0, r0, r5
 8010ccc:	f826 0011 	strh.w	r0, [r6, r1, lsl #1]
			column[y - 1] = column[y - 1] | shift1;
 8010cd0:	bfc1      	itttt	gt
 8010cd2:	4814      	ldrgt	r0, [pc, #80]	; (8010d24 <maze_maker2+0x2cc>)
 8010cd4:	f830 2011 	ldrhgt.w	r2, [r0, r1, lsl #1]
 8010cd8:	432a      	orrgt	r2, r5
 8010cda:	f820 2011 	strhgt.w	r2, [r0, r1, lsl #1]
		if (y <= 14) {
 8010cde:	2c0e      	cmp	r4, #14
 8010ce0:	f73f af07 	bgt.w	8010af2 <maze_maker2+0x9a>
			column_look[y] = column_look[y] | shift1;
 8010ce4:	490e      	ldr	r1, [pc, #56]	; (8010d20 <maze_maker2+0x2c8>)
 8010ce6:	f831 2014 	ldrh.w	r2, [r1, r4, lsl #1]
		if (right_SEN >= r_presence && y <= 14) {
 8010cea:	2b86      	cmp	r3, #134	; 0x86
			column_look[y] = column_look[y] | shift1;
 8010cec:	ea42 0205 	orr.w	r2, r2, r5
 8010cf0:	f821 2014 	strh.w	r2, [r1, r4, lsl #1]
		if (right_SEN >= r_presence && y <= 14) {
 8010cf4:	f77f aefd 	ble.w	8010af2 <maze_maker2+0x9a>
 8010cf8:	2c0e      	cmp	r4, #14
			column[y] = column[y] | shift1;
 8010cfa:	bfdf      	itttt	le
 8010cfc:	4a09      	ldrle	r2, [pc, #36]	; (8010d24 <maze_maker2+0x2cc>)
 8010cfe:	f832 3014 	ldrhle.w	r3, [r2, r4, lsl #1]
 8010d02:	431d      	orrle	r5, r3
 8010d04:	f822 5014 	strhle.w	r5, [r2, r4, lsl #1]
 8010d08:	e6f3      	b.n	8010af2 <maze_maker2+0x9a>
				wall_east = row[Xcoordinate] & shift1;
 8010d0a:	4a08      	ldr	r2, [pc, #32]	; (8010d2c <maze_maker2+0x2d4>)
 8010d0c:	f832 2014 	ldrh.w	r2, [r2, r4, lsl #1]
 8010d10:	ea0a 0202 	and.w	r2, sl, r2
 8010d14:	9203      	str	r2, [sp, #12]
 8010d16:	2201      	movs	r2, #1
 8010d18:	9200      	str	r2, [sp, #0]
			if (Xcoordinate >= 1) {
 8010d1a:	2c00      	cmp	r4, #0
 8010d1c:	d058      	beq.n	8010dd0 <maze_maker2+0x378>
 8010d1e:	e04e      	b.n	8010dbe <maze_maker2+0x366>
 8010d20:	2001822c 	.word	0x2001822c
 8010d24:	2000bc6a 	.word	0x2000bc6a
 8010d28:	200132e8 	.word	0x200132e8
 8010d2c:	20018254 	.word	0x20018254
 8010d30:	2000ba34 	.word	0x2000ba34
 8010d34:	20016704 	.word	0x20016704
 8010d38:	20016754 	.word	0x20016754
 8010d3c:	2000000a 	.word	0x2000000a
 8010d40:	2000b5e0 	.word	0x2000b5e0
 8010d44:	2001815c 	.word	0x2001815c
 8010d48:	2001817c 	.word	0x2001817c
 8010d4c:	2000b600 	.word	0x2000b600
			if (box == 39) {

				break;
			}
			box++;
			if (count_box[box] == 256) {
 8010d50:	9a07      	ldr	r2, [sp, #28]
 8010d52:	f832 5f02 	ldrh.w	r5, [r2, #2]!
 8010d56:	9207      	str	r2, [sp, #28]
			box++;
 8010d58:	f10e 0e01 	add.w	lr, lr, #1
			if (count_box[box] == 256) {
 8010d5c:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
			box++;
 8010d60:	fa5f fe8e 	uxtb.w	lr, lr
			if (count_box[box] == 256) {
 8010d64:	f000 808a 	beq.w	8010e7c <maze_maker2+0x424>
			coordinate = count_box[box];
 8010d68:	9a07      	ldr	r2, [sp, #28]
 8010d6a:	8815      	ldrh	r5, [r2, #0]
			Xcheak_result = coordinate & Xend_cheak;
 8010d6c:	9a08      	ldr	r2, [sp, #32]
			coordinate = count_box[box];
 8010d6e:	b2ef      	uxtb	r7, r5
			Xcheak_result = coordinate & Xend_cheak;
 8010d70:	403a      	ands	r2, r7
 8010d72:	9204      	str	r2, [sp, #16]
			Ycheak_result = coordinate & Yend_cheak;
 8010d74:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010d76:	ea07 0102 	and.w	r1, r7, r2
			Xcoordinate = Xcheak_result >> 4;
 8010d7a:	9a04      	ldr	r2, [sp, #16]
 8010d7c:	0914      	lsrs	r4, r2, #4
			shift1 = shift1 << Xcoordinate;
 8010d7e:	2201      	movs	r2, #1
 8010d80:	fa02 fa04 	lsl.w	sl, r2, r4
			if (Ycoordinate <= 14) {
 8010d84:	290e      	cmp	r1, #14
			shift1 = shift1 << Xcoordinate;
 8010d86:	fa1f fa8a 	uxth.w	sl, sl
			if (Ycoordinate <= 14) {
 8010d8a:	d808      	bhi.n	8010d9e <maze_maker2+0x346>
				wall_north = column[Ycoordinate] & shift1;
 8010d8c:	4a69      	ldr	r2, [pc, #420]	; (8010f34 <maze_maker2+0x4dc>)
 8010d8e:	f832 b011 	ldrh.w	fp, [r2, r1, lsl #1]
 8010d92:	ea0a 020b 	and.w	r2, sl, fp
 8010d96:	9201      	str	r2, [sp, #4]
 8010d98:	2201      	movs	r2, #1
 8010d9a:	9202      	str	r2, [sp, #8]
			if (Ycoordinate >= 1) {
 8010d9c:	b141      	cbz	r1, 8010db0 <maze_maker2+0x358>
				wall_south = column[Ycoordinate - 1] & shift1;
 8010d9e:	4a65      	ldr	r2, [pc, #404]	; (8010f34 <maze_maker2+0x4dc>)
 8010da0:	f101 3cff 	add.w	ip, r1, #4294967295
 8010da4:	f832 c01c 	ldrh.w	ip, [r2, ip, lsl #1]
 8010da8:	2201      	movs	r2, #1
 8010daa:	ea0a 0c0c 	and.w	ip, sl, ip
 8010dae:	9205      	str	r2, [sp, #20]
			shift1 = shift1 << Ycoordinate;
 8010db0:	2201      	movs	r2, #1
 8010db2:	fa02 fa01 	lsl.w	sl, r2, r1
			if (Xcoordinate <= 14) {
 8010db6:	2c0f      	cmp	r4, #15
			shift1 = shift1 << Ycoordinate;
 8010db8:	fa1f fa8a 	uxth.w	sl, sl
			if (Xcoordinate <= 14) {
 8010dbc:	d1a5      	bne.n	8010d0a <maze_maker2+0x2b2>
				wall_west = row[Xcoordinate - 1] & shift1;
 8010dbe:	4a5e      	ldr	r2, [pc, #376]	; (8010f38 <maze_maker2+0x4e0>)
 8010dc0:	f104 38ff 	add.w	r8, r4, #4294967295
 8010dc4:	f832 8018 	ldrh.w	r8, [r2, r8, lsl #1]
 8010dc8:	2201      	movs	r2, #1
 8010dca:	ea0a 0808 	and.w	r8, sl, r8
 8010dce:	9206      	str	r2, [sp, #24]
			if (walk_count[coordinate + 1] <= 254 || Ycoordinate == 15
 8010dd0:	f107 0a01 	add.w	sl, r7, #1
 8010dd4:	f836 b01a 	ldrh.w	fp, [r6, sl, lsl #1]
 8010dd8:	f1bb 0ffe 	cmp.w	fp, #254	; 0xfe
 8010ddc:	d90d      	bls.n	8010dfa <maze_maker2+0x3a2>
 8010dde:	290f      	cmp	r1, #15
 8010de0:	d00b      	beq.n	8010dfa <maze_maker2+0x3a2>
					|| wall_north >= 1) {
 8010de2:	9a01      	ldr	r2, [sp, #4]
 8010de4:	b94a      	cbnz	r2, 8010dfa <maze_maker2+0x3a2>
				walk_count[coordinate + 1] = count_number;
 8010de6:	f826 001a 	strh.w	r0, [r6, sl, lsl #1]
				count_boxnext[boxnext] = coordinate + 1;
 8010dea:	fa5f fa85 	uxtb.w	sl, r5
 8010dee:	f10a 0a01 	add.w	sl, sl, #1
 8010df2:	f829 a013 	strh.w	sl, [r9, r3, lsl #1]
				boxnext++;
 8010df6:	3301      	adds	r3, #1
 8010df8:	b2db      	uxtb	r3, r3
			if (walk_count[coordinate - 1] <= 254 || Ycoordinate == 0
 8010dfa:	f107 3aff 	add.w	sl, r7, #4294967295
 8010dfe:	f836 b01a 	ldrh.w	fp, [r6, sl, lsl #1]
 8010e02:	f1bb 0ffe 	cmp.w	fp, #254	; 0xfe
 8010e06:	d90d      	bls.n	8010e24 <maze_maker2+0x3cc>
 8010e08:	b161      	cbz	r1, 8010e24 <maze_maker2+0x3cc>
					|| wall_south >= 1) {
 8010e0a:	f1bc 0f00 	cmp.w	ip, #0
 8010e0e:	d109      	bne.n	8010e24 <maze_maker2+0x3cc>
				walk_count[coordinate - 1] = count_number;
 8010e10:	f826 001a 	strh.w	r0, [r6, sl, lsl #1]
				count_boxnext[boxnext] = coordinate - 1;
 8010e14:	fa5f fa85 	uxtb.w	sl, r5
 8010e18:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010e1c:	f829 a013 	strh.w	sl, [r9, r3, lsl #1]
				boxnext++;
 8010e20:	3301      	adds	r3, #1
 8010e22:	b2db      	uxtb	r3, r3
			if (walk_count[coordinate + 16] <= 254 || Xcoordinate == 15
 8010e24:	f107 0a10 	add.w	sl, r7, #16
 8010e28:	f836 b01a 	ldrh.w	fp, [r6, sl, lsl #1]
 8010e2c:	f1bb 0ffe 	cmp.w	fp, #254	; 0xfe
 8010e30:	d90d      	bls.n	8010e4e <maze_maker2+0x3f6>
 8010e32:	2c0f      	cmp	r4, #15
 8010e34:	d00b      	beq.n	8010e4e <maze_maker2+0x3f6>
					|| wall_east >= 1) {
 8010e36:	9a03      	ldr	r2, [sp, #12]
 8010e38:	b94a      	cbnz	r2, 8010e4e <maze_maker2+0x3f6>
				walk_count[coordinate + 16] = count_number;
 8010e3a:	f826 001a 	strh.w	r0, [r6, sl, lsl #1]
				count_boxnext[boxnext] = coordinate + 16;
 8010e3e:	fa5f fa85 	uxtb.w	sl, r5
 8010e42:	f10a 0a10 	add.w	sl, sl, #16
 8010e46:	f829 a013 	strh.w	sl, [r9, r3, lsl #1]
				boxnext++;
 8010e4a:	3301      	adds	r3, #1
 8010e4c:	b2db      	uxtb	r3, r3
			if (walk_count[coordinate - 16] <= 254 || Xcoordinate == 0
 8010e4e:	f1a7 0a10 	sub.w	sl, r7, #16
 8010e52:	f836 b01a 	ldrh.w	fp, [r6, sl, lsl #1]
 8010e56:	f1bb 0ffe 	cmp.w	fp, #254	; 0xfe
 8010e5a:	d90b      	bls.n	8010e74 <maze_maker2+0x41c>
 8010e5c:	b154      	cbz	r4, 8010e74 <maze_maker2+0x41c>
					|| wall_west >= 1) {
 8010e5e:	f1b8 0f00 	cmp.w	r8, #0
 8010e62:	d107      	bne.n	8010e74 <maze_maker2+0x41c>
				count_boxnext[boxnext] = coordinate - 16;
 8010e64:	b2ed      	uxtb	r5, r5
 8010e66:	3d10      	subs	r5, #16
 8010e68:	f829 5013 	strh.w	r5, [r9, r3, lsl #1]
				walk_count[coordinate - 16] = count_number;
 8010e6c:	f826 001a 	strh.w	r0, [r6, sl, lsl #1]
				boxnext++;
 8010e70:	3301      	adds	r3, #1
 8010e72:	b2db      	uxtb	r3, r3
			if (box == 39) {
 8010e74:	f1be 0f27 	cmp.w	lr, #39	; 0x27
 8010e78:	f47f af6a 	bne.w	8010d50 <maze_maker2+0x2f8>

		}
		tt = 0;
		while (tt <= 39) {

			count_box[tt] = count_boxnext[tt];
 8010e7c:	f8df a0f4 	ldr.w	sl, [pc, #244]	; 8010f74 <maze_maker2+0x51c>
		tt = 0;
 8010e80:	2500      	movs	r5, #0
			count_boxnext[tt] = 256;
 8010e82:	f44f 7b80 	mov.w	fp, #256	; 0x100
			count_box[tt] = count_boxnext[tt];
 8010e86:	f839 2015 	ldrh.w	r2, [r9, r5, lsl #1]
 8010e8a:	f82a 2015 	strh.w	r2, [sl, r5, lsl #1]
			count_boxnext[tt] = 256;
 8010e8e:	f829 b015 	strh.w	fp, [r9, r5, lsl #1]
			tt++;
 8010e92:	3501      	adds	r5, #1
		while (tt <= 39) {
 8010e94:	2d28      	cmp	r5, #40	; 0x28
 8010e96:	d1f6      	bne.n	8010e86 <maze_maker2+0x42e>
		}
		tt = 0;
		if (count_number == 255 || count_box[0] == 256) {
 8010e98:	28ff      	cmp	r0, #255	; 0xff
 8010e9a:	d132      	bne.n	8010f02 <maze_maker2+0x4aa>
 8010e9c:	4827      	ldr	r0, [pc, #156]	; (8010f3c <maze_maker2+0x4e4>)
 8010e9e:	f89d 2010 	ldrb.w	r2, [sp, #16]
 8010ea2:	2500      	movs	r5, #0
 8010ea4:	6005      	str	r5, [r0, #0]
 8010ea6:	4826      	ldr	r0, [pc, #152]	; (8010f40 <maze_maker2+0x4e8>)
 8010ea8:	f880 e000 	strb.w	lr, [r0]
 8010eac:	4825      	ldr	r0, [pc, #148]	; (8010f44 <maze_maker2+0x4ec>)
 8010eae:	7007      	strb	r7, [r0, #0]
 8010eb0:	4825      	ldr	r0, [pc, #148]	; (8010f48 <maze_maker2+0x4f0>)
 8010eb2:	7002      	strb	r2, [r0, #0]
 8010eb4:	4825      	ldr	r0, [pc, #148]	; (8010f4c <maze_maker2+0x4f4>)
 8010eb6:	9a05      	ldr	r2, [sp, #20]
 8010eb8:	7001      	strb	r1, [r0, #0]
 8010eba:	4825      	ldr	r0, [pc, #148]	; (8010f50 <maze_maker2+0x4f8>)
 8010ebc:	7004      	strb	r4, [r0, #0]
 8010ebe:	4825      	ldr	r0, [pc, #148]	; (8010f54 <maze_maker2+0x4fc>)
 8010ec0:	7001      	strb	r1, [r0, #0]
 8010ec2:	4925      	ldr	r1, [pc, #148]	; (8010f58 <maze_maker2+0x500>)
 8010ec4:	2001      	movs	r0, #1
 8010ec6:	8008      	strh	r0, [r1, #0]
 8010ec8:	b112      	cbz	r2, 8010ed0 <maze_maker2+0x478>
 8010eca:	4924      	ldr	r1, [pc, #144]	; (8010f5c <maze_maker2+0x504>)
 8010ecc:	f8a1 c000 	strh.w	ip, [r1]
 8010ed0:	9a02      	ldr	r2, [sp, #8]
 8010ed2:	b11a      	cbz	r2, 8010edc <maze_maker2+0x484>
 8010ed4:	4922      	ldr	r1, [pc, #136]	; (8010f60 <maze_maker2+0x508>)
 8010ed6:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 8010eda:	800a      	strh	r2, [r1, #0]
 8010edc:	9a06      	ldr	r2, [sp, #24]
 8010ede:	b112      	cbz	r2, 8010ee6 <maze_maker2+0x48e>
 8010ee0:	4920      	ldr	r1, [pc, #128]	; (8010f64 <maze_maker2+0x50c>)
 8010ee2:	f8a1 8000 	strh.w	r8, [r1]
 8010ee6:	9a00      	ldr	r2, [sp, #0]
 8010ee8:	b11a      	cbz	r2, 8010ef2 <maze_maker2+0x49a>
 8010eea:	4a1f      	ldr	r2, [pc, #124]	; (8010f68 <maze_maker2+0x510>)
 8010eec:	f8bd 100c 	ldrh.w	r1, [sp, #12]
 8010ef0:	8011      	strh	r1, [r2, #0]
 8010ef2:	4a1e      	ldr	r2, [pc, #120]	; (8010f6c <maze_maker2+0x514>)
 8010ef4:	7013      	strb	r3, [r2, #0]
			break;
		}
		count_number++;

	}
	count_number = 1;
 8010ef6:	4b1e      	ldr	r3, [pc, #120]	; (8010f70 <maze_maker2+0x518>)
 8010ef8:	2201      	movs	r2, #1
 8010efa:	801a      	strh	r2, [r3, #0]

}
 8010efc:	b00b      	add	sp, #44	; 0x2c
 8010efe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (count_number == 255 || count_box[0] == 256) {
 8010f02:	f8ba 5000 	ldrh.w	r5, [sl]
 8010f06:	3001      	adds	r0, #1
 8010f08:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8010f0c:	b280      	uxth	r0, r0
 8010f0e:	f47f ae2e 	bne.w	8010b6e <maze_maker2+0x116>
 8010f12:	e7c3      	b.n	8010e9c <maze_maker2+0x444>
		if (left_SEN >= l_presence && x >= 1) {
 8010f14:	2a81      	cmp	r2, #129	; 0x81
 8010f16:	f77f add9 	ble.w	8010acc <maze_maker2+0x74>
 8010f1a:	e5d9      	b.n	8010ad0 <maze_maker2+0x78>
		if (left_SEN >= l_presence && y <= 14) {
 8010f1c:	2a81      	cmp	r2, #129	; 0x81
 8010f1e:	f73f ae58 	bgt.w	8010bd2 <maze_maker2+0x17a>
 8010f22:	e654      	b.n	8010bce <maze_maker2+0x176>
		if (left_SEN >= l_presence && x <= 14) {
 8010f24:	2a81      	cmp	r2, #129	; 0x81
 8010f26:	f73f ae97 	bgt.w	8010c58 <maze_maker2+0x200>
 8010f2a:	e692      	b.n	8010c52 <maze_maker2+0x1fa>
		if (left_SEN >= l_presence && y >= 1) {
 8010f2c:	2a81      	cmp	r2, #129	; 0x81
 8010f2e:	f73f aed9 	bgt.w	8010ce4 <maze_maker2+0x28c>
 8010f32:	e6d4      	b.n	8010cde <maze_maker2+0x286>
 8010f34:	2000bc6a 	.word	0x2000bc6a
 8010f38:	20018254 	.word	0x20018254
 8010f3c:	20000210 	.word	0x20000210
 8010f40:	2000bc3c 	.word	0x2000bc3c
 8010f44:	2000bc64 	.word	0x2000bc64
 8010f48:	20018275 	.word	0x20018275
 8010f4c:	20003c24 	.word	0x20003c24
 8010f50:	2001816c 	.word	0x2001816c
 8010f54:	200181a4 	.word	0x200181a4
 8010f58:	20016334 	.word	0x20016334
 8010f5c:	2001815c 	.word	0x2001815c
 8010f60:	2000b5e0 	.word	0x2000b5e0
 8010f64:	2000b600 	.word	0x2000b600
 8010f68:	2001817c 	.word	0x2001817c
 8010f6c:	2001816d 	.word	0x2001816d
 8010f70:	2000b5f8 	.word	0x2000b5f8
 8010f74:	20016704 	.word	0x20016704

08010f78 <maze_makerhosuu>:

void maze_makerhosuu(int direction, int x, int y) {
 8010f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

//}bppuD*************************************
	tt = 0;
	while (tt <= 255) {
		walk_count[tt] = 255;
 8010f7c:	4b7f      	ldr	r3, [pc, #508]	; (801117c <maze_makerhosuu+0x204>)
void maze_makerhosuu(int direction, int x, int y) {
 8010f7e:	b08f      	sub	sp, #60	; 0x3c
	tt = 0;
 8010f80:	2200      	movs	r2, #0
		walk_count[tt] = 255;
 8010f82:	21ff      	movs	r1, #255	; 0xff
 8010f84:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

		tt++;
 8010f88:	3201      	adds	r2, #1
	while (tt <= 255) {
 8010f8a:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8010f8e:	d1f9      	bne.n	8010f84 <maze_makerhosuu+0xc>
	}
	tt = 0;
 8010f90:	2200      	movs	r2, #0
 8010f92:	497b      	ldr	r1, [pc, #492]	; (8011180 <maze_makerhosuu+0x208>)

	walk_count[(goal_x * 16) + goal_y] = 0;
 8010f94:	f8a3 20ee 	strh.w	r2, [r3, #238]	; 0xee
	walk_count[((goal_x + 1) * 16) + goal_y] = 0;
 8010f98:	f8a3 210e 	strh.w	r2, [r3, #270]	; 0x10e
	walk_count[(goal_x * 16) + goal_y + 1] = 0;
 8010f9c:	f8a3 20f0 	strh.w	r2, [r3, #240]	; 0xf0
	walk_count[((goal_x + 1) * 16) + goal_y + 1] = 0;
 8010fa0:	f8a3 2110 	strh.w	r2, [r3, #272]	; 0x110
	count_number = 1;
	while (count_number <= 255) {
		coordinate = 0;
		while (coordinate <= 255) {
			if (walk_count[coordinate] == count_number - 1) {
				Xcheak_result = coordinate & Xend_cheak;
 8010fa4:	4b77      	ldr	r3, [pc, #476]	; (8011184 <maze_makerhosuu+0x20c>)
	tt = 0;
 8010fa6:	600a      	str	r2, [r1, #0]
				Xcheak_result = coordinate & Xend_cheak;
 8010fa8:	7819      	ldrb	r1, [r3, #0]
 8010faa:	910b      	str	r1, [sp, #44]	; 0x2c
				Ycheak_result = coordinate & Yend_cheak;
 8010fac:	785b      	ldrb	r3, [r3, #1]
 8010fae:	4976      	ldr	r1, [pc, #472]	; (8011188 <maze_makerhosuu+0x210>)
 8010fb0:	930c      	str	r3, [sp, #48]	; 0x30
 8010fb2:	4b76      	ldr	r3, [pc, #472]	; (801118c <maze_makerhosuu+0x214>)
 8010fb4:	7809      	ldrb	r1, [r1, #0]
 8010fb6:	9102      	str	r1, [sp, #8]
 8010fb8:	7819      	ldrb	r1, [r3, #0]
 8010fba:	4b75      	ldr	r3, [pc, #468]	; (8011190 <maze_makerhosuu+0x218>)
			if (walk_count[coordinate] == count_number - 1) {
 8010fbc:	4d6f      	ldr	r5, [pc, #444]	; (801117c <maze_makerhosuu+0x204>)
 8010fbe:	781c      	ldrb	r4, [r3, #0]
 8010fc0:	4b74      	ldr	r3, [pc, #464]	; (8011194 <maze_makerhosuu+0x21c>)
	while (count_number <= 255) {
 8010fc2:	9207      	str	r2, [sp, #28]
 8010fc4:	f893 c000 	ldrb.w	ip, [r3]
 8010fc8:	4b73      	ldr	r3, [pc, #460]	; (8011198 <maze_makerhosuu+0x220>)
 8010fca:	920a      	str	r2, [sp, #40]	; 0x28
 8010fcc:	f8b3 9000 	ldrh.w	r9, [r3]
 8010fd0:	4b72      	ldr	r3, [pc, #456]	; (801119c <maze_makerhosuu+0x224>)
 8010fd2:	9204      	str	r2, [sp, #16]
 8010fd4:	881b      	ldrh	r3, [r3, #0]
 8010fd6:	9303      	str	r3, [sp, #12]
 8010fd8:	4b71      	ldr	r3, [pc, #452]	; (80111a0 <maze_makerhosuu+0x228>)
 8010fda:	9200      	str	r2, [sp, #0]
 8010fdc:	881b      	ldrh	r3, [r3, #0]
 8010fde:	9305      	str	r3, [sp, #20]
 8010fe0:	4b70      	ldr	r3, [pc, #448]	; (80111a4 <maze_makerhosuu+0x22c>)
 8010fe2:	881b      	ldrh	r3, [r3, #0]
 8010fe4:	9306      	str	r3, [sp, #24]
 8010fe6:	4b70      	ldr	r3, [pc, #448]	; (80111a8 <maze_makerhosuu+0x230>)
 8010fe8:	881b      	ldrh	r3, [r3, #0]
 8010fea:	9308      	str	r3, [sp, #32]
 8010fec:	2301      	movs	r3, #1
 8010fee:	9301      	str	r3, [sp, #4]
 8010ff0:	4690      	mov	r8, r2
 8010ff2:	4613      	mov	r3, r2
 8010ff4:	4696      	mov	lr, r2
 8010ff6:	4617      	mov	r7, r2
			if (walk_count[coordinate] == count_number - 1) {
 8010ff8:	9e01      	ldr	r6, [sp, #4]
 8010ffa:	f8bd a004 	ldrh.w	sl, [sp, #4]
 8010ffe:	3e01      	subs	r6, #1
	tt = 0;
 8011000:	2000      	movs	r0, #0
			if (walk_count[coordinate] == count_number - 1) {
 8011002:	960d      	str	r6, [sp, #52]	; 0x34
 8011004:	b2c6      	uxtb	r6, r0
 8011006:	9609      	str	r6, [sp, #36]	; 0x24
 8011008:	f835 6010 	ldrh.w	r6, [r5, r0, lsl #1]
 801100c:	46b3      	mov	fp, r6
 801100e:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 8011010:	45b3      	cmp	fp, r6
 8011012:	d155      	bne.n	80110c0 <maze_makerhosuu+0x148>
				Xcheak_result = coordinate & Xend_cheak;
 8011014:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011016:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011018:	400b      	ands	r3, r1
 801101a:	9302      	str	r3, [sp, #8]
				Ycheak_result = coordinate & Yend_cheak;
 801101c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801101e:	4019      	ands	r1, r3
				Xcoordinate = Xcheak_result >> 4;
 8011020:	9b02      	ldr	r3, [sp, #8]
 8011022:	091c      	lsrs	r4, r3, #4
				Ycoordinate = Ycheak_result;

				//g
				shift1 = 1;
				shift1 = shift1 << Xcoordinate;
 8011024:	2301      	movs	r3, #1
 8011026:	40a3      	lsls	r3, r4
				if (Ycoordinate <= 14) {
 8011028:	290e      	cmp	r1, #14
				shift1 = shift1 << Xcoordinate;
 801102a:	b29b      	uxth	r3, r3
				if (Ycoordinate <= 14) {
 801102c:	f240 808a 	bls.w	8011144 <maze_makerhosuu+0x1cc>
					wall_north = column[Ycoordinate] & shift1;
				}
				shift1 = 1;
				shift1 = shift1 << Xcoordinate;
				if (Ycoordinate >= 1) {
					wall_south = column[Ycoordinate - 1] & shift1;
 8011030:	1e4e      	subs	r6, r1, #1
 8011032:	4f5e      	ldr	r7, [pc, #376]	; (80111ac <maze_makerhosuu+0x234>)
 8011034:	f837 6016 	ldrh.w	r6, [r7, r6, lsl #1]
 8011038:	4033      	ands	r3, r6
 801103a:	9305      	str	r3, [sp, #20]
 801103c:	2301      	movs	r3, #1
 801103e:	930a      	str	r3, [sp, #40]	; 0x28
				}

				shift1 = 1;
				shift1 = shift1 << Ycoordinate;
 8011040:	2301      	movs	r3, #1
 8011042:	408b      	lsls	r3, r1
				if (Xcoordinate <= 14) {
 8011044:	2c0f      	cmp	r4, #15
				shift1 = shift1 << Ycoordinate;
 8011046:	b29b      	uxth	r3, r3
				if (Xcoordinate <= 14) {
 8011048:	f040 8089 	bne.w	801115e <maze_makerhosuu+0x1e6>
				}

				shift1 = 1;
				shift1 = shift1 << Ycoordinate;
				if (Xcoordinate >= 1) {
					wall_west = row[Xcoordinate - 1] & shift1;
 801104c:	1e62      	subs	r2, r4, #1
 801104e:	4e58      	ldr	r6, [pc, #352]	; (80111b0 <maze_makerhosuu+0x238>)
 8011050:	f836 2012 	ldrh.w	r2, [r6, r2, lsl #1]
 8011054:	4013      	ands	r3, r2
 8011056:	9308      	str	r3, [sp, #32]
 8011058:	2201      	movs	r2, #1
				}
				shift1 = 1;

				if (walk_count[coordinate + 1] <= 254 || Ycoordinate == 15
 801105a:	1c43      	adds	r3, r0, #1
 801105c:	f835 6013 	ldrh.w	r6, [r5, r3, lsl #1]
 8011060:	2efe      	cmp	r6, #254	; 0xfe
 8011062:	d905      	bls.n	8011070 <maze_makerhosuu+0xf8>
 8011064:	290f      	cmp	r1, #15
 8011066:	d003      	beq.n	8011070 <maze_makerhosuu+0xf8>
						|| wall_north >= 1) {
 8011068:	9e03      	ldr	r6, [sp, #12]
 801106a:	b90e      	cbnz	r6, 8011070 <maze_makerhosuu+0xf8>
				} else {
					walk_count[coordinate + 1] = count_number;
 801106c:	f825 a013 	strh.w	sl, [r5, r3, lsl #1]
				}
				if (walk_count[coordinate - 1] <= 254 || Ycoordinate == 0
 8011070:	1e43      	subs	r3, r0, #1
 8011072:	f835 6013 	ldrh.w	r6, [r5, r3, lsl #1]
 8011076:	2efe      	cmp	r6, #254	; 0xfe
 8011078:	d904      	bls.n	8011084 <maze_makerhosuu+0x10c>
 801107a:	b119      	cbz	r1, 8011084 <maze_makerhosuu+0x10c>
						|| wall_south >= 1) {
 801107c:	9e05      	ldr	r6, [sp, #20]
 801107e:	b90e      	cbnz	r6, 8011084 <maze_makerhosuu+0x10c>
				} else {
					walk_count[coordinate - 1] = count_number;
 8011080:	f825 a013 	strh.w	sl, [r5, r3, lsl #1]
				}
				if (walk_count[coordinate + 16] <= 254 || Xcoordinate == 15
 8011084:	f100 0310 	add.w	r3, r0, #16
 8011088:	f835 6013 	ldrh.w	r6, [r5, r3, lsl #1]
 801108c:	2efe      	cmp	r6, #254	; 0xfe
 801108e:	d905      	bls.n	801109c <maze_makerhosuu+0x124>
 8011090:	2c0f      	cmp	r4, #15
 8011092:	d003      	beq.n	801109c <maze_makerhosuu+0x124>
						|| wall_east >= 1) {
 8011094:	9e06      	ldr	r6, [sp, #24]
 8011096:	b90e      	cbnz	r6, 801109c <maze_makerhosuu+0x124>
				} else {
					walk_count[coordinate + 16] = count_number;
 8011098:	f825 a013 	strh.w	sl, [r5, r3, lsl #1]
				}
				if (walk_count[coordinate - 16] <= 254 || Xcoordinate == 0
 801109c:	f1a0 0310 	sub.w	r3, r0, #16
 80110a0:	f835 6013 	ldrh.w	r6, [r5, r3, lsl #1]
 80110a4:	2efe      	cmp	r6, #254	; 0xfe
 80110a6:	d904      	bls.n	80110b2 <maze_makerhosuu+0x13a>
 80110a8:	b11c      	cbz	r4, 80110b2 <maze_makerhosuu+0x13a>
						|| wall_west >= 1) {
 80110aa:	9e08      	ldr	r6, [sp, #32]
 80110ac:	b90e      	cbnz	r6, 80110b2 <maze_makerhosuu+0x13a>
				} else {
					walk_count[coordinate - 16] = count_number;
 80110ae:	f825 a013 	strh.w	sl, [r5, r3, lsl #1]
 80110b2:	2301      	movs	r3, #1
				Ycheak_result = coordinate & Yend_cheak;
 80110b4:	468c      	mov	ip, r1
				shift1 = 1;
 80110b6:	4699      	mov	r9, r3
					walk_count[coordinate - 16] = count_number;
 80110b8:	4698      	mov	r8, r3
 80110ba:	469e      	mov	lr, r3
 80110bc:	461f      	mov	r7, r3
 80110be:	9300      	str	r3, [sp, #0]
 80110c0:	3001      	adds	r0, #1
				}

			}
			if (coordinate == 255) {
 80110c2:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 80110c6:	d19d      	bne.n	8011004 <maze_makerhosuu+0x8c>
				break;
			}
			coordinate++;
		}
		if (count_number == 255) {
 80110c8:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 80110cc:	d151      	bne.n	8011172 <maze_makerhosuu+0x1fa>
 80110ce:	4839      	ldr	r0, [pc, #228]	; (80111b4 <maze_makerhosuu+0x23c>)
 80110d0:	f880 a000 	strb.w	sl, [r0]
 80110d4:	9800      	ldr	r0, [sp, #0]
 80110d6:	b118      	cbz	r0, 80110e0 <maze_makerhosuu+0x168>
 80110d8:	482b      	ldr	r0, [pc, #172]	; (8011188 <maze_makerhosuu+0x210>)
 80110da:	f89d 5008 	ldrb.w	r5, [sp, #8]
 80110de:	7005      	strb	r5, [r0, #0]
 80110e0:	b10f      	cbz	r7, 80110e6 <maze_makerhosuu+0x16e>
 80110e2:	482a      	ldr	r0, [pc, #168]	; (801118c <maze_makerhosuu+0x214>)
 80110e4:	7001      	strb	r1, [r0, #0]
 80110e6:	f1be 0f00 	cmp.w	lr, #0
 80110ea:	d001      	beq.n	80110f0 <maze_makerhosuu+0x178>
 80110ec:	4928      	ldr	r1, [pc, #160]	; (8011190 <maze_makerhosuu+0x218>)
 80110ee:	700c      	strb	r4, [r1, #0]
 80110f0:	f1b8 0f00 	cmp.w	r8, #0
 80110f4:	d002      	beq.n	80110fc <maze_makerhosuu+0x184>
 80110f6:	4927      	ldr	r1, [pc, #156]	; (8011194 <maze_makerhosuu+0x21c>)
 80110f8:	f881 c000 	strb.w	ip, [r1]
 80110fc:	b113      	cbz	r3, 8011104 <maze_makerhosuu+0x18c>
 80110fe:	4b26      	ldr	r3, [pc, #152]	; (8011198 <maze_makerhosuu+0x220>)
 8011100:	f8a3 9000 	strh.w	r9, [r3]
 8011104:	9b04      	ldr	r3, [sp, #16]
 8011106:	b11b      	cbz	r3, 8011110 <maze_makerhosuu+0x198>
 8011108:	4b24      	ldr	r3, [pc, #144]	; (801119c <maze_makerhosuu+0x224>)
 801110a:	f8bd 100c 	ldrh.w	r1, [sp, #12]
 801110e:	8019      	strh	r1, [r3, #0]
 8011110:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011112:	b11b      	cbz	r3, 801111c <maze_makerhosuu+0x1a4>
 8011114:	4b22      	ldr	r3, [pc, #136]	; (80111a0 <maze_makerhosuu+0x228>)
 8011116:	f8bd 1014 	ldrh.w	r1, [sp, #20]
 801111a:	8019      	strh	r1, [r3, #0]
 801111c:	9b07      	ldr	r3, [sp, #28]
 801111e:	b11b      	cbz	r3, 8011128 <maze_makerhosuu+0x1b0>
 8011120:	4b20      	ldr	r3, [pc, #128]	; (80111a4 <maze_makerhosuu+0x22c>)
 8011122:	f8bd 1018 	ldrh.w	r1, [sp, #24]
 8011126:	8019      	strh	r1, [r3, #0]
 8011128:	b11a      	cbz	r2, 8011132 <maze_makerhosuu+0x1ba>
 801112a:	4b1f      	ldr	r3, [pc, #124]	; (80111a8 <maze_makerhosuu+0x230>)
 801112c:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8011130:	801a      	strh	r2, [r3, #0]
			break;
		}
		count_number++;
	}
	count_number = 1;
 8011132:	4b21      	ldr	r3, [pc, #132]	; (80111b8 <maze_makerhosuu+0x240>)
 8011134:	2201      	movs	r2, #1
 8011136:	801a      	strh	r2, [r3, #0]
}
 8011138:	b00f      	add	sp, #60	; 0x3c
 801113a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801113e:	2601      	movs	r6, #1
 8011140:	9604      	str	r6, [sp, #16]
 8011142:	e775      	b.n	8011030 <maze_makerhosuu+0xb8>
					wall_north = column[Ycoordinate] & shift1;
 8011144:	4e19      	ldr	r6, [pc, #100]	; (80111ac <maze_makerhosuu+0x234>)
 8011146:	f836 6011 	ldrh.w	r6, [r6, r1, lsl #1]
 801114a:	401e      	ands	r6, r3
 801114c:	9603      	str	r6, [sp, #12]
				if (Ycoordinate >= 1) {
 801114e:	2900      	cmp	r1, #0
 8011150:	d1f5      	bne.n	801113e <maze_makerhosuu+0x1c6>
 8011152:	2301      	movs	r3, #1
 8011154:	9304      	str	r3, [sp, #16]
 8011156:	e773      	b.n	8011040 <maze_makerhosuu+0xc8>
 8011158:	2201      	movs	r2, #1
 801115a:	9207      	str	r2, [sp, #28]
 801115c:	e776      	b.n	801104c <maze_makerhosuu+0xd4>
					wall_east = row[Xcoordinate] & shift1;
 801115e:	4e14      	ldr	r6, [pc, #80]	; (80111b0 <maze_makerhosuu+0x238>)
 8011160:	f836 6014 	ldrh.w	r6, [r6, r4, lsl #1]
 8011164:	401e      	ands	r6, r3
 8011166:	9606      	str	r6, [sp, #24]
				if (Xcoordinate >= 1) {
 8011168:	2c00      	cmp	r4, #0
 801116a:	d1f5      	bne.n	8011158 <maze_makerhosuu+0x1e0>
 801116c:	2301      	movs	r3, #1
 801116e:	9307      	str	r3, [sp, #28]
 8011170:	e773      	b.n	801105a <maze_makerhosuu+0xe2>
 8011172:	9801      	ldr	r0, [sp, #4]
 8011174:	3001      	adds	r0, #1
 8011176:	9001      	str	r0, [sp, #4]
 8011178:	e73e      	b.n	8010ff8 <maze_makerhosuu+0x80>
 801117a:	bf00      	nop
 801117c:	2000ba34 	.word	0x2000ba34
 8011180:	20000210 	.word	0x20000210
 8011184:	2000000a 	.word	0x2000000a
 8011188:	20018275 	.word	0x20018275
 801118c:	20003c24 	.word	0x20003c24
 8011190:	2001816c 	.word	0x2001816c
 8011194:	200181a4 	.word	0x200181a4
 8011198:	20016334 	.word	0x20016334
 801119c:	2000b5e0 	.word	0x2000b5e0
 80111a0:	2001815c 	.word	0x2001815c
 80111a4:	2001817c 	.word	0x2001817c
 80111a8:	2000b600 	.word	0x2000b600
 80111ac:	2000bc6a 	.word	0x2000bc6a
 80111b0:	20018254 	.word	0x20018254
 80111b4:	2000bc64 	.word	0x2000bc64
 80111b8:	2000b5f8 	.word	0x2000b5f8

080111bc <maze_makerST>:
void maze_makerST(int STmass) { //iD}bv
 80111bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80111c0:	b093      	sub	sp, #76	; 0x4c
//XXX
//}bppuD*************************************
	tt = 0;
	while (tt <= 255) {
		walk_count[tt] = 65535;
 80111c2:	4aa7      	ldr	r2, [pc, #668]	; (8011460 <maze_makerST+0x2a4>)
void maze_makerST(int STmass) { //iD}bv
 80111c4:	9010      	str	r0, [sp, #64]	; 0x40
	tt = 0;
 80111c6:	2300      	movs	r3, #0
		walk_count[tt] = 65535;
 80111c8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80111cc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

		tt++;
 80111d0:	3301      	adds	r3, #1
	while (tt <= 255) {
 80111d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80111d6:	d1f9      	bne.n	80111cc <maze_makerST+0x10>
	}
	tt = 0;
 80111d8:	49a2      	ldr	r1, [pc, #648]	; (8011464 <maze_makerST+0x2a8>)
 80111da:	2300      	movs	r3, #0
 80111dc:	600b      	str	r3, [r1, #0]
	count_number = 1;
	while (count_number <= 255) {
		coordinate = 0;
		while (coordinate <= 255) {
			if (walk_count[coordinate] == count_number - 1) {
				Xcheak_result = coordinate & Xend_cheak;
 80111de:	49a2      	ldr	r1, [pc, #648]	; (8011468 <maze_makerST+0x2ac>)
	walk_count[(goal_x * 16) + goal_y] = 0;
 80111e0:	f8a2 30ee 	strh.w	r3, [r2, #238]	; 0xee
				Xcheak_result = coordinate & Xend_cheak;
 80111e4:	7808      	ldrb	r0, [r1, #0]
 80111e6:	900e      	str	r0, [sp, #56]	; 0x38
				Ycheak_result = coordinate & Yend_cheak;
 80111e8:	7849      	ldrb	r1, [r1, #1]
 80111ea:	48a0      	ldr	r0, [pc, #640]	; (801146c <maze_makerST+0x2b0>)
 80111ec:	910f      	str	r1, [sp, #60]	; 0x3c
 80111ee:	49a0      	ldr	r1, [pc, #640]	; (8011470 <maze_makerST+0x2b4>)
 80111f0:	7800      	ldrb	r0, [r0, #0]
 80111f2:	9005      	str	r0, [sp, #20]
 80111f4:	7808      	ldrb	r0, [r1, #0]
 80111f6:	499f      	ldr	r1, [pc, #636]	; (8011474 <maze_makerST+0x2b8>)
	walk_count[((goal_x + 1) * 16) + goal_y] = 0;
 80111f8:	f8a2 310e 	strh.w	r3, [r2, #270]	; 0x10e
 80111fc:	f891 a000 	ldrb.w	sl, [r1]
 8011200:	499d      	ldr	r1, [pc, #628]	; (8011478 <maze_makerST+0x2bc>)
	walk_count[(goal_x * 16) + goal_y + 1] = 0;
 8011202:	f8a2 30f0 	strh.w	r3, [r2, #240]	; 0xf0
 8011206:	f891 c000 	ldrb.w	ip, [r1]
 801120a:	499c      	ldr	r1, [pc, #624]	; (801147c <maze_makerST+0x2c0>)
	walk_count[((goal_x + 1) * 16) + goal_y + 1] = 0;
 801120c:	f8a2 3110 	strh.w	r3, [r2, #272]	; 0x110
 8011210:	f8b1 9000 	ldrh.w	r9, [r1]
 8011214:	499a      	ldr	r1, [pc, #616]	; (8011480 <maze_makerST+0x2c4>)
	walk_direction[(goal_x * 16) + goal_y] = 0;
 8011216:	4a9b      	ldr	r2, [pc, #620]	; (8011484 <maze_makerST+0x2c8>)
 8011218:	8809      	ldrh	r1, [r1, #0]
 801121a:	9106      	str	r1, [sp, #24]
 801121c:	499a      	ldr	r1, [pc, #616]	; (8011488 <maze_makerST+0x2cc>)
 801121e:	f882 3077 	strb.w	r3, [r2, #119]	; 0x77
 8011222:	8809      	ldrh	r1, [r1, #0]
 8011224:	9108      	str	r1, [sp, #32]
 8011226:	4999      	ldr	r1, [pc, #612]	; (801148c <maze_makerST+0x2d0>)
	walk_direction[((goal_x + 1) * 16) + goal_y] = 0;
 8011228:	f882 3087 	strb.w	r3, [r2, #135]	; 0x87
 801122c:	8809      	ldrh	r1, [r1, #0]
 801122e:	9109      	str	r1, [sp, #36]	; 0x24
 8011230:	4997      	ldr	r1, [pc, #604]	; (8011490 <maze_makerST+0x2d4>)
	walk_direction[(goal_x * 16) + goal_y + 1] = 0;
 8011232:	f882 3078 	strb.w	r3, [r2, #120]	; 0x78
 8011236:	8809      	ldrh	r1, [r1, #0]
 8011238:	910b      	str	r1, [sp, #44]	; 0x2c
	while (count_number <= 255) {
 801123a:	2101      	movs	r1, #1
 801123c:	9103      	str	r1, [sp, #12]
			if (walk_count[coordinate] == count_number - 1) {
 801123e:	4988      	ldr	r1, [pc, #544]	; (8011460 <maze_makerST+0x2a4>)
	walk_direction[((goal_x + 1) * 16) + goal_y + 1] = 0;
 8011240:	f882 3088 	strb.w	r3, [r2, #136]	; 0x88
	while (count_number <= 255) {
 8011244:	930a      	str	r3, [sp, #40]	; 0x28
 8011246:	930d      	str	r3, [sp, #52]	; 0x34
 8011248:	9307      	str	r3, [sp, #28]
 801124a:	9302      	str	r3, [sp, #8]
 801124c:	469b      	mov	fp, r3
 801124e:	4698      	mov	r8, r3
 8011250:	469e      	mov	lr, r3
 8011252:	9301      	str	r3, [sp, #4]
			if (walk_count[coordinate] == count_number - 1) {
 8011254:	9e03      	ldr	r6, [sp, #12]
 8011256:	f8bd 500c 	ldrh.w	r5, [sp, #12]
 801125a:	3e01      	subs	r6, #1
 801125c:	9611      	str	r6, [sp, #68]	; 0x44
					} else {
						if (walk_direction[coordinate] == 4) {
							walk_count[coordinate - 16] = count_number;
							walk_direction[coordinate - 16] = 4;
						} else {
							walk_count[coordinate - 16] = count_number + STmass;
 801125e:	9e10      	ldr	r6, [sp, #64]	; 0x40
 8011260:	19ae      	adds	r6, r5, r6
	tt = 0;
 8011262:	2400      	movs	r4, #0
							walk_count[coordinate - 16] = count_number + STmass;
 8011264:	9604      	str	r6, [sp, #16]
 8011266:	b2e6      	uxtb	r6, r4
 8011268:	960c      	str	r6, [sp, #48]	; 0x30
			if (walk_count[coordinate] == count_number - 1) {
 801126a:	f831 6014 	ldrh.w	r6, [r1, r4, lsl #1]
 801126e:	4637      	mov	r7, r6
 8011270:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8011272:	42b7      	cmp	r7, r6
 8011274:	f040 80ac 	bne.w	80113d0 <maze_makerST+0x214>
				Xcheak_result = coordinate & Xend_cheak;
 8011278:	980c      	ldr	r0, [sp, #48]	; 0x30
 801127a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801127c:	4003      	ands	r3, r0
 801127e:	9305      	str	r3, [sp, #20]
				Ycheak_result = coordinate & Yend_cheak;
 8011280:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8011282:	4018      	ands	r0, r3
				Xcoordinate = Xcheak_result >> 4;
 8011284:	9b05      	ldr	r3, [sp, #20]
 8011286:	ea4f 1a13 	mov.w	sl, r3, lsr #4
				shift1 = shift1 << Xcoordinate;
 801128a:	2301      	movs	r3, #1
 801128c:	fa03 f30a 	lsl.w	r3, r3, sl
				if (Ycoordinate <= 14) {
 8011290:	280e      	cmp	r0, #14
				shift1 = shift1 << Xcoordinate;
 8011292:	b29b      	uxth	r3, r3
				if (Ycoordinate <= 14) {
 8011294:	d929      	bls.n	80112ea <maze_makerST+0x12e>
					wall_south = column[Ycoordinate - 1] & shift1;
 8011296:	1e46      	subs	r6, r0, #1
 8011298:	4f7e      	ldr	r7, [pc, #504]	; (8011494 <maze_makerST+0x2d8>)
 801129a:	f837 6016 	ldrh.w	r6, [r7, r6, lsl #1]
 801129e:	4033      	ands	r3, r6
 80112a0:	9308      	str	r3, [sp, #32]
 80112a2:	2301      	movs	r3, #1
 80112a4:	930d      	str	r3, [sp, #52]	; 0x34
				shift1 = shift1 << Ycoordinate;
 80112a6:	2301      	movs	r3, #1
 80112a8:	4083      	lsls	r3, r0
				if (Xcoordinate <= 14) {
 80112aa:	f1ba 0f0f 	cmp.w	sl, #15
				shift1 = shift1 << Ycoordinate;
 80112ae:	b29b      	uxth	r3, r3
				if (Xcoordinate <= 14) {
 80112b0:	d128      	bne.n	8011304 <maze_makerST+0x148>
					wall_west = row[Xcoordinate - 1] & shift1;
 80112b2:	f10a 36ff 	add.w	r6, sl, #4294967295
 80112b6:	4f78      	ldr	r7, [pc, #480]	; (8011498 <maze_makerST+0x2dc>)
 80112b8:	f837 6016 	ldrh.w	r6, [r7, r6, lsl #1]
 80112bc:	4033      	ands	r3, r6
 80112be:	930b      	str	r3, [sp, #44]	; 0x2c
 80112c0:	f04f 0b01 	mov.w	fp, #1
				if (walk_count[coordinate + 1] <= 254 || Ycoordinate == 15
 80112c4:	1c63      	adds	r3, r4, #1
 80112c6:	f831 6013 	ldrh.w	r6, [r1, r3, lsl #1]
 80112ca:	2efe      	cmp	r6, #254	; 0xfe
 80112cc:	d92a      	bls.n	8011324 <maze_makerST+0x168>
 80112ce:	280f      	cmp	r0, #15
 80112d0:	d028      	beq.n	8011324 <maze_makerST+0x168>
						|| wall_north >= 1) {
 80112d2:	9e06      	ldr	r6, [sp, #24]
 80112d4:	bb36      	cbnz	r6, 8011324 <maze_makerST+0x168>
					if (walk_direction[coordinate] == 0) {
 80112d6:	5d16      	ldrb	r6, [r2, r4]
 80112d8:	b9fe      	cbnz	r6, 801131a <maze_makerST+0x15e>
						walk_count[coordinate + 1] = count_number;
 80112da:	f821 5013 	strh.w	r5, [r1, r3, lsl #1]
							walk_direction[coordinate + 1] = 1;
 80112de:	f04f 0601 	mov.w	r6, #1
 80112e2:	e01e      	b.n	8011322 <maze_makerST+0x166>
 80112e4:	2601      	movs	r6, #1
 80112e6:	9607      	str	r6, [sp, #28]
 80112e8:	e7d5      	b.n	8011296 <maze_makerST+0xda>
					wall_north = column[Ycoordinate] & shift1;
 80112ea:	4e6a      	ldr	r6, [pc, #424]	; (8011494 <maze_makerST+0x2d8>)
 80112ec:	f836 6010 	ldrh.w	r6, [r6, r0, lsl #1]
 80112f0:	401e      	ands	r6, r3
 80112f2:	9606      	str	r6, [sp, #24]
				if (Ycoordinate >= 1) {
 80112f4:	2800      	cmp	r0, #0
 80112f6:	d1f5      	bne.n	80112e4 <maze_makerST+0x128>
 80112f8:	2301      	movs	r3, #1
 80112fa:	9307      	str	r3, [sp, #28]
 80112fc:	e7d3      	b.n	80112a6 <maze_makerST+0xea>
 80112fe:	2601      	movs	r6, #1
 8011300:	960a      	str	r6, [sp, #40]	; 0x28
 8011302:	e7d6      	b.n	80112b2 <maze_makerST+0xf6>
					wall_east = row[Xcoordinate] & shift1;
 8011304:	4e64      	ldr	r6, [pc, #400]	; (8011498 <maze_makerST+0x2dc>)
 8011306:	f836 601a 	ldrh.w	r6, [r6, sl, lsl #1]
 801130a:	401e      	ands	r6, r3
 801130c:	9609      	str	r6, [sp, #36]	; 0x24
				if (Xcoordinate >= 1) {
 801130e:	f1ba 0f00 	cmp.w	sl, #0
 8011312:	d1f4      	bne.n	80112fe <maze_makerST+0x142>
 8011314:	2301      	movs	r3, #1
 8011316:	930a      	str	r3, [sp, #40]	; 0x28
 8011318:	e7d4      	b.n	80112c4 <maze_makerST+0x108>
						if (walk_direction[coordinate] == 1) {
 801131a:	2e01      	cmp	r6, #1
 801131c:	d110      	bne.n	8011340 <maze_makerST+0x184>
							walk_count[coordinate + 1] = count_number;
 801131e:	f821 5013 	strh.w	r5, [r1, r3, lsl #1]
							walk_direction[coordinate + 1] = 1;
 8011322:	54d6      	strb	r6, [r2, r3]
				if (walk_count[coordinate - 1] <= 254 || Ycoordinate == 0
 8011324:	1e63      	subs	r3, r4, #1
 8011326:	f831 6013 	ldrh.w	r6, [r1, r3, lsl #1]
 801132a:	2efe      	cmp	r6, #254	; 0xfe
 801132c:	d912      	bls.n	8011354 <maze_makerST+0x198>
 801132e:	b188      	cbz	r0, 8011354 <maze_makerST+0x198>
						|| wall_south >= 1) {
 8011330:	9e08      	ldr	r6, [sp, #32]
 8011332:	b97e      	cbnz	r6, 8011354 <maze_makerST+0x198>
					if (walk_direction[coordinate] == 0) {
 8011334:	5d16      	ldrb	r6, [r2, r4]
 8011336:	b946      	cbnz	r6, 801134a <maze_makerST+0x18e>
						walk_count[coordinate - 1] = count_number;
 8011338:	f821 5013 	strh.w	r5, [r1, r3, lsl #1]
							walk_direction[coordinate - 1] = 3;
 801133c:	2603      	movs	r6, #3
 801133e:	e008      	b.n	8011352 <maze_makerST+0x196>
							walk_count[coordinate + 1] = count_number + STmass;
 8011340:	f8bd 6010 	ldrh.w	r6, [sp, #16]
 8011344:	f821 6013 	strh.w	r6, [r1, r3, lsl #1]
 8011348:	e7c9      	b.n	80112de <maze_makerST+0x122>
						if (walk_direction[coordinate] == 3) {
 801134a:	2e03      	cmp	r6, #3
 801134c:	d113      	bne.n	8011376 <maze_makerST+0x1ba>
							walk_count[coordinate - 1] = count_number;
 801134e:	f821 5013 	strh.w	r5, [r1, r3, lsl #1]
							walk_direction[coordinate - 1] = 3;
 8011352:	54d6      	strb	r6, [r2, r3]
				if (walk_count[coordinate + 16] <= 254 || Xcoordinate == 15
 8011354:	f104 0310 	add.w	r3, r4, #16
 8011358:	f831 6013 	ldrh.w	r6, [r1, r3, lsl #1]
 801135c:	2efe      	cmp	r6, #254	; 0xfe
 801135e:	d914      	bls.n	801138a <maze_makerST+0x1ce>
 8011360:	f1ba 0f0f 	cmp.w	sl, #15
 8011364:	d011      	beq.n	801138a <maze_makerST+0x1ce>
						|| wall_east >= 1) {
 8011366:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8011368:	b97e      	cbnz	r6, 801138a <maze_makerST+0x1ce>
					if (walk_direction[coordinate] == 0) {
 801136a:	5d16      	ldrb	r6, [r2, r4]
 801136c:	b946      	cbnz	r6, 8011380 <maze_makerST+0x1c4>
						walk_count[coordinate + 16] = count_number;
 801136e:	f821 5013 	strh.w	r5, [r1, r3, lsl #1]
							walk_direction[coordinate + 16] = 2;
 8011372:	2602      	movs	r6, #2
 8011374:	e008      	b.n	8011388 <maze_makerST+0x1cc>
							walk_count[coordinate - 1] = count_number + STmass;
 8011376:	f8bd 6010 	ldrh.w	r6, [sp, #16]
 801137a:	f821 6013 	strh.w	r6, [r1, r3, lsl #1]
 801137e:	e7dd      	b.n	801133c <maze_makerST+0x180>
						if (walk_direction[coordinate] == 2) {
 8011380:	2e02      	cmp	r6, #2
 8011382:	d114      	bne.n	80113ae <maze_makerST+0x1f2>
							walk_count[coordinate + 16] = count_number;
 8011384:	f821 5013 	strh.w	r5, [r1, r3, lsl #1]
							walk_direction[coordinate + 16] = 2;
 8011388:	54d6      	strb	r6, [r2, r3]
				if (walk_count[coordinate - 16] <= 254 || Xcoordinate == 0
 801138a:	f1a4 0310 	sub.w	r3, r4, #16
 801138e:	f831 6013 	ldrh.w	r6, [r1, r3, lsl #1]
 8011392:	2efe      	cmp	r6, #254	; 0xfe
 8011394:	d915      	bls.n	80113c2 <maze_makerST+0x206>
 8011396:	f1ba 0f00 	cmp.w	sl, #0
 801139a:	d012      	beq.n	80113c2 <maze_makerST+0x206>
						|| wall_west >= 1) {
 801139c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 801139e:	b986      	cbnz	r6, 80113c2 <maze_makerST+0x206>
					if (walk_direction[coordinate] == 0) {
 80113a0:	5d16      	ldrb	r6, [r2, r4]
 80113a2:	b94e      	cbnz	r6, 80113b8 <maze_makerST+0x1fc>
						walk_count[coordinate - 16] = count_number;
 80113a4:	f821 5013 	strh.w	r5, [r1, r3, lsl #1]
							walk_direction[coordinate - 16] = 4;
 80113a8:	f04f 0604 	mov.w	r6, #4
 80113ac:	e008      	b.n	80113c0 <maze_makerST+0x204>
							walk_count[coordinate + 16] = count_number + STmass;
 80113ae:	f8bd 6010 	ldrh.w	r6, [sp, #16]
 80113b2:	f821 6013 	strh.w	r6, [r1, r3, lsl #1]
 80113b6:	e7dc      	b.n	8011372 <maze_makerST+0x1b6>
						if (walk_direction[coordinate] == 4) {
 80113b8:	2e04      	cmp	r6, #4
 80113ba:	d14b      	bne.n	8011454 <maze_makerST+0x298>
							walk_count[coordinate - 16] = count_number;
 80113bc:	f821 5013 	strh.w	r5, [r1, r3, lsl #1]
							walk_direction[coordinate - 16] = 4;
 80113c0:	54d6      	strb	r6, [r2, r3]
 80113c2:	2301      	movs	r3, #1
				Ycheak_result = coordinate & Yend_cheak;
 80113c4:	4684      	mov	ip, r0
				shift1 = 1;
 80113c6:	4699      	mov	r9, r3
							walk_direction[coordinate - 16] = 4;
 80113c8:	4698      	mov	r8, r3
 80113ca:	469e      	mov	lr, r3
 80113cc:	9302      	str	r3, [sp, #8]
 80113ce:	9301      	str	r3, [sp, #4]
 80113d0:	3401      	adds	r4, #1
						}
					}
				}

			}
			if (coordinate == 255) {
 80113d2:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
 80113d6:	f47f af46 	bne.w	8011266 <maze_makerST+0xaa>
				break;
			}
			coordinate++;
		}
		if (count_number == 255) {
 80113da:	2dff      	cmp	r5, #255	; 0xff
 80113dc:	d162      	bne.n	80114a4 <maze_makerST+0x2e8>
 80113de:	4a2f      	ldr	r2, [pc, #188]	; (801149c <maze_makerST+0x2e0>)
 80113e0:	7015      	strb	r5, [r2, #0]
 80113e2:	9a01      	ldr	r2, [sp, #4]
 80113e4:	b11a      	cbz	r2, 80113ee <maze_makerST+0x232>
 80113e6:	4a21      	ldr	r2, [pc, #132]	; (801146c <maze_makerST+0x2b0>)
 80113e8:	f89d 1014 	ldrb.w	r1, [sp, #20]
 80113ec:	7011      	strb	r1, [r2, #0]
 80113ee:	9a02      	ldr	r2, [sp, #8]
 80113f0:	b10a      	cbz	r2, 80113f6 <maze_makerST+0x23a>
 80113f2:	4a1f      	ldr	r2, [pc, #124]	; (8011470 <maze_makerST+0x2b4>)
 80113f4:	7010      	strb	r0, [r2, #0]
 80113f6:	f1be 0f00 	cmp.w	lr, #0
 80113fa:	d002      	beq.n	8011402 <maze_makerST+0x246>
 80113fc:	4a1d      	ldr	r2, [pc, #116]	; (8011474 <maze_makerST+0x2b8>)
 80113fe:	f882 a000 	strb.w	sl, [r2]
 8011402:	f1b8 0f00 	cmp.w	r8, #0
 8011406:	d002      	beq.n	801140e <maze_makerST+0x252>
 8011408:	4a1b      	ldr	r2, [pc, #108]	; (8011478 <maze_makerST+0x2bc>)
 801140a:	f882 c000 	strb.w	ip, [r2]
 801140e:	b113      	cbz	r3, 8011416 <maze_makerST+0x25a>
 8011410:	4b1a      	ldr	r3, [pc, #104]	; (801147c <maze_makerST+0x2c0>)
 8011412:	f8a3 9000 	strh.w	r9, [r3]
 8011416:	9b07      	ldr	r3, [sp, #28]
 8011418:	b11b      	cbz	r3, 8011422 <maze_makerST+0x266>
 801141a:	4b19      	ldr	r3, [pc, #100]	; (8011480 <maze_makerST+0x2c4>)
 801141c:	f8bd 2018 	ldrh.w	r2, [sp, #24]
 8011420:	801a      	strh	r2, [r3, #0]
 8011422:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011424:	b11b      	cbz	r3, 801142e <maze_makerST+0x272>
 8011426:	4b18      	ldr	r3, [pc, #96]	; (8011488 <maze_makerST+0x2cc>)
 8011428:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 801142c:	801a      	strh	r2, [r3, #0]
 801142e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011430:	b11b      	cbz	r3, 801143a <maze_makerST+0x27e>
 8011432:	4b16      	ldr	r3, [pc, #88]	; (801148c <maze_makerST+0x2d0>)
 8011434:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 8011438:	801a      	strh	r2, [r3, #0]
 801143a:	f1bb 0f00 	cmp.w	fp, #0
 801143e:	d003      	beq.n	8011448 <maze_makerST+0x28c>
 8011440:	4b13      	ldr	r3, [pc, #76]	; (8011490 <maze_makerST+0x2d4>)
 8011442:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
 8011446:	801a      	strh	r2, [r3, #0]
			break;
		}
		count_number++;
	}
	count_number = 1;
 8011448:	4b15      	ldr	r3, [pc, #84]	; (80114a0 <maze_makerST+0x2e4>)
 801144a:	2201      	movs	r2, #1
 801144c:	801a      	strh	r2, [r3, #0]
}
 801144e:	b013      	add	sp, #76	; 0x4c
 8011450:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
							walk_count[coordinate - 16] = count_number + STmass;
 8011454:	f8bd 6010 	ldrh.w	r6, [sp, #16]
 8011458:	f821 6013 	strh.w	r6, [r1, r3, lsl #1]
 801145c:	e7a4      	b.n	80113a8 <maze_makerST+0x1ec>
 801145e:	bf00      	nop
 8011460:	2000ba34 	.word	0x2000ba34
 8011464:	20000210 	.word	0x20000210
 8011468:	2000000a 	.word	0x2000000a
 801146c:	20018275 	.word	0x20018275
 8011470:	20003c24 	.word	0x20003c24
 8011474:	2001816c 	.word	0x2001816c
 8011478:	200181a4 	.word	0x200181a4
 801147c:	20016334 	.word	0x20016334
 8011480:	2000b5e0 	.word	0x2000b5e0
 8011484:	200131bc 	.word	0x200131bc
 8011488:	2001815c 	.word	0x2001815c
 801148c:	2001817c 	.word	0x2001817c
 8011490:	2000b600 	.word	0x2000b600
 8011494:	2000bc6a 	.word	0x2000bc6a
 8011498:	20018254 	.word	0x20018254
 801149c:	2000bc64 	.word	0x2000bc64
 80114a0:	2000b5f8 	.word	0x2000b5f8
 80114a4:	9c03      	ldr	r4, [sp, #12]
 80114a6:	3401      	adds	r4, #1
 80114a8:	9403      	str	r4, [sp, #12]
 80114aa:	e6d3      	b.n	8011254 <maze_makerST+0x98>

080114ac <maze_makerRun>:

void maze_makerRun(int direction, int front_SEN, int left_SEN, int right_SEN,
		int x, int y) {
 80114ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80114b0:	b08f      	sub	sp, #60	; 0x3c

	switch (direction) {
 80114b2:	3801      	subs	r0, #1
		int x, int y) {
 80114b4:	9c18      	ldr	r4, [sp, #96]	; 0x60
 80114b6:	9d19      	ldr	r5, [sp, #100]	; 0x64
	switch (direction) {
 80114b8:	2803      	cmp	r0, #3
 80114ba:	d843      	bhi.n	8011544 <maze_makerRun+0x98>
 80114bc:	e8df f010 	tbh	[pc, r0, lsl #1]
 80114c0:	00920004 	.word	0x00920004
 80114c4:	011200d3 	.word	0x011200d3
	case 1:
		shift1 = 1;
		shift1 = shift1 << x;
 80114c8:	2001      	movs	r0, #1
 80114ca:	40a0      	lsls	r0, r4
		if (y <= 14) {
 80114cc:	2d0e      	cmp	r5, #14
		shift1 = shift1 << x;
 80114ce:	b280      	uxth	r0, r0
		if (y <= 14) {
 80114d0:	dc0f      	bgt.n	80114f2 <maze_makerRun+0x46>
			column_look[y] = column_look[y] | shift1;
 80114d2:	4fab      	ldr	r7, [pc, #684]	; (8011780 <maze_makerRun+0x2d4>)
		}
		if (front_SEN >= f_presence && y <= 14) {
 80114d4:	2981      	cmp	r1, #129	; 0x81
			column_look[y] = column_look[y] | shift1;
 80114d6:	f837 6015 	ldrh.w	r6, [r7, r5, lsl #1]

			column[y] = column[y] | shift1;
 80114da:	bfc8      	it	gt
 80114dc:	49a9      	ldrgt	r1, [pc, #676]	; (8011784 <maze_makerRun+0x2d8>)
			column_look[y] = column_look[y] | shift1;
 80114de:	ea46 0600 	orr.w	r6, r6, r0
 80114e2:	f827 6015 	strh.w	r6, [r7, r5, lsl #1]
			column[y] = column[y] | shift1;
 80114e6:	bfc2      	ittt	gt
 80114e8:	f831 6015 	ldrhgt.w	r6, [r1, r5, lsl #1]
 80114ec:	4330      	orrgt	r0, r6
 80114ee:	f821 0015 	strhgt.w	r0, [r1, r5, lsl #1]

		}
		shift1 = 1;
		shift1 = shift1 << y;
 80114f2:	2101      	movs	r1, #1
 80114f4:	40a9      	lsls	r1, r5
		if (x >= 1) {
 80114f6:	2c00      	cmp	r4, #0
		shift1 = shift1 << y;
 80114f8:	b289      	uxth	r1, r1
		if (x >= 1) {
 80114fa:	f340 8257 	ble.w	80119ac <maze_makerRun+0x500>
			row_look[x - 1] = row_look[x - 1] | shift1;
 80114fe:	1e60      	subs	r0, r4, #1
 8011500:	4fa1      	ldr	r7, [pc, #644]	; (8011788 <maze_makerRun+0x2dc>)
 8011502:	f837 6010 	ldrh.w	r6, [r7, r0, lsl #1]
		}
		if (left_SEN >= l_presence && x >= 1) {
 8011506:	2a81      	cmp	r2, #129	; 0x81
			row_look[x - 1] = row_look[x - 1] | shift1;
 8011508:	ea46 0601 	orr.w	r6, r6, r1
 801150c:	f827 6010 	strh.w	r6, [r7, r0, lsl #1]

			row[x - 1] = row[x - 1] | shift1;
 8011510:	bfc1      	itttt	gt
 8011512:	4e9e      	ldrgt	r6, [pc, #632]	; (801178c <maze_makerRun+0x2e0>)
 8011514:	f836 2010 	ldrhgt.w	r2, [r6, r0, lsl #1]
 8011518:	430a      	orrgt	r2, r1
 801151a:	f826 2010 	strhgt.w	r2, [r6, r0, lsl #1]

		}
		shift1 = 1;
		shift1 = shift1 << y;
		if (x <= 14) {
 801151e:	2c0e      	cmp	r4, #14
 8011520:	dc10      	bgt.n	8011544 <maze_makerRun+0x98>
			row_look[x] = row_look[x] | shift1;
 8011522:	4899      	ldr	r0, [pc, #612]	; (8011788 <maze_makerRun+0x2dc>)
 8011524:	f830 2014 	ldrh.w	r2, [r0, r4, lsl #1]
		}
		if (right_SEN >= r_presence && x <= 14) {
 8011528:	2b86      	cmp	r3, #134	; 0x86
			row_look[x] = row_look[x] | shift1;
 801152a:	ea42 0201 	orr.w	r2, r2, r1
 801152e:	f820 2014 	strh.w	r2, [r0, r4, lsl #1]
		if (right_SEN >= r_presence && x <= 14) {
 8011532:	dd07      	ble.n	8011544 <maze_makerRun+0x98>
 8011534:	2c0e      	cmp	r4, #14
 8011536:	dc05      	bgt.n	8011544 <maze_makerRun+0x98>

			row[x] = row[x] | shift1;
 8011538:	4a94      	ldr	r2, [pc, #592]	; (801178c <maze_makerRun+0x2e0>)
 801153a:	f832 3014 	ldrh.w	r3, [r2, r4, lsl #1]
 801153e:	4319      	orrs	r1, r3
 8011540:	f822 1014 	strh.w	r1, [r2, r4, lsl #1]
	}

//}bppuD*************************************
	tt = 0;
	while (tt <= 255) {
		walk_count[tt] = 255;
 8011544:	4a92      	ldr	r2, [pc, #584]	; (8011790 <maze_makerRun+0x2e4>)
	tt = 0;
 8011546:	2300      	movs	r3, #0
		walk_count[tt] = 255;
 8011548:	21ff      	movs	r1, #255	; 0xff
 801154a:	4610      	mov	r0, r2
 801154c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

		tt++;
 8011550:	3301      	adds	r3, #1
	while (tt <= 255) {
 8011552:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011556:	d1f9      	bne.n	801154c <maze_makerRun+0xa0>
	}
	tt = 0;
	while (tt <= 39) {
		count_box[tt] = 256;
 8011558:	498e      	ldr	r1, [pc, #568]	; (8011794 <maze_makerRun+0x2e8>)
		count_boxnext[tt] = 256;
 801155a:	4e8f      	ldr	r6, [pc, #572]	; (8011798 <maze_makerRun+0x2ec>)
	tt = 0;
 801155c:	2200      	movs	r2, #0
		count_box[tt] = 256;
 801155e:	f821 3012 	strh.w	r3, [r1, r2, lsl #1]
		count_boxnext[tt] = 256;
 8011562:	f826 3012 	strh.w	r3, [r6, r2, lsl #1]
		tt++;
 8011566:	3201      	adds	r2, #1
	while (tt <= 39) {
 8011568:	2a28      	cmp	r2, #40	; 0x28
 801156a:	d1f8      	bne.n	801155e <maze_makerRun+0xb2>

	walk_count[(goal_x * 16) + goal_y] = 0;
	walk_count[((goal_x + 1) * 16) + goal_y] = 0;
	walk_count[(goal_x * 16) + goal_y + 1] = 0;
	walk_count[((goal_x + 1) * 16) + goal_y + 1] = 0;
	count_box[0] = (goal_x * 16) + goal_y;
 801156c:	2377      	movs	r3, #119	; 0x77
 801156e:	800b      	strh	r3, [r1, #0]
	count_box[1] = ((goal_x + 1) * 16) + goal_y;
 8011570:	2387      	movs	r3, #135	; 0x87
 8011572:	804b      	strh	r3, [r1, #2]
	count_box[2] = (goal_x * 16) + goal_y + 1;
 8011574:	2378      	movs	r3, #120	; 0x78
 8011576:	808b      	strh	r3, [r1, #4]
	count_box[3] = ((goal_x + 1) * 16) + goal_y + 1;
 8011578:	2388      	movs	r3, #136	; 0x88
 801157a:	80cb      	strh	r3, [r1, #6]
	while (count_number <= 255) {
		box = 0;
		boxnext = 0;
		while (box <= 39) {
			coordinate = count_box[box];
			Xcheak_result = coordinate & Xend_cheak;
 801157c:	4b87      	ldr	r3, [pc, #540]	; (801179c <maze_makerRun+0x2f0>)

			if (walk_count[coordinate + 1] <= 254 || Ycoordinate == 15
					|| wall_north >= 1) {
			} else {
				walk_count[coordinate + 1] = count_number;
				count_boxnext[boxnext] = coordinate + 1;
 801157e:	f8df 9218 	ldr.w	r9, [pc, #536]	; 8011798 <maze_makerRun+0x2ec>
			Xcheak_result = coordinate & Xend_cheak;
 8011582:	7819      	ldrb	r1, [r3, #0]
			Ycheak_result = coordinate & Yend_cheak;
 8011584:	785b      	ldrb	r3, [r3, #1]
 8011586:	9309      	str	r3, [sp, #36]	; 0x24
 8011588:	4b85      	ldr	r3, [pc, #532]	; (80117a0 <maze_makerRun+0x2f4>)
			Xcheak_result = coordinate & Xend_cheak;
 801158a:	9108      	str	r1, [sp, #32]
 801158c:	881b      	ldrh	r3, [r3, #0]
 801158e:	9301      	str	r3, [sp, #4]
 8011590:	4b84      	ldr	r3, [pc, #528]	; (80117a4 <maze_makerRun+0x2f8>)
 8011592:	f8b3 c000 	ldrh.w	ip, [r3]
 8011596:	4b84      	ldr	r3, [pc, #528]	; (80117a8 <maze_makerRun+0x2fc>)
 8011598:	881b      	ldrh	r3, [r3, #0]
 801159a:	9303      	str	r3, [sp, #12]
 801159c:	4b83      	ldr	r3, [pc, #524]	; (80117ac <maze_makerRun+0x300>)
		}
		tt = 0;
		if (count_number == 255 || count_box[0] == 256) {
			break;
		}
		if (walk_count[(x * 16) + y + 1] <= 254
 801159e:	0124      	lsls	r4, r4, #4
 80115a0:	f8b3 8000 	ldrh.w	r8, [r3]
 80115a4:	1963      	adds	r3, r4, r5
 80115a6:	1c59      	adds	r1, r3, #1
				&& walk_count[(x * 16) + y - 1] <= 254
 80115a8:	3b01      	subs	r3, #1
 80115aa:	930b      	str	r3, [sp, #44]	; 0x2c
				&& walk_count[((x + 1) * 16) + y] <= 254
 80115ac:	f104 0310 	add.w	r3, r4, #16
 80115b0:	442b      	add	r3, r5
				&& walk_count[((x - 1) * 16) + y] <= 254) {
 80115b2:	3c10      	subs	r4, #16
	tt = 0;
 80115b4:	2200      	movs	r2, #0
				&& walk_count[((x + 1) * 16) + y] <= 254
 80115b6:	930c      	str	r3, [sp, #48]	; 0x30
				&& walk_count[((x - 1) * 16) + y] <= 254) {
 80115b8:	1963      	adds	r3, r4, r5
	walk_count[(goal_x * 16) + goal_y] = 0;
 80115ba:	f8a0 20ee 	strh.w	r2, [r0, #238]	; 0xee
	walk_count[((goal_x + 1) * 16) + goal_y] = 0;
 80115be:	f8a0 210e 	strh.w	r2, [r0, #270]	; 0x10e
	walk_count[(goal_x * 16) + goal_y + 1] = 0;
 80115c2:	f8a0 20f0 	strh.w	r2, [r0, #240]	; 0xf0
	walk_count[((goal_x + 1) * 16) + goal_y + 1] = 0;
 80115c6:	f8a0 2110 	strh.w	r2, [r0, #272]	; 0x110
				&& walk_count[((x - 1) * 16) + y] <= 254) {
 80115ca:	930d      	str	r3, [sp, #52]	; 0x34
			if (walk_count[coordinate + 1] <= 254 || Ycoordinate == 15
 80115cc:	4870      	ldr	r0, [pc, #448]	; (8011790 <maze_makerRun+0x2e4>)
		if (walk_count[(x * 16) + y + 1] <= 254
 80115ce:	910a      	str	r1, [sp, #40]	; 0x28
	while (count_number <= 255) {
 80115d0:	2301      	movs	r3, #1
 80115d2:	9300      	str	r3, [sp, #0]
 80115d4:	9206      	str	r2, [sp, #24]
 80115d6:	9202      	str	r2, [sp, #8]
 80115d8:	9205      	str	r2, [sp, #20]
 80115da:	4b6e      	ldr	r3, [pc, #440]	; (8011794 <maze_makerRun+0x2e8>)
 80115dc:	9307      	str	r3, [sp, #28]
		boxnext = 0;
 80115de:	2300      	movs	r3, #0
		box = 0;
 80115e0:	469e      	mov	lr, r3
		while (box <= 39) {
 80115e2:	e0f1      	b.n	80117c8 <maze_makerRun+0x31c>
		shift1 = shift1 << y;
 80115e4:	2001      	movs	r0, #1
 80115e6:	40a8      	lsls	r0, r5
		if (x <= 14) {
 80115e8:	2c0e      	cmp	r4, #14
		shift1 = shift1 << y;
 80115ea:	b280      	uxth	r0, r0
		if (x <= 14) {
 80115ec:	dc0f      	bgt.n	801160e <maze_makerRun+0x162>
			row_look[x] = row_look[x] | shift1;
 80115ee:	4f66      	ldr	r7, [pc, #408]	; (8011788 <maze_makerRun+0x2dc>)
		if (front_SEN >= f_presence && x <= 14) {
 80115f0:	2981      	cmp	r1, #129	; 0x81
			row_look[x] = row_look[x] | shift1;
 80115f2:	f837 6014 	ldrh.w	r6, [r7, r4, lsl #1]
			row[x] = row[x] | shift1;
 80115f6:	bfc8      	it	gt
 80115f8:	4964      	ldrgt	r1, [pc, #400]	; (801178c <maze_makerRun+0x2e0>)
			row_look[x] = row_look[x] | shift1;
 80115fa:	ea46 0600 	orr.w	r6, r6, r0
 80115fe:	f827 6014 	strh.w	r6, [r7, r4, lsl #1]
			row[x] = row[x] | shift1;
 8011602:	bfc2      	ittt	gt
 8011604:	f831 6014 	ldrhgt.w	r6, [r1, r4, lsl #1]
 8011608:	4330      	orrgt	r0, r6
 801160a:	f821 0014 	strhgt.w	r0, [r1, r4, lsl #1]
		shift1 = shift1 << x;
 801160e:	2101      	movs	r1, #1
 8011610:	40a1      	lsls	r1, r4
		if (y <= 14) {
 8011612:	2d0e      	cmp	r5, #14
		shift1 = shift1 << x;
 8011614:	b289      	uxth	r1, r1
		if (y <= 14) {
 8011616:	f300 81cd 	bgt.w	80119b4 <maze_makerRun+0x508>
			column_look[y] = column_look[y] | shift1;
 801161a:	4e59      	ldr	r6, [pc, #356]	; (8011780 <maze_makerRun+0x2d4>)
 801161c:	f836 0015 	ldrh.w	r0, [r6, r5, lsl #1]
		if (left_SEN >= l_presence && y <= 14) {
 8011620:	2a81      	cmp	r2, #129	; 0x81
			column_look[y] = column_look[y] | shift1;
 8011622:	ea40 0001 	orr.w	r0, r0, r1
 8011626:	f826 0015 	strh.w	r0, [r6, r5, lsl #1]
			column[y] = column[y] | shift1;
 801162a:	bfc1      	itttt	gt
 801162c:	4855      	ldrgt	r0, [pc, #340]	; (8011784 <maze_makerRun+0x2d8>)
 801162e:	f830 2015 	ldrhgt.w	r2, [r0, r5, lsl #1]
 8011632:	430a      	orrgt	r2, r1
 8011634:	f820 2015 	strhgt.w	r2, [r0, r5, lsl #1]
		if (y >= 1) {
 8011638:	2d00      	cmp	r5, #0
 801163a:	dd83      	ble.n	8011544 <maze_makerRun+0x98>
			column_look[y - 1] = column_look[y - 1] | shift1;
 801163c:	1e6a      	subs	r2, r5, #1
 801163e:	4e50      	ldr	r6, [pc, #320]	; (8011780 <maze_makerRun+0x2d4>)
 8011640:	f836 0012 	ldrh.w	r0, [r6, r2, lsl #1]
		if (right_SEN >= r_presence && y >= 1) {
 8011644:	2b86      	cmp	r3, #134	; 0x86
			column_look[y - 1] = column_look[y - 1] | shift1;
 8011646:	ea40 0001 	orr.w	r0, r0, r1
 801164a:	f826 0012 	strh.w	r0, [r6, r2, lsl #1]
		if (right_SEN >= r_presence && y >= 1) {
 801164e:	f77f af79 	ble.w	8011544 <maze_makerRun+0x98>
 8011652:	2d00      	cmp	r5, #0
 8011654:	f77f af76 	ble.w	8011544 <maze_makerRun+0x98>
			column[y - 1] = column[y - 1] | shift1;
 8011658:	484a      	ldr	r0, [pc, #296]	; (8011784 <maze_makerRun+0x2d8>)
			row[x - 1] = row[x - 1] | shift1;
 801165a:	f830 3012 	ldrh.w	r3, [r0, r2, lsl #1]
 801165e:	4319      	orrs	r1, r3
 8011660:	f820 1012 	strh.w	r1, [r0, r2, lsl #1]
 8011664:	e76e      	b.n	8011544 <maze_makerRun+0x98>
		shift1 = shift1 << x;
 8011666:	2001      	movs	r0, #1
 8011668:	40a0      	lsls	r0, r4
		if (y >= 1) {
 801166a:	2d00      	cmp	r5, #0
		shift1 = shift1 << x;
 801166c:	b280      	uxth	r0, r0
		if (y >= 1) {
 801166e:	dd11      	ble.n	8011694 <maze_makerRun+0x1e8>
			column_look[y - 1] = column_look[y - 1] | shift1;
 8011670:	1e6e      	subs	r6, r5, #1
 8011672:	f8df e10c 	ldr.w	lr, [pc, #268]	; 8011780 <maze_makerRun+0x2d4>
		if (front_SEN >= f_presence && y >= 1) {
 8011676:	2981      	cmp	r1, #129	; 0x81
			column_look[y - 1] = column_look[y - 1] | shift1;
 8011678:	f83e 7016 	ldrh.w	r7, [lr, r6, lsl #1]
			column[y - 1] = column[y - 1] | shift1;
 801167c:	bfc8      	it	gt
 801167e:	4941      	ldrgt	r1, [pc, #260]	; (8011784 <maze_makerRun+0x2d8>)
			column_look[y - 1] = column_look[y - 1] | shift1;
 8011680:	ea47 0700 	orr.w	r7, r7, r0
 8011684:	f82e 7016 	strh.w	r7, [lr, r6, lsl #1]
			column[y - 1] = column[y - 1] | shift1;
 8011688:	bfc2      	ittt	gt
 801168a:	f831 7016 	ldrhgt.w	r7, [r1, r6, lsl #1]
 801168e:	4338      	orrgt	r0, r7
 8011690:	f821 0016 	strhgt.w	r0, [r1, r6, lsl #1]
		shift1 = shift1 << y;
 8011694:	2101      	movs	r1, #1
 8011696:	40a9      	lsls	r1, r5
		if (x <= 14) {
 8011698:	2c0e      	cmp	r4, #14
		shift1 = shift1 << y;
 801169a:	b289      	uxth	r1, r1
		if (x <= 14) {
 801169c:	f300 818e 	bgt.w	80119bc <maze_makerRun+0x510>
			row_look[x] = row_look[x] | shift1;
 80116a0:	4e39      	ldr	r6, [pc, #228]	; (8011788 <maze_makerRun+0x2dc>)
 80116a2:	f836 0014 	ldrh.w	r0, [r6, r4, lsl #1]
		if (left_SEN >= l_presence && x <= 14) {
 80116a6:	2a81      	cmp	r2, #129	; 0x81
			row_look[x] = row_look[x] | shift1;
 80116a8:	ea40 0001 	orr.w	r0, r0, r1
 80116ac:	f826 0014 	strh.w	r0, [r6, r4, lsl #1]
			row[x] = row[x] | shift1;
 80116b0:	bfc1      	itttt	gt
 80116b2:	4836      	ldrgt	r0, [pc, #216]	; (801178c <maze_makerRun+0x2e0>)
 80116b4:	f830 2014 	ldrhgt.w	r2, [r0, r4, lsl #1]
 80116b8:	430a      	orrgt	r2, r1
 80116ba:	f820 2014 	strhgt.w	r2, [r0, r4, lsl #1]
		if (x >= 1) {
 80116be:	2c00      	cmp	r4, #0
 80116c0:	f77f af40 	ble.w	8011544 <maze_makerRun+0x98>
			row_look[x - 1] = row_look[x - 1] | shift1;
 80116c4:	1e62      	subs	r2, r4, #1
 80116c6:	4e30      	ldr	r6, [pc, #192]	; (8011788 <maze_makerRun+0x2dc>)
 80116c8:	f836 0012 	ldrh.w	r0, [r6, r2, lsl #1]
		if (right_SEN >= r_presence && x >= 1) {
 80116cc:	2b86      	cmp	r3, #134	; 0x86
			row_look[x - 1] = row_look[x - 1] | shift1;
 80116ce:	ea40 0001 	orr.w	r0, r0, r1
 80116d2:	f826 0012 	strh.w	r0, [r6, r2, lsl #1]
		if (right_SEN >= r_presence && x >= 1) {
 80116d6:	f77f af35 	ble.w	8011544 <maze_makerRun+0x98>
 80116da:	2c00      	cmp	r4, #0
 80116dc:	f77f af32 	ble.w	8011544 <maze_makerRun+0x98>
			row[x - 1] = row[x - 1] | shift1;
 80116e0:	482a      	ldr	r0, [pc, #168]	; (801178c <maze_makerRun+0x2e0>)
 80116e2:	e7ba      	b.n	801165a <maze_makerRun+0x1ae>
		shift1 = shift1 << y;
 80116e4:	2001      	movs	r0, #1
 80116e6:	40a8      	lsls	r0, r5
		if (x >= 1) {
 80116e8:	2c00      	cmp	r4, #0
		shift1 = shift1 << y;
 80116ea:	b280      	uxth	r0, r0
		if (x >= 1) {
 80116ec:	dd11      	ble.n	8011712 <maze_makerRun+0x266>
			row_look[x - 1] = row_look[x - 1] | shift1;
 80116ee:	1e66      	subs	r6, r4, #1
 80116f0:	f8df e094 	ldr.w	lr, [pc, #148]	; 8011788 <maze_makerRun+0x2dc>
		if (front_SEN >= f_presence && x >= 1) {
 80116f4:	2981      	cmp	r1, #129	; 0x81
			row_look[x - 1] = row_look[x - 1] | shift1;
 80116f6:	f83e 7016 	ldrh.w	r7, [lr, r6, lsl #1]
			row[x - 1] = row[x - 1] | shift1;
 80116fa:	bfc8      	it	gt
 80116fc:	4923      	ldrgt	r1, [pc, #140]	; (801178c <maze_makerRun+0x2e0>)
			row_look[x - 1] = row_look[x - 1] | shift1;
 80116fe:	ea47 0700 	orr.w	r7, r7, r0
 8011702:	f82e 7016 	strh.w	r7, [lr, r6, lsl #1]
			row[x - 1] = row[x - 1] | shift1;
 8011706:	bfc2      	ittt	gt
 8011708:	f831 7016 	ldrhgt.w	r7, [r1, r6, lsl #1]
 801170c:	4338      	orrgt	r0, r7
 801170e:	f821 0016 	strhgt.w	r0, [r1, r6, lsl #1]
		shift1 = shift1 << x;
 8011712:	2101      	movs	r1, #1
 8011714:	40a1      	lsls	r1, r4
		if (y >= 1) {
 8011716:	2d00      	cmp	r5, #0
		shift1 = shift1 << x;
 8011718:	b289      	uxth	r1, r1
		if (y >= 1) {
 801171a:	f340 8153 	ble.w	80119c4 <maze_makerRun+0x518>
			column_look[y - 1] = column_look[y - 1] | shift1;
 801171e:	1e68      	subs	r0, r5, #1
 8011720:	4f17      	ldr	r7, [pc, #92]	; (8011780 <maze_makerRun+0x2d4>)
 8011722:	f837 6010 	ldrh.w	r6, [r7, r0, lsl #1]
		if (left_SEN >= l_presence && y >= 1) {
 8011726:	2a81      	cmp	r2, #129	; 0x81
			column_look[y - 1] = column_look[y - 1] | shift1;
 8011728:	ea46 0601 	orr.w	r6, r6, r1
 801172c:	f827 6010 	strh.w	r6, [r7, r0, lsl #1]
			column[y - 1] = column[y - 1] | shift1;
 8011730:	bfc1      	itttt	gt
 8011732:	4e14      	ldrgt	r6, [pc, #80]	; (8011784 <maze_makerRun+0x2d8>)
 8011734:	f836 2010 	ldrhgt.w	r2, [r6, r0, lsl #1]
 8011738:	430a      	orrgt	r2, r1
 801173a:	f826 2010 	strhgt.w	r2, [r6, r0, lsl #1]
		if (y <= 14) {
 801173e:	2d0e      	cmp	r5, #14
 8011740:	f73f af00 	bgt.w	8011544 <maze_makerRun+0x98>
			column_look[y] = column_look[y] | shift1;
 8011744:	480e      	ldr	r0, [pc, #56]	; (8011780 <maze_makerRun+0x2d4>)
 8011746:	f830 2015 	ldrh.w	r2, [r0, r5, lsl #1]
		if (right_SEN >= r_presence && y <= 14) {
 801174a:	2b86      	cmp	r3, #134	; 0x86
			column_look[y] = column_look[y] | shift1;
 801174c:	ea42 0201 	orr.w	r2, r2, r1
 8011750:	f820 2015 	strh.w	r2, [r0, r5, lsl #1]
		if (right_SEN >= r_presence && y <= 14) {
 8011754:	f77f aef6 	ble.w	8011544 <maze_makerRun+0x98>
 8011758:	2d0e      	cmp	r5, #14
			column[y] = column[y] | shift1;
 801175a:	bfdf      	itttt	le
 801175c:	4a09      	ldrle	r2, [pc, #36]	; (8011784 <maze_makerRun+0x2d8>)
 801175e:	f832 3015 	ldrhle.w	r3, [r2, r5, lsl #1]
 8011762:	4319      	orrle	r1, r3
 8011764:	f822 1015 	strhle.w	r1, [r2, r5, lsl #1]
 8011768:	e6ec      	b.n	8011544 <maze_makerRun+0x98>
				wall_east = row[Xcoordinate] & shift1;
 801176a:	4a08      	ldr	r2, [pc, #32]	; (801178c <maze_makerRun+0x2e0>)
 801176c:	f832 2015 	ldrh.w	r2, [r2, r5, lsl #1]
 8011770:	ea0a 0202 	and.w	r2, sl, r2
 8011774:	9203      	str	r2, [sp, #12]
 8011776:	2201      	movs	r2, #1
			if (Xcoordinate >= 1) {
 8011778:	2d00      	cmp	r5, #0
 801177a:	d058      	beq.n	801182e <maze_makerRun+0x382>
 801177c:	e04e      	b.n	801181c <maze_makerRun+0x370>
 801177e:	bf00      	nop
 8011780:	2001822c 	.word	0x2001822c
 8011784:	2000bc6a 	.word	0x2000bc6a
 8011788:	200132e8 	.word	0x200132e8
 801178c:	20018254 	.word	0x20018254
 8011790:	2000ba34 	.word	0x2000ba34
 8011794:	20016704 	.word	0x20016704
 8011798:	20016754 	.word	0x20016754
 801179c:	2000000a 	.word	0x2000000a
 80117a0:	2000b5e0 	.word	0x2000b5e0
 80117a4:	2001815c 	.word	0x2001815c
 80117a8:	2001817c 	.word	0x2001817c
 80117ac:	2000b600 	.word	0x2000b600
			if (count_box[box] == 256) {
 80117b0:	9c07      	ldr	r4, [sp, #28]
 80117b2:	f834 7f02 	ldrh.w	r7, [r4, #2]!
 80117b6:	9407      	str	r4, [sp, #28]
			box++;
 80117b8:	f10e 0e01 	add.w	lr, lr, #1
			if (count_box[box] == 256) {
 80117bc:	f5b7 7f80 	cmp.w	r7, #256	; 0x100
			box++;
 80117c0:	fa5f fe8e 	uxtb.w	lr, lr
			if (count_box[box] == 256) {
 80117c4:	f000 8091 	beq.w	80118ea <maze_makerRun+0x43e>
			coordinate = count_box[box];
 80117c8:	9907      	ldr	r1, [sp, #28]
 80117ca:	880f      	ldrh	r7, [r1, #0]
			Xcheak_result = coordinate & Xend_cheak;
 80117cc:	9908      	ldr	r1, [sp, #32]
			coordinate = count_box[box];
 80117ce:	b2fe      	uxtb	r6, r7
			Xcheak_result = coordinate & Xend_cheak;
 80117d0:	4031      	ands	r1, r6
 80117d2:	9104      	str	r1, [sp, #16]
			Xcoordinate = Xcheak_result >> 4;
 80117d4:	9c04      	ldr	r4, [sp, #16]
			Ycheak_result = coordinate & Yend_cheak;
 80117d6:	9909      	ldr	r1, [sp, #36]	; 0x24
			Xcoordinate = Xcheak_result >> 4;
 80117d8:	0925      	lsrs	r5, r4, #4
			Ycheak_result = coordinate & Yend_cheak;
 80117da:	4031      	ands	r1, r6
			shift1 = shift1 << Xcoordinate;
 80117dc:	2401      	movs	r4, #1
 80117de:	fa04 fa05 	lsl.w	sl, r4, r5
			if (Ycoordinate <= 14) {
 80117e2:	290e      	cmp	r1, #14
			shift1 = shift1 << Xcoordinate;
 80117e4:	fa1f fa8a 	uxth.w	sl, sl
			if (Ycoordinate <= 14) {
 80117e8:	d808      	bhi.n	80117fc <maze_makerRun+0x350>
				wall_north = column[Ycoordinate] & shift1;
 80117ea:	4c78      	ldr	r4, [pc, #480]	; (80119cc <maze_makerRun+0x520>)
 80117ec:	f834 b011 	ldrh.w	fp, [r4, r1, lsl #1]
 80117f0:	ea0a 040b 	and.w	r4, sl, fp
 80117f4:	9401      	str	r4, [sp, #4]
 80117f6:	2401      	movs	r4, #1
 80117f8:	9402      	str	r4, [sp, #8]
			if (Ycoordinate >= 1) {
 80117fa:	b141      	cbz	r1, 801180e <maze_makerRun+0x362>
				wall_south = column[Ycoordinate - 1] & shift1;
 80117fc:	4c73      	ldr	r4, [pc, #460]	; (80119cc <maze_makerRun+0x520>)
 80117fe:	f101 3cff 	add.w	ip, r1, #4294967295
 8011802:	f834 c01c 	ldrh.w	ip, [r4, ip, lsl #1]
 8011806:	2401      	movs	r4, #1
 8011808:	ea0a 0c0c 	and.w	ip, sl, ip
 801180c:	9405      	str	r4, [sp, #20]
			shift1 = shift1 << Ycoordinate;
 801180e:	2401      	movs	r4, #1
 8011810:	fa04 fa01 	lsl.w	sl, r4, r1
			if (Xcoordinate <= 14) {
 8011814:	2d0f      	cmp	r5, #15
			shift1 = shift1 << Ycoordinate;
 8011816:	fa1f fa8a 	uxth.w	sl, sl
			if (Xcoordinate <= 14) {
 801181a:	d1a6      	bne.n	801176a <maze_makerRun+0x2be>
				wall_west = row[Xcoordinate - 1] & shift1;
 801181c:	4c6c      	ldr	r4, [pc, #432]	; (80119d0 <maze_makerRun+0x524>)
 801181e:	f105 38ff 	add.w	r8, r5, #4294967295
 8011822:	f834 8018 	ldrh.w	r8, [r4, r8, lsl #1]
 8011826:	2401      	movs	r4, #1
 8011828:	ea0a 0808 	and.w	r8, sl, r8
 801182c:	9406      	str	r4, [sp, #24]
			if (walk_count[coordinate + 1] <= 254 || Ycoordinate == 15
 801182e:	f106 0a01 	add.w	sl, r6, #1
 8011832:	f830 b01a 	ldrh.w	fp, [r0, sl, lsl #1]
 8011836:	f1bb 0ffe 	cmp.w	fp, #254	; 0xfe
 801183a:	d90f      	bls.n	801185c <maze_makerRun+0x3b0>
 801183c:	290f      	cmp	r1, #15
 801183e:	d00d      	beq.n	801185c <maze_makerRun+0x3b0>
					|| wall_north >= 1) {
 8011840:	9c01      	ldr	r4, [sp, #4]
 8011842:	b95c      	cbnz	r4, 801185c <maze_makerRun+0x3b0>
				walk_count[coordinate + 1] = count_number;
 8011844:	f8bd 4000 	ldrh.w	r4, [sp]
 8011848:	f820 401a 	strh.w	r4, [r0, sl, lsl #1]
				count_boxnext[boxnext] = coordinate + 1;
 801184c:	fa5f fa87 	uxtb.w	sl, r7
 8011850:	f10a 0a01 	add.w	sl, sl, #1
 8011854:	f829 a013 	strh.w	sl, [r9, r3, lsl #1]
				boxnext++;
 8011858:	3301      	adds	r3, #1
 801185a:	b2db      	uxtb	r3, r3
			if (walk_count[coordinate - 1] <= 254 || Ycoordinate == 0
 801185c:	f106 3aff 	add.w	sl, r6, #4294967295
 8011860:	f830 b01a 	ldrh.w	fp, [r0, sl, lsl #1]
 8011864:	f1bb 0ffe 	cmp.w	fp, #254	; 0xfe
 8011868:	d90f      	bls.n	801188a <maze_makerRun+0x3de>
 801186a:	b171      	cbz	r1, 801188a <maze_makerRun+0x3de>
					|| wall_south >= 1) {
 801186c:	f1bc 0f00 	cmp.w	ip, #0
 8011870:	d10b      	bne.n	801188a <maze_makerRun+0x3de>
				walk_count[coordinate - 1] = count_number;
 8011872:	f8bd 4000 	ldrh.w	r4, [sp]
 8011876:	f820 401a 	strh.w	r4, [r0, sl, lsl #1]
				count_boxnext[boxnext] = coordinate - 1;
 801187a:	fa5f fa87 	uxtb.w	sl, r7
 801187e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011882:	f829 a013 	strh.w	sl, [r9, r3, lsl #1]
				boxnext++;
 8011886:	3301      	adds	r3, #1
 8011888:	b2db      	uxtb	r3, r3
			if (walk_count[coordinate + 16] <= 254 || Xcoordinate == 15
 801188a:	f106 0a10 	add.w	sl, r6, #16
 801188e:	f830 b01a 	ldrh.w	fp, [r0, sl, lsl #1]
 8011892:	f1bb 0ffe 	cmp.w	fp, #254	; 0xfe
 8011896:	d90f      	bls.n	80118b8 <maze_makerRun+0x40c>
 8011898:	2d0f      	cmp	r5, #15
 801189a:	d00d      	beq.n	80118b8 <maze_makerRun+0x40c>
					|| wall_east >= 1) {
 801189c:	9c03      	ldr	r4, [sp, #12]
 801189e:	b95c      	cbnz	r4, 80118b8 <maze_makerRun+0x40c>
				walk_count[coordinate + 16] = count_number;
 80118a0:	f8bd 4000 	ldrh.w	r4, [sp]
 80118a4:	f820 401a 	strh.w	r4, [r0, sl, lsl #1]
				count_boxnext[boxnext] = coordinate + 16;
 80118a8:	fa5f fa87 	uxtb.w	sl, r7
 80118ac:	f10a 0a10 	add.w	sl, sl, #16
 80118b0:	f829 a013 	strh.w	sl, [r9, r3, lsl #1]
				boxnext++;
 80118b4:	3301      	adds	r3, #1
 80118b6:	b2db      	uxtb	r3, r3
			if (walk_count[coordinate - 16] <= 254 || Xcoordinate == 0
 80118b8:	f1a6 0a10 	sub.w	sl, r6, #16
 80118bc:	f830 b01a 	ldrh.w	fp, [r0, sl, lsl #1]
 80118c0:	f1bb 0ffe 	cmp.w	fp, #254	; 0xfe
 80118c4:	d90d      	bls.n	80118e2 <maze_makerRun+0x436>
 80118c6:	b165      	cbz	r5, 80118e2 <maze_makerRun+0x436>
					|| wall_west >= 1) {
 80118c8:	f1b8 0f00 	cmp.w	r8, #0
 80118cc:	d109      	bne.n	80118e2 <maze_makerRun+0x436>
				count_boxnext[boxnext] = coordinate - 16;
 80118ce:	b2ff      	uxtb	r7, r7
				walk_count[coordinate - 16] = count_number;
 80118d0:	f8bd 4000 	ldrh.w	r4, [sp]
 80118d4:	f820 401a 	strh.w	r4, [r0, sl, lsl #1]
				count_boxnext[boxnext] = coordinate - 16;
 80118d8:	3f10      	subs	r7, #16
 80118da:	f829 7013 	strh.w	r7, [r9, r3, lsl #1]
				boxnext++;
 80118de:	3301      	adds	r3, #1
 80118e0:	b2db      	uxtb	r3, r3
			if (box == 39) {
 80118e2:	f1be 0f27 	cmp.w	lr, #39	; 0x27
 80118e6:	f47f af63 	bne.w	80117b0 <maze_makerRun+0x304>
			count_box[tt] = count_boxnext[tt];
 80118ea:	f8df a120 	ldr.w	sl, [pc, #288]	; 8011a0c <maze_makerRun+0x560>
		tt = 0;
 80118ee:	2700      	movs	r7, #0
			count_boxnext[tt] = 256;
 80118f0:	f44f 7b80 	mov.w	fp, #256	; 0x100
			count_box[tt] = count_boxnext[tt];
 80118f4:	f839 4017 	ldrh.w	r4, [r9, r7, lsl #1]
 80118f8:	f82a 4017 	strh.w	r4, [sl, r7, lsl #1]
			count_boxnext[tt] = 256;
 80118fc:	f829 b017 	strh.w	fp, [r9, r7, lsl #1]
			tt++;
 8011900:	3701      	adds	r7, #1
		while (tt <= 39) {
 8011902:	2f28      	cmp	r7, #40	; 0x28
 8011904:	d1f6      	bne.n	80118f4 <maze_makerRun+0x448>
		if (count_number == 255 || count_box[0] == 256) {
 8011906:	9c00      	ldr	r4, [sp, #0]
 8011908:	2cff      	cmp	r4, #255	; 0xff
 801190a:	d131      	bne.n	8011970 <maze_makerRun+0x4c4>
 801190c:	4831      	ldr	r0, [pc, #196]	; (80119d4 <maze_makerRun+0x528>)
 801190e:	2400      	movs	r4, #0
 8011910:	6004      	str	r4, [r0, #0]
 8011912:	4831      	ldr	r0, [pc, #196]	; (80119d8 <maze_makerRun+0x52c>)
 8011914:	f89d 4010 	ldrb.w	r4, [sp, #16]
 8011918:	f880 e000 	strb.w	lr, [r0]
 801191c:	482f      	ldr	r0, [pc, #188]	; (80119dc <maze_makerRun+0x530>)
 801191e:	7006      	strb	r6, [r0, #0]
 8011920:	482f      	ldr	r0, [pc, #188]	; (80119e0 <maze_makerRun+0x534>)
 8011922:	7004      	strb	r4, [r0, #0]
 8011924:	482f      	ldr	r0, [pc, #188]	; (80119e4 <maze_makerRun+0x538>)
 8011926:	7001      	strb	r1, [r0, #0]
 8011928:	482f      	ldr	r0, [pc, #188]	; (80119e8 <maze_makerRun+0x53c>)
 801192a:	7005      	strb	r5, [r0, #0]
 801192c:	482f      	ldr	r0, [pc, #188]	; (80119ec <maze_makerRun+0x540>)
 801192e:	7001      	strb	r1, [r0, #0]
 8011930:	492f      	ldr	r1, [pc, #188]	; (80119f0 <maze_makerRun+0x544>)
 8011932:	2001      	movs	r0, #1
 8011934:	8008      	strh	r0, [r1, #0]
 8011936:	9905      	ldr	r1, [sp, #20]
 8011938:	b111      	cbz	r1, 8011940 <maze_makerRun+0x494>
 801193a:	492e      	ldr	r1, [pc, #184]	; (80119f4 <maze_makerRun+0x548>)
 801193c:	f8a1 c000 	strh.w	ip, [r1]
 8011940:	9902      	ldr	r1, [sp, #8]
 8011942:	b119      	cbz	r1, 801194c <maze_makerRun+0x4a0>
 8011944:	492c      	ldr	r1, [pc, #176]	; (80119f8 <maze_makerRun+0x54c>)
 8011946:	f8bd 0004 	ldrh.w	r0, [sp, #4]
 801194a:	8008      	strh	r0, [r1, #0]
 801194c:	9906      	ldr	r1, [sp, #24]
 801194e:	b111      	cbz	r1, 8011956 <maze_makerRun+0x4aa>
 8011950:	492a      	ldr	r1, [pc, #168]	; (80119fc <maze_makerRun+0x550>)
 8011952:	f8a1 8000 	strh.w	r8, [r1]
 8011956:	b11a      	cbz	r2, 8011960 <maze_makerRun+0x4b4>
 8011958:	4a29      	ldr	r2, [pc, #164]	; (8011a00 <maze_makerRun+0x554>)
 801195a:	f8bd 100c 	ldrh.w	r1, [sp, #12]
 801195e:	8011      	strh	r1, [r2, #0]
 8011960:	4a28      	ldr	r2, [pc, #160]	; (8011a04 <maze_makerRun+0x558>)
 8011962:	7013      	strb	r3, [r2, #0]
			break;
		}
		count_number++;
	}
	count_number = 1;
 8011964:	4b28      	ldr	r3, [pc, #160]	; (8011a08 <maze_makerRun+0x55c>)
 8011966:	2201      	movs	r2, #1
 8011968:	801a      	strh	r2, [r3, #0]

}
 801196a:	b00f      	add	sp, #60	; 0x3c
 801196c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (count_number == 255 || count_box[0] == 256) {
 8011970:	f8ba 7000 	ldrh.w	r7, [sl]
 8011974:	f5b7 7f80 	cmp.w	r7, #256	; 0x100
 8011978:	d0c8      	beq.n	801190c <maze_makerRun+0x460>
		if (walk_count[(x * 16) + y + 1] <= 254
 801197a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 801197c:	f830 7014 	ldrh.w	r7, [r0, r4, lsl #1]
 8011980:	2ffe      	cmp	r7, #254	; 0xfe
 8011982:	d80e      	bhi.n	80119a2 <maze_makerRun+0x4f6>
				&& walk_count[(x * 16) + y - 1] <= 254
 8011984:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8011986:	f830 7014 	ldrh.w	r7, [r0, r4, lsl #1]
 801198a:	2ffe      	cmp	r7, #254	; 0xfe
 801198c:	d809      	bhi.n	80119a2 <maze_makerRun+0x4f6>
				&& walk_count[((x + 1) * 16) + y] <= 254
 801198e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8011990:	f830 7014 	ldrh.w	r7, [r0, r4, lsl #1]
 8011994:	2ffe      	cmp	r7, #254	; 0xfe
 8011996:	d804      	bhi.n	80119a2 <maze_makerRun+0x4f6>
				&& walk_count[((x - 1) * 16) + y] <= 254) {
 8011998:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 801199a:	f830 7014 	ldrh.w	r7, [r0, r4, lsl #1]
 801199e:	2ffe      	cmp	r7, #254	; 0xfe
 80119a0:	d9b4      	bls.n	801190c <maze_makerRun+0x460>
 80119a2:	9c00      	ldr	r4, [sp, #0]
 80119a4:	3401      	adds	r4, #1
 80119a6:	b2a3      	uxth	r3, r4
 80119a8:	9300      	str	r3, [sp, #0]
 80119aa:	e616      	b.n	80115da <maze_makerRun+0x12e>
		if (left_SEN >= l_presence && x >= 1) {
 80119ac:	2a81      	cmp	r2, #129	; 0x81
 80119ae:	f73f adb8 	bgt.w	8011522 <maze_makerRun+0x76>
 80119b2:	e5b4      	b.n	801151e <maze_makerRun+0x72>
		if (left_SEN >= l_presence && y <= 14) {
 80119b4:	2a81      	cmp	r2, #129	; 0x81
 80119b6:	f73f ae41 	bgt.w	801163c <maze_makerRun+0x190>
 80119ba:	e63d      	b.n	8011638 <maze_makerRun+0x18c>
		if (left_SEN >= l_presence && x <= 14) {
 80119bc:	2a81      	cmp	r2, #129	; 0x81
 80119be:	f73f ae81 	bgt.w	80116c4 <maze_makerRun+0x218>
 80119c2:	e67c      	b.n	80116be <maze_makerRun+0x212>
		if (left_SEN >= l_presence && y >= 1) {
 80119c4:	2a81      	cmp	r2, #129	; 0x81
 80119c6:	f73f aebd 	bgt.w	8011744 <maze_makerRun+0x298>
 80119ca:	e6b8      	b.n	801173e <maze_makerRun+0x292>
 80119cc:	2000bc6a 	.word	0x2000bc6a
 80119d0:	20018254 	.word	0x20018254
 80119d4:	20000210 	.word	0x20000210
 80119d8:	2000bc3c 	.word	0x2000bc3c
 80119dc:	2000bc64 	.word	0x2000bc64
 80119e0:	20018275 	.word	0x20018275
 80119e4:	20003c24 	.word	0x20003c24
 80119e8:	2001816c 	.word	0x2001816c
 80119ec:	200181a4 	.word	0x200181a4
 80119f0:	20016334 	.word	0x20016334
 80119f4:	2001815c 	.word	0x2001815c
 80119f8:	2000b5e0 	.word	0x2000b5e0
 80119fc:	2000b600 	.word	0x2000b600
 8011a00:	2001817c 	.word	0x2001817c
 8011a04:	2001816d 	.word	0x2001816d
 8011a08:	2000b5f8 	.word	0x2000b5f8
 8011a0c:	20016704 	.word	0x20016704

08011a10 <maze_makeronly>:

void maze_makeronly(int direction, int front_SEN, int left_SEN, int right_SEN,
		int x, int y) {
 8011a10:	b5f0      	push	{r4, r5, r6, r7, lr}

	switch (direction) {
 8011a12:	3801      	subs	r0, #1
		int x, int y) {
 8011a14:	9d05      	ldr	r5, [sp, #20]
 8011a16:	9c06      	ldr	r4, [sp, #24]
	switch (direction) {
 8011a18:	2803      	cmp	r0, #3
 8011a1a:	f200 8124 	bhi.w	8011c66 <maze_makeronly+0x256>
 8011a1e:	e8df f010 	tbh	[pc, r0, lsl #1]
 8011a22:	0004      	.short	0x0004
 8011a24:	008e0049 	.word	0x008e0049
 8011a28:	00d1      	.short	0x00d1
	case 1:
		shift1 = 1;
		shift1 = shift1 << x;
 8011a2a:	2001      	movs	r0, #1
 8011a2c:	40a8      	lsls	r0, r5
		if (y <= 14) {
 8011a2e:	2c0e      	cmp	r4, #14
		shift1 = shift1 << x;
 8011a30:	b280      	uxth	r0, r0
		if (y <= 14) {
 8011a32:	dc0f      	bgt.n	8011a54 <maze_makeronly+0x44>
			column_look[y] = column_look[y] | shift1;
 8011a34:	4f8c      	ldr	r7, [pc, #560]	; (8011c68 <maze_makeronly+0x258>)
		}
		if (front_SEN >= f_presence && y <= 14) {
 8011a36:	2981      	cmp	r1, #129	; 0x81
			column_look[y] = column_look[y] | shift1;
 8011a38:	f837 6014 	ldrh.w	r6, [r7, r4, lsl #1]

			column[y] = column[y] | shift1;
 8011a3c:	bfc8      	it	gt
 8011a3e:	498b      	ldrgt	r1, [pc, #556]	; (8011c6c <maze_makeronly+0x25c>)
			column_look[y] = column_look[y] | shift1;
 8011a40:	ea46 0600 	orr.w	r6, r6, r0
 8011a44:	f827 6014 	strh.w	r6, [r7, r4, lsl #1]
			column[y] = column[y] | shift1;
 8011a48:	bfc2      	ittt	gt
 8011a4a:	f831 6014 	ldrhgt.w	r6, [r1, r4, lsl #1]
 8011a4e:	4330      	orrgt	r0, r6
 8011a50:	f821 0014 	strhgt.w	r0, [r1, r4, lsl #1]

		}
		shift1 = 1;
		shift1 = shift1 << y;
 8011a54:	2101      	movs	r1, #1
 8011a56:	fa01 f404 	lsl.w	r4, r1, r4
 8011a5a:	4985      	ldr	r1, [pc, #532]	; (8011c70 <maze_makeronly+0x260>)
 8011a5c:	b2a4      	uxth	r4, r4
		if (x >= 1) {
 8011a5e:	2d00      	cmp	r5, #0
		shift1 = shift1 << y;
 8011a60:	800c      	strh	r4, [r1, #0]
		if (x >= 1) {
 8011a62:	f340 80f2 	ble.w	8011c4a <maze_makeronly+0x23a>
			row_look[x - 1] = row_look[x - 1] | shift1;
 8011a66:	1e69      	subs	r1, r5, #1
 8011a68:	4e82      	ldr	r6, [pc, #520]	; (8011c74 <maze_makeronly+0x264>)
 8011a6a:	f836 0011 	ldrh.w	r0, [r6, r1, lsl #1]
		}
		if (left_SEN >= l_presence && x >= 1) {
 8011a6e:	2a81      	cmp	r2, #129	; 0x81
			row_look[x - 1] = row_look[x - 1] | shift1;
 8011a70:	ea40 0004 	orr.w	r0, r0, r4
 8011a74:	f826 0011 	strh.w	r0, [r6, r1, lsl #1]

			row[x - 1] = row[x - 1] | shift1;
 8011a78:	bfc1      	itttt	gt
 8011a7a:	487f      	ldrgt	r0, [pc, #508]	; (8011c78 <maze_makeronly+0x268>)
 8011a7c:	f830 2011 	ldrhgt.w	r2, [r0, r1, lsl #1]
 8011a80:	4322      	orrgt	r2, r4
 8011a82:	f820 2011 	strhgt.w	r2, [r0, r1, lsl #1]

		}
		shift1 = 1;
		shift1 = shift1 << y;
		if (x <= 14) {
 8011a86:	2d0e      	cmp	r5, #14
 8011a88:	f300 80ed 	bgt.w	8011c66 <maze_makeronly+0x256>
			row_look[x] = row_look[x] | shift1;
 8011a8c:	4979      	ldr	r1, [pc, #484]	; (8011c74 <maze_makeronly+0x264>)
 8011a8e:	f831 2015 	ldrh.w	r2, [r1, r5, lsl #1]
		}
		if (right_SEN >= r_presence && x <= 14) {
 8011a92:	2b86      	cmp	r3, #134	; 0x86
			row_look[x] = row_look[x] | shift1;
 8011a94:	ea42 0204 	orr.w	r2, r2, r4
 8011a98:	f821 2015 	strh.w	r2, [r1, r5, lsl #1]
		if (right_SEN >= r_presence && x <= 14) {
 8011a9c:	f340 80e3 	ble.w	8011c66 <maze_makeronly+0x256>
 8011aa0:	2d0e      	cmp	r5, #14
 8011aa2:	f300 80e0 	bgt.w	8011c66 <maze_makeronly+0x256>

			row[x] = row[x] | shift1;
 8011aa6:	4a74      	ldr	r2, [pc, #464]	; (8011c78 <maze_makeronly+0x268>)
 8011aa8:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 8011aac:	431c      	orrs	r4, r3
 8011aae:	f822 4015 	strh.w	r4, [r2, r5, lsl #1]
 8011ab2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		}

		break;
	case 2:
		shift1 = 1;
		shift1 = shift1 << y;
 8011ab4:	2001      	movs	r0, #1
 8011ab6:	40a0      	lsls	r0, r4
		if (x <= 14) {
 8011ab8:	2d0e      	cmp	r5, #14
		shift1 = shift1 << y;
 8011aba:	b280      	uxth	r0, r0
		if (x <= 14) {
 8011abc:	dc0f      	bgt.n	8011ade <maze_makeronly+0xce>
			row_look[x] = row_look[x] | shift1;
 8011abe:	4f6d      	ldr	r7, [pc, #436]	; (8011c74 <maze_makeronly+0x264>)
		}
		if (front_SEN >= f_presence && x <= 14) {
 8011ac0:	2981      	cmp	r1, #129	; 0x81
			row_look[x] = row_look[x] | shift1;
 8011ac2:	f837 6015 	ldrh.w	r6, [r7, r5, lsl #1]

			row[x] = row[x] | shift1;
 8011ac6:	bfc8      	it	gt
 8011ac8:	496b      	ldrgt	r1, [pc, #428]	; (8011c78 <maze_makeronly+0x268>)
			row_look[x] = row_look[x] | shift1;
 8011aca:	ea46 0600 	orr.w	r6, r6, r0
 8011ace:	f827 6015 	strh.w	r6, [r7, r5, lsl #1]
			row[x] = row[x] | shift1;
 8011ad2:	bfc2      	ittt	gt
 8011ad4:	f831 6015 	ldrhgt.w	r6, [r1, r5, lsl #1]
 8011ad8:	4330      	orrgt	r0, r6
 8011ada:	f821 0015 	strhgt.w	r0, [r1, r5, lsl #1]

		}
		shift1 = 1;
		shift1 = shift1 << x;
 8011ade:	2101      	movs	r1, #1
 8011ae0:	fa01 f505 	lsl.w	r5, r1, r5
 8011ae4:	4962      	ldr	r1, [pc, #392]	; (8011c70 <maze_makeronly+0x260>)
 8011ae6:	b2ad      	uxth	r5, r5
		if (y <= 14) {
 8011ae8:	2c0e      	cmp	r4, #14
		shift1 = shift1 << x;
 8011aea:	800d      	strh	r5, [r1, #0]
		if (y <= 14) {
 8011aec:	f300 80b1 	bgt.w	8011c52 <maze_makeronly+0x242>
			column_look[y] = column_look[y] | shift1;
 8011af0:	485d      	ldr	r0, [pc, #372]	; (8011c68 <maze_makeronly+0x258>)
 8011af2:	f830 1014 	ldrh.w	r1, [r0, r4, lsl #1]
		}
		if (left_SEN >= l_presence && y <= 14) {
 8011af6:	2a81      	cmp	r2, #129	; 0x81
			column_look[y] = column_look[y] | shift1;
 8011af8:	ea41 0105 	orr.w	r1, r1, r5
 8011afc:	f820 1014 	strh.w	r1, [r0, r4, lsl #1]

			column[y] = column[y] | shift1;
 8011b00:	bfc1      	itttt	gt
 8011b02:	495a      	ldrgt	r1, [pc, #360]	; (8011c6c <maze_makeronly+0x25c>)
 8011b04:	f831 2014 	ldrhgt.w	r2, [r1, r4, lsl #1]
 8011b08:	432a      	orrgt	r2, r5
 8011b0a:	f821 2014 	strhgt.w	r2, [r1, r4, lsl #1]

		}
		shift1 = 1;
		shift1 = shift1 << x;
		if (y >= 1) {
 8011b0e:	2c00      	cmp	r4, #0
 8011b10:	f340 80a9 	ble.w	8011c66 <maze_makeronly+0x256>
			column_look[y - 1] = column_look[y - 1] | shift1;
 8011b14:	1e62      	subs	r2, r4, #1
 8011b16:	4854      	ldr	r0, [pc, #336]	; (8011c68 <maze_makeronly+0x258>)
 8011b18:	f830 1012 	ldrh.w	r1, [r0, r2, lsl #1]
		}
		if (right_SEN >= r_presence && y >= 1) {
 8011b1c:	2b86      	cmp	r3, #134	; 0x86
			column_look[y - 1] = column_look[y - 1] | shift1;
 8011b1e:	ea41 0105 	orr.w	r1, r1, r5
 8011b22:	f820 1012 	strh.w	r1, [r0, r2, lsl #1]
		if (right_SEN >= r_presence && y >= 1) {
 8011b26:	f340 809e 	ble.w	8011c66 <maze_makeronly+0x256>
 8011b2a:	2c00      	cmp	r4, #0
 8011b2c:	f340 809b 	ble.w	8011c66 <maze_makeronly+0x256>

			column[y - 1] = column[y - 1] | shift1;
 8011b30:	494e      	ldr	r1, [pc, #312]	; (8011c6c <maze_makeronly+0x25c>)
 8011b32:	f831 3012 	ldrh.w	r3, [r1, r2, lsl #1]
 8011b36:	431d      	orrs	r5, r3
 8011b38:	f821 5012 	strh.w	r5, [r1, r2, lsl #1]
 8011b3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		}

		break;
	case 3:
		shift1 = 1;
		shift1 = shift1 << x;
 8011b3e:	2001      	movs	r0, #1
 8011b40:	40a8      	lsls	r0, r5
		if (y >= 1) {
 8011b42:	2c00      	cmp	r4, #0
		shift1 = shift1 << x;
 8011b44:	b280      	uxth	r0, r0
		if (y >= 1) {
 8011b46:	dd11      	ble.n	8011b6c <maze_makeronly+0x15c>
			column_look[y - 1] = column_look[y - 1] | shift1;
 8011b48:	1e66      	subs	r6, r4, #1
 8011b4a:	f8df e11c 	ldr.w	lr, [pc, #284]	; 8011c68 <maze_makeronly+0x258>
		}
		if (front_SEN >= f_presence && y >= 1) {
 8011b4e:	2981      	cmp	r1, #129	; 0x81
			column_look[y - 1] = column_look[y - 1] | shift1;
 8011b50:	f83e 7016 	ldrh.w	r7, [lr, r6, lsl #1]

			column[y - 1] = column[y - 1] | shift1;
 8011b54:	bfc8      	it	gt
 8011b56:	4945      	ldrgt	r1, [pc, #276]	; (8011c6c <maze_makeronly+0x25c>)
			column_look[y - 1] = column_look[y - 1] | shift1;
 8011b58:	ea47 0700 	orr.w	r7, r7, r0
 8011b5c:	f82e 7016 	strh.w	r7, [lr, r6, lsl #1]
			column[y - 1] = column[y - 1] | shift1;
 8011b60:	bfc2      	ittt	gt
 8011b62:	f831 7016 	ldrhgt.w	r7, [r1, r6, lsl #1]
 8011b66:	4338      	orrgt	r0, r7
 8011b68:	f821 0016 	strhgt.w	r0, [r1, r6, lsl #1]
		}
		shift1 = 1;
		shift1 = shift1 << y;
 8011b6c:	2101      	movs	r1, #1
 8011b6e:	fa01 f404 	lsl.w	r4, r1, r4
 8011b72:	493f      	ldr	r1, [pc, #252]	; (8011c70 <maze_makeronly+0x260>)
 8011b74:	b2a4      	uxth	r4, r4
		if (x <= 14) {
 8011b76:	2d0e      	cmp	r5, #14
		shift1 = shift1 << y;
 8011b78:	800c      	strh	r4, [r1, #0]
		if (x <= 14) {
 8011b7a:	dc6e      	bgt.n	8011c5a <maze_makeronly+0x24a>
			row_look[x] = row_look[x] | shift1;
 8011b7c:	483d      	ldr	r0, [pc, #244]	; (8011c74 <maze_makeronly+0x264>)
 8011b7e:	f830 1015 	ldrh.w	r1, [r0, r5, lsl #1]
		}
		if (left_SEN >= l_presence && x <= 14) {
 8011b82:	2a81      	cmp	r2, #129	; 0x81
			row_look[x] = row_look[x] | shift1;
 8011b84:	ea41 0104 	orr.w	r1, r1, r4
 8011b88:	f820 1015 	strh.w	r1, [r0, r5, lsl #1]

			row[x] = row[x] | shift1;
 8011b8c:	bfc1      	itttt	gt
 8011b8e:	493a      	ldrgt	r1, [pc, #232]	; (8011c78 <maze_makeronly+0x268>)
 8011b90:	f831 2015 	ldrhgt.w	r2, [r1, r5, lsl #1]
 8011b94:	4322      	orrgt	r2, r4
 8011b96:	f821 2015 	strhgt.w	r2, [r1, r5, lsl #1]
		}
		shift1 = 1;
		shift1 = shift1 << y;
		if (x >= 1) {
 8011b9a:	2d00      	cmp	r5, #0
 8011b9c:	dd63      	ble.n	8011c66 <maze_makeronly+0x256>
			row_look[x - 1] = row_look[x - 1] | shift1;
 8011b9e:	1e6a      	subs	r2, r5, #1
 8011ba0:	4834      	ldr	r0, [pc, #208]	; (8011c74 <maze_makeronly+0x264>)
 8011ba2:	f830 1012 	ldrh.w	r1, [r0, r2, lsl #1]
		}
		if (right_SEN >= r_presence && x >= 1) {
 8011ba6:	2b86      	cmp	r3, #134	; 0x86
			row_look[x - 1] = row_look[x - 1] | shift1;
 8011ba8:	ea41 0104 	orr.w	r1, r1, r4
 8011bac:	f820 1012 	strh.w	r1, [r0, r2, lsl #1]
		if (right_SEN >= r_presence && x >= 1) {
 8011bb0:	dd59      	ble.n	8011c66 <maze_makeronly+0x256>
 8011bb2:	2d00      	cmp	r5, #0
 8011bb4:	dd57      	ble.n	8011c66 <maze_makeronly+0x256>

			row[x - 1] = row[x - 1] | shift1;
 8011bb6:	4930      	ldr	r1, [pc, #192]	; (8011c78 <maze_makeronly+0x268>)
 8011bb8:	f831 3012 	ldrh.w	r3, [r1, r2, lsl #1]
 8011bbc:	431c      	orrs	r4, r3
 8011bbe:	f821 4012 	strh.w	r4, [r1, r2, lsl #1]
 8011bc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		}

		break;
	case 4:
		shift1 = 1;
		shift1 = shift1 << y;
 8011bc4:	2001      	movs	r0, #1
 8011bc6:	40a0      	lsls	r0, r4
		if (x >= 1) {
 8011bc8:	2d00      	cmp	r5, #0
		shift1 = shift1 << y;
 8011bca:	b280      	uxth	r0, r0
		if (x >= 1) {
 8011bcc:	dd11      	ble.n	8011bf2 <maze_makeronly+0x1e2>
			row_look[x - 1] = row_look[x - 1] | shift1;
 8011bce:	1e6e      	subs	r6, r5, #1
 8011bd0:	f8df e0a0 	ldr.w	lr, [pc, #160]	; 8011c74 <maze_makeronly+0x264>
		}
		if (front_SEN >= f_presence && x >= 1) {
 8011bd4:	2981      	cmp	r1, #129	; 0x81
			row_look[x - 1] = row_look[x - 1] | shift1;
 8011bd6:	f83e 7016 	ldrh.w	r7, [lr, r6, lsl #1]

			row[x - 1] = row[x - 1] | shift1;
 8011bda:	bfc8      	it	gt
 8011bdc:	4926      	ldrgt	r1, [pc, #152]	; (8011c78 <maze_makeronly+0x268>)
			row_look[x - 1] = row_look[x - 1] | shift1;
 8011bde:	ea47 0700 	orr.w	r7, r7, r0
 8011be2:	f82e 7016 	strh.w	r7, [lr, r6, lsl #1]
			row[x - 1] = row[x - 1] | shift1;
 8011be6:	bfc2      	ittt	gt
 8011be8:	f831 7016 	ldrhgt.w	r7, [r1, r6, lsl #1]
 8011bec:	4338      	orrgt	r0, r7
 8011bee:	f821 0016 	strhgt.w	r0, [r1, r6, lsl #1]

		}
		shift1 = 1;
		shift1 = shift1 << x;
 8011bf2:	2101      	movs	r1, #1
 8011bf4:	fa01 f505 	lsl.w	r5, r1, r5
 8011bf8:	491d      	ldr	r1, [pc, #116]	; (8011c70 <maze_makeronly+0x260>)
 8011bfa:	b2ad      	uxth	r5, r5
		if (y >= 1) {
 8011bfc:	2c00      	cmp	r4, #0
		shift1 = shift1 << x;
 8011bfe:	800d      	strh	r5, [r1, #0]
		if (y >= 1) {
 8011c00:	dd2e      	ble.n	8011c60 <maze_makeronly+0x250>
			column_look[y - 1] = column_look[y - 1] | shift1;
 8011c02:	1e61      	subs	r1, r4, #1
 8011c04:	4e18      	ldr	r6, [pc, #96]	; (8011c68 <maze_makeronly+0x258>)
 8011c06:	f836 0011 	ldrh.w	r0, [r6, r1, lsl #1]
		}
		if (left_SEN >= l_presence && y >= 1) {
 8011c0a:	2a81      	cmp	r2, #129	; 0x81
			column_look[y - 1] = column_look[y - 1] | shift1;
 8011c0c:	ea40 0005 	orr.w	r0, r0, r5
 8011c10:	f826 0011 	strh.w	r0, [r6, r1, lsl #1]

			column[y - 1] = column[y - 1] | shift1;
 8011c14:	bfc1      	itttt	gt
 8011c16:	4815      	ldrgt	r0, [pc, #84]	; (8011c6c <maze_makeronly+0x25c>)
 8011c18:	f830 2011 	ldrhgt.w	r2, [r0, r1, lsl #1]
 8011c1c:	432a      	orrgt	r2, r5
 8011c1e:	f820 2011 	strhgt.w	r2, [r0, r1, lsl #1]

		}
		shift1 = 1;
		shift1 = shift1 << x;
		if (y <= 14) {
 8011c22:	2c0e      	cmp	r4, #14
 8011c24:	dc1f      	bgt.n	8011c66 <maze_makeronly+0x256>
			column_look[y] = column_look[y] | shift1;
 8011c26:	4910      	ldr	r1, [pc, #64]	; (8011c68 <maze_makeronly+0x258>)
 8011c28:	f831 2014 	ldrh.w	r2, [r1, r4, lsl #1]
		}
		if (right_SEN >= r_presence && y <= 14) {
 8011c2c:	2b86      	cmp	r3, #134	; 0x86
			column_look[y] = column_look[y] | shift1;
 8011c2e:	ea42 0205 	orr.w	r2, r2, r5
 8011c32:	f821 2014 	strh.w	r2, [r1, r4, lsl #1]
		if (right_SEN >= r_presence && y <= 14) {
 8011c36:	dd16      	ble.n	8011c66 <maze_makeronly+0x256>
 8011c38:	2c0e      	cmp	r4, #14
 8011c3a:	dc14      	bgt.n	8011c66 <maze_makeronly+0x256>

			column[y] = column[y] | shift1;
 8011c3c:	4a0b      	ldr	r2, [pc, #44]	; (8011c6c <maze_makeronly+0x25c>)
 8011c3e:	f832 3014 	ldrh.w	r3, [r2, r4, lsl #1]
 8011c42:	431d      	orrs	r5, r3
 8011c44:	f822 5014 	strh.w	r5, [r2, r4, lsl #1]

		break;

	}

}
 8011c48:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (left_SEN >= l_presence && x >= 1) {
 8011c4a:	2a81      	cmp	r2, #129	; 0x81
 8011c4c:	f73f af1e 	bgt.w	8011a8c <maze_makeronly+0x7c>
 8011c50:	e719      	b.n	8011a86 <maze_makeronly+0x76>
		if (left_SEN >= l_presence && y <= 14) {
 8011c52:	2a81      	cmp	r2, #129	; 0x81
 8011c54:	f73f af5e 	bgt.w	8011b14 <maze_makeronly+0x104>
 8011c58:	e759      	b.n	8011b0e <maze_makeronly+0xfe>
		if (left_SEN >= l_presence && x <= 14) {
 8011c5a:	2a81      	cmp	r2, #129	; 0x81
 8011c5c:	dc9f      	bgt.n	8011b9e <maze_makeronly+0x18e>
 8011c5e:	e79c      	b.n	8011b9a <maze_makeronly+0x18a>
		if (left_SEN >= l_presence && y >= 1) {
 8011c60:	2a81      	cmp	r2, #129	; 0x81
 8011c62:	dce0      	bgt.n	8011c26 <maze_makeronly+0x216>
 8011c64:	e7dd      	b.n	8011c22 <maze_makeronly+0x212>
 8011c66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011c68:	2001822c 	.word	0x2001822c
 8011c6c:	2000bc6a 	.word	0x2000bc6a
 8011c70:	20016334 	.word	0x20016334
 8011c74:	200132e8 	.word	0x200132e8
 8011c78:	20018254 	.word	0x20018254

08011c7c <maze_makerback>:

void maze_makerback(int direction, int front_SEN, int left_SEN, int right_SEN,
		int x, int y) {
 8011c7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c80:	b08b      	sub	sp, #44	; 0x2c

	switch (direction) {
 8011c82:	3801      	subs	r0, #1
		int x, int y) {
 8011c84:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8011c86:	9c15      	ldr	r4, [sp, #84]	; 0x54
	switch (direction) {
 8011c88:	2803      	cmp	r0, #3
 8011c8a:	d844      	bhi.n	8011d16 <maze_makerback+0x9a>
 8011c8c:	e8df f010 	tbh	[pc, r0, lsl #1]
 8011c90:	00780004 	.word	0x00780004
 8011c94:	00fd00b8 	.word	0x00fd00b8
	case 1:
		shift1 = 1;
		shift1 = shift1 << x;
 8011c98:	2001      	movs	r0, #1
 8011c9a:	40a8      	lsls	r0, r5
		if (y <= 14) {
 8011c9c:	2c0e      	cmp	r4, #14
		shift1 = shift1 << x;
 8011c9e:	b280      	uxth	r0, r0
		if (y <= 14) {
 8011ca0:	dc0f      	bgt.n	8011cc2 <maze_makerback+0x46>
			column_look[y] = column_look[y] | shift1;
 8011ca2:	4fa1      	ldr	r7, [pc, #644]	; (8011f28 <maze_makerback+0x2ac>)
		}
		if (front_SEN >= f_presence && y <= 14) {
 8011ca4:	2981      	cmp	r1, #129	; 0x81
			column_look[y] = column_look[y] | shift1;
 8011ca6:	f837 6014 	ldrh.w	r6, [r7, r4, lsl #1]

			column[y] = column[y] | shift1;
 8011caa:	bfc8      	it	gt
 8011cac:	499f      	ldrgt	r1, [pc, #636]	; (8011f2c <maze_makerback+0x2b0>)
			column_look[y] = column_look[y] | shift1;
 8011cae:	ea46 0600 	orr.w	r6, r6, r0
 8011cb2:	f827 6014 	strh.w	r6, [r7, r4, lsl #1]
			column[y] = column[y] | shift1;
 8011cb6:	bfc2      	ittt	gt
 8011cb8:	f831 6014 	ldrhgt.w	r6, [r1, r4, lsl #1]
 8011cbc:	4330      	orrgt	r0, r6
 8011cbe:	f821 0014 	strhgt.w	r0, [r1, r4, lsl #1]

		}
		shift1 = 1;
		shift1 = shift1 << y;
 8011cc2:	2101      	movs	r1, #1
 8011cc4:	fa01 f404 	lsl.w	r4, r1, r4
		if (x >= 1) {
 8011cc8:	2d00      	cmp	r5, #0
		shift1 = shift1 << y;
 8011cca:	b2a4      	uxth	r4, r4
		if (x >= 1) {
 8011ccc:	f340 8226 	ble.w	801211c <maze_makerback+0x4a0>
			row_look[x - 1] = row_look[x - 1] | shift1;
 8011cd0:	1e69      	subs	r1, r5, #1
 8011cd2:	4e97      	ldr	r6, [pc, #604]	; (8011f30 <maze_makerback+0x2b4>)
 8011cd4:	f836 0011 	ldrh.w	r0, [r6, r1, lsl #1]
		}
		if (left_SEN >= l_presence && x >= 1) {
 8011cd8:	2a81      	cmp	r2, #129	; 0x81
			row_look[x - 1] = row_look[x - 1] | shift1;
 8011cda:	ea40 0004 	orr.w	r0, r0, r4
 8011cde:	f826 0011 	strh.w	r0, [r6, r1, lsl #1]

			row[x - 1] = row[x - 1] | shift1;
 8011ce2:	bfc1      	itttt	gt
 8011ce4:	4893      	ldrgt	r0, [pc, #588]	; (8011f34 <maze_makerback+0x2b8>)
 8011ce6:	f830 2011 	ldrhgt.w	r2, [r0, r1, lsl #1]
 8011cea:	4322      	orrgt	r2, r4
 8011cec:	f820 2011 	strhgt.w	r2, [r0, r1, lsl #1]

		}
		shift1 = 1;
		shift1 = shift1 << y;
		if (x <= 14) {
 8011cf0:	2d0e      	cmp	r5, #14
 8011cf2:	dc10      	bgt.n	8011d16 <maze_makerback+0x9a>
			row_look[x] = row_look[x] | shift1;
 8011cf4:	498e      	ldr	r1, [pc, #568]	; (8011f30 <maze_makerback+0x2b4>)
 8011cf6:	f831 2015 	ldrh.w	r2, [r1, r5, lsl #1]
		}
		if (right_SEN >= r_presence && x <= 14) {
 8011cfa:	2b86      	cmp	r3, #134	; 0x86
			row_look[x] = row_look[x] | shift1;
 8011cfc:	ea42 0204 	orr.w	r2, r2, r4
 8011d00:	f821 2015 	strh.w	r2, [r1, r5, lsl #1]
		if (right_SEN >= r_presence && x <= 14) {
 8011d04:	dd07      	ble.n	8011d16 <maze_makerback+0x9a>
 8011d06:	2d0e      	cmp	r5, #14
 8011d08:	dc05      	bgt.n	8011d16 <maze_makerback+0x9a>

			row[x] = row[x] | shift1;
 8011d0a:	4a8a      	ldr	r2, [pc, #552]	; (8011f34 <maze_makerback+0x2b8>)
 8011d0c:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 8011d10:	431c      	orrs	r4, r3
 8011d12:	f822 4015 	strh.w	r4, [r2, r5, lsl #1]
	}

//}bppuD*************************************
	tt = 0;
	while (tt <= 255) {
		walk_count[tt] = 255;
 8011d16:	4a88      	ldr	r2, [pc, #544]	; (8011f38 <maze_makerback+0x2bc>)
	tt = 0;
 8011d18:	2300      	movs	r3, #0
		walk_count[tt] = 255;
 8011d1a:	21ff      	movs	r1, #255	; 0xff
 8011d1c:	4610      	mov	r0, r2
 8011d1e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

		tt++;
 8011d22:	3301      	adds	r3, #1
	while (tt <= 255) {
 8011d24:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011d28:	d1f9      	bne.n	8011d1e <maze_makerback+0xa2>
	}
	tt = 0;
	while (tt <= 39) {
		count_box[tt] = 256;
 8011d2a:	4984      	ldr	r1, [pc, #528]	; (8011f3c <maze_makerback+0x2c0>)
		count_boxnext[tt] = 256;
 8011d2c:	4c84      	ldr	r4, [pc, #528]	; (8011f40 <maze_makerback+0x2c4>)
	tt = 0;
 8011d2e:	2200      	movs	r2, #0
		count_box[tt] = 256;
 8011d30:	f821 3012 	strh.w	r3, [r1, r2, lsl #1]
		count_boxnext[tt] = 256;
 8011d34:	f824 3012 	strh.w	r3, [r4, r2, lsl #1]
		tt++;
 8011d38:	3201      	adds	r2, #1
	while (tt <= 39) {
 8011d3a:	2a28      	cmp	r2, #40	; 0x28
 8011d3c:	d1f8      	bne.n	8011d30 <maze_makerback+0xb4>
		box = 0;
		boxnext = 0;
		while (box <= 39) {

			coordinate = count_box[box];
			Xcheak_result = coordinate & Xend_cheak;
 8011d3e:	4b81      	ldr	r3, [pc, #516]	; (8011f44 <maze_makerback+0x2c8>)
			if (Xcoordinate >= 1) {
				wall_west = row[Xcoordinate - 1] & shift1;
			}
			shift1 = 1;

			if (walk_count[coordinate + 1] <= 254 || Ycoordinate == 15
 8011d40:	4e7d      	ldr	r6, [pc, #500]	; (8011f38 <maze_makerback+0x2bc>)
					|| wall_north >= 1) {
			} else {

				walk_count[coordinate + 1] = count_number;
				count_boxnext[boxnext] = coordinate + 1;
 8011d42:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 8011f40 <maze_makerback+0x2c4>
	tt = 0;
 8011d46:	2200      	movs	r2, #0
	count_box[0] = 0;
 8011d48:	800a      	strh	r2, [r1, #0]
			Xcheak_result = coordinate & Xend_cheak;
 8011d4a:	7819      	ldrb	r1, [r3, #0]
			Ycheak_result = coordinate & Yend_cheak;
 8011d4c:	785b      	ldrb	r3, [r3, #1]
 8011d4e:	9309      	str	r3, [sp, #36]	; 0x24
 8011d50:	4b7d      	ldr	r3, [pc, #500]	; (8011f48 <maze_makerback+0x2cc>)
	walk_count[0] = 0;
 8011d52:	8002      	strh	r2, [r0, #0]
 8011d54:	881b      	ldrh	r3, [r3, #0]
 8011d56:	9301      	str	r3, [sp, #4]
 8011d58:	4b7c      	ldr	r3, [pc, #496]	; (8011f4c <maze_makerback+0x2d0>)
			Xcheak_result = coordinate & Xend_cheak;
 8011d5a:	9108      	str	r1, [sp, #32]
 8011d5c:	f8b3 c000 	ldrh.w	ip, [r3]
 8011d60:	4b7b      	ldr	r3, [pc, #492]	; (8011f50 <maze_makerback+0x2d4>)
	while (count_number <= 255) {
 8011d62:	9200      	str	r2, [sp, #0]
 8011d64:	881b      	ldrh	r3, [r3, #0]
 8011d66:	9303      	str	r3, [sp, #12]
 8011d68:	4b7a      	ldr	r3, [pc, #488]	; (8011f54 <maze_makerback+0x2d8>)
 8011d6a:	9206      	str	r2, [sp, #24]
 8011d6c:	f8b3 8000 	ldrh.w	r8, [r3]
 8011d70:	9202      	str	r2, [sp, #8]
 8011d72:	2001      	movs	r0, #1
 8011d74:	9205      	str	r2, [sp, #20]
 8011d76:	4b71      	ldr	r3, [pc, #452]	; (8011f3c <maze_makerback+0x2c0>)
 8011d78:	9307      	str	r3, [sp, #28]
		boxnext = 0;
 8011d7a:	2300      	movs	r3, #0
		box = 0;
 8011d7c:	469e      	mov	lr, r3
		while (box <= 39) {
 8011d7e:	e0f7      	b.n	8011f70 <maze_makerback+0x2f4>
		shift1 = shift1 << y;
 8011d80:	2001      	movs	r0, #1
 8011d82:	40a0      	lsls	r0, r4
		if (x <= 14) {
 8011d84:	2d0e      	cmp	r5, #14
		shift1 = shift1 << y;
 8011d86:	b280      	uxth	r0, r0
		if (x <= 14) {
 8011d88:	dc0f      	bgt.n	8011daa <maze_makerback+0x12e>
			row_look[x] = row_look[x] | shift1;
 8011d8a:	4f69      	ldr	r7, [pc, #420]	; (8011f30 <maze_makerback+0x2b4>)
		if (front_SEN >= f_presence && x <= 14) {
 8011d8c:	2981      	cmp	r1, #129	; 0x81
			row_look[x] = row_look[x] | shift1;
 8011d8e:	f837 6015 	ldrh.w	r6, [r7, r5, lsl #1]
			row[x] = row[x] | shift1;
 8011d92:	bfc8      	it	gt
 8011d94:	4967      	ldrgt	r1, [pc, #412]	; (8011f34 <maze_makerback+0x2b8>)
			row_look[x] = row_look[x] | shift1;
 8011d96:	ea46 0600 	orr.w	r6, r6, r0
 8011d9a:	f827 6015 	strh.w	r6, [r7, r5, lsl #1]
			row[x] = row[x] | shift1;
 8011d9e:	bfc2      	ittt	gt
 8011da0:	f831 6015 	ldrhgt.w	r6, [r1, r5, lsl #1]
 8011da4:	4330      	orrgt	r0, r6
 8011da6:	f821 0015 	strhgt.w	r0, [r1, r5, lsl #1]
		shift1 = shift1 << x;
 8011daa:	2101      	movs	r1, #1
 8011dac:	fa01 f505 	lsl.w	r5, r1, r5
		if (y <= 14) {
 8011db0:	2c0e      	cmp	r4, #14
		shift1 = shift1 << x;
 8011db2:	b2ad      	uxth	r5, r5
		if (y <= 14) {
 8011db4:	f300 81b6 	bgt.w	8012124 <maze_makerback+0x4a8>
			column_look[y] = column_look[y] | shift1;
 8011db8:	485b      	ldr	r0, [pc, #364]	; (8011f28 <maze_makerback+0x2ac>)
 8011dba:	f830 1014 	ldrh.w	r1, [r0, r4, lsl #1]
		if (left_SEN >= l_presence && y <= 14) {
 8011dbe:	2a81      	cmp	r2, #129	; 0x81
			column_look[y] = column_look[y] | shift1;
 8011dc0:	ea41 0105 	orr.w	r1, r1, r5
 8011dc4:	f820 1014 	strh.w	r1, [r0, r4, lsl #1]
			column[y] = column[y] | shift1;
 8011dc8:	bfc1      	itttt	gt
 8011dca:	4958      	ldrgt	r1, [pc, #352]	; (8011f2c <maze_makerback+0x2b0>)
 8011dcc:	f831 2014 	ldrhgt.w	r2, [r1, r4, lsl #1]
 8011dd0:	432a      	orrgt	r2, r5
 8011dd2:	f821 2014 	strhgt.w	r2, [r1, r4, lsl #1]
		if (y >= 1) {
 8011dd6:	2c00      	cmp	r4, #0
 8011dd8:	dd9d      	ble.n	8011d16 <maze_makerback+0x9a>
			column_look[y - 1] = column_look[y - 1] | shift1;
 8011dda:	1e62      	subs	r2, r4, #1
 8011ddc:	4852      	ldr	r0, [pc, #328]	; (8011f28 <maze_makerback+0x2ac>)
 8011dde:	f830 1012 	ldrh.w	r1, [r0, r2, lsl #1]
		if (right_SEN >= r_presence && y >= 1) {
 8011de2:	2b86      	cmp	r3, #134	; 0x86
			column_look[y - 1] = column_look[y - 1] | shift1;
 8011de4:	ea41 0105 	orr.w	r1, r1, r5
 8011de8:	f820 1012 	strh.w	r1, [r0, r2, lsl #1]
		if (right_SEN >= r_presence && y >= 1) {
 8011dec:	dd93      	ble.n	8011d16 <maze_makerback+0x9a>
 8011dee:	2c00      	cmp	r4, #0
 8011df0:	dd91      	ble.n	8011d16 <maze_makerback+0x9a>
			column[y - 1] = column[y - 1] | shift1;
 8011df2:	494e      	ldr	r1, [pc, #312]	; (8011f2c <maze_makerback+0x2b0>)
 8011df4:	f831 3012 	ldrh.w	r3, [r1, r2, lsl #1]
 8011df8:	431d      	orrs	r5, r3
 8011dfa:	f821 5012 	strh.w	r5, [r1, r2, lsl #1]
 8011dfe:	e78a      	b.n	8011d16 <maze_makerback+0x9a>
		shift1 = shift1 << x;
 8011e00:	2001      	movs	r0, #1
 8011e02:	40a8      	lsls	r0, r5
		if (y >= 1) {
 8011e04:	2c00      	cmp	r4, #0
		shift1 = shift1 << x;
 8011e06:	b280      	uxth	r0, r0
		if (y >= 1) {
 8011e08:	dd11      	ble.n	8011e2e <maze_makerback+0x1b2>
			column_look[y - 1] = column_look[y - 1] | shift1;
 8011e0a:	1e66      	subs	r6, r4, #1
 8011e0c:	f8df e118 	ldr.w	lr, [pc, #280]	; 8011f28 <maze_makerback+0x2ac>
		if (front_SEN >= f_presence && y >= 1) {
 8011e10:	2981      	cmp	r1, #129	; 0x81
			column_look[y - 1] = column_look[y - 1] | shift1;
 8011e12:	f83e 7016 	ldrh.w	r7, [lr, r6, lsl #1]
			column[y - 1] = column[y - 1] | shift1;
 8011e16:	bfc8      	it	gt
 8011e18:	4944      	ldrgt	r1, [pc, #272]	; (8011f2c <maze_makerback+0x2b0>)
			column_look[y - 1] = column_look[y - 1] | shift1;
 8011e1a:	ea47 0700 	orr.w	r7, r7, r0
 8011e1e:	f82e 7016 	strh.w	r7, [lr, r6, lsl #1]
			column[y - 1] = column[y - 1] | shift1;
 8011e22:	bfc2      	ittt	gt
 8011e24:	f831 7016 	ldrhgt.w	r7, [r1, r6, lsl #1]
 8011e28:	4338      	orrgt	r0, r7
 8011e2a:	f821 0016 	strhgt.w	r0, [r1, r6, lsl #1]
		shift1 = shift1 << y;
 8011e2e:	2101      	movs	r1, #1
 8011e30:	fa01 f404 	lsl.w	r4, r1, r4
		if (x <= 14) {
 8011e34:	2d0e      	cmp	r5, #14
		shift1 = shift1 << y;
 8011e36:	b2a4      	uxth	r4, r4
		if (x <= 14) {
 8011e38:	f300 8178 	bgt.w	801212c <maze_makerback+0x4b0>
			row_look[x] = row_look[x] | shift1;
 8011e3c:	483c      	ldr	r0, [pc, #240]	; (8011f30 <maze_makerback+0x2b4>)
 8011e3e:	f830 1015 	ldrh.w	r1, [r0, r5, lsl #1]
		if (left_SEN >= l_presence && x <= 14) {
 8011e42:	2a81      	cmp	r2, #129	; 0x81
			row_look[x] = row_look[x] | shift1;
 8011e44:	ea41 0104 	orr.w	r1, r1, r4
 8011e48:	f820 1015 	strh.w	r1, [r0, r5, lsl #1]
			row[x] = row[x] | shift1;
 8011e4c:	bfc1      	itttt	gt
 8011e4e:	4939      	ldrgt	r1, [pc, #228]	; (8011f34 <maze_makerback+0x2b8>)
 8011e50:	f831 2015 	ldrhgt.w	r2, [r1, r5, lsl #1]
 8011e54:	4322      	orrgt	r2, r4
 8011e56:	f821 2015 	strhgt.w	r2, [r1, r5, lsl #1]
		if (x >= 1) {
 8011e5a:	2d00      	cmp	r5, #0
 8011e5c:	f77f af5b 	ble.w	8011d16 <maze_makerback+0x9a>
			row_look[x - 1] = row_look[x - 1] | shift1;
 8011e60:	1e6a      	subs	r2, r5, #1
 8011e62:	4833      	ldr	r0, [pc, #204]	; (8011f30 <maze_makerback+0x2b4>)
 8011e64:	f830 1012 	ldrh.w	r1, [r0, r2, lsl #1]
		if (right_SEN >= r_presence && x >= 1) {
 8011e68:	2b86      	cmp	r3, #134	; 0x86
			row_look[x - 1] = row_look[x - 1] | shift1;
 8011e6a:	ea41 0104 	orr.w	r1, r1, r4
 8011e6e:	f820 1012 	strh.w	r1, [r0, r2, lsl #1]
		if (right_SEN >= r_presence && x >= 1) {
 8011e72:	f77f af50 	ble.w	8011d16 <maze_makerback+0x9a>
 8011e76:	2d00      	cmp	r5, #0
 8011e78:	f77f af4d 	ble.w	8011d16 <maze_makerback+0x9a>
			row[x - 1] = row[x - 1] | shift1;
 8011e7c:	492d      	ldr	r1, [pc, #180]	; (8011f34 <maze_makerback+0x2b8>)
 8011e7e:	f831 3012 	ldrh.w	r3, [r1, r2, lsl #1]
 8011e82:	431c      	orrs	r4, r3
 8011e84:	f821 4012 	strh.w	r4, [r1, r2, lsl #1]
 8011e88:	e745      	b.n	8011d16 <maze_makerback+0x9a>
		shift1 = shift1 << y;
 8011e8a:	2001      	movs	r0, #1
 8011e8c:	40a0      	lsls	r0, r4
		if (x >= 1) {
 8011e8e:	2d00      	cmp	r5, #0
		shift1 = shift1 << y;
 8011e90:	b280      	uxth	r0, r0
		if (x >= 1) {
 8011e92:	dd11      	ble.n	8011eb8 <maze_makerback+0x23c>
			row_look[x - 1] = row_look[x - 1] | shift1;
 8011e94:	1e6e      	subs	r6, r5, #1
 8011e96:	f8df e098 	ldr.w	lr, [pc, #152]	; 8011f30 <maze_makerback+0x2b4>
		if (front_SEN >= f_presence && x >= 1) {
 8011e9a:	2981      	cmp	r1, #129	; 0x81
			row_look[x - 1] = row_look[x - 1] | shift1;
 8011e9c:	f83e 7016 	ldrh.w	r7, [lr, r6, lsl #1]
			row[x - 1] = row[x - 1] | shift1;
 8011ea0:	bfc8      	it	gt
 8011ea2:	4924      	ldrgt	r1, [pc, #144]	; (8011f34 <maze_makerback+0x2b8>)
			row_look[x - 1] = row_look[x - 1] | shift1;
 8011ea4:	ea47 0700 	orr.w	r7, r7, r0
 8011ea8:	f82e 7016 	strh.w	r7, [lr, r6, lsl #1]
			row[x - 1] = row[x - 1] | shift1;
 8011eac:	bfc2      	ittt	gt
 8011eae:	f831 7016 	ldrhgt.w	r7, [r1, r6, lsl #1]
 8011eb2:	4338      	orrgt	r0, r7
 8011eb4:	f821 0016 	strhgt.w	r0, [r1, r6, lsl #1]
		shift1 = shift1 << x;
 8011eb8:	2101      	movs	r1, #1
 8011eba:	fa01 f505 	lsl.w	r5, r1, r5
		if (y >= 1) {
 8011ebe:	2c00      	cmp	r4, #0
		shift1 = shift1 << x;
 8011ec0:	b2ad      	uxth	r5, r5
		if (y >= 1) {
 8011ec2:	f340 8137 	ble.w	8012134 <maze_makerback+0x4b8>
			column_look[y - 1] = column_look[y - 1] | shift1;
 8011ec6:	1e61      	subs	r1, r4, #1
 8011ec8:	4e17      	ldr	r6, [pc, #92]	; (8011f28 <maze_makerback+0x2ac>)
 8011eca:	f836 0011 	ldrh.w	r0, [r6, r1, lsl #1]
		if (left_SEN >= l_presence && y >= 1) {
 8011ece:	2a81      	cmp	r2, #129	; 0x81
			column_look[y - 1] = column_look[y - 1] | shift1;
 8011ed0:	ea40 0005 	orr.w	r0, r0, r5
 8011ed4:	f826 0011 	strh.w	r0, [r6, r1, lsl #1]
			column[y - 1] = column[y - 1] | shift1;
 8011ed8:	bfc1      	itttt	gt
 8011eda:	4814      	ldrgt	r0, [pc, #80]	; (8011f2c <maze_makerback+0x2b0>)
 8011edc:	f830 2011 	ldrhgt.w	r2, [r0, r1, lsl #1]
 8011ee0:	432a      	orrgt	r2, r5
 8011ee2:	f820 2011 	strhgt.w	r2, [r0, r1, lsl #1]
		if (y <= 14) {
 8011ee6:	2c0e      	cmp	r4, #14
 8011ee8:	f73f af15 	bgt.w	8011d16 <maze_makerback+0x9a>
			column_look[y] = column_look[y] | shift1;
 8011eec:	490e      	ldr	r1, [pc, #56]	; (8011f28 <maze_makerback+0x2ac>)
 8011eee:	f831 2014 	ldrh.w	r2, [r1, r4, lsl #1]
		if (right_SEN >= r_presence && y <= 14) {
 8011ef2:	2b86      	cmp	r3, #134	; 0x86
			column_look[y] = column_look[y] | shift1;
 8011ef4:	ea42 0205 	orr.w	r2, r2, r5
 8011ef8:	f821 2014 	strh.w	r2, [r1, r4, lsl #1]
		if (right_SEN >= r_presence && y <= 14) {
 8011efc:	f77f af0b 	ble.w	8011d16 <maze_makerback+0x9a>
 8011f00:	2c0e      	cmp	r4, #14
			column[y] = column[y] | shift1;
 8011f02:	bfdf      	itttt	le
 8011f04:	4a09      	ldrle	r2, [pc, #36]	; (8011f2c <maze_makerback+0x2b0>)
 8011f06:	f832 3014 	ldrhle.w	r3, [r2, r4, lsl #1]
 8011f0a:	431d      	orrle	r5, r3
 8011f0c:	f822 5014 	strhle.w	r5, [r2, r4, lsl #1]
 8011f10:	e701      	b.n	8011d16 <maze_makerback+0x9a>
				wall_east = row[Xcoordinate] & shift1;
 8011f12:	4a08      	ldr	r2, [pc, #32]	; (8011f34 <maze_makerback+0x2b8>)
 8011f14:	f832 2014 	ldrh.w	r2, [r2, r4, lsl #1]
 8011f18:	ea0a 0202 	and.w	r2, sl, r2
 8011f1c:	9203      	str	r2, [sp, #12]
 8011f1e:	2201      	movs	r2, #1
 8011f20:	9200      	str	r2, [sp, #0]
			if (Xcoordinate >= 1) {
 8011f22:	2c00      	cmp	r4, #0
 8011f24:	d058      	beq.n	8011fd8 <maze_makerback+0x35c>
 8011f26:	e04e      	b.n	8011fc6 <maze_makerback+0x34a>
 8011f28:	2001822c 	.word	0x2001822c
 8011f2c:	2000bc6a 	.word	0x2000bc6a
 8011f30:	200132e8 	.word	0x200132e8
 8011f34:	20018254 	.word	0x20018254
 8011f38:	2000ba34 	.word	0x2000ba34
 8011f3c:	20016704 	.word	0x20016704
 8011f40:	20016754 	.word	0x20016754
 8011f44:	2000000a 	.word	0x2000000a
 8011f48:	2000b5e0 	.word	0x2000b5e0
 8011f4c:	2001815c 	.word	0x2001815c
 8011f50:	2001817c 	.word	0x2001817c
 8011f54:	2000b600 	.word	0x2000b600
			if (box == 39) {

				break;
			}
			box++;
			if (count_box[box] == 256) {
 8011f58:	9a07      	ldr	r2, [sp, #28]
 8011f5a:	f832 5f02 	ldrh.w	r5, [r2, #2]!
 8011f5e:	9207      	str	r2, [sp, #28]
			box++;
 8011f60:	f10e 0e01 	add.w	lr, lr, #1
			if (count_box[box] == 256) {
 8011f64:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
			box++;
 8011f68:	fa5f fe8e 	uxtb.w	lr, lr
			if (count_box[box] == 256) {
 8011f6c:	f000 808a 	beq.w	8012084 <maze_makerback+0x408>
			coordinate = count_box[box];
 8011f70:	9a07      	ldr	r2, [sp, #28]
 8011f72:	8815      	ldrh	r5, [r2, #0]
			Xcheak_result = coordinate & Xend_cheak;
 8011f74:	9a08      	ldr	r2, [sp, #32]
			coordinate = count_box[box];
 8011f76:	b2ef      	uxtb	r7, r5
			Xcheak_result = coordinate & Xend_cheak;
 8011f78:	403a      	ands	r2, r7
 8011f7a:	9204      	str	r2, [sp, #16]
			Ycheak_result = coordinate & Yend_cheak;
 8011f7c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011f7e:	ea07 0102 	and.w	r1, r7, r2
			Xcoordinate = Xcheak_result >> 4;
 8011f82:	9a04      	ldr	r2, [sp, #16]
 8011f84:	0914      	lsrs	r4, r2, #4
			shift1 = shift1 << Xcoordinate;
 8011f86:	2201      	movs	r2, #1
 8011f88:	fa02 fa04 	lsl.w	sl, r2, r4
			if (Ycoordinate <= 14) {
 8011f8c:	290e      	cmp	r1, #14
			shift1 = shift1 << Xcoordinate;
 8011f8e:	fa1f fa8a 	uxth.w	sl, sl
			if (Ycoordinate <= 14) {
 8011f92:	d808      	bhi.n	8011fa6 <maze_makerback+0x32a>
				wall_north = column[Ycoordinate] & shift1;
 8011f94:	4a69      	ldr	r2, [pc, #420]	; (801213c <maze_makerback+0x4c0>)
 8011f96:	f832 b011 	ldrh.w	fp, [r2, r1, lsl #1]
 8011f9a:	ea0a 020b 	and.w	r2, sl, fp
 8011f9e:	9201      	str	r2, [sp, #4]
 8011fa0:	2201      	movs	r2, #1
 8011fa2:	9202      	str	r2, [sp, #8]
			if (Ycoordinate >= 1) {
 8011fa4:	b141      	cbz	r1, 8011fb8 <maze_makerback+0x33c>
				wall_south = column[Ycoordinate - 1] & shift1;
 8011fa6:	4a65      	ldr	r2, [pc, #404]	; (801213c <maze_makerback+0x4c0>)
 8011fa8:	f101 3cff 	add.w	ip, r1, #4294967295
 8011fac:	f832 c01c 	ldrh.w	ip, [r2, ip, lsl #1]
 8011fb0:	2201      	movs	r2, #1
 8011fb2:	ea0a 0c0c 	and.w	ip, sl, ip
 8011fb6:	9205      	str	r2, [sp, #20]
			shift1 = shift1 << Ycoordinate;
 8011fb8:	2201      	movs	r2, #1
 8011fba:	fa02 fa01 	lsl.w	sl, r2, r1
			if (Xcoordinate <= 14) {
 8011fbe:	2c0f      	cmp	r4, #15
			shift1 = shift1 << Ycoordinate;
 8011fc0:	fa1f fa8a 	uxth.w	sl, sl
			if (Xcoordinate <= 14) {
 8011fc4:	d1a5      	bne.n	8011f12 <maze_makerback+0x296>
				wall_west = row[Xcoordinate - 1] & shift1;
 8011fc6:	4a5e      	ldr	r2, [pc, #376]	; (8012140 <maze_makerback+0x4c4>)
 8011fc8:	f104 38ff 	add.w	r8, r4, #4294967295
 8011fcc:	f832 8018 	ldrh.w	r8, [r2, r8, lsl #1]
 8011fd0:	2201      	movs	r2, #1
 8011fd2:	ea0a 0808 	and.w	r8, sl, r8
 8011fd6:	9206      	str	r2, [sp, #24]
			if (walk_count[coordinate + 1] <= 254 || Ycoordinate == 15
 8011fd8:	f107 0a01 	add.w	sl, r7, #1
 8011fdc:	f836 b01a 	ldrh.w	fp, [r6, sl, lsl #1]
 8011fe0:	f1bb 0ffe 	cmp.w	fp, #254	; 0xfe
 8011fe4:	d90d      	bls.n	8012002 <maze_makerback+0x386>
 8011fe6:	290f      	cmp	r1, #15
 8011fe8:	d00b      	beq.n	8012002 <maze_makerback+0x386>
					|| wall_north >= 1) {
 8011fea:	9a01      	ldr	r2, [sp, #4]
 8011fec:	b94a      	cbnz	r2, 8012002 <maze_makerback+0x386>
				walk_count[coordinate + 1] = count_number;
 8011fee:	f826 001a 	strh.w	r0, [r6, sl, lsl #1]
				count_boxnext[boxnext] = coordinate + 1;
 8011ff2:	fa5f fa85 	uxtb.w	sl, r5
 8011ff6:	f10a 0a01 	add.w	sl, sl, #1
 8011ffa:	f829 a013 	strh.w	sl, [r9, r3, lsl #1]
				boxnext++;
 8011ffe:	3301      	adds	r3, #1
 8012000:	b2db      	uxtb	r3, r3
			if (walk_count[coordinate - 1] <= 254 || Ycoordinate == 0
 8012002:	f107 3aff 	add.w	sl, r7, #4294967295
 8012006:	f836 b01a 	ldrh.w	fp, [r6, sl, lsl #1]
 801200a:	f1bb 0ffe 	cmp.w	fp, #254	; 0xfe
 801200e:	d90d      	bls.n	801202c <maze_makerback+0x3b0>
 8012010:	b161      	cbz	r1, 801202c <maze_makerback+0x3b0>
					|| wall_south >= 1) {
 8012012:	f1bc 0f00 	cmp.w	ip, #0
 8012016:	d109      	bne.n	801202c <maze_makerback+0x3b0>
				walk_count[coordinate - 1] = count_number;
 8012018:	f826 001a 	strh.w	r0, [r6, sl, lsl #1]
				count_boxnext[boxnext] = coordinate - 1;
 801201c:	fa5f fa85 	uxtb.w	sl, r5
 8012020:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012024:	f829 a013 	strh.w	sl, [r9, r3, lsl #1]
				boxnext++;
 8012028:	3301      	adds	r3, #1
 801202a:	b2db      	uxtb	r3, r3
			if (walk_count[coordinate + 16] <= 254 || Xcoordinate == 15
 801202c:	f107 0a10 	add.w	sl, r7, #16
 8012030:	f836 b01a 	ldrh.w	fp, [r6, sl, lsl #1]
 8012034:	f1bb 0ffe 	cmp.w	fp, #254	; 0xfe
 8012038:	d90d      	bls.n	8012056 <maze_makerback+0x3da>
 801203a:	2c0f      	cmp	r4, #15
 801203c:	d00b      	beq.n	8012056 <maze_makerback+0x3da>
					|| wall_east >= 1) {
 801203e:	9a03      	ldr	r2, [sp, #12]
 8012040:	b94a      	cbnz	r2, 8012056 <maze_makerback+0x3da>
				walk_count[coordinate + 16] = count_number;
 8012042:	f826 001a 	strh.w	r0, [r6, sl, lsl #1]
				count_boxnext[boxnext] = coordinate + 16;
 8012046:	fa5f fa85 	uxtb.w	sl, r5
 801204a:	f10a 0a10 	add.w	sl, sl, #16
 801204e:	f829 a013 	strh.w	sl, [r9, r3, lsl #1]
				boxnext++;
 8012052:	3301      	adds	r3, #1
 8012054:	b2db      	uxtb	r3, r3
			if (walk_count[coordinate - 16] <= 254 || Xcoordinate == 0
 8012056:	f1a7 0a10 	sub.w	sl, r7, #16
 801205a:	f836 b01a 	ldrh.w	fp, [r6, sl, lsl #1]
 801205e:	f1bb 0ffe 	cmp.w	fp, #254	; 0xfe
 8012062:	d90b      	bls.n	801207c <maze_makerback+0x400>
 8012064:	b154      	cbz	r4, 801207c <maze_makerback+0x400>
					|| wall_west >= 1) {
 8012066:	f1b8 0f00 	cmp.w	r8, #0
 801206a:	d107      	bne.n	801207c <maze_makerback+0x400>
				count_boxnext[boxnext] = coordinate - 16;
 801206c:	b2ed      	uxtb	r5, r5
 801206e:	3d10      	subs	r5, #16
 8012070:	f829 5013 	strh.w	r5, [r9, r3, lsl #1]
				walk_count[coordinate - 16] = count_number;
 8012074:	f826 001a 	strh.w	r0, [r6, sl, lsl #1]
				boxnext++;
 8012078:	3301      	adds	r3, #1
 801207a:	b2db      	uxtb	r3, r3
			if (box == 39) {
 801207c:	f1be 0f27 	cmp.w	lr, #39	; 0x27
 8012080:	f47f af6a 	bne.w	8011f58 <maze_makerback+0x2dc>

		}
		tt = 0;
		while (tt <= 39) {

			count_box[tt] = count_boxnext[tt];
 8012084:	f8df a0f4 	ldr.w	sl, [pc, #244]	; 801217c <maze_makerback+0x500>
		tt = 0;
 8012088:	2500      	movs	r5, #0
			count_boxnext[tt] = 256;
 801208a:	f44f 7b80 	mov.w	fp, #256	; 0x100
			count_box[tt] = count_boxnext[tt];
 801208e:	f839 2015 	ldrh.w	r2, [r9, r5, lsl #1]
 8012092:	f82a 2015 	strh.w	r2, [sl, r5, lsl #1]
			count_boxnext[tt] = 256;
 8012096:	f829 b015 	strh.w	fp, [r9, r5, lsl #1]
			tt++;
 801209a:	3501      	adds	r5, #1
		while (tt <= 39) {
 801209c:	2d28      	cmp	r5, #40	; 0x28
 801209e:	d1f6      	bne.n	801208e <maze_makerback+0x412>
		}
		tt = 0;
		if (count_number == 255 || count_box[0] == 256) {
 80120a0:	28ff      	cmp	r0, #255	; 0xff
 80120a2:	d132      	bne.n	801210a <maze_makerback+0x48e>
 80120a4:	4827      	ldr	r0, [pc, #156]	; (8012144 <maze_makerback+0x4c8>)
 80120a6:	f89d 2010 	ldrb.w	r2, [sp, #16]
 80120aa:	2500      	movs	r5, #0
 80120ac:	6005      	str	r5, [r0, #0]
 80120ae:	4826      	ldr	r0, [pc, #152]	; (8012148 <maze_makerback+0x4cc>)
 80120b0:	f880 e000 	strb.w	lr, [r0]
 80120b4:	4825      	ldr	r0, [pc, #148]	; (801214c <maze_makerback+0x4d0>)
 80120b6:	7007      	strb	r7, [r0, #0]
 80120b8:	4825      	ldr	r0, [pc, #148]	; (8012150 <maze_makerback+0x4d4>)
 80120ba:	7002      	strb	r2, [r0, #0]
 80120bc:	4825      	ldr	r0, [pc, #148]	; (8012154 <maze_makerback+0x4d8>)
 80120be:	9a05      	ldr	r2, [sp, #20]
 80120c0:	7001      	strb	r1, [r0, #0]
 80120c2:	4825      	ldr	r0, [pc, #148]	; (8012158 <maze_makerback+0x4dc>)
 80120c4:	7004      	strb	r4, [r0, #0]
 80120c6:	4825      	ldr	r0, [pc, #148]	; (801215c <maze_makerback+0x4e0>)
 80120c8:	7001      	strb	r1, [r0, #0]
 80120ca:	4925      	ldr	r1, [pc, #148]	; (8012160 <maze_makerback+0x4e4>)
 80120cc:	2001      	movs	r0, #1
 80120ce:	8008      	strh	r0, [r1, #0]
 80120d0:	b112      	cbz	r2, 80120d8 <maze_makerback+0x45c>
 80120d2:	4924      	ldr	r1, [pc, #144]	; (8012164 <maze_makerback+0x4e8>)
 80120d4:	f8a1 c000 	strh.w	ip, [r1]
 80120d8:	9a02      	ldr	r2, [sp, #8]
 80120da:	b11a      	cbz	r2, 80120e4 <maze_makerback+0x468>
 80120dc:	4922      	ldr	r1, [pc, #136]	; (8012168 <maze_makerback+0x4ec>)
 80120de:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 80120e2:	800a      	strh	r2, [r1, #0]
 80120e4:	9a06      	ldr	r2, [sp, #24]
 80120e6:	b112      	cbz	r2, 80120ee <maze_makerback+0x472>
 80120e8:	4920      	ldr	r1, [pc, #128]	; (801216c <maze_makerback+0x4f0>)
 80120ea:	f8a1 8000 	strh.w	r8, [r1]
 80120ee:	9a00      	ldr	r2, [sp, #0]
 80120f0:	b11a      	cbz	r2, 80120fa <maze_makerback+0x47e>
 80120f2:	4a1f      	ldr	r2, [pc, #124]	; (8012170 <maze_makerback+0x4f4>)
 80120f4:	f8bd 100c 	ldrh.w	r1, [sp, #12]
 80120f8:	8011      	strh	r1, [r2, #0]
 80120fa:	4a1e      	ldr	r2, [pc, #120]	; (8012174 <maze_makerback+0x4f8>)
 80120fc:	7013      	strb	r3, [r2, #0]
			break;
		}
		count_number++;
	}
	count_number = 1;
 80120fe:	4b1e      	ldr	r3, [pc, #120]	; (8012178 <maze_makerback+0x4fc>)
 8012100:	2201      	movs	r2, #1
 8012102:	801a      	strh	r2, [r3, #0]

}
 8012104:	b00b      	add	sp, #44	; 0x2c
 8012106:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (count_number == 255 || count_box[0] == 256) {
 801210a:	f8ba 5000 	ldrh.w	r5, [sl]
 801210e:	3001      	adds	r0, #1
 8012110:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8012114:	b280      	uxth	r0, r0
 8012116:	f47f ae2e 	bne.w	8011d76 <maze_makerback+0xfa>
 801211a:	e7c3      	b.n	80120a4 <maze_makerback+0x428>
		if (left_SEN >= l_presence && x >= 1) {
 801211c:	2a81      	cmp	r2, #129	; 0x81
 801211e:	f77f ade7 	ble.w	8011cf0 <maze_makerback+0x74>
 8012122:	e5e7      	b.n	8011cf4 <maze_makerback+0x78>
		if (left_SEN >= l_presence && y <= 14) {
 8012124:	2a81      	cmp	r2, #129	; 0x81
 8012126:	f73f ae58 	bgt.w	8011dda <maze_makerback+0x15e>
 801212a:	e654      	b.n	8011dd6 <maze_makerback+0x15a>
		if (left_SEN >= l_presence && x <= 14) {
 801212c:	2a81      	cmp	r2, #129	; 0x81
 801212e:	f73f ae97 	bgt.w	8011e60 <maze_makerback+0x1e4>
 8012132:	e692      	b.n	8011e5a <maze_makerback+0x1de>
		if (left_SEN >= l_presence && y >= 1) {
 8012134:	2a81      	cmp	r2, #129	; 0x81
 8012136:	f73f aed9 	bgt.w	8011eec <maze_makerback+0x270>
 801213a:	e6d4      	b.n	8011ee6 <maze_makerback+0x26a>
 801213c:	2000bc6a 	.word	0x2000bc6a
 8012140:	20018254 	.word	0x20018254
 8012144:	20000210 	.word	0x20000210
 8012148:	2000bc3c 	.word	0x2000bc3c
 801214c:	2000bc64 	.word	0x2000bc64
 8012150:	20018275 	.word	0x20018275
 8012154:	20003c24 	.word	0x20003c24
 8012158:	2001816c 	.word	0x2001816c
 801215c:	200181a4 	.word	0x200181a4
 8012160:	20016334 	.word	0x20016334
 8012164:	2001815c 	.word	0x2001815c
 8012168:	2000b5e0 	.word	0x2000b5e0
 801216c:	2000b600 	.word	0x2000b600
 8012170:	2001817c 	.word	0x2001817c
 8012174:	2001816d 	.word	0x2001816d
 8012178:	2000b5f8 	.word	0x2000b5f8
 801217c:	20016704 	.word	0x20016704

08012180 <maze_makerslant>:

void maze_makerslant(void) { //iD}bv
 8012180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
//}bppuD*************************************
	int count1, count2;
	int row_exist, column_exist;
	tt = 0;
	while (tt <= 255) {
		walk_count_slant[tt] = 65535 - 1;
 8012184:	4a6a      	ldr	r2, [pc, #424]	; (8012330 <maze_makerslant+0x1b0>)
void maze_makerslant(void) { //iD}bv
 8012186:	b091      	sub	sp, #68	; 0x44
	tt = 0;
 8012188:	2300      	movs	r3, #0
		walk_count_slant[tt] = 65535 - 1;
 801218a:	f64f 71fe 	movw	r1, #65534	; 0xfffe
 801218e:	4615      	mov	r5, r2
 8012190:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

		tt++;
 8012194:	3301      	adds	r3, #1
	while (tt <= 255) {
 8012196:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801219a:	d1f9      	bne.n	8012190 <maze_makerslant+0x10>
	}
	tt = 0;
 801219c:	4965      	ldr	r1, [pc, #404]	; (8012334 <maze_makerslant+0x1b4>)

	for (count1 = 0; count1 < 15; count1++) {
		for (count2 = 0; count2 < 16; count2++) {
			shift1 = 1;
			shift1 = shift1 << count2;
			column_exist = column[count1] && shift1;
 801219e:	f8df 8198 	ldr.w	r8, [pc, #408]	; 8012338 <maze_makerslant+0x1b8>
			shift1 = 1;
			shift1 = shift1 << count2;
			row_exist = row[count1] && shift1;
 80121a2:	f8df 9198 	ldr.w	r9, [pc, #408]	; 801233c <maze_makerslant+0x1bc>
	tt = 0;
 80121a6:	2300      	movs	r3, #0
 80121a8:	600b      	str	r3, [r1, #0]
	walk_count_slant[columnnumber + 16 * goal_y + goal_x] = 0;
 80121aa:	f8a2 30ee 	strh.w	r3, [r2, #238]	; 0xee
	walk_count_slant[columnnumber + 16 * goal_y + goal_x + 1] = 0;
 80121ae:	f8a2 30f0 	strh.w	r3, [r2, #240]	; 0xf0
	walk_count_slant[rownumber + 16 * goal_x + goal_y] = 0;
 80121b2:	f8a2 32ce 	strh.w	r3, [r2, #718]	; 0x2ce
	walk_count_slant[rownumber + 16 * goal_x + goal_y + 1] = 0;
 80121b6:	f8a2 32d0 	strh.w	r3, [r2, #720]	; 0x2d0
			shift1 = shift1 << count2;
 80121ba:	f04f 0c01 	mov.w	ip, #1
			if (column_exist >= 1) {
				walk_count_slant[columnnumber + 16 * count1 + count2] = 65535;
			}
			if (row_exist >= 1) {
				walk_count_slant[rownumber + 16 * count1 + count2] = 65535;
 80121be:	f64f 77ff 	movw	r7, #65535	; 0xffff
 80121c2:	011c      	lsls	r4, r3, #4
			column_exist = column[count1] && shift1;
 80121c4:	f838 1013 	ldrh.w	r1, [r8, r3, lsl #1]
			row_exist = row[count1] && shift1;
 80121c8:	f839 0013 	ldrh.w	r0, [r9, r3, lsl #1]
 80121cc:	f104 0ef0 	add.w	lr, r4, #240	; 0xf0
 80121d0:	2200      	movs	r2, #0
			shift1 = shift1 << count2;
 80121d2:	fa0c f602 	lsl.w	r6, ip, r2
 80121d6:	b2b6      	uxth	r6, r6
			row_exist = row[count1] && shift1;
 80121d8:	2800      	cmp	r0, #0
 80121da:	f040 80c7 	bne.w	801236c <maze_makerslant+0x1ec>
			if (column_exist >= 1) {
 80121de:	2900      	cmp	r1, #0
 80121e0:	f040 80c5 	bne.w	801236e <maze_makerslant+0x1ee>
 80121e4:	e0cc      	b.n	8012380 <maze_makerslant+0x200>
 80121e6:	2601      	movs	r6, #1
 80121e8:	9607      	str	r6, [sp, #28]
 80121ea:	e121      	b.n	8012430 <maze_makerslant+0x2b0>

				//g
				shift1 = 1;
				shift1 = shift1 << Xcoordinate;
				if (Ycoordinate <= 14) {
					wall_north = column[Ycoordinate] & shift1;
 80121ec:	4e52      	ldr	r6, [pc, #328]	; (8012338 <maze_makerslant+0x1b8>)
 80121ee:	f836 6010 	ldrh.w	r6, [r6, r0, lsl #1]
 80121f2:	401e      	ands	r6, r3
 80121f4:	9606      	str	r6, [sp, #24]
				}
				shift1 = 1;
				shift1 = shift1 << Xcoordinate;
				if (Ycoordinate >= 1) {
 80121f6:	2800      	cmp	r0, #0
 80121f8:	d1f5      	bne.n	80121e6 <maze_makerslant+0x66>
 80121fa:	2301      	movs	r3, #1
 80121fc:	9307      	str	r3, [sp, #28]
 80121fe:	e11f      	b.n	8012440 <maze_makerslant+0x2c0>
				}

				shift1 = 1;
				shift1 = shift1 << Ycoordinate;
				if (Xcoordinate <= 14) {
					wall_east = row[Xcoordinate] & shift1;
 8012200:	4e4e      	ldr	r6, [pc, #312]	; (801233c <maze_makerslant+0x1bc>)
 8012202:	f836 601b 	ldrh.w	r6, [r6, fp, lsl #1]
 8012206:	401e      	ands	r6, r3
 8012208:	9609      	str	r6, [sp, #36]	; 0x24
 801220a:	f04f 0a01 	mov.w	sl, #1
				}

				shift1 = 1;
				shift1 = shift1 << Ycoordinate;
				if (Xcoordinate >= 1) {
 801220e:	f1bb 0f00 	cmp.w	fp, #0
 8012212:	f000 8125 	beq.w	8012460 <maze_makerslant+0x2e0>
 8012216:	e11a      	b.n	801244e <maze_makerslant+0x2ce>
					if (walk_direction[coordinate] == 0) {
						walk_count[coordinate + 1] = count_number;
						walk_direction[coordinate + 1] = 1;
					} else {
//					if(walk_count[coordinate - 1] == count_number-1 || )
						if (walk_direction[coordinate] == 1) {
 8012218:	2e01      	cmp	r6, #1
 801221a:	f040 8134 	bne.w	8012486 <maze_makerslant+0x306>
							walk_count[coordinate + 1] = count_number;
							walk_direction[coordinate + 1] = 1;
						} else {
							walk_count[coordinate + 1] = count_number;
							walk_direction[coordinate + 1] = 1;
 801221e:	54ce      	strb	r6, [r1, r3]
						}
					}

				}
				if (walk_count[coordinate - 1] <= 254 || Ycoordinate == 0
 8012220:	1e6b      	subs	r3, r5, #1
 8012222:	f832 6013 	ldrh.w	r6, [r2, r3, lsl #1]
 8012226:	2efe      	cmp	r6, #254	; 0xfe
 8012228:	d90b      	bls.n	8012242 <maze_makerslant+0xc2>
 801222a:	b150      	cbz	r0, 8012242 <maze_makerslant+0xc2>
						|| wall_south >= 1) {
 801222c:	9e08      	ldr	r6, [sp, #32]
 801222e:	b946      	cbnz	r6, 8012242 <maze_makerslant+0xc2>
				} else {
					if (walk_direction[coordinate] == 0) {
 8012230:	5d4e      	ldrb	r6, [r1, r5]
						walk_count[coordinate - 1] = count_number;
 8012232:	f822 4013 	strh.w	r4, [r2, r3, lsl #1]
					if (walk_direction[coordinate] == 0) {
 8012236:	b90e      	cbnz	r6, 801223c <maze_makerslant+0xbc>
						if (walk_direction[coordinate] == 3) {
							walk_count[coordinate - 1] = count_number;
							walk_direction[coordinate - 1] = 3;
						} else {
							walk_count[coordinate - 1] = count_number;
							walk_direction[coordinate - 1] = 3;
 8012238:	2603      	movs	r6, #3
 801223a:	e001      	b.n	8012240 <maze_makerslant+0xc0>
						if (walk_direction[coordinate] == 3) {
 801223c:	2e03      	cmp	r6, #3
 801223e:	d1fb      	bne.n	8012238 <maze_makerslant+0xb8>
							walk_direction[coordinate - 1] = 3;
 8012240:	54ce      	strb	r6, [r1, r3]
						}
					}
				}
				if (walk_count[coordinate + 16] <= 254 || Xcoordinate == 15
 8012242:	f105 0310 	add.w	r3, r5, #16
 8012246:	f832 6013 	ldrh.w	r6, [r2, r3, lsl #1]
 801224a:	2efe      	cmp	r6, #254	; 0xfe
 801224c:	d90e      	bls.n	801226c <maze_makerslant+0xec>
 801224e:	f1bb 0f0f 	cmp.w	fp, #15
 8012252:	d00b      	beq.n	801226c <maze_makerslant+0xec>
						|| wall_east >= 1) {
 8012254:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8012256:	b94e      	cbnz	r6, 801226c <maze_makerslant+0xec>
				} else {
					if (walk_direction[coordinate] == 0) {
 8012258:	5d4e      	ldrb	r6, [r1, r5]
						walk_count[coordinate + 16] = count_number;
 801225a:	f822 4013 	strh.w	r4, [r2, r3, lsl #1]
					if (walk_direction[coordinate] == 0) {
 801225e:	b916      	cbnz	r6, 8012266 <maze_makerslant+0xe6>
						if (walk_direction[coordinate] == 2) {
							walk_count[coordinate + 16] = count_number;
							walk_direction[coordinate + 16] = 2;
						} else {
							walk_count[coordinate + 16] = count_number;
							walk_direction[coordinate + 16] = 2;
 8012260:	f04f 0602 	mov.w	r6, #2
 8012264:	e001      	b.n	801226a <maze_makerslant+0xea>
						if (walk_direction[coordinate] == 2) {
 8012266:	2e02      	cmp	r6, #2
 8012268:	d1fa      	bne.n	8012260 <maze_makerslant+0xe0>
							walk_direction[coordinate + 16] = 2;
 801226a:	54ce      	strb	r6, [r1, r3]
						}
					}
				}
				if (walk_count[coordinate - 16] <= 254 || Xcoordinate == 0
 801226c:	f1a5 0310 	sub.w	r3, r5, #16
 8012270:	f832 6013 	ldrh.w	r6, [r2, r3, lsl #1]
 8012274:	2efe      	cmp	r6, #254	; 0xfe
 8012276:	d90e      	bls.n	8012296 <maze_makerslant+0x116>
 8012278:	f1bb 0f00 	cmp.w	fp, #0
 801227c:	d00b      	beq.n	8012296 <maze_makerslant+0x116>
						|| wall_west >= 1) {
 801227e:	9e05      	ldr	r6, [sp, #20]
 8012280:	b94e      	cbnz	r6, 8012296 <maze_makerslant+0x116>
				} else {
					if (walk_direction[coordinate] == 0) {
 8012282:	5d4e      	ldrb	r6, [r1, r5]
						walk_count[coordinate - 16] = count_number;
 8012284:	f822 4013 	strh.w	r4, [r2, r3, lsl #1]
					if (walk_direction[coordinate] == 0) {
 8012288:	b916      	cbnz	r6, 8012290 <maze_makerslant+0x110>
						if (walk_direction[coordinate] == 4) {
							walk_count[coordinate - 16] = count_number;
							walk_direction[coordinate - 16] = 4;
						} else {
							walk_count[coordinate - 16] = count_number;
							walk_direction[coordinate - 16] = 4;
 801228a:	f04f 0604 	mov.w	r6, #4
 801228e:	e001      	b.n	8012294 <maze_makerslant+0x114>
						if (walk_direction[coordinate] == 4) {
 8012290:	2e04      	cmp	r6, #4
 8012292:	d1fa      	bne.n	801228a <maze_makerslant+0x10a>
							walk_direction[coordinate - 16] = 4;
 8012294:	54ce      	strb	r6, [r1, r3]
 8012296:	2301      	movs	r3, #1
				Ycheak_result = coordinate & Yend_cheak;
 8012298:	4680      	mov	r8, r0
				shift1 = 1;
 801229a:	461e      	mov	r6, r3
							walk_direction[coordinate - 16] = 4;
 801229c:	4699      	mov	r9, r3
 801229e:	469c      	mov	ip, r3
 80122a0:	9302      	str	r3, [sp, #8]
 80122a2:	9301      	str	r3, [sp, #4]
 80122a4:	3501      	adds	r5, #1
						}
					}
				}

			}
			if (coordinate == 255) {
 80122a6:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 80122aa:	f040 80a8 	bne.w	80123fe <maze_makerslant+0x27e>
				break;
			}
			coordinate++;
		}
		if (count_number == 255) {
 80122ae:	2cff      	cmp	r4, #255	; 0xff
 80122b0:	d139      	bne.n	8012326 <maze_makerslant+0x1a6>
 80122b2:	4a23      	ldr	r2, [pc, #140]	; (8012340 <maze_makerslant+0x1c0>)
 80122b4:	7014      	strb	r4, [r2, #0]
 80122b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80122b8:	b11a      	cbz	r2, 80122c2 <maze_makerslant+0x142>
 80122ba:	4a22      	ldr	r2, [pc, #136]	; (8012344 <maze_makerslant+0x1c4>)
 80122bc:	f8bd 1014 	ldrh.w	r1, [sp, #20]
 80122c0:	8011      	strh	r1, [r2, #0]
 80122c2:	9a01      	ldr	r2, [sp, #4]
 80122c4:	b11a      	cbz	r2, 80122ce <maze_makerslant+0x14e>
 80122c6:	4a20      	ldr	r2, [pc, #128]	; (8012348 <maze_makerslant+0x1c8>)
 80122c8:	f89d 1010 	ldrb.w	r1, [sp, #16]
 80122cc:	7011      	strb	r1, [r2, #0]
 80122ce:	9a02      	ldr	r2, [sp, #8]
 80122d0:	b10a      	cbz	r2, 80122d6 <maze_makerslant+0x156>
 80122d2:	4a1e      	ldr	r2, [pc, #120]	; (801234c <maze_makerslant+0x1cc>)
 80122d4:	7010      	strb	r0, [r2, #0]
 80122d6:	f1bc 0f00 	cmp.w	ip, #0
 80122da:	d002      	beq.n	80122e2 <maze_makerslant+0x162>
 80122dc:	4a1c      	ldr	r2, [pc, #112]	; (8012350 <maze_makerslant+0x1d0>)
 80122de:	f882 b000 	strb.w	fp, [r2]
 80122e2:	f1b9 0f00 	cmp.w	r9, #0
 80122e6:	d002      	beq.n	80122ee <maze_makerslant+0x16e>
 80122e8:	4a1a      	ldr	r2, [pc, #104]	; (8012354 <maze_makerslant+0x1d4>)
 80122ea:	f882 8000 	strb.w	r8, [r2]
 80122ee:	b10b      	cbz	r3, 80122f4 <maze_makerslant+0x174>
 80122f0:	4b19      	ldr	r3, [pc, #100]	; (8012358 <maze_makerslant+0x1d8>)
 80122f2:	801e      	strh	r6, [r3, #0]
 80122f4:	9b07      	ldr	r3, [sp, #28]
 80122f6:	b11b      	cbz	r3, 8012300 <maze_makerslant+0x180>
 80122f8:	4b18      	ldr	r3, [pc, #96]	; (801235c <maze_makerslant+0x1dc>)
 80122fa:	f8bd 2018 	ldrh.w	r2, [sp, #24]
 80122fe:	801a      	strh	r2, [r3, #0]
 8012300:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012302:	b11b      	cbz	r3, 801230c <maze_makerslant+0x18c>
 8012304:	4b16      	ldr	r3, [pc, #88]	; (8012360 <maze_makerslant+0x1e0>)
 8012306:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 801230a:	801a      	strh	r2, [r3, #0]
 801230c:	f1ba 0f00 	cmp.w	sl, #0
 8012310:	d003      	beq.n	801231a <maze_makerslant+0x19a>
 8012312:	4b14      	ldr	r3, [pc, #80]	; (8012364 <maze_makerslant+0x1e4>)
 8012314:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 8012318:	801a      	strh	r2, [r3, #0]
			break;
		}
		count_number++;
	}
	count_number = 1;
 801231a:	4b13      	ldr	r3, [pc, #76]	; (8012368 <maze_makerslant+0x1e8>)
 801231c:	2201      	movs	r2, #1
 801231e:	801a      	strh	r2, [r3, #0]
}
 8012320:	b011      	add	sp, #68	; 0x44
 8012322:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012326:	9c03      	ldr	r4, [sp, #12]
 8012328:	3401      	adds	r4, #1
 801232a:	9403      	str	r4, [sp, #12]
 801232c:	e061      	b.n	80123f2 <maze_makerslant+0x272>
 801232e:	bf00      	nop
 8012330:	20016336 	.word	0x20016336
 8012334:	20000210 	.word	0x20000210
 8012338:	2000bc6a 	.word	0x2000bc6a
 801233c:	20018254 	.word	0x20018254
 8012340:	2000bc64 	.word	0x2000bc64
 8012344:	2000b600 	.word	0x2000b600
 8012348:	20018275 	.word	0x20018275
 801234c:	20003c24 	.word	0x20003c24
 8012350:	2001816c 	.word	0x2001816c
 8012354:	200181a4 	.word	0x200181a4
 8012358:	20016334 	.word	0x20016334
 801235c:	2000b5e0 	.word	0x2000b5e0
 8012360:	2001815c 	.word	0x2001815c
 8012364:	2001817c 	.word	0x2001817c
 8012368:	2000b5f8 	.word	0x2000b5f8
			if (column_exist >= 1) {
 801236c:	b121      	cbz	r1, 8012378 <maze_makerslant+0x1f8>
				walk_count_slant[columnnumber + 16 * count1 + count2] = 65535;
 801236e:	eb02 0a04 	add.w	sl, r2, r4
 8012372:	f825 701a 	strh.w	r7, [r5, sl, lsl #1]
			if (row_exist >= 1) {
 8012376:	b118      	cbz	r0, 8012380 <maze_makerslant+0x200>
				walk_count_slant[rownumber + 16 * count1 + count2] = 65535;
 8012378:	eb02 0a0e 	add.w	sl, r2, lr
 801237c:	f825 701a 	strh.w	r7, [r5, sl, lsl #1]
		for (count2 = 0; count2 < 16; count2++) {
 8012380:	3201      	adds	r2, #1
 8012382:	2a10      	cmp	r2, #16
 8012384:	f47f af25 	bne.w	80121d2 <maze_makerslant+0x52>
	for (count1 = 0; count1 < 15; count1++) {
 8012388:	3301      	adds	r3, #1
 801238a:	2b0f      	cmp	r3, #15
 801238c:	f47f af19 	bne.w	80121c2 <maze_makerslant+0x42>
 8012390:	4b3e      	ldr	r3, [pc, #248]	; (801248c <maze_makerslant+0x30c>)
					if (walk_direction[coordinate] == 0) {
 8012392:	493f      	ldr	r1, [pc, #252]	; (8012490 <maze_makerslant+0x310>)
 8012394:	801e      	strh	r6, [r3, #0]
				Xcheak_result = coordinate & Xend_cheak;
 8012396:	4b3f      	ldr	r3, [pc, #252]	; (8012494 <maze_makerslant+0x314>)
 8012398:	781a      	ldrb	r2, [r3, #0]
				Ycheak_result = coordinate & Yend_cheak;
 801239a:	785b      	ldrb	r3, [r3, #1]
 801239c:	930e      	str	r3, [sp, #56]	; 0x38
 801239e:	4b3e      	ldr	r3, [pc, #248]	; (8012498 <maze_makerslant+0x318>)
				Xcheak_result = coordinate & Xend_cheak;
 80123a0:	920d      	str	r2, [sp, #52]	; 0x34
 80123a2:	7818      	ldrb	r0, [r3, #0]
 80123a4:	4b3d      	ldr	r3, [pc, #244]	; (801249c <maze_makerslant+0x31c>)
 80123a6:	4a3e      	ldr	r2, [pc, #248]	; (80124a0 <maze_makerslant+0x320>)
 80123a8:	f893 b000 	ldrb.w	fp, [r3]
 80123ac:	4b3d      	ldr	r3, [pc, #244]	; (80124a4 <maze_makerslant+0x324>)
 80123ae:	7812      	ldrb	r2, [r2, #0]
 80123b0:	f893 8000 	ldrb.w	r8, [r3]
 80123b4:	4b3c      	ldr	r3, [pc, #240]	; (80124a8 <maze_makerslant+0x328>)
 80123b6:	9204      	str	r2, [sp, #16]
 80123b8:	881b      	ldrh	r3, [r3, #0]
 80123ba:	9305      	str	r3, [sp, #20]
 80123bc:	4b3b      	ldr	r3, [pc, #236]	; (80124ac <maze_makerslant+0x32c>)
			if (walk_count[coordinate] == count_number - 1) {
 80123be:	4a3c      	ldr	r2, [pc, #240]	; (80124b0 <maze_makerslant+0x330>)
 80123c0:	881b      	ldrh	r3, [r3, #0]
 80123c2:	9306      	str	r3, [sp, #24]
 80123c4:	4b3b      	ldr	r3, [pc, #236]	; (80124b4 <maze_makerslant+0x334>)
 80123c6:	881b      	ldrh	r3, [r3, #0]
 80123c8:	9308      	str	r3, [sp, #32]
 80123ca:	4b3b      	ldr	r3, [pc, #236]	; (80124b8 <maze_makerslant+0x338>)
 80123cc:	881b      	ldrh	r3, [r3, #0]
 80123ce:	9309      	str	r3, [sp, #36]	; 0x24
	while (count_number <= 255) {
 80123d0:	f04f 0a00 	mov.w	sl, #0
 80123d4:	2301      	movs	r3, #1
 80123d6:	9303      	str	r3, [sp, #12]
 80123d8:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 80123dc:	f8cd a01c 	str.w	sl, [sp, #28]
 80123e0:	4653      	mov	r3, sl
 80123e2:	46d1      	mov	r9, sl
 80123e4:	46d4      	mov	ip, sl
 80123e6:	f8cd a008 	str.w	sl, [sp, #8]
 80123ea:	f8cd a004 	str.w	sl, [sp, #4]
 80123ee:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
			if (walk_count[coordinate] == count_number - 1) {
 80123f2:	9f03      	ldr	r7, [sp, #12]
 80123f4:	f8bd 400c 	ldrh.w	r4, [sp, #12]
 80123f8:	3f01      	subs	r7, #1
	for (count1 = 0; count1 < 15; count1++) {
 80123fa:	2500      	movs	r5, #0
			if (walk_count[coordinate] == count_number - 1) {
 80123fc:	970f      	str	r7, [sp, #60]	; 0x3c
 80123fe:	b2ef      	uxtb	r7, r5
 8012400:	970b      	str	r7, [sp, #44]	; 0x2c
 8012402:	f832 7015 	ldrh.w	r7, [r2, r5, lsl #1]
 8012406:	46be      	mov	lr, r7
 8012408:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 801240a:	45be      	cmp	lr, r7
 801240c:	f47f af4a 	bne.w	80122a4 <maze_makerslant+0x124>
				Xcheak_result = coordinate & Xend_cheak;
 8012410:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8012412:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012414:	4003      	ands	r3, r0
 8012416:	9304      	str	r3, [sp, #16]
				Ycheak_result = coordinate & Yend_cheak;
 8012418:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801241a:	4018      	ands	r0, r3
				Xcoordinate = Xcheak_result >> 4;
 801241c:	9b04      	ldr	r3, [sp, #16]
 801241e:	ea4f 1b13 	mov.w	fp, r3, lsr #4
				shift1 = shift1 << Xcoordinate;
 8012422:	2301      	movs	r3, #1
 8012424:	fa03 f30b 	lsl.w	r3, r3, fp
				if (Ycoordinate <= 14) {
 8012428:	280e      	cmp	r0, #14
				shift1 = shift1 << Xcoordinate;
 801242a:	b29b      	uxth	r3, r3
				if (Ycoordinate <= 14) {
 801242c:	f67f aede 	bls.w	80121ec <maze_makerslant+0x6c>
					wall_south = column[Ycoordinate - 1] & shift1;
 8012430:	1e46      	subs	r6, r0, #1
 8012432:	4f22      	ldr	r7, [pc, #136]	; (80124bc <maze_makerslant+0x33c>)
 8012434:	f837 6016 	ldrh.w	r6, [r7, r6, lsl #1]
 8012438:	4033      	ands	r3, r6
 801243a:	9308      	str	r3, [sp, #32]
 801243c:	2301      	movs	r3, #1
 801243e:	930c      	str	r3, [sp, #48]	; 0x30
				shift1 = shift1 << Ycoordinate;
 8012440:	2301      	movs	r3, #1
 8012442:	4083      	lsls	r3, r0
				if (Xcoordinate <= 14) {
 8012444:	f1bb 0f0f 	cmp.w	fp, #15
				shift1 = shift1 << Ycoordinate;
 8012448:	b29b      	uxth	r3, r3
				if (Xcoordinate <= 14) {
 801244a:	f47f aed9 	bne.w	8012200 <maze_makerslant+0x80>
					wall_west = row[Xcoordinate - 1] & shift1;
 801244e:	f10b 36ff 	add.w	r6, fp, #4294967295
 8012452:	4f1b      	ldr	r7, [pc, #108]	; (80124c0 <maze_makerslant+0x340>)
 8012454:	f837 6016 	ldrh.w	r6, [r7, r6, lsl #1]
 8012458:	4033      	ands	r3, r6
 801245a:	9305      	str	r3, [sp, #20]
 801245c:	2301      	movs	r3, #1
 801245e:	930a      	str	r3, [sp, #40]	; 0x28
				if (walk_count[coordinate + 1] <= 254 || Ycoordinate == 15
 8012460:	1c6b      	adds	r3, r5, #1
 8012462:	f832 6013 	ldrh.w	r6, [r2, r3, lsl #1]
 8012466:	2efe      	cmp	r6, #254	; 0xfe
 8012468:	f67f aeda 	bls.w	8012220 <maze_makerslant+0xa0>
 801246c:	280f      	cmp	r0, #15
 801246e:	f43f aed7 	beq.w	8012220 <maze_makerslant+0xa0>
						|| wall_north >= 1) {
 8012472:	9e06      	ldr	r6, [sp, #24]
 8012474:	2e00      	cmp	r6, #0
 8012476:	f47f aed3 	bne.w	8012220 <maze_makerslant+0xa0>
					if (walk_direction[coordinate] == 0) {
 801247a:	5d4e      	ldrb	r6, [r1, r5]
						walk_count[coordinate + 1] = count_number;
 801247c:	f822 4013 	strh.w	r4, [r2, r3, lsl #1]
					if (walk_direction[coordinate] == 0) {
 8012480:	2e00      	cmp	r6, #0
 8012482:	f47f aec9 	bne.w	8012218 <maze_makerslant+0x98>
							walk_direction[coordinate + 1] = 1;
 8012486:	f04f 0601 	mov.w	r6, #1
 801248a:	e6c8      	b.n	801221e <maze_makerslant+0x9e>
 801248c:	20016334 	.word	0x20016334
 8012490:	200131bc 	.word	0x200131bc
 8012494:	2000000a 	.word	0x2000000a
 8012498:	20003c24 	.word	0x20003c24
 801249c:	2001816c 	.word	0x2001816c
 80124a0:	20018275 	.word	0x20018275
 80124a4:	200181a4 	.word	0x200181a4
 80124a8:	2000b600 	.word	0x2000b600
 80124ac:	2000b5e0 	.word	0x2000b5e0
 80124b0:	2000ba34 	.word	0x2000ba34
 80124b4:	2001815c 	.word	0x2001815c
 80124b8:	2001817c 	.word	0x2001817c
 80124bc:	2000bc6a 	.word	0x2000bc6a
 80124c0:	20018254 	.word	0x20018254

080124c4 <maze_display>:

void maze_display(void) {
 80124c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

	tt = 14;
 80124c8:	4c78      	ldr	r4, [pc, #480]	; (80126ac <maze_display+0x1e8>)

	printf(
 80124ca:	4879      	ldr	r0, [pc, #484]	; (80126b0 <maze_display+0x1ec>)
			"+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+\n");
	while (tt >= -1) { //tt
		shift2 = 1;

		shift2 = shift2 << (tt + 1);
 80124cc:	4e79      	ldr	r6, [pc, #484]	; (80126b4 <maze_display+0x1f0>)
		ss = 0;
		printf("|%5d", walk_count[tt + 1]);
 80124ce:	4f7a      	ldr	r7, [pc, #488]	; (80126b8 <maze_display+0x1f4>)
	tt = 14;
 80124d0:	230e      	movs	r3, #14
 80124d2:	6023      	str	r3, [r4, #0]
	printf(
 80124d4:	f008 fc72 	bl	801adbc <puts>
	while (tt >= -1) { //tt
 80124d8:	6823      	ldr	r3, [r4, #0]
 80124da:	1c59      	adds	r1, r3, #1
 80124dc:	db20      	blt.n	8012520 <maze_display+0x5c>
		shift2 = shift2 << (tt + 1);
 80124de:	3301      	adds	r3, #1
 80124e0:	2201      	movs	r2, #1
 80124e2:	409a      	lsls	r2, r3
 80124e4:	8032      	strh	r2, [r6, #0]
		printf("|%5d", walk_count[tt + 1]);
 80124e6:	f837 1013 	ldrh.w	r1, [r7, r3, lsl #1]
 80124ea:	4874      	ldr	r0, [pc, #464]	; (80126bc <maze_display+0x1f8>)
 80124ec:	4d74      	ldr	r5, [pc, #464]	; (80126c0 <maze_display+0x1fc>)
		while (ss < 15) {
			presence[ss] = row[ss] & shift2;
 80124ee:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 80126d4 <maze_display+0x210>
			if (presence[ss] == 0) {
				printf(" %5d", walk_count[tt + 1 + (ss + 1) * 16]);
			} else {
				printf("|%5d", walk_count[tt + 1 + (ss + 1) * 16]);
 80124f2:	f8df 91c8 	ldr.w	r9, [pc, #456]	; 80126bc <maze_display+0x1f8>
		ss = 0;
 80124f6:	2200      	movs	r2, #0
 80124f8:	6062      	str	r2, [r4, #4]
		printf("|%5d", walk_count[tt + 1]);
 80124fa:	f008 fbeb 	bl	801acd4 <iprintf>
		while (ss < 15) {
 80124fe:	6863      	ldr	r3, [r4, #4]
 8012500:	2b0e      	cmp	r3, #14
 8012502:	dd41      	ble.n	8012588 <maze_display+0xc4>
			}
			ss++;
		}
		printf("|\n");
 8012504:	486f      	ldr	r0, [pc, #444]	; (80126c4 <maze_display+0x200>)
 8012506:	f008 fc59 	bl	801adbc <puts>
		ss = 0;
 801250a:	2300      	movs	r3, #0
		while (ss <= 15) { // all clear***************************************
			presence[ss] = 0;
 801250c:	461a      	mov	r2, r3
 801250e:	f825 2013 	strh.w	r2, [r5, r3, lsl #1]

			ss++;
 8012512:	3301      	adds	r3, #1
		while (ss <= 15) { // all clear***************************************
 8012514:	2b10      	cmp	r3, #16
 8012516:	d1fa      	bne.n	801250e <maze_display+0x4a>
		}
		ss = 0; // all clear***************************************
		if (tt <= -1) {
 8012518:	6823      	ldr	r3, [r4, #0]
		ss = 0; // all clear***************************************
 801251a:	6062      	str	r2, [r4, #4]
		if (tt <= -1) {
 801251c:	2b00      	cmp	r3, #0
 801251e:	da75      	bge.n	801260c <maze_display+0x148>
		ss = 0; // all clear***************************************

		tt--;
	}

	printf(
 8012520:	4869      	ldr	r0, [pc, #420]	; (80126c8 <maze_display+0x204>)
			"+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+\n");

	while (tt >= -1) { //tt
		shift2 = 1;

		shift2 = shift2 << (tt + 1);
 8012522:	4e64      	ldr	r6, [pc, #400]	; (80126b4 <maze_display+0x1f0>)
		ss = 0;
		printf("|%5d", walk_count[tt + 1]);
 8012524:	4f64      	ldr	r7, [pc, #400]	; (80126b8 <maze_display+0x1f4>)
	printf(
 8012526:	f008 fc49 	bl	801adbc <puts>
	tt = 14;
 801252a:	230e      	movs	r3, #14
	printf(
 801252c:	4860      	ldr	r0, [pc, #384]	; (80126b0 <maze_display+0x1ec>)
	tt = 14;
 801252e:	6023      	str	r3, [r4, #0]
	printf(
 8012530:	f008 fc44 	bl	801adbc <puts>
	while (tt >= -1) { //tt
 8012534:	6823      	ldr	r3, [r4, #0]
 8012536:	1c5a      	adds	r2, r3, #1
 8012538:	db21      	blt.n	801257e <maze_display+0xba>
		shift2 = shift2 << (tt + 1);
 801253a:	3301      	adds	r3, #1
 801253c:	2201      	movs	r2, #1
 801253e:	409a      	lsls	r2, r3
 8012540:	8032      	strh	r2, [r6, #0]
		printf("|%5d", walk_count[tt + 1]);
 8012542:	f837 1013 	ldrh.w	r1, [r7, r3, lsl #1]
 8012546:	485d      	ldr	r0, [pc, #372]	; (80126bc <maze_display+0x1f8>)
 8012548:	4d5d      	ldr	r5, [pc, #372]	; (80126c0 <maze_display+0x1fc>)
		while (ss < 15) {
			presence[ss] = row_look[ss] & shift2;
 801254a:	f8df 818c 	ldr.w	r8, [pc, #396]	; 80126d8 <maze_display+0x214>
			if (presence[ss] == 0) {
				printf(" %5d", walk_count[tt + 1 + (ss + 1) * 16]);
			} else {
				printf("|%5d", walk_count[tt + 1 + (ss + 1) * 16]);
 801254e:	f8df 916c 	ldr.w	r9, [pc, #364]	; 80126bc <maze_display+0x1f8>
		ss = 0;
 8012552:	2200      	movs	r2, #0
 8012554:	6062      	str	r2, [r4, #4]
		printf("|%5d", walk_count[tt + 1]);
 8012556:	f008 fbbd 	bl	801acd4 <iprintf>
		while (ss < 15) {
 801255a:	6863      	ldr	r3, [r4, #4]
 801255c:	2b0e      	cmp	r3, #14
 801255e:	dd5c      	ble.n	801261a <maze_display+0x156>
			}
			ss++;
		}
		printf("|\n");
 8012560:	4858      	ldr	r0, [pc, #352]	; (80126c4 <maze_display+0x200>)
 8012562:	f008 fc2b 	bl	801adbc <puts>
		ss = 0;
 8012566:	2300      	movs	r3, #0
		while (ss <= 15) { // all clear***************************************
			presence[ss] = 0;
 8012568:	461a      	mov	r2, r3
 801256a:	f825 2013 	strh.w	r2, [r5, r3, lsl #1]

			ss++;
 801256e:	3301      	adds	r3, #1
		while (ss <= 15) { // all clear***************************************
 8012570:	2b10      	cmp	r3, #16
 8012572:	d1fa      	bne.n	801256a <maze_display+0xa6>
		}
		ss = 0; // all clear***************************************
		if (tt <= -1) {
 8012574:	6823      	ldr	r3, [r4, #0]
		ss = 0; // all clear***************************************
 8012576:	6062      	str	r2, [r4, #4]
		if (tt <= -1) {
 8012578:	2b00      	cmp	r3, #0
 801257a:	f280 8090 	bge.w	801269e <maze_display+0x1da>
		ss = 0; // all clear***************************************

		tt--;
	}

	printf(
 801257e:	4852      	ldr	r0, [pc, #328]	; (80126c8 <maze_display+0x204>)
			"+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+\n\n");

}
 8012580:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	printf(
 8012584:	f008 bc1a 	b.w	801adbc <puts>
			presence[ss] = row[ss] & shift2;
 8012588:	f838 2013 	ldrh.w	r2, [r8, r3, lsl #1]
 801258c:	8831      	ldrh	r1, [r6, #0]
 801258e:	400a      	ands	r2, r1
 8012590:	f825 2013 	strh.w	r2, [r5, r3, lsl #1]
 8012594:	3301      	adds	r3, #1
			if (presence[ss] == 0) {
 8012596:	b962      	cbnz	r2, 80125b2 <maze_display+0xee>
				printf(" %5d", walk_count[tt + 1 + (ss + 1) * 16]);
 8012598:	6822      	ldr	r2, [r4, #0]
 801259a:	484c      	ldr	r0, [pc, #304]	; (80126cc <maze_display+0x208>)
 801259c:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 80125a0:	3301      	adds	r3, #1
 80125a2:	f837 1013 	ldrh.w	r1, [r7, r3, lsl #1]
				printf("|%5d", walk_count[tt + 1 + (ss + 1) * 16]);
 80125a6:	f008 fb95 	bl	801acd4 <iprintf>
			ss++;
 80125aa:	6863      	ldr	r3, [r4, #4]
 80125ac:	3301      	adds	r3, #1
 80125ae:	6063      	str	r3, [r4, #4]
 80125b0:	e7a5      	b.n	80124fe <maze_display+0x3a>
				printf("|%5d", walk_count[tt + 1 + (ss + 1) * 16]);
 80125b2:	6822      	ldr	r2, [r4, #0]
 80125b4:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 80125b8:	3301      	adds	r3, #1
 80125ba:	4648      	mov	r0, r9
 80125bc:	f837 1013 	ldrh.w	r1, [r7, r3, lsl #1]
 80125c0:	e7f1      	b.n	80125a6 <maze_display+0xe2>
			presence[ss] = column[tt] & shift2;
 80125c2:	6821      	ldr	r1, [r4, #0]
			shift2 = shift2 << ss;
 80125c4:	2301      	movs	r3, #1
 80125c6:	4093      	lsls	r3, r2
			presence[ss] = column[tt] & shift2;
 80125c8:	f838 1011 	ldrh.w	r1, [r8, r1, lsl #1]
			shift2 = shift2 << ss;
 80125cc:	b29b      	uxth	r3, r3
 80125ce:	8033      	strh	r3, [r6, #0]
			presence[ss] = column[tt] & shift2;
 80125d0:	400b      	ands	r3, r1
 80125d2:	f825 3012 	strh.w	r3, [r5, r2, lsl #1]
			if (presence[ss] == 0) {
 80125d6:	b9bb      	cbnz	r3, 8012608 <maze_display+0x144>
				printf("+     ");
 80125d8:	4650      	mov	r0, sl
				printf("+-----");
 80125da:	f008 fb7b 	bl	801acd4 <iprintf>
			ss++;
 80125de:	6863      	ldr	r3, [r4, #4]
 80125e0:	3301      	adds	r3, #1
 80125e2:	6063      	str	r3, [r4, #4]
		while (ss <= 15) {
 80125e4:	6862      	ldr	r2, [r4, #4]
 80125e6:	2a0f      	cmp	r2, #15
 80125e8:	ddeb      	ble.n	80125c2 <maze_display+0xfe>
		printf("+\n");
 80125ea:	4839      	ldr	r0, [pc, #228]	; (80126d0 <maze_display+0x20c>)
 80125ec:	f008 fbe6 	bl	801adbc <puts>
		ss = 0;
 80125f0:	2300      	movs	r3, #0
			presence[ss] = 0;
 80125f2:	461a      	mov	r2, r3
 80125f4:	f825 2013 	strh.w	r2, [r5, r3, lsl #1]
			ss++;
 80125f8:	3301      	adds	r3, #1
		while (ss <= 15) { // all clear***************************************
 80125fa:	2b10      	cmp	r3, #16
 80125fc:	d1fa      	bne.n	80125f4 <maze_display+0x130>
		tt--;
 80125fe:	6823      	ldr	r3, [r4, #0]
		ss = 0; // all clear***************************************
 8012600:	6062      	str	r2, [r4, #4]
		tt--;
 8012602:	3b01      	subs	r3, #1
 8012604:	6023      	str	r3, [r4, #0]
 8012606:	e767      	b.n	80124d8 <maze_display+0x14>
				printf("+-----");
 8012608:	4648      	mov	r0, r9
 801260a:	e7e6      	b.n	80125da <maze_display+0x116>
			presence[ss] = column[tt] & shift2;
 801260c:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 80126dc <maze_display+0x218>
				printf("+-----");
 8012610:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 80126e0 <maze_display+0x21c>
				printf("+     ");
 8012614:	f8df a0cc 	ldr.w	sl, [pc, #204]	; 80126e4 <maze_display+0x220>
 8012618:	e7e4      	b.n	80125e4 <maze_display+0x120>
			presence[ss] = row_look[ss] & shift2;
 801261a:	f838 2013 	ldrh.w	r2, [r8, r3, lsl #1]
 801261e:	8831      	ldrh	r1, [r6, #0]
 8012620:	400a      	ands	r2, r1
 8012622:	f825 2013 	strh.w	r2, [r5, r3, lsl #1]
 8012626:	3301      	adds	r3, #1
			if (presence[ss] == 0) {
 8012628:	b962      	cbnz	r2, 8012644 <maze_display+0x180>
				printf(" %5d", walk_count[tt + 1 + (ss + 1) * 16]);
 801262a:	6822      	ldr	r2, [r4, #0]
 801262c:	4827      	ldr	r0, [pc, #156]	; (80126cc <maze_display+0x208>)
 801262e:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 8012632:	3301      	adds	r3, #1
 8012634:	f837 1013 	ldrh.w	r1, [r7, r3, lsl #1]
				printf("|%5d", walk_count[tt + 1 + (ss + 1) * 16]);
 8012638:	f008 fb4c 	bl	801acd4 <iprintf>
			ss++;
 801263c:	6863      	ldr	r3, [r4, #4]
 801263e:	3301      	adds	r3, #1
 8012640:	6063      	str	r3, [r4, #4]
 8012642:	e78a      	b.n	801255a <maze_display+0x96>
				printf("|%5d", walk_count[tt + 1 + (ss + 1) * 16]);
 8012644:	6822      	ldr	r2, [r4, #0]
 8012646:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 801264a:	3301      	adds	r3, #1
 801264c:	4648      	mov	r0, r9
 801264e:	f837 1013 	ldrh.w	r1, [r7, r3, lsl #1]
 8012652:	e7f1      	b.n	8012638 <maze_display+0x174>
			presence[ss] = column_look[tt] & shift2;
 8012654:	6821      	ldr	r1, [r4, #0]
			shift2 = shift2 << ss;
 8012656:	2301      	movs	r3, #1
 8012658:	4093      	lsls	r3, r2
			presence[ss] = column_look[tt] & shift2;
 801265a:	f838 1011 	ldrh.w	r1, [r8, r1, lsl #1]
			shift2 = shift2 << ss;
 801265e:	b29b      	uxth	r3, r3
 8012660:	8033      	strh	r3, [r6, #0]
			presence[ss] = column_look[tt] & shift2;
 8012662:	400b      	ands	r3, r1
 8012664:	f825 3012 	strh.w	r3, [r5, r2, lsl #1]
			if (presence[ss] == 0) {
 8012668:	b9bb      	cbnz	r3, 801269a <maze_display+0x1d6>
				printf("+     ");
 801266a:	4650      	mov	r0, sl
				printf("+-----");
 801266c:	f008 fb32 	bl	801acd4 <iprintf>
			ss++;
 8012670:	6863      	ldr	r3, [r4, #4]
 8012672:	3301      	adds	r3, #1
 8012674:	6063      	str	r3, [r4, #4]
		while (ss <= 15) {
 8012676:	6862      	ldr	r2, [r4, #4]
 8012678:	2a0f      	cmp	r2, #15
 801267a:	ddeb      	ble.n	8012654 <maze_display+0x190>
		printf("+\n");
 801267c:	4814      	ldr	r0, [pc, #80]	; (80126d0 <maze_display+0x20c>)
 801267e:	f008 fb9d 	bl	801adbc <puts>
		ss = 0;
 8012682:	2300      	movs	r3, #0
			presence[ss] = 0;
 8012684:	461a      	mov	r2, r3
 8012686:	f825 2013 	strh.w	r2, [r5, r3, lsl #1]
			ss++;
 801268a:	3301      	adds	r3, #1
		while (ss <= 15) { // all clear***************************************
 801268c:	2b10      	cmp	r3, #16
 801268e:	d1fa      	bne.n	8012686 <maze_display+0x1c2>
		tt--;
 8012690:	6823      	ldr	r3, [r4, #0]
		ss = 0; // all clear***************************************
 8012692:	6062      	str	r2, [r4, #4]
		tt--;
 8012694:	3b01      	subs	r3, #1
 8012696:	6023      	str	r3, [r4, #0]
 8012698:	e74c      	b.n	8012534 <maze_display+0x70>
				printf("+-----");
 801269a:	4648      	mov	r0, r9
 801269c:	e7e6      	b.n	801266c <maze_display+0x1a8>
			presence[ss] = column_look[tt] & shift2;
 801269e:	f8df 8048 	ldr.w	r8, [pc, #72]	; 80126e8 <maze_display+0x224>
				printf("+-----");
 80126a2:	f8df 903c 	ldr.w	r9, [pc, #60]	; 80126e0 <maze_display+0x21c>
				printf("+     ");
 80126a6:	f8df a03c 	ldr.w	sl, [pc, #60]	; 80126e4 <maze_display+0x220>
 80126aa:	e7e4      	b.n	8012676 <maze_display+0x1b2>
 80126ac:	20000210 	.word	0x20000210
 80126b0:	0801cc1a 	.word	0x0801cc1a
 80126b4:	20018272 	.word	0x20018272
 80126b8:	2000ba34 	.word	0x2000ba34
 80126bc:	0801cc7c 	.word	0x0801cc7c
 80126c0:	2001835c 	.word	0x2001835c
 80126c4:	0801cc86 	.word	0x0801cc86
 80126c8:	0801cc88 	.word	0x0801cc88
 80126cc:	0801cc81 	.word	0x0801cc81
 80126d0:	0801cc7a 	.word	0x0801cc7a
 80126d4:	20018254 	.word	0x20018254
 80126d8:	200132e8 	.word	0x200132e8
 80126dc:	2000bc6a 	.word	0x2000bc6a
 80126e0:	0801ccf2 	.word	0x0801ccf2
 80126e4:	0801cceb 	.word	0x0801cceb
 80126e8:	2001822c 	.word	0x2001822c

080126ec <mode_decision>:
#include "define.h"
#include "SENSOR_control.h"
#include "mode_select.h"
#include "D_speaker.h"

int mode_decision(int now_mode){
 80126ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

int main_modeR=0;
int main_modeL=0;
int main_mode=0;
float dis8 =20;
main_modeR=now_mode%16;
 80126f0:	4243      	negs	r3, r0
 80126f2:	f003 030f 	and.w	r3, r3, #15
 80126f6:	f000 050f 	and.w	r5, r0, #15
 80126fa:	bf58      	it	pl
 80126fc:	425d      	negpl	r5, r3
main_modeL=(int)((now_mode-main_modeR)/16);

	yellow_count(main_modeL * 16 + main_modeR);
 80126fe:	b2ee      	uxtb	r6, r5
main_modeL=(int)((now_mode-main_modeR)/16);
 8012700:	1b40      	subs	r0, r0, r5
 8012702:	2410      	movs	r4, #16
 8012704:	fb90 f4f4 	sdiv	r4, r0, r4
	yellow_count(main_modeL * 16 + main_modeR);
 8012708:	eb06 1004 	add.w	r0, r6, r4, lsl #4
int mode_decision(int now_mode){
 801270c:	ed2d 8b04 	vpush	{d8-d9}
	yellow_count(main_modeL * 16 + main_modeR);
 8012710:	b2c0      	uxtb	r0, r0
 8012712:	f005 fc8f 	bl	8018034 <yellow_count>
			MakeMusicScale(main_modeR);
 8012716:	4630      	mov	r0, r6
 8012718:	f7f4 fde4 	bl	80072e4 <MakeMusicScale>
			//[hI*************************************************************************
			while (gyro.omega_x <= 150) {
 801271c:	4e5b      	ldr	r6, [pc, #364]	; (801288c <mode_decision+0x1a0>)
 801271e:	ed9f 9a5c 	vldr	s18, [pc, #368]	; 8012890 <mode_decision+0x1a4>
 8012722:	46b1      	mov	r9, r6
 8012724:	edd6 7a00 	vldr	s15, [r6]
 8012728:	eef4 7ac9 	vcmpe.f32	s15, s18
 801272c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012730:	d934      	bls.n	801279c <mode_decision+0xb0>
					MakeMusicScale(main_modeL);
				}
	//printf("main_mode=%d distance=%f\n",main_mode,E_distanceR);

			}
			yellow_on();
 8012732:	f005 fc4b 	bl	8017fcc <yellow_on>
			r_blue_on;
 8012736:	2201      	movs	r2, #1
 8012738:	2102      	movs	r1, #2
 801273a:	4856      	ldr	r0, [pc, #344]	; (8012894 <mode_decision+0x1a8>)
			l_blue_on;
			HAL_Delay(1000);
			sensor_mode = 1;
			while (SEN_on[0] <= 300 || SEN_on[2] <= 900 || SEN_on[4] <= 300) {	//
 801273c:	4e56      	ldr	r6, [pc, #344]	; (8012898 <mode_decision+0x1ac>)

				if (gyro.omega_x >= 200) {
 801273e:	ed9f 8a57 	vldr	s16, [pc, #348]	; 801289c <mode_decision+0x1b0>
			r_blue_on;
 8012742:	f7ef ff45 	bl	80025d0 <HAL_GPIO_WritePin>
			l_blue_on;
 8012746:	2201      	movs	r2, #1
 8012748:	2104      	movs	r1, #4
 801274a:	4852      	ldr	r0, [pc, #328]	; (8012894 <mode_decision+0x1a8>)
 801274c:	f7ef ff40 	bl	80025d0 <HAL_GPIO_WritePin>
			HAL_Delay(1000);
 8012750:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8012754:	f7ed fdbc 	bl	80002d0 <HAL_Delay>
			sensor_mode = 1;
 8012758:	4b51      	ldr	r3, [pc, #324]	; (80128a0 <mode_decision+0x1b4>)
 801275a:	2201      	movs	r2, #1
 801275c:	701a      	strb	r2, [r3, #0]
			while (SEN_on[0] <= 300 || SEN_on[2] <= 900 || SEN_on[4] <= 300) {	//
 801275e:	8833      	ldrh	r3, [r6, #0]
 8012760:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8012764:	f240 8084 	bls.w	8012870 <mode_decision+0x184>
 8012768:	88b3      	ldrh	r3, [r6, #4]
 801276a:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 801276e:	d97f      	bls.n	8012870 <mode_decision+0x184>
 8012770:	8933      	ldrh	r3, [r6, #8]
 8012772:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8012776:	d97b      	bls.n	8012870 <mode_decision+0x184>
					main_modeR = 0;
					break;
				}
				HAL_Delay(1);
			}
			r_blue_off;
 8012778:	2200      	movs	r2, #0
 801277a:	2102      	movs	r1, #2
 801277c:	4845      	ldr	r0, [pc, #276]	; (8012894 <mode_decision+0x1a8>)
 801277e:	f7ef ff27 	bl	80025d0 <HAL_GPIO_WritePin>
			l_blue_off;
 8012782:	4844      	ldr	r0, [pc, #272]	; (8012894 <mode_decision+0x1a8>)
 8012784:	2200      	movs	r2, #0
 8012786:	2104      	movs	r1, #4
 8012788:	f7ef ff22 	bl	80025d0 <HAL_GPIO_WritePin>
			yellow_off();
 801278c:	f005 fbea 	bl	8017f64 <yellow_off>

			main_mode=main_modeL * 16 + main_modeR;

return main_mode;
}
 8012790:	ecbd 8b04 	vpop	{d8-d9}
 8012794:	eb05 1004 	add.w	r0, r5, r4, lsl #4
 8012798:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if (E_distanceR >= dis8) {
 801279c:	4f41      	ldr	r7, [pc, #260]	; (80128a4 <mode_decision+0x1b8>)
				HAL_Delay(1);
 801279e:	2001      	movs	r0, #1
 80127a0:	f7ed fd96 	bl	80002d0 <HAL_Delay>
				if (E_distanceR >= dis8) {
 80127a4:	ed97 7a00 	vldr	s14, [r7]
 80127a8:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 80127ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80127b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80127b4:	eef0 8a67 	vmov.f32	s17, s15
 80127b8:	db0f      	blt.n	80127da <mode_decision+0xee>
					if (main_modeR == 15) {
 80127ba:	2d0f      	cmp	r5, #15
						main_modeR++;
 80127bc:	bf14      	ite	ne
 80127be:	3501      	addne	r5, #1
						main_modeR = 0;
 80127c0:	2500      	moveq	r5, #0
					yellow_count(main_modeL * 16 + main_modeR);
 80127c2:	fa5f f885 	uxtb.w	r8, r5
					reset_distance();
 80127c6:	f7fa fa31 	bl	800cc2c <reset_distance>
					yellow_count(main_modeL * 16 + main_modeR);
 80127ca:	eb08 1004 	add.w	r0, r8, r4, lsl #4
 80127ce:	b2c0      	uxtb	r0, r0
 80127d0:	f005 fc30 	bl	8018034 <yellow_count>
					MakeMusicScale(main_modeR);
 80127d4:	4640      	mov	r0, r8
 80127d6:	f7f4 fd85 	bl	80072e4 <MakeMusicScale>
				if (E_distanceR <= -dis8) {
 80127da:	ed97 7a00 	vldr	s14, [r7]
 80127de:	eefb 7a04 	vmov.f32	s15, #180	; 0xc1a00000 -20.0
 80127e2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80127e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80127ea:	eeb0 8a67 	vmov.f32	s16, s15
 80127ee:	d80d      	bhi.n	801280c <mode_decision+0x120>
					if (main_modeR == 0) {
 80127f0:	2d00      	cmp	r5, #0
 80127f2:	d039      	beq.n	8012868 <mode_decision+0x17c>
						main_modeR = main_modeR - 1;
 80127f4:	3d01      	subs	r5, #1
					yellow_count(main_modeL * 16 + main_modeR);
 80127f6:	b2ef      	uxtb	r7, r5
					reset_distance();
 80127f8:	f7fa fa18 	bl	800cc2c <reset_distance>
					yellow_count(main_modeL * 16 + main_modeR);
 80127fc:	eb07 1004 	add.w	r0, r7, r4, lsl #4
 8012800:	b2c0      	uxtb	r0, r0
 8012802:	f005 fc17 	bl	8018034 <yellow_count>
					MakeMusicScale(main_modeR);
 8012806:	4638      	mov	r0, r7
 8012808:	f7f4 fd6c 	bl	80072e4 <MakeMusicScale>
				if (E_distanceL >= dis8) {
 801280c:	4f26      	ldr	r7, [pc, #152]	; (80128a8 <mode_decision+0x1bc>)
 801280e:	edd7 7a00 	vldr	s15, [r7]
 8012812:	eef4 7ae8 	vcmpe.f32	s15, s17
 8012816:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801281a:	db0f      	blt.n	801283c <mode_decision+0x150>
					if (main_modeL == 15) {
 801281c:	2c0f      	cmp	r4, #15
						main_modeL = main_modeL + 1;
 801281e:	bf14      	ite	ne
 8012820:	3401      	addne	r4, #1
						main_modeL = 0;
 8012822:	2400      	moveq	r4, #0
					yellow_count(main_modeL * 16 + main_modeR);
 8012824:	fa5f f884 	uxtb.w	r8, r4
					reset_distance();
 8012828:	f7fa fa00 	bl	800cc2c <reset_distance>
					yellow_count(main_modeL * 16 + main_modeR);
 801282c:	eb05 1008 	add.w	r0, r5, r8, lsl #4
 8012830:	b2c0      	uxtb	r0, r0
 8012832:	f005 fbff 	bl	8018034 <yellow_count>
					MakeMusicScale(main_modeL);
 8012836:	4640      	mov	r0, r8
 8012838:	f7f4 fd54 	bl	80072e4 <MakeMusicScale>
				if (E_distanceL <= -dis8) {
 801283c:	edd7 7a00 	vldr	s15, [r7]
 8012840:	eef4 7ac8 	vcmpe.f32	s15, s16
 8012844:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012848:	f63f af6c 	bhi.w	8012724 <mode_decision+0x38>
					if (main_modeL == 0) {
 801284c:	b174      	cbz	r4, 801286c <mode_decision+0x180>
						main_modeL = main_modeL - 1;
 801284e:	3c01      	subs	r4, #1
					yellow_count(main_modeL * 16 + main_modeR);
 8012850:	b2e7      	uxtb	r7, r4
					reset_distance();
 8012852:	f7fa f9eb 	bl	800cc2c <reset_distance>
					yellow_count(main_modeL * 16 + main_modeR);
 8012856:	eb05 1007 	add.w	r0, r5, r7, lsl #4
 801285a:	b2c0      	uxtb	r0, r0
 801285c:	f005 fbea 	bl	8018034 <yellow_count>
					MakeMusicScale(main_modeL);
 8012860:	4638      	mov	r0, r7
 8012862:	f7f4 fd3f 	bl	80072e4 <MakeMusicScale>
 8012866:	e75d      	b.n	8012724 <mode_decision+0x38>
						main_modeR = 15;
 8012868:	250f      	movs	r5, #15
 801286a:	e7c4      	b.n	80127f6 <mode_decision+0x10a>
						main_modeL = 15;
 801286c:	240f      	movs	r4, #15
 801286e:	e7ef      	b.n	8012850 <mode_decision+0x164>
				if (gyro.omega_x >= 200) {
 8012870:	edd9 7a00 	vldr	s15, [r9]
 8012874:	eef4 7ac8 	vcmpe.f32	s15, s16
 8012878:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801287c:	da03      	bge.n	8012886 <mode_decision+0x19a>
				HAL_Delay(1);
 801287e:	2001      	movs	r0, #1
 8012880:	f7ed fd26 	bl	80002d0 <HAL_Delay>
 8012884:	e76b      	b.n	801275e <mode_decision+0x72>
					main_modeL = 0;
 8012886:	2400      	movs	r4, #0
					main_modeR = 0;
 8012888:	4625      	mov	r5, r4
 801288a:	e775      	b.n	8012778 <mode_decision+0x8c>
 801288c:	200133c4 	.word	0x200133c4
 8012890:	43160000 	.word	0x43160000
 8012894:	40020400 	.word	0x40020400
 8012898:	20013420 	.word	0x20013420
 801289c:	43480000 	.word	0x43480000
 80128a0:	2000b5f6 	.word	0x2000b5f6
 80128a4:	2000ba18 	.word	0x2000ba18
 80128a8:	20018160 	.word	0x20018160
 80128ac:	00000000 	.word	0x00000000

080128b0 <motor_PID>:
//
//}
//
//

void motor_PID(void) {
 80128b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80128b4:	ed2d 8b04 	vpush	{d8-d9}
//XXXXOFFFFFFFFF

	PID_all_R = 0;
	PID_all_L = 0;

	if (modeacc == 0) {
 80128b8:	4b0b      	ldr	r3, [pc, #44]	; (80128e8 <motor_PID+0x38>)
	PID_all_L = 0;
 80128ba:	4a0c      	ldr	r2, [pc, #48]	; (80128ec <motor_PID+0x3c>)
	PID_all_R = 0;
 80128bc:	490c      	ldr	r1, [pc, #48]	; (80128f0 <motor_PID+0x40>)
 80128be:	eddf 8a0d 	vldr	s17, [pc, #52]	; 80128f4 <motor_PID+0x44>
	if (modeacc == 0) {
 80128c2:	781b      	ldrb	r3, [r3, #0]
	PID_all_L = 0;
 80128c4:	edc2 8a00 	vstr	s17, [r2]
 80128c8:	4692      	mov	sl, r2
void motor_PID(void) {
 80128ca:	b083      	sub	sp, #12
	PID_all_R = 0;
 80128cc:	edc1 8a00 	vstr	s17, [r1]
 80128d0:	468b      	mov	fp, r1
 80128d2:	4a09      	ldr	r2, [pc, #36]	; (80128f8 <motor_PID+0x48>)
 80128d4:	4d09      	ldr	r5, [pc, #36]	; (80128fc <motor_PID+0x4c>)
 80128d6:	f8df 9028 	ldr.w	r9, [pc, #40]	; 8012900 <motor_PID+0x50>
	if (modeacc == 0) {
 80128da:	b99b      	cbnz	r3, 8012904 <motor_PID+0x54>
		straight_mode = 0;
 80128dc:	7013      	strb	r3, [r2, #0]
		turning_mode = 0;
 80128de:	702b      	strb	r3, [r5, #0]
		//wall_control_mode = 0;
	} //
	if (modeacc == 2) {
		straight_mode = 1;
		turning_mode = 1;
		wall_control_mode = 0;
 80128e0:	f889 3000 	strb.w	r3, [r9]
 80128e4:	e013      	b.n	801290e <motor_PID+0x5e>
 80128e6:	bf00      	nop
 80128e8:	2000ba28 	.word	0x2000ba28
 80128ec:	20018174 	.word	0x20018174
 80128f0:	2000ba14 	.word	0x2000ba14
 80128f4:	00000000 	.word	0x00000000
 80128f8:	20014ba8 	.word	0x20014ba8
 80128fc:	2000b3ec 	.word	0x2000b3ec
 8012900:	200133b8 	.word	0x200133b8
	if (modeacc == 1) {
 8012904:	2b01      	cmp	r3, #1
 8012906:	f040 81ee 	bne.w	8012ce6 <motor_PID+0x436>
		straight_mode = 1;
 801290a:	7013      	strb	r3, [r2, #0]
		turning_mode = 1;
 801290c:	702b      	strb	r3, [r5, #0]
		straight_mode = 1;
		turning_mode = 1;
		wall_control_mode = 0;
	} //X[

	if (straight_mode == 1) {
 801290e:	7813      	ldrb	r3, [r2, #0]
 8012910:	2b01      	cmp	r3, #1
 8012912:	d154      	bne.n	80129be <motor_PID+0x10e>
		PID_stra = Ksp * (ideal_speed - (E_speedR + E_speedL) / 2)
 8012914:	4bd0      	ldr	r3, [pc, #832]	; (8012c58 <motor_PID+0x3a8>)
				+ Ksi * enc.sigma_error + Ksd * enc.delta_error; //(ideal_distance - (E_distanceR + E_distanceL) / 2)
 8012916:	4cd1      	ldr	r4, [pc, #836]	; (8012c5c <motor_PID+0x3ac>)
		PID_stra = Ksp * (ideal_speed - (E_speedR + E_speedL) / 2)
 8012918:	edd3 7a00 	vldr	s15, [r3]
 801291c:	4bd0      	ldr	r3, [pc, #832]	; (8012c60 <motor_PID+0x3b0>)
				+ Ksi * enc.sigma_error + Ksd * enc.delta_error; //(ideal_distance - (E_distanceR + E_distanceL) / 2)
 801291e:	ed94 9a02 	vldr	s18, [r4, #8]
		PID_stra = Ksp * (ideal_speed - (E_speedR + E_speedL) / 2)
 8012922:	ed93 7a00 	vldr	s14, [r3]
 8012926:	4bcf      	ldr	r3, [pc, #828]	; (8012c64 <motor_PID+0x3b4>)
 8012928:	ee77 7a87 	vadd.f32	s15, s15, s14
 801292c:	ed93 8a00 	vldr	s16, [r3]
 8012930:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8012934:	eea7 8ac7 	vfms.f32	s16, s15, s14
 8012938:	ee18 0a10 	vmov	r0, s16
 801293c:	f005 fdb4 	bl	80184a8 <__aeabi_f2d>
 8012940:	a3ad      	add	r3, pc, #692	; (adr r3, 8012bf8 <motor_PID+0x348>)
 8012942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012946:	f005 fe03 	bl	8018550 <__aeabi_dmul>
 801294a:	4606      	mov	r6, r0
				+ Ksi * enc.sigma_error + Ksd * enc.delta_error; //(ideal_distance - (E_distanceR + E_distanceL) / 2)
 801294c:	ee19 0a10 	vmov	r0, s18
		PID_stra = Ksp * (ideal_speed - (E_speedR + E_speedL) / 2)
 8012950:	460f      	mov	r7, r1
				+ Ksi * enc.sigma_error + Ksd * enc.delta_error; //(ideal_distance - (E_distanceR + E_distanceL) / 2)
 8012952:	f005 fda9 	bl	80184a8 <__aeabi_f2d>
 8012956:	a3aa      	add	r3, pc, #680	; (adr r3, 8012c00 <motor_PID+0x350>)
 8012958:	e9d3 2300 	ldrd	r2, r3, [r3]
 801295c:	f005 fdf8 	bl	8018550 <__aeabi_dmul>
 8012960:	4602      	mov	r2, r0
 8012962:	460b      	mov	r3, r1
 8012964:	4630      	mov	r0, r6
 8012966:	4639      	mov	r1, r7
 8012968:	f005 fc40 	bl	80181ec <__adddf3>
 801296c:	4606      	mov	r6, r0
 801296e:	68e0      	ldr	r0, [r4, #12]
 8012970:	460f      	mov	r7, r1
 8012972:	f005 fd99 	bl	80184a8 <__aeabi_f2d>
 8012976:	2200      	movs	r2, #0
 8012978:	2300      	movs	r3, #0
 801297a:	f005 fde9 	bl	8018550 <__aeabi_dmul>
 801297e:	460b      	mov	r3, r1
 8012980:	4602      	mov	r2, r0
 8012982:	4639      	mov	r1, r7
 8012984:	4630      	mov	r0, r6
 8012986:	f005 fc31 	bl	80181ec <__adddf3>
 801298a:	f006 f8d9 	bl	8018b40 <__aeabi_d2f>
				//(ideal_acceleration-(E_accelerationR + E_accelerationL) / 2);
		enc.old_error = enc.error;
 801298e:	ed94 7a00 	vldr	s14, [r4]
		PID_stra = Ksp * (ideal_speed - (E_speedR + E_speedL) / 2)
 8012992:	4bb5      	ldr	r3, [pc, #724]	; (8012c68 <motor_PID+0x3b8>)
		enc.old_error = enc.error;
 8012994:	ed84 7a01 	vstr	s14, [r4, #4]
				+ Ksi * enc.sigma_error + Ksd * enc.delta_error; //(ideal_distance - (E_distanceR + E_distanceL) / 2)
 8012998:	ee07 0a90 	vmov	s15, r0
		enc.error = (ideal_speed - (E_speedR + E_speedL) / 2);
		enc.delta_error = enc.error - enc.old_error;
 801299c:	ee38 7a47 	vsub.f32	s14, s16, s14
		enc.sigma_error += enc.error;

		PID_all_R += PID_stra;
 80129a0:	ee77 7aa8 	vadd.f32	s15, s15, s17
		enc.error = (ideal_speed - (E_speedR + E_speedL) / 2);
 80129a4:	ed84 8a00 	vstr	s16, [r4]
		enc.sigma_error += enc.error;
 80129a8:	ee38 8a09 	vadd.f32	s16, s16, s18
		PID_stra = Ksp * (ideal_speed - (E_speedR + E_speedL) / 2)
 80129ac:	6018      	str	r0, [r3, #0]
		enc.delta_error = enc.error - enc.old_error;
 80129ae:	ed84 7a03 	vstr	s14, [r4, #12]
		enc.sigma_error += enc.error;
 80129b2:	ed84 8a02 	vstr	s16, [r4, #8]
		PID_all_R += PID_stra;
 80129b6:	edcb 7a00 	vstr	s15, [fp]
		PID_all_L += PID_stra;
 80129ba:	edca 7a00 	vstr	s15, [sl]
	}

	if (turning_mode == 1) {
 80129be:	782b      	ldrb	r3, [r5, #0]
 80129c0:	2b01      	cmp	r3, #1
 80129c2:	d15d      	bne.n	8012a80 <motor_PID+0x1d0>
		if (pulse_turnR_mode == 0 && pulse_turnL_mode == 0) {
 80129c4:	4ba9      	ldr	r3, [pc, #676]	; (8012c6c <motor_PID+0x3bc>)
 80129c6:	4aaa      	ldr	r2, [pc, #680]	; (8012c70 <motor_PID+0x3c0>)
 80129c8:	6819      	ldr	r1, [r3, #0]
 80129ca:	4caa      	ldr	r4, [pc, #680]	; (8012c74 <motor_PID+0x3c4>)
 80129cc:	4baa      	ldr	r3, [pc, #680]	; (8012c78 <motor_PID+0x3c8>)
			PID_turn = Ktp * (Turn_ideal_speed - angle_speed)
 80129ce:	ed92 8a00 	vldr	s16, [r2]
		if (pulse_turnR_mode == 0 && pulse_turnL_mode == 0) {
 80129d2:	2900      	cmp	r1, #0
 80129d4:	f040 8193 	bne.w	8012cfe <motor_PID+0x44e>
 80129d8:	49a8      	ldr	r1, [pc, #672]	; (8012c7c <motor_PID+0x3cc>)
 80129da:	6809      	ldr	r1, [r1, #0]
 80129dc:	2900      	cmp	r1, #0
 80129de:	f040 818e 	bne.w	8012cfe <motor_PID+0x44e>
			Gyro.delta_error = Gyro.error - Gyro.old_error;
			Gyro.sigma_error += Gyro.error;
			PID_all_R += PID_turn;
			PID_all_L -= PID_turn;
		} else {
			PID_turn = Ktp * ((Turn_ideal_speed + pulse_speed) - angle_speed)
 80129e2:	edd3 7a00 	vldr	s15, [r3]
					+ Kti * Gyro.sigma_error //(ideal_distance - (E_distanceR + E_distanceL) / 2)
 80129e6:	ed94 9a02 	vldr	s18, [r4, #8]
			PID_turn = Ktp * ((Turn_ideal_speed + pulse_speed) - angle_speed)
 80129ea:	ee38 8a67 	vsub.f32	s16, s16, s15
 80129ee:	ee18 0a10 	vmov	r0, s16
 80129f2:	f005 fd59 	bl	80184a8 <__aeabi_f2d>
 80129f6:	2200      	movs	r2, #0
 80129f8:	4ba1      	ldr	r3, [pc, #644]	; (8012c80 <motor_PID+0x3d0>)
 80129fa:	f005 fda9 	bl	8018550 <__aeabi_dmul>
 80129fe:	4606      	mov	r6, r0
					+ Kti * Gyro.sigma_error //(ideal_distance - (E_distanceR + E_distanceL) / 2)
 8012a00:	ee19 0a10 	vmov	r0, s18
			PID_turn = Ktp * ((Turn_ideal_speed + pulse_speed) - angle_speed)
 8012a04:	460f      	mov	r7, r1
					+ Kti * Gyro.sigma_error //(ideal_distance - (E_distanceR + E_distanceL) / 2)
 8012a06:	f005 fd4f 	bl	80184a8 <__aeabi_f2d>
 8012a0a:	a37f      	add	r3, pc, #508	; (adr r3, 8012c08 <motor_PID+0x358>)
 8012a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a10:	f005 fd9e 	bl	8018550 <__aeabi_dmul>
 8012a14:	4602      	mov	r2, r0
 8012a16:	460b      	mov	r3, r1
 8012a18:	4630      	mov	r0, r6
 8012a1a:	4639      	mov	r1, r7
 8012a1c:	f005 fbe6 	bl	80181ec <__adddf3>
 8012a20:	4606      	mov	r6, r0
					+ Ktd * Gyro.delta_error; //(ideal_acceleration-(E_accelerationR + E_accelerationL) / 2);
 8012a22:	68e0      	ldr	r0, [r4, #12]
					+ Kti * Gyro.sigma_error //(ideal_distance - (E_distanceR + E_distanceL) / 2)
 8012a24:	460f      	mov	r7, r1
					+ Ktd * Gyro.delta_error; //(ideal_acceleration-(E_accelerationR + E_accelerationL) / 2);
 8012a26:	f005 fd3f 	bl	80184a8 <__aeabi_f2d>
 8012a2a:	a379      	add	r3, pc, #484	; (adr r3, 8012c10 <motor_PID+0x360>)
 8012a2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a30:	f005 fd8e 	bl	8018550 <__aeabi_dmul>
 8012a34:	460b      	mov	r3, r1
 8012a36:	4602      	mov	r2, r0
 8012a38:	4639      	mov	r1, r7
 8012a3a:	4630      	mov	r0, r6
 8012a3c:	f005 fbd6 	bl	80181ec <__adddf3>
 8012a40:	f006 f87e 	bl	8018b40 <__aeabi_d2f>
			Gyro.old_error = Gyro.error;
 8012a44:	edd4 7a00 	vldr	s15, [r4]
			PID_turn = Ktp * ((Turn_ideal_speed + pulse_speed) - angle_speed)
 8012a48:	4b8e      	ldr	r3, [pc, #568]	; (8012c84 <motor_PID+0x3d4>)
			Gyro.old_error = Gyro.error;
 8012a4a:	edc4 7a01 	vstr	s15, [r4, #4]
			Gyro.error = (Turn_ideal_speed + pulse_speed - angle_speed);
			Gyro.delta_error = Gyro.error - Gyro.old_error;
 8012a4e:	ee78 7a67 	vsub.f32	s15, s16, s15
					+ Ktd * Gyro.delta_error; //(ideal_acceleration-(E_accelerationR + E_accelerationL) / 2);
 8012a52:	ee07 0a10 	vmov	s14, r0
			Gyro.delta_error = Gyro.error - Gyro.old_error;
 8012a56:	edc4 7a03 	vstr	s15, [r4, #12]
			Gyro.sigma_error += Gyro.error;
			PID_all_R += PID_turn;
 8012a5a:	eddb 7a00 	vldr	s15, [fp]
			Gyro.error = (Turn_ideal_speed + pulse_speed - angle_speed);
 8012a5e:	ed84 8a00 	vstr	s16, [r4]
			PID_all_R += PID_turn;
 8012a62:	ee77 7a87 	vadd.f32	s15, s15, s14
			Gyro.sigma_error += Gyro.error;
 8012a66:	ee38 8a09 	vadd.f32	s16, s16, s18
			PID_all_R += PID_turn;
 8012a6a:	edcb 7a00 	vstr	s15, [fp]
			PID_all_L -= PID_turn;
 8012a6e:	edda 7a00 	vldr	s15, [sl]
			PID_turn = Ktp * ((Turn_ideal_speed + pulse_speed) - angle_speed)
 8012a72:	6018      	str	r0, [r3, #0]
			PID_all_L -= PID_turn;
 8012a74:	ee77 7ac7 	vsub.f32	s15, s15, s14
			Gyro.sigma_error += Gyro.error;
 8012a78:	ed84 8a02 	vstr	s16, [r4, #8]
			PID_all_L -= PID_turn;
 8012a7c:	edca 7a00 	vstr	s15, [sl]

		}

	}

	SEN_distanceR = -0.0000001684 * SEN[0][0] * SEN[0][0] * SEN[0][0]
 8012a80:	4b81      	ldr	r3, [pc, #516]	; (8012c88 <motor_PID+0x3d8>)
 8012a82:	f8d3 8000 	ldr.w	r8, [r3]
 8012a86:	4640      	mov	r0, r8
 8012a88:	f005 fcfc 	bl	8018484 <__aeabi_i2d>
 8012a8c:	a362      	add	r3, pc, #392	; (adr r3, 8012c18 <motor_PID+0x368>)
 8012a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a92:	4606      	mov	r6, r0
 8012a94:	460f      	mov	r7, r1
 8012a96:	f005 fd5b 	bl	8018550 <__aeabi_dmul>
 8012a9a:	4632      	mov	r2, r6
 8012a9c:	463b      	mov	r3, r7
 8012a9e:	f005 fd57 	bl	8018550 <__aeabi_dmul>
 8012aa2:	4632      	mov	r2, r6
 8012aa4:	463b      	mov	r3, r7
 8012aa6:	f005 fd53 	bl	8018550 <__aeabi_dmul>
			+ 0.0004061427 * SEN[0][0] * SEN[0][0] - 0.3784837856 * SEN[0][0]
 8012aaa:	a35d      	add	r3, pc, #372	; (adr r3, 8012c20 <motor_PID+0x370>)
 8012aac:	e9d3 2300 	ldrd	r2, r3, [r3]
	SEN_distanceR = -0.0000001684 * SEN[0][0] * SEN[0][0] * SEN[0][0]
 8012ab0:	4604      	mov	r4, r0
 8012ab2:	460d      	mov	r5, r1
			+ 0.0004061427 * SEN[0][0] * SEN[0][0] - 0.3784837856 * SEN[0][0]
 8012ab4:	4630      	mov	r0, r6
 8012ab6:	4639      	mov	r1, r7
 8012ab8:	f005 fd4a 	bl	8018550 <__aeabi_dmul>
 8012abc:	4632      	mov	r2, r6
 8012abe:	463b      	mov	r3, r7
 8012ac0:	f005 fd46 	bl	8018550 <__aeabi_dmul>
 8012ac4:	4602      	mov	r2, r0
 8012ac6:	460b      	mov	r3, r1
 8012ac8:	4620      	mov	r0, r4
 8012aca:	4629      	mov	r1, r5
 8012acc:	f005 fb8e 	bl	80181ec <__adddf3>
 8012ad0:	a355      	add	r3, pc, #340	; (adr r3, 8012c28 <motor_PID+0x378>)
 8012ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ad6:	4604      	mov	r4, r0
 8012ad8:	460d      	mov	r5, r1
 8012ada:	4630      	mov	r0, r6
 8012adc:	4639      	mov	r1, r7
 8012ade:	f005 fd37 	bl	8018550 <__aeabi_dmul>
 8012ae2:	4602      	mov	r2, r0
 8012ae4:	460b      	mov	r3, r1
 8012ae6:	4620      	mov	r0, r4
 8012ae8:	4629      	mov	r1, r5
 8012aea:	f005 fb7d 	bl	80181e8 <__aeabi_dsub>
			+ 197.1162;
 8012aee:	a350      	add	r3, pc, #320	; (adr r3, 8012c30 <motor_PID+0x380>)
 8012af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012af4:	f005 fb7a 	bl	80181ec <__adddf3>
 8012af8:	f006 f822 	bl	8018b40 <__aeabi_d2f>
//	}
////	if(SEN[1][0]<=R_SEN_MIN){}
//
////	= -0.000000098976806 x3 + 0.000271717250210 x2 - 0.268910429926034 x + 146.265920044494000
//
	SEN_distanceL = -0.0000003162 * SEN[4][0] * SEN[4][0] * SEN[4][0]
 8012afc:	4b62      	ldr	r3, [pc, #392]	; (8012c88 <motor_PID+0x3d8>)
	SEN_distanceR = -0.0000001684 * SEN[0][0] * SEN[0][0] * SEN[0][0]
 8012afe:	4f63      	ldr	r7, [pc, #396]	; (8012c8c <motor_PID+0x3dc>)
	SEN_distanceL = -0.0000003162 * SEN[4][0] * SEN[4][0] * SEN[4][0]
 8012b00:	f8d3 6140 	ldr.w	r6, [r3, #320]	; 0x140
	SEN_distanceR = -0.0000001684 * SEN[0][0] * SEN[0][0] * SEN[0][0]
 8012b04:	6038      	str	r0, [r7, #0]
			+ 197.1162;
 8012b06:	ee08 0a10 	vmov	s16, r0
	SEN_distanceL = -0.0000003162 * SEN[4][0] * SEN[4][0] * SEN[4][0]
 8012b0a:	4630      	mov	r0, r6
 8012b0c:	f005 fcba 	bl	8018484 <__aeabi_i2d>
 8012b10:	a349      	add	r3, pc, #292	; (adr r3, 8012c38 <motor_PID+0x388>)
 8012b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b16:	4604      	mov	r4, r0
 8012b18:	460d      	mov	r5, r1
 8012b1a:	f005 fd19 	bl	8018550 <__aeabi_dmul>
 8012b1e:	4622      	mov	r2, r4
 8012b20:	462b      	mov	r3, r5
 8012b22:	f005 fd15 	bl	8018550 <__aeabi_dmul>
 8012b26:	4622      	mov	r2, r4
 8012b28:	462b      	mov	r3, r5
 8012b2a:	f005 fd11 	bl	8018550 <__aeabi_dmul>
			+ 0.0006010785 * SEN[4][0] * SEN[4][0] - 0.4363050788 * SEN[4][0]
 8012b2e:	a344      	add	r3, pc, #272	; (adr r3, 8012c40 <motor_PID+0x390>)
 8012b30:	e9d3 2300 	ldrd	r2, r3, [r3]
	SEN_distanceL = -0.0000003162 * SEN[4][0] * SEN[4][0] * SEN[4][0]
 8012b34:	e9cd 0100 	strd	r0, r1, [sp]
			+ 0.0006010785 * SEN[4][0] * SEN[4][0] - 0.4363050788 * SEN[4][0]
 8012b38:	4620      	mov	r0, r4
 8012b3a:	4629      	mov	r1, r5
 8012b3c:	f005 fd08 	bl	8018550 <__aeabi_dmul>
 8012b40:	4622      	mov	r2, r4
 8012b42:	462b      	mov	r3, r5
 8012b44:	f005 fd04 	bl	8018550 <__aeabi_dmul>
 8012b48:	4602      	mov	r2, r0
 8012b4a:	460b      	mov	r3, r1
 8012b4c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012b50:	f005 fb4c 	bl	80181ec <__adddf3>
 8012b54:	a33c      	add	r3, pc, #240	; (adr r3, 8012c48 <motor_PID+0x398>)
 8012b56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b5a:	e9cd 0100 	strd	r0, r1, [sp]
 8012b5e:	4620      	mov	r0, r4
 8012b60:	4629      	mov	r1, r5
 8012b62:	f005 fcf5 	bl	8018550 <__aeabi_dmul>
 8012b66:	4602      	mov	r2, r0
 8012b68:	460b      	mov	r3, r1
 8012b6a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012b6e:	f005 fb3b 	bl	80181e8 <__aeabi_dsub>
			+ 190.114;
 8012b72:	a337      	add	r3, pc, #220	; (adr r3, 8012c50 <motor_PID+0x3a0>)
 8012b74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b78:	f005 fb38 	bl	80181ec <__adddf3>
 8012b7c:	f005 ffe0 	bl	8018b40 <__aeabi_d2f>
	SEN_distanceL = -0.0000003162 * SEN[4][0] * SEN[4][0] * SEN[4][0]
 8012b80:	4b43      	ldr	r3, [pc, #268]	; (8012c90 <motor_PID+0x3e0>)
 8012b82:	6018      	str	r0, [r3, #0]
	//0.000000162180790 x3
	//0.000428097590856 x2
	//- 0.382634232978450 x
	//+ 164.233684896545000

	if (wall_control_mode == 1) {
 8012b84:	f899 3000 	ldrb.w	r3, [r9]
 8012b88:	2b01      	cmp	r3, #1
 8012b8a:	4b3f      	ldr	r3, [pc, #252]	; (8012c88 <motor_PID+0x3d8>)
 8012b8c:	9300      	str	r3, [sp, #0]
			+ 190.114;
 8012b8e:	ee07 0a90 	vmov	s15, r0
 8012b92:	463a      	mov	r2, r7
	if (wall_control_mode == 1) {
 8012b94:	f040 81a2 	bne.w	8012edc <motor_PID+0x62c>
//			wall_status = 3;
//		}
//		if (SEND[3] <= -SENkireL2 && SEND[1] <= -SENkireR2) {
//			wall_status = 3;
		//}
		if (wall_status == 0) {
 8012b98:	4f3e      	ldr	r7, [pc, #248]	; (8012c94 <motor_PID+0x3e4>)
 8012b9a:	4c3f      	ldr	r4, [pc, #252]	; (8012c98 <motor_PID+0x3e8>)
 8012b9c:	783b      	ldrb	r3, [r7, #0]
 8012b9e:	4d3f      	ldr	r5, [pc, #252]	; (8012c9c <motor_PID+0x3ec>)
 8012ba0:	2b00      	cmp	r3, #0
 8012ba2:	f040 80b4 	bne.w	8012d0e <motor_PID+0x45e>
			if ((SEND[0] <= -SENstayR && SEND[4] >= -SENstayL)
 8012ba6:	483e      	ldr	r0, [pc, #248]	; (8012ca0 <motor_PID+0x3f0>)
 8012ba8:	6803      	ldr	r3, [r0, #0]
 8012baa:	f113 0f95 	cmn.w	r3, #149	; 0x95
 8012bae:	da02      	bge.n	8012bb6 <motor_PID+0x306>
 8012bb0:	6901      	ldr	r1, [r0, #16]
 8012bb2:	3196      	adds	r1, #150	; 0x96
 8012bb4:	da09      	bge.n	8012bca <motor_PID+0x31a>
					|| (SEN[0][0] < SENnoR && SEN[4][0] >= SENnoL)
 8012bb6:	f1b8 0fe5 	cmp.w	r8, #229	; 0xe5
 8012bba:	dc01      	bgt.n	8012bc0 <motor_PID+0x310>
 8012bbc:	2eb3      	cmp	r6, #179	; 0xb3
 8012bbe:	dc04      	bgt.n	8012bca <motor_PID+0x31a>
					|| (SEND[4] <= SENstayL && SEND[0] >= SENstayR)) {
 8012bc0:	6901      	ldr	r1, [r0, #16]
 8012bc2:	2996      	cmp	r1, #150	; 0x96
 8012bc4:	dc04      	bgt.n	8012bd0 <motor_PID+0x320>
 8012bc6:	2b95      	cmp	r3, #149	; 0x95
 8012bc8:	dd02      	ble.n	8012bd0 <motor_PID+0x320>
				wall_status = 1;
 8012bca:	2101      	movs	r1, #1
 8012bcc:	7039      	strb	r1, [r7, #0]
				status_change = 1;
 8012bce:	7021      	strb	r1, [r4, #0]
			}
			if ((SEND[4] <= -SENstayL && SEND[0] >= -SENstayR)
 8012bd0:	6901      	ldr	r1, [r0, #16]
 8012bd2:	f111 0f95 	cmn.w	r1, #149	; 0x95
 8012bd6:	da02      	bge.n	8012bde <motor_PID+0x32e>
 8012bd8:	f113 0f96 	cmn.w	r3, #150	; 0x96
 8012bdc:	da62      	bge.n	8012ca4 <motor_PID+0x3f4>
					|| (SEN[0][0] >= SENnoR && SEN[4][0] < SENnoL)
 8012bde:	f1b8 0fe5 	cmp.w	r8, #229	; 0xe5
 8012be2:	dd01      	ble.n	8012be8 <motor_PID+0x338>
 8012be4:	2eb3      	cmp	r6, #179	; 0xb3
 8012be6:	dd5d      	ble.n	8012ca4 <motor_PID+0x3f4>
					|| (SEND[4] >= SENstayL && SEND[0] <= SENstayR)) {
 8012be8:	2995      	cmp	r1, #149	; 0x95
 8012bea:	dd5f      	ble.n	8012cac <motor_PID+0x3fc>
 8012bec:	2b96      	cmp	r3, #150	; 0x96
 8012bee:	f300 83d1 	bgt.w	8013394 <motor_PID+0xae4>
 8012bf2:	e057      	b.n	8012ca4 <motor_PID+0x3f4>
 8012bf4:	f3af 8000 	nop.w
 8012bf8:	66666666 	.word	0x66666666
 8012bfc:	40146666 	.word	0x40146666
 8012c00:	47ae147b 	.word	0x47ae147b
 8012c04:	3fb47ae1 	.word	0x3fb47ae1
 8012c08:	eb851eb8 	.word	0xeb851eb8
 8012c0c:	3faeb851 	.word	0x3faeb851
 8012c10:	bc6a7efa 	.word	0xbc6a7efa
 8012c14:	3f789374 	.word	0x3f789374
 8012c18:	109fe582 	.word	0x109fe582
 8012c1c:	be869a2e 	.word	0xbe869a2e
 8012c20:	9d2fb3f4 	.word	0x9d2fb3f4
 8012c24:	3f3a9df1 	.word	0x3f3a9df1
 8012c28:	0e4df83b 	.word	0x0e4df83b
 8012c2c:	3fd83914 	.word	0x3fd83914
 8012c30:	e90ff972 	.word	0xe90ff972
 8012c34:	4068a3b7 	.word	0x4068a3b7
 8012c38:	4e8b2bd7 	.word	0x4e8b2bd7
 8012c3c:	be953846 	.word	0xbe953846
 8012c40:	3ffa6355 	.word	0x3ffa6355
 8012c44:	3f43b236 	.word	0x3f43b236
 8012c48:	232194bc 	.word	0x232194bc
 8012c4c:	3fdbec6c 	.word	0x3fdbec6c
 8012c50:	e353f7cf 	.word	0xe353f7cf
 8012c54:	4067c3a5 	.word	0x4067c3a5
 8012c58:	2000b5fc 	.word	0x2000b5fc
 8012c5c:	200132c4 	.word	0x200132c4
 8012c60:	2001806c 	.word	0x2001806c
 8012c64:	200132d8 	.word	0x200132d8
 8012c68:	2001341c 	.word	0x2001341c
 8012c6c:	20013430 	.word	0x20013430
 8012c70:	200133b4 	.word	0x200133b4
 8012c74:	20018188 	.word	0x20018188
 8012c78:	2000b60c 	.word	0x2000b60c
 8012c7c:	20013418 	.word	0x20013418
 8012c80:	40040000 	.word	0x40040000
 8012c84:	2000ba24 	.word	0x2000ba24
 8012c88:	20003a90 	.word	0x20003a90
 8012c8c:	20014bb4 	.word	0x20014bb4
 8012c90:	20014bb8 	.word	0x20014bb8
 8012c94:	200166fc 	.word	0x200166fc
 8012c98:	200166fd 	.word	0x200166fd
 8012c9c:	200168f0 	.word	0x200168f0
 8012ca0:	20018120 	.word	0x20018120
				wall_status = 2;
 8012ca4:	2002      	movs	r0, #2
 8012ca6:	7038      	strb	r0, [r7, #0]
				status_change = 1;
 8012ca8:	2001      	movs	r0, #1
 8012caa:	7020      	strb	r0, [r4, #0]
			}

			if (SEND[4] <= -SENstayL && SEND[0] <= -SENstayR) {
 8012cac:	f111 0f95 	cmn.w	r1, #149	; 0x95
 8012cb0:	da06      	bge.n	8012cc0 <motor_PID+0x410>
 8012cb2:	f113 0f95 	cmn.w	r3, #149	; 0x95
				wall_status = 3;
 8012cb6:	bfbf      	itttt	lt
 8012cb8:	2003      	movlt	r0, #3
 8012cba:	7038      	strblt	r0, [r7, #0]
				status_change = 1;
 8012cbc:	2001      	movlt	r0, #1
 8012cbe:	7020      	strblt	r0, [r4, #0]
			}
			if (SEN[0][0] < SENnoR && SEN[4][0] < SENnoL) {
 8012cc0:	f1b8 0fe5 	cmp.w	r8, #229	; 0xe5
 8012cc4:	dc21      	bgt.n	8012d0a <motor_PID+0x45a>
 8012cc6:	2eb3      	cmp	r6, #179	; 0xb3
 8012cc8:	dc1f      	bgt.n	8012d0a <motor_PID+0x45a>
				wall_status = 3;
 8012cca:	2003      	movs	r0, #3
 8012ccc:	7038      	strb	r0, [r7, #0]
				status_change = 1;
			}
			if (SEND[4] >= SENstayL && SEND[0] >= SENstayR) {
 8012cce:	2995      	cmp	r1, #149	; 0x95
				status_change = 1;
 8012cd0:	f04f 0001 	mov.w	r0, #1
 8012cd4:	7020      	strb	r0, [r4, #0]
			if (SEND[4] >= SENstayL && SEND[0] >= SENstayR) {
 8012cd6:	dd79      	ble.n	8012dcc <motor_PID+0x51c>
 8012cd8:	2b95      	cmp	r3, #149	; 0x95
 8012cda:	dd18      	ble.n	8012d0e <motor_PID+0x45e>
				wall_status = 3;
 8012cdc:	2303      	movs	r3, #3
 8012cde:	703b      	strb	r3, [r7, #0]
				status_change = 1;
 8012ce0:	2301      	movs	r3, #1
 8012ce2:	7023      	strb	r3, [r4, #0]
 8012ce4:	e013      	b.n	8012d0e <motor_PID+0x45e>
	if (modeacc == 2) {
 8012ce6:	2b02      	cmp	r3, #2
 8012ce8:	d104      	bne.n	8012cf4 <motor_PID+0x444>
		straight_mode = 1;
 8012cea:	2301      	movs	r3, #1
 8012cec:	7013      	strb	r3, [r2, #0]
		turning_mode = 1;
 8012cee:	702b      	strb	r3, [r5, #0]
		wall_control_mode = 0;
 8012cf0:	2300      	movs	r3, #0
 8012cf2:	e5f5      	b.n	80128e0 <motor_PID+0x30>
	if (modeacc == 3) {
 8012cf4:	2b03      	cmp	r3, #3
 8012cf6:	d0f8      	beq.n	8012cea <motor_PID+0x43a>
	if (modeacc == 4) {
 8012cf8:	2b04      	cmp	r3, #4
 8012cfa:	d0f6      	beq.n	8012cea <motor_PID+0x43a>
 8012cfc:	e607      	b.n	801290e <motor_PID+0x5e>
			PID_turn = Ktp * ((Turn_ideal_speed + pulse_speed) - angle_speed)
 8012cfe:	4a28      	ldr	r2, [pc, #160]	; (8012da0 <motor_PID+0x4f0>)
 8012d00:	edd2 7a00 	vldr	s15, [r2]
 8012d04:	ee38 8a27 	vadd.f32	s16, s16, s15
 8012d08:	e66b      	b.n	80129e2 <motor_PID+0x132>
			if (SEND[4] >= SENstayL && SEND[0] >= SENstayR) {
 8012d0a:	2995      	cmp	r1, #149	; 0x95
 8012d0c:	dce4      	bgt.n	8012cd8 <motor_PID+0x428>
			}
		}
		if (wall_status == 1 && status_change == 0) {
 8012d0e:	783b      	ldrb	r3, [r7, #0]
 8012d10:	2b01      	cmp	r3, #1
 8012d12:	d126      	bne.n	8012d62 <motor_PID+0x4b2>
 8012d14:	7823      	ldrb	r3, [r4, #0]
 8012d16:	2b00      	cmp	r3, #0
 8012d18:	d158      	bne.n	8012dcc <motor_PID+0x51c>
			if (SEND[4] <= -SENstayL || (SEN[4][0] < SENnoL)
 8012d1a:	2eb3      	cmp	r6, #179	; 0xb3
 8012d1c:	4b21      	ldr	r3, [pc, #132]	; (8012da4 <motor_PID+0x4f4>)
 8012d1e:	dd06      	ble.n	8012d2e <motor_PID+0x47e>
 8012d20:	4921      	ldr	r1, [pc, #132]	; (8012da8 <motor_PID+0x4f8>)
					|| (SEND[4] >= SENstayL)) {
 8012d22:	6909      	ldr	r1, [r1, #16]
 8012d24:	3195      	adds	r1, #149	; 0x95
 8012d26:	f5b1 7f95 	cmp.w	r1, #298	; 0x12a
 8012d2a:	f240 833b 	bls.w	80133a4 <motor_PID+0xaf4>
				wall_status = 3;
 8012d2e:	2103      	movs	r1, #3
 8012d30:	7039      	strb	r1, [r7, #0]
				status_change = 1;
			}
			if (SEN[0][0] >= SENnoR && SEN[4][0] >= SENnoL
 8012d32:	f1b8 0fe5 	cmp.w	r8, #229	; 0xe5
				status_change = 1;
 8012d36:	f04f 0101 	mov.w	r1, #1
 8012d3a:	7021      	strb	r1, [r4, #0]
			if (SEN[0][0] >= SENnoR && SEN[4][0] >= SENnoL
 8012d3c:	dd25      	ble.n	8012d8a <motor_PID+0x4da>
 8012d3e:	2eb3      	cmp	r6, #179	; 0xb3
 8012d40:	dd23      	ble.n	8012d8a <motor_PID+0x4da>
					&& SEND[0] >= -SENstayR && SEND[0] <= SENstayR) {
 8012d42:	4919      	ldr	r1, [pc, #100]	; (8012da8 <motor_PID+0x4f8>)
 8012d44:	6809      	ldr	r1, [r1, #0]
 8012d46:	3196      	adds	r1, #150	; 0x96
 8012d48:	f5b1 7f96 	cmp.w	r1, #300	; 0x12c
 8012d4c:	d81d      	bhi.n	8012d8a <motor_PID+0x4da>
				count_stay++;
 8012d4e:	6819      	ldr	r1, [r3, #0]
 8012d50:	3101      	adds	r1, #1

			} else {
				count_stay = 0;
 8012d52:	6019      	str	r1, [r3, #0]
			}
			if (count_stay >= 12) {
 8012d54:	681b      	ldr	r3, [r3, #0]
 8012d56:	2b0b      	cmp	r3, #11
				wall_status = 0;
 8012d58:	bfc1      	itttt	gt
 8012d5a:	2300      	movgt	r3, #0
 8012d5c:	703b      	strbgt	r3, [r7, #0]
				status_change = 1;
 8012d5e:	2301      	movgt	r3, #1
 8012d60:	7023      	strbgt	r3, [r4, #0]
			}

		}

		if (wall_status == 2 && status_change == 0) {
 8012d62:	783b      	ldrb	r3, [r7, #0]
 8012d64:	2b02      	cmp	r3, #2
 8012d66:	d131      	bne.n	8012dcc <motor_PID+0x51c>
 8012d68:	7823      	ldrb	r3, [r4, #0]
 8012d6a:	2b00      	cmp	r3, #0
 8012d6c:	d15e      	bne.n	8012e2c <motor_PID+0x57c>
			if ((SEND[0] <= -SENstayR) || (SEN[0][0] < SENnoR)
 8012d6e:	f1b8 0fe5 	cmp.w	r8, #229	; 0xe5
 8012d72:	4b0c      	ldr	r3, [pc, #48]	; (8012da4 <motor_PID+0x4f4>)
 8012d74:	dd0b      	ble.n	8012d8e <motor_PID+0x4de>
 8012d76:	490c      	ldr	r1, [pc, #48]	; (8012da8 <motor_PID+0x4f8>)
					|| (SEND[0] >= SENstayR)) {
 8012d78:	6809      	ldr	r1, [r1, #0]
 8012d7a:	3195      	adds	r1, #149	; 0x95
 8012d7c:	f5b1 7f95 	cmp.w	r1, #298	; 0x12a
 8012d80:	d805      	bhi.n	8012d8e <motor_PID+0x4de>
				wall_status = 3;
				status_change = 1;
			}
			if (SEN[0][0] >= SENnoR && SEN[4][0] >= SENnoL
 8012d82:	2eb3      	cmp	r6, #179	; 0xb3
 8012d84:	dc12      	bgt.n	8012dac <motor_PID+0x4fc>
					&& SEND[4] >= -SENstayL && SEND[4] <= SENstayL) {
				count_stay++;

			} else {
				count_stay = 0;
 8012d86:	2100      	movs	r1, #0
 8012d88:	e018      	b.n	8012dbc <motor_PID+0x50c>
				count_stay = 0;
 8012d8a:	2100      	movs	r1, #0
 8012d8c:	e7e1      	b.n	8012d52 <motor_PID+0x4a2>
				wall_status = 3;
 8012d8e:	2103      	movs	r1, #3
 8012d90:	7039      	strb	r1, [r7, #0]
			if (SEN[0][0] >= SENnoR && SEN[4][0] >= SENnoL
 8012d92:	f1b8 0fe5 	cmp.w	r8, #229	; 0xe5
				status_change = 1;
 8012d96:	f04f 0101 	mov.w	r1, #1
 8012d9a:	7021      	strb	r1, [r4, #0]
			if (SEN[0][0] >= SENnoR && SEN[4][0] >= SENnoL
 8012d9c:	ddf3      	ble.n	8012d86 <motor_PID+0x4d6>
 8012d9e:	e7f0      	b.n	8012d82 <motor_PID+0x4d2>
 8012da0:	200132d4 	.word	0x200132d4
 8012da4:	200168e8 	.word	0x200168e8
 8012da8:	20018120 	.word	0x20018120
					&& SEND[4] >= -SENstayL && SEND[4] <= SENstayL) {
 8012dac:	49c8      	ldr	r1, [pc, #800]	; (80130d0 <motor_PID+0x820>)
 8012dae:	6909      	ldr	r1, [r1, #16]
 8012db0:	3196      	adds	r1, #150	; 0x96
 8012db2:	f5b1 7f96 	cmp.w	r1, #300	; 0x12c
 8012db6:	d8e6      	bhi.n	8012d86 <motor_PID+0x4d6>
				count_stay++;
 8012db8:	6819      	ldr	r1, [r3, #0]
 8012dba:	3101      	adds	r1, #1
				count_stay = 0;
 8012dbc:	6019      	str	r1, [r3, #0]
			}
			if (count_stay >= 12) {
 8012dbe:	681b      	ldr	r3, [r3, #0]
 8012dc0:	2b0b      	cmp	r3, #11
				wall_status = 0;
 8012dc2:	bfc1      	itttt	gt
 8012dc4:	2300      	movgt	r3, #0
 8012dc6:	703b      	strbgt	r3, [r7, #0]
				status_change = 1;
 8012dc8:	2301      	movgt	r3, #1
 8012dca:	7023      	strbgt	r3, [r4, #0]
			}

		}
		if (wall_status == 3 && status_change == 0) {
 8012dcc:	783b      	ldrb	r3, [r7, #0]
 8012dce:	2b03      	cmp	r3, #3
 8012dd0:	d12c      	bne.n	8012e2c <motor_PID+0x57c>
 8012dd2:	7823      	ldrb	r3, [r4, #0]
 8012dd4:	2b00      	cmp	r3, #0
 8012dd6:	d13a      	bne.n	8012e4e <motor_PID+0x59e>

			if (SEN[0][0] >= SENnoR && SEND[0] >= -SENstayR
 8012dd8:	f1b8 0fe5 	cmp.w	r8, #229	; 0xe5
 8012ddc:	48bd      	ldr	r0, [pc, #756]	; (80130d4 <motor_PID+0x824>)
 8012dde:	f340 829c 	ble.w	801331a <motor_PID+0xa6a>
 8012de2:	4bbb      	ldr	r3, [pc, #748]	; (80130d0 <motor_PID+0x820>)
					&& SEND[0] <= SENstayR) {
 8012de4:	681b      	ldr	r3, [r3, #0]
 8012de6:	3396      	adds	r3, #150	; 0x96
 8012de8:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8012dec:	f200 8295 	bhi.w	801331a <motor_PID+0xa6a>
				count_stay++;
 8012df0:	6803      	ldr	r3, [r0, #0]
 8012df2:	3301      	adds	r3, #1

			} else {
				count_stay = 0;
			}
			if (SEN[4][0] >= SENnoL && SEND[4] >= -SENstayL
 8012df4:	2eb3      	cmp	r6, #179	; 0xb3
				count_stay = 0;
 8012df6:	6003      	str	r3, [r0, #0]
 8012df8:	4bb7      	ldr	r3, [pc, #732]	; (80130d8 <motor_PID+0x828>)
			if (SEN[4][0] >= SENnoL && SEND[4] >= -SENstayL
 8012dfa:	f340 8290 	ble.w	801331e <motor_PID+0xa6e>
 8012dfe:	49b4      	ldr	r1, [pc, #720]	; (80130d0 <motor_PID+0x820>)
					&& SEND[4] <= SENstayL) {
 8012e00:	6909      	ldr	r1, [r1, #16]
 8012e02:	3196      	adds	r1, #150	; 0x96
 8012e04:	f5b1 7f96 	cmp.w	r1, #300	; 0x12c
 8012e08:	f200 8289 	bhi.w	801331e <motor_PID+0xa6e>
				count_stay2++;
 8012e0c:	6819      	ldr	r1, [r3, #0]
 8012e0e:	3101      	adds	r1, #1

			} else {
				count_stay2 = 0;
 8012e10:	6019      	str	r1, [r3, #0]
			}
			if (count_stay >= 12) {
 8012e12:	6801      	ldr	r1, [r0, #0]
				wall_status = 2;
				status_change = 1;
			}
			if (count_stay2 >= 12) {
 8012e14:	681b      	ldr	r3, [r3, #0]
			if (count_stay >= 12) {
 8012e16:	290b      	cmp	r1, #11
				wall_status = 2;
 8012e18:	bfc1      	itttt	gt
 8012e1a:	2102      	movgt	r1, #2
 8012e1c:	7039      	strbgt	r1, [r7, #0]
				status_change = 1;
 8012e1e:	2101      	movgt	r1, #1
 8012e20:	7021      	strbgt	r1, [r4, #0]
			if (count_stay2 >= 12) {
 8012e22:	2b0b      	cmp	r3, #11
				wall_status = 1;
 8012e24:	bfc2      	ittt	gt
 8012e26:	2301      	movgt	r3, #1
 8012e28:	703b      	strbgt	r3, [r7, #0]
				status_change = 1;
 8012e2a:	7023      	strbgt	r3, [r4, #0]
			}

		}
		if (wall_status == 4 && status_change == 0) {
 8012e2c:	783b      	ldrb	r3, [r7, #0]
 8012e2e:	2b04      	cmp	r3, #4
 8012e30:	d10d      	bne.n	8012e4e <motor_PID+0x59e>
 8012e32:	7821      	ldrb	r1, [r4, #0]
 8012e34:	b9e9      	cbnz	r1, 8012e72 <motor_PID+0x5c2>

			if (SEN[0][0] >= SENnoR) {
 8012e36:	f1b8 0fe5 	cmp.w	r8, #229	; 0xe5
 8012e3a:	f04f 0301 	mov.w	r3, #1
 8012e3e:	f340 8270 	ble.w	8013322 <motor_PID+0xa72>
				wall_status = 2;
 8012e42:	2002      	movs	r0, #2
				status_change = 1;

			}
			if (SEN[4][0] >= SENnoL) {
 8012e44:	2eb3      	cmp	r6, #179	; 0xb3
				wall_status = 2;
 8012e46:	7038      	strb	r0, [r7, #0]
				status_change = 1;
 8012e48:	7023      	strb	r3, [r4, #0]
			if (SEN[4][0] >= SENnoL) {
 8012e4a:	f300 8280 	bgt.w	801334e <motor_PID+0xa9e>
//		}
//		if (SEN[4][0] <= r_presence) {
//			wall_status = 3;
//		}
//ZT[13ZTONHv
		if (wall_status == 0) {
 8012e4e:	783b      	ldrb	r3, [r7, #0]
 8012e50:	2b00      	cmp	r3, #0
 8012e52:	f040 827e 	bne.w	8013352 <motor_PID+0xaa2>
			//PID_wall = SENGain2 * ((SEN[1][0] - SENR2) - (SEN[3][0] - SENL2));
			//PID_wall = SENGain * ((SEN[0][0] - SENR) - (SEN[4][0] - SENL));
			PID_wall = SENGain3
					* (-(SEN_distanceR - 85) + (SEN_distanceL - 85));
 8012e56:	ed9f 7aa1 	vldr	s14, [pc, #644]	; 80130dc <motor_PID+0x82c>
 8012e5a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012e5e:	ee38 8a47 	vsub.f32	s16, s16, s14
			PID_wall = SENGain3
 8012e62:	eeb2 7a01 	vmov.f32	s14, #33	; 0x41080000  8.5
					* (-(SEN_distanceR - 85) + (SEN_distanceL - 85));
 8012e66:	ee77 7ac8 	vsub.f32	s15, s15, s16
			PID_wall = SENGain3
 8012e6a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8012e6e:	edc5 7a00 	vstr	s15, [r5]
//				PID_wall = SENGain3
//						* (2 * (SEN_distanceL - 85 - SENanglegain * angle));
//			}
			yellow_count(240);
		}
		if (wall_status == 2) {
 8012e72:	783b      	ldrb	r3, [r7, #0]
 8012e74:	2b02      	cmp	r3, #2
 8012e76:	d112      	bne.n	8012e9e <motor_PID+0x5ee>
			//	PID_wall = SENGain2 * (2 * (SEN[1][0] - SENR2));
			PID_wall = SENGain3 * (-2 * (SEN_distanceR - 85));
 8012e78:	ed9f 7a98 	vldr	s14, [pc, #608]	; 80130dc <motor_PID+0x82c>
 8012e7c:	edd2 7a00 	vldr	s15, [r2]
 8012e80:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012e84:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 8012e88:	ee67 7a87 	vmul.f32	s15, s15, s14
 8012e8c:	eeb2 7a01 	vmov.f32	s14, #33	; 0x41080000  8.5
 8012e90:	ee67 7a87 	vmul.f32	s15, s15, s14
//				PID_wall = SENGain3
//						* (-2 * (SEN_distanceR - 85 + SENanglegain * angle));
//			} else {
//				PID_wall = SENGain3 * (-2 * (SEN_distanceR - 85));
//			}
			yellow_count(15);
 8012e94:	200f      	movs	r0, #15
			PID_wall = SENGain3 * (-2 * (SEN_distanceR - 85));
 8012e96:	edc5 7a00 	vstr	s15, [r5]
			yellow_count(15);
 8012e9a:	f005 f8cb 	bl	8018034 <yellow_count>
			yellow_off();
		}
//		if (SEN[2][0] >= 1200) {
//			PID_wall = 0;
//		}
		if (highspeed_mode == 1) {
 8012e9e:	4b90      	ldr	r3, [pc, #576]	; (80130e0 <motor_PID+0x830>)
 8012ea0:	681b      	ldr	r3, [r3, #0]
 8012ea2:	2b01      	cmp	r3, #1
 8012ea4:	d10a      	bne.n	8012ebc <motor_PID+0x60c>
			PID_wall = PID_wall * 0.7;
 8012ea6:	6828      	ldr	r0, [r5, #0]
 8012ea8:	f005 fafe 	bl	80184a8 <__aeabi_f2d>
 8012eac:	a37a      	add	r3, pc, #488	; (adr r3, 8013098 <motor_PID+0x7e8>)
 8012eae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012eb2:	f005 fb4d 	bl	8018550 <__aeabi_dmul>
 8012eb6:	f005 fe43 	bl	8018b40 <__aeabi_d2f>
 8012eba:	6028      	str	r0, [r5, #0]
		}

		PID_all_R += PID_wall;
 8012ebc:	edd5 6a00 	vldr	s13, [r5]
 8012ec0:	ed9b 7a00 	vldr	s14, [fp]
		PID_all_L -= PID_wall;
 8012ec4:	edda 7a00 	vldr	s15, [sl]
		PID_all_R += PID_wall;
 8012ec8:	ee37 7a26 	vadd.f32	s14, s14, s13
		PID_all_L -= PID_wall;
 8012ecc:	ee77 7ae6 	vsub.f32	s15, s15, s13
		status_change = 0;
 8012ed0:	2300      	movs	r3, #0
		PID_all_R += PID_wall;
 8012ed2:	ed8b 7a00 	vstr	s14, [fp]
		PID_all_L -= PID_wall;
 8012ed6:	edca 7a00 	vstr	s15, [sl]
		status_change = 0;
 8012eda:	7023      	strb	r3, [r4, #0]
	}
	if (wall_control_mode == 0) {
 8012edc:	f899 3000 	ldrb.w	r3, [r9]
 8012ee0:	b943      	cbnz	r3, 8012ef4 <motor_PID+0x644>
		wall_status = 4;
 8012ee2:	4a80      	ldr	r2, [pc, #512]	; (80130e4 <motor_PID+0x834>)
 8012ee4:	2104      	movs	r1, #4
 8012ee6:	7011      	strb	r1, [r2, #0]
		count_stay = 0;
 8012ee8:	4a7a      	ldr	r2, [pc, #488]	; (80130d4 <motor_PID+0x824>)
 8012eea:	6013      	str	r3, [r2, #0]
		count_stay2 = 0;
 8012eec:	4a7a      	ldr	r2, [pc, #488]	; (80130d8 <motor_PID+0x828>)
 8012eee:	6013      	str	r3, [r2, #0]
		yellow_off();
 8012ef0:	f005 f838 	bl	8017f64 <yellow_off>
	}

	if (wall_control_mode == 6) {			//56~X
 8012ef4:	f899 3000 	ldrb.w	r3, [r9]
 8012ef8:	2b06      	cmp	r3, #6
 8012efa:	f040 8240 	bne.w	801337e <motor_PID+0xace>

		if (SEN[1][0] >= SENslantR && pulse_turnR_mode == 0
 8012efe:	4b7a      	ldr	r3, [pc, #488]	; (80130e8 <motor_PID+0x838>)
 8012f00:	4c7a      	ldr	r4, [pc, #488]	; (80130ec <motor_PID+0x83c>)
 8012f02:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8012f04:	4d7a      	ldr	r5, [pc, #488]	; (80130f0 <motor_PID+0x840>)
 8012f06:	f640 33b7 	movw	r3, #2999	; 0xbb7
 8012f0a:	429a      	cmp	r2, r3
 8012f0c:	f340 8090 	ble.w	8013030 <motor_PID+0x780>
 8012f10:	6823      	ldr	r3, [r4, #0]
 8012f12:	2b00      	cmp	r3, #0
 8012f14:	f040 808c 	bne.w	8013030 <motor_PID+0x780>
				&& pulse_turnL_mode == 0) {
 8012f18:	682b      	ldr	r3, [r5, #0]
 8012f1a:	2b00      	cmp	r3, #0
 8012f1c:	f040 8088 	bne.w	8013030 <motor_PID+0x780>
			pulse_turnR_mode = 1;			//mode
 8012f20:	2201      	movs	r2, #1
 8012f22:	6022      	str	r2, [r4, #0]
			pulse_time = 0;
 8012f24:	4a73      	ldr	r2, [pc, #460]	; (80130f4 <motor_PID+0x844>)
			if (ideal_speed <= 800) {
 8012f26:	eddf 7a74 	vldr	s15, [pc, #464]	; 80130f8 <motor_PID+0x848>
			pulse_time = 0;
 8012f2a:	6013      	str	r3, [r2, #0]
			if (ideal_speed <= 800) {
 8012f2c:	4b73      	ldr	r3, [pc, #460]	; (80130fc <motor_PID+0x84c>)
 8012f2e:	ed93 8a00 	vldr	s16, [r3]
 8012f32:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012f36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012f3a:	eeb0 7a67 	vmov.f32	s14, s15
							input_pulse_speed = 0;
						}
			if (ideal_speed <= 1200 && ideal_speed > 800) {
 8012f3e:	eddf 7a70 	vldr	s15, [pc, #448]	; 8013100 <motor_PID+0x850>
							input_pulse_speed = 0;
 8012f42:	bf98      	it	ls
 8012f44:	4b6f      	ldrls	r3, [pc, #444]	; (8013104 <motor_PID+0x854>)
			if (ideal_speed <= 1200 && ideal_speed > 800) {
 8012f46:	eeb4 8ae7 	vcmpe.f32	s16, s15
							input_pulse_speed = 0;
 8012f4a:	bf98      	it	ls
 8012f4c:	edc3 8a00 	vstrls	s17, [r3]
			if (ideal_speed <= 1200 && ideal_speed > 800) {
 8012f50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012f54:	eeb0 9a67 	vmov.f32	s18, s15
 8012f58:	d82b      	bhi.n	8012fb2 <motor_PID+0x702>
 8012f5a:	eeb4 8ac7 	vcmpe.f32	s16, s14
 8012f5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012f62:	dd26      	ble.n	8012fb2 <motor_PID+0x702>
				input_pulse_speed = 0.0000925607 * ideal_speed * ideal_speed
 8012f64:	ee18 0a10 	vmov	r0, s16
 8012f68:	f005 fa9e 	bl	80184a8 <__aeabi_f2d>
 8012f6c:	a34c      	add	r3, pc, #304	; (adr r3, 80130a0 <motor_PID+0x7f0>)
 8012f6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f72:	4606      	mov	r6, r0
 8012f74:	460f      	mov	r7, r1
 8012f76:	f005 faeb 	bl	8018550 <__aeabi_dmul>
 8012f7a:	4632      	mov	r2, r6
 8012f7c:	463b      	mov	r3, r7
 8012f7e:	f005 fae7 	bl	8018550 <__aeabi_dmul>
						- 0.23652355 * ideal_speed + 182.17;
 8012f82:	a349      	add	r3, pc, #292	; (adr r3, 80130a8 <motor_PID+0x7f8>)
 8012f84:	e9d3 2300 	ldrd	r2, r3, [r3]
				input_pulse_speed = 0.0000925607 * ideal_speed * ideal_speed
 8012f88:	4680      	mov	r8, r0
 8012f8a:	4689      	mov	r9, r1
						- 0.23652355 * ideal_speed + 182.17;
 8012f8c:	4630      	mov	r0, r6
 8012f8e:	4639      	mov	r1, r7
 8012f90:	f005 fade 	bl	8018550 <__aeabi_dmul>
 8012f94:	4602      	mov	r2, r0
 8012f96:	460b      	mov	r3, r1
 8012f98:	4640      	mov	r0, r8
 8012f9a:	4649      	mov	r1, r9
 8012f9c:	f005 f924 	bl	80181e8 <__aeabi_dsub>
 8012fa0:	a343      	add	r3, pc, #268	; (adr r3, 80130b0 <motor_PID+0x800>)
 8012fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fa6:	f005 f921 	bl	80181ec <__adddf3>
 8012faa:	f005 fdc9 	bl	8018b40 <__aeabi_d2f>
 8012fae:	4b55      	ldr	r3, [pc, #340]	; (8013104 <motor_PID+0x854>)
 8012fb0:	6018      	str	r0, [r3, #0]
			}
			if (ideal_speed > 1200 && ideal_speed <= 3500) {
 8012fb2:	eeb4 8ac9 	vcmpe.f32	s16, s18
 8012fb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012fba:	ed9f 9a53 	vldr	s18, [pc, #332]	; 8013108 <motor_PID+0x858>
 8012fbe:	dd2f      	ble.n	8013020 <motor_PID+0x770>
 8012fc0:	eeb4 8ac9 	vcmpe.f32	s16, s18
 8012fc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012fc8:	d82a      	bhi.n	8013020 <motor_PID+0x770>
				input_pulse_speed = 0.00000284 * ideal_speed * ideal_speed
 8012fca:	ee18 0a10 	vmov	r0, s16
 8012fce:	f005 fa6b 	bl	80184a8 <__aeabi_f2d>
 8012fd2:	a339      	add	r3, pc, #228	; (adr r3, 80130b8 <motor_PID+0x808>)
 8012fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fd8:	4606      	mov	r6, r0
 8012fda:	460f      	mov	r7, r1
 8012fdc:	f005 fab8 	bl	8018550 <__aeabi_dmul>
 8012fe0:	4632      	mov	r2, r6
 8012fe2:	463b      	mov	r3, r7
 8012fe4:	f005 fab4 	bl	8018550 <__aeabi_dmul>
						- 0.0216506908 * ideal_speed + 51.2905149161-1;
 8012fe8:	a335      	add	r3, pc, #212	; (adr r3, 80130c0 <motor_PID+0x810>)
 8012fea:	e9d3 2300 	ldrd	r2, r3, [r3]
				input_pulse_speed = 0.00000284 * ideal_speed * ideal_speed
 8012fee:	4680      	mov	r8, r0
 8012ff0:	4689      	mov	r9, r1
						- 0.0216506908 * ideal_speed + 51.2905149161-1;
 8012ff2:	4630      	mov	r0, r6
 8012ff4:	4639      	mov	r1, r7
 8012ff6:	f005 faab 	bl	8018550 <__aeabi_dmul>
 8012ffa:	4602      	mov	r2, r0
 8012ffc:	460b      	mov	r3, r1
 8012ffe:	4640      	mov	r0, r8
 8013000:	4649      	mov	r1, r9
 8013002:	f005 f8f1 	bl	80181e8 <__aeabi_dsub>
 8013006:	a330      	add	r3, pc, #192	; (adr r3, 80130c8 <motor_PID+0x818>)
 8013008:	e9d3 2300 	ldrd	r2, r3, [r3]
 801300c:	f005 f8ee 	bl	80181ec <__adddf3>
 8013010:	4b3e      	ldr	r3, [pc, #248]	; (801310c <motor_PID+0x85c>)
 8013012:	2200      	movs	r2, #0
 8013014:	f005 f8e8 	bl	80181e8 <__aeabi_dsub>
 8013018:	f005 fd92 	bl	8018b40 <__aeabi_d2f>
 801301c:	4b39      	ldr	r3, [pc, #228]	; (8013104 <motor_PID+0x854>)
 801301e:	6018      	str	r0, [r3, #0]
			}
			if (ideal_speed >= 3500) {
 8013020:	eeb4 8ac9 	vcmpe.f32	s16, s18
 8013024:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
				input_pulse_speed = 5;
 8013028:	bfa2      	ittt	ge
 801302a:	4b36      	ldrge	r3, [pc, #216]	; (8013104 <motor_PID+0x854>)
 801302c:	4a38      	ldrge	r2, [pc, #224]	; (8013110 <motor_PID+0x860>)
 801302e:	601a      	strge	r2, [r3, #0]
			}
		}
		if (SEN[3][0] >= SENslantL && pulse_turnR_mode == 0
 8013030:	4b2d      	ldr	r3, [pc, #180]	; (80130e8 <motor_PID+0x838>)
 8013032:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8013036:	f640 13c3 	movw	r3, #2499	; 0x9c3
 801303a:	429a      	cmp	r2, r3
 801303c:	f340 80cc 	ble.w	80131d8 <motor_PID+0x928>
 8013040:	6823      	ldr	r3, [r4, #0]
 8013042:	2b00      	cmp	r3, #0
 8013044:	f040 80c8 	bne.w	80131d8 <motor_PID+0x928>
				&& pulse_turnL_mode == 0) {
 8013048:	682b      	ldr	r3, [r5, #0]
 801304a:	2b00      	cmp	r3, #0
 801304c:	f040 810b 	bne.w	8013266 <motor_PID+0x9b6>
			pulse_turnL_mode = 1;			//mode
 8013050:	2201      	movs	r2, #1
 8013052:	602a      	str	r2, [r5, #0]
			pulse_time = 0;
 8013054:	4a27      	ldr	r2, [pc, #156]	; (80130f4 <motor_PID+0x844>)
			if (ideal_speed <= 800) {
 8013056:	eddf 7a28 	vldr	s15, [pc, #160]	; 80130f8 <motor_PID+0x848>
			pulse_time = 0;
 801305a:	6013      	str	r3, [r2, #0]
			if (ideal_speed <= 800) {
 801305c:	4b27      	ldr	r3, [pc, #156]	; (80130fc <motor_PID+0x84c>)
 801305e:	ed93 8a00 	vldr	s16, [r3]
 8013062:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8013066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801306a:	eeb0 7a67 	vmov.f32	s14, s15
										input_pulse_speed = 0;
									}
			if (ideal_speed <= 1200 && ideal_speed > 800) {
 801306e:	eddf 7a24 	vldr	s15, [pc, #144]	; 8013100 <motor_PID+0x850>
										input_pulse_speed = 0;
 8013072:	bf98      	it	ls
 8013074:	4b23      	ldrls	r3, [pc, #140]	; (8013104 <motor_PID+0x854>)
			if (ideal_speed <= 1200 && ideal_speed > 800) {
 8013076:	eeb4 8ae7 	vcmpe.f32	s16, s15
										input_pulse_speed = 0;
 801307a:	bf98      	it	ls
 801307c:	edc3 8a00 	vstrls	s17, [r3]
			if (ideal_speed <= 1200 && ideal_speed > 800) {
 8013080:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013084:	eeb0 9a67 	vmov.f32	s18, s15
 8013088:	d86b      	bhi.n	8013162 <motor_PID+0x8b2>
 801308a:	eeb4 8ac7 	vcmpe.f32	s16, s14
 801308e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013092:	dd66      	ble.n	8013162 <motor_PID+0x8b2>
 8013094:	e03e      	b.n	8013114 <motor_PID+0x864>
 8013096:	bf00      	nop
 8013098:	66666666 	.word	0x66666666
 801309c:	3fe66666 	.word	0x3fe66666
 80130a0:	b7b349bf 	.word	0xb7b349bf
 80130a4:	3f1843a4 	.word	0x3f1843a4
 80130a8:	57fdedd7 	.word	0x57fdedd7
 80130ac:	3fce4667 	.word	0x3fce4667
 80130b0:	a3d70a3d 	.word	0xa3d70a3d
 80130b4:	4066c570 	.word	0x4066c570
 80130b8:	82eddb90 	.word	0x82eddb90
 80130bc:	3ec7d2da 	.word	0x3ec7d2da
 80130c0:	43afee75 	.word	0x43afee75
 80130c4:	3f962b99 	.word	0x3f962b99
 80130c8:	97bfd329 	.word	0x97bfd329
 80130cc:	4049a52f 	.word	0x4049a52f
 80130d0:	20018120 	.word	0x20018120
 80130d4:	200168e8 	.word	0x200168e8
 80130d8:	2001342c 	.word	0x2001342c
 80130dc:	42aa0000 	.word	0x42aa0000
 80130e0:	2000b5e8 	.word	0x2000b5e8
 80130e4:	200166fc 	.word	0x200166fc
 80130e8:	20003a90 	.word	0x20003a90
 80130ec:	20013430 	.word	0x20013430
 80130f0:	20013418 	.word	0x20013418
 80130f4:	2001819c 	.word	0x2001819c
 80130f8:	44480000 	.word	0x44480000
 80130fc:	200132d8 	.word	0x200132d8
 8013100:	44960000 	.word	0x44960000
 8013104:	200132bc 	.word	0x200132bc
 8013108:	455ac000 	.word	0x455ac000
 801310c:	3ff00000 	.word	0x3ff00000
 8013110:	40a00000 	.word	0x40a00000
				input_pulse_speed = 0.0000925607 * ideal_speed * ideal_speed
 8013114:	ee18 0a10 	vmov	r0, s16
 8013118:	f005 f9c6 	bl	80184a8 <__aeabi_f2d>
 801311c:	a3ba      	add	r3, pc, #744	; (adr r3, 8013408 <motor_PID+0xb58>)
 801311e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013122:	4606      	mov	r6, r0
 8013124:	460f      	mov	r7, r1
 8013126:	f005 fa13 	bl	8018550 <__aeabi_dmul>
 801312a:	4632      	mov	r2, r6
 801312c:	463b      	mov	r3, r7
 801312e:	f005 fa0f 	bl	8018550 <__aeabi_dmul>
						- 0.23652355 * ideal_speed + 182.17;
 8013132:	a3b7      	add	r3, pc, #732	; (adr r3, 8013410 <motor_PID+0xb60>)
 8013134:	e9d3 2300 	ldrd	r2, r3, [r3]
				input_pulse_speed = 0.0000925607 * ideal_speed * ideal_speed
 8013138:	4680      	mov	r8, r0
 801313a:	4689      	mov	r9, r1
						- 0.23652355 * ideal_speed + 182.17;
 801313c:	4630      	mov	r0, r6
 801313e:	4639      	mov	r1, r7
 8013140:	f005 fa06 	bl	8018550 <__aeabi_dmul>
 8013144:	4602      	mov	r2, r0
 8013146:	460b      	mov	r3, r1
 8013148:	4640      	mov	r0, r8
 801314a:	4649      	mov	r1, r9
 801314c:	f005 f84c 	bl	80181e8 <__aeabi_dsub>
 8013150:	a3b1      	add	r3, pc, #708	; (adr r3, 8013418 <motor_PID+0xb68>)
 8013152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013156:	f005 f849 	bl	80181ec <__adddf3>
 801315a:	f005 fcf1 	bl	8018b40 <__aeabi_d2f>
 801315e:	4b9c      	ldr	r3, [pc, #624]	; (80133d0 <motor_PID+0xb20>)
 8013160:	6018      	str	r0, [r3, #0]
			}
			if (ideal_speed > 1200 && ideal_speed <= 3500) {
 8013162:	eeb4 8ac9 	vcmpe.f32	s16, s18
 8013166:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801316a:	ed9f 9a9a 	vldr	s18, [pc, #616]	; 80133d4 <motor_PID+0xb24>
 801316e:	dd2b      	ble.n	80131c8 <motor_PID+0x918>
 8013170:	eeb4 8ac9 	vcmpe.f32	s16, s18
 8013174:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013178:	d826      	bhi.n	80131c8 <motor_PID+0x918>
				input_pulse_speed = 0.00000284 * ideal_speed * ideal_speed
 801317a:	ee18 0a10 	vmov	r0, s16
 801317e:	f005 f993 	bl	80184a8 <__aeabi_f2d>
 8013182:	a38d      	add	r3, pc, #564	; (adr r3, 80133b8 <motor_PID+0xb08>)
 8013184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013188:	4606      	mov	r6, r0
 801318a:	460f      	mov	r7, r1
 801318c:	f005 f9e0 	bl	8018550 <__aeabi_dmul>
 8013190:	4632      	mov	r2, r6
 8013192:	463b      	mov	r3, r7
 8013194:	f005 f9dc 	bl	8018550 <__aeabi_dmul>
						- 0.0216506908 * ideal_speed + 51.2905149161;
 8013198:	a389      	add	r3, pc, #548	; (adr r3, 80133c0 <motor_PID+0xb10>)
 801319a:	e9d3 2300 	ldrd	r2, r3, [r3]
				input_pulse_speed = 0.00000284 * ideal_speed * ideal_speed
 801319e:	4680      	mov	r8, r0
 80131a0:	4689      	mov	r9, r1
						- 0.0216506908 * ideal_speed + 51.2905149161;
 80131a2:	4630      	mov	r0, r6
 80131a4:	4639      	mov	r1, r7
 80131a6:	f005 f9d3 	bl	8018550 <__aeabi_dmul>
 80131aa:	4602      	mov	r2, r0
 80131ac:	460b      	mov	r3, r1
 80131ae:	4640      	mov	r0, r8
 80131b0:	4649      	mov	r1, r9
 80131b2:	f005 f819 	bl	80181e8 <__aeabi_dsub>
 80131b6:	a384      	add	r3, pc, #528	; (adr r3, 80133c8 <motor_PID+0xb18>)
 80131b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131bc:	f005 f816 	bl	80181ec <__adddf3>
 80131c0:	f005 fcbe 	bl	8018b40 <__aeabi_d2f>
 80131c4:	4b82      	ldr	r3, [pc, #520]	; (80133d0 <motor_PID+0xb20>)
 80131c6:	6018      	str	r0, [r3, #0]
			}
			if (ideal_speed >= 3500) {
 80131c8:	eeb4 8ac9 	vcmpe.f32	s16, s18
 80131cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80131d0:	db49      	blt.n	8013266 <motor_PID+0x9b6>
				input_pulse_speed = 5;
 80131d2:	4b7f      	ldr	r3, [pc, #508]	; (80133d0 <motor_PID+0xb20>)
 80131d4:	4a80      	ldr	r2, [pc, #512]	; (80133d8 <motor_PID+0xb28>)
 80131d6:	601a      	str	r2, [r3, #0]
			}
		}
		if (pulse_turnR_mode == 1) {
 80131d8:	6823      	ldr	r3, [r4, #0]
 80131da:	2b01      	cmp	r3, #1
 80131dc:	d143      	bne.n	8013266 <motor_PID+0x9b6>
			PID_all_R -= PID_turn;			//turn0.
 80131de:	4b7f      	ldr	r3, [pc, #508]	; (80133dc <motor_PID+0xb2c>)
 80131e0:	ed9b 7a00 	vldr	s14, [fp]
 80131e4:	edd3 6a00 	vldr	s13, [r3]
			PID_all_L += PID_turn;			//turn0.
 80131e8:	edda 7a00 	vldr	s15, [sl]
			if (pulse_time >= slant_period_Gain / ideal_speed * 1000) {
 80131ec:	4f7c      	ldr	r7, [pc, #496]	; (80133e0 <motor_PID+0xb30>)
 80131ee:	4e7d      	ldr	r6, [pc, #500]	; (80133e4 <motor_PID+0xb34>)
 80131f0:	683d      	ldr	r5, [r7, #0]
			PID_all_R -= PID_turn;			//turn0.
 80131f2:	ee37 7a66 	vsub.f32	s14, s14, s13
			PID_all_L += PID_turn;			//turn0.
 80131f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
			PID_all_R -= PID_turn;			//turn0.
 80131fa:	ed8b 7a00 	vstr	s14, [fp]
			PID_all_L += PID_turn;			//turn0.
 80131fe:	edca 7a00 	vstr	s15, [sl]
			if (pulse_time >= slant_period_Gain / ideal_speed * 1000) {
 8013202:	4628      	mov	r0, r5
 8013204:	f005 f93e 	bl	8018484 <__aeabi_i2d>
 8013208:	4b77      	ldr	r3, [pc, #476]	; (80133e8 <motor_PID+0xb38>)
 801320a:	4680      	mov	r8, r0
 801320c:	6818      	ldr	r0, [r3, #0]
 801320e:	4689      	mov	r9, r1
 8013210:	f005 f94a 	bl	80184a8 <__aeabi_f2d>
 8013214:	4602      	mov	r2, r0
 8013216:	460b      	mov	r3, r1
 8013218:	2000      	movs	r0, #0
 801321a:	4974      	ldr	r1, [pc, #464]	; (80133ec <motor_PID+0xb3c>)
 801321c:	f005 fac2 	bl	80187a4 <__aeabi_ddiv>
 8013220:	2200      	movs	r2, #0
 8013222:	4b73      	ldr	r3, [pc, #460]	; (80133f0 <motor_PID+0xb40>)
 8013224:	f005 f994 	bl	8018550 <__aeabi_dmul>
 8013228:	e9cd 0100 	strd	r0, r1, [sp]
 801322c:	4602      	mov	r2, r0
 801322e:	460b      	mov	r3, r1
 8013230:	4640      	mov	r0, r8
 8013232:	4649      	mov	r1, r9
 8013234:	f005 fc12 	bl	8018a5c <__aeabi_dcmpge>
 8013238:	2800      	cmp	r0, #0
 801323a:	f000 8095 	beq.w	8013368 <motor_PID+0xab8>
				if (pulse_time <= slant_period_Gain / ideal_speed * 1000 / 2) {
 801323e:	2200      	movs	r2, #0
 8013240:	4b6c      	ldr	r3, [pc, #432]	; (80133f4 <motor_PID+0xb44>)
 8013242:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013246:	f005 f983 	bl	8018550 <__aeabi_dmul>
 801324a:	460b      	mov	r3, r1
 801324c:	4602      	mov	r2, r0
 801324e:	4649      	mov	r1, r9
 8013250:	4640      	mov	r0, r8
 8013252:	f005 fbf9 	bl	8018a48 <__aeabi_dcmple>
 8013256:	4b5e      	ldr	r3, [pc, #376]	; (80133d0 <motor_PID+0xb20>)
 8013258:	2800      	cmp	r0, #0
 801325a:	d07e      	beq.n	801335a <motor_PID+0xaaa>

					pulse_speed = input_pulse_speed;
 801325c:	681b      	ldr	r3, [r3, #0]
 801325e:	6033      	str	r3, [r6, #0]
				} else {
					pulse_speed = -input_pulse_speed;
				}

				pulse_time++;
 8013260:	4b5f      	ldr	r3, [pc, #380]	; (80133e0 <motor_PID+0xb30>)
 8013262:	3501      	adds	r5, #1
 8013264:	601d      	str	r5, [r3, #0]
				pulse_time = 0;
				pulse_speed = 0;
			}

		}
		if (pulse_turnL_mode == 1) {
 8013266:	4b64      	ldr	r3, [pc, #400]	; (80133f8 <motor_PID+0xb48>)
 8013268:	681b      	ldr	r3, [r3, #0]
 801326a:	2b01      	cmp	r3, #1
 801326c:	d150      	bne.n	8013310 <motor_PID+0xa60>
			PID_all_R -= PID_turn;			//turn0.
 801326e:	4b5b      	ldr	r3, [pc, #364]	; (80133dc <motor_PID+0xb2c>)
 8013270:	ed9b 8a00 	vldr	s16, [fp]
 8013274:	ed93 7a00 	vldr	s14, [r3]
			PID_all_L += PID_turn;			//turn0.
 8013278:	edda 7a00 	vldr	s15, [sl]
			if (pulse_time >= slant_period_Gain / ideal_speed * 1000) {
 801327c:	f8df 8160 	ldr.w	r8, [pc, #352]	; 80133e0 <motor_PID+0xb30>
			PID_all_R -= PID_turn;			//turn0.
 8013280:	ee38 8a47 	vsub.f32	s16, s16, s14
			PID_all_L += PID_turn;			//turn0.
 8013284:	ee77 7a87 	vadd.f32	s15, s15, s14
			if (pulse_time >= slant_period_Gain / ideal_speed * 1000) {
 8013288:	f8d8 9000 	ldr.w	r9, [r8]
			PID_all_L += PID_turn;			//turn0.
 801328c:	edca 7a00 	vstr	s15, [sl]
			PID_all_R -= PID_turn;			//turn0.
 8013290:	ed8b 8a00 	vstr	s16, [fp]
			if (pulse_time >= slant_period_Gain / ideal_speed * 1000) {
 8013294:	4648      	mov	r0, r9
 8013296:	f005 f8f5 	bl	8018484 <__aeabi_i2d>
 801329a:	4b53      	ldr	r3, [pc, #332]	; (80133e8 <motor_PID+0xb38>)
 801329c:	4604      	mov	r4, r0
 801329e:	6818      	ldr	r0, [r3, #0]
 80132a0:	460d      	mov	r5, r1
 80132a2:	f005 f901 	bl	80184a8 <__aeabi_f2d>
 80132a6:	4602      	mov	r2, r0
 80132a8:	460b      	mov	r3, r1
 80132aa:	2000      	movs	r0, #0
 80132ac:	494f      	ldr	r1, [pc, #316]	; (80133ec <motor_PID+0xb3c>)
 80132ae:	f005 fa79 	bl	80187a4 <__aeabi_ddiv>
 80132b2:	2200      	movs	r2, #0
 80132b4:	4b4e      	ldr	r3, [pc, #312]	; (80133f0 <motor_PID+0xb40>)
 80132b6:	f005 f94b 	bl	8018550 <__aeabi_dmul>
 80132ba:	4606      	mov	r6, r0
 80132bc:	460f      	mov	r7, r1
 80132be:	4602      	mov	r2, r0
 80132c0:	460b      	mov	r3, r1
 80132c2:	4620      	mov	r0, r4
 80132c4:	4629      	mov	r1, r5
 80132c6:	f005 fbc9 	bl	8018a5c <__aeabi_dcmpge>
 80132ca:	2800      	cmp	r0, #0
 80132cc:	d057      	beq.n	801337e <motor_PID+0xace>
				if (pulse_time <= slant_period_Gain / ideal_speed * 1000 / 2) {
 80132ce:	2200      	movs	r2, #0
 80132d0:	4b48      	ldr	r3, [pc, #288]	; (80133f4 <motor_PID+0xb44>)
 80132d2:	4630      	mov	r0, r6
 80132d4:	4639      	mov	r1, r7
 80132d6:	f005 f93b 	bl	8018550 <__aeabi_dmul>
 80132da:	4602      	mov	r2, r0
 80132dc:	460b      	mov	r3, r1
 80132de:	4620      	mov	r0, r4
 80132e0:	4629      	mov	r1, r5
 80132e2:	f005 fbb1 	bl	8018a48 <__aeabi_dcmple>
 80132e6:	4b3f      	ldr	r3, [pc, #252]	; (80133e4 <motor_PID+0xb34>)
 80132e8:	4a39      	ldr	r2, [pc, #228]	; (80133d0 <motor_PID+0xb20>)
 80132ea:	2800      	cmp	r0, #0
 80132ec:	d044      	beq.n	8013378 <motor_PID+0xac8>
					PID_all_R += PID_wall;
 80132ee:	4943      	ldr	r1, [pc, #268]	; (80133fc <motor_PID+0xb4c>)
 80132f0:	edd1 7a00 	vldr	s15, [r1]
 80132f4:	ee37 8a88 	vadd.f32	s16, s15, s16
					pulse_speed = -input_pulse_speed;
 80132f8:	edd2 7a00 	vldr	s15, [r2]
					PID_all_R += PID_wall;
 80132fc:	ed8b 8a00 	vstr	s16, [fp]
					pulse_speed = -input_pulse_speed;
 8013300:	eef1 7a67 	vneg.f32	s15, s15
 8013304:	edc3 7a00 	vstr	s15, [r3]
				} else {
					pulse_speed = input_pulse_speed;
				}

				pulse_time++;
 8013308:	f109 0301 	add.w	r3, r9, #1
 801330c:	f8c8 3000 	str.w	r3, [r8]
//	} else {
//		slant_start = 0;
//		slant_dis = 0;
//	}

}
 8013310:	b003      	add	sp, #12
 8013312:	ecbd 8b04 	vpop	{d8-d9}
 8013316:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				count_stay = 0;
 801331a:	2300      	movs	r3, #0
 801331c:	e56a      	b.n	8012df4 <motor_PID+0x544>
				count_stay2 = 0;
 801331e:	2100      	movs	r1, #0
 8013320:	e576      	b.n	8012e10 <motor_PID+0x560>
			if (SEN[4][0] >= SENnoL) {
 8013322:	2eb3      	cmp	r6, #179	; 0xb3
 8013324:	dd41      	ble.n	80133aa <motor_PID+0xafa>
				wall_status = 1;
 8013326:	703b      	strb	r3, [r7, #0]
				status_change = 1;
 8013328:	7023      	strb	r3, [r4, #0]
			PID_wall = SENGain3 * (2 * (SEN_distanceL - 85));
 801332a:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8013400 <motor_PID+0xb50>
 801332e:	9200      	str	r2, [sp, #0]
 8013330:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013334:	eeb2 7a01 	vmov.f32	s14, #33	; 0x41080000  8.5
 8013338:	ee77 7aa7 	vadd.f32	s15, s15, s15
			yellow_count(240);
 801333c:	20f0      	movs	r0, #240	; 0xf0
			PID_wall = SENGain3 * (2 * (SEN_distanceL - 85));
 801333e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013342:	edc5 7a00 	vstr	s15, [r5]
			yellow_count(240);
 8013346:	f004 fe75 	bl	8018034 <yellow_count>
 801334a:	9a00      	ldr	r2, [sp, #0]
 801334c:	e591      	b.n	8012e72 <motor_PID+0x5c2>
				wall_status = 0;
 801334e:	7039      	strb	r1, [r7, #0]
 8013350:	e57d      	b.n	8012e4e <motor_PID+0x59e>
		if (wall_status == 1) {
 8013352:	2b01      	cmp	r3, #1
 8013354:	f47f ad8d 	bne.w	8012e72 <motor_PID+0x5c2>
 8013358:	e7e7      	b.n	801332a <motor_PID+0xa7a>
					pulse_speed = -input_pulse_speed;
 801335a:	edd3 7a00 	vldr	s15, [r3]
 801335e:	eef1 7a67 	vneg.f32	s15, s15
 8013362:	edc6 7a00 	vstr	s15, [r6]
 8013366:	e77b      	b.n	8013260 <motor_PID+0x9b0>
				pulse_turnL_mode = 0;
 8013368:	4a23      	ldr	r2, [pc, #140]	; (80133f8 <motor_PID+0xb48>)
				pulse_speed = 0;
 801336a:	edc6 8a00 	vstr	s17, [r6]
				pulse_turnL_mode = 0;
 801336e:	2300      	movs	r3, #0
 8013370:	6013      	str	r3, [r2, #0]
				pulse_turnR_mode = 0;
 8013372:	6023      	str	r3, [r4, #0]
				pulse_time = 0;
 8013374:	603b      	str	r3, [r7, #0]
 8013376:	e776      	b.n	8013266 <motor_PID+0x9b6>
					pulse_speed = input_pulse_speed;
 8013378:	6812      	ldr	r2, [r2, #0]
 801337a:	601a      	str	r2, [r3, #0]
 801337c:	e7c4      	b.n	8013308 <motor_PID+0xa58>
				pulse_turnL_mode = 0;
 801337e:	4a1e      	ldr	r2, [pc, #120]	; (80133f8 <motor_PID+0xb48>)
 8013380:	2300      	movs	r3, #0
 8013382:	6013      	str	r3, [r2, #0]
				pulse_turnR_mode = 0;
 8013384:	4a1f      	ldr	r2, [pc, #124]	; (8013404 <motor_PID+0xb54>)
 8013386:	6013      	str	r3, [r2, #0]
				pulse_time = 0;
 8013388:	4a15      	ldr	r2, [pc, #84]	; (80133e0 <motor_PID+0xb30>)
 801338a:	6013      	str	r3, [r2, #0]
				pulse_speed = 0;
 801338c:	4b15      	ldr	r3, [pc, #84]	; (80133e4 <motor_PID+0xb34>)
 801338e:	edc3 8a00 	vstr	s17, [r3]
}
 8013392:	e7bd      	b.n	8013310 <motor_PID+0xa60>
			if (SEN[0][0] < SENnoR && SEN[4][0] < SENnoL) {
 8013394:	f1b8 0fe5 	cmp.w	r8, #229	; 0xe5
 8013398:	f73f aca0 	bgt.w	8012cdc <motor_PID+0x42c>
 801339c:	2eb3      	cmp	r6, #179	; 0xb3
 801339e:	f73f ac9b 	bgt.w	8012cd8 <motor_PID+0x428>
 80133a2:	e49b      	b.n	8012cdc <motor_PID+0x42c>
			if (SEN[0][0] >= SENnoR && SEN[4][0] >= SENnoL
 80133a4:	f1b8 0fe5 	cmp.w	r8, #229	; 0xe5
 80133a8:	e4ca      	b.n	8012d40 <motor_PID+0x490>
				wall_status = 3;
 80133aa:	2103      	movs	r1, #3
 80133ac:	7039      	strb	r1, [r7, #0]
				status_change = 1;
 80133ae:	7023      	strb	r3, [r4, #0]
 80133b0:	e54d      	b.n	8012e4e <motor_PID+0x59e>
 80133b2:	bf00      	nop
 80133b4:	f3af 8000 	nop.w
 80133b8:	82eddb90 	.word	0x82eddb90
 80133bc:	3ec7d2da 	.word	0x3ec7d2da
 80133c0:	43afee75 	.word	0x43afee75
 80133c4:	3f962b99 	.word	0x3f962b99
 80133c8:	97bfd329 	.word	0x97bfd329
 80133cc:	4049a52f 	.word	0x4049a52f
 80133d0:	200132bc 	.word	0x200132bc
 80133d4:	455ac000 	.word	0x455ac000
 80133d8:	40a00000 	.word	0x40a00000
 80133dc:	2000ba24 	.word	0x2000ba24
 80133e0:	2001819c 	.word	0x2001819c
 80133e4:	200132d4 	.word	0x200132d4
 80133e8:	200132d8 	.word	0x200132d8
 80133ec:	40440000 	.word	0x40440000
 80133f0:	408f4000 	.word	0x408f4000
 80133f4:	3fe00000 	.word	0x3fe00000
 80133f8:	20013418 	.word	0x20013418
 80133fc:	200168f0 	.word	0x200168f0
 8013400:	42aa0000 	.word	0x42aa0000
 8013404:	20013430 	.word	0x20013430
 8013408:	b7b349bf 	.word	0xb7b349bf
 801340c:	3f1843a4 	.word	0x3f1843a4
 8013410:	57fdedd7 	.word	0x57fdedd7
 8013414:	3fce4667 	.word	0x3fce4667
 8013418:	a3d70a3d 	.word	0xa3d70a3d
 801341c:	4066c570 	.word	0x4066c570

08013420 <get_duty>:

void get_duty(float V_R, float V_L) {
 8013420:	b538      	push	{r3, r4, r5, lr}
//gN
	if (V_R <= 0) {
 8013422:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8013426:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
void get_duty(float V_R, float V_L) {
 801342a:	ed2d 8b02 	vpush	{d8}
 801342e:	4d45      	ldr	r5, [pc, #276]	; (8013544 <get_duty+0x124>)
 8013430:	eef0 8a40 	vmov.f32	s17, s0
 8013434:	eeb0 8a60 	vmov.f32	s16, s1
	if (V_R <= 0) {
 8013438:	d817      	bhi.n	801346a <get_duty+0x4a>
		R_back
 801343a:	2201      	movs	r2, #1
 801343c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8013440:	4841      	ldr	r0, [pc, #260]	; (8013548 <get_duty+0x128>)
 8013442:	f7ef f8c5 	bl	80025d0 <HAL_GPIO_WritePin>
 8013446:	2200      	movs	r2, #0
 8013448:	f44f 6100 	mov.w	r1, #2048	; 0x800
 801344c:	483e      	ldr	r0, [pc, #248]	; (8013548 <get_duty+0x128>)
 801344e:	f7ef f8bf 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		duty_R = (int) (-V_R / 8 * MAXMOTOR);
 8013452:	eef4 7a00 	vmov.f32	s15, #64	; 0x3e000000  0.125
 8013456:	ee68 7ae7 	vnmul.f32	s15, s17, s15
 801345a:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 801354c <get_duty+0x12c>
 801345e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013462:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8013466:	edc5 7a00 	vstr	s15, [r5]
	}
	if (V_L <= 0) {
 801346a:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 801346e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013472:	4c37      	ldr	r4, [pc, #220]	; (8013550 <get_duty+0x130>)
 8013474:	d817      	bhi.n	80134a6 <get_duty+0x86>
		L_back
 8013476:	2200      	movs	r2, #0
 8013478:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 801347c:	4835      	ldr	r0, [pc, #212]	; (8013554 <get_duty+0x134>)
 801347e:	f7ef f8a7 	bl	80025d0 <HAL_GPIO_WritePin>
 8013482:	2201      	movs	r2, #1
 8013484:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8013488:	4832      	ldr	r0, [pc, #200]	; (8013554 <get_duty+0x134>)
 801348a:	f7ef f8a1 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		duty_L = (int) (-V_L / 8 * MAXMOTOR);
 801348e:	eef4 7a00 	vmov.f32	s15, #64	; 0x3e000000  0.125
 8013492:	ee68 7a67 	vnmul.f32	s15, s16, s15
 8013496:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 801354c <get_duty+0x12c>
 801349a:	ee67 7a87 	vmul.f32	s15, s15, s14
 801349e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80134a2:	edc4 7a00 	vstr	s15, [r4]
	}
	if (V_R >= 0) {
 80134a6:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 80134aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80134ae:	db17      	blt.n	80134e0 <get_duty+0xc0>
		R_front
 80134b0:	2200      	movs	r2, #0
 80134b2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80134b6:	4824      	ldr	r0, [pc, #144]	; (8013548 <get_duty+0x128>)
 80134b8:	f7ef f88a 	bl	80025d0 <HAL_GPIO_WritePin>
 80134bc:	2201      	movs	r2, #1
 80134be:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80134c2:	4821      	ldr	r0, [pc, #132]	; (8013548 <get_duty+0x128>)
 80134c4:	f7ef f884 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		duty_R = (int) (V_R / 8 * MAXMOTOR);
 80134c8:	eef4 7a00 	vmov.f32	s15, #64	; 0x3e000000  0.125
 80134cc:	ee68 8aa7 	vmul.f32	s17, s17, s15
 80134d0:	eddf 7a1e 	vldr	s15, [pc, #120]	; 801354c <get_duty+0x12c>
 80134d4:	ee68 8aa7 	vmul.f32	s17, s17, s15
 80134d8:	eefd 8ae8 	vcvt.s32.f32	s17, s17
 80134dc:	edc5 8a00 	vstr	s17, [r5]
	}
	if (V_L >= 0) {
 80134e0:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80134e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80134e8:	db17      	blt.n	801351a <get_duty+0xfa>
		L_front
 80134ea:	2201      	movs	r2, #1
 80134ec:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80134f0:	4818      	ldr	r0, [pc, #96]	; (8013554 <get_duty+0x134>)
 80134f2:	f7ef f86d 	bl	80025d0 <HAL_GPIO_WritePin>
 80134f6:	2200      	movs	r2, #0
 80134f8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80134fc:	4815      	ldr	r0, [pc, #84]	; (8013554 <get_duty+0x134>)
 80134fe:	f7ef f867 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		duty_L = (int) (V_L / 8 * MAXMOTOR);
 8013502:	eef4 7a00 	vmov.f32	s15, #64	; 0x3e000000  0.125
 8013506:	ee28 8a27 	vmul.f32	s16, s16, s15
 801350a:	eddf 7a10 	vldr	s15, [pc, #64]	; 801354c <get_duty+0x12c>
 801350e:	ee28 8a27 	vmul.f32	s16, s16, s15
 8013512:	eebd 8ac8 	vcvt.s32.f32	s16, s16
 8013516:	ed84 8a00 	vstr	s16, [r4]
	}
	//XX
	if (duty_R >= (int) (MAXMOTOR)) {
 801351a:	682a      	ldr	r2, [r5, #0]
 801351c:	f240 638e 	movw	r3, #1678	; 0x68e
 8013520:	429a      	cmp	r2, r3
	if (duty_L >= (int) (MAXMOTOR)) {
		duty_L = (int) (MAXMOTOR);
//		l_blue_on;
	}

}
 8013522:	ecbd 8b02 	vpop	{d8}
		duty_R = (int) (MAXMOTOR);
 8013526:	bfc8      	it	gt
 8013528:	f240 638f 	movwgt	r3, #1679	; 0x68f
	if (duty_L >= (int) (MAXMOTOR)) {
 801352c:	6822      	ldr	r2, [r4, #0]
		duty_R = (int) (MAXMOTOR);
 801352e:	bfc8      	it	gt
 8013530:	602b      	strgt	r3, [r5, #0]
	if (duty_L >= (int) (MAXMOTOR)) {
 8013532:	f240 638e 	movw	r3, #1678	; 0x68e
 8013536:	429a      	cmp	r2, r3
		duty_L = (int) (MAXMOTOR);
 8013538:	bfc4      	itt	gt
 801353a:	f240 638f 	movwgt	r3, #1679	; 0x68f
 801353e:	6023      	strgt	r3, [r4, #0]
}
 8013540:	bd38      	pop	{r3, r4, r5, pc}
 8013542:	bf00      	nop
 8013544:	20018184 	.word	0x20018184
 8013548:	40020000 	.word	0x40020000
 801354c:	44d1e000 	.word	0x44d1e000
 8013550:	20018138 	.word	0x20018138
 8013554:	40020400 	.word	0x40020400

08013558 <get_duty2>:
void get_duty2(int V_R, int V_L) {
 8013558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
//gN
	if (V_R <= 0) {
 801355a:	1e06      	subs	r6, r0, #0
void get_duty2(int V_R, int V_L) {
 801355c:	460c      	mov	r4, r1
 801355e:	4f32      	ldr	r7, [pc, #200]	; (8013628 <get_duty2+0xd0>)
 8013560:	4d32      	ldr	r5, [pc, #200]	; (801362c <get_duty2+0xd4>)
	if (V_R <= 0) {
 8013562:	dc4f      	bgt.n	8013604 <get_duty2+0xac>
		R_back
 8013564:	2201      	movs	r2, #1
 8013566:	f44f 6180 	mov.w	r1, #1024	; 0x400
 801356a:	4831      	ldr	r0, [pc, #196]	; (8013630 <get_duty2+0xd8>)
 801356c:	f7ef f830 	bl	80025d0 <HAL_GPIO_WritePin>
 8013570:	2200      	movs	r2, #0
 8013572:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8013576:	482e      	ldr	r0, [pc, #184]	; (8013630 <get_duty2+0xd8>)
 8013578:	f7ef f82a 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		duty_R = -V_R;
 801357c:	4273      	negs	r3, r6
	}
	if (V_L <= 0) {
 801357e:	2c00      	cmp	r4, #0
		duty_R = -V_R;
 8013580:	603b      	str	r3, [r7, #0]
	if (V_L <= 0) {
 8013582:	dc3c      	bgt.n	80135fe <get_duty2+0xa6>
		L_back
 8013584:	2200      	movs	r2, #0
 8013586:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 801358a:	482a      	ldr	r0, [pc, #168]	; (8013634 <get_duty2+0xdc>)
 801358c:	f7ef f820 	bl	80025d0 <HAL_GPIO_WritePin>
 8013590:	2201      	movs	r2, #1
 8013592:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8013596:	4827      	ldr	r0, [pc, #156]	; (8013634 <get_duty2+0xdc>)
 8013598:	f7ef f81a 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		duty_L = -V_L;
 801359c:	4263      	negs	r3, r4
 801359e:	602b      	str	r3, [r5, #0]
	}
	if (V_R >= 0) {
 80135a0:	b966      	cbnz	r6, 80135bc <get_duty2+0x64>
		R_front
 80135a2:	2200      	movs	r2, #0
 80135a4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80135a8:	4821      	ldr	r0, [pc, #132]	; (8013630 <get_duty2+0xd8>)
 80135aa:	f7ef f811 	bl	80025d0 <HAL_GPIO_WritePin>
 80135ae:	2201      	movs	r2, #1
 80135b0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80135b4:	481e      	ldr	r0, [pc, #120]	; (8013630 <get_duty2+0xd8>)
 80135b6:	f7ef f80b 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		duty_R = V_R;
 80135ba:	603e      	str	r6, [r7, #0]
	}
	if (V_L >= 0) {
 80135bc:	2c00      	cmp	r4, #0
 80135be:	db0c      	blt.n	80135da <get_duty2+0x82>
		L_front
 80135c0:	2201      	movs	r2, #1
 80135c2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80135c6:	481b      	ldr	r0, [pc, #108]	; (8013634 <get_duty2+0xdc>)
 80135c8:	f7ef f802 	bl	80025d0 <HAL_GPIO_WritePin>
 80135cc:	2200      	movs	r2, #0
 80135ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80135d2:	4818      	ldr	r0, [pc, #96]	; (8013634 <get_duty2+0xdc>)
 80135d4:	f7ee fffc 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		duty_L = V_L;
 80135d8:	602c      	str	r4, [r5, #0]
	}
	//XX
	if (duty_R >= MAXMOTOR) {
 80135da:	683a      	ldr	r2, [r7, #0]
 80135dc:	f240 638e 	movw	r3, #1678	; 0x68e
 80135e0:	429a      	cmp	r2, r3
		duty_R = MAXMOTOR;
 80135e2:	bfc8      	it	gt
 80135e4:	f240 638f 	movwgt	r3, #1679	; 0x68f
//		r_blue_on;
	}
	if (duty_L >= MAXMOTOR) {
 80135e8:	682a      	ldr	r2, [r5, #0]
		duty_R = MAXMOTOR;
 80135ea:	bfc8      	it	gt
 80135ec:	603b      	strgt	r3, [r7, #0]
	if (duty_L >= MAXMOTOR) {
 80135ee:	f240 638e 	movw	r3, #1678	; 0x68e
 80135f2:	429a      	cmp	r2, r3
 80135f4:	dd17      	ble.n	8013626 <get_duty2+0xce>
		duty_L = MAXMOTOR;
 80135f6:	f240 638f 	movw	r3, #1679	; 0x68f
 80135fa:	602b      	str	r3, [r5, #0]
//		l_blue_on;
	}

}
 80135fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (V_R >= 0) {
 80135fe:	2e00      	cmp	r6, #0
 8013600:	dbde      	blt.n	80135c0 <get_duty2+0x68>
 8013602:	e7ce      	b.n	80135a2 <get_duty2+0x4a>
	if (V_L <= 0) {
 8013604:	2900      	cmp	r1, #0
 8013606:	dccc      	bgt.n	80135a2 <get_duty2+0x4a>
		L_back
 8013608:	2200      	movs	r2, #0
 801360a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 801360e:	4809      	ldr	r0, [pc, #36]	; (8013634 <get_duty2+0xdc>)
 8013610:	f7ee ffde 	bl	80025d0 <HAL_GPIO_WritePin>
 8013614:	2201      	movs	r2, #1
 8013616:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 801361a:	4806      	ldr	r0, [pc, #24]	; (8013634 <get_duty2+0xdc>)
 801361c:	f7ee ffd8 	bl	80025d0 <HAL_GPIO_WritePin>
		duty_L = -V_L;
 8013620:	4263      	negs	r3, r4
 8013622:	602b      	str	r3, [r5, #0]
 8013624:	e7bd      	b.n	80135a2 <get_duty2+0x4a>
 8013626:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013628:	20018184 	.word	0x20018184
 801362c:	20018138 	.word	0x20018138
 8013630:	40020000 	.word	0x40020000
 8013634:	40020400 	.word	0x40020400

08013638 <const_accel>:

void const_accel(float input_start_speed, float input_max_speed,
		float input_acceleration) {
 8013638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	float V_R, V_L;
	start_speed = input_start_speed;
	max_speed = input_max_speed;
	acceleration = input_acceleration;
 801363a:	4b1b      	ldr	r3, [pc, #108]	; (80136a8 <const_accel+0x70>)
	Turn_start_speed = 0;
 801363c:	4a1b      	ldr	r2, [pc, #108]	; (80136ac <const_accel+0x74>)
	Turn_max_speed = 0;
	Turn_acceleration = 0;
//if(input_acceleration<=0){
//	input_acceleration=input_acceleration*-1;
//}
	m_timCount = 0;
 801363e:	4d1c      	ldr	r5, [pc, #112]	; (80136b0 <const_accel+0x78>)
	start_speed = input_start_speed;
 8013640:	4e1c      	ldr	r6, [pc, #112]	; (80136b4 <const_accel+0x7c>)
	max_speed = input_max_speed;
 8013642:	4f1d      	ldr	r7, [pc, #116]	; (80136b8 <const_accel+0x80>)
	start_speed = input_start_speed;
 8013644:	ed86 0a00 	vstr	s0, [r6]
		float input_acceleration) {
 8013648:	ed2d 8b02 	vpush	{d8}
	acceleration = input_acceleration;
 801364c:	ed83 1a00 	vstr	s2, [r3]
	Turn_start_speed = 0;
 8013650:	2300      	movs	r3, #0
 8013652:	6013      	str	r3, [r2, #0]
	Turn_max_speed = 0;
 8013654:	4a19      	ldr	r2, [pc, #100]	; (80136bc <const_accel+0x84>)
//	V_L = (((Im * ng * acceleration / 1000 / tireR) + Tw) * Rm / kt)
//			+ (E_speedL / 1000 * ng * kb / tireR);
//	get_duty(V_R, V_L);

	while (m_timCount
			<= (int) ((max_speed - start_speed) / input_acceleration * 1000)) {
 8013656:	eddf 8a1a 	vldr	s17, [pc, #104]	; 80136c0 <const_accel+0x88>
	Turn_max_speed = 0;
 801365a:	6013      	str	r3, [r2, #0]
	Turn_acceleration = 0;
 801365c:	4a19      	ldr	r2, [pc, #100]	; (80136c4 <const_accel+0x8c>)
	max_speed = input_max_speed;
 801365e:	edc7 0a00 	vstr	s1, [r7]
	Turn_acceleration = 0;
 8013662:	6013      	str	r3, [r2, #0]
	m_timCount = 0;
 8013664:	2300      	movs	r3, #0
 8013666:	602b      	str	r3, [r5, #0]
	modeacc = 1;
 8013668:	4b17      	ldr	r3, [pc, #92]	; (80136c8 <const_accel+0x90>)
 801366a:	2401      	movs	r4, #1
 801366c:	701c      	strb	r4, [r3, #0]
		float input_acceleration) {
 801366e:	eeb0 8a41 	vmov.f32	s16, s2
 8013672:	461c      	mov	r4, r3
			<= (int) ((max_speed - start_speed) / input_acceleration * 1000)) {
 8013674:	edd6 7a00 	vldr	s15, [r6]
 8013678:	ed97 7a00 	vldr	s14, [r7]
	while (m_timCount
 801367c:	682b      	ldr	r3, [r5, #0]
			<= (int) ((max_speed - start_speed) / input_acceleration * 1000)) {
 801367e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8013682:	eec7 7a08 	vdiv.f32	s15, s14, s16
 8013686:	ee67 7aa8 	vmul.f32	s15, s15, s17
 801368a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
	while (m_timCount
 801368e:	ee17 2a90 	vmov	r2, s15
 8013692:	429a      	cmp	r2, r3
 8013694:	d204      	bcs.n	80136a0 <const_accel+0x68>
		//printf("%f\n", E_accelerationR);
		//printf("R=%d L=%d %d %d\n",duty_R,duty_L,(int)((max_speed - start_speed) / acceleration * 1000),m_timCount);
		//printf("R  dis=%f,speed=%f,   L  dis=%f,speed=%f\n",E_distanceR,E_speedR,E_distanceL,E_speedL);
		//printf("%f %f %f %d\n",ideal_speed,E_speedR,dutyper_R,duty_R);
	}
	modeacc = 0;
 8013696:	2300      	movs	r3, #0
 8013698:	7023      	strb	r3, [r4, #0]

}
 801369a:	ecbd 8b02 	vpop	{d8}
 801369e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		HAL_Delay(1);
 80136a0:	2001      	movs	r0, #1
 80136a2:	f7ec fe15 	bl	80002d0 <HAL_Delay>
 80136a6:	e7e5      	b.n	8013674 <const_accel+0x3c>
 80136a8:	20018250 	.word	0x20018250
 80136ac:	2000bc38 	.word	0x2000bc38
 80136b0:	20013414 	.word	0x20013414
 80136b4:	200133ac 	.word	0x200133ac
 80136b8:	200132e0 	.word	0x200132e0
 80136bc:	2000b5dc 	.word	0x2000b5dc
 80136c0:	447a0000 	.word	0x447a0000
 80136c4:	2000b5e4 	.word	0x2000b5e4
 80136c8:	2000ba28 	.word	0x2000ba28

080136cc <straight_const_accel>:

void straight_const_accel(float input_min_distance, float input_start_speed,
		float input_max_speed, float input_acceleration) {
 80136cc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}

	float V_R, V_L;
	start_speed = input_start_speed;
	max_speed = input_max_speed;
	acceleration = input_acceleration;
	Turn_start_speed = 0;
 80136d0:	4a54      	ldr	r2, [pc, #336]	; (8013824 <straight_const_accel+0x158>)
	Turn_max_speed = 0;
	Turn_acceleration = 0;
//if(input_acceleration<=0){
//	input_acceleration=input_acceleration*-1;
//}
	m_timCount = 0;
 80136d2:	4f55      	ldr	r7, [pc, #340]	; (8013828 <straight_const_accel+0x15c>)
	start_speed = input_start_speed;
 80136d4:	4c55      	ldr	r4, [pc, #340]	; (801382c <straight_const_accel+0x160>)
	max_speed = input_max_speed;
 80136d6:	4d56      	ldr	r5, [pc, #344]	; (8013830 <straight_const_accel+0x164>)
	acceleration = input_acceleration;
 80136d8:	4e56      	ldr	r6, [pc, #344]	; (8013834 <straight_const_accel+0x168>)
	start_speed = input_start_speed;
 80136da:	edc4 0a00 	vstr	s1, [r4]
	Turn_start_speed = 0;
 80136de:	2300      	movs	r3, #0
		float input_max_speed, float input_acceleration) {
 80136e0:	ed2d 8b02 	vpush	{d8}
	Turn_start_speed = 0;
 80136e4:	6013      	str	r3, [r2, #0]
	Turn_max_speed = 0;
 80136e6:	4a54      	ldr	r2, [pc, #336]	; (8013838 <straight_const_accel+0x16c>)
	max_speed = input_max_speed;
 80136e8:	ed85 1a00 	vstr	s2, [r5]
	Turn_max_speed = 0;
 80136ec:	6013      	str	r3, [r2, #0]
	Turn_acceleration = 0;
 80136ee:	4a53      	ldr	r2, [pc, #332]	; (801383c <straight_const_accel+0x170>)
	acceleration = input_acceleration;
 80136f0:	edc6 1a00 	vstr	s3, [r6]
	Turn_acceleration = 0;
 80136f4:	6013      	str	r3, [r2, #0]
	m_timCount = 0;
 80136f6:	2300      	movs	r3, #0
 80136f8:	603b      	str	r3, [r7, #0]
//	V_R = (((Im * ng * acceleration / 1000 / tireR) + Tw) * Rm / kt)
//			+ (E_speedR / 1000 * ng * kb / tireR);
//	V_L = (((Im * ng * acceleration / 1000 / tireR) + Tw) * Rm / kt)
//			+ (E_speedL / 1000 * ng * kb / tireR);
	//get_duty(V_R, V_L);
	if (acceleration >= 0) {
 80136fa:	eef5 1ac0 	vcmpe.f32	s3, #0.0
	modeacc = 1;
 80136fe:	4b50      	ldr	r3, [pc, #320]	; (8013840 <straight_const_accel+0x174>)
 8013700:	eddf 8a50 	vldr	s17, [pc, #320]	; 8013844 <straight_const_accel+0x178>
		while ((m_timCount
				<= (int) ((max_speed - start_speed) / acceleration * 1000))
				&& (input_min_distance - (E_distanceR + E_distanceL) / 2
						>= ((E_speedR + E_speedL) * (E_speedR + E_speedL) / 4
 8013704:	f8df a148 	ldr.w	sl, [pc, #328]	; 8013850 <straight_const_accel+0x184>
 8013708:	f8df b148 	ldr.w	fp, [pc, #328]	; 8013854 <straight_const_accel+0x188>
								- end_speed * end_speed) / acceleration / 2)) {
 801370c:	f8df 9148 	ldr.w	r9, [pc, #328]	; 8013858 <straight_const_accel+0x18c>
	modeacc = 1;
 8013710:	2201      	movs	r2, #1
	if (acceleration >= 0) {
 8013712:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		float input_max_speed, float input_acceleration) {
 8013716:	eeb0 8a40 	vmov.f32	s16, s0
	modeacc = 1;
 801371a:	701a      	strb	r2, [r3, #0]
 801371c:	4698      	mov	r8, r3
	if (acceleration >= 0) {
 801371e:	da67      	bge.n	80137f0 <straight_const_accel+0x124>
			//printf("R  dis=%f,speed=%f,   L  dis=%f,speed=%f\n",E_distanceR,E_speedR,E_distanceL,E_speedL);
			//printf("%f %f %f %d\n",ideal_speed,E_speedR,dutyper_R,duty_R);
		}
	} else {
		while ((m_timCount
				<= (int) ((max_speed - start_speed) / acceleration * 1000))
 8013720:	edd4 7a00 	vldr	s15, [r4]
 8013724:	ed95 7a00 	vldr	s14, [r5]
 8013728:	ed96 6a00 	vldr	s12, [r6]
		while ((m_timCount
 801372c:	683b      	ldr	r3, [r7, #0]
				<= (int) ((max_speed - start_speed) / acceleration * 1000))
 801372e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8013732:	eec7 7a06 	vdiv.f32	s15, s14, s12
 8013736:	ee67 7aa8 	vmul.f32	s15, s15, s17
 801373a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
		while ((m_timCount
 801373e:	ee17 2a90 	vmov	r2, s15
 8013742:	429a      	cmp	r2, r3
 8013744:	d367      	bcc.n	8013816 <straight_const_accel+0x14a>
				&& (input_min_distance - (E_distanceR + E_distanceL) / 2
 8013746:	4b40      	ldr	r3, [pc, #256]	; (8013848 <straight_const_accel+0x17c>)
						<= ((E_speedR + E_speedL) * (E_speedR + E_speedL) / 4
 8013748:	eddb 7a00 	vldr	s15, [fp]
				&& (input_min_distance - (E_distanceR + E_distanceL) / 2
 801374c:	edd3 6a00 	vldr	s13, [r3]
 8013750:	4b3e      	ldr	r3, [pc, #248]	; (801384c <straight_const_accel+0x180>)
						<= ((E_speedR + E_speedL) * (E_speedR + E_speedL) / 4
 8013752:	ed9a 7a00 	vldr	s14, [sl]
				&& (input_min_distance - (E_distanceR + E_distanceL) / 2
 8013756:	edd3 5a00 	vldr	s11, [r3]
						<= ((E_speedR + E_speedL) * (E_speedR + E_speedL) / 4
 801375a:	ee37 7a27 	vadd.f32	s14, s14, s15
								- end_speed * end_speed) / acceleration)) {
 801375e:	edd9 7a00 	vldr	s15, [r9]
				&& (input_min_distance - (E_distanceR + E_distanceL) / 2
 8013762:	ee76 6aa5 	vadd.f32	s13, s13, s11
						<= ((E_speedR + E_speedL) * (E_speedR + E_speedL) / 4
 8013766:	ee27 7a07 	vmul.f32	s14, s14, s14
				&& (input_min_distance - (E_distanceR + E_distanceL) / 2
 801376a:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 801376e:	eeb0 5a48 	vmov.f32	s10, s16
								- end_speed * end_speed) / acceleration)) {
 8013772:	ee67 7ae7 	vnmul.f32	s15, s15, s15
				&& (input_min_distance - (E_distanceR + E_distanceL) / 2
 8013776:	eea6 5ae5 	vfms.f32	s10, s13, s11
								- end_speed * end_speed) / acceleration)) {
 801377a:	eef5 5a00 	vmov.f32	s11, #80	; 0x3e800000  0.250
 801377e:	eee7 7a25 	vfma.f32	s15, s14, s11
 8013782:	ee87 7a86 	vdiv.f32	s14, s15, s12
				&& (input_min_distance - (E_distanceR + E_distanceL) / 2
 8013786:	eeb4 5ac7 	vcmpe.f32	s10, s14
 801378a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801378e:	d842      	bhi.n	8013816 <straight_const_accel+0x14a>
			HAL_Delay(1);
 8013790:	2001      	movs	r0, #1
 8013792:	f7ec fd9d 	bl	80002d0 <HAL_Delay>
 8013796:	e7c3      	b.n	8013720 <straight_const_accel+0x54>
				&& (input_min_distance - (E_distanceR + E_distanceL) / 2
 8013798:	4b2b      	ldr	r3, [pc, #172]	; (8013848 <straight_const_accel+0x17c>)
						>= ((E_speedR + E_speedL) * (E_speedR + E_speedL) / 4
 801379a:	eddb 7a00 	vldr	s15, [fp]
				&& (input_min_distance - (E_distanceR + E_distanceL) / 2
 801379e:	edd3 6a00 	vldr	s13, [r3]
 80137a2:	4b2a      	ldr	r3, [pc, #168]	; (801384c <straight_const_accel+0x180>)
						>= ((E_speedR + E_speedL) * (E_speedR + E_speedL) / 4
 80137a4:	ed9a 7a00 	vldr	s14, [sl]
				&& (input_min_distance - (E_distanceR + E_distanceL) / 2
 80137a8:	ed93 6a00 	vldr	s12, [r3]
 80137ac:	ee76 6a86 	vadd.f32	s13, s13, s12
 80137b0:	eeb0 5a48 	vmov.f32	s10, s16
 80137b4:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80137b8:	eea6 5ac6 	vfms.f32	s10, s13, s12
						>= ((E_speedR + E_speedL) * (E_speedR + E_speedL) / 4
 80137bc:	ee37 7a27 	vadd.f32	s14, s14, s15
								- end_speed * end_speed) / acceleration / 2)) {
 80137c0:	edd9 7a00 	vldr	s15, [r9]
						>= ((E_speedR + E_speedL) * (E_speedR + E_speedL) / 4
 80137c4:	ee27 7a07 	vmul.f32	s14, s14, s14
								- end_speed * end_speed) / acceleration / 2)) {
 80137c8:	ee67 7ae7 	vnmul.f32	s15, s15, s15
				&& (input_min_distance - (E_distanceR + E_distanceL) / 2
 80137cc:	eef0 6a45 	vmov.f32	s13, s10
								- end_speed * end_speed) / acceleration / 2)) {
 80137d0:	eeb5 5a00 	vmov.f32	s10, #80	; 0x3e800000  0.250
 80137d4:	eee7 7a05 	vfma.f32	s15, s14, s10
 80137d8:	ee87 7aa5 	vdiv.f32	s14, s15, s11
 80137dc:	ee67 7a06 	vmul.f32	s15, s14, s12
				&& (input_min_distance - (E_distanceR + E_distanceL) / 2
 80137e0:	eef4 6ae7 	vcmpe.f32	s13, s15
 80137e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80137e8:	db15      	blt.n	8013816 <straight_const_accel+0x14a>
			HAL_Delay(1);
 80137ea:	2001      	movs	r0, #1
 80137ec:	f7ec fd70 	bl	80002d0 <HAL_Delay>
				<= (int) ((max_speed - start_speed) / acceleration * 1000))
 80137f0:	edd4 7a00 	vldr	s15, [r4]
 80137f4:	ed95 7a00 	vldr	s14, [r5]
 80137f8:	edd6 5a00 	vldr	s11, [r6]
		while ((m_timCount
 80137fc:	683b      	ldr	r3, [r7, #0]
				<= (int) ((max_speed - start_speed) / acceleration * 1000))
 80137fe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8013802:	eec7 7a25 	vdiv.f32	s15, s14, s11
 8013806:	ee67 7aa8 	vmul.f32	s15, s15, s17
 801380a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
		while ((m_timCount
 801380e:	ee17 2a90 	vmov	r2, s15
 8013812:	429a      	cmp	r2, r3
 8013814:	d2c0      	bcs.n	8013798 <straight_const_accel+0xcc>

		}
	}
	modeacc = 0;
 8013816:	2300      	movs	r3, #0
 8013818:	f888 3000 	strb.w	r3, [r8]

}
 801381c:	ecbd 8b02 	vpop	{d8}
 8013820:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013824:	2000bc38 	.word	0x2000bc38
 8013828:	20013414 	.word	0x20013414
 801382c:	200133ac 	.word	0x200133ac
 8013830:	200132e0 	.word	0x200132e0
 8013834:	20018250 	.word	0x20018250
 8013838:	2000b5dc 	.word	0x2000b5dc
 801383c:	2000b5e4 	.word	0x2000b5e4
 8013840:	2000ba28 	.word	0x2000ba28
 8013844:	447a0000 	.word	0x447a0000
 8013848:	2000ba18 	.word	0x2000ba18
 801384c:	20018160 	.word	0x20018160
 8013850:	2000b5fc 	.word	0x2000b5fc
 8013854:	2001806c 	.word	0x2001806c
 8013858:	20018118 	.word	0x20018118

0801385c <const_speed>:
	modeacc = 1;
//	V_R = (Tw * Rm / kt) + (max_speed / 1000 * ng * kb / tireR);
//	V_L = (Tw * Rm / kt) + (max_speed / 1000 * ng * kb / tireR);
//	get_duty(V_R, V_L);

	while (m_timCount <= input_distance / input_speed * 1000) {	//**************
 801385c:	eec0 7a20 	vdiv.f32	s15, s0, s1
void const_speed(float input_distance, float input_speed) {
 8013860:	b538      	push	{r3, r4, r5, lr}
	start_speed = input_speed;
 8013862:	4b15      	ldr	r3, [pc, #84]	; (80138b8 <const_speed+0x5c>)
	m_timCount = 0;
 8013864:	4d15      	ldr	r5, [pc, #84]	; (80138bc <const_speed+0x60>)
	modeacc = 1;
 8013866:	4c16      	ldr	r4, [pc, #88]	; (80138c0 <const_speed+0x64>)
	acceleration = 0;
 8013868:	2200      	movs	r2, #0
	modeacc = 1;
 801386a:	2101      	movs	r1, #1
 801386c:	7021      	strb	r1, [r4, #0]
void const_speed(float input_distance, float input_speed) {
 801386e:	ed2d 8b02 	vpush	{d8}
	start_speed = input_speed;
 8013872:	edc3 0a00 	vstr	s1, [r3]
	max_speed = input_speed;
 8013876:	4b13      	ldr	r3, [pc, #76]	; (80138c4 <const_speed+0x68>)
	while (m_timCount <= input_distance / input_speed * 1000) {	//**************
 8013878:	ed9f 8a13 	vldr	s16, [pc, #76]	; 80138c8 <const_speed+0x6c>
	max_speed = input_speed;
 801387c:	edc3 0a00 	vstr	s1, [r3]
	end_speed = input_speed;
 8013880:	4b12      	ldr	r3, [pc, #72]	; (80138cc <const_speed+0x70>)
 8013882:	edc3 0a00 	vstr	s1, [r3]
	acceleration = 0;
 8013886:	4b12      	ldr	r3, [pc, #72]	; (80138d0 <const_speed+0x74>)
	while (m_timCount <= input_distance / input_speed * 1000) {	//**************
 8013888:	ee27 8a88 	vmul.f32	s16, s15, s16
	acceleration = 0;
 801388c:	601a      	str	r2, [r3, #0]
	m_timCount = 0;
 801388e:	2300      	movs	r3, #0
 8013890:	602b      	str	r3, [r5, #0]
	while (m_timCount <= input_distance / input_speed * 1000) {	//**************
 8013892:	edd5 7a00 	vldr	s15, [r5]
 8013896:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801389a:	eef4 7ac8 	vcmpe.f32	s15, s16
 801389e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80138a2:	d904      	bls.n	80138ae <const_speed+0x52>
		HAL_Delay(1);
		//printf("%f %f %f %d\n",ideal_speed,E_speedR,dutyper_R,duty_R);
	}
	modeacc = 0;

}
 80138a4:	ecbd 8b02 	vpop	{d8}
	modeacc = 0;
 80138a8:	2300      	movs	r3, #0
 80138aa:	7023      	strb	r3, [r4, #0]
}
 80138ac:	bd38      	pop	{r3, r4, r5, pc}
		HAL_Delay(1);
 80138ae:	2001      	movs	r0, #1
 80138b0:	f7ec fd0e 	bl	80002d0 <HAL_Delay>
 80138b4:	e7ed      	b.n	8013892 <const_speed+0x36>
 80138b6:	bf00      	nop
 80138b8:	200133ac 	.word	0x200133ac
 80138bc:	20013414 	.word	0x20013414
 80138c0:	2000ba28 	.word	0x2000ba28
 80138c4:	200132e0 	.word	0x200132e0
 80138c8:	447a0000 	.word	0x447a0000
 80138cc:	20018118 	.word	0x20018118
 80138d0:	20018250 	.word	0x20018250

080138d4 <const_speed_wallcut90>:
void const_speed_wallcut90(float input_distance, float input_speed,
		float cut_distance) {
 80138d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	//float V_R, V_L;
	start_speed = input_speed;
 80138d6:	4b3a      	ldr	r3, [pc, #232]	; (80139c0 <const_speed_wallcut90+0xec>)
	max_speed = input_speed;
	end_speed = input_speed;
	acceleration = 0;

	m_timCount = 0;
	modeacc = 1;
 80138d8:	4e3a      	ldr	r6, [pc, #232]	; (80139c4 <const_speed_wallcut90+0xf0>)
//	V_R = (Tw * Rm / kt) + (max_speed / 1000 * ng * kb / tireR);
//	V_L = (Tw * Rm / kt) + (max_speed / 1000 * ng * kb / tireR);
//	get_duty(V_R, V_L);
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 80138da:	483b      	ldr	r0, [pc, #236]	; (80139c8 <const_speed_wallcut90+0xf4>)
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
	if (no_wall_timeR >= (cut_distance + 35) / input_speed * 1000) {
 80138dc:	4d3b      	ldr	r5, [pc, #236]	; (80139cc <const_speed_wallcut90+0xf8>)
		float cut_distance) {
 80138de:	ed2d 8b04 	vpush	{d8-d9}
	start_speed = input_speed;
 80138e2:	edc3 0a00 	vstr	s1, [r3]
	max_speed = input_speed;
 80138e6:	4b3a      	ldr	r3, [pc, #232]	; (80139d0 <const_speed_wallcut90+0xfc>)
 80138e8:	edc3 0a00 	vstr	s1, [r3]
	end_speed = input_speed;
 80138ec:	4b39      	ldr	r3, [pc, #228]	; (80139d4 <const_speed_wallcut90+0x100>)
 80138ee:	edc3 0a00 	vstr	s1, [r3]
	acceleration = 0;
 80138f2:	4b39      	ldr	r3, [pc, #228]	; (80139d8 <const_speed_wallcut90+0x104>)
 80138f4:	2200      	movs	r2, #0
 80138f6:	601a      	str	r2, [r3, #0]
	m_timCount = 0;
 80138f8:	4b38      	ldr	r3, [pc, #224]	; (80139dc <const_speed_wallcut90+0x108>)
 80138fa:	2200      	movs	r2, #0
 80138fc:	601a      	str	r2, [r3, #0]
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 80138fe:	210c      	movs	r1, #12
	modeacc = 1;
 8013900:	2301      	movs	r3, #1
		float cut_distance) {
 8013902:	eeb0 8a60 	vmov.f32	s16, s1
 8013906:	eef0 9a41 	vmov.f32	s19, s2
	modeacc = 1;
 801390a:	7033      	strb	r3, [r6, #0]
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 801390c:	f7f1 fe5e 	bl	80055cc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8013910:	2108      	movs	r1, #8
 8013912:	482d      	ldr	r0, [pc, #180]	; (80139c8 <const_speed_wallcut90+0xf4>)
 8013914:	f7f1 fe5a 	bl	80055cc <HAL_TIM_PWM_Start>
	if (no_wall_timeR >= (cut_distance + 35) / input_speed * 1000) {
 8013918:	eddf 7a31 	vldr	s15, [pc, #196]	; 80139e0 <const_speed_wallcut90+0x10c>
 801391c:	ed95 7a00 	vldr	s14, [r5]
 8013920:	ee79 7aa7 	vadd.f32	s15, s19, s15
 8013924:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8013928:	ee87 9a88 	vdiv.f32	s18, s15, s16
 801392c:	eddf 7a2d 	vldr	s15, [pc, #180]	; 80139e4 <const_speed_wallcut90+0x110>
 8013930:	ee29 9a27 	vmul.f32	s18, s18, s15
 8013934:	eef0 8a67 	vmov.f32	s17, s15
 8013938:	eeb4 7ac9 	vcmpe.f32	s14, s18
 801393c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013940:	da30      	bge.n	80139a4 <const_speed_wallcut90+0xd0>
		while (No_wall_modeR == 1) {
			HAL_Delay(1);
		}
	}
	if (no_wall_timeL >= (cut_distance + 35) / input_speed * 1000) {
 8013942:	4c29      	ldr	r4, [pc, #164]	; (80139e8 <const_speed_wallcut90+0x114>)
 8013944:	edd4 7a00 	vldr	s15, [r4]
 8013948:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801394c:	eeb4 9ae7 	vcmpe.f32	s18, s15
 8013950:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013954:	d92e      	bls.n	80139b4 <const_speed_wallcut90+0xe0>
		while (No_wall_modeL == 1) {
			HAL_Delay(1);
		}
	}
	while (no_wall_timeR <= cut_distance / input_speed * 1000
 8013956:	eec9 7a88 	vdiv.f32	s15, s19, s16
 801395a:	ee67 8aa8 	vmul.f32	s17, s15, s17
 801395e:	edd5 7a00 	vldr	s15, [r5]
 8013962:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013966:	eef4 7ae8 	vcmpe.f32	s15, s17
 801396a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801396e:	d808      	bhi.n	8013982 <const_speed_wallcut90+0xae>
			&& no_wall_timeL <= cut_distance / input_speed * 1000) {//**************
 8013970:	edd4 7a00 	vldr	s15, [r4]
 8013974:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013978:	eef4 8ae7 	vcmpe.f32	s17, s15
 801397c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013980:	da1a      	bge.n	80139b8 <const_speed_wallcut90+0xe4>
	no_wall_timeL = 0;
	no_wall_timeR2 = 0;
	no_wall_timeL2 = 0;
	modeacc = 0;

}
 8013982:	ecbd 8b04 	vpop	{d8-d9}
	no_wall_timeR2 = 0;
 8013986:	4a19      	ldr	r2, [pc, #100]	; (80139ec <const_speed_wallcut90+0x118>)
	no_wall_timeR = 0;
 8013988:	2300      	movs	r3, #0
	no_wall_timeR2 = 0;
 801398a:	6013      	str	r3, [r2, #0]
	no_wall_timeL2 = 0;
 801398c:	4a18      	ldr	r2, [pc, #96]	; (80139f0 <const_speed_wallcut90+0x11c>)
	no_wall_timeR = 0;
 801398e:	602b      	str	r3, [r5, #0]
	no_wall_timeL = 0;
 8013990:	6023      	str	r3, [r4, #0]
	no_wall_timeL2 = 0;
 8013992:	6013      	str	r3, [r2, #0]
	modeacc = 0;
 8013994:	7033      	strb	r3, [r6, #0]
}
 8013996:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			HAL_Delay(1);
 8013998:	f7ec fc9a 	bl	80002d0 <HAL_Delay>
		while (No_wall_modeR == 1) {
 801399c:	7820      	ldrb	r0, [r4, #0]
 801399e:	2801      	cmp	r0, #1
 80139a0:	d0fa      	beq.n	8013998 <const_speed_wallcut90+0xc4>
 80139a2:	e7ce      	b.n	8013942 <const_speed_wallcut90+0x6e>
 80139a4:	4c13      	ldr	r4, [pc, #76]	; (80139f4 <const_speed_wallcut90+0x120>)
 80139a6:	e7f9      	b.n	801399c <const_speed_wallcut90+0xc8>
			HAL_Delay(1);
 80139a8:	f7ec fc92 	bl	80002d0 <HAL_Delay>
		while (No_wall_modeL == 1) {
 80139ac:	7838      	ldrb	r0, [r7, #0]
 80139ae:	2801      	cmp	r0, #1
 80139b0:	d0fa      	beq.n	80139a8 <const_speed_wallcut90+0xd4>
 80139b2:	e7d0      	b.n	8013956 <const_speed_wallcut90+0x82>
 80139b4:	4f10      	ldr	r7, [pc, #64]	; (80139f8 <const_speed_wallcut90+0x124>)
 80139b6:	e7f9      	b.n	80139ac <const_speed_wallcut90+0xd8>
		HAL_Delay(1);
 80139b8:	2001      	movs	r0, #1
 80139ba:	f7ec fc89 	bl	80002d0 <HAL_Delay>
 80139be:	e7ce      	b.n	801395e <const_speed_wallcut90+0x8a>
 80139c0:	200133ac 	.word	0x200133ac
 80139c4:	2000ba28 	.word	0x2000ba28
 80139c8:	200183d8 	.word	0x200183d8
 80139cc:	200132dc 	.word	0x200132dc
 80139d0:	200132e0 	.word	0x200132e0
 80139d4:	20018118 	.word	0x20018118
 80139d8:	20018250 	.word	0x20018250
 80139dc:	20013414 	.word	0x20013414
 80139e0:	420c0000 	.word	0x420c0000
 80139e4:	447a0000 	.word	0x447a0000
 80139e8:	20018064 	.word	0x20018064
 80139ec:	2000bc88 	.word	0x2000bc88
 80139f0:	20003c30 	.word	0x20003c30
 80139f4:	20018274 	.word	0x20018274
 80139f8:	2000ba1c 	.word	0x2000ba1c

080139fc <const_speed_wallcut45>:
void const_speed_wallcut45(float input_distance, float input_speed,
		float cut_distance) {
 80139fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	//float V_R, V_L;
	start_speed = input_speed;
 80139fe:	4b3a      	ldr	r3, [pc, #232]	; (8013ae8 <const_speed_wallcut45+0xec>)
	max_speed = input_speed;
	end_speed = input_speed;
	acceleration = 0;

	m_timCount = 0;
	modeacc = 1;
 8013a00:	4e3a      	ldr	r6, [pc, #232]	; (8013aec <const_speed_wallcut45+0xf0>)
//	V_R = (Tw * Rm / kt) + (max_speed / 1000 * ng * kb / tireR);
//	V_L = (Tw * Rm / kt) + (max_speed / 1000 * ng * kb / tireR);
//	get_duty(V_R, V_L);
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8013a02:	483b      	ldr	r0, [pc, #236]	; (8013af0 <const_speed_wallcut45+0xf4>)
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
	if (no_wall_timeR2 >= (cut_distance + 25) / input_speed * 1000) {
 8013a04:	4d3b      	ldr	r5, [pc, #236]	; (8013af4 <const_speed_wallcut45+0xf8>)
		float cut_distance) {
 8013a06:	ed2d 8b04 	vpush	{d8-d9}
	start_speed = input_speed;
 8013a0a:	edc3 0a00 	vstr	s1, [r3]
	max_speed = input_speed;
 8013a0e:	4b3a      	ldr	r3, [pc, #232]	; (8013af8 <const_speed_wallcut45+0xfc>)
 8013a10:	edc3 0a00 	vstr	s1, [r3]
	end_speed = input_speed;
 8013a14:	4b39      	ldr	r3, [pc, #228]	; (8013afc <const_speed_wallcut45+0x100>)
 8013a16:	edc3 0a00 	vstr	s1, [r3]
	acceleration = 0;
 8013a1a:	4b39      	ldr	r3, [pc, #228]	; (8013b00 <const_speed_wallcut45+0x104>)
 8013a1c:	2200      	movs	r2, #0
 8013a1e:	601a      	str	r2, [r3, #0]
	m_timCount = 0;
 8013a20:	4b38      	ldr	r3, [pc, #224]	; (8013b04 <const_speed_wallcut45+0x108>)
 8013a22:	2200      	movs	r2, #0
 8013a24:	601a      	str	r2, [r3, #0]
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8013a26:	210c      	movs	r1, #12
	modeacc = 1;
 8013a28:	2301      	movs	r3, #1
		float cut_distance) {
 8013a2a:	eeb0 8a60 	vmov.f32	s16, s1
 8013a2e:	eef0 9a41 	vmov.f32	s19, s2
	modeacc = 1;
 8013a32:	7033      	strb	r3, [r6, #0]
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8013a34:	f7f1 fdca 	bl	80055cc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8013a38:	2108      	movs	r1, #8
 8013a3a:	482d      	ldr	r0, [pc, #180]	; (8013af0 <const_speed_wallcut45+0xf4>)
 8013a3c:	f7f1 fdc6 	bl	80055cc <HAL_TIM_PWM_Start>
	if (no_wall_timeR2 >= (cut_distance + 25) / input_speed * 1000) {
 8013a40:	eef3 7a09 	vmov.f32	s15, #57	; 0x41c80000  25.0
 8013a44:	ee79 7aa7 	vadd.f32	s15, s19, s15
 8013a48:	ed95 7a00 	vldr	s14, [r5]
 8013a4c:	ee87 9a88 	vdiv.f32	s18, s15, s16
 8013a50:	eddf 7a2d 	vldr	s15, [pc, #180]	; 8013b08 <const_speed_wallcut45+0x10c>
 8013a54:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8013a58:	ee29 9a27 	vmul.f32	s18, s18, s15
 8013a5c:	eef0 8a67 	vmov.f32	s17, s15
 8013a60:	eeb4 7ac9 	vcmpe.f32	s14, s18
 8013a64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013a68:	da30      	bge.n	8013acc <const_speed_wallcut45+0xd0>
		while (No_wall_modeR2 == 1) {
			HAL_Delay(1);
		}
	}
	if (no_wall_timeL2 >= (cut_distance + 25) / input_speed * 1000) {
 8013a6a:	4c28      	ldr	r4, [pc, #160]	; (8013b0c <const_speed_wallcut45+0x110>)
 8013a6c:	edd4 7a00 	vldr	s15, [r4]
 8013a70:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013a74:	eeb4 9ae7 	vcmpe.f32	s18, s15
 8013a78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013a7c:	d92e      	bls.n	8013adc <const_speed_wallcut45+0xe0>
		while (No_wall_modeL2 == 1) {
			HAL_Delay(1);
		}
	}
	while (no_wall_timeR2 <= cut_distance / input_speed * 1000
 8013a7e:	eec9 7a88 	vdiv.f32	s15, s19, s16
 8013a82:	ee67 8aa8 	vmul.f32	s17, s15, s17
 8013a86:	edd5 7a00 	vldr	s15, [r5]
 8013a8a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013a8e:	eef4 7ae8 	vcmpe.f32	s15, s17
 8013a92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013a96:	d808      	bhi.n	8013aaa <const_speed_wallcut45+0xae>
			&& no_wall_timeL2 <= cut_distance / input_speed * 1000) {//**************
 8013a98:	edd4 7a00 	vldr	s15, [r4]
 8013a9c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013aa0:	eef4 8ae7 	vcmpe.f32	s17, s15
 8013aa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013aa8:	da1a      	bge.n	8013ae0 <const_speed_wallcut45+0xe4>
	no_wall_timeL = 0;
	no_wall_timeR2 = 0;
	no_wall_timeL2 = 0;
	modeacc = 0;

}
 8013aaa:	ecbd 8b04 	vpop	{d8-d9}
	no_wall_timeR = 0;
 8013aae:	4a18      	ldr	r2, [pc, #96]	; (8013b10 <const_speed_wallcut45+0x114>)
 8013ab0:	2300      	movs	r3, #0
 8013ab2:	6013      	str	r3, [r2, #0]
	no_wall_timeL = 0;
 8013ab4:	4a17      	ldr	r2, [pc, #92]	; (8013b14 <const_speed_wallcut45+0x118>)
	no_wall_timeR2 = 0;
 8013ab6:	602b      	str	r3, [r5, #0]
	no_wall_timeL = 0;
 8013ab8:	6013      	str	r3, [r2, #0]
	no_wall_timeL2 = 0;
 8013aba:	6023      	str	r3, [r4, #0]
	modeacc = 0;
 8013abc:	7033      	strb	r3, [r6, #0]
}
 8013abe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			HAL_Delay(1);
 8013ac0:	f7ec fc06 	bl	80002d0 <HAL_Delay>
		while (No_wall_modeR2 == 1) {
 8013ac4:	7820      	ldrb	r0, [r4, #0]
 8013ac6:	2801      	cmp	r0, #1
 8013ac8:	d0fa      	beq.n	8013ac0 <const_speed_wallcut45+0xc4>
 8013aca:	e7ce      	b.n	8013a6a <const_speed_wallcut45+0x6e>
 8013acc:	4c12      	ldr	r4, [pc, #72]	; (8013b18 <const_speed_wallcut45+0x11c>)
 8013ace:	e7f9      	b.n	8013ac4 <const_speed_wallcut45+0xc8>
			HAL_Delay(1);
 8013ad0:	f7ec fbfe 	bl	80002d0 <HAL_Delay>
		while (No_wall_modeL2 == 1) {
 8013ad4:	7838      	ldrb	r0, [r7, #0]
 8013ad6:	2801      	cmp	r0, #1
 8013ad8:	d0fa      	beq.n	8013ad0 <const_speed_wallcut45+0xd4>
 8013ada:	e7d0      	b.n	8013a7e <const_speed_wallcut45+0x82>
 8013adc:	4f0f      	ldr	r7, [pc, #60]	; (8013b1c <const_speed_wallcut45+0x120>)
 8013ade:	e7f9      	b.n	8013ad4 <const_speed_wallcut45+0xd8>
		HAL_Delay(1);
 8013ae0:	2001      	movs	r0, #1
 8013ae2:	f7ec fbf5 	bl	80002d0 <HAL_Delay>
 8013ae6:	e7ce      	b.n	8013a86 <const_speed_wallcut45+0x8a>
 8013ae8:	200133ac 	.word	0x200133ac
 8013aec:	2000ba28 	.word	0x2000ba28
 8013af0:	200183d8 	.word	0x200183d8
 8013af4:	2000bc88 	.word	0x2000bc88
 8013af8:	200132e0 	.word	0x200132e0
 8013afc:	20018118 	.word	0x20018118
 8013b00:	20018250 	.word	0x20018250
 8013b04:	20013414 	.word	0x20013414
 8013b08:	447a0000 	.word	0x447a0000
 8013b0c:	20003c30 	.word	0x20003c30
 8013b10:	200132dc 	.word	0x200132dc
 8013b14:	20018064 	.word	0x20018064
 8013b18:	200133a8 	.word	0x200133a8
 8013b1c:	20003c34 	.word	0x20003c34

08013b20 <const_speed_wallcutslantR>:
void const_speed_wallcutslantR(float input_distance, float input_speed,
		float cut_distance) {
 8013b20:	b570      	push	{r4, r5, r6, lr}
	//float V_R, V_L;
	start_speed = input_speed;
 8013b22:	4b2b      	ldr	r3, [pc, #172]	; (8013bd0 <const_speed_wallcutslantR+0xb0>)
	max_speed = input_speed;
	end_speed = input_speed;
	acceleration = 0;

	m_timCount = 0;
	modeacc = 1;
 8013b24:	4d2b      	ldr	r5, [pc, #172]	; (8013bd4 <const_speed_wallcutslantR+0xb4>)
//	V_R = (Tw * Rm / kt) + (max_speed / 1000 * ng * kb / tireR);
//	V_L = (Tw * Rm / kt) + (max_speed / 1000 * ng * kb / tireR);
//	get_duty(V_R, V_L);

	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8013b26:	482c      	ldr	r0, [pc, #176]	; (8013bd8 <const_speed_wallcutslantR+0xb8>)
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
	if (no_wall_timeRslant >= (cut_distance + 25) / input_speed * 1000) {
 8013b28:	4c2c      	ldr	r4, [pc, #176]	; (8013bdc <const_speed_wallcutslantR+0xbc>)
		float cut_distance) {
 8013b2a:	ed2d 8b04 	vpush	{d8-d9}
	start_speed = input_speed;
 8013b2e:	edc3 0a00 	vstr	s1, [r3]
	max_speed = input_speed;
 8013b32:	4b2b      	ldr	r3, [pc, #172]	; (8013be0 <const_speed_wallcutslantR+0xc0>)
 8013b34:	edc3 0a00 	vstr	s1, [r3]
	end_speed = input_speed;
 8013b38:	4b2a      	ldr	r3, [pc, #168]	; (8013be4 <const_speed_wallcutslantR+0xc4>)
 8013b3a:	edc3 0a00 	vstr	s1, [r3]
	acceleration = 0;
 8013b3e:	4b2a      	ldr	r3, [pc, #168]	; (8013be8 <const_speed_wallcutslantR+0xc8>)
 8013b40:	2200      	movs	r2, #0
 8013b42:	601a      	str	r2, [r3, #0]
	m_timCount = 0;
 8013b44:	4b29      	ldr	r3, [pc, #164]	; (8013bec <const_speed_wallcutslantR+0xcc>)
 8013b46:	2200      	movs	r2, #0
 8013b48:	601a      	str	r2, [r3, #0]
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8013b4a:	210c      	movs	r1, #12
	modeacc = 1;
 8013b4c:	2301      	movs	r3, #1
		float cut_distance) {
 8013b4e:	eeb0 8a60 	vmov.f32	s16, s1
 8013b52:	eeb0 9a41 	vmov.f32	s18, s2
	modeacc = 1;
 8013b56:	702b      	strb	r3, [r5, #0]
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8013b58:	f7f1 fd38 	bl	80055cc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8013b5c:	2108      	movs	r1, #8
 8013b5e:	481e      	ldr	r0, [pc, #120]	; (8013bd8 <const_speed_wallcutslantR+0xb8>)
 8013b60:	f7f1 fd34 	bl	80055cc <HAL_TIM_PWM_Start>
	if (no_wall_timeRslant >= (cut_distance + 25) / input_speed * 1000) {
 8013b64:	edd4 7a00 	vldr	s15, [r4]
 8013b68:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8013b6c:	eef3 7a09 	vmov.f32	s15, #57	; 0x41c80000  25.0
 8013b70:	ee79 7a27 	vadd.f32	s15, s18, s15
 8013b74:	ee87 7a88 	vdiv.f32	s14, s15, s16
 8013b78:	eddf 7a1d 	vldr	s15, [pc, #116]	; 8013bf0 <const_speed_wallcutslantR+0xd0>
 8013b7c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8013b80:	eef0 8a67 	vmov.f32	s17, s15
 8013b84:	eef4 6ac7 	vcmpe.f32	s13, s14
 8013b88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013b8c:	da1a      	bge.n	8013bc4 <const_speed_wallcutslantR+0xa4>
		while (No_wall_modeRslant == 1) {
			HAL_Delay(1);
		}
	}
	while (no_wall_timeRslant <= cut_distance / input_speed * 1000) {//**************
 8013b8e:	eec9 7a08 	vdiv.f32	s15, s18, s16
 8013b92:	ee67 8aa8 	vmul.f32	s17, s15, s17
 8013b96:	edd4 7a00 	vldr	s15, [r4]
 8013b9a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013b9e:	eef4 7ae8 	vcmpe.f32	s15, s17
 8013ba2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013ba6:	d90f      	bls.n	8013bc8 <const_speed_wallcutslantR+0xa8>
	no_wall_timeRslant = 0;
	no_wall_timeLslant = 0;

	modeacc = 0;

}
 8013ba8:	ecbd 8b04 	vpop	{d8-d9}
	no_wall_timeLslant = 0;
 8013bac:	4a11      	ldr	r2, [pc, #68]	; (8013bf4 <const_speed_wallcutslantR+0xd4>)
	no_wall_timeRslant = 0;
 8013bae:	2300      	movs	r3, #0
 8013bb0:	6023      	str	r3, [r4, #0]
	no_wall_timeLslant = 0;
 8013bb2:	6013      	str	r3, [r2, #0]
	modeacc = 0;
 8013bb4:	702b      	strb	r3, [r5, #0]
}
 8013bb6:	bd70      	pop	{r4, r5, r6, pc}
			HAL_Delay(1);
 8013bb8:	f7ec fb8a 	bl	80002d0 <HAL_Delay>
		while (No_wall_modeRslant == 1) {
 8013bbc:	7830      	ldrb	r0, [r6, #0]
 8013bbe:	2801      	cmp	r0, #1
 8013bc0:	d0fa      	beq.n	8013bb8 <const_speed_wallcutslantR+0x98>
 8013bc2:	e7e4      	b.n	8013b8e <const_speed_wallcutslantR+0x6e>
 8013bc4:	4e0c      	ldr	r6, [pc, #48]	; (8013bf8 <const_speed_wallcutslantR+0xd8>)
 8013bc6:	e7f9      	b.n	8013bbc <const_speed_wallcutslantR+0x9c>
		HAL_Delay(1);
 8013bc8:	2001      	movs	r0, #1
 8013bca:	f7ec fb81 	bl	80002d0 <HAL_Delay>
 8013bce:	e7e2      	b.n	8013b96 <const_speed_wallcutslantR+0x76>
 8013bd0:	200133ac 	.word	0x200133ac
 8013bd4:	2000ba28 	.word	0x2000ba28
 8013bd8:	200183d8 	.word	0x200183d8
 8013bdc:	20016700 	.word	0x20016700
 8013be0:	200132e0 	.word	0x200132e0
 8013be4:	20018118 	.word	0x20018118
 8013be8:	20018250 	.word	0x20018250
 8013bec:	20013414 	.word	0x20013414
 8013bf0:	447a0000 	.word	0x447a0000
 8013bf4:	20003c20 	.word	0x20003c20
 8013bf8:	200132c0 	.word	0x200132c0

08013bfc <const_speed_wallcutslantL>:
void const_speed_wallcutslantL(float input_distance, float input_speed,
		float cut_distance) {
 8013bfc:	b570      	push	{r4, r5, r6, lr}
	//float V_R, V_L;
	start_speed = input_speed;
 8013bfe:	4b2b      	ldr	r3, [pc, #172]	; (8013cac <const_speed_wallcutslantL+0xb0>)
	max_speed = input_speed;
	end_speed = input_speed;
	acceleration = 0;

	m_timCount = 0;
	modeacc = 1;
 8013c00:	4d2b      	ldr	r5, [pc, #172]	; (8013cb0 <const_speed_wallcutslantL+0xb4>)
//	V_R = (Tw * Rm / kt) + (max_speed / 1000 * ng * kb / tireR);
//	V_L = (Tw * Rm / kt) + (max_speed / 1000 * ng * kb / tireR);
//	get_duty(V_R, V_L);

	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8013c02:	482c      	ldr	r0, [pc, #176]	; (8013cb4 <const_speed_wallcutslantL+0xb8>)
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);

	if (no_wall_timeLslant >= (cut_distance + 25) / input_speed * 1000) {
 8013c04:	4c2c      	ldr	r4, [pc, #176]	; (8013cb8 <const_speed_wallcutslantL+0xbc>)
		float cut_distance) {
 8013c06:	ed2d 8b04 	vpush	{d8-d9}
	start_speed = input_speed;
 8013c0a:	edc3 0a00 	vstr	s1, [r3]
	max_speed = input_speed;
 8013c0e:	4b2b      	ldr	r3, [pc, #172]	; (8013cbc <const_speed_wallcutslantL+0xc0>)
 8013c10:	edc3 0a00 	vstr	s1, [r3]
	end_speed = input_speed;
 8013c14:	4b2a      	ldr	r3, [pc, #168]	; (8013cc0 <const_speed_wallcutslantL+0xc4>)
 8013c16:	edc3 0a00 	vstr	s1, [r3]
	acceleration = 0;
 8013c1a:	4b2a      	ldr	r3, [pc, #168]	; (8013cc4 <const_speed_wallcutslantL+0xc8>)
 8013c1c:	2200      	movs	r2, #0
 8013c1e:	601a      	str	r2, [r3, #0]
	m_timCount = 0;
 8013c20:	4b29      	ldr	r3, [pc, #164]	; (8013cc8 <const_speed_wallcutslantL+0xcc>)
 8013c22:	2200      	movs	r2, #0
 8013c24:	601a      	str	r2, [r3, #0]
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8013c26:	210c      	movs	r1, #12
	modeacc = 1;
 8013c28:	2301      	movs	r3, #1
		float cut_distance) {
 8013c2a:	eeb0 8a60 	vmov.f32	s16, s1
 8013c2e:	eeb0 9a41 	vmov.f32	s18, s2
	modeacc = 1;
 8013c32:	702b      	strb	r3, [r5, #0]
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8013c34:	f7f1 fcca 	bl	80055cc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8013c38:	2108      	movs	r1, #8
 8013c3a:	481e      	ldr	r0, [pc, #120]	; (8013cb4 <const_speed_wallcutslantL+0xb8>)
 8013c3c:	f7f1 fcc6 	bl	80055cc <HAL_TIM_PWM_Start>
	if (no_wall_timeLslant >= (cut_distance + 25) / input_speed * 1000) {
 8013c40:	edd4 7a00 	vldr	s15, [r4]
 8013c44:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8013c48:	eef3 7a09 	vmov.f32	s15, #57	; 0x41c80000  25.0
 8013c4c:	ee79 7a27 	vadd.f32	s15, s18, s15
 8013c50:	ee87 7a88 	vdiv.f32	s14, s15, s16
 8013c54:	eddf 7a1d 	vldr	s15, [pc, #116]	; 8013ccc <const_speed_wallcutslantL+0xd0>
 8013c58:	ee27 7a27 	vmul.f32	s14, s14, s15
 8013c5c:	eef0 8a67 	vmov.f32	s17, s15
 8013c60:	eef4 6ac7 	vcmpe.f32	s13, s14
 8013c64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013c68:	da1a      	bge.n	8013ca0 <const_speed_wallcutslantL+0xa4>
		while (No_wall_modeLslant == 1) {
			HAL_Delay(1);
		}
	}
	while (no_wall_timeLslant <= cut_distance / input_speed * 1000) {//**************
 8013c6a:	eec9 7a08 	vdiv.f32	s15, s18, s16
 8013c6e:	ee67 8aa8 	vmul.f32	s17, s15, s17
 8013c72:	edd4 7a00 	vldr	s15, [r4]
 8013c76:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013c7a:	eef4 7ae8 	vcmpe.f32	s15, s17
 8013c7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013c82:	d90f      	bls.n	8013ca4 <const_speed_wallcutslantL+0xa8>
	no_wall_timeRslant = 0;
	no_wall_timeLslant = 0;

	modeacc = 0;

}
 8013c84:	ecbd 8b04 	vpop	{d8-d9}
	no_wall_timeRslant = 0;
 8013c88:	4a11      	ldr	r2, [pc, #68]	; (8013cd0 <const_speed_wallcutslantL+0xd4>)
 8013c8a:	2300      	movs	r3, #0
 8013c8c:	6013      	str	r3, [r2, #0]
	no_wall_timeLslant = 0;
 8013c8e:	6023      	str	r3, [r4, #0]
	modeacc = 0;
 8013c90:	702b      	strb	r3, [r5, #0]
}
 8013c92:	bd70      	pop	{r4, r5, r6, pc}
			HAL_Delay(1);
 8013c94:	f7ec fb1c 	bl	80002d0 <HAL_Delay>
		while (No_wall_modeLslant == 1) {
 8013c98:	7830      	ldrb	r0, [r6, #0]
 8013c9a:	2801      	cmp	r0, #1
 8013c9c:	d0fa      	beq.n	8013c94 <const_speed_wallcutslantL+0x98>
 8013c9e:	e7e4      	b.n	8013c6a <const_speed_wallcutslantL+0x6e>
 8013ca0:	4e0c      	ldr	r6, [pc, #48]	; (8013cd4 <const_speed_wallcutslantL+0xd8>)
 8013ca2:	e7f9      	b.n	8013c98 <const_speed_wallcutslantL+0x9c>
		HAL_Delay(1);
 8013ca4:	2001      	movs	r0, #1
 8013ca6:	f7ec fb13 	bl	80002d0 <HAL_Delay>
 8013caa:	e7e2      	b.n	8013c72 <const_speed_wallcutslantL+0x76>
 8013cac:	200133ac 	.word	0x200133ac
 8013cb0:	2000ba28 	.word	0x2000ba28
 8013cb4:	200183d8 	.word	0x200183d8
 8013cb8:	20003c20 	.word	0x20003c20
 8013cbc:	200132e0 	.word	0x200132e0
 8013cc0:	20018118 	.word	0x20018118
 8013cc4:	20018250 	.word	0x20018250
 8013cc8:	20013414 	.word	0x20013414
 8013ccc:	447a0000 	.word	0x447a0000
 8013cd0:	20016700 	.word	0x20016700
 8013cd4:	20013410 	.word	0x20013410

08013cd8 <const_speed_mazemake>:

void const_speed_mazemake(float input_distance, float input_speed) {
 8013cd8:	b570      	push	{r4, r5, r6, lr}

	start_speed = input_speed;
 8013cda:	4b2d      	ldr	r3, [pc, #180]	; (8013d90 <const_speed_mazemake+0xb8>)
	max_speed = input_speed;
	end_speed = input_speed;
	acceleration = 0;

	m_timCount = 0;
 8013cdc:	4d2d      	ldr	r5, [pc, #180]	; (8013d94 <const_speed_mazemake+0xbc>)
	ideal_distance = 0;
	modeacc = 1;
//	V_R = (Tw * Rm / kt) + (max_speed / 1000 * ng * kb / tireR);
//	V_L = (Tw * Rm / kt) + (max_speed / 1000 * ng * kb / tireR);
//	get_duty(V_R, V_L);
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3,duty_R);
 8013cde:	4e2e      	ldr	r6, [pc, #184]	; (8013d98 <const_speed_mazemake+0xc0>)
void const_speed_mazemake(float input_distance, float input_speed) {
 8013ce0:	ed2d 8b02 	vpush	{d8}
	start_speed = input_speed;
 8013ce4:	edc3 0a00 	vstr	s1, [r3]
	max_speed = input_speed;
 8013ce8:	4b2c      	ldr	r3, [pc, #176]	; (8013d9c <const_speed_mazemake+0xc4>)
 8013cea:	edc3 0a00 	vstr	s1, [r3]
	end_speed = input_speed;
 8013cee:	4b2c      	ldr	r3, [pc, #176]	; (8013da0 <const_speed_mazemake+0xc8>)
 8013cf0:	edc3 0a00 	vstr	s1, [r3]
	acceleration = 0;
 8013cf4:	4b2b      	ldr	r3, [pc, #172]	; (8013da4 <const_speed_mazemake+0xcc>)
 8013cf6:	2400      	movs	r4, #0
 8013cf8:	601c      	str	r4, [r3, #0]
	m_timCount = 0;
 8013cfa:	2300      	movs	r3, #0
 8013cfc:	602b      	str	r3, [r5, #0]
	ideal_speed = input_speed;
 8013cfe:	4b2a      	ldr	r3, [pc, #168]	; (8013da8 <const_speed_mazemake+0xd0>)
 8013d00:	edc3 0a00 	vstr	s1, [r3]
	ideal_acceleration = 0;
 8013d04:	4b29      	ldr	r3, [pc, #164]	; (8013dac <const_speed_mazemake+0xd4>)
void const_speed_mazemake(float input_distance, float input_speed) {
 8013d06:	b082      	sub	sp, #8
 8013d08:	eeb0 8a60 	vmov.f32	s16, s1
 8013d0c:	eef0 8a40 	vmov.f32	s17, s0
	ideal_acceleration = 0;
 8013d10:	601c      	str	r4, [r3, #0]
	reset_distance();
 8013d12:	f7f8 ff8b 	bl	800cc2c <reset_distance>
	ideal_distance = 0;
 8013d16:	4b26      	ldr	r3, [pc, #152]	; (8013db0 <const_speed_mazemake+0xd8>)
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3,duty_R);
 8013d18:	4a26      	ldr	r2, [pc, #152]	; (8013db4 <const_speed_mazemake+0xdc>)
	ideal_distance = 0;
 8013d1a:	601c      	str	r4, [r3, #0]
	modeacc = 1;
 8013d1c:	4c26      	ldr	r4, [pc, #152]	; (8013db8 <const_speed_mazemake+0xe0>)
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3,duty_R);
 8013d1e:	6812      	ldr	r2, [r2, #0]
	modeacc = 1;
 8013d20:	2301      	movs	r3, #1
 8013d22:	7023      	strb	r3, [r4, #0]
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3,duty_R);
 8013d24:	6833      	ldr	r3, [r6, #0]
 8013d26:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4,duty_L);
 8013d28:	4a24      	ldr	r2, [pc, #144]	; (8013dbc <const_speed_mazemake+0xe4>)
 8013d2a:	6812      	ldr	r2, [r2, #0]
 8013d2c:	641a      	str	r2, [r3, #64]	; 0x40
//	STBYON;
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8013d2e:	210c      	movs	r1, #12
 8013d30:	4630      	mov	r0, r6
 8013d32:	f7f1 fc4b 	bl	80055cc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8013d36:	2108      	movs	r1, #8
 8013d38:	4630      	mov	r0, r6
 8013d3a:	f7f1 fc47 	bl	80055cc <HAL_TIM_PWM_Start>
//	if (SENF_maze <= f_presence && SENL_maze >= l_presence
//			&& SENR_maze >= r_presence) {  //Oi
//		maze_makeronly(direction, SENF_maze, SENL_maze, SENR_maze, x, y); //}bvXVXV
//	} else {
	maze_maker2(direction, SENF_maze, SENL_maze, SENR_maze, x, y); //XV
 8013d3e:	4b20      	ldr	r3, [pc, #128]	; (8013dc0 <const_speed_mazemake+0xe8>)
 8013d40:	4a20      	ldr	r2, [pc, #128]	; (8013dc4 <const_speed_mazemake+0xec>)
 8013d42:	681b      	ldr	r3, [r3, #0]
 8013d44:	9301      	str	r3, [sp, #4]
 8013d46:	4b20      	ldr	r3, [pc, #128]	; (8013dc8 <const_speed_mazemake+0xf0>)
 8013d48:	4920      	ldr	r1, [pc, #128]	; (8013dcc <const_speed_mazemake+0xf4>)
 8013d4a:	681b      	ldr	r3, [r3, #0]
 8013d4c:	9300      	str	r3, [sp, #0]
 8013d4e:	4820      	ldr	r0, [pc, #128]	; (8013dd0 <const_speed_mazemake+0xf8>)
 8013d50:	4b20      	ldr	r3, [pc, #128]	; (8013dd4 <const_speed_mazemake+0xfc>)
 8013d52:	6812      	ldr	r2, [r2, #0]
 8013d54:	681b      	ldr	r3, [r3, #0]
 8013d56:	6809      	ldr	r1, [r1, #0]
 8013d58:	6800      	ldr	r0, [r0, #0]
 8013d5a:	f7fc fe7d 	bl	8010a58 <maze_maker2>
//	}
			//decision_kitiku();
	while (m_timCount <= input_distance / input_speed * 1000) {	//**************
 8013d5e:	eec8 7a88 	vdiv.f32	s15, s17, s16
 8013d62:	ed9f 8a1d 	vldr	s16, [pc, #116]	; 8013dd8 <const_speed_mazemake+0x100>
 8013d66:	ee27 8a88 	vmul.f32	s16, s15, s16
 8013d6a:	edd5 7a00 	vldr	s15, [r5]
 8013d6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013d72:	eef4 7ac8 	vcmpe.f32	s15, s16
 8013d76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013d7a:	d905      	bls.n	8013d88 <const_speed_mazemake+0xb0>
		HAL_Delay(1);
		//printf("%f %f %f %d\n",ideal_speed,E_speedR,dutyper_R,duty_R);
	}
	modeacc = 0;
 8013d7c:	2300      	movs	r3, #0
 8013d7e:	7023      	strb	r3, [r4, #0]

}
 8013d80:	b002      	add	sp, #8
 8013d82:	ecbd 8b02 	vpop	{d8}
 8013d86:	bd70      	pop	{r4, r5, r6, pc}
		HAL_Delay(1);
 8013d88:	2001      	movs	r0, #1
 8013d8a:	f7ec faa1 	bl	80002d0 <HAL_Delay>
 8013d8e:	e7ec      	b.n	8013d6a <const_speed_mazemake+0x92>
 8013d90:	200133ac 	.word	0x200133ac
 8013d94:	20013414 	.word	0x20013414
 8013d98:	200183d8 	.word	0x200183d8
 8013d9c:	200132e0 	.word	0x200132e0
 8013da0:	20018118 	.word	0x20018118
 8013da4:	20018250 	.word	0x20018250
 8013da8:	200132d8 	.word	0x200132d8
 8013dac:	2000b608 	.word	0x2000b608
 8013db0:	2000ba2c 	.word	0x2000ba2c
 8013db4:	20018184 	.word	0x20018184
 8013db8:	2000ba28 	.word	0x2000ba28
 8013dbc:	20018138 	.word	0x20018138
 8013dc0:	200168e4 	.word	0x200168e4
 8013dc4:	200168ec 	.word	0x200168ec
 8013dc8:	2000b498 	.word	0x2000b498
 8013dcc:	20018074 	.word	0x20018074
 8013dd0:	200133b0 	.word	0x200133b0
 8013dd4:	200133e0 	.word	0x200133e0
 8013dd8:	447a0000 	.word	0x447a0000

08013ddc <const_speed_mazemakeback>:

void const_speed_mazemakeback(float input_distance, float input_speed) {
 8013ddc:	b530      	push	{r4, r5, lr}

	start_speed = input_speed;
 8013dde:	4b29      	ldr	r3, [pc, #164]	; (8013e84 <const_speed_mazemakeback+0xa8>)
	max_speed = input_speed;
	end_speed = input_speed;
	acceleration = 0;

	m_timCount = 0;
 8013de0:	4d29      	ldr	r5, [pc, #164]	; (8013e88 <const_speed_mazemakeback+0xac>)
void const_speed_mazemakeback(float input_distance, float input_speed) {
 8013de2:	ed2d 8b02 	vpush	{d8}
	start_speed = input_speed;
 8013de6:	edc3 0a00 	vstr	s1, [r3]
	max_speed = input_speed;
 8013dea:	4b28      	ldr	r3, [pc, #160]	; (8013e8c <const_speed_mazemakeback+0xb0>)
 8013dec:	edc3 0a00 	vstr	s1, [r3]
	end_speed = input_speed;
 8013df0:	4b27      	ldr	r3, [pc, #156]	; (8013e90 <const_speed_mazemakeback+0xb4>)
 8013df2:	edc3 0a00 	vstr	s1, [r3]
	acceleration = 0;
 8013df6:	4b27      	ldr	r3, [pc, #156]	; (8013e94 <const_speed_mazemakeback+0xb8>)
 8013df8:	2400      	movs	r4, #0
 8013dfa:	601c      	str	r4, [r3, #0]
	m_timCount = 0;
 8013dfc:	2300      	movs	r3, #0
 8013dfe:	602b      	str	r3, [r5, #0]
	ideal_speed = input_speed;
 8013e00:	4b25      	ldr	r3, [pc, #148]	; (8013e98 <const_speed_mazemakeback+0xbc>)
 8013e02:	edc3 0a00 	vstr	s1, [r3]
	ideal_acceleration = 0;
 8013e06:	4b25      	ldr	r3, [pc, #148]	; (8013e9c <const_speed_mazemakeback+0xc0>)
void const_speed_mazemakeback(float input_distance, float input_speed) {
 8013e08:	b083      	sub	sp, #12
 8013e0a:	eeb0 8a60 	vmov.f32	s16, s1
 8013e0e:	eef0 8a40 	vmov.f32	s17, s0
	ideal_acceleration = 0;
 8013e12:	601c      	str	r4, [r3, #0]
	reset_distance();
 8013e14:	f7f8 ff0a 	bl	800cc2c <reset_distance>
	ideal_distance = 0;
 8013e18:	4b21      	ldr	r3, [pc, #132]	; (8013ea0 <const_speed_mazemakeback+0xc4>)
	modeacc = 1;
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8013e1a:	4822      	ldr	r0, [pc, #136]	; (8013ea4 <const_speed_mazemakeback+0xc8>)
	ideal_distance = 0;
 8013e1c:	601c      	str	r4, [r3, #0]
	modeacc = 1;
 8013e1e:	4c22      	ldr	r4, [pc, #136]	; (8013ea8 <const_speed_mazemakeback+0xcc>)
 8013e20:	2301      	movs	r3, #1
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8013e22:	210c      	movs	r1, #12
	modeacc = 1;
 8013e24:	7023      	strb	r3, [r4, #0]
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8013e26:	f7f1 fbd1 	bl	80055cc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8013e2a:	2108      	movs	r1, #8
 8013e2c:	481d      	ldr	r0, [pc, #116]	; (8013ea4 <const_speed_mazemakeback+0xc8>)
 8013e2e:	f7f1 fbcd 	bl	80055cc <HAL_TIM_PWM_Start>
//	get_duty(V_R, V_L);
//	if (SENF_maze <= f_presence && SENL_maze >= l_presence
//			&& SENR_maze >= r_presence) {
//		maze_makeronly(direction, SENF_maze, SENL_maze, SENR_maze, x, y);
//	} else {
	maze_makerback(direction, SENF_maze, SENL_maze, SENR_maze, x, y);
 8013e32:	4b1e      	ldr	r3, [pc, #120]	; (8013eac <const_speed_mazemakeback+0xd0>)
 8013e34:	4a1e      	ldr	r2, [pc, #120]	; (8013eb0 <const_speed_mazemakeback+0xd4>)
 8013e36:	681b      	ldr	r3, [r3, #0]
 8013e38:	9301      	str	r3, [sp, #4]
 8013e3a:	4b1e      	ldr	r3, [pc, #120]	; (8013eb4 <const_speed_mazemakeback+0xd8>)
 8013e3c:	491e      	ldr	r1, [pc, #120]	; (8013eb8 <const_speed_mazemakeback+0xdc>)
 8013e3e:	681b      	ldr	r3, [r3, #0]
 8013e40:	9300      	str	r3, [sp, #0]
 8013e42:	481e      	ldr	r0, [pc, #120]	; (8013ebc <const_speed_mazemakeback+0xe0>)
 8013e44:	4b1e      	ldr	r3, [pc, #120]	; (8013ec0 <const_speed_mazemakeback+0xe4>)
 8013e46:	6812      	ldr	r2, [r2, #0]
 8013e48:	681b      	ldr	r3, [r3, #0]
 8013e4a:	6809      	ldr	r1, [r1, #0]
 8013e4c:	6800      	ldr	r0, [r0, #0]
 8013e4e:	f7fd ff15 	bl	8011c7c <maze_makerback>

//	}
	//decision_kitiku();
	while (m_timCount <= input_distance / input_speed * 1000) {	//**************
 8013e52:	eec8 7a88 	vdiv.f32	s15, s17, s16
 8013e56:	ed9f 8a1b 	vldr	s16, [pc, #108]	; 8013ec4 <const_speed_mazemakeback+0xe8>
 8013e5a:	ee27 8a88 	vmul.f32	s16, s15, s16
 8013e5e:	edd5 7a00 	vldr	s15, [r5]
 8013e62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013e66:	eef4 7ac8 	vcmpe.f32	s15, s16
 8013e6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013e6e:	d905      	bls.n	8013e7c <const_speed_mazemakeback+0xa0>
		HAL_Delay(1);
		//printf("%f %f %f %d\n",ideal_speed,E_speedR,dutyper_R,duty_R);
	}
	modeacc = 0;
 8013e70:	2300      	movs	r3, #0
 8013e72:	7023      	strb	r3, [r4, #0]

}
 8013e74:	b003      	add	sp, #12
 8013e76:	ecbd 8b02 	vpop	{d8}
 8013e7a:	bd30      	pop	{r4, r5, pc}
		HAL_Delay(1);
 8013e7c:	2001      	movs	r0, #1
 8013e7e:	f7ec fa27 	bl	80002d0 <HAL_Delay>
 8013e82:	e7ec      	b.n	8013e5e <const_speed_mazemakeback+0x82>
 8013e84:	200133ac 	.word	0x200133ac
 8013e88:	20013414 	.word	0x20013414
 8013e8c:	200132e0 	.word	0x200132e0
 8013e90:	20018118 	.word	0x20018118
 8013e94:	20018250 	.word	0x20018250
 8013e98:	200132d8 	.word	0x200132d8
 8013e9c:	2000b608 	.word	0x2000b608
 8013ea0:	2000ba2c 	.word	0x2000ba2c
 8013ea4:	200183d8 	.word	0x200183d8
 8013ea8:	2000ba28 	.word	0x2000ba28
 8013eac:	200168e4 	.word	0x200168e4
 8013eb0:	200168ec 	.word	0x200168ec
 8013eb4:	2000b498 	.word	0x2000b498
 8013eb8:	20018074 	.word	0x20018074
 8013ebc:	200133b0 	.word	0x200133b0
 8013ec0:	200133e0 	.word	0x200133e0
 8013ec4:	447a0000 	.word	0x447a0000

08013ec8 <const_speed_kitiku>:

void const_speed_kitiku(float input_distance, float input_speed) {
 8013ec8:	b538      	push	{r3, r4, r5, lr}

	start_speed = input_speed;
 8013eca:	4b20      	ldr	r3, [pc, #128]	; (8013f4c <const_speed_kitiku+0x84>)
	max_speed = input_speed;
	end_speed = input_speed;
	acceleration = 0;

	m_timCount = 0;
 8013ecc:	4d20      	ldr	r5, [pc, #128]	; (8013f50 <const_speed_kitiku+0x88>)
void const_speed_kitiku(float input_distance, float input_speed) {
 8013ece:	ed2d 8b02 	vpush	{d8}
	start_speed = input_speed;
 8013ed2:	edc3 0a00 	vstr	s1, [r3]
	max_speed = input_speed;
 8013ed6:	4b1f      	ldr	r3, [pc, #124]	; (8013f54 <const_speed_kitiku+0x8c>)
 8013ed8:	edc3 0a00 	vstr	s1, [r3]
	end_speed = input_speed;
 8013edc:	4b1e      	ldr	r3, [pc, #120]	; (8013f58 <const_speed_kitiku+0x90>)
 8013ede:	edc3 0a00 	vstr	s1, [r3]
	acceleration = 0;
 8013ee2:	4b1e      	ldr	r3, [pc, #120]	; (8013f5c <const_speed_kitiku+0x94>)
 8013ee4:	2400      	movs	r4, #0
 8013ee6:	601c      	str	r4, [r3, #0]
	m_timCount = 0;
 8013ee8:	2300      	movs	r3, #0
 8013eea:	602b      	str	r3, [r5, #0]
	ideal_speed = input_speed;
 8013eec:	4b1c      	ldr	r3, [pc, #112]	; (8013f60 <const_speed_kitiku+0x98>)
 8013eee:	edc3 0a00 	vstr	s1, [r3]
	ideal_acceleration = 0;
 8013ef2:	4b1c      	ldr	r3, [pc, #112]	; (8013f64 <const_speed_kitiku+0x9c>)
void const_speed_kitiku(float input_distance, float input_speed) {
 8013ef4:	eeb0 8a60 	vmov.f32	s16, s1
 8013ef8:	eef0 8a40 	vmov.f32	s17, s0
	ideal_acceleration = 0;
 8013efc:	601c      	str	r4, [r3, #0]
	reset_distance();
 8013efe:	f7f8 fe95 	bl	800cc2c <reset_distance>
	ideal_distance = 0;
 8013f02:	4b19      	ldr	r3, [pc, #100]	; (8013f68 <const_speed_kitiku+0xa0>)
	modeacc = 1;
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8013f04:	4819      	ldr	r0, [pc, #100]	; (8013f6c <const_speed_kitiku+0xa4>)
	ideal_distance = 0;
 8013f06:	601c      	str	r4, [r3, #0]
	modeacc = 1;
 8013f08:	4c19      	ldr	r4, [pc, #100]	; (8013f70 <const_speed_kitiku+0xa8>)
 8013f0a:	2301      	movs	r3, #1
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8013f0c:	210c      	movs	r1, #12
	modeacc = 1;
 8013f0e:	7023      	strb	r3, [r4, #0]
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8013f10:	f7f1 fb5c 	bl	80055cc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8013f14:	2108      	movs	r1, #8
 8013f16:	4815      	ldr	r0, [pc, #84]	; (8013f6c <const_speed_kitiku+0xa4>)
 8013f18:	f7f1 fb58 	bl	80055cc <HAL_TIM_PWM_Start>

	//compress_kitiku();

	while (m_timCount <= input_distance / input_speed * 1000) {	//**************
 8013f1c:	eec8 7a88 	vdiv.f32	s15, s17, s16
 8013f20:	ed9f 8a14 	vldr	s16, [pc, #80]	; 8013f74 <const_speed_kitiku+0xac>
 8013f24:	ee27 8a88 	vmul.f32	s16, s15, s16
 8013f28:	edd5 7a00 	vldr	s15, [r5]
 8013f2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013f30:	eef4 7ac8 	vcmpe.f32	s15, s16
 8013f34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013f38:	d904      	bls.n	8013f44 <const_speed_kitiku+0x7c>
		HAL_Delay(1);
	}
	modeacc = 0;
 8013f3a:	2300      	movs	r3, #0
 8013f3c:	7023      	strb	r3, [r4, #0]

}
 8013f3e:	ecbd 8b02 	vpop	{d8}
 8013f42:	bd38      	pop	{r3, r4, r5, pc}
		HAL_Delay(1);
 8013f44:	2001      	movs	r0, #1
 8013f46:	f7ec f9c3 	bl	80002d0 <HAL_Delay>
 8013f4a:	e7ed      	b.n	8013f28 <const_speed_kitiku+0x60>
 8013f4c:	200133ac 	.word	0x200133ac
 8013f50:	20013414 	.word	0x20013414
 8013f54:	200132e0 	.word	0x200132e0
 8013f58:	20018118 	.word	0x20018118
 8013f5c:	20018250 	.word	0x20018250
 8013f60:	200132d8 	.word	0x200132d8
 8013f64:	2000b608 	.word	0x2000b608
 8013f68:	2000ba2c 	.word	0x2000ba2c
 8013f6c:	200183d8 	.word	0x200183d8
 8013f70:	2000ba28 	.word	0x2000ba28
 8013f74:	447a0000 	.word	0x447a0000

08013f78 <interupt_const_accel>:

void interupt_const_accel(void) {
 8013f78:	b508      	push	{r3, lr}
	int V_R, V_L;
	//float PID_r, PID_l, PID_s, PID_t;
//	PID_s = PID_straight();
//	PID_t = PID_turning();

	ideal_speed = ((float) (m_timCount) / 1000 * acceleration) + start_speed;
 8013f7a:	4b19      	ldr	r3, [pc, #100]	; (8013fe0 <interupt_const_accel+0x68>)
 8013f7c:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8013fe4 <interupt_const_accel+0x6c>
 8013f80:	edd3 7a00 	vldr	s15, [r3]
 8013f84:	4b18      	ldr	r3, [pc, #96]	; (8013fe8 <interupt_const_accel+0x70>)
 8013f86:	eef8 7a67 	vcvt.f32.u32	s15, s15

	Turn_ideal_speed = 0;
 8013f8a:	2200      	movs	r2, #0
	ideal_speed = ((float) (m_timCount) / 1000 * acceleration) + start_speed;
 8013f8c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8013f90:	ed93 7a00 	vldr	s14, [r3]
 8013f94:	4b15      	ldr	r3, [pc, #84]	; (8013fec <interupt_const_accel+0x74>)
 8013f96:	edd3 7a00 	vldr	s15, [r3]
 8013f9a:	4b15      	ldr	r3, [pc, #84]	; (8013ff0 <interupt_const_accel+0x78>)
 8013f9c:	eee6 7a87 	vfma.f32	s15, s13, s14
 8013fa0:	edc3 7a00 	vstr	s15, [r3]
	Turn_ideal_speed = 0;
 8013fa4:	4b13      	ldr	r3, [pc, #76]	; (8013ff4 <interupt_const_accel+0x7c>)
 8013fa6:	601a      	str	r2, [r3, #0]
	motor_PID();
 8013fa8:	f7fe fc82 	bl	80128b0 <motor_PID>
//	PID_l = PID_s - PID_t;		//feedback

	//PID_r = 0;		//feedback
	//PID_l = 0;		//feedback
	V_R = (int) (PID_all_R);
	V_L = (int) (PID_all_L);
 8013fac:	4b12      	ldr	r3, [pc, #72]	; (8013ff8 <interupt_const_accel+0x80>)
 8013fae:	ed93 7a00 	vldr	s14, [r3]
	V_R = (int) (PID_all_R);
 8013fb2:	4b12      	ldr	r3, [pc, #72]	; (8013ffc <interupt_const_accel+0x84>)
 8013fb4:	edd3 7a00 	vldr	s15, [r3]
//		} else {
//			V_L = (((Im * ng * acceleration / 1000 / tireR) - Tw) * Rm / kt)
//					+ (E_speedL / 1000 * ng * kb / tireR) + PID_l;
//		}
//	}
	get_duty2(V_R, V_L);
 8013fb8:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8013fbc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8013fc0:	ee17 1a10 	vmov	r1, s14
 8013fc4:	ee17 0a90 	vmov	r0, s15
 8013fc8:	f7ff fac6 	bl	8013558 <get_duty2>
__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3,duty_L);
 8013fcc:	4b0c      	ldr	r3, [pc, #48]	; (8014000 <interupt_const_accel+0x88>)
 8013fce:	4a0d      	ldr	r2, [pc, #52]	; (8014004 <interupt_const_accel+0x8c>)
 8013fd0:	681b      	ldr	r3, [r3, #0]
 8013fd2:	6812      	ldr	r2, [r2, #0]
 8013fd4:	63da      	str	r2, [r3, #60]	; 0x3c
__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4,duty_R);
 8013fd6:	4a0c      	ldr	r2, [pc, #48]	; (8014008 <interupt_const_accel+0x90>)
 8013fd8:	6812      	ldr	r2, [r2, #0]
 8013fda:	641a      	str	r2, [r3, #64]	; 0x40
 8013fdc:	bd08      	pop	{r3, pc}
 8013fde:	bf00      	nop
 8013fe0:	20013414 	.word	0x20013414
 8013fe4:	447a0000 	.word	0x447a0000
 8013fe8:	20018250 	.word	0x20018250
 8013fec:	200133ac 	.word	0x200133ac
 8013ff0:	200132d8 	.word	0x200132d8
 8013ff4:	200133b4 	.word	0x200133b4
 8013ff8:	20018174 	.word	0x20018174
 8013ffc:	2000ba14 	.word	0x2000ba14
 8014000:	200183d8 	.word	0x200183d8
 8014004:	20018138 	.word	0x20018138
 8014008:	20018184 	.word	0x20018184

0801400c <straight_table>:

}

void straight_table(float input_distance, float input_start_speed,
	float input_end_speed, float input_max_speed, float input_acceleration) {
 801400c:	b538      	push	{r3, r4, r5, lr}
float V_R, V_L;

start_speed = input_start_speed;
 801400e:	4b37      	ldr	r3, [pc, #220]	; (80140ec <straight_table+0xe0>)
max_speed = input_max_speed;
end_speed = input_end_speed;
acceleration = input_acceleration;

m_timCount = 0;
ideal_speed = input_start_speed;
 8014010:	4d37      	ldr	r5, [pc, #220]	; (80140f0 <straight_table+0xe4>)
//get_duty(V_R, V_L);

reset_distance();
ideal_distance = 0;
get_duty(V_R, V_L);
__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3,duty_R);
 8014012:	4c38      	ldr	r4, [pc, #224]	; (80140f4 <straight_table+0xe8>)
ideal_speed = input_start_speed;
 8014014:	edc5 0a00 	vstr	s1, [r5]
	float input_end_speed, float input_max_speed, float input_acceleration) {
 8014018:	ed2d 8b06 	vpush	{d8-d10}
start_speed = input_start_speed;
 801401c:	edc3 0a00 	vstr	s1, [r3]
max_speed = input_max_speed;
 8014020:	4b35      	ldr	r3, [pc, #212]	; (80140f8 <straight_table+0xec>)
 8014022:	edc3 1a00 	vstr	s3, [r3]
end_speed = input_end_speed;
 8014026:	4b35      	ldr	r3, [pc, #212]	; (80140fc <straight_table+0xf0>)
 8014028:	ed83 1a00 	vstr	s2, [r3]
acceleration = input_acceleration;
 801402c:	4b34      	ldr	r3, [pc, #208]	; (8014100 <straight_table+0xf4>)
 801402e:	ed83 2a00 	vstr	s4, [r3]
m_timCount = 0;
 8014032:	4b34      	ldr	r3, [pc, #208]	; (8014104 <straight_table+0xf8>)
 8014034:	2200      	movs	r2, #0
 8014036:	601a      	str	r2, [r3, #0]
ideal_acceleration = acceleration;
 8014038:	4b33      	ldr	r3, [pc, #204]	; (8014108 <straight_table+0xfc>)
	float input_end_speed, float input_max_speed, float input_acceleration) {
 801403a:	eeb0 9a42 	vmov.f32	s18, s4
 801403e:	eef0 8a61 	vmov.f32	s17, s3
ideal_acceleration = acceleration;
 8014042:	ed83 2a00 	vstr	s4, [r3]
	float input_end_speed, float input_max_speed, float input_acceleration) {
 8014046:	eef0 9a41 	vmov.f32	s19, s2
 801404a:	eeb0 aa40 	vmov.f32	s20, s0
 801404e:	eeb0 8a60 	vmov.f32	s16, s1
reset_distance();
 8014052:	f7f8 fdeb 	bl	800cc2c <reset_distance>
ideal_distance = 0;
 8014056:	2200      	movs	r2, #0
 8014058:	4b2c      	ldr	r3, [pc, #176]	; (801410c <straight_table+0x100>)
get_duty(V_R, V_L);
 801405a:	ee00 2a90 	vmov	s1, r2
 801405e:	ee00 2a10 	vmov	s0, r2
ideal_distance = 0;
 8014062:	601a      	str	r2, [r3, #0]
get_duty(V_R, V_L);
 8014064:	f7ff f9dc 	bl	8013420 <get_duty>
__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3,duty_R);
 8014068:	4a29      	ldr	r2, [pc, #164]	; (8014110 <straight_table+0x104>)
 801406a:	6823      	ldr	r3, [r4, #0]
 801406c:	6812      	ldr	r2, [r2, #0]
 801406e:	63da      	str	r2, [r3, #60]	; 0x3c
__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4,duty_L);
 8014070:	4a28      	ldr	r2, [pc, #160]	; (8014114 <straight_table+0x108>)
 8014072:	6812      	ldr	r2, [r2, #0]
 8014074:	641a      	str	r2, [r3, #64]	; 0x40
//printf("%f,%f,%f,%f,%f,%f,%f\n",start_speed, end_speed, max_speed, acceleration,ideal_speed, ideal_distance, ideal_acceleration);

//STBYON;
HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8014076:	210c      	movs	r1, #12
 8014078:	4620      	mov	r0, r4
 801407a:	f7f1 faa7 	bl	80055cc <HAL_TIM_PWM_Start>
HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 801407e:	2108      	movs	r1, #8
 8014080:	4620      	mov	r0, r4
 8014082:	f7f1 faa3 	bl	80055cc <HAL_TIM_PWM_Start>

straight_const_accel(input_distance, input_start_speed, input_max_speed,
 8014086:	eef0 1a49 	vmov.f32	s3, s18
 801408a:	eeb0 1a68 	vmov.f32	s2, s17
 801408e:	eef0 0a48 	vmov.f32	s1, s16
 8014092:	eeb0 0a4a 	vmov.f32	s0, s20
 8014096:	f7ff fb19 	bl	80136cc <straight_const_accel>
//		if (input_distance - (E_distanceR + E_distanceL) / 2
//					<= ((E_speedR + E_speedL) * (E_speedR + E_speedL) / 4
//							- input_end_speed * input_end_speed) / input_acceleration) {
const_speed(
		input_distance
				- (2 * input_max_speed * input_max_speed
 801409a:	ee78 7aa8 	vadd.f32	s15, s17, s17
						- input_start_speed * input_start_speed
 801409e:	ee28 8a48 	vnmul.f32	s16, s16, s16
const_speed(
 80140a2:	eef0 0a68 	vmov.f32	s1, s17
						- input_start_speed * input_start_speed
 80140a6:	eea8 8aa7 	vfma.f32	s16, s17, s15
						- input_end_speed * input_end_speed) / 2
 80140aa:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80140ae:	eea9 8ae9 	vfms.f32	s16, s19, s19
 80140b2:	ee28 8a27 	vmul.f32	s16, s16, s15
						/ input_acceleration, input_max_speed);
 80140b6:	ee88 0a09 	vdiv.f32	s0, s16, s18
const_speed(
 80140ba:	ee3a 0a40 	vsub.f32	s0, s20, s0
 80140be:	f7ff fbcd 	bl	801385c <const_speed>
//yellow_count(200);
//}
const_accel(ideal_speed, input_end_speed, -input_acceleration);
 80140c2:	eeb1 1a49 	vneg.f32	s2, s18
 80140c6:	eef0 0a69 	vmov.f32	s1, s19
 80140ca:	ed95 0a00 	vldr	s0, [r5]
 80140ce:	f7ff fab3 	bl	8013638 <const_accel>

HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_3);
 80140d2:	2108      	movs	r1, #8
 80140d4:	4620      	mov	r0, r4
 80140d6:	f7f1 fa95 	bl	8005604 <HAL_TIM_PWM_Stop>
HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_4);
//		yellow_count(120);

}
 80140da:	ecbd 8b06 	vpop	{d8-d10}
HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_4);
 80140de:	4620      	mov	r0, r4
 80140e0:	210c      	movs	r1, #12
}
 80140e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_4);
 80140e6:	f7f1 ba8d 	b.w	8005604 <HAL_TIM_PWM_Stop>
 80140ea:	bf00      	nop
 80140ec:	200133ac 	.word	0x200133ac
 80140f0:	200132d8 	.word	0x200132d8
 80140f4:	200183d8 	.word	0x200183d8
 80140f8:	200132e0 	.word	0x200132e0
 80140fc:	20018118 	.word	0x20018118
 8014100:	20018250 	.word	0x20018250
 8014104:	20013414 	.word	0x20013414
 8014108:	2000b608 	.word	0x2000b608
 801410c:	2000ba2c 	.word	0x2000ba2c
 8014110:	20018184 	.word	0x20018184
 8014114:	20018138 	.word	0x20018138

08014118 <no_angle>:

void no_angle() {
ideal_distance = 0;
 8014118:	4a21      	ldr	r2, [pc, #132]	; (80141a0 <no_angle+0x88>)
Turn_ideal_acceleration = 0;
Turn_ideal_speed = 0;
Turn_acceleration = 0;
Turn_start_speed = 0;

STBYON;
 801411a:	4822      	ldr	r0, [pc, #136]	; (80141a4 <no_angle+0x8c>)
ideal_distance = 0;
 801411c:	2300      	movs	r3, #0
void no_angle() {
 801411e:	b510      	push	{r4, lr}
ideal_distance = 0;
 8014120:	6013      	str	r3, [r2, #0]
ideal_acceleration = 0;
 8014122:	4a21      	ldr	r2, [pc, #132]	; (80141a8 <no_angle+0x90>)
HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
modeacc = 3;

while (SEN_on[0] <= 300 || SEN_on[2] <= 900 || SEN_on[4] <= 300) {
 8014124:	4c21      	ldr	r4, [pc, #132]	; (80141ac <no_angle+0x94>)
ideal_acceleration = 0;
 8014126:	6013      	str	r3, [r2, #0]
ideal_speed = 0;
 8014128:	4a21      	ldr	r2, [pc, #132]	; (80141b0 <no_angle+0x98>)
 801412a:	6013      	str	r3, [r2, #0]
acceleration = 0;
 801412c:	4a21      	ldr	r2, [pc, #132]	; (80141b4 <no_angle+0x9c>)
 801412e:	6013      	str	r3, [r2, #0]
start_speed = 0;
 8014130:	4a21      	ldr	r2, [pc, #132]	; (80141b8 <no_angle+0xa0>)
 8014132:	6013      	str	r3, [r2, #0]
angle = 0;
 8014134:	4a21      	ldr	r2, [pc, #132]	; (80141bc <no_angle+0xa4>)
 8014136:	6013      	str	r3, [r2, #0]
Turn_ideal_distance = 0;
 8014138:	4a21      	ldr	r2, [pc, #132]	; (80141c0 <no_angle+0xa8>)
 801413a:	6013      	str	r3, [r2, #0]
Turn_ideal_acceleration = 0;
 801413c:	4a21      	ldr	r2, [pc, #132]	; (80141c4 <no_angle+0xac>)
 801413e:	6013      	str	r3, [r2, #0]
Turn_ideal_speed = 0;
 8014140:	4a21      	ldr	r2, [pc, #132]	; (80141c8 <no_angle+0xb0>)
 8014142:	6013      	str	r3, [r2, #0]
Turn_acceleration = 0;
 8014144:	4a21      	ldr	r2, [pc, #132]	; (80141cc <no_angle+0xb4>)
 8014146:	6013      	str	r3, [r2, #0]
Turn_start_speed = 0;
 8014148:	4a21      	ldr	r2, [pc, #132]	; (80141d0 <no_angle+0xb8>)
STBYON;
 801414a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
Turn_start_speed = 0;
 801414e:	6013      	str	r3, [r2, #0]
STBYON;
 8014150:	2201      	movs	r2, #1
 8014152:	f7ee fa3d 	bl	80025d0 <HAL_GPIO_WritePin>
HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8014156:	210c      	movs	r1, #12
 8014158:	481e      	ldr	r0, [pc, #120]	; (80141d4 <no_angle+0xbc>)
 801415a:	f7f1 fa37 	bl	80055cc <HAL_TIM_PWM_Start>
HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 801415e:	2108      	movs	r1, #8
 8014160:	481c      	ldr	r0, [pc, #112]	; (80141d4 <no_angle+0xbc>)
 8014162:	f7f1 fa33 	bl	80055cc <HAL_TIM_PWM_Start>
modeacc = 3;
 8014166:	4b1c      	ldr	r3, [pc, #112]	; (80141d8 <no_angle+0xc0>)
 8014168:	2203      	movs	r2, #3
 801416a:	701a      	strb	r2, [r3, #0]
while (SEN_on[0] <= 300 || SEN_on[2] <= 900 || SEN_on[4] <= 300) {
 801416c:	8823      	ldrh	r3, [r4, #0]
 801416e:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8014172:	d911      	bls.n	8014198 <no_angle+0x80>
 8014174:	88a3      	ldrh	r3, [r4, #4]
 8014176:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 801417a:	d90d      	bls.n	8014198 <no_angle+0x80>
 801417c:	8923      	ldrh	r3, [r4, #8]
 801417e:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8014182:	d909      	bls.n	8014198 <no_angle+0x80>

	HAL_Delay(1);
}

HAL_TIM_PWM_Stop_IT(&htim8, TIM_CHANNEL_4);
 8014184:	210c      	movs	r1, #12
 8014186:	4813      	ldr	r0, [pc, #76]	; (80141d4 <no_angle+0xbc>)
 8014188:	f7f1 faaa 	bl	80056e0 <HAL_TIM_PWM_Stop_IT>
HAL_TIM_PWM_Stop_IT(&htim8, TIM_CHANNEL_3);
 801418c:	2108      	movs	r1, #8
 801418e:	4811      	ldr	r0, [pc, #68]	; (80141d4 <no_angle+0xbc>)

}
 8014190:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
HAL_TIM_PWM_Stop_IT(&htim8, TIM_CHANNEL_3);
 8014194:	f7f1 baa4 	b.w	80056e0 <HAL_TIM_PWM_Stop_IT>
	HAL_Delay(1);
 8014198:	2001      	movs	r0, #1
 801419a:	f7ec f899 	bl	80002d0 <HAL_Delay>
 801419e:	e7e5      	b.n	801416c <no_angle+0x54>
 80141a0:	2000ba2c 	.word	0x2000ba2c
 80141a4:	40020400 	.word	0x40020400
 80141a8:	2000b608 	.word	0x2000b608
 80141ac:	20013420 	.word	0x20013420
 80141b0:	200132d8 	.word	0x200132d8
 80141b4:	20018250 	.word	0x20018250
 80141b8:	200133ac 	.word	0x200133ac
 80141bc:	20013434 	.word	0x20013434
 80141c0:	20014bc0 	.word	0x20014bc0
 80141c4:	20003c28 	.word	0x20003c28
 80141c8:	200133b4 	.word	0x200133b4
 80141cc:	2000b5e4 	.word	0x2000b5e4
 80141d0:	2000bc38 	.word	0x2000bc38
 80141d4:	200183d8 	.word	0x200183d8
 80141d8:	2000ba28 	.word	0x2000ba28

080141dc <no_move>:
void no_move(float input_distance) {
 80141dc:	b508      	push	{r3, lr}
ideal_distance = input_distance;
 80141de:	4b10      	ldr	r3, [pc, #64]	; (8014220 <no_move+0x44>)
ideal_acceleration = 0;
 80141e0:	4a10      	ldr	r2, [pc, #64]	; (8014224 <no_move+0x48>)
ideal_distance = input_distance;
 80141e2:	ed83 0a00 	vstr	s0, [r3]
ideal_acceleration = 0;
 80141e6:	2300      	movs	r3, #0
 80141e8:	6013      	str	r3, [r2, #0]
ideal_speed = 0;
 80141ea:	4a0f      	ldr	r2, [pc, #60]	; (8014228 <no_move+0x4c>)
acceleration = 0;
start_speed = 0;

STBYON;
 80141ec:	480f      	ldr	r0, [pc, #60]	; (801422c <no_move+0x50>)
ideal_speed = 0;
 80141ee:	6013      	str	r3, [r2, #0]
acceleration = 0;
 80141f0:	4a0f      	ldr	r2, [pc, #60]	; (8014230 <no_move+0x54>)
 80141f2:	6013      	str	r3, [r2, #0]
start_speed = 0;
 80141f4:	4a0f      	ldr	r2, [pc, #60]	; (8014234 <no_move+0x58>)
STBYON;
 80141f6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
start_speed = 0;
 80141fa:	6013      	str	r3, [r2, #0]
STBYON;
 80141fc:	2201      	movs	r2, #1
 80141fe:	f7ee f9e7 	bl	80025d0 <HAL_GPIO_WritePin>
HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8014202:	210c      	movs	r1, #12
 8014204:	480c      	ldr	r0, [pc, #48]	; (8014238 <no_move+0x5c>)
 8014206:	f7f1 f9e1 	bl	80055cc <HAL_TIM_PWM_Start>
HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 801420a:	2108      	movs	r1, #8
 801420c:	480a      	ldr	r0, [pc, #40]	; (8014238 <no_move+0x5c>)
 801420e:	f7f1 f9dd 	bl	80055cc <HAL_TIM_PWM_Start>
modeacc = 1;
 8014212:	4b0a      	ldr	r3, [pc, #40]	; (801423c <no_move+0x60>)
 8014214:	2201      	movs	r2, #1
 8014216:	701a      	strb	r2, [r3, #0]
while (1) {
	HAL_Delay(1);
 8014218:	2001      	movs	r0, #1
 801421a:	f7ec f859 	bl	80002d0 <HAL_Delay>
 801421e:	e7fb      	b.n	8014218 <no_move+0x3c>
 8014220:	2000ba2c 	.word	0x2000ba2c
 8014224:	2000b608 	.word	0x2000b608
 8014228:	200132d8 	.word	0x200132d8
 801422c:	40020400 	.word	0x40020400
 8014230:	20018250 	.word	0x20018250
 8014234:	200133ac 	.word	0x200133ac
 8014238:	200183d8 	.word	0x200183d8
 801423c:	2000ba28 	.word	0x2000ba28

08014240 <interupt_angle_const_accel>:
}

}

void interupt_angle_const_accel(void) {
 8014240:	b508      	push	{r3, lr}

int V_R, V_L;
//	float PID_r, PID_l, PID_s, PID_t;
//	PID_s = PID_straight();
//	PID_t = PID_turning();
ideal_speed = 0;
 8014242:	4b19      	ldr	r3, [pc, #100]	; (80142a8 <interupt_angle_const_accel+0x68>)
Turn_ideal_speed = ((float) (m_timCount) / 1000 * Turn_acceleration)
 8014244:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80142ac <interupt_angle_const_accel+0x6c>
ideal_speed = 0;
 8014248:	2200      	movs	r2, #0
 801424a:	601a      	str	r2, [r3, #0]
Turn_ideal_speed = ((float) (m_timCount) / 1000 * Turn_acceleration)
 801424c:	4b18      	ldr	r3, [pc, #96]	; (80142b0 <interupt_angle_const_accel+0x70>)
 801424e:	edd3 7a00 	vldr	s15, [r3]
 8014252:	4b18      	ldr	r3, [pc, #96]	; (80142b4 <interupt_angle_const_accel+0x74>)
 8014254:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014258:	eec7 6a87 	vdiv.f32	s13, s15, s14
		+ Turn_start_speed;
 801425c:	ed93 7a00 	vldr	s14, [r3]
 8014260:	4b15      	ldr	r3, [pc, #84]	; (80142b8 <interupt_angle_const_accel+0x78>)
 8014262:	edd3 7a00 	vldr	s15, [r3]
Turn_ideal_speed = ((float) (m_timCount) / 1000 * Turn_acceleration)
 8014266:	4b15      	ldr	r3, [pc, #84]	; (80142bc <interupt_angle_const_accel+0x7c>)
		+ Turn_start_speed;
 8014268:	eee6 7a87 	vfma.f32	s15, s13, s14
Turn_ideal_speed = ((float) (m_timCount) / 1000 * Turn_acceleration)
 801426c:	edc3 7a00 	vstr	s15, [r3]

//	PID_r = PID_s + PID_t;		//feedback
//	PID_l = PID_s - PID_t;		//feedback
motor_PID();
 8014270:	f7fe fb1e 	bl	80128b0 <motor_PID>
//PID_r = 0;		//feedback
//PID_l = 0;		//feedback

V_R = (int) (PID_all_R);
V_L = (int) (PID_all_L);
 8014274:	4b12      	ldr	r3, [pc, #72]	; (80142c0 <interupt_angle_const_accel+0x80>)
 8014276:	ed93 7a00 	vldr	s14, [r3]
V_R = (int) (PID_all_R);
 801427a:	4b12      	ldr	r3, [pc, #72]	; (80142c4 <interupt_angle_const_accel+0x84>)
 801427c:	edd3 7a00 	vldr	s15, [r3]
get_duty2(V_R, V_L);
 8014280:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8014284:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014288:	ee17 1a10 	vmov	r1, s14
 801428c:	ee17 0a90 	vmov	r0, s15
 8014290:	f7ff f962 	bl	8013558 <get_duty2>
__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3,duty_L);
 8014294:	4b0c      	ldr	r3, [pc, #48]	; (80142c8 <interupt_angle_const_accel+0x88>)
 8014296:	4a0d      	ldr	r2, [pc, #52]	; (80142cc <interupt_angle_const_accel+0x8c>)
 8014298:	681b      	ldr	r3, [r3, #0]
 801429a:	6812      	ldr	r2, [r2, #0]
 801429c:	63da      	str	r2, [r3, #60]	; 0x3c
__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4,duty_R);
 801429e:	4a0c      	ldr	r2, [pc, #48]	; (80142d0 <interupt_angle_const_accel+0x90>)
 80142a0:	6812      	ldr	r2, [r2, #0]
 80142a2:	641a      	str	r2, [r3, #64]	; 0x40
 80142a4:	bd08      	pop	{r3, pc}
 80142a6:	bf00      	nop
 80142a8:	200132d8 	.word	0x200132d8
 80142ac:	447a0000 	.word	0x447a0000
 80142b0:	20013414 	.word	0x20013414
 80142b4:	2000b5e4 	.word	0x2000b5e4
 80142b8:	2000bc38 	.word	0x2000bc38
 80142bc:	200133b4 	.word	0x200133b4
 80142c0:	20018174 	.word	0x20018174
 80142c4:	2000ba14 	.word	0x2000ba14
 80142c8:	200183d8 	.word	0x200183d8
 80142cc:	20018138 	.word	0x20018138
 80142d0:	20018184 	.word	0x20018184

080142d4 <turning_accel>:

}

void turning_accel(float input_distance, float input_start_speed,
float input_max_speed, float input_acceleration) {	//deg/s
 80142d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
//float V_R, V_L;
start_speed = 0;
 80142d8:	4a28      	ldr	r2, [pc, #160]	; (801437c <turning_accel+0xa8>)
max_speed = 0;
acceleration = 0;
Turn_start_speed = input_start_speed;
Turn_max_speed = input_max_speed;
Turn_acceleration = input_acceleration;
 80142da:	4d29      	ldr	r5, [pc, #164]	; (8014380 <turning_accel+0xac>)
//Turn_ideal_distance= 0;
Turn_ideal_speed = Turn_start_speed;
Turn_ideal_acceleration = Turn_acceleration;

m_timCount = 0;
 80142dc:	4c29      	ldr	r4, [pc, #164]	; (8014384 <turning_accel+0xb0>)
Turn_start_speed = input_start_speed;
 80142de:	4f2a      	ldr	r7, [pc, #168]	; (8014388 <turning_accel+0xb4>)
Turn_max_speed = input_max_speed;
 80142e0:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 80143a8 <turning_accel+0xd4>

HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 80142e4:	4829      	ldr	r0, [pc, #164]	; (801438c <turning_accel+0xb8>)
Turn_max_speed = input_max_speed;
 80142e6:	ed88 1a00 	vstr	s2, [r8]
start_speed = 0;
 80142ea:	2300      	movs	r3, #0
float input_max_speed, float input_acceleration) {	//deg/s
 80142ec:	ed2d 8b02 	vpush	{d8}
start_speed = 0;
 80142f0:	6013      	str	r3, [r2, #0]
max_speed = 0;
 80142f2:	4a27      	ldr	r2, [pc, #156]	; (8014390 <turning_accel+0xbc>)
Turn_acceleration = input_acceleration;
 80142f4:	edc5 1a00 	vstr	s3, [r5]
max_speed = 0;
 80142f8:	6013      	str	r3, [r2, #0]
acceleration = 0;
 80142fa:	4a26      	ldr	r2, [pc, #152]	; (8014394 <turning_accel+0xc0>)
Turn_start_speed = input_start_speed;
 80142fc:	edc7 0a00 	vstr	s1, [r7]
acceleration = 0;
 8014300:	6013      	str	r3, [r2, #0]
Turn_ideal_speed = Turn_start_speed;
 8014302:	4b25      	ldr	r3, [pc, #148]	; (8014398 <turning_accel+0xc4>)
//	V_R = 2;
//	V_L = -2;
//	get_duty(V_R, V_L);
modeacc = 2;
while (m_timCount
	< (int) ((Turn_max_speed - Turn_start_speed) / Turn_acceleration * 1000)) {
 8014304:	ed9f 8a25 	vldr	s16, [pc, #148]	; 801439c <turning_accel+0xc8>
Turn_ideal_speed = Turn_start_speed;
 8014308:	edc3 0a00 	vstr	s1, [r3]
Turn_ideal_acceleration = Turn_acceleration;
 801430c:	4b24      	ldr	r3, [pc, #144]	; (80143a0 <turning_accel+0xcc>)
HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 801430e:	210c      	movs	r1, #12
Turn_ideal_acceleration = Turn_acceleration;
 8014310:	edc3 1a00 	vstr	s3, [r3]
m_timCount = 0;
 8014314:	2300      	movs	r3, #0
 8014316:	6023      	str	r3, [r4, #0]
HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8014318:	f7f1 f958 	bl	80055cc <HAL_TIM_PWM_Start>
HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 801431c:	2108      	movs	r1, #8
 801431e:	481b      	ldr	r0, [pc, #108]	; (801438c <turning_accel+0xb8>)
 8014320:	f7f1 f954 	bl	80055cc <HAL_TIM_PWM_Start>
modeacc = 2;
 8014324:	4b1f      	ldr	r3, [pc, #124]	; (80143a4 <turning_accel+0xd0>)
 8014326:	2202      	movs	r2, #2
 8014328:	462e      	mov	r6, r5
 801432a:	701a      	strb	r2, [r3, #0]
 801432c:	4625      	mov	r5, r4
 801432e:	461c      	mov	r4, r3
	< (int) ((Turn_max_speed - Turn_start_speed) / Turn_acceleration * 1000)) {
 8014330:	edd7 7a00 	vldr	s15, [r7]
 8014334:	ed98 7a00 	vldr	s14, [r8]
 8014338:	edd6 6a00 	vldr	s13, [r6]
while (m_timCount
 801433c:	682b      	ldr	r3, [r5, #0]
	< (int) ((Turn_max_speed - Turn_start_speed) / Turn_acceleration * 1000)) {
 801433e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8014342:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8014346:	ee67 7a88 	vmul.f32	s15, s15, s16
 801434a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
while (m_timCount
 801434e:	ee17 2a90 	vmov	r2, s15
 8014352:	429a      	cmp	r2, r3
 8014354:	d80d      	bhi.n	8014372 <turning_accel+0x9e>
//
//	while((Turn_ideal_distance-angle) >=2 ||(Turn_ideal_distance-angle)<=-2){
//		HAL_Delay(1);
//
//	}
modeacc = 0;
 8014356:	2300      	movs	r3, #0
HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_3);
 8014358:	2108      	movs	r1, #8
 801435a:	480c      	ldr	r0, [pc, #48]	; (801438c <turning_accel+0xb8>)
modeacc = 0;
 801435c:	7023      	strb	r3, [r4, #0]
HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_3);
 801435e:	f7f1 f951 	bl	8005604 <HAL_TIM_PWM_Stop>
HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_4);

}
 8014362:	ecbd 8b02 	vpop	{d8}
HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_4);
 8014366:	210c      	movs	r1, #12
 8014368:	4808      	ldr	r0, [pc, #32]	; (801438c <turning_accel+0xb8>)
}
 801436a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_4);
 801436e:	f7f1 b949 	b.w	8005604 <HAL_TIM_PWM_Stop>
HAL_Delay(1);
 8014372:	2001      	movs	r0, #1
 8014374:	f7eb ffac 	bl	80002d0 <HAL_Delay>
 8014378:	e7da      	b.n	8014330 <turning_accel+0x5c>
 801437a:	bf00      	nop
 801437c:	200133ac 	.word	0x200133ac
 8014380:	2000b5e4 	.word	0x2000b5e4
 8014384:	20013414 	.word	0x20013414
 8014388:	2000bc38 	.word	0x2000bc38
 801438c:	200183d8 	.word	0x200183d8
 8014390:	200132e0 	.word	0x200132e0
 8014394:	20018250 	.word	0x20018250
 8014398:	200133b4 	.word	0x200133b4
 801439c:	447a0000 	.word	0x447a0000
 80143a0:	20003c28 	.word	0x20003c28
 80143a4:	2000ba28 	.word	0x2000ba28
 80143a8:	2000b5dc 	.word	0x2000b5dc

080143ac <turningtable_accel>:
void turningtable_accel(float min_distance, float input_start_speed,
float input_max_speed, float input_acceleration) {	//deg/s
 80143ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
float V_R, V_L;
float delta;
start_speed = 0;
 80143b0:	4a46      	ldr	r2, [pc, #280]	; (80144cc <turningtable_accel+0x120>)
max_speed = 0;
acceleration = 0;
Turn_start_speed = input_start_speed;
Turn_max_speed = input_max_speed;
 80143b2:	4f47      	ldr	r7, [pc, #284]	; (80144d0 <turningtable_accel+0x124>)
Turn_acceleration = input_acceleration;
//Turn_ideal_distance= 0;
Turn_ideal_speed = Turn_start_speed;
Turn_ideal_acceleration = input_acceleration;

m_timCount = 0;
 80143b4:	4e47      	ldr	r6, [pc, #284]	; (80144d4 <turningtable_accel+0x128>)
Turn_start_speed = input_start_speed;
 80143b6:	f8df 8140 	ldr.w	r8, [pc, #320]	; 80144f8 <turningtable_accel+0x14c>
Turn_acceleration = input_acceleration;
 80143ba:	4c47      	ldr	r4, [pc, #284]	; (80144d8 <turningtable_accel+0x12c>)
Turn_ideal_speed = Turn_start_speed;
 80143bc:	4d47      	ldr	r5, [pc, #284]	; (80144dc <turningtable_accel+0x130>)

HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 80143be:	4848      	ldr	r0, [pc, #288]	; (80144e0 <turningtable_accel+0x134>)
Turn_start_speed = input_start_speed;
 80143c0:	edc8 0a00 	vstr	s1, [r8]
start_speed = 0;
 80143c4:	2300      	movs	r3, #0
float input_max_speed, float input_acceleration) {	//deg/s
 80143c6:	ed2d 8b02 	vpush	{d8}
start_speed = 0;
 80143ca:	6013      	str	r3, [r2, #0]
max_speed = 0;
 80143cc:	4a45      	ldr	r2, [pc, #276]	; (80144e4 <turningtable_accel+0x138>)
Turn_max_speed = input_max_speed;
 80143ce:	ed87 1a00 	vstr	s2, [r7]
max_speed = 0;
 80143d2:	6013      	str	r3, [r2, #0]
acceleration = 0;
 80143d4:	4a44      	ldr	r2, [pc, #272]	; (80144e8 <turningtable_accel+0x13c>)
Turn_acceleration = input_acceleration;
 80143d6:	edc4 1a00 	vstr	s3, [r4]
acceleration = 0;
 80143da:	6013      	str	r3, [r2, #0]
Turn_ideal_acceleration = input_acceleration;
 80143dc:	4b43      	ldr	r3, [pc, #268]	; (80144ec <turningtable_accel+0x140>)
Turn_ideal_speed = Turn_start_speed;
 80143de:	edc5 0a00 	vstr	s1, [r5]
Turn_ideal_acceleration = input_acceleration;
 80143e2:	edc3 1a00 	vstr	s3, [r3]
HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 80143e6:	210c      	movs	r1, #12
m_timCount = 0;
 80143e8:	2300      	movs	r3, #0
 80143ea:	6033      	str	r3, [r6, #0]
float input_max_speed, float input_acceleration) {	//deg/s
 80143ec:	eeb0 8a40 	vmov.f32	s16, s0
HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 80143f0:	f7f1 f8ec 	bl	80055cc <HAL_TIM_PWM_Start>
HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 80143f4:	2108      	movs	r1, #8
 80143f6:	483a      	ldr	r0, [pc, #232]	; (80144e0 <turningtable_accel+0x134>)
//	V_R = 2;
//	V_L = -2;
//	get_duty(V_R, V_L);
modeacc = 2;
while (m_timCount
	<= (int) ((Turn_max_speed - Turn_start_speed) / Turn_acceleration * 1000)) {
 80143f8:	eddf 8a3d 	vldr	s17, [pc, #244]	; 80144f0 <turningtable_accel+0x144>
//								- Turn_end_speed * Turn_end_speed) / Turn_acceleration)
HAL_Delay(1);
if (min_distance >= 0
		&& (min_distance / 2
				<= (Turn_ideal_speed * Turn_ideal_speed
						- Turn_end_speed * Turn_end_speed) / Turn_acceleration
 80143fc:	f8df a0fc 	ldr.w	sl, [pc, #252]	; 80144fc <turningtable_accel+0x150>
HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8014400:	f7f1 f8e4 	bl	80055cc <HAL_TIM_PWM_Start>
modeacc = 2;
 8014404:	4b3b      	ldr	r3, [pc, #236]	; (80144f4 <turningtable_accel+0x148>)
 8014406:	2202      	movs	r2, #2
 8014408:	46b9      	mov	r9, r7
 801440a:	701a      	strb	r2, [r3, #0]
 801440c:	4637      	mov	r7, r6
 801440e:	461e      	mov	r6, r3
	<= (int) ((Turn_max_speed - Turn_start_speed) / Turn_acceleration * 1000)) {
 8014410:	edd8 7a00 	vldr	s15, [r8]
 8014414:	ed99 7a00 	vldr	s14, [r9]
 8014418:	edd4 6a00 	vldr	s13, [r4]
while (m_timCount
 801441c:	683b      	ldr	r3, [r7, #0]
	<= (int) ((Turn_max_speed - Turn_start_speed) / Turn_acceleration * 1000)) {
 801441e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8014422:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8014426:	ee67 7aa8 	vmul.f32	s15, s15, s17
 801442a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
while (m_timCount
 801442e:	ee17 2a90 	vmov	r2, s15
 8014432:	429a      	cmp	r2, r3
 8014434:	d31e      	bcc.n	8014474 <turningtable_accel+0xc8>
HAL_Delay(1);
 8014436:	2001      	movs	r0, #1
 8014438:	f7eb ff4a 	bl	80002d0 <HAL_Delay>
if (min_distance >= 0
 801443c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8014440:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014444:	db24      	blt.n	8014490 <turningtable_accel+0xe4>
						- Turn_end_speed * Turn_end_speed) / Turn_acceleration
 8014446:	edda 7a00 	vldr	s15, [sl]
				<= (Turn_ideal_speed * Turn_ideal_speed
 801444a:	ed95 7a00 	vldr	s14, [r5]
						- Turn_end_speed * Turn_end_speed) / Turn_acceleration
 801444e:	edd4 5a00 	vldr	s11, [r4]
 8014452:	ee67 7ae7 	vnmul.f32	s15, s15, s15
		&& (min_distance / 2
 8014456:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
						- Turn_end_speed * Turn_end_speed) / Turn_acceleration
 801445a:	eee7 7a07 	vfma.f32	s15, s14, s14
		&& (min_distance / 2
 801445e:	ee28 6a26 	vmul.f32	s12, s16, s13
						- Turn_end_speed * Turn_end_speed) / Turn_acceleration
 8014462:	ee87 7aa5 	vdiv.f32	s14, s15, s11
						/ 2)) {
 8014466:	ee67 7a26 	vmul.f32	s15, s14, s13
		&& (min_distance / 2
 801446a:	eeb4 6ae7 	vcmpe.f32	s12, s15
 801446e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014472:	d80d      	bhi.n	8014490 <turningtable_accel+0xe4>
						/ 2)) {
	break;
}
//printf("V_R=%f,V_L=%f",V_R,V_L);
}
modeacc = 0;
 8014474:	2300      	movs	r3, #0
HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_3);
 8014476:	2108      	movs	r1, #8
 8014478:	4819      	ldr	r0, [pc, #100]	; (80144e0 <turningtable_accel+0x134>)
modeacc = 0;
 801447a:	7033      	strb	r3, [r6, #0]
HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_3);
 801447c:	f7f1 f8c2 	bl	8005604 <HAL_TIM_PWM_Stop>
HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_4);

}
 8014480:	ecbd 8b02 	vpop	{d8}
HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_4);
 8014484:	210c      	movs	r1, #12
 8014486:	4816      	ldr	r0, [pc, #88]	; (80144e0 <turningtable_accel+0x134>)
}
 8014488:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_4);
 801448c:	f7f1 b8ba 	b.w	8005604 <HAL_TIM_PWM_Stop>
if (min_distance < 0
 8014490:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8014494:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014498:	d5ba      	bpl.n	8014410 <turningtable_accel+0x64>
						- Turn_end_speed * Turn_end_speed) / Turn_acceleration
 801449a:	edda 7a00 	vldr	s15, [sl]
				>= (Turn_ideal_speed * Turn_ideal_speed
 801449e:	ed95 7a00 	vldr	s14, [r5]
						- Turn_end_speed * Turn_end_speed) / Turn_acceleration
 80144a2:	edd4 5a00 	vldr	s11, [r4]
 80144a6:	ee67 7ae7 	vnmul.f32	s15, s15, s15
		&& (min_distance / 2
 80144aa:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
						- Turn_end_speed * Turn_end_speed) / Turn_acceleration
 80144ae:	eee7 7a07 	vfma.f32	s15, s14, s14
		&& (min_distance / 2
 80144b2:	ee28 6a26 	vmul.f32	s12, s16, s13
						- Turn_end_speed * Turn_end_speed) / Turn_acceleration
 80144b6:	ee87 7aa5 	vdiv.f32	s14, s15, s11
						/ 2)) {
 80144ba:	ee67 7a26 	vmul.f32	s15, s14, s13
		&& (min_distance / 2
 80144be:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80144c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80144c6:	dba3      	blt.n	8014410 <turningtable_accel+0x64>
 80144c8:	e7d4      	b.n	8014474 <turningtable_accel+0xc8>
 80144ca:	bf00      	nop
 80144cc:	200133ac 	.word	0x200133ac
 80144d0:	2000b5dc 	.word	0x2000b5dc
 80144d4:	20013414 	.word	0x20013414
 80144d8:	2000b5e4 	.word	0x2000b5e4
 80144dc:	200133b4 	.word	0x200133b4
 80144e0:	200183d8 	.word	0x200183d8
 80144e4:	200132e0 	.word	0x200132e0
 80144e8:	20018250 	.word	0x20018250
 80144ec:	20003c28 	.word	0x20003c28
 80144f0:	447a0000 	.word	0x447a0000
 80144f4:	2000ba28 	.word	0x2000ba28
 80144f8:	2000bc38 	.word	0x2000bc38
 80144fc:	20018134 	.word	0x20018134

08014500 <turning_speed>:

void turning_speed(float input_distance, float input_speed) {
 8014500:	b538      	push	{r3, r4, r5, lr}
float V_R, V_L;
start_speed = 0;
 8014502:	4a25      	ldr	r2, [pc, #148]	; (8014598 <turning_speed+0x98>)
Turn_acceleration = 0;
//Turn_ideal_distance= 0;
Turn_ideal_speed = input_speed;
Turn_ideal_acceleration = 0;

m_timCount = 0;
 8014504:	4d25      	ldr	r5, [pc, #148]	; (801459c <turning_speed+0x9c>)

HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8014506:	4826      	ldr	r0, [pc, #152]	; (80145a0 <turning_speed+0xa0>)
start_speed = 0;
 8014508:	2300      	movs	r3, #0
void turning_speed(float input_distance, float input_speed) {
 801450a:	ed2d 8b02 	vpush	{d8}
start_speed = 0;
 801450e:	6013      	str	r3, [r2, #0]
max_speed = 0;
 8014510:	4a24      	ldr	r2, [pc, #144]	; (80145a4 <turning_speed+0xa4>)
 8014512:	6013      	str	r3, [r2, #0]
acceleration = 0;
 8014514:	4a24      	ldr	r2, [pc, #144]	; (80145a8 <turning_speed+0xa8>)
 8014516:	6013      	str	r3, [r2, #0]
Turn_start_speed = input_speed;
 8014518:	4a24      	ldr	r2, [pc, #144]	; (80145ac <turning_speed+0xac>)
 801451a:	edc2 0a00 	vstr	s1, [r2]
Turn_max_speed = input_speed;
 801451e:	4a24      	ldr	r2, [pc, #144]	; (80145b0 <turning_speed+0xb0>)
 8014520:	edc2 0a00 	vstr	s1, [r2]
Turn_acceleration = 0;
 8014524:	4a23      	ldr	r2, [pc, #140]	; (80145b4 <turning_speed+0xb4>)
 8014526:	6013      	str	r3, [r2, #0]
Turn_ideal_speed = input_speed;
 8014528:	4a23      	ldr	r2, [pc, #140]	; (80145b8 <turning_speed+0xb8>)
 801452a:	edc2 0a00 	vstr	s1, [r2]
Turn_ideal_acceleration = 0;
 801452e:	4a23      	ldr	r2, [pc, #140]	; (80145bc <turning_speed+0xbc>)
HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8014530:	210c      	movs	r1, #12
Turn_ideal_acceleration = 0;
 8014532:	6013      	str	r3, [r2, #0]
m_timCount = 0;
 8014534:	2300      	movs	r3, #0
void turning_speed(float input_distance, float input_speed) {
 8014536:	eeb0 8a60 	vmov.f32	s16, s1
 801453a:	eef0 8a40 	vmov.f32	s17, s0
m_timCount = 0;
 801453e:	602b      	str	r3, [r5, #0]
HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8014540:	f7f1 f844 	bl	80055cc <HAL_TIM_PWM_Start>
HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8014544:	2108      	movs	r1, #8
 8014546:	4816      	ldr	r0, [pc, #88]	; (80145a0 <turning_speed+0xa0>)
 8014548:	f7f1 f840 	bl	80055cc <HAL_TIM_PWM_Start>
//	V_R = 2;
//	V_L = -2;
//	get_duty(V_R, V_L);
modeacc = 2;
while (m_timCount <= input_distance / input_speed * 1000) {
 801454c:	eec8 7a88 	vdiv.f32	s15, s17, s16
modeacc = 2;
 8014550:	4b1b      	ldr	r3, [pc, #108]	; (80145c0 <turning_speed+0xc0>)
 8014552:	2202      	movs	r2, #2
 8014554:	701a      	strb	r2, [r3, #0]
 8014556:	461c      	mov	r4, r3
while (m_timCount <= input_distance / input_speed * 1000) {
 8014558:	ed9f 8a1a 	vldr	s16, [pc, #104]	; 80145c4 <turning_speed+0xc4>
 801455c:	ee27 8a88 	vmul.f32	s16, s15, s16
 8014560:	edd5 7a00 	vldr	s15, [r5]
 8014564:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014568:	eef4 7ac8 	vcmpe.f32	s15, s16
 801456c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014570:	d90d      	bls.n	801458e <turning_speed+0x8e>
HAL_Delay(1);
//printf("V_R=%f,V_L=%f",V_R,V_L);
}
modeacc = 0;
 8014572:	2300      	movs	r3, #0
HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_3);
 8014574:	2108      	movs	r1, #8
 8014576:	480a      	ldr	r0, [pc, #40]	; (80145a0 <turning_speed+0xa0>)
modeacc = 0;
 8014578:	7023      	strb	r3, [r4, #0]
HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_3);
 801457a:	f7f1 f843 	bl	8005604 <HAL_TIM_PWM_Stop>
HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_4);

}
 801457e:	ecbd 8b02 	vpop	{d8}
HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_4);
 8014582:	210c      	movs	r1, #12
 8014584:	4806      	ldr	r0, [pc, #24]	; (80145a0 <turning_speed+0xa0>)
}
 8014586:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_4);
 801458a:	f7f1 b83b 	b.w	8005604 <HAL_TIM_PWM_Stop>
HAL_Delay(1);
 801458e:	2001      	movs	r0, #1
 8014590:	f7eb fe9e 	bl	80002d0 <HAL_Delay>
 8014594:	e7e4      	b.n	8014560 <turning_speed+0x60>
 8014596:	bf00      	nop
 8014598:	200133ac 	.word	0x200133ac
 801459c:	20013414 	.word	0x20013414
 80145a0:	200183d8 	.word	0x200183d8
 80145a4:	200132e0 	.word	0x200132e0
 80145a8:	20018250 	.word	0x20018250
 80145ac:	2000bc38 	.word	0x2000bc38
 80145b0:	2000b5dc 	.word	0x2000b5dc
 80145b4:	2000b5e4 	.word	0x2000b5e4
 80145b8:	200133b4 	.word	0x200133b4
 80145bc:	20003c28 	.word	0x20003c28
 80145c0:	2000ba28 	.word	0x2000ba28
 80145c4:	447a0000 	.word	0x447a0000

080145c8 <turning_table>:

void turning_table(float input_distance, float input_start_speed,
float input_end_speed, float input_max_speed, float input_acceleration) {
 80145c8:	b510      	push	{r4, lr}
float V_R, V_L;
HAL_Delay(200);
 80145ca:	20c8      	movs	r0, #200	; 0xc8
float input_end_speed, float input_max_speed, float input_acceleration) {
 80145cc:	ed2d 8b06 	vpush	{d8-d10}
 80145d0:	eeb0 9a42 	vmov.f32	s18, s4
 80145d4:	eef0 8a61 	vmov.f32	s17, s3
 80145d8:	eeb0 aa41 	vmov.f32	s20, s2
 80145dc:	eef0 9a40 	vmov.f32	s19, s0
 80145e0:	eeb0 8a60 	vmov.f32	s16, s1
HAL_Delay(200);
 80145e4:	f7eb fe74 	bl	80002d0 <HAL_Delay>

Turn_start_speed = input_start_speed;
 80145e8:	4b39      	ldr	r3, [pc, #228]	; (80146d0 <turning_table+0x108>)
Turn_end_speed = input_end_speed;
Turn_max_speed = input_max_speed;
Turn_acceleration = input_acceleration;
Turn_ideal_distance = 0;
 80145ea:	eddf aa3a 	vldr	s21, [pc, #232]	; 80146d4 <turning_table+0x10c>
Turn_start_speed = input_start_speed;
 80145ee:	ed83 8a00 	vstr	s16, [r3]
Turn_end_speed = input_end_speed;
 80145f2:	4b39      	ldr	r3, [pc, #228]	; (80146d8 <turning_table+0x110>)

//angle = 0;//--------------------------------------------------

//printf("%f,%f,%f,%f,%f,%f,%f\n",start_speed, end_speed, max_speed, acceleration,ideal_speed, ideal_distance, ideal_acceleration);
get_duty(0, 0);	//******************************************************************************************************************************
__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3,duty_R);
 80145f4:	4c39      	ldr	r4, [pc, #228]	; (80146dc <turning_table+0x114>)
Turn_end_speed = input_end_speed;
 80145f6:	ed83 aa00 	vstr	s20, [r3]
Turn_max_speed = input_max_speed;
 80145fa:	4b39      	ldr	r3, [pc, #228]	; (80146e0 <turning_table+0x118>)
 80145fc:	edc3 8a00 	vstr	s17, [r3]
Turn_acceleration = input_acceleration;
 8014600:	4b38      	ldr	r3, [pc, #224]	; (80146e4 <turning_table+0x11c>)
 8014602:	ed83 9a00 	vstr	s18, [r3]
Turn_ideal_distance = 0;
 8014606:	4b38      	ldr	r3, [pc, #224]	; (80146e8 <turning_table+0x120>)
 8014608:	edc3 aa00 	vstr	s21, [r3]
Turn_ideal_speed = Turn_start_speed;
 801460c:	4b37      	ldr	r3, [pc, #220]	; (80146ec <turning_table+0x124>)
 801460e:	ed83 8a00 	vstr	s16, [r3]
Turn_ideal_acceleration = Turn_acceleration;
 8014612:	4b37      	ldr	r3, [pc, #220]	; (80146f0 <turning_table+0x128>)
 8014614:	ed83 9a00 	vstr	s18, [r3]
m_timCount = 0;
 8014618:	4b36      	ldr	r3, [pc, #216]	; (80146f4 <turning_table+0x12c>)
get_duty(0, 0);	//******************************************************************************************************************************
 801461a:	eef0 0a6a 	vmov.f32	s1, s21
 801461e:	eeb0 0a6a 	vmov.f32	s0, s21
m_timCount = 0;
 8014622:	2200      	movs	r2, #0
 8014624:	601a      	str	r2, [r3, #0]
get_duty(0, 0);	//******************************************************************************************************************************
 8014626:	f7fe fefb 	bl	8013420 <get_duty>
__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3,duty_R);
 801462a:	4a33      	ldr	r2, [pc, #204]	; (80146f8 <turning_table+0x130>)
 801462c:	6823      	ldr	r3, [r4, #0]
 801462e:	6812      	ldr	r2, [r2, #0]
 8014630:	63da      	str	r2, [r3, #60]	; 0x3c
__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4,duty_L);
 8014632:	4a32      	ldr	r2, [pc, #200]	; (80146fc <turning_table+0x134>)
 8014634:	6812      	ldr	r2, [r2, #0]
 8014636:	641a      	str	r2, [r3, #64]	; 0x40

HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8014638:	210c      	movs	r1, #12
 801463a:	4620      	mov	r0, r4
 801463c:	f7f0 ffc6 	bl	80055cc <HAL_TIM_PWM_Start>
HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8014640:	2108      	movs	r1, #8
 8014642:	4620      	mov	r0, r4
 8014644:	f7f0 ffc2 	bl	80055cc <HAL_TIM_PWM_Start>
get_duty(0, 0);
 8014648:	eef0 0a6a 	vmov.f32	s1, s21
 801464c:	eeb0 0a6a 	vmov.f32	s0, s21
 8014650:	f7fe fee6 	bl	8013420 <get_duty>
//straight_const_accel(input_distance, input_start_speed, input_max_speed,
//	input_acceleration);
turningtable_accel(input_distance, input_start_speed, input_max_speed,
 8014654:	eef0 1a49 	vmov.f32	s3, s18
 8014658:	eeb0 1a68 	vmov.f32	s2, s17
 801465c:	eef0 0a48 	vmov.f32	s1, s16
 8014660:	eeb0 0a69 	vmov.f32	s0, s19
 8014664:	f7ff fea2 	bl	80143ac <turningtable_accel>
//					<= ((E_speedR + E_speedL) * (E_speedR + E_speedL) / 4
//							- input_end_speed * input_end_speed) / input_acceleration) {

turning_speed(
	input_distance
			- (2 * input_max_speed * input_max_speed
 8014668:	ee78 7aa8 	vadd.f32	s15, s17, s17
					- input_start_speed * input_start_speed
 801466c:	ee28 8a48 	vnmul.f32	s16, s16, s16
turning_speed(
 8014670:	eef0 0a68 	vmov.f32	s1, s17
					- input_start_speed * input_start_speed
 8014674:	eea8 8aa7 	vfma.f32	s16, s17, s15
					- input_end_speed * input_end_speed) / 2
 8014678:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 801467c:	eeaa 8a4a 	vfms.f32	s16, s20, s20
 8014680:	ee28 8a27 	vmul.f32	s16, s16, s15
					/ input_acceleration, input_max_speed);
 8014684:	ee88 0a09 	vdiv.f32	s0, s16, s18
turning_speed(
 8014688:	ee39 0ac0 	vsub.f32	s0, s19, s0
 801468c:	f7ff ff38 	bl	8014500 <turning_speed>

//yellow_count(200);
//}
turning_accel(input_distance, input_max_speed, input_end_speed,
 8014690:	eef1 1a49 	vneg.f32	s3, s18
 8014694:	eeb0 1a4a 	vmov.f32	s2, s20
 8014698:	eef0 0a68 	vmov.f32	s1, s17
 801469c:	eeb0 0a69 	vmov.f32	s0, s19
 80146a0:	f7ff fe18 	bl	80142d4 <turning_accel>
	-input_acceleration);

HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_3);
 80146a4:	2108      	movs	r1, #8
 80146a6:	4620      	mov	r0, r4
 80146a8:	f7f0 ffac 	bl	8005604 <HAL_TIM_PWM_Stop>
HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_4);
 80146ac:	4620      	mov	r0, r4
 80146ae:	210c      	movs	r1, #12
 80146b0:	f7f0 ffa8 	bl	8005604 <HAL_TIM_PWM_Stop>

angle = angle - input_distance;
 80146b4:	4b12      	ldr	r3, [pc, #72]	; (8014700 <turning_table+0x138>)
 80146b6:	edd3 7a00 	vldr	s15, [r3]
 80146ba:	ee77 9ae9 	vsub.f32	s19, s15, s19

//		yellow_count(120);
HAL_Delay(200);
 80146be:	20c8      	movs	r0, #200	; 0xc8
angle = angle - input_distance;
 80146c0:	edc3 9a00 	vstr	s19, [r3]
}
 80146c4:	ecbd 8b06 	vpop	{d8-d10}
 80146c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
HAL_Delay(200);
 80146cc:	f7eb be00 	b.w	80002d0 <HAL_Delay>
 80146d0:	2000bc38 	.word	0x2000bc38
 80146d4:	00000000 	.word	0x00000000
 80146d8:	20018134 	.word	0x20018134
 80146dc:	200183d8 	.word	0x200183d8
 80146e0:	2000b5dc 	.word	0x2000b5dc
 80146e4:	2000b5e4 	.word	0x2000b5e4
 80146e8:	20014bc0 	.word	0x20014bc0
 80146ec:	200133b4 	.word	0x200133b4
 80146f0:	20003c28 	.word	0x20003c28
 80146f4:	20013414 	.word	0x20013414
 80146f8:	20018184 	.word	0x20018184
 80146fc:	20018138 	.word	0x20018138
 8014700:	20013434 	.word	0x20013434

08014704 <interupt_slalom_const_accel>:

void interupt_slalom_const_accel(void) {
 8014704:	b508      	push	{r3, lr}
int V_R, V_L;
//	float PID_r, PID_l, PID_s, PID_t;
//PID_s = PID_straight();
//PID_t = PID_turning();
//Turn_ideal_acceleration = Turn_acceleration;
Turn_ideal_speed = ((float) (m_timCount) / 1000 * Turn_ideal_acceleration)
 8014706:	4b19      	ldr	r3, [pc, #100]	; (801476c <interupt_slalom_const_accel+0x68>)
 8014708:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8014770 <interupt_slalom_const_accel+0x6c>
 801470c:	edd3 7a00 	vldr	s15, [r3]
 8014710:	4b18      	ldr	r3, [pc, #96]	; (8014774 <interupt_slalom_const_accel+0x70>)
 8014712:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014716:	eec7 6a87 	vdiv.f32	s13, s15, s14
	+ Turn_start_speed;
 801471a:	ed93 7a00 	vldr	s14, [r3]
 801471e:	4b16      	ldr	r3, [pc, #88]	; (8014778 <interupt_slalom_const_accel+0x74>)
 8014720:	edd3 7a00 	vldr	s15, [r3]
Turn_ideal_speed = ((float) (m_timCount) / 1000 * Turn_ideal_acceleration)
 8014724:	4b15      	ldr	r3, [pc, #84]	; (801477c <interupt_slalom_const_accel+0x78>)
	+ Turn_start_speed;
 8014726:	eee6 7a87 	vfma.f32	s15, s13, s14
Turn_ideal_speed = ((float) (m_timCount) / 1000 * Turn_ideal_acceleration)
 801472a:	edc3 7a00 	vstr	s15, [r3]
//	Turn_ideal_distance += Turn_ideal_speed * 0.001;
//	ideal_distance += ideal_speed * 0.001;
ideal_speed = max_speed;
 801472e:	4b14      	ldr	r3, [pc, #80]	; (8014780 <interupt_slalom_const_accel+0x7c>)
 8014730:	681a      	ldr	r2, [r3, #0]
 8014732:	4b14      	ldr	r3, [pc, #80]	; (8014784 <interupt_slalom_const_accel+0x80>)
 8014734:	601a      	str	r2, [r3, #0]
//	PID_r = PID_s + PID_t;		//feedback
//	PID_l = PID_s - PID_t;		//feedback

//PID_r = 0;		//feedback
//PID_l = 0;		//feedback
motor_PID();
 8014736:	f7fe f8bb 	bl	80128b0 <motor_PID>

V_R = (int) (PID_all_R);
V_L = (int) (PID_all_L);
 801473a:	4b13      	ldr	r3, [pc, #76]	; (8014788 <interupt_slalom_const_accel+0x84>)
 801473c:	ed93 7a00 	vldr	s14, [r3]
V_R = (int) (PID_all_R);
 8014740:	4b12      	ldr	r3, [pc, #72]	; (801478c <interupt_slalom_const_accel+0x88>)
 8014742:	edd3 7a00 	vldr	s15, [r3]
get_duty2(V_R, V_L);
 8014746:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 801474a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801474e:	ee17 1a10 	vmov	r1, s14
 8014752:	ee17 0a90 	vmov	r0, s15
 8014756:	f7fe feff 	bl	8013558 <get_duty2>
__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3,duty_L);
 801475a:	4b0d      	ldr	r3, [pc, #52]	; (8014790 <interupt_slalom_const_accel+0x8c>)
 801475c:	4a0d      	ldr	r2, [pc, #52]	; (8014794 <interupt_slalom_const_accel+0x90>)
 801475e:	681b      	ldr	r3, [r3, #0]
 8014760:	6812      	ldr	r2, [r2, #0]
 8014762:	63da      	str	r2, [r3, #60]	; 0x3c
__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4,duty_R);
 8014764:	4a0c      	ldr	r2, [pc, #48]	; (8014798 <interupt_slalom_const_accel+0x94>)
 8014766:	6812      	ldr	r2, [r2, #0]
 8014768:	641a      	str	r2, [r3, #64]	; 0x40
 801476a:	bd08      	pop	{r3, pc}
 801476c:	20013414 	.word	0x20013414
 8014770:	447a0000 	.word	0x447a0000
 8014774:	20003c28 	.word	0x20003c28
 8014778:	2000bc38 	.word	0x2000bc38
 801477c:	200133b4 	.word	0x200133b4
 8014780:	200132e0 	.word	0x200132e0
 8014784:	200132d8 	.word	0x200132d8
 8014788:	20018174 	.word	0x20018174
 801478c:	2000ba14 	.word	0x2000ba14
 8014790:	200183d8 	.word	0x200183d8
 8014794:	20018138 	.word	0x20018138
 8014798:	20018184 	.word	0x20018184

0801479c <slalom_accel>:

}

void slalom_accel(float input_distance, float input_start_speed,
float input_max_speed, float input_acceleration) {	//deg/s
 801479c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

Turn_start_speed = input_start_speed;
Turn_max_speed = input_max_speed;
Turn_acceleration = input_acceleration;
	//Turn_ideal_distance= 0;
Turn_ideal_speed = Turn_start_speed;
 80147a0:	4b24      	ldr	r3, [pc, #144]	; (8014834 <slalom_accel+0x98>)
Turn_acceleration = input_acceleration;
 80147a2:	4d25      	ldr	r5, [pc, #148]	; (8014838 <slalom_accel+0x9c>)
Turn_ideal_acceleration = Turn_acceleration;

m_timCount = 0;
 80147a4:	4c25      	ldr	r4, [pc, #148]	; (801483c <slalom_accel+0xa0>)
Turn_start_speed = input_start_speed;
 80147a6:	4f26      	ldr	r7, [pc, #152]	; (8014840 <slalom_accel+0xa4>)
Turn_max_speed = input_max_speed;
 80147a8:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 8014854 <slalom_accel+0xb8>

HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 80147ac:	4825      	ldr	r0, [pc, #148]	; (8014844 <slalom_accel+0xa8>)
Turn_max_speed = input_max_speed;
 80147ae:	ed88 1a00 	vstr	s2, [r8]
float input_max_speed, float input_acceleration) {	//deg/s
 80147b2:	ed2d 8b02 	vpush	{d8}
Turn_ideal_speed = Turn_start_speed;
 80147b6:	edc3 0a00 	vstr	s1, [r3]
Turn_ideal_acceleration = Turn_acceleration;
 80147ba:	4b23      	ldr	r3, [pc, #140]	; (8014848 <slalom_accel+0xac>)
Turn_acceleration = input_acceleration;
 80147bc:	edc5 1a00 	vstr	s3, [r5]
Turn_ideal_acceleration = Turn_acceleration;
 80147c0:	edc3 1a00 	vstr	s3, [r3]
HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 80147c4:	210c      	movs	r1, #12
m_timCount = 0;
 80147c6:	2300      	movs	r3, #0
 80147c8:	6023      	str	r3, [r4, #0]
Turn_start_speed = input_start_speed;
 80147ca:	edc7 0a00 	vstr	s1, [r7]
HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 80147ce:	f7f0 fefd 	bl	80055cc <HAL_TIM_PWM_Start>
HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 80147d2:	2108      	movs	r1, #8
 80147d4:	481b      	ldr	r0, [pc, #108]	; (8014844 <slalom_accel+0xa8>)
//	V_R = 2;
//	V_L = -2;
//	get_duty(V_R, V_L);
modeacc = 4;
while (m_timCount
< (int) ((Turn_max_speed - Turn_start_speed) / Turn_acceleration * 1000)) {
 80147d6:	ed9f 8a1d 	vldr	s16, [pc, #116]	; 801484c <slalom_accel+0xb0>
HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 80147da:	f7f0 fef7 	bl	80055cc <HAL_TIM_PWM_Start>
modeacc = 4;
 80147de:	4b1c      	ldr	r3, [pc, #112]	; (8014850 <slalom_accel+0xb4>)
 80147e0:	2204      	movs	r2, #4
 80147e2:	462e      	mov	r6, r5
 80147e4:	701a      	strb	r2, [r3, #0]
 80147e6:	4625      	mov	r5, r4
 80147e8:	461c      	mov	r4, r3
< (int) ((Turn_max_speed - Turn_start_speed) / Turn_acceleration * 1000)) {
 80147ea:	edd7 7a00 	vldr	s15, [r7]
 80147ee:	ed98 7a00 	vldr	s14, [r8]
 80147f2:	edd6 6a00 	vldr	s13, [r6]
while (m_timCount
 80147f6:	682b      	ldr	r3, [r5, #0]
< (int) ((Turn_max_speed - Turn_start_speed) / Turn_acceleration * 1000)) {
 80147f8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80147fc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8014800:	ee67 7a88 	vmul.f32	s15, s15, s16
 8014804:	eefd 7ae7 	vcvt.s32.f32	s15, s15
while (m_timCount
 8014808:	ee17 2a90 	vmov	r2, s15
 801480c:	429a      	cmp	r2, r3
 801480e:	d80d      	bhi.n	801482c <slalom_accel+0x90>
//
//	while((Turn_ideal_distance-angle) >=2 ||(Turn_ideal_distance-angle)<=-2){
//		HAL_Delay(1);
//
//	}
modeacc = 0;
 8014810:	2300      	movs	r3, #0
HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_3);
 8014812:	2108      	movs	r1, #8
 8014814:	480b      	ldr	r0, [pc, #44]	; (8014844 <slalom_accel+0xa8>)
modeacc = 0;
 8014816:	7023      	strb	r3, [r4, #0]
HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_3);
 8014818:	f7f0 fef4 	bl	8005604 <HAL_TIM_PWM_Stop>
HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_4);

}
 801481c:	ecbd 8b02 	vpop	{d8}
HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_4);
 8014820:	210c      	movs	r1, #12
 8014822:	4808      	ldr	r0, [pc, #32]	; (8014844 <slalom_accel+0xa8>)
}
 8014824:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_4);
 8014828:	f7f0 beec 	b.w	8005604 <HAL_TIM_PWM_Stop>
HAL_Delay(1);
 801482c:	2001      	movs	r0, #1
 801482e:	f7eb fd4f 	bl	80002d0 <HAL_Delay>
 8014832:	e7da      	b.n	80147ea <slalom_accel+0x4e>
 8014834:	200133b4 	.word	0x200133b4
 8014838:	2000b5e4 	.word	0x2000b5e4
 801483c:	20013414 	.word	0x20013414
 8014840:	2000bc38 	.word	0x2000bc38
 8014844:	200183d8 	.word	0x200183d8
 8014848:	20003c28 	.word	0x20003c28
 801484c:	447a0000 	.word	0x447a0000
 8014850:	2000ba28 	.word	0x2000ba28
 8014854:	2000b5dc 	.word	0x2000b5dc

08014858 <slalomtable_accel>:
void slalomtable_accel(float min_distance, float input_start_speed,
float input_max_speed, float input_acceleration) {	//deg/s
 8014858:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
Turn_start_speed = input_start_speed;
Turn_max_speed = input_max_speed;
Turn_acceleration = input_acceleration;
	//Turn_ideal_distance= 0;
Turn_ideal_speed = Turn_start_speed;
Turn_ideal_acceleration = input_acceleration;
 801485c:	4b42      	ldr	r3, [pc, #264]	; (8014968 <slalomtable_accel+0x110>)
Turn_max_speed = input_max_speed;
 801485e:	4f43      	ldr	r7, [pc, #268]	; (801496c <slalomtable_accel+0x114>)

m_timCount = 0;
 8014860:	4e43      	ldr	r6, [pc, #268]	; (8014970 <slalomtable_accel+0x118>)
Turn_start_speed = input_start_speed;
 8014862:	f8df 8124 	ldr.w	r8, [pc, #292]	; 8014988 <slalomtable_accel+0x130>
Turn_acceleration = input_acceleration;
 8014866:	4c43      	ldr	r4, [pc, #268]	; (8014974 <slalomtable_accel+0x11c>)
Turn_ideal_speed = Turn_start_speed;
 8014868:	4d43      	ldr	r5, [pc, #268]	; (8014978 <slalomtable_accel+0x120>)

HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 801486a:	4844      	ldr	r0, [pc, #272]	; (801497c <slalomtable_accel+0x124>)
Turn_start_speed = input_start_speed;
 801486c:	edc8 0a00 	vstr	s1, [r8]
float input_max_speed, float input_acceleration) {	//deg/s
 8014870:	ed2d 8b02 	vpush	{d8}
HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8014874:	210c      	movs	r1, #12
Turn_ideal_acceleration = input_acceleration;
 8014876:	edc3 1a00 	vstr	s3, [r3]
m_timCount = 0;
 801487a:	2300      	movs	r3, #0
 801487c:	6033      	str	r3, [r6, #0]
Turn_max_speed = input_max_speed;
 801487e:	ed87 1a00 	vstr	s2, [r7]
float input_max_speed, float input_acceleration) {	//deg/s
 8014882:	eeb0 8a40 	vmov.f32	s16, s0
Turn_acceleration = input_acceleration;
 8014886:	edc4 1a00 	vstr	s3, [r4]
Turn_ideal_speed = Turn_start_speed;
 801488a:	edc5 0a00 	vstr	s1, [r5]
HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 801488e:	f7f0 fe9d 	bl	80055cc <HAL_TIM_PWM_Start>
HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8014892:	2108      	movs	r1, #8
 8014894:	4839      	ldr	r0, [pc, #228]	; (801497c <slalomtable_accel+0x124>)
//	V_R = 2;
//	V_L = -2;
//	get_duty(V_R, V_L);
modeacc = 4;
while (m_timCount
<= (int) ((Turn_max_speed - Turn_start_speed) / Turn_acceleration * 1000)) {
 8014896:	eddf 8a3a 	vldr	s17, [pc, #232]	; 8014980 <slalomtable_accel+0x128>
//								- Turn_end_speed * Turn_end_speed) / Turn_acceleration)
HAL_Delay(1);
if (min_distance >= 0
	&& (min_distance / 2
			<= (Turn_ideal_speed * Turn_ideal_speed
					- Turn_end_speed * Turn_end_speed) / Turn_acceleration / 2)) {
 801489a:	f8df a0f0 	ldr.w	sl, [pc, #240]	; 801498c <slalomtable_accel+0x134>
HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 801489e:	f7f0 fe95 	bl	80055cc <HAL_TIM_PWM_Start>
modeacc = 4;
 80148a2:	4b38      	ldr	r3, [pc, #224]	; (8014984 <slalomtable_accel+0x12c>)
 80148a4:	2204      	movs	r2, #4
 80148a6:	46b9      	mov	r9, r7
 80148a8:	701a      	strb	r2, [r3, #0]
 80148aa:	4637      	mov	r7, r6
 80148ac:	461e      	mov	r6, r3
<= (int) ((Turn_max_speed - Turn_start_speed) / Turn_acceleration * 1000)) {
 80148ae:	edd8 7a00 	vldr	s15, [r8]
 80148b2:	ed99 7a00 	vldr	s14, [r9]
 80148b6:	edd4 6a00 	vldr	s13, [r4]
while (m_timCount
 80148ba:	683b      	ldr	r3, [r7, #0]
<= (int) ((Turn_max_speed - Turn_start_speed) / Turn_acceleration * 1000)) {
 80148bc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80148c0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80148c4:	ee67 7aa8 	vmul.f32	s15, s15, s17
 80148c8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
while (m_timCount
 80148cc:	ee17 2a90 	vmov	r2, s15
 80148d0:	429a      	cmp	r2, r3
 80148d2:	d31e      	bcc.n	8014912 <slalomtable_accel+0xba>
HAL_Delay(1);
 80148d4:	2001      	movs	r0, #1
 80148d6:	f7eb fcfb 	bl	80002d0 <HAL_Delay>
if (min_distance >= 0
 80148da:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80148de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80148e2:	db24      	blt.n	801492e <slalomtable_accel+0xd6>
					- Turn_end_speed * Turn_end_speed) / Turn_acceleration / 2)) {
 80148e4:	edda 7a00 	vldr	s15, [sl]
			<= (Turn_ideal_speed * Turn_ideal_speed
 80148e8:	ed95 7a00 	vldr	s14, [r5]
					- Turn_end_speed * Turn_end_speed) / Turn_acceleration / 2)) {
 80148ec:	edd4 5a00 	vldr	s11, [r4]
 80148f0:	ee67 7ae7 	vnmul.f32	s15, s15, s15
	&& (min_distance / 2
 80148f4:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
					- Turn_end_speed * Turn_end_speed) / Turn_acceleration / 2)) {
 80148f8:	eee7 7a07 	vfma.f32	s15, s14, s14
	&& (min_distance / 2
 80148fc:	ee28 6a26 	vmul.f32	s12, s16, s13
					- Turn_end_speed * Turn_end_speed) / Turn_acceleration / 2)) {
 8014900:	ee87 7aa5 	vdiv.f32	s14, s15, s11
 8014904:	ee67 7a26 	vmul.f32	s15, s14, s13
	&& (min_distance / 2
 8014908:	eeb4 6ae7 	vcmpe.f32	s12, s15
 801490c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014910:	d80d      	bhi.n	801492e <slalomtable_accel+0xd6>
break;
}
//printf("V_R=%f,V_L=%f",V_R,V_L);
}

modeacc = 0;
 8014912:	2300      	movs	r3, #0
HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_3);
 8014914:	2108      	movs	r1, #8
 8014916:	4819      	ldr	r0, [pc, #100]	; (801497c <slalomtable_accel+0x124>)
modeacc = 0;
 8014918:	7033      	strb	r3, [r6, #0]
HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_3);
 801491a:	f7f0 fe73 	bl	8005604 <HAL_TIM_PWM_Stop>
HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_4);

}
 801491e:	ecbd 8b02 	vpop	{d8}
HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_4);
 8014922:	210c      	movs	r1, #12
 8014924:	4815      	ldr	r0, [pc, #84]	; (801497c <slalomtable_accel+0x124>)
}
 8014926:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_4);
 801492a:	f7f0 be6b 	b.w	8005604 <HAL_TIM_PWM_Stop>
if (min_distance < 0
 801492e:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8014932:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014936:	d5ba      	bpl.n	80148ae <slalomtable_accel+0x56>
					- Turn_end_speed * Turn_end_speed) / Turn_acceleration / 2)) {
 8014938:	edda 7a00 	vldr	s15, [sl]
			>= (Turn_ideal_speed * Turn_ideal_speed
 801493c:	ed95 7a00 	vldr	s14, [r5]
					- Turn_end_speed * Turn_end_speed) / Turn_acceleration / 2)) {
 8014940:	edd4 5a00 	vldr	s11, [r4]
 8014944:	ee67 7ae7 	vnmul.f32	s15, s15, s15
	&& (min_distance / 2
 8014948:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
					- Turn_end_speed * Turn_end_speed) / Turn_acceleration / 2)) {
 801494c:	eee7 7a07 	vfma.f32	s15, s14, s14
	&& (min_distance / 2
 8014950:	ee28 6a26 	vmul.f32	s12, s16, s13
					- Turn_end_speed * Turn_end_speed) / Turn_acceleration / 2)) {
 8014954:	ee87 7aa5 	vdiv.f32	s14, s15, s11
 8014958:	ee67 7a26 	vmul.f32	s15, s14, s13
	&& (min_distance / 2
 801495c:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8014960:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014964:	dba3      	blt.n	80148ae <slalomtable_accel+0x56>
 8014966:	e7d4      	b.n	8014912 <slalomtable_accel+0xba>
 8014968:	20003c28 	.word	0x20003c28
 801496c:	2000b5dc 	.word	0x2000b5dc
 8014970:	20013414 	.word	0x20013414
 8014974:	2000b5e4 	.word	0x2000b5e4
 8014978:	200133b4 	.word	0x200133b4
 801497c:	200183d8 	.word	0x200183d8
 8014980:	447a0000 	.word	0x447a0000
 8014984:	2000ba28 	.word	0x2000ba28
 8014988:	2000bc38 	.word	0x2000bc38
 801498c:	20018134 	.word	0x20018134

08014990 <slalom_speed>:

void slalom_speed(float input_distance, float input_speed) {
 8014990:	b538      	push	{r3, r4, r5, lr}
float V_R, V_L;

Turn_start_speed = input_speed;
 8014992:	4b22      	ldr	r3, [pc, #136]	; (8014a1c <slalom_speed+0x8c>)
Turn_max_speed = input_speed;
Turn_acceleration = 0;
 8014994:	4a22      	ldr	r2, [pc, #136]	; (8014a20 <slalom_speed+0x90>)
	//Turn_ideal_distance= 0;
Turn_ideal_speed = input_speed;
Turn_ideal_acceleration = 0;

m_timCount = 0;
 8014996:	4d23      	ldr	r5, [pc, #140]	; (8014a24 <slalom_speed+0x94>)

HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8014998:	4823      	ldr	r0, [pc, #140]	; (8014a28 <slalom_speed+0x98>)
void slalom_speed(float input_distance, float input_speed) {
 801499a:	ed2d 8b02 	vpush	{d8}
Turn_start_speed = input_speed;
 801499e:	edc3 0a00 	vstr	s1, [r3]
Turn_max_speed = input_speed;
 80149a2:	4b22      	ldr	r3, [pc, #136]	; (8014a2c <slalom_speed+0x9c>)
 80149a4:	edc3 0a00 	vstr	s1, [r3]
Turn_acceleration = 0;
 80149a8:	2300      	movs	r3, #0
 80149aa:	6013      	str	r3, [r2, #0]
Turn_ideal_speed = input_speed;
 80149ac:	4a20      	ldr	r2, [pc, #128]	; (8014a30 <slalom_speed+0xa0>)
 80149ae:	edc2 0a00 	vstr	s1, [r2]
Turn_ideal_acceleration = 0;
 80149b2:	4a20      	ldr	r2, [pc, #128]	; (8014a34 <slalom_speed+0xa4>)
HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 80149b4:	210c      	movs	r1, #12
Turn_ideal_acceleration = 0;
 80149b6:	6013      	str	r3, [r2, #0]
m_timCount = 0;
 80149b8:	2300      	movs	r3, #0
void slalom_speed(float input_distance, float input_speed) {
 80149ba:	eeb0 8a60 	vmov.f32	s16, s1
 80149be:	eef0 8a40 	vmov.f32	s17, s0
m_timCount = 0;
 80149c2:	602b      	str	r3, [r5, #0]
HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 80149c4:	f7f0 fe02 	bl	80055cc <HAL_TIM_PWM_Start>
HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 80149c8:	2108      	movs	r1, #8
 80149ca:	4817      	ldr	r0, [pc, #92]	; (8014a28 <slalom_speed+0x98>)
 80149cc:	f7f0 fdfe 	bl	80055cc <HAL_TIM_PWM_Start>
	//	V_R = 2;
	//	V_L = -2;
	//	get_duty(V_R, V_L);
modeacc = 4;
while (m_timCount <= input_distance / input_speed * 1000) {
 80149d0:	eec8 7a88 	vdiv.f32	s15, s17, s16
modeacc = 4;
 80149d4:	4b18      	ldr	r3, [pc, #96]	; (8014a38 <slalom_speed+0xa8>)
 80149d6:	2204      	movs	r2, #4
 80149d8:	701a      	strb	r2, [r3, #0]
 80149da:	461c      	mov	r4, r3
while (m_timCount <= input_distance / input_speed * 1000) {
 80149dc:	ed9f 8a17 	vldr	s16, [pc, #92]	; 8014a3c <slalom_speed+0xac>
 80149e0:	ee27 8a88 	vmul.f32	s16, s15, s16
 80149e4:	edd5 7a00 	vldr	s15, [r5]
 80149e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80149ec:	eef4 7ac8 	vcmpe.f32	s15, s16
 80149f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80149f4:	d90d      	bls.n	8014a12 <slalom_speed+0x82>
HAL_Delay(1);
//printf("V_R=%f,V_L=%f",V_R,V_L);
}
modeacc = 0;
 80149f6:	2300      	movs	r3, #0
HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_3);
 80149f8:	2108      	movs	r1, #8
 80149fa:	480b      	ldr	r0, [pc, #44]	; (8014a28 <slalom_speed+0x98>)
modeacc = 0;
 80149fc:	7023      	strb	r3, [r4, #0]
HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_3);
 80149fe:	f7f0 fe01 	bl	8005604 <HAL_TIM_PWM_Stop>
HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_4);

}
 8014a02:	ecbd 8b02 	vpop	{d8}
HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_4);
 8014a06:	210c      	movs	r1, #12
 8014a08:	4807      	ldr	r0, [pc, #28]	; (8014a28 <slalom_speed+0x98>)
}
 8014a0a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_4);
 8014a0e:	f7f0 bdf9 	b.w	8005604 <HAL_TIM_PWM_Stop>
HAL_Delay(1);
 8014a12:	2001      	movs	r0, #1
 8014a14:	f7eb fc5c 	bl	80002d0 <HAL_Delay>
 8014a18:	e7e4      	b.n	80149e4 <slalom_speed+0x54>
 8014a1a:	bf00      	nop
 8014a1c:	2000bc38 	.word	0x2000bc38
 8014a20:	2000b5e4 	.word	0x2000b5e4
 8014a24:	20013414 	.word	0x20013414
 8014a28:	200183d8 	.word	0x200183d8
 8014a2c:	2000b5dc 	.word	0x2000b5dc
 8014a30:	200133b4 	.word	0x200133b4
 8014a34:	20003c28 	.word	0x20003c28
 8014a38:	2000ba28 	.word	0x2000ba28
 8014a3c:	447a0000 	.word	0x447a0000

08014a40 <slalom_table>:

void slalom_table(float input_angle, float g_speed, float a_max_speed,
float input_a_acceleration) {
 8014a40:	b570      	push	{r4, r5, r6, lr}
float V_R, V_L;
	//HAL_Delay(200);
start_speed = g_speed;
 8014a42:	4b43      	ldr	r3, [pc, #268]	; (8014b50 <slalom_table+0x110>)
Turn_start_speed = 0;
Turn_end_speed = 0;
Turn_max_speed = a_max_speed;
Turn_acceleration = input_a_acceleration;
Turn_ideal_distance = 0;
Turn_ideal_speed = 0;
 8014a44:	4e43      	ldr	r6, [pc, #268]	; (8014b54 <slalom_table+0x114>)

//angle = 0;//--------------------------------------------------

//printf("%f,%f,%f,%f,%f,%f,%f\n",start_speed, end_speed, max_speed, acceleration,ideal_speed, ideal_distance, ideal_acceleration);
// get_duty(0, 0);//******************************************************************************************************************************
__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3,duty_R);
 8014a46:	4d44      	ldr	r5, [pc, #272]	; (8014b58 <slalom_table+0x118>)
float input_a_acceleration) {
 8014a48:	ed2d 8b04 	vpush	{d8-d9}
start_speed = g_speed;
 8014a4c:	edc3 0a00 	vstr	s1, [r3]
max_speed = g_speed;
 8014a50:	4b42      	ldr	r3, [pc, #264]	; (8014b5c <slalom_table+0x11c>)
acceleration = 0;
 8014a52:	ed9f 8a43 	vldr	s16, [pc, #268]	; 8014b60 <slalom_table+0x120>
max_speed = g_speed;
 8014a56:	edc3 0a00 	vstr	s1, [r3]
end_speed = g_speed;
 8014a5a:	4b42      	ldr	r3, [pc, #264]	; (8014b64 <slalom_table+0x124>)
Turn_ideal_speed = 0;
 8014a5c:	ed86 8a00 	vstr	s16, [r6]
end_speed = g_speed;
 8014a60:	edc3 0a00 	vstr	s1, [r3]
acceleration = 0;
 8014a64:	4b40      	ldr	r3, [pc, #256]	; (8014b68 <slalom_table+0x128>)
 8014a66:	ed83 8a00 	vstr	s16, [r3]
Turn_start_speed = 0;
 8014a6a:	4b40      	ldr	r3, [pc, #256]	; (8014b6c <slalom_table+0x12c>)
 8014a6c:	ed83 8a00 	vstr	s16, [r3]
Turn_end_speed = 0;
 8014a70:	4b3f      	ldr	r3, [pc, #252]	; (8014b70 <slalom_table+0x130>)
 8014a72:	ed83 8a00 	vstr	s16, [r3]
Turn_max_speed = a_max_speed;
 8014a76:	4b3f      	ldr	r3, [pc, #252]	; (8014b74 <slalom_table+0x134>)
 8014a78:	ed83 1a00 	vstr	s2, [r3]
Turn_acceleration = input_a_acceleration;
 8014a7c:	4b3e      	ldr	r3, [pc, #248]	; (8014b78 <slalom_table+0x138>)
 8014a7e:	edc3 1a00 	vstr	s3, [r3]
Turn_ideal_distance = 0;
 8014a82:	4b3e      	ldr	r3, [pc, #248]	; (8014b7c <slalom_table+0x13c>)
 8014a84:	ed83 8a00 	vstr	s16, [r3]
Turn_ideal_acceleration = input_a_acceleration;
 8014a88:	4b3d      	ldr	r3, [pc, #244]	; (8014b80 <slalom_table+0x140>)
 8014a8a:	edc3 1a00 	vstr	s3, [r3]
ideal_speed = g_speed;
 8014a8e:	4b3d      	ldr	r3, [pc, #244]	; (8014b84 <slalom_table+0x144>)
 8014a90:	edc3 0a00 	vstr	s1, [r3]
ideal_acceleration = 0;
 8014a94:	4b3c      	ldr	r3, [pc, #240]	; (8014b88 <slalom_table+0x148>)
float input_a_acceleration) {
 8014a96:	eef0 9a40 	vmov.f32	s19, s0
 8014a9a:	eeb0 9a41 	vmov.f32	s18, s2
 8014a9e:	eef0 8a61 	vmov.f32	s17, s3
ideal_acceleration = 0;
 8014aa2:	ed83 8a00 	vstr	s16, [r3]
reset_distance();
 8014aa6:	f7f8 f8c1 	bl	800cc2c <reset_distance>
m_timCount = 0;
 8014aaa:	4b38      	ldr	r3, [pc, #224]	; (8014b8c <slalom_table+0x14c>)
__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3,duty_R);
 8014aac:	4a38      	ldr	r2, [pc, #224]	; (8014b90 <slalom_table+0x150>)
m_timCount = 0;
 8014aae:	2400      	movs	r4, #0
 8014ab0:	601c      	str	r4, [r3, #0]
__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3,duty_R);
 8014ab2:	682b      	ldr	r3, [r5, #0]
 8014ab4:	6812      	ldr	r2, [r2, #0]
 8014ab6:	63da      	str	r2, [r3, #60]	; 0x3c
__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4,duty_L);
 8014ab8:	4a36      	ldr	r2, [pc, #216]	; (8014b94 <slalom_table+0x154>)
 8014aba:	6812      	ldr	r2, [r2, #0]
 8014abc:	641a      	str	r2, [r3, #64]	; 0x40

HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8014abe:	210c      	movs	r1, #12
 8014ac0:	4628      	mov	r0, r5
 8014ac2:	f7f0 fd83 	bl	80055cc <HAL_TIM_PWM_Start>
HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8014ac6:	2108      	movs	r1, #8
 8014ac8:	4628      	mov	r0, r5
 8014aca:	f7f0 fd7f 	bl	80055cc <HAL_TIM_PWM_Start>
	//get_duty(0, 0);
	//straight_const_accel(input_distance, input_start_speed, input_max_speed,
	//	input_acceleration);
slalomtable_accel(input_angle, 0, a_max_speed, input_a_acceleration);
 8014ace:	eef0 1a68 	vmov.f32	s3, s17
 8014ad2:	eeb0 1a49 	vmov.f32	s2, s18
 8014ad6:	eef0 0a48 	vmov.f32	s1, s16
 8014ada:	eeb0 0a69 	vmov.f32	s0, s19
 8014ade:	f7ff febb 	bl	8014858 <slalomtable_accel>
//		if (input_distance - (E_distanceR + E_distanceL) / 2
//					<= ((E_speedR + E_speedL) * (E_speedR + E_speedL) / 4
//							- input_end_speed * input_end_speed) / input_acceleration) {

slalom_speed(
input_angle - (2 * a_max_speed * a_max_speed) / 2 / input_a_acceleration,
 8014ae2:	ee39 1a09 	vadd.f32	s2, s18, s18
 8014ae6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8014aea:	ee21 1a09 	vmul.f32	s2, s2, s18
slalom_speed(
 8014aee:	edd6 0a00 	vldr	s1, [r6]
input_angle - (2 * a_max_speed * a_max_speed) / 2 / input_a_acceleration,
 8014af2:	ee21 1a27 	vmul.f32	s2, s2, s15
 8014af6:	ee81 0a28 	vdiv.f32	s0, s2, s17
slalom_speed(
 8014afa:	ee39 0ac0 	vsub.f32	s0, s19, s0
 8014afe:	f7ff ff47 	bl	8014990 <slalom_speed>
Turn_ideal_speed);

	//yellow_count(200);
	//}
slalom_accel(input_angle, Turn_ideal_speed, 0, -input_a_acceleration);
 8014b02:	eef1 1a68 	vneg.f32	s3, s17
 8014b06:	eeb0 1a48 	vmov.f32	s2, s16
 8014b0a:	eeb0 0a69 	vmov.f32	s0, s19
 8014b0e:	edd6 0a00 	vldr	s1, [r6]
 8014b12:	f7ff fe43 	bl	801479c <slalom_accel>

HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_3);
 8014b16:	2108      	movs	r1, #8
 8014b18:	4628      	mov	r0, r5
 8014b1a:	f7f0 fd73 	bl	8005604 <HAL_TIM_PWM_Stop>
HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_4);
 8014b1e:	210c      	movs	r1, #12
 8014b20:	4628      	mov	r0, r5
 8014b22:	f7f0 fd6f 	bl	8005604 <HAL_TIM_PWM_Stop>

angle = angle - input_angle;
 8014b26:	4b1c      	ldr	r3, [pc, #112]	; (8014b98 <slalom_table+0x158>)
 8014b28:	edd3 7a00 	vldr	s15, [r3]
 8014b2c:	ee77 9ae9 	vsub.f32	s19, s15, s19
 8014b30:	edc3 9a00 	vstr	s19, [r3]
enc.sigma_error = 0;
 8014b34:	4b19      	ldr	r3, [pc, #100]	; (8014b9c <slalom_table+0x15c>)
 8014b36:	ed83 8a02 	vstr	s16, [r3, #8]

No_wall_modeR = 0;
 8014b3a:	4b19      	ldr	r3, [pc, #100]	; (8014ba0 <slalom_table+0x160>)
 8014b3c:	701c      	strb	r4, [r3, #0]
No_wall_modeL = 0;
 8014b3e:	4b19      	ldr	r3, [pc, #100]	; (8014ba4 <slalom_table+0x164>)
 8014b40:	701c      	strb	r4, [r3, #0]
No_wall_modeR2 = 0;
 8014b42:	4b19      	ldr	r3, [pc, #100]	; (8014ba8 <slalom_table+0x168>)
 8014b44:	701c      	strb	r4, [r3, #0]
No_wall_modeL2 = 0;
 8014b46:	4b19      	ldr	r3, [pc, #100]	; (8014bac <slalom_table+0x16c>)
 8014b48:	701c      	strb	r4, [r3, #0]

//		yellow_count(120);
//	HAL_Delay(200);
}
 8014b4a:	ecbd 8b04 	vpop	{d8-d9}
 8014b4e:	bd70      	pop	{r4, r5, r6, pc}
 8014b50:	200133ac 	.word	0x200133ac
 8014b54:	200133b4 	.word	0x200133b4
 8014b58:	200183d8 	.word	0x200183d8
 8014b5c:	200132e0 	.word	0x200132e0
 8014b60:	00000000 	.word	0x00000000
 8014b64:	20018118 	.word	0x20018118
 8014b68:	20018250 	.word	0x20018250
 8014b6c:	2000bc38 	.word	0x2000bc38
 8014b70:	20018134 	.word	0x20018134
 8014b74:	2000b5dc 	.word	0x2000b5dc
 8014b78:	2000b5e4 	.word	0x2000b5e4
 8014b7c:	20014bc0 	.word	0x20014bc0
 8014b80:	20003c28 	.word	0x20003c28
 8014b84:	200132d8 	.word	0x200132d8
 8014b88:	2000b608 	.word	0x2000b608
 8014b8c:	20013414 	.word	0x20013414
 8014b90:	20018184 	.word	0x20018184
 8014b94:	20018138 	.word	0x20018138
 8014b98:	20013434 	.word	0x20013434
 8014b9c:	200132c4 	.word	0x200132c4
 8014ba0:	20018274 	.word	0x20018274
 8014ba4:	2000ba1c 	.word	0x2000ba1c
 8014ba8:	200133a8 	.word	0x200133a8
 8014bac:	20003c34 	.word	0x20003c34

08014bb0 <input_parameter>:
#include "parameter.h"


void input_parameter(void){

speed500.slalom_R.g_speed=500;
 8014bb0:	4bcf      	ldr	r3, [pc, #828]	; (8014ef0 <input_parameter+0x340>)
speed500.slalom_R.t_speed=500;
speed500.slalom_R.t_acc=9000;
 8014bb2:	4ad0      	ldr	r2, [pc, #832]	; (8014ef4 <input_parameter+0x344>)
speed500.slalom_R.g_speed=500;
 8014bb4:	49d0      	ldr	r1, [pc, #832]	; (8014ef8 <input_parameter+0x348>)
speed500.slalom_R.f_ofset=41;//55;
 8014bb6:	48d1      	ldr	r0, [pc, #836]	; (8014efc <input_parameter+0x34c>)

speed1000.turn180_R.g_speed=1000;
speed1000.turn180_R.t_speed=500;
speed1000.turn180_R.t_acc=10000;
speed1000.turn180_R.f_ofset=30;
speed1000.turn180_R.e_ofset=70;
 8014bb8:	ed9f 7ad1 	vldr	s14, [pc, #836]	; 8014f00 <input_parameter+0x350>
speed1000.slalom_R.f_ofset=30;
 8014bbc:	f8df c3a8 	ldr.w	ip, [pc, #936]	; 8014f68 <input_parameter+0x3b8>
speed1000.turn180_R.t_acc=10000;
 8014bc0:	eddf 7ad0 	vldr	s15, [pc, #832]	; 8014f04 <input_parameter+0x354>
speed1200.slalom_R.e_ofset=40;

speed1200.slalom_L.g_speed=1200;
speed1200.slalom_L.t_speed=650;
speed1200.slalom_L.t_acc=15000;
speed1200.slalom_L.f_ofset=53;
 8014bc4:	ed9f 6ad0 	vldr	s12, [pc, #832]	; 8014f08 <input_parameter+0x358>
void input_parameter(void){
 8014bc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
speed500.slalom_R.e_ofset=25;
 8014bcc:	eef3 6a09 	vmov.f32	s13, #57	; 0x41c80000  25.0
speed500.slalom_L.f_ofset=40;//50;
 8014bd0:	4ece      	ldr	r6, [pc, #824]	; (8014f0c <input_parameter+0x35c>)
speed500.slalom_R.t_acc=9000;
 8014bd2:	611a      	str	r2, [r3, #16]
speed500.slalom_L.t_acc=9000;
 8014bd4:	625a      	str	r2, [r3, #36]	; 0x24
speed500.slalom_L.e_ofset=29;
 8014bd6:	4ace      	ldr	r2, [pc, #824]	; (8014f10 <input_parameter+0x360>)
speed500.slalom_R.g_speed=500;
 8014bd8:	6019      	str	r1, [r3, #0]
speed500.slalom_R.t_speed=500;
 8014bda:	60d9      	str	r1, [r3, #12]
speed500.slalom_R.f_ofset=41;//55;
 8014bdc:	6058      	str	r0, [r3, #4]
speed500.slalom_L.g_speed=500;
 8014bde:	6159      	str	r1, [r3, #20]
speed500.slalom_L.t_speed=500;
 8014be0:	6219      	str	r1, [r3, #32]
speed500.slalom_L.e_ofset=29;
 8014be2:	61da      	str	r2, [r3, #28]
speed500.slalom_R.e_ofset=25;
 8014be4:	edc3 6a02 	vstr	s13, [r3, #8]
speed500.slalom_L.f_ofset=40;//50;
 8014be8:	619e      	str	r6, [r3, #24]
speed800.slalom_R.g_speed=1000;
 8014bea:	4bca      	ldr	r3, [pc, #808]	; (8014f14 <input_parameter+0x364>)
 8014bec:	4aca      	ldr	r2, [pc, #808]	; (8014f18 <input_parameter+0x368>)
speed800.turn90_R.t_acc=15000;
 8014bee:	4ccb      	ldr	r4, [pc, #812]	; (8014f1c <input_parameter+0x36c>)
speed800.turn90_L.f_ofset=50;
 8014bf0:	4dcb      	ldr	r5, [pc, #812]	; (8014f20 <input_parameter+0x370>)
speed800.slalom_R.t_acc=14000;
 8014bf2:	f8df b378 	ldr.w	fp, [pc, #888]	; 8014f6c <input_parameter+0x3bc>
speed800.turn90_R.f_ofset=55;
 8014bf6:	f8df e378 	ldr.w	lr, [pc, #888]	; 8014f70 <input_parameter+0x3c0>
speed800.turn90_L.e_ofset=44;
 8014bfa:	f8df a378 	ldr.w	sl, [pc, #888]	; 8014f74 <input_parameter+0x3c4>
speed800.slalom_R.g_speed=1000;
 8014bfe:	601a      	str	r2, [r3, #0]
speed800.slalom_R.f_ofset=0;
 8014c00:	2000      	movs	r0, #0
 8014c02:	6058      	str	r0, [r3, #4]
speed800.slalom_R.e_ofset=15;
 8014c04:	48c7      	ldr	r0, [pc, #796]	; (8014f24 <input_parameter+0x374>)
 8014c06:	6098      	str	r0, [r3, #8]
speed800.slalom_L.f_ofset=5;
 8014c08:	48c7      	ldr	r0, [pc, #796]	; (8014f28 <input_parameter+0x378>)
 8014c0a:	6198      	str	r0, [r3, #24]
speed800.slalom_L.e_ofset=5;
 8014c0c:	61d8      	str	r0, [r3, #28]
speed800.turn90_R.t_speed=650;
 8014c0e:	48c7      	ldr	r0, [pc, #796]	; (8014f2c <input_parameter+0x37c>)
speed800.slalom_R.t_speed=1000;
 8014c10:	60da      	str	r2, [r3, #12]
speed800.slalom_R.t_acc=14000;
 8014c12:	f8c3 b010 	str.w	fp, [r3, #16]
speed800.slalom_L.g_speed=1000;
 8014c16:	615a      	str	r2, [r3, #20]
speed800.slalom_L.t_speed=1000;
 8014c18:	621a      	str	r2, [r3, #32]
speed800.slalom_L.t_acc=14000;
 8014c1a:	f8c3 b024 	str.w	fp, [r3, #36]	; 0x24
speed800.turn90_R.g_speed=500;
 8014c1e:	6299      	str	r1, [r3, #40]	; 0x28
speed800.turn90_R.t_speed=650;
 8014c20:	6358      	str	r0, [r3, #52]	; 0x34
speed800.turn90_R.t_acc=15000;
 8014c22:	639c      	str	r4, [r3, #56]	; 0x38
speed800.turn90_L.g_speed=500;
 8014c24:	63d9      	str	r1, [r3, #60]	; 0x3c
speed800.turn90_L.t_speed=650;
 8014c26:	6498      	str	r0, [r3, #72]	; 0x48
speed800.turn90_L.t_acc=15000;
 8014c28:	64dc      	str	r4, [r3, #76]	; 0x4c
speed800.turn90_L.e_ofset=44;
 8014c2a:	f8c3 a044 	str.w	sl, [r3, #68]	; 0x44
speed800.turn180_R.g_speed=500;
 8014c2e:	6519      	str	r1, [r3, #80]	; 0x50
speed800.turn90_R.f_ofset=55;
 8014c30:	f8c3 e02c 	str.w	lr, [r3, #44]	; 0x2c
speed800.turn90_R.e_ofset=40;
 8014c34:	631e      	str	r6, [r3, #48]	; 0x30
speed800.turn90_L.f_ofset=50;
 8014c36:	641d      	str	r5, [r3, #64]	; 0x40
speed800.turn180_R.t_speed=650;
 8014c38:	65d8      	str	r0, [r3, #92]	; 0x5c
speed800.turn180_R.t_acc=15000;
 8014c3a:	661c      	str	r4, [r3, #96]	; 0x60
speed800.turn180_L.g_speed=500;
 8014c3c:	6659      	str	r1, [r3, #100]	; 0x64
speed800.turn180_L.t_speed=650;
 8014c3e:	6718      	str	r0, [r3, #112]	; 0x70
speed800.turn180_L.t_acc=15000;
 8014c40:	675c      	str	r4, [r3, #116]	; 0x74
speed800.turn180_L.e_ofset=44;
 8014c42:	f8c3 a06c 	str.w	sl, [r3, #108]	; 0x6c
speed800.turn45in_R.g_speed=500;
 8014c46:	6799      	str	r1, [r3, #120]	; 0x78
speed800.turn45in_R.t_speed=650;
 8014c48:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
speed800.turn45in_R.t_acc=15000;
 8014c4c:	f8c3 4088 	str.w	r4, [r3, #136]	; 0x88
speed800.turn45in_L.g_speed=500;
 8014c50:	f8c3 108c 	str.w	r1, [r3, #140]	; 0x8c
speed800.turn45in_L.t_speed=650;
 8014c54:	f8c3 0098 	str.w	r0, [r3, #152]	; 0x98
speed800.turn45in_L.t_acc=15000;
 8014c58:	f8c3 409c 	str.w	r4, [r3, #156]	; 0x9c
speed800.turn45in_L.e_ofset=44;
 8014c5c:	f8c3 a094 	str.w	sl, [r3, #148]	; 0x94
speed800.turn135in_R.g_speed=500;
 8014c60:	f8c3 10a0 	str.w	r1, [r3, #160]	; 0xa0
speed800.turn135in_R.t_speed=650;
 8014c64:	f8c3 00ac 	str.w	r0, [r3, #172]	; 0xac
speed800.turn135in_R.t_acc=15000;
 8014c68:	f8c3 40b0 	str.w	r4, [r3, #176]	; 0xb0
speed800.turn135in_L.g_speed=500;
 8014c6c:	f8c3 10b4 	str.w	r1, [r3, #180]	; 0xb4
speed800.turn135in_L.t_speed=650;
 8014c70:	f8c3 00c0 	str.w	r0, [r3, #192]	; 0xc0
speed800.turn135in_L.t_acc=15000;
 8014c74:	f8c3 40c4 	str.w	r4, [r3, #196]	; 0xc4
speed800.turn135in_L.e_ofset=44;
 8014c78:	f8c3 a0bc 	str.w	sl, [r3, #188]	; 0xbc
speed800.turn45out_R.g_speed=500;
 8014c7c:	f8c3 10c8 	str.w	r1, [r3, #200]	; 0xc8
speed800.turn45out_R.t_speed=650;
 8014c80:	f8c3 00d4 	str.w	r0, [r3, #212]	; 0xd4
speed800.turn45out_R.t_acc=15000;
 8014c84:	f8c3 40d8 	str.w	r4, [r3, #216]	; 0xd8
speed800.turn180_R.f_ofset=55;
 8014c88:	f8c3 e054 	str.w	lr, [r3, #84]	; 0x54
speed800.turn180_R.e_ofset=40;
 8014c8c:	659e      	str	r6, [r3, #88]	; 0x58
speed800.turn180_L.f_ofset=50;
 8014c8e:	669d      	str	r5, [r3, #104]	; 0x68
speed800.turn45in_R.f_ofset=55;
 8014c90:	f8c3 e07c 	str.w	lr, [r3, #124]	; 0x7c
speed800.turn45in_R.e_ofset=40;
 8014c94:	f8c3 6080 	str.w	r6, [r3, #128]	; 0x80
speed800.turn45in_L.f_ofset=50;
 8014c98:	f8c3 5090 	str.w	r5, [r3, #144]	; 0x90
speed800.turn135in_R.f_ofset=55;
 8014c9c:	f8c3 e0a4 	str.w	lr, [r3, #164]	; 0xa4
speed800.turn135in_R.e_ofset=40;
 8014ca0:	f8c3 60a8 	str.w	r6, [r3, #168]	; 0xa8
speed800.turn135in_L.f_ofset=50;
 8014ca4:	f8c3 50b8 	str.w	r5, [r3, #184]	; 0xb8
speed800.turn45out_R.f_ofset=55;
 8014ca8:	f8c3 e0cc 	str.w	lr, [r3, #204]	; 0xcc
speed800.turn45out_R.e_ofset=40;
 8014cac:	f8c3 60d0 	str.w	r6, [r3, #208]	; 0xd0
speed800.turn45out_L.g_speed=500;
 8014cb0:	f8c3 10dc 	str.w	r1, [r3, #220]	; 0xdc
speed800.turn45out_L.t_speed=650;
 8014cb4:	f8c3 00e8 	str.w	r0, [r3, #232]	; 0xe8
speed800.turn45out_L.t_acc=15000;
 8014cb8:	f8c3 40ec 	str.w	r4, [r3, #236]	; 0xec
speed800.turn45out_L.e_ofset=44;
 8014cbc:	f8c3 a0e4 	str.w	sl, [r3, #228]	; 0xe4
speed800.turn135out_R.g_speed=500;
 8014cc0:	f8c3 10f0 	str.w	r1, [r3, #240]	; 0xf0
speed800.turn135out_R.t_speed=650;
 8014cc4:	f8c3 00fc 	str.w	r0, [r3, #252]	; 0xfc
speed800.turn135out_R.t_acc=15000;
 8014cc8:	f8c3 4100 	str.w	r4, [r3, #256]	; 0x100
speed800.turn135out_L.g_speed=500;
 8014ccc:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
speed800.turn135out_L.t_speed=650;
 8014cd0:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
speed800.turn135out_L.t_acc=15000;
 8014cd4:	f8c3 4114 	str.w	r4, [r3, #276]	; 0x114
speed800.turn135out_L.e_ofset=44;
 8014cd8:	f8c3 a10c 	str.w	sl, [r3, #268]	; 0x10c
speed800.V90_R.g_speed=500;
 8014cdc:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
speed800.V90_R.t_speed=650;
 8014ce0:	f8c3 0124 	str.w	r0, [r3, #292]	; 0x124
speed800.V90_R.t_acc=15000;
 8014ce4:	f8c3 4128 	str.w	r4, [r3, #296]	; 0x128
speed800.V90_L.g_speed=500;
 8014ce8:	f8c3 112c 	str.w	r1, [r3, #300]	; 0x12c
speed800.V90_L.t_speed=650;
 8014cec:	f8c3 0138 	str.w	r0, [r3, #312]	; 0x138
speed800.V90_L.t_acc=15000;
 8014cf0:	f8c3 413c 	str.w	r4, [r3, #316]	; 0x13c
speed800.V90_L.e_ofset=44;
 8014cf4:	f8c3 a134 	str.w	sl, [r3, #308]	; 0x134
speed800.turn45out_L.f_ofset=50;
 8014cf8:	f8c3 50e0 	str.w	r5, [r3, #224]	; 0xe0
speed800.turn135out_R.f_ofset=55;
 8014cfc:	f8c3 e0f4 	str.w	lr, [r3, #244]	; 0xf4
speed800.turn135out_R.e_ofset=40;
 8014d00:	f8c3 60f8 	str.w	r6, [r3, #248]	; 0xf8
speed800.turn135out_L.f_ofset=50;
 8014d04:	f8c3 5108 	str.w	r5, [r3, #264]	; 0x108
speed800.V90_R.f_ofset=55;
 8014d08:	f8c3 e11c 	str.w	lr, [r3, #284]	; 0x11c
speed800.V90_R.e_ofset=40;
 8014d0c:	f8c3 6120 	str.w	r6, [r3, #288]	; 0x120
speed800.V90_L.f_ofset=50;
 8014d10:	f8c3 5130 	str.w	r5, [r3, #304]	; 0x130
speed1000.slalom_R.g_speed=1000;
 8014d14:	4b86      	ldr	r3, [pc, #536]	; (8014f30 <input_parameter+0x380>)
speed1000.slalom_R.t_acc=12000;
 8014d16:	4f87      	ldr	r7, [pc, #540]	; (8014f34 <input_parameter+0x384>)
speed1000.slalom_R.e_ofset=60;
 8014d18:	f8df 825c 	ldr.w	r8, [pc, #604]	; 8014f78 <input_parameter+0x3c8>
speed1000.slalom_R.t_speed=550;
 8014d1c:	f8df 925c 	ldr.w	r9, [pc, #604]	; 8014f7c <input_parameter+0x3cc>
speed1000.slalom_R.g_speed=1000;
 8014d20:	601a      	str	r2, [r3, #0]
speed1000.slalom_R.t_speed=550;
 8014d22:	f8c3 900c 	str.w	r9, [r3, #12]
speed1000.slalom_R.f_ofset=30;
 8014d26:	f8c3 c004 	str.w	ip, [r3, #4]
speed1000.slalom_L.g_speed=1000;
 8014d2a:	615a      	str	r2, [r3, #20]
speed1000.slalom_L.t_speed=550;
 8014d2c:	f8c3 9020 	str.w	r9, [r3, #32]
speed1000.slalom_R.t_acc=12000;
 8014d30:	611f      	str	r7, [r3, #16]
speed1000.turn90_R.t_speed=400;
 8014d32:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8014f80 <input_parameter+0x3d0>
speed1000.slalom_R.e_ofset=60;
 8014d36:	f8c3 8008 	str.w	r8, [r3, #8]
speed1000.slalom_L.t_acc=12000;
 8014d3a:	625f      	str	r7, [r3, #36]	; 0x24
speed1000.turn180_R.e_ofset=70;
 8014d3c:	ed83 7a16 	vstr	s14, [r3, #88]	; 0x58
speed1000.turn180_L.e_ofset=70;
 8014d40:	ed83 7a1b 	vstr	s14, [r3, #108]	; 0x6c
speed1000.turn45in_R.e_ofset=70;
 8014d44:	ed83 7a20 	vstr	s14, [r3, #128]	; 0x80
speed1000.turn45in_L.e_ofset=70;
 8014d48:	ed83 7a25 	vstr	s14, [r3, #148]	; 0x94
speed1000.turn135in_R.t_speed=680;
 8014d4c:	ed9f 7a7a 	vldr	s14, [pc, #488]	; 8014f38 <input_parameter+0x388>
speed1000.turn90_R.t_speed=400;
 8014d50:	f8c3 9034 	str.w	r9, [r3, #52]	; 0x34
speed1000.turn90_L.t_speed=400;
 8014d54:	f8c3 9048 	str.w	r9, [r3, #72]	; 0x48
speed1000.turn180_R.t_speed=500;
 8014d58:	65d9      	str	r1, [r3, #92]	; 0x5c
speed1000.turn45in_R.f_ofset=20;
 8014d5a:	f8df 9228 	ldr.w	r9, [pc, #552]	; 8014f84 <input_parameter+0x3d4>
speed1000.turn180_L.t_speed=500;
 8014d5e:	6719      	str	r1, [r3, #112]	; 0x70
speed1000.turn45in_R.t_speed=750;
 8014d60:	4976      	ldr	r1, [pc, #472]	; (8014f3c <input_parameter+0x38c>)
speed1000.slalom_L.f_ofset=30;
 8014d62:	f8c3 c018 	str.w	ip, [r3, #24]
speed1000.turn90_R.g_speed=1000;
 8014d66:	629a      	str	r2, [r3, #40]	; 0x28
speed1000.turn90_R.f_ofset=30;
 8014d68:	f8c3 c02c 	str.w	ip, [r3, #44]	; 0x2c
speed1000.turn90_L.g_speed=1000;
 8014d6c:	63da      	str	r2, [r3, #60]	; 0x3c
speed1000.turn90_L.f_ofset=30;
 8014d6e:	f8c3 c040 	str.w	ip, [r3, #64]	; 0x40
speed1000.turn180_R.g_speed=1000;
 8014d72:	651a      	str	r2, [r3, #80]	; 0x50
speed1000.turn180_R.f_ofset=30;
 8014d74:	f8c3 c054 	str.w	ip, [r3, #84]	; 0x54
speed1000.turn180_L.g_speed=1000;
 8014d78:	665a      	str	r2, [r3, #100]	; 0x64
speed1000.turn180_L.f_ofset=30;
 8014d7a:	f8c3 c068 	str.w	ip, [r3, #104]	; 0x68
speed1000.turn45in_R.g_speed=1000;
 8014d7e:	679a      	str	r2, [r3, #120]	; 0x78
speed1000.turn45in_R.t_speed=750;
 8014d80:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
speed1000.turn45in_L.g_speed=1000;
 8014d84:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
speed1000.turn45in_L.t_speed=750;
 8014d88:	f8c3 1098 	str.w	r1, [r3, #152]	; 0x98
speed1000.slalom_L.e_ofset=60;
 8014d8c:	f8c3 801c 	str.w	r8, [r3, #28]
speed1000.turn90_R.t_acc=12000;
 8014d90:	639f      	str	r7, [r3, #56]	; 0x38
speed1000.turn90_R.e_ofset=60;
 8014d92:	f8c3 8030 	str.w	r8, [r3, #48]	; 0x30
speed1000.turn90_L.t_acc=12000;
 8014d96:	64df      	str	r7, [r3, #76]	; 0x4c
speed1000.turn90_L.e_ofset=60;
 8014d98:	f8c3 8044 	str.w	r8, [r3, #68]	; 0x44
speed1000.turn180_R.t_acc=10000;
 8014d9c:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
speed1000.turn180_L.t_acc=10000;
 8014da0:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
speed1000.turn45in_R.t_acc=12000;
 8014da4:	f8c3 7088 	str.w	r7, [r3, #136]	; 0x88
speed1000.turn45in_R.f_ofset=20;
 8014da8:	f8c3 907c 	str.w	r9, [r3, #124]	; 0x7c
speed1000.turn45in_L.t_acc=12000;
 8014dac:	f8c3 709c 	str.w	r7, [r3, #156]	; 0x9c
speed1000.turn45in_L.f_ofset=20;
 8014db0:	f8c3 9090 	str.w	r9, [r3, #144]	; 0x90
speed1000.turn135in_R.g_speed=1000;
 8014db4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
speed1000.turn135in_R.t_speed=680;
 8014db8:	ed83 7a2b 	vstr	s14, [r3, #172]	; 0xac
speed1000.turn135in_L.t_speed=680;
 8014dbc:	ed83 7a30 	vstr	s14, [r3, #192]	; 0xc0
speed1000.turn45out_R.t_speed=750;
 8014dc0:	f8c3 10d4 	str.w	r1, [r3, #212]	; 0xd4
speed1000.turn45out_L.t_speed=750;
 8014dc4:	f8c3 10e8 	str.w	r1, [r3, #232]	; 0xe8
speed1000.turn135out_R.e_ofset=90;
 8014dc8:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 8014f40 <input_parameter+0x390>
speed1000.turn135out_R.t_speed=770;
 8014dcc:	495d      	ldr	r1, [pc, #372]	; (8014f44 <input_parameter+0x394>)
speed1000.turn135in_R.t_acc=14000;
 8014dce:	f8c3 b0b0 	str.w	fp, [r3, #176]	; 0xb0
speed1000.turn135in_L.t_acc=14000;
 8014dd2:	f8c3 b0c4 	str.w	fp, [r3, #196]	; 0xc4
speed1000.turn45out_R.t_acc=14000;
 8014dd6:	f8c3 b0d8 	str.w	fp, [r3, #216]	; 0xd8
speed1000.turn45out_L.t_acc=14000;
 8014dda:	f8c3 b0ec 	str.w	fp, [r3, #236]	; 0xec
speed1000.turn135out_R.t_speed=770;
 8014dde:	f8c3 10fc 	str.w	r1, [r3, #252]	; 0xfc
speed1000.turn135out_R.t_acc=14000;
 8014de2:	f8c3 b100 	str.w	fp, [r3, #256]	; 0x100
speed1000.turn135out_L.t_speed=770;
 8014de6:	f8c3 1110 	str.w	r1, [r3, #272]	; 0x110
speed1000.turn135out_L.t_acc=14000;
 8014dea:	f8c3 b114 	str.w	fp, [r3, #276]	; 0x114
speed1000.V90_R.t_acc=18000;
 8014dee:	4956      	ldr	r1, [pc, #344]	; (8014f48 <input_parameter+0x398>)
speed1000.V90_R.t_speed=950;
 8014df0:	f8df b194 	ldr.w	fp, [pc, #404]	; 8014f88 <input_parameter+0x3d8>
speed1000.turn135in_L.g_speed=1000;
 8014df4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
speed1000.turn45out_R.g_speed=1000;
 8014df8:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
speed1000.turn45out_L.g_speed=1000;
 8014dfc:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
speed1000.turn135out_R.g_speed=1000;
 8014e00:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
speed1000.turn135out_R.f_ofset=30;
 8014e04:	f8c3 c0f4 	str.w	ip, [r3, #244]	; 0xf4
speed1000.turn135out_L.g_speed=1000;
 8014e08:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
speed1000.turn135out_L.f_ofset=30;
 8014e0c:	f8c3 c108 	str.w	ip, [r3, #264]	; 0x108
speed1000.V90_R.g_speed=1000;
 8014e10:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
speed1000.V90_R.t_speed=950;
 8014e14:	f8c3 b124 	str.w	fp, [r3, #292]	; 0x124
speed1000.V90_R.t_acc=18000;
 8014e18:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
speed1000.turn135in_R.f_ofset=20;
 8014e1c:	f8c3 90a4 	str.w	r9, [r3, #164]	; 0xa4
speed1000.turn135in_R.e_ofset=50;
 8014e20:	f8c3 50a8 	str.w	r5, [r3, #168]	; 0xa8
speed1000.turn135in_L.f_ofset=20;
 8014e24:	f8c3 90b8 	str.w	r9, [r3, #184]	; 0xb8
speed1000.turn135in_L.e_ofset=50;
 8014e28:	f8c3 50bc 	str.w	r5, [r3, #188]	; 0xbc
speed1000.turn45out_R.f_ofset=50;
 8014e2c:	f8c3 50cc 	str.w	r5, [r3, #204]	; 0xcc
speed1000.turn45out_R.e_ofset=50;
 8014e30:	f8c3 50d0 	str.w	r5, [r3, #208]	; 0xd0
speed1000.turn45out_L.f_ofset=50;
 8014e34:	f8c3 50e0 	str.w	r5, [r3, #224]	; 0xe0
speed1000.turn45out_L.e_ofset=50;
 8014e38:	f8c3 50e4 	str.w	r5, [r3, #228]	; 0xe4
speed1000.turn135out_R.e_ofset=90;
 8014e3c:	ed83 7a3e 	vstr	s14, [r3, #248]	; 0xf8
speed1000.turn135out_L.e_ofset=90;
 8014e40:	ed83 7a43 	vstr	s14, [r3, #268]	; 0x10c
speed1000.V90_R.f_ofset=20;
 8014e44:	f8c3 911c 	str.w	r9, [r3, #284]	; 0x11c
speed1000.V90_L.g_speed=1000;
 8014e48:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
speed1000.V90_L.t_speed=950;
 8014e4c:	f8c3 b138 	str.w	fp, [r3, #312]	; 0x138
speed1000.V90_L.t_acc=18000;
 8014e50:	f8c3 113c 	str.w	r1, [r3, #316]	; 0x13c
speed1000.V90_R.e_ofset=60;
 8014e54:	f8c3 8120 	str.w	r8, [r3, #288]	; 0x120
speed1000.V90_L.f_ofset=20;
 8014e58:	f8c3 9130 	str.w	r9, [r3, #304]	; 0x130
speed1000.V90_L.e_ofset=60;
 8014e5c:	f8c3 8134 	str.w	r8, [r3, #308]	; 0x134
speed1200.slalom_R.g_speed=1200;
 8014e60:	4b3a      	ldr	r3, [pc, #232]	; (8014f4c <input_parameter+0x39c>)
 8014e62:	493b      	ldr	r1, [pc, #236]	; (8014f50 <input_parameter+0x3a0>)
speed1200.slalom_R.t_speed=650;
 8014e64:	60d8      	str	r0, [r3, #12]
speed1200.slalom_L.t_speed=650;
 8014e66:	6218      	str	r0, [r3, #32]
speed1200.slalom_L.e_ofset=44;

speed1200.turn90_R.g_speed=1200;
speed1200.turn90_R.t_speed=650;
 8014e68:	6358      	str	r0, [r3, #52]	; 0x34
speed1200.turn90_R.t_acc=10000;
speed1200.turn90_R.f_ofset=45;
speed1200.turn90_R.e_ofset=46;

speed1200.turn90_L.g_speed=1200;
speed1200.turn90_L.t_speed=650;
 8014e6a:	6498      	str	r0, [r3, #72]	; 0x48
speed1200.turn90_L.t_acc=10000;
speed1200.turn90_L.f_ofset=50;
speed1200.turn90_L.e_ofset=47;

speed1200.turn180_R.g_speed=1200;
speed1200.turn180_R.t_speed=800;
 8014e6c:	4839      	ldr	r0, [pc, #228]	; (8014f54 <input_parameter+0x3a4>)
speed1200.slalom_R.f_ofset=47;
 8014e6e:	f8df b11c 	ldr.w	fp, [pc, #284]	; 8014f8c <input_parameter+0x3dc>
speed1200.slalom_R.t_acc=15000;
 8014e72:	611c      	str	r4, [r3, #16]
speed1200.slalom_L.t_acc=15000;
 8014e74:	625c      	str	r4, [r3, #36]	; 0x24
speed1200.slalom_L.e_ofset=44;
 8014e76:	f8c3 a01c 	str.w	sl, [r3, #28]
speed1200.turn90_R.f_ofset=45;
 8014e7a:	4c37      	ldr	r4, [pc, #220]	; (8014f58 <input_parameter+0x3a8>)
speed1200.turn180_R.t_speed=800;
 8014e7c:	65d8      	str	r0, [r3, #92]	; 0x5c
speed1200.turn180_R.t_acc=8000;
speed1200.turn180_R.f_ofset=20;
speed1200.turn180_R.e_ofset=30;
 8014e7e:	f8c3 c058 	str.w	ip, [r3, #88]	; 0x58
speed1200.turn180_R.t_acc=8000;
 8014e82:	4836      	ldr	r0, [pc, #216]	; (8014f5c <input_parameter+0x3ac>)

speed1200.turn180_L.g_speed=1200;
speed1200.turn180_L.t_speed=780;
 8014e84:	f8df c108 	ldr.w	ip, [pc, #264]	; 8014f90 <input_parameter+0x3e0>
speed1200.turn90_R.e_ofset=46;
 8014e88:	f8df a108 	ldr.w	sl, [pc, #264]	; 8014f94 <input_parameter+0x3e4>
speed1200.turn90_R.f_ofset=45;
 8014e8c:	62dc      	str	r4, [r3, #44]	; 0x2c
speed1200.turn180_R.t_acc=8000;
 8014e8e:	6618      	str	r0, [r3, #96]	; 0x60
speed1200.slalom_R.g_speed=1200;
 8014e90:	6019      	str	r1, [r3, #0]
speed1200.slalom_R.f_ofset=47;
 8014e92:	f8c3 b004 	str.w	fp, [r3, #4]
speed1200.slalom_R.e_ofset=40;
 8014e96:	609e      	str	r6, [r3, #8]
speed1200.slalom_L.g_speed=1200;
 8014e98:	6159      	str	r1, [r3, #20]
speed1200.slalom_L.f_ofset=53;
 8014e9a:	ed83 6a06 	vstr	s12, [r3, #24]
speed1200.turn90_R.g_speed=1200;
 8014e9e:	6299      	str	r1, [r3, #40]	; 0x28
speed1200.turn90_R.t_acc=10000;
 8014ea0:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
speed1200.turn90_R.e_ofset=46;
 8014ea4:	f8c3 a030 	str.w	sl, [r3, #48]	; 0x30
speed1200.turn90_L.g_speed=1200;
 8014ea8:	63d9      	str	r1, [r3, #60]	; 0x3c
speed1200.turn90_L.t_acc=10000;
 8014eaa:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
speed1200.turn90_L.f_ofset=50;
 8014eae:	641d      	str	r5, [r3, #64]	; 0x40
speed1200.turn90_L.e_ofset=47;
 8014eb0:	f8c3 b044 	str.w	fp, [r3, #68]	; 0x44
speed1200.turn180_R.g_speed=1200;
 8014eb4:	6519      	str	r1, [r3, #80]	; 0x50
speed1200.turn180_R.f_ofset=20;
 8014eb6:	f8c3 9054 	str.w	r9, [r3, #84]	; 0x54
speed1200.turn180_L.g_speed=1200;
 8014eba:	6659      	str	r1, [r3, #100]	; 0x64
speed1200.turn180_L.t_speed=780;
 8014ebc:	f8c3 c070 	str.w	ip, [r3, #112]	; 0x70
speed1200.turn180_L.f_ofset=20;
speed1200.turn180_L.e_ofset=40;

speed1200.turn45in_R.g_speed=1200;
speed1200.turn45in_R.t_speed=900;
speed1200.turn45in_R.t_acc=13000;
 8014ec0:	f8df c0d4 	ldr.w	ip, [pc, #212]	; 8014f98 <input_parameter+0x3e8>
speed1200.turn180_L.t_acc=8000;
 8014ec4:	6758      	str	r0, [r3, #116]	; 0x74
speed1200.turn45in_R.t_acc=13000;
 8014ec6:	f8c3 c088 	str.w	ip, [r3, #136]	; 0x88
speed1200.turn45in_R.t_speed=900;
 8014eca:	4825      	ldr	r0, [pc, #148]	; (8014f60 <input_parameter+0x3b0>)
speed1200.turn45in_R.f_ofset=25;
speed1200.turn45in_R.e_ofset=60;

speed1200.turn45in_L.g_speed=1200;
speed1200.turn45in_L.t_speed=900;
speed1200.turn45in_L.t_acc=13000;
 8014ecc:	f8c3 c09c 	str.w	ip, [r3, #156]	; 0x9c
speed1200.turn135in_L.e_ofset=55;

speed1200.turn45out_R.g_speed=1200;
speed1200.turn45out_R.t_speed=900;
speed1200.turn45out_R.t_acc=10000;
speed1200.turn45out_R.f_ofset=45;
 8014ed0:	f8c3 40cc 	str.w	r4, [r3, #204]	; 0xcc
speed1200.turn45in_L.f_ofset=32;
 8014ed4:	f04f 4c84 	mov.w	ip, #1107296256	; 0x42000000
speed1200.turn45out_R.e_ofset=10;
 8014ed8:	4c22      	ldr	r4, [pc, #136]	; (8014f64 <input_parameter+0x3b4>)
speed1200.turn180_L.f_ofset=20;
 8014eda:	f8c3 9068 	str.w	r9, [r3, #104]	; 0x68
speed1200.turn180_L.e_ofset=40;
 8014ede:	66de      	str	r6, [r3, #108]	; 0x6c
speed1200.turn45in_R.g_speed=1200;
 8014ee0:	6799      	str	r1, [r3, #120]	; 0x78
speed1200.turn45in_R.t_speed=900;
 8014ee2:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
speed1200.turn45in_R.f_ofset=25;
 8014ee6:	edc3 6a1f 	vstr	s13, [r3, #124]	; 0x7c
speed1200.turn45in_R.e_ofset=60;
 8014eea:	f8c3 8080 	str.w	r8, [r3, #128]	; 0x80
 8014eee:	e055      	b.n	8014f9c <input_parameter+0x3ec>
 8014ef0:	200167a4 	.word	0x200167a4
 8014ef4:	460ca000 	.word	0x460ca000
 8014ef8:	43fa0000 	.word	0x43fa0000
 8014efc:	42240000 	.word	0x42240000
 8014f00:	428c0000 	.word	0x428c0000
 8014f04:	461c4000 	.word	0x461c4000
 8014f08:	42540000 	.word	0x42540000
 8014f0c:	42200000 	.word	0x42200000
 8014f10:	41e80000 	.word	0x41e80000
 8014f14:	2000b2a8 	.word	0x2000b2a8
 8014f18:	447a0000 	.word	0x447a0000
 8014f1c:	466a6000 	.word	0x466a6000
 8014f20:	42480000 	.word	0x42480000
 8014f24:	41700000 	.word	0x41700000
 8014f28:	40a00000 	.word	0x40a00000
 8014f2c:	44228000 	.word	0x44228000
 8014f30:	2000b168 	.word	0x2000b168
 8014f34:	463b8000 	.word	0x463b8000
 8014f38:	442a0000 	.word	0x442a0000
 8014f3c:	443b8000 	.word	0x443b8000
 8014f40:	42b40000 	.word	0x42b40000
 8014f44:	44408000 	.word	0x44408000
 8014f48:	468ca000 	.word	0x468ca000
 8014f4c:	2000b49c 	.word	0x2000b49c
 8014f50:	44960000 	.word	0x44960000
 8014f54:	44480000 	.word	0x44480000
 8014f58:	42340000 	.word	0x42340000
 8014f5c:	45fa0000 	.word	0x45fa0000
 8014f60:	44610000 	.word	0x44610000
 8014f64:	41200000 	.word	0x41200000
 8014f68:	41f00000 	.word	0x41f00000
 8014f6c:	465ac000 	.word	0x465ac000
 8014f70:	425c0000 	.word	0x425c0000
 8014f74:	42300000 	.word	0x42300000
 8014f78:	42700000 	.word	0x42700000
 8014f7c:	44098000 	.word	0x44098000
 8014f80:	43c80000 	.word	0x43c80000
 8014f84:	41a00000 	.word	0x41a00000
 8014f88:	446d8000 	.word	0x446d8000
 8014f8c:	423c0000 	.word	0x423c0000
 8014f90:	44430000 	.word	0x44430000
 8014f94:	42380000 	.word	0x42380000
 8014f98:	464b2000 	.word	0x464b2000
speed1200.turn45in_L.g_speed=1200;
 8014f9c:	f8c3 108c 	str.w	r1, [r3, #140]	; 0x8c
speed1200.turn45in_L.t_speed=900;
 8014fa0:	f8c3 0098 	str.w	r0, [r3, #152]	; 0x98
speed1200.turn45in_L.f_ofset=32;
 8014fa4:	f8c3 c090 	str.w	ip, [r3, #144]	; 0x90
speed1200.turn45in_L.e_ofset=60;
 8014fa8:	f8c3 8094 	str.w	r8, [r3, #148]	; 0x94
speed1200.turn135in_R.g_speed=1200;
 8014fac:	f8c3 10a0 	str.w	r1, [r3, #160]	; 0xa0
speed1200.turn135in_R.t_speed=900;
 8014fb0:	f8c3 00ac 	str.w	r0, [r3, #172]	; 0xac
speed1200.turn135in_R.t_acc=12000;
 8014fb4:	f8c3 70b0 	str.w	r7, [r3, #176]	; 0xb0
speed1200.turn135in_R.f_ofset=53;
 8014fb8:	ed83 6a29 	vstr	s12, [r3, #164]	; 0xa4
speed1200.turn135in_R.e_ofset=47;
 8014fbc:	f8c3 b0a8 	str.w	fp, [r3, #168]	; 0xa8
speed1200.turn135in_L.g_speed=1200;
 8014fc0:	f8c3 10b4 	str.w	r1, [r3, #180]	; 0xb4
speed1200.turn135in_L.t_speed=900;
 8014fc4:	f8c3 00c0 	str.w	r0, [r3, #192]	; 0xc0
speed1200.turn135in_L.t_acc=12000;
 8014fc8:	f8c3 70c4 	str.w	r7, [r3, #196]	; 0xc4
speed1200.turn135in_L.f_ofset=40;
 8014fcc:	f8c3 60b8 	str.w	r6, [r3, #184]	; 0xb8
speed1200.turn135in_L.e_ofset=55;
 8014fd0:	f8c3 e0bc 	str.w	lr, [r3, #188]	; 0xbc
speed1200.turn45out_R.g_speed=1200;
 8014fd4:	f8c3 10c8 	str.w	r1, [r3, #200]	; 0xc8
speed1200.turn45out_R.t_speed=900;
 8014fd8:	f8c3 00d4 	str.w	r0, [r3, #212]	; 0xd4
speed1200.turn45out_R.t_acc=10000;
 8014fdc:	edc3 7a36 	vstr	s15, [r3, #216]	; 0xd8
speed1200.turn45out_R.e_ofset=10;
 8014fe0:	f8c3 40d0 	str.w	r4, [r3, #208]	; 0xd0

speed1200.turn45out_L.g_speed=1200;
 8014fe4:	f8c3 10dc 	str.w	r1, [r3, #220]	; 0xdc
speed1200.turn45out_L.t_speed=900;
 8014fe8:	f8c3 00e8 	str.w	r0, [r3, #232]	; 0xe8
speed1200.turn45out_L.t_acc=10000;
 8014fec:	edc3 7a3b 	vstr	s15, [r3, #236]	; 0xec
speed1200.turn45out_L.f_ofset=40;
 8014ff0:	f8c3 60e0 	str.w	r6, [r3, #224]	; 0xe0
speed1200.turn45out_L.e_ofset=10;
 8014ff4:	f8c3 40e4 	str.w	r4, [r3, #228]	; 0xe4

speed1200.turn135out_R.g_speed=1200;
speed1200.turn135out_R.t_speed=1000;
 8014ff8:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
speed1200.turn135out_R.t_acc=12000;
speed1200.turn135out_R.f_ofset=25;
speed1200.turn135out_R.e_ofset=90;

speed1200.turn135out_L.g_speed=1200;
speed1200.turn135out_L.t_speed=1000;
 8014ffc:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
speed1200.turn135out_L.t_acc=12000;
speed1200.turn135out_L.f_ofset=40;
speed1200.turn135out_L.e_ofset=95;
 8015000:	4a16      	ldr	r2, [pc, #88]	; (801505c <input_parameter+0x4ac>)
 8015002:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c

speed1200.V90_R.g_speed=1200;
speed1200.V90_R.t_speed=1650;
 8015006:	4a16      	ldr	r2, [pc, #88]	; (8015060 <input_parameter+0x4b0>)
 8015008:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
speed1200.V90_R.t_acc=24500;
 801500c:	4a15      	ldr	r2, [pc, #84]	; (8015064 <input_parameter+0x4b4>)
 801500e:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
speed1200.V90_R.f_ofset=50;
speed1200.V90_R.e_ofset=65;
 8015012:	4a15      	ldr	r2, [pc, #84]	; (8015068 <input_parameter+0x4b8>)
 8015014:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120

speed1200.V90_L.g_speed=1200;
speed1200.V90_L.t_speed=1550;
 8015018:	4a14      	ldr	r2, [pc, #80]	; (801506c <input_parameter+0x4bc>)
 801501a:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
speed1200.V90_L.t_acc=22000;
 801501e:	4a14      	ldr	r2, [pc, #80]	; (8015070 <input_parameter+0x4c0>)
 8015020:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
speed1200.V90_L.f_ofset=28;
 8015024:	4a13      	ldr	r2, [pc, #76]	; (8015074 <input_parameter+0x4c4>)
speed1200.turn135out_R.g_speed=1200;
 8015026:	f8c3 10f0 	str.w	r1, [r3, #240]	; 0xf0
speed1200.turn135out_R.t_acc=12000;
 801502a:	f8c3 7100 	str.w	r7, [r3, #256]	; 0x100
speed1200.turn135out_R.f_ofset=25;
 801502e:	edc3 6a3d 	vstr	s13, [r3, #244]	; 0xf4
speed1200.turn135out_R.e_ofset=90;
 8015032:	ed83 7a3e 	vstr	s14, [r3, #248]	; 0xf8
speed1200.turn135out_L.g_speed=1200;
 8015036:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
speed1200.turn135out_L.t_acc=12000;
 801503a:	f8c3 7114 	str.w	r7, [r3, #276]	; 0x114
speed1200.turn135out_L.f_ofset=40;
 801503e:	f8c3 6108 	str.w	r6, [r3, #264]	; 0x108
speed1200.V90_R.g_speed=1200;
 8015042:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
speed1200.V90_R.f_ofset=50;
 8015046:	f8c3 511c 	str.w	r5, [r3, #284]	; 0x11c
speed1200.V90_L.g_speed=1200;
 801504a:	f8c3 112c 	str.w	r1, [r3, #300]	; 0x12c
speed1200.V90_L.f_ofset=28;
 801504e:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
speed1200.V90_L.e_ofset=55;
 8015052:	f8c3 e134 	str.w	lr, [r3, #308]	; 0x134
 8015056:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801505a:	bf00      	nop
 801505c:	42be0000 	.word	0x42be0000
 8015060:	44ce4000 	.word	0x44ce4000
 8015064:	46bf6800 	.word	0x46bf6800
 8015068:	42820000 	.word	0x42820000
 801506c:	44c1c000 	.word	0x44c1c000
 8015070:	46abe000 	.word	0x46abe000
 8015074:	41e00000 	.word	0x41e00000

08015078 <record_reset>:
 */

#include "record.h"

void record_reset(void) {
	record_mode_enc = 0;
 8015078:	4a06      	ldr	r2, [pc, #24]	; (8015094 <record_reset+0x1c>)
 801507a:	2300      	movs	r3, #0
 801507c:	6013      	str	r3, [r2, #0]
	record_mode_gyro = 0;
 801507e:	4a06      	ldr	r2, [pc, #24]	; (8015098 <record_reset+0x20>)
 8015080:	7013      	strb	r3, [r2, #0]
	record_mode_sensor = 0;
 8015082:	4a06      	ldr	r2, [pc, #24]	; (801509c <record_reset+0x24>)
 8015084:	7013      	strb	r3, [r2, #0]
	p = 0;
 8015086:	4a06      	ldr	r2, [pc, #24]	; (80150a0 <record_reset+0x28>)
 8015088:	6013      	str	r3, [r2, #0]
	q = 0;
 801508a:	4a06      	ldr	r2, [pc, #24]	; (80150a4 <record_reset+0x2c>)
 801508c:	6013      	str	r3, [r2, #0]
	o = 0;
 801508e:	4a06      	ldr	r2, [pc, #24]	; (80150a8 <record_reset+0x30>)
 8015090:	6013      	str	r3, [r2, #0]
 8015092:	4770      	bx	lr
 8015094:	2001814c 	.word	0x2001814c
 8015098:	2000bc60 	.word	0x2000bc60
 801509c:	2000bc61 	.word	0x2000bc61
 80150a0:	2000b3e8 	.word	0x2000b3e8
 80150a4:	200181a0 	.word	0x200181a0
 80150a8:	2000bc5c 	.word	0x2000bc5c

080150ac <record_in_enc>:
}

void record_in_enc(void) {
	if (record_mode_enc == 1) {
 80150ac:	4b18      	ldr	r3, [pc, #96]	; (8015110 <record_in_enc+0x64>)
 80150ae:	681b      	ldr	r3, [r3, #0]
 80150b0:	2b01      	cmp	r3, #1
void record_in_enc(void) {
 80150b2:	b510      	push	{r4, lr}
	if (record_mode_enc == 1) {
 80150b4:	d12b      	bne.n	801510e <record_in_enc+0x62>
		record1[p] = E_speedR;
 80150b6:	4817      	ldr	r0, [pc, #92]	; (8015114 <record_in_enc+0x68>)
 80150b8:	4b17      	ldr	r3, [pc, #92]	; (8015118 <record_in_enc+0x6c>)
 80150ba:	6802      	ldr	r2, [r0, #0]
 80150bc:	4917      	ldr	r1, [pc, #92]	; (801511c <record_in_enc+0x70>)
 80150be:	edd3 7a00 	vldr	s15, [r3]
		record2[p] = E_speedL;
		record3[p] = (E_speedR + E_speedL) / 2;
		record4[p] = ideal_speed;
 80150c2:	4c17      	ldr	r4, [pc, #92]	; (8015120 <record_in_enc+0x74>)
		record1[p] = E_speedR;
 80150c4:	0093      	lsls	r3, r2, #2
 80150c6:	4419      	add	r1, r3
 80150c8:	edc1 7a00 	vstr	s15, [r1]
		record2[p] = E_speedL;
 80150cc:	4915      	ldr	r1, [pc, #84]	; (8015124 <record_in_enc+0x78>)
		record4[p] = ideal_speed;
 80150ce:	6824      	ldr	r4, [r4, #0]
		record2[p] = E_speedL;
 80150d0:	ed91 7a00 	vldr	s14, [r1]
 80150d4:	4914      	ldr	r1, [pc, #80]	; (8015128 <record_in_enc+0x7c>)
		record3[p] = (E_speedR + E_speedL) / 2;
 80150d6:	ee77 7a87 	vadd.f32	s15, s15, s14
		record2[p] = E_speedL;
 80150da:	4419      	add	r1, r3
 80150dc:	ed81 7a00 	vstr	s14, [r1]
		record3[p] = (E_speedR + E_speedL) / 2;
 80150e0:	4912      	ldr	r1, [pc, #72]	; (801512c <record_in_enc+0x80>)
 80150e2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80150e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80150ea:	4419      	add	r1, r3
 80150ec:	edc1 7a00 	vstr	s15, [r1]
		record4[p] = ideal_speed;
 80150f0:	490f      	ldr	r1, [pc, #60]	; (8015130 <record_in_enc+0x84>)
 80150f2:	4419      	add	r1, r3
//				record2[p] = Ksi*enc.sigma_error;
//				record3[p] =Ksd*enc.delta_error;
//				record4[p]=PID_stra;
//				record5[p] = (record_ideal_speed[p] / V_batt * MAXMOTOR);
//				record6[p]=(float) (duty_R);
		p++;
 80150f4:	3201      	adds	r2, #1
		record4[p] = ideal_speed;
 80150f6:	600c      	str	r4, [r1, #0]
		record5[p] = angle_speed;
 80150f8:	490e      	ldr	r1, [pc, #56]	; (8015134 <record_in_enc+0x88>)
 80150fa:	4c0f      	ldr	r4, [pc, #60]	; (8015138 <record_in_enc+0x8c>)
		p++;
 80150fc:	6002      	str	r2, [r0, #0]
		record5[p] = angle_speed;
 80150fe:	4419      	add	r1, r3
 8015100:	6824      	ldr	r4, [r4, #0]
 8015102:	600c      	str	r4, [r1, #0]
		record6[p] = angle;
 8015104:	490d      	ldr	r1, [pc, #52]	; (801513c <record_in_enc+0x90>)
 8015106:	440b      	add	r3, r1
 8015108:	490d      	ldr	r1, [pc, #52]	; (8015140 <record_in_enc+0x94>)
 801510a:	6809      	ldr	r1, [r1, #0]
 801510c:	6019      	str	r1, [r3, #0]
 801510e:	bd10      	pop	{r4, pc}
 8015110:	2001814c 	.word	0x2001814c
 8015114:	2000b3e8 	.word	0x2000b3e8
 8015118:	2000b5fc 	.word	0x2000b5fc
 801511c:	20013438 	.word	0x20013438
 8015120:	200132d8 	.word	0x200132d8
 8015124:	2001806c 	.word	0x2001806c
 8015128:	200168f4 	.word	0x200168f4
 801512c:	20014bc4 	.word	0x20014bc4
 8015130:	2000b3f8 	.word	0x2000b3f8
 8015134:	20013308 	.word	0x20013308
 8015138:	2000b60c 	.word	0x2000b60c
 801513c:	20018078 	.word	0x20018078
 8015140:	20013434 	.word	0x20013434

08015144 <record_in_gyro>:
	}
}

void record_in_gyro(void) {
 8015144:	b510      	push	{r4, lr}
	if (record_mode_gyro == 1) {
 8015146:	4b0c      	ldr	r3, [pc, #48]	; (8015178 <record_in_gyro+0x34>)
 8015148:	781b      	ldrb	r3, [r3, #0]
 801514a:	2b01      	cmp	r3, #1
 801514c:	d113      	bne.n	8015176 <record_in_gyro+0x32>
			record1[q] = angle_speed;
 801514e:	480b      	ldr	r0, [pc, #44]	; (801517c <record_in_gyro+0x38>)
 8015150:	4a0b      	ldr	r2, [pc, #44]	; (8015180 <record_in_gyro+0x3c>)
 8015152:	6803      	ldr	r3, [r0, #0]
 8015154:	4c0b      	ldr	r4, [pc, #44]	; (8015184 <record_in_gyro+0x40>)
 8015156:	0099      	lsls	r1, r3, #2
 8015158:	440a      	add	r2, r1
 801515a:	6824      	ldr	r4, [r4, #0]
 801515c:	6014      	str	r4, [r2, #0]
			record2[q]=Turn_ideal_speed;
 801515e:	4a0a      	ldr	r2, [pc, #40]	; (8015188 <record_in_gyro+0x44>)
 8015160:	4c0a      	ldr	r4, [pc, #40]	; (801518c <record_in_gyro+0x48>)
 8015162:	440a      	add	r2, r1
 8015164:	6824      	ldr	r4, [r4, #0]
 8015166:	6014      	str	r4, [r2, #0]
			record3[q] = angle;
 8015168:	4a09      	ldr	r2, [pc, #36]	; (8015190 <record_in_gyro+0x4c>)
 801516a:	440a      	add	r2, r1
 801516c:	4909      	ldr	r1, [pc, #36]	; (8015194 <record_in_gyro+0x50>)
//			record3[q] = Ksd*enc.delta_error;
//					record4[q] = Ktp * (Turn_ideal_speed - angle_speed);
//					record5[q]=Kti * Gyro.sigma_error;
//					record6[q] = Ktd*Gyro.delta_error;

		q++;
 801516e:	3301      	adds	r3, #1
			record3[q] = angle;
 8015170:	6809      	ldr	r1, [r1, #0]
 8015172:	6011      	str	r1, [r2, #0]
		q++;
 8015174:	6003      	str	r3, [r0, #0]
 8015176:	bd10      	pop	{r4, pc}
 8015178:	2000bc60 	.word	0x2000bc60
 801517c:	200181a0 	.word	0x200181a0
 8015180:	20013438 	.word	0x20013438
 8015184:	2000b60c 	.word	0x2000b60c
 8015188:	200168f4 	.word	0x200168f4
 801518c:	200133b4 	.word	0x200133b4
 8015190:	20014bc4 	.word	0x20014bc4
 8015194:	20013434 	.word	0x20013434

08015198 <record_in_sen>:
	}
}

void record_in_sen(void) {
 8015198:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	int sensor_num = 0;
	if (record_mode_sensor == 1) {
 801519c:	4b1b      	ldr	r3, [pc, #108]	; (801520c <record_in_sen+0x74>)
 801519e:	781b      	ldrb	r3, [r3, #0]
 80151a0:	2b01      	cmp	r3, #1
 80151a2:	d130      	bne.n	8015206 <record_in_sen+0x6e>
		for (sensor_num = 0; sensor_num <= 4; sensor_num++) {
			SEN_record[sensor_num][o]=SEN[sensor_num][0];
 80151a4:	481a      	ldr	r0, [pc, #104]	; (8015210 <record_in_sen+0x78>)
 80151a6:	f8df 8080 	ldr.w	r8, [pc, #128]	; 8015228 <record_in_sen+0x90>
 80151aa:	6804      	ldr	r4, [r0, #0]
 80151ac:	f8df e07c 	ldr.w	lr, [pc, #124]	; 801522c <record_in_sen+0x94>
			SEN_recordD[sensor_num][o]=SEND[sensor_num];
 80151b0:	4f18      	ldr	r7, [pc, #96]	; (8015214 <record_in_sen+0x7c>)
 80151b2:	4e19      	ldr	r6, [pc, #100]	; (8015218 <record_in_sen+0x80>)
 80151b4:	00a1      	lsls	r1, r4, #2
			SEN_record[sensor_num][o]=SEN[sensor_num][0];
 80151b6:	2300      	movs	r3, #0
 80151b8:	f241 7970 	movw	r9, #6000	; 0x1770
 80151bc:	f04f 0c50 	mov.w	ip, #80	; 0x50
 80151c0:	fb09 f203 	mul.w	r2, r9, r3
 80151c4:	fb0c f503 	mul.w	r5, ip, r3
 80151c8:	eb02 0a08 	add.w	sl, r2, r8
 80151cc:	f855 500e 	ldr.w	r5, [r5, lr]
 80151d0:	f84a 5001 	str.w	r5, [sl, r1]
			SEN_recordD[sensor_num][o]=SEND[sensor_num];
 80151d4:	443a      	add	r2, r7
 80151d6:	f856 5023 	ldr.w	r5, [r6, r3, lsl #2]
 80151da:	5055      	str	r5, [r2, r1]
		for (sensor_num = 0; sensor_num <= 4; sensor_num++) {
 80151dc:	3301      	adds	r3, #1
 80151de:	2b05      	cmp	r3, #5
 80151e0:	d1ee      	bne.n	80151c0 <record_in_sen+0x28>
		}
		record1[o] = (E_distanceR+E_distanceL)/2;
 80151e2:	4b0e      	ldr	r3, [pc, #56]	; (801521c <record_in_sen+0x84>)
 80151e4:	4a0e      	ldr	r2, [pc, #56]	; (8015220 <record_in_sen+0x88>)
 80151e6:	edd3 7a00 	vldr	s15, [r3]
 80151ea:	4b0e      	ldr	r3, [pc, #56]	; (8015224 <record_in_sen+0x8c>)
 80151ec:	ed93 7a00 	vldr	s14, [r3]
 80151f0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80151f4:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80151f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80151fc:	440a      	add	r2, r1
//		record2[o] = (float)(slantRSEN);
//		record3[o] = (float)(slantLSEN);
//		SEN_recordD[0][o]=SEND[0];
//		SEN_recordD[4][o]=SEND[4];

		o++;
 80151fe:	3401      	adds	r4, #1
		record1[o] = (E_distanceR+E_distanceL)/2;
 8015200:	edc2 7a00 	vstr	s15, [r2]
		o++;
 8015204:	6004      	str	r4, [r0, #0]
 8015206:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801520a:	bf00      	nop
 801520c:	2000bc61 	.word	0x2000bc61
 8015210:	2000bc5c 	.word	0x2000bc5c
 8015214:	20003c38 	.word	0x20003c38
 8015218:	20018120 	.word	0x20018120
 801521c:	2000ba18 	.word	0x2000ba18
 8015220:	20013438 	.word	0x20013438
 8015224:	20018160 	.word	0x20018160
 8015228:	2000bc8c 	.word	0x2000bc8c
 801522c:	20003a90 	.word	0x20003a90

08015230 <record_out_enc>:
	}
}

void record_out_enc(void) {
 8015230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	for (a = 0; a <= p; a++) {
 8015234:	4c22      	ldr	r4, [pc, #136]	; (80152c0 <record_out_enc+0x90>)
 8015236:	4f23      	ldr	r7, [pc, #140]	; (80152c4 <record_out_enc+0x94>)
		printf("%d,%f,%f,%f,%f,%f,%f\n", a, record1[a], record2[a], record3[a],
 8015238:	f8df a0a0 	ldr.w	sl, [pc, #160]	; 80152dc <record_out_enc+0xac>
				record4[a], record5[a], record6[a]);
 801523c:	f8df b0a0 	ldr.w	fp, [pc, #160]	; 80152e0 <record_out_enc+0xb0>
	for (a = 0; a <= p; a++) {
 8015240:	2300      	movs	r3, #0
void record_out_enc(void) {
 8015242:	b08b      	sub	sp, #44	; 0x2c
	for (a = 0; a <= p; a++) {
 8015244:	6023      	str	r3, [r4, #0]
 8015246:	6826      	ldr	r6, [r4, #0]
 8015248:	683b      	ldr	r3, [r7, #0]
 801524a:	429e      	cmp	r6, r3
 801524c:	dd02      	ble.n	8015254 <record_out_enc+0x24>
	}
}
 801524e:	b00b      	add	sp, #44	; 0x2c
 8015250:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		printf("%d,%f,%f,%f,%f,%f,%f\n", a, record1[a], record2[a], record3[a],
 8015254:	00b5      	lsls	r5, r6, #2
 8015256:	eb0a 0305 	add.w	r3, sl, r5
 801525a:	6818      	ldr	r0, [r3, #0]
 801525c:	f003 f924 	bl	80184a8 <__aeabi_f2d>
				record4[a], record5[a], record6[a]);
 8015260:	eb0b 0305 	add.w	r3, fp, r5
		printf("%d,%f,%f,%f,%f,%f,%f\n", a, record1[a], record2[a], record3[a],
 8015264:	4680      	mov	r8, r0
 8015266:	6818      	ldr	r0, [r3, #0]
 8015268:	4689      	mov	r9, r1
 801526a:	f003 f91d 	bl	80184a8 <__aeabi_f2d>
				record4[a], record5[a], record6[a]);
 801526e:	4b16      	ldr	r3, [pc, #88]	; (80152c8 <record_out_enc+0x98>)
		printf("%d,%f,%f,%f,%f,%f,%f\n", a, record1[a], record2[a], record3[a],
 8015270:	e9cd 0108 	strd	r0, r1, [sp, #32]
				record4[a], record5[a], record6[a]);
 8015274:	442b      	add	r3, r5
		printf("%d,%f,%f,%f,%f,%f,%f\n", a, record1[a], record2[a], record3[a],
 8015276:	6818      	ldr	r0, [r3, #0]
 8015278:	f003 f916 	bl	80184a8 <__aeabi_f2d>
				record4[a], record5[a], record6[a]);
 801527c:	4b13      	ldr	r3, [pc, #76]	; (80152cc <record_out_enc+0x9c>)
		printf("%d,%f,%f,%f,%f,%f,%f\n", a, record1[a], record2[a], record3[a],
 801527e:	e9cd 0106 	strd	r0, r1, [sp, #24]
				record4[a], record5[a], record6[a]);
 8015282:	442b      	add	r3, r5
		printf("%d,%f,%f,%f,%f,%f,%f\n", a, record1[a], record2[a], record3[a],
 8015284:	6818      	ldr	r0, [r3, #0]
 8015286:	f003 f90f 	bl	80184a8 <__aeabi_f2d>
 801528a:	4b11      	ldr	r3, [pc, #68]	; (80152d0 <record_out_enc+0xa0>)
 801528c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015290:	442b      	add	r3, r5
 8015292:	6818      	ldr	r0, [r3, #0]
 8015294:	f003 f908 	bl	80184a8 <__aeabi_f2d>
 8015298:	4b0e      	ldr	r3, [pc, #56]	; (80152d4 <record_out_enc+0xa4>)
 801529a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801529e:	441d      	add	r5, r3
 80152a0:	6828      	ldr	r0, [r5, #0]
 80152a2:	f003 f901 	bl	80184a8 <__aeabi_f2d>
 80152a6:	464b      	mov	r3, r9
 80152a8:	e9cd 0100 	strd	r0, r1, [sp]
 80152ac:	4642      	mov	r2, r8
 80152ae:	4631      	mov	r1, r6
 80152b0:	4809      	ldr	r0, [pc, #36]	; (80152d8 <record_out_enc+0xa8>)
 80152b2:	f005 fd0f 	bl	801acd4 <iprintf>
	for (a = 0; a <= p; a++) {
 80152b6:	6823      	ldr	r3, [r4, #0]
 80152b8:	3301      	adds	r3, #1
 80152ba:	6023      	str	r3, [r4, #0]
 80152bc:	e7c3      	b.n	8015246 <record_out_enc+0x16>
 80152be:	bf00      	nop
 80152c0:	20018180 	.word	0x20018180
 80152c4:	2000b3e8 	.word	0x2000b3e8
 80152c8:	20013308 	.word	0x20013308
 80152cc:	2000b3f8 	.word	0x2000b3f8
 80152d0:	20014bc4 	.word	0x20014bc4
 80152d4:	200168f4 	.word	0x200168f4
 80152d8:	0801ccf9 	.word	0x0801ccf9
 80152dc:	20013438 	.word	0x20013438
 80152e0:	20018078 	.word	0x20018078

080152e4 <record_out_gyro>:

void record_out_gyro(void) {
 80152e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	for (a = 0; a <= q; a++) {
 80152e8:	4c17      	ldr	r4, [pc, #92]	; (8015348 <record_out_gyro+0x64>)
 80152ea:	4e18      	ldr	r6, [pc, #96]	; (801534c <record_out_gyro+0x68>)
		printf("%d,%f,%f,%f\n", a,record1[a], record2[a],record3[a]);
 80152ec:	4f18      	ldr	r7, [pc, #96]	; (8015350 <record_out_gyro+0x6c>)
 80152ee:	f8df a06c 	ldr.w	sl, [pc, #108]	; 801535c <record_out_gyro+0x78>
	for (a = 0; a <= q; a++) {
 80152f2:	2300      	movs	r3, #0
void record_out_gyro(void) {
 80152f4:	b085      	sub	sp, #20
	for (a = 0; a <= q; a++) {
 80152f6:	6023      	str	r3, [r4, #0]
 80152f8:	6825      	ldr	r5, [r4, #0]
 80152fa:	6833      	ldr	r3, [r6, #0]
 80152fc:	429d      	cmp	r5, r3
 80152fe:	dd02      	ble.n	8015306 <record_out_gyro+0x22>
	}
}
 8015300:	b005      	add	sp, #20
 8015302:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		printf("%d,%f,%f,%f\n", a,record1[a], record2[a],record3[a]);
 8015306:	ea4f 0b85 	mov.w	fp, r5, lsl #2
 801530a:	eb07 030b 	add.w	r3, r7, fp
 801530e:	6818      	ldr	r0, [r3, #0]
 8015310:	f003 f8ca 	bl	80184a8 <__aeabi_f2d>
 8015314:	eb0a 030b 	add.w	r3, sl, fp
 8015318:	4680      	mov	r8, r0
 801531a:	6818      	ldr	r0, [r3, #0]
 801531c:	4689      	mov	r9, r1
 801531e:	f003 f8c3 	bl	80184a8 <__aeabi_f2d>
 8015322:	4b0c      	ldr	r3, [pc, #48]	; (8015354 <record_out_gyro+0x70>)
 8015324:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015328:	445b      	add	r3, fp
 801532a:	6818      	ldr	r0, [r3, #0]
 801532c:	f003 f8bc 	bl	80184a8 <__aeabi_f2d>
 8015330:	464b      	mov	r3, r9
 8015332:	e9cd 0100 	strd	r0, r1, [sp]
 8015336:	4642      	mov	r2, r8
 8015338:	4629      	mov	r1, r5
 801533a:	4807      	ldr	r0, [pc, #28]	; (8015358 <record_out_gyro+0x74>)
 801533c:	f005 fcca 	bl	801acd4 <iprintf>
	for (a = 0; a <= q; a++) {
 8015340:	6823      	ldr	r3, [r4, #0]
 8015342:	3301      	adds	r3, #1
 8015344:	6023      	str	r3, [r4, #0]
 8015346:	e7d7      	b.n	80152f8 <record_out_gyro+0x14>
 8015348:	20018180 	.word	0x20018180
 801534c:	200181a0 	.word	0x200181a0
 8015350:	20013438 	.word	0x20013438
 8015354:	200168f4 	.word	0x200168f4
 8015358:	0801cd0f 	.word	0x0801cd0f
 801535c:	20014bc4 	.word	0x20014bc4

08015360 <record_out_sen>:

void record_out_sen(void) {
 8015360:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	for (a = 0; a <= o; a++) {
 8015364:	4d18      	ldr	r5, [pc, #96]	; (80153c8 <record_out_sen+0x68>)
 8015366:	4f19      	ldr	r7, [pc, #100]	; (80153cc <record_out_sen+0x6c>)
//		printf("%f,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d\n", record1[a], SEN_record[0][a],
//				SEN_recordD[0][a], SEN_record[1][a], SEN_recordD[1][a],
//				SEN_record[2][a], SEN_recordD[2][a], SEN_record[3][a],
//				SEN_recordD[3][a], SEN_record[4][a], SEN_recordD[4][a]);
		printf("%d,%f,%d,%d,%d,%d\n", a, record1[a], SEN_record[1][a],SEN_record[0][a],SEN_record[3][a],SEN_record[4][a]);
 8015368:	f8df 806c 	ldr.w	r8, [pc, #108]	; 80153d8 <record_out_sen+0x78>
 801536c:	4e18      	ldr	r6, [pc, #96]	; (80153d0 <record_out_sen+0x70>)
	for (a = 0; a <= o; a++) {
 801536e:	2300      	movs	r3, #0
 8015370:	602b      	str	r3, [r5, #0]
 8015372:	682c      	ldr	r4, [r5, #0]
 8015374:	683b      	ldr	r3, [r7, #0]
 8015376:	429c      	cmp	r4, r3
 8015378:	dd02      	ble.n	8015380 <record_out_sen+0x20>
	}
}
 801537a:	b004      	add	sp, #16
 801537c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		printf("%d,%f,%d,%d,%d,%d\n", a, record1[a], SEN_record[1][a],SEN_record[0][a],SEN_record[3][a],SEN_record[4][a]);
 8015380:	eb08 0384 	add.w	r3, r8, r4, lsl #2
 8015384:	6818      	ldr	r0, [r3, #0]
 8015386:	f003 f88f 	bl	80184a8 <__aeabi_f2d>
 801538a:	f504 53bb 	add.w	r3, r4, #5984	; 0x1760
 801538e:	3310      	adds	r3, #16
 8015390:	4602      	mov	r2, r0
 8015392:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 8015396:	9303      	str	r3, [sp, #12]
 8015398:	f504 538c 	add.w	r3, r4, #4480	; 0x1180
 801539c:	3314      	adds	r3, #20
 801539e:	480d      	ldr	r0, [pc, #52]	; (80153d4 <record_out_sen+0x74>)
 80153a0:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 80153a4:	9302      	str	r3, [sp, #8]
 80153a6:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
 80153aa:	9301      	str	r3, [sp, #4]
 80153ac:	f204 53dc 	addw	r3, r4, #1500	; 0x5dc
 80153b0:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 80153b4:	9300      	str	r3, [sp, #0]
 80153b6:	460b      	mov	r3, r1
 80153b8:	4621      	mov	r1, r4
 80153ba:	f005 fc8b 	bl	801acd4 <iprintf>
	for (a = 0; a <= o; a++) {
 80153be:	682b      	ldr	r3, [r5, #0]
 80153c0:	3301      	adds	r3, #1
 80153c2:	602b      	str	r3, [r5, #0]
 80153c4:	e7d5      	b.n	8015372 <record_out_sen+0x12>
 80153c6:	bf00      	nop
 80153c8:	20018180 	.word	0x20018180
 80153cc:	2000bc5c 	.word	0x2000bc5c
 80153d0:	2000bc8c 	.word	0x2000bc8c
 80153d4:	0801cd1c 	.word	0x0801cd1c
 80153d8:	20013438 	.word	0x20013438

080153dc <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80153dc:	b508      	push	{r3, lr}

  hspi1.Instance = SPI1;
 80153de:	480e      	ldr	r0, [pc, #56]	; (8015418 <MX_SPI1_Init+0x3c>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80153e0:	4b0e      	ldr	r3, [pc, #56]	; (801541c <MX_SPI1_Init+0x40>)
 80153e2:	f44f 7e82 	mov.w	lr, #260	; 0x104
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80153e6:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80153ea:	e880 4008 	stmia.w	r0, {r3, lr}
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80153ee:	2300      	movs	r3, #0
 80153f0:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80153f2:	60c3      	str	r3, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80153f4:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80153f6:	6143      	str	r3, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80153f8:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80153fa:	6203      	str	r3, [r0, #32]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80153fc:	2230      	movs	r2, #48	; 0x30
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80153fe:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8015400:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8015402:	230a      	movs	r3, #10
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8015404:	61c2      	str	r2, [r0, #28]
  hspi1.Init.CRCPolynomial = 10;
 8015406:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8015408:	f7ed fcda 	bl	8002dc0 <HAL_SPI_Init>
 801540c:	b118      	cbz	r0, 8015416 <MX_SPI1_Init+0x3a>
  {
    Error_Handler();
  }

}
 801540e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8015412:	f7f8 b927 	b.w	800d664 <Error_Handler>
 8015416:	bd08      	pop	{r3, pc}
 8015418:	2001837c 	.word	0x2001837c
 801541c:	40013000 	.word	0x40013000

08015420 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8015420:	b510      	push	{r4, lr}
 8015422:	4604      	mov	r4, r0
 8015424:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8015426:	2214      	movs	r2, #20
 8015428:	2100      	movs	r1, #0
 801542a:	a803      	add	r0, sp, #12
 801542c:	f004 ffdd 	bl	801a3ea <memset>
  if(spiHandle->Instance==SPI1)
 8015430:	6822      	ldr	r2, [r4, #0]
 8015432:	4b14      	ldr	r3, [pc, #80]	; (8015484 <HAL_SPI_MspInit+0x64>)
 8015434:	429a      	cmp	r2, r3
 8015436:	d122      	bne.n	801547e <HAL_SPI_MspInit+0x5e>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8015438:	f503 3384 	add.w	r3, r3, #67584	; 0x10800
 801543c:	2100      	movs	r1, #0
 801543e:	9101      	str	r1, [sp, #4]
 8015440:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8015442:	4811      	ldr	r0, [pc, #68]	; (8015488 <HAL_SPI_MspInit+0x68>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8015444:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8015448:	645a      	str	r2, [r3, #68]	; 0x44
 801544a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801544c:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8015450:	9201      	str	r2, [sp, #4]
 8015452:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8015454:	9102      	str	r1, [sp, #8]
 8015456:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8015458:	f042 0201 	orr.w	r2, r2, #1
 801545c:	631a      	str	r2, [r3, #48]	; 0x30
 801545e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015460:	f003 0301 	and.w	r3, r3, #1
 8015464:	9302      	str	r3, [sp, #8]
 8015466:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8015468:	23e0      	movs	r3, #224	; 0xe0
 801546a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801546c:	2302      	movs	r3, #2
 801546e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8015470:	2303      	movs	r3, #3
 8015472:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8015474:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8015476:	2305      	movs	r3, #5
 8015478:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801547a:	f7ec ff2b 	bl	80022d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 801547e:	b008      	add	sp, #32
 8015480:	bd10      	pop	{r4, pc}
 8015482:	bf00      	nop
 8015484:	40013000 	.word	0x40013000
 8015488:	40020000 	.word	0x40020000

0801548c <HAL_SPI_MspDeInit>:

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
{

  if(spiHandle->Instance==SPI1)
 801548c:	6802      	ldr	r2, [r0, #0]
 801548e:	4b06      	ldr	r3, [pc, #24]	; (80154a8 <HAL_SPI_MspDeInit+0x1c>)
 8015490:	429a      	cmp	r2, r3
 8015492:	d108      	bne.n	80154a6 <HAL_SPI_MspDeInit+0x1a>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 8015494:	4a05      	ldr	r2, [pc, #20]	; (80154ac <HAL_SPI_MspDeInit+0x20>)
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 8015496:	4806      	ldr	r0, [pc, #24]	; (80154b0 <HAL_SPI_MspDeInit+0x24>)
    __HAL_RCC_SPI1_CLK_DISABLE();
 8015498:	6c53      	ldr	r3, [r2, #68]	; 0x44
 801549a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801549e:	6453      	str	r3, [r2, #68]	; 0x44
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 80154a0:	21e0      	movs	r1, #224	; 0xe0
 80154a2:	f7ec bff7 	b.w	8002494 <HAL_GPIO_DeInit>
 80154a6:	4770      	bx	lr
 80154a8:	40013000 	.word	0x40013000
 80154ac:	40023800 	.word	0x40023800
 80154b0:	40020000 	.word	0x40020000

080154b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80154b4:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80154b6:	4b0c      	ldr	r3, [pc, #48]	; (80154e8 <HAL_MspInit+0x34>)
 80154b8:	2100      	movs	r1, #0
 80154ba:	9100      	str	r1, [sp, #0]
 80154bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80154be:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80154c2:	645a      	str	r2, [r3, #68]	; 0x44
 80154c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80154c6:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80154ca:	9200      	str	r2, [sp, #0]
 80154cc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80154ce:	9101      	str	r1, [sp, #4]
 80154d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80154d2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80154d6:	641a      	str	r2, [r3, #64]	; 0x40
 80154d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80154da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80154de:	9301      	str	r3, [sp, #4]
 80154e0:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80154e2:	b002      	add	sp, #8
 80154e4:	4770      	bx	lr
 80154e6:	bf00      	nop
 80154e8:	40023800 	.word	0x40023800
 80154ec:	00000000 	.word	0x00000000

080154f0 <NMI_Handler>:
 80154f0:	4770      	bx	lr

080154f2 <HardFault_Handler>:
/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void)

{
 80154f2:	e7fe      	b.n	80154f2 <HardFault_Handler>

080154f4 <MemManage_Handler>:
}

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void) {
 80154f4:	e7fe      	b.n	80154f4 <MemManage_Handler>

080154f6 <BusFault_Handler>:
}

/**
 * @brief This function handles Pre-fetch fault, memory access fault.
 */
void BusFault_Handler(void) {
 80154f6:	e7fe      	b.n	80154f6 <BusFault_Handler>

080154f8 <UsageFault_Handler>:
}

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void) {
 80154f8:	e7fe      	b.n	80154f8 <UsageFault_Handler>

080154fa <SVC_Handler>:
 80154fa:	4770      	bx	lr

080154fc <DebugMon_Handler>:
 80154fc:	4770      	bx	lr

080154fe <PendSV_Handler>:
}

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void) {
 80154fe:	4770      	bx	lr

08015500 <SysTick_Handler>:
 */
void SysTick_Handler(void) {
	/* USER CODE BEGIN SysTick_IRQn 0 */

	/* USER CODE END SysTick_IRQn 0 */
	HAL_IncTick();
 8015500:	f7ea beba 	b.w	8000278 <HAL_IncTick>

08015504 <ADC_IRQHandler>:
 */
void ADC_IRQHandler(void) {
	/* USER CODE BEGIN ADC_IRQn 0 */

	/* USER CODE END ADC_IRQn 0 */
	HAL_ADC_IRQHandler(&hadc1);
 8015504:	4801      	ldr	r0, [pc, #4]	; (801550c <ADC_IRQHandler+0x8>)
 8015506:	f7eb ba9c 	b.w	8000a42 <HAL_ADC_IRQHandler>
 801550a:	bf00      	nop
 801550c:	20018278 	.word	0x20018278

08015510 <TIM8_CC_IRQHandler>:
 */
void TIM8_CC_IRQHandler(void) {
	/* USER CODE BEGIN TIM8_CC_IRQn 0 */

	/* USER CODE END TIM8_CC_IRQn 0 */
	HAL_TIM_IRQHandler(&htim8);
 8015510:	4801      	ldr	r0, [pc, #4]	; (8015518 <TIM8_CC_IRQHandler+0x8>)
 8015512:	f7ef bc26 	b.w	8004d62 <HAL_TIM_IRQHandler>
 8015516:	bf00      	nop
 8015518:	200183d8 	.word	0x200183d8

0801551c <TIM6_DAC_IRQHandler>:
}

/**
 * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
 */
void TIM6_DAC_IRQHandler(void) {
 801551c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	/* USER CODE BEGIN TIM6_DAC_IRQn 0 */

	/* USER CODE END TIM6_DAC_IRQn 0 */
	HAL_TIM_IRQHandler(&htim6);
 8015520:	48b4      	ldr	r0, [pc, #720]	; (80157f4 <TIM6_DAC_IRQHandler+0x2d8>)
void TIM6_DAC_IRQHandler(void) {
 8015522:	b085      	sub	sp, #20
	HAL_TIM_IRQHandler(&htim6);
 8015524:	f7ef fc1d 	bl	8004d62 <HAL_TIM_IRQHandler>
	/* USER CODE BEGIN TIM6_DAC_IRQn 1 */
	g_timCount++;
 8015528:	4ab3      	ldr	r2, [pc, #716]	; (80157f8 <TIM6_DAC_IRQHandler+0x2dc>)
 801552a:	6813      	ldr	r3, [r2, #0]
 801552c:	3301      	adds	r3, #1
 801552e:	6013      	str	r3, [r2, #0]

	interrupt_ICM();
 8015530:	f7f7 fa76 	bl	800ca20 <interrupt_ICM>
	encoder_speed();
 8015534:	f7f7 fb84 	bl	800cc40 <encoder_speed>
	encoder_distance();
 8015538:	f7f7 fc16 	bl	800cd68 <encoder_distance>
	encoder_acceleration();
 801553c:	f7f7 fc96 	bl	800ce6c <encoder_acceleration>
	if (modeacc == 0) {
 8015540:	4bae      	ldr	r3, [pc, #696]	; (80157fc <TIM6_DAC_IRQHandler+0x2e0>)
	}
	if (modeacc == 1) {
 8015542:	781a      	ldrb	r2, [r3, #0]
 8015544:	2a01      	cmp	r2, #1
 8015546:	469a      	mov	sl, r3
 8015548:	d105      	bne.n	8015556 <TIM6_DAC_IRQHandler+0x3a>
		m_timCount++;
 801554a:	4aad      	ldr	r2, [pc, #692]	; (8015800 <TIM6_DAC_IRQHandler+0x2e4>)
 801554c:	6813      	ldr	r3, [r2, #0]
 801554e:	3301      	adds	r3, #1
 8015550:	6013      	str	r3, [r2, #0]
		interupt_const_accel();
 8015552:	f7fe fd11 	bl	8013f78 <interupt_const_accel>
	}
	if (modeacc == 2 || modeacc == 3) {
 8015556:	f89a 3000 	ldrb.w	r3, [sl]
 801555a:	3b02      	subs	r3, #2
 801555c:	2b01      	cmp	r3, #1
 801555e:	d805      	bhi.n	801556c <TIM6_DAC_IRQHandler+0x50>
		m_timCount++;
 8015560:	4aa7      	ldr	r2, [pc, #668]	; (8015800 <TIM6_DAC_IRQHandler+0x2e4>)
 8015562:	6813      	ldr	r3, [r2, #0]
 8015564:	3301      	adds	r3, #1
 8015566:	6013      	str	r3, [r2, #0]
		interupt_angle_const_accel();
 8015568:	f7fe fe6a 	bl	8014240 <interupt_angle_const_accel>
	}
	if (modeacc == 4) {
 801556c:	f89a 3000 	ldrb.w	r3, [sl]
 8015570:	2b04      	cmp	r3, #4
 8015572:	d105      	bne.n	8015580 <TIM6_DAC_IRQHandler+0x64>
		m_timCount++;
 8015574:	4aa2      	ldr	r2, [pc, #648]	; (8015800 <TIM6_DAC_IRQHandler+0x2e4>)
 8015576:	6813      	ldr	r3, [r2, #0]
 8015578:	3301      	adds	r3, #1
 801557a:	6013      	str	r3, [r2, #0]
		interupt_slalom_const_accel();
 801557c:	f7ff f8c2 	bl	8014704 <interupt_slalom_const_accel>
	}

	if (maze_mode == 1 || (modeacc != 0 && modeacc != 3)) {
 8015580:	4ba0      	ldr	r3, [pc, #640]	; (8015804 <TIM6_DAC_IRQHandler+0x2e8>)
 8015582:	781b      	ldrb	r3, [r3, #0]
 8015584:	2b01      	cmp	r3, #1
 8015586:	d007      	beq.n	8015598 <TIM6_DAC_IRQHandler+0x7c>
 8015588:	f89a 3000 	ldrb.w	r3, [sl]
 801558c:	2b00      	cmp	r3, #0
 801558e:	f000 81ff 	beq.w	8015990 <TIM6_DAC_IRQHandler+0x474>
 8015592:	2b03      	cmp	r3, #3
 8015594:	f000 81fc 	beq.w	8015990 <TIM6_DAC_IRQHandler+0x474>

		if (modeacc == 1) {
 8015598:	f89a c000 	ldrb.w	ip, [sl]
 801559c:	4f9a      	ldr	r7, [pc, #616]	; (8015808 <TIM6_DAC_IRQHandler+0x2ec>)
 801559e:	4e9b      	ldr	r6, [pc, #620]	; (801580c <TIM6_DAC_IRQHandler+0x2f0>)
 80155a0:	4d9b      	ldr	r5, [pc, #620]	; (8015810 <TIM6_DAC_IRQHandler+0x2f4>)
 80155a2:	4c9c      	ldr	r4, [pc, #624]	; (8015814 <TIM6_DAC_IRQHandler+0x2f8>)
 80155a4:	499c      	ldr	r1, [pc, #624]	; (8015818 <TIM6_DAC_IRQHandler+0x2fc>)
 80155a6:	4a9d      	ldr	r2, [pc, #628]	; (801581c <TIM6_DAC_IRQHandler+0x300>)
 80155a8:	f1bc 0f01 	cmp.w	ip, #1
 80155ac:	f040 8220 	bne.w	80159f0 <TIM6_DAC_IRQHandler+0x4d4>
			if (No_wall_modeR == 0) {
 80155b0:	4b9b      	ldr	r3, [pc, #620]	; (8015820 <TIM6_DAC_IRQHandler+0x304>)
 80155b2:	7818      	ldrb	r0, [r3, #0]
 80155b4:	469e      	mov	lr, r3
 80155b6:	4b9b      	ldr	r3, [pc, #620]	; (8015824 <TIM6_DAC_IRQHandler+0x308>)
 80155b8:	b948      	cbnz	r0, 80155ce <TIM6_DAC_IRQHandler+0xb2>
				if (SEN[0][0] <= SENnoR) { //SEND[0] <= -SENkireR ||
 80155ba:	6818      	ldr	r0, [r3, #0]
 80155bc:	28e6      	cmp	r0, #230	; 0xe6
					speakermode = -1;
 80155be:	bfdf      	itttt	le
 80155c0:	4899      	ldrle	r0, [pc, #612]	; (8015828 <TIM6_DAC_IRQHandler+0x30c>)
					No_wall_modeR = 1;
 80155c2:	f88e c000 	strble.w	ip, [lr]
					speakermode = -1;
 80155c6:	f64f 78ff 	movwle	r8, #65535	; 0xffff
 80155ca:	f8a0 8000 	strhle.w	r8, [r0]
				}
			}
			if (No_wall_modeL == 0) {
 80155ce:	4897      	ldr	r0, [pc, #604]	; (801582c <TIM6_DAC_IRQHandler+0x310>)
 80155d0:	f890 8000 	ldrb.w	r8, [r0]
 80155d4:	4684      	mov	ip, r0
 80155d6:	f1b8 0f00 	cmp.w	r8, #0
 80155da:	d10b      	bne.n	80155f4 <TIM6_DAC_IRQHandler+0xd8>
				if (SEN[4][0] <= SENnoL) { //SEND[4] <= -SENkireL ||
 80155dc:	f8d3 0140 	ldr.w	r0, [r3, #320]	; 0x140
 80155e0:	28b4      	cmp	r0, #180	; 0xb4
 80155e2:	dc07      	bgt.n	80155f4 <TIM6_DAC_IRQHandler+0xd8>
					speakermode = -2;
 80155e4:	4890      	ldr	r0, [pc, #576]	; (8015828 <TIM6_DAC_IRQHandler+0x30c>)
 80155e6:	f64f 78fe 	movw	r8, #65534	; 0xfffe
 80155ea:	f8a0 8000 	strh.w	r8, [r0]
					No_wall_modeL = 1;
 80155ee:	2001      	movs	r0, #1
 80155f0:	f88c 0000 	strb.w	r0, [ip]
				}
			}
			if (No_wall_modeR2 == 0) {
 80155f4:	488e      	ldr	r0, [pc, #568]	; (8015830 <TIM6_DAC_IRQHandler+0x314>)
 80155f6:	f890 9000 	ldrb.w	r9, [r0]
 80155fa:	4680      	mov	r8, r0
 80155fc:	f1b9 0f00 	cmp.w	r9, #0
 8015600:	d10a      	bne.n	8015618 <TIM6_DAC_IRQHandler+0xfc>
				if (SEN[1][0] <= SENnoR2) { //SEND[1] <= -SENkireR2 ||
 8015602:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8015604:	28c8      	cmp	r0, #200	; 0xc8
 8015606:	dc07      	bgt.n	8015618 <TIM6_DAC_IRQHandler+0xfc>
					speakermode = -3;
 8015608:	4887      	ldr	r0, [pc, #540]	; (8015828 <TIM6_DAC_IRQHandler+0x30c>)
 801560a:	f64f 79fd 	movw	r9, #65533	; 0xfffd
 801560e:	f8a0 9000 	strh.w	r9, [r0]
					No_wall_modeR2 = 1;
 8015612:	2001      	movs	r0, #1
 8015614:	f888 0000 	strb.w	r0, [r8]
				}
			}
			if (No_wall_modeL2 == 0) {
 8015618:	4886      	ldr	r0, [pc, #536]	; (8015834 <TIM6_DAC_IRQHandler+0x318>)
 801561a:	f890 b000 	ldrb.w	fp, [r0]
 801561e:	4681      	mov	r9, r0
 8015620:	f1bb 0f00 	cmp.w	fp, #0
 8015624:	d10b      	bne.n	801563e <TIM6_DAC_IRQHandler+0x122>
				if (SEN[3][0] <= SENnoL2) { //SEND[3] <= -SENkireL2 ||
 8015626:	f8d3 00f0 	ldr.w	r0, [r3, #240]	; 0xf0
 801562a:	28c8      	cmp	r0, #200	; 0xc8
 801562c:	dc07      	bgt.n	801563e <TIM6_DAC_IRQHandler+0x122>
					speakermode = -4;
 801562e:	487e      	ldr	r0, [pc, #504]	; (8015828 <TIM6_DAC_IRQHandler+0x30c>)
 8015630:	f64f 7bfc 	movw	fp, #65532	; 0xfffc
 8015634:	f8a0 b000 	strh.w	fp, [r0]
					No_wall_modeL2 = 1;
 8015638:	2001      	movs	r0, #1
 801563a:	f889 0000 	strb.w	r0, [r9]
				}
			}
			if (SEN[0][0] > SENnoR) { //SEND[0] >= SENkireR ||
 801563e:	6818      	ldr	r0, [r3, #0]
 8015640:	28e6      	cmp	r0, #230	; 0xe6
				No_wall_modeR = 0;
 8015642:	bfc4      	itt	gt
 8015644:	2000      	movgt	r0, #0
 8015646:	f88e 0000 	strbgt.w	r0, [lr]
			}
			if (SEN[4][0] > SENnoL) { //SEND[4] >= SENkireL ||
 801564a:	f8d3 0140 	ldr.w	r0, [r3, #320]	; 0x140
 801564e:	28b4      	cmp	r0, #180	; 0xb4
				No_wall_modeL = 0;
 8015650:	bfc4      	itt	gt
 8015652:	2000      	movgt	r0, #0
 8015654:	f88c 0000 	strbgt.w	r0, [ip]
			}
			if (SEN[1][0] > SENnoR2) { //SEND[1] >= SENkireR2 ||
 8015658:	6d18      	ldr	r0, [r3, #80]	; 0x50
				No_wall_modeR2 = 0;
			}
			if (SEN[3][0] > SENnoL2) { //SEND[3] >= SENkireL2 ||
 801565a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
			if (SEN[1][0] > SENnoR2) { //SEND[1] >= SENkireR2 ||
 801565e:	28c8      	cmp	r0, #200	; 0xc8
				No_wall_modeR2 = 0;
 8015660:	bfc4      	itt	gt
 8015662:	2000      	movgt	r0, #0
 8015664:	f888 0000 	strbgt.w	r0, [r8]
			if (SEN[3][0] > SENnoL2) { //SEND[3] >= SENkireL2 ||
 8015668:	2bc8      	cmp	r3, #200	; 0xc8
				No_wall_modeL2 = 0;
 801566a:	bfc4      	itt	gt
 801566c:	2300      	movgt	r3, #0
 801566e:	f889 3000 	strbgt.w	r3, [r9]
			}
			if (No_wall_modeR == 1) {
 8015672:	f89e 3000 	ldrb.w	r3, [lr]
 8015676:	2b01      	cmp	r3, #1
				no_wall_timeR++;
 8015678:	bf0a      	itet	eq
 801567a:	683b      	ldreq	r3, [r7, #0]
			} else {
				no_wall_timeR = 0;
 801567c:	2300      	movne	r3, #0
				no_wall_timeR++;
 801567e:	3301      	addeq	r3, #1
				no_wall_timeR = 0;
 8015680:	603b      	str	r3, [r7, #0]
			}
			if (No_wall_modeL == 1) {
 8015682:	f89c 3000 	ldrb.w	r3, [ip]
 8015686:	2b01      	cmp	r3, #1
				no_wall_timeL++;
 8015688:	bf0a      	itet	eq
 801568a:	6833      	ldreq	r3, [r6, #0]
			} else {
				no_wall_timeL = 0;
 801568c:	2300      	movne	r3, #0
				no_wall_timeL++;
 801568e:	3301      	addeq	r3, #1
				no_wall_timeL = 0;
 8015690:	6033      	str	r3, [r6, #0]
			}
			if (No_wall_modeR2 == 1) {
 8015692:	f898 3000 	ldrb.w	r3, [r8]
 8015696:	2b01      	cmp	r3, #1
				no_wall_timeR2++;
 8015698:	bf0a      	itet	eq
 801569a:	682b      	ldreq	r3, [r5, #0]
			} else {
				no_wall_timeR2 = 0;
 801569c:	2300      	movne	r3, #0
				no_wall_timeR2++;
 801569e:	3301      	addeq	r3, #1
				no_wall_timeR2 = 0;
 80156a0:	602b      	str	r3, [r5, #0]
			}
			if (No_wall_modeL2 == 1) {
 80156a2:	f899 3000 	ldrb.w	r3, [r9]
 80156a6:	2b01      	cmp	r3, #1
				no_wall_timeL2++;
 80156a8:	bf0a      	itet	eq
 80156aa:	6823      	ldreq	r3, [r4, #0]
			} else {
				no_wall_timeL2 = 0;
 80156ac:	2300      	movne	r3, #0
				no_wall_timeL2++;
 80156ae:	3301      	addeq	r3, #1
				no_wall_timeL2 = 0;
 80156b0:	6023      	str	r3, [r4, #0]
			no_wall_timeR2 = 0;
			no_wall_timeL2 = 0;
			no_wall_timeRslant = 0;
			no_wall_timeLslant = 0;
		}
		if (wall_control_mode >= 5) {
 80156b2:	4b61      	ldr	r3, [pc, #388]	; (8015838 <TIM6_DAC_IRQHandler+0x31c>)
 80156b4:	781b      	ldrb	r3, [r3, #0]
 80156b6:	2b04      	cmp	r3, #4
 80156b8:	f240 81a2 	bls.w	8015a00 <TIM6_DAC_IRQHandler+0x4e4>

			if (No_wall_modeRslant == 0) {
 80156bc:	4b5f      	ldr	r3, [pc, #380]	; (801583c <TIM6_DAC_IRQHandler+0x320>)
 80156be:	f8df c164 	ldr.w	ip, [pc, #356]	; 8015824 <TIM6_DAC_IRQHandler+0x308>
 80156c2:	7818      	ldrb	r0, [r3, #0]
 80156c4:	469e      	mov	lr, r3
 80156c6:	b958      	cbnz	r0, 80156e0 <TIM6_DAC_IRQHandler+0x1c4>
				if (SEN[1][0] <= SENnoRslant) { //SEND[1] <= -SENkireR2 ||
 80156c8:	f8dc 3050 	ldr.w	r3, [ip, #80]	; 0x50
 80156cc:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80156d0:	dc06      	bgt.n	80156e0 <TIM6_DAC_IRQHandler+0x1c4>
					speakermode = -20;
 80156d2:	4b55      	ldr	r3, [pc, #340]	; (8015828 <TIM6_DAC_IRQHandler+0x30c>)
 80156d4:	f64f 70ec 	movw	r0, #65516	; 0xffec
 80156d8:	8018      	strh	r0, [r3, #0]
					No_wall_modeRslant = 1;
 80156da:	2301      	movs	r3, #1
 80156dc:	f88e 3000 	strb.w	r3, [lr]
				}
			}
			if (No_wall_modeLslant == 0) {
 80156e0:	4b57      	ldr	r3, [pc, #348]	; (8015840 <TIM6_DAC_IRQHandler+0x324>)
 80156e2:	7818      	ldrb	r0, [r3, #0]
 80156e4:	b958      	cbnz	r0, 80156fe <TIM6_DAC_IRQHandler+0x1e2>
				if (SEN[3][0] <= SENnoLslant) { //SEND[3] <= -SENkireL2 ||
 80156e6:	f8dc 00f0 	ldr.w	r0, [ip, #240]	; 0xf0
 80156ea:	f5b0 7f96 	cmp.w	r0, #300	; 0x12c
 80156ee:	dc06      	bgt.n	80156fe <TIM6_DAC_IRQHandler+0x1e2>
					speakermode = -21;
 80156f0:	484d      	ldr	r0, [pc, #308]	; (8015828 <TIM6_DAC_IRQHandler+0x30c>)
 80156f2:	f64f 78eb 	movw	r8, #65515	; 0xffeb
 80156f6:	f8a0 8000 	strh.w	r8, [r0]
					No_wall_modeLslant = 1;
 80156fa:	2001      	movs	r0, #1
 80156fc:	7018      	strb	r0, [r3, #0]
				}
			}

			if (SEN[1][0] > SENnoRslant) { //SEND[1] >= SENkireR2 ||
 80156fe:	f8dc 0050 	ldr.w	r0, [ip, #80]	; 0x50
 8015702:	f5b0 7f96 	cmp.w	r0, #300	; 0x12c
				No_wall_modeRslant = 0;
 8015706:	bfc4      	itt	gt
 8015708:	2000      	movgt	r0, #0
 801570a:	f88e 0000 	strbgt.w	r0, [lr]
			}
			if (SEN[3][0] > SENnoLslant) { //SEND[3] >= SENkireL2 ||
 801570e:	f8dc 00f0 	ldr.w	r0, [ip, #240]	; 0xf0
 8015712:	f5b0 7f96 	cmp.w	r0, #300	; 0x12c
				No_wall_modeLslant = 0;
 8015716:	bfc4      	itt	gt
 8015718:	2000      	movgt	r0, #0
 801571a:	7018      	strbgt	r0, [r3, #0]
			}

			if (No_wall_modeRslant == 1) {
 801571c:	f89e 0000 	ldrb.w	r0, [lr]
				no_wall_timeRslant++;
			} else {
				no_wall_timeRslant = 0;
			}
			if (No_wall_modeLslant == 1) {
 8015720:	781b      	ldrb	r3, [r3, #0]
			if (No_wall_modeRslant == 1) {
 8015722:	2801      	cmp	r0, #1
				no_wall_timeRslant++;
 8015724:	bf0a      	itet	eq
 8015726:	6808      	ldreq	r0, [r1, #0]
				no_wall_timeRslant = 0;
 8015728:	2000      	movne	r0, #0
				no_wall_timeRslant++;
 801572a:	3001      	addeq	r0, #1
			if (No_wall_modeLslant == 1) {
 801572c:	2b01      	cmp	r3, #1
				no_wall_timeLslant++;
 801572e:	bf08      	it	eq
 8015730:	6813      	ldreq	r3, [r2, #0]
				no_wall_timeRslant = 0;
 8015732:	6008      	str	r0, [r1, #0]
				no_wall_timeLslant++;
 8015734:	bf0c      	ite	eq
 8015736:	3301      	addeq	r3, #1
			} else {
				no_wall_timeLslant = 0;
 8015738:	2300      	movne	r3, #0
			}

		} else {
			no_wall_timeRslant = 0;
			no_wall_timeLslant = 0;
 801573a:	6013      	str	r3, [r2, #0]

//	  if(anglex >= 90){
//
//	  }

		if (no_safty == 0 && error_mode == 0) {
 801573c:	4b41      	ldr	r3, [pc, #260]	; (8015844 <TIM6_DAC_IRQHandler+0x328>)
 801573e:	681b      	ldr	r3, [r3, #0]
 8015740:	2b00      	cmp	r3, #0
 8015742:	f040 8125 	bne.w	8015990 <TIM6_DAC_IRQHandler+0x474>
 8015746:	4b40      	ldr	r3, [pc, #256]	; (8015848 <TIM6_DAC_IRQHandler+0x32c>)
 8015748:	f8d3 9000 	ldr.w	r9, [r3]
 801574c:	4698      	mov	r8, r3
 801574e:	f1b9 0f00 	cmp.w	r9, #0
 8015752:	f040 811d 	bne.w	8015990 <TIM6_DAC_IRQHandler+0x474>
			if ((-Turn_ideal_speed + angle_speed) >= Avespeed
 8015756:	4b3d      	ldr	r3, [pc, #244]	; (801584c <TIM6_DAC_IRQHandler+0x330>)
 8015758:	edd3 6a00 	vldr	s13, [r3]
 801575c:	4b3c      	ldr	r3, [pc, #240]	; (8015850 <TIM6_DAC_IRQHandler+0x334>)
 801575e:	edd3 7a00 	vldr	s15, [r3]
 8015762:	4b3c      	ldr	r3, [pc, #240]	; (8015854 <TIM6_DAC_IRQHandler+0x338>)
 8015764:	9303      	str	r3, [sp, #12]
 8015766:	ed93 7a00 	vldr	s14, [r3]
 801576a:	ee36 6ae7 	vsub.f32	s12, s13, s15
 801576e:	eeb4 6ac7 	vcmpe.f32	s12, s14
 8015772:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015776:	da06      	bge.n	8015786 <TIM6_DAC_IRQHandler+0x26a>
					|| (Turn_ideal_speed - angle_speed) >= Avespeed ) {
 8015778:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801577c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8015780:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015784:	d831      	bhi.n	80157ea <TIM6_DAC_IRQHandler+0x2ce>
				//(gyro.omega_x >= 320 && gyro.omega_y >= 320) ||
				HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_3);
 8015786:	2108      	movs	r1, #8
 8015788:	4833      	ldr	r0, [pc, #204]	; (8015858 <TIM6_DAC_IRQHandler+0x33c>)
 801578a:	f7ef ff3b 	bl	8005604 <HAL_TIM_PWM_Stop>
				HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_4);
 801578e:	210c      	movs	r1, #12
 8015790:	4831      	ldr	r0, [pc, #196]	; (8015858 <TIM6_DAC_IRQHandler+0x33c>)
 8015792:	f7ef ff37 	bl	8005604 <HAL_TIM_PWM_Stop>
				HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_3);
 8015796:	2108      	movs	r1, #8
 8015798:	4830      	ldr	r0, [pc, #192]	; (801585c <TIM6_DAC_IRQHandler+0x340>)
 801579a:	f7ef ff33 	bl	8005604 <HAL_TIM_PWM_Stop>
				STBYOFF;
 801579e:	2200      	movs	r2, #0
 80157a0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80157a4:	482e      	ldr	r0, [pc, #184]	; (8015860 <TIM6_DAC_IRQHandler+0x344>)
 80157a6:	f7ec ff13 	bl	80025d0 <HAL_GPIO_WritePin>
				x = 0;
 80157aa:	4a2e      	ldr	r2, [pc, #184]	; (8015864 <TIM6_DAC_IRQHandler+0x348>)
				y = 0;
				//speakermode=100;
				playSoundData(15, miss);
 80157ac:	492e      	ldr	r1, [pc, #184]	; (8015868 <TIM6_DAC_IRQHandler+0x34c>)
				x = 0;
 80157ae:	f04f 0b00 	mov.w	fp, #0
 80157b2:	f8c2 b000 	str.w	fp, [r2]
				y = 0;
 80157b6:	4a2d      	ldr	r2, [pc, #180]	; (801586c <TIM6_DAC_IRQHandler+0x350>)
				playSoundData(15, miss);
 80157b8:	200f      	movs	r0, #15
				y = 0;
 80157ba:	f8c2 b000 	str.w	fp, [r2]
				playSoundData(15, miss);
 80157be:	f7f1 fea7 	bl	8007510 <playSoundData>
				no_wall_timeR = 10000;
 80157c2:	f242 7210 	movw	r2, #10000	; 0x2710
				no_wall_timeL = 10000;
				no_wall_timeR2 = 10000;
				no_wall_timeL2 = 10000;
				gg = 0;
				while (gg <= 255) {
					pass[gg] = 0;
 80157c6:	492a      	ldr	r1, [pc, #168]	; (8015870 <TIM6_DAC_IRQHandler+0x354>)
				no_wall_timeR = 10000;
 80157c8:	603a      	str	r2, [r7, #0]
				no_wall_timeL = 10000;
 80157ca:	6032      	str	r2, [r6, #0]
				no_wall_timeR2 = 10000;
 80157cc:	602a      	str	r2, [r5, #0]
				no_wall_timeL2 = 10000;
 80157ce:	6022      	str	r2, [r4, #0]
				gg = 0;
 80157d0:	465b      	mov	r3, fp
					pass[gg] = 0;
 80157d2:	465a      	mov	r2, fp
 80157d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

					gg++;
 80157d8:	3301      	adds	r3, #1
				while (gg <= 255) {
 80157da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80157de:	d1f9      	bne.n	80157d4 <TIM6_DAC_IRQHandler+0x2b8>
				}
				gg = 0;
 80157e0:	4b24      	ldr	r3, [pc, #144]	; (8015874 <TIM6_DAC_IRQHandler+0x358>)
 80157e2:	601a      	str	r2, [r3, #0]
				error_mode = 1;
 80157e4:	2301      	movs	r3, #1
 80157e6:	f8c8 3000 	str.w	r3, [r8]
			}
			if (highspeed_mode == 0 && gyro.omega_x >= 320) {
 80157ea:	4b23      	ldr	r3, [pc, #140]	; (8015878 <TIM6_DAC_IRQHandler+0x35c>)
 80157ec:	f8d3 b000 	ldr.w	fp, [r3]
 80157f0:	e044      	b.n	801587c <TIM6_DAC_IRQHandler+0x360>
 80157f2:	bf00      	nop
 80157f4:	2001848c 	.word	0x2001848c
 80157f8:	200183d4 	.word	0x200183d4
 80157fc:	2000ba28 	.word	0x2000ba28
 8015800:	20013414 	.word	0x20013414
 8015804:	2000bc34 	.word	0x2000bc34
 8015808:	200132dc 	.word	0x200132dc
 801580c:	20018064 	.word	0x20018064
 8015810:	2000bc88 	.word	0x2000bc88
 8015814:	20003c30 	.word	0x20003c30
 8015818:	20016700 	.word	0x20016700
 801581c:	20003c20 	.word	0x20003c20
 8015820:	20018274 	.word	0x20018274
 8015824:	20003a90 	.word	0x20003a90
 8015828:	2000322c 	.word	0x2000322c
 801582c:	2000ba1c 	.word	0x2000ba1c
 8015830:	200133a8 	.word	0x200133a8
 8015834:	20003c34 	.word	0x20003c34
 8015838:	200133b8 	.word	0x200133b8
 801583c:	200132c0 	.word	0x200132c0
 8015840:	20013410 	.word	0x20013410
 8015844:	2000bc40 	.word	0x2000bc40
 8015848:	20014bbc 	.word	0x20014bbc
 801584c:	2000b60c 	.word	0x2000b60c
 8015850:	200133b4 	.word	0x200133b4
 8015854:	20018178 	.word	0x20018178
 8015858:	200183d8 	.word	0x200183d8
 801585c:	20018414 	.word	0x20018414
 8015860:	40020400 	.word	0x40020400
 8015864:	2000b498 	.word	0x2000b498
 8015868:	20003138 	.word	0x20003138
 801586c:	200168e4 	.word	0x200168e4
 8015870:	2000b614 	.word	0x2000b614
 8015874:	200133bc 	.word	0x200133bc
 8015878:	2000b5e8 	.word	0x2000b5e8
 801587c:	f1bb 0f00 	cmp.w	fp, #0
 8015880:	d128      	bne.n	80158d4 <TIM6_DAC_IRQHandler+0x3b8>
 8015882:	4a65      	ldr	r2, [pc, #404]	; (8015a18 <TIM6_DAC_IRQHandler+0x4fc>)
 8015884:	eddf 7a65 	vldr	s15, [pc, #404]	; 8015a1c <TIM6_DAC_IRQHandler+0x500>
 8015888:	ed92 7a00 	vldr	s14, [r2]
 801588c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8015890:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015894:	db1e      	blt.n	80158d4 <TIM6_DAC_IRQHandler+0x3b8>
				HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_3);
 8015896:	2108      	movs	r1, #8
 8015898:	4861      	ldr	r0, [pc, #388]	; (8015a20 <TIM6_DAC_IRQHandler+0x504>)
 801589a:	f7ef feb3 	bl	8005604 <HAL_TIM_PWM_Stop>
				HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_4);
 801589e:	210c      	movs	r1, #12
 80158a0:	485f      	ldr	r0, [pc, #380]	; (8015a20 <TIM6_DAC_IRQHandler+0x504>)
 80158a2:	f7ef feaf 	bl	8005604 <HAL_TIM_PWM_Stop>
				HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_3);
 80158a6:	2108      	movs	r1, #8
 80158a8:	485e      	ldr	r0, [pc, #376]	; (8015a24 <TIM6_DAC_IRQHandler+0x508>)
 80158aa:	f7ef feab 	bl	8005604 <HAL_TIM_PWM_Stop>
				STBYOFF;
 80158ae:	465a      	mov	r2, fp
 80158b0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80158b4:	485c      	ldr	r0, [pc, #368]	; (8015a28 <TIM6_DAC_IRQHandler+0x50c>)
 80158b6:	f7ec fe8b 	bl	80025d0 <HAL_GPIO_WritePin>
				x = 0;
 80158ba:	4a5c      	ldr	r2, [pc, #368]	; (8015a2c <TIM6_DAC_IRQHandler+0x510>)
				y = 0;
				//speakermode=100;
				playSoundData(15, miss);
 80158bc:	495c      	ldr	r1, [pc, #368]	; (8015a30 <TIM6_DAC_IRQHandler+0x514>)
				x = 0;
 80158be:	f8c2 b000 	str.w	fp, [r2]
				y = 0;
 80158c2:	4a5c      	ldr	r2, [pc, #368]	; (8015a34 <TIM6_DAC_IRQHandler+0x518>)
				playSoundData(15, miss);
 80158c4:	200f      	movs	r0, #15
				y = 0;
 80158c6:	f8c2 b000 	str.w	fp, [r2]
				playSoundData(15, miss);
 80158ca:	f7f1 fe21 	bl	8007510 <playSoundData>
				error_mode = 1;
 80158ce:	2301      	movs	r3, #1
 80158d0:	f8c8 3000 	str.w	r3, [r8]
			}
			if((ideal_speed - (E_speedR+E_speedL)/2) <= -Avespeed*1.1 && modeacc==1){
 80158d4:	4b58      	ldr	r3, [pc, #352]	; (8015a38 <TIM6_DAC_IRQHandler+0x51c>)
 80158d6:	edd3 7a00 	vldr	s15, [r3]
 80158da:	4b58      	ldr	r3, [pc, #352]	; (8015a3c <TIM6_DAC_IRQHandler+0x520>)
 80158dc:	ed93 7a00 	vldr	s14, [r3]
 80158e0:	4b57      	ldr	r3, [pc, #348]	; (8015a40 <TIM6_DAC_IRQHandler+0x524>)
 80158e2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80158e6:	ed93 7a00 	vldr	s14, [r3]
 80158ea:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 80158ee:	eea7 7ae6 	vfms.f32	s14, s15, s13
 80158f2:	ee17 0a10 	vmov	r0, s14
 80158f6:	f002 fdd7 	bl	80184a8 <__aeabi_f2d>
 80158fa:	9b03      	ldr	r3, [sp, #12]
 80158fc:	e9cd 0100 	strd	r0, r1, [sp]
 8015900:	6818      	ldr	r0, [r3, #0]
 8015902:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8015906:	f002 fdcf 	bl	80184a8 <__aeabi_f2d>
 801590a:	a341      	add	r3, pc, #260	; (adr r3, 8015a10 <TIM6_DAC_IRQHandler+0x4f4>)
 801590c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015910:	f002 fe1e 	bl	8018550 <__aeabi_dmul>
 8015914:	4602      	mov	r2, r0
 8015916:	460b      	mov	r3, r1
 8015918:	e9dd 0100 	ldrd	r0, r1, [sp]
 801591c:	f003 f894 	bl	8018a48 <__aeabi_dcmple>
 8015920:	2800      	cmp	r0, #0
 8015922:	d035      	beq.n	8015990 <TIM6_DAC_IRQHandler+0x474>
 8015924:	f89a 3000 	ldrb.w	r3, [sl]
 8015928:	2b01      	cmp	r3, #1
 801592a:	d131      	bne.n	8015990 <TIM6_DAC_IRQHandler+0x474>
				HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_3);
 801592c:	2108      	movs	r1, #8
 801592e:	483c      	ldr	r0, [pc, #240]	; (8015a20 <TIM6_DAC_IRQHandler+0x504>)
 8015930:	f7ef fe68 	bl	8005604 <HAL_TIM_PWM_Stop>
								HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_4);
 8015934:	210c      	movs	r1, #12
 8015936:	483a      	ldr	r0, [pc, #232]	; (8015a20 <TIM6_DAC_IRQHandler+0x504>)
 8015938:	f7ef fe64 	bl	8005604 <HAL_TIM_PWM_Stop>
								HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_3);
 801593c:	2108      	movs	r1, #8
 801593e:	4839      	ldr	r0, [pc, #228]	; (8015a24 <TIM6_DAC_IRQHandler+0x508>)
 8015940:	f7ef fe60 	bl	8005604 <HAL_TIM_PWM_Stop>
								STBYOFF;
 8015944:	2200      	movs	r2, #0
 8015946:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 801594a:	4837      	ldr	r0, [pc, #220]	; (8015a28 <TIM6_DAC_IRQHandler+0x50c>)
 801594c:	f7ec fe40 	bl	80025d0 <HAL_GPIO_WritePin>
								x = 0;
 8015950:	4b36      	ldr	r3, [pc, #216]	; (8015a2c <TIM6_DAC_IRQHandler+0x510>)
								y = 0;
								//speakermode=100;
								playSoundData(15, miss);
 8015952:	4937      	ldr	r1, [pc, #220]	; (8015a30 <TIM6_DAC_IRQHandler+0x514>)
								x = 0;
 8015954:	f04f 0a00 	mov.w	sl, #0
 8015958:	f8c3 a000 	str.w	sl, [r3]
								y = 0;
 801595c:	4b35      	ldr	r3, [pc, #212]	; (8015a34 <TIM6_DAC_IRQHandler+0x518>)
								playSoundData(15, miss);
 801595e:	200f      	movs	r0, #15
								y = 0;
 8015960:	f8c3 a000 	str.w	sl, [r3]
								playSoundData(15, miss);
 8015964:	f7f1 fdd4 	bl	8007510 <playSoundData>
								no_wall_timeR = 10000;
 8015968:	f242 7310 	movw	r3, #10000	; 0x2710
								no_wall_timeL = 10000;
								no_wall_timeR2 = 10000;
								no_wall_timeL2 = 10000;
								gg = 0;
								while (gg <= 255) {
									pass[gg] = 0;
 801596c:	4a35      	ldr	r2, [pc, #212]	; (8015a44 <TIM6_DAC_IRQHandler+0x528>)
								no_wall_timeR = 10000;
 801596e:	603b      	str	r3, [r7, #0]
								no_wall_timeL = 10000;
 8015970:	6033      	str	r3, [r6, #0]
								no_wall_timeR2 = 10000;
 8015972:	602b      	str	r3, [r5, #0]
								no_wall_timeL2 = 10000;
 8015974:	6023      	str	r3, [r4, #0]
									pass[gg] = 0;
 8015976:	4653      	mov	r3, sl
 8015978:	f842 3029 	str.w	r3, [r2, r9, lsl #2]

									gg++;
 801597c:	f109 0901 	add.w	r9, r9, #1
								while (gg <= 255) {
 8015980:	f5b9 7f80 	cmp.w	r9, #256	; 0x100
 8015984:	d1f8      	bne.n	8015978 <TIM6_DAC_IRQHandler+0x45c>
								}
								gg = 0;
 8015986:	4a30      	ldr	r2, [pc, #192]	; (8015a48 <TIM6_DAC_IRQHandler+0x52c>)
 8015988:	6013      	str	r3, [r2, #0]
								error_mode = 1;
 801598a:	2301      	movs	r3, #1
 801598c:	f8c8 3000 	str.w	r3, [r8]
			}

		}

	}
	if (speakermode <= -1) {
 8015990:	4c2e      	ldr	r4, [pc, #184]	; (8015a4c <TIM6_DAC_IRQHandler+0x530>)
 8015992:	f9b4 0000 	ldrsh.w	r0, [r4]
 8015996:	2800      	cmp	r0, #0
 8015998:	da07      	bge.n	80159aa <TIM6_DAC_IRQHandler+0x48e>
		interupt_oneSound(-speakermode * 4, 40);
 801599a:	ebc0 1080 	rsb	r0, r0, r0, lsl #6
 801599e:	0080      	lsls	r0, r0, #2
 80159a0:	2128      	movs	r1, #40	; 0x28
 80159a2:	f000 00fc 	and.w	r0, r0, #252	; 0xfc
 80159a6:	f7f1 fd45 	bl	8007434 <interupt_oneSound>
	}
	if (speakermode == 1) {
 80159aa:	f9b4 3000 	ldrsh.w	r3, [r4]
 80159ae:	2b01      	cmp	r3, #1
 80159b0:	d104      	bne.n	80159bc <TIM6_DAC_IRQHandler+0x4a0>
		interupt_Sound(843, unknow_story);
 80159b2:	4927      	ldr	r1, [pc, #156]	; (8015a50 <TIM6_DAC_IRQHandler+0x534>)
 80159b4:	f240 304b 	movw	r0, #843	; 0x34b
 80159b8:	f7f1 fcd6 	bl	8007368 <interupt_Sound>
	}
	if (speakermode == 100) {
 80159bc:	f9b4 3000 	ldrsh.w	r3, [r4]
 80159c0:	2b64      	cmp	r3, #100	; 0x64
 80159c2:	d103      	bne.n	80159cc <TIM6_DAC_IRQHandler+0x4b0>
		interupt_Sound(14, miss);
 80159c4:	491a      	ldr	r1, [pc, #104]	; (8015a30 <TIM6_DAC_IRQHandler+0x514>)
 80159c6:	200e      	movs	r0, #14
 80159c8:	f7f1 fcce 	bl	8007368 <interupt_Sound>
	}
	if (speakermode >= 101) {
 80159cc:	f9b4 3000 	ldrsh.w	r3, [r4]
 80159d0:	2b64      	cmp	r3, #100	; 0x64
		speakermode = 0;
 80159d2:	bfc4      	itt	gt
 80159d4:	2300      	movgt	r3, #0
 80159d6:	8023      	strhgt	r3, [r4, #0]
	}
//  if(speakermode == 2){
//   interupt_Sound(170, seria);
//   }
	if (sensor_mode == 1) {
 80159d8:	4b1e      	ldr	r3, [pc, #120]	; (8015a54 <TIM6_DAC_IRQHandler+0x538>)
 80159da:	781b      	ldrb	r3, [r3, #0]
 80159dc:	2b01      	cmp	r3, #1
 80159de:	d112      	bne.n	8015a06 <TIM6_DAC_IRQHandler+0x4ea>
		HAL_ADC_Start_DMA(&hadc1, g_ADCBuffer,
 80159e0:	491d      	ldr	r1, [pc, #116]	; (8015a58 <TIM6_DAC_IRQHandler+0x53c>)
 80159e2:	481e      	ldr	r0, [pc, #120]	; (8015a5c <TIM6_DAC_IRQHandler+0x540>)
 80159e4:	2206      	movs	r2, #6
	}
	//  if(speakermode == 3){
//   interupt_Sound(8, Zelda_nazo);
//   }
	/* USER CODE END TIM6_DAC_IRQn 1 */
}
 80159e6:	b005      	add	sp, #20
 80159e8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		HAL_ADC_Start_DMA(&hadc1, g_ADCBuffer,
 80159ec:	f7ea bf40 	b.w	8000870 <HAL_ADC_Start_DMA>
			no_wall_timeR = 0;
 80159f0:	2300      	movs	r3, #0
 80159f2:	603b      	str	r3, [r7, #0]
			no_wall_timeL = 0;
 80159f4:	6033      	str	r3, [r6, #0]
			no_wall_timeR2 = 0;
 80159f6:	602b      	str	r3, [r5, #0]
			no_wall_timeL2 = 0;
 80159f8:	6023      	str	r3, [r4, #0]
			no_wall_timeRslant = 0;
 80159fa:	600b      	str	r3, [r1, #0]
			no_wall_timeLslant = 0;
 80159fc:	6013      	str	r3, [r2, #0]
 80159fe:	e658      	b.n	80156b2 <TIM6_DAC_IRQHandler+0x196>
			no_wall_timeRslant = 0;
 8015a00:	2300      	movs	r3, #0
 8015a02:	600b      	str	r3, [r1, #0]
 8015a04:	e699      	b.n	801573a <TIM6_DAC_IRQHandler+0x21e>
}
 8015a06:	b005      	add	sp, #20
 8015a08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015a0c:	f3af 8000 	nop.w
 8015a10:	9999999a 	.word	0x9999999a
 8015a14:	3ff19999 	.word	0x3ff19999
 8015a18:	200133c4 	.word	0x200133c4
 8015a1c:	43a00000 	.word	0x43a00000
 8015a20:	200183d8 	.word	0x200183d8
 8015a24:	20018414 	.word	0x20018414
 8015a28:	40020400 	.word	0x40020400
 8015a2c:	2000b498 	.word	0x2000b498
 8015a30:	20003138 	.word	0x20003138
 8015a34:	200168e4 	.word	0x200168e4
 8015a38:	2000b5fc 	.word	0x2000b5fc
 8015a3c:	2001806c 	.word	0x2001806c
 8015a40:	200132d8 	.word	0x200132d8
 8015a44:	2000b614 	.word	0x2000b614
 8015a48:	200133bc 	.word	0x200133bc
 8015a4c:	2000322c 	.word	0x2000322c
 8015a50:	20000258 	.word	0x20000258
 8015a54:	2000b5f6 	.word	0x2000b5f6
 8015a58:	20018140 	.word	0x20018140
 8015a5c:	20018278 	.word	0x20018278

08015a60 <DMA2_Stream0_IRQHandler>:
 */
void DMA2_Stream0_IRQHandler(void) {
	/* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

	/* USER CODE END DMA2_Stream0_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_adc1);
 8015a60:	4801      	ldr	r0, [pc, #4]	; (8015a68 <DMA2_Stream0_IRQHandler+0x8>)
 8015a62:	f7eb bff3 	b.w	8001a4c <HAL_DMA_IRQHandler>
 8015a66:	bf00      	nop
 8015a68:	200182c0 	.word	0x200182c0

08015a6c <initialise_monitor_handles>:
uint8_t **environ = __env;


/* Functions */
void initialise_monitor_handles()
{
 8015a6c:	4770      	bx	lr

08015a6e <_getpid>:
 8015a6e:	4b03      	ldr	r3, [pc, #12]	; (8015a7c <_getpid+0xe>)
 8015a70:	2258      	movs	r2, #88	; 0x58
 8015a72:	601a      	str	r2, [r3, #0]
 8015a74:	f04f 30ff 	mov.w	r0, #4294967295
 8015a78:	4770      	bx	lr
 8015a7a:	bf00      	nop
 8015a7c:	20018588 	.word	0x20018588

08015a80 <_gettimeofday>:
 8015a80:	4b02      	ldr	r3, [pc, #8]	; (8015a8c <_gettimeofday+0xc>)
 8015a82:	2258      	movs	r2, #88	; 0x58
 8015a84:	601a      	str	r2, [r3, #0]
 8015a86:	f04f 30ff 	mov.w	r0, #4294967295
 8015a8a:	4770      	bx	lr
 8015a8c:	20018588 	.word	0x20018588

08015a90 <_kill>:
  return -1;
}

int _kill(int32_t pid, int32_t sig)
{
	errno = ENOSYS;
 8015a90:	4b02      	ldr	r3, [pc, #8]	; (8015a9c <_kill+0xc>)
 8015a92:	2258      	movs	r2, #88	; 0x58
 8015a94:	601a      	str	r2, [r3, #0]
	return -1;
}
 8015a96:	f04f 30ff 	mov.w	r0, #4294967295
 8015a9a:	4770      	bx	lr
 8015a9c:	20018588 	.word	0x20018588

08015aa0 <_exit>:

void _exit(int32_t status)
{
 8015aa0:	e7fe      	b.n	8015aa0 <_exit>

08015aa2 <_write>:
	while (1) {}		/* Make sure we hang here */
}

int _write(int32_t file, uint8_t *ptr, int32_t len)
{
 8015aa2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	/* Implement your write code here, this is used by puts and printf for example */
	/* return len; */
	int Dataldx;
	for(Dataldx = 0;Dataldx < len;Dataldx++){
		HAL_UART_Transmit(&huart4,ptr++,1,1);
 8015aa4:	4f08      	ldr	r7, [pc, #32]	; (8015ac8 <_write+0x26>)
{
 8015aa6:	460e      	mov	r6, r1
 8015aa8:	4615      	mov	r5, r2
	for(Dataldx = 0;Dataldx < len;Dataldx++){
 8015aaa:	2400      	movs	r4, #0
 8015aac:	42ac      	cmp	r4, r5
 8015aae:	eb06 0104 	add.w	r1, r6, r4
 8015ab2:	db01      	blt.n	8015ab8 <_write+0x16>
	}
	
//	errno = ENOSYS;
	return len;
}
 8015ab4:	4628      	mov	r0, r5
 8015ab6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		HAL_UART_Transmit(&huart4,ptr++,1,1);
 8015ab8:	2301      	movs	r3, #1
 8015aba:	461a      	mov	r2, r3
 8015abc:	4638      	mov	r0, r7
 8015abe:	f7f0 fe52 	bl	8006766 <HAL_UART_Transmit>
	for(Dataldx = 0;Dataldx < len;Dataldx++){
 8015ac2:	3401      	adds	r4, #1
 8015ac4:	e7f2      	b.n	8015aac <_write+0xa>
 8015ac6:	bf00      	nop
 8015ac8:	20018540 	.word	0x20018540

08015acc <_sbrk>:
{
	extern char   end; /* Set by linker.  */
	static char * heap_end;
	char *        prev_heap_end;

	if (heap_end == 0) {
 8015acc:	4b04      	ldr	r3, [pc, #16]	; (8015ae0 <_sbrk+0x14>)
 8015ace:	6819      	ldr	r1, [r3, #0]
{
 8015ad0:	4602      	mov	r2, r0
	if (heap_end == 0) {
 8015ad2:	b909      	cbnz	r1, 8015ad8 <_sbrk+0xc>
		heap_end = & end;
 8015ad4:	4903      	ldr	r1, [pc, #12]	; (8015ae4 <_sbrk+0x18>)
 8015ad6:	6019      	str	r1, [r3, #0]
	}

	prev_heap_end = heap_end;
 8015ad8:	6818      	ldr	r0, [r3, #0]
	heap_end += incr;
 8015ada:	4402      	add	r2, r0
 8015adc:	601a      	str	r2, [r3, #0]

	return (void *) prev_heap_end;
}
 8015ade:	4770      	bx	lr
 8015ae0:	2000021c 	.word	0x2000021c
 8015ae4:	2001858c 	.word	0x2001858c

08015ae8 <_close>:

int _close(int32_t file)
{
	errno = ENOSYS;
 8015ae8:	4b02      	ldr	r3, [pc, #8]	; (8015af4 <_close+0xc>)
 8015aea:	2258      	movs	r2, #88	; 0x58
 8015aec:	601a      	str	r2, [r3, #0]
	return -1;
}
 8015aee:	f04f 30ff 	mov.w	r0, #4294967295
 8015af2:	4770      	bx	lr
 8015af4:	20018588 	.word	0x20018588

08015af8 <_fstat>:


int _fstat(int32_t file, struct stat *st)
{
	errno = ENOSYS;
 8015af8:	4b02      	ldr	r3, [pc, #8]	; (8015b04 <_fstat+0xc>)
 8015afa:	2258      	movs	r2, #88	; 0x58
 8015afc:	601a      	str	r2, [r3, #0]
	return -1;
}
 8015afe:	f04f 30ff 	mov.w	r0, #4294967295
 8015b02:	4770      	bx	lr
 8015b04:	20018588 	.word	0x20018588

08015b08 <_isatty>:

int _isatty(int32_t file)
{
	errno = ENOSYS;
 8015b08:	4b02      	ldr	r3, [pc, #8]	; (8015b14 <_isatty+0xc>)
 8015b0a:	2258      	movs	r2, #88	; 0x58
 8015b0c:	601a      	str	r2, [r3, #0]
	return 0;
}
 8015b0e:	2000      	movs	r0, #0
 8015b10:	4770      	bx	lr
 8015b12:	bf00      	nop
 8015b14:	20018588 	.word	0x20018588

08015b18 <_lseek>:

int _lseek(int32_t file, int32_t ptr, int32_t dir)
{
	errno = ENOSYS;
 8015b18:	4b02      	ldr	r3, [pc, #8]	; (8015b24 <_lseek+0xc>)
 8015b1a:	2258      	movs	r2, #88	; 0x58
 8015b1c:	601a      	str	r2, [r3, #0]
	return -1;
}
 8015b1e:	f04f 30ff 	mov.w	r0, #4294967295
 8015b22:	4770      	bx	lr
 8015b24:	20018588 	.word	0x20018588

08015b28 <_read>:

int _read(int32_t file, uint8_t *ptr, int32_t len)
{
	errno = ENOSYS;
 8015b28:	4b02      	ldr	r3, [pc, #8]	; (8015b34 <_read+0xc>)
 8015b2a:	2258      	movs	r2, #88	; 0x58
 8015b2c:	601a      	str	r2, [r3, #0]
	return -1;
}
 8015b2e:	f04f 30ff 	mov.w	r0, #4294967295
 8015b32:	4770      	bx	lr
 8015b34:	20018588 	.word	0x20018588

08015b38 <_readlink>:

int _readlink(const char *path, char *buf, size_t bufsize)
{
  errno = ENOSYS;
 8015b38:	4b02      	ldr	r3, [pc, #8]	; (8015b44 <_readlink+0xc>)
 8015b3a:	2258      	movs	r2, #88	; 0x58
 8015b3c:	601a      	str	r2, [r3, #0]
  return -1;
}
 8015b3e:	f04f 30ff 	mov.w	r0, #4294967295
 8015b42:	4770      	bx	lr
 8015b44:	20018588 	.word	0x20018588

08015b48 <_open>:

int _open(const uint8_t *path, int32_t flags, int32_t mode)
{
	errno = ENOSYS;
 8015b48:	4b02      	ldr	r3, [pc, #8]	; (8015b54 <_open+0xc>)
 8015b4a:	2258      	movs	r2, #88	; 0x58
 8015b4c:	601a      	str	r2, [r3, #0]
	return -1;
}
 8015b4e:	f04f 30ff 	mov.w	r0, #4294967295
 8015b52:	4770      	bx	lr
 8015b54:	20018588 	.word	0x20018588

08015b58 <_wait>:
 8015b58:	4b02      	ldr	r3, [pc, #8]	; (8015b64 <_wait+0xc>)
 8015b5a:	2258      	movs	r2, #88	; 0x58
 8015b5c:	601a      	str	r2, [r3, #0]
 8015b5e:	f04f 30ff 	mov.w	r0, #4294967295
 8015b62:	4770      	bx	lr
 8015b64:	20018588 	.word	0x20018588

08015b68 <_unlink>:
 8015b68:	4b02      	ldr	r3, [pc, #8]	; (8015b74 <_unlink+0xc>)
 8015b6a:	2258      	movs	r2, #88	; 0x58
 8015b6c:	601a      	str	r2, [r3, #0]
 8015b6e:	f04f 30ff 	mov.w	r0, #4294967295
 8015b72:	4770      	bx	lr
 8015b74:	20018588 	.word	0x20018588

08015b78 <_times>:
	return -1;
}

int _times(struct tms *buf)
{
	errno = ENOSYS;
 8015b78:	4b02      	ldr	r3, [pc, #8]	; (8015b84 <_times+0xc>)
 8015b7a:	2258      	movs	r2, #88	; 0x58
 8015b7c:	601a      	str	r2, [r3, #0]
	return -1;
}
 8015b7e:	f04f 30ff 	mov.w	r0, #4294967295
 8015b82:	4770      	bx	lr
 8015b84:	20018588 	.word	0x20018588

08015b88 <_stat>:
 8015b88:	4b02      	ldr	r3, [pc, #8]	; (8015b94 <_stat+0xc>)
 8015b8a:	2258      	movs	r2, #88	; 0x58
 8015b8c:	601a      	str	r2, [r3, #0]
 8015b8e:	f04f 30ff 	mov.w	r0, #4294967295
 8015b92:	4770      	bx	lr
 8015b94:	20018588 	.word	0x20018588

08015b98 <_symlink>:
 8015b98:	4b02      	ldr	r3, [pc, #8]	; (8015ba4 <_symlink+0xc>)
 8015b9a:	2258      	movs	r2, #88	; 0x58
 8015b9c:	601a      	str	r2, [r3, #0]
 8015b9e:	f04f 30ff 	mov.w	r0, #4294967295
 8015ba2:	4770      	bx	lr
 8015ba4:	20018588 	.word	0x20018588

08015ba8 <_link>:
  return -1;
}

int _link(const uint8_t *old, const uint8_t *new)
{
	errno = ENOSYS;
 8015ba8:	4b02      	ldr	r3, [pc, #8]	; (8015bb4 <_link+0xc>)
 8015baa:	2258      	movs	r2, #88	; 0x58
 8015bac:	601a      	str	r2, [r3, #0]
	return -1;
}
 8015bae:	f04f 30ff 	mov.w	r0, #4294967295
 8015bb2:	4770      	bx	lr
 8015bb4:	20018588 	.word	0x20018588

08015bb8 <_fork>:

int _fork(void)
{
	errno = ENOSYS;
 8015bb8:	4b02      	ldr	r3, [pc, #8]	; (8015bc4 <_fork+0xc>)
 8015bba:	2258      	movs	r2, #88	; 0x58
 8015bbc:	601a      	str	r2, [r3, #0]
	return -1;
}
 8015bbe:	f04f 30ff 	mov.w	r0, #4294967295
 8015bc2:	4770      	bx	lr
 8015bc4:	20018588 	.word	0x20018588

08015bc8 <_execve>:

int _execve(const uint8_t *name, uint8_t * const *argv, uint8_t * const *env)
{
	errno = ENOSYS;
 8015bc8:	4b02      	ldr	r3, [pc, #8]	; (8015bd4 <_execve+0xc>)
 8015bca:	2258      	movs	r2, #88	; 0x58
 8015bcc:	601a      	str	r2, [r3, #0]
	return -1;
}
 8015bce:	f04f 30ff 	mov.w	r0, #4294967295
 8015bd2:	4770      	bx	lr
 8015bd4:	20018588 	.word	0x20018588

08015bd8 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8015bd8:	490f      	ldr	r1, [pc, #60]	; (8015c18 <SystemInit+0x40>)
 8015bda:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8015bde:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8015be2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8015be6:	4b0d      	ldr	r3, [pc, #52]	; (8015c1c <SystemInit+0x44>)
 8015be8:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8015bea:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8015bec:	f042 0201 	orr.w	r2, r2, #1
 8015bf0:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8015bf2:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8015bf4:	681a      	ldr	r2, [r3, #0]
 8015bf6:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8015bfa:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8015bfe:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8015c00:	4a07      	ldr	r2, [pc, #28]	; (8015c20 <SystemInit+0x48>)
 8015c02:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8015c04:	681a      	ldr	r2, [r3, #0]
 8015c06:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8015c0a:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8015c0c:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8015c0e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8015c12:	608b      	str	r3, [r1, #8]
 8015c14:	4770      	bx	lr
 8015c16:	bf00      	nop
 8015c18:	e000ed00 	.word	0xe000ed00
 8015c1c:	40023800 	.word	0x40023800
 8015c20:	24003010 	.word	0x24003010

08015c24 <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)
{
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8015c24:	4a17      	ldr	r2, [pc, #92]	; (8015c84 <SystemCoreClockUpdate+0x60>)
 8015c26:	4918      	ldr	r1, [pc, #96]	; (8015c88 <SystemCoreClockUpdate+0x64>)
 8015c28:	6893      	ldr	r3, [r2, #8]
 8015c2a:	f003 030c 	and.w	r3, r3, #12

  switch (tmp)
 8015c2e:	2b04      	cmp	r3, #4
{
 8015c30:	b510      	push	{r4, lr}
  switch (tmp)
 8015c32:	d00d      	beq.n	8015c50 <SystemCoreClockUpdate+0x2c>
 8015c34:	2b08      	cmp	r3, #8
 8015c36:	d00d      	beq.n	8015c54 <SystemCoreClockUpdate+0x30>
 8015c38:	4b14      	ldr	r3, [pc, #80]	; (8015c8c <SystemCoreClockUpdate+0x68>)
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
      SystemCoreClock = pllvco/pllp;
 8015c3a:	600b      	str	r3, [r1, #0]
      SystemCoreClock = HSI_VALUE;
      break;
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8015c3c:	4b11      	ldr	r3, [pc, #68]	; (8015c84 <SystemCoreClockUpdate+0x60>)
 8015c3e:	4a14      	ldr	r2, [pc, #80]	; (8015c90 <SystemCoreClockUpdate+0x6c>)
 8015c40:	689b      	ldr	r3, [r3, #8]
 8015c42:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8015c46:	5cd2      	ldrb	r2, [r2, r3]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8015c48:	680b      	ldr	r3, [r1, #0]
 8015c4a:	40d3      	lsrs	r3, r2
 8015c4c:	600b      	str	r3, [r1, #0]
 8015c4e:	bd10      	pop	{r4, pc}
      SystemCoreClock = HSE_VALUE;
 8015c50:	4b10      	ldr	r3, [pc, #64]	; (8015c94 <SystemCoreClockUpdate+0x70>)
 8015c52:	e7f2      	b.n	8015c3a <SystemCoreClockUpdate+0x16>
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8015c54:	6854      	ldr	r4, [r2, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8015c56:	6850      	ldr	r0, [r2, #4]
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8015c58:	6852      	ldr	r2, [r2, #4]
      if (pllsource != 0)
 8015c5a:	0263      	lsls	r3, r4, #9
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8015c5c:	f3c2 1288 	ubfx	r2, r2, #6, #9
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8015c60:	f000 003f 	and.w	r0, r0, #63	; 0x3f
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8015c64:	bf4c      	ite	mi
 8015c66:	4b0b      	ldrmi	r3, [pc, #44]	; (8015c94 <SystemCoreClockUpdate+0x70>)
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8015c68:	4b08      	ldrpl	r3, [pc, #32]	; (8015c8c <SystemCoreClockUpdate+0x68>)
 8015c6a:	fbb3 f3f0 	udiv	r3, r3, r0
 8015c6e:	4353      	muls	r3, r2
      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8015c70:	4a04      	ldr	r2, [pc, #16]	; (8015c84 <SystemCoreClockUpdate+0x60>)
 8015c72:	6852      	ldr	r2, [r2, #4]
 8015c74:	f3c2 4201 	ubfx	r2, r2, #16, #2
 8015c78:	3201      	adds	r2, #1
 8015c7a:	0052      	lsls	r2, r2, #1
      SystemCoreClock = pllvco/pllp;
 8015c7c:	fbb3 f3f2 	udiv	r3, r3, r2
 8015c80:	e7db      	b.n	8015c3a <SystemCoreClockUpdate+0x16>
 8015c82:	bf00      	nop
 8015c84:	40023800 	.word	0x40023800
 8015c88:	2000000c 	.word	0x2000000c
 8015c8c:	00f42400 	.word	0x00f42400
 8015c90:	0801cb68 	.word	0x0801cb68
 8015c94:	00989680 	.word	0x00989680

08015c98 <MX_TIM1_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8015c98:	b510      	push	{r4, lr}
 8015c9a:	b08c      	sub	sp, #48	; 0x30
  TIM_Encoder_InitTypeDef sConfig = {0};
 8015c9c:	2100      	movs	r1, #0
 8015c9e:	2224      	movs	r2, #36	; 0x24
 8015ca0:	a803      	add	r0, sp, #12
 8015ca2:	f004 fba2 	bl	801a3ea <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim1.Instance = TIM1;
 8015ca6:	4811      	ldr	r0, [pc, #68]	; (8015cec <MX_TIM1_Init+0x54>)
 8015ca8:	4b11      	ldr	r3, [pc, #68]	; (8015cf0 <MX_TIM1_Init+0x58>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8015caa:	2400      	movs	r4, #0
  htim1.Init.Prescaler = 0;
 8015cac:	e880 0018 	stmia.w	r0, {r3, r4}
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim1.Init.Period = 65535;
 8015cb0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8015cb4:	60c3      	str	r3, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim1.Init.RepetitionCounter = 0;
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8015cb6:	2303      	movs	r3, #3
 8015cb8:	9303      	str	r3, [sp, #12]
  sConfig.IC1Filter = 0;
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 0;
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8015cba:	a903      	add	r1, sp, #12
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8015cbc:	2301      	movs	r3, #1
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8015cbe:	9401      	str	r4, [sp, #4]
 8015cc0:	9402      	str	r4, [sp, #8]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8015cc2:	6084      	str	r4, [r0, #8]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8015cc4:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8015cc6:	6144      	str	r4, [r0, #20]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8015cc8:	9305      	str	r3, [sp, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8015cca:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8015ccc:	f7ef f9fd 	bl	80050ca <HAL_TIM_Encoder_Init>
 8015cd0:	b108      	cbz	r0, 8015cd6 <MX_TIM1_Init+0x3e>
  {
    Error_Handler();
 8015cd2:	f7f7 fcc7 	bl	800d664 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8015cd6:	a901      	add	r1, sp, #4
 8015cd8:	4804      	ldr	r0, [pc, #16]	; (8015cec <MX_TIM1_Init+0x54>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8015cda:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8015cdc:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8015cde:	f7f0 fa9f 	bl	8006220 <HAL_TIMEx_MasterConfigSynchronization>
 8015ce2:	b108      	cbz	r0, 8015ce8 <MX_TIM1_Init+0x50>
  {
    Error_Handler();
 8015ce4:	f7f7 fcbe 	bl	800d664 <Error_Handler>
  }

}
 8015ce8:	b00c      	add	sp, #48	; 0x30
 8015cea:	bd10      	pop	{r4, pc}
 8015cec:	200184c8 	.word	0x200184c8
 8015cf0:	40010000 	.word	0x40010000

08015cf4 <MX_TIM3_Init>:
  HAL_TIM_MspPostInit(&htim2);

}
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8015cf4:	b510      	push	{r4, lr}
 8015cf6:	b08c      	sub	sp, #48	; 0x30
  TIM_Encoder_InitTypeDef sConfig = {0};
 8015cf8:	2100      	movs	r1, #0
 8015cfa:	2224      	movs	r2, #36	; 0x24
 8015cfc:	a803      	add	r0, sp, #12
 8015cfe:	f004 fb74 	bl	801a3ea <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim3.Instance = TIM3;
 8015d02:	4811      	ldr	r0, [pc, #68]	; (8015d48 <MX_TIM3_Init+0x54>)
 8015d04:	4b11      	ldr	r3, [pc, #68]	; (8015d4c <MX_TIM3_Init+0x58>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8015d06:	2400      	movs	r4, #0
  htim3.Init.Prescaler = 0;
 8015d08:	e880 0018 	stmia.w	r0, {r3, r4}
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 65535;
 8015d0c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8015d10:	60c3      	str	r3, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8015d12:	2303      	movs	r3, #3
 8015d14:	9303      	str	r3, [sp, #12]
  sConfig.IC1Filter = 0;
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 0;
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8015d16:	a903      	add	r1, sp, #12
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8015d18:	2301      	movs	r3, #1
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8015d1a:	9401      	str	r4, [sp, #4]
 8015d1c:	9402      	str	r4, [sp, #8]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8015d1e:	6084      	str	r4, [r0, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8015d20:	6104      	str	r4, [r0, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8015d22:	9305      	str	r3, [sp, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8015d24:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8015d26:	f7ef f9d0 	bl	80050ca <HAL_TIM_Encoder_Init>
 8015d2a:	b108      	cbz	r0, 8015d30 <MX_TIM3_Init+0x3c>
  {
    Error_Handler();
 8015d2c:	f7f7 fc9a 	bl	800d664 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8015d30:	a901      	add	r1, sp, #4
 8015d32:	4805      	ldr	r0, [pc, #20]	; (8015d48 <MX_TIM3_Init+0x54>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8015d34:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8015d36:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8015d38:	f7f0 fa72 	bl	8006220 <HAL_TIMEx_MasterConfigSynchronization>
 8015d3c:	b108      	cbz	r0, 8015d42 <MX_TIM3_Init+0x4e>
  {
    Error_Handler();
 8015d3e:	f7f7 fc91 	bl	800d664 <Error_Handler>
  }

}
 8015d42:	b00c      	add	sp, #48	; 0x30
 8015d44:	bd10      	pop	{r4, pc}
 8015d46:	bf00      	nop
 8015d48:	20018450 	.word	0x20018450
 8015d4c:	40000400 	.word	0x40000400

08015d50 <MX_TIM6_Init>:
  HAL_TIM_MspPostInit(&htim4);

}
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8015d50:	b513      	push	{r0, r1, r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim6.Instance = TIM6;
  htim6.Init.Prescaler = 84-1;
 8015d52:	4a0e      	ldr	r2, [pc, #56]	; (8015d8c <MX_TIM6_Init+0x3c>)
  htim6.Instance = TIM6;
 8015d54:	480e      	ldr	r0, [pc, #56]	; (8015d90 <MX_TIM6_Init+0x40>)
  htim6.Init.Prescaler = 84-1;
 8015d56:	2353      	movs	r3, #83	; 0x53
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8015d58:	2400      	movs	r4, #0
  htim6.Init.Prescaler = 84-1;
 8015d5a:	e880 000c 	stmia.w	r0, {r2, r3}
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim6.Init.Period = 1000-1;
 8015d5e:	f240 33e7 	movw	r3, #999	; 0x3e7
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8015d62:	9400      	str	r4, [sp, #0]
 8015d64:	9401      	str	r4, [sp, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8015d66:	6084      	str	r4, [r0, #8]
  htim6.Init.Period = 1000-1;
 8015d68:	60c3      	str	r3, [r0, #12]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8015d6a:	f7ef f923 	bl	8004fb4 <HAL_TIM_Base_Init>
 8015d6e:	b108      	cbz	r0, 8015d74 <MX_TIM6_Init+0x24>
  {
    Error_Handler();
 8015d70:	f7f7 fc78 	bl	800d664 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8015d74:	4669      	mov	r1, sp
 8015d76:	4806      	ldr	r0, [pc, #24]	; (8015d90 <MX_TIM6_Init+0x40>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8015d78:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8015d7a:	9401      	str	r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8015d7c:	f7f0 fa50 	bl	8006220 <HAL_TIMEx_MasterConfigSynchronization>
 8015d80:	b108      	cbz	r0, 8015d86 <MX_TIM6_Init+0x36>
  {
    Error_Handler();
 8015d82:	f7f7 fc6f 	bl	800d664 <Error_Handler>
  }

}
 8015d86:	b002      	add	sp, #8
 8015d88:	bd10      	pop	{r4, pc}
 8015d8a:	bf00      	nop
 8015d8c:	40001000 	.word	0x40001000
 8015d90:	2001848c 	.word	0x2001848c

08015d94 <HAL_TIM_Encoder_MspInit>:
  HAL_TIM_MspPostInit(&htim8);

}

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8015d94:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8015d96:	2214      	movs	r2, #20
{
 8015d98:	b08a      	sub	sp, #40	; 0x28
 8015d9a:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8015d9c:	2100      	movs	r1, #0
 8015d9e:	eb0d 0002 	add.w	r0, sp, r2
 8015da2:	f004 fb22 	bl	801a3ea <memset>
  if(tim_encoderHandle->Instance==TIM1)
 8015da6:	6823      	ldr	r3, [r4, #0]
 8015da8:	4a23      	ldr	r2, [pc, #140]	; (8015e38 <HAL_TIM_Encoder_MspInit+0xa4>)
 8015daa:	4293      	cmp	r3, r2
 8015dac:	d122      	bne.n	8015df4 <HAL_TIM_Encoder_MspInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8015dae:	4b23      	ldr	r3, [pc, #140]	; (8015e3c <HAL_TIM_Encoder_MspInit+0xa8>)
    GPIO_InitStruct.Pin = R_ENC_B_Pin|R_ENC_A_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8015db0:	4823      	ldr	r0, [pc, #140]	; (8015e40 <HAL_TIM_Encoder_MspInit+0xac>)
    __HAL_RCC_TIM1_CLK_ENABLE();
 8015db2:	2100      	movs	r1, #0
 8015db4:	9101      	str	r1, [sp, #4]
 8015db6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8015db8:	f042 0201 	orr.w	r2, r2, #1
 8015dbc:	645a      	str	r2, [r3, #68]	; 0x44
 8015dbe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8015dc0:	f002 0201 	and.w	r2, r2, #1
 8015dc4:	9201      	str	r2, [sp, #4]
 8015dc6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8015dc8:	9102      	str	r1, [sp, #8]
 8015dca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8015dcc:	f042 0201 	orr.w	r2, r2, #1
 8015dd0:	631a      	str	r2, [r3, #48]	; 0x30
 8015dd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015dd4:	f003 0301 	and.w	r3, r3, #1
 8015dd8:	9302      	str	r3, [sp, #8]
 8015dda:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = R_ENC_B_Pin|R_ENC_A_Pin;
 8015ddc:	f44f 7340 	mov.w	r3, #768	; 0x300
 8015de0:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015de2:	2302      	movs	r3, #2
 8015de4:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8015de6:	2301      	movs	r3, #1
 8015de8:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8015dea:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = L_ENC_B_Pin|L_ENC_A_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8015dec:	f7ec fa72 	bl	80022d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8015df0:	b00a      	add	sp, #40	; 0x28
 8015df2:	bd10      	pop	{r4, pc}
  else if(tim_encoderHandle->Instance==TIM3)
 8015df4:	4a13      	ldr	r2, [pc, #76]	; (8015e44 <HAL_TIM_Encoder_MspInit+0xb0>)
 8015df6:	4293      	cmp	r3, r2
 8015df8:	d1fa      	bne.n	8015df0 <HAL_TIM_Encoder_MspInit+0x5c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8015dfa:	4b10      	ldr	r3, [pc, #64]	; (8015e3c <HAL_TIM_Encoder_MspInit+0xa8>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8015dfc:	4812      	ldr	r0, [pc, #72]	; (8015e48 <HAL_TIM_Encoder_MspInit+0xb4>)
    __HAL_RCC_TIM3_CLK_ENABLE();
 8015dfe:	2100      	movs	r1, #0
 8015e00:	9103      	str	r1, [sp, #12]
 8015e02:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8015e04:	f042 0202 	orr.w	r2, r2, #2
 8015e08:	641a      	str	r2, [r3, #64]	; 0x40
 8015e0a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8015e0c:	f002 0202 	and.w	r2, r2, #2
 8015e10:	9203      	str	r2, [sp, #12]
 8015e12:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8015e14:	9104      	str	r1, [sp, #16]
 8015e16:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8015e18:	f042 0204 	orr.w	r2, r2, #4
 8015e1c:	631a      	str	r2, [r3, #48]	; 0x30
 8015e1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015e20:	f003 0304 	and.w	r3, r3, #4
 8015e24:	9304      	str	r3, [sp, #16]
 8015e26:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = L_ENC_B_Pin|L_ENC_A_Pin;
 8015e28:	23c0      	movs	r3, #192	; 0xc0
 8015e2a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015e2c:	2302      	movs	r3, #2
 8015e2e:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8015e30:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8015e32:	a905      	add	r1, sp, #20
 8015e34:	e7da      	b.n	8015dec <HAL_TIM_Encoder_MspInit+0x58>
 8015e36:	bf00      	nop
 8015e38:	40010000 	.word	0x40010000
 8015e3c:	40023800 	.word	0x40023800
 8015e40:	40020000 	.word	0x40020000
 8015e44:	40000400 	.word	0x40000400
 8015e48:	40020800 	.word	0x40020800

08015e4c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8015e4c:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  if(tim_pwmHandle->Instance==TIM2)
 8015e4e:	6803      	ldr	r3, [r0, #0]
 8015e50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8015e54:	d10e      	bne.n	8015e74 <HAL_TIM_PWM_MspInit+0x28>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8015e56:	2300      	movs	r3, #0
 8015e58:	9301      	str	r3, [sp, #4]
 8015e5a:	4b1a      	ldr	r3, [pc, #104]	; (8015ec4 <HAL_TIM_PWM_MspInit+0x78>)
 8015e5c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8015e5e:	f042 0201 	orr.w	r2, r2, #1
 8015e62:	641a      	str	r2, [r3, #64]	; 0x40
 8015e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015e66:	f003 0301 	and.w	r3, r3, #1
 8015e6a:	9301      	str	r3, [sp, #4]
 8015e6c:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8015e6e:	b005      	add	sp, #20
 8015e70:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(tim_pwmHandle->Instance==TIM4)
 8015e74:	4a14      	ldr	r2, [pc, #80]	; (8015ec8 <HAL_TIM_PWM_MspInit+0x7c>)
 8015e76:	4293      	cmp	r3, r2
 8015e78:	d10c      	bne.n	8015e94 <HAL_TIM_PWM_MspInit+0x48>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8015e7a:	2300      	movs	r3, #0
 8015e7c:	9302      	str	r3, [sp, #8]
 8015e7e:	4b11      	ldr	r3, [pc, #68]	; (8015ec4 <HAL_TIM_PWM_MspInit+0x78>)
 8015e80:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8015e82:	f042 0204 	orr.w	r2, r2, #4
 8015e86:	641a      	str	r2, [r3, #64]	; 0x40
 8015e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015e8a:	f003 0304 	and.w	r3, r3, #4
 8015e8e:	9302      	str	r3, [sp, #8]
 8015e90:	9b02      	ldr	r3, [sp, #8]
 8015e92:	e7ec      	b.n	8015e6e <HAL_TIM_PWM_MspInit+0x22>
  else if(tim_pwmHandle->Instance==TIM8)
 8015e94:	4a0d      	ldr	r2, [pc, #52]	; (8015ecc <HAL_TIM_PWM_MspInit+0x80>)
 8015e96:	4293      	cmp	r3, r2
 8015e98:	d1e9      	bne.n	8015e6e <HAL_TIM_PWM_MspInit+0x22>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8015e9a:	2200      	movs	r2, #0
 8015e9c:	4b09      	ldr	r3, [pc, #36]	; (8015ec4 <HAL_TIM_PWM_MspInit+0x78>)
 8015e9e:	9203      	str	r2, [sp, #12]
 8015ea0:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8015ea2:	f041 0102 	orr.w	r1, r1, #2
 8015ea6:	6459      	str	r1, [r3, #68]	; 0x44
 8015ea8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015eaa:	f003 0302 	and.w	r3, r3, #2
 8015eae:	9303      	str	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 1, 0);
 8015eb0:	2101      	movs	r1, #1
 8015eb2:	202e      	movs	r0, #46	; 0x2e
    __HAL_RCC_TIM8_CLK_ENABLE();
 8015eb4:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 1, 0);
 8015eb6:	f7eb fa8d 	bl	80013d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8015eba:	202e      	movs	r0, #46	; 0x2e
 8015ebc:	f7eb fabe 	bl	800143c <HAL_NVIC_EnableIRQ>
}
 8015ec0:	e7d5      	b.n	8015e6e <HAL_TIM_PWM_MspInit+0x22>
 8015ec2:	bf00      	nop
 8015ec4:	40023800 	.word	0x40023800
 8015ec8:	40000800 	.word	0x40000800
 8015ecc:	40010400 	.word	0x40010400

08015ed0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8015ed0:	b507      	push	{r0, r1, r2, lr}

  if(tim_baseHandle->Instance==TIM6)
 8015ed2:	4b0d      	ldr	r3, [pc, #52]	; (8015f08 <HAL_TIM_Base_MspInit+0x38>)
 8015ed4:	6802      	ldr	r2, [r0, #0]
 8015ed6:	429a      	cmp	r2, r3
 8015ed8:	d113      	bne.n	8015f02 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8015eda:	f503 330a 	add.w	r3, r3, #141312	; 0x22800
 8015ede:	2200      	movs	r2, #0
 8015ee0:	9201      	str	r2, [sp, #4]
 8015ee2:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8015ee4:	f041 0110 	orr.w	r1, r1, #16
 8015ee8:	6419      	str	r1, [r3, #64]	; 0x40
 8015eea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015eec:	f003 0310 	and.w	r3, r3, #16
 8015ef0:	9301      	str	r3, [sp, #4]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 3, 0);
 8015ef2:	2036      	movs	r0, #54	; 0x36
 8015ef4:	2103      	movs	r1, #3
    __HAL_RCC_TIM6_CLK_ENABLE();
 8015ef6:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 3, 0);
 8015ef8:	f7eb fa6c 	bl	80013d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8015efc:	2036      	movs	r0, #54	; 0x36
 8015efe:	f7eb fa9d 	bl	800143c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8015f02:	b003      	add	sp, #12
 8015f04:	f85d fb04 	ldr.w	pc, [sp], #4
 8015f08:	40001000 	.word	0x40001000

08015f0c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8015f0c:	b510      	push	{r4, lr}
 8015f0e:	4604      	mov	r4, r0
 8015f10:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8015f12:	2214      	movs	r2, #20
 8015f14:	2100      	movs	r1, #0
 8015f16:	a803      	add	r0, sp, #12
 8015f18:	f004 fa67 	bl	801a3ea <memset>
  if(timHandle->Instance==TIM2)
 8015f1c:	6823      	ldr	r3, [r4, #0]
 8015f1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8015f22:	d118      	bne.n	8015f56 <HAL_TIM_MspPostInit+0x4a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8015f24:	2300      	movs	r3, #0
 8015f26:	9300      	str	r3, [sp, #0]
 8015f28:	4b22      	ldr	r3, [pc, #136]	; (8015fb4 <HAL_TIM_MspPostInit+0xa8>)
 8015f2a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8015f2c:	f042 0202 	orr.w	r2, r2, #2
 8015f30:	631a      	str	r2, [r3, #48]	; 0x30
 8015f32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015f34:	f003 0302 	and.w	r3, r3, #2
 8015f38:	9300      	str	r3, [sp, #0]
 8015f3a:	9b00      	ldr	r3, [sp, #0]
    /**TIM2 GPIO Configuration    
    PB11     ------> TIM2_CH4 
    */
    GPIO_InitStruct.Pin = SPEAKER_Pin;
 8015f3c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8015f40:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015f42:	2302      	movs	r3, #2
 8015f44:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8015f46:	2301      	movs	r3, #1
    GPIO_InitStruct.Pin = SUCTION_FAN_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
    HAL_GPIO_Init(SUCTION_FAN_GPIO_Port, &GPIO_InitStruct);
 8015f48:	481b      	ldr	r0, [pc, #108]	; (8015fb8 <HAL_TIM_MspPostInit+0xac>)
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8015f4a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(SUCTION_FAN_GPIO_Port, &GPIO_InitStruct);
 8015f4c:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = L_MOTOR_PWM_Pin|R_MOTOR_PWM_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8015f4e:	f7ec f9c1 	bl	80022d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8015f52:	b008      	add	sp, #32
 8015f54:	bd10      	pop	{r4, pc}
  else if(timHandle->Instance==TIM4)
 8015f56:	4a19      	ldr	r2, [pc, #100]	; (8015fbc <HAL_TIM_MspPostInit+0xb0>)
 8015f58:	4293      	cmp	r3, r2
 8015f5a:	d111      	bne.n	8015f80 <HAL_TIM_MspPostInit+0x74>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8015f5c:	2300      	movs	r3, #0
 8015f5e:	9301      	str	r3, [sp, #4]
 8015f60:	4b14      	ldr	r3, [pc, #80]	; (8015fb4 <HAL_TIM_MspPostInit+0xa8>)
 8015f62:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8015f64:	f042 0202 	orr.w	r2, r2, #2
 8015f68:	631a      	str	r2, [r3, #48]	; 0x30
 8015f6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015f6c:	f003 0302 	and.w	r3, r3, #2
 8015f70:	9301      	str	r3, [sp, #4]
 8015f72:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = SUCTION_FAN_Pin;
 8015f74:	f44f 7380 	mov.w	r3, #256	; 0x100
 8015f78:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015f7a:	2302      	movs	r3, #2
 8015f7c:	9304      	str	r3, [sp, #16]
 8015f7e:	e7e3      	b.n	8015f48 <HAL_TIM_MspPostInit+0x3c>
  else if(timHandle->Instance==TIM8)
 8015f80:	4a0f      	ldr	r2, [pc, #60]	; (8015fc0 <HAL_TIM_MspPostInit+0xb4>)
 8015f82:	4293      	cmp	r3, r2
 8015f84:	d1e5      	bne.n	8015f52 <HAL_TIM_MspPostInit+0x46>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8015f86:	2300      	movs	r3, #0
 8015f88:	9302      	str	r3, [sp, #8]
 8015f8a:	4b0a      	ldr	r3, [pc, #40]	; (8015fb4 <HAL_TIM_MspPostInit+0xa8>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8015f8c:	480d      	ldr	r0, [pc, #52]	; (8015fc4 <HAL_TIM_MspPostInit+0xb8>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8015f8e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8015f90:	f042 0204 	orr.w	r2, r2, #4
 8015f94:	631a      	str	r2, [r3, #48]	; 0x30
 8015f96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015f98:	f003 0304 	and.w	r3, r3, #4
 8015f9c:	9302      	str	r3, [sp, #8]
 8015f9e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = L_MOTOR_PWM_Pin|R_MOTOR_PWM_Pin;
 8015fa0:	f44f 7340 	mov.w	r3, #768	; 0x300
 8015fa4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015fa6:	2302      	movs	r3, #2
 8015fa8:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8015faa:	2303      	movs	r3, #3
 8015fac:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8015fae:	a903      	add	r1, sp, #12
 8015fb0:	e7cd      	b.n	8015f4e <HAL_TIM_MspPostInit+0x42>
 8015fb2:	bf00      	nop
 8015fb4:	40023800 	.word	0x40023800
 8015fb8:	40020400 	.word	0x40020400
 8015fbc:	40000800 	.word	0x40000800
 8015fc0:	40010400 	.word	0x40010400
 8015fc4:	40020800 	.word	0x40020800

08015fc8 <MX_TIM2_Init>:
{
 8015fc8:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8015fca:	2400      	movs	r4, #0
{
 8015fcc:	b08a      	sub	sp, #40	; 0x28
  TIM_OC_InitTypeDef sConfigOC = {0};
 8015fce:	221c      	movs	r2, #28
 8015fd0:	4621      	mov	r1, r4
 8015fd2:	a803      	add	r0, sp, #12
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8015fd4:	9401      	str	r4, [sp, #4]
 8015fd6:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8015fd8:	f004 fa07 	bl	801a3ea <memset>
  htim2.Instance = TIM2;
 8015fdc:	4815      	ldr	r0, [pc, #84]	; (8016034 <MX_TIM2_Init+0x6c>)
  htim2.Init.Prescaler = 84-1;
 8015fde:	2353      	movs	r3, #83	; 0x53
 8015fe0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8015fe4:	e880 000c 	stmia.w	r0, {r2, r3}
  htim2.Init.Period = 100;
 8015fe8:	2364      	movs	r3, #100	; 0x64
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8015fea:	6084      	str	r4, [r0, #8]
  htim2.Init.Period = 100;
 8015fec:	60c3      	str	r3, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8015fee:	6104      	str	r4, [r0, #16]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8015ff0:	f7ef f814 	bl	800501c <HAL_TIM_PWM_Init>
 8015ff4:	b108      	cbz	r0, 8015ffa <MX_TIM2_Init+0x32>
    Error_Handler();
 8015ff6:	f7f7 fb35 	bl	800d664 <Error_Handler>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8015ffa:	a901      	add	r1, sp, #4
 8015ffc:	480d      	ldr	r0, [pc, #52]	; (8016034 <MX_TIM2_Init+0x6c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8015ffe:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8016000:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8016002:	f7f0 f90d 	bl	8006220 <HAL_TIMEx_MasterConfigSynchronization>
 8016006:	b108      	cbz	r0, 801600c <MX_TIM2_Init+0x44>
    Error_Handler();
 8016008:	f7f7 fb2c 	bl	800d664 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 801600c:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 801600e:	220c      	movs	r2, #12
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8016010:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8016012:	eb0d 0102 	add.w	r1, sp, r2
  sConfigOC.Pulse = 0;
 8016016:	2300      	movs	r3, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8016018:	4806      	ldr	r0, [pc, #24]	; (8016034 <MX_TIM2_Init+0x6c>)
  sConfigOC.Pulse = 0;
 801601a:	9304      	str	r3, [sp, #16]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 801601c:	9305      	str	r3, [sp, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 801601e:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8016020:	f7ef f9bc 	bl	800539c <HAL_TIM_PWM_ConfigChannel>
 8016024:	b108      	cbz	r0, 801602a <MX_TIM2_Init+0x62>
    Error_Handler();
 8016026:	f7f7 fb1d 	bl	800d664 <Error_Handler>
  HAL_TIM_MspPostInit(&htim2);
 801602a:	4802      	ldr	r0, [pc, #8]	; (8016034 <MX_TIM2_Init+0x6c>)
 801602c:	f7ff ff6e 	bl	8015f0c <HAL_TIM_MspPostInit>
}
 8016030:	b00a      	add	sp, #40	; 0x28
 8016032:	bd10      	pop	{r4, pc}
 8016034:	20018504 	.word	0x20018504

08016038 <MX_TIM4_Init>:
{
 8016038:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 801603a:	2400      	movs	r4, #0
{
 801603c:	b08a      	sub	sp, #40	; 0x28
  TIM_OC_InitTypeDef sConfigOC = {0};
 801603e:	221c      	movs	r2, #28
 8016040:	4621      	mov	r1, r4
 8016042:	a803      	add	r0, sp, #12
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8016044:	9401      	str	r4, [sp, #4]
 8016046:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8016048:	f004 f9cf 	bl	801a3ea <memset>
  htim4.Instance = TIM4;
 801604c:	4815      	ldr	r0, [pc, #84]	; (80160a4 <MX_TIM4_Init+0x6c>)
  htim4.Init.Prescaler = 14-1;
 801604e:	4a16      	ldr	r2, [pc, #88]	; (80160a8 <MX_TIM4_Init+0x70>)
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8016050:	6084      	str	r4, [r0, #8]
  htim4.Init.Prescaler = 14-1;
 8016052:	230d      	movs	r3, #13
 8016054:	e880 000c 	stmia.w	r0, {r2, r3}
  htim4.Init.Period = 500;
 8016058:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 801605c:	60c3      	str	r3, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 801605e:	6104      	str	r4, [r0, #16]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8016060:	f7ee ffdc 	bl	800501c <HAL_TIM_PWM_Init>
 8016064:	b108      	cbz	r0, 801606a <MX_TIM4_Init+0x32>
    Error_Handler();
 8016066:	f7f7 fafd 	bl	800d664 <Error_Handler>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 801606a:	a901      	add	r1, sp, #4
 801606c:	480d      	ldr	r0, [pc, #52]	; (80160a4 <MX_TIM4_Init+0x6c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 801606e:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8016070:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8016072:	f7f0 f8d5 	bl	8006220 <HAL_TIMEx_MasterConfigSynchronization>
 8016076:	b108      	cbz	r0, 801607c <MX_TIM4_Init+0x44>
    Error_Handler();
 8016078:	f7f7 faf4 	bl	800d664 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 801607c:	2360      	movs	r3, #96	; 0x60
 801607e:	9303      	str	r3, [sp, #12]
  sConfigOC.Pulse = 15;
 8016080:	230f      	movs	r3, #15
 8016082:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8016084:	2208      	movs	r2, #8
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8016086:	2300      	movs	r3, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8016088:	a903      	add	r1, sp, #12
 801608a:	4806      	ldr	r0, [pc, #24]	; (80160a4 <MX_TIM4_Init+0x6c>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 801608c:	9305      	str	r3, [sp, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 801608e:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8016090:	f7ef f984 	bl	800539c <HAL_TIM_PWM_ConfigChannel>
 8016094:	b108      	cbz	r0, 801609a <MX_TIM4_Init+0x62>
    Error_Handler();
 8016096:	f7f7 fae5 	bl	800d664 <Error_Handler>
  HAL_TIM_MspPostInit(&htim4);
 801609a:	4802      	ldr	r0, [pc, #8]	; (80160a4 <MX_TIM4_Init+0x6c>)
 801609c:	f7ff ff36 	bl	8015f0c <HAL_TIM_MspPostInit>
}
 80160a0:	b00a      	add	sp, #40	; 0x28
 80160a2:	bd10      	pop	{r4, pc}
 80160a4:	20018414 	.word	0x20018414
 80160a8:	40000800 	.word	0x40000800

080160ac <MX_TIM8_Init>:
{
 80160ac:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80160ae:	2400      	movs	r4, #0
{
 80160b0:	b090      	sub	sp, #64	; 0x40
  TIM_OC_InitTypeDef sConfigOC = {0};
 80160b2:	221c      	movs	r2, #28
 80160b4:	4621      	mov	r1, r4
 80160b6:	a802      	add	r0, sp, #8
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80160b8:	9400      	str	r4, [sp, #0]
 80160ba:	9401      	str	r4, [sp, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80160bc:	f004 f995 	bl	801a3ea <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80160c0:	221c      	movs	r2, #28
 80160c2:	4621      	mov	r1, r4
 80160c4:	a809      	add	r0, sp, #36	; 0x24
 80160c6:	f004 f990 	bl	801a3ea <memset>
  htim8.Instance = TIM8;
 80160ca:	4824      	ldr	r0, [pc, #144]	; (801615c <MX_TIM8_Init+0xb0>)
  htim8.Init.Prescaler = 2-1;
 80160cc:	4a24      	ldr	r2, [pc, #144]	; (8016160 <MX_TIM8_Init+0xb4>)
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80160ce:	6084      	str	r4, [r0, #8]
  htim8.Init.Prescaler = 2-1;
 80160d0:	2301      	movs	r3, #1
 80160d2:	e880 000c 	stmia.w	r0, {r2, r3}
  htim8.Init.Period = 1680-1;
 80160d6:	f240 638f 	movw	r3, #1679	; 0x68f
 80160da:	60c3      	str	r3, [r0, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80160dc:	6104      	str	r4, [r0, #16]
  htim8.Init.RepetitionCounter = 0;
 80160de:	6144      	str	r4, [r0, #20]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80160e0:	f7ee ff9c 	bl	800501c <HAL_TIM_PWM_Init>
 80160e4:	b108      	cbz	r0, 80160ea <MX_TIM8_Init+0x3e>
    Error_Handler();
 80160e6:	f7f7 fabd 	bl	800d664 <Error_Handler>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80160ea:	4669      	mov	r1, sp
 80160ec:	481b      	ldr	r0, [pc, #108]	; (801615c <MX_TIM8_Init+0xb0>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80160ee:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80160f0:	9401      	str	r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80160f2:	f7f0 f895 	bl	8006220 <HAL_TIMEx_MasterConfigSynchronization>
 80160f6:	b108      	cbz	r0, 80160fc <MX_TIM8_Init+0x50>
    Error_Handler();
 80160f8:	f7f7 fab4 	bl	800d664 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80160fc:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80160fe:	2208      	movs	r2, #8
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8016100:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8016102:	eb0d 0102 	add.w	r1, sp, r2
  sConfigOC.Pulse = 0;
 8016106:	2300      	movs	r3, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8016108:	4814      	ldr	r0, [pc, #80]	; (801615c <MX_TIM8_Init+0xb0>)
  sConfigOC.Pulse = 0;
 801610a:	9303      	str	r3, [sp, #12]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 801610c:	9304      	str	r3, [sp, #16]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 801610e:	9305      	str	r3, [sp, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8016110:	9306      	str	r3, [sp, #24]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8016112:	9307      	str	r3, [sp, #28]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8016114:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8016116:	f7ef f941 	bl	800539c <HAL_TIM_PWM_ConfigChannel>
 801611a:	b108      	cbz	r0, 8016120 <MX_TIM8_Init+0x74>
    Error_Handler();
 801611c:	f7f7 faa2 	bl	800d664 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8016120:	220c      	movs	r2, #12
 8016122:	a902      	add	r1, sp, #8
 8016124:	480d      	ldr	r0, [pc, #52]	; (801615c <MX_TIM8_Init+0xb0>)
 8016126:	f7ef f939 	bl	800539c <HAL_TIM_PWM_ConfigChannel>
 801612a:	b108      	cbz	r0, 8016130 <MX_TIM8_Init+0x84>
    Error_Handler();
 801612c:	f7f7 fa9a 	bl	800d664 <Error_Handler>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8016130:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8016132:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8016136:	a909      	add	r1, sp, #36	; 0x24
 8016138:	4808      	ldr	r0, [pc, #32]	; (801615c <MX_TIM8_Init+0xb0>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 801613a:	9309      	str	r3, [sp, #36]	; 0x24
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 801613c:	930a      	str	r3, [sp, #40]	; 0x28
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 801613e:	930b      	str	r3, [sp, #44]	; 0x2c
  sBreakDeadTimeConfig.DeadTime = 0;
 8016140:	930c      	str	r3, [sp, #48]	; 0x30
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8016142:	930d      	str	r3, [sp, #52]	; 0x34
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8016144:	920e      	str	r2, [sp, #56]	; 0x38
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8016146:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8016148:	f7f0 f88c 	bl	8006264 <HAL_TIMEx_ConfigBreakDeadTime>
 801614c:	b108      	cbz	r0, 8016152 <MX_TIM8_Init+0xa6>
    Error_Handler();
 801614e:	f7f7 fa89 	bl	800d664 <Error_Handler>
  HAL_TIM_MspPostInit(&htim8);
 8016152:	4802      	ldr	r0, [pc, #8]	; (801615c <MX_TIM8_Init+0xb0>)
 8016154:	f7ff feda 	bl	8015f0c <HAL_TIM_MspPostInit>
}
 8016158:	b010      	add	sp, #64	; 0x40
 801615a:	bd10      	pop	{r4, pc}
 801615c:	200183d8 	.word	0x200183d8
 8016160:	40010400 	.word	0x40010400

08016164 <HAL_TIM_Encoder_MspDeInit>:

void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* tim_encoderHandle)
{

  if(tim_encoderHandle->Instance==TIM1)
 8016164:	6803      	ldr	r3, [r0, #0]
 8016166:	4a0d      	ldr	r2, [pc, #52]	; (801619c <HAL_TIM_Encoder_MspDeInit+0x38>)
 8016168:	4293      	cmp	r3, r2
 801616a:	d10a      	bne.n	8016182 <HAL_TIM_Encoder_MspDeInit+0x1e>
  {
  /* USER CODE BEGIN TIM1_MspDeInit 0 */

  /* USER CODE END TIM1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_TIM1_CLK_DISABLE();
 801616c:	f502 329c 	add.w	r2, r2, #79872	; 0x13800
  
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2 
    */
    HAL_GPIO_DeInit(GPIOA, R_ENC_B_Pin|R_ENC_A_Pin);
 8016170:	480b      	ldr	r0, [pc, #44]	; (80161a0 <HAL_TIM_Encoder_MspDeInit+0x3c>)
    __HAL_RCC_TIM1_CLK_DISABLE();
 8016172:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8016174:	f023 0301 	bic.w	r3, r3, #1
 8016178:	6453      	str	r3, [r2, #68]	; 0x44
    HAL_GPIO_DeInit(GPIOA, R_ENC_B_Pin|R_ENC_A_Pin);
 801617a:	f44f 7140 	mov.w	r1, #768	; 0x300
  
    /**TIM3 GPIO Configuration    
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2 
    */
    HAL_GPIO_DeInit(GPIOC, L_ENC_B_Pin|L_ENC_A_Pin);
 801617e:	f7ec b989 	b.w	8002494 <HAL_GPIO_DeInit>
  else if(tim_encoderHandle->Instance==TIM3)
 8016182:	4a08      	ldr	r2, [pc, #32]	; (80161a4 <HAL_TIM_Encoder_MspDeInit+0x40>)
 8016184:	4293      	cmp	r3, r2
 8016186:	d108      	bne.n	801619a <HAL_TIM_Encoder_MspDeInit+0x36>
    __HAL_RCC_TIM3_CLK_DISABLE();
 8016188:	f502 320d 	add.w	r2, r2, #144384	; 0x23400
    HAL_GPIO_DeInit(GPIOC, L_ENC_B_Pin|L_ENC_A_Pin);
 801618c:	21c0      	movs	r1, #192	; 0xc0
    __HAL_RCC_TIM3_CLK_DISABLE();
 801618e:	6c13      	ldr	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOC, L_ENC_B_Pin|L_ENC_A_Pin);
 8016190:	4805      	ldr	r0, [pc, #20]	; (80161a8 <HAL_TIM_Encoder_MspDeInit+0x44>)
    __HAL_RCC_TIM3_CLK_DISABLE();
 8016192:	f023 0302 	bic.w	r3, r3, #2
 8016196:	6413      	str	r3, [r2, #64]	; 0x40
 8016198:	e7f1      	b.n	801617e <HAL_TIM_Encoder_MspDeInit+0x1a>
 801619a:	4770      	bx	lr
 801619c:	40010000 	.word	0x40010000
 80161a0:	40020000 	.word	0x40020000
 80161a4:	40000400 	.word	0x40000400
 80161a8:	40020800 	.word	0x40020800

080161ac <HAL_TIM_PWM_MspDeInit>:
}

void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
{

  if(tim_pwmHandle->Instance==TIM2)
 80161ac:	6803      	ldr	r3, [r0, #0]
 80161ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80161b2:	d105      	bne.n	80161c0 <HAL_TIM_PWM_MspDeInit+0x14>
  {
  /* USER CODE BEGIN TIM2_MspDeInit 0 */

  /* USER CODE END TIM2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_TIM2_CLK_DISABLE();
 80161b4:	4a0d      	ldr	r2, [pc, #52]	; (80161ec <HAL_TIM_PWM_MspDeInit+0x40>)
 80161b6:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80161b8:	f023 0301 	bic.w	r3, r3, #1
  {
  /* USER CODE BEGIN TIM4_MspDeInit 0 */

  /* USER CODE END TIM4_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_TIM4_CLK_DISABLE();
 80161bc:	6413      	str	r3, [r2, #64]	; 0x40
 80161be:	4770      	bx	lr
  else if(tim_pwmHandle->Instance==TIM4)
 80161c0:	4a0b      	ldr	r2, [pc, #44]	; (80161f0 <HAL_TIM_PWM_MspDeInit+0x44>)
 80161c2:	4293      	cmp	r3, r2
 80161c4:	d105      	bne.n	80161d2 <HAL_TIM_PWM_MspDeInit+0x26>
    __HAL_RCC_TIM4_CLK_DISABLE();
 80161c6:	f502 320c 	add.w	r2, r2, #143360	; 0x23000
 80161ca:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80161cc:	f023 0304 	bic.w	r3, r3, #4
 80161d0:	e7f4      	b.n	80161bc <HAL_TIM_PWM_MspDeInit+0x10>
  /* USER CODE BEGIN TIM4_MspDeInit 1 */

  /* USER CODE END TIM4_MspDeInit 1 */
  }
  else if(tim_pwmHandle->Instance==TIM8)
 80161d2:	4a08      	ldr	r2, [pc, #32]	; (80161f4 <HAL_TIM_PWM_MspDeInit+0x48>)
 80161d4:	4293      	cmp	r3, r2
 80161d6:	d108      	bne.n	80161ea <HAL_TIM_PWM_MspDeInit+0x3e>
  {
  /* USER CODE BEGIN TIM8_MspDeInit 0 */

  /* USER CODE END TIM8_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_TIM8_CLK_DISABLE();
 80161d8:	f502 329a 	add.w	r2, r2, #78848	; 0x13400

    /* TIM8 interrupt Deinit */
    HAL_NVIC_DisableIRQ(TIM8_CC_IRQn);
 80161dc:	202e      	movs	r0, #46	; 0x2e
    __HAL_RCC_TIM8_CLK_DISABLE();
 80161de:	6c53      	ldr	r3, [r2, #68]	; 0x44
 80161e0:	f023 0302 	bic.w	r3, r3, #2
 80161e4:	6453      	str	r3, [r2, #68]	; 0x44
    HAL_NVIC_DisableIRQ(TIM8_CC_IRQn);
 80161e6:	f7eb b935 	b.w	8001454 <HAL_NVIC_DisableIRQ>
 80161ea:	4770      	bx	lr
 80161ec:	40023800 	.word	0x40023800
 80161f0:	40000800 	.word	0x40000800
 80161f4:	40010400 	.word	0x40010400

080161f8 <HAL_TIM_Base_MspDeInit>:
}

void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM6)
 80161f8:	6802      	ldr	r2, [r0, #0]
 80161fa:	4b06      	ldr	r3, [pc, #24]	; (8016214 <HAL_TIM_Base_MspDeInit+0x1c>)
 80161fc:	429a      	cmp	r2, r3
 80161fe:	d107      	bne.n	8016210 <HAL_TIM_Base_MspDeInit+0x18>
  {
  /* USER CODE BEGIN TIM6_MspDeInit 0 */

  /* USER CODE END TIM6_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_TIM6_CLK_DISABLE();
 8016200:	4a05      	ldr	r2, [pc, #20]	; (8016218 <HAL_TIM_Base_MspDeInit+0x20>)
 8016202:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8016204:	f023 0310 	bic.w	r3, r3, #16
 8016208:	6413      	str	r3, [r2, #64]	; 0x40

    /* TIM6 interrupt Deinit */
    HAL_NVIC_DisableIRQ(TIM6_DAC_IRQn);
 801620a:	2036      	movs	r0, #54	; 0x36
 801620c:	f7eb b922 	b.w	8001454 <HAL_NVIC_DisableIRQ>
 8016210:	4770      	bx	lr
 8016212:	bf00      	nop
 8016214:	40001000 	.word	0x40001000
 8016218:	40023800 	.word	0x40023800
 801621c:	00000000 	.word	0x00000000

08016220 <slalomR>:
 *      Author: sf199
 */
#include "motor_control.h"
#include "turning.h"

void slalomR(parameter turnpara,char test_mode) {
 8016220:	b084      	sub	sp, #16
 8016222:	b570      	push	{r4, r5, r6, lr}
 8016224:	ed2d 8b08 	vpush	{d8-d11}
 8016228:	ac0c      	add	r4, sp, #48	; 0x30
 801622a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 801622e:	f89d 4044 	ldrb.w	r4, [sp, #68]	; 0x44
 8016232:	ed9d 9a10 	vldr	s18, [sp, #64]	; 0x40
 8016236:	eddd 8a0f 	vldr	s17, [sp, #60]	; 0x3c
 801623a:	ed9d 8a0c 	vldr	s16, [sp, #48]	; 0x30
 801623e:	ed9d aa0d 	vldr	s20, [sp, #52]	; 0x34
 8016242:	eddd 9a0e 	vldr	s19, [sp, #56]	; 0x38
 8016246:	4d4e      	ldr	r5, [pc, #312]	; (8016380 <slalomR+0x160>)
	if (test_mode == 1) {
 8016248:	2c01      	cmp	r4, #1
 801624a:	eeb1 9a49 	vneg.f32	s18, s18
 801624e:	eef1 8a68 	vneg.f32	s17, s17
 8016252:	d16f      	bne.n	8016334 <slalomR+0x114>
		highspeed_mode = 1;
 8016254:	4e4b      	ldr	r6, [pc, #300]	; (8016384 <slalomR+0x164>)
		STBYON;
 8016256:	484c      	ldr	r0, [pc, #304]	; (8016388 <slalomR+0x168>)
		highspeed_mode = 1;
 8016258:	6034      	str	r4, [r6, #0]
		STBYON;
 801625a:	4622      	mov	r2, r4
 801625c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8016260:	f7ec f9b6 	bl	80025d0 <HAL_GPIO_WritePin>
		wall_control_mode = 1;
		straight_table(39.5 + 270, 0, turnpara.g_speed, turnpara.g_speed,
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90);		//test5
 8016264:	ee68 7a08 	vmul.f32	s15, s16, s16
 8016268:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 801626c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8016270:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8016274:	ee67 7a87 	vmul.f32	s15, s15, s14
		straight_table(39.5 + 270, 0, turnpara.g_speed, turnpara.g_speed,
 8016278:	eddf aa44 	vldr	s21, [pc, #272]	; 801638c <slalomR+0x16c>
 801627c:	eddf 0a44 	vldr	s1, [pc, #272]	; 8016390 <slalomR+0x170>
 8016280:	ed9f 0a44 	vldr	s0, [pc, #272]	; 8016394 <slalomR+0x174>
		wall_control_mode = 1;
 8016284:	702c      	strb	r4, [r5, #0]
		straight_table(39.5 + 270, 0, turnpara.g_speed, turnpara.g_speed,
 8016286:	ee87 baaa 	vdiv.f32	s22, s15, s21
		const_speed_wallcut90(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
		slalom_table(-90, turnpara.g_speed, -turnpara.t_speed, -turnpara.t_acc);
		wall_control_mode = 0;
 801628a:	2400      	movs	r4, #0
		straight_table(39.5 + 270, 0, turnpara.g_speed, turnpara.g_speed,
 801628c:	eef0 1a48 	vmov.f32	s3, s16
 8016290:	eeb0 2a4b 	vmov.f32	s4, s22
 8016294:	eeb0 1a48 	vmov.f32	s2, s16
 8016298:	f7fd feb8 	bl	801400c <straight_table>
		const_speed_wallcut90(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
 801629c:	eeb0 1a4a 	vmov.f32	s2, s20
 80162a0:	eef0 0a48 	vmov.f32	s1, s16
 80162a4:	eeb0 0a4a 	vmov.f32	s0, s20
 80162a8:	f7fd fb14 	bl	80138d4 <const_speed_wallcut90>
		slalom_table(-90, turnpara.g_speed, -turnpara.t_speed, -turnpara.t_acc);
 80162ac:	eef0 1a49 	vmov.f32	s3, s18
 80162b0:	eeb0 1a68 	vmov.f32	s2, s17
 80162b4:	eef0 0a48 	vmov.f32	s1, s16
 80162b8:	ed9f 0a37 	vldr	s0, [pc, #220]	; 8016398 <slalomR+0x178>
 80162bc:	f7fe fbc0 	bl	8014a40 <slalom_table>
		straight_table(90 + turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
 80162c0:	eeb0 2a4b 	vmov.f32	s4, s22
 80162c4:	eef0 1a48 	vmov.f32	s3, s16
 80162c8:	eef0 0a48 	vmov.f32	s1, s16
 80162cc:	ee39 0aaa 	vadd.f32	s0, s19, s21
 80162d0:	ed9f 1a2f 	vldr	s2, [pc, #188]	; 8016390 <slalomR+0x170>
		wall_control_mode = 0;
 80162d4:	702c      	strb	r4, [r5, #0]
		straight_table(90 + turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
 80162d6:	f7fd fe99 	bl	801400c <straight_table>
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90);
		reset_distance();
 80162da:	f7f6 fca7 	bl	800cc2c <reset_distance>
		record_mode_sensor = 0;
 80162de:	4b2f      	ldr	r3, [pc, #188]	; (801639c <slalomR+0x17c>)
		R_stop
 80162e0:	482f      	ldr	r0, [pc, #188]	; (80163a0 <slalomR+0x180>)
		record_mode_sensor = 0;
 80162e2:	701c      	strb	r4, [r3, #0]
		R_stop
 80162e4:	4622      	mov	r2, r4
 80162e6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80162ea:	f7ec f971 	bl	80025d0 <HAL_GPIO_WritePin>
 80162ee:	4622      	mov	r2, r4
 80162f0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80162f4:	482a      	ldr	r0, [pc, #168]	; (80163a0 <slalomR+0x180>)
 80162f6:	f7ec f96b 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		L_stop
 80162fa:	4622      	mov	r2, r4
 80162fc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8016300:	4821      	ldr	r0, [pc, #132]	; (8016388 <slalomR+0x168>)
 8016302:	f7ec f965 	bl	80025d0 <HAL_GPIO_WritePin>
 8016306:	4622      	mov	r2, r4
 8016308:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 801630c:	481e      	ldr	r0, [pc, #120]	; (8016388 <slalomR+0x168>)
 801630e:	f7ec f95f 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		HAL_Delay(700);
 8016312:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8016316:	f7e9 ffdb 	bl	80002d0 <HAL_Delay>
		STBYOFF;
 801631a:	4622      	mov	r2, r4
 801631c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8016320:	4819      	ldr	r0, [pc, #100]	; (8016388 <slalomR+0x168>)
 8016322:	f7ec f955 	bl	80025d0 <HAL_GPIO_WritePin>
		slalom_table(-90, turnpara.g_speed, -turnpara.t_speed, -turnpara.t_acc);
		wall_control_mode = 1;
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed, 23456);

	}
}
 8016326:	ecbd 8b08 	vpop	{d8-d11}
		highspeed_mode = 0;
 801632a:	6034      	str	r4, [r6, #0]
}
 801632c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016330:	b004      	add	sp, #16
 8016332:	4770      	bx	lr
		wall_control_mode = 1;
 8016334:	2401      	movs	r4, #1
		const_speed_wallcut90(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
 8016336:	eeb0 1a4a 	vmov.f32	s2, s20
 801633a:	eef0 0a48 	vmov.f32	s1, s16
 801633e:	eeb0 0a4a 	vmov.f32	s0, s20
		wall_control_mode = 1;
 8016342:	702c      	strb	r4, [r5, #0]
		const_speed_wallcut90(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
 8016344:	f7fd fac6 	bl	80138d4 <const_speed_wallcut90>
		slalom_table(-90, turnpara.g_speed, -turnpara.t_speed, -turnpara.t_acc);
 8016348:	eef0 1a49 	vmov.f32	s3, s18
 801634c:	eeb0 1a68 	vmov.f32	s2, s17
 8016350:	eef0 0a48 	vmov.f32	s1, s16
 8016354:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8016398 <slalomR+0x178>
 8016358:	f7fe fb72 	bl	8014a40 <slalom_table>
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed, 23456);
 801635c:	eef0 1a48 	vmov.f32	s3, s16
 8016360:	eeb0 1a48 	vmov.f32	s2, s16
 8016364:	eef0 0a48 	vmov.f32	s1, s16
 8016368:	eeb0 0a69 	vmov.f32	s0, s19
}
 801636c:	ecbd 8b08 	vpop	{d8-d11}
		wall_control_mode = 1;
 8016370:	702c      	strb	r4, [r5, #0]
}
 8016372:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed, 23456);
 8016376:	ed9f 2a0b 	vldr	s4, [pc, #44]	; 80163a4 <slalomR+0x184>
}
 801637a:	b004      	add	sp, #16
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed, 23456);
 801637c:	f7fd be46 	b.w	801400c <straight_table>
 8016380:	200133b8 	.word	0x200133b8
 8016384:	2000b5e8 	.word	0x2000b5e8
 8016388:	40020400 	.word	0x40020400
 801638c:	42b40000 	.word	0x42b40000
 8016390:	00000000 	.word	0x00000000
 8016394:	439ac000 	.word	0x439ac000
 8016398:	c2b40000 	.word	0xc2b40000
 801639c:	2000bc61 	.word	0x2000bc61
 80163a0:	40020000 	.word	0x40020000
 80163a4:	46b74000 	.word	0x46b74000

080163a8 <slalomL>:
void slalomL(parameter turnpara, char test_mode) {
 80163a8:	b084      	sub	sp, #16
 80163aa:	b570      	push	{r4, r5, r6, lr}
 80163ac:	ed2d 8b08 	vpush	{d8-d11}
 80163b0:	ac0c      	add	r4, sp, #48	; 0x30
 80163b2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80163b6:	f89d 4044 	ldrb.w	r4, [sp, #68]	; 0x44
 80163ba:	ed9d 8a0c 	vldr	s16, [sp, #48]	; 0x30
 80163be:	eddd aa0d 	vldr	s21, [sp, #52]	; 0x34
 80163c2:	ed9d 9a0e 	vldr	s18, [sp, #56]	; 0x38
 80163c6:	eddd 9a0f 	vldr	s19, [sp, #60]	; 0x3c
 80163ca:	ed9d aa10 	vldr	s20, [sp, #64]	; 0x40
 80163ce:	4d4b      	ldr	r5, [pc, #300]	; (80164fc <slalomL+0x154>)
	if (test_mode == 1) {
 80163d0:	2c01      	cmp	r4, #1
 80163d2:	d16f      	bne.n	80164b4 <slalomL+0x10c>
		highspeed_mode = 1;
 80163d4:	4e4a      	ldr	r6, [pc, #296]	; (8016500 <slalomL+0x158>)
		STBYON;
 80163d6:	484b      	ldr	r0, [pc, #300]	; (8016504 <slalomL+0x15c>)
		highspeed_mode = 1;
 80163d8:	6034      	str	r4, [r6, #0]
		STBYON;
 80163da:	4622      	mov	r2, r4
 80163dc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80163e0:	f7ec f8f6 	bl	80025d0 <HAL_GPIO_WritePin>
		wall_control_mode = 1;
		straight_table(39.5 + 270, 0, turnpara.g_speed, turnpara.g_speed,
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90);		//test5
 80163e4:	ee68 7a08 	vmul.f32	s15, s16, s16
 80163e8:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80163ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80163f0:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80163f4:	ee67 7a87 	vmul.f32	s15, s15, s14
		straight_table(39.5 + 270, 0, turnpara.g_speed, turnpara.g_speed,
 80163f8:	eddf 8a43 	vldr	s17, [pc, #268]	; 8016508 <slalomL+0x160>
 80163fc:	eddf 0a43 	vldr	s1, [pc, #268]	; 801650c <slalomL+0x164>
 8016400:	ed9f 0a43 	vldr	s0, [pc, #268]	; 8016510 <slalomL+0x168>
		wall_control_mode = 1;
 8016404:	702c      	strb	r4, [r5, #0]
		straight_table(39.5 + 270, 0, turnpara.g_speed, turnpara.g_speed,
 8016406:	ee87 baa8 	vdiv.f32	s22, s15, s17
		const_speed_wallcut90(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
		slalom_table(90, turnpara.g_speed, turnpara.t_speed, turnpara.t_acc);
		wall_control_mode = 0;
 801640a:	2400      	movs	r4, #0
		straight_table(39.5 + 270, 0, turnpara.g_speed, turnpara.g_speed,
 801640c:	eef0 1a48 	vmov.f32	s3, s16
 8016410:	eeb0 2a4b 	vmov.f32	s4, s22
 8016414:	eeb0 1a48 	vmov.f32	s2, s16
 8016418:	f7fd fdf8 	bl	801400c <straight_table>
		const_speed_wallcut90(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
 801641c:	eeb0 1a6a 	vmov.f32	s2, s21
 8016420:	eef0 0a48 	vmov.f32	s1, s16
 8016424:	eeb0 0a6a 	vmov.f32	s0, s21
 8016428:	f7fd fa54 	bl	80138d4 <const_speed_wallcut90>
		slalom_table(90, turnpara.g_speed, turnpara.t_speed, turnpara.t_acc);
 801642c:	eef0 1a4a 	vmov.f32	s3, s20
 8016430:	eeb0 1a69 	vmov.f32	s2, s19
 8016434:	eef0 0a48 	vmov.f32	s1, s16
 8016438:	eeb0 0a68 	vmov.f32	s0, s17
 801643c:	f7fe fb00 	bl	8014a40 <slalom_table>
		straight_table(90 + turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
 8016440:	eeb0 2a4b 	vmov.f32	s4, s22
 8016444:	eef0 1a48 	vmov.f32	s3, s16
 8016448:	ed9f 1a30 	vldr	s2, [pc, #192]	; 801650c <slalomL+0x164>
		wall_control_mode = 0;
 801644c:	702c      	strb	r4, [r5, #0]
		straight_table(90 + turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
 801644e:	eef0 0a48 	vmov.f32	s1, s16
 8016452:	ee39 0a28 	vadd.f32	s0, s18, s17
 8016456:	f7fd fdd9 	bl	801400c <straight_table>
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90);
		reset_distance();
 801645a:	f7f6 fbe7 	bl	800cc2c <reset_distance>
		record_mode_sensor = 0;
 801645e:	4b2d      	ldr	r3, [pc, #180]	; (8016514 <slalomL+0x16c>)
		R_stop
 8016460:	482d      	ldr	r0, [pc, #180]	; (8016518 <slalomL+0x170>)
		record_mode_sensor = 0;
 8016462:	701c      	strb	r4, [r3, #0]
		R_stop
 8016464:	4622      	mov	r2, r4
 8016466:	f44f 6180 	mov.w	r1, #1024	; 0x400
 801646a:	f7ec f8b1 	bl	80025d0 <HAL_GPIO_WritePin>
 801646e:	4622      	mov	r2, r4
 8016470:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8016474:	4828      	ldr	r0, [pc, #160]	; (8016518 <slalomL+0x170>)
 8016476:	f7ec f8ab 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		L_stop
 801647a:	4622      	mov	r2, r4
 801647c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8016480:	4820      	ldr	r0, [pc, #128]	; (8016504 <slalomL+0x15c>)
 8016482:	f7ec f8a5 	bl	80025d0 <HAL_GPIO_WritePin>
 8016486:	4622      	mov	r2, r4
 8016488:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 801648c:	481d      	ldr	r0, [pc, #116]	; (8016504 <slalomL+0x15c>)
 801648e:	f7ec f89f 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		HAL_Delay(700);
 8016492:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8016496:	f7e9 ff1b 	bl	80002d0 <HAL_Delay>
		STBYOFF;
 801649a:	4622      	mov	r2, r4
 801649c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80164a0:	4818      	ldr	r0, [pc, #96]	; (8016504 <slalomL+0x15c>)
 80164a2:	f7ec f895 	bl	80025d0 <HAL_GPIO_WritePin>
		highspeed_mode = 0;
 80164a6:	6034      	str	r4, [r6, #0]
		wall_control_mode = 1;
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed, 23456);
		wall_control_mode = 1;
	}

}
 80164a8:	ecbd 8b08 	vpop	{d8-d11}
 80164ac:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80164b0:	b004      	add	sp, #16
 80164b2:	4770      	bx	lr
		wall_control_mode = 1;
 80164b4:	2401      	movs	r4, #1
		const_speed_wallcut90(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
 80164b6:	eeb0 1a6a 	vmov.f32	s2, s21
 80164ba:	eef0 0a48 	vmov.f32	s1, s16
 80164be:	eeb0 0a6a 	vmov.f32	s0, s21
		wall_control_mode = 1;
 80164c2:	702c      	strb	r4, [r5, #0]
		const_speed_wallcut90(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
 80164c4:	f7fd fa06 	bl	80138d4 <const_speed_wallcut90>
		slalom_table(90, turnpara.g_speed, turnpara.t_speed, turnpara.t_acc);
 80164c8:	eef0 1a4a 	vmov.f32	s3, s20
 80164cc:	eeb0 1a69 	vmov.f32	s2, s19
 80164d0:	eef0 0a48 	vmov.f32	s1, s16
 80164d4:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8016508 <slalomL+0x160>
 80164d8:	f7fe fab2 	bl	8014a40 <slalom_table>
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed, 23456);
 80164dc:	ed9f 2a0f 	vldr	s4, [pc, #60]	; 801651c <slalomL+0x174>
		wall_control_mode = 1;
 80164e0:	702c      	strb	r4, [r5, #0]
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed, 23456);
 80164e2:	eef0 1a48 	vmov.f32	s3, s16
 80164e6:	eeb0 1a48 	vmov.f32	s2, s16
 80164ea:	eef0 0a48 	vmov.f32	s1, s16
 80164ee:	eeb0 0a49 	vmov.f32	s0, s18
 80164f2:	f7fd fd8b 	bl	801400c <straight_table>
		wall_control_mode = 1;
 80164f6:	702c      	strb	r4, [r5, #0]
}
 80164f8:	e7d6      	b.n	80164a8 <slalomL+0x100>
 80164fa:	bf00      	nop
 80164fc:	200133b8 	.word	0x200133b8
 8016500:	2000b5e8 	.word	0x2000b5e8
 8016504:	40020400 	.word	0x40020400
 8016508:	42b40000 	.word	0x42b40000
 801650c:	00000000 	.word	0x00000000
 8016510:	439ac000 	.word	0x439ac000
 8016514:	2000bc61 	.word	0x2000bc61
 8016518:	40020000 	.word	0x40020000
 801651c:	46b74000 	.word	0x46b74000

08016520 <turn90R>:
void turn90R(parameter turnpara, char test_mode) {
 8016520:	b084      	sub	sp, #16
 8016522:	b570      	push	{r4, r5, r6, lr}
 8016524:	ed2d 8b08 	vpush	{d8-d11}
 8016528:	ac0c      	add	r4, sp, #48	; 0x30
 801652a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 801652e:	f89d 4044 	ldrb.w	r4, [sp, #68]	; 0x44
 8016532:	ed9d 9a10 	vldr	s18, [sp, #64]	; 0x40
 8016536:	eddd 8a0f 	vldr	s17, [sp, #60]	; 0x3c
 801653a:	ed9d 8a0c 	vldr	s16, [sp, #48]	; 0x30
 801653e:	ed9d aa0d 	vldr	s20, [sp, #52]	; 0x34
 8016542:	eddd 9a0e 	vldr	s19, [sp, #56]	; 0x38
 8016546:	4d4d      	ldr	r5, [pc, #308]	; (801667c <turn90R+0x15c>)
	if (test_mode == 1) {
 8016548:	2c01      	cmp	r4, #1
 801654a:	eeb1 9a49 	vneg.f32	s18, s18
 801654e:	eef1 8a68 	vneg.f32	s17, s17
 8016552:	d16e      	bne.n	8016632 <turn90R+0x112>
		highspeed_mode = 1;
 8016554:	4e4a      	ldr	r6, [pc, #296]	; (8016680 <turn90R+0x160>)
		STBYON;
 8016556:	484b      	ldr	r0, [pc, #300]	; (8016684 <turn90R+0x164>)
		highspeed_mode = 1;
 8016558:	6034      	str	r4, [r6, #0]
		STBYON;
 801655a:	4622      	mov	r2, r4
 801655c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8016560:	f7ec f836 	bl	80025d0 <HAL_GPIO_WritePin>
		wall_control_mode = 1;
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 180);		//test5
 8016564:	ee68 7a08 	vmul.f32	s15, s16, s16
 8016568:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 801656c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8016570:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8016574:	ee67 7a87 	vmul.f32	s15, s15, s14
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
 8016578:	eddf aa43 	vldr	s21, [pc, #268]	; 8016688 <turn90R+0x168>
 801657c:	eddf 0a43 	vldr	s1, [pc, #268]	; 801668c <turn90R+0x16c>
 8016580:	ed9f 0a43 	vldr	s0, [pc, #268]	; 8016690 <turn90R+0x170>
		wall_control_mode = 1;
 8016584:	702c      	strb	r4, [r5, #0]
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
 8016586:	ee87 baaa 	vdiv.f32	s22, s15, s21
		slalom_table(-90, turnpara.g_speed, -turnpara.t_speed, -turnpara.t_acc);
		straight_table(180 + turnpara.e_ofset, turnpara.g_speed, 0,
				turnpara.g_speed,
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 180);
		reset_distance();
		record_mode_sensor = 0;
 801658a:	2400      	movs	r4, #0
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
 801658c:	eef0 1a48 	vmov.f32	s3, s16
 8016590:	eeb0 2a4b 	vmov.f32	s4, s22
 8016594:	eeb0 1a48 	vmov.f32	s2, s16
 8016598:	f7fd fd38 	bl	801400c <straight_table>
		const_speed_wallcut45(turnpara.f_ofset, turnpara.g_speed,
 801659c:	eeb0 1a4a 	vmov.f32	s2, s20
 80165a0:	eef0 0a48 	vmov.f32	s1, s16
 80165a4:	eeb0 0a4a 	vmov.f32	s0, s20
 80165a8:	f7fd fa28 	bl	80139fc <const_speed_wallcut45>
		slalom_table(-90, turnpara.g_speed, -turnpara.t_speed, -turnpara.t_acc);
 80165ac:	eef0 1a49 	vmov.f32	s3, s18
 80165b0:	eeb0 1a68 	vmov.f32	s2, s17
 80165b4:	eef0 0a48 	vmov.f32	s1, s16
 80165b8:	ed9f 0a36 	vldr	s0, [pc, #216]	; 8016694 <turn90R+0x174>
 80165bc:	f7fe fa40 	bl	8014a40 <slalom_table>
		straight_table(180 + turnpara.e_ofset, turnpara.g_speed, 0,
 80165c0:	eeb0 2a4b 	vmov.f32	s4, s22
 80165c4:	eef0 1a48 	vmov.f32	s3, s16
 80165c8:	eef0 0a48 	vmov.f32	s1, s16
 80165cc:	ee39 0aaa 	vadd.f32	s0, s19, s21
 80165d0:	ed9f 1a2e 	vldr	s2, [pc, #184]	; 801668c <turn90R+0x16c>
 80165d4:	f7fd fd1a 	bl	801400c <straight_table>
		reset_distance();
 80165d8:	f7f6 fb28 	bl	800cc2c <reset_distance>
		record_mode_sensor = 0;
 80165dc:	4b2e      	ldr	r3, [pc, #184]	; (8016698 <turn90R+0x178>)
		R_stop
 80165de:	482f      	ldr	r0, [pc, #188]	; (801669c <turn90R+0x17c>)
		record_mode_sensor = 0;
 80165e0:	701c      	strb	r4, [r3, #0]
		R_stop
 80165e2:	4622      	mov	r2, r4
 80165e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80165e8:	f7eb fff2 	bl	80025d0 <HAL_GPIO_WritePin>
 80165ec:	4622      	mov	r2, r4
 80165ee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80165f2:	482a      	ldr	r0, [pc, #168]	; (801669c <turn90R+0x17c>)
 80165f4:	f7eb ffec 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		L_stop
 80165f8:	4622      	mov	r2, r4
 80165fa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80165fe:	4821      	ldr	r0, [pc, #132]	; (8016684 <turn90R+0x164>)
 8016600:	f7eb ffe6 	bl	80025d0 <HAL_GPIO_WritePin>
 8016604:	4622      	mov	r2, r4
 8016606:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 801660a:	481e      	ldr	r0, [pc, #120]	; (8016684 <turn90R+0x164>)
 801660c:	f7eb ffe0 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		HAL_Delay(700);
 8016610:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8016614:	f7e9 fe5c 	bl	80002d0 <HAL_Delay>
		STBYOFF;
 8016618:	4622      	mov	r2, r4
 801661a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 801661e:	4819      	ldr	r0, [pc, #100]	; (8016684 <turn90R+0x164>)
 8016620:	f7eb ffd6 	bl	80025d0 <HAL_GPIO_WritePin>
		wall_control_mode = 1;
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed,
				turnpara.g_speed, 23456);
	}

}
 8016624:	ecbd 8b08 	vpop	{d8-d11}
		highspeed_mode = 0;
 8016628:	6034      	str	r4, [r6, #0]
}
 801662a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801662e:	b004      	add	sp, #16
 8016630:	4770      	bx	lr
		const_speed_wallcut45(turnpara.f_ofset, turnpara.g_speed,
 8016632:	eeb0 1a4a 	vmov.f32	s2, s20
 8016636:	eef0 0a48 	vmov.f32	s1, s16
 801663a:	eeb0 0a4a 	vmov.f32	s0, s20
 801663e:	f7fd f9dd 	bl	80139fc <const_speed_wallcut45>
		slalom_table(-90, turnpara.g_speed, -turnpara.t_speed, -turnpara.t_acc);
 8016642:	eef0 1a49 	vmov.f32	s3, s18
 8016646:	eeb0 1a68 	vmov.f32	s2, s17
 801664a:	eef0 0a48 	vmov.f32	s1, s16
 801664e:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8016694 <turn90R+0x174>
 8016652:	f7fe f9f5 	bl	8014a40 <slalom_table>
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed,
 8016656:	eef0 1a48 	vmov.f32	s3, s16
 801665a:	eeb0 1a48 	vmov.f32	s2, s16
 801665e:	eef0 0a48 	vmov.f32	s1, s16
 8016662:	eeb0 0a69 	vmov.f32	s0, s19
}
 8016666:	ecbd 8b08 	vpop	{d8-d11}
		wall_control_mode = 1;
 801666a:	2301      	movs	r3, #1
 801666c:	702b      	strb	r3, [r5, #0]
}
 801666e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed,
 8016672:	ed9f 2a0b 	vldr	s4, [pc, #44]	; 80166a0 <turn90R+0x180>
}
 8016676:	b004      	add	sp, #16
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed,
 8016678:	f7fd bcc8 	b.w	801400c <straight_table>
 801667c:	200133b8 	.word	0x200133b8
 8016680:	2000b5e8 	.word	0x2000b5e8
 8016684:	40020400 	.word	0x40020400
 8016688:	43340000 	.word	0x43340000
 801668c:	00000000 	.word	0x00000000
 8016690:	435b8000 	.word	0x435b8000
 8016694:	c2b40000 	.word	0xc2b40000
 8016698:	2000bc61 	.word	0x2000bc61
 801669c:	40020000 	.word	0x40020000
 80166a0:	46b74000 	.word	0x46b74000

080166a4 <turn90L>:
void turn90L(parameter turnpara, char test_mode) {
 80166a4:	b084      	sub	sp, #16
 80166a6:	b570      	push	{r4, r5, r6, lr}
 80166a8:	ed2d 8b08 	vpush	{d8-d11}
 80166ac:	ac0c      	add	r4, sp, #48	; 0x30
 80166ae:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80166b2:	f89d 4044 	ldrb.w	r4, [sp, #68]	; 0x44
 80166b6:	ed9d 8a0c 	vldr	s16, [sp, #48]	; 0x30
 80166ba:	ed9d aa0d 	vldr	s20, [sp, #52]	; 0x34
 80166be:	eddd 8a0e 	vldr	s17, [sp, #56]	; 0x38
 80166c2:	ed9d 9a0f 	vldr	s18, [sp, #60]	; 0x3c
 80166c6:	eddd 9a10 	vldr	s19, [sp, #64]	; 0x40
 80166ca:	4d4b      	ldr	r5, [pc, #300]	; (80167f8 <turn90L+0x154>)
	if (test_mode == 1) {
 80166cc:	2c01      	cmp	r4, #1
 80166ce:	d16e      	bne.n	80167ae <turn90L+0x10a>
		highspeed_mode = 1;
 80166d0:	4e4a      	ldr	r6, [pc, #296]	; (80167fc <turn90L+0x158>)
		STBYON;
 80166d2:	484b      	ldr	r0, [pc, #300]	; (8016800 <turn90L+0x15c>)
		highspeed_mode = 1;
 80166d4:	6034      	str	r4, [r6, #0]
		STBYON;
 80166d6:	4622      	mov	r2, r4
 80166d8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80166dc:	f7eb ff78 	bl	80025d0 <HAL_GPIO_WritePin>
		wall_control_mode = 1;
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 180);		//test5
 80166e0:	ee68 7a08 	vmul.f32	s15, s16, s16
 80166e4:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80166e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80166ec:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80166f0:	ee67 7a87 	vmul.f32	s15, s15, s14
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
 80166f4:	eddf aa43 	vldr	s21, [pc, #268]	; 8016804 <turn90L+0x160>
 80166f8:	eddf 0a43 	vldr	s1, [pc, #268]	; 8016808 <turn90L+0x164>
 80166fc:	ed9f 0a43 	vldr	s0, [pc, #268]	; 801680c <turn90L+0x168>
		wall_control_mode = 1;
 8016700:	702c      	strb	r4, [r5, #0]
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
 8016702:	ee87 baaa 	vdiv.f32	s22, s15, s21
		slalom_table(90, turnpara.g_speed, turnpara.t_speed, turnpara.t_acc);
		straight_table(180 + turnpara.e_ofset, turnpara.g_speed, 0,
				turnpara.g_speed,
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 180);
		reset_distance();
		record_mode_sensor = 0;
 8016706:	2400      	movs	r4, #0
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
 8016708:	eef0 1a48 	vmov.f32	s3, s16
 801670c:	eeb0 2a4b 	vmov.f32	s4, s22
 8016710:	eeb0 1a48 	vmov.f32	s2, s16
 8016714:	f7fd fc7a 	bl	801400c <straight_table>
		const_speed_wallcut45(turnpara.f_ofset, turnpara.g_speed,
 8016718:	eeb0 1a4a 	vmov.f32	s2, s20
 801671c:	eef0 0a48 	vmov.f32	s1, s16
 8016720:	eeb0 0a4a 	vmov.f32	s0, s20
 8016724:	f7fd f96a 	bl	80139fc <const_speed_wallcut45>
		slalom_table(90, turnpara.g_speed, turnpara.t_speed, turnpara.t_acc);
 8016728:	eef0 1a69 	vmov.f32	s3, s19
 801672c:	eeb0 1a49 	vmov.f32	s2, s18
 8016730:	eef0 0a48 	vmov.f32	s1, s16
 8016734:	ed9f 0a36 	vldr	s0, [pc, #216]	; 8016810 <turn90L+0x16c>
 8016738:	f7fe f982 	bl	8014a40 <slalom_table>
		straight_table(180 + turnpara.e_ofset, turnpara.g_speed, 0,
 801673c:	eeb0 2a4b 	vmov.f32	s4, s22
 8016740:	eef0 1a48 	vmov.f32	s3, s16
 8016744:	eef0 0a48 	vmov.f32	s1, s16
 8016748:	ee38 0aaa 	vadd.f32	s0, s17, s21
 801674c:	ed9f 1a2e 	vldr	s2, [pc, #184]	; 8016808 <turn90L+0x164>
 8016750:	f7fd fc5c 	bl	801400c <straight_table>
		reset_distance();
 8016754:	f7f6 fa6a 	bl	800cc2c <reset_distance>
		record_mode_sensor = 0;
 8016758:	4b2e      	ldr	r3, [pc, #184]	; (8016814 <turn90L+0x170>)
		R_stop
 801675a:	482f      	ldr	r0, [pc, #188]	; (8016818 <turn90L+0x174>)
		record_mode_sensor = 0;
 801675c:	701c      	strb	r4, [r3, #0]
		R_stop
 801675e:	4622      	mov	r2, r4
 8016760:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8016764:	f7eb ff34 	bl	80025d0 <HAL_GPIO_WritePin>
 8016768:	4622      	mov	r2, r4
 801676a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 801676e:	482a      	ldr	r0, [pc, #168]	; (8016818 <turn90L+0x174>)
 8016770:	f7eb ff2e 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		L_stop
 8016774:	4622      	mov	r2, r4
 8016776:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 801677a:	4821      	ldr	r0, [pc, #132]	; (8016800 <turn90L+0x15c>)
 801677c:	f7eb ff28 	bl	80025d0 <HAL_GPIO_WritePin>
 8016780:	4622      	mov	r2, r4
 8016782:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8016786:	481e      	ldr	r0, [pc, #120]	; (8016800 <turn90L+0x15c>)
 8016788:	f7eb ff22 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		HAL_Delay(700);
 801678c:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8016790:	f7e9 fd9e 	bl	80002d0 <HAL_Delay>
		STBYOFF;
 8016794:	4622      	mov	r2, r4
 8016796:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 801679a:	4819      	ldr	r0, [pc, #100]	; (8016800 <turn90L+0x15c>)
 801679c:	f7eb ff18 	bl	80025d0 <HAL_GPIO_WritePin>
		wall_control_mode = 1;
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed,
				turnpara.g_speed, 23456);
	}

}
 80167a0:	ecbd 8b08 	vpop	{d8-d11}
		highspeed_mode = 0;
 80167a4:	6034      	str	r4, [r6, #0]
}
 80167a6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80167aa:	b004      	add	sp, #16
 80167ac:	4770      	bx	lr
		const_speed_wallcut45(turnpara.f_ofset, turnpara.g_speed,
 80167ae:	eeb0 1a4a 	vmov.f32	s2, s20
 80167b2:	eef0 0a48 	vmov.f32	s1, s16
 80167b6:	eeb0 0a4a 	vmov.f32	s0, s20
 80167ba:	f7fd f91f 	bl	80139fc <const_speed_wallcut45>
		slalom_table(90, turnpara.g_speed, turnpara.t_speed, turnpara.t_acc);
 80167be:	eef0 1a69 	vmov.f32	s3, s19
 80167c2:	eeb0 1a49 	vmov.f32	s2, s18
 80167c6:	eef0 0a48 	vmov.f32	s1, s16
 80167ca:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8016810 <turn90L+0x16c>
 80167ce:	f7fe f937 	bl	8014a40 <slalom_table>
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed,
 80167d2:	eef0 1a48 	vmov.f32	s3, s16
 80167d6:	eeb0 1a48 	vmov.f32	s2, s16
 80167da:	eef0 0a48 	vmov.f32	s1, s16
 80167de:	eeb0 0a68 	vmov.f32	s0, s17
}
 80167e2:	ecbd 8b08 	vpop	{d8-d11}
		wall_control_mode = 1;
 80167e6:	2301      	movs	r3, #1
 80167e8:	702b      	strb	r3, [r5, #0]
}
 80167ea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed,
 80167ee:	ed9f 2a0b 	vldr	s4, [pc, #44]	; 801681c <turn90L+0x178>
}
 80167f2:	b004      	add	sp, #16
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed,
 80167f4:	f7fd bc0a 	b.w	801400c <straight_table>
 80167f8:	200133b8 	.word	0x200133b8
 80167fc:	2000b5e8 	.word	0x2000b5e8
 8016800:	40020400 	.word	0x40020400
 8016804:	43340000 	.word	0x43340000
 8016808:	00000000 	.word	0x00000000
 801680c:	435b8000 	.word	0x435b8000
 8016810:	42b40000 	.word	0x42b40000
 8016814:	2000bc61 	.word	0x2000bc61
 8016818:	40020000 	.word	0x40020000
 801681c:	46b74000 	.word	0x46b74000

08016820 <turn180R>:
void turn180R(parameter turnpara, char test_mode) {
 8016820:	b084      	sub	sp, #16
 8016822:	b570      	push	{r4, r5, r6, lr}
 8016824:	ed2d 8b08 	vpush	{d8-d11}
 8016828:	ac0c      	add	r4, sp, #48	; 0x30
 801682a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 801682e:	f89d 4044 	ldrb.w	r4, [sp, #68]	; 0x44
 8016832:	ed9d 9a10 	vldr	s18, [sp, #64]	; 0x40
 8016836:	eddd 8a0f 	vldr	s17, [sp, #60]	; 0x3c
 801683a:	ed9d 8a0c 	vldr	s16, [sp, #48]	; 0x30
 801683e:	ed9d aa0d 	vldr	s20, [sp, #52]	; 0x34
 8016842:	eddd 9a0e 	vldr	s19, [sp, #56]	; 0x38
 8016846:	4d4d      	ldr	r5, [pc, #308]	; (801697c <turn180R+0x15c>)
	if (test_mode == 1) {
 8016848:	2c01      	cmp	r4, #1
 801684a:	eeb1 9a49 	vneg.f32	s18, s18
 801684e:	eef1 8a68 	vneg.f32	s17, s17
 8016852:	d16e      	bne.n	8016932 <turn180R+0x112>
		highspeed_mode = 1;
 8016854:	4e4a      	ldr	r6, [pc, #296]	; (8016980 <turn180R+0x160>)
		STBYON;
 8016856:	484b      	ldr	r0, [pc, #300]	; (8016984 <turn180R+0x164>)
		highspeed_mode = 1;
 8016858:	6034      	str	r4, [r6, #0]
		STBYON;
 801685a:	4622      	mov	r2, r4
 801685c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8016860:	f7eb feb6 	bl	80025d0 <HAL_GPIO_WritePin>
		wall_control_mode = 1;
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 180);		//test5
 8016864:	ee68 7a08 	vmul.f32	s15, s16, s16
 8016868:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 801686c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8016870:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8016874:	ee67 7a87 	vmul.f32	s15, s15, s14
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
 8016878:	eddf aa43 	vldr	s21, [pc, #268]	; 8016988 <turn180R+0x168>
 801687c:	eddf 0a43 	vldr	s1, [pc, #268]	; 801698c <turn180R+0x16c>
 8016880:	ed9f 0a43 	vldr	s0, [pc, #268]	; 8016990 <turn180R+0x170>
		wall_control_mode = 1;
 8016884:	702c      	strb	r4, [r5, #0]
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
 8016886:	ee87 baaa 	vdiv.f32	s22, s15, s21
				-turnpara.t_acc);
		straight_table(180 + turnpara.e_ofset, turnpara.g_speed, 0,
				turnpara.g_speed,
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 180);
		reset_distance();
		record_mode_sensor = 0;
 801688a:	2400      	movs	r4, #0
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
 801688c:	eef0 1a48 	vmov.f32	s3, s16
 8016890:	eeb0 2a4b 	vmov.f32	s4, s22
 8016894:	eeb0 1a48 	vmov.f32	s2, s16
 8016898:	f7fd fbb8 	bl	801400c <straight_table>
		const_speed_wallcut45(turnpara.f_ofset, turnpara.g_speed,
 801689c:	eeb0 1a4a 	vmov.f32	s2, s20
 80168a0:	eef0 0a48 	vmov.f32	s1, s16
 80168a4:	eeb0 0a4a 	vmov.f32	s0, s20
 80168a8:	f7fd f8a8 	bl	80139fc <const_speed_wallcut45>
		slalom_table(-180, turnpara.g_speed, -turnpara.t_speed,
 80168ac:	eef0 1a49 	vmov.f32	s3, s18
 80168b0:	eeb0 1a68 	vmov.f32	s2, s17
 80168b4:	eef0 0a48 	vmov.f32	s1, s16
 80168b8:	ed9f 0a36 	vldr	s0, [pc, #216]	; 8016994 <turn180R+0x174>
 80168bc:	f7fe f8c0 	bl	8014a40 <slalom_table>
		straight_table(180 + turnpara.e_ofset, turnpara.g_speed, 0,
 80168c0:	eeb0 2a4b 	vmov.f32	s4, s22
 80168c4:	eef0 1a48 	vmov.f32	s3, s16
 80168c8:	eef0 0a48 	vmov.f32	s1, s16
 80168cc:	ee39 0aaa 	vadd.f32	s0, s19, s21
 80168d0:	ed9f 1a2e 	vldr	s2, [pc, #184]	; 801698c <turn180R+0x16c>
 80168d4:	f7fd fb9a 	bl	801400c <straight_table>
		reset_distance();
 80168d8:	f7f6 f9a8 	bl	800cc2c <reset_distance>
		record_mode_sensor = 0;
 80168dc:	4b2e      	ldr	r3, [pc, #184]	; (8016998 <turn180R+0x178>)
		R_stop
 80168de:	482f      	ldr	r0, [pc, #188]	; (801699c <turn180R+0x17c>)
		record_mode_sensor = 0;
 80168e0:	701c      	strb	r4, [r3, #0]
		R_stop
 80168e2:	4622      	mov	r2, r4
 80168e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80168e8:	f7eb fe72 	bl	80025d0 <HAL_GPIO_WritePin>
 80168ec:	4622      	mov	r2, r4
 80168ee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80168f2:	482a      	ldr	r0, [pc, #168]	; (801699c <turn180R+0x17c>)
 80168f4:	f7eb fe6c 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		L_stop
 80168f8:	4622      	mov	r2, r4
 80168fa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80168fe:	4821      	ldr	r0, [pc, #132]	; (8016984 <turn180R+0x164>)
 8016900:	f7eb fe66 	bl	80025d0 <HAL_GPIO_WritePin>
 8016904:	4622      	mov	r2, r4
 8016906:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 801690a:	481e      	ldr	r0, [pc, #120]	; (8016984 <turn180R+0x164>)
 801690c:	f7eb fe60 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		HAL_Delay(700);
 8016910:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8016914:	f7e9 fcdc 	bl	80002d0 <HAL_Delay>
		STBYOFF;
 8016918:	4622      	mov	r2, r4
 801691a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 801691e:	4819      	ldr	r0, [pc, #100]	; (8016984 <turn180R+0x164>)
 8016920:	f7eb fe56 	bl	80025d0 <HAL_GPIO_WritePin>
		wall_control_mode = 1;
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed,
				turnpara.g_speed, 23456);
	}

}
 8016924:	ecbd 8b08 	vpop	{d8-d11}
		highspeed_mode = 0;
 8016928:	6034      	str	r4, [r6, #0]
}
 801692a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801692e:	b004      	add	sp, #16
 8016930:	4770      	bx	lr
		const_speed_wallcut45(turnpara.f_ofset, turnpara.g_speed,
 8016932:	eeb0 1a4a 	vmov.f32	s2, s20
 8016936:	eef0 0a48 	vmov.f32	s1, s16
 801693a:	eeb0 0a4a 	vmov.f32	s0, s20
 801693e:	f7fd f85d 	bl	80139fc <const_speed_wallcut45>
		slalom_table(-180, turnpara.g_speed, -turnpara.t_speed,
 8016942:	eef0 1a49 	vmov.f32	s3, s18
 8016946:	eeb0 1a68 	vmov.f32	s2, s17
 801694a:	eef0 0a48 	vmov.f32	s1, s16
 801694e:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8016994 <turn180R+0x174>
 8016952:	f7fe f875 	bl	8014a40 <slalom_table>
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed,
 8016956:	eef0 1a48 	vmov.f32	s3, s16
 801695a:	eeb0 1a48 	vmov.f32	s2, s16
 801695e:	eef0 0a48 	vmov.f32	s1, s16
 8016962:	eeb0 0a69 	vmov.f32	s0, s19
}
 8016966:	ecbd 8b08 	vpop	{d8-d11}
		wall_control_mode = 1;
 801696a:	2301      	movs	r3, #1
 801696c:	702b      	strb	r3, [r5, #0]
}
 801696e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed,
 8016972:	ed9f 2a0b 	vldr	s4, [pc, #44]	; 80169a0 <turn180R+0x180>
}
 8016976:	b004      	add	sp, #16
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed,
 8016978:	f7fd bb48 	b.w	801400c <straight_table>
 801697c:	200133b8 	.word	0x200133b8
 8016980:	2000b5e8 	.word	0x2000b5e8
 8016984:	40020400 	.word	0x40020400
 8016988:	43340000 	.word	0x43340000
 801698c:	00000000 	.word	0x00000000
 8016990:	435b8000 	.word	0x435b8000
 8016994:	c3340000 	.word	0xc3340000
 8016998:	2000bc61 	.word	0x2000bc61
 801699c:	40020000 	.word	0x40020000
 80169a0:	46b74000 	.word	0x46b74000

080169a4 <turn180L>:
void turn180L(parameter turnpara, char test_mode) {
 80169a4:	b084      	sub	sp, #16
 80169a6:	b570      	push	{r4, r5, r6, lr}
 80169a8:	ed2d 8b08 	vpush	{d8-d11}
 80169ac:	ac0c      	add	r4, sp, #48	; 0x30
 80169ae:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80169b2:	f89d 4044 	ldrb.w	r4, [sp, #68]	; 0x44
 80169b6:	ed9d 8a0c 	vldr	s16, [sp, #48]	; 0x30
 80169ba:	eddd aa0d 	vldr	s21, [sp, #52]	; 0x34
 80169be:	ed9d 9a0e 	vldr	s18, [sp, #56]	; 0x38
 80169c2:	eddd 9a0f 	vldr	s19, [sp, #60]	; 0x3c
 80169c6:	ed9d aa10 	vldr	s20, [sp, #64]	; 0x40
 80169ca:	4d4b      	ldr	r5, [pc, #300]	; (8016af8 <turn180L+0x154>)
	if (test_mode == 1) {
 80169cc:	2c01      	cmp	r4, #1
 80169ce:	d16e      	bne.n	8016aae <turn180L+0x10a>
		highspeed_mode = 1;
 80169d0:	4e4a      	ldr	r6, [pc, #296]	; (8016afc <turn180L+0x158>)
		STBYON;
 80169d2:	484b      	ldr	r0, [pc, #300]	; (8016b00 <turn180L+0x15c>)
		highspeed_mode = 1;
 80169d4:	6034      	str	r4, [r6, #0]
		STBYON;
 80169d6:	4622      	mov	r2, r4
 80169d8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80169dc:	f7eb fdf8 	bl	80025d0 <HAL_GPIO_WritePin>
		wall_control_mode = 1;
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 180);		//test5
 80169e0:	ee68 7a08 	vmul.f32	s15, s16, s16
 80169e4:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80169e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80169ec:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80169f0:	ee67 7a87 	vmul.f32	s15, s15, s14
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
 80169f4:	eddf 8a43 	vldr	s17, [pc, #268]	; 8016b04 <turn180L+0x160>
 80169f8:	eddf 0a43 	vldr	s1, [pc, #268]	; 8016b08 <turn180L+0x164>
 80169fc:	ed9f 0a43 	vldr	s0, [pc, #268]	; 8016b0c <turn180L+0x168>
		wall_control_mode = 1;
 8016a00:	702c      	strb	r4, [r5, #0]
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
 8016a02:	ee87 baa8 	vdiv.f32	s22, s15, s17
		slalom_table(180, turnpara.g_speed, turnpara.t_speed, turnpara.t_acc);
		straight_table(180 + turnpara.e_ofset, turnpara.g_speed, 0,
				turnpara.g_speed,
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 180);
		reset_distance();
		record_mode_sensor = 0;
 8016a06:	2400      	movs	r4, #0
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
 8016a08:	eef0 1a48 	vmov.f32	s3, s16
 8016a0c:	eeb0 2a4b 	vmov.f32	s4, s22
 8016a10:	eeb0 1a48 	vmov.f32	s2, s16
 8016a14:	f7fd fafa 	bl	801400c <straight_table>
		const_speed_wallcut45(turnpara.f_ofset, turnpara.g_speed,
 8016a18:	eeb0 1a6a 	vmov.f32	s2, s21
 8016a1c:	eef0 0a48 	vmov.f32	s1, s16
 8016a20:	eeb0 0a6a 	vmov.f32	s0, s21
 8016a24:	f7fc ffea 	bl	80139fc <const_speed_wallcut45>
		slalom_table(180, turnpara.g_speed, turnpara.t_speed, turnpara.t_acc);
 8016a28:	eef0 1a4a 	vmov.f32	s3, s20
 8016a2c:	eeb0 1a69 	vmov.f32	s2, s19
 8016a30:	eef0 0a48 	vmov.f32	s1, s16
 8016a34:	eeb0 0a68 	vmov.f32	s0, s17
 8016a38:	f7fe f802 	bl	8014a40 <slalom_table>
		straight_table(180 + turnpara.e_ofset, turnpara.g_speed, 0,
 8016a3c:	eeb0 2a4b 	vmov.f32	s4, s22
 8016a40:	eef0 1a48 	vmov.f32	s3, s16
 8016a44:	eef0 0a48 	vmov.f32	s1, s16
 8016a48:	ee39 0a28 	vadd.f32	s0, s18, s17
 8016a4c:	ed9f 1a2e 	vldr	s2, [pc, #184]	; 8016b08 <turn180L+0x164>
 8016a50:	f7fd fadc 	bl	801400c <straight_table>
		reset_distance();
 8016a54:	f7f6 f8ea 	bl	800cc2c <reset_distance>
		record_mode_sensor = 0;
 8016a58:	4b2d      	ldr	r3, [pc, #180]	; (8016b10 <turn180L+0x16c>)
		R_stop
 8016a5a:	482e      	ldr	r0, [pc, #184]	; (8016b14 <turn180L+0x170>)
		record_mode_sensor = 0;
 8016a5c:	701c      	strb	r4, [r3, #0]
		R_stop
 8016a5e:	4622      	mov	r2, r4
 8016a60:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8016a64:	f7eb fdb4 	bl	80025d0 <HAL_GPIO_WritePin>
 8016a68:	4622      	mov	r2, r4
 8016a6a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8016a6e:	4829      	ldr	r0, [pc, #164]	; (8016b14 <turn180L+0x170>)
 8016a70:	f7eb fdae 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		L_stop
 8016a74:	4622      	mov	r2, r4
 8016a76:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8016a7a:	4821      	ldr	r0, [pc, #132]	; (8016b00 <turn180L+0x15c>)
 8016a7c:	f7eb fda8 	bl	80025d0 <HAL_GPIO_WritePin>
 8016a80:	4622      	mov	r2, r4
 8016a82:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8016a86:	481e      	ldr	r0, [pc, #120]	; (8016b00 <turn180L+0x15c>)
 8016a88:	f7eb fda2 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		HAL_Delay(700);
 8016a8c:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8016a90:	f7e9 fc1e 	bl	80002d0 <HAL_Delay>
		STBYOFF;
 8016a94:	4622      	mov	r2, r4
 8016a96:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8016a9a:	4819      	ldr	r0, [pc, #100]	; (8016b00 <turn180L+0x15c>)
 8016a9c:	f7eb fd98 	bl	80025d0 <HAL_GPIO_WritePin>
		wall_control_mode = 1;
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed,
				turnpara.g_speed, 0);
	}

}
 8016aa0:	ecbd 8b08 	vpop	{d8-d11}
		highspeed_mode = 0;
 8016aa4:	6034      	str	r4, [r6, #0]
}
 8016aa6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016aaa:	b004      	add	sp, #16
 8016aac:	4770      	bx	lr
		const_speed_wallcut45(turnpara.f_ofset, turnpara.g_speed,
 8016aae:	eeb0 1a6a 	vmov.f32	s2, s21
 8016ab2:	eef0 0a48 	vmov.f32	s1, s16
 8016ab6:	eeb0 0a6a 	vmov.f32	s0, s21
 8016aba:	f7fc ff9f 	bl	80139fc <const_speed_wallcut45>
		slalom_table(180, turnpara.g_speed, turnpara.t_speed, turnpara.t_acc);
 8016abe:	eef0 1a4a 	vmov.f32	s3, s20
 8016ac2:	eeb0 1a69 	vmov.f32	s2, s19
 8016ac6:	eef0 0a48 	vmov.f32	s1, s16
 8016aca:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8016b04 <turn180L+0x160>
 8016ace:	f7fd ffb7 	bl	8014a40 <slalom_table>
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed,
 8016ad2:	eef0 1a48 	vmov.f32	s3, s16
 8016ad6:	eeb0 1a48 	vmov.f32	s2, s16
 8016ada:	eef0 0a48 	vmov.f32	s1, s16
 8016ade:	eeb0 0a49 	vmov.f32	s0, s18
}
 8016ae2:	ecbd 8b08 	vpop	{d8-d11}
		wall_control_mode = 1;
 8016ae6:	2301      	movs	r3, #1
 8016ae8:	702b      	strb	r3, [r5, #0]
}
 8016aea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed,
 8016aee:	ed9f 2a06 	vldr	s4, [pc, #24]	; 8016b08 <turn180L+0x164>
}
 8016af2:	b004      	add	sp, #16
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed,
 8016af4:	f7fd ba8a 	b.w	801400c <straight_table>
 8016af8:	200133b8 	.word	0x200133b8
 8016afc:	2000b5e8 	.word	0x2000b5e8
 8016b00:	40020400 	.word	0x40020400
 8016b04:	43340000 	.word	0x43340000
 8016b08:	00000000 	.word	0x00000000
 8016b0c:	435b8000 	.word	0x435b8000
 8016b10:	2000bc61 	.word	0x2000bc61
 8016b14:	40020000 	.word	0x40020000

08016b18 <turn45inR>:
void turn45inR(parameter turnpara, char test_mode) {
 8016b18:	b084      	sub	sp, #16
 8016b1a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016b1e:	ed2d 8b06 	vpush	{d8-d10}
 8016b22:	ac0e      	add	r4, sp, #56	; 0x38
 8016b24:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8016b28:	f89d 404c 	ldrb.w	r4, [sp, #76]	; 0x4c
 8016b2c:	ed9d 9a12 	vldr	s18, [sp, #72]	; 0x48
 8016b30:	eddd 8a11 	vldr	s17, [sp, #68]	; 0x44
 8016b34:	ed9d 8a0e 	vldr	s16, [sp, #56]	; 0x38
 8016b38:	eddd 9a0f 	vldr	s19, [sp, #60]	; 0x3c
 8016b3c:	9e10      	ldr	r6, [sp, #64]	; 0x40
 8016b3e:	4d80      	ldr	r5, [pc, #512]	; (8016d40 <turn45inR+0x228>)
	if (test_mode == 1) {
 8016b40:	2c01      	cmp	r4, #1
 8016b42:	eeb1 9a49 	vneg.f32	s18, s18
 8016b46:	eef1 8a68 	vneg.f32	s17, s17
 8016b4a:	d178      	bne.n	8016c3e <turn45inR+0x126>
		highspeed_mode = 1;
 8016b4c:	4f7d      	ldr	r7, [pc, #500]	; (8016d44 <turn45inR+0x22c>)
		STBYON;
 8016b4e:	487e      	ldr	r0, [pc, #504]	; (8016d48 <turn45inR+0x230>)
		highspeed_mode = 1;
 8016b50:	603c      	str	r4, [r7, #0]
		STBYON;
 8016b52:	4622      	mov	r2, r4
 8016b54:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8016b58:	f7eb fd3a 	bl	80025d0 <HAL_GPIO_WritePin>
		wall_control_mode = 1;
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 180);		//test5
 8016b5c:	ee68 7a08 	vmul.f32	s15, s16, s16
 8016b60:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8016b64:	ee67 7a87 	vmul.f32	s15, s15, s14
 8016b68:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8016b6c:	ee67 7a87 	vmul.f32	s15, s15, s14
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
 8016b70:	ed9f 7a76 	vldr	s14, [pc, #472]	; 8016d4c <turn45inR+0x234>
 8016b74:	eddf 0a76 	vldr	s1, [pc, #472]	; 8016d50 <turn45inR+0x238>
 8016b78:	ed9f 0a76 	vldr	s0, [pc, #472]	; 8016d54 <turn45inR+0x23c>
		wall_control_mode = 1;
 8016b7c:	702c      	strb	r4, [r5, #0]
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
 8016b7e:	ee87 aa87 	vdiv.f32	s20, s15, s14
		slalom_table(-45, turnpara.g_speed, -turnpara.t_speed, -turnpara.t_acc);
		straight_table(180 * 1.4142 + turnpara.e_ofset, turnpara.g_speed, 0,
				turnpara.g_speed,
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 180);
		reset_distance();
		record_mode_sensor = 0;
 8016b82:	2400      	movs	r4, #0
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
 8016b84:	eef0 1a48 	vmov.f32	s3, s16
 8016b88:	eeb0 2a4a 	vmov.f32	s4, s20
 8016b8c:	eeb0 1a48 	vmov.f32	s2, s16
 8016b90:	f7fd fa3c 	bl	801400c <straight_table>
		const_speed_wallcut45(turnpara.f_ofset, turnpara.g_speed,
 8016b94:	eeb0 1a69 	vmov.f32	s2, s19
 8016b98:	eef0 0a48 	vmov.f32	s1, s16
 8016b9c:	eeb0 0a69 	vmov.f32	s0, s19
 8016ba0:	f7fc ff2c 	bl	80139fc <const_speed_wallcut45>
		slalom_table(-45, turnpara.g_speed, -turnpara.t_speed, -turnpara.t_acc);
 8016ba4:	eef0 1a49 	vmov.f32	s3, s18
 8016ba8:	eeb0 1a68 	vmov.f32	s2, s17
 8016bac:	eef0 0a48 	vmov.f32	s1, s16
 8016bb0:	ed9f 0a69 	vldr	s0, [pc, #420]	; 8016d58 <turn45inR+0x240>
 8016bb4:	f7fd ff44 	bl	8014a40 <slalom_table>
		straight_table(180 * 1.4142 + turnpara.e_ofset, turnpara.g_speed, 0,
 8016bb8:	4630      	mov	r0, r6
 8016bba:	f001 fc75 	bl	80184a8 <__aeabi_f2d>
 8016bbe:	a35c      	add	r3, pc, #368	; (adr r3, 8016d30 <turn45inR+0x218>)
 8016bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016bc4:	f001 fb12 	bl	80181ec <__adddf3>
 8016bc8:	f001 ffba 	bl	8018b40 <__aeabi_d2f>
 8016bcc:	eeb0 2a4a 	vmov.f32	s4, s20
 8016bd0:	ee00 0a10 	vmov	s0, r0
 8016bd4:	eef0 1a48 	vmov.f32	s3, s16
 8016bd8:	ed9f 1a5d 	vldr	s2, [pc, #372]	; 8016d50 <turn45inR+0x238>
 8016bdc:	eef0 0a48 	vmov.f32	s1, s16
 8016be0:	f7fd fa14 	bl	801400c <straight_table>
		reset_distance();
 8016be4:	f7f6 f822 	bl	800cc2c <reset_distance>
		record_mode_sensor = 0;
 8016be8:	4b5c      	ldr	r3, [pc, #368]	; (8016d5c <turn45inR+0x244>)
		R_stop
 8016bea:	485d      	ldr	r0, [pc, #372]	; (8016d60 <turn45inR+0x248>)
		record_mode_sensor = 0;
 8016bec:	701c      	strb	r4, [r3, #0]
		R_stop
 8016bee:	4622      	mov	r2, r4
 8016bf0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8016bf4:	f7eb fcec 	bl	80025d0 <HAL_GPIO_WritePin>
 8016bf8:	4622      	mov	r2, r4
 8016bfa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8016bfe:	4858      	ldr	r0, [pc, #352]	; (8016d60 <turn45inR+0x248>)
 8016c00:	f7eb fce6 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		L_stop
 8016c04:	4622      	mov	r2, r4
 8016c06:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8016c0a:	484f      	ldr	r0, [pc, #316]	; (8016d48 <turn45inR+0x230>)
 8016c0c:	f7eb fce0 	bl	80025d0 <HAL_GPIO_WritePin>
 8016c10:	4622      	mov	r2, r4
 8016c12:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8016c16:	484c      	ldr	r0, [pc, #304]	; (8016d48 <turn45inR+0x230>)
 8016c18:	f7eb fcda 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		HAL_Delay(700);
 8016c1c:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8016c20:	f7e9 fb56 	bl	80002d0 <HAL_Delay>
		STBYOFF;
 8016c24:	4622      	mov	r2, r4
 8016c26:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8016c2a:	4847      	ldr	r0, [pc, #284]	; (8016d48 <turn45inR+0x230>)
 8016c2c:	f7eb fcd0 	bl	80025d0 <HAL_GPIO_WritePin>
		highspeed_mode = 0;
 8016c30:	603c      	str	r4, [r7, #0]
		straight_table(90 * 1.4142 * (test_mode - 2) + turnpara.e_ofset, turnpara.g_speed,
				turnpara.g_speed, turnpara.g_speed, 23456);
		wall_control_mode = 5;
	}

}
 8016c32:	ecbd 8b06 	vpop	{d8-d10}
 8016c36:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016c3a:	b004      	add	sp, #16
 8016c3c:	4770      	bx	lr
	if (test_mode == 0) {
 8016c3e:	bb04      	cbnz	r4, 8016c82 <turn45inR+0x16a>
		const_speed_wallcut45(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
 8016c40:	eeb0 1a69 	vmov.f32	s2, s19
 8016c44:	eef0 0a48 	vmov.f32	s1, s16
 8016c48:	eeb0 0a69 	vmov.f32	s0, s19
 8016c4c:	f7fc fed6 	bl	80139fc <const_speed_wallcut45>
		slalom_table(-45, turnpara.g_speed, -turnpara.t_speed, -turnpara.t_acc);
 8016c50:	eef0 1a49 	vmov.f32	s3, s18
 8016c54:	eeb0 1a68 	vmov.f32	s2, s17
 8016c58:	eef0 0a48 	vmov.f32	s1, s16
 8016c5c:	ed9f 0a3e 	vldr	s0, [pc, #248]	; 8016d58 <turn45inR+0x240>
 8016c60:	f7fd feee 	bl	8014a40 <slalom_table>
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed, 23456);
 8016c64:	ed9f 2a3f 	vldr	s4, [pc, #252]	; 8016d64 <turn45inR+0x24c>
 8016c68:	ee00 6a10 	vmov	s0, r6
 8016c6c:	eef0 1a48 	vmov.f32	s3, s16
 8016c70:	eeb0 1a48 	vmov.f32	s2, s16
 8016c74:	eef0 0a48 	vmov.f32	s1, s16
		straight_table(90 * 1.4142 * (test_mode - 2) + turnpara.e_ofset, turnpara.g_speed,
 8016c78:	f7fd f9c8 	bl	801400c <straight_table>
		wall_control_mode = 5;
 8016c7c:	2305      	movs	r3, #5
 8016c7e:	702b      	strb	r3, [r5, #0]
}
 8016c80:	e7d7      	b.n	8016c32 <turn45inR+0x11a>
		highspeed_mode = 1;
 8016c82:	4b30      	ldr	r3, [pc, #192]	; (8016d44 <turn45inR+0x22c>)
		STBYON;
 8016c84:	4830      	ldr	r0, [pc, #192]	; (8016d48 <turn45inR+0x230>)
		highspeed_mode = 1;
 8016c86:	2701      	movs	r7, #1
		STBYON;
 8016c88:	463a      	mov	r2, r7
 8016c8a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
		highspeed_mode = 1;
 8016c8e:	601f      	str	r7, [r3, #0]
		STBYON;
 8016c90:	f7eb fc9e 	bl	80025d0 <HAL_GPIO_WritePin>
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 180);		//test5
 8016c94:	ee68 7a08 	vmul.f32	s15, s16, s16
 8016c98:	eeb0 2a08 	vmov.f32	s4, #8	; 0x40400000  3.0
 8016c9c:	ee67 7a82 	vmul.f32	s15, s15, s4
 8016ca0:	eeb6 2a00 	vmov.f32	s4, #96	; 0x3f000000  0.5
 8016ca4:	ee67 7a82 	vmul.f32	s15, s15, s4
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
 8016ca8:	ed9f 2a28 	vldr	s4, [pc, #160]	; 8016d4c <turn45inR+0x234>
 8016cac:	eddf 0a28 	vldr	s1, [pc, #160]	; 8016d50 <turn45inR+0x238>
 8016cb0:	ed9f 0a28 	vldr	s0, [pc, #160]	; 8016d54 <turn45inR+0x23c>
		wall_control_mode = 1;
 8016cb4:	702f      	strb	r7, [r5, #0]
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
 8016cb6:	ee87 2a82 	vdiv.f32	s4, s15, s4
 8016cba:	eef0 1a48 	vmov.f32	s3, s16
 8016cbe:	eeb0 1a48 	vmov.f32	s2, s16
 8016cc2:	f7fd f9a3 	bl	801400c <straight_table>
		const_speed_wallcut45(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
 8016cc6:	eeb0 1a69 	vmov.f32	s2, s19
 8016cca:	eef0 0a48 	vmov.f32	s1, s16
 8016cce:	eeb0 0a69 	vmov.f32	s0, s19
 8016cd2:	f7fc fe93 	bl	80139fc <const_speed_wallcut45>
		slalom_table(-45, turnpara.g_speed, -turnpara.t_speed, -turnpara.t_acc);
 8016cd6:	eef0 1a49 	vmov.f32	s3, s18
 8016cda:	eeb0 1a68 	vmov.f32	s2, s17
 8016cde:	eef0 0a48 	vmov.f32	s1, s16
 8016ce2:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 8016d58 <turn45inR+0x240>
 8016ce6:	f7fd feab 	bl	8014a40 <slalom_table>
		straight_table(90 * 1.4142 * (test_mode - 2) + turnpara.e_ofset, turnpara.g_speed,
 8016cea:	1ea0      	subs	r0, r4, #2
 8016cec:	f001 fbca 	bl	8018484 <__aeabi_i2d>
 8016cf0:	a311      	add	r3, pc, #68	; (adr r3, 8016d38 <turn45inR+0x220>)
 8016cf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016cf6:	f001 fc2b 	bl	8018550 <__aeabi_dmul>
 8016cfa:	4680      	mov	r8, r0
 8016cfc:	4630      	mov	r0, r6
 8016cfe:	4689      	mov	r9, r1
 8016d00:	f001 fbd2 	bl	80184a8 <__aeabi_f2d>
 8016d04:	4602      	mov	r2, r0
 8016d06:	460b      	mov	r3, r1
 8016d08:	4640      	mov	r0, r8
 8016d0a:	4649      	mov	r1, r9
 8016d0c:	f001 fa6e 	bl	80181ec <__adddf3>
 8016d10:	f001 ff16 	bl	8018b40 <__aeabi_d2f>
 8016d14:	ed9f 2a13 	vldr	s4, [pc, #76]	; 8016d64 <turn45inR+0x24c>
 8016d18:	eef0 1a48 	vmov.f32	s3, s16
 8016d1c:	eeb0 1a48 	vmov.f32	s2, s16
 8016d20:	eef0 0a48 	vmov.f32	s1, s16
 8016d24:	ee00 0a10 	vmov	s0, r0
 8016d28:	e7a6      	b.n	8016c78 <turn45inR+0x160>
 8016d2a:	bf00      	nop
 8016d2c:	f3af 8000 	nop.w
 8016d30:	c083126e 	.word	0xc083126e
 8016d34:	406fd1ca 	.word	0x406fd1ca
 8016d38:	c083126e 	.word	0xc083126e
 8016d3c:	405fd1ca 	.word	0x405fd1ca
 8016d40:	200133b8 	.word	0x200133b8
 8016d44:	2000b5e8 	.word	0x2000b5e8
 8016d48:	40020400 	.word	0x40020400
 8016d4c:	43340000 	.word	0x43340000
 8016d50:	00000000 	.word	0x00000000
 8016d54:	435b8000 	.word	0x435b8000
 8016d58:	c2340000 	.word	0xc2340000
 8016d5c:	2000bc61 	.word	0x2000bc61
 8016d60:	40020000 	.word	0x40020000
 8016d64:	46b74000 	.word	0x46b74000

08016d68 <turn45inL>:

void turn45inL(parameter turnpara,  char test_mode) {
 8016d68:	b084      	sub	sp, #16
 8016d6a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016d6e:	ed2d 8b06 	vpush	{d8-d10}
 8016d72:	ac0e      	add	r4, sp, #56	; 0x38
 8016d74:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8016d78:	f89d 404c 	ldrb.w	r4, [sp, #76]	; 0x4c
 8016d7c:	ed9d 8a0e 	vldr	s16, [sp, #56]	; 0x38
 8016d80:	eddd 9a0f 	vldr	s19, [sp, #60]	; 0x3c
 8016d84:	9e10      	ldr	r6, [sp, #64]	; 0x40
 8016d86:	eddd 8a11 	vldr	s17, [sp, #68]	; 0x44
 8016d8a:	ed9d 9a12 	vldr	s18, [sp, #72]	; 0x48
 8016d8e:	4d7e      	ldr	r5, [pc, #504]	; (8016f88 <turn45inL+0x220>)
	if (test_mode == 1) {
 8016d90:	2c01      	cmp	r4, #1
 8016d92:	d178      	bne.n	8016e86 <turn45inL+0x11e>
		highspeed_mode = 1;
 8016d94:	4f7d      	ldr	r7, [pc, #500]	; (8016f8c <turn45inL+0x224>)
		STBYON;
 8016d96:	487e      	ldr	r0, [pc, #504]	; (8016f90 <turn45inL+0x228>)
		highspeed_mode = 1;
 8016d98:	603c      	str	r4, [r7, #0]
		STBYON;
 8016d9a:	4622      	mov	r2, r4
 8016d9c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8016da0:	f7eb fc16 	bl	80025d0 <HAL_GPIO_WritePin>
		wall_control_mode = 1;
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 180);		//test5
 8016da4:	ee68 7a08 	vmul.f32	s15, s16, s16
 8016da8:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8016dac:	ee67 7a87 	vmul.f32	s15, s15, s14
 8016db0:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8016db4:	ee67 7a87 	vmul.f32	s15, s15, s14
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
 8016db8:	ed9f 7a76 	vldr	s14, [pc, #472]	; 8016f94 <turn45inL+0x22c>
 8016dbc:	eddf 0a76 	vldr	s1, [pc, #472]	; 8016f98 <turn45inL+0x230>
 8016dc0:	ed9f 0a76 	vldr	s0, [pc, #472]	; 8016f9c <turn45inL+0x234>
		wall_control_mode = 1;
 8016dc4:	702c      	strb	r4, [r5, #0]
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
 8016dc6:	ee87 aa87 	vdiv.f32	s20, s15, s14
		const_speed_wallcut45(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
		slalom_table(45, turnpara.g_speed, turnpara.t_speed, turnpara.t_acc);
		straight_table(180 * 1.4142 + turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 180);
		reset_distance();
		record_mode_sensor = 0;
 8016dca:	2400      	movs	r4, #0
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
 8016dcc:	eef0 1a48 	vmov.f32	s3, s16
 8016dd0:	eeb0 2a4a 	vmov.f32	s4, s20
 8016dd4:	eeb0 1a48 	vmov.f32	s2, s16
 8016dd8:	f7fd f918 	bl	801400c <straight_table>
		const_speed_wallcut45(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
 8016ddc:	eeb0 1a69 	vmov.f32	s2, s19
 8016de0:	eef0 0a48 	vmov.f32	s1, s16
 8016de4:	eeb0 0a69 	vmov.f32	s0, s19
 8016de8:	f7fc fe08 	bl	80139fc <const_speed_wallcut45>
		slalom_table(45, turnpara.g_speed, turnpara.t_speed, turnpara.t_acc);
 8016dec:	eef0 1a49 	vmov.f32	s3, s18
 8016df0:	eeb0 1a68 	vmov.f32	s2, s17
 8016df4:	eef0 0a48 	vmov.f32	s1, s16
 8016df8:	ed9f 0a69 	vldr	s0, [pc, #420]	; 8016fa0 <turn45inL+0x238>
 8016dfc:	f7fd fe20 	bl	8014a40 <slalom_table>
		straight_table(180 * 1.4142 + turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
 8016e00:	4630      	mov	r0, r6
 8016e02:	f001 fb51 	bl	80184a8 <__aeabi_f2d>
 8016e06:	a35c      	add	r3, pc, #368	; (adr r3, 8016f78 <turn45inL+0x210>)
 8016e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016e0c:	f001 f9ee 	bl	80181ec <__adddf3>
 8016e10:	f001 fe96 	bl	8018b40 <__aeabi_d2f>
 8016e14:	eeb0 2a4a 	vmov.f32	s4, s20
 8016e18:	ee00 0a10 	vmov	s0, r0
 8016e1c:	eef0 1a48 	vmov.f32	s3, s16
 8016e20:	ed9f 1a5d 	vldr	s2, [pc, #372]	; 8016f98 <turn45inL+0x230>
 8016e24:	eef0 0a48 	vmov.f32	s1, s16
 8016e28:	f7fd f8f0 	bl	801400c <straight_table>
		reset_distance();
 8016e2c:	f7f5 fefe 	bl	800cc2c <reset_distance>
		record_mode_sensor = 0;
 8016e30:	4b5c      	ldr	r3, [pc, #368]	; (8016fa4 <turn45inL+0x23c>)
		R_stop
 8016e32:	485d      	ldr	r0, [pc, #372]	; (8016fa8 <turn45inL+0x240>)
		record_mode_sensor = 0;
 8016e34:	701c      	strb	r4, [r3, #0]
		R_stop
 8016e36:	4622      	mov	r2, r4
 8016e38:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8016e3c:	f7eb fbc8 	bl	80025d0 <HAL_GPIO_WritePin>
 8016e40:	4622      	mov	r2, r4
 8016e42:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8016e46:	4858      	ldr	r0, [pc, #352]	; (8016fa8 <turn45inL+0x240>)
 8016e48:	f7eb fbc2 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		L_stop
 8016e4c:	4622      	mov	r2, r4
 8016e4e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8016e52:	484f      	ldr	r0, [pc, #316]	; (8016f90 <turn45inL+0x228>)
 8016e54:	f7eb fbbc 	bl	80025d0 <HAL_GPIO_WritePin>
 8016e58:	4622      	mov	r2, r4
 8016e5a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8016e5e:	484c      	ldr	r0, [pc, #304]	; (8016f90 <turn45inL+0x228>)
 8016e60:	f7eb fbb6 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		HAL_Delay(700);
 8016e64:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8016e68:	f7e9 fa32 	bl	80002d0 <HAL_Delay>
		STBYOFF;
 8016e6c:	4622      	mov	r2, r4
 8016e6e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8016e72:	4847      	ldr	r0, [pc, #284]	; (8016f90 <turn45inL+0x228>)
 8016e74:	f7eb fbac 	bl	80025d0 <HAL_GPIO_WritePin>
		highspeed_mode = 0;
 8016e78:	603c      	str	r4, [r7, #0]
		straight_table(90 * 1.4142 * (test_mode - 2) + turnpara.e_ofset, turnpara.g_speed,
				turnpara.g_speed, turnpara.g_speed, 23456);
		wall_control_mode = 5;
	}

}
 8016e7a:	ecbd 8b06 	vpop	{d8-d10}
 8016e7e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016e82:	b004      	add	sp, #16
 8016e84:	4770      	bx	lr
	if (test_mode == 0) {
 8016e86:	bb04      	cbnz	r4, 8016eca <turn45inL+0x162>
		const_speed_wallcut45(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
 8016e88:	eeb0 1a69 	vmov.f32	s2, s19
 8016e8c:	eef0 0a48 	vmov.f32	s1, s16
 8016e90:	eeb0 0a69 	vmov.f32	s0, s19
 8016e94:	f7fc fdb2 	bl	80139fc <const_speed_wallcut45>
		slalom_table(45, turnpara.g_speed, turnpara.t_speed, turnpara.t_acc);
 8016e98:	eef0 1a49 	vmov.f32	s3, s18
 8016e9c:	eeb0 1a68 	vmov.f32	s2, s17
 8016ea0:	eef0 0a48 	vmov.f32	s1, s16
 8016ea4:	ed9f 0a3e 	vldr	s0, [pc, #248]	; 8016fa0 <turn45inL+0x238>
 8016ea8:	f7fd fdca 	bl	8014a40 <slalom_table>
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed, 23456);
 8016eac:	ed9f 2a3f 	vldr	s4, [pc, #252]	; 8016fac <turn45inL+0x244>
 8016eb0:	ee00 6a10 	vmov	s0, r6
 8016eb4:	eef0 1a48 	vmov.f32	s3, s16
 8016eb8:	eeb0 1a48 	vmov.f32	s2, s16
 8016ebc:	eef0 0a48 	vmov.f32	s1, s16
		straight_table(90 * 1.4142 * (test_mode - 2) + turnpara.e_ofset, turnpara.g_speed,
 8016ec0:	f7fd f8a4 	bl	801400c <straight_table>
		wall_control_mode = 5;
 8016ec4:	2305      	movs	r3, #5
 8016ec6:	702b      	strb	r3, [r5, #0]
}
 8016ec8:	e7d7      	b.n	8016e7a <turn45inL+0x112>
		highspeed_mode = 1;
 8016eca:	4b30      	ldr	r3, [pc, #192]	; (8016f8c <turn45inL+0x224>)
		STBYON;
 8016ecc:	4830      	ldr	r0, [pc, #192]	; (8016f90 <turn45inL+0x228>)
		highspeed_mode = 1;
 8016ece:	2701      	movs	r7, #1
		STBYON;
 8016ed0:	463a      	mov	r2, r7
 8016ed2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
		highspeed_mode = 1;
 8016ed6:	601f      	str	r7, [r3, #0]
		STBYON;
 8016ed8:	f7eb fb7a 	bl	80025d0 <HAL_GPIO_WritePin>
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 180);		//test5
 8016edc:	ee68 7a08 	vmul.f32	s15, s16, s16
 8016ee0:	eeb0 2a08 	vmov.f32	s4, #8	; 0x40400000  3.0
 8016ee4:	ee67 7a82 	vmul.f32	s15, s15, s4
 8016ee8:	eeb6 2a00 	vmov.f32	s4, #96	; 0x3f000000  0.5
 8016eec:	ee67 7a82 	vmul.f32	s15, s15, s4
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
 8016ef0:	ed9f 2a28 	vldr	s4, [pc, #160]	; 8016f94 <turn45inL+0x22c>
 8016ef4:	eddf 0a28 	vldr	s1, [pc, #160]	; 8016f98 <turn45inL+0x230>
 8016ef8:	ed9f 0a28 	vldr	s0, [pc, #160]	; 8016f9c <turn45inL+0x234>
		wall_control_mode = 1;
 8016efc:	702f      	strb	r7, [r5, #0]
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
 8016efe:	ee87 2a82 	vdiv.f32	s4, s15, s4
 8016f02:	eef0 1a48 	vmov.f32	s3, s16
 8016f06:	eeb0 1a48 	vmov.f32	s2, s16
 8016f0a:	f7fd f87f 	bl	801400c <straight_table>
		const_speed_wallcut45(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
 8016f0e:	eeb0 1a69 	vmov.f32	s2, s19
 8016f12:	eef0 0a48 	vmov.f32	s1, s16
 8016f16:	eeb0 0a69 	vmov.f32	s0, s19
 8016f1a:	f7fc fd6f 	bl	80139fc <const_speed_wallcut45>
		slalom_table(45, turnpara.g_speed, turnpara.t_speed, turnpara.t_acc);
 8016f1e:	eef0 1a49 	vmov.f32	s3, s18
 8016f22:	eeb0 1a68 	vmov.f32	s2, s17
 8016f26:	eef0 0a48 	vmov.f32	s1, s16
 8016f2a:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 8016fa0 <turn45inL+0x238>
 8016f2e:	f7fd fd87 	bl	8014a40 <slalom_table>
		straight_table(90 * 1.4142 * (test_mode - 2) + turnpara.e_ofset, turnpara.g_speed,
 8016f32:	1ea0      	subs	r0, r4, #2
 8016f34:	f001 faa6 	bl	8018484 <__aeabi_i2d>
 8016f38:	a311      	add	r3, pc, #68	; (adr r3, 8016f80 <turn45inL+0x218>)
 8016f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016f3e:	f001 fb07 	bl	8018550 <__aeabi_dmul>
 8016f42:	4680      	mov	r8, r0
 8016f44:	4630      	mov	r0, r6
 8016f46:	4689      	mov	r9, r1
 8016f48:	f001 faae 	bl	80184a8 <__aeabi_f2d>
 8016f4c:	4602      	mov	r2, r0
 8016f4e:	460b      	mov	r3, r1
 8016f50:	4640      	mov	r0, r8
 8016f52:	4649      	mov	r1, r9
 8016f54:	f001 f94a 	bl	80181ec <__adddf3>
 8016f58:	f001 fdf2 	bl	8018b40 <__aeabi_d2f>
 8016f5c:	ed9f 2a13 	vldr	s4, [pc, #76]	; 8016fac <turn45inL+0x244>
 8016f60:	eef0 1a48 	vmov.f32	s3, s16
 8016f64:	eeb0 1a48 	vmov.f32	s2, s16
 8016f68:	eef0 0a48 	vmov.f32	s1, s16
 8016f6c:	ee00 0a10 	vmov	s0, r0
 8016f70:	e7a6      	b.n	8016ec0 <turn45inL+0x158>
 8016f72:	bf00      	nop
 8016f74:	f3af 8000 	nop.w
 8016f78:	c083126e 	.word	0xc083126e
 8016f7c:	406fd1ca 	.word	0x406fd1ca
 8016f80:	c083126e 	.word	0xc083126e
 8016f84:	405fd1ca 	.word	0x405fd1ca
 8016f88:	200133b8 	.word	0x200133b8
 8016f8c:	2000b5e8 	.word	0x2000b5e8
 8016f90:	40020400 	.word	0x40020400
 8016f94:	43340000 	.word	0x43340000
 8016f98:	00000000 	.word	0x00000000
 8016f9c:	435b8000 	.word	0x435b8000
 8016fa0:	42340000 	.word	0x42340000
 8016fa4:	2000bc61 	.word	0x2000bc61
 8016fa8:	40020000 	.word	0x40020000
 8016fac:	46b74000 	.word	0x46b74000

08016fb0 <turn135inR>:
void turn135inR(parameter turnpara,  char test_mode) {
 8016fb0:	b084      	sub	sp, #16
 8016fb2:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016fb6:	ed2d 8b06 	vpush	{d8-d10}
 8016fba:	ac0e      	add	r4, sp, #56	; 0x38
 8016fbc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8016fc0:	f89d 404c 	ldrb.w	r4, [sp, #76]	; 0x4c
 8016fc4:	ed9d 9a12 	vldr	s18, [sp, #72]	; 0x48
 8016fc8:	eddd 8a11 	vldr	s17, [sp, #68]	; 0x44
 8016fcc:	ed9d 8a0e 	vldr	s16, [sp, #56]	; 0x38
 8016fd0:	eddd 9a0f 	vldr	s19, [sp, #60]	; 0x3c
 8016fd4:	9e10      	ldr	r6, [sp, #64]	; 0x40
 8016fd6:	4d80      	ldr	r5, [pc, #512]	; (80171d8 <turn135inR+0x228>)
	if (test_mode == 1) {
 8016fd8:	2c01      	cmp	r4, #1
 8016fda:	eeb1 9a49 	vneg.f32	s18, s18
 8016fde:	eef1 8a68 	vneg.f32	s17, s17
 8016fe2:	d178      	bne.n	80170d6 <turn135inR+0x126>
		highspeed_mode = 1;
 8016fe4:	4f7d      	ldr	r7, [pc, #500]	; (80171dc <turn135inR+0x22c>)
		STBYON;
 8016fe6:	487e      	ldr	r0, [pc, #504]	; (80171e0 <turn135inR+0x230>)
		highspeed_mode = 1;
 8016fe8:	603c      	str	r4, [r7, #0]
		STBYON;
 8016fea:	4622      	mov	r2, r4
 8016fec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8016ff0:	f7eb faee 	bl	80025d0 <HAL_GPIO_WritePin>
		wall_control_mode = 1;
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 180);		//test5
 8016ff4:	ee68 7a08 	vmul.f32	s15, s16, s16
 8016ff8:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8016ffc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8017000:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8017004:	ee67 7a87 	vmul.f32	s15, s15, s14
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
 8017008:	ed9f 7a76 	vldr	s14, [pc, #472]	; 80171e4 <turn135inR+0x234>
 801700c:	eddf 0a76 	vldr	s1, [pc, #472]	; 80171e8 <turn135inR+0x238>
 8017010:	ed9f 0a76 	vldr	s0, [pc, #472]	; 80171ec <turn135inR+0x23c>
		wall_control_mode = 1;
 8017014:	702c      	strb	r4, [r5, #0]
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
 8017016:	ee87 aa87 	vdiv.f32	s20, s15, s14
		const_speed_wallcut45(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
		slalom_table(-135, turnpara.g_speed, -turnpara.t_speed, -turnpara.t_acc);
		straight_table(180 * 1.4142 + turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 180);
		reset_distance();
		record_mode_sensor = 0;
 801701a:	2400      	movs	r4, #0
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
 801701c:	eef0 1a48 	vmov.f32	s3, s16
 8017020:	eeb0 2a4a 	vmov.f32	s4, s20
 8017024:	eeb0 1a48 	vmov.f32	s2, s16
 8017028:	f7fc fff0 	bl	801400c <straight_table>
		const_speed_wallcut45(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
 801702c:	eeb0 1a69 	vmov.f32	s2, s19
 8017030:	eef0 0a48 	vmov.f32	s1, s16
 8017034:	eeb0 0a69 	vmov.f32	s0, s19
 8017038:	f7fc fce0 	bl	80139fc <const_speed_wallcut45>
		slalom_table(-135, turnpara.g_speed, -turnpara.t_speed, -turnpara.t_acc);
 801703c:	eef0 1a49 	vmov.f32	s3, s18
 8017040:	eeb0 1a68 	vmov.f32	s2, s17
 8017044:	eef0 0a48 	vmov.f32	s1, s16
 8017048:	ed9f 0a69 	vldr	s0, [pc, #420]	; 80171f0 <turn135inR+0x240>
 801704c:	f7fd fcf8 	bl	8014a40 <slalom_table>
		straight_table(180 * 1.4142 + turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
 8017050:	4630      	mov	r0, r6
 8017052:	f001 fa29 	bl	80184a8 <__aeabi_f2d>
 8017056:	a35c      	add	r3, pc, #368	; (adr r3, 80171c8 <turn135inR+0x218>)
 8017058:	e9d3 2300 	ldrd	r2, r3, [r3]
 801705c:	f001 f8c6 	bl	80181ec <__adddf3>
 8017060:	f001 fd6e 	bl	8018b40 <__aeabi_d2f>
 8017064:	eeb0 2a4a 	vmov.f32	s4, s20
 8017068:	ee00 0a10 	vmov	s0, r0
 801706c:	eef0 1a48 	vmov.f32	s3, s16
 8017070:	ed9f 1a5d 	vldr	s2, [pc, #372]	; 80171e8 <turn135inR+0x238>
 8017074:	eef0 0a48 	vmov.f32	s1, s16
 8017078:	f7fc ffc8 	bl	801400c <straight_table>
		reset_distance();
 801707c:	f7f5 fdd6 	bl	800cc2c <reset_distance>
		record_mode_sensor = 0;
 8017080:	4b5c      	ldr	r3, [pc, #368]	; (80171f4 <turn135inR+0x244>)
		R_stop
 8017082:	485d      	ldr	r0, [pc, #372]	; (80171f8 <turn135inR+0x248>)
		record_mode_sensor = 0;
 8017084:	701c      	strb	r4, [r3, #0]
		R_stop
 8017086:	4622      	mov	r2, r4
 8017088:	f44f 6180 	mov.w	r1, #1024	; 0x400
 801708c:	f7eb faa0 	bl	80025d0 <HAL_GPIO_WritePin>
 8017090:	4622      	mov	r2, r4
 8017092:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8017096:	4858      	ldr	r0, [pc, #352]	; (80171f8 <turn135inR+0x248>)
 8017098:	f7eb fa9a 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		L_stop
 801709c:	4622      	mov	r2, r4
 801709e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80170a2:	484f      	ldr	r0, [pc, #316]	; (80171e0 <turn135inR+0x230>)
 80170a4:	f7eb fa94 	bl	80025d0 <HAL_GPIO_WritePin>
 80170a8:	4622      	mov	r2, r4
 80170aa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80170ae:	484c      	ldr	r0, [pc, #304]	; (80171e0 <turn135inR+0x230>)
 80170b0:	f7eb fa8e 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		HAL_Delay(700);
 80170b4:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 80170b8:	f7e9 f90a 	bl	80002d0 <HAL_Delay>
		STBYOFF;
 80170bc:	4622      	mov	r2, r4
 80170be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80170c2:	4847      	ldr	r0, [pc, #284]	; (80171e0 <turn135inR+0x230>)
 80170c4:	f7eb fa84 	bl	80025d0 <HAL_GPIO_WritePin>
		highspeed_mode = 0;
 80170c8:	603c      	str	r4, [r7, #0]
				turnpara.g_speed, turnpara.g_speed, 23456);
		wall_control_mode = 5;

	}

}
 80170ca:	ecbd 8b06 	vpop	{d8-d10}
 80170ce:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80170d2:	b004      	add	sp, #16
 80170d4:	4770      	bx	lr
	if (test_mode == 0) {
 80170d6:	bb04      	cbnz	r4, 801711a <turn135inR+0x16a>
		const_speed_wallcut45(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
 80170d8:	eeb0 1a69 	vmov.f32	s2, s19
 80170dc:	eef0 0a48 	vmov.f32	s1, s16
 80170e0:	eeb0 0a69 	vmov.f32	s0, s19
 80170e4:	f7fc fc8a 	bl	80139fc <const_speed_wallcut45>
		slalom_table(-135, turnpara.g_speed, -turnpara.t_speed, -turnpara.t_acc);
 80170e8:	eef0 1a49 	vmov.f32	s3, s18
 80170ec:	eeb0 1a68 	vmov.f32	s2, s17
 80170f0:	eef0 0a48 	vmov.f32	s1, s16
 80170f4:	ed9f 0a3e 	vldr	s0, [pc, #248]	; 80171f0 <turn135inR+0x240>
 80170f8:	f7fd fca2 	bl	8014a40 <slalom_table>
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed, 23456);
 80170fc:	ed9f 2a3f 	vldr	s4, [pc, #252]	; 80171fc <turn135inR+0x24c>
 8017100:	ee00 6a10 	vmov	s0, r6
 8017104:	eef0 1a48 	vmov.f32	s3, s16
 8017108:	eeb0 1a48 	vmov.f32	s2, s16
 801710c:	eef0 0a48 	vmov.f32	s1, s16
		straight_table(90 * 1.4142 * (test_mode - 2) + turnpara.e_ofset, turnpara.g_speed,
 8017110:	f7fc ff7c 	bl	801400c <straight_table>
		wall_control_mode = 5;
 8017114:	2305      	movs	r3, #5
 8017116:	702b      	strb	r3, [r5, #0]
}
 8017118:	e7d7      	b.n	80170ca <turn135inR+0x11a>
		highspeed_mode = 1;
 801711a:	4b30      	ldr	r3, [pc, #192]	; (80171dc <turn135inR+0x22c>)
		STBYON;
 801711c:	4830      	ldr	r0, [pc, #192]	; (80171e0 <turn135inR+0x230>)
		highspeed_mode = 1;
 801711e:	2701      	movs	r7, #1
		STBYON;
 8017120:	463a      	mov	r2, r7
 8017122:	f44f 5100 	mov.w	r1, #8192	; 0x2000
		highspeed_mode = 1;
 8017126:	601f      	str	r7, [r3, #0]
		STBYON;
 8017128:	f7eb fa52 	bl	80025d0 <HAL_GPIO_WritePin>
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 180);		//test5
 801712c:	ee68 7a08 	vmul.f32	s15, s16, s16
 8017130:	eeb0 2a08 	vmov.f32	s4, #8	; 0x40400000  3.0
 8017134:	ee67 7a82 	vmul.f32	s15, s15, s4
 8017138:	eeb6 2a00 	vmov.f32	s4, #96	; 0x3f000000  0.5
 801713c:	ee67 7a82 	vmul.f32	s15, s15, s4
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
 8017140:	ed9f 2a28 	vldr	s4, [pc, #160]	; 80171e4 <turn135inR+0x234>
 8017144:	eddf 0a28 	vldr	s1, [pc, #160]	; 80171e8 <turn135inR+0x238>
 8017148:	ed9f 0a28 	vldr	s0, [pc, #160]	; 80171ec <turn135inR+0x23c>
		wall_control_mode = 1;
 801714c:	702f      	strb	r7, [r5, #0]
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
 801714e:	ee87 2a82 	vdiv.f32	s4, s15, s4
 8017152:	eef0 1a48 	vmov.f32	s3, s16
 8017156:	eeb0 1a48 	vmov.f32	s2, s16
 801715a:	f7fc ff57 	bl	801400c <straight_table>
		const_speed_wallcut45(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
 801715e:	eeb0 1a69 	vmov.f32	s2, s19
 8017162:	eef0 0a48 	vmov.f32	s1, s16
 8017166:	eeb0 0a69 	vmov.f32	s0, s19
 801716a:	f7fc fc47 	bl	80139fc <const_speed_wallcut45>
		slalom_table(-135, turnpara.g_speed, -turnpara.t_speed, -turnpara.t_acc);
 801716e:	eef0 1a49 	vmov.f32	s3, s18
 8017172:	eeb0 1a68 	vmov.f32	s2, s17
 8017176:	eef0 0a48 	vmov.f32	s1, s16
 801717a:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 80171f0 <turn135inR+0x240>
 801717e:	f7fd fc5f 	bl	8014a40 <slalom_table>
		straight_table(90 * 1.4142 * (test_mode - 2) + turnpara.e_ofset, turnpara.g_speed,
 8017182:	1ea0      	subs	r0, r4, #2
 8017184:	f001 f97e 	bl	8018484 <__aeabi_i2d>
 8017188:	a311      	add	r3, pc, #68	; (adr r3, 80171d0 <turn135inR+0x220>)
 801718a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801718e:	f001 f9df 	bl	8018550 <__aeabi_dmul>
 8017192:	4680      	mov	r8, r0
 8017194:	4630      	mov	r0, r6
 8017196:	4689      	mov	r9, r1
 8017198:	f001 f986 	bl	80184a8 <__aeabi_f2d>
 801719c:	4602      	mov	r2, r0
 801719e:	460b      	mov	r3, r1
 80171a0:	4640      	mov	r0, r8
 80171a2:	4649      	mov	r1, r9
 80171a4:	f001 f822 	bl	80181ec <__adddf3>
 80171a8:	f001 fcca 	bl	8018b40 <__aeabi_d2f>
 80171ac:	ed9f 2a13 	vldr	s4, [pc, #76]	; 80171fc <turn135inR+0x24c>
 80171b0:	eef0 1a48 	vmov.f32	s3, s16
 80171b4:	eeb0 1a48 	vmov.f32	s2, s16
 80171b8:	eef0 0a48 	vmov.f32	s1, s16
 80171bc:	ee00 0a10 	vmov	s0, r0
 80171c0:	e7a6      	b.n	8017110 <turn135inR+0x160>
 80171c2:	bf00      	nop
 80171c4:	f3af 8000 	nop.w
 80171c8:	c083126e 	.word	0xc083126e
 80171cc:	406fd1ca 	.word	0x406fd1ca
 80171d0:	c083126e 	.word	0xc083126e
 80171d4:	405fd1ca 	.word	0x405fd1ca
 80171d8:	200133b8 	.word	0x200133b8
 80171dc:	2000b5e8 	.word	0x2000b5e8
 80171e0:	40020400 	.word	0x40020400
 80171e4:	43340000 	.word	0x43340000
 80171e8:	00000000 	.word	0x00000000
 80171ec:	435b8000 	.word	0x435b8000
 80171f0:	c3070000 	.word	0xc3070000
 80171f4:	2000bc61 	.word	0x2000bc61
 80171f8:	40020000 	.word	0x40020000
 80171fc:	46b74000 	.word	0x46b74000

08017200 <turn135inL>:
void turn135inL(parameter turnpara, char test_mode) {
 8017200:	b084      	sub	sp, #16
 8017202:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017206:	ed2d 8b06 	vpush	{d8-d10}
 801720a:	ac0e      	add	r4, sp, #56	; 0x38
 801720c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8017210:	f89d 404c 	ldrb.w	r4, [sp, #76]	; 0x4c
 8017214:	ed9d 8a0e 	vldr	s16, [sp, #56]	; 0x38
 8017218:	eddd 9a0f 	vldr	s19, [sp, #60]	; 0x3c
 801721c:	9e10      	ldr	r6, [sp, #64]	; 0x40
 801721e:	eddd 8a11 	vldr	s17, [sp, #68]	; 0x44
 8017222:	ed9d 9a12 	vldr	s18, [sp, #72]	; 0x48
 8017226:	4d7e      	ldr	r5, [pc, #504]	; (8017420 <turn135inL+0x220>)
	if (test_mode == 1) {
 8017228:	2c01      	cmp	r4, #1
 801722a:	d178      	bne.n	801731e <turn135inL+0x11e>
		highspeed_mode = 1;
 801722c:	4f7d      	ldr	r7, [pc, #500]	; (8017424 <turn135inL+0x224>)
		STBYON;
 801722e:	487e      	ldr	r0, [pc, #504]	; (8017428 <turn135inL+0x228>)
		highspeed_mode = 1;
 8017230:	603c      	str	r4, [r7, #0]
		STBYON;
 8017232:	4622      	mov	r2, r4
 8017234:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8017238:	f7eb f9ca 	bl	80025d0 <HAL_GPIO_WritePin>
		wall_control_mode = 1;
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 180);		//test5
 801723c:	ee68 7a08 	vmul.f32	s15, s16, s16
 8017240:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8017244:	ee67 7a87 	vmul.f32	s15, s15, s14
 8017248:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 801724c:	ee67 7a87 	vmul.f32	s15, s15, s14
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
 8017250:	ed9f 7a76 	vldr	s14, [pc, #472]	; 801742c <turn135inL+0x22c>
 8017254:	eddf 0a76 	vldr	s1, [pc, #472]	; 8017430 <turn135inL+0x230>
 8017258:	ed9f 0a76 	vldr	s0, [pc, #472]	; 8017434 <turn135inL+0x234>
		wall_control_mode = 1;
 801725c:	702c      	strb	r4, [r5, #0]
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
 801725e:	ee87 aa87 	vdiv.f32	s20, s15, s14
		const_speed_wallcut45(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
		slalom_table(135, turnpara.g_speed, turnpara.t_speed, turnpara.t_acc);
		straight_table(180 * 1.4142 + turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 180);
		reset_distance();
		record_mode_sensor = 0;
 8017262:	2400      	movs	r4, #0
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
 8017264:	eef0 1a48 	vmov.f32	s3, s16
 8017268:	eeb0 2a4a 	vmov.f32	s4, s20
 801726c:	eeb0 1a48 	vmov.f32	s2, s16
 8017270:	f7fc fecc 	bl	801400c <straight_table>
		const_speed_wallcut45(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
 8017274:	eeb0 1a69 	vmov.f32	s2, s19
 8017278:	eef0 0a48 	vmov.f32	s1, s16
 801727c:	eeb0 0a69 	vmov.f32	s0, s19
 8017280:	f7fc fbbc 	bl	80139fc <const_speed_wallcut45>
		slalom_table(135, turnpara.g_speed, turnpara.t_speed, turnpara.t_acc);
 8017284:	eef0 1a49 	vmov.f32	s3, s18
 8017288:	eeb0 1a68 	vmov.f32	s2, s17
 801728c:	eef0 0a48 	vmov.f32	s1, s16
 8017290:	ed9f 0a69 	vldr	s0, [pc, #420]	; 8017438 <turn135inL+0x238>
 8017294:	f7fd fbd4 	bl	8014a40 <slalom_table>
		straight_table(180 * 1.4142 + turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
 8017298:	4630      	mov	r0, r6
 801729a:	f001 f905 	bl	80184a8 <__aeabi_f2d>
 801729e:	a35c      	add	r3, pc, #368	; (adr r3, 8017410 <turn135inL+0x210>)
 80172a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80172a4:	f000 ffa2 	bl	80181ec <__adddf3>
 80172a8:	f001 fc4a 	bl	8018b40 <__aeabi_d2f>
 80172ac:	eeb0 2a4a 	vmov.f32	s4, s20
 80172b0:	ee00 0a10 	vmov	s0, r0
 80172b4:	eef0 1a48 	vmov.f32	s3, s16
 80172b8:	ed9f 1a5d 	vldr	s2, [pc, #372]	; 8017430 <turn135inL+0x230>
 80172bc:	eef0 0a48 	vmov.f32	s1, s16
 80172c0:	f7fc fea4 	bl	801400c <straight_table>
		reset_distance();
 80172c4:	f7f5 fcb2 	bl	800cc2c <reset_distance>
		record_mode_sensor = 0;
 80172c8:	4b5c      	ldr	r3, [pc, #368]	; (801743c <turn135inL+0x23c>)
		R_stop
 80172ca:	485d      	ldr	r0, [pc, #372]	; (8017440 <turn135inL+0x240>)
		record_mode_sensor = 0;
 80172cc:	701c      	strb	r4, [r3, #0]
		R_stop
 80172ce:	4622      	mov	r2, r4
 80172d0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80172d4:	f7eb f97c 	bl	80025d0 <HAL_GPIO_WritePin>
 80172d8:	4622      	mov	r2, r4
 80172da:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80172de:	4858      	ldr	r0, [pc, #352]	; (8017440 <turn135inL+0x240>)
 80172e0:	f7eb f976 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		L_stop
 80172e4:	4622      	mov	r2, r4
 80172e6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80172ea:	484f      	ldr	r0, [pc, #316]	; (8017428 <turn135inL+0x228>)
 80172ec:	f7eb f970 	bl	80025d0 <HAL_GPIO_WritePin>
 80172f0:	4622      	mov	r2, r4
 80172f2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80172f6:	484c      	ldr	r0, [pc, #304]	; (8017428 <turn135inL+0x228>)
 80172f8:	f7eb f96a 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		HAL_Delay(700);
 80172fc:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8017300:	f7e8 ffe6 	bl	80002d0 <HAL_Delay>
		STBYOFF;
 8017304:	4622      	mov	r2, r4
 8017306:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 801730a:	4847      	ldr	r0, [pc, #284]	; (8017428 <turn135inL+0x228>)
 801730c:	f7eb f960 	bl	80025d0 <HAL_GPIO_WritePin>
		highspeed_mode = 0;
 8017310:	603c      	str	r4, [r7, #0]
		straight_table(90 * 1.4142 * (test_mode - 2) + turnpara.e_ofset, turnpara.g_speed,
				turnpara.g_speed, turnpara.g_speed, 23456);
		wall_control_mode = 5;

	}
}
 8017312:	ecbd 8b06 	vpop	{d8-d10}
 8017316:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801731a:	b004      	add	sp, #16
 801731c:	4770      	bx	lr
	if (test_mode == 0) {
 801731e:	bb04      	cbnz	r4, 8017362 <turn135inL+0x162>
		const_speed_wallcut45(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
 8017320:	eeb0 1a69 	vmov.f32	s2, s19
 8017324:	eef0 0a48 	vmov.f32	s1, s16
 8017328:	eeb0 0a69 	vmov.f32	s0, s19
 801732c:	f7fc fb66 	bl	80139fc <const_speed_wallcut45>
		slalom_table(135, turnpara.g_speed, turnpara.t_speed, turnpara.t_acc);
 8017330:	eef0 1a49 	vmov.f32	s3, s18
 8017334:	eeb0 1a68 	vmov.f32	s2, s17
 8017338:	eef0 0a48 	vmov.f32	s1, s16
 801733c:	ed9f 0a3e 	vldr	s0, [pc, #248]	; 8017438 <turn135inL+0x238>
 8017340:	f7fd fb7e 	bl	8014a40 <slalom_table>
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed, 23456);
 8017344:	ed9f 2a3f 	vldr	s4, [pc, #252]	; 8017444 <turn135inL+0x244>
 8017348:	ee00 6a10 	vmov	s0, r6
 801734c:	eef0 1a48 	vmov.f32	s3, s16
 8017350:	eeb0 1a48 	vmov.f32	s2, s16
 8017354:	eef0 0a48 	vmov.f32	s1, s16
		straight_table(90 * 1.4142 * (test_mode - 2) + turnpara.e_ofset, turnpara.g_speed,
 8017358:	f7fc fe58 	bl	801400c <straight_table>
		wall_control_mode = 5;
 801735c:	2305      	movs	r3, #5
 801735e:	702b      	strb	r3, [r5, #0]
}
 8017360:	e7d7      	b.n	8017312 <turn135inL+0x112>
		highspeed_mode = 1;
 8017362:	4b30      	ldr	r3, [pc, #192]	; (8017424 <turn135inL+0x224>)
		STBYON;
 8017364:	4830      	ldr	r0, [pc, #192]	; (8017428 <turn135inL+0x228>)
		highspeed_mode = 1;
 8017366:	2701      	movs	r7, #1
		STBYON;
 8017368:	463a      	mov	r2, r7
 801736a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
		highspeed_mode = 1;
 801736e:	601f      	str	r7, [r3, #0]
		STBYON;
 8017370:	f7eb f92e 	bl	80025d0 <HAL_GPIO_WritePin>
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 180);		//test5
 8017374:	ee68 7a08 	vmul.f32	s15, s16, s16
 8017378:	eeb0 2a08 	vmov.f32	s4, #8	; 0x40400000  3.0
 801737c:	ee67 7a82 	vmul.f32	s15, s15, s4
 8017380:	eeb6 2a00 	vmov.f32	s4, #96	; 0x3f000000  0.5
 8017384:	ee67 7a82 	vmul.f32	s15, s15, s4
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
 8017388:	ed9f 2a28 	vldr	s4, [pc, #160]	; 801742c <turn135inL+0x22c>
 801738c:	eddf 0a28 	vldr	s1, [pc, #160]	; 8017430 <turn135inL+0x230>
 8017390:	ed9f 0a28 	vldr	s0, [pc, #160]	; 8017434 <turn135inL+0x234>
		wall_control_mode = 1;
 8017394:	702f      	strb	r7, [r5, #0]
		straight_table(39.5 + 180, 0, turnpara.g_speed, turnpara.g_speed,
 8017396:	ee87 2a82 	vdiv.f32	s4, s15, s4
 801739a:	eef0 1a48 	vmov.f32	s3, s16
 801739e:	eeb0 1a48 	vmov.f32	s2, s16
 80173a2:	f7fc fe33 	bl	801400c <straight_table>
		const_speed_wallcut45(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
 80173a6:	eeb0 1a69 	vmov.f32	s2, s19
 80173aa:	eef0 0a48 	vmov.f32	s1, s16
 80173ae:	eeb0 0a69 	vmov.f32	s0, s19
 80173b2:	f7fc fb23 	bl	80139fc <const_speed_wallcut45>
		slalom_table(135, turnpara.g_speed, turnpara.t_speed, turnpara.t_acc);
 80173b6:	eef0 1a49 	vmov.f32	s3, s18
 80173ba:	eeb0 1a68 	vmov.f32	s2, s17
 80173be:	eef0 0a48 	vmov.f32	s1, s16
 80173c2:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 8017438 <turn135inL+0x238>
 80173c6:	f7fd fb3b 	bl	8014a40 <slalom_table>
		straight_table(90 * 1.4142 * (test_mode - 2) + turnpara.e_ofset, turnpara.g_speed,
 80173ca:	1ea0      	subs	r0, r4, #2
 80173cc:	f001 f85a 	bl	8018484 <__aeabi_i2d>
 80173d0:	a311      	add	r3, pc, #68	; (adr r3, 8017418 <turn135inL+0x218>)
 80173d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80173d6:	f001 f8bb 	bl	8018550 <__aeabi_dmul>
 80173da:	4680      	mov	r8, r0
 80173dc:	4630      	mov	r0, r6
 80173de:	4689      	mov	r9, r1
 80173e0:	f001 f862 	bl	80184a8 <__aeabi_f2d>
 80173e4:	4602      	mov	r2, r0
 80173e6:	460b      	mov	r3, r1
 80173e8:	4640      	mov	r0, r8
 80173ea:	4649      	mov	r1, r9
 80173ec:	f000 fefe 	bl	80181ec <__adddf3>
 80173f0:	f001 fba6 	bl	8018b40 <__aeabi_d2f>
 80173f4:	ed9f 2a13 	vldr	s4, [pc, #76]	; 8017444 <turn135inL+0x244>
 80173f8:	eef0 1a48 	vmov.f32	s3, s16
 80173fc:	eeb0 1a48 	vmov.f32	s2, s16
 8017400:	eef0 0a48 	vmov.f32	s1, s16
 8017404:	ee00 0a10 	vmov	s0, r0
 8017408:	e7a6      	b.n	8017358 <turn135inL+0x158>
 801740a:	bf00      	nop
 801740c:	f3af 8000 	nop.w
 8017410:	c083126e 	.word	0xc083126e
 8017414:	406fd1ca 	.word	0x406fd1ca
 8017418:	c083126e 	.word	0xc083126e
 801741c:	405fd1ca 	.word	0x405fd1ca
 8017420:	200133b8 	.word	0x200133b8
 8017424:	2000b5e8 	.word	0x2000b5e8
 8017428:	40020400 	.word	0x40020400
 801742c:	43340000 	.word	0x43340000
 8017430:	00000000 	.word	0x00000000
 8017434:	435b8000 	.word	0x435b8000
 8017438:	43070000 	.word	0x43070000
 801743c:	2000bc61 	.word	0x2000bc61
 8017440:	40020000 	.word	0x40020000
 8017444:	46b74000 	.word	0x46b74000

08017448 <turn45outR>:
void turn45outR(parameter turnpara,  char test_mode) {
 8017448:	b084      	sub	sp, #16
 801744a:	b510      	push	{r4, lr}
 801744c:	ed2d 8b04 	vpush	{d8-d9}
 8017450:	ac06      	add	r4, sp, #24
 8017452:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8017456:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
 801745a:	ed9d 8a06 	vldr	s16, [sp, #24]
 801745e:	ed9d 1a07 	vldr	s2, [sp, #28]
 8017462:	ed9d 9a0a 	vldr	s18, [sp, #40]	; 0x28
 8017466:	eddd 8a09 	vldr	s17, [sp, #36]	; 0x24
 801746a:	eddd 9a08 	vldr	s19, [sp, #32]
	if (test_mode == 1) {
 801746e:	2b01      	cmp	r3, #1
		//straight_table(90 * 1.4142 , turnpara.g_speed, turnpara.g_speed, turnpara.g_speed, 23456);
		const_speed_wallcutslantR(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
 8017470:	eef0 0a48 	vmov.f32	s1, s16
 8017474:	eeb0 0a41 	vmov.f32	s0, s2
 8017478:	eeb1 9a49 	vneg.f32	s18, s18
 801747c:	eef1 8a68 	vneg.f32	s17, s17
	if (test_mode == 1) {
 8017480:	d152      	bne.n	8017528 <turn45outR+0xe0>
		const_speed_wallcutslantR(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
 8017482:	f7fc fb4d 	bl	8013b20 <const_speed_wallcutslantR>
		slalom_table(-45, turnpara.g_speed, -turnpara.t_speed, -turnpara.t_acc);
 8017486:	eef0 1a49 	vmov.f32	s3, s18
 801748a:	eeb0 1a68 	vmov.f32	s2, s17
 801748e:	eef0 0a48 	vmov.f32	s1, s16
 8017492:	ed9f 0a35 	vldr	s0, [pc, #212]	; 8017568 <turn45outR+0x120>
 8017496:	f7fd fad3 	bl	8014a40 <slalom_table>
		straight_table(180 + turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 180);
 801749a:	ee28 2a08 	vmul.f32	s4, s16, s16
 801749e:	eef0 7a08 	vmov.f32	s15, #8	; 0x40400000  3.0
 80174a2:	ee22 2a27 	vmul.f32	s4, s4, s15
 80174a6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80174aa:	ee22 2a27 	vmul.f32	s4, s4, s15
		straight_table(180 + turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
 80174ae:	ed9f 0a2f 	vldr	s0, [pc, #188]	; 801756c <turn45outR+0x124>
 80174b2:	ed9f 1a2f 	vldr	s2, [pc, #188]	; 8017570 <turn45outR+0x128>
 80174b6:	ee82 2a00 	vdiv.f32	s4, s4, s0
		reset_distance();
		record_mode_sensor = 0;
 80174ba:	2400      	movs	r4, #0
		straight_table(180 + turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
 80174bc:	eef0 1a48 	vmov.f32	s3, s16
 80174c0:	eef0 0a48 	vmov.f32	s1, s16
 80174c4:	ee39 0a80 	vadd.f32	s0, s19, s0
 80174c8:	f7fc fda0 	bl	801400c <straight_table>
		reset_distance();
 80174cc:	f7f5 fbae 	bl	800cc2c <reset_distance>
		record_mode_sensor = 0;
 80174d0:	4b28      	ldr	r3, [pc, #160]	; (8017574 <turn45outR+0x12c>)
		R_stop
 80174d2:	4829      	ldr	r0, [pc, #164]	; (8017578 <turn45outR+0x130>)
		record_mode_sensor = 0;
 80174d4:	701c      	strb	r4, [r3, #0]
		R_stop
 80174d6:	4622      	mov	r2, r4
 80174d8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80174dc:	f7eb f878 	bl	80025d0 <HAL_GPIO_WritePin>
 80174e0:	4622      	mov	r2, r4
 80174e2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80174e6:	4824      	ldr	r0, [pc, #144]	; (8017578 <turn45outR+0x130>)
 80174e8:	f7eb f872 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		L_stop
 80174ec:	4622      	mov	r2, r4
 80174ee:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80174f2:	4822      	ldr	r0, [pc, #136]	; (801757c <turn45outR+0x134>)
 80174f4:	f7eb f86c 	bl	80025d0 <HAL_GPIO_WritePin>
 80174f8:	4622      	mov	r2, r4
 80174fa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80174fe:	481f      	ldr	r0, [pc, #124]	; (801757c <turn45outR+0x134>)
 8017500:	f7eb f866 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		HAL_Delay(700);
 8017504:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8017508:	f7e8 fee2 	bl	80002d0 <HAL_Delay>
		STBYOFF;
 801750c:	4622      	mov	r2, r4
 801750e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8017512:	481a      	ldr	r0, [pc, #104]	; (801757c <turn45outR+0x134>)
 8017514:	f7eb f85c 	bl	80025d0 <HAL_GPIO_WritePin>
		slalom_table(-45, turnpara.g_speed, -turnpara.t_speed, -turnpara.t_acc);
		wall_control_mode = 1;
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed, 23456);
	}

}
 8017518:	ecbd 8b04 	vpop	{d8-d9}
		highspeed_mode = 0;
 801751c:	4b18      	ldr	r3, [pc, #96]	; (8017580 <turn45outR+0x138>)
 801751e:	601c      	str	r4, [r3, #0]
}
 8017520:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017524:	b004      	add	sp, #16
 8017526:	4770      	bx	lr
		const_speed_wallcutslantR(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
 8017528:	f7fc fafa 	bl	8013b20 <const_speed_wallcutslantR>
		slalom_table(-45, turnpara.g_speed, -turnpara.t_speed, -turnpara.t_acc);
 801752c:	eef0 1a49 	vmov.f32	s3, s18
 8017530:	eeb0 1a68 	vmov.f32	s2, s17
 8017534:	eef0 0a48 	vmov.f32	s1, s16
 8017538:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 8017568 <turn45outR+0x120>
 801753c:	f7fd fa80 	bl	8014a40 <slalom_table>
		wall_control_mode = 1;
 8017540:	4b10      	ldr	r3, [pc, #64]	; (8017584 <turn45outR+0x13c>)
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed, 23456);
 8017542:	ed9f 2a11 	vldr	s4, [pc, #68]	; 8017588 <turn45outR+0x140>
		wall_control_mode = 1;
 8017546:	2201      	movs	r2, #1
 8017548:	701a      	strb	r2, [r3, #0]
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed, 23456);
 801754a:	eef0 1a48 	vmov.f32	s3, s16
 801754e:	eeb0 1a48 	vmov.f32	s2, s16
 8017552:	eef0 0a48 	vmov.f32	s1, s16
 8017556:	eeb0 0a69 	vmov.f32	s0, s19
}
 801755a:	ecbd 8b04 	vpop	{d8-d9}
 801755e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017562:	b004      	add	sp, #16
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed, 23456);
 8017564:	f7fc bd52 	b.w	801400c <straight_table>
 8017568:	c2340000 	.word	0xc2340000
 801756c:	43340000 	.word	0x43340000
 8017570:	00000000 	.word	0x00000000
 8017574:	2000bc61 	.word	0x2000bc61
 8017578:	40020000 	.word	0x40020000
 801757c:	40020400 	.word	0x40020400
 8017580:	2000b5e8 	.word	0x2000b5e8
 8017584:	200133b8 	.word	0x200133b8
 8017588:	46b74000 	.word	0x46b74000

0801758c <turn45outL>:

void turn45outL(parameter turnpara,  char test_mode) {
 801758c:	b084      	sub	sp, #16
 801758e:	b538      	push	{r3, r4, r5, lr}
 8017590:	ed2d 8b04 	vpush	{d8-d9}
 8017594:	ac08      	add	r4, sp, #32
 8017596:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 801759a:	f89d 3034 	ldrb.w	r3, [sp, #52]	; 0x34
 801759e:	ed9d 8a08 	vldr	s16, [sp, #32]
 80175a2:	ed9d 1a09 	vldr	s2, [sp, #36]	; 0x24
 80175a6:	eddd 8a0a 	vldr	s17, [sp, #40]	; 0x28
 80175aa:	ed9d 9a0b 	vldr	s18, [sp, #44]	; 0x2c
 80175ae:	eddd 9a0c 	vldr	s19, [sp, #48]	; 0x30
	if (test_mode == 1) {
 80175b2:	2b01      	cmp	r3, #1
 80175b4:	d157      	bne.n	8017666 <turn45outL+0xda>
		highspeed_mode = 1;
 80175b6:	4d3e      	ldr	r5, [pc, #248]	; (80176b0 <turn45outL+0x124>)
		//straight_table(90 * 1.4142 , turnpara.g_speed, turnpara.g_speed, turnpara.g_speed, 0);
		const_speed_wallcutslantL(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
 80175b8:	eef0 0a48 	vmov.f32	s1, s16
 80175bc:	eeb0 0a41 	vmov.f32	s0, s2
		highspeed_mode = 1;
 80175c0:	602b      	str	r3, [r5, #0]
		const_speed_wallcutslantL(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
 80175c2:	f7fc fb1b 	bl	8013bfc <const_speed_wallcutslantL>
		slalom_table(45, turnpara.g_speed, turnpara.t_speed, turnpara.t_acc);
 80175c6:	eef0 1a69 	vmov.f32	s3, s19
 80175ca:	eeb0 1a49 	vmov.f32	s2, s18
 80175ce:	eef0 0a48 	vmov.f32	s1, s16
 80175d2:	ed9f 0a38 	vldr	s0, [pc, #224]	; 80176b4 <turn45outL+0x128>
 80175d6:	f7fd fa33 	bl	8014a40 <slalom_table>
		straight_table(180 + turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 180);
 80175da:	ee28 2a08 	vmul.f32	s4, s16, s16
 80175de:	eef0 7a08 	vmov.f32	s15, #8	; 0x40400000  3.0
 80175e2:	ee22 2a27 	vmul.f32	s4, s4, s15
 80175e6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80175ea:	ee22 2a27 	vmul.f32	s4, s4, s15
		straight_table(180 + turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
 80175ee:	ed9f 0a32 	vldr	s0, [pc, #200]	; 80176b8 <turn45outL+0x12c>
 80175f2:	ed9f 1a32 	vldr	s2, [pc, #200]	; 80176bc <turn45outL+0x130>
 80175f6:	ee82 2a00 	vdiv.f32	s4, s4, s0
		reset_distance();
		record_mode_sensor = 0;
 80175fa:	2400      	movs	r4, #0
		straight_table(180 + turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
 80175fc:	eef0 1a48 	vmov.f32	s3, s16
 8017600:	eef0 0a48 	vmov.f32	s1, s16
 8017604:	ee38 0a80 	vadd.f32	s0, s17, s0
 8017608:	f7fc fd00 	bl	801400c <straight_table>
		reset_distance();
 801760c:	f7f5 fb0e 	bl	800cc2c <reset_distance>
		record_mode_sensor = 0;
 8017610:	4b2b      	ldr	r3, [pc, #172]	; (80176c0 <turn45outL+0x134>)
		R_stop
 8017612:	482c      	ldr	r0, [pc, #176]	; (80176c4 <turn45outL+0x138>)
		record_mode_sensor = 0;
 8017614:	701c      	strb	r4, [r3, #0]
		R_stop
 8017616:	4622      	mov	r2, r4
 8017618:	f44f 6180 	mov.w	r1, #1024	; 0x400
 801761c:	f7ea ffd8 	bl	80025d0 <HAL_GPIO_WritePin>
 8017620:	4622      	mov	r2, r4
 8017622:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8017626:	4827      	ldr	r0, [pc, #156]	; (80176c4 <turn45outL+0x138>)
 8017628:	f7ea ffd2 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		L_stop
 801762c:	4622      	mov	r2, r4
 801762e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8017632:	4825      	ldr	r0, [pc, #148]	; (80176c8 <turn45outL+0x13c>)
 8017634:	f7ea ffcc 	bl	80025d0 <HAL_GPIO_WritePin>
 8017638:	4622      	mov	r2, r4
 801763a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 801763e:	4822      	ldr	r0, [pc, #136]	; (80176c8 <turn45outL+0x13c>)
 8017640:	f7ea ffc6 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		HAL_Delay(700);
 8017644:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8017648:	f7e8 fe42 	bl	80002d0 <HAL_Delay>
		STBYOFF;
 801764c:	4622      	mov	r2, r4
 801764e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8017652:	481d      	ldr	r0, [pc, #116]	; (80176c8 <turn45outL+0x13c>)
 8017654:	f7ea ffbc 	bl	80025d0 <HAL_GPIO_WritePin>
		const_speed_wallcutslantL(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
		slalom_table(45, turnpara.g_speed, turnpara.t_speed, turnpara.t_acc);
		wall_control_mode = 1;
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed, 23456);
	}
}
 8017658:	ecbd 8b04 	vpop	{d8-d9}
		highspeed_mode = 0;
 801765c:	602c      	str	r4, [r5, #0]
}
 801765e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017662:	b004      	add	sp, #16
 8017664:	4770      	bx	lr
		const_speed_wallcutslantL(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
 8017666:	eef0 0a48 	vmov.f32	s1, s16
 801766a:	eeb0 0a41 	vmov.f32	s0, s2
 801766e:	f7fc fac5 	bl	8013bfc <const_speed_wallcutslantL>
		slalom_table(45, turnpara.g_speed, turnpara.t_speed, turnpara.t_acc);
 8017672:	eef0 1a69 	vmov.f32	s3, s19
 8017676:	eeb0 1a49 	vmov.f32	s2, s18
 801767a:	eef0 0a48 	vmov.f32	s1, s16
 801767e:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 80176b4 <turn45outL+0x128>
 8017682:	f7fd f9dd 	bl	8014a40 <slalom_table>
		wall_control_mode = 1;
 8017686:	4b11      	ldr	r3, [pc, #68]	; (80176cc <turn45outL+0x140>)
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed, 23456);
 8017688:	ed9f 2a11 	vldr	s4, [pc, #68]	; 80176d0 <turn45outL+0x144>
		wall_control_mode = 1;
 801768c:	2201      	movs	r2, #1
 801768e:	701a      	strb	r2, [r3, #0]
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed, 23456);
 8017690:	eef0 1a48 	vmov.f32	s3, s16
 8017694:	eeb0 1a48 	vmov.f32	s2, s16
 8017698:	eef0 0a48 	vmov.f32	s1, s16
 801769c:	eeb0 0a68 	vmov.f32	s0, s17
}
 80176a0:	ecbd 8b04 	vpop	{d8-d9}
 80176a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80176a8:	b004      	add	sp, #16
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed, 23456);
 80176aa:	f7fc bcaf 	b.w	801400c <straight_table>
 80176ae:	bf00      	nop
 80176b0:	2000b5e8 	.word	0x2000b5e8
 80176b4:	42340000 	.word	0x42340000
 80176b8:	43340000 	.word	0x43340000
 80176bc:	00000000 	.word	0x00000000
 80176c0:	2000bc61 	.word	0x2000bc61
 80176c4:	40020000 	.word	0x40020000
 80176c8:	40020400 	.word	0x40020400
 80176cc:	200133b8 	.word	0x200133b8
 80176d0:	46b74000 	.word	0x46b74000

080176d4 <turn135outR>:
void turn135outR(parameter turnpara, char test_mode) {
 80176d4:	b084      	sub	sp, #16
 80176d6:	b538      	push	{r3, r4, r5, lr}
 80176d8:	ed2d 8b04 	vpush	{d8-d9}
 80176dc:	ac08      	add	r4, sp, #32
 80176de:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80176e2:	f89d 3034 	ldrb.w	r3, [sp, #52]	; 0x34
 80176e6:	ed9d 9a0c 	vldr	s18, [sp, #48]	; 0x30
 80176ea:	eddd 8a0b 	vldr	s17, [sp, #44]	; 0x2c
 80176ee:	ed9d 8a08 	vldr	s16, [sp, #32]
 80176f2:	ed9d 1a09 	vldr	s2, [sp, #36]	; 0x24
 80176f6:	eddd 9a0a 	vldr	s19, [sp, #40]	; 0x28
	if (test_mode == 1) {
 80176fa:	2b01      	cmp	r3, #1
 80176fc:	eeb1 9a49 	vneg.f32	s18, s18
 8017700:	eef1 8a68 	vneg.f32	s17, s17
 8017704:	d157      	bne.n	80177b6 <turn135outR+0xe2>
		highspeed_mode = 1;
 8017706:	4d3e      	ldr	r5, [pc, #248]	; (8017800 <turn135outR+0x12c>)
		//straight_table(90 * 1.4142 , turnpara.g_speed, turnpara.g_speed, turnpara.g_speed, 0);
		const_speed_wallcutslantR(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
 8017708:	eef0 0a48 	vmov.f32	s1, s16
 801770c:	eeb0 0a41 	vmov.f32	s0, s2
		highspeed_mode = 1;
 8017710:	602b      	str	r3, [r5, #0]
		const_speed_wallcutslantR(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
 8017712:	f7fc fa05 	bl	8013b20 <const_speed_wallcutslantR>
		slalom_table(-135, turnpara.g_speed, -turnpara.t_speed, -turnpara.t_acc);
 8017716:	eef0 1a49 	vmov.f32	s3, s18
 801771a:	eeb0 1a68 	vmov.f32	s2, s17
 801771e:	eef0 0a48 	vmov.f32	s1, s16
 8017722:	ed9f 0a38 	vldr	s0, [pc, #224]	; 8017804 <turn135outR+0x130>
 8017726:	f7fd f98b 	bl	8014a40 <slalom_table>
		straight_table(180 + turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 180);
 801772a:	ee28 2a08 	vmul.f32	s4, s16, s16
 801772e:	eef0 7a08 	vmov.f32	s15, #8	; 0x40400000  3.0
 8017732:	ee22 2a27 	vmul.f32	s4, s4, s15
 8017736:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 801773a:	ee22 2a27 	vmul.f32	s4, s4, s15
		straight_table(180 + turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
 801773e:	ed9f 0a32 	vldr	s0, [pc, #200]	; 8017808 <turn135outR+0x134>
 8017742:	ed9f 1a32 	vldr	s2, [pc, #200]	; 801780c <turn135outR+0x138>
 8017746:	ee82 2a00 	vdiv.f32	s4, s4, s0
		reset_distance();
		record_mode_sensor = 0;
 801774a:	2400      	movs	r4, #0
		straight_table(180 + turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
 801774c:	eef0 1a48 	vmov.f32	s3, s16
 8017750:	eef0 0a48 	vmov.f32	s1, s16
 8017754:	ee39 0a80 	vadd.f32	s0, s19, s0
 8017758:	f7fc fc58 	bl	801400c <straight_table>
		reset_distance();
 801775c:	f7f5 fa66 	bl	800cc2c <reset_distance>
		record_mode_sensor = 0;
 8017760:	4b2b      	ldr	r3, [pc, #172]	; (8017810 <turn135outR+0x13c>)
		R_stop
 8017762:	482c      	ldr	r0, [pc, #176]	; (8017814 <turn135outR+0x140>)
		record_mode_sensor = 0;
 8017764:	701c      	strb	r4, [r3, #0]
		R_stop
 8017766:	4622      	mov	r2, r4
 8017768:	f44f 6180 	mov.w	r1, #1024	; 0x400
 801776c:	f7ea ff30 	bl	80025d0 <HAL_GPIO_WritePin>
 8017770:	4622      	mov	r2, r4
 8017772:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8017776:	4827      	ldr	r0, [pc, #156]	; (8017814 <turn135outR+0x140>)
 8017778:	f7ea ff2a 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		L_stop
 801777c:	4622      	mov	r2, r4
 801777e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8017782:	4825      	ldr	r0, [pc, #148]	; (8017818 <turn135outR+0x144>)
 8017784:	f7ea ff24 	bl	80025d0 <HAL_GPIO_WritePin>
 8017788:	4622      	mov	r2, r4
 801778a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 801778e:	4822      	ldr	r0, [pc, #136]	; (8017818 <turn135outR+0x144>)
 8017790:	f7ea ff1e 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		HAL_Delay(700);
 8017794:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8017798:	f7e8 fd9a 	bl	80002d0 <HAL_Delay>
		STBYOFF;
 801779c:	4622      	mov	r2, r4
 801779e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80177a2:	481d      	ldr	r0, [pc, #116]	; (8017818 <turn135outR+0x144>)
 80177a4:	f7ea ff14 	bl	80025d0 <HAL_GPIO_WritePin>
		const_speed_wallcutslantR(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
		slalom_table(-135, turnpara.g_speed, -turnpara.t_speed, -turnpara.t_acc);
		wall_control_mode = 1;
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed, 23456);
	}
}
 80177a8:	ecbd 8b04 	vpop	{d8-d9}
		highspeed_mode = 0;
 80177ac:	602c      	str	r4, [r5, #0]
}
 80177ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80177b2:	b004      	add	sp, #16
 80177b4:	4770      	bx	lr
		const_speed_wallcutslantR(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
 80177b6:	eef0 0a48 	vmov.f32	s1, s16
 80177ba:	eeb0 0a41 	vmov.f32	s0, s2
 80177be:	f7fc f9af 	bl	8013b20 <const_speed_wallcutslantR>
		slalom_table(-135, turnpara.g_speed, -turnpara.t_speed, -turnpara.t_acc);
 80177c2:	eef0 1a49 	vmov.f32	s3, s18
 80177c6:	eeb0 1a68 	vmov.f32	s2, s17
 80177ca:	eef0 0a48 	vmov.f32	s1, s16
 80177ce:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 8017804 <turn135outR+0x130>
 80177d2:	f7fd f935 	bl	8014a40 <slalom_table>
		wall_control_mode = 1;
 80177d6:	4b11      	ldr	r3, [pc, #68]	; (801781c <turn135outR+0x148>)
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed, 23456);
 80177d8:	ed9f 2a11 	vldr	s4, [pc, #68]	; 8017820 <turn135outR+0x14c>
		wall_control_mode = 1;
 80177dc:	2201      	movs	r2, #1
 80177de:	701a      	strb	r2, [r3, #0]
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed, 23456);
 80177e0:	eef0 1a48 	vmov.f32	s3, s16
 80177e4:	eeb0 1a48 	vmov.f32	s2, s16
 80177e8:	eef0 0a48 	vmov.f32	s1, s16
 80177ec:	eeb0 0a69 	vmov.f32	s0, s19
}
 80177f0:	ecbd 8b04 	vpop	{d8-d9}
 80177f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80177f8:	b004      	add	sp, #16
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed, 23456);
 80177fa:	f7fc bc07 	b.w	801400c <straight_table>
 80177fe:	bf00      	nop
 8017800:	2000b5e8 	.word	0x2000b5e8
 8017804:	c3070000 	.word	0xc3070000
 8017808:	43340000 	.word	0x43340000
 801780c:	00000000 	.word	0x00000000
 8017810:	2000bc61 	.word	0x2000bc61
 8017814:	40020000 	.word	0x40020000
 8017818:	40020400 	.word	0x40020400
 801781c:	200133b8 	.word	0x200133b8
 8017820:	46b74000 	.word	0x46b74000

08017824 <turn135outL>:
void turn135outL(parameter turnpara, char test_mode) {
 8017824:	b084      	sub	sp, #16
 8017826:	b538      	push	{r3, r4, r5, lr}
 8017828:	ed2d 8b04 	vpush	{d8-d9}
 801782c:	ac08      	add	r4, sp, #32
 801782e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8017832:	f89d 3034 	ldrb.w	r3, [sp, #52]	; 0x34
 8017836:	ed9d 8a08 	vldr	s16, [sp, #32]
 801783a:	ed9d 1a09 	vldr	s2, [sp, #36]	; 0x24
 801783e:	eddd 8a0a 	vldr	s17, [sp, #40]	; 0x28
 8017842:	ed9d 9a0b 	vldr	s18, [sp, #44]	; 0x2c
 8017846:	eddd 9a0c 	vldr	s19, [sp, #48]	; 0x30
	if (test_mode == 1) {
 801784a:	2b01      	cmp	r3, #1
 801784c:	d157      	bne.n	80178fe <turn135outL+0xda>
		highspeed_mode = 1;
 801784e:	4d3e      	ldr	r5, [pc, #248]	; (8017948 <turn135outL+0x124>)
		//straight_table(90 * 1.4142 , turnpara.g_speed, turnpara.g_speed, turnpara.g_speed, 0);
		const_speed_wallcutslantL(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
 8017850:	eef0 0a48 	vmov.f32	s1, s16
 8017854:	eeb0 0a41 	vmov.f32	s0, s2
		highspeed_mode = 1;
 8017858:	602b      	str	r3, [r5, #0]
		const_speed_wallcutslantL(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
 801785a:	f7fc f9cf 	bl	8013bfc <const_speed_wallcutslantL>
		slalom_table(135, turnpara.g_speed, turnpara.t_speed, turnpara.t_acc);
 801785e:	eef0 1a69 	vmov.f32	s3, s19
 8017862:	eeb0 1a49 	vmov.f32	s2, s18
 8017866:	eef0 0a48 	vmov.f32	s1, s16
 801786a:	ed9f 0a38 	vldr	s0, [pc, #224]	; 801794c <turn135outL+0x128>
 801786e:	f7fd f8e7 	bl	8014a40 <slalom_table>
		straight_table(180 + turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 180);
 8017872:	ee28 2a08 	vmul.f32	s4, s16, s16
 8017876:	eef0 7a08 	vmov.f32	s15, #8	; 0x40400000  3.0
 801787a:	ee22 2a27 	vmul.f32	s4, s4, s15
 801787e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8017882:	ee22 2a27 	vmul.f32	s4, s4, s15
		straight_table(180 + turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
 8017886:	ed9f 0a32 	vldr	s0, [pc, #200]	; 8017950 <turn135outL+0x12c>
 801788a:	ed9f 1a32 	vldr	s2, [pc, #200]	; 8017954 <turn135outL+0x130>
 801788e:	ee82 2a00 	vdiv.f32	s4, s4, s0
		reset_distance();
		record_mode_sensor = 0;
 8017892:	2400      	movs	r4, #0
		straight_table(180 + turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
 8017894:	eef0 1a48 	vmov.f32	s3, s16
 8017898:	eef0 0a48 	vmov.f32	s1, s16
 801789c:	ee38 0a80 	vadd.f32	s0, s17, s0
 80178a0:	f7fc fbb4 	bl	801400c <straight_table>
		reset_distance();
 80178a4:	f7f5 f9c2 	bl	800cc2c <reset_distance>
		record_mode_sensor = 0;
 80178a8:	4b2b      	ldr	r3, [pc, #172]	; (8017958 <turn135outL+0x134>)
		R_stop
 80178aa:	482c      	ldr	r0, [pc, #176]	; (801795c <turn135outL+0x138>)
		record_mode_sensor = 0;
 80178ac:	701c      	strb	r4, [r3, #0]
		R_stop
 80178ae:	4622      	mov	r2, r4
 80178b0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80178b4:	f7ea fe8c 	bl	80025d0 <HAL_GPIO_WritePin>
 80178b8:	4622      	mov	r2, r4
 80178ba:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80178be:	4827      	ldr	r0, [pc, #156]	; (801795c <turn135outL+0x138>)
 80178c0:	f7ea fe86 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		L_stop
 80178c4:	4622      	mov	r2, r4
 80178c6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80178ca:	4825      	ldr	r0, [pc, #148]	; (8017960 <turn135outL+0x13c>)
 80178cc:	f7ea fe80 	bl	80025d0 <HAL_GPIO_WritePin>
 80178d0:	4622      	mov	r2, r4
 80178d2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80178d6:	4822      	ldr	r0, [pc, #136]	; (8017960 <turn135outL+0x13c>)
 80178d8:	f7ea fe7a 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		HAL_Delay(700);
 80178dc:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 80178e0:	f7e8 fcf6 	bl	80002d0 <HAL_Delay>
		STBYOFF;
 80178e4:	4622      	mov	r2, r4
 80178e6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80178ea:	481d      	ldr	r0, [pc, #116]	; (8017960 <turn135outL+0x13c>)
 80178ec:	f7ea fe70 	bl	80025d0 <HAL_GPIO_WritePin>
		slalom_table(135, turnpara.g_speed, turnpara.t_speed, turnpara.t_acc);
		wall_control_mode = 1;
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed, 23456);
	}

}
 80178f0:	ecbd 8b04 	vpop	{d8-d9}
		highspeed_mode = 0;
 80178f4:	602c      	str	r4, [r5, #0]
}
 80178f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80178fa:	b004      	add	sp, #16
 80178fc:	4770      	bx	lr
		const_speed_wallcutslantL(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
 80178fe:	eef0 0a48 	vmov.f32	s1, s16
 8017902:	eeb0 0a41 	vmov.f32	s0, s2
 8017906:	f7fc f979 	bl	8013bfc <const_speed_wallcutslantL>
		slalom_table(135, turnpara.g_speed, turnpara.t_speed, turnpara.t_acc);
 801790a:	eef0 1a69 	vmov.f32	s3, s19
 801790e:	eeb0 1a49 	vmov.f32	s2, s18
 8017912:	eef0 0a48 	vmov.f32	s1, s16
 8017916:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 801794c <turn135outL+0x128>
 801791a:	f7fd f891 	bl	8014a40 <slalom_table>
		wall_control_mode = 1;
 801791e:	4b11      	ldr	r3, [pc, #68]	; (8017964 <turn135outL+0x140>)
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed, 23456);
 8017920:	ed9f 2a11 	vldr	s4, [pc, #68]	; 8017968 <turn135outL+0x144>
		wall_control_mode = 1;
 8017924:	2201      	movs	r2, #1
 8017926:	701a      	strb	r2, [r3, #0]
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed, 23456);
 8017928:	eef0 1a48 	vmov.f32	s3, s16
 801792c:	eeb0 1a48 	vmov.f32	s2, s16
 8017930:	eef0 0a48 	vmov.f32	s1, s16
 8017934:	eeb0 0a68 	vmov.f32	s0, s17
}
 8017938:	ecbd 8b04 	vpop	{d8-d9}
 801793c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017940:	b004      	add	sp, #16
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed, 23456);
 8017942:	f7fc bb63 	b.w	801400c <straight_table>
 8017946:	bf00      	nop
 8017948:	2000b5e8 	.word	0x2000b5e8
 801794c:	43070000 	.word	0x43070000
 8017950:	43340000 	.word	0x43340000
 8017954:	00000000 	.word	0x00000000
 8017958:	2000bc61 	.word	0x2000bc61
 801795c:	40020000 	.word	0x40020000
 8017960:	40020400 	.word	0x40020400
 8017964:	200133b8 	.word	0x200133b8
 8017968:	46b74000 	.word	0x46b74000

0801796c <V90R>:
void V90R(parameter turnpara, char test_mode) {
 801796c:	b084      	sub	sp, #16
 801796e:	b538      	push	{r3, r4, r5, lr}
 8017970:	ed2d 8b04 	vpush	{d8-d9}
 8017974:	ac08      	add	r4, sp, #32
 8017976:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 801797a:	f89d 3034 	ldrb.w	r3, [sp, #52]	; 0x34
 801797e:	ed9d 9a0c 	vldr	s18, [sp, #48]	; 0x30
 8017982:	eddd 8a0b 	vldr	s17, [sp, #44]	; 0x2c
 8017986:	ed9d 8a08 	vldr	s16, [sp, #32]
 801798a:	ed9d 1a09 	vldr	s2, [sp, #36]	; 0x24
 801798e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
	if (test_mode == 1) {
 8017990:	2b01      	cmp	r3, #1
 8017992:	eeb1 9a49 	vneg.f32	s18, s18
 8017996:	eef1 8a68 	vneg.f32	s17, s17
 801799a:	d163      	bne.n	8017a64 <V90R+0xf8>
		highspeed_mode = 1;
 801799c:	4d44      	ldr	r5, [pc, #272]	; (8017ab0 <V90R+0x144>)
		//straight_table(90 * 1.4142 , turnpara.g_speed, turnpara.g_speed, turnpara.g_speed, 0);
		const_speed_wallcutslantR(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
 801799e:	eeb0 0a41 	vmov.f32	s0, s2
 80179a2:	eef0 0a48 	vmov.f32	s1, s16
		highspeed_mode = 1;
 80179a6:	602b      	str	r3, [r5, #0]
		const_speed_wallcutslantR(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
 80179a8:	f7fc f8ba 	bl	8013b20 <const_speed_wallcutslantR>
		slalom_table(-90, turnpara.g_speed, -turnpara.t_speed, -turnpara.t_acc);
 80179ac:	eeb0 1a68 	vmov.f32	s2, s17
 80179b0:	eef0 1a49 	vmov.f32	s3, s18
 80179b4:	eef0 0a48 	vmov.f32	s1, s16
 80179b8:	ed9f 0a3e 	vldr	s0, [pc, #248]	; 8017ab4 <V90R+0x148>
 80179bc:	f7fd f840 	bl	8014a40 <slalom_table>
		straight_table(180 * 1.4142 + turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 180);
 80179c0:	ee68 7a08 	vmul.f32	s15, s16, s16
 80179c4:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80179c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80179cc:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80179d0:	ee67 7a87 	vmul.f32	s15, s15, s14
		straight_table(180 * 1.4142 + turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
 80179d4:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8017ab8 <V90R+0x14c>
 80179d8:	eec7 8a87 	vdiv.f32	s17, s15, s14
 80179dc:	4620      	mov	r0, r4
 80179de:	f000 fd63 	bl	80184a8 <__aeabi_f2d>
 80179e2:	a331      	add	r3, pc, #196	; (adr r3, 8017aa8 <V90R+0x13c>)
 80179e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80179e8:	f000 fc00 	bl	80181ec <__adddf3>
 80179ec:	f001 f8a8 	bl	8018b40 <__aeabi_d2f>
 80179f0:	eef0 1a48 	vmov.f32	s3, s16
 80179f4:	ee00 0a10 	vmov	s0, r0
 80179f8:	eeb0 2a68 	vmov.f32	s4, s17
 80179fc:	ed9f 1a2f 	vldr	s2, [pc, #188]	; 8017abc <V90R+0x150>
 8017a00:	eef0 0a48 	vmov.f32	s1, s16
 8017a04:	f7fc fb02 	bl	801400c <straight_table>
		reset_distance();
		record_mode_sensor = 0;
 8017a08:	2400      	movs	r4, #0
		reset_distance();
 8017a0a:	f7f5 f90f 	bl	800cc2c <reset_distance>
		record_mode_sensor = 0;
 8017a0e:	4b2c      	ldr	r3, [pc, #176]	; (8017ac0 <V90R+0x154>)
		R_stop
 8017a10:	482c      	ldr	r0, [pc, #176]	; (8017ac4 <V90R+0x158>)
		record_mode_sensor = 0;
 8017a12:	701c      	strb	r4, [r3, #0]
		R_stop
 8017a14:	4622      	mov	r2, r4
 8017a16:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8017a1a:	f7ea fdd9 	bl	80025d0 <HAL_GPIO_WritePin>
 8017a1e:	4622      	mov	r2, r4
 8017a20:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8017a24:	4827      	ldr	r0, [pc, #156]	; (8017ac4 <V90R+0x158>)
 8017a26:	f7ea fdd3 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		L_stop
 8017a2a:	4622      	mov	r2, r4
 8017a2c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8017a30:	4825      	ldr	r0, [pc, #148]	; (8017ac8 <V90R+0x15c>)
 8017a32:	f7ea fdcd 	bl	80025d0 <HAL_GPIO_WritePin>
 8017a36:	4622      	mov	r2, r4
 8017a38:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8017a3c:	4822      	ldr	r0, [pc, #136]	; (8017ac8 <V90R+0x15c>)
 8017a3e:	f7ea fdc7 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		HAL_Delay(700);
 8017a42:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8017a46:	f7e8 fc43 	bl	80002d0 <HAL_Delay>
		STBYOFF;
 8017a4a:	4622      	mov	r2, r4
 8017a4c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8017a50:	481d      	ldr	r0, [pc, #116]	; (8017ac8 <V90R+0x15c>)
 8017a52:	f7ea fdbd 	bl	80025d0 <HAL_GPIO_WritePin>
		highspeed_mode = 0;
 8017a56:	602c      	str	r4, [r5, #0]
		slalom_table(-90, turnpara.g_speed, -turnpara.t_speed, -turnpara.t_acc);
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed, 23456);
		wall_control_mode = 5;
	}

}
 8017a58:	ecbd 8b04 	vpop	{d8-d9}
 8017a5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017a60:	b004      	add	sp, #16
 8017a62:	4770      	bx	lr
		const_speed_wallcutslantR(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
 8017a64:	eeb0 0a41 	vmov.f32	s0, s2
 8017a68:	eef0 0a48 	vmov.f32	s1, s16
 8017a6c:	f7fc f858 	bl	8013b20 <const_speed_wallcutslantR>
		slalom_table(-90, turnpara.g_speed, -turnpara.t_speed, -turnpara.t_acc);
 8017a70:	eef0 1a49 	vmov.f32	s3, s18
 8017a74:	eeb0 1a68 	vmov.f32	s2, s17
 8017a78:	eef0 0a48 	vmov.f32	s1, s16
 8017a7c:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 8017ab4 <V90R+0x148>
 8017a80:	f7fc ffde 	bl	8014a40 <slalom_table>
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed, 23456);
 8017a84:	ed9f 2a11 	vldr	s4, [pc, #68]	; 8017acc <V90R+0x160>
 8017a88:	eef0 1a48 	vmov.f32	s3, s16
 8017a8c:	eeb0 1a48 	vmov.f32	s2, s16
 8017a90:	eef0 0a48 	vmov.f32	s1, s16
 8017a94:	ee00 4a10 	vmov	s0, r4
 8017a98:	f7fc fab8 	bl	801400c <straight_table>
		wall_control_mode = 5;
 8017a9c:	4b0c      	ldr	r3, [pc, #48]	; (8017ad0 <V90R+0x164>)
 8017a9e:	2205      	movs	r2, #5
 8017aa0:	701a      	strb	r2, [r3, #0]
}
 8017aa2:	e7d9      	b.n	8017a58 <V90R+0xec>
 8017aa4:	f3af 8000 	nop.w
 8017aa8:	c083126e 	.word	0xc083126e
 8017aac:	406fd1ca 	.word	0x406fd1ca
 8017ab0:	2000b5e8 	.word	0x2000b5e8
 8017ab4:	c2b40000 	.word	0xc2b40000
 8017ab8:	43340000 	.word	0x43340000
 8017abc:	00000000 	.word	0x00000000
 8017ac0:	2000bc61 	.word	0x2000bc61
 8017ac4:	40020000 	.word	0x40020000
 8017ac8:	40020400 	.word	0x40020400
 8017acc:	46b74000 	.word	0x46b74000
 8017ad0:	200133b8 	.word	0x200133b8

08017ad4 <V90L>:
void V90L(parameter turnpara, char test_mode) {
 8017ad4:	b084      	sub	sp, #16
 8017ad6:	b538      	push	{r3, r4, r5, lr}
 8017ad8:	ed2d 8b04 	vpush	{d8-d9}
 8017adc:	ac08      	add	r4, sp, #32
 8017ade:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8017ae2:	f89d 3034 	ldrb.w	r3, [sp, #52]	; 0x34
 8017ae6:	ed9d 8a08 	vldr	s16, [sp, #32]
 8017aea:	ed9d 1a09 	vldr	s2, [sp, #36]	; 0x24
 8017aee:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8017af0:	eddd 8a0b 	vldr	s17, [sp, #44]	; 0x2c
 8017af4:	ed9d 9a0c 	vldr	s18, [sp, #48]	; 0x30
	if (test_mode == 1) {
 8017af8:	2b01      	cmp	r3, #1
 8017afa:	d162      	bne.n	8017bc2 <V90L+0xee>
		highspeed_mode = 1;
 8017afc:	4d46      	ldr	r5, [pc, #280]	; (8017c18 <V90L+0x144>)
		//straight_table(90 * 1.4142 , turnpara.g_speed, turnpara.g_speed, turnpara.g_speed, 0);
		const_speed_wallcutslantL(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
 8017afe:	eef0 0a48 	vmov.f32	s1, s16
 8017b02:	eeb0 0a41 	vmov.f32	s0, s2
		highspeed_mode = 1;
 8017b06:	602b      	str	r3, [r5, #0]
		const_speed_wallcutslantL(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
 8017b08:	f7fc f878 	bl	8013bfc <const_speed_wallcutslantL>
		slalom_table(90, turnpara.g_speed, turnpara.t_speed, turnpara.t_acc);
 8017b0c:	eef0 1a49 	vmov.f32	s3, s18
 8017b10:	eeb0 1a68 	vmov.f32	s2, s17
 8017b14:	eef0 0a48 	vmov.f32	s1, s16
 8017b18:	ed9f 0a40 	vldr	s0, [pc, #256]	; 8017c1c <V90L+0x148>
 8017b1c:	f7fc ff90 	bl	8014a40 <slalom_table>
		straight_table(180 * 1.4142 + turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 180);
 8017b20:	ee68 7a08 	vmul.f32	s15, s16, s16
 8017b24:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8017b28:	ee67 7a87 	vmul.f32	s15, s15, s14
 8017b2c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8017b30:	ee67 7a87 	vmul.f32	s15, s15, s14
		straight_table(180 * 1.4142 + turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
 8017b34:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 8017c20 <V90L+0x14c>
 8017b38:	eec7 8a87 	vdiv.f32	s17, s15, s14
 8017b3c:	4620      	mov	r0, r4
 8017b3e:	f000 fcb3 	bl	80184a8 <__aeabi_f2d>
 8017b42:	a333      	add	r3, pc, #204	; (adr r3, 8017c10 <V90L+0x13c>)
 8017b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017b48:	f000 fb50 	bl	80181ec <__adddf3>
 8017b4c:	f000 fff8 	bl	8018b40 <__aeabi_d2f>
 8017b50:	eef0 1a48 	vmov.f32	s3, s16
 8017b54:	eeb0 2a68 	vmov.f32	s4, s17
 8017b58:	eef0 0a48 	vmov.f32	s1, s16
 8017b5c:	ee00 0a10 	vmov	s0, r0
 8017b60:	ed9f 1a30 	vldr	s2, [pc, #192]	; 8017c24 <V90L+0x150>
 8017b64:	f7fc fa52 	bl	801400c <straight_table>
		reset_distance();
		record_mode_sensor = 0;
 8017b68:	2400      	movs	r4, #0
		reset_distance();
 8017b6a:	f7f5 f85f 	bl	800cc2c <reset_distance>
		record_mode_sensor = 0;
 8017b6e:	4b2e      	ldr	r3, [pc, #184]	; (8017c28 <V90L+0x154>)
		R_stop
 8017b70:	482e      	ldr	r0, [pc, #184]	; (8017c2c <V90L+0x158>)
		record_mode_sensor = 0;
 8017b72:	701c      	strb	r4, [r3, #0]
		R_stop
 8017b74:	4622      	mov	r2, r4
 8017b76:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8017b7a:	f7ea fd29 	bl	80025d0 <HAL_GPIO_WritePin>
 8017b7e:	4622      	mov	r2, r4
 8017b80:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8017b84:	4829      	ldr	r0, [pc, #164]	; (8017c2c <V90L+0x158>)
 8017b86:	f7ea fd23 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		L_stop
 8017b8a:	4622      	mov	r2, r4
 8017b8c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8017b90:	4827      	ldr	r0, [pc, #156]	; (8017c30 <V90L+0x15c>)
 8017b92:	f7ea fd1d 	bl	80025d0 <HAL_GPIO_WritePin>
 8017b96:	4622      	mov	r2, r4
 8017b98:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8017b9c:	4824      	ldr	r0, [pc, #144]	; (8017c30 <V90L+0x15c>)
 8017b9e:	f7ea fd17 	bl	80025d0 <HAL_GPIO_WritePin>
		;
		HAL_Delay(700);
 8017ba2:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8017ba6:	f7e8 fb93 	bl	80002d0 <HAL_Delay>
		const_speed_wallcutslantL(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
		slalom_table(90, turnpara.g_speed, turnpara.t_speed, turnpara.t_acc);
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed, 23456);
		wall_control_mode = 5;
	}
}
 8017baa:	ecbd 8b04 	vpop	{d8-d9}
		highspeed_mode = 0;
 8017bae:	602c      	str	r4, [r5, #0]
		STBYOFF;
 8017bb0:	4622      	mov	r2, r4
}
 8017bb2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		STBYOFF;
 8017bb6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8017bba:	481d      	ldr	r0, [pc, #116]	; (8017c30 <V90L+0x15c>)
}
 8017bbc:	b004      	add	sp, #16
		STBYOFF;
 8017bbe:	f7ea bd07 	b.w	80025d0 <HAL_GPIO_WritePin>
		const_speed_wallcutslantL(turnpara.f_ofset, turnpara.g_speed, turnpara.f_ofset);
 8017bc2:	eef0 0a48 	vmov.f32	s1, s16
 8017bc6:	eeb0 0a41 	vmov.f32	s0, s2
 8017bca:	f7fc f817 	bl	8013bfc <const_speed_wallcutslantL>
		slalom_table(90, turnpara.g_speed, turnpara.t_speed, turnpara.t_acc);
 8017bce:	eef0 1a49 	vmov.f32	s3, s18
 8017bd2:	eeb0 1a68 	vmov.f32	s2, s17
 8017bd6:	eef0 0a48 	vmov.f32	s1, s16
 8017bda:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8017c1c <V90L+0x148>
 8017bde:	f7fc ff2f 	bl	8014a40 <slalom_table>
		straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed, 23456);
 8017be2:	eef0 1a48 	vmov.f32	s3, s16
 8017be6:	eeb0 1a48 	vmov.f32	s2, s16
 8017bea:	eef0 0a48 	vmov.f32	s1, s16
 8017bee:	ee00 4a10 	vmov	s0, r4
 8017bf2:	ed9f 2a10 	vldr	s4, [pc, #64]	; 8017c34 <V90L+0x160>
 8017bf6:	f7fc fa09 	bl	801400c <straight_table>
		wall_control_mode = 5;
 8017bfa:	4b0f      	ldr	r3, [pc, #60]	; (8017c38 <V90L+0x164>)
 8017bfc:	2205      	movs	r2, #5
 8017bfe:	701a      	strb	r2, [r3, #0]
}
 8017c00:	ecbd 8b04 	vpop	{d8-d9}
 8017c04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017c08:	b004      	add	sp, #16
 8017c0a:	4770      	bx	lr
 8017c0c:	f3af 8000 	nop.w
 8017c10:	c083126e 	.word	0xc083126e
 8017c14:	406fd1ca 	.word	0x406fd1ca
 8017c18:	2000b5e8 	.word	0x2000b5e8
 8017c1c:	42b40000 	.word	0x42b40000
 8017c20:	43340000 	.word	0x43340000
 8017c24:	00000000 	.word	0x00000000
 8017c28:	2000bc61 	.word	0x2000bc61
 8017c2c:	40020000 	.word	0x40020000
 8017c30:	40020400 	.word	0x40020400
 8017c34:	46b74000 	.word	0x46b74000
 8017c38:	200133b8 	.word	0x200133b8

08017c3c <testturning>:

void testturning(parameter_speed Howspeed,int turnmode,char funmode,int funduty){
 8017c3c:	b084      	sub	sp, #16
 8017c3e:	b513      	push	{r0, r1, r4, lr}
 8017c40:	ac04      	add	r4, sp, #16
 8017c42:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8017c46:	f89d 3154 	ldrb.w	r3, [sp, #340]	; 0x154
 8017c4a:	9c54      	ldr	r4, [sp, #336]	; 0x150
 8017c4c:	9a56      	ldr	r2, [sp, #344]	; 0x158
	//0=slalomR,1=slalomL,2=90R,3=90L,4=180R,5=180L,6=in45R,7=in45L,8=in135R,9=in135L
	//10=out45R,11=out45L,12=out135R,13=out135L,14=V90R,15=V90L
	if(funmode==ON){
 8017c4e:	2b01      	cmp	r3, #1
 8017c50:	d127      	bne.n	8017ca2 <testturning+0x66>

					__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,funduty);
 8017c52:	4884      	ldr	r0, [pc, #528]	; (8017e64 <testturning+0x228>)
 8017c54:	6803      	ldr	r3, [r0, #0]
					HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8017c56:	2108      	movs	r1, #8
					__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,funduty);
 8017c58:	63da      	str	r2, [r3, #60]	; 0x3c
					HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8017c5a:	f7ed fcb7 	bl	80055cc <HAL_TIM_PWM_Start>
					HAL_Delay(600);
 8017c5e:	f44f 7016 	mov.w	r0, #600	; 0x258
 8017c62:	f7e8 fb35 	bl	80002d0 <HAL_Delay>
					reset_ICM();
 8017c66:	f7f4 fe77 	bl	800c958 <reset_ICM>
					enc.sigma_error = 0;
 8017c6a:	4a7f      	ldr	r2, [pc, #508]	; (8017e68 <testturning+0x22c>)
 8017c6c:	2300      	movs	r3, #0
 8017c6e:	6093      	str	r3, [r2, #8]
						Gyro.sigma_error = 0;
 8017c70:	4a7e      	ldr	r2, [pc, #504]	; (8017e6c <testturning+0x230>)
 8017c72:	6093      	str	r3, [r2, #8]
						angle=0;
 8017c74:	4a7e      	ldr	r2, [pc, #504]	; (8017e70 <testturning+0x234>)
 8017c76:	6013      	str	r3, [r2, #0]
		HAL_Delay(500);
		reset_ICM();
		HAL_Delay(500);
	}

	if(turnmode==0){slalomR(Howspeed.slalom_R,ON);}
 8017c78:	b9f4      	cbnz	r4, 8017cb8 <testturning+0x7c>
 8017c7a:	2301      	movs	r3, #1
 8017c7c:	9301      	str	r3, [sp, #4]
 8017c7e:	9b08      	ldr	r3, [sp, #32]
 8017c80:	9300      	str	r3, [sp, #0]
 8017c82:	ab04      	add	r3, sp, #16
 8017c84:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017c86:	f7fe facb 	bl	8016220 <slalomR>
	if(turnmode==12){turn135inL(Howspeed.turn135in_L, connect);turn135outR(Howspeed.turn135out_R,ON);}
	if(turnmode==13){turn135inR(Howspeed.turn135in_R, connect);turn135outL(Howspeed.turn135out_L,ON);}
	if(turnmode==14){turn45inL(Howspeed.turn45in_L, connect);V90R(Howspeed.V90_R,ON);}
	if(turnmode==15){turn45inR(Howspeed.turn45in_R, connect);V90L(Howspeed.V90_L,ON);}

	HAL_Delay(500);
 8017c8a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8017c8e:	f7e8 fb1f 	bl	80002d0 <HAL_Delay>
				HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_3);
 8017c92:	4874      	ldr	r0, [pc, #464]	; (8017e64 <testturning+0x228>)
 8017c94:	2108      	movs	r1, #8
}
 8017c96:	b002      	add	sp, #8
 8017c98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017c9c:	b004      	add	sp, #16
				HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_3);
 8017c9e:	f7ed bcb1 	b.w	8005604 <HAL_TIM_PWM_Stop>
		HAL_Delay(500);
 8017ca2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8017ca6:	f7e8 fb13 	bl	80002d0 <HAL_Delay>
		reset_ICM();
 8017caa:	f7f4 fe55 	bl	800c958 <reset_ICM>
		HAL_Delay(500);
 8017cae:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8017cb2:	f7e8 fb0d 	bl	80002d0 <HAL_Delay>
 8017cb6:	e7df      	b.n	8017c78 <testturning+0x3c>
	if(turnmode==1){slalomL(Howspeed.slalom_L,ON);}
 8017cb8:	2c01      	cmp	r4, #1
 8017cba:	d107      	bne.n	8017ccc <testturning+0x90>
 8017cbc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8017cbe:	9300      	str	r3, [sp, #0]
 8017cc0:	9401      	str	r4, [sp, #4]
 8017cc2:	ab09      	add	r3, sp, #36	; 0x24
 8017cc4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017cc6:	f7fe fb6f 	bl	80163a8 <slalomL>
 8017cca:	e7de      	b.n	8017c8a <testturning+0x4e>
	if(turnmode==2){turn90R(Howspeed.turn90_R,ON);}
 8017ccc:	2c02      	cmp	r4, #2
 8017cce:	d108      	bne.n	8017ce2 <testturning+0xa6>
 8017cd0:	2301      	movs	r3, #1
 8017cd2:	9301      	str	r3, [sp, #4]
 8017cd4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8017cd6:	9300      	str	r3, [sp, #0]
 8017cd8:	ab0e      	add	r3, sp, #56	; 0x38
 8017cda:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017cdc:	f7fe fc20 	bl	8016520 <turn90R>
 8017ce0:	e7d3      	b.n	8017c8a <testturning+0x4e>
	if(turnmode==3){turn90L(Howspeed.turn90_L,ON);}
 8017ce2:	2c03      	cmp	r4, #3
 8017ce4:	d108      	bne.n	8017cf8 <testturning+0xbc>
 8017ce6:	2301      	movs	r3, #1
 8017ce8:	9301      	str	r3, [sp, #4]
 8017cea:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8017cec:	9300      	str	r3, [sp, #0]
 8017cee:	ab13      	add	r3, sp, #76	; 0x4c
 8017cf0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017cf2:	f7fe fcd7 	bl	80166a4 <turn90L>
 8017cf6:	e7c8      	b.n	8017c8a <testturning+0x4e>
	if(turnmode==4){turn180R(Howspeed.turn180_R,ON);}
 8017cf8:	2c04      	cmp	r4, #4
 8017cfa:	d108      	bne.n	8017d0e <testturning+0xd2>
 8017cfc:	2301      	movs	r3, #1
 8017cfe:	9301      	str	r3, [sp, #4]
 8017d00:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8017d02:	9300      	str	r3, [sp, #0]
 8017d04:	ab18      	add	r3, sp, #96	; 0x60
 8017d06:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017d08:	f7fe fd8a 	bl	8016820 <turn180R>
 8017d0c:	e7bd      	b.n	8017c8a <testturning+0x4e>
	if(turnmode==5){turn180L(Howspeed.turn180_L,ON);}
 8017d0e:	2c05      	cmp	r4, #5
 8017d10:	d108      	bne.n	8017d24 <testturning+0xe8>
 8017d12:	2301      	movs	r3, #1
 8017d14:	9301      	str	r3, [sp, #4]
 8017d16:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017d18:	9300      	str	r3, [sp, #0]
 8017d1a:	ab1d      	add	r3, sp, #116	; 0x74
 8017d1c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017d1e:	f7fe fe41 	bl	80169a4 <turn180L>
 8017d22:	e7b2      	b.n	8017c8a <testturning+0x4e>
	if(turnmode==6){turn45inR(Howspeed.turn45in_R,ON);}
 8017d24:	2c06      	cmp	r4, #6
 8017d26:	d108      	bne.n	8017d3a <testturning+0xfe>
 8017d28:	2301      	movs	r3, #1
 8017d2a:	9301      	str	r3, [sp, #4]
 8017d2c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8017d2e:	9300      	str	r3, [sp, #0]
 8017d30:	ab22      	add	r3, sp, #136	; 0x88
 8017d32:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017d34:	f7fe fef0 	bl	8016b18 <turn45inR>
 8017d38:	e7a7      	b.n	8017c8a <testturning+0x4e>
	if(turnmode==7){turn45inL(Howspeed.turn45in_L,ON);}
 8017d3a:	2c07      	cmp	r4, #7
 8017d3c:	d108      	bne.n	8017d50 <testturning+0x114>
 8017d3e:	2301      	movs	r3, #1
 8017d40:	9301      	str	r3, [sp, #4]
 8017d42:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 8017d44:	9300      	str	r3, [sp, #0]
 8017d46:	ab27      	add	r3, sp, #156	; 0x9c
 8017d48:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017d4a:	f7ff f80d 	bl	8016d68 <turn45inL>
 8017d4e:	e79c      	b.n	8017c8a <testturning+0x4e>
	if(turnmode==8){turn135inR(Howspeed.turn135in_R,ON);}
 8017d50:	2c08      	cmp	r4, #8
 8017d52:	d108      	bne.n	8017d66 <testturning+0x12a>
 8017d54:	2301      	movs	r3, #1
 8017d56:	9301      	str	r3, [sp, #4]
 8017d58:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8017d5a:	9300      	str	r3, [sp, #0]
 8017d5c:	ab2c      	add	r3, sp, #176	; 0xb0
 8017d5e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017d60:	f7ff f926 	bl	8016fb0 <turn135inR>
 8017d64:	e791      	b.n	8017c8a <testturning+0x4e>
	if(turnmode==9){turn135inL(Howspeed.turn135in_L,ON);}
 8017d66:	2c09      	cmp	r4, #9
 8017d68:	d108      	bne.n	8017d7c <testturning+0x140>
 8017d6a:	2301      	movs	r3, #1
 8017d6c:	9301      	str	r3, [sp, #4]
 8017d6e:	9b35      	ldr	r3, [sp, #212]	; 0xd4
 8017d70:	9300      	str	r3, [sp, #0]
 8017d72:	ab31      	add	r3, sp, #196	; 0xc4
 8017d74:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017d76:	f7ff fa43 	bl	8017200 <turn135inL>
 8017d7a:	e786      	b.n	8017c8a <testturning+0x4e>
	if(turnmode==10){turn45inL(Howspeed.turn45in_L, connect);turn45outR(Howspeed.turn45out_R,ON);}
 8017d7c:	2c0a      	cmp	r4, #10
 8017d7e:	d110      	bne.n	8017da2 <testturning+0x166>
 8017d80:	2302      	movs	r3, #2
 8017d82:	9301      	str	r3, [sp, #4]
 8017d84:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 8017d86:	9300      	str	r3, [sp, #0]
 8017d88:	ab27      	add	r3, sp, #156	; 0x9c
 8017d8a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017d8c:	f7fe ffec 	bl	8016d68 <turn45inL>
 8017d90:	2301      	movs	r3, #1
 8017d92:	9301      	str	r3, [sp, #4]
 8017d94:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8017d96:	9300      	str	r3, [sp, #0]
 8017d98:	ab36      	add	r3, sp, #216	; 0xd8
 8017d9a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017d9c:	f7ff fb54 	bl	8017448 <turn45outR>
 8017da0:	e773      	b.n	8017c8a <testturning+0x4e>
	if(turnmode==11){turn45inR(Howspeed.turn45in_R, connect);turn45outL(Howspeed.turn45out_L,ON);}
 8017da2:	2c0b      	cmp	r4, #11
 8017da4:	d110      	bne.n	8017dc8 <testturning+0x18c>
 8017da6:	2302      	movs	r3, #2
 8017da8:	9301      	str	r3, [sp, #4]
 8017daa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8017dac:	9300      	str	r3, [sp, #0]
 8017dae:	ab22      	add	r3, sp, #136	; 0x88
 8017db0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017db2:	f7fe feb1 	bl	8016b18 <turn45inR>
 8017db6:	2301      	movs	r3, #1
 8017db8:	9301      	str	r3, [sp, #4]
 8017dba:	9b3f      	ldr	r3, [sp, #252]	; 0xfc
 8017dbc:	9300      	str	r3, [sp, #0]
 8017dbe:	ab3b      	add	r3, sp, #236	; 0xec
 8017dc0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017dc2:	f7ff fbe3 	bl	801758c <turn45outL>
 8017dc6:	e760      	b.n	8017c8a <testturning+0x4e>
	if(turnmode==12){turn135inL(Howspeed.turn135in_L, connect);turn135outR(Howspeed.turn135out_R,ON);}
 8017dc8:	2c0c      	cmp	r4, #12
 8017dca:	d110      	bne.n	8017dee <testturning+0x1b2>
 8017dcc:	2302      	movs	r3, #2
 8017dce:	9301      	str	r3, [sp, #4]
 8017dd0:	9b35      	ldr	r3, [sp, #212]	; 0xd4
 8017dd2:	9300      	str	r3, [sp, #0]
 8017dd4:	ab31      	add	r3, sp, #196	; 0xc4
 8017dd6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017dd8:	f7ff fa12 	bl	8017200 <turn135inL>
 8017ddc:	2301      	movs	r3, #1
 8017dde:	9301      	str	r3, [sp, #4]
 8017de0:	9b44      	ldr	r3, [sp, #272]	; 0x110
 8017de2:	9300      	str	r3, [sp, #0]
 8017de4:	ab40      	add	r3, sp, #256	; 0x100
 8017de6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017de8:	f7ff fc74 	bl	80176d4 <turn135outR>
 8017dec:	e74d      	b.n	8017c8a <testturning+0x4e>
	if(turnmode==13){turn135inR(Howspeed.turn135in_R, connect);turn135outL(Howspeed.turn135out_L,ON);}
 8017dee:	2c0d      	cmp	r4, #13
 8017df0:	d110      	bne.n	8017e14 <testturning+0x1d8>
 8017df2:	2302      	movs	r3, #2
 8017df4:	9301      	str	r3, [sp, #4]
 8017df6:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8017df8:	9300      	str	r3, [sp, #0]
 8017dfa:	ab2c      	add	r3, sp, #176	; 0xb0
 8017dfc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017dfe:	f7ff f8d7 	bl	8016fb0 <turn135inR>
 8017e02:	2301      	movs	r3, #1
 8017e04:	9301      	str	r3, [sp, #4]
 8017e06:	9b49      	ldr	r3, [sp, #292]	; 0x124
 8017e08:	9300      	str	r3, [sp, #0]
 8017e0a:	ab45      	add	r3, sp, #276	; 0x114
 8017e0c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017e0e:	f7ff fd09 	bl	8017824 <turn135outL>
 8017e12:	e73a      	b.n	8017c8a <testturning+0x4e>
	if(turnmode==14){turn45inL(Howspeed.turn45in_L, connect);V90R(Howspeed.V90_R,ON);}
 8017e14:	2c0e      	cmp	r4, #14
 8017e16:	d110      	bne.n	8017e3a <testturning+0x1fe>
 8017e18:	2302      	movs	r3, #2
 8017e1a:	9301      	str	r3, [sp, #4]
 8017e1c:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 8017e1e:	9300      	str	r3, [sp, #0]
 8017e20:	ab27      	add	r3, sp, #156	; 0x9c
 8017e22:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017e24:	f7fe ffa0 	bl	8016d68 <turn45inL>
 8017e28:	2301      	movs	r3, #1
 8017e2a:	9301      	str	r3, [sp, #4]
 8017e2c:	9b4e      	ldr	r3, [sp, #312]	; 0x138
 8017e2e:	9300      	str	r3, [sp, #0]
 8017e30:	ab4a      	add	r3, sp, #296	; 0x128
 8017e32:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017e34:	f7ff fd9a 	bl	801796c <V90R>
 8017e38:	e727      	b.n	8017c8a <testturning+0x4e>
	if(turnmode==15){turn45inR(Howspeed.turn45in_R, connect);V90L(Howspeed.V90_L,ON);}
 8017e3a:	2c0f      	cmp	r4, #15
 8017e3c:	f47f af25 	bne.w	8017c8a <testturning+0x4e>
 8017e40:	2302      	movs	r3, #2
 8017e42:	9301      	str	r3, [sp, #4]
 8017e44:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8017e46:	9300      	str	r3, [sp, #0]
 8017e48:	ab22      	add	r3, sp, #136	; 0x88
 8017e4a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017e4c:	f7fe fe64 	bl	8016b18 <turn45inR>
 8017e50:	2301      	movs	r3, #1
 8017e52:	9301      	str	r3, [sp, #4]
 8017e54:	9b53      	ldr	r3, [sp, #332]	; 0x14c
 8017e56:	9300      	str	r3, [sp, #0]
 8017e58:	ab4f      	add	r3, sp, #316	; 0x13c
 8017e5a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017e5c:	f7ff fe3a 	bl	8017ad4 <V90L>
 8017e60:	e713      	b.n	8017c8a <testturning+0x4e>
 8017e62:	bf00      	nop
 8017e64:	20018414 	.word	0x20018414
 8017e68:	200132c4 	.word	0x200132c4
 8017e6c:	20018188 	.word	0x20018188
 8017e70:	20013434 	.word	0x20013434

08017e74 <MX_UART4_Init>:

UART_HandleTypeDef huart4;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8017e74:	b508      	push	{r3, lr}

  huart4.Instance = UART4;
 8017e76:	480b      	ldr	r0, [pc, #44]	; (8017ea4 <MX_UART4_Init+0x30>)
  huart4.Init.BaudRate = 230400;
 8017e78:	4b0b      	ldr	r3, [pc, #44]	; (8017ea8 <MX_UART4_Init+0x34>)
 8017e7a:	f44f 3e61 	mov.w	lr, #230400	; 0x38400
 8017e7e:	e880 4008 	stmia.w	r0, {r3, lr}
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
  huart4.Init.StopBits = UART_STOPBITS_1;
  huart4.Init.Parity = UART_PARITY_NONE;
  huart4.Init.Mode = UART_MODE_TX_RX;
 8017e82:	220c      	movs	r2, #12
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8017e84:	2300      	movs	r3, #0
 8017e86:	6083      	str	r3, [r0, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8017e88:	60c3      	str	r3, [r0, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8017e8a:	6103      	str	r3, [r0, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8017e8c:	6142      	str	r2, [r0, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8017e8e:	6183      	str	r3, [r0, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8017e90:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8017e92:	f7ee fb7a 	bl	800658a <HAL_UART_Init>
 8017e96:	b118      	cbz	r0, 8017ea0 <MX_UART4_Init+0x2c>
  {
    Error_Handler();
  }

}
 8017e98:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8017e9c:	f7f5 bbe2 	b.w	800d664 <Error_Handler>
 8017ea0:	bd08      	pop	{r3, pc}
 8017ea2:	bf00      	nop
 8017ea4:	20018540 	.word	0x20018540
 8017ea8:	40004c00 	.word	0x40004c00

08017eac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8017eac:	b510      	push	{r4, lr}
 8017eae:	4604      	mov	r4, r0
 8017eb0:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8017eb2:	2214      	movs	r2, #20
 8017eb4:	2100      	movs	r1, #0
 8017eb6:	a803      	add	r0, sp, #12
 8017eb8:	f002 fa97 	bl	801a3ea <memset>
  if(uartHandle->Instance==UART4)
 8017ebc:	6822      	ldr	r2, [r4, #0]
 8017ebe:	4b15      	ldr	r3, [pc, #84]	; (8017f14 <HAL_UART_MspInit+0x68>)
 8017ec0:	429a      	cmp	r2, r3
 8017ec2:	d125      	bne.n	8017f10 <HAL_UART_MspInit+0x64>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8017ec4:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 8017ec8:	2100      	movs	r1, #0
 8017eca:	9101      	str	r1, [sp, #4]
 8017ecc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8017ece:	4812      	ldr	r0, [pc, #72]	; (8017f18 <HAL_UART_MspInit+0x6c>)
    __HAL_RCC_UART4_CLK_ENABLE();
 8017ed0:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8017ed4:	641a      	str	r2, [r3, #64]	; 0x40
 8017ed6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8017ed8:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 8017edc:	9201      	str	r2, [sp, #4]
 8017ede:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8017ee0:	9102      	str	r1, [sp, #8]
 8017ee2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8017ee4:	f042 0204 	orr.w	r2, r2, #4
 8017ee8:	631a      	str	r2, [r3, #48]	; 0x30
 8017eea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8017eec:	f003 0304 	and.w	r3, r3, #4
 8017ef0:	9302      	str	r3, [sp, #8]
 8017ef2:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8017ef4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8017ef8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8017efa:	2302      	movs	r3, #2
 8017efc:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8017efe:	2301      	movs	r3, #1
 8017f00:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8017f02:	2303      	movs	r3, #3
 8017f04:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8017f06:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8017f08:	2308      	movs	r3, #8
 8017f0a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8017f0c:	f7ea f9e2 	bl	80022d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
}
 8017f10:	b008      	add	sp, #32
 8017f12:	bd10      	pop	{r4, pc}
 8017f14:	40004c00 	.word	0x40004c00
 8017f18:	40020800 	.word	0x40020800

08017f1c <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{

  if(uartHandle->Instance==UART4)
 8017f1c:	6802      	ldr	r2, [r0, #0]
 8017f1e:	4b07      	ldr	r3, [pc, #28]	; (8017f3c <HAL_UART_MspDeInit+0x20>)
 8017f20:	429a      	cmp	r2, r3
 8017f22:	d109      	bne.n	8017f38 <HAL_UART_MspDeInit+0x1c>
  {
  /* USER CODE BEGIN UART4_MspDeInit 0 */

  /* USER CODE END UART4_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_UART4_CLK_DISABLE();
 8017f24:	4a06      	ldr	r2, [pc, #24]	; (8017f40 <HAL_UART_MspDeInit+0x24>)
  
    /**UART4 GPIO Configuration    
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX 
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10|GPIO_PIN_11);
 8017f26:	4807      	ldr	r0, [pc, #28]	; (8017f44 <HAL_UART_MspDeInit+0x28>)
    __HAL_RCC_UART4_CLK_DISABLE();
 8017f28:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8017f2a:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8017f2e:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10|GPIO_PIN_11);
 8017f30:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8017f34:	f7ea baae 	b.w	8002494 <HAL_GPIO_DeInit>
 8017f38:	4770      	bx	lr
 8017f3a:	bf00      	nop
 8017f3c:	40004c00 	.word	0x40004c00
 8017f40:	40023800 	.word	0x40023800
 8017f44:	40020800 	.word	0x40020800

08017f48 <wait_ms>:
volatile uint32_t g_timCount;

void wait_ms(uint32_t waitTime) {

        g_timCount = 0;
        __HAL_TIM_SET_COUNTER(&htim6, 0);
 8017f48:	4904      	ldr	r1, [pc, #16]	; (8017f5c <wait_ms+0x14>)
        g_timCount = 0;
 8017f4a:	4b05      	ldr	r3, [pc, #20]	; (8017f60 <wait_ms+0x18>)
        __HAL_TIM_SET_COUNTER(&htim6, 0);
 8017f4c:	6809      	ldr	r1, [r1, #0]
        g_timCount = 0;
 8017f4e:	2200      	movs	r2, #0
 8017f50:	601a      	str	r2, [r3, #0]
        __HAL_TIM_SET_COUNTER(&htim6, 0);
 8017f52:	624a      	str	r2, [r1, #36]	; 0x24
        while (g_timCount < waitTime) {
 8017f54:	681a      	ldr	r2, [r3, #0]
 8017f56:	4282      	cmp	r2, r0
 8017f58:	d3fc      	bcc.n	8017f54 <wait_ms+0xc>
        }

}
 8017f5a:	4770      	bx	lr
 8017f5c:	2001848c 	.word	0x2001848c
 8017f60:	200183d4 	.word	0x200183d4

08017f64 <yellow_off>:

unsigned char yy1,yy2,yy3,yy4,yy5,yy6,yy7,yy8;



void yellow_off(void){
 8017f64:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(LED1_GPIO_Port,LED1_Pin,GPIO_PIN_RESET);
 8017f66:	4c18      	ldr	r4, [pc, #96]	; (8017fc8 <yellow_off+0x64>)
 8017f68:	2200      	movs	r2, #0
 8017f6a:	4620      	mov	r0, r4
 8017f6c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8017f70:	f7ea fb2e 	bl	80025d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_GPIO_Port,LED2_Pin,GPIO_PIN_RESET);
 8017f74:	4620      	mov	r0, r4
 8017f76:	2200      	movs	r2, #0
 8017f78:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8017f7c:	f7ea fb28 	bl	80025d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED3_GPIO_Port,LED3_Pin,GPIO_PIN_RESET);
 8017f80:	4620      	mov	r0, r4
 8017f82:	2200      	movs	r2, #0
	HAL_GPIO_WritePin(LED4_GPIO_Port,LED4_Pin,GPIO_PIN_RESET);
 8017f84:	f5a4 6480 	sub.w	r4, r4, #1024	; 0x400
	HAL_GPIO_WritePin(LED3_GPIO_Port,LED3_Pin,GPIO_PIN_RESET);
 8017f88:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8017f8c:	f7ea fb20 	bl	80025d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED4_GPIO_Port,LED4_Pin,GPIO_PIN_RESET);
 8017f90:	4620      	mov	r0, r4
 8017f92:	2200      	movs	r2, #0
 8017f94:	f44f 7100 	mov.w	r1, #512	; 0x200
 8017f98:	f7ea fb1a 	bl	80025d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED5_GPIO_Port,LED5_Pin,GPIO_PIN_RESET);
 8017f9c:	4620      	mov	r0, r4
 8017f9e:	2200      	movs	r2, #0
 8017fa0:	2180      	movs	r1, #128	; 0x80
 8017fa2:	f7ea fb15 	bl	80025d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED6_GPIO_Port,LED6_Pin,GPIO_PIN_RESET);
 8017fa6:	4620      	mov	r0, r4
 8017fa8:	2200      	movs	r2, #0
 8017faa:	2140      	movs	r1, #64	; 0x40
 8017fac:	f7ea fb10 	bl	80025d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED7_GPIO_Port,LED7_Pin,GPIO_PIN_RESET);
 8017fb0:	4620      	mov	r0, r4
 8017fb2:	2200      	movs	r2, #0
 8017fb4:	2120      	movs	r1, #32
 8017fb6:	f7ea fb0b 	bl	80025d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED8_GPIO_Port,LED8_Pin,GPIO_PIN_RESET);
 8017fba:	4620      	mov	r0, r4
 8017fbc:	2200      	movs	r2, #0
 8017fbe:	2110      	movs	r1, #16
}
 8017fc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_GPIO_WritePin(LED8_GPIO_Port,LED8_Pin,GPIO_PIN_RESET);
 8017fc4:	f7ea bb04 	b.w	80025d0 <HAL_GPIO_WritePin>
 8017fc8:	40020800 	.word	0x40020800

08017fcc <yellow_on>:
void yellow_on(void){
 8017fcc:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(LED1_GPIO_Port,LED1_Pin,GPIO_PIN_SET);
 8017fce:	4c18      	ldr	r4, [pc, #96]	; (8018030 <yellow_on+0x64>)
 8017fd0:	2201      	movs	r2, #1
 8017fd2:	4620      	mov	r0, r4
 8017fd4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8017fd8:	f7ea fafa 	bl	80025d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_GPIO_Port,LED2_Pin,GPIO_PIN_SET);
 8017fdc:	4620      	mov	r0, r4
 8017fde:	2201      	movs	r2, #1
 8017fe0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8017fe4:	f7ea faf4 	bl	80025d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED3_GPIO_Port,LED3_Pin,GPIO_PIN_SET);
 8017fe8:	4620      	mov	r0, r4
 8017fea:	2201      	movs	r2, #1
	HAL_GPIO_WritePin(LED4_GPIO_Port,LED4_Pin,GPIO_PIN_SET);
 8017fec:	f5a4 6480 	sub.w	r4, r4, #1024	; 0x400
	HAL_GPIO_WritePin(LED3_GPIO_Port,LED3_Pin,GPIO_PIN_SET);
 8017ff0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8017ff4:	f7ea faec 	bl	80025d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED4_GPIO_Port,LED4_Pin,GPIO_PIN_SET);
 8017ff8:	4620      	mov	r0, r4
 8017ffa:	2201      	movs	r2, #1
 8017ffc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8018000:	f7ea fae6 	bl	80025d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED5_GPIO_Port,LED5_Pin,GPIO_PIN_SET);
 8018004:	4620      	mov	r0, r4
 8018006:	2201      	movs	r2, #1
 8018008:	2180      	movs	r1, #128	; 0x80
 801800a:	f7ea fae1 	bl	80025d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED6_GPIO_Port,LED6_Pin,GPIO_PIN_SET);
 801800e:	4620      	mov	r0, r4
 8018010:	2201      	movs	r2, #1
 8018012:	2140      	movs	r1, #64	; 0x40
 8018014:	f7ea fadc 	bl	80025d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED7_GPIO_Port,LED7_Pin,GPIO_PIN_SET);
 8018018:	4620      	mov	r0, r4
 801801a:	2201      	movs	r2, #1
 801801c:	2120      	movs	r1, #32
 801801e:	f7ea fad7 	bl	80025d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED8_GPIO_Port,LED8_Pin,GPIO_PIN_SET);
 8018022:	4620      	mov	r0, r4
 8018024:	2201      	movs	r2, #1
 8018026:	2110      	movs	r1, #16
}
 8018028:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_GPIO_WritePin(LED8_GPIO_Port,LED8_Pin,GPIO_PIN_SET);
 801802c:	f7ea bad0 	b.w	80025d0 <HAL_GPIO_WritePin>
 8018030:	40020800 	.word	0x40020800

08018034 <yellow_count>:


void yellow_count(unsigned char yy){

yy1 = yy & 1;
 8018034:	4b32      	ldr	r3, [pc, #200]	; (8018100 <yellow_count+0xcc>)
yy2 = yy & 2;
yy3 = yy & 4;
 8018036:	4933      	ldr	r1, [pc, #204]	; (8018104 <yellow_count+0xd0>)
void yellow_count(unsigned char yy){
 8018038:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
yy1 = yy & 1;
 801803c:	f000 0201 	and.w	r2, r0, #1
yy2 = yy & 2;
 8018040:	f8df a0e0 	ldr.w	sl, [pc, #224]	; 8018124 <yellow_count+0xf0>
yy1 = yy & 1;
 8018044:	701a      	strb	r2, [r3, #0]
yy2 = yy & 2;
 8018046:	f000 0302 	and.w	r3, r0, #2
 801804a:	f88a 3000 	strb.w	r3, [sl]
yy3 = yy & 4;
 801804e:	f000 0304 	and.w	r3, r0, #4
 8018052:	700b      	strb	r3, [r1, #0]
yy4 = yy & 8;
 8018054:	4b2c      	ldr	r3, [pc, #176]	; (8018108 <yellow_count+0xd4>)
yy5 = yy & 16;
 8018056:	4f2d      	ldr	r7, [pc, #180]	; (801810c <yellow_count+0xd8>)
yy6 = yy & 32;
 8018058:	4e2d      	ldr	r6, [pc, #180]	; (8018110 <yellow_count+0xdc>)
yy7 = yy & 64;
 801805a:	4d2e      	ldr	r5, [pc, #184]	; (8018114 <yellow_count+0xe0>)
yy4 = yy & 8;
 801805c:	f000 0408 	and.w	r4, r0, #8
 8018060:	701c      	strb	r4, [r3, #0]
yy5 = yy & 16;
 8018062:	f000 0410 	and.w	r4, r0, #16
 8018066:	703c      	strb	r4, [r7, #0]
yy6 = yy & 32;
 8018068:	f000 0420 	and.w	r4, r0, #32
 801806c:	7034      	strb	r4, [r6, #0]
yy7 = yy & 64;
 801806e:	f000 0440 	and.w	r4, r0, #64	; 0x40
 8018072:	702c      	strb	r4, [r5, #0]
yy8 = yy & 128;
 8018074:	4c28      	ldr	r4, [pc, #160]	; (8018118 <yellow_count+0xe4>)
 8018076:	f020 007f 	bic.w	r0, r0, #127	; 0x7f
 801807a:	7020      	strb	r0, [r4, #0]
 801807c:	4689      	mov	r9, r1
 801807e:	4698      	mov	r8, r3

if(yy1 >= 1){
 8018080:	b102      	cbz	r2, 8018084 <yellow_count+0x50>
	HAL_GPIO_WritePin(LED1_GPIO_Port,LED1_Pin,GPIO_PIN_SET);
 8018082:	2201      	movs	r2, #1
}else{
	HAL_GPIO_WritePin(LED1_GPIO_Port,LED1_Pin,GPIO_PIN_RESET);
 8018084:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8018088:	4824      	ldr	r0, [pc, #144]	; (801811c <yellow_count+0xe8>)
 801808a:	f7ea faa1 	bl	80025d0 <HAL_GPIO_WritePin>
}
if(yy2 >= 1){
 801808e:	f89a 2000 	ldrb.w	r2, [sl]
 8018092:	b102      	cbz	r2, 8018096 <yellow_count+0x62>
	HAL_GPIO_WritePin(LED2_GPIO_Port,LED2_Pin,GPIO_PIN_SET);
 8018094:	2201      	movs	r2, #1
}
else{
	HAL_GPIO_WritePin(LED2_GPIO_Port,LED2_Pin,GPIO_PIN_RESET);
 8018096:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 801809a:	4820      	ldr	r0, [pc, #128]	; (801811c <yellow_count+0xe8>)
 801809c:	f7ea fa98 	bl	80025d0 <HAL_GPIO_WritePin>
}
if(yy3 >= 1){
 80180a0:	f899 2000 	ldrb.w	r2, [r9]
 80180a4:	b102      	cbz	r2, 80180a8 <yellow_count+0x74>
	HAL_GPIO_WritePin(LED3_GPIO_Port,LED3_Pin,GPIO_PIN_SET);
 80180a6:	2201      	movs	r2, #1
}else{
	HAL_GPIO_WritePin(LED3_GPIO_Port,LED3_Pin,GPIO_PIN_RESET);
 80180a8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80180ac:	481b      	ldr	r0, [pc, #108]	; (801811c <yellow_count+0xe8>)
 80180ae:	f7ea fa8f 	bl	80025d0 <HAL_GPIO_WritePin>
}
if(yy4 >= 1){
 80180b2:	f898 2000 	ldrb.w	r2, [r8]
 80180b6:	b102      	cbz	r2, 80180ba <yellow_count+0x86>
	HAL_GPIO_WritePin(LED4_GPIO_Port,LED4_Pin,GPIO_PIN_SET);
 80180b8:	2201      	movs	r2, #1
}else{
	HAL_GPIO_WritePin(LED4_GPIO_Port,LED4_Pin,GPIO_PIN_RESET);
 80180ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 80180be:	4818      	ldr	r0, [pc, #96]	; (8018120 <yellow_count+0xec>)
 80180c0:	f7ea fa86 	bl	80025d0 <HAL_GPIO_WritePin>
}
if(yy5 >= 1){
 80180c4:	783a      	ldrb	r2, [r7, #0]
 80180c6:	b102      	cbz	r2, 80180ca <yellow_count+0x96>
	HAL_GPIO_WritePin(LED5_GPIO_Port,LED5_Pin,GPIO_PIN_SET);
 80180c8:	2201      	movs	r2, #1
}else{
	HAL_GPIO_WritePin(LED5_GPIO_Port,LED5_Pin,GPIO_PIN_RESET);
 80180ca:	2180      	movs	r1, #128	; 0x80
 80180cc:	4814      	ldr	r0, [pc, #80]	; (8018120 <yellow_count+0xec>)
 80180ce:	f7ea fa7f 	bl	80025d0 <HAL_GPIO_WritePin>
}
if(yy6 >= 1){
 80180d2:	7832      	ldrb	r2, [r6, #0]
 80180d4:	b102      	cbz	r2, 80180d8 <yellow_count+0xa4>
	HAL_GPIO_WritePin(LED6_GPIO_Port,LED6_Pin,GPIO_PIN_SET);
 80180d6:	2201      	movs	r2, #1
}else{
	HAL_GPIO_WritePin(LED6_GPIO_Port,LED6_Pin,GPIO_PIN_RESET);
 80180d8:	2140      	movs	r1, #64	; 0x40
 80180da:	4811      	ldr	r0, [pc, #68]	; (8018120 <yellow_count+0xec>)
 80180dc:	f7ea fa78 	bl	80025d0 <HAL_GPIO_WritePin>
}
if(yy7 >= 1){
 80180e0:	782a      	ldrb	r2, [r5, #0]
 80180e2:	b102      	cbz	r2, 80180e6 <yellow_count+0xb2>
	HAL_GPIO_WritePin(LED7_GPIO_Port,LED7_Pin,GPIO_PIN_SET);
 80180e4:	2201      	movs	r2, #1
}else{
	HAL_GPIO_WritePin(LED7_GPIO_Port,LED7_Pin,GPIO_PIN_RESET);
 80180e6:	2120      	movs	r1, #32
 80180e8:	480d      	ldr	r0, [pc, #52]	; (8018120 <yellow_count+0xec>)
 80180ea:	f7ea fa71 	bl	80025d0 <HAL_GPIO_WritePin>
}
if(yy8 >= 1){
 80180ee:	7822      	ldrb	r2, [r4, #0]
 80180f0:	b102      	cbz	r2, 80180f4 <yellow_count+0xc0>
	HAL_GPIO_WritePin(LED8_GPIO_Port,LED8_Pin,GPIO_PIN_SET);
 80180f2:	2201      	movs	r2, #1
}else{
	HAL_GPIO_WritePin(LED8_GPIO_Port,LED8_Pin,GPIO_PIN_RESET);
 80180f4:	2110      	movs	r1, #16
 80180f6:	480a      	ldr	r0, [pc, #40]	; (8018120 <yellow_count+0xec>)
}
}
 80180f8:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	HAL_GPIO_WritePin(LED8_GPIO_Port,LED8_Pin,GPIO_PIN_RESET);
 80180fc:	f7ea ba68 	b.w	80025d0 <HAL_GPIO_WritePin>
 8018100:	20018581 	.word	0x20018581
 8018104:	20018587 	.word	0x20018587
 8018108:	20018580 	.word	0x20018580
 801810c:	20018583 	.word	0x20018583
 8018110:	20018582 	.word	0x20018582
 8018114:	20018586 	.word	0x20018586
 8018118:	20018584 	.word	0x20018584
 801811c:	40020800 	.word	0x40020800
 8018120:	40020400 	.word	0x40020400
 8018124:	20018585 	.word	0x20018585

08018128 <strlen>:
 8018128:	4603      	mov	r3, r0
 801812a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801812e:	2a00      	cmp	r2, #0
 8018130:	d1fb      	bne.n	801812a <strlen+0x2>
 8018132:	1a18      	subs	r0, r3, r0
 8018134:	3801      	subs	r0, #1
 8018136:	4770      	bx	lr
	...

08018140 <memchr>:
 8018140:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8018144:	2a10      	cmp	r2, #16
 8018146:	db2b      	blt.n	80181a0 <memchr+0x60>
 8018148:	f010 0f07 	tst.w	r0, #7
 801814c:	d008      	beq.n	8018160 <memchr+0x20>
 801814e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8018152:	3a01      	subs	r2, #1
 8018154:	428b      	cmp	r3, r1
 8018156:	d02d      	beq.n	80181b4 <memchr+0x74>
 8018158:	f010 0f07 	tst.w	r0, #7
 801815c:	b342      	cbz	r2, 80181b0 <memchr+0x70>
 801815e:	d1f6      	bne.n	801814e <memchr+0xe>
 8018160:	b4f0      	push	{r4, r5, r6, r7}
 8018162:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8018166:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 801816a:	f022 0407 	bic.w	r4, r2, #7
 801816e:	f07f 0700 	mvns.w	r7, #0
 8018172:	2300      	movs	r3, #0
 8018174:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8018178:	3c08      	subs	r4, #8
 801817a:	ea85 0501 	eor.w	r5, r5, r1
 801817e:	ea86 0601 	eor.w	r6, r6, r1
 8018182:	fa85 f547 	uadd8	r5, r5, r7
 8018186:	faa3 f587 	sel	r5, r3, r7
 801818a:	fa86 f647 	uadd8	r6, r6, r7
 801818e:	faa5 f687 	sel	r6, r5, r7
 8018192:	b98e      	cbnz	r6, 80181b8 <memchr+0x78>
 8018194:	d1ee      	bne.n	8018174 <memchr+0x34>
 8018196:	bcf0      	pop	{r4, r5, r6, r7}
 8018198:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 801819c:	f002 0207 	and.w	r2, r2, #7
 80181a0:	b132      	cbz	r2, 80181b0 <memchr+0x70>
 80181a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80181a6:	3a01      	subs	r2, #1
 80181a8:	ea83 0301 	eor.w	r3, r3, r1
 80181ac:	b113      	cbz	r3, 80181b4 <memchr+0x74>
 80181ae:	d1f8      	bne.n	80181a2 <memchr+0x62>
 80181b0:	2000      	movs	r0, #0
 80181b2:	4770      	bx	lr
 80181b4:	3801      	subs	r0, #1
 80181b6:	4770      	bx	lr
 80181b8:	2d00      	cmp	r5, #0
 80181ba:	bf06      	itte	eq
 80181bc:	4635      	moveq	r5, r6
 80181be:	3803      	subeq	r0, #3
 80181c0:	3807      	subne	r0, #7
 80181c2:	f015 0f01 	tst.w	r5, #1
 80181c6:	d107      	bne.n	80181d8 <memchr+0x98>
 80181c8:	3001      	adds	r0, #1
 80181ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80181ce:	bf02      	ittt	eq
 80181d0:	3001      	addeq	r0, #1
 80181d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80181d6:	3001      	addeq	r0, #1
 80181d8:	bcf0      	pop	{r4, r5, r6, r7}
 80181da:	3801      	subs	r0, #1
 80181dc:	4770      	bx	lr
 80181de:	bf00      	nop

080181e0 <__aeabi_drsub>:
 80181e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80181e4:	e002      	b.n	80181ec <__adddf3>
 80181e6:	bf00      	nop

080181e8 <__aeabi_dsub>:
 80181e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080181ec <__adddf3>:
 80181ec:	b530      	push	{r4, r5, lr}
 80181ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80181f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80181f6:	ea94 0f05 	teq	r4, r5
 80181fa:	bf08      	it	eq
 80181fc:	ea90 0f02 	teqeq	r0, r2
 8018200:	bf1f      	itttt	ne
 8018202:	ea54 0c00 	orrsne.w	ip, r4, r0
 8018206:	ea55 0c02 	orrsne.w	ip, r5, r2
 801820a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 801820e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8018212:	f000 80e2 	beq.w	80183da <__adddf3+0x1ee>
 8018216:	ea4f 5454 	mov.w	r4, r4, lsr #21
 801821a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 801821e:	bfb8      	it	lt
 8018220:	426d      	neglt	r5, r5
 8018222:	dd0c      	ble.n	801823e <__adddf3+0x52>
 8018224:	442c      	add	r4, r5
 8018226:	ea80 0202 	eor.w	r2, r0, r2
 801822a:	ea81 0303 	eor.w	r3, r1, r3
 801822e:	ea82 0000 	eor.w	r0, r2, r0
 8018232:	ea83 0101 	eor.w	r1, r3, r1
 8018236:	ea80 0202 	eor.w	r2, r0, r2
 801823a:	ea81 0303 	eor.w	r3, r1, r3
 801823e:	2d36      	cmp	r5, #54	; 0x36
 8018240:	bf88      	it	hi
 8018242:	bd30      	pophi	{r4, r5, pc}
 8018244:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8018248:	ea4f 3101 	mov.w	r1, r1, lsl #12
 801824c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8018250:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8018254:	d002      	beq.n	801825c <__adddf3+0x70>
 8018256:	4240      	negs	r0, r0
 8018258:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 801825c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8018260:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8018264:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8018268:	d002      	beq.n	8018270 <__adddf3+0x84>
 801826a:	4252      	negs	r2, r2
 801826c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8018270:	ea94 0f05 	teq	r4, r5
 8018274:	f000 80a7 	beq.w	80183c6 <__adddf3+0x1da>
 8018278:	f1a4 0401 	sub.w	r4, r4, #1
 801827c:	f1d5 0e20 	rsbs	lr, r5, #32
 8018280:	db0d      	blt.n	801829e <__adddf3+0xb2>
 8018282:	fa02 fc0e 	lsl.w	ip, r2, lr
 8018286:	fa22 f205 	lsr.w	r2, r2, r5
 801828a:	1880      	adds	r0, r0, r2
 801828c:	f141 0100 	adc.w	r1, r1, #0
 8018290:	fa03 f20e 	lsl.w	r2, r3, lr
 8018294:	1880      	adds	r0, r0, r2
 8018296:	fa43 f305 	asr.w	r3, r3, r5
 801829a:	4159      	adcs	r1, r3
 801829c:	e00e      	b.n	80182bc <__adddf3+0xd0>
 801829e:	f1a5 0520 	sub.w	r5, r5, #32
 80182a2:	f10e 0e20 	add.w	lr, lr, #32
 80182a6:	2a01      	cmp	r2, #1
 80182a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80182ac:	bf28      	it	cs
 80182ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80182b2:	fa43 f305 	asr.w	r3, r3, r5
 80182b6:	18c0      	adds	r0, r0, r3
 80182b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80182bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80182c0:	d507      	bpl.n	80182d2 <__adddf3+0xe6>
 80182c2:	f04f 0e00 	mov.w	lr, #0
 80182c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80182ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80182ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80182d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80182d6:	d31b      	bcc.n	8018310 <__adddf3+0x124>
 80182d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80182dc:	d30c      	bcc.n	80182f8 <__adddf3+0x10c>
 80182de:	0849      	lsrs	r1, r1, #1
 80182e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80182e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80182e8:	f104 0401 	add.w	r4, r4, #1
 80182ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80182f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80182f4:	f080 809a 	bcs.w	801842c <__adddf3+0x240>
 80182f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80182fc:	bf08      	it	eq
 80182fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8018302:	f150 0000 	adcs.w	r0, r0, #0
 8018306:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 801830a:	ea41 0105 	orr.w	r1, r1, r5
 801830e:	bd30      	pop	{r4, r5, pc}
 8018310:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8018314:	4140      	adcs	r0, r0
 8018316:	eb41 0101 	adc.w	r1, r1, r1
 801831a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 801831e:	f1a4 0401 	sub.w	r4, r4, #1
 8018322:	d1e9      	bne.n	80182f8 <__adddf3+0x10c>
 8018324:	f091 0f00 	teq	r1, #0
 8018328:	bf04      	itt	eq
 801832a:	4601      	moveq	r1, r0
 801832c:	2000      	moveq	r0, #0
 801832e:	fab1 f381 	clz	r3, r1
 8018332:	bf08      	it	eq
 8018334:	3320      	addeq	r3, #32
 8018336:	f1a3 030b 	sub.w	r3, r3, #11
 801833a:	f1b3 0220 	subs.w	r2, r3, #32
 801833e:	da0c      	bge.n	801835a <__adddf3+0x16e>
 8018340:	320c      	adds	r2, #12
 8018342:	dd08      	ble.n	8018356 <__adddf3+0x16a>
 8018344:	f102 0c14 	add.w	ip, r2, #20
 8018348:	f1c2 020c 	rsb	r2, r2, #12
 801834c:	fa01 f00c 	lsl.w	r0, r1, ip
 8018350:	fa21 f102 	lsr.w	r1, r1, r2
 8018354:	e00c      	b.n	8018370 <__adddf3+0x184>
 8018356:	f102 0214 	add.w	r2, r2, #20
 801835a:	bfd8      	it	le
 801835c:	f1c2 0c20 	rsble	ip, r2, #32
 8018360:	fa01 f102 	lsl.w	r1, r1, r2
 8018364:	fa20 fc0c 	lsr.w	ip, r0, ip
 8018368:	bfdc      	itt	le
 801836a:	ea41 010c 	orrle.w	r1, r1, ip
 801836e:	4090      	lslle	r0, r2
 8018370:	1ae4      	subs	r4, r4, r3
 8018372:	bfa2      	ittt	ge
 8018374:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8018378:	4329      	orrge	r1, r5
 801837a:	bd30      	popge	{r4, r5, pc}
 801837c:	ea6f 0404 	mvn.w	r4, r4
 8018380:	3c1f      	subs	r4, #31
 8018382:	da1c      	bge.n	80183be <__adddf3+0x1d2>
 8018384:	340c      	adds	r4, #12
 8018386:	dc0e      	bgt.n	80183a6 <__adddf3+0x1ba>
 8018388:	f104 0414 	add.w	r4, r4, #20
 801838c:	f1c4 0220 	rsb	r2, r4, #32
 8018390:	fa20 f004 	lsr.w	r0, r0, r4
 8018394:	fa01 f302 	lsl.w	r3, r1, r2
 8018398:	ea40 0003 	orr.w	r0, r0, r3
 801839c:	fa21 f304 	lsr.w	r3, r1, r4
 80183a0:	ea45 0103 	orr.w	r1, r5, r3
 80183a4:	bd30      	pop	{r4, r5, pc}
 80183a6:	f1c4 040c 	rsb	r4, r4, #12
 80183aa:	f1c4 0220 	rsb	r2, r4, #32
 80183ae:	fa20 f002 	lsr.w	r0, r0, r2
 80183b2:	fa01 f304 	lsl.w	r3, r1, r4
 80183b6:	ea40 0003 	orr.w	r0, r0, r3
 80183ba:	4629      	mov	r1, r5
 80183bc:	bd30      	pop	{r4, r5, pc}
 80183be:	fa21 f004 	lsr.w	r0, r1, r4
 80183c2:	4629      	mov	r1, r5
 80183c4:	bd30      	pop	{r4, r5, pc}
 80183c6:	f094 0f00 	teq	r4, #0
 80183ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80183ce:	bf06      	itte	eq
 80183d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80183d4:	3401      	addeq	r4, #1
 80183d6:	3d01      	subne	r5, #1
 80183d8:	e74e      	b.n	8018278 <__adddf3+0x8c>
 80183da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80183de:	bf18      	it	ne
 80183e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80183e4:	d029      	beq.n	801843a <__adddf3+0x24e>
 80183e6:	ea94 0f05 	teq	r4, r5
 80183ea:	bf08      	it	eq
 80183ec:	ea90 0f02 	teqeq	r0, r2
 80183f0:	d005      	beq.n	80183fe <__adddf3+0x212>
 80183f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80183f6:	bf04      	itt	eq
 80183f8:	4619      	moveq	r1, r3
 80183fa:	4610      	moveq	r0, r2
 80183fc:	bd30      	pop	{r4, r5, pc}
 80183fe:	ea91 0f03 	teq	r1, r3
 8018402:	bf1e      	ittt	ne
 8018404:	2100      	movne	r1, #0
 8018406:	2000      	movne	r0, #0
 8018408:	bd30      	popne	{r4, r5, pc}
 801840a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 801840e:	d105      	bne.n	801841c <__adddf3+0x230>
 8018410:	0040      	lsls	r0, r0, #1
 8018412:	4149      	adcs	r1, r1
 8018414:	bf28      	it	cs
 8018416:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 801841a:	bd30      	pop	{r4, r5, pc}
 801841c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8018420:	bf3c      	itt	cc
 8018422:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8018426:	bd30      	popcc	{r4, r5, pc}
 8018428:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 801842c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8018430:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8018434:	f04f 0000 	mov.w	r0, #0
 8018438:	bd30      	pop	{r4, r5, pc}
 801843a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 801843e:	bf1a      	itte	ne
 8018440:	4619      	movne	r1, r3
 8018442:	4610      	movne	r0, r2
 8018444:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8018448:	bf1c      	itt	ne
 801844a:	460b      	movne	r3, r1
 801844c:	4602      	movne	r2, r0
 801844e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8018452:	bf06      	itte	eq
 8018454:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8018458:	ea91 0f03 	teqeq	r1, r3
 801845c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8018460:	bd30      	pop	{r4, r5, pc}
 8018462:	bf00      	nop

08018464 <__aeabi_ui2d>:
 8018464:	f090 0f00 	teq	r0, #0
 8018468:	bf04      	itt	eq
 801846a:	2100      	moveq	r1, #0
 801846c:	4770      	bxeq	lr
 801846e:	b530      	push	{r4, r5, lr}
 8018470:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8018474:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8018478:	f04f 0500 	mov.w	r5, #0
 801847c:	f04f 0100 	mov.w	r1, #0
 8018480:	e750      	b.n	8018324 <__adddf3+0x138>
 8018482:	bf00      	nop

08018484 <__aeabi_i2d>:
 8018484:	f090 0f00 	teq	r0, #0
 8018488:	bf04      	itt	eq
 801848a:	2100      	moveq	r1, #0
 801848c:	4770      	bxeq	lr
 801848e:	b530      	push	{r4, r5, lr}
 8018490:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8018494:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8018498:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 801849c:	bf48      	it	mi
 801849e:	4240      	negmi	r0, r0
 80184a0:	f04f 0100 	mov.w	r1, #0
 80184a4:	e73e      	b.n	8018324 <__adddf3+0x138>
 80184a6:	bf00      	nop

080184a8 <__aeabi_f2d>:
 80184a8:	0042      	lsls	r2, r0, #1
 80184aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80184ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80184b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80184b6:	bf1f      	itttt	ne
 80184b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80184bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80184c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80184c4:	4770      	bxne	lr
 80184c6:	f092 0f00 	teq	r2, #0
 80184ca:	bf14      	ite	ne
 80184cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80184d0:	4770      	bxeq	lr
 80184d2:	b530      	push	{r4, r5, lr}
 80184d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80184d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80184dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80184e0:	e720      	b.n	8018324 <__adddf3+0x138>
 80184e2:	bf00      	nop

080184e4 <__aeabi_ul2d>:
 80184e4:	ea50 0201 	orrs.w	r2, r0, r1
 80184e8:	bf08      	it	eq
 80184ea:	4770      	bxeq	lr
 80184ec:	b530      	push	{r4, r5, lr}
 80184ee:	f04f 0500 	mov.w	r5, #0
 80184f2:	e00a      	b.n	801850a <__aeabi_l2d+0x16>

080184f4 <__aeabi_l2d>:
 80184f4:	ea50 0201 	orrs.w	r2, r0, r1
 80184f8:	bf08      	it	eq
 80184fa:	4770      	bxeq	lr
 80184fc:	b530      	push	{r4, r5, lr}
 80184fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8018502:	d502      	bpl.n	801850a <__aeabi_l2d+0x16>
 8018504:	4240      	negs	r0, r0
 8018506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 801850a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 801850e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8018512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8018516:	f43f aedc 	beq.w	80182d2 <__adddf3+0xe6>
 801851a:	f04f 0203 	mov.w	r2, #3
 801851e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8018522:	bf18      	it	ne
 8018524:	3203      	addne	r2, #3
 8018526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 801852a:	bf18      	it	ne
 801852c:	3203      	addne	r2, #3
 801852e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8018532:	f1c2 0320 	rsb	r3, r2, #32
 8018536:	fa00 fc03 	lsl.w	ip, r0, r3
 801853a:	fa20 f002 	lsr.w	r0, r0, r2
 801853e:	fa01 fe03 	lsl.w	lr, r1, r3
 8018542:	ea40 000e 	orr.w	r0, r0, lr
 8018546:	fa21 f102 	lsr.w	r1, r1, r2
 801854a:	4414      	add	r4, r2
 801854c:	e6c1      	b.n	80182d2 <__adddf3+0xe6>
 801854e:	bf00      	nop

08018550 <__aeabi_dmul>:
 8018550:	b570      	push	{r4, r5, r6, lr}
 8018552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8018556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 801855a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 801855e:	bf1d      	ittte	ne
 8018560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8018564:	ea94 0f0c 	teqne	r4, ip
 8018568:	ea95 0f0c 	teqne	r5, ip
 801856c:	f000 f8de 	bleq	801872c <__aeabi_dmul+0x1dc>
 8018570:	442c      	add	r4, r5
 8018572:	ea81 0603 	eor.w	r6, r1, r3
 8018576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 801857a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 801857e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8018582:	bf18      	it	ne
 8018584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8018588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 801858c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8018590:	d038      	beq.n	8018604 <__aeabi_dmul+0xb4>
 8018592:	fba0 ce02 	umull	ip, lr, r0, r2
 8018596:	f04f 0500 	mov.w	r5, #0
 801859a:	fbe1 e502 	umlal	lr, r5, r1, r2
 801859e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80185a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80185a6:	f04f 0600 	mov.w	r6, #0
 80185aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80185ae:	f09c 0f00 	teq	ip, #0
 80185b2:	bf18      	it	ne
 80185b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80185b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80185bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80185c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80185c4:	d204      	bcs.n	80185d0 <__aeabi_dmul+0x80>
 80185c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80185ca:	416d      	adcs	r5, r5
 80185cc:	eb46 0606 	adc.w	r6, r6, r6
 80185d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80185d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80185d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80185dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80185e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80185e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80185e8:	bf88      	it	hi
 80185ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80185ee:	d81e      	bhi.n	801862e <__aeabi_dmul+0xde>
 80185f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80185f4:	bf08      	it	eq
 80185f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80185fa:	f150 0000 	adcs.w	r0, r0, #0
 80185fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8018602:	bd70      	pop	{r4, r5, r6, pc}
 8018604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8018608:	ea46 0101 	orr.w	r1, r6, r1
 801860c:	ea40 0002 	orr.w	r0, r0, r2
 8018610:	ea81 0103 	eor.w	r1, r1, r3
 8018614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8018618:	bfc2      	ittt	gt
 801861a:	ebd4 050c 	rsbsgt	r5, r4, ip
 801861e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8018622:	bd70      	popgt	{r4, r5, r6, pc}
 8018624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8018628:	f04f 0e00 	mov.w	lr, #0
 801862c:	3c01      	subs	r4, #1
 801862e:	f300 80ab 	bgt.w	8018788 <__aeabi_dmul+0x238>
 8018632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8018636:	bfde      	ittt	le
 8018638:	2000      	movle	r0, #0
 801863a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 801863e:	bd70      	pople	{r4, r5, r6, pc}
 8018640:	f1c4 0400 	rsb	r4, r4, #0
 8018644:	3c20      	subs	r4, #32
 8018646:	da35      	bge.n	80186b4 <__aeabi_dmul+0x164>
 8018648:	340c      	adds	r4, #12
 801864a:	dc1b      	bgt.n	8018684 <__aeabi_dmul+0x134>
 801864c:	f104 0414 	add.w	r4, r4, #20
 8018650:	f1c4 0520 	rsb	r5, r4, #32
 8018654:	fa00 f305 	lsl.w	r3, r0, r5
 8018658:	fa20 f004 	lsr.w	r0, r0, r4
 801865c:	fa01 f205 	lsl.w	r2, r1, r5
 8018660:	ea40 0002 	orr.w	r0, r0, r2
 8018664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8018668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 801866c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8018670:	fa21 f604 	lsr.w	r6, r1, r4
 8018674:	eb42 0106 	adc.w	r1, r2, r6
 8018678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 801867c:	bf08      	it	eq
 801867e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8018682:	bd70      	pop	{r4, r5, r6, pc}
 8018684:	f1c4 040c 	rsb	r4, r4, #12
 8018688:	f1c4 0520 	rsb	r5, r4, #32
 801868c:	fa00 f304 	lsl.w	r3, r0, r4
 8018690:	fa20 f005 	lsr.w	r0, r0, r5
 8018694:	fa01 f204 	lsl.w	r2, r1, r4
 8018698:	ea40 0002 	orr.w	r0, r0, r2
 801869c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80186a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80186a4:	f141 0100 	adc.w	r1, r1, #0
 80186a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80186ac:	bf08      	it	eq
 80186ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80186b2:	bd70      	pop	{r4, r5, r6, pc}
 80186b4:	f1c4 0520 	rsb	r5, r4, #32
 80186b8:	fa00 f205 	lsl.w	r2, r0, r5
 80186bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80186c0:	fa20 f304 	lsr.w	r3, r0, r4
 80186c4:	fa01 f205 	lsl.w	r2, r1, r5
 80186c8:	ea43 0302 	orr.w	r3, r3, r2
 80186cc:	fa21 f004 	lsr.w	r0, r1, r4
 80186d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80186d4:	fa21 f204 	lsr.w	r2, r1, r4
 80186d8:	ea20 0002 	bic.w	r0, r0, r2
 80186dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80186e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80186e4:	bf08      	it	eq
 80186e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80186ea:	bd70      	pop	{r4, r5, r6, pc}
 80186ec:	f094 0f00 	teq	r4, #0
 80186f0:	d10f      	bne.n	8018712 <__aeabi_dmul+0x1c2>
 80186f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80186f6:	0040      	lsls	r0, r0, #1
 80186f8:	eb41 0101 	adc.w	r1, r1, r1
 80186fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8018700:	bf08      	it	eq
 8018702:	3c01      	subeq	r4, #1
 8018704:	d0f7      	beq.n	80186f6 <__aeabi_dmul+0x1a6>
 8018706:	ea41 0106 	orr.w	r1, r1, r6
 801870a:	f095 0f00 	teq	r5, #0
 801870e:	bf18      	it	ne
 8018710:	4770      	bxne	lr
 8018712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8018716:	0052      	lsls	r2, r2, #1
 8018718:	eb43 0303 	adc.w	r3, r3, r3
 801871c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8018720:	bf08      	it	eq
 8018722:	3d01      	subeq	r5, #1
 8018724:	d0f7      	beq.n	8018716 <__aeabi_dmul+0x1c6>
 8018726:	ea43 0306 	orr.w	r3, r3, r6
 801872a:	4770      	bx	lr
 801872c:	ea94 0f0c 	teq	r4, ip
 8018730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8018734:	bf18      	it	ne
 8018736:	ea95 0f0c 	teqne	r5, ip
 801873a:	d00c      	beq.n	8018756 <__aeabi_dmul+0x206>
 801873c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8018740:	bf18      	it	ne
 8018742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8018746:	d1d1      	bne.n	80186ec <__aeabi_dmul+0x19c>
 8018748:	ea81 0103 	eor.w	r1, r1, r3
 801874c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8018750:	f04f 0000 	mov.w	r0, #0
 8018754:	bd70      	pop	{r4, r5, r6, pc}
 8018756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 801875a:	bf06      	itte	eq
 801875c:	4610      	moveq	r0, r2
 801875e:	4619      	moveq	r1, r3
 8018760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8018764:	d019      	beq.n	801879a <__aeabi_dmul+0x24a>
 8018766:	ea94 0f0c 	teq	r4, ip
 801876a:	d102      	bne.n	8018772 <__aeabi_dmul+0x222>
 801876c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8018770:	d113      	bne.n	801879a <__aeabi_dmul+0x24a>
 8018772:	ea95 0f0c 	teq	r5, ip
 8018776:	d105      	bne.n	8018784 <__aeabi_dmul+0x234>
 8018778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 801877c:	bf1c      	itt	ne
 801877e:	4610      	movne	r0, r2
 8018780:	4619      	movne	r1, r3
 8018782:	d10a      	bne.n	801879a <__aeabi_dmul+0x24a>
 8018784:	ea81 0103 	eor.w	r1, r1, r3
 8018788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 801878c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8018790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8018794:	f04f 0000 	mov.w	r0, #0
 8018798:	bd70      	pop	{r4, r5, r6, pc}
 801879a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 801879e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80187a2:	bd70      	pop	{r4, r5, r6, pc}

080187a4 <__aeabi_ddiv>:
 80187a4:	b570      	push	{r4, r5, r6, lr}
 80187a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80187aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80187ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80187b2:	bf1d      	ittte	ne
 80187b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80187b8:	ea94 0f0c 	teqne	r4, ip
 80187bc:	ea95 0f0c 	teqne	r5, ip
 80187c0:	f000 f8a7 	bleq	8018912 <__aeabi_ddiv+0x16e>
 80187c4:	eba4 0405 	sub.w	r4, r4, r5
 80187c8:	ea81 0e03 	eor.w	lr, r1, r3
 80187cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80187d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80187d4:	f000 8088 	beq.w	80188e8 <__aeabi_ddiv+0x144>
 80187d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80187dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80187e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80187e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80187e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80187ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80187f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80187f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80187f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80187fc:	429d      	cmp	r5, r3
 80187fe:	bf08      	it	eq
 8018800:	4296      	cmpeq	r6, r2
 8018802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8018806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 801880a:	d202      	bcs.n	8018812 <__aeabi_ddiv+0x6e>
 801880c:	085b      	lsrs	r3, r3, #1
 801880e:	ea4f 0232 	mov.w	r2, r2, rrx
 8018812:	1ab6      	subs	r6, r6, r2
 8018814:	eb65 0503 	sbc.w	r5, r5, r3
 8018818:	085b      	lsrs	r3, r3, #1
 801881a:	ea4f 0232 	mov.w	r2, r2, rrx
 801881e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8018822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8018826:	ebb6 0e02 	subs.w	lr, r6, r2
 801882a:	eb75 0e03 	sbcs.w	lr, r5, r3
 801882e:	bf22      	ittt	cs
 8018830:	1ab6      	subcs	r6, r6, r2
 8018832:	4675      	movcs	r5, lr
 8018834:	ea40 000c 	orrcs.w	r0, r0, ip
 8018838:	085b      	lsrs	r3, r3, #1
 801883a:	ea4f 0232 	mov.w	r2, r2, rrx
 801883e:	ebb6 0e02 	subs.w	lr, r6, r2
 8018842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8018846:	bf22      	ittt	cs
 8018848:	1ab6      	subcs	r6, r6, r2
 801884a:	4675      	movcs	r5, lr
 801884c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8018850:	085b      	lsrs	r3, r3, #1
 8018852:	ea4f 0232 	mov.w	r2, r2, rrx
 8018856:	ebb6 0e02 	subs.w	lr, r6, r2
 801885a:	eb75 0e03 	sbcs.w	lr, r5, r3
 801885e:	bf22      	ittt	cs
 8018860:	1ab6      	subcs	r6, r6, r2
 8018862:	4675      	movcs	r5, lr
 8018864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8018868:	085b      	lsrs	r3, r3, #1
 801886a:	ea4f 0232 	mov.w	r2, r2, rrx
 801886e:	ebb6 0e02 	subs.w	lr, r6, r2
 8018872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8018876:	bf22      	ittt	cs
 8018878:	1ab6      	subcs	r6, r6, r2
 801887a:	4675      	movcs	r5, lr
 801887c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8018880:	ea55 0e06 	orrs.w	lr, r5, r6
 8018884:	d018      	beq.n	80188b8 <__aeabi_ddiv+0x114>
 8018886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 801888a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 801888e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8018892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8018896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 801889a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801889e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80188a2:	d1c0      	bne.n	8018826 <__aeabi_ddiv+0x82>
 80188a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80188a8:	d10b      	bne.n	80188c2 <__aeabi_ddiv+0x11e>
 80188aa:	ea41 0100 	orr.w	r1, r1, r0
 80188ae:	f04f 0000 	mov.w	r0, #0
 80188b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80188b6:	e7b6      	b.n	8018826 <__aeabi_ddiv+0x82>
 80188b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80188bc:	bf04      	itt	eq
 80188be:	4301      	orreq	r1, r0
 80188c0:	2000      	moveq	r0, #0
 80188c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80188c6:	bf88      	it	hi
 80188c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80188cc:	f63f aeaf 	bhi.w	801862e <__aeabi_dmul+0xde>
 80188d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80188d4:	bf04      	itt	eq
 80188d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80188da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80188de:	f150 0000 	adcs.w	r0, r0, #0
 80188e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80188e6:	bd70      	pop	{r4, r5, r6, pc}
 80188e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80188ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80188f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80188f4:	bfc2      	ittt	gt
 80188f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80188fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80188fe:	bd70      	popgt	{r4, r5, r6, pc}
 8018900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8018904:	f04f 0e00 	mov.w	lr, #0
 8018908:	3c01      	subs	r4, #1
 801890a:	e690      	b.n	801862e <__aeabi_dmul+0xde>
 801890c:	ea45 0e06 	orr.w	lr, r5, r6
 8018910:	e68d      	b.n	801862e <__aeabi_dmul+0xde>
 8018912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8018916:	ea94 0f0c 	teq	r4, ip
 801891a:	bf08      	it	eq
 801891c:	ea95 0f0c 	teqeq	r5, ip
 8018920:	f43f af3b 	beq.w	801879a <__aeabi_dmul+0x24a>
 8018924:	ea94 0f0c 	teq	r4, ip
 8018928:	d10a      	bne.n	8018940 <__aeabi_ddiv+0x19c>
 801892a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 801892e:	f47f af34 	bne.w	801879a <__aeabi_dmul+0x24a>
 8018932:	ea95 0f0c 	teq	r5, ip
 8018936:	f47f af25 	bne.w	8018784 <__aeabi_dmul+0x234>
 801893a:	4610      	mov	r0, r2
 801893c:	4619      	mov	r1, r3
 801893e:	e72c      	b.n	801879a <__aeabi_dmul+0x24a>
 8018940:	ea95 0f0c 	teq	r5, ip
 8018944:	d106      	bne.n	8018954 <__aeabi_ddiv+0x1b0>
 8018946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 801894a:	f43f aefd 	beq.w	8018748 <__aeabi_dmul+0x1f8>
 801894e:	4610      	mov	r0, r2
 8018950:	4619      	mov	r1, r3
 8018952:	e722      	b.n	801879a <__aeabi_dmul+0x24a>
 8018954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8018958:	bf18      	it	ne
 801895a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 801895e:	f47f aec5 	bne.w	80186ec <__aeabi_dmul+0x19c>
 8018962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8018966:	f47f af0d 	bne.w	8018784 <__aeabi_dmul+0x234>
 801896a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 801896e:	f47f aeeb 	bne.w	8018748 <__aeabi_dmul+0x1f8>
 8018972:	e712      	b.n	801879a <__aeabi_dmul+0x24a>

08018974 <__gedf2>:
 8018974:	f04f 3cff 	mov.w	ip, #4294967295
 8018978:	e006      	b.n	8018988 <__cmpdf2+0x4>
 801897a:	bf00      	nop

0801897c <__ledf2>:
 801897c:	f04f 0c01 	mov.w	ip, #1
 8018980:	e002      	b.n	8018988 <__cmpdf2+0x4>
 8018982:	bf00      	nop

08018984 <__cmpdf2>:
 8018984:	f04f 0c01 	mov.w	ip, #1
 8018988:	f84d cd04 	str.w	ip, [sp, #-4]!
 801898c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8018990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8018994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8018998:	bf18      	it	ne
 801899a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 801899e:	d01b      	beq.n	80189d8 <__cmpdf2+0x54>
 80189a0:	b001      	add	sp, #4
 80189a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80189a6:	bf0c      	ite	eq
 80189a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80189ac:	ea91 0f03 	teqne	r1, r3
 80189b0:	bf02      	ittt	eq
 80189b2:	ea90 0f02 	teqeq	r0, r2
 80189b6:	2000      	moveq	r0, #0
 80189b8:	4770      	bxeq	lr
 80189ba:	f110 0f00 	cmn.w	r0, #0
 80189be:	ea91 0f03 	teq	r1, r3
 80189c2:	bf58      	it	pl
 80189c4:	4299      	cmppl	r1, r3
 80189c6:	bf08      	it	eq
 80189c8:	4290      	cmpeq	r0, r2
 80189ca:	bf2c      	ite	cs
 80189cc:	17d8      	asrcs	r0, r3, #31
 80189ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80189d2:	f040 0001 	orr.w	r0, r0, #1
 80189d6:	4770      	bx	lr
 80189d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80189dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80189e0:	d102      	bne.n	80189e8 <__cmpdf2+0x64>
 80189e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80189e6:	d107      	bne.n	80189f8 <__cmpdf2+0x74>
 80189e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80189ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80189f0:	d1d6      	bne.n	80189a0 <__cmpdf2+0x1c>
 80189f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80189f6:	d0d3      	beq.n	80189a0 <__cmpdf2+0x1c>
 80189f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80189fc:	4770      	bx	lr
 80189fe:	bf00      	nop

08018a00 <__aeabi_cdrcmple>:
 8018a00:	4684      	mov	ip, r0
 8018a02:	4610      	mov	r0, r2
 8018a04:	4662      	mov	r2, ip
 8018a06:	468c      	mov	ip, r1
 8018a08:	4619      	mov	r1, r3
 8018a0a:	4663      	mov	r3, ip
 8018a0c:	e000      	b.n	8018a10 <__aeabi_cdcmpeq>
 8018a0e:	bf00      	nop

08018a10 <__aeabi_cdcmpeq>:
 8018a10:	b501      	push	{r0, lr}
 8018a12:	f7ff ffb7 	bl	8018984 <__cmpdf2>
 8018a16:	2800      	cmp	r0, #0
 8018a18:	bf48      	it	mi
 8018a1a:	f110 0f00 	cmnmi.w	r0, #0
 8018a1e:	bd01      	pop	{r0, pc}

08018a20 <__aeabi_dcmpeq>:
 8018a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8018a24:	f7ff fff4 	bl	8018a10 <__aeabi_cdcmpeq>
 8018a28:	bf0c      	ite	eq
 8018a2a:	2001      	moveq	r0, #1
 8018a2c:	2000      	movne	r0, #0
 8018a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8018a32:	bf00      	nop

08018a34 <__aeabi_dcmplt>:
 8018a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8018a38:	f7ff ffea 	bl	8018a10 <__aeabi_cdcmpeq>
 8018a3c:	bf34      	ite	cc
 8018a3e:	2001      	movcc	r0, #1
 8018a40:	2000      	movcs	r0, #0
 8018a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8018a46:	bf00      	nop

08018a48 <__aeabi_dcmple>:
 8018a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8018a4c:	f7ff ffe0 	bl	8018a10 <__aeabi_cdcmpeq>
 8018a50:	bf94      	ite	ls
 8018a52:	2001      	movls	r0, #1
 8018a54:	2000      	movhi	r0, #0
 8018a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8018a5a:	bf00      	nop

08018a5c <__aeabi_dcmpge>:
 8018a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8018a60:	f7ff ffce 	bl	8018a00 <__aeabi_cdrcmple>
 8018a64:	bf94      	ite	ls
 8018a66:	2001      	movls	r0, #1
 8018a68:	2000      	movhi	r0, #0
 8018a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8018a6e:	bf00      	nop

08018a70 <__aeabi_dcmpgt>:
 8018a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8018a74:	f7ff ffc4 	bl	8018a00 <__aeabi_cdrcmple>
 8018a78:	bf34      	ite	cc
 8018a7a:	2001      	movcc	r0, #1
 8018a7c:	2000      	movcs	r0, #0
 8018a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8018a82:	bf00      	nop

08018a84 <__aeabi_dcmpun>:
 8018a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8018a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8018a8c:	d102      	bne.n	8018a94 <__aeabi_dcmpun+0x10>
 8018a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8018a92:	d10a      	bne.n	8018aaa <__aeabi_dcmpun+0x26>
 8018a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8018a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8018a9c:	d102      	bne.n	8018aa4 <__aeabi_dcmpun+0x20>
 8018a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8018aa2:	d102      	bne.n	8018aaa <__aeabi_dcmpun+0x26>
 8018aa4:	f04f 0000 	mov.w	r0, #0
 8018aa8:	4770      	bx	lr
 8018aaa:	f04f 0001 	mov.w	r0, #1
 8018aae:	4770      	bx	lr

08018ab0 <__aeabi_d2iz>:
 8018ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8018ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8018ab8:	d215      	bcs.n	8018ae6 <__aeabi_d2iz+0x36>
 8018aba:	d511      	bpl.n	8018ae0 <__aeabi_d2iz+0x30>
 8018abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8018ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8018ac4:	d912      	bls.n	8018aec <__aeabi_d2iz+0x3c>
 8018ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8018aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8018ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8018ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8018ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8018ada:	bf18      	it	ne
 8018adc:	4240      	negne	r0, r0
 8018ade:	4770      	bx	lr
 8018ae0:	f04f 0000 	mov.w	r0, #0
 8018ae4:	4770      	bx	lr
 8018ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8018aea:	d105      	bne.n	8018af8 <__aeabi_d2iz+0x48>
 8018aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8018af0:	bf08      	it	eq
 8018af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8018af6:	4770      	bx	lr
 8018af8:	f04f 0000 	mov.w	r0, #0
 8018afc:	4770      	bx	lr
 8018afe:	bf00      	nop

08018b00 <__aeabi_d2uiz>:
 8018b00:	004a      	lsls	r2, r1, #1
 8018b02:	d211      	bcs.n	8018b28 <__aeabi_d2uiz+0x28>
 8018b04:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8018b08:	d211      	bcs.n	8018b2e <__aeabi_d2uiz+0x2e>
 8018b0a:	d50d      	bpl.n	8018b28 <__aeabi_d2uiz+0x28>
 8018b0c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8018b10:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8018b14:	d40e      	bmi.n	8018b34 <__aeabi_d2uiz+0x34>
 8018b16:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8018b1a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8018b1e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8018b22:	fa23 f002 	lsr.w	r0, r3, r2
 8018b26:	4770      	bx	lr
 8018b28:	f04f 0000 	mov.w	r0, #0
 8018b2c:	4770      	bx	lr
 8018b2e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8018b32:	d102      	bne.n	8018b3a <__aeabi_d2uiz+0x3a>
 8018b34:	f04f 30ff 	mov.w	r0, #4294967295
 8018b38:	4770      	bx	lr
 8018b3a:	f04f 0000 	mov.w	r0, #0
 8018b3e:	4770      	bx	lr

08018b40 <__aeabi_d2f>:
 8018b40:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8018b44:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8018b48:	bf24      	itt	cs
 8018b4a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8018b4e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8018b52:	d90d      	bls.n	8018b70 <__aeabi_d2f+0x30>
 8018b54:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8018b58:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8018b5c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8018b60:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8018b64:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8018b68:	bf08      	it	eq
 8018b6a:	f020 0001 	biceq.w	r0, r0, #1
 8018b6e:	4770      	bx	lr
 8018b70:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8018b74:	d121      	bne.n	8018bba <__aeabi_d2f+0x7a>
 8018b76:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8018b7a:	bfbc      	itt	lt
 8018b7c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8018b80:	4770      	bxlt	lr
 8018b82:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8018b86:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8018b8a:	f1c2 0218 	rsb	r2, r2, #24
 8018b8e:	f1c2 0c20 	rsb	ip, r2, #32
 8018b92:	fa10 f30c 	lsls.w	r3, r0, ip
 8018b96:	fa20 f002 	lsr.w	r0, r0, r2
 8018b9a:	bf18      	it	ne
 8018b9c:	f040 0001 	orrne.w	r0, r0, #1
 8018ba0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8018ba4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8018ba8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8018bac:	ea40 000c 	orr.w	r0, r0, ip
 8018bb0:	fa23 f302 	lsr.w	r3, r3, r2
 8018bb4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8018bb8:	e7cc      	b.n	8018b54 <__aeabi_d2f+0x14>
 8018bba:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8018bbe:	d107      	bne.n	8018bd0 <__aeabi_d2f+0x90>
 8018bc0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8018bc4:	bf1e      	ittt	ne
 8018bc6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8018bca:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8018bce:	4770      	bxne	lr
 8018bd0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8018bd4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8018bd8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8018bdc:	4770      	bx	lr
 8018bde:	bf00      	nop

08018be0 <__aeabi_uldivmod>:
 8018be0:	b953      	cbnz	r3, 8018bf8 <__aeabi_uldivmod+0x18>
 8018be2:	b94a      	cbnz	r2, 8018bf8 <__aeabi_uldivmod+0x18>
 8018be4:	2900      	cmp	r1, #0
 8018be6:	bf08      	it	eq
 8018be8:	2800      	cmpeq	r0, #0
 8018bea:	bf1c      	itt	ne
 8018bec:	f04f 31ff 	movne.w	r1, #4294967295
 8018bf0:	f04f 30ff 	movne.w	r0, #4294967295
 8018bf4:	f000 b97a 	b.w	8018eec <__aeabi_idiv0>
 8018bf8:	f1ad 0c08 	sub.w	ip, sp, #8
 8018bfc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8018c00:	f000 f806 	bl	8018c10 <__udivmoddi4>
 8018c04:	f8dd e004 	ldr.w	lr, [sp, #4]
 8018c08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8018c0c:	b004      	add	sp, #16
 8018c0e:	4770      	bx	lr

08018c10 <__udivmoddi4>:
 8018c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018c14:	468c      	mov	ip, r1
 8018c16:	460d      	mov	r5, r1
 8018c18:	4604      	mov	r4, r0
 8018c1a:	9e08      	ldr	r6, [sp, #32]
 8018c1c:	2b00      	cmp	r3, #0
 8018c1e:	d151      	bne.n	8018cc4 <__udivmoddi4+0xb4>
 8018c20:	428a      	cmp	r2, r1
 8018c22:	4617      	mov	r7, r2
 8018c24:	d96d      	bls.n	8018d02 <__udivmoddi4+0xf2>
 8018c26:	fab2 fe82 	clz	lr, r2
 8018c2a:	f1be 0f00 	cmp.w	lr, #0
 8018c2e:	d00b      	beq.n	8018c48 <__udivmoddi4+0x38>
 8018c30:	f1ce 0c20 	rsb	ip, lr, #32
 8018c34:	fa01 f50e 	lsl.w	r5, r1, lr
 8018c38:	fa20 fc0c 	lsr.w	ip, r0, ip
 8018c3c:	fa02 f70e 	lsl.w	r7, r2, lr
 8018c40:	ea4c 0c05 	orr.w	ip, ip, r5
 8018c44:	fa00 f40e 	lsl.w	r4, r0, lr
 8018c48:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8018c4c:	0c25      	lsrs	r5, r4, #16
 8018c4e:	fbbc f8fa 	udiv	r8, ip, sl
 8018c52:	fa1f f987 	uxth.w	r9, r7
 8018c56:	fb0a cc18 	mls	ip, sl, r8, ip
 8018c5a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8018c5e:	fb08 f309 	mul.w	r3, r8, r9
 8018c62:	42ab      	cmp	r3, r5
 8018c64:	d90a      	bls.n	8018c7c <__udivmoddi4+0x6c>
 8018c66:	19ed      	adds	r5, r5, r7
 8018c68:	f108 32ff 	add.w	r2, r8, #4294967295
 8018c6c:	f080 8123 	bcs.w	8018eb6 <__udivmoddi4+0x2a6>
 8018c70:	42ab      	cmp	r3, r5
 8018c72:	f240 8120 	bls.w	8018eb6 <__udivmoddi4+0x2a6>
 8018c76:	f1a8 0802 	sub.w	r8, r8, #2
 8018c7a:	443d      	add	r5, r7
 8018c7c:	1aed      	subs	r5, r5, r3
 8018c7e:	b2a4      	uxth	r4, r4
 8018c80:	fbb5 f0fa 	udiv	r0, r5, sl
 8018c84:	fb0a 5510 	mls	r5, sl, r0, r5
 8018c88:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8018c8c:	fb00 f909 	mul.w	r9, r0, r9
 8018c90:	45a1      	cmp	r9, r4
 8018c92:	d909      	bls.n	8018ca8 <__udivmoddi4+0x98>
 8018c94:	19e4      	adds	r4, r4, r7
 8018c96:	f100 33ff 	add.w	r3, r0, #4294967295
 8018c9a:	f080 810a 	bcs.w	8018eb2 <__udivmoddi4+0x2a2>
 8018c9e:	45a1      	cmp	r9, r4
 8018ca0:	f240 8107 	bls.w	8018eb2 <__udivmoddi4+0x2a2>
 8018ca4:	3802      	subs	r0, #2
 8018ca6:	443c      	add	r4, r7
 8018ca8:	eba4 0409 	sub.w	r4, r4, r9
 8018cac:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8018cb0:	2100      	movs	r1, #0
 8018cb2:	2e00      	cmp	r6, #0
 8018cb4:	d061      	beq.n	8018d7a <__udivmoddi4+0x16a>
 8018cb6:	fa24 f40e 	lsr.w	r4, r4, lr
 8018cba:	2300      	movs	r3, #0
 8018cbc:	6034      	str	r4, [r6, #0]
 8018cbe:	6073      	str	r3, [r6, #4]
 8018cc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018cc4:	428b      	cmp	r3, r1
 8018cc6:	d907      	bls.n	8018cd8 <__udivmoddi4+0xc8>
 8018cc8:	2e00      	cmp	r6, #0
 8018cca:	d054      	beq.n	8018d76 <__udivmoddi4+0x166>
 8018ccc:	2100      	movs	r1, #0
 8018cce:	e886 0021 	stmia.w	r6, {r0, r5}
 8018cd2:	4608      	mov	r0, r1
 8018cd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018cd8:	fab3 f183 	clz	r1, r3
 8018cdc:	2900      	cmp	r1, #0
 8018cde:	f040 808e 	bne.w	8018dfe <__udivmoddi4+0x1ee>
 8018ce2:	42ab      	cmp	r3, r5
 8018ce4:	d302      	bcc.n	8018cec <__udivmoddi4+0xdc>
 8018ce6:	4282      	cmp	r2, r0
 8018ce8:	f200 80fa 	bhi.w	8018ee0 <__udivmoddi4+0x2d0>
 8018cec:	1a84      	subs	r4, r0, r2
 8018cee:	eb65 0503 	sbc.w	r5, r5, r3
 8018cf2:	2001      	movs	r0, #1
 8018cf4:	46ac      	mov	ip, r5
 8018cf6:	2e00      	cmp	r6, #0
 8018cf8:	d03f      	beq.n	8018d7a <__udivmoddi4+0x16a>
 8018cfa:	e886 1010 	stmia.w	r6, {r4, ip}
 8018cfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018d02:	b912      	cbnz	r2, 8018d0a <__udivmoddi4+0xfa>
 8018d04:	2701      	movs	r7, #1
 8018d06:	fbb7 f7f2 	udiv	r7, r7, r2
 8018d0a:	fab7 fe87 	clz	lr, r7
 8018d0e:	f1be 0f00 	cmp.w	lr, #0
 8018d12:	d134      	bne.n	8018d7e <__udivmoddi4+0x16e>
 8018d14:	1beb      	subs	r3, r5, r7
 8018d16:	0c3a      	lsrs	r2, r7, #16
 8018d18:	fa1f fc87 	uxth.w	ip, r7
 8018d1c:	2101      	movs	r1, #1
 8018d1e:	fbb3 f8f2 	udiv	r8, r3, r2
 8018d22:	0c25      	lsrs	r5, r4, #16
 8018d24:	fb02 3318 	mls	r3, r2, r8, r3
 8018d28:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8018d2c:	fb0c f308 	mul.w	r3, ip, r8
 8018d30:	42ab      	cmp	r3, r5
 8018d32:	d907      	bls.n	8018d44 <__udivmoddi4+0x134>
 8018d34:	19ed      	adds	r5, r5, r7
 8018d36:	f108 30ff 	add.w	r0, r8, #4294967295
 8018d3a:	d202      	bcs.n	8018d42 <__udivmoddi4+0x132>
 8018d3c:	42ab      	cmp	r3, r5
 8018d3e:	f200 80d1 	bhi.w	8018ee4 <__udivmoddi4+0x2d4>
 8018d42:	4680      	mov	r8, r0
 8018d44:	1aed      	subs	r5, r5, r3
 8018d46:	b2a3      	uxth	r3, r4
 8018d48:	fbb5 f0f2 	udiv	r0, r5, r2
 8018d4c:	fb02 5510 	mls	r5, r2, r0, r5
 8018d50:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8018d54:	fb0c fc00 	mul.w	ip, ip, r0
 8018d58:	45a4      	cmp	ip, r4
 8018d5a:	d907      	bls.n	8018d6c <__udivmoddi4+0x15c>
 8018d5c:	19e4      	adds	r4, r4, r7
 8018d5e:	f100 33ff 	add.w	r3, r0, #4294967295
 8018d62:	d202      	bcs.n	8018d6a <__udivmoddi4+0x15a>
 8018d64:	45a4      	cmp	ip, r4
 8018d66:	f200 80b8 	bhi.w	8018eda <__udivmoddi4+0x2ca>
 8018d6a:	4618      	mov	r0, r3
 8018d6c:	eba4 040c 	sub.w	r4, r4, ip
 8018d70:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8018d74:	e79d      	b.n	8018cb2 <__udivmoddi4+0xa2>
 8018d76:	4631      	mov	r1, r6
 8018d78:	4630      	mov	r0, r6
 8018d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018d7e:	f1ce 0420 	rsb	r4, lr, #32
 8018d82:	fa05 f30e 	lsl.w	r3, r5, lr
 8018d86:	fa07 f70e 	lsl.w	r7, r7, lr
 8018d8a:	fa20 f804 	lsr.w	r8, r0, r4
 8018d8e:	0c3a      	lsrs	r2, r7, #16
 8018d90:	fa25 f404 	lsr.w	r4, r5, r4
 8018d94:	ea48 0803 	orr.w	r8, r8, r3
 8018d98:	fbb4 f1f2 	udiv	r1, r4, r2
 8018d9c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8018da0:	fb02 4411 	mls	r4, r2, r1, r4
 8018da4:	fa1f fc87 	uxth.w	ip, r7
 8018da8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8018dac:	fb01 f30c 	mul.w	r3, r1, ip
 8018db0:	42ab      	cmp	r3, r5
 8018db2:	fa00 f40e 	lsl.w	r4, r0, lr
 8018db6:	d909      	bls.n	8018dcc <__udivmoddi4+0x1bc>
 8018db8:	19ed      	adds	r5, r5, r7
 8018dba:	f101 30ff 	add.w	r0, r1, #4294967295
 8018dbe:	f080 808a 	bcs.w	8018ed6 <__udivmoddi4+0x2c6>
 8018dc2:	42ab      	cmp	r3, r5
 8018dc4:	f240 8087 	bls.w	8018ed6 <__udivmoddi4+0x2c6>
 8018dc8:	3902      	subs	r1, #2
 8018dca:	443d      	add	r5, r7
 8018dcc:	1aeb      	subs	r3, r5, r3
 8018dce:	fa1f f588 	uxth.w	r5, r8
 8018dd2:	fbb3 f0f2 	udiv	r0, r3, r2
 8018dd6:	fb02 3310 	mls	r3, r2, r0, r3
 8018dda:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8018dde:	fb00 f30c 	mul.w	r3, r0, ip
 8018de2:	42ab      	cmp	r3, r5
 8018de4:	d907      	bls.n	8018df6 <__udivmoddi4+0x1e6>
 8018de6:	19ed      	adds	r5, r5, r7
 8018de8:	f100 38ff 	add.w	r8, r0, #4294967295
 8018dec:	d26f      	bcs.n	8018ece <__udivmoddi4+0x2be>
 8018dee:	42ab      	cmp	r3, r5
 8018df0:	d96d      	bls.n	8018ece <__udivmoddi4+0x2be>
 8018df2:	3802      	subs	r0, #2
 8018df4:	443d      	add	r5, r7
 8018df6:	1aeb      	subs	r3, r5, r3
 8018df8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8018dfc:	e78f      	b.n	8018d1e <__udivmoddi4+0x10e>
 8018dfe:	f1c1 0720 	rsb	r7, r1, #32
 8018e02:	fa22 f807 	lsr.w	r8, r2, r7
 8018e06:	408b      	lsls	r3, r1
 8018e08:	fa05 f401 	lsl.w	r4, r5, r1
 8018e0c:	ea48 0303 	orr.w	r3, r8, r3
 8018e10:	fa20 fe07 	lsr.w	lr, r0, r7
 8018e14:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8018e18:	40fd      	lsrs	r5, r7
 8018e1a:	ea4e 0e04 	orr.w	lr, lr, r4
 8018e1e:	fbb5 f9fc 	udiv	r9, r5, ip
 8018e22:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8018e26:	fb0c 5519 	mls	r5, ip, r9, r5
 8018e2a:	fa1f f883 	uxth.w	r8, r3
 8018e2e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8018e32:	fb09 f408 	mul.w	r4, r9, r8
 8018e36:	42ac      	cmp	r4, r5
 8018e38:	fa02 f201 	lsl.w	r2, r2, r1
 8018e3c:	fa00 fa01 	lsl.w	sl, r0, r1
 8018e40:	d908      	bls.n	8018e54 <__udivmoddi4+0x244>
 8018e42:	18ed      	adds	r5, r5, r3
 8018e44:	f109 30ff 	add.w	r0, r9, #4294967295
 8018e48:	d243      	bcs.n	8018ed2 <__udivmoddi4+0x2c2>
 8018e4a:	42ac      	cmp	r4, r5
 8018e4c:	d941      	bls.n	8018ed2 <__udivmoddi4+0x2c2>
 8018e4e:	f1a9 0902 	sub.w	r9, r9, #2
 8018e52:	441d      	add	r5, r3
 8018e54:	1b2d      	subs	r5, r5, r4
 8018e56:	fa1f fe8e 	uxth.w	lr, lr
 8018e5a:	fbb5 f0fc 	udiv	r0, r5, ip
 8018e5e:	fb0c 5510 	mls	r5, ip, r0, r5
 8018e62:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8018e66:	fb00 f808 	mul.w	r8, r0, r8
 8018e6a:	45a0      	cmp	r8, r4
 8018e6c:	d907      	bls.n	8018e7e <__udivmoddi4+0x26e>
 8018e6e:	18e4      	adds	r4, r4, r3
 8018e70:	f100 35ff 	add.w	r5, r0, #4294967295
 8018e74:	d229      	bcs.n	8018eca <__udivmoddi4+0x2ba>
 8018e76:	45a0      	cmp	r8, r4
 8018e78:	d927      	bls.n	8018eca <__udivmoddi4+0x2ba>
 8018e7a:	3802      	subs	r0, #2
 8018e7c:	441c      	add	r4, r3
 8018e7e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8018e82:	eba4 0408 	sub.w	r4, r4, r8
 8018e86:	fba0 8902 	umull	r8, r9, r0, r2
 8018e8a:	454c      	cmp	r4, r9
 8018e8c:	46c6      	mov	lr, r8
 8018e8e:	464d      	mov	r5, r9
 8018e90:	d315      	bcc.n	8018ebe <__udivmoddi4+0x2ae>
 8018e92:	d012      	beq.n	8018eba <__udivmoddi4+0x2aa>
 8018e94:	b156      	cbz	r6, 8018eac <__udivmoddi4+0x29c>
 8018e96:	ebba 030e 	subs.w	r3, sl, lr
 8018e9a:	eb64 0405 	sbc.w	r4, r4, r5
 8018e9e:	fa04 f707 	lsl.w	r7, r4, r7
 8018ea2:	40cb      	lsrs	r3, r1
 8018ea4:	431f      	orrs	r7, r3
 8018ea6:	40cc      	lsrs	r4, r1
 8018ea8:	6037      	str	r7, [r6, #0]
 8018eaa:	6074      	str	r4, [r6, #4]
 8018eac:	2100      	movs	r1, #0
 8018eae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018eb2:	4618      	mov	r0, r3
 8018eb4:	e6f8      	b.n	8018ca8 <__udivmoddi4+0x98>
 8018eb6:	4690      	mov	r8, r2
 8018eb8:	e6e0      	b.n	8018c7c <__udivmoddi4+0x6c>
 8018eba:	45c2      	cmp	sl, r8
 8018ebc:	d2ea      	bcs.n	8018e94 <__udivmoddi4+0x284>
 8018ebe:	ebb8 0e02 	subs.w	lr, r8, r2
 8018ec2:	eb69 0503 	sbc.w	r5, r9, r3
 8018ec6:	3801      	subs	r0, #1
 8018ec8:	e7e4      	b.n	8018e94 <__udivmoddi4+0x284>
 8018eca:	4628      	mov	r0, r5
 8018ecc:	e7d7      	b.n	8018e7e <__udivmoddi4+0x26e>
 8018ece:	4640      	mov	r0, r8
 8018ed0:	e791      	b.n	8018df6 <__udivmoddi4+0x1e6>
 8018ed2:	4681      	mov	r9, r0
 8018ed4:	e7be      	b.n	8018e54 <__udivmoddi4+0x244>
 8018ed6:	4601      	mov	r1, r0
 8018ed8:	e778      	b.n	8018dcc <__udivmoddi4+0x1bc>
 8018eda:	3802      	subs	r0, #2
 8018edc:	443c      	add	r4, r7
 8018ede:	e745      	b.n	8018d6c <__udivmoddi4+0x15c>
 8018ee0:	4608      	mov	r0, r1
 8018ee2:	e708      	b.n	8018cf6 <__udivmoddi4+0xe6>
 8018ee4:	f1a8 0802 	sub.w	r8, r8, #2
 8018ee8:	443d      	add	r5, r7
 8018eea:	e72b      	b.n	8018d44 <__udivmoddi4+0x134>

08018eec <__aeabi_idiv0>:
 8018eec:	4770      	bx	lr
 8018eee:	bf00      	nop

08018ef0 <main>:
int main(void) {
 8018ef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018ef4:	ed2d 8b02 	vpush	{d8}
 8018ef8:	b0d5      	sub	sp, #340	; 0x154
	HAL_Init();
 8018efa:	f7e7 f9a3 	bl	8000244 <HAL_Init>
	SystemClock_Config();
 8018efe:	f7f4 fb65 	bl	800d5cc <SystemClock_Config>
	MX_GPIO_Init();
 8018f02:	f7f4 fae7 	bl	800d4d4 <MX_GPIO_Init>
	MX_DMA_Init();
 8018f06:	f7f4 fa95 	bl	800d434 <MX_DMA_Init>
	MX_TIM1_Init();
 8018f0a:	f7fc fec5 	bl	8015c98 <MX_TIM1_Init>
	MX_ADC1_Init();
 8018f0e:	f7f4 f991 	bl	800d234 <MX_ADC1_Init>
	MX_SPI1_Init();
 8018f12:	f7fc fa63 	bl	80153dc <MX_SPI1_Init>
	MX_TIM4_Init();
 8018f16:	f7fd f88f 	bl	8016038 <MX_TIM4_Init>
	MX_UART4_Init();
 8018f1a:	f7fe ffab 	bl	8017e74 <MX_UART4_Init>
	MX_TIM6_Init();
 8018f1e:	f7fc ff17 	bl	8015d50 <MX_TIM6_Init>
	MX_TIM3_Init();
 8018f22:	f7fc fee7 	bl	8015cf4 <MX_TIM3_Init>
	MX_TIM2_Init();
 8018f26:	f7fd f84f 	bl	8015fc8 <MX_TIM2_Init>
	MX_TIM8_Init();
 8018f2a:	f7fd f8bf 	bl	80160ac <MX_TIM8_Init>
	ICM20602_init();
 8018f2e:	f7f3 fc83 	bl	800c838 <ICM20602_init>
	HAL_TIM_Base_Start_IT(&htim1);
 8018f32:	48c3      	ldr	r0, [pc, #780]	; (8019240 <main+0x350>)
	HAL_TIM_Base_Start_IT(&htim8);
 8018f34:	f8df 9398 	ldr.w	r9, [pc, #920]	; 80192d0 <main+0x3e0>
	angle = 0;
 8018f38:	f8df a398 	ldr.w	sl, [pc, #920]	; 80192d4 <main+0x3e4>
 8018f3c:	ed9f 8ac1 	vldr	s16, [pc, #772]	; 8019244 <main+0x354>
	speakermode = 0;
 8018f40:	f8df 8394 	ldr.w	r8, [pc, #916]	; 80192d8 <main+0x3e8>
	sensor_mode = 0;
 8018f44:	4ec0      	ldr	r6, [pc, #768]	; (8019248 <main+0x358>)
	slalom_mode = 0;
 8018f46:	4dc1      	ldr	r5, [pc, #772]	; (801924c <main+0x35c>)
	HAL_TIM_Base_Start_IT(&htim1);
 8018f48:	f7eb f914 	bl	8004174 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim2);
 8018f4c:	48c0      	ldr	r0, [pc, #768]	; (8019250 <main+0x360>)
 8018f4e:	f7eb f911 	bl	8004174 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim3);
 8018f52:	48c0      	ldr	r0, [pc, #768]	; (8019254 <main+0x364>)
 8018f54:	f7eb f90e 	bl	8004174 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim4);
 8018f58:	48bf      	ldr	r0, [pc, #764]	; (8019258 <main+0x368>)
 8018f5a:	f7eb f90b 	bl	8004174 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim6);
 8018f5e:	48bf      	ldr	r0, [pc, #764]	; (801925c <main+0x36c>)
 8018f60:	f7eb f908 	bl	8004174 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim8);
 8018f64:	4648      	mov	r0, r9
 8018f66:	f7eb f905 	bl	8004174 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_MspInit(&htim2);
 8018f6a:	48b9      	ldr	r0, [pc, #740]	; (8019250 <main+0x360>)
 8018f6c:	f7fc ff6e 	bl	8015e4c <HAL_TIM_PWM_MspInit>
	HAL_TIM_PWM_MspInit(&htim4);
 8018f70:	48b9      	ldr	r0, [pc, #740]	; (8019258 <main+0x368>)
 8018f72:	f7fc ff6b 	bl	8015e4c <HAL_TIM_PWM_MspInit>
	HAL_TIM_PWM_MspInit(&htim8);
 8018f76:	4648      	mov	r0, r9
 8018f78:	f7fc ff68 	bl	8015e4c <HAL_TIM_PWM_MspInit>
	HAL_TIM_Encoder_MspInit(&htim1);
 8018f7c:	48b0      	ldr	r0, [pc, #704]	; (8019240 <main+0x350>)
 8018f7e:	f7fc ff09 	bl	8015d94 <HAL_TIM_Encoder_MspInit>
	HAL_TIM_Encoder_MspInit(&htim3);
 8018f82:	48b4      	ldr	r0, [pc, #720]	; (8019254 <main+0x364>)
 8018f84:	f7fc ff06 	bl	8015d94 <HAL_TIM_Encoder_MspInit>
	inputunknow_story();
 8018f88:	f7ee fb30 	bl	80075ec <inputunknow_story>
	inputtyounen();
 8018f8c:	f7f1 f844 	bl	800a018 <inputtyounen>
	inputZelda_song();
 8018f90:	f7f2 fe9a 	bl	800bcc8 <inputZelda_song>
	inputitem_get();
 8018f94:	f7f3 f84a 	bl	800c02c <inputitem_get>
	inputseria();
 8018f98:	f7f3 f868 	bl	800c06c <inputseria>
	inputZelda_nazo();
 8018f9c:	f7ee faf6 	bl	800758c <inputZelda_nazo>
	inputmiss();
 8018fa0:	f7f3 fb97 	bl	800c6d2 <inputmiss>
	yellow_count(20);
 8018fa4:	2014      	movs	r0, #20
 8018fa6:	f7ff f845 	bl	8018034 <yellow_count>
	a_speed = 0;
 8018faa:	4bad      	ldr	r3, [pc, #692]	; (8019260 <main+0x370>)
	HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8018fac:	48a4      	ldr	r0, [pc, #656]	; (8019240 <main+0x350>)
	a_speed = 0;
 8018fae:	ed83 8a00 	vstr	s16, [r3]
	HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8018fb2:	2118      	movs	r1, #24
	angle = 0;
 8018fb4:	ed8a 8a00 	vstr	s16, [sl]
	HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8018fb8:	f7eb fa91 	bl	80044de <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8018fbc:	2118      	movs	r1, #24
 8018fbe:	48a5      	ldr	r0, [pc, #660]	; (8019254 <main+0x364>)
 8018fc0:	f7eb fa8d 	bl	80044de <HAL_TIM_Encoder_Start>
	maze_clean();
 8018fc4:	f7f4 fb50 	bl	800d668 <maze_clean>
	input_parameter();
 8018fc8:	f7fb fdf2 	bl	8014bb0 <input_parameter>
	battcheak();
 8018fcc:	f7ee f8e8 	bl	80071a0 <battcheak>
	modeacc = 0;
 8018fd0:	4ba4      	ldr	r3, [pc, #656]	; (8019264 <main+0x374>)
	speakermode = 0;
 8018fd2:	2700      	movs	r7, #0
 8018fd4:	f8a8 7000 	strh.w	r7, [r8]
	modeacc = 0;
 8018fd8:	701f      	strb	r7, [r3, #0]
	record_reset();
 8018fda:	f7fc f84d 	bl	8015078 <record_reset>
	No_wall_modeR = 0;
 8018fde:	4ba2      	ldr	r3, [pc, #648]	; (8019268 <main+0x378>)
	Avespeed = 1600;
 8018fe0:	4aa2      	ldr	r2, [pc, #648]	; (801926c <main+0x37c>)
	No_wall_modeR = 0;
 8018fe2:	701f      	strb	r7, [r3, #0]
	No_wall_modeL = 0;
 8018fe4:	4ba2      	ldr	r3, [pc, #648]	; (8019270 <main+0x380>)
	playSoundData(8, Zelda_nazo);
 8018fe6:	49a3      	ldr	r1, [pc, #652]	; (8019274 <main+0x384>)
	No_wall_modeL = 0;
 8018fe8:	701f      	strb	r7, [r3, #0]
	No_wall_modeR2 = 0;
 8018fea:	4ba3      	ldr	r3, [pc, #652]	; (8019278 <main+0x388>)
	sensor_mode = 0;
 8018fec:	7037      	strb	r7, [r6, #0]
	No_wall_modeR2 = 0;
 8018fee:	701f      	strb	r7, [r3, #0]
	No_wall_modeL2 = 0;
 8018ff0:	4ba2      	ldr	r3, [pc, #648]	; (801927c <main+0x38c>)
	slalom_mode = 0;
 8018ff2:	702f      	strb	r7, [r5, #0]
	No_wall_modeL2 = 0;
 8018ff4:	701f      	strb	r7, [r3, #0]
	no_safty = 0;
 8018ff6:	4ba2      	ldr	r3, [pc, #648]	; (8019280 <main+0x390>)
 8018ff8:	601f      	str	r7, [r3, #0]
	highspeed_mode = 0;
 8018ffa:	4ba2      	ldr	r3, [pc, #648]	; (8019284 <main+0x394>)
 8018ffc:	601f      	str	r7, [r3, #0]
	Avespeed = 1600;
 8018ffe:	4ba2      	ldr	r3, [pc, #648]	; (8019288 <main+0x398>)
 8019000:	601a      	str	r2, [r3, #0]
	error_mode = 0;
 8019002:	4ba2      	ldr	r3, [pc, #648]	; (801928c <main+0x39c>)
	playSoundData(8, Zelda_nazo);
 8019004:	2008      	movs	r0, #8
	error_mode = 0;
 8019006:	601f      	str	r7, [r3, #0]
	playSoundData(8, Zelda_nazo);
 8019008:	f7ee fa82 	bl	8007510 <playSoundData>
	speakermode = 0;//0Oy
 801900c:	f8a8 7000 	strh.w	r7, [r8]
	reset_distance();//Zbg
 8019010:	f7f3 fe0c 	bl	800cc2c <reset_distance>
	L_front
 8019014:	2201      	movs	r2, #1
 8019016:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 801901a:	489d      	ldr	r0, [pc, #628]	; (8019290 <main+0x3a0>)
 801901c:	f7e9 fad8 	bl	80025d0 <HAL_GPIO_WritePin>
 8019020:	463a      	mov	r2, r7
 8019022:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8019026:	489a      	ldr	r0, [pc, #616]	; (8019290 <main+0x3a0>)
 8019028:	f7e9 fad2 	bl	80025d0 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3,90);
 801902c:	f8d9 3000 	ldr.w	r3, [r9]
	R_front
 8019030:	4898      	ldr	r0, [pc, #608]	; (8019294 <main+0x3a4>)
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3,90);
 8019032:	245a      	movs	r4, #90	; 0x5a
 8019034:	63dc      	str	r4, [r3, #60]	; 0x3c
	R_front
 8019036:	463a      	mov	r2, r7
 8019038:	f44f 6180 	mov.w	r1, #1024	; 0x400
 801903c:	f7e9 fac8 	bl	80025d0 <HAL_GPIO_WritePin>
 8019040:	2201      	movs	r2, #1
 8019042:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8019046:	4893      	ldr	r0, [pc, #588]	; (8019294 <main+0x3a4>)
 8019048:	f7e9 fac2 	bl	80025d0 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4,90);
 801904c:	f8d9 3000 	ldr.w	r3, [r9]
 8019050:	f8cd 814c 	str.w	r8, [sp, #332]	; 0x14c
 8019054:	9652      	str	r6, [sp, #328]	; 0x148
			turn180R(speed1200.turn180_R, ON);
 8019056:	f8df 8284 	ldr.w	r8, [pc, #644]	; 80192dc <main+0x3ec>
						STBYON;
 801905a:	4e8d      	ldr	r6, [pc, #564]	; (8019290 <main+0x3a0>)
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4,90);
 801905c:	641c      	str	r4, [r3, #64]	; 0x40
 801905e:	f8cd a140 	str.w	sl, [sp, #320]	; 0x140
	int MODE=0;
 8019062:	463c      	mov	r4, r7
 8019064:	9551      	str	r5, [sp, #324]	; 0x144
		MODE=mode_decision(MODE);
 8019066:	4620      	mov	r0, r4
 8019068:	f7f9 fb40 	bl	80126ec <mode_decision>
		enc.sigma_error = 0;
 801906c:	f8df b270 	ldr.w	fp, [pc, #624]	; 80192e0 <main+0x3f0>
		Gyro.sigma_error = 0;
 8019070:	f8df a270 	ldr.w	sl, [pc, #624]	; 80192e4 <main+0x3f4>
		MODE=mode_decision(MODE);
 8019074:	4604      	mov	r4, r0
		reset_ICM();
 8019076:	f7f3 fc6f 	bl	800c958 <reset_ICM>
		playSoundData(8, Zelda_nazo);
 801907a:	497e      	ldr	r1, [pc, #504]	; (8019274 <main+0x384>)
		enc.sigma_error = 0;
 801907c:	ed8b 8a02 	vstr	s16, [fp, #8]
		playSoundData(8, Zelda_nazo);
 8019080:	2008      	movs	r0, #8
		Gyro.sigma_error = 0;
 8019082:	ed8a 8a02 	vstr	s16, [sl, #8]
		playSoundData(8, Zelda_nazo);
 8019086:	f7ee fa43 	bl	8007510 <playSoundData>
		reset_distance();
 801908a:	f7f3 fdcf 	bl	800cc2c <reset_distance>
		speakermode = 0;
 801908e:	9b53      	ldr	r3, [sp, #332]	; 0x14c
 8019090:	2500      	movs	r5, #0
		switch (MODE) {
 8019092:	2c18      	cmp	r4, #24
		speakermode = 0;
 8019094:	801d      	strh	r5, [r3, #0]
		switch (MODE) {
 8019096:	f000 85f5 	beq.w	8019c84 <main+0xd94>
 801909a:	f300 8129 	bgt.w	80192f0 <main+0x400>
 801909e:	2c0b      	cmp	r4, #11
 80190a0:	f000 84d0 	beq.w	8019a44 <main+0xb54>
 80190a4:	dc7b      	bgt.n	801919e <main+0x2ae>
 80190a6:	2c05      	cmp	r4, #5
 80190a8:	d116      	bne.n	80190d8 <main+0x1e8>
				printf("angle=%f,a_speed=%f\n", angle, angle_speed);
 80190aa:	4d7b      	ldr	r5, [pc, #492]	; (8019298 <main+0x3a8>)
 80190ac:	4c7b      	ldr	r4, [pc, #492]	; (801929c <main+0x3ac>)
				HAL_Delay(500);
 80190ae:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80190b2:	f7e7 f90d 	bl	80002d0 <HAL_Delay>
				printf("angle=%f,a_speed=%f\n", angle, angle_speed);
 80190b6:	9b50      	ldr	r3, [sp, #320]	; 0x140
 80190b8:	6818      	ldr	r0, [r3, #0]
 80190ba:	f7ff f9f5 	bl	80184a8 <__aeabi_f2d>
 80190be:	4606      	mov	r6, r0
 80190c0:	6828      	ldr	r0, [r5, #0]
 80190c2:	460f      	mov	r7, r1
 80190c4:	f7ff f9f0 	bl	80184a8 <__aeabi_f2d>
 80190c8:	4632      	mov	r2, r6
 80190ca:	e9cd 0100 	strd	r0, r1, [sp]
 80190ce:	463b      	mov	r3, r7
 80190d0:	4620      	mov	r0, r4
 80190d2:	f001 fdff 	bl	801acd4 <iprintf>
 80190d6:	e7ea      	b.n	80190ae <main+0x1be>
		switch (MODE) {
 80190d8:	dc34      	bgt.n	8019144 <main+0x254>
 80190da:	2c02      	cmp	r4, #2
 80190dc:	f000 843e 	beq.w	801995c <main+0xa6c>
 80190e0:	dc06      	bgt.n	80190f0 <main+0x200>
 80190e2:	2c01      	cmp	r4, #1
 80190e4:	f000 83c4 	beq.w	8019870 <main+0x980>
		error_mode = 0;
 80190e8:	4b68      	ldr	r3, [pc, #416]	; (801928c <main+0x39c>)
 80190ea:	2200      	movs	r2, #0
 80190ec:	601a      	str	r2, [r3, #0]
		MODE=mode_decision(MODE);
 80190ee:	e7ba      	b.n	8019066 <main+0x176>
		switch (MODE) {
 80190f0:	2c03      	cmp	r4, #3
 80190f2:	f000 8459 	beq.w	80199a8 <main+0xab8>
 80190f6:	2c04      	cmp	r4, #4
 80190f8:	d1f6      	bne.n	80190e8 <main+0x1f8>
			STBYON;
 80190fa:	2201      	movs	r2, #1
 80190fc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8019100:	4630      	mov	r0, r6
 8019102:	f7e9 fa65 	bl	80025d0 <HAL_GPIO_WritePin>
			slalom_table(180, 0, 400, 13000);
 8019106:	eddf 1a66 	vldr	s3, [pc, #408]	; 80192a0 <main+0x3b0>
 801910a:	ed9f 1a66 	vldr	s2, [pc, #408]	; 80192a4 <main+0x3b4>
 801910e:	eddf 0a4d 	vldr	s1, [pc, #308]	; 8019244 <main+0x354>
 8019112:	ed9f 0a65 	vldr	s0, [pc, #404]	; 80192a8 <main+0x3b8>
			while (SEN_on[0] <= 300 || SEN_on[2] <= 900 || SEN_on[4] <= 300) {
 8019116:	4d65      	ldr	r5, [pc, #404]	; (80192ac <main+0x3bc>)
			slalom_table(180, 0, 400, 13000);
 8019118:	f7fb fc92 	bl	8014a40 <slalom_table>
			record_mode_gyro = 0;
 801911c:	4b64      	ldr	r3, [pc, #400]	; (80192b0 <main+0x3c0>)
 801911e:	2200      	movs	r2, #0
 8019120:	701a      	strb	r2, [r3, #0]
			while (SEN_on[0] <= 300 || SEN_on[2] <= 900 || SEN_on[4] <= 300) {
 8019122:	882b      	ldrh	r3, [r5, #0]
 8019124:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8019128:	d908      	bls.n	801913c <main+0x24c>
 801912a:	88ab      	ldrh	r3, [r5, #4]
 801912c:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8019130:	d904      	bls.n	801913c <main+0x24c>
 8019132:	892b      	ldrh	r3, [r5, #8]
 8019134:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8019138:	f200 8405 	bhi.w	8019946 <main+0xa56>
				HAL_Delay(1);
 801913c:	2001      	movs	r0, #1
 801913e:	f7e7 f8c7 	bl	80002d0 <HAL_Delay>
 8019142:	e7ee      	b.n	8019122 <main+0x232>
		switch (MODE) {
 8019144:	2c08      	cmp	r4, #8
 8019146:	f000 8464 	beq.w	8019a12 <main+0xb22>
 801914a:	dc10      	bgt.n	801916e <main+0x27e>
 801914c:	2c06      	cmp	r4, #6
 801914e:	f000 8452 	beq.w	80199f6 <main+0xb06>
 8019152:	2c07      	cmp	r4, #7
 8019154:	d1c8      	bne.n	80190e8 <main+0x1f8>
			maze_maker2(1, 0, 0, 0, 7, 7);
 8019156:	2307      	movs	r3, #7
 8019158:	9301      	str	r3, [sp, #4]
 801915a:	9300      	str	r3, [sp, #0]
 801915c:	2300      	movs	r3, #0
 801915e:	461a      	mov	r2, r3
 8019160:	4619      	mov	r1, r3
 8019162:	2001      	movs	r0, #1
 8019164:	f7f7 fc78 	bl	8010a58 <maze_maker2>
			maze_display();
 8019168:	f7f9 f9ac 	bl	80124c4 <maze_display>
			break;
 801916c:	e7bc      	b.n	80190e8 <main+0x1f8>
		switch (MODE) {
 801916e:	2c09      	cmp	r4, #9
 8019170:	f000 8453 	beq.w	8019a1a <main+0xb2a>
 8019174:	2c0a      	cmp	r4, #10
 8019176:	d1b7      	bne.n	80190e8 <main+0x1f8>
			record_out();
 8019178:	f7f4 fb02 	bl	800d780 <record_out>
			most_speed(2000, 6000, 0, ON, ON,speed1200);
 801917c:	f44f 729e 	mov.w	r2, #316	; 0x13c
 8019180:	494c      	ldr	r1, [pc, #304]	; (80192b4 <main+0x3c4>)
 8019182:	4668      	mov	r0, sp
 8019184:	f001 f926 	bl	801a3d4 <memcpy>
 8019188:	2201      	movs	r2, #1
 801918a:	f8d8 3000 	ldr.w	r3, [r8]
 801918e:	eddf 0a4a 	vldr	s1, [pc, #296]	; 80192b8 <main+0x3c8>
 8019192:	ed9f 0a4a 	vldr	s0, [pc, #296]	; 80192bc <main+0x3cc>
 8019196:	4611      	mov	r1, r2
 8019198:	2000      	movs	r0, #0
 801919a:	f000 bc4f 	b.w	8019a3c <main+0xb4c>
		switch (MODE) {
 801919e:	2c11      	cmp	r4, #17
 80191a0:	f000 853f 	beq.w	8019c22 <main+0xd32>
 80191a4:	dc35      	bgt.n	8019212 <main+0x322>
 80191a6:	2c0e      	cmp	r4, #14
 80191a8:	f000 849e 	beq.w	8019ae8 <main+0xbf8>
 80191ac:	dc17      	bgt.n	80191de <main+0x2ee>
 80191ae:	2c0c      	cmp	r4, #12
 80191b0:	f000 845a 	beq.w	8019a68 <main+0xb78>
 80191b4:	2c0d      	cmp	r4, #13
 80191b6:	d197      	bne.n	80190e8 <main+0x1f8>
			record_out();
 80191b8:	f7f4 fae2 	bl	800d780 <record_out>
			most_speed(1300, 6000, 0, OFF, OFF,speed1200);
 80191bc:	f44f 729e 	mov.w	r2, #316	; 0x13c
 80191c0:	493c      	ldr	r1, [pc, #240]	; (80192b4 <main+0x3c4>)
 80191c2:	4668      	mov	r0, sp
 80191c4:	f001 f906 	bl	801a3d4 <memcpy>
 80191c8:	2200      	movs	r2, #0
 80191ca:	f8d8 3000 	ldr.w	r3, [r8]
 80191ce:	4611      	mov	r1, r2
 80191d0:	4610      	mov	r0, r2
			most_speed(1300, 6000, 0, OFF, ON,speed1200);
 80191d2:	eddf 0a39 	vldr	s1, [pc, #228]	; 80192b8 <main+0x3c8>
 80191d6:	ed9f 0a3a 	vldr	s0, [pc, #232]	; 80192c0 <main+0x3d0>
 80191da:	f000 bc2f 	b.w	8019a3c <main+0xb4c>
		switch (MODE) {
 80191de:	2c0f      	cmp	r4, #15
 80191e0:	f000 8491 	beq.w	8019b06 <main+0xc16>
 80191e4:	2c10      	cmp	r4, #16
 80191e6:	f47f af7f 	bne.w	80190e8 <main+0x1f8>
				printf("SEN1=%d,SEN2=%d,SEN3=%d,SEN4=%d,SEN5=%d\n", SEN[0][0],
 80191ea:	4c36      	ldr	r4, [pc, #216]	; (80192c4 <main+0x3d4>)
 80191ec:	4d36      	ldr	r5, [pc, #216]	; (80192c8 <main+0x3d8>)
 80191ee:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
 80191f2:	9301      	str	r3, [sp, #4]
 80191f4:	f8d4 30f0 	ldr.w	r3, [r4, #240]	; 0xf0
 80191f8:	9300      	str	r3, [sp, #0]
 80191fa:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
 80191fe:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8019200:	6821      	ldr	r1, [r4, #0]
 8019202:	4628      	mov	r0, r5
 8019204:	f001 fd66 	bl	801acd4 <iprintf>
				HAL_Delay(500);
 8019208:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 801920c:	f7e7 f860 	bl	80002d0 <HAL_Delay>
 8019210:	e7ed      	b.n	80191ee <main+0x2fe>
		switch (MODE) {
 8019212:	2c14      	cmp	r4, #20
 8019214:	f000 8529 	beq.w	8019c6a <main+0xd7a>
 8019218:	dc08      	bgt.n	801922c <main+0x33c>
 801921a:	2c12      	cmp	r4, #18
 801921c:	f000 851f 	beq.w	8019c5e <main+0xd6e>
 8019220:	2c13      	cmp	r4, #19
 8019222:	f47f af61 	bne.w	80190e8 <main+0x1f8>
			playSoundData(169, unknow_story);
 8019226:	4929      	ldr	r1, [pc, #164]	; (80192cc <main+0x3dc>)
 8019228:	f000 bd1a 	b.w	8019c60 <main+0xd70>
		switch (MODE) {
 801922c:	2c15      	cmp	r4, #21
 801922e:	f000 8520 	beq.w	8019c72 <main+0xd82>
 8019232:	2c17      	cmp	r4, #23
 8019234:	f47f af58 	bne.w	80190e8 <main+0x1f8>
			slalom_mode = 1;
 8019238:	9a51      	ldr	r2, [sp, #324]	; 0x144
 801923a:	2301      	movs	r3, #1
 801923c:	7013      	strb	r3, [r2, #0]
			break;
 801923e:	e753      	b.n	80190e8 <main+0x1f8>
 8019240:	200184c8 	.word	0x200184c8
 8019244:	00000000 	.word	0x00000000
 8019248:	2000b5f6 	.word	0x2000b5f6
 801924c:	2001824a 	.word	0x2001824a
 8019250:	20018504 	.word	0x20018504
 8019254:	20018450 	.word	0x20018450
 8019258:	20018414 	.word	0x20018414
 801925c:	2001848c 	.word	0x2001848c
 8019260:	20018070 	.word	0x20018070
 8019264:	2000ba28 	.word	0x2000ba28
 8019268:	20018274 	.word	0x20018274
 801926c:	44c80000 	.word	0x44c80000
 8019270:	2000ba1c 	.word	0x2000ba1c
 8019274:	200031c0 	.word	0x200031c0
 8019278:	200133a8 	.word	0x200133a8
 801927c:	20003c34 	.word	0x20003c34
 8019280:	2000bc40 	.word	0x2000bc40
 8019284:	2000b5e8 	.word	0x2000b5e8
 8019288:	20018178 	.word	0x20018178
 801928c:	20014bbc 	.word	0x20014bbc
 8019290:	40020400 	.word	0x40020400
 8019294:	40020000 	.word	0x40020000
 8019298:	2000b60c 	.word	0x2000b60c
 801929c:	0801cbee 	.word	0x0801cbee
 80192a0:	464b2000 	.word	0x464b2000
 80192a4:	43c80000 	.word	0x43c80000
 80192a8:	43340000 	.word	0x43340000
 80192ac:	20013420 	.word	0x20013420
 80192b0:	2000bc60 	.word	0x2000bc60
 80192b4:	2000b4a0 	.word	0x2000b4a0
 80192b8:	45bb8000 	.word	0x45bb8000
 80192bc:	44fa0000 	.word	0x44fa0000
 80192c0:	44a28000 	.word	0x44a28000
 80192c4:	20003a90 	.word	0x20003a90
 80192c8:	0801cba0 	.word	0x0801cba0
 80192cc:	20000258 	.word	0x20000258
 80192d0:	200183d8 	.word	0x200183d8
 80192d4:	20013434 	.word	0x20013434
 80192d8:	2000322c 	.word	0x2000322c
 80192dc:	2000b49c 	.word	0x2000b49c
 80192e0:	200132c4 	.word	0x200132c4
 80192e4:	20018188 	.word	0x20018188
 80192e8:	42b40000 	.word	0x42b40000
 80192ec:	c2b40000 	.word	0xc2b40000
		switch (MODE) {
 80192f0:	2cf0      	cmp	r4, #240	; 0xf0
 80192f2:	f000 8738 	beq.w	801a166 <main+0x1276>
 80192f6:	f300 820d 	bgt.w	8019714 <main+0x824>
 80192fa:	2ce2      	cmp	r4, #226	; 0xe2
 80192fc:	f000 866f 	beq.w	8019fde <main+0x10ee>
 8019300:	f300 8185 	bgt.w	801960e <main+0x71e>
 8019304:	2cc0      	cmp	r4, #192	; 0xc0
 8019306:	f000 87ed 	beq.w	801a2e4 <main+0x13f4>
 801930a:	dc5c      	bgt.n	80193c6 <main+0x4d6>
 801930c:	2c1f      	cmp	r4, #31
 801930e:	f000 8298 	beq.w	8019842 <main+0x952>
 8019312:	2c32      	cmp	r4, #50	; 0x32
 8019314:	f47f aee8 	bne.w	80190e8 <main+0x1f8>
			if (angle >= 90 || angle <= -90) {
 8019318:	9b50      	ldr	r3, [sp, #320]	; 0x140
 801931a:	ed1f 7a0d 	vldr	s14, [pc, #-52]	; 80192e8 <main+0x3f8>
 801931e:	edd3 7a00 	vldr	s15, [r3]
 8019322:	eef4 7ac7 	vcmpe.f32	s15, s14
 8019326:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801932a:	da07      	bge.n	801933c <main+0x44c>
 801932c:	ed1f 7a11 	vldr	s14, [pc, #-68]	; 80192ec <main+0x3fc>
 8019330:	eef4 7ac7 	vcmpe.f32	s15, s14
 8019334:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019338:	f63f aed6 	bhi.w	80190e8 <main+0x1f8>
				HAL_GPIO_WritePin(L_MOTOR_IN2_GPIO_Port, L_MOTOR_IN2_Pin,
 801933c:	4630      	mov	r0, r6
 801933e:	2201      	movs	r2, #1
 8019340:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8019344:	f7e9 f944 	bl	80025d0 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(R_MOTOR_IN2_GPIO_Port, R_MOTOR_IN2_Pin,
 8019348:	2201      	movs	r2, #1
 801934a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 801934e:	48df      	ldr	r0, [pc, #892]	; (80196cc <main+0x7dc>)
 8019350:	f7e9 f93e 	bl	80025d0 <HAL_GPIO_WritePin>
				HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_3);
 8019354:	2108      	movs	r1, #8
 8019356:	48de      	ldr	r0, [pc, #888]	; (80196d0 <main+0x7e0>)
 8019358:	f7ec f954 	bl	8005604 <HAL_TIM_PWM_Stop>
				HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_4);
 801935c:	210c      	movs	r1, #12
 801935e:	48dc      	ldr	r0, [pc, #880]	; (80196d0 <main+0x7e0>)
 8019360:	f7ec f950 	bl	8005604 <HAL_TIM_PWM_Stop>
				wait_ms(1000);
 8019364:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8019368:	f7fe fdee 	bl	8017f48 <wait_ms>
				reset_ICM();
 801936c:	f7f3 faf4 	bl	800c958 <reset_ICM>
				angle = 0;
 8019370:	9b50      	ldr	r3, [sp, #320]	; 0x140
				HAL_GPIO_WritePin(L_MOTOR_IN2_GPIO_Port, L_MOTOR_IN2_Pin,
 8019372:	4630      	mov	r0, r6
 8019374:	2201      	movs	r2, #1
 8019376:	f44f 4180 	mov.w	r1, #16384	; 0x4000
				angle = 0;
 801937a:	ed83 8a00 	vstr	s16, [r3]
				HAL_GPIO_WritePin(L_MOTOR_IN2_GPIO_Port, L_MOTOR_IN2_Pin,
 801937e:	f7e9 f927 	bl	80025d0 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(L_MOTOR_IN1_GPIO_Port, L_MOTOR_IN1_Pin,
 8019382:	4630      	mov	r0, r6
 8019384:	2200      	movs	r2, #0
 8019386:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 801938a:	f7e9 f921 	bl	80025d0 <HAL_GPIO_WritePin>
				__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3,20);
 801938e:	f8d9 3000 	ldr.w	r3, [r9]
				HAL_GPIO_WritePin(R_MOTOR_IN2_GPIO_Port, R_MOTOR_IN2_Pin,
 8019392:	48ce      	ldr	r0, [pc, #824]	; (80196cc <main+0x7dc>)
				__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3,20);
 8019394:	2514      	movs	r5, #20
 8019396:	63dd      	str	r5, [r3, #60]	; 0x3c
				HAL_GPIO_WritePin(R_MOTOR_IN2_GPIO_Port, R_MOTOR_IN2_Pin,
 8019398:	2201      	movs	r2, #1
 801939a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 801939e:	f7e9 f917 	bl	80025d0 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(R_MOTOR_IN1_GPIO_Port, R_MOTOR_IN1_Pin,
 80193a2:	2200      	movs	r2, #0
 80193a4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80193a8:	48c8      	ldr	r0, [pc, #800]	; (80196cc <main+0x7dc>)
 80193aa:	f7e9 f911 	bl	80025d0 <HAL_GPIO_WritePin>
				__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4,20);
 80193ae:	f8d9 3000 	ldr.w	r3, [r9]
				HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 80193b2:	48c7      	ldr	r0, [pc, #796]	; (80196d0 <main+0x7e0>)
				__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4,20);
 80193b4:	641d      	str	r5, [r3, #64]	; 0x40
				HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 80193b6:	210c      	movs	r1, #12
 80193b8:	f7ec f908 	bl	80055cc <HAL_TIM_PWM_Start>
				HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 80193bc:	2108      	movs	r1, #8
 80193be:	48c4      	ldr	r0, [pc, #784]	; (80196d0 <main+0x7e0>)
 80193c0:	f7ec f904 	bl	80055cc <HAL_TIM_PWM_Start>
 80193c4:	e690      	b.n	80190e8 <main+0x1f8>
		switch (MODE) {
 80193c6:	2ce0      	cmp	r4, #224	; 0xe0
 80193c8:	f000 84b0 	beq.w	8019d2c <main+0xe3c>
 80193cc:	2ce1      	cmp	r4, #225	; 0xe1
 80193ce:	f47f ae8b 	bne.w	80190e8 <main+0x1f8>
			STBYON;
 80193d2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80193d6:	4630      	mov	r0, r6
 80193d8:	2201      	movs	r2, #1
 80193da:	f7e9 f8f9 	bl	80025d0 <HAL_GPIO_WritePin>
			straight_table(39.5 + 270 + 41.5, 0, 400, 400, 3000);		//test5
 80193de:	eddf 1abd 	vldr	s3, [pc, #756]	; 80196d4 <main+0x7e4>
			wall_control_mode = 1;
 80193e2:	4bbd      	ldr	r3, [pc, #756]	; (80196d8 <main+0x7e8>)
			straight_table(39.5 + 270 + 41.5, 0, 400, 400, 3000);		//test5
 80193e4:	ed9f 2abd 	vldr	s4, [pc, #756]	; 80196dc <main+0x7ec>
 80193e8:	eddf 0abd 	vldr	s1, [pc, #756]	; 80196e0 <main+0x7f0>
 80193ec:	ed9f 0abd 	vldr	s0, [pc, #756]	; 80196e4 <main+0x7f4>
			wall_control_mode = 1;
 80193f0:	2201      	movs	r2, #1
			straight_table(39.5 + 270 + 41.5, 0, 400, 400, 3000);		//test5
 80193f2:	eeb0 1a61 	vmov.f32	s2, s3
			wall_control_mode = 1;
 80193f6:	701a      	strb	r2, [r3, #0]
			straight_table(39.5 + 270 + 41.5, 0, 400, 400, 3000);		//test5
 80193f8:	f7fa fe08 	bl	801400c <straight_table>
			slalom_table(-90, 400, -450, -6500);
 80193fc:	eddf 1aba 	vldr	s3, [pc, #744]	; 80196e8 <main+0x7f8>
 8019400:	ed9f 1aba 	vldr	s2, [pc, #744]	; 80196ec <main+0x7fc>
 8019404:	eddf 0ab3 	vldr	s1, [pc, #716]	; 80196d4 <main+0x7e4>
 8019408:	ed9f 0ab9 	vldr	s0, [pc, #740]	; 80196f0 <main+0x800>
 801940c:	f7fb fb18 	bl	8014a40 <slalom_table>
			straight_table(25, 400, 400, 400, 3000);
 8019410:	eddf 1ab0 	vldr	s3, [pc, #704]	; 80196d4 <main+0x7e4>
 8019414:	ed9f 2ab1 	vldr	s4, [pc, #708]	; 80196dc <main+0x7ec>
 8019418:	eeb0 1a61 	vmov.f32	s2, s3
 801941c:	eef0 0a61 	vmov.f32	s1, s3
 8019420:	eeb3 0a09 	vmov.f32	s0, #57	; 0x41c80000  25.0
 8019424:	f7fa fdf2 	bl	801400c <straight_table>
			straight_table(38.5, 400, 400, 400, 3000);		//test5
 8019428:	eddf 1aaa 	vldr	s3, [pc, #680]	; 80196d4 <main+0x7e4>
 801942c:	ed9f 2aab 	vldr	s4, [pc, #684]	; 80196dc <main+0x7ec>
 8019430:	ed9f 0ab0 	vldr	s0, [pc, #704]	; 80196f4 <main+0x804>
 8019434:	eeb0 1a61 	vmov.f32	s2, s3
 8019438:	eef0 0a61 	vmov.f32	s1, s3
 801943c:	f7fa fde6 	bl	801400c <straight_table>
			slalom_table(90, 400, 450, 6500);
 8019440:	eddf 1aad 	vldr	s3, [pc, #692]	; 80196f8 <main+0x808>
 8019444:	ed9f 1aad 	vldr	s2, [pc, #692]	; 80196fc <main+0x80c>
 8019448:	eddf 0aa2 	vldr	s1, [pc, #648]	; 80196d4 <main+0x7e4>
 801944c:	ed9f 0aac 	vldr	s0, [pc, #688]	; 8019700 <main+0x810>
 8019450:	f7fb faf6 	bl	8014a40 <slalom_table>
			straight_table(20, 400, 400, 400, 3000);
 8019454:	eddf 1a9f 	vldr	s3, [pc, #636]	; 80196d4 <main+0x7e4>
 8019458:	ed9f 2aa0 	vldr	s4, [pc, #640]	; 80196dc <main+0x7ec>
 801945c:	eeb0 1a61 	vmov.f32	s2, s3
 8019460:	eef0 0a61 	vmov.f32	s1, s3
 8019464:	eeb3 0a04 	vmov.f32	s0, #52	; 0x41a00000  20.0
 8019468:	f7fa fdd0 	bl	801400c <straight_table>
			straight_table(38.5, 400, 400, 400, 3000);		//test5
 801946c:	eddf 1a99 	vldr	s3, [pc, #612]	; 80196d4 <main+0x7e4>
 8019470:	ed9f 2a9a 	vldr	s4, [pc, #616]	; 80196dc <main+0x7ec>
 8019474:	ed9f 0a9f 	vldr	s0, [pc, #636]	; 80196f4 <main+0x804>
 8019478:	eeb0 1a61 	vmov.f32	s2, s3
 801947c:	eef0 0a61 	vmov.f32	s1, s3
 8019480:	f7fa fdc4 	bl	801400c <straight_table>
			slalom_table(90, 400, 450, 6500);
 8019484:	eddf 1a9c 	vldr	s3, [pc, #624]	; 80196f8 <main+0x808>
 8019488:	ed9f 1a9c 	vldr	s2, [pc, #624]	; 80196fc <main+0x80c>
 801948c:	eddf 0a91 	vldr	s1, [pc, #580]	; 80196d4 <main+0x7e4>
 8019490:	ed9f 0a9b 	vldr	s0, [pc, #620]	; 8019700 <main+0x810>
 8019494:	f7fb fad4 	bl	8014a40 <slalom_table>
			straight_table(20, 400, 400, 400, 3000);
 8019498:	eddf 1a8e 	vldr	s3, [pc, #568]	; 80196d4 <main+0x7e4>
 801949c:	ed9f 2a8f 	vldr	s4, [pc, #572]	; 80196dc <main+0x7ec>
 80194a0:	eeb0 1a61 	vmov.f32	s2, s3
 80194a4:	eef0 0a61 	vmov.f32	s1, s3
 80194a8:	eeb3 0a04 	vmov.f32	s0, #52	; 0x41a00000  20.0
 80194ac:	f7fa fdae 	bl	801400c <straight_table>
			straight_table(41.5, 400, 400, 400, 3000);		//test5
 80194b0:	eddf 1a88 	vldr	s3, [pc, #544]	; 80196d4 <main+0x7e4>
 80194b4:	ed9f 2a89 	vldr	s4, [pc, #548]	; 80196dc <main+0x7ec>
 80194b8:	ed9f 0a92 	vldr	s0, [pc, #584]	; 8019704 <main+0x814>
 80194bc:	eeb0 1a61 	vmov.f32	s2, s3
 80194c0:	eef0 0a61 	vmov.f32	s1, s3
 80194c4:	f7fa fda2 	bl	801400c <straight_table>
			slalom_table(-90, 400, -450, -6500);
 80194c8:	eddf 1a87 	vldr	s3, [pc, #540]	; 80196e8 <main+0x7f8>
 80194cc:	ed9f 1a87 	vldr	s2, [pc, #540]	; 80196ec <main+0x7fc>
 80194d0:	eddf 0a80 	vldr	s1, [pc, #512]	; 80196d4 <main+0x7e4>
 80194d4:	ed9f 0a86 	vldr	s0, [pc, #536]	; 80196f0 <main+0x800>
 80194d8:	f7fb fab2 	bl	8014a40 <slalom_table>
			straight_table(25, 400, 400, 400, 3000);
 80194dc:	eddf 1a7d 	vldr	s3, [pc, #500]	; 80196d4 <main+0x7e4>
 80194e0:	ed9f 2a7e 	vldr	s4, [pc, #504]	; 80196dc <main+0x7ec>
 80194e4:	eeb0 1a61 	vmov.f32	s2, s3
 80194e8:	eef0 0a61 	vmov.f32	s1, s3
 80194ec:	eeb3 0a09 	vmov.f32	s0, #57	; 0x41c80000  25.0
 80194f0:	f7fa fd8c 	bl	801400c <straight_table>
			straight_table(41.5, 400, 400, 400, 3000);		//test5
 80194f4:	eddf 1a77 	vldr	s3, [pc, #476]	; 80196d4 <main+0x7e4>
 80194f8:	ed9f 2a78 	vldr	s4, [pc, #480]	; 80196dc <main+0x7ec>
 80194fc:	ed9f 0a81 	vldr	s0, [pc, #516]	; 8019704 <main+0x814>
 8019500:	eeb0 1a61 	vmov.f32	s2, s3
 8019504:	eef0 0a61 	vmov.f32	s1, s3
 8019508:	f7fa fd80 	bl	801400c <straight_table>
			slalom_table(-90, 400, -450, -6500);
 801950c:	eddf 1a76 	vldr	s3, [pc, #472]	; 80196e8 <main+0x7f8>
 8019510:	ed9f 1a76 	vldr	s2, [pc, #472]	; 80196ec <main+0x7fc>
 8019514:	eddf 0a6f 	vldr	s1, [pc, #444]	; 80196d4 <main+0x7e4>
 8019518:	ed9f 0a75 	vldr	s0, [pc, #468]	; 80196f0 <main+0x800>
 801951c:	f7fb fa90 	bl	8014a40 <slalom_table>
			straight_table(25, 400, 400, 400, 3000);
 8019520:	eddf 1a6c 	vldr	s3, [pc, #432]	; 80196d4 <main+0x7e4>
 8019524:	ed9f 2a6d 	vldr	s4, [pc, #436]	; 80196dc <main+0x7ec>
 8019528:	eeb0 1a61 	vmov.f32	s2, s3
 801952c:	eef0 0a61 	vmov.f32	s1, s3
 8019530:	eeb3 0a09 	vmov.f32	s0, #57	; 0x41c80000  25.0
 8019534:	f7fa fd6a 	bl	801400c <straight_table>
			straight_table(38.5, 400, 400, 400, 3000);		//test5
 8019538:	eddf 1a66 	vldr	s3, [pc, #408]	; 80196d4 <main+0x7e4>
 801953c:	ed9f 2a67 	vldr	s4, [pc, #412]	; 80196dc <main+0x7ec>
 8019540:	ed9f 0a6c 	vldr	s0, [pc, #432]	; 80196f4 <main+0x804>
 8019544:	eeb0 1a61 	vmov.f32	s2, s3
 8019548:	eef0 0a61 	vmov.f32	s1, s3
 801954c:	f7fa fd5e 	bl	801400c <straight_table>
			slalom_table(90, 400, 450, 6500);
 8019550:	eddf 1a69 	vldr	s3, [pc, #420]	; 80196f8 <main+0x808>
 8019554:	ed9f 1a69 	vldr	s2, [pc, #420]	; 80196fc <main+0x80c>
 8019558:	eddf 0a5e 	vldr	s1, [pc, #376]	; 80196d4 <main+0x7e4>
 801955c:	ed9f 0a68 	vldr	s0, [pc, #416]	; 8019700 <main+0x810>
 8019560:	f7fb fa6e 	bl	8014a40 <slalom_table>
			straight_table(20, 400, 400, 400, 3000);
 8019564:	eddf 1a5b 	vldr	s3, [pc, #364]	; 80196d4 <main+0x7e4>
 8019568:	ed9f 2a5c 	vldr	s4, [pc, #368]	; 80196dc <main+0x7ec>
 801956c:	eeb0 1a61 	vmov.f32	s2, s3
 8019570:	eef0 0a61 	vmov.f32	s1, s3
 8019574:	eeb3 0a04 	vmov.f32	s0, #52	; 0x41a00000  20.0
 8019578:	f7fa fd48 	bl	801400c <straight_table>
			straight_table(38.5, 400, 400, 400, 3000);		//test5
 801957c:	eddf 1a55 	vldr	s3, [pc, #340]	; 80196d4 <main+0x7e4>
 8019580:	ed9f 2a56 	vldr	s4, [pc, #344]	; 80196dc <main+0x7ec>
 8019584:	ed9f 0a5b 	vldr	s0, [pc, #364]	; 80196f4 <main+0x804>
 8019588:	eeb0 1a61 	vmov.f32	s2, s3
 801958c:	eef0 0a61 	vmov.f32	s1, s3
 8019590:	f7fa fd3c 	bl	801400c <straight_table>
			slalom_table(90, 400, 450, 6500);
 8019594:	eddf 1a58 	vldr	s3, [pc, #352]	; 80196f8 <main+0x808>
 8019598:	ed9f 1a58 	vldr	s2, [pc, #352]	; 80196fc <main+0x80c>
 801959c:	eddf 0a4d 	vldr	s1, [pc, #308]	; 80196d4 <main+0x7e4>
 80195a0:	ed9f 0a57 	vldr	s0, [pc, #348]	; 8019700 <main+0x810>
 80195a4:	f7fb fa4c 	bl	8014a40 <slalom_table>
			straight_table(20, 400, 400, 400, 3000);
 80195a8:	eddf 1a4a 	vldr	s3, [pc, #296]	; 80196d4 <main+0x7e4>
 80195ac:	ed9f 2a4b 	vldr	s4, [pc, #300]	; 80196dc <main+0x7ec>
 80195b0:	eeb0 1a61 	vmov.f32	s2, s3
 80195b4:	eef0 0a61 	vmov.f32	s1, s3
 80195b8:	eeb3 0a04 	vmov.f32	s0, #52	; 0x41a00000  20.0
 80195bc:	f7fa fd26 	bl	801400c <straight_table>
			straight_table(41.5, 400, 400, 400, 3000);		//test5
 80195c0:	eddf 1a44 	vldr	s3, [pc, #272]	; 80196d4 <main+0x7e4>
 80195c4:	ed9f 2a45 	vldr	s4, [pc, #276]	; 80196dc <main+0x7ec>
 80195c8:	ed9f 0a4e 	vldr	s0, [pc, #312]	; 8019704 <main+0x814>
 80195cc:	eeb0 1a61 	vmov.f32	s2, s3
 80195d0:	eef0 0a61 	vmov.f32	s1, s3
 80195d4:	f7fa fd1a 	bl	801400c <straight_table>
			slalom_table(-90, 400, -450, -6500);
 80195d8:	eddf 1a43 	vldr	s3, [pc, #268]	; 80196e8 <main+0x7f8>
 80195dc:	ed9f 1a43 	vldr	s2, [pc, #268]	; 80196ec <main+0x7fc>
 80195e0:	eddf 0a3c 	vldr	s1, [pc, #240]	; 80196d4 <main+0x7e4>
 80195e4:	ed9f 0a42 	vldr	s0, [pc, #264]	; 80196f0 <main+0x800>
 80195e8:	f7fb fa2a 	bl	8014a40 <slalom_table>
			straight_table(25 + 90, 400, 0, 400, 3000);
 80195ec:	eddf 1a39 	vldr	s3, [pc, #228]	; 80196d4 <main+0x7e4>
 80195f0:	ed9f 2a3a 	vldr	s4, [pc, #232]	; 80196dc <main+0x7ec>
 80195f4:	ed9f 1a3a 	vldr	s2, [pc, #232]	; 80196e0 <main+0x7f0>
 80195f8:	ed9f 0a43 	vldr	s0, [pc, #268]	; 8019708 <main+0x818>
 80195fc:	eef0 0a61 	vmov.f32	s1, s3
 8019600:	f7fa fd04 	bl	801400c <straight_table>
			record_mode_sensor = 0;
 8019604:	2500      	movs	r5, #0
			reset_distance();
 8019606:	f7f3 fb11 	bl	800cc2c <reset_distance>
 801960a:	f000 bcaa 	b.w	8019f62 <main+0x1072>
		switch (MODE) {
 801960e:	2ce5      	cmp	r4, #229	; 0xe5
 8019610:	f000 8537 	beq.w	801a082 <main+0x1192>
 8019614:	dc2c      	bgt.n	8019670 <main+0x780>
 8019616:	2ce3      	cmp	r4, #227	; 0xe3
 8019618:	f000 850d 	beq.w	801a036 <main+0x1146>
 801961c:	2ce4      	cmp	r4, #228	; 0xe4
 801961e:	f47f ad63 	bne.w	80190e8 <main+0x1f8>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,160);
 8019622:	f8df a0ec 	ldr.w	sl, [pc, #236]	; 8019710 <main+0x820>
			turn135inL(speed800.turn135in_L, connect);
 8019626:	4d39      	ldr	r5, [pc, #228]	; (801970c <main+0x81c>)
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,160);
 8019628:	f8da 3000 	ldr.w	r3, [sl]
 801962c:	22a0      	movs	r2, #160	; 0xa0
 801962e:	63da      	str	r2, [r3, #60]	; 0x3c
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8019630:	2108      	movs	r1, #8
 8019632:	4650      	mov	r0, sl
 8019634:	f7eb ffca 	bl	80055cc <HAL_TIM_PWM_Start>
			HAL_Delay(2000);
 8019638:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 801963c:	f7e6 fe48 	bl	80002d0 <HAL_Delay>
			reset_ICM();
 8019640:	f7f3 f98a 	bl	800c958 <reset_ICM>
			turn135inL(speed800.turn135in_L, connect);
 8019644:	2302      	movs	r3, #2
 8019646:	9301      	str	r3, [sp, #4]
 8019648:	f8d5 30c4 	ldr.w	r3, [r5, #196]	; 0xc4
 801964c:	9300      	str	r3, [sp, #0]
 801964e:	f105 03b4 	add.w	r3, r5, #180	; 0xb4
 8019652:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8019654:	f7fd fdd4 	bl	8017200 <turn135inL>
			turn135outR(speed800.turn135out_R, ON);
 8019658:	2301      	movs	r3, #1
 801965a:	9301      	str	r3, [sp, #4]
 801965c:	f8d5 3100 	ldr.w	r3, [r5, #256]	; 0x100
 8019660:	9300      	str	r3, [sp, #0]
 8019662:	35f0      	adds	r5, #240	; 0xf0
 8019664:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8019668:	f7fe f834 	bl	80176d4 <turn135outR>
 801966c:	f000 bcdc 	b.w	801a028 <main+0x1138>
		switch (MODE) {
 8019670:	2ce6      	cmp	r4, #230	; 0xe6
 8019672:	f000 8551 	beq.w	801a118 <main+0x1228>
 8019676:	2ce7      	cmp	r4, #231	; 0xe7
 8019678:	f47f ad36 	bne.w	80190e8 <main+0x1f8>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,160);
 801967c:	f8df a090 	ldr.w	sl, [pc, #144]	; 8019710 <main+0x820>
			turn45inR(speed800.turn45in_R, connect);
 8019680:	4d22      	ldr	r5, [pc, #136]	; (801970c <main+0x81c>)
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,160);
 8019682:	f8da 3000 	ldr.w	r3, [sl]
 8019686:	22a0      	movs	r2, #160	; 0xa0
 8019688:	63da      	str	r2, [r3, #60]	; 0x3c
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 801968a:	2108      	movs	r1, #8
 801968c:	4650      	mov	r0, sl
 801968e:	f7eb ff9d 	bl	80055cc <HAL_TIM_PWM_Start>
			HAL_Delay(2000);
 8019692:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8019696:	f7e6 fe1b 	bl	80002d0 <HAL_Delay>
			reset_ICM();
 801969a:	f7f3 f95d 	bl	800c958 <reset_ICM>
			turn45inR(speed800.turn45in_R, connect);
 801969e:	2302      	movs	r3, #2
 80196a0:	9301      	str	r3, [sp, #4]
 80196a2:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 80196a6:	9300      	str	r3, [sp, #0]
 80196a8:	f105 0378 	add.w	r3, r5, #120	; 0x78
 80196ac:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80196ae:	f7fd fa33 	bl	8016b18 <turn45inR>
			V90L(speed800.V90_L, ON);
 80196b2:	2301      	movs	r3, #1
 80196b4:	9301      	str	r3, [sp, #4]
 80196b6:	f8d5 313c 	ldr.w	r3, [r5, #316]	; 0x13c
 80196ba:	9300      	str	r3, [sp, #0]
 80196bc:	f505 7596 	add.w	r5, r5, #300	; 0x12c
 80196c0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80196c4:	f7fe fa06 	bl	8017ad4 <V90L>
 80196c8:	f000 bcae 	b.w	801a028 <main+0x1138>
 80196cc:	40020000 	.word	0x40020000
 80196d0:	200183d8 	.word	0x200183d8
 80196d4:	43c80000 	.word	0x43c80000
 80196d8:	200133b8 	.word	0x200133b8
 80196dc:	453b8000 	.word	0x453b8000
 80196e0:	00000000 	.word	0x00000000
 80196e4:	43af8000 	.word	0x43af8000
 80196e8:	c5cb2000 	.word	0xc5cb2000
 80196ec:	c3e10000 	.word	0xc3e10000
 80196f0:	c2b40000 	.word	0xc2b40000
 80196f4:	421a0000 	.word	0x421a0000
 80196f8:	45cb2000 	.word	0x45cb2000
 80196fc:	43e10000 	.word	0x43e10000
 8019700:	42b40000 	.word	0x42b40000
 8019704:	42260000 	.word	0x42260000
 8019708:	42e60000 	.word	0x42e60000
 801970c:	2000b2a8 	.word	0x2000b2a8
 8019710:	20018414 	.word	0x20018414
		switch (MODE) {
 8019714:	2cf6      	cmp	r4, #246	; 0xf6
 8019716:	f000 8571 	beq.w	801a1fc <main+0x130c>
 801971a:	dc4a      	bgt.n	80197b2 <main+0x8c2>
 801971c:	2cf3      	cmp	r4, #243	; 0xf3
 801971e:	f000 8537 	beq.w	801a190 <main+0x12a0>
 8019722:	dc24      	bgt.n	801976e <main+0x87e>
 8019724:	2cf1      	cmp	r4, #241	; 0xf1
 8019726:	f000 8528 	beq.w	801a17a <main+0x128a>
 801972a:	2cf2      	cmp	r4, #242	; 0xf2
 801972c:	f47f acdc 	bne.w	80190e8 <main+0x1f8>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,110);
 8019730:	4dd3      	ldr	r5, [pc, #844]	; (8019a80 <main+0xb90>)
			HAL_Delay(1000);
 8019732:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8019736:	f7e6 fdcb 	bl	80002d0 <HAL_Delay>
			reset_ICM();
 801973a:	f7f3 f90d 	bl	800c958 <reset_ICM>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,110);
 801973e:	682b      	ldr	r3, [r5, #0]
 8019740:	226e      	movs	r2, #110	; 0x6e
 8019742:	63da      	str	r2, [r3, #60]	; 0x3c
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8019744:	2108      	movs	r1, #8
 8019746:	4628      	mov	r0, r5
 8019748:	f7eb ff40 	bl	80055cc <HAL_TIM_PWM_Start>
			HAL_Delay(2000);
 801974c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8019750:	f7e6 fdbe 	bl	80002d0 <HAL_Delay>
			slalomR(speed1000.slalom_R, ON);
 8019754:	4bcb      	ldr	r3, [pc, #812]	; (8019a84 <main+0xb94>)
 8019756:	2201      	movs	r2, #1
 8019758:	9201      	str	r2, [sp, #4]
 801975a:	691a      	ldr	r2, [r3, #16]
 801975c:	9200      	str	r2, [sp, #0]
 801975e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8019760:	f7fc fd5e 	bl	8016220 <slalomR>
			HAL_Delay(500);
 8019764:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8019768:	f7e6 fdb2 	bl	80002d0 <HAL_Delay>
 801976c:	e140      	b.n	80199f0 <main+0xb00>
		switch (MODE) {
 801976e:	2cf4      	cmp	r4, #244	; 0xf4
 8019770:	f000 852b 	beq.w	801a1ca <main+0x12da>
 8019774:	2cf5      	cmp	r4, #245	; 0xf5
 8019776:	f47f acb7 	bne.w	80190e8 <main+0x1f8>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,110);
 801977a:	4dc1      	ldr	r5, [pc, #772]	; (8019a80 <main+0xb90>)
			HAL_Delay(1000);
 801977c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8019780:	f7e6 fda6 	bl	80002d0 <HAL_Delay>
			reset_ICM();
 8019784:	f7f3 f8e8 	bl	800c958 <reset_ICM>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,110);
 8019788:	682b      	ldr	r3, [r5, #0]
 801978a:	226e      	movs	r2, #110	; 0x6e
 801978c:	63da      	str	r2, [r3, #60]	; 0x3c
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 801978e:	2108      	movs	r1, #8
 8019790:	4628      	mov	r0, r5
 8019792:	f7eb ff1b 	bl	80055cc <HAL_TIM_PWM_Start>
			HAL_Delay(1000);
 8019796:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 801979a:	f7e6 fd99 	bl	80002d0 <HAL_Delay>
			turn90L(speed1200.turn90_L, ON);
 801979e:	2301      	movs	r3, #1
 80197a0:	9301      	str	r3, [sp, #4]
 80197a2:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 80197a6:	9300      	str	r3, [sp, #0]
 80197a8:	4bb7      	ldr	r3, [pc, #732]	; (8019a88 <main+0xb98>)
 80197aa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80197ac:	f7fc ff7a 	bl	80166a4 <turn90L>
 80197b0:	e7d8      	b.n	8019764 <main+0x874>
		switch (MODE) {
 80197b2:	2cf9      	cmp	r4, #249	; 0xf9
 80197b4:	f000 855c 	beq.w	801a270 <main+0x1380>
 80197b8:	dc21      	bgt.n	80197fe <main+0x90e>
 80197ba:	2cf7      	cmp	r4, #247	; 0xf7
 80197bc:	f000 853b 	beq.w	801a236 <main+0x1346>
 80197c0:	2cf8      	cmp	r4, #248	; 0xf8
 80197c2:	f47f ac91 	bne.w	80190e8 <main+0x1f8>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,160);
 80197c6:	4dae      	ldr	r5, [pc, #696]	; (8019a80 <main+0xb90>)
			HAL_Delay(1000);
 80197c8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80197cc:	f7e6 fd80 	bl	80002d0 <HAL_Delay>
			reset_ICM();
 80197d0:	f7f3 f8c2 	bl	800c958 <reset_ICM>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,160);
 80197d4:	682b      	ldr	r3, [r5, #0]
 80197d6:	22a0      	movs	r2, #160	; 0xa0
 80197d8:	63da      	str	r2, [r3, #60]	; 0x3c
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 80197da:	2108      	movs	r1, #8
 80197dc:	4628      	mov	r0, r5
 80197de:	f7eb fef5 	bl	80055cc <HAL_TIM_PWM_Start>
			HAL_Delay(2000);
 80197e2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80197e6:	f7e6 fd73 	bl	80002d0 <HAL_Delay>
			turn45inR(speed1200.turn45in_R, ON);
 80197ea:	2301      	movs	r3, #1
 80197ec:	9301      	str	r3, [sp, #4]
 80197ee:	f8d8 3088 	ldr.w	r3, [r8, #136]	; 0x88
 80197f2:	9300      	str	r3, [sp, #0]
 80197f4:	4ba5      	ldr	r3, [pc, #660]	; (8019a8c <main+0xb9c>)
 80197f6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80197f8:	f7fd f98e 	bl	8016b18 <turn45inR>
 80197fc:	e7b2      	b.n	8019764 <main+0x874>
		switch (MODE) {
 80197fe:	2cfa      	cmp	r4, #250	; 0xfa
 8019800:	f000 8553 	beq.w	801a2aa <main+0x13ba>
 8019804:	2cfb      	cmp	r4, #251	; 0xfb
 8019806:	f47f ac6f 	bne.w	80190e8 <main+0x1f8>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,160);
 801980a:	4d9d      	ldr	r5, [pc, #628]	; (8019a80 <main+0xb90>)
			HAL_Delay(1000);
 801980c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8019810:	f7e6 fd5e 	bl	80002d0 <HAL_Delay>
			reset_ICM();
 8019814:	f7f3 f8a0 	bl	800c958 <reset_ICM>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,160);
 8019818:	682b      	ldr	r3, [r5, #0]
 801981a:	22a0      	movs	r2, #160	; 0xa0
 801981c:	63da      	str	r2, [r3, #60]	; 0x3c
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 801981e:	2108      	movs	r1, #8
 8019820:	4628      	mov	r0, r5
 8019822:	f7eb fed3 	bl	80055cc <HAL_TIM_PWM_Start>
			HAL_Delay(2000);
 8019826:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 801982a:	f7e6 fd51 	bl	80002d0 <HAL_Delay>
			turn135inL(speed1200.turn135in_L, ON);
 801982e:	2301      	movs	r3, #1
 8019830:	9301      	str	r3, [sp, #4]
 8019832:	f8d8 30c4 	ldr.w	r3, [r8, #196]	; 0xc4
 8019836:	9300      	str	r3, [sp, #0]
 8019838:	4b95      	ldr	r3, [pc, #596]	; (8019a90 <main+0xba0>)
 801983a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801983c:	f7fd fce0 	bl	8017200 <turn135inL>
 8019840:	e790      	b.n	8019764 <main+0x874>
			testturning(speed1200,subMODE,ON,100);
 8019842:	4c94      	ldr	r4, [pc, #592]	; (8019a94 <main+0xba4>)
 8019844:	2664      	movs	r6, #100	; 0x64
 8019846:	f104 0510 	add.w	r5, r4, #16
			subMODE=mode_decision(subMODE);
 801984a:	4638      	mov	r0, r7
 801984c:	f7f8 ff4e 	bl	80126ec <mode_decision>
			testturning(speed1200,subMODE,ON,100);
 8019850:	2301      	movs	r3, #1
 8019852:	904c      	str	r0, [sp, #304]	; 0x130
 8019854:	4629      	mov	r1, r5
			subMODE=mode_decision(subMODE);
 8019856:	4607      	mov	r7, r0
			testturning(speed1200,subMODE,ON,100);
 8019858:	f44f 7298 	mov.w	r2, #304	; 0x130
 801985c:	4668      	mov	r0, sp
 801985e:	934d      	str	r3, [sp, #308]	; 0x134
 8019860:	964e      	str	r6, [sp, #312]	; 0x138
 8019862:	f000 fdb7 	bl	801a3d4 <memcpy>
 8019866:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 801986a:	f7fe f9e7 	bl	8017c3c <testturning>
 801986e:	e7ec      	b.n	801984a <main+0x95a>
			p = 0;
 8019870:	4b89      	ldr	r3, [pc, #548]	; (8019a98 <main+0xba8>)
				record_mode_gyro = 1;
 8019872:	f8df a270 	ldr.w	sl, [pc, #624]	; 8019ae4 <main+0xbf4>
			p = 0;
 8019876:	601d      	str	r5, [r3, #0]
			q = 0;
 8019878:	4b88      	ldr	r3, [pc, #544]	; (8019a9c <main+0xbac>)
 801987a:	601d      	str	r5, [r3, #0]
			o = 0;
 801987c:	4b88      	ldr	r3, [pc, #544]	; (8019aa0 <main+0xbb0>)
			HAL_Delay(1000);
 801987e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
			o = 0;
 8019882:	601d      	str	r5, [r3, #0]
			HAL_Delay(1000);
 8019884:	f7e6 fd24 	bl	80002d0 <HAL_Delay>
			reset_ICM();
 8019888:	f7f3 f866 	bl	800c958 <reset_ICM>
			wall_control_mode = 6;
 801988c:	4b85      	ldr	r3, [pc, #532]	; (8019aa4 <main+0xbb4>)
				record_mode_gyro = 1;
 801988e:	f88a 4000 	strb.w	r4, [sl]
			wall_control_mode = 6;
 8019892:	2206      	movs	r2, #6
 8019894:	701a      	strb	r2, [r3, #0]
			STBYON;
 8019896:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 801989a:	4622      	mov	r2, r4
 801989c:	4630      	mov	r0, r6
 801989e:	f7e8 fe97 	bl	80025d0 <HAL_GPIO_WritePin>
			slalom_table(180, 0, 400, 13000);
 80198a2:	eddf 1a81 	vldr	s3, [pc, #516]	; 8019aa8 <main+0xbb8>
 80198a6:	ed9f 1a81 	vldr	s2, [pc, #516]	; 8019aac <main+0xbbc>
 80198aa:	eddf 0a81 	vldr	s1, [pc, #516]	; 8019ab0 <main+0xbc0>
 80198ae:	ed9f 0a81 	vldr	s0, [pc, #516]	; 8019ab4 <main+0xbc4>
 80198b2:	f7fb f8c5 	bl	8014a40 <slalom_table>
			record_mode_enc = 0;
 80198b6:	4b80      	ldr	r3, [pc, #512]	; (8019ab8 <main+0xbc8>)
			record_mode_gyro = 0;
 80198b8:	f88a 5000 	strb.w	r5, [sl]
			record_mode_enc = 0;
 80198bc:	601d      	str	r5, [r3, #0]
			record_mode_sensor = 0;
 80198be:	4b7f      	ldr	r3, [pc, #508]	; (8019abc <main+0xbcc>)
			HAL_Delay(700);
 80198c0:	f44f 702f 	mov.w	r0, #700	; 0x2bc
			record_mode_sensor = 0;
 80198c4:	701d      	strb	r5, [r3, #0]
			HAL_Delay(700);
 80198c6:	f7e6 fd03 	bl	80002d0 <HAL_Delay>
			HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_3);
 80198ca:	2108      	movs	r1, #8
 80198cc:	486c      	ldr	r0, [pc, #432]	; (8019a80 <main+0xb90>)
 80198ce:	f7eb fe99 	bl	8005604 <HAL_TIM_PWM_Stop>
			reset_distance();
 80198d2:	f7f3 f9ab 	bl	800cc2c <reset_distance>
			HAL_Delay(3000);
 80198d6:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80198da:	f7e6 fcf9 	bl	80002d0 <HAL_Delay>
			R_stop
 80198de:	462a      	mov	r2, r5
 80198e0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80198e4:	4876      	ldr	r0, [pc, #472]	; (8019ac0 <main+0xbd0>)
 80198e6:	f7e8 fe73 	bl	80025d0 <HAL_GPIO_WritePin>
 80198ea:	462a      	mov	r2, r5
 80198ec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80198f0:	4873      	ldr	r0, [pc, #460]	; (8019ac0 <main+0xbd0>)
 80198f2:	f7e8 fe6d 	bl	80025d0 <HAL_GPIO_WritePin>
			L_stop
 80198f6:	462a      	mov	r2, r5
 80198f8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80198fc:	4630      	mov	r0, r6
 80198fe:	f7e8 fe67 	bl	80025d0 <HAL_GPIO_WritePin>
 8019902:	462a      	mov	r2, r5
 8019904:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8019908:	4630      	mov	r0, r6
 801990a:	f7e8 fe61 	bl	80025d0 <HAL_GPIO_WritePin>
			STBYOFF;
 801990e:	462a      	mov	r2, r5
 8019910:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8019914:	4630      	mov	r0, r6
 8019916:	f7e8 fe5b 	bl	80025d0 <HAL_GPIO_WritePin>
			while (SEN_on[0] <= 300 || SEN_on[2] <= 900 || SEN_on[4] <= 300) {
 801991a:	4d6a      	ldr	r5, [pc, #424]	; (8019ac4 <main+0xbd4>)
				HAL_Delay(1);
 801991c:	46a2      	mov	sl, r4
			while (SEN_on[0] <= 300 || SEN_on[2] <= 900 || SEN_on[4] <= 300) {
 801991e:	882b      	ldrh	r3, [r5, #0]
 8019920:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8019924:	d913      	bls.n	801994e <main+0xa5e>
 8019926:	88ab      	ldrh	r3, [r5, #4]
 8019928:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 801992c:	d90f      	bls.n	801994e <main+0xa5e>
 801992e:	892b      	ldrh	r3, [r5, #8]
 8019930:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8019934:	d90b      	bls.n	801994e <main+0xa5e>
			r_blue_on;
 8019936:	4630      	mov	r0, r6
 8019938:	2201      	movs	r2, #1
 801993a:	2102      	movs	r1, #2
 801993c:	f7e8 fe48 	bl	80025d0 <HAL_GPIO_WritePin>
			yellow_count(5);
 8019940:	2005      	movs	r0, #5
 8019942:	f7fe fb77 	bl	8018034 <yellow_count>
			record_out_gyro();
 8019946:	f7fb fccd 	bl	80152e4 <record_out_gyro>
			break;
 801994a:	f7ff bbcd 	b.w	80190e8 <main+0x1f8>
				HAL_Delay(1);
 801994e:	2001      	movs	r0, #1
 8019950:	f7e6 fcbe 	bl	80002d0 <HAL_Delay>
				sensor_mode = 1;
 8019954:	9b52      	ldr	r3, [sp, #328]	; 0x148
 8019956:	f883 a000 	strb.w	sl, [r3]
 801995a:	e7e0      	b.n	801991e <main+0xa2e>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,120);
 801995c:	f8df a120 	ldr.w	sl, [pc, #288]	; 8019a80 <main+0xb90>
			record_mode_gyro = 1;
 8019960:	f8df b180 	ldr.w	fp, [pc, #384]	; 8019ae4 <main+0xbf4>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,120);
 8019964:	f8da 3000 	ldr.w	r3, [sl]
 8019968:	2278      	movs	r2, #120	; 0x78
 801996a:	63da      	str	r2, [r3, #60]	; 0x3c
						HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 801996c:	2108      	movs	r1, #8
 801996e:	4650      	mov	r0, sl
 8019970:	f7eb fe2c 	bl	80055cc <HAL_TIM_PWM_Start>
			wait_ms(1000);
 8019974:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8019978:	f7fe fae6 	bl	8017f48 <wait_ms>
			reset_ICM();
 801997c:	f7f2 ffec 	bl	800c958 <reset_ICM>
			record_mode_gyro = 1;
 8019980:	2301      	movs	r3, #1
			wait_ms(2000);
 8019982:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
			record_mode_gyro = 1;
 8019986:	f88b 3000 	strb.w	r3, [fp]
			wait_ms(2000);
 801998a:	f7fe fadd 	bl	8017f48 <wait_ms>
			HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_3);
 801998e:	2108      	movs	r1, #8
 8019990:	4650      	mov	r0, sl
			record_mode_gyro = 0;
 8019992:	f88b 5000 	strb.w	r5, [fp]
			HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_3);
 8019996:	f7eb fe35 	bl	8005604 <HAL_TIM_PWM_Stop>
			if (SEN_on[2] >= 500) {
 801999a:	4b4a      	ldr	r3, [pc, #296]	; (8019ac4 <main+0xbd4>)
 801999c:	889b      	ldrh	r3, [r3, #4]
 801999e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80199a2:	f4ff aba1 	bcc.w	80190e8 <main+0x1f8>
 80199a6:	e7ce      	b.n	8019946 <main+0xa56>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,120);
 80199a8:	4d35      	ldr	r5, [pc, #212]	; (8019a80 <main+0xb90>)
 80199aa:	682b      	ldr	r3, [r5, #0]
 80199ac:	2278      	movs	r2, #120	; 0x78
 80199ae:	63da      	str	r2, [r3, #60]	; 0x3c
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 80199b0:	2108      	movs	r1, #8
 80199b2:	4628      	mov	r0, r5
 80199b4:	f7eb fe0a 	bl	80055cc <HAL_TIM_PWM_Start>
			HAL_Delay(1000);
 80199b8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80199bc:	f7e6 fc88 	bl	80002d0 <HAL_Delay>
			reset_ICM();
 80199c0:	f7f2 ffca 	bl	800c958 <reset_ICM>
			r_blue_on;
 80199c4:	2201      	movs	r2, #1
 80199c6:	2102      	movs	r1, #2
 80199c8:	4630      	mov	r0, r6
 80199ca:	f7e8 fe01 	bl	80025d0 <HAL_GPIO_WritePin>
			l_blue_on;
 80199ce:	2201      	movs	r2, #1
 80199d0:	2104      	movs	r1, #4
 80199d2:	4630      	mov	r0, r6
 80199d4:	f7e8 fdfc 	bl	80025d0 <HAL_GPIO_WritePin>
			STBYON;
 80199d8:	2201      	movs	r2, #1
 80199da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80199de:	4630      	mov	r0, r6
 80199e0:	f7e8 fdf6 	bl	80025d0 <HAL_GPIO_WritePin>
			enc.sigma_error = 0;
 80199e4:	ed8b 8a02 	vstr	s16, [fp, #8]
			Gyro.sigma_error = 0;
 80199e8:	ed8a 8a02 	vstr	s16, [sl, #8]
			no_angle();
 80199ec:	f7fa fb94 	bl	8014118 <no_angle>
			HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_3);
 80199f0:	2108      	movs	r1, #8
 80199f2:	4628      	mov	r0, r5
 80199f4:	e12b      	b.n	8019c4e <main+0xd5e>
			slalom_mode = 0;
 80199f6:	9b51      	ldr	r3, [sp, #324]	; 0x144
			adati_wayreturn(400, 400, 3000, 13000);
 80199f8:	eddf 0a2c 	vldr	s1, [pc, #176]	; 8019aac <main+0xbbc>
 80199fc:	eddf 1a2a 	vldr	s3, [pc, #168]	; 8019aa8 <main+0xbb8>
 8019a00:	ed9f 1a31 	vldr	s2, [pc, #196]	; 8019ac8 <main+0xbd8>
			slalom_mode = 0;
 8019a04:	701d      	strb	r5, [r3, #0]
			adati_wayreturn(400, 400, 3000, 13000);
 8019a06:	eeb0 0a60 	vmov.f32	s0, s1
			adati_wayreturn(500, 400, 7000, 13000);
 8019a0a:	f7f4 fe25 	bl	800e658 <adati_wayreturn>
			break;
 8019a0e:	f7ff bb6b 	b.w	80190e8 <main+0x1f8>
			record_out();
 8019a12:	f7f3 feb5 	bl	800d780 <record_out>
			break;
 8019a16:	f7ff bb67 	b.w	80190e8 <main+0x1f8>
			record_out();
 8019a1a:	f7f3 feb1 	bl	800d780 <record_out>
			most_speed(3000, 12000, 0, ON, ON,speed1200);
 8019a1e:	f44f 729e 	mov.w	r2, #316	; 0x13c
 8019a22:	492a      	ldr	r1, [pc, #168]	; (8019acc <main+0xbdc>)
 8019a24:	4668      	mov	r0, sp
 8019a26:	f000 fcd5 	bl	801a3d4 <memcpy>
 8019a2a:	2201      	movs	r2, #1
 8019a2c:	f8d8 3000 	ldr.w	r3, [r8]
 8019a30:	eddf 0a27 	vldr	s1, [pc, #156]	; 8019ad0 <main+0xbe0>
 8019a34:	ed9f 0a24 	vldr	s0, [pc, #144]	; 8019ac8 <main+0xbd8>
 8019a38:	4611      	mov	r1, r2
 8019a3a:	4628      	mov	r0, r5
			most_speed(2000, 6000, 0, ON, ON,speed1200);
 8019a3c:	f7f5 fcd4 	bl	800f3e8 <most_speed>
			break;
 8019a40:	f7ff bb52 	b.w	80190e8 <main+0x1f8>
			record_out();
 8019a44:	f7f3 fe9c 	bl	800d780 <record_out>
			most_speed(2100, 6000, 0, ON, OFF,speed1200);
 8019a48:	f44f 729e 	mov.w	r2, #316	; 0x13c
 8019a4c:	491f      	ldr	r1, [pc, #124]	; (8019acc <main+0xbdc>)
 8019a4e:	4668      	mov	r0, sp
 8019a50:	f000 fcc0 	bl	801a3d4 <memcpy>
 8019a54:	f8d8 3000 	ldr.w	r3, [r8]
 8019a58:	eddf 0a1e 	vldr	s1, [pc, #120]	; 8019ad4 <main+0xbe4>
 8019a5c:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 8019ad8 <main+0xbe8>
 8019a60:	462a      	mov	r2, r5
 8019a62:	2101      	movs	r1, #1
 8019a64:	4628      	mov	r0, r5
 8019a66:	e7e9      	b.n	8019a3c <main+0xb4c>
			slalom_mode = 1;
 8019a68:	9a51      	ldr	r2, [sp, #324]	; 0x144
			adati_wayreturn(500, 400, 7000, 13000);
 8019a6a:	eddf 1a0f 	vldr	s3, [pc, #60]	; 8019aa8 <main+0xbb8>
 8019a6e:	ed9f 1a1b 	vldr	s2, [pc, #108]	; 8019adc <main+0xbec>
 8019a72:	eddf 0a0e 	vldr	s1, [pc, #56]	; 8019aac <main+0xbbc>
 8019a76:	ed9f 0a1a 	vldr	s0, [pc, #104]	; 8019ae0 <main+0xbf0>
			slalom_mode = 1;
 8019a7a:	2301      	movs	r3, #1
 8019a7c:	7013      	strb	r3, [r2, #0]
 8019a7e:	e7c4      	b.n	8019a0a <main+0xb1a>
 8019a80:	20018414 	.word	0x20018414
 8019a84:	2000b168 	.word	0x2000b168
 8019a88:	2000b4d8 	.word	0x2000b4d8
 8019a8c:	2000b514 	.word	0x2000b514
 8019a90:	2000b550 	.word	0x2000b550
 8019a94:	2000b49c 	.word	0x2000b49c
 8019a98:	2000b3e8 	.word	0x2000b3e8
 8019a9c:	200181a0 	.word	0x200181a0
 8019aa0:	2000bc5c 	.word	0x2000bc5c
 8019aa4:	200133b8 	.word	0x200133b8
 8019aa8:	464b2000 	.word	0x464b2000
 8019aac:	43c80000 	.word	0x43c80000
 8019ab0:	00000000 	.word	0x00000000
 8019ab4:	43340000 	.word	0x43340000
 8019ab8:	2001814c 	.word	0x2001814c
 8019abc:	2000bc61 	.word	0x2000bc61
 8019ac0:	40020000 	.word	0x40020000
 8019ac4:	20013420 	.word	0x20013420
 8019ac8:	453b8000 	.word	0x453b8000
 8019acc:	2000b4a0 	.word	0x2000b4a0
 8019ad0:	463b8000 	.word	0x463b8000
 8019ad4:	45bb8000 	.word	0x45bb8000
 8019ad8:	45034000 	.word	0x45034000
 8019adc:	45dac000 	.word	0x45dac000
 8019ae0:	43fa0000 	.word	0x43fa0000
 8019ae4:	2000bc60 	.word	0x2000bc60
			record_out();
 8019ae8:	f7f3 fe4a 	bl	800d780 <record_out>
			most_speed(1300, 6000, 0, OFF, ON,speed1200);
 8019aec:	f44f 729e 	mov.w	r2, #316	; 0x13c
 8019af0:	4979      	ldr	r1, [pc, #484]	; (8019cd8 <main+0xde8>)
 8019af2:	4668      	mov	r0, sp
 8019af4:	f000 fc6e 	bl	801a3d4 <memcpy>
 8019af8:	f8d8 3000 	ldr.w	r3, [r8]
 8019afc:	2201      	movs	r2, #1
 8019afe:	4629      	mov	r1, r5
 8019b00:	4628      	mov	r0, r5
 8019b02:	f7ff bb66 	b.w	80191d2 <main+0x2e2>
			p = 0;
 8019b06:	4b75      	ldr	r3, [pc, #468]	; (8019cdc <main+0xdec>)
			record_mode_enc = 1;
 8019b08:	f8df b218 	ldr.w	fp, [pc, #536]	; 8019d24 <main+0xe34>
			p = 0;
 8019b0c:	601d      	str	r5, [r3, #0]
			q = 0;
 8019b0e:	4b74      	ldr	r3, [pc, #464]	; (8019ce0 <main+0xdf0>)
 8019b10:	601d      	str	r5, [r3, #0]
			o = 0;
 8019b12:	4b74      	ldr	r3, [pc, #464]	; (8019ce4 <main+0xdf4>)
 8019b14:	601d      	str	r5, [r3, #0]
			__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3,400);
 8019b16:	f8d9 3000 	ldr.w	r3, [r9]
 8019b1a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8019b1e:	63da      	str	r2, [r3, #60]	; 0x3c
			record_mode_enc = 1;
 8019b20:	f04f 0a01 	mov.w	sl, #1
			__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4,400);
 8019b24:	641a      	str	r2, [r3, #64]	; 0x40
			L_back
 8019b26:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8019b2a:	462a      	mov	r2, r5
 8019b2c:	4630      	mov	r0, r6
			record_mode_enc = 1;
 8019b2e:	f8cb a000 	str.w	sl, [fp]
			L_back
 8019b32:	f7e8 fd4d 	bl	80025d0 <HAL_GPIO_WritePin>
 8019b36:	4652      	mov	r2, sl
 8019b38:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8019b3c:	4630      	mov	r0, r6
 8019b3e:	f7e8 fd47 	bl	80025d0 <HAL_GPIO_WritePin>
			R_front
 8019b42:	462a      	mov	r2, r5
 8019b44:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8019b48:	4867      	ldr	r0, [pc, #412]	; (8019ce8 <main+0xdf8>)
 8019b4a:	f7e8 fd41 	bl	80025d0 <HAL_GPIO_WritePin>
 8019b4e:	4652      	mov	r2, sl
 8019b50:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8019b54:	4864      	ldr	r0, [pc, #400]	; (8019ce8 <main+0xdf8>)
 8019b56:	f7e8 fd3b 	bl	80025d0 <HAL_GPIO_WritePin>
			STBYON;
 8019b5a:	4652      	mov	r2, sl
 8019b5c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8019b60:	4630      	mov	r0, r6
 8019b62:	f7e8 fd35 	bl	80025d0 <HAL_GPIO_WritePin>
			HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8019b66:	210c      	movs	r1, #12
 8019b68:	4860      	ldr	r0, [pc, #384]	; (8019cec <main+0xdfc>)
 8019b6a:	f7eb fd2f 	bl	80055cc <HAL_TIM_PWM_Start>
			HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8019b6e:	2108      	movs	r1, #8
 8019b70:	485e      	ldr	r0, [pc, #376]	; (8019cec <main+0xdfc>)
 8019b72:	f7eb fd2b 	bl	80055cc <HAL_TIM_PWM_Start>
			HAL_Delay(1000);
 8019b76:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8019b7a:	f7e6 fba9 	bl	80002d0 <HAL_Delay>
			HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_3);
 8019b7e:	2108      	movs	r1, #8
 8019b80:	485a      	ldr	r0, [pc, #360]	; (8019cec <main+0xdfc>)
 8019b82:	f7eb fd3f 	bl	8005604 <HAL_TIM_PWM_Stop>
			HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_4);
 8019b86:	210c      	movs	r1, #12
 8019b88:	4858      	ldr	r0, [pc, #352]	; (8019cec <main+0xdfc>)
 8019b8a:	f7eb fd3b 	bl	8005604 <HAL_TIM_PWM_Stop>
			record_mode_sensor = 0;
 8019b8e:	4b58      	ldr	r3, [pc, #352]	; (8019cf0 <main+0xe00>)
			record_mode_enc = 0;
 8019b90:	f8cb 5000 	str.w	r5, [fp]
			record_mode_sensor = 0;
 8019b94:	701d      	strb	r5, [r3, #0]
			record_mode_gyro = 0;
 8019b96:	4b57      	ldr	r3, [pc, #348]	; (8019cf4 <main+0xe04>)
 8019b98:	701d      	strb	r5, [r3, #0]
			reset_distance();
 8019b9a:	f7f3 f847 	bl	800cc2c <reset_distance>
			HAL_Delay(3000);
 8019b9e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8019ba2:	f7e6 fb95 	bl	80002d0 <HAL_Delay>
			R_stop
 8019ba6:	462a      	mov	r2, r5
 8019ba8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8019bac:	484e      	ldr	r0, [pc, #312]	; (8019ce8 <main+0xdf8>)
 8019bae:	f7e8 fd0f 	bl	80025d0 <HAL_GPIO_WritePin>
 8019bb2:	462a      	mov	r2, r5
 8019bb4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8019bb8:	484b      	ldr	r0, [pc, #300]	; (8019ce8 <main+0xdf8>)
 8019bba:	f7e8 fd09 	bl	80025d0 <HAL_GPIO_WritePin>
			L_stop
 8019bbe:	462a      	mov	r2, r5
 8019bc0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8019bc4:	4630      	mov	r0, r6
 8019bc6:	f7e8 fd03 	bl	80025d0 <HAL_GPIO_WritePin>
 8019bca:	462a      	mov	r2, r5
 8019bcc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8019bd0:	4630      	mov	r0, r6
 8019bd2:	f7e8 fcfd 	bl	80025d0 <HAL_GPIO_WritePin>
			STBYOFF;
 8019bd6:	462a      	mov	r2, r5
 8019bd8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8019bdc:	4630      	mov	r0, r6
 8019bde:	f7e8 fcf7 	bl	80025d0 <HAL_GPIO_WritePin>
			while (SEN_on[0] <= 300 || SEN_on[2] <= 900 || SEN_on[4] <= 300) {
 8019be2:	4d45      	ldr	r5, [pc, #276]	; (8019cf8 <main+0xe08>)
 8019be4:	882b      	ldrh	r3, [r5, #0]
 8019be6:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8019bea:	d913      	bls.n	8019c14 <main+0xd24>
 8019bec:	88ab      	ldrh	r3, [r5, #4]
 8019bee:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8019bf2:	d90f      	bls.n	8019c14 <main+0xd24>
 8019bf4:	892b      	ldrh	r3, [r5, #8]
 8019bf6:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8019bfa:	d90b      	bls.n	8019c14 <main+0xd24>
			r_blue_on;
 8019bfc:	2201      	movs	r2, #1
 8019bfe:	2102      	movs	r1, #2
 8019c00:	4630      	mov	r0, r6
 8019c02:	f7e8 fce5 	bl	80025d0 <HAL_GPIO_WritePin>
			yellow_count(5);
 8019c06:	2005      	movs	r0, #5
 8019c08:	f7fe fa14 	bl	8018034 <yellow_count>
			record_out_enc();
 8019c0c:	f7fb fb10 	bl	8015230 <record_out_enc>
			break;
 8019c10:	f7ff ba6a 	b.w	80190e8 <main+0x1f8>
				HAL_Delay(1);
 8019c14:	2001      	movs	r0, #1
 8019c16:	f7e6 fb5b 	bl	80002d0 <HAL_Delay>
				sensor_mode = 1;
 8019c1a:	9b52      	ldr	r3, [sp, #328]	; 0x148
 8019c1c:	f883 a000 	strb.w	sl, [r3]
 8019c20:	e7e0      	b.n	8019be4 <main+0xcf4>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,150);
 8019c22:	4836      	ldr	r0, [pc, #216]	; (8019cfc <main+0xe0c>)
			while (SEN_on[0] <= 300 || SEN_on[2] <= 900 || SEN_on[4] <= 300) {
 8019c24:	4d34      	ldr	r5, [pc, #208]	; (8019cf8 <main+0xe08>)
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,150);
 8019c26:	6803      	ldr	r3, [r0, #0]
 8019c28:	2296      	movs	r2, #150	; 0x96
 8019c2a:	63da      	str	r2, [r3, #60]	; 0x3c
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8019c2c:	2108      	movs	r1, #8
 8019c2e:	f7eb fccd 	bl	80055cc <HAL_TIM_PWM_Start>
			while (SEN_on[0] <= 300 || SEN_on[2] <= 900 || SEN_on[4] <= 300) {
 8019c32:	882b      	ldrh	r3, [r5, #0]
 8019c34:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8019c38:	d90d      	bls.n	8019c56 <main+0xd66>
 8019c3a:	88ab      	ldrh	r3, [r5, #4]
 8019c3c:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8019c40:	d909      	bls.n	8019c56 <main+0xd66>
 8019c42:	892b      	ldrh	r3, [r5, #8]
 8019c44:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8019c48:	d905      	bls.n	8019c56 <main+0xd66>
			HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_3);
 8019c4a:	482c      	ldr	r0, [pc, #176]	; (8019cfc <main+0xe0c>)
 8019c4c:	2108      	movs	r1, #8
			HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_3);
 8019c4e:	f7eb fcd9 	bl	8005604 <HAL_TIM_PWM_Stop>
			break;
 8019c52:	f7ff ba49 	b.w	80190e8 <main+0x1f8>
				HAL_Delay(1);
 8019c56:	2001      	movs	r0, #1
 8019c58:	f7e6 fb3a 	bl	80002d0 <HAL_Delay>
 8019c5c:	e7e9      	b.n	8019c32 <main+0xd42>
			playSoundData(169, seria);
 8019c5e:	4928      	ldr	r1, [pc, #160]	; (8019d00 <main+0xe10>)
			playSoundData(169, unknow_story);
 8019c60:	20a9      	movs	r0, #169	; 0xa9
 8019c62:	f7ed fc55 	bl	8007510 <playSoundData>
			break;
 8019c66:	f7ff ba3f 	b.w	80190e8 <main+0x1f8>
			sensor_line();
 8019c6a:	f7f3 fa51 	bl	800d110 <sensor_line>
			break;
 8019c6e:	f7ff ba3b 	b.w	80190e8 <main+0x1f8>
			yellow_count(MODE);
 8019c72:	4620      	mov	r0, r4
 8019c74:	f7fe f9de 	bl	8018034 <yellow_count>
			printf("%d\n", MODE);
 8019c78:	4621      	mov	r1, r4
 8019c7a:	4822      	ldr	r0, [pc, #136]	; (8019d04 <main+0xe14>)
 8019c7c:	f001 f82a 	bl	801acd4 <iprintf>
			break;
 8019c80:	f7ff ba32 	b.w	80190e8 <main+0x1f8>
			wall_control_mode = 1;
 8019c84:	4b20      	ldr	r3, [pc, #128]	; (8019d08 <main+0xe18>)
 8019c86:	2201      	movs	r2, #1
						STBYON;
 8019c88:	4630      	mov	r0, r6
 8019c8a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
			wall_control_mode = 1;
 8019c8e:	701a      	strb	r2, [r3, #0]
						STBYON;
 8019c90:	f7e8 fc9e 	bl	80025d0 <HAL_GPIO_WritePin>
						straight_table((39.5+(90 * 3)), 0, 500, 500, 6000);
 8019c94:	eddf 1a1d 	vldr	s3, [pc, #116]	; 8019d0c <main+0xe1c>
 8019c98:	ed9f 2a1d 	vldr	s4, [pc, #116]	; 8019d10 <main+0xe20>
 8019c9c:	eddf 0a1d 	vldr	s1, [pc, #116]	; 8019d14 <main+0xe24>
 8019ca0:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 8019d18 <main+0xe28>
 8019ca4:	eeb0 1a61 	vmov.f32	s2, s3
 8019ca8:	f7fa f9b0 	bl	801400c <straight_table>
						slalomR(speed500.slalom_R, OFF);
 8019cac:	4b1b      	ldr	r3, [pc, #108]	; (8019d1c <main+0xe2c>)
 8019cae:	9501      	str	r5, [sp, #4]
 8019cb0:	691a      	ldr	r2, [r3, #16]
 8019cb2:	9200      	str	r2, [sp, #0]
 8019cb4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8019cb6:	f7fc fab3 	bl	8016220 <slalomR>
						straight_table(90, 500, 0, 500, 6000);
 8019cba:	eddf 1a14 	vldr	s3, [pc, #80]	; 8019d0c <main+0xe1c>
 8019cbe:	ed9f 2a14 	vldr	s4, [pc, #80]	; 8019d10 <main+0xe20>
 8019cc2:	ed9f 1a14 	vldr	s2, [pc, #80]	; 8019d14 <main+0xe24>
 8019cc6:	ed9f 0a16 	vldr	s0, [pc, #88]	; 8019d20 <main+0xe30>
 8019cca:	eef0 0a61 	vmov.f32	s1, s3
 8019cce:	f7fa f99d 	bl	801400c <straight_table>
			break;
 8019cd2:	f7ff ba09 	b.w	80190e8 <main+0x1f8>
 8019cd6:	bf00      	nop
 8019cd8:	2000b4a0 	.word	0x2000b4a0
 8019cdc:	2000b3e8 	.word	0x2000b3e8
 8019ce0:	200181a0 	.word	0x200181a0
 8019ce4:	2000bc5c 	.word	0x2000bc5c
 8019ce8:	40020000 	.word	0x40020000
 8019cec:	200183d8 	.word	0x200183d8
 8019cf0:	2000bc61 	.word	0x2000bc61
 8019cf4:	2000bc60 	.word	0x2000bc60
 8019cf8:	20013420 	.word	0x20013420
 8019cfc:	20018414 	.word	0x20018414
 8019d00:	20003540 	.word	0x20003540
 8019d04:	0801cc16 	.word	0x0801cc16
 8019d08:	200133b8 	.word	0x200133b8
 8019d0c:	43fa0000 	.word	0x43fa0000
 8019d10:	45bb8000 	.word	0x45bb8000
 8019d14:	00000000 	.word	0x00000000
 8019d18:	439ac000 	.word	0x439ac000
 8019d1c:	200167a4 	.word	0x200167a4
 8019d20:	42b40000 	.word	0x42b40000
 8019d24:	2001814c 	.word	0x2001814c
 8019d28:	43c80000 	.word	0x43c80000
			STBYON;
 8019d2c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8019d30:	4630      	mov	r0, r6
 8019d32:	2201      	movs	r2, #1
 8019d34:	f7e8 fc4c 	bl	80025d0 <HAL_GPIO_WritePin>
			straight_table(39.5 + 270 + 41.5, 0, 400, 400, 3000);		//test5
 8019d38:	ed5f 1a05 	vldr	s3, [pc, #-20]	; 8019d28 <main+0xe38>
			wall_control_mode = 1;
 8019d3c:	4be4      	ldr	r3, [pc, #912]	; (801a0d0 <main+0x11e0>)
			straight_table(39.5 + 270 + 41.5, 0, 400, 400, 3000);		//test5
 8019d3e:	ed9f 2ae5 	vldr	s4, [pc, #916]	; 801a0d4 <main+0x11e4>
 8019d42:	eddf 0ae5 	vldr	s1, [pc, #916]	; 801a0d8 <main+0x11e8>
 8019d46:	ed9f 0ae5 	vldr	s0, [pc, #916]	; 801a0dc <main+0x11ec>
			wall_control_mode = 1;
 8019d4a:	2201      	movs	r2, #1
			straight_table(39.5 + 270 + 41.5, 0, 400, 400, 3000);		//test5
 8019d4c:	eeb0 1a61 	vmov.f32	s2, s3
			wall_control_mode = 1;
 8019d50:	701a      	strb	r2, [r3, #0]
			straight_table(39.5 + 270 + 41.5, 0, 400, 400, 3000);		//test5
 8019d52:	f7fa f95b 	bl	801400c <straight_table>
			slalom_table(-90, 400, -450, -6500);
 8019d56:	eddf 1ae2 	vldr	s3, [pc, #904]	; 801a0e0 <main+0x11f0>
 8019d5a:	ed9f 1ae2 	vldr	s2, [pc, #904]	; 801a0e4 <main+0x11f4>
 8019d5e:	eddf 0ae2 	vldr	s1, [pc, #904]	; 801a0e8 <main+0x11f8>
 8019d62:	ed9f 0ae2 	vldr	s0, [pc, #904]	; 801a0ec <main+0x11fc>
 8019d66:	f7fa fe6b 	bl	8014a40 <slalom_table>
			straight_table(25, 400, 400, 400, 3000);
 8019d6a:	eddf 1adf 	vldr	s3, [pc, #892]	; 801a0e8 <main+0x11f8>
 8019d6e:	ed9f 2ad9 	vldr	s4, [pc, #868]	; 801a0d4 <main+0x11e4>
 8019d72:	eeb0 1a61 	vmov.f32	s2, s3
 8019d76:	eef0 0a61 	vmov.f32	s1, s3
 8019d7a:	eeb3 0a09 	vmov.f32	s0, #57	; 0x41c80000  25.0
 8019d7e:	f7fa f945 	bl	801400c <straight_table>
			straight_table(38.5, 400, 400, 400, 3000);		//test5
 8019d82:	eddf 1ad9 	vldr	s3, [pc, #868]	; 801a0e8 <main+0x11f8>
 8019d86:	ed9f 2ad3 	vldr	s4, [pc, #844]	; 801a0d4 <main+0x11e4>
 8019d8a:	ed9f 0ad9 	vldr	s0, [pc, #868]	; 801a0f0 <main+0x1200>
 8019d8e:	eeb0 1a61 	vmov.f32	s2, s3
 8019d92:	eef0 0a61 	vmov.f32	s1, s3
 8019d96:	f7fa f939 	bl	801400c <straight_table>
			slalom_table(90, 400, 450, 6500);
 8019d9a:	eddf 1ad6 	vldr	s3, [pc, #856]	; 801a0f4 <main+0x1204>
 8019d9e:	ed9f 1ad6 	vldr	s2, [pc, #856]	; 801a0f8 <main+0x1208>
 8019da2:	eddf 0ad1 	vldr	s1, [pc, #836]	; 801a0e8 <main+0x11f8>
 8019da6:	ed9f 0ad5 	vldr	s0, [pc, #852]	; 801a0fc <main+0x120c>
 8019daa:	f7fa fe49 	bl	8014a40 <slalom_table>
			straight_table(20, 400, 400, 400, 3000);
 8019dae:	eddf 1ace 	vldr	s3, [pc, #824]	; 801a0e8 <main+0x11f8>
 8019db2:	ed9f 2ac8 	vldr	s4, [pc, #800]	; 801a0d4 <main+0x11e4>
 8019db6:	eeb0 1a61 	vmov.f32	s2, s3
 8019dba:	eef0 0a61 	vmov.f32	s1, s3
 8019dbe:	eeb3 0a04 	vmov.f32	s0, #52	; 0x41a00000  20.0
 8019dc2:	f7fa f923 	bl	801400c <straight_table>
			straight_table(41.5, 400, 400, 400, 3000);		//test5
 8019dc6:	eddf 1ac8 	vldr	s3, [pc, #800]	; 801a0e8 <main+0x11f8>
 8019dca:	ed9f 2ac2 	vldr	s4, [pc, #776]	; 801a0d4 <main+0x11e4>
 8019dce:	ed9f 0acc 	vldr	s0, [pc, #816]	; 801a100 <main+0x1210>
 8019dd2:	eeb0 1a61 	vmov.f32	s2, s3
 8019dd6:	eef0 0a61 	vmov.f32	s1, s3
 8019dda:	f7fa f917 	bl	801400c <straight_table>
			slalom_table(-90, 400, -450, -6500);
 8019dde:	eddf 1ac0 	vldr	s3, [pc, #768]	; 801a0e0 <main+0x11f0>
 8019de2:	ed9f 1ac0 	vldr	s2, [pc, #768]	; 801a0e4 <main+0x11f4>
 8019de6:	eddf 0ac0 	vldr	s1, [pc, #768]	; 801a0e8 <main+0x11f8>
 8019dea:	ed9f 0ac0 	vldr	s0, [pc, #768]	; 801a0ec <main+0x11fc>
 8019dee:	f7fa fe27 	bl	8014a40 <slalom_table>
			straight_table(25, 400, 400, 400, 3000);
 8019df2:	eddf 1abd 	vldr	s3, [pc, #756]	; 801a0e8 <main+0x11f8>
 8019df6:	ed9f 2ab7 	vldr	s4, [pc, #732]	; 801a0d4 <main+0x11e4>
 8019dfa:	eeb0 1a61 	vmov.f32	s2, s3
 8019dfe:	eef0 0a61 	vmov.f32	s1, s3
 8019e02:	eeb3 0a09 	vmov.f32	s0, #57	; 0x41c80000  25.0
 8019e06:	f7fa f901 	bl	801400c <straight_table>
			straight_table(38.5, 400, 400, 400, 3000);		//test5
 8019e0a:	eddf 1ab7 	vldr	s3, [pc, #732]	; 801a0e8 <main+0x11f8>
 8019e0e:	ed9f 2ab1 	vldr	s4, [pc, #708]	; 801a0d4 <main+0x11e4>
 8019e12:	ed9f 0ab7 	vldr	s0, [pc, #732]	; 801a0f0 <main+0x1200>
 8019e16:	eeb0 1a61 	vmov.f32	s2, s3
 8019e1a:	eef0 0a61 	vmov.f32	s1, s3
 8019e1e:	f7fa f8f5 	bl	801400c <straight_table>
			slalom_table(90, 400, 450, 6500);
 8019e22:	eddf 1ab4 	vldr	s3, [pc, #720]	; 801a0f4 <main+0x1204>
 8019e26:	ed9f 1ab4 	vldr	s2, [pc, #720]	; 801a0f8 <main+0x1208>
 8019e2a:	eddf 0aaf 	vldr	s1, [pc, #700]	; 801a0e8 <main+0x11f8>
 8019e2e:	ed9f 0ab3 	vldr	s0, [pc, #716]	; 801a0fc <main+0x120c>
 8019e32:	f7fa fe05 	bl	8014a40 <slalom_table>
			straight_table(25, 400, 400, 400, 3000);
 8019e36:	eddf 1aac 	vldr	s3, [pc, #688]	; 801a0e8 <main+0x11f8>
 8019e3a:	ed9f 2aa6 	vldr	s4, [pc, #664]	; 801a0d4 <main+0x11e4>
 8019e3e:	eeb0 1a61 	vmov.f32	s2, s3
 8019e42:	eef0 0a61 	vmov.f32	s1, s3
 8019e46:	eeb3 0a09 	vmov.f32	s0, #57	; 0x41c80000  25.0
 8019e4a:	f7fa f8df 	bl	801400c <straight_table>
			straight_table(41.5, 400, 400, 400, 3000);		//test5
 8019e4e:	eddf 1aa6 	vldr	s3, [pc, #664]	; 801a0e8 <main+0x11f8>
 8019e52:	ed9f 2aa0 	vldr	s4, [pc, #640]	; 801a0d4 <main+0x11e4>
 8019e56:	ed9f 0aaa 	vldr	s0, [pc, #680]	; 801a100 <main+0x1210>
 8019e5a:	eeb0 1a61 	vmov.f32	s2, s3
 8019e5e:	eef0 0a61 	vmov.f32	s1, s3
 8019e62:	f7fa f8d3 	bl	801400c <straight_table>
			slalom_table(-90, 400, -450, -6500);
 8019e66:	eddf 1a9e 	vldr	s3, [pc, #632]	; 801a0e0 <main+0x11f0>
 8019e6a:	ed9f 1a9e 	vldr	s2, [pc, #632]	; 801a0e4 <main+0x11f4>
 8019e6e:	eddf 0a9e 	vldr	s1, [pc, #632]	; 801a0e8 <main+0x11f8>
 8019e72:	ed9f 0a9e 	vldr	s0, [pc, #632]	; 801a0ec <main+0x11fc>
 8019e76:	f7fa fde3 	bl	8014a40 <slalom_table>
			straight_table(25, 400, 400, 400, 3000);
 8019e7a:	eddf 1a9b 	vldr	s3, [pc, #620]	; 801a0e8 <main+0x11f8>
 8019e7e:	ed9f 2a95 	vldr	s4, [pc, #596]	; 801a0d4 <main+0x11e4>
 8019e82:	eeb0 1a61 	vmov.f32	s2, s3
 8019e86:	eef0 0a61 	vmov.f32	s1, s3
 8019e8a:	eeb3 0a09 	vmov.f32	s0, #57	; 0x41c80000  25.0
 8019e8e:	f7fa f8bd 	bl	801400c <straight_table>
			straight_table(38.5, 400, 400, 400, 3000);		//test5
 8019e92:	eddf 1a95 	vldr	s3, [pc, #596]	; 801a0e8 <main+0x11f8>
 8019e96:	ed9f 2a8f 	vldr	s4, [pc, #572]	; 801a0d4 <main+0x11e4>
 8019e9a:	ed9f 0a95 	vldr	s0, [pc, #596]	; 801a0f0 <main+0x1200>
 8019e9e:	eeb0 1a61 	vmov.f32	s2, s3
 8019ea2:	eef0 0a61 	vmov.f32	s1, s3
 8019ea6:	f7fa f8b1 	bl	801400c <straight_table>
			slalom_table(90, 400, 450, 6500);
 8019eaa:	eddf 1a92 	vldr	s3, [pc, #584]	; 801a0f4 <main+0x1204>
 8019eae:	ed9f 1a92 	vldr	s2, [pc, #584]	; 801a0f8 <main+0x1208>
 8019eb2:	eddf 0a8d 	vldr	s1, [pc, #564]	; 801a0e8 <main+0x11f8>
 8019eb6:	ed9f 0a91 	vldr	s0, [pc, #580]	; 801a0fc <main+0x120c>
 8019eba:	f7fa fdc1 	bl	8014a40 <slalom_table>
			straight_table(20, 400, 400, 400, 3000);
 8019ebe:	eddf 1a8a 	vldr	s3, [pc, #552]	; 801a0e8 <main+0x11f8>
 8019ec2:	ed9f 2a84 	vldr	s4, [pc, #528]	; 801a0d4 <main+0x11e4>
 8019ec6:	eeb0 1a61 	vmov.f32	s2, s3
 8019eca:	eef0 0a61 	vmov.f32	s1, s3
 8019ece:	eeb3 0a04 	vmov.f32	s0, #52	; 0x41a00000  20.0
 8019ed2:	f7fa f89b 	bl	801400c <straight_table>
			straight_table(41.5, 400, 400, 400, 3000);		//test5
 8019ed6:	eddf 1a84 	vldr	s3, [pc, #528]	; 801a0e8 <main+0x11f8>
 8019eda:	ed9f 2a7e 	vldr	s4, [pc, #504]	; 801a0d4 <main+0x11e4>
 8019ede:	ed9f 0a88 	vldr	s0, [pc, #544]	; 801a100 <main+0x1210>
 8019ee2:	eeb0 1a61 	vmov.f32	s2, s3
 8019ee6:	eef0 0a61 	vmov.f32	s1, s3
 8019eea:	f7fa f88f 	bl	801400c <straight_table>
			slalom_table(-90, 400, -450, -6500);
 8019eee:	eddf 1a7c 	vldr	s3, [pc, #496]	; 801a0e0 <main+0x11f0>
 8019ef2:	ed9f 1a7c 	vldr	s2, [pc, #496]	; 801a0e4 <main+0x11f4>
 8019ef6:	eddf 0a7c 	vldr	s1, [pc, #496]	; 801a0e8 <main+0x11f8>
 8019efa:	ed9f 0a7c 	vldr	s0, [pc, #496]	; 801a0ec <main+0x11fc>
 8019efe:	f7fa fd9f 	bl	8014a40 <slalom_table>
			straight_table(25, 400, 400, 400, 3000);
 8019f02:	eddf 1a79 	vldr	s3, [pc, #484]	; 801a0e8 <main+0x11f8>
 8019f06:	ed9f 2a73 	vldr	s4, [pc, #460]	; 801a0d4 <main+0x11e4>
 8019f0a:	eeb0 1a61 	vmov.f32	s2, s3
 8019f0e:	eef0 0a61 	vmov.f32	s1, s3
 8019f12:	eeb3 0a09 	vmov.f32	s0, #57	; 0x41c80000  25.0
 8019f16:	f7fa f879 	bl	801400c <straight_table>
			straight_table(38.5, 400, 400, 400, 3000);		//test5
 8019f1a:	eddf 1a73 	vldr	s3, [pc, #460]	; 801a0e8 <main+0x11f8>
 8019f1e:	ed9f 2a6d 	vldr	s4, [pc, #436]	; 801a0d4 <main+0x11e4>
 8019f22:	ed9f 0a73 	vldr	s0, [pc, #460]	; 801a0f0 <main+0x1200>
 8019f26:	eeb0 1a61 	vmov.f32	s2, s3
 8019f2a:	eef0 0a61 	vmov.f32	s1, s3
 8019f2e:	f7fa f86d 	bl	801400c <straight_table>
			slalom_table(90, 400, 450, 6500);
 8019f32:	eddf 1a70 	vldr	s3, [pc, #448]	; 801a0f4 <main+0x1204>
 8019f36:	ed9f 1a70 	vldr	s2, [pc, #448]	; 801a0f8 <main+0x1208>
 8019f3a:	eddf 0a6b 	vldr	s1, [pc, #428]	; 801a0e8 <main+0x11f8>
 8019f3e:	ed9f 0a6f 	vldr	s0, [pc, #444]	; 801a0fc <main+0x120c>
 8019f42:	f7fa fd7d 	bl	8014a40 <slalom_table>
			straight_table(90 + 20, 400, 0, 400, 3000);
 8019f46:	eddf 1a68 	vldr	s3, [pc, #416]	; 801a0e8 <main+0x11f8>
 8019f4a:	ed9f 2a62 	vldr	s4, [pc, #392]	; 801a0d4 <main+0x11e4>
 8019f4e:	ed9f 1a62 	vldr	s2, [pc, #392]	; 801a0d8 <main+0x11e8>
 8019f52:	ed9f 0a6c 	vldr	s0, [pc, #432]	; 801a104 <main+0x1214>
 8019f56:	eef0 0a61 	vmov.f32	s1, s3
 8019f5a:	f7fa f857 	bl	801400c <straight_table>
			reset_distance();
 8019f5e:	f7f2 fe65 	bl	800cc2c <reset_distance>
			record_mode_sensor = 0;
 8019f62:	4b69      	ldr	r3, [pc, #420]	; (801a108 <main+0x1218>)
			R_stop
 8019f64:	4869      	ldr	r0, [pc, #420]	; (801a10c <main+0x121c>)
			record_mode_sensor = 0;
 8019f66:	701d      	strb	r5, [r3, #0]
			R_stop
 8019f68:	462a      	mov	r2, r5
 8019f6a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8019f6e:	f7e8 fb2f 	bl	80025d0 <HAL_GPIO_WritePin>
 8019f72:	462a      	mov	r2, r5
 8019f74:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8019f78:	4864      	ldr	r0, [pc, #400]	; (801a10c <main+0x121c>)
 8019f7a:	f7e8 fb29 	bl	80025d0 <HAL_GPIO_WritePin>
			L_stop
 8019f7e:	462a      	mov	r2, r5
 8019f80:	4630      	mov	r0, r6
 8019f82:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8019f86:	f7e8 fb23 	bl	80025d0 <HAL_GPIO_WritePin>
 8019f8a:	462a      	mov	r2, r5
 8019f8c:	4630      	mov	r0, r6
 8019f8e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8019f92:	f7e8 fb1d 	bl	80025d0 <HAL_GPIO_WritePin>
			STBYOFF;
 8019f96:	462a      	mov	r2, r5
 8019f98:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8019f9c:	4630      	mov	r0, r6
 8019f9e:	f7e8 fb17 	bl	80025d0 <HAL_GPIO_WritePin>
			HAL_Delay(3000);
 8019fa2:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8019fa6:	f7e6 f993 	bl	80002d0 <HAL_Delay>
			R_stop
 8019faa:	462a      	mov	r2, r5
 8019fac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8019fb0:	4856      	ldr	r0, [pc, #344]	; (801a10c <main+0x121c>)
 8019fb2:	f7e8 fb0d 	bl	80025d0 <HAL_GPIO_WritePin>
 8019fb6:	462a      	mov	r2, r5
 8019fb8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8019fbc:	4853      	ldr	r0, [pc, #332]	; (801a10c <main+0x121c>)
 8019fbe:	f7e8 fb07 	bl	80025d0 <HAL_GPIO_WritePin>
			L_stop
 8019fc2:	462a      	mov	r2, r5
 8019fc4:	4630      	mov	r0, r6
 8019fc6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8019fca:	f7e8 fb01 	bl	80025d0 <HAL_GPIO_WritePin>
 8019fce:	462a      	mov	r2, r5
 8019fd0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8019fd4:	4630      	mov	r0, r6
 8019fd6:	f7e8 fafb 	bl	80025d0 <HAL_GPIO_WritePin>
			break;
 8019fda:	f7ff b885 	b.w	80190e8 <main+0x1f8>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,110);
 8019fde:	f8df a134 	ldr.w	sl, [pc, #308]	; 801a114 <main+0x1224>
			turn45inL(speed800.turn45in_L, connect);
 8019fe2:	4d4b      	ldr	r5, [pc, #300]	; (801a110 <main+0x1220>)
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,110);
 8019fe4:	f8da 3000 	ldr.w	r3, [sl]
 8019fe8:	226e      	movs	r2, #110	; 0x6e
 8019fea:	63da      	str	r2, [r3, #60]	; 0x3c
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8019fec:	2108      	movs	r1, #8
 8019fee:	4650      	mov	r0, sl
 8019ff0:	f7eb faec 	bl	80055cc <HAL_TIM_PWM_Start>
			HAL_Delay(2000);
 8019ff4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8019ff8:	f7e6 f96a 	bl	80002d0 <HAL_Delay>
			reset_ICM();
 8019ffc:	f7f2 fcac 	bl	800c958 <reset_ICM>
			turn45inL(speed800.turn45in_L, connect);
 801a000:	2302      	movs	r3, #2
 801a002:	9301      	str	r3, [sp, #4]
 801a004:	f8d5 309c 	ldr.w	r3, [r5, #156]	; 0x9c
 801a008:	9300      	str	r3, [sp, #0]
 801a00a:	f105 038c 	add.w	r3, r5, #140	; 0x8c
 801a00e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801a010:	f7fc feaa 	bl	8016d68 <turn45inL>
			turn45outR(speed800.turn45out_R, ON);
 801a014:	2301      	movs	r3, #1
 801a016:	9301      	str	r3, [sp, #4]
 801a018:	f8d5 30d8 	ldr.w	r3, [r5, #216]	; 0xd8
 801a01c:	9300      	str	r3, [sp, #0]
 801a01e:	35c8      	adds	r5, #200	; 0xc8
 801a020:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 801a024:	f7fd fa10 	bl	8017448 <turn45outR>
			HAL_Delay(500);
 801a028:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 801a02c:	f7e6 f950 	bl	80002d0 <HAL_Delay>
			HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_3);
 801a030:	2108      	movs	r1, #8
 801a032:	4650      	mov	r0, sl
 801a034:	e60b      	b.n	8019c4e <main+0xd5e>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,160);
 801a036:	f8df a0dc 	ldr.w	sl, [pc, #220]	; 801a114 <main+0x1224>
			turn45inR(speed800.turn45in_R, connect);
 801a03a:	4d35      	ldr	r5, [pc, #212]	; (801a110 <main+0x1220>)
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,160);
 801a03c:	f8da 3000 	ldr.w	r3, [sl]
 801a040:	22a0      	movs	r2, #160	; 0xa0
 801a042:	63da      	str	r2, [r3, #60]	; 0x3c
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 801a044:	2108      	movs	r1, #8
 801a046:	4650      	mov	r0, sl
 801a048:	f7eb fac0 	bl	80055cc <HAL_TIM_PWM_Start>
			HAL_Delay(2000);
 801a04c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 801a050:	f7e6 f93e 	bl	80002d0 <HAL_Delay>
			reset_ICM();
 801a054:	f7f2 fc80 	bl	800c958 <reset_ICM>
			turn45inR(speed800.turn45in_R, connect);
 801a058:	2302      	movs	r3, #2
 801a05a:	9301      	str	r3, [sp, #4]
 801a05c:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 801a060:	9300      	str	r3, [sp, #0]
 801a062:	f105 0378 	add.w	r3, r5, #120	; 0x78
 801a066:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801a068:	f7fc fd56 	bl	8016b18 <turn45inR>
			turn45outL(speed800.turn45out_L, ON);
 801a06c:	2301      	movs	r3, #1
 801a06e:	9301      	str	r3, [sp, #4]
 801a070:	f8d5 30ec 	ldr.w	r3, [r5, #236]	; 0xec
 801a074:	9300      	str	r3, [sp, #0]
 801a076:	35dc      	adds	r5, #220	; 0xdc
 801a078:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 801a07c:	f7fd fa86 	bl	801758c <turn45outL>
 801a080:	e7d2      	b.n	801a028 <main+0x1138>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,160);
 801a082:	f8df a090 	ldr.w	sl, [pc, #144]	; 801a114 <main+0x1224>
			turn135inR(speed800.turn135in_R, connect);
 801a086:	4d22      	ldr	r5, [pc, #136]	; (801a110 <main+0x1220>)
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,160);
 801a088:	f8da 3000 	ldr.w	r3, [sl]
 801a08c:	22a0      	movs	r2, #160	; 0xa0
 801a08e:	63da      	str	r2, [r3, #60]	; 0x3c
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 801a090:	2108      	movs	r1, #8
 801a092:	4650      	mov	r0, sl
 801a094:	f7eb fa9a 	bl	80055cc <HAL_TIM_PWM_Start>
			HAL_Delay(2000);
 801a098:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 801a09c:	f7e6 f918 	bl	80002d0 <HAL_Delay>
			reset_ICM();
 801a0a0:	f7f2 fc5a 	bl	800c958 <reset_ICM>
			turn135inR(speed800.turn135in_R, connect);
 801a0a4:	2302      	movs	r3, #2
 801a0a6:	9301      	str	r3, [sp, #4]
 801a0a8:	f8d5 30b0 	ldr.w	r3, [r5, #176]	; 0xb0
 801a0ac:	9300      	str	r3, [sp, #0]
 801a0ae:	f105 03a0 	add.w	r3, r5, #160	; 0xa0
 801a0b2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801a0b4:	f7fc ff7c 	bl	8016fb0 <turn135inR>
			turn135outL(speed800.turn135out_L, ON);
 801a0b8:	2301      	movs	r3, #1
 801a0ba:	9301      	str	r3, [sp, #4]
 801a0bc:	f8d5 3114 	ldr.w	r3, [r5, #276]	; 0x114
 801a0c0:	9300      	str	r3, [sp, #0]
 801a0c2:	f505 7582 	add.w	r5, r5, #260	; 0x104
 801a0c6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 801a0ca:	f7fd fbab 	bl	8017824 <turn135outL>
 801a0ce:	e7ab      	b.n	801a028 <main+0x1138>
 801a0d0:	200133b8 	.word	0x200133b8
 801a0d4:	453b8000 	.word	0x453b8000
 801a0d8:	00000000 	.word	0x00000000
 801a0dc:	43af8000 	.word	0x43af8000
 801a0e0:	c5cb2000 	.word	0xc5cb2000
 801a0e4:	c3e10000 	.word	0xc3e10000
 801a0e8:	43c80000 	.word	0x43c80000
 801a0ec:	c2b40000 	.word	0xc2b40000
 801a0f0:	421a0000 	.word	0x421a0000
 801a0f4:	45cb2000 	.word	0x45cb2000
 801a0f8:	43e10000 	.word	0x43e10000
 801a0fc:	42b40000 	.word	0x42b40000
 801a100:	42260000 	.word	0x42260000
 801a104:	42dc0000 	.word	0x42dc0000
 801a108:	2000bc61 	.word	0x2000bc61
 801a10c:	40020000 	.word	0x40020000
 801a110:	2000b2a8 	.word	0x2000b2a8
 801a114:	20018414 	.word	0x20018414
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,160);
 801a118:	f8df a200 	ldr.w	sl, [pc, #512]	; 801a31c <main+0x142c>
			turn45inL(speed800.turn45in_L, connect);
 801a11c:	4d7d      	ldr	r5, [pc, #500]	; (801a314 <main+0x1424>)
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,160);
 801a11e:	f8da 3000 	ldr.w	r3, [sl]
 801a122:	22a0      	movs	r2, #160	; 0xa0
 801a124:	63da      	str	r2, [r3, #60]	; 0x3c
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 801a126:	2108      	movs	r1, #8
 801a128:	4650      	mov	r0, sl
 801a12a:	f7eb fa4f 	bl	80055cc <HAL_TIM_PWM_Start>
			HAL_Delay(2000);
 801a12e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 801a132:	f7e6 f8cd 	bl	80002d0 <HAL_Delay>
			reset_ICM();
 801a136:	f7f2 fc0f 	bl	800c958 <reset_ICM>
			turn45inL(speed800.turn45in_L, connect);
 801a13a:	2302      	movs	r3, #2
 801a13c:	9301      	str	r3, [sp, #4]
 801a13e:	f8d5 309c 	ldr.w	r3, [r5, #156]	; 0x9c
 801a142:	9300      	str	r3, [sp, #0]
 801a144:	f105 038c 	add.w	r3, r5, #140	; 0x8c
 801a148:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801a14a:	f7fc fe0d 	bl	8016d68 <turn45inL>
			V90R(speed800.V90_R, ON);
 801a14e:	2301      	movs	r3, #1
 801a150:	9301      	str	r3, [sp, #4]
 801a152:	f8d5 3128 	ldr.w	r3, [r5, #296]	; 0x128
 801a156:	9300      	str	r3, [sp, #0]
 801a158:	f505 758c 	add.w	r5, r5, #280	; 0x118
 801a15c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 801a160:	f7fd fc04 	bl	801796c <V90R>
 801a164:	e760      	b.n	801a028 <main+0x1138>
			slalomR(speed500.slalom_R, ON);
 801a166:	4b6c      	ldr	r3, [pc, #432]	; (801a318 <main+0x1428>)
 801a168:	2201      	movs	r2, #1
 801a16a:	9201      	str	r2, [sp, #4]
 801a16c:	691a      	ldr	r2, [r3, #16]
 801a16e:	9200      	str	r2, [sp, #0]
 801a170:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801a172:	f7fc f855 	bl	8016220 <slalomR>
			break;
 801a176:	f7fe bfb7 	b.w	80190e8 <main+0x1f8>
			slalomL(speed500.slalom_L, ON);
 801a17a:	4b67      	ldr	r3, [pc, #412]	; (801a318 <main+0x1428>)
 801a17c:	2201      	movs	r2, #1
 801a17e:	9201      	str	r2, [sp, #4]
 801a180:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801a182:	9200      	str	r2, [sp, #0]
 801a184:	3314      	adds	r3, #20
 801a186:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801a188:	f7fc f90e 	bl	80163a8 <slalomL>
			break;
 801a18c:	f7fe bfac 	b.w	80190e8 <main+0x1f8>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,110);
 801a190:	4d62      	ldr	r5, [pc, #392]	; (801a31c <main+0x142c>)
			HAL_Delay(1000);
 801a192:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 801a196:	f7e6 f89b 	bl	80002d0 <HAL_Delay>
			reset_ICM();
 801a19a:	f7f2 fbdd 	bl	800c958 <reset_ICM>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,110);
 801a19e:	682b      	ldr	r3, [r5, #0]
 801a1a0:	226e      	movs	r2, #110	; 0x6e
 801a1a2:	63da      	str	r2, [r3, #60]	; 0x3c
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 801a1a4:	2108      	movs	r1, #8
 801a1a6:	4628      	mov	r0, r5
 801a1a8:	f7eb fa10 	bl	80055cc <HAL_TIM_PWM_Start>
			HAL_Delay(2000);
 801a1ac:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 801a1b0:	f7e6 f88e 	bl	80002d0 <HAL_Delay>
			slalomL(speed1000.slalom_L, ON);
 801a1b4:	4b5a      	ldr	r3, [pc, #360]	; (801a320 <main+0x1430>)
 801a1b6:	2201      	movs	r2, #1
 801a1b8:	9201      	str	r2, [sp, #4]
 801a1ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801a1bc:	9200      	str	r2, [sp, #0]
 801a1be:	3314      	adds	r3, #20
 801a1c0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801a1c2:	f7fc f8f1 	bl	80163a8 <slalomL>
 801a1c6:	f7ff bacd 	b.w	8019764 <main+0x874>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,110);
 801a1ca:	4d54      	ldr	r5, [pc, #336]	; (801a31c <main+0x142c>)
 801a1cc:	682b      	ldr	r3, [r5, #0]
 801a1ce:	226e      	movs	r2, #110	; 0x6e
 801a1d0:	63da      	str	r2, [r3, #60]	; 0x3c
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 801a1d2:	2108      	movs	r1, #8
 801a1d4:	4628      	mov	r0, r5
 801a1d6:	f7eb f9f9 	bl	80055cc <HAL_TIM_PWM_Start>
			HAL_Delay(500);
 801a1da:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 801a1de:	f7e6 f877 	bl	80002d0 <HAL_Delay>
			reset_ICM();
 801a1e2:	f7f2 fbb9 	bl	800c958 <reset_ICM>
			turn90R(speed1200.turn90_R, ON);
 801a1e6:	2301      	movs	r3, #1
 801a1e8:	9301      	str	r3, [sp, #4]
 801a1ea:	f8d8 3038 	ldr.w	r3, [r8, #56]	; 0x38
 801a1ee:	9300      	str	r3, [sp, #0]
 801a1f0:	4b4c      	ldr	r3, [pc, #304]	; (801a324 <main+0x1434>)
 801a1f2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801a1f4:	f7fc f994 	bl	8016520 <turn90R>
 801a1f8:	f7ff bab4 	b.w	8019764 <main+0x874>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,140);
 801a1fc:	4d47      	ldr	r5, [pc, #284]	; (801a31c <main+0x142c>)
			HAL_Delay(1000);
 801a1fe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 801a202:	f7e6 f865 	bl	80002d0 <HAL_Delay>
			reset_ICM();
 801a206:	f7f2 fba7 	bl	800c958 <reset_ICM>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,140);
 801a20a:	682b      	ldr	r3, [r5, #0]
 801a20c:	228c      	movs	r2, #140	; 0x8c
 801a20e:	63da      	str	r2, [r3, #60]	; 0x3c
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 801a210:	2108      	movs	r1, #8
 801a212:	4628      	mov	r0, r5
 801a214:	f7eb f9da 	bl	80055cc <HAL_TIM_PWM_Start>
			HAL_Delay(2000);
 801a218:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 801a21c:	f7e6 f858 	bl	80002d0 <HAL_Delay>
			turn180R(speed1200.turn180_R, ON);
 801a220:	2301      	movs	r3, #1
 801a222:	9301      	str	r3, [sp, #4]
 801a224:	f8d8 3060 	ldr.w	r3, [r8, #96]	; 0x60
 801a228:	9300      	str	r3, [sp, #0]
 801a22a:	4b3f      	ldr	r3, [pc, #252]	; (801a328 <main+0x1438>)
 801a22c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801a22e:	f7fc faf7 	bl	8016820 <turn180R>
 801a232:	f7ff ba97 	b.w	8019764 <main+0x874>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,160);
 801a236:	4d39      	ldr	r5, [pc, #228]	; (801a31c <main+0x142c>)
			HAL_Delay(1000);
 801a238:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 801a23c:	f7e6 f848 	bl	80002d0 <HAL_Delay>
			reset_ICM();
 801a240:	f7f2 fb8a 	bl	800c958 <reset_ICM>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,160);
 801a244:	682b      	ldr	r3, [r5, #0]
 801a246:	22a0      	movs	r2, #160	; 0xa0
 801a248:	63da      	str	r2, [r3, #60]	; 0x3c
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 801a24a:	2108      	movs	r1, #8
 801a24c:	4628      	mov	r0, r5
 801a24e:	f7eb f9bd 	bl	80055cc <HAL_TIM_PWM_Start>
			HAL_Delay(2000);
 801a252:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 801a256:	f7e6 f83b 	bl	80002d0 <HAL_Delay>
			turn180L(speed1200.turn180_L, ON);
 801a25a:	2301      	movs	r3, #1
 801a25c:	9301      	str	r3, [sp, #4]
 801a25e:	f8d8 3074 	ldr.w	r3, [r8, #116]	; 0x74
 801a262:	9300      	str	r3, [sp, #0]
 801a264:	4b31      	ldr	r3, [pc, #196]	; (801a32c <main+0x143c>)
 801a266:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801a268:	f7fc fb9c 	bl	80169a4 <turn180L>
 801a26c:	f7ff ba7a 	b.w	8019764 <main+0x874>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,160);
 801a270:	4d2a      	ldr	r5, [pc, #168]	; (801a31c <main+0x142c>)
			HAL_Delay(1000);
 801a272:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 801a276:	f7e6 f82b 	bl	80002d0 <HAL_Delay>
			reset_ICM();
 801a27a:	f7f2 fb6d 	bl	800c958 <reset_ICM>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,160);
 801a27e:	682b      	ldr	r3, [r5, #0]
 801a280:	22a0      	movs	r2, #160	; 0xa0
 801a282:	63da      	str	r2, [r3, #60]	; 0x3c
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 801a284:	2108      	movs	r1, #8
 801a286:	4628      	mov	r0, r5
 801a288:	f7eb f9a0 	bl	80055cc <HAL_TIM_PWM_Start>
			HAL_Delay(2000);
 801a28c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 801a290:	f7e6 f81e 	bl	80002d0 <HAL_Delay>
			turn45inL(speed1200.turn45in_L, ON);
 801a294:	2301      	movs	r3, #1
 801a296:	9301      	str	r3, [sp, #4]
 801a298:	f8d8 309c 	ldr.w	r3, [r8, #156]	; 0x9c
 801a29c:	9300      	str	r3, [sp, #0]
 801a29e:	4b24      	ldr	r3, [pc, #144]	; (801a330 <main+0x1440>)
 801a2a0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801a2a2:	f7fc fd61 	bl	8016d68 <turn45inL>
 801a2a6:	f7ff ba5d 	b.w	8019764 <main+0x874>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,160);
 801a2aa:	4d1c      	ldr	r5, [pc, #112]	; (801a31c <main+0x142c>)
			HAL_Delay(1000);
 801a2ac:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 801a2b0:	f7e6 f80e 	bl	80002d0 <HAL_Delay>
			reset_ICM();
 801a2b4:	f7f2 fb50 	bl	800c958 <reset_ICM>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,160);
 801a2b8:	682b      	ldr	r3, [r5, #0]
 801a2ba:	22a0      	movs	r2, #160	; 0xa0
 801a2bc:	63da      	str	r2, [r3, #60]	; 0x3c
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 801a2be:	2108      	movs	r1, #8
 801a2c0:	4628      	mov	r0, r5
 801a2c2:	f7eb f983 	bl	80055cc <HAL_TIM_PWM_Start>
			HAL_Delay(2000);
 801a2c6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 801a2ca:	f7e6 f801 	bl	80002d0 <HAL_Delay>
			turn135inR(speed1200.turn135in_R, ON);
 801a2ce:	2301      	movs	r3, #1
 801a2d0:	9301      	str	r3, [sp, #4]
 801a2d2:	f8d8 30b0 	ldr.w	r3, [r8, #176]	; 0xb0
 801a2d6:	9300      	str	r3, [sp, #0]
 801a2d8:	4b16      	ldr	r3, [pc, #88]	; (801a334 <main+0x1444>)
 801a2da:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801a2dc:	f7fc fe68 	bl	8016fb0 <turn135inR>
 801a2e0:	f7ff ba40 	b.w	8019764 <main+0x874>
			subMODE=mode_decision(subMODE);
 801a2e4:	4638      	mov	r0, r7
 801a2e6:	f7f8 fa01 	bl	80126ec <mode_decision>
			testturning(speed800,subMODE,0,100);
 801a2ea:	f8df a028 	ldr.w	sl, [pc, #40]	; 801a314 <main+0x1424>
 801a2ee:	904c      	str	r0, [sp, #304]	; 0x130
 801a2f0:	2364      	movs	r3, #100	; 0x64
 801a2f2:	f10a 0110 	add.w	r1, sl, #16
			subMODE=mode_decision(subMODE);
 801a2f6:	4607      	mov	r7, r0
			testturning(speed800,subMODE,0,100);
 801a2f8:	f44f 7298 	mov.w	r2, #304	; 0x130
 801a2fc:	4668      	mov	r0, sp
 801a2fe:	934e      	str	r3, [sp, #312]	; 0x138
 801a300:	954d      	str	r5, [sp, #308]	; 0x134
 801a302:	f000 f867 	bl	801a3d4 <memcpy>
 801a306:	e89a 000f 	ldmia.w	sl, {r0, r1, r2, r3}
 801a30a:	f7fd fc97 	bl	8017c3c <testturning>
 801a30e:	f7fe beeb 	b.w	80190e8 <main+0x1f8>
 801a312:	bf00      	nop
 801a314:	2000b2a8 	.word	0x2000b2a8
 801a318:	200167a4 	.word	0x200167a4
 801a31c:	20018414 	.word	0x20018414
 801a320:	2000b168 	.word	0x2000b168
 801a324:	2000b4c4 	.word	0x2000b4c4
 801a328:	2000b4ec 	.word	0x2000b4ec
 801a32c:	2000b500 	.word	0x2000b500
 801a330:	2000b528 	.word	0x2000b528
 801a334:	2000b53c 	.word	0x2000b53c

0801a338 <Reset_Handler>:
    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

  ldr   sp, =_estack     /* set stack pointer */
 801a338:	f8df d034 	ldr.w	sp, [pc, #52]	; 801a370 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 801a33c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 801a33e:	e003      	b.n	801a348 <LoopCopyDataInit>

0801a340 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 801a340:	4b0c      	ldr	r3, [pc, #48]	; (801a374 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 801a342:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 801a344:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 801a346:	3104      	adds	r1, #4

0801a348 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 801a348:	480b      	ldr	r0, [pc, #44]	; (801a378 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 801a34a:	4b0c      	ldr	r3, [pc, #48]	; (801a37c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 801a34c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 801a34e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 801a350:	d3f6      	bcc.n	801a340 <CopyDataInit>
  ldr  r2, =_sbss
 801a352:	4a0b      	ldr	r2, [pc, #44]	; (801a380 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 801a354:	e002      	b.n	801a35c <LoopFillZerobss>

0801a356 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 801a356:	2300      	movs	r3, #0
  str  r3, [r2], #4
 801a358:	f842 3b04 	str.w	r3, [r2], #4

0801a35c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 801a35c:	4b09      	ldr	r3, [pc, #36]	; (801a384 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 801a35e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 801a360:	d3f9      	bcc.n	801a356 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 801a362:	f7fb fc39 	bl	8015bd8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 801a366:	f000 f811 	bl	801a38c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 801a36a:	f7fe fdc1 	bl	8018ef0 <main>
  bx  lr    
 801a36e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 801a370:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 801a374:	0801d000 	.word	0x0801d000
  ldr  r0, =_sdata
 801a378:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 801a37c:	200001e0 	.word	0x200001e0
  ldr  r2, =_sbss
 801a380:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 801a384:	2001858c 	.word	0x2001858c

0801a388 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 801a388:	e7fe      	b.n	801a388 <CAN1_RX0_IRQHandler>
	...

0801a38c <__libc_init_array>:
 801a38c:	b570      	push	{r4, r5, r6, lr}
 801a38e:	4e0d      	ldr	r6, [pc, #52]	; (801a3c4 <__libc_init_array+0x38>)
 801a390:	4c0d      	ldr	r4, [pc, #52]	; (801a3c8 <__libc_init_array+0x3c>)
 801a392:	1ba4      	subs	r4, r4, r6
 801a394:	10a4      	asrs	r4, r4, #2
 801a396:	2500      	movs	r5, #0
 801a398:	42a5      	cmp	r5, r4
 801a39a:	d109      	bne.n	801a3b0 <__libc_init_array+0x24>
 801a39c:	4e0b      	ldr	r6, [pc, #44]	; (801a3cc <__libc_init_array+0x40>)
 801a39e:	4c0c      	ldr	r4, [pc, #48]	; (801a3d0 <__libc_init_array+0x44>)
 801a3a0:	f002 fbce 	bl	801cb40 <_init>
 801a3a4:	1ba4      	subs	r4, r4, r6
 801a3a6:	10a4      	asrs	r4, r4, #2
 801a3a8:	2500      	movs	r5, #0
 801a3aa:	42a5      	cmp	r5, r4
 801a3ac:	d105      	bne.n	801a3ba <__libc_init_array+0x2e>
 801a3ae:	bd70      	pop	{r4, r5, r6, pc}
 801a3b0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801a3b4:	4798      	blx	r3
 801a3b6:	3501      	adds	r5, #1
 801a3b8:	e7ee      	b.n	801a398 <__libc_init_array+0xc>
 801a3ba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801a3be:	4798      	blx	r3
 801a3c0:	3501      	adds	r5, #1
 801a3c2:	e7f2      	b.n	801a3aa <__libc_init_array+0x1e>
 801a3c4:	0801cff8 	.word	0x0801cff8
 801a3c8:	0801cff8 	.word	0x0801cff8
 801a3cc:	0801cff8 	.word	0x0801cff8
 801a3d0:	0801cffc 	.word	0x0801cffc

0801a3d4 <memcpy>:
 801a3d4:	b510      	push	{r4, lr}
 801a3d6:	1e43      	subs	r3, r0, #1
 801a3d8:	440a      	add	r2, r1
 801a3da:	4291      	cmp	r1, r2
 801a3dc:	d100      	bne.n	801a3e0 <memcpy+0xc>
 801a3de:	bd10      	pop	{r4, pc}
 801a3e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a3e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 801a3e8:	e7f7      	b.n	801a3da <memcpy+0x6>

0801a3ea <memset>:
 801a3ea:	4402      	add	r2, r0
 801a3ec:	4603      	mov	r3, r0
 801a3ee:	4293      	cmp	r3, r2
 801a3f0:	d100      	bne.n	801a3f4 <memset+0xa>
 801a3f2:	4770      	bx	lr
 801a3f4:	f803 1b01 	strb.w	r1, [r3], #1
 801a3f8:	e7f9      	b.n	801a3ee <memset+0x4>

0801a3fa <__cvt>:
 801a3fa:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801a3fe:	ec55 4b10 	vmov	r4, r5, d0
 801a402:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 801a404:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 801a408:	2d00      	cmp	r5, #0
 801a40a:	460e      	mov	r6, r1
 801a40c:	4691      	mov	r9, r2
 801a40e:	4619      	mov	r1, r3
 801a410:	bfb8      	it	lt
 801a412:	4622      	movlt	r2, r4
 801a414:	462b      	mov	r3, r5
 801a416:	f027 0720 	bic.w	r7, r7, #32
 801a41a:	bfbb      	ittet	lt
 801a41c:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 801a420:	461d      	movlt	r5, r3
 801a422:	2300      	movge	r3, #0
 801a424:	232d      	movlt	r3, #45	; 0x2d
 801a426:	bfb8      	it	lt
 801a428:	4614      	movlt	r4, r2
 801a42a:	2f46      	cmp	r7, #70	; 0x46
 801a42c:	700b      	strb	r3, [r1, #0]
 801a42e:	d004      	beq.n	801a43a <__cvt+0x40>
 801a430:	2f45      	cmp	r7, #69	; 0x45
 801a432:	d100      	bne.n	801a436 <__cvt+0x3c>
 801a434:	3601      	adds	r6, #1
 801a436:	2102      	movs	r1, #2
 801a438:	e000      	b.n	801a43c <__cvt+0x42>
 801a43a:	2103      	movs	r1, #3
 801a43c:	ab03      	add	r3, sp, #12
 801a43e:	9301      	str	r3, [sp, #4]
 801a440:	ab02      	add	r3, sp, #8
 801a442:	9300      	str	r3, [sp, #0]
 801a444:	4632      	mov	r2, r6
 801a446:	4653      	mov	r3, sl
 801a448:	ec45 4b10 	vmov	d0, r4, r5
 801a44c:	f000 fe0c 	bl	801b068 <_dtoa_r>
 801a450:	2f47      	cmp	r7, #71	; 0x47
 801a452:	4680      	mov	r8, r0
 801a454:	d102      	bne.n	801a45c <__cvt+0x62>
 801a456:	f019 0f01 	tst.w	r9, #1
 801a45a:	d026      	beq.n	801a4aa <__cvt+0xb0>
 801a45c:	2f46      	cmp	r7, #70	; 0x46
 801a45e:	eb08 0906 	add.w	r9, r8, r6
 801a462:	d111      	bne.n	801a488 <__cvt+0x8e>
 801a464:	f898 3000 	ldrb.w	r3, [r8]
 801a468:	2b30      	cmp	r3, #48	; 0x30
 801a46a:	d10a      	bne.n	801a482 <__cvt+0x88>
 801a46c:	2200      	movs	r2, #0
 801a46e:	2300      	movs	r3, #0
 801a470:	4620      	mov	r0, r4
 801a472:	4629      	mov	r1, r5
 801a474:	f7fe fad4 	bl	8018a20 <__aeabi_dcmpeq>
 801a478:	b918      	cbnz	r0, 801a482 <__cvt+0x88>
 801a47a:	f1c6 0601 	rsb	r6, r6, #1
 801a47e:	f8ca 6000 	str.w	r6, [sl]
 801a482:	f8da 3000 	ldr.w	r3, [sl]
 801a486:	4499      	add	r9, r3
 801a488:	2200      	movs	r2, #0
 801a48a:	2300      	movs	r3, #0
 801a48c:	4620      	mov	r0, r4
 801a48e:	4629      	mov	r1, r5
 801a490:	f7fe fac6 	bl	8018a20 <__aeabi_dcmpeq>
 801a494:	b938      	cbnz	r0, 801a4a6 <__cvt+0xac>
 801a496:	2230      	movs	r2, #48	; 0x30
 801a498:	9b03      	ldr	r3, [sp, #12]
 801a49a:	4599      	cmp	r9, r3
 801a49c:	d905      	bls.n	801a4aa <__cvt+0xb0>
 801a49e:	1c59      	adds	r1, r3, #1
 801a4a0:	9103      	str	r1, [sp, #12]
 801a4a2:	701a      	strb	r2, [r3, #0]
 801a4a4:	e7f8      	b.n	801a498 <__cvt+0x9e>
 801a4a6:	f8cd 900c 	str.w	r9, [sp, #12]
 801a4aa:	9b03      	ldr	r3, [sp, #12]
 801a4ac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801a4ae:	eba3 0308 	sub.w	r3, r3, r8
 801a4b2:	4640      	mov	r0, r8
 801a4b4:	6013      	str	r3, [r2, #0]
 801a4b6:	b004      	add	sp, #16
 801a4b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0801a4bc <__exponent>:
 801a4bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801a4be:	4603      	mov	r3, r0
 801a4c0:	2900      	cmp	r1, #0
 801a4c2:	bfb8      	it	lt
 801a4c4:	4249      	neglt	r1, r1
 801a4c6:	f803 2b02 	strb.w	r2, [r3], #2
 801a4ca:	bfb4      	ite	lt
 801a4cc:	222d      	movlt	r2, #45	; 0x2d
 801a4ce:	222b      	movge	r2, #43	; 0x2b
 801a4d0:	2909      	cmp	r1, #9
 801a4d2:	7042      	strb	r2, [r0, #1]
 801a4d4:	dd20      	ble.n	801a518 <__exponent+0x5c>
 801a4d6:	f10d 0207 	add.w	r2, sp, #7
 801a4da:	4617      	mov	r7, r2
 801a4dc:	260a      	movs	r6, #10
 801a4de:	fb91 f5f6 	sdiv	r5, r1, r6
 801a4e2:	fb06 1115 	mls	r1, r6, r5, r1
 801a4e6:	3130      	adds	r1, #48	; 0x30
 801a4e8:	2d09      	cmp	r5, #9
 801a4ea:	f802 1c01 	strb.w	r1, [r2, #-1]
 801a4ee:	f102 34ff 	add.w	r4, r2, #4294967295
 801a4f2:	4629      	mov	r1, r5
 801a4f4:	dc09      	bgt.n	801a50a <__exponent+0x4e>
 801a4f6:	3130      	adds	r1, #48	; 0x30
 801a4f8:	3a02      	subs	r2, #2
 801a4fa:	f804 1c01 	strb.w	r1, [r4, #-1]
 801a4fe:	42ba      	cmp	r2, r7
 801a500:	461c      	mov	r4, r3
 801a502:	d304      	bcc.n	801a50e <__exponent+0x52>
 801a504:	1a20      	subs	r0, r4, r0
 801a506:	b003      	add	sp, #12
 801a508:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a50a:	4622      	mov	r2, r4
 801a50c:	e7e7      	b.n	801a4de <__exponent+0x22>
 801a50e:	f812 1b01 	ldrb.w	r1, [r2], #1
 801a512:	f803 1b01 	strb.w	r1, [r3], #1
 801a516:	e7f2      	b.n	801a4fe <__exponent+0x42>
 801a518:	2230      	movs	r2, #48	; 0x30
 801a51a:	461c      	mov	r4, r3
 801a51c:	4411      	add	r1, r2
 801a51e:	f804 2b02 	strb.w	r2, [r4], #2
 801a522:	7059      	strb	r1, [r3, #1]
 801a524:	e7ee      	b.n	801a504 <__exponent+0x48>
	...

0801a528 <_printf_float>:
 801a528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a52c:	b08d      	sub	sp, #52	; 0x34
 801a52e:	460c      	mov	r4, r1
 801a530:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 801a534:	4616      	mov	r6, r2
 801a536:	461f      	mov	r7, r3
 801a538:	4605      	mov	r5, r0
 801a53a:	f001 fcdf 	bl	801befc <_localeconv_r>
 801a53e:	6803      	ldr	r3, [r0, #0]
 801a540:	9304      	str	r3, [sp, #16]
 801a542:	4618      	mov	r0, r3
 801a544:	f7fd fdf0 	bl	8018128 <strlen>
 801a548:	2300      	movs	r3, #0
 801a54a:	930a      	str	r3, [sp, #40]	; 0x28
 801a54c:	f8d8 3000 	ldr.w	r3, [r8]
 801a550:	9005      	str	r0, [sp, #20]
 801a552:	3307      	adds	r3, #7
 801a554:	f023 0307 	bic.w	r3, r3, #7
 801a558:	f103 0208 	add.w	r2, r3, #8
 801a55c:	f894 a018 	ldrb.w	sl, [r4, #24]
 801a560:	f8d4 b000 	ldr.w	fp, [r4]
 801a564:	f8c8 2000 	str.w	r2, [r8]
 801a568:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a56c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 801a570:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 801a574:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801a578:	9307      	str	r3, [sp, #28]
 801a57a:	f8cd 8018 	str.w	r8, [sp, #24]
 801a57e:	f04f 32ff 	mov.w	r2, #4294967295
 801a582:	4ba5      	ldr	r3, [pc, #660]	; (801a818 <_printf_float+0x2f0>)
 801a584:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801a588:	f7fe fa7c 	bl	8018a84 <__aeabi_dcmpun>
 801a58c:	2800      	cmp	r0, #0
 801a58e:	f040 81fb 	bne.w	801a988 <_printf_float+0x460>
 801a592:	f04f 32ff 	mov.w	r2, #4294967295
 801a596:	4ba0      	ldr	r3, [pc, #640]	; (801a818 <_printf_float+0x2f0>)
 801a598:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801a59c:	f7fe fa54 	bl	8018a48 <__aeabi_dcmple>
 801a5a0:	2800      	cmp	r0, #0
 801a5a2:	f040 81f1 	bne.w	801a988 <_printf_float+0x460>
 801a5a6:	2200      	movs	r2, #0
 801a5a8:	2300      	movs	r3, #0
 801a5aa:	4640      	mov	r0, r8
 801a5ac:	4649      	mov	r1, r9
 801a5ae:	f7fe fa41 	bl	8018a34 <__aeabi_dcmplt>
 801a5b2:	b110      	cbz	r0, 801a5ba <_printf_float+0x92>
 801a5b4:	232d      	movs	r3, #45	; 0x2d
 801a5b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801a5ba:	4b98      	ldr	r3, [pc, #608]	; (801a81c <_printf_float+0x2f4>)
 801a5bc:	4a98      	ldr	r2, [pc, #608]	; (801a820 <_printf_float+0x2f8>)
 801a5be:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 801a5c2:	bf8c      	ite	hi
 801a5c4:	4690      	movhi	r8, r2
 801a5c6:	4698      	movls	r8, r3
 801a5c8:	2303      	movs	r3, #3
 801a5ca:	f02b 0204 	bic.w	r2, fp, #4
 801a5ce:	6123      	str	r3, [r4, #16]
 801a5d0:	6022      	str	r2, [r4, #0]
 801a5d2:	f04f 0900 	mov.w	r9, #0
 801a5d6:	9700      	str	r7, [sp, #0]
 801a5d8:	4633      	mov	r3, r6
 801a5da:	aa0b      	add	r2, sp, #44	; 0x2c
 801a5dc:	4621      	mov	r1, r4
 801a5de:	4628      	mov	r0, r5
 801a5e0:	f000 f9e2 	bl	801a9a8 <_printf_common>
 801a5e4:	3001      	adds	r0, #1
 801a5e6:	f040 8093 	bne.w	801a710 <_printf_float+0x1e8>
 801a5ea:	f04f 30ff 	mov.w	r0, #4294967295
 801a5ee:	b00d      	add	sp, #52	; 0x34
 801a5f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a5f4:	6861      	ldr	r1, [r4, #4]
 801a5f6:	1c4b      	adds	r3, r1, #1
 801a5f8:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 801a5fc:	d13f      	bne.n	801a67e <_printf_float+0x156>
 801a5fe:	2306      	movs	r3, #6
 801a600:	6063      	str	r3, [r4, #4]
 801a602:	2300      	movs	r3, #0
 801a604:	9303      	str	r3, [sp, #12]
 801a606:	ab0a      	add	r3, sp, #40	; 0x28
 801a608:	9302      	str	r3, [sp, #8]
 801a60a:	ab09      	add	r3, sp, #36	; 0x24
 801a60c:	9300      	str	r3, [sp, #0]
 801a60e:	ec49 8b10 	vmov	d0, r8, r9
 801a612:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801a616:	6022      	str	r2, [r4, #0]
 801a618:	f8cd a004 	str.w	sl, [sp, #4]
 801a61c:	6861      	ldr	r1, [r4, #4]
 801a61e:	4628      	mov	r0, r5
 801a620:	f7ff feeb 	bl	801a3fa <__cvt>
 801a624:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 801a628:	2b47      	cmp	r3, #71	; 0x47
 801a62a:	4680      	mov	r8, r0
 801a62c:	d109      	bne.n	801a642 <_printf_float+0x11a>
 801a62e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a630:	1cd8      	adds	r0, r3, #3
 801a632:	db02      	blt.n	801a63a <_printf_float+0x112>
 801a634:	6862      	ldr	r2, [r4, #4]
 801a636:	4293      	cmp	r3, r2
 801a638:	dd57      	ble.n	801a6ea <_printf_float+0x1c2>
 801a63a:	f1aa 0a02 	sub.w	sl, sl, #2
 801a63e:	fa5f fa8a 	uxtb.w	sl, sl
 801a642:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 801a646:	9909      	ldr	r1, [sp, #36]	; 0x24
 801a648:	d834      	bhi.n	801a6b4 <_printf_float+0x18c>
 801a64a:	3901      	subs	r1, #1
 801a64c:	4652      	mov	r2, sl
 801a64e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801a652:	9109      	str	r1, [sp, #36]	; 0x24
 801a654:	f7ff ff32 	bl	801a4bc <__exponent>
 801a658:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801a65a:	1883      	adds	r3, r0, r2
 801a65c:	2a01      	cmp	r2, #1
 801a65e:	4681      	mov	r9, r0
 801a660:	6123      	str	r3, [r4, #16]
 801a662:	dc02      	bgt.n	801a66a <_printf_float+0x142>
 801a664:	6822      	ldr	r2, [r4, #0]
 801a666:	07d1      	lsls	r1, r2, #31
 801a668:	d501      	bpl.n	801a66e <_printf_float+0x146>
 801a66a:	3301      	adds	r3, #1
 801a66c:	6123      	str	r3, [r4, #16]
 801a66e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 801a672:	2b00      	cmp	r3, #0
 801a674:	d0af      	beq.n	801a5d6 <_printf_float+0xae>
 801a676:	232d      	movs	r3, #45	; 0x2d
 801a678:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801a67c:	e7ab      	b.n	801a5d6 <_printf_float+0xae>
 801a67e:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 801a682:	d002      	beq.n	801a68a <_printf_float+0x162>
 801a684:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 801a688:	d1bb      	bne.n	801a602 <_printf_float+0xda>
 801a68a:	b189      	cbz	r1, 801a6b0 <_printf_float+0x188>
 801a68c:	2300      	movs	r3, #0
 801a68e:	9303      	str	r3, [sp, #12]
 801a690:	ab0a      	add	r3, sp, #40	; 0x28
 801a692:	9302      	str	r3, [sp, #8]
 801a694:	ab09      	add	r3, sp, #36	; 0x24
 801a696:	9300      	str	r3, [sp, #0]
 801a698:	ec49 8b10 	vmov	d0, r8, r9
 801a69c:	6022      	str	r2, [r4, #0]
 801a69e:	f8cd a004 	str.w	sl, [sp, #4]
 801a6a2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801a6a6:	4628      	mov	r0, r5
 801a6a8:	f7ff fea7 	bl	801a3fa <__cvt>
 801a6ac:	4680      	mov	r8, r0
 801a6ae:	e7be      	b.n	801a62e <_printf_float+0x106>
 801a6b0:	2301      	movs	r3, #1
 801a6b2:	e7a5      	b.n	801a600 <_printf_float+0xd8>
 801a6b4:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 801a6b8:	d119      	bne.n	801a6ee <_printf_float+0x1c6>
 801a6ba:	2900      	cmp	r1, #0
 801a6bc:	6863      	ldr	r3, [r4, #4]
 801a6be:	dd0c      	ble.n	801a6da <_printf_float+0x1b2>
 801a6c0:	6121      	str	r1, [r4, #16]
 801a6c2:	b913      	cbnz	r3, 801a6ca <_printf_float+0x1a2>
 801a6c4:	6822      	ldr	r2, [r4, #0]
 801a6c6:	07d2      	lsls	r2, r2, #31
 801a6c8:	d502      	bpl.n	801a6d0 <_printf_float+0x1a8>
 801a6ca:	3301      	adds	r3, #1
 801a6cc:	440b      	add	r3, r1
 801a6ce:	6123      	str	r3, [r4, #16]
 801a6d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a6d2:	65a3      	str	r3, [r4, #88]	; 0x58
 801a6d4:	f04f 0900 	mov.w	r9, #0
 801a6d8:	e7c9      	b.n	801a66e <_printf_float+0x146>
 801a6da:	b913      	cbnz	r3, 801a6e2 <_printf_float+0x1ba>
 801a6dc:	6822      	ldr	r2, [r4, #0]
 801a6de:	07d0      	lsls	r0, r2, #31
 801a6e0:	d501      	bpl.n	801a6e6 <_printf_float+0x1be>
 801a6e2:	3302      	adds	r3, #2
 801a6e4:	e7f3      	b.n	801a6ce <_printf_float+0x1a6>
 801a6e6:	2301      	movs	r3, #1
 801a6e8:	e7f1      	b.n	801a6ce <_printf_float+0x1a6>
 801a6ea:	f04f 0a67 	mov.w	sl, #103	; 0x67
 801a6ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a6f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801a6f2:	4293      	cmp	r3, r2
 801a6f4:	db05      	blt.n	801a702 <_printf_float+0x1da>
 801a6f6:	6822      	ldr	r2, [r4, #0]
 801a6f8:	6123      	str	r3, [r4, #16]
 801a6fa:	07d1      	lsls	r1, r2, #31
 801a6fc:	d5e8      	bpl.n	801a6d0 <_printf_float+0x1a8>
 801a6fe:	3301      	adds	r3, #1
 801a700:	e7e5      	b.n	801a6ce <_printf_float+0x1a6>
 801a702:	2b00      	cmp	r3, #0
 801a704:	bfd4      	ite	le
 801a706:	f1c3 0302 	rsble	r3, r3, #2
 801a70a:	2301      	movgt	r3, #1
 801a70c:	4413      	add	r3, r2
 801a70e:	e7de      	b.n	801a6ce <_printf_float+0x1a6>
 801a710:	6823      	ldr	r3, [r4, #0]
 801a712:	055a      	lsls	r2, r3, #21
 801a714:	d407      	bmi.n	801a726 <_printf_float+0x1fe>
 801a716:	6923      	ldr	r3, [r4, #16]
 801a718:	4642      	mov	r2, r8
 801a71a:	4631      	mov	r1, r6
 801a71c:	4628      	mov	r0, r5
 801a71e:	47b8      	blx	r7
 801a720:	3001      	adds	r0, #1
 801a722:	d12b      	bne.n	801a77c <_printf_float+0x254>
 801a724:	e761      	b.n	801a5ea <_printf_float+0xc2>
 801a726:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 801a72a:	f240 80e2 	bls.w	801a8f2 <_printf_float+0x3ca>
 801a72e:	2200      	movs	r2, #0
 801a730:	2300      	movs	r3, #0
 801a732:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801a736:	f7fe f973 	bl	8018a20 <__aeabi_dcmpeq>
 801a73a:	2800      	cmp	r0, #0
 801a73c:	d03c      	beq.n	801a7b8 <_printf_float+0x290>
 801a73e:	2301      	movs	r3, #1
 801a740:	4a38      	ldr	r2, [pc, #224]	; (801a824 <_printf_float+0x2fc>)
 801a742:	4631      	mov	r1, r6
 801a744:	4628      	mov	r0, r5
 801a746:	47b8      	blx	r7
 801a748:	3001      	adds	r0, #1
 801a74a:	f43f af4e 	beq.w	801a5ea <_printf_float+0xc2>
 801a74e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a750:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801a752:	429a      	cmp	r2, r3
 801a754:	db02      	blt.n	801a75c <_printf_float+0x234>
 801a756:	6823      	ldr	r3, [r4, #0]
 801a758:	07d8      	lsls	r0, r3, #31
 801a75a:	d50f      	bpl.n	801a77c <_printf_float+0x254>
 801a75c:	9b05      	ldr	r3, [sp, #20]
 801a75e:	9a04      	ldr	r2, [sp, #16]
 801a760:	4631      	mov	r1, r6
 801a762:	4628      	mov	r0, r5
 801a764:	47b8      	blx	r7
 801a766:	3001      	adds	r0, #1
 801a768:	f43f af3f 	beq.w	801a5ea <_printf_float+0xc2>
 801a76c:	f04f 0800 	mov.w	r8, #0
 801a770:	f104 091a 	add.w	r9, r4, #26
 801a774:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a776:	3b01      	subs	r3, #1
 801a778:	4598      	cmp	r8, r3
 801a77a:	db12      	blt.n	801a7a2 <_printf_float+0x27a>
 801a77c:	6823      	ldr	r3, [r4, #0]
 801a77e:	079b      	lsls	r3, r3, #30
 801a780:	d509      	bpl.n	801a796 <_printf_float+0x26e>
 801a782:	f04f 0800 	mov.w	r8, #0
 801a786:	f104 0919 	add.w	r9, r4, #25
 801a78a:	68e3      	ldr	r3, [r4, #12]
 801a78c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801a78e:	1a9b      	subs	r3, r3, r2
 801a790:	4598      	cmp	r8, r3
 801a792:	f2c0 80ee 	blt.w	801a972 <_printf_float+0x44a>
 801a796:	68e0      	ldr	r0, [r4, #12]
 801a798:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801a79a:	4298      	cmp	r0, r3
 801a79c:	bfb8      	it	lt
 801a79e:	4618      	movlt	r0, r3
 801a7a0:	e725      	b.n	801a5ee <_printf_float+0xc6>
 801a7a2:	2301      	movs	r3, #1
 801a7a4:	464a      	mov	r2, r9
 801a7a6:	4631      	mov	r1, r6
 801a7a8:	4628      	mov	r0, r5
 801a7aa:	47b8      	blx	r7
 801a7ac:	3001      	adds	r0, #1
 801a7ae:	f43f af1c 	beq.w	801a5ea <_printf_float+0xc2>
 801a7b2:	f108 0801 	add.w	r8, r8, #1
 801a7b6:	e7dd      	b.n	801a774 <_printf_float+0x24c>
 801a7b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a7ba:	2b00      	cmp	r3, #0
 801a7bc:	dc34      	bgt.n	801a828 <_printf_float+0x300>
 801a7be:	2301      	movs	r3, #1
 801a7c0:	4a18      	ldr	r2, [pc, #96]	; (801a824 <_printf_float+0x2fc>)
 801a7c2:	4631      	mov	r1, r6
 801a7c4:	4628      	mov	r0, r5
 801a7c6:	47b8      	blx	r7
 801a7c8:	3001      	adds	r0, #1
 801a7ca:	f43f af0e 	beq.w	801a5ea <_printf_float+0xc2>
 801a7ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a7d0:	b923      	cbnz	r3, 801a7dc <_printf_float+0x2b4>
 801a7d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a7d4:	b913      	cbnz	r3, 801a7dc <_printf_float+0x2b4>
 801a7d6:	6823      	ldr	r3, [r4, #0]
 801a7d8:	07d9      	lsls	r1, r3, #31
 801a7da:	d5cf      	bpl.n	801a77c <_printf_float+0x254>
 801a7dc:	9b05      	ldr	r3, [sp, #20]
 801a7de:	9a04      	ldr	r2, [sp, #16]
 801a7e0:	4631      	mov	r1, r6
 801a7e2:	4628      	mov	r0, r5
 801a7e4:	47b8      	blx	r7
 801a7e6:	3001      	adds	r0, #1
 801a7e8:	f43f aeff 	beq.w	801a5ea <_printf_float+0xc2>
 801a7ec:	f04f 0900 	mov.w	r9, #0
 801a7f0:	f104 0a1a 	add.w	sl, r4, #26
 801a7f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a7f6:	425b      	negs	r3, r3
 801a7f8:	4599      	cmp	r9, r3
 801a7fa:	db01      	blt.n	801a800 <_printf_float+0x2d8>
 801a7fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a7fe:	e78b      	b.n	801a718 <_printf_float+0x1f0>
 801a800:	2301      	movs	r3, #1
 801a802:	4652      	mov	r2, sl
 801a804:	4631      	mov	r1, r6
 801a806:	4628      	mov	r0, r5
 801a808:	47b8      	blx	r7
 801a80a:	3001      	adds	r0, #1
 801a80c:	f43f aeed 	beq.w	801a5ea <_printf_float+0xc2>
 801a810:	f109 0901 	add.w	r9, r9, #1
 801a814:	e7ee      	b.n	801a7f4 <_printf_float+0x2cc>
 801a816:	bf00      	nop
 801a818:	7fefffff 	.word	0x7fefffff
 801a81c:	0801cd2f 	.word	0x0801cd2f
 801a820:	0801cd33 	.word	0x0801cd33
 801a824:	0801cd3f 	.word	0x0801cd3f
 801a828:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801a82a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801a82c:	429a      	cmp	r2, r3
 801a82e:	bfa8      	it	ge
 801a830:	461a      	movge	r2, r3
 801a832:	2a00      	cmp	r2, #0
 801a834:	4691      	mov	r9, r2
 801a836:	dc38      	bgt.n	801a8aa <_printf_float+0x382>
 801a838:	f104 031a 	add.w	r3, r4, #26
 801a83c:	f04f 0b00 	mov.w	fp, #0
 801a840:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801a844:	9306      	str	r3, [sp, #24]
 801a846:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 801a84a:	ebaa 0309 	sub.w	r3, sl, r9
 801a84e:	459b      	cmp	fp, r3
 801a850:	db33      	blt.n	801a8ba <_printf_float+0x392>
 801a852:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a854:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801a856:	429a      	cmp	r2, r3
 801a858:	db3a      	blt.n	801a8d0 <_printf_float+0x3a8>
 801a85a:	6823      	ldr	r3, [r4, #0]
 801a85c:	07da      	lsls	r2, r3, #31
 801a85e:	d437      	bmi.n	801a8d0 <_printf_float+0x3a8>
 801a860:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a862:	9909      	ldr	r1, [sp, #36]	; 0x24
 801a864:	eba3 020a 	sub.w	r2, r3, sl
 801a868:	eba3 0901 	sub.w	r9, r3, r1
 801a86c:	4591      	cmp	r9, r2
 801a86e:	bfa8      	it	ge
 801a870:	4691      	movge	r9, r2
 801a872:	f1b9 0f00 	cmp.w	r9, #0
 801a876:	dc33      	bgt.n	801a8e0 <_printf_float+0x3b8>
 801a878:	f04f 0800 	mov.w	r8, #0
 801a87c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801a880:	f104 0a1a 	add.w	sl, r4, #26
 801a884:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801a886:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a888:	1a9b      	subs	r3, r3, r2
 801a88a:	eba3 0309 	sub.w	r3, r3, r9
 801a88e:	4598      	cmp	r8, r3
 801a890:	f6bf af74 	bge.w	801a77c <_printf_float+0x254>
 801a894:	2301      	movs	r3, #1
 801a896:	4652      	mov	r2, sl
 801a898:	4631      	mov	r1, r6
 801a89a:	4628      	mov	r0, r5
 801a89c:	47b8      	blx	r7
 801a89e:	3001      	adds	r0, #1
 801a8a0:	f43f aea3 	beq.w	801a5ea <_printf_float+0xc2>
 801a8a4:	f108 0801 	add.w	r8, r8, #1
 801a8a8:	e7ec      	b.n	801a884 <_printf_float+0x35c>
 801a8aa:	4613      	mov	r3, r2
 801a8ac:	4631      	mov	r1, r6
 801a8ae:	4642      	mov	r2, r8
 801a8b0:	4628      	mov	r0, r5
 801a8b2:	47b8      	blx	r7
 801a8b4:	3001      	adds	r0, #1
 801a8b6:	d1bf      	bne.n	801a838 <_printf_float+0x310>
 801a8b8:	e697      	b.n	801a5ea <_printf_float+0xc2>
 801a8ba:	2301      	movs	r3, #1
 801a8bc:	9a06      	ldr	r2, [sp, #24]
 801a8be:	4631      	mov	r1, r6
 801a8c0:	4628      	mov	r0, r5
 801a8c2:	47b8      	blx	r7
 801a8c4:	3001      	adds	r0, #1
 801a8c6:	f43f ae90 	beq.w	801a5ea <_printf_float+0xc2>
 801a8ca:	f10b 0b01 	add.w	fp, fp, #1
 801a8ce:	e7ba      	b.n	801a846 <_printf_float+0x31e>
 801a8d0:	9b05      	ldr	r3, [sp, #20]
 801a8d2:	9a04      	ldr	r2, [sp, #16]
 801a8d4:	4631      	mov	r1, r6
 801a8d6:	4628      	mov	r0, r5
 801a8d8:	47b8      	blx	r7
 801a8da:	3001      	adds	r0, #1
 801a8dc:	d1c0      	bne.n	801a860 <_printf_float+0x338>
 801a8de:	e684      	b.n	801a5ea <_printf_float+0xc2>
 801a8e0:	464b      	mov	r3, r9
 801a8e2:	eb08 020a 	add.w	r2, r8, sl
 801a8e6:	4631      	mov	r1, r6
 801a8e8:	4628      	mov	r0, r5
 801a8ea:	47b8      	blx	r7
 801a8ec:	3001      	adds	r0, #1
 801a8ee:	d1c3      	bne.n	801a878 <_printf_float+0x350>
 801a8f0:	e67b      	b.n	801a5ea <_printf_float+0xc2>
 801a8f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801a8f4:	2a01      	cmp	r2, #1
 801a8f6:	dc01      	bgt.n	801a8fc <_printf_float+0x3d4>
 801a8f8:	07db      	lsls	r3, r3, #31
 801a8fa:	d537      	bpl.n	801a96c <_printf_float+0x444>
 801a8fc:	2301      	movs	r3, #1
 801a8fe:	4642      	mov	r2, r8
 801a900:	4631      	mov	r1, r6
 801a902:	4628      	mov	r0, r5
 801a904:	47b8      	blx	r7
 801a906:	3001      	adds	r0, #1
 801a908:	f43f ae6f 	beq.w	801a5ea <_printf_float+0xc2>
 801a90c:	9b05      	ldr	r3, [sp, #20]
 801a90e:	9a04      	ldr	r2, [sp, #16]
 801a910:	4631      	mov	r1, r6
 801a912:	4628      	mov	r0, r5
 801a914:	47b8      	blx	r7
 801a916:	3001      	adds	r0, #1
 801a918:	f43f ae67 	beq.w	801a5ea <_printf_float+0xc2>
 801a91c:	2200      	movs	r2, #0
 801a91e:	2300      	movs	r3, #0
 801a920:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801a924:	f7fe f87c 	bl	8018a20 <__aeabi_dcmpeq>
 801a928:	b158      	cbz	r0, 801a942 <_printf_float+0x41a>
 801a92a:	f04f 0800 	mov.w	r8, #0
 801a92e:	f104 0a1a 	add.w	sl, r4, #26
 801a932:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a934:	3b01      	subs	r3, #1
 801a936:	4598      	cmp	r8, r3
 801a938:	db0d      	blt.n	801a956 <_printf_float+0x42e>
 801a93a:	464b      	mov	r3, r9
 801a93c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801a940:	e6eb      	b.n	801a71a <_printf_float+0x1f2>
 801a942:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a944:	f108 0201 	add.w	r2, r8, #1
 801a948:	3b01      	subs	r3, #1
 801a94a:	4631      	mov	r1, r6
 801a94c:	4628      	mov	r0, r5
 801a94e:	47b8      	blx	r7
 801a950:	3001      	adds	r0, #1
 801a952:	d1f2      	bne.n	801a93a <_printf_float+0x412>
 801a954:	e649      	b.n	801a5ea <_printf_float+0xc2>
 801a956:	2301      	movs	r3, #1
 801a958:	4652      	mov	r2, sl
 801a95a:	4631      	mov	r1, r6
 801a95c:	4628      	mov	r0, r5
 801a95e:	47b8      	blx	r7
 801a960:	3001      	adds	r0, #1
 801a962:	f43f ae42 	beq.w	801a5ea <_printf_float+0xc2>
 801a966:	f108 0801 	add.w	r8, r8, #1
 801a96a:	e7e2      	b.n	801a932 <_printf_float+0x40a>
 801a96c:	2301      	movs	r3, #1
 801a96e:	4642      	mov	r2, r8
 801a970:	e7eb      	b.n	801a94a <_printf_float+0x422>
 801a972:	2301      	movs	r3, #1
 801a974:	464a      	mov	r2, r9
 801a976:	4631      	mov	r1, r6
 801a978:	4628      	mov	r0, r5
 801a97a:	47b8      	blx	r7
 801a97c:	3001      	adds	r0, #1
 801a97e:	f43f ae34 	beq.w	801a5ea <_printf_float+0xc2>
 801a982:	f108 0801 	add.w	r8, r8, #1
 801a986:	e700      	b.n	801a78a <_printf_float+0x262>
 801a988:	4642      	mov	r2, r8
 801a98a:	464b      	mov	r3, r9
 801a98c:	4640      	mov	r0, r8
 801a98e:	4649      	mov	r1, r9
 801a990:	f7fe f878 	bl	8018a84 <__aeabi_dcmpun>
 801a994:	2800      	cmp	r0, #0
 801a996:	f43f ae2d 	beq.w	801a5f4 <_printf_float+0xcc>
 801a99a:	4b01      	ldr	r3, [pc, #4]	; (801a9a0 <_printf_float+0x478>)
 801a99c:	4a01      	ldr	r2, [pc, #4]	; (801a9a4 <_printf_float+0x47c>)
 801a99e:	e60e      	b.n	801a5be <_printf_float+0x96>
 801a9a0:	0801cd37 	.word	0x0801cd37
 801a9a4:	0801cd3b 	.word	0x0801cd3b

0801a9a8 <_printf_common>:
 801a9a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a9ac:	4691      	mov	r9, r2
 801a9ae:	461f      	mov	r7, r3
 801a9b0:	688a      	ldr	r2, [r1, #8]
 801a9b2:	690b      	ldr	r3, [r1, #16]
 801a9b4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801a9b8:	4293      	cmp	r3, r2
 801a9ba:	bfb8      	it	lt
 801a9bc:	4613      	movlt	r3, r2
 801a9be:	f8c9 3000 	str.w	r3, [r9]
 801a9c2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801a9c6:	4606      	mov	r6, r0
 801a9c8:	460c      	mov	r4, r1
 801a9ca:	b112      	cbz	r2, 801a9d2 <_printf_common+0x2a>
 801a9cc:	3301      	adds	r3, #1
 801a9ce:	f8c9 3000 	str.w	r3, [r9]
 801a9d2:	6823      	ldr	r3, [r4, #0]
 801a9d4:	0699      	lsls	r1, r3, #26
 801a9d6:	bf42      	ittt	mi
 801a9d8:	f8d9 3000 	ldrmi.w	r3, [r9]
 801a9dc:	3302      	addmi	r3, #2
 801a9de:	f8c9 3000 	strmi.w	r3, [r9]
 801a9e2:	6825      	ldr	r5, [r4, #0]
 801a9e4:	f015 0506 	ands.w	r5, r5, #6
 801a9e8:	d107      	bne.n	801a9fa <_printf_common+0x52>
 801a9ea:	f104 0a19 	add.w	sl, r4, #25
 801a9ee:	68e3      	ldr	r3, [r4, #12]
 801a9f0:	f8d9 2000 	ldr.w	r2, [r9]
 801a9f4:	1a9b      	subs	r3, r3, r2
 801a9f6:	429d      	cmp	r5, r3
 801a9f8:	db29      	blt.n	801aa4e <_printf_common+0xa6>
 801a9fa:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 801a9fe:	6822      	ldr	r2, [r4, #0]
 801aa00:	3300      	adds	r3, #0
 801aa02:	bf18      	it	ne
 801aa04:	2301      	movne	r3, #1
 801aa06:	0692      	lsls	r2, r2, #26
 801aa08:	d42e      	bmi.n	801aa68 <_printf_common+0xc0>
 801aa0a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801aa0e:	4639      	mov	r1, r7
 801aa10:	4630      	mov	r0, r6
 801aa12:	47c0      	blx	r8
 801aa14:	3001      	adds	r0, #1
 801aa16:	d021      	beq.n	801aa5c <_printf_common+0xb4>
 801aa18:	6823      	ldr	r3, [r4, #0]
 801aa1a:	68e5      	ldr	r5, [r4, #12]
 801aa1c:	f8d9 2000 	ldr.w	r2, [r9]
 801aa20:	f003 0306 	and.w	r3, r3, #6
 801aa24:	2b04      	cmp	r3, #4
 801aa26:	bf08      	it	eq
 801aa28:	1aad      	subeq	r5, r5, r2
 801aa2a:	68a3      	ldr	r3, [r4, #8]
 801aa2c:	6922      	ldr	r2, [r4, #16]
 801aa2e:	bf0c      	ite	eq
 801aa30:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801aa34:	2500      	movne	r5, #0
 801aa36:	4293      	cmp	r3, r2
 801aa38:	bfc4      	itt	gt
 801aa3a:	1a9b      	subgt	r3, r3, r2
 801aa3c:	18ed      	addgt	r5, r5, r3
 801aa3e:	f04f 0900 	mov.w	r9, #0
 801aa42:	341a      	adds	r4, #26
 801aa44:	454d      	cmp	r5, r9
 801aa46:	d11b      	bne.n	801aa80 <_printf_common+0xd8>
 801aa48:	2000      	movs	r0, #0
 801aa4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801aa4e:	2301      	movs	r3, #1
 801aa50:	4652      	mov	r2, sl
 801aa52:	4639      	mov	r1, r7
 801aa54:	4630      	mov	r0, r6
 801aa56:	47c0      	blx	r8
 801aa58:	3001      	adds	r0, #1
 801aa5a:	d103      	bne.n	801aa64 <_printf_common+0xbc>
 801aa5c:	f04f 30ff 	mov.w	r0, #4294967295
 801aa60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801aa64:	3501      	adds	r5, #1
 801aa66:	e7c2      	b.n	801a9ee <_printf_common+0x46>
 801aa68:	18e1      	adds	r1, r4, r3
 801aa6a:	1c5a      	adds	r2, r3, #1
 801aa6c:	2030      	movs	r0, #48	; 0x30
 801aa6e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801aa72:	4422      	add	r2, r4
 801aa74:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801aa78:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801aa7c:	3302      	adds	r3, #2
 801aa7e:	e7c4      	b.n	801aa0a <_printf_common+0x62>
 801aa80:	2301      	movs	r3, #1
 801aa82:	4622      	mov	r2, r4
 801aa84:	4639      	mov	r1, r7
 801aa86:	4630      	mov	r0, r6
 801aa88:	47c0      	blx	r8
 801aa8a:	3001      	adds	r0, #1
 801aa8c:	d0e6      	beq.n	801aa5c <_printf_common+0xb4>
 801aa8e:	f109 0901 	add.w	r9, r9, #1
 801aa92:	e7d7      	b.n	801aa44 <_printf_common+0x9c>

0801aa94 <_printf_i>:
 801aa94:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801aa98:	4617      	mov	r7, r2
 801aa9a:	7e0a      	ldrb	r2, [r1, #24]
 801aa9c:	b085      	sub	sp, #20
 801aa9e:	2a6e      	cmp	r2, #110	; 0x6e
 801aaa0:	4698      	mov	r8, r3
 801aaa2:	4606      	mov	r6, r0
 801aaa4:	460c      	mov	r4, r1
 801aaa6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801aaa8:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 801aaac:	f000 80bc 	beq.w	801ac28 <_printf_i+0x194>
 801aab0:	d81a      	bhi.n	801aae8 <_printf_i+0x54>
 801aab2:	2a63      	cmp	r2, #99	; 0x63
 801aab4:	d02e      	beq.n	801ab14 <_printf_i+0x80>
 801aab6:	d80a      	bhi.n	801aace <_printf_i+0x3a>
 801aab8:	2a00      	cmp	r2, #0
 801aaba:	f000 80c8 	beq.w	801ac4e <_printf_i+0x1ba>
 801aabe:	2a58      	cmp	r2, #88	; 0x58
 801aac0:	f000 808a 	beq.w	801abd8 <_printf_i+0x144>
 801aac4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801aac8:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 801aacc:	e02a      	b.n	801ab24 <_printf_i+0x90>
 801aace:	2a64      	cmp	r2, #100	; 0x64
 801aad0:	d001      	beq.n	801aad6 <_printf_i+0x42>
 801aad2:	2a69      	cmp	r2, #105	; 0x69
 801aad4:	d1f6      	bne.n	801aac4 <_printf_i+0x30>
 801aad6:	6821      	ldr	r1, [r4, #0]
 801aad8:	681a      	ldr	r2, [r3, #0]
 801aada:	f011 0f80 	tst.w	r1, #128	; 0x80
 801aade:	d023      	beq.n	801ab28 <_printf_i+0x94>
 801aae0:	1d11      	adds	r1, r2, #4
 801aae2:	6019      	str	r1, [r3, #0]
 801aae4:	6813      	ldr	r3, [r2, #0]
 801aae6:	e027      	b.n	801ab38 <_printf_i+0xa4>
 801aae8:	2a73      	cmp	r2, #115	; 0x73
 801aaea:	f000 80b4 	beq.w	801ac56 <_printf_i+0x1c2>
 801aaee:	d808      	bhi.n	801ab02 <_printf_i+0x6e>
 801aaf0:	2a6f      	cmp	r2, #111	; 0x6f
 801aaf2:	d02a      	beq.n	801ab4a <_printf_i+0xb6>
 801aaf4:	2a70      	cmp	r2, #112	; 0x70
 801aaf6:	d1e5      	bne.n	801aac4 <_printf_i+0x30>
 801aaf8:	680a      	ldr	r2, [r1, #0]
 801aafa:	f042 0220 	orr.w	r2, r2, #32
 801aafe:	600a      	str	r2, [r1, #0]
 801ab00:	e003      	b.n	801ab0a <_printf_i+0x76>
 801ab02:	2a75      	cmp	r2, #117	; 0x75
 801ab04:	d021      	beq.n	801ab4a <_printf_i+0xb6>
 801ab06:	2a78      	cmp	r2, #120	; 0x78
 801ab08:	d1dc      	bne.n	801aac4 <_printf_i+0x30>
 801ab0a:	2278      	movs	r2, #120	; 0x78
 801ab0c:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 801ab10:	496e      	ldr	r1, [pc, #440]	; (801accc <_printf_i+0x238>)
 801ab12:	e064      	b.n	801abde <_printf_i+0x14a>
 801ab14:	681a      	ldr	r2, [r3, #0]
 801ab16:	f101 0542 	add.w	r5, r1, #66	; 0x42
 801ab1a:	1d11      	adds	r1, r2, #4
 801ab1c:	6019      	str	r1, [r3, #0]
 801ab1e:	6813      	ldr	r3, [r2, #0]
 801ab20:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801ab24:	2301      	movs	r3, #1
 801ab26:	e0a3      	b.n	801ac70 <_printf_i+0x1dc>
 801ab28:	f011 0f40 	tst.w	r1, #64	; 0x40
 801ab2c:	f102 0104 	add.w	r1, r2, #4
 801ab30:	6019      	str	r1, [r3, #0]
 801ab32:	d0d7      	beq.n	801aae4 <_printf_i+0x50>
 801ab34:	f9b2 3000 	ldrsh.w	r3, [r2]
 801ab38:	2b00      	cmp	r3, #0
 801ab3a:	da03      	bge.n	801ab44 <_printf_i+0xb0>
 801ab3c:	222d      	movs	r2, #45	; 0x2d
 801ab3e:	425b      	negs	r3, r3
 801ab40:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 801ab44:	4962      	ldr	r1, [pc, #392]	; (801acd0 <_printf_i+0x23c>)
 801ab46:	220a      	movs	r2, #10
 801ab48:	e017      	b.n	801ab7a <_printf_i+0xe6>
 801ab4a:	6820      	ldr	r0, [r4, #0]
 801ab4c:	6819      	ldr	r1, [r3, #0]
 801ab4e:	f010 0f80 	tst.w	r0, #128	; 0x80
 801ab52:	d003      	beq.n	801ab5c <_printf_i+0xc8>
 801ab54:	1d08      	adds	r0, r1, #4
 801ab56:	6018      	str	r0, [r3, #0]
 801ab58:	680b      	ldr	r3, [r1, #0]
 801ab5a:	e006      	b.n	801ab6a <_printf_i+0xd6>
 801ab5c:	f010 0f40 	tst.w	r0, #64	; 0x40
 801ab60:	f101 0004 	add.w	r0, r1, #4
 801ab64:	6018      	str	r0, [r3, #0]
 801ab66:	d0f7      	beq.n	801ab58 <_printf_i+0xc4>
 801ab68:	880b      	ldrh	r3, [r1, #0]
 801ab6a:	4959      	ldr	r1, [pc, #356]	; (801acd0 <_printf_i+0x23c>)
 801ab6c:	2a6f      	cmp	r2, #111	; 0x6f
 801ab6e:	bf14      	ite	ne
 801ab70:	220a      	movne	r2, #10
 801ab72:	2208      	moveq	r2, #8
 801ab74:	2000      	movs	r0, #0
 801ab76:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 801ab7a:	6865      	ldr	r5, [r4, #4]
 801ab7c:	60a5      	str	r5, [r4, #8]
 801ab7e:	2d00      	cmp	r5, #0
 801ab80:	f2c0 809c 	blt.w	801acbc <_printf_i+0x228>
 801ab84:	6820      	ldr	r0, [r4, #0]
 801ab86:	f020 0004 	bic.w	r0, r0, #4
 801ab8a:	6020      	str	r0, [r4, #0]
 801ab8c:	2b00      	cmp	r3, #0
 801ab8e:	d13f      	bne.n	801ac10 <_printf_i+0x17c>
 801ab90:	2d00      	cmp	r5, #0
 801ab92:	f040 8095 	bne.w	801acc0 <_printf_i+0x22c>
 801ab96:	4675      	mov	r5, lr
 801ab98:	2a08      	cmp	r2, #8
 801ab9a:	d10b      	bne.n	801abb4 <_printf_i+0x120>
 801ab9c:	6823      	ldr	r3, [r4, #0]
 801ab9e:	07da      	lsls	r2, r3, #31
 801aba0:	d508      	bpl.n	801abb4 <_printf_i+0x120>
 801aba2:	6923      	ldr	r3, [r4, #16]
 801aba4:	6862      	ldr	r2, [r4, #4]
 801aba6:	429a      	cmp	r2, r3
 801aba8:	bfde      	ittt	le
 801abaa:	2330      	movle	r3, #48	; 0x30
 801abac:	f805 3c01 	strble.w	r3, [r5, #-1]
 801abb0:	f105 35ff 	addle.w	r5, r5, #4294967295
 801abb4:	ebae 0305 	sub.w	r3, lr, r5
 801abb8:	6123      	str	r3, [r4, #16]
 801abba:	f8cd 8000 	str.w	r8, [sp]
 801abbe:	463b      	mov	r3, r7
 801abc0:	aa03      	add	r2, sp, #12
 801abc2:	4621      	mov	r1, r4
 801abc4:	4630      	mov	r0, r6
 801abc6:	f7ff feef 	bl	801a9a8 <_printf_common>
 801abca:	3001      	adds	r0, #1
 801abcc:	d155      	bne.n	801ac7a <_printf_i+0x1e6>
 801abce:	f04f 30ff 	mov.w	r0, #4294967295
 801abd2:	b005      	add	sp, #20
 801abd4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801abd8:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 801abdc:	493c      	ldr	r1, [pc, #240]	; (801acd0 <_printf_i+0x23c>)
 801abde:	6822      	ldr	r2, [r4, #0]
 801abe0:	6818      	ldr	r0, [r3, #0]
 801abe2:	f012 0f80 	tst.w	r2, #128	; 0x80
 801abe6:	f100 0504 	add.w	r5, r0, #4
 801abea:	601d      	str	r5, [r3, #0]
 801abec:	d001      	beq.n	801abf2 <_printf_i+0x15e>
 801abee:	6803      	ldr	r3, [r0, #0]
 801abf0:	e002      	b.n	801abf8 <_printf_i+0x164>
 801abf2:	0655      	lsls	r5, r2, #25
 801abf4:	d5fb      	bpl.n	801abee <_printf_i+0x15a>
 801abf6:	8803      	ldrh	r3, [r0, #0]
 801abf8:	07d0      	lsls	r0, r2, #31
 801abfa:	bf44      	itt	mi
 801abfc:	f042 0220 	orrmi.w	r2, r2, #32
 801ac00:	6022      	strmi	r2, [r4, #0]
 801ac02:	b91b      	cbnz	r3, 801ac0c <_printf_i+0x178>
 801ac04:	6822      	ldr	r2, [r4, #0]
 801ac06:	f022 0220 	bic.w	r2, r2, #32
 801ac0a:	6022      	str	r2, [r4, #0]
 801ac0c:	2210      	movs	r2, #16
 801ac0e:	e7b1      	b.n	801ab74 <_printf_i+0xe0>
 801ac10:	4675      	mov	r5, lr
 801ac12:	fbb3 f0f2 	udiv	r0, r3, r2
 801ac16:	fb02 3310 	mls	r3, r2, r0, r3
 801ac1a:	5ccb      	ldrb	r3, [r1, r3]
 801ac1c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 801ac20:	4603      	mov	r3, r0
 801ac22:	2800      	cmp	r0, #0
 801ac24:	d1f5      	bne.n	801ac12 <_printf_i+0x17e>
 801ac26:	e7b7      	b.n	801ab98 <_printf_i+0x104>
 801ac28:	6808      	ldr	r0, [r1, #0]
 801ac2a:	681a      	ldr	r2, [r3, #0]
 801ac2c:	6949      	ldr	r1, [r1, #20]
 801ac2e:	f010 0f80 	tst.w	r0, #128	; 0x80
 801ac32:	d004      	beq.n	801ac3e <_printf_i+0x1aa>
 801ac34:	1d10      	adds	r0, r2, #4
 801ac36:	6018      	str	r0, [r3, #0]
 801ac38:	6813      	ldr	r3, [r2, #0]
 801ac3a:	6019      	str	r1, [r3, #0]
 801ac3c:	e007      	b.n	801ac4e <_printf_i+0x1ba>
 801ac3e:	f010 0f40 	tst.w	r0, #64	; 0x40
 801ac42:	f102 0004 	add.w	r0, r2, #4
 801ac46:	6018      	str	r0, [r3, #0]
 801ac48:	6813      	ldr	r3, [r2, #0]
 801ac4a:	d0f6      	beq.n	801ac3a <_printf_i+0x1a6>
 801ac4c:	8019      	strh	r1, [r3, #0]
 801ac4e:	2300      	movs	r3, #0
 801ac50:	6123      	str	r3, [r4, #16]
 801ac52:	4675      	mov	r5, lr
 801ac54:	e7b1      	b.n	801abba <_printf_i+0x126>
 801ac56:	681a      	ldr	r2, [r3, #0]
 801ac58:	1d11      	adds	r1, r2, #4
 801ac5a:	6019      	str	r1, [r3, #0]
 801ac5c:	6815      	ldr	r5, [r2, #0]
 801ac5e:	6862      	ldr	r2, [r4, #4]
 801ac60:	2100      	movs	r1, #0
 801ac62:	4628      	mov	r0, r5
 801ac64:	f7fd fa6c 	bl	8018140 <memchr>
 801ac68:	b108      	cbz	r0, 801ac6e <_printf_i+0x1da>
 801ac6a:	1b40      	subs	r0, r0, r5
 801ac6c:	6060      	str	r0, [r4, #4]
 801ac6e:	6863      	ldr	r3, [r4, #4]
 801ac70:	6123      	str	r3, [r4, #16]
 801ac72:	2300      	movs	r3, #0
 801ac74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801ac78:	e79f      	b.n	801abba <_printf_i+0x126>
 801ac7a:	6923      	ldr	r3, [r4, #16]
 801ac7c:	462a      	mov	r2, r5
 801ac7e:	4639      	mov	r1, r7
 801ac80:	4630      	mov	r0, r6
 801ac82:	47c0      	blx	r8
 801ac84:	3001      	adds	r0, #1
 801ac86:	d0a2      	beq.n	801abce <_printf_i+0x13a>
 801ac88:	6823      	ldr	r3, [r4, #0]
 801ac8a:	079b      	lsls	r3, r3, #30
 801ac8c:	d507      	bpl.n	801ac9e <_printf_i+0x20a>
 801ac8e:	2500      	movs	r5, #0
 801ac90:	f104 0919 	add.w	r9, r4, #25
 801ac94:	68e3      	ldr	r3, [r4, #12]
 801ac96:	9a03      	ldr	r2, [sp, #12]
 801ac98:	1a9b      	subs	r3, r3, r2
 801ac9a:	429d      	cmp	r5, r3
 801ac9c:	db05      	blt.n	801acaa <_printf_i+0x216>
 801ac9e:	68e0      	ldr	r0, [r4, #12]
 801aca0:	9b03      	ldr	r3, [sp, #12]
 801aca2:	4298      	cmp	r0, r3
 801aca4:	bfb8      	it	lt
 801aca6:	4618      	movlt	r0, r3
 801aca8:	e793      	b.n	801abd2 <_printf_i+0x13e>
 801acaa:	2301      	movs	r3, #1
 801acac:	464a      	mov	r2, r9
 801acae:	4639      	mov	r1, r7
 801acb0:	4630      	mov	r0, r6
 801acb2:	47c0      	blx	r8
 801acb4:	3001      	adds	r0, #1
 801acb6:	d08a      	beq.n	801abce <_printf_i+0x13a>
 801acb8:	3501      	adds	r5, #1
 801acba:	e7eb      	b.n	801ac94 <_printf_i+0x200>
 801acbc:	2b00      	cmp	r3, #0
 801acbe:	d1a7      	bne.n	801ac10 <_printf_i+0x17c>
 801acc0:	780b      	ldrb	r3, [r1, #0]
 801acc2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801acc6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801acca:	e765      	b.n	801ab98 <_printf_i+0x104>
 801accc:	0801cd52 	.word	0x0801cd52
 801acd0:	0801cd41 	.word	0x0801cd41

0801acd4 <iprintf>:
 801acd4:	b40f      	push	{r0, r1, r2, r3}
 801acd6:	4b0a      	ldr	r3, [pc, #40]	; (801ad00 <iprintf+0x2c>)
 801acd8:	b513      	push	{r0, r1, r4, lr}
 801acda:	681c      	ldr	r4, [r3, #0]
 801acdc:	b124      	cbz	r4, 801ace8 <iprintf+0x14>
 801acde:	69a3      	ldr	r3, [r4, #24]
 801ace0:	b913      	cbnz	r3, 801ace8 <iprintf+0x14>
 801ace2:	4620      	mov	r0, r4
 801ace4:	f001 f880 	bl	801bde8 <__sinit>
 801ace8:	ab05      	add	r3, sp, #20
 801acea:	9a04      	ldr	r2, [sp, #16]
 801acec:	68a1      	ldr	r1, [r4, #8]
 801acee:	9301      	str	r3, [sp, #4]
 801acf0:	4620      	mov	r0, r4
 801acf2:	f001 fd31 	bl	801c758 <_vfiprintf_r>
 801acf6:	b002      	add	sp, #8
 801acf8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801acfc:	b004      	add	sp, #16
 801acfe:	4770      	bx	lr
 801ad00:	20000010 	.word	0x20000010

0801ad04 <_puts_r>:
 801ad04:	b570      	push	{r4, r5, r6, lr}
 801ad06:	460e      	mov	r6, r1
 801ad08:	4605      	mov	r5, r0
 801ad0a:	b118      	cbz	r0, 801ad14 <_puts_r+0x10>
 801ad0c:	6983      	ldr	r3, [r0, #24]
 801ad0e:	b90b      	cbnz	r3, 801ad14 <_puts_r+0x10>
 801ad10:	f001 f86a 	bl	801bde8 <__sinit>
 801ad14:	69ab      	ldr	r3, [r5, #24]
 801ad16:	68ac      	ldr	r4, [r5, #8]
 801ad18:	b913      	cbnz	r3, 801ad20 <_puts_r+0x1c>
 801ad1a:	4628      	mov	r0, r5
 801ad1c:	f001 f864 	bl	801bde8 <__sinit>
 801ad20:	4b23      	ldr	r3, [pc, #140]	; (801adb0 <_puts_r+0xac>)
 801ad22:	429c      	cmp	r4, r3
 801ad24:	d117      	bne.n	801ad56 <_puts_r+0x52>
 801ad26:	686c      	ldr	r4, [r5, #4]
 801ad28:	89a3      	ldrh	r3, [r4, #12]
 801ad2a:	071b      	lsls	r3, r3, #28
 801ad2c:	d51d      	bpl.n	801ad6a <_puts_r+0x66>
 801ad2e:	6923      	ldr	r3, [r4, #16]
 801ad30:	b1db      	cbz	r3, 801ad6a <_puts_r+0x66>
 801ad32:	3e01      	subs	r6, #1
 801ad34:	68a3      	ldr	r3, [r4, #8]
 801ad36:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801ad3a:	3b01      	subs	r3, #1
 801ad3c:	60a3      	str	r3, [r4, #8]
 801ad3e:	b9e9      	cbnz	r1, 801ad7c <_puts_r+0x78>
 801ad40:	2b00      	cmp	r3, #0
 801ad42:	da2e      	bge.n	801ada2 <_puts_r+0x9e>
 801ad44:	4622      	mov	r2, r4
 801ad46:	210a      	movs	r1, #10
 801ad48:	4628      	mov	r0, r5
 801ad4a:	f000 f83f 	bl	801adcc <__swbuf_r>
 801ad4e:	3001      	adds	r0, #1
 801ad50:	d011      	beq.n	801ad76 <_puts_r+0x72>
 801ad52:	200a      	movs	r0, #10
 801ad54:	bd70      	pop	{r4, r5, r6, pc}
 801ad56:	4b17      	ldr	r3, [pc, #92]	; (801adb4 <_puts_r+0xb0>)
 801ad58:	429c      	cmp	r4, r3
 801ad5a:	d101      	bne.n	801ad60 <_puts_r+0x5c>
 801ad5c:	68ac      	ldr	r4, [r5, #8]
 801ad5e:	e7e3      	b.n	801ad28 <_puts_r+0x24>
 801ad60:	4b15      	ldr	r3, [pc, #84]	; (801adb8 <_puts_r+0xb4>)
 801ad62:	429c      	cmp	r4, r3
 801ad64:	bf08      	it	eq
 801ad66:	68ec      	ldreq	r4, [r5, #12]
 801ad68:	e7de      	b.n	801ad28 <_puts_r+0x24>
 801ad6a:	4621      	mov	r1, r4
 801ad6c:	4628      	mov	r0, r5
 801ad6e:	f000 f87f 	bl	801ae70 <__swsetup_r>
 801ad72:	2800      	cmp	r0, #0
 801ad74:	d0dd      	beq.n	801ad32 <_puts_r+0x2e>
 801ad76:	f04f 30ff 	mov.w	r0, #4294967295
 801ad7a:	bd70      	pop	{r4, r5, r6, pc}
 801ad7c:	2b00      	cmp	r3, #0
 801ad7e:	da04      	bge.n	801ad8a <_puts_r+0x86>
 801ad80:	69a2      	ldr	r2, [r4, #24]
 801ad82:	4293      	cmp	r3, r2
 801ad84:	db06      	blt.n	801ad94 <_puts_r+0x90>
 801ad86:	290a      	cmp	r1, #10
 801ad88:	d004      	beq.n	801ad94 <_puts_r+0x90>
 801ad8a:	6823      	ldr	r3, [r4, #0]
 801ad8c:	1c5a      	adds	r2, r3, #1
 801ad8e:	6022      	str	r2, [r4, #0]
 801ad90:	7019      	strb	r1, [r3, #0]
 801ad92:	e7cf      	b.n	801ad34 <_puts_r+0x30>
 801ad94:	4622      	mov	r2, r4
 801ad96:	4628      	mov	r0, r5
 801ad98:	f000 f818 	bl	801adcc <__swbuf_r>
 801ad9c:	3001      	adds	r0, #1
 801ad9e:	d1c9      	bne.n	801ad34 <_puts_r+0x30>
 801ada0:	e7e9      	b.n	801ad76 <_puts_r+0x72>
 801ada2:	6823      	ldr	r3, [r4, #0]
 801ada4:	200a      	movs	r0, #10
 801ada6:	1c5a      	adds	r2, r3, #1
 801ada8:	6022      	str	r2, [r4, #0]
 801adaa:	7018      	strb	r0, [r3, #0]
 801adac:	bd70      	pop	{r4, r5, r6, pc}
 801adae:	bf00      	nop
 801adb0:	0801cd90 	.word	0x0801cd90
 801adb4:	0801cdb0 	.word	0x0801cdb0
 801adb8:	0801cd70 	.word	0x0801cd70

0801adbc <puts>:
 801adbc:	4b02      	ldr	r3, [pc, #8]	; (801adc8 <puts+0xc>)
 801adbe:	4601      	mov	r1, r0
 801adc0:	6818      	ldr	r0, [r3, #0]
 801adc2:	f7ff bf9f 	b.w	801ad04 <_puts_r>
 801adc6:	bf00      	nop
 801adc8:	20000010 	.word	0x20000010

0801adcc <__swbuf_r>:
 801adcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801adce:	460e      	mov	r6, r1
 801add0:	4614      	mov	r4, r2
 801add2:	4605      	mov	r5, r0
 801add4:	b118      	cbz	r0, 801adde <__swbuf_r+0x12>
 801add6:	6983      	ldr	r3, [r0, #24]
 801add8:	b90b      	cbnz	r3, 801adde <__swbuf_r+0x12>
 801adda:	f001 f805 	bl	801bde8 <__sinit>
 801adde:	4b21      	ldr	r3, [pc, #132]	; (801ae64 <__swbuf_r+0x98>)
 801ade0:	429c      	cmp	r4, r3
 801ade2:	d12a      	bne.n	801ae3a <__swbuf_r+0x6e>
 801ade4:	686c      	ldr	r4, [r5, #4]
 801ade6:	69a3      	ldr	r3, [r4, #24]
 801ade8:	60a3      	str	r3, [r4, #8]
 801adea:	89a3      	ldrh	r3, [r4, #12]
 801adec:	071a      	lsls	r2, r3, #28
 801adee:	d52e      	bpl.n	801ae4e <__swbuf_r+0x82>
 801adf0:	6923      	ldr	r3, [r4, #16]
 801adf2:	b363      	cbz	r3, 801ae4e <__swbuf_r+0x82>
 801adf4:	6923      	ldr	r3, [r4, #16]
 801adf6:	6820      	ldr	r0, [r4, #0]
 801adf8:	1ac0      	subs	r0, r0, r3
 801adfa:	6963      	ldr	r3, [r4, #20]
 801adfc:	b2f6      	uxtb	r6, r6
 801adfe:	4298      	cmp	r0, r3
 801ae00:	4637      	mov	r7, r6
 801ae02:	db04      	blt.n	801ae0e <__swbuf_r+0x42>
 801ae04:	4621      	mov	r1, r4
 801ae06:	4628      	mov	r0, r5
 801ae08:	f000 ff84 	bl	801bd14 <_fflush_r>
 801ae0c:	bb28      	cbnz	r0, 801ae5a <__swbuf_r+0x8e>
 801ae0e:	68a3      	ldr	r3, [r4, #8]
 801ae10:	3b01      	subs	r3, #1
 801ae12:	60a3      	str	r3, [r4, #8]
 801ae14:	6823      	ldr	r3, [r4, #0]
 801ae16:	1c5a      	adds	r2, r3, #1
 801ae18:	6022      	str	r2, [r4, #0]
 801ae1a:	701e      	strb	r6, [r3, #0]
 801ae1c:	6963      	ldr	r3, [r4, #20]
 801ae1e:	3001      	adds	r0, #1
 801ae20:	4298      	cmp	r0, r3
 801ae22:	d004      	beq.n	801ae2e <__swbuf_r+0x62>
 801ae24:	89a3      	ldrh	r3, [r4, #12]
 801ae26:	07db      	lsls	r3, r3, #31
 801ae28:	d519      	bpl.n	801ae5e <__swbuf_r+0x92>
 801ae2a:	2e0a      	cmp	r6, #10
 801ae2c:	d117      	bne.n	801ae5e <__swbuf_r+0x92>
 801ae2e:	4621      	mov	r1, r4
 801ae30:	4628      	mov	r0, r5
 801ae32:	f000 ff6f 	bl	801bd14 <_fflush_r>
 801ae36:	b190      	cbz	r0, 801ae5e <__swbuf_r+0x92>
 801ae38:	e00f      	b.n	801ae5a <__swbuf_r+0x8e>
 801ae3a:	4b0b      	ldr	r3, [pc, #44]	; (801ae68 <__swbuf_r+0x9c>)
 801ae3c:	429c      	cmp	r4, r3
 801ae3e:	d101      	bne.n	801ae44 <__swbuf_r+0x78>
 801ae40:	68ac      	ldr	r4, [r5, #8]
 801ae42:	e7d0      	b.n	801ade6 <__swbuf_r+0x1a>
 801ae44:	4b09      	ldr	r3, [pc, #36]	; (801ae6c <__swbuf_r+0xa0>)
 801ae46:	429c      	cmp	r4, r3
 801ae48:	bf08      	it	eq
 801ae4a:	68ec      	ldreq	r4, [r5, #12]
 801ae4c:	e7cb      	b.n	801ade6 <__swbuf_r+0x1a>
 801ae4e:	4621      	mov	r1, r4
 801ae50:	4628      	mov	r0, r5
 801ae52:	f000 f80d 	bl	801ae70 <__swsetup_r>
 801ae56:	2800      	cmp	r0, #0
 801ae58:	d0cc      	beq.n	801adf4 <__swbuf_r+0x28>
 801ae5a:	f04f 37ff 	mov.w	r7, #4294967295
 801ae5e:	4638      	mov	r0, r7
 801ae60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801ae62:	bf00      	nop
 801ae64:	0801cd90 	.word	0x0801cd90
 801ae68:	0801cdb0 	.word	0x0801cdb0
 801ae6c:	0801cd70 	.word	0x0801cd70

0801ae70 <__swsetup_r>:
 801ae70:	4b32      	ldr	r3, [pc, #200]	; (801af3c <__swsetup_r+0xcc>)
 801ae72:	b570      	push	{r4, r5, r6, lr}
 801ae74:	681d      	ldr	r5, [r3, #0]
 801ae76:	4606      	mov	r6, r0
 801ae78:	460c      	mov	r4, r1
 801ae7a:	b125      	cbz	r5, 801ae86 <__swsetup_r+0x16>
 801ae7c:	69ab      	ldr	r3, [r5, #24]
 801ae7e:	b913      	cbnz	r3, 801ae86 <__swsetup_r+0x16>
 801ae80:	4628      	mov	r0, r5
 801ae82:	f000 ffb1 	bl	801bde8 <__sinit>
 801ae86:	4b2e      	ldr	r3, [pc, #184]	; (801af40 <__swsetup_r+0xd0>)
 801ae88:	429c      	cmp	r4, r3
 801ae8a:	d10f      	bne.n	801aeac <__swsetup_r+0x3c>
 801ae8c:	686c      	ldr	r4, [r5, #4]
 801ae8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ae92:	b29a      	uxth	r2, r3
 801ae94:	0715      	lsls	r5, r2, #28
 801ae96:	d42c      	bmi.n	801aef2 <__swsetup_r+0x82>
 801ae98:	06d0      	lsls	r0, r2, #27
 801ae9a:	d411      	bmi.n	801aec0 <__swsetup_r+0x50>
 801ae9c:	2209      	movs	r2, #9
 801ae9e:	6032      	str	r2, [r6, #0]
 801aea0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801aea4:	81a3      	strh	r3, [r4, #12]
 801aea6:	f04f 30ff 	mov.w	r0, #4294967295
 801aeaa:	bd70      	pop	{r4, r5, r6, pc}
 801aeac:	4b25      	ldr	r3, [pc, #148]	; (801af44 <__swsetup_r+0xd4>)
 801aeae:	429c      	cmp	r4, r3
 801aeb0:	d101      	bne.n	801aeb6 <__swsetup_r+0x46>
 801aeb2:	68ac      	ldr	r4, [r5, #8]
 801aeb4:	e7eb      	b.n	801ae8e <__swsetup_r+0x1e>
 801aeb6:	4b24      	ldr	r3, [pc, #144]	; (801af48 <__swsetup_r+0xd8>)
 801aeb8:	429c      	cmp	r4, r3
 801aeba:	bf08      	it	eq
 801aebc:	68ec      	ldreq	r4, [r5, #12]
 801aebe:	e7e6      	b.n	801ae8e <__swsetup_r+0x1e>
 801aec0:	0751      	lsls	r1, r2, #29
 801aec2:	d512      	bpl.n	801aeea <__swsetup_r+0x7a>
 801aec4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801aec6:	b141      	cbz	r1, 801aeda <__swsetup_r+0x6a>
 801aec8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801aecc:	4299      	cmp	r1, r3
 801aece:	d002      	beq.n	801aed6 <__swsetup_r+0x66>
 801aed0:	4630      	mov	r0, r6
 801aed2:	f001 fb6b 	bl	801c5ac <_free_r>
 801aed6:	2300      	movs	r3, #0
 801aed8:	6363      	str	r3, [r4, #52]	; 0x34
 801aeda:	89a3      	ldrh	r3, [r4, #12]
 801aedc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801aee0:	81a3      	strh	r3, [r4, #12]
 801aee2:	2300      	movs	r3, #0
 801aee4:	6063      	str	r3, [r4, #4]
 801aee6:	6923      	ldr	r3, [r4, #16]
 801aee8:	6023      	str	r3, [r4, #0]
 801aeea:	89a3      	ldrh	r3, [r4, #12]
 801aeec:	f043 0308 	orr.w	r3, r3, #8
 801aef0:	81a3      	strh	r3, [r4, #12]
 801aef2:	6923      	ldr	r3, [r4, #16]
 801aef4:	b94b      	cbnz	r3, 801af0a <__swsetup_r+0x9a>
 801aef6:	89a3      	ldrh	r3, [r4, #12]
 801aef8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801aefc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801af00:	d003      	beq.n	801af0a <__swsetup_r+0x9a>
 801af02:	4621      	mov	r1, r4
 801af04:	4630      	mov	r0, r6
 801af06:	f001 f82b 	bl	801bf60 <__smakebuf_r>
 801af0a:	89a2      	ldrh	r2, [r4, #12]
 801af0c:	f012 0301 	ands.w	r3, r2, #1
 801af10:	d00c      	beq.n	801af2c <__swsetup_r+0xbc>
 801af12:	2300      	movs	r3, #0
 801af14:	60a3      	str	r3, [r4, #8]
 801af16:	6963      	ldr	r3, [r4, #20]
 801af18:	425b      	negs	r3, r3
 801af1a:	61a3      	str	r3, [r4, #24]
 801af1c:	6923      	ldr	r3, [r4, #16]
 801af1e:	b953      	cbnz	r3, 801af36 <__swsetup_r+0xc6>
 801af20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801af24:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 801af28:	d1ba      	bne.n	801aea0 <__swsetup_r+0x30>
 801af2a:	bd70      	pop	{r4, r5, r6, pc}
 801af2c:	0792      	lsls	r2, r2, #30
 801af2e:	bf58      	it	pl
 801af30:	6963      	ldrpl	r3, [r4, #20]
 801af32:	60a3      	str	r3, [r4, #8]
 801af34:	e7f2      	b.n	801af1c <__swsetup_r+0xac>
 801af36:	2000      	movs	r0, #0
 801af38:	e7f7      	b.n	801af2a <__swsetup_r+0xba>
 801af3a:	bf00      	nop
 801af3c:	20000010 	.word	0x20000010
 801af40:	0801cd90 	.word	0x0801cd90
 801af44:	0801cdb0 	.word	0x0801cdb0
 801af48:	0801cd70 	.word	0x0801cd70

0801af4c <quorem>:
 801af4c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801af50:	6903      	ldr	r3, [r0, #16]
 801af52:	690c      	ldr	r4, [r1, #16]
 801af54:	429c      	cmp	r4, r3
 801af56:	4680      	mov	r8, r0
 801af58:	f300 8082 	bgt.w	801b060 <quorem+0x114>
 801af5c:	3c01      	subs	r4, #1
 801af5e:	f101 0714 	add.w	r7, r1, #20
 801af62:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 801af66:	f100 0614 	add.w	r6, r0, #20
 801af6a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 801af6e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 801af72:	eb06 030e 	add.w	r3, r6, lr
 801af76:	3501      	adds	r5, #1
 801af78:	eb07 090e 	add.w	r9, r7, lr
 801af7c:	9301      	str	r3, [sp, #4]
 801af7e:	fbb0 f5f5 	udiv	r5, r0, r5
 801af82:	b395      	cbz	r5, 801afea <quorem+0x9e>
 801af84:	f04f 0a00 	mov.w	sl, #0
 801af88:	4638      	mov	r0, r7
 801af8a:	46b4      	mov	ip, r6
 801af8c:	46d3      	mov	fp, sl
 801af8e:	f850 2b04 	ldr.w	r2, [r0], #4
 801af92:	b293      	uxth	r3, r2
 801af94:	fb05 a303 	mla	r3, r5, r3, sl
 801af98:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801af9c:	b29b      	uxth	r3, r3
 801af9e:	ebab 0303 	sub.w	r3, fp, r3
 801afa2:	0c12      	lsrs	r2, r2, #16
 801afa4:	f8bc b000 	ldrh.w	fp, [ip]
 801afa8:	fb05 a202 	mla	r2, r5, r2, sl
 801afac:	fa13 f38b 	uxtah	r3, r3, fp
 801afb0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 801afb4:	fa1f fb82 	uxth.w	fp, r2
 801afb8:	f8dc 2000 	ldr.w	r2, [ip]
 801afbc:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 801afc0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801afc4:	b29b      	uxth	r3, r3
 801afc6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801afca:	4581      	cmp	r9, r0
 801afcc:	ea4f 4b22 	mov.w	fp, r2, asr #16
 801afd0:	f84c 3b04 	str.w	r3, [ip], #4
 801afd4:	d2db      	bcs.n	801af8e <quorem+0x42>
 801afd6:	f856 300e 	ldr.w	r3, [r6, lr]
 801afda:	b933      	cbnz	r3, 801afea <quorem+0x9e>
 801afdc:	9b01      	ldr	r3, [sp, #4]
 801afde:	3b04      	subs	r3, #4
 801afe0:	429e      	cmp	r6, r3
 801afe2:	461a      	mov	r2, r3
 801afe4:	d330      	bcc.n	801b048 <quorem+0xfc>
 801afe6:	f8c8 4010 	str.w	r4, [r8, #16]
 801afea:	4640      	mov	r0, r8
 801afec:	f001 fa09 	bl	801c402 <__mcmp>
 801aff0:	2800      	cmp	r0, #0
 801aff2:	db25      	blt.n	801b040 <quorem+0xf4>
 801aff4:	3501      	adds	r5, #1
 801aff6:	4630      	mov	r0, r6
 801aff8:	f04f 0e00 	mov.w	lr, #0
 801affc:	f857 2b04 	ldr.w	r2, [r7], #4
 801b000:	f8d0 c000 	ldr.w	ip, [r0]
 801b004:	b293      	uxth	r3, r2
 801b006:	ebae 0303 	sub.w	r3, lr, r3
 801b00a:	0c12      	lsrs	r2, r2, #16
 801b00c:	fa13 f38c 	uxtah	r3, r3, ip
 801b010:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 801b014:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801b018:	b29b      	uxth	r3, r3
 801b01a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801b01e:	45b9      	cmp	r9, r7
 801b020:	ea4f 4e22 	mov.w	lr, r2, asr #16
 801b024:	f840 3b04 	str.w	r3, [r0], #4
 801b028:	d2e8      	bcs.n	801affc <quorem+0xb0>
 801b02a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 801b02e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 801b032:	b92a      	cbnz	r2, 801b040 <quorem+0xf4>
 801b034:	3b04      	subs	r3, #4
 801b036:	429e      	cmp	r6, r3
 801b038:	461a      	mov	r2, r3
 801b03a:	d30b      	bcc.n	801b054 <quorem+0x108>
 801b03c:	f8c8 4010 	str.w	r4, [r8, #16]
 801b040:	4628      	mov	r0, r5
 801b042:	b003      	add	sp, #12
 801b044:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b048:	6812      	ldr	r2, [r2, #0]
 801b04a:	3b04      	subs	r3, #4
 801b04c:	2a00      	cmp	r2, #0
 801b04e:	d1ca      	bne.n	801afe6 <quorem+0x9a>
 801b050:	3c01      	subs	r4, #1
 801b052:	e7c5      	b.n	801afe0 <quorem+0x94>
 801b054:	6812      	ldr	r2, [r2, #0]
 801b056:	3b04      	subs	r3, #4
 801b058:	2a00      	cmp	r2, #0
 801b05a:	d1ef      	bne.n	801b03c <quorem+0xf0>
 801b05c:	3c01      	subs	r4, #1
 801b05e:	e7ea      	b.n	801b036 <quorem+0xea>
 801b060:	2000      	movs	r0, #0
 801b062:	e7ee      	b.n	801b042 <quorem+0xf6>
 801b064:	0000      	movs	r0, r0
	...

0801b068 <_dtoa_r>:
 801b068:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b06c:	ec57 6b10 	vmov	r6, r7, d0
 801b070:	b097      	sub	sp, #92	; 0x5c
 801b072:	e9cd 6700 	strd	r6, r7, [sp]
 801b076:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801b078:	9107      	str	r1, [sp, #28]
 801b07a:	4604      	mov	r4, r0
 801b07c:	920a      	str	r2, [sp, #40]	; 0x28
 801b07e:	930f      	str	r3, [sp, #60]	; 0x3c
 801b080:	9d20      	ldr	r5, [sp, #128]	; 0x80
 801b082:	b93e      	cbnz	r6, 801b094 <_dtoa_r+0x2c>
 801b084:	2010      	movs	r0, #16
 801b086:	f000 ffab 	bl	801bfe0 <malloc>
 801b08a:	6260      	str	r0, [r4, #36]	; 0x24
 801b08c:	6046      	str	r6, [r0, #4]
 801b08e:	6086      	str	r6, [r0, #8]
 801b090:	6006      	str	r6, [r0, #0]
 801b092:	60c6      	str	r6, [r0, #12]
 801b094:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801b096:	6819      	ldr	r1, [r3, #0]
 801b098:	b151      	cbz	r1, 801b0b0 <_dtoa_r+0x48>
 801b09a:	685a      	ldr	r2, [r3, #4]
 801b09c:	604a      	str	r2, [r1, #4]
 801b09e:	2301      	movs	r3, #1
 801b0a0:	4093      	lsls	r3, r2
 801b0a2:	608b      	str	r3, [r1, #8]
 801b0a4:	4620      	mov	r0, r4
 801b0a6:	f000 ffd7 	bl	801c058 <_Bfree>
 801b0aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801b0ac:	2200      	movs	r2, #0
 801b0ae:	601a      	str	r2, [r3, #0]
 801b0b0:	9b01      	ldr	r3, [sp, #4]
 801b0b2:	2b00      	cmp	r3, #0
 801b0b4:	bfbf      	itttt	lt
 801b0b6:	2301      	movlt	r3, #1
 801b0b8:	602b      	strlt	r3, [r5, #0]
 801b0ba:	9b01      	ldrlt	r3, [sp, #4]
 801b0bc:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801b0c0:	bfb2      	itee	lt
 801b0c2:	9301      	strlt	r3, [sp, #4]
 801b0c4:	2300      	movge	r3, #0
 801b0c6:	602b      	strge	r3, [r5, #0]
 801b0c8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801b0cc:	4ba8      	ldr	r3, [pc, #672]	; (801b370 <_dtoa_r+0x308>)
 801b0ce:	ea33 0308 	bics.w	r3, r3, r8
 801b0d2:	d11b      	bne.n	801b10c <_dtoa_r+0xa4>
 801b0d4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801b0d6:	f242 730f 	movw	r3, #9999	; 0x270f
 801b0da:	6013      	str	r3, [r2, #0]
 801b0dc:	9b00      	ldr	r3, [sp, #0]
 801b0de:	b923      	cbnz	r3, 801b0ea <_dtoa_r+0x82>
 801b0e0:	f3c8 0013 	ubfx	r0, r8, #0, #20
 801b0e4:	2800      	cmp	r0, #0
 801b0e6:	f000 8578 	beq.w	801bbda <_dtoa_r+0xb72>
 801b0ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801b0ec:	b953      	cbnz	r3, 801b104 <_dtoa_r+0x9c>
 801b0ee:	4ba1      	ldr	r3, [pc, #644]	; (801b374 <_dtoa_r+0x30c>)
 801b0f0:	e021      	b.n	801b136 <_dtoa_r+0xce>
 801b0f2:	4ba1      	ldr	r3, [pc, #644]	; (801b378 <_dtoa_r+0x310>)
 801b0f4:	9302      	str	r3, [sp, #8]
 801b0f6:	3308      	adds	r3, #8
 801b0f8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801b0fa:	6013      	str	r3, [r2, #0]
 801b0fc:	9802      	ldr	r0, [sp, #8]
 801b0fe:	b017      	add	sp, #92	; 0x5c
 801b100:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b104:	4b9b      	ldr	r3, [pc, #620]	; (801b374 <_dtoa_r+0x30c>)
 801b106:	9302      	str	r3, [sp, #8]
 801b108:	3303      	adds	r3, #3
 801b10a:	e7f5      	b.n	801b0f8 <_dtoa_r+0x90>
 801b10c:	e9dd 6700 	ldrd	r6, r7, [sp]
 801b110:	2200      	movs	r2, #0
 801b112:	2300      	movs	r3, #0
 801b114:	4630      	mov	r0, r6
 801b116:	4639      	mov	r1, r7
 801b118:	f7fd fc82 	bl	8018a20 <__aeabi_dcmpeq>
 801b11c:	4681      	mov	r9, r0
 801b11e:	b160      	cbz	r0, 801b13a <_dtoa_r+0xd2>
 801b120:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801b122:	2301      	movs	r3, #1
 801b124:	6013      	str	r3, [r2, #0]
 801b126:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801b128:	2b00      	cmp	r3, #0
 801b12a:	f000 8553 	beq.w	801bbd4 <_dtoa_r+0xb6c>
 801b12e:	4b93      	ldr	r3, [pc, #588]	; (801b37c <_dtoa_r+0x314>)
 801b130:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801b132:	6013      	str	r3, [r2, #0]
 801b134:	3b01      	subs	r3, #1
 801b136:	9302      	str	r3, [sp, #8]
 801b138:	e7e0      	b.n	801b0fc <_dtoa_r+0x94>
 801b13a:	aa14      	add	r2, sp, #80	; 0x50
 801b13c:	a915      	add	r1, sp, #84	; 0x54
 801b13e:	ec47 6b10 	vmov	d0, r6, r7
 801b142:	4620      	mov	r0, r4
 801b144:	f001 f9d5 	bl	801c4f2 <__d2b>
 801b148:	f3c8 550a 	ubfx	r5, r8, #20, #11
 801b14c:	4682      	mov	sl, r0
 801b14e:	2d00      	cmp	r5, #0
 801b150:	d07e      	beq.n	801b250 <_dtoa_r+0x1e8>
 801b152:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801b156:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 801b15a:	4630      	mov	r0, r6
 801b15c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 801b160:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801b164:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 801b168:	2200      	movs	r2, #0
 801b16a:	4b85      	ldr	r3, [pc, #532]	; (801b380 <_dtoa_r+0x318>)
 801b16c:	f7fd f83c 	bl	80181e8 <__aeabi_dsub>
 801b170:	a379      	add	r3, pc, #484	; (adr r3, 801b358 <_dtoa_r+0x2f0>)
 801b172:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b176:	f7fd f9eb 	bl	8018550 <__aeabi_dmul>
 801b17a:	a379      	add	r3, pc, #484	; (adr r3, 801b360 <_dtoa_r+0x2f8>)
 801b17c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b180:	f7fd f834 	bl	80181ec <__adddf3>
 801b184:	4606      	mov	r6, r0
 801b186:	4628      	mov	r0, r5
 801b188:	460f      	mov	r7, r1
 801b18a:	f7fd f97b 	bl	8018484 <__aeabi_i2d>
 801b18e:	a376      	add	r3, pc, #472	; (adr r3, 801b368 <_dtoa_r+0x300>)
 801b190:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b194:	f7fd f9dc 	bl	8018550 <__aeabi_dmul>
 801b198:	4602      	mov	r2, r0
 801b19a:	460b      	mov	r3, r1
 801b19c:	4630      	mov	r0, r6
 801b19e:	4639      	mov	r1, r7
 801b1a0:	f7fd f824 	bl	80181ec <__adddf3>
 801b1a4:	4606      	mov	r6, r0
 801b1a6:	460f      	mov	r7, r1
 801b1a8:	f7fd fc82 	bl	8018ab0 <__aeabi_d2iz>
 801b1ac:	2200      	movs	r2, #0
 801b1ae:	4683      	mov	fp, r0
 801b1b0:	2300      	movs	r3, #0
 801b1b2:	4630      	mov	r0, r6
 801b1b4:	4639      	mov	r1, r7
 801b1b6:	f7fd fc3d 	bl	8018a34 <__aeabi_dcmplt>
 801b1ba:	b158      	cbz	r0, 801b1d4 <_dtoa_r+0x16c>
 801b1bc:	4658      	mov	r0, fp
 801b1be:	f7fd f961 	bl	8018484 <__aeabi_i2d>
 801b1c2:	4602      	mov	r2, r0
 801b1c4:	460b      	mov	r3, r1
 801b1c6:	4630      	mov	r0, r6
 801b1c8:	4639      	mov	r1, r7
 801b1ca:	f7fd fc29 	bl	8018a20 <__aeabi_dcmpeq>
 801b1ce:	b908      	cbnz	r0, 801b1d4 <_dtoa_r+0x16c>
 801b1d0:	f10b 3bff 	add.w	fp, fp, #4294967295
 801b1d4:	f1bb 0f16 	cmp.w	fp, #22
 801b1d8:	d859      	bhi.n	801b28e <_dtoa_r+0x226>
 801b1da:	496a      	ldr	r1, [pc, #424]	; (801b384 <_dtoa_r+0x31c>)
 801b1dc:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 801b1e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 801b1e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b1e8:	f7fd fc42 	bl	8018a70 <__aeabi_dcmpgt>
 801b1ec:	2800      	cmp	r0, #0
 801b1ee:	d050      	beq.n	801b292 <_dtoa_r+0x22a>
 801b1f0:	f10b 3bff 	add.w	fp, fp, #4294967295
 801b1f4:	2300      	movs	r3, #0
 801b1f6:	930e      	str	r3, [sp, #56]	; 0x38
 801b1f8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801b1fa:	1b5d      	subs	r5, r3, r5
 801b1fc:	1e6b      	subs	r3, r5, #1
 801b1fe:	9306      	str	r3, [sp, #24]
 801b200:	bf45      	ittet	mi
 801b202:	f1c5 0301 	rsbmi	r3, r5, #1
 801b206:	9305      	strmi	r3, [sp, #20]
 801b208:	2300      	movpl	r3, #0
 801b20a:	2300      	movmi	r3, #0
 801b20c:	bf4c      	ite	mi
 801b20e:	9306      	strmi	r3, [sp, #24]
 801b210:	9305      	strpl	r3, [sp, #20]
 801b212:	f1bb 0f00 	cmp.w	fp, #0
 801b216:	db3e      	blt.n	801b296 <_dtoa_r+0x22e>
 801b218:	9b06      	ldr	r3, [sp, #24]
 801b21a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 801b21e:	445b      	add	r3, fp
 801b220:	9306      	str	r3, [sp, #24]
 801b222:	2300      	movs	r3, #0
 801b224:	9308      	str	r3, [sp, #32]
 801b226:	9b07      	ldr	r3, [sp, #28]
 801b228:	2b09      	cmp	r3, #9
 801b22a:	f200 80af 	bhi.w	801b38c <_dtoa_r+0x324>
 801b22e:	2b05      	cmp	r3, #5
 801b230:	bfc4      	itt	gt
 801b232:	3b04      	subgt	r3, #4
 801b234:	9307      	strgt	r3, [sp, #28]
 801b236:	9b07      	ldr	r3, [sp, #28]
 801b238:	f1a3 0302 	sub.w	r3, r3, #2
 801b23c:	bfcc      	ite	gt
 801b23e:	2600      	movgt	r6, #0
 801b240:	2601      	movle	r6, #1
 801b242:	2b03      	cmp	r3, #3
 801b244:	f200 80ae 	bhi.w	801b3a4 <_dtoa_r+0x33c>
 801b248:	e8df f003 	tbb	[pc, r3]
 801b24c:	772f8482 	.word	0x772f8482
 801b250:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801b252:	9d14      	ldr	r5, [sp, #80]	; 0x50
 801b254:	441d      	add	r5, r3
 801b256:	f205 4332 	addw	r3, r5, #1074	; 0x432
 801b25a:	2b20      	cmp	r3, #32
 801b25c:	dd11      	ble.n	801b282 <_dtoa_r+0x21a>
 801b25e:	9a00      	ldr	r2, [sp, #0]
 801b260:	f205 4012 	addw	r0, r5, #1042	; 0x412
 801b264:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 801b268:	fa22 f000 	lsr.w	r0, r2, r0
 801b26c:	fa08 f303 	lsl.w	r3, r8, r3
 801b270:	4318      	orrs	r0, r3
 801b272:	f7fd f8f7 	bl	8018464 <__aeabi_ui2d>
 801b276:	2301      	movs	r3, #1
 801b278:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 801b27c:	3d01      	subs	r5, #1
 801b27e:	9312      	str	r3, [sp, #72]	; 0x48
 801b280:	e772      	b.n	801b168 <_dtoa_r+0x100>
 801b282:	f1c3 0020 	rsb	r0, r3, #32
 801b286:	9b00      	ldr	r3, [sp, #0]
 801b288:	fa03 f000 	lsl.w	r0, r3, r0
 801b28c:	e7f1      	b.n	801b272 <_dtoa_r+0x20a>
 801b28e:	2301      	movs	r3, #1
 801b290:	e7b1      	b.n	801b1f6 <_dtoa_r+0x18e>
 801b292:	900e      	str	r0, [sp, #56]	; 0x38
 801b294:	e7b0      	b.n	801b1f8 <_dtoa_r+0x190>
 801b296:	9b05      	ldr	r3, [sp, #20]
 801b298:	eba3 030b 	sub.w	r3, r3, fp
 801b29c:	9305      	str	r3, [sp, #20]
 801b29e:	f1cb 0300 	rsb	r3, fp, #0
 801b2a2:	9308      	str	r3, [sp, #32]
 801b2a4:	2300      	movs	r3, #0
 801b2a6:	930b      	str	r3, [sp, #44]	; 0x2c
 801b2a8:	e7bd      	b.n	801b226 <_dtoa_r+0x1be>
 801b2aa:	2301      	movs	r3, #1
 801b2ac:	9309      	str	r3, [sp, #36]	; 0x24
 801b2ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801b2b0:	2b00      	cmp	r3, #0
 801b2b2:	dd7a      	ble.n	801b3aa <_dtoa_r+0x342>
 801b2b4:	9304      	str	r3, [sp, #16]
 801b2b6:	9303      	str	r3, [sp, #12]
 801b2b8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 801b2ba:	2200      	movs	r2, #0
 801b2bc:	606a      	str	r2, [r5, #4]
 801b2be:	2104      	movs	r1, #4
 801b2c0:	f101 0214 	add.w	r2, r1, #20
 801b2c4:	429a      	cmp	r2, r3
 801b2c6:	d975      	bls.n	801b3b4 <_dtoa_r+0x34c>
 801b2c8:	6869      	ldr	r1, [r5, #4]
 801b2ca:	4620      	mov	r0, r4
 801b2cc:	f000 fe90 	bl	801bff0 <_Balloc>
 801b2d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801b2d2:	6028      	str	r0, [r5, #0]
 801b2d4:	681b      	ldr	r3, [r3, #0]
 801b2d6:	9302      	str	r3, [sp, #8]
 801b2d8:	9b03      	ldr	r3, [sp, #12]
 801b2da:	2b0e      	cmp	r3, #14
 801b2dc:	f200 80e5 	bhi.w	801b4aa <_dtoa_r+0x442>
 801b2e0:	2e00      	cmp	r6, #0
 801b2e2:	f000 80e2 	beq.w	801b4aa <_dtoa_r+0x442>
 801b2e6:	ed9d 7b00 	vldr	d7, [sp]
 801b2ea:	f1bb 0f00 	cmp.w	fp, #0
 801b2ee:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 801b2f2:	dd74      	ble.n	801b3de <_dtoa_r+0x376>
 801b2f4:	4a23      	ldr	r2, [pc, #140]	; (801b384 <_dtoa_r+0x31c>)
 801b2f6:	f00b 030f 	and.w	r3, fp, #15
 801b2fa:	ea4f 162b 	mov.w	r6, fp, asr #4
 801b2fe:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801b302:	06f0      	lsls	r0, r6, #27
 801b304:	e9d3 8900 	ldrd	r8, r9, [r3]
 801b308:	d559      	bpl.n	801b3be <_dtoa_r+0x356>
 801b30a:	4b1f      	ldr	r3, [pc, #124]	; (801b388 <_dtoa_r+0x320>)
 801b30c:	ec51 0b17 	vmov	r0, r1, d7
 801b310:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801b314:	f7fd fa46 	bl	80187a4 <__aeabi_ddiv>
 801b318:	e9cd 0100 	strd	r0, r1, [sp]
 801b31c:	f006 060f 	and.w	r6, r6, #15
 801b320:	2503      	movs	r5, #3
 801b322:	4f19      	ldr	r7, [pc, #100]	; (801b388 <_dtoa_r+0x320>)
 801b324:	2e00      	cmp	r6, #0
 801b326:	d14c      	bne.n	801b3c2 <_dtoa_r+0x35a>
 801b328:	4642      	mov	r2, r8
 801b32a:	464b      	mov	r3, r9
 801b32c:	e9dd 0100 	ldrd	r0, r1, [sp]
 801b330:	f7fd fa38 	bl	80187a4 <__aeabi_ddiv>
 801b334:	e9cd 0100 	strd	r0, r1, [sp]
 801b338:	e06a      	b.n	801b410 <_dtoa_r+0x3a8>
 801b33a:	2301      	movs	r3, #1
 801b33c:	9309      	str	r3, [sp, #36]	; 0x24
 801b33e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801b340:	445b      	add	r3, fp
 801b342:	9304      	str	r3, [sp, #16]
 801b344:	3301      	adds	r3, #1
 801b346:	2b01      	cmp	r3, #1
 801b348:	9303      	str	r3, [sp, #12]
 801b34a:	bfb8      	it	lt
 801b34c:	2301      	movlt	r3, #1
 801b34e:	e7b3      	b.n	801b2b8 <_dtoa_r+0x250>
 801b350:	2300      	movs	r3, #0
 801b352:	e7ab      	b.n	801b2ac <_dtoa_r+0x244>
 801b354:	2300      	movs	r3, #0
 801b356:	e7f1      	b.n	801b33c <_dtoa_r+0x2d4>
 801b358:	636f4361 	.word	0x636f4361
 801b35c:	3fd287a7 	.word	0x3fd287a7
 801b360:	8b60c8b3 	.word	0x8b60c8b3
 801b364:	3fc68a28 	.word	0x3fc68a28
 801b368:	509f79fb 	.word	0x509f79fb
 801b36c:	3fd34413 	.word	0x3fd34413
 801b370:	7ff00000 	.word	0x7ff00000
 801b374:	0801cd6c 	.word	0x0801cd6c
 801b378:	0801cd63 	.word	0x0801cd63
 801b37c:	0801cd40 	.word	0x0801cd40
 801b380:	3ff80000 	.word	0x3ff80000
 801b384:	0801ce00 	.word	0x0801ce00
 801b388:	0801cdd8 	.word	0x0801cdd8
 801b38c:	2601      	movs	r6, #1
 801b38e:	2300      	movs	r3, #0
 801b390:	9307      	str	r3, [sp, #28]
 801b392:	9609      	str	r6, [sp, #36]	; 0x24
 801b394:	f04f 33ff 	mov.w	r3, #4294967295
 801b398:	9304      	str	r3, [sp, #16]
 801b39a:	9303      	str	r3, [sp, #12]
 801b39c:	2200      	movs	r2, #0
 801b39e:	2312      	movs	r3, #18
 801b3a0:	920a      	str	r2, [sp, #40]	; 0x28
 801b3a2:	e789      	b.n	801b2b8 <_dtoa_r+0x250>
 801b3a4:	2301      	movs	r3, #1
 801b3a6:	9309      	str	r3, [sp, #36]	; 0x24
 801b3a8:	e7f4      	b.n	801b394 <_dtoa_r+0x32c>
 801b3aa:	2301      	movs	r3, #1
 801b3ac:	9304      	str	r3, [sp, #16]
 801b3ae:	9303      	str	r3, [sp, #12]
 801b3b0:	461a      	mov	r2, r3
 801b3b2:	e7f5      	b.n	801b3a0 <_dtoa_r+0x338>
 801b3b4:	686a      	ldr	r2, [r5, #4]
 801b3b6:	3201      	adds	r2, #1
 801b3b8:	606a      	str	r2, [r5, #4]
 801b3ba:	0049      	lsls	r1, r1, #1
 801b3bc:	e780      	b.n	801b2c0 <_dtoa_r+0x258>
 801b3be:	2502      	movs	r5, #2
 801b3c0:	e7af      	b.n	801b322 <_dtoa_r+0x2ba>
 801b3c2:	07f1      	lsls	r1, r6, #31
 801b3c4:	d508      	bpl.n	801b3d8 <_dtoa_r+0x370>
 801b3c6:	4640      	mov	r0, r8
 801b3c8:	4649      	mov	r1, r9
 801b3ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 801b3ce:	f7fd f8bf 	bl	8018550 <__aeabi_dmul>
 801b3d2:	3501      	adds	r5, #1
 801b3d4:	4680      	mov	r8, r0
 801b3d6:	4689      	mov	r9, r1
 801b3d8:	1076      	asrs	r6, r6, #1
 801b3da:	3708      	adds	r7, #8
 801b3dc:	e7a2      	b.n	801b324 <_dtoa_r+0x2bc>
 801b3de:	f000 809d 	beq.w	801b51c <_dtoa_r+0x4b4>
 801b3e2:	f1cb 0600 	rsb	r6, fp, #0
 801b3e6:	4b9f      	ldr	r3, [pc, #636]	; (801b664 <_dtoa_r+0x5fc>)
 801b3e8:	4f9f      	ldr	r7, [pc, #636]	; (801b668 <_dtoa_r+0x600>)
 801b3ea:	f006 020f 	and.w	r2, r6, #15
 801b3ee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801b3f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b3f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801b3fa:	f7fd f8a9 	bl	8018550 <__aeabi_dmul>
 801b3fe:	e9cd 0100 	strd	r0, r1, [sp]
 801b402:	1136      	asrs	r6, r6, #4
 801b404:	2300      	movs	r3, #0
 801b406:	2502      	movs	r5, #2
 801b408:	2e00      	cmp	r6, #0
 801b40a:	d17c      	bne.n	801b506 <_dtoa_r+0x49e>
 801b40c:	2b00      	cmp	r3, #0
 801b40e:	d191      	bne.n	801b334 <_dtoa_r+0x2cc>
 801b410:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801b412:	2b00      	cmp	r3, #0
 801b414:	f000 8084 	beq.w	801b520 <_dtoa_r+0x4b8>
 801b418:	e9dd 8900 	ldrd	r8, r9, [sp]
 801b41c:	2200      	movs	r2, #0
 801b41e:	4b93      	ldr	r3, [pc, #588]	; (801b66c <_dtoa_r+0x604>)
 801b420:	4640      	mov	r0, r8
 801b422:	4649      	mov	r1, r9
 801b424:	f7fd fb06 	bl	8018a34 <__aeabi_dcmplt>
 801b428:	2800      	cmp	r0, #0
 801b42a:	d079      	beq.n	801b520 <_dtoa_r+0x4b8>
 801b42c:	9b03      	ldr	r3, [sp, #12]
 801b42e:	2b00      	cmp	r3, #0
 801b430:	d076      	beq.n	801b520 <_dtoa_r+0x4b8>
 801b432:	9b04      	ldr	r3, [sp, #16]
 801b434:	2b00      	cmp	r3, #0
 801b436:	dd34      	ble.n	801b4a2 <_dtoa_r+0x43a>
 801b438:	2200      	movs	r2, #0
 801b43a:	4b8d      	ldr	r3, [pc, #564]	; (801b670 <_dtoa_r+0x608>)
 801b43c:	4640      	mov	r0, r8
 801b43e:	4649      	mov	r1, r9
 801b440:	f7fd f886 	bl	8018550 <__aeabi_dmul>
 801b444:	e9cd 0100 	strd	r0, r1, [sp]
 801b448:	9e04      	ldr	r6, [sp, #16]
 801b44a:	f10b 37ff 	add.w	r7, fp, #4294967295
 801b44e:	3501      	adds	r5, #1
 801b450:	4628      	mov	r0, r5
 801b452:	f7fd f817 	bl	8018484 <__aeabi_i2d>
 801b456:	e9dd 2300 	ldrd	r2, r3, [sp]
 801b45a:	f7fd f879 	bl	8018550 <__aeabi_dmul>
 801b45e:	2200      	movs	r2, #0
 801b460:	4b84      	ldr	r3, [pc, #528]	; (801b674 <_dtoa_r+0x60c>)
 801b462:	f7fc fec3 	bl	80181ec <__adddf3>
 801b466:	4680      	mov	r8, r0
 801b468:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 801b46c:	2e00      	cmp	r6, #0
 801b46e:	d15a      	bne.n	801b526 <_dtoa_r+0x4be>
 801b470:	2200      	movs	r2, #0
 801b472:	4b81      	ldr	r3, [pc, #516]	; (801b678 <_dtoa_r+0x610>)
 801b474:	e9dd 0100 	ldrd	r0, r1, [sp]
 801b478:	f7fc feb6 	bl	80181e8 <__aeabi_dsub>
 801b47c:	4642      	mov	r2, r8
 801b47e:	464b      	mov	r3, r9
 801b480:	e9cd 0100 	strd	r0, r1, [sp]
 801b484:	f7fd faf4 	bl	8018a70 <__aeabi_dcmpgt>
 801b488:	2800      	cmp	r0, #0
 801b48a:	f040 829b 	bne.w	801b9c4 <_dtoa_r+0x95c>
 801b48e:	4642      	mov	r2, r8
 801b490:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 801b494:	e9dd 0100 	ldrd	r0, r1, [sp]
 801b498:	f7fd facc 	bl	8018a34 <__aeabi_dcmplt>
 801b49c:	2800      	cmp	r0, #0
 801b49e:	f040 828f 	bne.w	801b9c0 <_dtoa_r+0x958>
 801b4a2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801b4a6:	e9cd 2300 	strd	r2, r3, [sp]
 801b4aa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801b4ac:	2b00      	cmp	r3, #0
 801b4ae:	f2c0 8150 	blt.w	801b752 <_dtoa_r+0x6ea>
 801b4b2:	f1bb 0f0e 	cmp.w	fp, #14
 801b4b6:	f300 814c 	bgt.w	801b752 <_dtoa_r+0x6ea>
 801b4ba:	4b6a      	ldr	r3, [pc, #424]	; (801b664 <_dtoa_r+0x5fc>)
 801b4bc:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801b4c0:	e9d3 8900 	ldrd	r8, r9, [r3]
 801b4c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801b4c6:	2b00      	cmp	r3, #0
 801b4c8:	f280 80da 	bge.w	801b680 <_dtoa_r+0x618>
 801b4cc:	9b03      	ldr	r3, [sp, #12]
 801b4ce:	2b00      	cmp	r3, #0
 801b4d0:	f300 80d6 	bgt.w	801b680 <_dtoa_r+0x618>
 801b4d4:	f040 8273 	bne.w	801b9be <_dtoa_r+0x956>
 801b4d8:	2200      	movs	r2, #0
 801b4da:	4b67      	ldr	r3, [pc, #412]	; (801b678 <_dtoa_r+0x610>)
 801b4dc:	4640      	mov	r0, r8
 801b4de:	4649      	mov	r1, r9
 801b4e0:	f7fd f836 	bl	8018550 <__aeabi_dmul>
 801b4e4:	e9dd 2300 	ldrd	r2, r3, [sp]
 801b4e8:	f7fd fab8 	bl	8018a5c <__aeabi_dcmpge>
 801b4ec:	9e03      	ldr	r6, [sp, #12]
 801b4ee:	4637      	mov	r7, r6
 801b4f0:	2800      	cmp	r0, #0
 801b4f2:	f040 824a 	bne.w	801b98a <_dtoa_r+0x922>
 801b4f6:	9b02      	ldr	r3, [sp, #8]
 801b4f8:	9a02      	ldr	r2, [sp, #8]
 801b4fa:	1c5d      	adds	r5, r3, #1
 801b4fc:	2331      	movs	r3, #49	; 0x31
 801b4fe:	7013      	strb	r3, [r2, #0]
 801b500:	f10b 0b01 	add.w	fp, fp, #1
 801b504:	e245      	b.n	801b992 <_dtoa_r+0x92a>
 801b506:	07f2      	lsls	r2, r6, #31
 801b508:	d505      	bpl.n	801b516 <_dtoa_r+0x4ae>
 801b50a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801b50e:	f7fd f81f 	bl	8018550 <__aeabi_dmul>
 801b512:	3501      	adds	r5, #1
 801b514:	2301      	movs	r3, #1
 801b516:	1076      	asrs	r6, r6, #1
 801b518:	3708      	adds	r7, #8
 801b51a:	e775      	b.n	801b408 <_dtoa_r+0x3a0>
 801b51c:	2502      	movs	r5, #2
 801b51e:	e777      	b.n	801b410 <_dtoa_r+0x3a8>
 801b520:	465f      	mov	r7, fp
 801b522:	9e03      	ldr	r6, [sp, #12]
 801b524:	e794      	b.n	801b450 <_dtoa_r+0x3e8>
 801b526:	9a02      	ldr	r2, [sp, #8]
 801b528:	4b4e      	ldr	r3, [pc, #312]	; (801b664 <_dtoa_r+0x5fc>)
 801b52a:	4432      	add	r2, r6
 801b52c:	9213      	str	r2, [sp, #76]	; 0x4c
 801b52e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801b530:	1e71      	subs	r1, r6, #1
 801b532:	2a00      	cmp	r2, #0
 801b534:	d048      	beq.n	801b5c8 <_dtoa_r+0x560>
 801b536:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 801b53a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b53e:	2000      	movs	r0, #0
 801b540:	494e      	ldr	r1, [pc, #312]	; (801b67c <_dtoa_r+0x614>)
 801b542:	f7fd f92f 	bl	80187a4 <__aeabi_ddiv>
 801b546:	4642      	mov	r2, r8
 801b548:	464b      	mov	r3, r9
 801b54a:	f7fc fe4d 	bl	80181e8 <__aeabi_dsub>
 801b54e:	9d02      	ldr	r5, [sp, #8]
 801b550:	4680      	mov	r8, r0
 801b552:	4689      	mov	r9, r1
 801b554:	e9dd 0100 	ldrd	r0, r1, [sp]
 801b558:	f7fd faaa 	bl	8018ab0 <__aeabi_d2iz>
 801b55c:	4606      	mov	r6, r0
 801b55e:	f7fc ff91 	bl	8018484 <__aeabi_i2d>
 801b562:	4602      	mov	r2, r0
 801b564:	460b      	mov	r3, r1
 801b566:	e9dd 0100 	ldrd	r0, r1, [sp]
 801b56a:	f7fc fe3d 	bl	80181e8 <__aeabi_dsub>
 801b56e:	3630      	adds	r6, #48	; 0x30
 801b570:	f805 6b01 	strb.w	r6, [r5], #1
 801b574:	4642      	mov	r2, r8
 801b576:	464b      	mov	r3, r9
 801b578:	e9cd 0100 	strd	r0, r1, [sp]
 801b57c:	f7fd fa5a 	bl	8018a34 <__aeabi_dcmplt>
 801b580:	2800      	cmp	r0, #0
 801b582:	d165      	bne.n	801b650 <_dtoa_r+0x5e8>
 801b584:	e9dd 2300 	ldrd	r2, r3, [sp]
 801b588:	2000      	movs	r0, #0
 801b58a:	4938      	ldr	r1, [pc, #224]	; (801b66c <_dtoa_r+0x604>)
 801b58c:	f7fc fe2c 	bl	80181e8 <__aeabi_dsub>
 801b590:	4642      	mov	r2, r8
 801b592:	464b      	mov	r3, r9
 801b594:	f7fd fa4e 	bl	8018a34 <__aeabi_dcmplt>
 801b598:	2800      	cmp	r0, #0
 801b59a:	f040 80ba 	bne.w	801b712 <_dtoa_r+0x6aa>
 801b59e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801b5a0:	429d      	cmp	r5, r3
 801b5a2:	f43f af7e 	beq.w	801b4a2 <_dtoa_r+0x43a>
 801b5a6:	2200      	movs	r2, #0
 801b5a8:	4b31      	ldr	r3, [pc, #196]	; (801b670 <_dtoa_r+0x608>)
 801b5aa:	4640      	mov	r0, r8
 801b5ac:	4649      	mov	r1, r9
 801b5ae:	f7fc ffcf 	bl	8018550 <__aeabi_dmul>
 801b5b2:	2200      	movs	r2, #0
 801b5b4:	4680      	mov	r8, r0
 801b5b6:	4689      	mov	r9, r1
 801b5b8:	4b2d      	ldr	r3, [pc, #180]	; (801b670 <_dtoa_r+0x608>)
 801b5ba:	e9dd 0100 	ldrd	r0, r1, [sp]
 801b5be:	f7fc ffc7 	bl	8018550 <__aeabi_dmul>
 801b5c2:	e9cd 0100 	strd	r0, r1, [sp]
 801b5c6:	e7c5      	b.n	801b554 <_dtoa_r+0x4ec>
 801b5c8:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 801b5cc:	4642      	mov	r2, r8
 801b5ce:	464b      	mov	r3, r9
 801b5d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b5d4:	f7fc ffbc 	bl	8018550 <__aeabi_dmul>
 801b5d8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 801b5dc:	9d02      	ldr	r5, [sp, #8]
 801b5de:	e9dd 0100 	ldrd	r0, r1, [sp]
 801b5e2:	f7fd fa65 	bl	8018ab0 <__aeabi_d2iz>
 801b5e6:	4606      	mov	r6, r0
 801b5e8:	f7fc ff4c 	bl	8018484 <__aeabi_i2d>
 801b5ec:	3630      	adds	r6, #48	; 0x30
 801b5ee:	4602      	mov	r2, r0
 801b5f0:	460b      	mov	r3, r1
 801b5f2:	e9dd 0100 	ldrd	r0, r1, [sp]
 801b5f6:	f7fc fdf7 	bl	80181e8 <__aeabi_dsub>
 801b5fa:	f805 6b01 	strb.w	r6, [r5], #1
 801b5fe:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801b600:	42ab      	cmp	r3, r5
 801b602:	4680      	mov	r8, r0
 801b604:	4689      	mov	r9, r1
 801b606:	f04f 0200 	mov.w	r2, #0
 801b60a:	d125      	bne.n	801b658 <_dtoa_r+0x5f0>
 801b60c:	4b1b      	ldr	r3, [pc, #108]	; (801b67c <_dtoa_r+0x614>)
 801b60e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 801b612:	f7fc fdeb 	bl	80181ec <__adddf3>
 801b616:	4602      	mov	r2, r0
 801b618:	460b      	mov	r3, r1
 801b61a:	4640      	mov	r0, r8
 801b61c:	4649      	mov	r1, r9
 801b61e:	f7fd fa27 	bl	8018a70 <__aeabi_dcmpgt>
 801b622:	2800      	cmp	r0, #0
 801b624:	d175      	bne.n	801b712 <_dtoa_r+0x6aa>
 801b626:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801b62a:	2000      	movs	r0, #0
 801b62c:	4913      	ldr	r1, [pc, #76]	; (801b67c <_dtoa_r+0x614>)
 801b62e:	f7fc fddb 	bl	80181e8 <__aeabi_dsub>
 801b632:	4602      	mov	r2, r0
 801b634:	460b      	mov	r3, r1
 801b636:	4640      	mov	r0, r8
 801b638:	4649      	mov	r1, r9
 801b63a:	f7fd f9fb 	bl	8018a34 <__aeabi_dcmplt>
 801b63e:	2800      	cmp	r0, #0
 801b640:	f43f af2f 	beq.w	801b4a2 <_dtoa_r+0x43a>
 801b644:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801b648:	2b30      	cmp	r3, #48	; 0x30
 801b64a:	f105 32ff 	add.w	r2, r5, #4294967295
 801b64e:	d001      	beq.n	801b654 <_dtoa_r+0x5ec>
 801b650:	46bb      	mov	fp, r7
 801b652:	e04d      	b.n	801b6f0 <_dtoa_r+0x688>
 801b654:	4615      	mov	r5, r2
 801b656:	e7f5      	b.n	801b644 <_dtoa_r+0x5dc>
 801b658:	4b05      	ldr	r3, [pc, #20]	; (801b670 <_dtoa_r+0x608>)
 801b65a:	f7fc ff79 	bl	8018550 <__aeabi_dmul>
 801b65e:	e9cd 0100 	strd	r0, r1, [sp]
 801b662:	e7bc      	b.n	801b5de <_dtoa_r+0x576>
 801b664:	0801ce00 	.word	0x0801ce00
 801b668:	0801cdd8 	.word	0x0801cdd8
 801b66c:	3ff00000 	.word	0x3ff00000
 801b670:	40240000 	.word	0x40240000
 801b674:	401c0000 	.word	0x401c0000
 801b678:	40140000 	.word	0x40140000
 801b67c:	3fe00000 	.word	0x3fe00000
 801b680:	e9dd 6700 	ldrd	r6, r7, [sp]
 801b684:	9d02      	ldr	r5, [sp, #8]
 801b686:	4642      	mov	r2, r8
 801b688:	464b      	mov	r3, r9
 801b68a:	4630      	mov	r0, r6
 801b68c:	4639      	mov	r1, r7
 801b68e:	f7fd f889 	bl	80187a4 <__aeabi_ddiv>
 801b692:	f7fd fa0d 	bl	8018ab0 <__aeabi_d2iz>
 801b696:	9000      	str	r0, [sp, #0]
 801b698:	f7fc fef4 	bl	8018484 <__aeabi_i2d>
 801b69c:	4642      	mov	r2, r8
 801b69e:	464b      	mov	r3, r9
 801b6a0:	f7fc ff56 	bl	8018550 <__aeabi_dmul>
 801b6a4:	4602      	mov	r2, r0
 801b6a6:	460b      	mov	r3, r1
 801b6a8:	4630      	mov	r0, r6
 801b6aa:	4639      	mov	r1, r7
 801b6ac:	f7fc fd9c 	bl	80181e8 <__aeabi_dsub>
 801b6b0:	9e00      	ldr	r6, [sp, #0]
 801b6b2:	9f03      	ldr	r7, [sp, #12]
 801b6b4:	3630      	adds	r6, #48	; 0x30
 801b6b6:	f805 6b01 	strb.w	r6, [r5], #1
 801b6ba:	9e02      	ldr	r6, [sp, #8]
 801b6bc:	1bae      	subs	r6, r5, r6
 801b6be:	42b7      	cmp	r7, r6
 801b6c0:	4602      	mov	r2, r0
 801b6c2:	460b      	mov	r3, r1
 801b6c4:	d138      	bne.n	801b738 <_dtoa_r+0x6d0>
 801b6c6:	f7fc fd91 	bl	80181ec <__adddf3>
 801b6ca:	4606      	mov	r6, r0
 801b6cc:	460f      	mov	r7, r1
 801b6ce:	4602      	mov	r2, r0
 801b6d0:	460b      	mov	r3, r1
 801b6d2:	4640      	mov	r0, r8
 801b6d4:	4649      	mov	r1, r9
 801b6d6:	f7fd f9ad 	bl	8018a34 <__aeabi_dcmplt>
 801b6da:	b9c8      	cbnz	r0, 801b710 <_dtoa_r+0x6a8>
 801b6dc:	4632      	mov	r2, r6
 801b6de:	463b      	mov	r3, r7
 801b6e0:	4640      	mov	r0, r8
 801b6e2:	4649      	mov	r1, r9
 801b6e4:	f7fd f99c 	bl	8018a20 <__aeabi_dcmpeq>
 801b6e8:	b110      	cbz	r0, 801b6f0 <_dtoa_r+0x688>
 801b6ea:	9b00      	ldr	r3, [sp, #0]
 801b6ec:	07db      	lsls	r3, r3, #31
 801b6ee:	d40f      	bmi.n	801b710 <_dtoa_r+0x6a8>
 801b6f0:	4651      	mov	r1, sl
 801b6f2:	4620      	mov	r0, r4
 801b6f4:	f000 fcb0 	bl	801c058 <_Bfree>
 801b6f8:	2300      	movs	r3, #0
 801b6fa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801b6fc:	702b      	strb	r3, [r5, #0]
 801b6fe:	f10b 0301 	add.w	r3, fp, #1
 801b702:	6013      	str	r3, [r2, #0]
 801b704:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801b706:	2b00      	cmp	r3, #0
 801b708:	f43f acf8 	beq.w	801b0fc <_dtoa_r+0x94>
 801b70c:	601d      	str	r5, [r3, #0]
 801b70e:	e4f5      	b.n	801b0fc <_dtoa_r+0x94>
 801b710:	465f      	mov	r7, fp
 801b712:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801b716:	2a39      	cmp	r2, #57	; 0x39
 801b718:	f105 33ff 	add.w	r3, r5, #4294967295
 801b71c:	d106      	bne.n	801b72c <_dtoa_r+0x6c4>
 801b71e:	9a02      	ldr	r2, [sp, #8]
 801b720:	429a      	cmp	r2, r3
 801b722:	d107      	bne.n	801b734 <_dtoa_r+0x6cc>
 801b724:	2330      	movs	r3, #48	; 0x30
 801b726:	7013      	strb	r3, [r2, #0]
 801b728:	3701      	adds	r7, #1
 801b72a:	4613      	mov	r3, r2
 801b72c:	781a      	ldrb	r2, [r3, #0]
 801b72e:	3201      	adds	r2, #1
 801b730:	701a      	strb	r2, [r3, #0]
 801b732:	e78d      	b.n	801b650 <_dtoa_r+0x5e8>
 801b734:	461d      	mov	r5, r3
 801b736:	e7ec      	b.n	801b712 <_dtoa_r+0x6aa>
 801b738:	2200      	movs	r2, #0
 801b73a:	4ba4      	ldr	r3, [pc, #656]	; (801b9cc <_dtoa_r+0x964>)
 801b73c:	f7fc ff08 	bl	8018550 <__aeabi_dmul>
 801b740:	2200      	movs	r2, #0
 801b742:	2300      	movs	r3, #0
 801b744:	4606      	mov	r6, r0
 801b746:	460f      	mov	r7, r1
 801b748:	f7fd f96a 	bl	8018a20 <__aeabi_dcmpeq>
 801b74c:	2800      	cmp	r0, #0
 801b74e:	d09a      	beq.n	801b686 <_dtoa_r+0x61e>
 801b750:	e7ce      	b.n	801b6f0 <_dtoa_r+0x688>
 801b752:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801b754:	2a00      	cmp	r2, #0
 801b756:	f000 80cd 	beq.w	801b8f4 <_dtoa_r+0x88c>
 801b75a:	9a07      	ldr	r2, [sp, #28]
 801b75c:	2a01      	cmp	r2, #1
 801b75e:	f300 80af 	bgt.w	801b8c0 <_dtoa_r+0x858>
 801b762:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801b764:	2a00      	cmp	r2, #0
 801b766:	f000 80a7 	beq.w	801b8b8 <_dtoa_r+0x850>
 801b76a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801b76e:	9e08      	ldr	r6, [sp, #32]
 801b770:	9d05      	ldr	r5, [sp, #20]
 801b772:	9a05      	ldr	r2, [sp, #20]
 801b774:	441a      	add	r2, r3
 801b776:	9205      	str	r2, [sp, #20]
 801b778:	9a06      	ldr	r2, [sp, #24]
 801b77a:	2101      	movs	r1, #1
 801b77c:	441a      	add	r2, r3
 801b77e:	4620      	mov	r0, r4
 801b780:	9206      	str	r2, [sp, #24]
 801b782:	f000 fd09 	bl	801c198 <__i2b>
 801b786:	4607      	mov	r7, r0
 801b788:	2d00      	cmp	r5, #0
 801b78a:	dd0c      	ble.n	801b7a6 <_dtoa_r+0x73e>
 801b78c:	9b06      	ldr	r3, [sp, #24]
 801b78e:	2b00      	cmp	r3, #0
 801b790:	dd09      	ble.n	801b7a6 <_dtoa_r+0x73e>
 801b792:	42ab      	cmp	r3, r5
 801b794:	9a05      	ldr	r2, [sp, #20]
 801b796:	bfa8      	it	ge
 801b798:	462b      	movge	r3, r5
 801b79a:	1ad2      	subs	r2, r2, r3
 801b79c:	9205      	str	r2, [sp, #20]
 801b79e:	9a06      	ldr	r2, [sp, #24]
 801b7a0:	1aed      	subs	r5, r5, r3
 801b7a2:	1ad3      	subs	r3, r2, r3
 801b7a4:	9306      	str	r3, [sp, #24]
 801b7a6:	9b08      	ldr	r3, [sp, #32]
 801b7a8:	b1f3      	cbz	r3, 801b7e8 <_dtoa_r+0x780>
 801b7aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b7ac:	2b00      	cmp	r3, #0
 801b7ae:	f000 80a5 	beq.w	801b8fc <_dtoa_r+0x894>
 801b7b2:	2e00      	cmp	r6, #0
 801b7b4:	dd10      	ble.n	801b7d8 <_dtoa_r+0x770>
 801b7b6:	4639      	mov	r1, r7
 801b7b8:	4632      	mov	r2, r6
 801b7ba:	4620      	mov	r0, r4
 801b7bc:	f000 fd82 	bl	801c2c4 <__pow5mult>
 801b7c0:	4652      	mov	r2, sl
 801b7c2:	4601      	mov	r1, r0
 801b7c4:	4607      	mov	r7, r0
 801b7c6:	4620      	mov	r0, r4
 801b7c8:	f000 fcef 	bl	801c1aa <__multiply>
 801b7cc:	4651      	mov	r1, sl
 801b7ce:	4680      	mov	r8, r0
 801b7d0:	4620      	mov	r0, r4
 801b7d2:	f000 fc41 	bl	801c058 <_Bfree>
 801b7d6:	46c2      	mov	sl, r8
 801b7d8:	9b08      	ldr	r3, [sp, #32]
 801b7da:	1b9a      	subs	r2, r3, r6
 801b7dc:	d004      	beq.n	801b7e8 <_dtoa_r+0x780>
 801b7de:	4651      	mov	r1, sl
 801b7e0:	4620      	mov	r0, r4
 801b7e2:	f000 fd6f 	bl	801c2c4 <__pow5mult>
 801b7e6:	4682      	mov	sl, r0
 801b7e8:	2101      	movs	r1, #1
 801b7ea:	4620      	mov	r0, r4
 801b7ec:	f000 fcd4 	bl	801c198 <__i2b>
 801b7f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801b7f2:	2b00      	cmp	r3, #0
 801b7f4:	4606      	mov	r6, r0
 801b7f6:	f340 8083 	ble.w	801b900 <_dtoa_r+0x898>
 801b7fa:	461a      	mov	r2, r3
 801b7fc:	4601      	mov	r1, r0
 801b7fe:	4620      	mov	r0, r4
 801b800:	f000 fd60 	bl	801c2c4 <__pow5mult>
 801b804:	9b07      	ldr	r3, [sp, #28]
 801b806:	2b01      	cmp	r3, #1
 801b808:	4606      	mov	r6, r0
 801b80a:	dd7c      	ble.n	801b906 <_dtoa_r+0x89e>
 801b80c:	f04f 0800 	mov.w	r8, #0
 801b810:	6933      	ldr	r3, [r6, #16]
 801b812:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801b816:	6918      	ldr	r0, [r3, #16]
 801b818:	f000 fc70 	bl	801c0fc <__hi0bits>
 801b81c:	f1c0 0020 	rsb	r0, r0, #32
 801b820:	9b06      	ldr	r3, [sp, #24]
 801b822:	4418      	add	r0, r3
 801b824:	f010 001f 	ands.w	r0, r0, #31
 801b828:	f000 8096 	beq.w	801b958 <_dtoa_r+0x8f0>
 801b82c:	f1c0 0320 	rsb	r3, r0, #32
 801b830:	2b04      	cmp	r3, #4
 801b832:	f340 8087 	ble.w	801b944 <_dtoa_r+0x8dc>
 801b836:	9b05      	ldr	r3, [sp, #20]
 801b838:	f1c0 001c 	rsb	r0, r0, #28
 801b83c:	4403      	add	r3, r0
 801b83e:	9305      	str	r3, [sp, #20]
 801b840:	9b06      	ldr	r3, [sp, #24]
 801b842:	4405      	add	r5, r0
 801b844:	4403      	add	r3, r0
 801b846:	9306      	str	r3, [sp, #24]
 801b848:	9b05      	ldr	r3, [sp, #20]
 801b84a:	2b00      	cmp	r3, #0
 801b84c:	dd05      	ble.n	801b85a <_dtoa_r+0x7f2>
 801b84e:	4651      	mov	r1, sl
 801b850:	461a      	mov	r2, r3
 801b852:	4620      	mov	r0, r4
 801b854:	f000 fd84 	bl	801c360 <__lshift>
 801b858:	4682      	mov	sl, r0
 801b85a:	9b06      	ldr	r3, [sp, #24]
 801b85c:	2b00      	cmp	r3, #0
 801b85e:	dd05      	ble.n	801b86c <_dtoa_r+0x804>
 801b860:	4631      	mov	r1, r6
 801b862:	461a      	mov	r2, r3
 801b864:	4620      	mov	r0, r4
 801b866:	f000 fd7b 	bl	801c360 <__lshift>
 801b86a:	4606      	mov	r6, r0
 801b86c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801b86e:	2b00      	cmp	r3, #0
 801b870:	d074      	beq.n	801b95c <_dtoa_r+0x8f4>
 801b872:	4631      	mov	r1, r6
 801b874:	4650      	mov	r0, sl
 801b876:	f000 fdc4 	bl	801c402 <__mcmp>
 801b87a:	2800      	cmp	r0, #0
 801b87c:	da6e      	bge.n	801b95c <_dtoa_r+0x8f4>
 801b87e:	2300      	movs	r3, #0
 801b880:	4651      	mov	r1, sl
 801b882:	220a      	movs	r2, #10
 801b884:	4620      	mov	r0, r4
 801b886:	f000 fbfe 	bl	801c086 <__multadd>
 801b88a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b88c:	f10b 3bff 	add.w	fp, fp, #4294967295
 801b890:	4682      	mov	sl, r0
 801b892:	2b00      	cmp	r3, #0
 801b894:	f000 81a8 	beq.w	801bbe8 <_dtoa_r+0xb80>
 801b898:	2300      	movs	r3, #0
 801b89a:	4639      	mov	r1, r7
 801b89c:	220a      	movs	r2, #10
 801b89e:	4620      	mov	r0, r4
 801b8a0:	f000 fbf1 	bl	801c086 <__multadd>
 801b8a4:	9b04      	ldr	r3, [sp, #16]
 801b8a6:	2b00      	cmp	r3, #0
 801b8a8:	4607      	mov	r7, r0
 801b8aa:	f300 80c8 	bgt.w	801ba3e <_dtoa_r+0x9d6>
 801b8ae:	9b07      	ldr	r3, [sp, #28]
 801b8b0:	2b02      	cmp	r3, #2
 801b8b2:	f340 80c4 	ble.w	801ba3e <_dtoa_r+0x9d6>
 801b8b6:	e059      	b.n	801b96c <_dtoa_r+0x904>
 801b8b8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801b8ba:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801b8be:	e756      	b.n	801b76e <_dtoa_r+0x706>
 801b8c0:	9b03      	ldr	r3, [sp, #12]
 801b8c2:	1e5e      	subs	r6, r3, #1
 801b8c4:	9b08      	ldr	r3, [sp, #32]
 801b8c6:	42b3      	cmp	r3, r6
 801b8c8:	bfbf      	itttt	lt
 801b8ca:	9b08      	ldrlt	r3, [sp, #32]
 801b8cc:	9608      	strlt	r6, [sp, #32]
 801b8ce:	1af2      	sublt	r2, r6, r3
 801b8d0:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 801b8d2:	bfb6      	itet	lt
 801b8d4:	189b      	addlt	r3, r3, r2
 801b8d6:	1b9e      	subge	r6, r3, r6
 801b8d8:	930b      	strlt	r3, [sp, #44]	; 0x2c
 801b8da:	9b03      	ldr	r3, [sp, #12]
 801b8dc:	bfb8      	it	lt
 801b8de:	2600      	movlt	r6, #0
 801b8e0:	2b00      	cmp	r3, #0
 801b8e2:	bfb9      	ittee	lt
 801b8e4:	9b05      	ldrlt	r3, [sp, #20]
 801b8e6:	9a03      	ldrlt	r2, [sp, #12]
 801b8e8:	9d05      	ldrge	r5, [sp, #20]
 801b8ea:	9b03      	ldrge	r3, [sp, #12]
 801b8ec:	bfbc      	itt	lt
 801b8ee:	1a9d      	sublt	r5, r3, r2
 801b8f0:	2300      	movlt	r3, #0
 801b8f2:	e73e      	b.n	801b772 <_dtoa_r+0x70a>
 801b8f4:	9e08      	ldr	r6, [sp, #32]
 801b8f6:	9d05      	ldr	r5, [sp, #20]
 801b8f8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 801b8fa:	e745      	b.n	801b788 <_dtoa_r+0x720>
 801b8fc:	9a08      	ldr	r2, [sp, #32]
 801b8fe:	e76e      	b.n	801b7de <_dtoa_r+0x776>
 801b900:	9b07      	ldr	r3, [sp, #28]
 801b902:	2b01      	cmp	r3, #1
 801b904:	dc19      	bgt.n	801b93a <_dtoa_r+0x8d2>
 801b906:	9b00      	ldr	r3, [sp, #0]
 801b908:	b9bb      	cbnz	r3, 801b93a <_dtoa_r+0x8d2>
 801b90a:	9b01      	ldr	r3, [sp, #4]
 801b90c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801b910:	b99b      	cbnz	r3, 801b93a <_dtoa_r+0x8d2>
 801b912:	9b01      	ldr	r3, [sp, #4]
 801b914:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801b918:	0d1b      	lsrs	r3, r3, #20
 801b91a:	051b      	lsls	r3, r3, #20
 801b91c:	b183      	cbz	r3, 801b940 <_dtoa_r+0x8d8>
 801b91e:	9b05      	ldr	r3, [sp, #20]
 801b920:	3301      	adds	r3, #1
 801b922:	9305      	str	r3, [sp, #20]
 801b924:	9b06      	ldr	r3, [sp, #24]
 801b926:	3301      	adds	r3, #1
 801b928:	9306      	str	r3, [sp, #24]
 801b92a:	f04f 0801 	mov.w	r8, #1
 801b92e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801b930:	2b00      	cmp	r3, #0
 801b932:	f47f af6d 	bne.w	801b810 <_dtoa_r+0x7a8>
 801b936:	2001      	movs	r0, #1
 801b938:	e772      	b.n	801b820 <_dtoa_r+0x7b8>
 801b93a:	f04f 0800 	mov.w	r8, #0
 801b93e:	e7f6      	b.n	801b92e <_dtoa_r+0x8c6>
 801b940:	4698      	mov	r8, r3
 801b942:	e7f4      	b.n	801b92e <_dtoa_r+0x8c6>
 801b944:	d080      	beq.n	801b848 <_dtoa_r+0x7e0>
 801b946:	9a05      	ldr	r2, [sp, #20]
 801b948:	331c      	adds	r3, #28
 801b94a:	441a      	add	r2, r3
 801b94c:	9205      	str	r2, [sp, #20]
 801b94e:	9a06      	ldr	r2, [sp, #24]
 801b950:	441a      	add	r2, r3
 801b952:	441d      	add	r5, r3
 801b954:	4613      	mov	r3, r2
 801b956:	e776      	b.n	801b846 <_dtoa_r+0x7de>
 801b958:	4603      	mov	r3, r0
 801b95a:	e7f4      	b.n	801b946 <_dtoa_r+0x8de>
 801b95c:	9b03      	ldr	r3, [sp, #12]
 801b95e:	2b00      	cmp	r3, #0
 801b960:	dc36      	bgt.n	801b9d0 <_dtoa_r+0x968>
 801b962:	9b07      	ldr	r3, [sp, #28]
 801b964:	2b02      	cmp	r3, #2
 801b966:	dd33      	ble.n	801b9d0 <_dtoa_r+0x968>
 801b968:	9b03      	ldr	r3, [sp, #12]
 801b96a:	9304      	str	r3, [sp, #16]
 801b96c:	9b04      	ldr	r3, [sp, #16]
 801b96e:	b963      	cbnz	r3, 801b98a <_dtoa_r+0x922>
 801b970:	4631      	mov	r1, r6
 801b972:	2205      	movs	r2, #5
 801b974:	4620      	mov	r0, r4
 801b976:	f000 fb86 	bl	801c086 <__multadd>
 801b97a:	4601      	mov	r1, r0
 801b97c:	4606      	mov	r6, r0
 801b97e:	4650      	mov	r0, sl
 801b980:	f000 fd3f 	bl	801c402 <__mcmp>
 801b984:	2800      	cmp	r0, #0
 801b986:	f73f adb6 	bgt.w	801b4f6 <_dtoa_r+0x48e>
 801b98a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801b98c:	9d02      	ldr	r5, [sp, #8]
 801b98e:	ea6f 0b03 	mvn.w	fp, r3
 801b992:	2300      	movs	r3, #0
 801b994:	9303      	str	r3, [sp, #12]
 801b996:	4631      	mov	r1, r6
 801b998:	4620      	mov	r0, r4
 801b99a:	f000 fb5d 	bl	801c058 <_Bfree>
 801b99e:	2f00      	cmp	r7, #0
 801b9a0:	f43f aea6 	beq.w	801b6f0 <_dtoa_r+0x688>
 801b9a4:	9b03      	ldr	r3, [sp, #12]
 801b9a6:	b12b      	cbz	r3, 801b9b4 <_dtoa_r+0x94c>
 801b9a8:	42bb      	cmp	r3, r7
 801b9aa:	d003      	beq.n	801b9b4 <_dtoa_r+0x94c>
 801b9ac:	4619      	mov	r1, r3
 801b9ae:	4620      	mov	r0, r4
 801b9b0:	f000 fb52 	bl	801c058 <_Bfree>
 801b9b4:	4639      	mov	r1, r7
 801b9b6:	4620      	mov	r0, r4
 801b9b8:	f000 fb4e 	bl	801c058 <_Bfree>
 801b9bc:	e698      	b.n	801b6f0 <_dtoa_r+0x688>
 801b9be:	2600      	movs	r6, #0
 801b9c0:	4637      	mov	r7, r6
 801b9c2:	e7e2      	b.n	801b98a <_dtoa_r+0x922>
 801b9c4:	46bb      	mov	fp, r7
 801b9c6:	4637      	mov	r7, r6
 801b9c8:	e595      	b.n	801b4f6 <_dtoa_r+0x48e>
 801b9ca:	bf00      	nop
 801b9cc:	40240000 	.word	0x40240000
 801b9d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b9d2:	bb93      	cbnz	r3, 801ba3a <_dtoa_r+0x9d2>
 801b9d4:	9b03      	ldr	r3, [sp, #12]
 801b9d6:	9304      	str	r3, [sp, #16]
 801b9d8:	9d02      	ldr	r5, [sp, #8]
 801b9da:	4631      	mov	r1, r6
 801b9dc:	4650      	mov	r0, sl
 801b9de:	f7ff fab5 	bl	801af4c <quorem>
 801b9e2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 801b9e6:	f805 9b01 	strb.w	r9, [r5], #1
 801b9ea:	9b02      	ldr	r3, [sp, #8]
 801b9ec:	9a04      	ldr	r2, [sp, #16]
 801b9ee:	1aeb      	subs	r3, r5, r3
 801b9f0:	429a      	cmp	r2, r3
 801b9f2:	f300 80dc 	bgt.w	801bbae <_dtoa_r+0xb46>
 801b9f6:	9b02      	ldr	r3, [sp, #8]
 801b9f8:	2a01      	cmp	r2, #1
 801b9fa:	bfac      	ite	ge
 801b9fc:	189b      	addge	r3, r3, r2
 801b9fe:	3301      	addlt	r3, #1
 801ba00:	4698      	mov	r8, r3
 801ba02:	2300      	movs	r3, #0
 801ba04:	9303      	str	r3, [sp, #12]
 801ba06:	4651      	mov	r1, sl
 801ba08:	2201      	movs	r2, #1
 801ba0a:	4620      	mov	r0, r4
 801ba0c:	f000 fca8 	bl	801c360 <__lshift>
 801ba10:	4631      	mov	r1, r6
 801ba12:	4682      	mov	sl, r0
 801ba14:	f000 fcf5 	bl	801c402 <__mcmp>
 801ba18:	2800      	cmp	r0, #0
 801ba1a:	f300 808d 	bgt.w	801bb38 <_dtoa_r+0xad0>
 801ba1e:	d103      	bne.n	801ba28 <_dtoa_r+0x9c0>
 801ba20:	f019 0f01 	tst.w	r9, #1
 801ba24:	f040 8088 	bne.w	801bb38 <_dtoa_r+0xad0>
 801ba28:	4645      	mov	r5, r8
 801ba2a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801ba2e:	2b30      	cmp	r3, #48	; 0x30
 801ba30:	f105 32ff 	add.w	r2, r5, #4294967295
 801ba34:	d1af      	bne.n	801b996 <_dtoa_r+0x92e>
 801ba36:	4615      	mov	r5, r2
 801ba38:	e7f7      	b.n	801ba2a <_dtoa_r+0x9c2>
 801ba3a:	9b03      	ldr	r3, [sp, #12]
 801ba3c:	9304      	str	r3, [sp, #16]
 801ba3e:	2d00      	cmp	r5, #0
 801ba40:	dd05      	ble.n	801ba4e <_dtoa_r+0x9e6>
 801ba42:	4639      	mov	r1, r7
 801ba44:	462a      	mov	r2, r5
 801ba46:	4620      	mov	r0, r4
 801ba48:	f000 fc8a 	bl	801c360 <__lshift>
 801ba4c:	4607      	mov	r7, r0
 801ba4e:	f1b8 0f00 	cmp.w	r8, #0
 801ba52:	d04c      	beq.n	801baee <_dtoa_r+0xa86>
 801ba54:	6879      	ldr	r1, [r7, #4]
 801ba56:	4620      	mov	r0, r4
 801ba58:	f000 faca 	bl	801bff0 <_Balloc>
 801ba5c:	693a      	ldr	r2, [r7, #16]
 801ba5e:	3202      	adds	r2, #2
 801ba60:	4605      	mov	r5, r0
 801ba62:	0092      	lsls	r2, r2, #2
 801ba64:	f107 010c 	add.w	r1, r7, #12
 801ba68:	300c      	adds	r0, #12
 801ba6a:	f7fe fcb3 	bl	801a3d4 <memcpy>
 801ba6e:	2201      	movs	r2, #1
 801ba70:	4629      	mov	r1, r5
 801ba72:	4620      	mov	r0, r4
 801ba74:	f000 fc74 	bl	801c360 <__lshift>
 801ba78:	9b00      	ldr	r3, [sp, #0]
 801ba7a:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801ba7e:	9703      	str	r7, [sp, #12]
 801ba80:	f003 0301 	and.w	r3, r3, #1
 801ba84:	4607      	mov	r7, r0
 801ba86:	9305      	str	r3, [sp, #20]
 801ba88:	4631      	mov	r1, r6
 801ba8a:	4650      	mov	r0, sl
 801ba8c:	f7ff fa5e 	bl	801af4c <quorem>
 801ba90:	9903      	ldr	r1, [sp, #12]
 801ba92:	4605      	mov	r5, r0
 801ba94:	f100 0930 	add.w	r9, r0, #48	; 0x30
 801ba98:	4650      	mov	r0, sl
 801ba9a:	f000 fcb2 	bl	801c402 <__mcmp>
 801ba9e:	463a      	mov	r2, r7
 801baa0:	9000      	str	r0, [sp, #0]
 801baa2:	4631      	mov	r1, r6
 801baa4:	4620      	mov	r0, r4
 801baa6:	f000 fcc6 	bl	801c436 <__mdiff>
 801baaa:	68c3      	ldr	r3, [r0, #12]
 801baac:	4602      	mov	r2, r0
 801baae:	bb03      	cbnz	r3, 801baf2 <_dtoa_r+0xa8a>
 801bab0:	4601      	mov	r1, r0
 801bab2:	9006      	str	r0, [sp, #24]
 801bab4:	4650      	mov	r0, sl
 801bab6:	f000 fca4 	bl	801c402 <__mcmp>
 801baba:	9a06      	ldr	r2, [sp, #24]
 801babc:	4603      	mov	r3, r0
 801babe:	4611      	mov	r1, r2
 801bac0:	4620      	mov	r0, r4
 801bac2:	9306      	str	r3, [sp, #24]
 801bac4:	f000 fac8 	bl	801c058 <_Bfree>
 801bac8:	9b06      	ldr	r3, [sp, #24]
 801baca:	b9a3      	cbnz	r3, 801baf6 <_dtoa_r+0xa8e>
 801bacc:	9a07      	ldr	r2, [sp, #28]
 801bace:	b992      	cbnz	r2, 801baf6 <_dtoa_r+0xa8e>
 801bad0:	9a05      	ldr	r2, [sp, #20]
 801bad2:	b982      	cbnz	r2, 801baf6 <_dtoa_r+0xa8e>
 801bad4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 801bad8:	d029      	beq.n	801bb2e <_dtoa_r+0xac6>
 801bada:	9b00      	ldr	r3, [sp, #0]
 801badc:	2b00      	cmp	r3, #0
 801bade:	dd01      	ble.n	801bae4 <_dtoa_r+0xa7c>
 801bae0:	f105 0931 	add.w	r9, r5, #49	; 0x31
 801bae4:	f108 0501 	add.w	r5, r8, #1
 801bae8:	f888 9000 	strb.w	r9, [r8]
 801baec:	e753      	b.n	801b996 <_dtoa_r+0x92e>
 801baee:	4638      	mov	r0, r7
 801baf0:	e7c2      	b.n	801ba78 <_dtoa_r+0xa10>
 801baf2:	2301      	movs	r3, #1
 801baf4:	e7e3      	b.n	801babe <_dtoa_r+0xa56>
 801baf6:	9a00      	ldr	r2, [sp, #0]
 801baf8:	2a00      	cmp	r2, #0
 801bafa:	db04      	blt.n	801bb06 <_dtoa_r+0xa9e>
 801bafc:	d125      	bne.n	801bb4a <_dtoa_r+0xae2>
 801bafe:	9a07      	ldr	r2, [sp, #28]
 801bb00:	bb1a      	cbnz	r2, 801bb4a <_dtoa_r+0xae2>
 801bb02:	9a05      	ldr	r2, [sp, #20]
 801bb04:	bb0a      	cbnz	r2, 801bb4a <_dtoa_r+0xae2>
 801bb06:	2b00      	cmp	r3, #0
 801bb08:	ddec      	ble.n	801bae4 <_dtoa_r+0xa7c>
 801bb0a:	4651      	mov	r1, sl
 801bb0c:	2201      	movs	r2, #1
 801bb0e:	4620      	mov	r0, r4
 801bb10:	f000 fc26 	bl	801c360 <__lshift>
 801bb14:	4631      	mov	r1, r6
 801bb16:	4682      	mov	sl, r0
 801bb18:	f000 fc73 	bl	801c402 <__mcmp>
 801bb1c:	2800      	cmp	r0, #0
 801bb1e:	dc03      	bgt.n	801bb28 <_dtoa_r+0xac0>
 801bb20:	d1e0      	bne.n	801bae4 <_dtoa_r+0xa7c>
 801bb22:	f019 0f01 	tst.w	r9, #1
 801bb26:	d0dd      	beq.n	801bae4 <_dtoa_r+0xa7c>
 801bb28:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 801bb2c:	d1d8      	bne.n	801bae0 <_dtoa_r+0xa78>
 801bb2e:	2339      	movs	r3, #57	; 0x39
 801bb30:	f888 3000 	strb.w	r3, [r8]
 801bb34:	f108 0801 	add.w	r8, r8, #1
 801bb38:	4645      	mov	r5, r8
 801bb3a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801bb3e:	2b39      	cmp	r3, #57	; 0x39
 801bb40:	f105 32ff 	add.w	r2, r5, #4294967295
 801bb44:	d03b      	beq.n	801bbbe <_dtoa_r+0xb56>
 801bb46:	3301      	adds	r3, #1
 801bb48:	e040      	b.n	801bbcc <_dtoa_r+0xb64>
 801bb4a:	2b00      	cmp	r3, #0
 801bb4c:	f108 0501 	add.w	r5, r8, #1
 801bb50:	dd05      	ble.n	801bb5e <_dtoa_r+0xaf6>
 801bb52:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 801bb56:	d0ea      	beq.n	801bb2e <_dtoa_r+0xac6>
 801bb58:	f109 0901 	add.w	r9, r9, #1
 801bb5c:	e7c4      	b.n	801bae8 <_dtoa_r+0xa80>
 801bb5e:	9b02      	ldr	r3, [sp, #8]
 801bb60:	9a04      	ldr	r2, [sp, #16]
 801bb62:	f805 9c01 	strb.w	r9, [r5, #-1]
 801bb66:	1aeb      	subs	r3, r5, r3
 801bb68:	4293      	cmp	r3, r2
 801bb6a:	46a8      	mov	r8, r5
 801bb6c:	f43f af4b 	beq.w	801ba06 <_dtoa_r+0x99e>
 801bb70:	4651      	mov	r1, sl
 801bb72:	2300      	movs	r3, #0
 801bb74:	220a      	movs	r2, #10
 801bb76:	4620      	mov	r0, r4
 801bb78:	f000 fa85 	bl	801c086 <__multadd>
 801bb7c:	9b03      	ldr	r3, [sp, #12]
 801bb7e:	9903      	ldr	r1, [sp, #12]
 801bb80:	42bb      	cmp	r3, r7
 801bb82:	4682      	mov	sl, r0
 801bb84:	f04f 0300 	mov.w	r3, #0
 801bb88:	f04f 020a 	mov.w	r2, #10
 801bb8c:	4620      	mov	r0, r4
 801bb8e:	d104      	bne.n	801bb9a <_dtoa_r+0xb32>
 801bb90:	f000 fa79 	bl	801c086 <__multadd>
 801bb94:	9003      	str	r0, [sp, #12]
 801bb96:	4607      	mov	r7, r0
 801bb98:	e776      	b.n	801ba88 <_dtoa_r+0xa20>
 801bb9a:	f000 fa74 	bl	801c086 <__multadd>
 801bb9e:	2300      	movs	r3, #0
 801bba0:	9003      	str	r0, [sp, #12]
 801bba2:	220a      	movs	r2, #10
 801bba4:	4639      	mov	r1, r7
 801bba6:	4620      	mov	r0, r4
 801bba8:	f000 fa6d 	bl	801c086 <__multadd>
 801bbac:	e7f3      	b.n	801bb96 <_dtoa_r+0xb2e>
 801bbae:	4651      	mov	r1, sl
 801bbb0:	2300      	movs	r3, #0
 801bbb2:	220a      	movs	r2, #10
 801bbb4:	4620      	mov	r0, r4
 801bbb6:	f000 fa66 	bl	801c086 <__multadd>
 801bbba:	4682      	mov	sl, r0
 801bbbc:	e70d      	b.n	801b9da <_dtoa_r+0x972>
 801bbbe:	9b02      	ldr	r3, [sp, #8]
 801bbc0:	4293      	cmp	r3, r2
 801bbc2:	d105      	bne.n	801bbd0 <_dtoa_r+0xb68>
 801bbc4:	9a02      	ldr	r2, [sp, #8]
 801bbc6:	f10b 0b01 	add.w	fp, fp, #1
 801bbca:	2331      	movs	r3, #49	; 0x31
 801bbcc:	7013      	strb	r3, [r2, #0]
 801bbce:	e6e2      	b.n	801b996 <_dtoa_r+0x92e>
 801bbd0:	4615      	mov	r5, r2
 801bbd2:	e7b2      	b.n	801bb3a <_dtoa_r+0xad2>
 801bbd4:	4b09      	ldr	r3, [pc, #36]	; (801bbfc <_dtoa_r+0xb94>)
 801bbd6:	f7ff baae 	b.w	801b136 <_dtoa_r+0xce>
 801bbda:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801bbdc:	2b00      	cmp	r3, #0
 801bbde:	f47f aa88 	bne.w	801b0f2 <_dtoa_r+0x8a>
 801bbe2:	4b07      	ldr	r3, [pc, #28]	; (801bc00 <_dtoa_r+0xb98>)
 801bbe4:	f7ff baa7 	b.w	801b136 <_dtoa_r+0xce>
 801bbe8:	9b04      	ldr	r3, [sp, #16]
 801bbea:	2b00      	cmp	r3, #0
 801bbec:	f73f aef4 	bgt.w	801b9d8 <_dtoa_r+0x970>
 801bbf0:	9b07      	ldr	r3, [sp, #28]
 801bbf2:	2b02      	cmp	r3, #2
 801bbf4:	f77f aef0 	ble.w	801b9d8 <_dtoa_r+0x970>
 801bbf8:	e6b8      	b.n	801b96c <_dtoa_r+0x904>
 801bbfa:	bf00      	nop
 801bbfc:	0801cd3f 	.word	0x0801cd3f
 801bc00:	0801cd63 	.word	0x0801cd63

0801bc04 <__sflush_r>:
 801bc04:	898a      	ldrh	r2, [r1, #12]
 801bc06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bc0a:	4605      	mov	r5, r0
 801bc0c:	0710      	lsls	r0, r2, #28
 801bc0e:	460c      	mov	r4, r1
 801bc10:	d45a      	bmi.n	801bcc8 <__sflush_r+0xc4>
 801bc12:	684b      	ldr	r3, [r1, #4]
 801bc14:	2b00      	cmp	r3, #0
 801bc16:	dc05      	bgt.n	801bc24 <__sflush_r+0x20>
 801bc18:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801bc1a:	2b00      	cmp	r3, #0
 801bc1c:	dc02      	bgt.n	801bc24 <__sflush_r+0x20>
 801bc1e:	2000      	movs	r0, #0
 801bc20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bc24:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801bc26:	2e00      	cmp	r6, #0
 801bc28:	d0f9      	beq.n	801bc1e <__sflush_r+0x1a>
 801bc2a:	2300      	movs	r3, #0
 801bc2c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801bc30:	682f      	ldr	r7, [r5, #0]
 801bc32:	602b      	str	r3, [r5, #0]
 801bc34:	d033      	beq.n	801bc9e <__sflush_r+0x9a>
 801bc36:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801bc38:	89a3      	ldrh	r3, [r4, #12]
 801bc3a:	075a      	lsls	r2, r3, #29
 801bc3c:	d505      	bpl.n	801bc4a <__sflush_r+0x46>
 801bc3e:	6863      	ldr	r3, [r4, #4]
 801bc40:	1ac0      	subs	r0, r0, r3
 801bc42:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801bc44:	b10b      	cbz	r3, 801bc4a <__sflush_r+0x46>
 801bc46:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801bc48:	1ac0      	subs	r0, r0, r3
 801bc4a:	2300      	movs	r3, #0
 801bc4c:	4602      	mov	r2, r0
 801bc4e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801bc50:	6a21      	ldr	r1, [r4, #32]
 801bc52:	4628      	mov	r0, r5
 801bc54:	47b0      	blx	r6
 801bc56:	1c43      	adds	r3, r0, #1
 801bc58:	89a3      	ldrh	r3, [r4, #12]
 801bc5a:	d106      	bne.n	801bc6a <__sflush_r+0x66>
 801bc5c:	6829      	ldr	r1, [r5, #0]
 801bc5e:	291d      	cmp	r1, #29
 801bc60:	d84b      	bhi.n	801bcfa <__sflush_r+0xf6>
 801bc62:	4a2b      	ldr	r2, [pc, #172]	; (801bd10 <__sflush_r+0x10c>)
 801bc64:	40ca      	lsrs	r2, r1
 801bc66:	07d6      	lsls	r6, r2, #31
 801bc68:	d547      	bpl.n	801bcfa <__sflush_r+0xf6>
 801bc6a:	2200      	movs	r2, #0
 801bc6c:	6062      	str	r2, [r4, #4]
 801bc6e:	04d9      	lsls	r1, r3, #19
 801bc70:	6922      	ldr	r2, [r4, #16]
 801bc72:	6022      	str	r2, [r4, #0]
 801bc74:	d504      	bpl.n	801bc80 <__sflush_r+0x7c>
 801bc76:	1c42      	adds	r2, r0, #1
 801bc78:	d101      	bne.n	801bc7e <__sflush_r+0x7a>
 801bc7a:	682b      	ldr	r3, [r5, #0]
 801bc7c:	b903      	cbnz	r3, 801bc80 <__sflush_r+0x7c>
 801bc7e:	6560      	str	r0, [r4, #84]	; 0x54
 801bc80:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801bc82:	602f      	str	r7, [r5, #0]
 801bc84:	2900      	cmp	r1, #0
 801bc86:	d0ca      	beq.n	801bc1e <__sflush_r+0x1a>
 801bc88:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801bc8c:	4299      	cmp	r1, r3
 801bc8e:	d002      	beq.n	801bc96 <__sflush_r+0x92>
 801bc90:	4628      	mov	r0, r5
 801bc92:	f000 fc8b 	bl	801c5ac <_free_r>
 801bc96:	2000      	movs	r0, #0
 801bc98:	6360      	str	r0, [r4, #52]	; 0x34
 801bc9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bc9e:	6a21      	ldr	r1, [r4, #32]
 801bca0:	2301      	movs	r3, #1
 801bca2:	4628      	mov	r0, r5
 801bca4:	47b0      	blx	r6
 801bca6:	1c41      	adds	r1, r0, #1
 801bca8:	d1c6      	bne.n	801bc38 <__sflush_r+0x34>
 801bcaa:	682b      	ldr	r3, [r5, #0]
 801bcac:	2b00      	cmp	r3, #0
 801bcae:	d0c3      	beq.n	801bc38 <__sflush_r+0x34>
 801bcb0:	2b1d      	cmp	r3, #29
 801bcb2:	d001      	beq.n	801bcb8 <__sflush_r+0xb4>
 801bcb4:	2b16      	cmp	r3, #22
 801bcb6:	d101      	bne.n	801bcbc <__sflush_r+0xb8>
 801bcb8:	602f      	str	r7, [r5, #0]
 801bcba:	e7b0      	b.n	801bc1e <__sflush_r+0x1a>
 801bcbc:	89a3      	ldrh	r3, [r4, #12]
 801bcbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801bcc2:	81a3      	strh	r3, [r4, #12]
 801bcc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bcc8:	690f      	ldr	r7, [r1, #16]
 801bcca:	2f00      	cmp	r7, #0
 801bccc:	d0a7      	beq.n	801bc1e <__sflush_r+0x1a>
 801bcce:	0793      	lsls	r3, r2, #30
 801bcd0:	680e      	ldr	r6, [r1, #0]
 801bcd2:	bf08      	it	eq
 801bcd4:	694b      	ldreq	r3, [r1, #20]
 801bcd6:	600f      	str	r7, [r1, #0]
 801bcd8:	bf18      	it	ne
 801bcda:	2300      	movne	r3, #0
 801bcdc:	eba6 0807 	sub.w	r8, r6, r7
 801bce0:	608b      	str	r3, [r1, #8]
 801bce2:	f1b8 0f00 	cmp.w	r8, #0
 801bce6:	dd9a      	ble.n	801bc1e <__sflush_r+0x1a>
 801bce8:	4643      	mov	r3, r8
 801bcea:	463a      	mov	r2, r7
 801bcec:	6a21      	ldr	r1, [r4, #32]
 801bcee:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801bcf0:	4628      	mov	r0, r5
 801bcf2:	47b0      	blx	r6
 801bcf4:	2800      	cmp	r0, #0
 801bcf6:	dc07      	bgt.n	801bd08 <__sflush_r+0x104>
 801bcf8:	89a3      	ldrh	r3, [r4, #12]
 801bcfa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801bcfe:	81a3      	strh	r3, [r4, #12]
 801bd00:	f04f 30ff 	mov.w	r0, #4294967295
 801bd04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bd08:	4407      	add	r7, r0
 801bd0a:	eba8 0800 	sub.w	r8, r8, r0
 801bd0e:	e7e8      	b.n	801bce2 <__sflush_r+0xde>
 801bd10:	20400001 	.word	0x20400001

0801bd14 <_fflush_r>:
 801bd14:	b538      	push	{r3, r4, r5, lr}
 801bd16:	690b      	ldr	r3, [r1, #16]
 801bd18:	4605      	mov	r5, r0
 801bd1a:	460c      	mov	r4, r1
 801bd1c:	b1db      	cbz	r3, 801bd56 <_fflush_r+0x42>
 801bd1e:	b118      	cbz	r0, 801bd28 <_fflush_r+0x14>
 801bd20:	6983      	ldr	r3, [r0, #24]
 801bd22:	b90b      	cbnz	r3, 801bd28 <_fflush_r+0x14>
 801bd24:	f000 f860 	bl	801bde8 <__sinit>
 801bd28:	4b0c      	ldr	r3, [pc, #48]	; (801bd5c <_fflush_r+0x48>)
 801bd2a:	429c      	cmp	r4, r3
 801bd2c:	d109      	bne.n	801bd42 <_fflush_r+0x2e>
 801bd2e:	686c      	ldr	r4, [r5, #4]
 801bd30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bd34:	b17b      	cbz	r3, 801bd56 <_fflush_r+0x42>
 801bd36:	4621      	mov	r1, r4
 801bd38:	4628      	mov	r0, r5
 801bd3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801bd3e:	f7ff bf61 	b.w	801bc04 <__sflush_r>
 801bd42:	4b07      	ldr	r3, [pc, #28]	; (801bd60 <_fflush_r+0x4c>)
 801bd44:	429c      	cmp	r4, r3
 801bd46:	d101      	bne.n	801bd4c <_fflush_r+0x38>
 801bd48:	68ac      	ldr	r4, [r5, #8]
 801bd4a:	e7f1      	b.n	801bd30 <_fflush_r+0x1c>
 801bd4c:	4b05      	ldr	r3, [pc, #20]	; (801bd64 <_fflush_r+0x50>)
 801bd4e:	429c      	cmp	r4, r3
 801bd50:	bf08      	it	eq
 801bd52:	68ec      	ldreq	r4, [r5, #12]
 801bd54:	e7ec      	b.n	801bd30 <_fflush_r+0x1c>
 801bd56:	2000      	movs	r0, #0
 801bd58:	bd38      	pop	{r3, r4, r5, pc}
 801bd5a:	bf00      	nop
 801bd5c:	0801cd90 	.word	0x0801cd90
 801bd60:	0801cdb0 	.word	0x0801cdb0
 801bd64:	0801cd70 	.word	0x0801cd70

0801bd68 <_cleanup_r>:
 801bd68:	4901      	ldr	r1, [pc, #4]	; (801bd70 <_cleanup_r+0x8>)
 801bd6a:	f000 b8a9 	b.w	801bec0 <_fwalk_reent>
 801bd6e:	bf00      	nop
 801bd70:	0801bd15 	.word	0x0801bd15

0801bd74 <std.isra.0>:
 801bd74:	2300      	movs	r3, #0
 801bd76:	b510      	push	{r4, lr}
 801bd78:	4604      	mov	r4, r0
 801bd7a:	6003      	str	r3, [r0, #0]
 801bd7c:	6043      	str	r3, [r0, #4]
 801bd7e:	6083      	str	r3, [r0, #8]
 801bd80:	8181      	strh	r1, [r0, #12]
 801bd82:	6643      	str	r3, [r0, #100]	; 0x64
 801bd84:	81c2      	strh	r2, [r0, #14]
 801bd86:	6103      	str	r3, [r0, #16]
 801bd88:	6143      	str	r3, [r0, #20]
 801bd8a:	6183      	str	r3, [r0, #24]
 801bd8c:	4619      	mov	r1, r3
 801bd8e:	2208      	movs	r2, #8
 801bd90:	305c      	adds	r0, #92	; 0x5c
 801bd92:	f7fe fb2a 	bl	801a3ea <memset>
 801bd96:	4b05      	ldr	r3, [pc, #20]	; (801bdac <std.isra.0+0x38>)
 801bd98:	6263      	str	r3, [r4, #36]	; 0x24
 801bd9a:	4b05      	ldr	r3, [pc, #20]	; (801bdb0 <std.isra.0+0x3c>)
 801bd9c:	62a3      	str	r3, [r4, #40]	; 0x28
 801bd9e:	4b05      	ldr	r3, [pc, #20]	; (801bdb4 <std.isra.0+0x40>)
 801bda0:	62e3      	str	r3, [r4, #44]	; 0x2c
 801bda2:	4b05      	ldr	r3, [pc, #20]	; (801bdb8 <std.isra.0+0x44>)
 801bda4:	6224      	str	r4, [r4, #32]
 801bda6:	6323      	str	r3, [r4, #48]	; 0x30
 801bda8:	bd10      	pop	{r4, pc}
 801bdaa:	bf00      	nop
 801bdac:	0801c9a5 	.word	0x0801c9a5
 801bdb0:	0801c9c7 	.word	0x0801c9c7
 801bdb4:	0801c9ff 	.word	0x0801c9ff
 801bdb8:	0801ca23 	.word	0x0801ca23

0801bdbc <__sfmoreglue>:
 801bdbc:	b570      	push	{r4, r5, r6, lr}
 801bdbe:	1e4a      	subs	r2, r1, #1
 801bdc0:	2568      	movs	r5, #104	; 0x68
 801bdc2:	4355      	muls	r5, r2
 801bdc4:	460e      	mov	r6, r1
 801bdc6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801bdca:	f000 fc3d 	bl	801c648 <_malloc_r>
 801bdce:	4604      	mov	r4, r0
 801bdd0:	b140      	cbz	r0, 801bde4 <__sfmoreglue+0x28>
 801bdd2:	2100      	movs	r1, #0
 801bdd4:	e880 0042 	stmia.w	r0, {r1, r6}
 801bdd8:	300c      	adds	r0, #12
 801bdda:	60a0      	str	r0, [r4, #8]
 801bddc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801bde0:	f7fe fb03 	bl	801a3ea <memset>
 801bde4:	4620      	mov	r0, r4
 801bde6:	bd70      	pop	{r4, r5, r6, pc}

0801bde8 <__sinit>:
 801bde8:	6983      	ldr	r3, [r0, #24]
 801bdea:	b510      	push	{r4, lr}
 801bdec:	4604      	mov	r4, r0
 801bdee:	bb33      	cbnz	r3, 801be3e <__sinit+0x56>
 801bdf0:	6483      	str	r3, [r0, #72]	; 0x48
 801bdf2:	64c3      	str	r3, [r0, #76]	; 0x4c
 801bdf4:	6503      	str	r3, [r0, #80]	; 0x50
 801bdf6:	4b12      	ldr	r3, [pc, #72]	; (801be40 <__sinit+0x58>)
 801bdf8:	4a12      	ldr	r2, [pc, #72]	; (801be44 <__sinit+0x5c>)
 801bdfa:	681b      	ldr	r3, [r3, #0]
 801bdfc:	6282      	str	r2, [r0, #40]	; 0x28
 801bdfe:	4298      	cmp	r0, r3
 801be00:	bf04      	itt	eq
 801be02:	2301      	moveq	r3, #1
 801be04:	6183      	streq	r3, [r0, #24]
 801be06:	f000 f81f 	bl	801be48 <__sfp>
 801be0a:	6060      	str	r0, [r4, #4]
 801be0c:	4620      	mov	r0, r4
 801be0e:	f000 f81b 	bl	801be48 <__sfp>
 801be12:	60a0      	str	r0, [r4, #8]
 801be14:	4620      	mov	r0, r4
 801be16:	f000 f817 	bl	801be48 <__sfp>
 801be1a:	2200      	movs	r2, #0
 801be1c:	60e0      	str	r0, [r4, #12]
 801be1e:	2104      	movs	r1, #4
 801be20:	6860      	ldr	r0, [r4, #4]
 801be22:	f7ff ffa7 	bl	801bd74 <std.isra.0>
 801be26:	2201      	movs	r2, #1
 801be28:	2109      	movs	r1, #9
 801be2a:	68a0      	ldr	r0, [r4, #8]
 801be2c:	f7ff ffa2 	bl	801bd74 <std.isra.0>
 801be30:	2202      	movs	r2, #2
 801be32:	2112      	movs	r1, #18
 801be34:	68e0      	ldr	r0, [r4, #12]
 801be36:	f7ff ff9d 	bl	801bd74 <std.isra.0>
 801be3a:	2301      	movs	r3, #1
 801be3c:	61a3      	str	r3, [r4, #24]
 801be3e:	bd10      	pop	{r4, pc}
 801be40:	0801cdd0 	.word	0x0801cdd0
 801be44:	0801bd69 	.word	0x0801bd69

0801be48 <__sfp>:
 801be48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801be4a:	4b1c      	ldr	r3, [pc, #112]	; (801bebc <__sfp+0x74>)
 801be4c:	681e      	ldr	r6, [r3, #0]
 801be4e:	69b3      	ldr	r3, [r6, #24]
 801be50:	4607      	mov	r7, r0
 801be52:	b913      	cbnz	r3, 801be5a <__sfp+0x12>
 801be54:	4630      	mov	r0, r6
 801be56:	f7ff ffc7 	bl	801bde8 <__sinit>
 801be5a:	3648      	adds	r6, #72	; 0x48
 801be5c:	68b4      	ldr	r4, [r6, #8]
 801be5e:	6873      	ldr	r3, [r6, #4]
 801be60:	3b01      	subs	r3, #1
 801be62:	d503      	bpl.n	801be6c <__sfp+0x24>
 801be64:	6833      	ldr	r3, [r6, #0]
 801be66:	b133      	cbz	r3, 801be76 <__sfp+0x2e>
 801be68:	6836      	ldr	r6, [r6, #0]
 801be6a:	e7f7      	b.n	801be5c <__sfp+0x14>
 801be6c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801be70:	b16d      	cbz	r5, 801be8e <__sfp+0x46>
 801be72:	3468      	adds	r4, #104	; 0x68
 801be74:	e7f4      	b.n	801be60 <__sfp+0x18>
 801be76:	2104      	movs	r1, #4
 801be78:	4638      	mov	r0, r7
 801be7a:	f7ff ff9f 	bl	801bdbc <__sfmoreglue>
 801be7e:	6030      	str	r0, [r6, #0]
 801be80:	2800      	cmp	r0, #0
 801be82:	d1f1      	bne.n	801be68 <__sfp+0x20>
 801be84:	230c      	movs	r3, #12
 801be86:	603b      	str	r3, [r7, #0]
 801be88:	4604      	mov	r4, r0
 801be8a:	4620      	mov	r0, r4
 801be8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801be8e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801be92:	81e3      	strh	r3, [r4, #14]
 801be94:	2301      	movs	r3, #1
 801be96:	81a3      	strh	r3, [r4, #12]
 801be98:	6665      	str	r5, [r4, #100]	; 0x64
 801be9a:	6025      	str	r5, [r4, #0]
 801be9c:	60a5      	str	r5, [r4, #8]
 801be9e:	6065      	str	r5, [r4, #4]
 801bea0:	6125      	str	r5, [r4, #16]
 801bea2:	6165      	str	r5, [r4, #20]
 801bea4:	61a5      	str	r5, [r4, #24]
 801bea6:	2208      	movs	r2, #8
 801bea8:	4629      	mov	r1, r5
 801beaa:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801beae:	f7fe fa9c 	bl	801a3ea <memset>
 801beb2:	6365      	str	r5, [r4, #52]	; 0x34
 801beb4:	63a5      	str	r5, [r4, #56]	; 0x38
 801beb6:	64a5      	str	r5, [r4, #72]	; 0x48
 801beb8:	64e5      	str	r5, [r4, #76]	; 0x4c
 801beba:	e7e6      	b.n	801be8a <__sfp+0x42>
 801bebc:	0801cdd0 	.word	0x0801cdd0

0801bec0 <_fwalk_reent>:
 801bec0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801bec4:	4680      	mov	r8, r0
 801bec6:	4689      	mov	r9, r1
 801bec8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801becc:	2600      	movs	r6, #0
 801bece:	b914      	cbnz	r4, 801bed6 <_fwalk_reent+0x16>
 801bed0:	4630      	mov	r0, r6
 801bed2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801bed6:	68a5      	ldr	r5, [r4, #8]
 801bed8:	6867      	ldr	r7, [r4, #4]
 801beda:	3f01      	subs	r7, #1
 801bedc:	d501      	bpl.n	801bee2 <_fwalk_reent+0x22>
 801bede:	6824      	ldr	r4, [r4, #0]
 801bee0:	e7f5      	b.n	801bece <_fwalk_reent+0xe>
 801bee2:	89ab      	ldrh	r3, [r5, #12]
 801bee4:	2b01      	cmp	r3, #1
 801bee6:	d907      	bls.n	801bef8 <_fwalk_reent+0x38>
 801bee8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801beec:	3301      	adds	r3, #1
 801beee:	d003      	beq.n	801bef8 <_fwalk_reent+0x38>
 801bef0:	4629      	mov	r1, r5
 801bef2:	4640      	mov	r0, r8
 801bef4:	47c8      	blx	r9
 801bef6:	4306      	orrs	r6, r0
 801bef8:	3568      	adds	r5, #104	; 0x68
 801befa:	e7ee      	b.n	801beda <_fwalk_reent+0x1a>

0801befc <_localeconv_r>:
 801befc:	4b04      	ldr	r3, [pc, #16]	; (801bf10 <_localeconv_r+0x14>)
 801befe:	681b      	ldr	r3, [r3, #0]
 801bf00:	6a18      	ldr	r0, [r3, #32]
 801bf02:	4b04      	ldr	r3, [pc, #16]	; (801bf14 <_localeconv_r+0x18>)
 801bf04:	2800      	cmp	r0, #0
 801bf06:	bf08      	it	eq
 801bf08:	4618      	moveq	r0, r3
 801bf0a:	30f0      	adds	r0, #240	; 0xf0
 801bf0c:	4770      	bx	lr
 801bf0e:	bf00      	nop
 801bf10:	20000010 	.word	0x20000010
 801bf14:	20000074 	.word	0x20000074

0801bf18 <__swhatbuf_r>:
 801bf18:	b570      	push	{r4, r5, r6, lr}
 801bf1a:	460e      	mov	r6, r1
 801bf1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bf20:	2900      	cmp	r1, #0
 801bf22:	b090      	sub	sp, #64	; 0x40
 801bf24:	4614      	mov	r4, r2
 801bf26:	461d      	mov	r5, r3
 801bf28:	da07      	bge.n	801bf3a <__swhatbuf_r+0x22>
 801bf2a:	2300      	movs	r3, #0
 801bf2c:	602b      	str	r3, [r5, #0]
 801bf2e:	89b3      	ldrh	r3, [r6, #12]
 801bf30:	061a      	lsls	r2, r3, #24
 801bf32:	d410      	bmi.n	801bf56 <__swhatbuf_r+0x3e>
 801bf34:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801bf38:	e00e      	b.n	801bf58 <__swhatbuf_r+0x40>
 801bf3a:	aa01      	add	r2, sp, #4
 801bf3c:	f000 fd98 	bl	801ca70 <_fstat_r>
 801bf40:	2800      	cmp	r0, #0
 801bf42:	dbf2      	blt.n	801bf2a <__swhatbuf_r+0x12>
 801bf44:	9a02      	ldr	r2, [sp, #8]
 801bf46:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801bf4a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801bf4e:	425a      	negs	r2, r3
 801bf50:	415a      	adcs	r2, r3
 801bf52:	602a      	str	r2, [r5, #0]
 801bf54:	e7ee      	b.n	801bf34 <__swhatbuf_r+0x1c>
 801bf56:	2340      	movs	r3, #64	; 0x40
 801bf58:	2000      	movs	r0, #0
 801bf5a:	6023      	str	r3, [r4, #0]
 801bf5c:	b010      	add	sp, #64	; 0x40
 801bf5e:	bd70      	pop	{r4, r5, r6, pc}

0801bf60 <__smakebuf_r>:
 801bf60:	898b      	ldrh	r3, [r1, #12]
 801bf62:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801bf64:	079d      	lsls	r5, r3, #30
 801bf66:	4606      	mov	r6, r0
 801bf68:	460c      	mov	r4, r1
 801bf6a:	d507      	bpl.n	801bf7c <__smakebuf_r+0x1c>
 801bf6c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801bf70:	6023      	str	r3, [r4, #0]
 801bf72:	6123      	str	r3, [r4, #16]
 801bf74:	2301      	movs	r3, #1
 801bf76:	6163      	str	r3, [r4, #20]
 801bf78:	b002      	add	sp, #8
 801bf7a:	bd70      	pop	{r4, r5, r6, pc}
 801bf7c:	ab01      	add	r3, sp, #4
 801bf7e:	466a      	mov	r2, sp
 801bf80:	f7ff ffca 	bl	801bf18 <__swhatbuf_r>
 801bf84:	9900      	ldr	r1, [sp, #0]
 801bf86:	4605      	mov	r5, r0
 801bf88:	4630      	mov	r0, r6
 801bf8a:	f000 fb5d 	bl	801c648 <_malloc_r>
 801bf8e:	b948      	cbnz	r0, 801bfa4 <__smakebuf_r+0x44>
 801bf90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bf94:	059a      	lsls	r2, r3, #22
 801bf96:	d4ef      	bmi.n	801bf78 <__smakebuf_r+0x18>
 801bf98:	f023 0303 	bic.w	r3, r3, #3
 801bf9c:	f043 0302 	orr.w	r3, r3, #2
 801bfa0:	81a3      	strh	r3, [r4, #12]
 801bfa2:	e7e3      	b.n	801bf6c <__smakebuf_r+0xc>
 801bfa4:	4b0d      	ldr	r3, [pc, #52]	; (801bfdc <__smakebuf_r+0x7c>)
 801bfa6:	62b3      	str	r3, [r6, #40]	; 0x28
 801bfa8:	89a3      	ldrh	r3, [r4, #12]
 801bfaa:	6020      	str	r0, [r4, #0]
 801bfac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801bfb0:	81a3      	strh	r3, [r4, #12]
 801bfb2:	9b00      	ldr	r3, [sp, #0]
 801bfb4:	6163      	str	r3, [r4, #20]
 801bfb6:	9b01      	ldr	r3, [sp, #4]
 801bfb8:	6120      	str	r0, [r4, #16]
 801bfba:	b15b      	cbz	r3, 801bfd4 <__smakebuf_r+0x74>
 801bfbc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801bfc0:	4630      	mov	r0, r6
 801bfc2:	f000 fd67 	bl	801ca94 <_isatty_r>
 801bfc6:	b128      	cbz	r0, 801bfd4 <__smakebuf_r+0x74>
 801bfc8:	89a3      	ldrh	r3, [r4, #12]
 801bfca:	f023 0303 	bic.w	r3, r3, #3
 801bfce:	f043 0301 	orr.w	r3, r3, #1
 801bfd2:	81a3      	strh	r3, [r4, #12]
 801bfd4:	89a3      	ldrh	r3, [r4, #12]
 801bfd6:	431d      	orrs	r5, r3
 801bfd8:	81a5      	strh	r5, [r4, #12]
 801bfda:	e7cd      	b.n	801bf78 <__smakebuf_r+0x18>
 801bfdc:	0801bd69 	.word	0x0801bd69

0801bfe0 <malloc>:
 801bfe0:	4b02      	ldr	r3, [pc, #8]	; (801bfec <malloc+0xc>)
 801bfe2:	4601      	mov	r1, r0
 801bfe4:	6818      	ldr	r0, [r3, #0]
 801bfe6:	f000 bb2f 	b.w	801c648 <_malloc_r>
 801bfea:	bf00      	nop
 801bfec:	20000010 	.word	0x20000010

0801bff0 <_Balloc>:
 801bff0:	b570      	push	{r4, r5, r6, lr}
 801bff2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801bff4:	4604      	mov	r4, r0
 801bff6:	460e      	mov	r6, r1
 801bff8:	b93d      	cbnz	r5, 801c00a <_Balloc+0x1a>
 801bffa:	2010      	movs	r0, #16
 801bffc:	f7ff fff0 	bl	801bfe0 <malloc>
 801c000:	6260      	str	r0, [r4, #36]	; 0x24
 801c002:	6045      	str	r5, [r0, #4]
 801c004:	6085      	str	r5, [r0, #8]
 801c006:	6005      	str	r5, [r0, #0]
 801c008:	60c5      	str	r5, [r0, #12]
 801c00a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 801c00c:	68eb      	ldr	r3, [r5, #12]
 801c00e:	b183      	cbz	r3, 801c032 <_Balloc+0x42>
 801c010:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801c012:	68db      	ldr	r3, [r3, #12]
 801c014:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801c018:	b9b8      	cbnz	r0, 801c04a <_Balloc+0x5a>
 801c01a:	2101      	movs	r1, #1
 801c01c:	fa01 f506 	lsl.w	r5, r1, r6
 801c020:	1d6a      	adds	r2, r5, #5
 801c022:	0092      	lsls	r2, r2, #2
 801c024:	4620      	mov	r0, r4
 801c026:	f000 fab3 	bl	801c590 <_calloc_r>
 801c02a:	b160      	cbz	r0, 801c046 <_Balloc+0x56>
 801c02c:	6046      	str	r6, [r0, #4]
 801c02e:	6085      	str	r5, [r0, #8]
 801c030:	e00e      	b.n	801c050 <_Balloc+0x60>
 801c032:	2221      	movs	r2, #33	; 0x21
 801c034:	2104      	movs	r1, #4
 801c036:	4620      	mov	r0, r4
 801c038:	f000 faaa 	bl	801c590 <_calloc_r>
 801c03c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801c03e:	60e8      	str	r0, [r5, #12]
 801c040:	68db      	ldr	r3, [r3, #12]
 801c042:	2b00      	cmp	r3, #0
 801c044:	d1e4      	bne.n	801c010 <_Balloc+0x20>
 801c046:	2000      	movs	r0, #0
 801c048:	bd70      	pop	{r4, r5, r6, pc}
 801c04a:	6802      	ldr	r2, [r0, #0]
 801c04c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 801c050:	2300      	movs	r3, #0
 801c052:	6103      	str	r3, [r0, #16]
 801c054:	60c3      	str	r3, [r0, #12]
 801c056:	bd70      	pop	{r4, r5, r6, pc}

0801c058 <_Bfree>:
 801c058:	b570      	push	{r4, r5, r6, lr}
 801c05a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 801c05c:	4606      	mov	r6, r0
 801c05e:	460d      	mov	r5, r1
 801c060:	b93c      	cbnz	r4, 801c072 <_Bfree+0x1a>
 801c062:	2010      	movs	r0, #16
 801c064:	f7ff ffbc 	bl	801bfe0 <malloc>
 801c068:	6270      	str	r0, [r6, #36]	; 0x24
 801c06a:	6044      	str	r4, [r0, #4]
 801c06c:	6084      	str	r4, [r0, #8]
 801c06e:	6004      	str	r4, [r0, #0]
 801c070:	60c4      	str	r4, [r0, #12]
 801c072:	b13d      	cbz	r5, 801c084 <_Bfree+0x2c>
 801c074:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801c076:	686a      	ldr	r2, [r5, #4]
 801c078:	68db      	ldr	r3, [r3, #12]
 801c07a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801c07e:	6029      	str	r1, [r5, #0]
 801c080:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 801c084:	bd70      	pop	{r4, r5, r6, pc}

0801c086 <__multadd>:
 801c086:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c08a:	690d      	ldr	r5, [r1, #16]
 801c08c:	461f      	mov	r7, r3
 801c08e:	4606      	mov	r6, r0
 801c090:	460c      	mov	r4, r1
 801c092:	f101 0e14 	add.w	lr, r1, #20
 801c096:	2300      	movs	r3, #0
 801c098:	f8de 0000 	ldr.w	r0, [lr]
 801c09c:	b281      	uxth	r1, r0
 801c09e:	fb02 7101 	mla	r1, r2, r1, r7
 801c0a2:	0c0f      	lsrs	r7, r1, #16
 801c0a4:	0c00      	lsrs	r0, r0, #16
 801c0a6:	fb02 7000 	mla	r0, r2, r0, r7
 801c0aa:	b289      	uxth	r1, r1
 801c0ac:	3301      	adds	r3, #1
 801c0ae:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 801c0b2:	429d      	cmp	r5, r3
 801c0b4:	ea4f 4710 	mov.w	r7, r0, lsr #16
 801c0b8:	f84e 1b04 	str.w	r1, [lr], #4
 801c0bc:	dcec      	bgt.n	801c098 <__multadd+0x12>
 801c0be:	b1d7      	cbz	r7, 801c0f6 <__multadd+0x70>
 801c0c0:	68a3      	ldr	r3, [r4, #8]
 801c0c2:	429d      	cmp	r5, r3
 801c0c4:	db12      	blt.n	801c0ec <__multadd+0x66>
 801c0c6:	6861      	ldr	r1, [r4, #4]
 801c0c8:	4630      	mov	r0, r6
 801c0ca:	3101      	adds	r1, #1
 801c0cc:	f7ff ff90 	bl	801bff0 <_Balloc>
 801c0d0:	6922      	ldr	r2, [r4, #16]
 801c0d2:	3202      	adds	r2, #2
 801c0d4:	f104 010c 	add.w	r1, r4, #12
 801c0d8:	4680      	mov	r8, r0
 801c0da:	0092      	lsls	r2, r2, #2
 801c0dc:	300c      	adds	r0, #12
 801c0de:	f7fe f979 	bl	801a3d4 <memcpy>
 801c0e2:	4621      	mov	r1, r4
 801c0e4:	4630      	mov	r0, r6
 801c0e6:	f7ff ffb7 	bl	801c058 <_Bfree>
 801c0ea:	4644      	mov	r4, r8
 801c0ec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801c0f0:	3501      	adds	r5, #1
 801c0f2:	615f      	str	r7, [r3, #20]
 801c0f4:	6125      	str	r5, [r4, #16]
 801c0f6:	4620      	mov	r0, r4
 801c0f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801c0fc <__hi0bits>:
 801c0fc:	0c02      	lsrs	r2, r0, #16
 801c0fe:	0412      	lsls	r2, r2, #16
 801c100:	4603      	mov	r3, r0
 801c102:	b9b2      	cbnz	r2, 801c132 <__hi0bits+0x36>
 801c104:	0403      	lsls	r3, r0, #16
 801c106:	2010      	movs	r0, #16
 801c108:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 801c10c:	bf04      	itt	eq
 801c10e:	021b      	lsleq	r3, r3, #8
 801c110:	3008      	addeq	r0, #8
 801c112:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 801c116:	bf04      	itt	eq
 801c118:	011b      	lsleq	r3, r3, #4
 801c11a:	3004      	addeq	r0, #4
 801c11c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 801c120:	bf04      	itt	eq
 801c122:	009b      	lsleq	r3, r3, #2
 801c124:	3002      	addeq	r0, #2
 801c126:	2b00      	cmp	r3, #0
 801c128:	db06      	blt.n	801c138 <__hi0bits+0x3c>
 801c12a:	005b      	lsls	r3, r3, #1
 801c12c:	d503      	bpl.n	801c136 <__hi0bits+0x3a>
 801c12e:	3001      	adds	r0, #1
 801c130:	4770      	bx	lr
 801c132:	2000      	movs	r0, #0
 801c134:	e7e8      	b.n	801c108 <__hi0bits+0xc>
 801c136:	2020      	movs	r0, #32
 801c138:	4770      	bx	lr

0801c13a <__lo0bits>:
 801c13a:	6803      	ldr	r3, [r0, #0]
 801c13c:	f013 0207 	ands.w	r2, r3, #7
 801c140:	4601      	mov	r1, r0
 801c142:	d00b      	beq.n	801c15c <__lo0bits+0x22>
 801c144:	07da      	lsls	r2, r3, #31
 801c146:	d423      	bmi.n	801c190 <__lo0bits+0x56>
 801c148:	0798      	lsls	r0, r3, #30
 801c14a:	bf49      	itett	mi
 801c14c:	085b      	lsrmi	r3, r3, #1
 801c14e:	089b      	lsrpl	r3, r3, #2
 801c150:	2001      	movmi	r0, #1
 801c152:	600b      	strmi	r3, [r1, #0]
 801c154:	bf5c      	itt	pl
 801c156:	600b      	strpl	r3, [r1, #0]
 801c158:	2002      	movpl	r0, #2
 801c15a:	4770      	bx	lr
 801c15c:	b298      	uxth	r0, r3
 801c15e:	b9a8      	cbnz	r0, 801c18c <__lo0bits+0x52>
 801c160:	0c1b      	lsrs	r3, r3, #16
 801c162:	2010      	movs	r0, #16
 801c164:	f013 0fff 	tst.w	r3, #255	; 0xff
 801c168:	bf04      	itt	eq
 801c16a:	0a1b      	lsreq	r3, r3, #8
 801c16c:	3008      	addeq	r0, #8
 801c16e:	071a      	lsls	r2, r3, #28
 801c170:	bf04      	itt	eq
 801c172:	091b      	lsreq	r3, r3, #4
 801c174:	3004      	addeq	r0, #4
 801c176:	079a      	lsls	r2, r3, #30
 801c178:	bf04      	itt	eq
 801c17a:	089b      	lsreq	r3, r3, #2
 801c17c:	3002      	addeq	r0, #2
 801c17e:	07da      	lsls	r2, r3, #31
 801c180:	d402      	bmi.n	801c188 <__lo0bits+0x4e>
 801c182:	085b      	lsrs	r3, r3, #1
 801c184:	d006      	beq.n	801c194 <__lo0bits+0x5a>
 801c186:	3001      	adds	r0, #1
 801c188:	600b      	str	r3, [r1, #0]
 801c18a:	4770      	bx	lr
 801c18c:	4610      	mov	r0, r2
 801c18e:	e7e9      	b.n	801c164 <__lo0bits+0x2a>
 801c190:	2000      	movs	r0, #0
 801c192:	4770      	bx	lr
 801c194:	2020      	movs	r0, #32
 801c196:	4770      	bx	lr

0801c198 <__i2b>:
 801c198:	b510      	push	{r4, lr}
 801c19a:	460c      	mov	r4, r1
 801c19c:	2101      	movs	r1, #1
 801c19e:	f7ff ff27 	bl	801bff0 <_Balloc>
 801c1a2:	2201      	movs	r2, #1
 801c1a4:	6144      	str	r4, [r0, #20]
 801c1a6:	6102      	str	r2, [r0, #16]
 801c1a8:	bd10      	pop	{r4, pc}

0801c1aa <__multiply>:
 801c1aa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c1ae:	4614      	mov	r4, r2
 801c1b0:	690a      	ldr	r2, [r1, #16]
 801c1b2:	6923      	ldr	r3, [r4, #16]
 801c1b4:	429a      	cmp	r2, r3
 801c1b6:	bfb8      	it	lt
 801c1b8:	460b      	movlt	r3, r1
 801c1ba:	4689      	mov	r9, r1
 801c1bc:	bfbc      	itt	lt
 801c1be:	46a1      	movlt	r9, r4
 801c1c0:	461c      	movlt	r4, r3
 801c1c2:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801c1c6:	f8d4 a010 	ldr.w	sl, [r4, #16]
 801c1ca:	f8d9 3008 	ldr.w	r3, [r9, #8]
 801c1ce:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801c1d2:	eb07 060a 	add.w	r6, r7, sl
 801c1d6:	429e      	cmp	r6, r3
 801c1d8:	bfc8      	it	gt
 801c1da:	3101      	addgt	r1, #1
 801c1dc:	f7ff ff08 	bl	801bff0 <_Balloc>
 801c1e0:	f100 0514 	add.w	r5, r0, #20
 801c1e4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801c1e8:	462b      	mov	r3, r5
 801c1ea:	2200      	movs	r2, #0
 801c1ec:	4543      	cmp	r3, r8
 801c1ee:	d316      	bcc.n	801c21e <__multiply+0x74>
 801c1f0:	f104 0214 	add.w	r2, r4, #20
 801c1f4:	f109 0114 	add.w	r1, r9, #20
 801c1f8:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 801c1fc:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 801c200:	9301      	str	r3, [sp, #4]
 801c202:	9c01      	ldr	r4, [sp, #4]
 801c204:	4294      	cmp	r4, r2
 801c206:	4613      	mov	r3, r2
 801c208:	d80c      	bhi.n	801c224 <__multiply+0x7a>
 801c20a:	2e00      	cmp	r6, #0
 801c20c:	dd03      	ble.n	801c216 <__multiply+0x6c>
 801c20e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801c212:	2b00      	cmp	r3, #0
 801c214:	d054      	beq.n	801c2c0 <__multiply+0x116>
 801c216:	6106      	str	r6, [r0, #16]
 801c218:	b003      	add	sp, #12
 801c21a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c21e:	f843 2b04 	str.w	r2, [r3], #4
 801c222:	e7e3      	b.n	801c1ec <__multiply+0x42>
 801c224:	f8b3 a000 	ldrh.w	sl, [r3]
 801c228:	3204      	adds	r2, #4
 801c22a:	f1ba 0f00 	cmp.w	sl, #0
 801c22e:	d020      	beq.n	801c272 <__multiply+0xc8>
 801c230:	46ae      	mov	lr, r5
 801c232:	4689      	mov	r9, r1
 801c234:	f04f 0c00 	mov.w	ip, #0
 801c238:	f859 4b04 	ldr.w	r4, [r9], #4
 801c23c:	f8be b000 	ldrh.w	fp, [lr]
 801c240:	b2a3      	uxth	r3, r4
 801c242:	fb0a b303 	mla	r3, sl, r3, fp
 801c246:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 801c24a:	f8de 4000 	ldr.w	r4, [lr]
 801c24e:	4463      	add	r3, ip
 801c250:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 801c254:	fb0a c40b 	mla	r4, sl, fp, ip
 801c258:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 801c25c:	b29b      	uxth	r3, r3
 801c25e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801c262:	454f      	cmp	r7, r9
 801c264:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 801c268:	f84e 3b04 	str.w	r3, [lr], #4
 801c26c:	d8e4      	bhi.n	801c238 <__multiply+0x8e>
 801c26e:	f8ce c000 	str.w	ip, [lr]
 801c272:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 801c276:	f1b9 0f00 	cmp.w	r9, #0
 801c27a:	d01f      	beq.n	801c2bc <__multiply+0x112>
 801c27c:	682b      	ldr	r3, [r5, #0]
 801c27e:	46ae      	mov	lr, r5
 801c280:	468c      	mov	ip, r1
 801c282:	f04f 0a00 	mov.w	sl, #0
 801c286:	f8bc 4000 	ldrh.w	r4, [ip]
 801c28a:	f8be b002 	ldrh.w	fp, [lr, #2]
 801c28e:	fb09 b404 	mla	r4, r9, r4, fp
 801c292:	44a2      	add	sl, r4
 801c294:	b29b      	uxth	r3, r3
 801c296:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 801c29a:	f84e 3b04 	str.w	r3, [lr], #4
 801c29e:	f85c 3b04 	ldr.w	r3, [ip], #4
 801c2a2:	f8be 4000 	ldrh.w	r4, [lr]
 801c2a6:	0c1b      	lsrs	r3, r3, #16
 801c2a8:	fb09 4303 	mla	r3, r9, r3, r4
 801c2ac:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 801c2b0:	4567      	cmp	r7, ip
 801c2b2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801c2b6:	d8e6      	bhi.n	801c286 <__multiply+0xdc>
 801c2b8:	f8ce 3000 	str.w	r3, [lr]
 801c2bc:	3504      	adds	r5, #4
 801c2be:	e7a0      	b.n	801c202 <__multiply+0x58>
 801c2c0:	3e01      	subs	r6, #1
 801c2c2:	e7a2      	b.n	801c20a <__multiply+0x60>

0801c2c4 <__pow5mult>:
 801c2c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801c2c8:	4615      	mov	r5, r2
 801c2ca:	f012 0203 	ands.w	r2, r2, #3
 801c2ce:	4606      	mov	r6, r0
 801c2d0:	460f      	mov	r7, r1
 801c2d2:	d007      	beq.n	801c2e4 <__pow5mult+0x20>
 801c2d4:	3a01      	subs	r2, #1
 801c2d6:	4c21      	ldr	r4, [pc, #132]	; (801c35c <__pow5mult+0x98>)
 801c2d8:	2300      	movs	r3, #0
 801c2da:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801c2de:	f7ff fed2 	bl	801c086 <__multadd>
 801c2e2:	4607      	mov	r7, r0
 801c2e4:	10ad      	asrs	r5, r5, #2
 801c2e6:	d035      	beq.n	801c354 <__pow5mult+0x90>
 801c2e8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801c2ea:	b93c      	cbnz	r4, 801c2fc <__pow5mult+0x38>
 801c2ec:	2010      	movs	r0, #16
 801c2ee:	f7ff fe77 	bl	801bfe0 <malloc>
 801c2f2:	6270      	str	r0, [r6, #36]	; 0x24
 801c2f4:	6044      	str	r4, [r0, #4]
 801c2f6:	6084      	str	r4, [r0, #8]
 801c2f8:	6004      	str	r4, [r0, #0]
 801c2fa:	60c4      	str	r4, [r0, #12]
 801c2fc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801c300:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801c304:	b94c      	cbnz	r4, 801c31a <__pow5mult+0x56>
 801c306:	f240 2171 	movw	r1, #625	; 0x271
 801c30a:	4630      	mov	r0, r6
 801c30c:	f7ff ff44 	bl	801c198 <__i2b>
 801c310:	2300      	movs	r3, #0
 801c312:	f8c8 0008 	str.w	r0, [r8, #8]
 801c316:	4604      	mov	r4, r0
 801c318:	6003      	str	r3, [r0, #0]
 801c31a:	f04f 0800 	mov.w	r8, #0
 801c31e:	07eb      	lsls	r3, r5, #31
 801c320:	d50a      	bpl.n	801c338 <__pow5mult+0x74>
 801c322:	4639      	mov	r1, r7
 801c324:	4622      	mov	r2, r4
 801c326:	4630      	mov	r0, r6
 801c328:	f7ff ff3f 	bl	801c1aa <__multiply>
 801c32c:	4639      	mov	r1, r7
 801c32e:	4681      	mov	r9, r0
 801c330:	4630      	mov	r0, r6
 801c332:	f7ff fe91 	bl	801c058 <_Bfree>
 801c336:	464f      	mov	r7, r9
 801c338:	106d      	asrs	r5, r5, #1
 801c33a:	d00b      	beq.n	801c354 <__pow5mult+0x90>
 801c33c:	6820      	ldr	r0, [r4, #0]
 801c33e:	b938      	cbnz	r0, 801c350 <__pow5mult+0x8c>
 801c340:	4622      	mov	r2, r4
 801c342:	4621      	mov	r1, r4
 801c344:	4630      	mov	r0, r6
 801c346:	f7ff ff30 	bl	801c1aa <__multiply>
 801c34a:	6020      	str	r0, [r4, #0]
 801c34c:	f8c0 8000 	str.w	r8, [r0]
 801c350:	4604      	mov	r4, r0
 801c352:	e7e4      	b.n	801c31e <__pow5mult+0x5a>
 801c354:	4638      	mov	r0, r7
 801c356:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801c35a:	bf00      	nop
 801c35c:	0801cec8 	.word	0x0801cec8

0801c360 <__lshift>:
 801c360:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c364:	460c      	mov	r4, r1
 801c366:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801c36a:	6923      	ldr	r3, [r4, #16]
 801c36c:	6849      	ldr	r1, [r1, #4]
 801c36e:	eb0a 0903 	add.w	r9, sl, r3
 801c372:	68a3      	ldr	r3, [r4, #8]
 801c374:	4607      	mov	r7, r0
 801c376:	4616      	mov	r6, r2
 801c378:	f109 0501 	add.w	r5, r9, #1
 801c37c:	42ab      	cmp	r3, r5
 801c37e:	db31      	blt.n	801c3e4 <__lshift+0x84>
 801c380:	4638      	mov	r0, r7
 801c382:	f7ff fe35 	bl	801bff0 <_Balloc>
 801c386:	2200      	movs	r2, #0
 801c388:	4680      	mov	r8, r0
 801c38a:	f100 0314 	add.w	r3, r0, #20
 801c38e:	4611      	mov	r1, r2
 801c390:	4552      	cmp	r2, sl
 801c392:	db2a      	blt.n	801c3ea <__lshift+0x8a>
 801c394:	6920      	ldr	r0, [r4, #16]
 801c396:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801c39a:	f104 0114 	add.w	r1, r4, #20
 801c39e:	f016 021f 	ands.w	r2, r6, #31
 801c3a2:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 801c3a6:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 801c3aa:	d022      	beq.n	801c3f2 <__lshift+0x92>
 801c3ac:	f1c2 0c20 	rsb	ip, r2, #32
 801c3b0:	2000      	movs	r0, #0
 801c3b2:	680e      	ldr	r6, [r1, #0]
 801c3b4:	4096      	lsls	r6, r2
 801c3b6:	4330      	orrs	r0, r6
 801c3b8:	f843 0b04 	str.w	r0, [r3], #4
 801c3bc:	f851 0b04 	ldr.w	r0, [r1], #4
 801c3c0:	458e      	cmp	lr, r1
 801c3c2:	fa20 f00c 	lsr.w	r0, r0, ip
 801c3c6:	d8f4      	bhi.n	801c3b2 <__lshift+0x52>
 801c3c8:	6018      	str	r0, [r3, #0]
 801c3ca:	b108      	cbz	r0, 801c3d0 <__lshift+0x70>
 801c3cc:	f109 0502 	add.w	r5, r9, #2
 801c3d0:	3d01      	subs	r5, #1
 801c3d2:	4638      	mov	r0, r7
 801c3d4:	f8c8 5010 	str.w	r5, [r8, #16]
 801c3d8:	4621      	mov	r1, r4
 801c3da:	f7ff fe3d 	bl	801c058 <_Bfree>
 801c3de:	4640      	mov	r0, r8
 801c3e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c3e4:	3101      	adds	r1, #1
 801c3e6:	005b      	lsls	r3, r3, #1
 801c3e8:	e7c8      	b.n	801c37c <__lshift+0x1c>
 801c3ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 801c3ee:	3201      	adds	r2, #1
 801c3f0:	e7ce      	b.n	801c390 <__lshift+0x30>
 801c3f2:	3b04      	subs	r3, #4
 801c3f4:	f851 2b04 	ldr.w	r2, [r1], #4
 801c3f8:	f843 2f04 	str.w	r2, [r3, #4]!
 801c3fc:	458e      	cmp	lr, r1
 801c3fe:	d8f9      	bhi.n	801c3f4 <__lshift+0x94>
 801c400:	e7e6      	b.n	801c3d0 <__lshift+0x70>

0801c402 <__mcmp>:
 801c402:	6903      	ldr	r3, [r0, #16]
 801c404:	690a      	ldr	r2, [r1, #16]
 801c406:	1a9b      	subs	r3, r3, r2
 801c408:	b530      	push	{r4, r5, lr}
 801c40a:	d10c      	bne.n	801c426 <__mcmp+0x24>
 801c40c:	0092      	lsls	r2, r2, #2
 801c40e:	3014      	adds	r0, #20
 801c410:	3114      	adds	r1, #20
 801c412:	1884      	adds	r4, r0, r2
 801c414:	4411      	add	r1, r2
 801c416:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801c41a:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801c41e:	4295      	cmp	r5, r2
 801c420:	d003      	beq.n	801c42a <__mcmp+0x28>
 801c422:	d305      	bcc.n	801c430 <__mcmp+0x2e>
 801c424:	2301      	movs	r3, #1
 801c426:	4618      	mov	r0, r3
 801c428:	bd30      	pop	{r4, r5, pc}
 801c42a:	42a0      	cmp	r0, r4
 801c42c:	d3f3      	bcc.n	801c416 <__mcmp+0x14>
 801c42e:	e7fa      	b.n	801c426 <__mcmp+0x24>
 801c430:	f04f 33ff 	mov.w	r3, #4294967295
 801c434:	e7f7      	b.n	801c426 <__mcmp+0x24>

0801c436 <__mdiff>:
 801c436:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c43a:	460d      	mov	r5, r1
 801c43c:	4607      	mov	r7, r0
 801c43e:	4611      	mov	r1, r2
 801c440:	4628      	mov	r0, r5
 801c442:	4614      	mov	r4, r2
 801c444:	f7ff ffdd 	bl	801c402 <__mcmp>
 801c448:	1e06      	subs	r6, r0, #0
 801c44a:	d108      	bne.n	801c45e <__mdiff+0x28>
 801c44c:	4631      	mov	r1, r6
 801c44e:	4638      	mov	r0, r7
 801c450:	f7ff fdce 	bl	801bff0 <_Balloc>
 801c454:	2301      	movs	r3, #1
 801c456:	6103      	str	r3, [r0, #16]
 801c458:	6146      	str	r6, [r0, #20]
 801c45a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c45e:	bfa4      	itt	ge
 801c460:	4623      	movge	r3, r4
 801c462:	462c      	movge	r4, r5
 801c464:	4638      	mov	r0, r7
 801c466:	6861      	ldr	r1, [r4, #4]
 801c468:	bfa6      	itte	ge
 801c46a:	461d      	movge	r5, r3
 801c46c:	2600      	movge	r6, #0
 801c46e:	2601      	movlt	r6, #1
 801c470:	f7ff fdbe 	bl	801bff0 <_Balloc>
 801c474:	692b      	ldr	r3, [r5, #16]
 801c476:	60c6      	str	r6, [r0, #12]
 801c478:	6926      	ldr	r6, [r4, #16]
 801c47a:	f105 0914 	add.w	r9, r5, #20
 801c47e:	f104 0214 	add.w	r2, r4, #20
 801c482:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 801c486:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 801c48a:	f100 0514 	add.w	r5, r0, #20
 801c48e:	f04f 0c00 	mov.w	ip, #0
 801c492:	f852 ab04 	ldr.w	sl, [r2], #4
 801c496:	f859 4b04 	ldr.w	r4, [r9], #4
 801c49a:	fa1c f18a 	uxtah	r1, ip, sl
 801c49e:	b2a3      	uxth	r3, r4
 801c4a0:	1ac9      	subs	r1, r1, r3
 801c4a2:	0c23      	lsrs	r3, r4, #16
 801c4a4:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 801c4a8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 801c4ac:	b289      	uxth	r1, r1
 801c4ae:	ea4f 4c23 	mov.w	ip, r3, asr #16
 801c4b2:	45c8      	cmp	r8, r9
 801c4b4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 801c4b8:	4696      	mov	lr, r2
 801c4ba:	f845 3b04 	str.w	r3, [r5], #4
 801c4be:	d8e8      	bhi.n	801c492 <__mdiff+0x5c>
 801c4c0:	45be      	cmp	lr, r7
 801c4c2:	d305      	bcc.n	801c4d0 <__mdiff+0x9a>
 801c4c4:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 801c4c8:	b18b      	cbz	r3, 801c4ee <__mdiff+0xb8>
 801c4ca:	6106      	str	r6, [r0, #16]
 801c4cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c4d0:	f85e 1b04 	ldr.w	r1, [lr], #4
 801c4d4:	fa1c f381 	uxtah	r3, ip, r1
 801c4d8:	141a      	asrs	r2, r3, #16
 801c4da:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801c4de:	b29b      	uxth	r3, r3
 801c4e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801c4e4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801c4e8:	f845 3b04 	str.w	r3, [r5], #4
 801c4ec:	e7e8      	b.n	801c4c0 <__mdiff+0x8a>
 801c4ee:	3e01      	subs	r6, #1
 801c4f0:	e7e8      	b.n	801c4c4 <__mdiff+0x8e>

0801c4f2 <__d2b>:
 801c4f2:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801c4f6:	460e      	mov	r6, r1
 801c4f8:	2101      	movs	r1, #1
 801c4fa:	ec59 8b10 	vmov	r8, r9, d0
 801c4fe:	4615      	mov	r5, r2
 801c500:	f7ff fd76 	bl	801bff0 <_Balloc>
 801c504:	f3c9 540a 	ubfx	r4, r9, #20, #11
 801c508:	4607      	mov	r7, r0
 801c50a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801c50e:	bb34      	cbnz	r4, 801c55e <__d2b+0x6c>
 801c510:	9301      	str	r3, [sp, #4]
 801c512:	f1b8 0f00 	cmp.w	r8, #0
 801c516:	d027      	beq.n	801c568 <__d2b+0x76>
 801c518:	a802      	add	r0, sp, #8
 801c51a:	f840 8d08 	str.w	r8, [r0, #-8]!
 801c51e:	f7ff fe0c 	bl	801c13a <__lo0bits>
 801c522:	9900      	ldr	r1, [sp, #0]
 801c524:	b1f0      	cbz	r0, 801c564 <__d2b+0x72>
 801c526:	9a01      	ldr	r2, [sp, #4]
 801c528:	f1c0 0320 	rsb	r3, r0, #32
 801c52c:	fa02 f303 	lsl.w	r3, r2, r3
 801c530:	430b      	orrs	r3, r1
 801c532:	40c2      	lsrs	r2, r0
 801c534:	617b      	str	r3, [r7, #20]
 801c536:	9201      	str	r2, [sp, #4]
 801c538:	9b01      	ldr	r3, [sp, #4]
 801c53a:	61bb      	str	r3, [r7, #24]
 801c53c:	2b00      	cmp	r3, #0
 801c53e:	bf14      	ite	ne
 801c540:	2102      	movne	r1, #2
 801c542:	2101      	moveq	r1, #1
 801c544:	6139      	str	r1, [r7, #16]
 801c546:	b1c4      	cbz	r4, 801c57a <__d2b+0x88>
 801c548:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 801c54c:	4404      	add	r4, r0
 801c54e:	6034      	str	r4, [r6, #0]
 801c550:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801c554:	6028      	str	r0, [r5, #0]
 801c556:	4638      	mov	r0, r7
 801c558:	b003      	add	sp, #12
 801c55a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801c55e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801c562:	e7d5      	b.n	801c510 <__d2b+0x1e>
 801c564:	6179      	str	r1, [r7, #20]
 801c566:	e7e7      	b.n	801c538 <__d2b+0x46>
 801c568:	a801      	add	r0, sp, #4
 801c56a:	f7ff fde6 	bl	801c13a <__lo0bits>
 801c56e:	9b01      	ldr	r3, [sp, #4]
 801c570:	617b      	str	r3, [r7, #20]
 801c572:	2101      	movs	r1, #1
 801c574:	6139      	str	r1, [r7, #16]
 801c576:	3020      	adds	r0, #32
 801c578:	e7e5      	b.n	801c546 <__d2b+0x54>
 801c57a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 801c57e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801c582:	6030      	str	r0, [r6, #0]
 801c584:	6918      	ldr	r0, [r3, #16]
 801c586:	f7ff fdb9 	bl	801c0fc <__hi0bits>
 801c58a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 801c58e:	e7e1      	b.n	801c554 <__d2b+0x62>

0801c590 <_calloc_r>:
 801c590:	b538      	push	{r3, r4, r5, lr}
 801c592:	fb02 f401 	mul.w	r4, r2, r1
 801c596:	4621      	mov	r1, r4
 801c598:	f000 f856 	bl	801c648 <_malloc_r>
 801c59c:	4605      	mov	r5, r0
 801c59e:	b118      	cbz	r0, 801c5a8 <_calloc_r+0x18>
 801c5a0:	4622      	mov	r2, r4
 801c5a2:	2100      	movs	r1, #0
 801c5a4:	f7fd ff21 	bl	801a3ea <memset>
 801c5a8:	4628      	mov	r0, r5
 801c5aa:	bd38      	pop	{r3, r4, r5, pc}

0801c5ac <_free_r>:
 801c5ac:	b538      	push	{r3, r4, r5, lr}
 801c5ae:	4605      	mov	r5, r0
 801c5b0:	2900      	cmp	r1, #0
 801c5b2:	d045      	beq.n	801c640 <_free_r+0x94>
 801c5b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801c5b8:	1f0c      	subs	r4, r1, #4
 801c5ba:	2b00      	cmp	r3, #0
 801c5bc:	bfb8      	it	lt
 801c5be:	18e4      	addlt	r4, r4, r3
 801c5c0:	f000 fa9c 	bl	801cafc <__malloc_lock>
 801c5c4:	4a1f      	ldr	r2, [pc, #124]	; (801c644 <_free_r+0x98>)
 801c5c6:	6813      	ldr	r3, [r2, #0]
 801c5c8:	4610      	mov	r0, r2
 801c5ca:	b933      	cbnz	r3, 801c5da <_free_r+0x2e>
 801c5cc:	6063      	str	r3, [r4, #4]
 801c5ce:	6014      	str	r4, [r2, #0]
 801c5d0:	4628      	mov	r0, r5
 801c5d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c5d6:	f000 ba92 	b.w	801cafe <__malloc_unlock>
 801c5da:	42a3      	cmp	r3, r4
 801c5dc:	d90c      	bls.n	801c5f8 <_free_r+0x4c>
 801c5de:	6821      	ldr	r1, [r4, #0]
 801c5e0:	1862      	adds	r2, r4, r1
 801c5e2:	4293      	cmp	r3, r2
 801c5e4:	bf04      	itt	eq
 801c5e6:	681a      	ldreq	r2, [r3, #0]
 801c5e8:	685b      	ldreq	r3, [r3, #4]
 801c5ea:	6063      	str	r3, [r4, #4]
 801c5ec:	bf04      	itt	eq
 801c5ee:	1852      	addeq	r2, r2, r1
 801c5f0:	6022      	streq	r2, [r4, #0]
 801c5f2:	6004      	str	r4, [r0, #0]
 801c5f4:	e7ec      	b.n	801c5d0 <_free_r+0x24>
 801c5f6:	4613      	mov	r3, r2
 801c5f8:	685a      	ldr	r2, [r3, #4]
 801c5fa:	b10a      	cbz	r2, 801c600 <_free_r+0x54>
 801c5fc:	42a2      	cmp	r2, r4
 801c5fe:	d9fa      	bls.n	801c5f6 <_free_r+0x4a>
 801c600:	6819      	ldr	r1, [r3, #0]
 801c602:	1858      	adds	r0, r3, r1
 801c604:	42a0      	cmp	r0, r4
 801c606:	d10b      	bne.n	801c620 <_free_r+0x74>
 801c608:	6820      	ldr	r0, [r4, #0]
 801c60a:	4401      	add	r1, r0
 801c60c:	1858      	adds	r0, r3, r1
 801c60e:	4282      	cmp	r2, r0
 801c610:	6019      	str	r1, [r3, #0]
 801c612:	d1dd      	bne.n	801c5d0 <_free_r+0x24>
 801c614:	6810      	ldr	r0, [r2, #0]
 801c616:	6852      	ldr	r2, [r2, #4]
 801c618:	605a      	str	r2, [r3, #4]
 801c61a:	4401      	add	r1, r0
 801c61c:	6019      	str	r1, [r3, #0]
 801c61e:	e7d7      	b.n	801c5d0 <_free_r+0x24>
 801c620:	d902      	bls.n	801c628 <_free_r+0x7c>
 801c622:	230c      	movs	r3, #12
 801c624:	602b      	str	r3, [r5, #0]
 801c626:	e7d3      	b.n	801c5d0 <_free_r+0x24>
 801c628:	6820      	ldr	r0, [r4, #0]
 801c62a:	1821      	adds	r1, r4, r0
 801c62c:	428a      	cmp	r2, r1
 801c62e:	bf04      	itt	eq
 801c630:	6811      	ldreq	r1, [r2, #0]
 801c632:	6852      	ldreq	r2, [r2, #4]
 801c634:	6062      	str	r2, [r4, #4]
 801c636:	bf04      	itt	eq
 801c638:	1809      	addeq	r1, r1, r0
 801c63a:	6021      	streq	r1, [r4, #0]
 801c63c:	605c      	str	r4, [r3, #4]
 801c63e:	e7c7      	b.n	801c5d0 <_free_r+0x24>
 801c640:	bd38      	pop	{r3, r4, r5, pc}
 801c642:	bf00      	nop
 801c644:	20000224 	.word	0x20000224

0801c648 <_malloc_r>:
 801c648:	b570      	push	{r4, r5, r6, lr}
 801c64a:	1ccd      	adds	r5, r1, #3
 801c64c:	f025 0503 	bic.w	r5, r5, #3
 801c650:	3508      	adds	r5, #8
 801c652:	2d0c      	cmp	r5, #12
 801c654:	bf38      	it	cc
 801c656:	250c      	movcc	r5, #12
 801c658:	2d00      	cmp	r5, #0
 801c65a:	4606      	mov	r6, r0
 801c65c:	db01      	blt.n	801c662 <_malloc_r+0x1a>
 801c65e:	42a9      	cmp	r1, r5
 801c660:	d903      	bls.n	801c66a <_malloc_r+0x22>
 801c662:	230c      	movs	r3, #12
 801c664:	6033      	str	r3, [r6, #0]
 801c666:	2000      	movs	r0, #0
 801c668:	bd70      	pop	{r4, r5, r6, pc}
 801c66a:	f000 fa47 	bl	801cafc <__malloc_lock>
 801c66e:	4a23      	ldr	r2, [pc, #140]	; (801c6fc <_malloc_r+0xb4>)
 801c670:	6814      	ldr	r4, [r2, #0]
 801c672:	4621      	mov	r1, r4
 801c674:	b991      	cbnz	r1, 801c69c <_malloc_r+0x54>
 801c676:	4c22      	ldr	r4, [pc, #136]	; (801c700 <_malloc_r+0xb8>)
 801c678:	6823      	ldr	r3, [r4, #0]
 801c67a:	b91b      	cbnz	r3, 801c684 <_malloc_r+0x3c>
 801c67c:	4630      	mov	r0, r6
 801c67e:	f000 f981 	bl	801c984 <_sbrk_r>
 801c682:	6020      	str	r0, [r4, #0]
 801c684:	4629      	mov	r1, r5
 801c686:	4630      	mov	r0, r6
 801c688:	f000 f97c 	bl	801c984 <_sbrk_r>
 801c68c:	1c43      	adds	r3, r0, #1
 801c68e:	d126      	bne.n	801c6de <_malloc_r+0x96>
 801c690:	230c      	movs	r3, #12
 801c692:	6033      	str	r3, [r6, #0]
 801c694:	4630      	mov	r0, r6
 801c696:	f000 fa32 	bl	801cafe <__malloc_unlock>
 801c69a:	e7e4      	b.n	801c666 <_malloc_r+0x1e>
 801c69c:	680b      	ldr	r3, [r1, #0]
 801c69e:	1b5b      	subs	r3, r3, r5
 801c6a0:	d41a      	bmi.n	801c6d8 <_malloc_r+0x90>
 801c6a2:	2b0b      	cmp	r3, #11
 801c6a4:	d90f      	bls.n	801c6c6 <_malloc_r+0x7e>
 801c6a6:	600b      	str	r3, [r1, #0]
 801c6a8:	50cd      	str	r5, [r1, r3]
 801c6aa:	18cc      	adds	r4, r1, r3
 801c6ac:	4630      	mov	r0, r6
 801c6ae:	f000 fa26 	bl	801cafe <__malloc_unlock>
 801c6b2:	f104 000b 	add.w	r0, r4, #11
 801c6b6:	1d23      	adds	r3, r4, #4
 801c6b8:	f020 0007 	bic.w	r0, r0, #7
 801c6bc:	1ac3      	subs	r3, r0, r3
 801c6be:	d01b      	beq.n	801c6f8 <_malloc_r+0xb0>
 801c6c0:	425a      	negs	r2, r3
 801c6c2:	50e2      	str	r2, [r4, r3]
 801c6c4:	bd70      	pop	{r4, r5, r6, pc}
 801c6c6:	428c      	cmp	r4, r1
 801c6c8:	bf0d      	iteet	eq
 801c6ca:	6863      	ldreq	r3, [r4, #4]
 801c6cc:	684b      	ldrne	r3, [r1, #4]
 801c6ce:	6063      	strne	r3, [r4, #4]
 801c6d0:	6013      	streq	r3, [r2, #0]
 801c6d2:	bf18      	it	ne
 801c6d4:	460c      	movne	r4, r1
 801c6d6:	e7e9      	b.n	801c6ac <_malloc_r+0x64>
 801c6d8:	460c      	mov	r4, r1
 801c6da:	6849      	ldr	r1, [r1, #4]
 801c6dc:	e7ca      	b.n	801c674 <_malloc_r+0x2c>
 801c6de:	1cc4      	adds	r4, r0, #3
 801c6e0:	f024 0403 	bic.w	r4, r4, #3
 801c6e4:	42a0      	cmp	r0, r4
 801c6e6:	d005      	beq.n	801c6f4 <_malloc_r+0xac>
 801c6e8:	1a21      	subs	r1, r4, r0
 801c6ea:	4630      	mov	r0, r6
 801c6ec:	f000 f94a 	bl	801c984 <_sbrk_r>
 801c6f0:	3001      	adds	r0, #1
 801c6f2:	d0cd      	beq.n	801c690 <_malloc_r+0x48>
 801c6f4:	6025      	str	r5, [r4, #0]
 801c6f6:	e7d9      	b.n	801c6ac <_malloc_r+0x64>
 801c6f8:	bd70      	pop	{r4, r5, r6, pc}
 801c6fa:	bf00      	nop
 801c6fc:	20000224 	.word	0x20000224
 801c700:	20000228 	.word	0x20000228

0801c704 <__sfputc_r>:
 801c704:	6893      	ldr	r3, [r2, #8]
 801c706:	3b01      	subs	r3, #1
 801c708:	2b00      	cmp	r3, #0
 801c70a:	b410      	push	{r4}
 801c70c:	6093      	str	r3, [r2, #8]
 801c70e:	da09      	bge.n	801c724 <__sfputc_r+0x20>
 801c710:	6994      	ldr	r4, [r2, #24]
 801c712:	42a3      	cmp	r3, r4
 801c714:	db02      	blt.n	801c71c <__sfputc_r+0x18>
 801c716:	b2cb      	uxtb	r3, r1
 801c718:	2b0a      	cmp	r3, #10
 801c71a:	d103      	bne.n	801c724 <__sfputc_r+0x20>
 801c71c:	f85d 4b04 	ldr.w	r4, [sp], #4
 801c720:	f7fe bb54 	b.w	801adcc <__swbuf_r>
 801c724:	6813      	ldr	r3, [r2, #0]
 801c726:	1c58      	adds	r0, r3, #1
 801c728:	6010      	str	r0, [r2, #0]
 801c72a:	7019      	strb	r1, [r3, #0]
 801c72c:	b2c8      	uxtb	r0, r1
 801c72e:	f85d 4b04 	ldr.w	r4, [sp], #4
 801c732:	4770      	bx	lr

0801c734 <__sfputs_r>:
 801c734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c736:	4606      	mov	r6, r0
 801c738:	460f      	mov	r7, r1
 801c73a:	4614      	mov	r4, r2
 801c73c:	18d5      	adds	r5, r2, r3
 801c73e:	42ac      	cmp	r4, r5
 801c740:	d101      	bne.n	801c746 <__sfputs_r+0x12>
 801c742:	2000      	movs	r0, #0
 801c744:	e007      	b.n	801c756 <__sfputs_r+0x22>
 801c746:	463a      	mov	r2, r7
 801c748:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c74c:	4630      	mov	r0, r6
 801c74e:	f7ff ffd9 	bl	801c704 <__sfputc_r>
 801c752:	1c43      	adds	r3, r0, #1
 801c754:	d1f3      	bne.n	801c73e <__sfputs_r+0xa>
 801c756:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801c758 <_vfiprintf_r>:
 801c758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c75c:	b09d      	sub	sp, #116	; 0x74
 801c75e:	460c      	mov	r4, r1
 801c760:	4617      	mov	r7, r2
 801c762:	9303      	str	r3, [sp, #12]
 801c764:	4606      	mov	r6, r0
 801c766:	b118      	cbz	r0, 801c770 <_vfiprintf_r+0x18>
 801c768:	6983      	ldr	r3, [r0, #24]
 801c76a:	b90b      	cbnz	r3, 801c770 <_vfiprintf_r+0x18>
 801c76c:	f7ff fb3c 	bl	801bde8 <__sinit>
 801c770:	4b7c      	ldr	r3, [pc, #496]	; (801c964 <_vfiprintf_r+0x20c>)
 801c772:	429c      	cmp	r4, r3
 801c774:	d157      	bne.n	801c826 <_vfiprintf_r+0xce>
 801c776:	6874      	ldr	r4, [r6, #4]
 801c778:	89a3      	ldrh	r3, [r4, #12]
 801c77a:	0718      	lsls	r0, r3, #28
 801c77c:	d55d      	bpl.n	801c83a <_vfiprintf_r+0xe2>
 801c77e:	6923      	ldr	r3, [r4, #16]
 801c780:	2b00      	cmp	r3, #0
 801c782:	d05a      	beq.n	801c83a <_vfiprintf_r+0xe2>
 801c784:	2300      	movs	r3, #0
 801c786:	9309      	str	r3, [sp, #36]	; 0x24
 801c788:	2320      	movs	r3, #32
 801c78a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801c78e:	2330      	movs	r3, #48	; 0x30
 801c790:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801c794:	f04f 0b01 	mov.w	fp, #1
 801c798:	46b8      	mov	r8, r7
 801c79a:	4645      	mov	r5, r8
 801c79c:	f815 3b01 	ldrb.w	r3, [r5], #1
 801c7a0:	2b00      	cmp	r3, #0
 801c7a2:	d155      	bne.n	801c850 <_vfiprintf_r+0xf8>
 801c7a4:	ebb8 0a07 	subs.w	sl, r8, r7
 801c7a8:	d00b      	beq.n	801c7c2 <_vfiprintf_r+0x6a>
 801c7aa:	4653      	mov	r3, sl
 801c7ac:	463a      	mov	r2, r7
 801c7ae:	4621      	mov	r1, r4
 801c7b0:	4630      	mov	r0, r6
 801c7b2:	f7ff ffbf 	bl	801c734 <__sfputs_r>
 801c7b6:	3001      	adds	r0, #1
 801c7b8:	f000 80c4 	beq.w	801c944 <_vfiprintf_r+0x1ec>
 801c7bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c7be:	4453      	add	r3, sl
 801c7c0:	9309      	str	r3, [sp, #36]	; 0x24
 801c7c2:	f898 3000 	ldrb.w	r3, [r8]
 801c7c6:	2b00      	cmp	r3, #0
 801c7c8:	f000 80bc 	beq.w	801c944 <_vfiprintf_r+0x1ec>
 801c7cc:	2300      	movs	r3, #0
 801c7ce:	f04f 32ff 	mov.w	r2, #4294967295
 801c7d2:	9304      	str	r3, [sp, #16]
 801c7d4:	9307      	str	r3, [sp, #28]
 801c7d6:	9205      	str	r2, [sp, #20]
 801c7d8:	9306      	str	r3, [sp, #24]
 801c7da:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801c7de:	931a      	str	r3, [sp, #104]	; 0x68
 801c7e0:	2205      	movs	r2, #5
 801c7e2:	7829      	ldrb	r1, [r5, #0]
 801c7e4:	4860      	ldr	r0, [pc, #384]	; (801c968 <_vfiprintf_r+0x210>)
 801c7e6:	f7fb fcab 	bl	8018140 <memchr>
 801c7ea:	f105 0801 	add.w	r8, r5, #1
 801c7ee:	9b04      	ldr	r3, [sp, #16]
 801c7f0:	2800      	cmp	r0, #0
 801c7f2:	d131      	bne.n	801c858 <_vfiprintf_r+0x100>
 801c7f4:	06d9      	lsls	r1, r3, #27
 801c7f6:	bf44      	itt	mi
 801c7f8:	2220      	movmi	r2, #32
 801c7fa:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801c7fe:	071a      	lsls	r2, r3, #28
 801c800:	bf44      	itt	mi
 801c802:	222b      	movmi	r2, #43	; 0x2b
 801c804:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801c808:	782a      	ldrb	r2, [r5, #0]
 801c80a:	2a2a      	cmp	r2, #42	; 0x2a
 801c80c:	d02c      	beq.n	801c868 <_vfiprintf_r+0x110>
 801c80e:	9a07      	ldr	r2, [sp, #28]
 801c810:	2100      	movs	r1, #0
 801c812:	200a      	movs	r0, #10
 801c814:	46a8      	mov	r8, r5
 801c816:	3501      	adds	r5, #1
 801c818:	f898 3000 	ldrb.w	r3, [r8]
 801c81c:	3b30      	subs	r3, #48	; 0x30
 801c81e:	2b09      	cmp	r3, #9
 801c820:	d96d      	bls.n	801c8fe <_vfiprintf_r+0x1a6>
 801c822:	b371      	cbz	r1, 801c882 <_vfiprintf_r+0x12a>
 801c824:	e026      	b.n	801c874 <_vfiprintf_r+0x11c>
 801c826:	4b51      	ldr	r3, [pc, #324]	; (801c96c <_vfiprintf_r+0x214>)
 801c828:	429c      	cmp	r4, r3
 801c82a:	d101      	bne.n	801c830 <_vfiprintf_r+0xd8>
 801c82c:	68b4      	ldr	r4, [r6, #8]
 801c82e:	e7a3      	b.n	801c778 <_vfiprintf_r+0x20>
 801c830:	4b4f      	ldr	r3, [pc, #316]	; (801c970 <_vfiprintf_r+0x218>)
 801c832:	429c      	cmp	r4, r3
 801c834:	bf08      	it	eq
 801c836:	68f4      	ldreq	r4, [r6, #12]
 801c838:	e79e      	b.n	801c778 <_vfiprintf_r+0x20>
 801c83a:	4621      	mov	r1, r4
 801c83c:	4630      	mov	r0, r6
 801c83e:	f7fe fb17 	bl	801ae70 <__swsetup_r>
 801c842:	2800      	cmp	r0, #0
 801c844:	d09e      	beq.n	801c784 <_vfiprintf_r+0x2c>
 801c846:	f04f 30ff 	mov.w	r0, #4294967295
 801c84a:	b01d      	add	sp, #116	; 0x74
 801c84c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c850:	2b25      	cmp	r3, #37	; 0x25
 801c852:	d0a7      	beq.n	801c7a4 <_vfiprintf_r+0x4c>
 801c854:	46a8      	mov	r8, r5
 801c856:	e7a0      	b.n	801c79a <_vfiprintf_r+0x42>
 801c858:	4a43      	ldr	r2, [pc, #268]	; (801c968 <_vfiprintf_r+0x210>)
 801c85a:	1a80      	subs	r0, r0, r2
 801c85c:	fa0b f000 	lsl.w	r0, fp, r0
 801c860:	4318      	orrs	r0, r3
 801c862:	9004      	str	r0, [sp, #16]
 801c864:	4645      	mov	r5, r8
 801c866:	e7bb      	b.n	801c7e0 <_vfiprintf_r+0x88>
 801c868:	9a03      	ldr	r2, [sp, #12]
 801c86a:	1d11      	adds	r1, r2, #4
 801c86c:	6812      	ldr	r2, [r2, #0]
 801c86e:	9103      	str	r1, [sp, #12]
 801c870:	2a00      	cmp	r2, #0
 801c872:	db01      	blt.n	801c878 <_vfiprintf_r+0x120>
 801c874:	9207      	str	r2, [sp, #28]
 801c876:	e004      	b.n	801c882 <_vfiprintf_r+0x12a>
 801c878:	4252      	negs	r2, r2
 801c87a:	f043 0302 	orr.w	r3, r3, #2
 801c87e:	9207      	str	r2, [sp, #28]
 801c880:	9304      	str	r3, [sp, #16]
 801c882:	f898 3000 	ldrb.w	r3, [r8]
 801c886:	2b2e      	cmp	r3, #46	; 0x2e
 801c888:	d110      	bne.n	801c8ac <_vfiprintf_r+0x154>
 801c88a:	f898 3001 	ldrb.w	r3, [r8, #1]
 801c88e:	2b2a      	cmp	r3, #42	; 0x2a
 801c890:	f108 0101 	add.w	r1, r8, #1
 801c894:	d137      	bne.n	801c906 <_vfiprintf_r+0x1ae>
 801c896:	9b03      	ldr	r3, [sp, #12]
 801c898:	1d1a      	adds	r2, r3, #4
 801c89a:	681b      	ldr	r3, [r3, #0]
 801c89c:	9203      	str	r2, [sp, #12]
 801c89e:	2b00      	cmp	r3, #0
 801c8a0:	bfb8      	it	lt
 801c8a2:	f04f 33ff 	movlt.w	r3, #4294967295
 801c8a6:	f108 0802 	add.w	r8, r8, #2
 801c8aa:	9305      	str	r3, [sp, #20]
 801c8ac:	4d31      	ldr	r5, [pc, #196]	; (801c974 <_vfiprintf_r+0x21c>)
 801c8ae:	f898 1000 	ldrb.w	r1, [r8]
 801c8b2:	2203      	movs	r2, #3
 801c8b4:	4628      	mov	r0, r5
 801c8b6:	f7fb fc43 	bl	8018140 <memchr>
 801c8ba:	b140      	cbz	r0, 801c8ce <_vfiprintf_r+0x176>
 801c8bc:	2340      	movs	r3, #64	; 0x40
 801c8be:	1b40      	subs	r0, r0, r5
 801c8c0:	fa03 f000 	lsl.w	r0, r3, r0
 801c8c4:	9b04      	ldr	r3, [sp, #16]
 801c8c6:	4303      	orrs	r3, r0
 801c8c8:	9304      	str	r3, [sp, #16]
 801c8ca:	f108 0801 	add.w	r8, r8, #1
 801c8ce:	f898 1000 	ldrb.w	r1, [r8]
 801c8d2:	4829      	ldr	r0, [pc, #164]	; (801c978 <_vfiprintf_r+0x220>)
 801c8d4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801c8d8:	2206      	movs	r2, #6
 801c8da:	f108 0701 	add.w	r7, r8, #1
 801c8de:	f7fb fc2f 	bl	8018140 <memchr>
 801c8e2:	2800      	cmp	r0, #0
 801c8e4:	d034      	beq.n	801c950 <_vfiprintf_r+0x1f8>
 801c8e6:	4b25      	ldr	r3, [pc, #148]	; (801c97c <_vfiprintf_r+0x224>)
 801c8e8:	bb03      	cbnz	r3, 801c92c <_vfiprintf_r+0x1d4>
 801c8ea:	9b03      	ldr	r3, [sp, #12]
 801c8ec:	3307      	adds	r3, #7
 801c8ee:	f023 0307 	bic.w	r3, r3, #7
 801c8f2:	3308      	adds	r3, #8
 801c8f4:	9303      	str	r3, [sp, #12]
 801c8f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c8f8:	444b      	add	r3, r9
 801c8fa:	9309      	str	r3, [sp, #36]	; 0x24
 801c8fc:	e74c      	b.n	801c798 <_vfiprintf_r+0x40>
 801c8fe:	fb00 3202 	mla	r2, r0, r2, r3
 801c902:	2101      	movs	r1, #1
 801c904:	e786      	b.n	801c814 <_vfiprintf_r+0xbc>
 801c906:	2300      	movs	r3, #0
 801c908:	9305      	str	r3, [sp, #20]
 801c90a:	4618      	mov	r0, r3
 801c90c:	250a      	movs	r5, #10
 801c90e:	4688      	mov	r8, r1
 801c910:	3101      	adds	r1, #1
 801c912:	f898 2000 	ldrb.w	r2, [r8]
 801c916:	3a30      	subs	r2, #48	; 0x30
 801c918:	2a09      	cmp	r2, #9
 801c91a:	d903      	bls.n	801c924 <_vfiprintf_r+0x1cc>
 801c91c:	2b00      	cmp	r3, #0
 801c91e:	d0c5      	beq.n	801c8ac <_vfiprintf_r+0x154>
 801c920:	9005      	str	r0, [sp, #20]
 801c922:	e7c3      	b.n	801c8ac <_vfiprintf_r+0x154>
 801c924:	fb05 2000 	mla	r0, r5, r0, r2
 801c928:	2301      	movs	r3, #1
 801c92a:	e7f0      	b.n	801c90e <_vfiprintf_r+0x1b6>
 801c92c:	ab03      	add	r3, sp, #12
 801c92e:	9300      	str	r3, [sp, #0]
 801c930:	4622      	mov	r2, r4
 801c932:	4b13      	ldr	r3, [pc, #76]	; (801c980 <_vfiprintf_r+0x228>)
 801c934:	a904      	add	r1, sp, #16
 801c936:	4630      	mov	r0, r6
 801c938:	f7fd fdf6 	bl	801a528 <_printf_float>
 801c93c:	f1b0 3fff 	cmp.w	r0, #4294967295
 801c940:	4681      	mov	r9, r0
 801c942:	d1d8      	bne.n	801c8f6 <_vfiprintf_r+0x19e>
 801c944:	89a3      	ldrh	r3, [r4, #12]
 801c946:	065b      	lsls	r3, r3, #25
 801c948:	f53f af7d 	bmi.w	801c846 <_vfiprintf_r+0xee>
 801c94c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801c94e:	e77c      	b.n	801c84a <_vfiprintf_r+0xf2>
 801c950:	ab03      	add	r3, sp, #12
 801c952:	9300      	str	r3, [sp, #0]
 801c954:	4622      	mov	r2, r4
 801c956:	4b0a      	ldr	r3, [pc, #40]	; (801c980 <_vfiprintf_r+0x228>)
 801c958:	a904      	add	r1, sp, #16
 801c95a:	4630      	mov	r0, r6
 801c95c:	f7fe f89a 	bl	801aa94 <_printf_i>
 801c960:	e7ec      	b.n	801c93c <_vfiprintf_r+0x1e4>
 801c962:	bf00      	nop
 801c964:	0801cd90 	.word	0x0801cd90
 801c968:	0801ced4 	.word	0x0801ced4
 801c96c:	0801cdb0 	.word	0x0801cdb0
 801c970:	0801cd70 	.word	0x0801cd70
 801c974:	0801ceda 	.word	0x0801ceda
 801c978:	0801cede 	.word	0x0801cede
 801c97c:	0801a529 	.word	0x0801a529
 801c980:	0801c735 	.word	0x0801c735

0801c984 <_sbrk_r>:
 801c984:	b538      	push	{r3, r4, r5, lr}
 801c986:	4c06      	ldr	r4, [pc, #24]	; (801c9a0 <_sbrk_r+0x1c>)
 801c988:	2300      	movs	r3, #0
 801c98a:	4605      	mov	r5, r0
 801c98c:	4608      	mov	r0, r1
 801c98e:	6023      	str	r3, [r4, #0]
 801c990:	f7f9 f89c 	bl	8015acc <_sbrk>
 801c994:	1c43      	adds	r3, r0, #1
 801c996:	d102      	bne.n	801c99e <_sbrk_r+0x1a>
 801c998:	6823      	ldr	r3, [r4, #0]
 801c99a:	b103      	cbz	r3, 801c99e <_sbrk_r+0x1a>
 801c99c:	602b      	str	r3, [r5, #0]
 801c99e:	bd38      	pop	{r3, r4, r5, pc}
 801c9a0:	20018588 	.word	0x20018588

0801c9a4 <__sread>:
 801c9a4:	b510      	push	{r4, lr}
 801c9a6:	460c      	mov	r4, r1
 801c9a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c9ac:	f000 f8a8 	bl	801cb00 <_read_r>
 801c9b0:	2800      	cmp	r0, #0
 801c9b2:	bfab      	itete	ge
 801c9b4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801c9b6:	89a3      	ldrhlt	r3, [r4, #12]
 801c9b8:	181b      	addge	r3, r3, r0
 801c9ba:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801c9be:	bfac      	ite	ge
 801c9c0:	6563      	strge	r3, [r4, #84]	; 0x54
 801c9c2:	81a3      	strhlt	r3, [r4, #12]
 801c9c4:	bd10      	pop	{r4, pc}

0801c9c6 <__swrite>:
 801c9c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c9ca:	461f      	mov	r7, r3
 801c9cc:	898b      	ldrh	r3, [r1, #12]
 801c9ce:	05db      	lsls	r3, r3, #23
 801c9d0:	4605      	mov	r5, r0
 801c9d2:	460c      	mov	r4, r1
 801c9d4:	4616      	mov	r6, r2
 801c9d6:	d505      	bpl.n	801c9e4 <__swrite+0x1e>
 801c9d8:	2302      	movs	r3, #2
 801c9da:	2200      	movs	r2, #0
 801c9dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c9e0:	f000 f868 	bl	801cab4 <_lseek_r>
 801c9e4:	89a3      	ldrh	r3, [r4, #12]
 801c9e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801c9ea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801c9ee:	81a3      	strh	r3, [r4, #12]
 801c9f0:	4632      	mov	r2, r6
 801c9f2:	463b      	mov	r3, r7
 801c9f4:	4628      	mov	r0, r5
 801c9f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801c9fa:	f000 b817 	b.w	801ca2c <_write_r>

0801c9fe <__sseek>:
 801c9fe:	b510      	push	{r4, lr}
 801ca00:	460c      	mov	r4, r1
 801ca02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ca06:	f000 f855 	bl	801cab4 <_lseek_r>
 801ca0a:	1c43      	adds	r3, r0, #1
 801ca0c:	89a3      	ldrh	r3, [r4, #12]
 801ca0e:	bf15      	itete	ne
 801ca10:	6560      	strne	r0, [r4, #84]	; 0x54
 801ca12:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801ca16:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801ca1a:	81a3      	strheq	r3, [r4, #12]
 801ca1c:	bf18      	it	ne
 801ca1e:	81a3      	strhne	r3, [r4, #12]
 801ca20:	bd10      	pop	{r4, pc}

0801ca22 <__sclose>:
 801ca22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ca26:	f000 b813 	b.w	801ca50 <_close_r>
	...

0801ca2c <_write_r>:
 801ca2c:	b538      	push	{r3, r4, r5, lr}
 801ca2e:	4c07      	ldr	r4, [pc, #28]	; (801ca4c <_write_r+0x20>)
 801ca30:	4605      	mov	r5, r0
 801ca32:	4608      	mov	r0, r1
 801ca34:	4611      	mov	r1, r2
 801ca36:	2200      	movs	r2, #0
 801ca38:	6022      	str	r2, [r4, #0]
 801ca3a:	461a      	mov	r2, r3
 801ca3c:	f7f9 f831 	bl	8015aa2 <_write>
 801ca40:	1c43      	adds	r3, r0, #1
 801ca42:	d102      	bne.n	801ca4a <_write_r+0x1e>
 801ca44:	6823      	ldr	r3, [r4, #0]
 801ca46:	b103      	cbz	r3, 801ca4a <_write_r+0x1e>
 801ca48:	602b      	str	r3, [r5, #0]
 801ca4a:	bd38      	pop	{r3, r4, r5, pc}
 801ca4c:	20018588 	.word	0x20018588

0801ca50 <_close_r>:
 801ca50:	b538      	push	{r3, r4, r5, lr}
 801ca52:	4c06      	ldr	r4, [pc, #24]	; (801ca6c <_close_r+0x1c>)
 801ca54:	2300      	movs	r3, #0
 801ca56:	4605      	mov	r5, r0
 801ca58:	4608      	mov	r0, r1
 801ca5a:	6023      	str	r3, [r4, #0]
 801ca5c:	f7f9 f844 	bl	8015ae8 <_close>
 801ca60:	1c43      	adds	r3, r0, #1
 801ca62:	d102      	bne.n	801ca6a <_close_r+0x1a>
 801ca64:	6823      	ldr	r3, [r4, #0]
 801ca66:	b103      	cbz	r3, 801ca6a <_close_r+0x1a>
 801ca68:	602b      	str	r3, [r5, #0]
 801ca6a:	bd38      	pop	{r3, r4, r5, pc}
 801ca6c:	20018588 	.word	0x20018588

0801ca70 <_fstat_r>:
 801ca70:	b538      	push	{r3, r4, r5, lr}
 801ca72:	4c07      	ldr	r4, [pc, #28]	; (801ca90 <_fstat_r+0x20>)
 801ca74:	2300      	movs	r3, #0
 801ca76:	4605      	mov	r5, r0
 801ca78:	4608      	mov	r0, r1
 801ca7a:	4611      	mov	r1, r2
 801ca7c:	6023      	str	r3, [r4, #0]
 801ca7e:	f7f9 f83b 	bl	8015af8 <_fstat>
 801ca82:	1c43      	adds	r3, r0, #1
 801ca84:	d102      	bne.n	801ca8c <_fstat_r+0x1c>
 801ca86:	6823      	ldr	r3, [r4, #0]
 801ca88:	b103      	cbz	r3, 801ca8c <_fstat_r+0x1c>
 801ca8a:	602b      	str	r3, [r5, #0]
 801ca8c:	bd38      	pop	{r3, r4, r5, pc}
 801ca8e:	bf00      	nop
 801ca90:	20018588 	.word	0x20018588

0801ca94 <_isatty_r>:
 801ca94:	b538      	push	{r3, r4, r5, lr}
 801ca96:	4c06      	ldr	r4, [pc, #24]	; (801cab0 <_isatty_r+0x1c>)
 801ca98:	2300      	movs	r3, #0
 801ca9a:	4605      	mov	r5, r0
 801ca9c:	4608      	mov	r0, r1
 801ca9e:	6023      	str	r3, [r4, #0]
 801caa0:	f7f9 f832 	bl	8015b08 <_isatty>
 801caa4:	1c43      	adds	r3, r0, #1
 801caa6:	d102      	bne.n	801caae <_isatty_r+0x1a>
 801caa8:	6823      	ldr	r3, [r4, #0]
 801caaa:	b103      	cbz	r3, 801caae <_isatty_r+0x1a>
 801caac:	602b      	str	r3, [r5, #0]
 801caae:	bd38      	pop	{r3, r4, r5, pc}
 801cab0:	20018588 	.word	0x20018588

0801cab4 <_lseek_r>:
 801cab4:	b538      	push	{r3, r4, r5, lr}
 801cab6:	4c07      	ldr	r4, [pc, #28]	; (801cad4 <_lseek_r+0x20>)
 801cab8:	4605      	mov	r5, r0
 801caba:	4608      	mov	r0, r1
 801cabc:	4611      	mov	r1, r2
 801cabe:	2200      	movs	r2, #0
 801cac0:	6022      	str	r2, [r4, #0]
 801cac2:	461a      	mov	r2, r3
 801cac4:	f7f9 f828 	bl	8015b18 <_lseek>
 801cac8:	1c43      	adds	r3, r0, #1
 801caca:	d102      	bne.n	801cad2 <_lseek_r+0x1e>
 801cacc:	6823      	ldr	r3, [r4, #0]
 801cace:	b103      	cbz	r3, 801cad2 <_lseek_r+0x1e>
 801cad0:	602b      	str	r3, [r5, #0]
 801cad2:	bd38      	pop	{r3, r4, r5, pc}
 801cad4:	20018588 	.word	0x20018588

0801cad8 <__ascii_mbtowc>:
 801cad8:	b082      	sub	sp, #8
 801cada:	b901      	cbnz	r1, 801cade <__ascii_mbtowc+0x6>
 801cadc:	a901      	add	r1, sp, #4
 801cade:	b142      	cbz	r2, 801caf2 <__ascii_mbtowc+0x1a>
 801cae0:	b14b      	cbz	r3, 801caf6 <__ascii_mbtowc+0x1e>
 801cae2:	7813      	ldrb	r3, [r2, #0]
 801cae4:	600b      	str	r3, [r1, #0]
 801cae6:	7812      	ldrb	r2, [r2, #0]
 801cae8:	1c10      	adds	r0, r2, #0
 801caea:	bf18      	it	ne
 801caec:	2001      	movne	r0, #1
 801caee:	b002      	add	sp, #8
 801caf0:	4770      	bx	lr
 801caf2:	4610      	mov	r0, r2
 801caf4:	e7fb      	b.n	801caee <__ascii_mbtowc+0x16>
 801caf6:	f06f 0001 	mvn.w	r0, #1
 801cafa:	e7f8      	b.n	801caee <__ascii_mbtowc+0x16>

0801cafc <__malloc_lock>:
 801cafc:	4770      	bx	lr

0801cafe <__malloc_unlock>:
 801cafe:	4770      	bx	lr

0801cb00 <_read_r>:
 801cb00:	b538      	push	{r3, r4, r5, lr}
 801cb02:	4c07      	ldr	r4, [pc, #28]	; (801cb20 <_read_r+0x20>)
 801cb04:	4605      	mov	r5, r0
 801cb06:	4608      	mov	r0, r1
 801cb08:	4611      	mov	r1, r2
 801cb0a:	2200      	movs	r2, #0
 801cb0c:	6022      	str	r2, [r4, #0]
 801cb0e:	461a      	mov	r2, r3
 801cb10:	f7f9 f80a 	bl	8015b28 <_read>
 801cb14:	1c43      	adds	r3, r0, #1
 801cb16:	d102      	bne.n	801cb1e <_read_r+0x1e>
 801cb18:	6823      	ldr	r3, [r4, #0]
 801cb1a:	b103      	cbz	r3, 801cb1e <_read_r+0x1e>
 801cb1c:	602b      	str	r3, [r5, #0]
 801cb1e:	bd38      	pop	{r3, r4, r5, pc}
 801cb20:	20018588 	.word	0x20018588

0801cb24 <__ascii_wctomb>:
 801cb24:	b149      	cbz	r1, 801cb3a <__ascii_wctomb+0x16>
 801cb26:	2aff      	cmp	r2, #255	; 0xff
 801cb28:	bf85      	ittet	hi
 801cb2a:	238a      	movhi	r3, #138	; 0x8a
 801cb2c:	6003      	strhi	r3, [r0, #0]
 801cb2e:	700a      	strbls	r2, [r1, #0]
 801cb30:	f04f 30ff 	movhi.w	r0, #4294967295
 801cb34:	bf98      	it	ls
 801cb36:	2001      	movls	r0, #1
 801cb38:	4770      	bx	lr
 801cb3a:	4608      	mov	r0, r1
 801cb3c:	4770      	bx	lr
	...

0801cb40 <_init>:
 801cb40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801cb42:	bf00      	nop
 801cb44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801cb46:	bc08      	pop	{r3}
 801cb48:	469e      	mov	lr, r3
 801cb4a:	4770      	bx	lr

0801cb4c <_fini>:
 801cb4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801cb4e:	bf00      	nop
 801cb50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801cb52:	bc08      	pop	{r3}
 801cb54:	469e      	mov	lr, r3
 801cb56:	4770      	bx	lr
