set NETLIST_CACHE(21mux,cells) {{schematic inverter /programs/micromagic/mmi/sue/schematics/mspice/inverter.sue {}} {schematic nand2 /programs/micromagic/mmi/sue/schematics/mspice/nand2.sue {}}}
set netlist_props spice
set netlist_level 1000
set NETLIST_CACHE(21mux,globals) {gnd vdd}
set NETLIST_EXPLICIT_GLOBALS {}
set NETLIST_CACHE(21mux,version) MMI_SUE5.6.18
set NETLIST_CACHE(21mux) {{.SUBCKT 21mux A B Out S } {Xnand2 B S net_1 nand2 } {Xnand2_1 net_3 A net_2 nand2 } {Xnand2_2 net_1 net_2 Out nand2 } {Xinverter S net_3 inverter } {.ENDS	$ 21mux} {}}
set NETLIST_CACHE(21mux,names) {{620 260 {0 Xnand2_2}} {520 180 {0 net_1}} {600 280 {0 net_2}} {430 200 {0 S}} {360 260 {0 net_3}} {280 260 {0 S}} {210 260 {1 S}} {310 260 {0 Xinverter}} {430 320 {0 net_3}} {430 160 {0 B}} {450 340 {0 Xnand2_1}} {430 360 {0 A}} {450 180 {0 Xnand2}} {750 260 {1 Out}} {320 160 {1 B}} {600 240 {0 net_1}} {320 360 {1 A}} {520 340 {0 net_2}} {690 260 {0 Out}}}
set NETLIST_CACHE(21mux,wires) {{410 260 410 320 net_3} {360 260 410 260 net_3} {410 320 430 320 net_3} {240 200 430 200 S} {240 200 240 260 S} {210 260 240 260 S} {240 260 280 260 S} {320 160 430 160 B} {320 360 430 360 A} {520 180 560 180 net_1} {560 180 560 240 net_1} {560 240 600 240 net_1} {520 340 560 340 net_2} {560 280 560 340 net_2} {560 280 600 280 net_2} {690 260 750 260 Out}}
