{
  "module_name": "aty128.h",
  "hash_id": "b97ddd80f5f09845f8a1edf3403454147741c6d81ccbaf9b1175a279b3c6958c",
  "original_prompt": "Ingested from linux-6.6.14/include/video/aty128.h",
  "human_readable_source": " \n \n\n#ifndef REG_RAGE128_H\n#define REG_RAGE128_H\n\n#define CLOCK_CNTL_INDEX\t\t\t0x0008\n#define CLOCK_CNTL_DATA\t\t\t\t0x000c\n#define BIOS_0_SCRATCH\t\t\t\t0x0010\n#define BUS_CNTL\t\t\t\t0x0030\n#define BUS_CNTL1\t\t\t\t0x0034\n#define GEN_INT_CNTL\t\t\t\t0x0040\n#define CRTC_GEN_CNTL\t\t\t\t0x0050\n#define CRTC_EXT_CNTL\t\t\t\t0x0054\n#define DAC_CNTL\t\t\t\t0x0058\n#define I2C_CNTL_1\t\t\t\t0x0094\n#define PALETTE_INDEX\t\t\t\t0x00b0\n#define PALETTE_DATA\t\t\t\t0x00b4\n#define CNFG_CNTL\t\t\t\t0x00e0\n#define GEN_RESET_CNTL\t\t\t\t0x00f0\n#define CNFG_MEMSIZE\t\t\t\t0x00f8\n#define MEM_CNTL\t\t\t\t0x0140\n#define MEM_POWER_MISC\t\t\t\t0x015c\n#define AGP_BASE\t\t\t\t0x0170\n#define AGP_CNTL\t\t\t\t0x0174\n#define AGP_APER_OFFSET\t\t\t\t0x0178\n#define PCI_GART_PAGE\t\t\t\t0x017c\n#define PC_NGUI_MODE\t\t\t\t0x0180\n#define PC_NGUI_CTLSTAT\t\t\t\t0x0184\n#define MPP_TB_CONFIG\t\t\t\t0x01C0\n#define MPP_GP_CONFIG\t\t\t\t0x01C8\n#define VIPH_CONTROL\t\t\t\t0x01D0\n#define CRTC_H_TOTAL_DISP\t\t\t0x0200\n#define CRTC_H_SYNC_STRT_WID\t\t\t0x0204\n#define CRTC_V_TOTAL_DISP\t\t\t0x0208\n#define CRTC_V_SYNC_STRT_WID\t\t\t0x020c\n#define CRTC_VLINE_CRNT_VLINE\t\t\t0x0210\n#define CRTC_CRNT_FRAME\t\t\t\t0x0214\n#define CRTC_GUI_TRIG_VLINE\t\t\t0x0218\n#define CRTC_OFFSET\t\t\t\t0x0224\n#define CRTC_OFFSET_CNTL\t\t\t0x0228\n#define CRTC_PITCH\t\t\t\t0x022c\n#define OVR_CLR\t\t\t\t\t0x0230\n#define OVR_WID_LEFT_RIGHT\t\t\t0x0234\n#define OVR_WID_TOP_BOTTOM\t\t\t0x0238\n#define LVDS_GEN_CNTL\t\t\t\t0x02d0\n#define DDA_CONFIG\t\t\t\t0x02e0\n#define DDA_ON_OFF\t\t\t\t0x02e4\n#define VGA_DDA_CONFIG\t\t\t\t0x02e8\n#define VGA_DDA_ON_OFF\t\t\t\t0x02ec\n#define CRTC2_H_TOTAL_DISP\t\t\t0x0300\n#define CRTC2_H_SYNC_STRT_WID\t\t\t0x0304\n#define CRTC2_V_TOTAL_DISP\t\t\t0x0308\n#define CRTC2_V_SYNC_STRT_WID\t\t\t0x030c\n#define CRTC2_VLINE_CRNT_VLINE\t\t\t0x0310\n#define CRTC2_CRNT_FRAME\t\t\t0x0314\n#define CRTC2_GUI_TRIG_VLINE\t\t\t0x0318\n#define CRTC2_OFFSET\t\t\t\t0x0324\n#define CRTC2_OFFSET_CNTL\t\t\t0x0328\n#define CRTC2_PITCH\t\t\t\t0x032c\n#define DDA2_CONFIG\t\t\t\t0x03e0\n#define DDA2_ON_OFF\t\t\t\t0x03e4\n#define CRTC2_GEN_CNTL\t\t\t\t0x03f8\n#define CRTC2_STATUS\t\t\t\t0x03fc\n#define OV0_SCALE_CNTL\t\t\t\t0x0420\n#define SUBPIC_CNTL\t\t\t\t0x0540\n#define PM4_BUFFER_OFFSET\t\t\t0x0700\n#define PM4_BUFFER_CNTL\t\t\t\t0x0704\n#define PM4_BUFFER_WM_CNTL\t\t\t0x0708\n#define PM4_BUFFER_DL_RPTR_ADDR\t\t\t0x070c\n#define PM4_BUFFER_DL_RPTR\t\t\t0x0710\n#define PM4_BUFFER_DL_WPTR\t\t\t0x0714\n#define PM4_VC_FPU_SETUP\t\t\t0x071c\n#define PM4_FPU_CNTL\t\t\t\t0x0720\n#define PM4_VC_FORMAT\t\t\t\t0x0724\n#define PM4_VC_CNTL\t\t\t\t0x0728\n#define PM4_VC_I01\t\t\t\t0x072c\n#define PM4_VC_VLOFF\t\t\t\t0x0730\n#define PM4_VC_VLSIZE\t\t\t\t0x0734\n#define PM4_IW_INDOFF\t\t\t\t0x0738\n#define PM4_IW_INDSIZE\t\t\t\t0x073c\n#define PM4_FPU_FPX0\t\t\t\t0x0740\n#define PM4_FPU_FPY0\t\t\t\t0x0744\n#define PM4_FPU_FPX1\t\t\t\t0x0748\n#define PM4_FPU_FPY1\t\t\t\t0x074c\n#define PM4_FPU_FPX2\t\t\t\t0x0750\n#define PM4_FPU_FPY2\t\t\t\t0x0754\n#define PM4_FPU_FPY3\t\t\t\t0x0758\n#define PM4_FPU_FPY4\t\t\t\t0x075c\n#define PM4_FPU_FPY5\t\t\t\t0x0760\n#define PM4_FPU_FPY6\t\t\t\t0x0764\n#define PM4_FPU_FPR\t\t\t\t0x0768\n#define PM4_FPU_FPG\t\t\t\t0x076c\n#define PM4_FPU_FPB\t\t\t\t0x0770\n#define PM4_FPU_FPA\t\t\t\t0x0774\n#define PM4_FPU_INTXY0\t\t\t\t0x0780\n#define PM4_FPU_INTXY1\t\t\t\t0x0784\n#define PM4_FPU_INTXY2\t\t\t\t0x0788\n#define PM4_FPU_INTARGB\t\t\t\t0x078c\n#define PM4_FPU_FPTWICEAREA\t\t\t0x0790\n#define PM4_FPU_DMAJOR01\t\t\t0x0794\n#define PM4_FPU_DMAJOR12\t\t\t0x0798\n#define PM4_FPU_DMAJOR02\t\t\t0x079c\n#define PM4_FPU_STAT\t\t\t\t0x07a0\n#define PM4_STAT\t\t\t\t0x07b8\n#define PM4_TEST_CNTL\t\t\t\t0x07d0\n#define PM4_MICROCODE_ADDR\t\t\t0x07d4\n#define PM4_MICROCODE_RADDR\t\t\t0x07d8\n#define PM4_MICROCODE_DATAH\t\t\t0x07dc\n#define PM4_MICROCODE_DATAL\t\t\t0x07e0\n#define PM4_CMDFIFO_ADDR\t\t\t0x07e4\n#define PM4_CMDFIFO_DATAH\t\t\t0x07e8\n#define PM4_CMDFIFO_DATAL\t\t\t0x07ec\n#define PM4_BUFFER_ADDR\t\t\t\t0x07f0\n#define PM4_BUFFER_DATAH\t\t\t0x07f4\n#define PM4_BUFFER_DATAL\t\t\t0x07f8\n#define PM4_MICRO_CNTL\t\t\t\t0x07fc\n#define CAP0_TRIG_CNTL\t\t\t\t0x0950\n#define CAP1_TRIG_CNTL\t\t\t\t0x09c0\n\n \n#define PM4_FIFO_DATA_EVEN\t\t\t0x1000\n#define PM4_FIFO_DATA_ODD\t\t\t0x1004\n\n#define DST_OFFSET\t\t\t\t0x1404\n#define DST_PITCH\t\t\t\t0x1408\n#define DST_WIDTH\t\t\t\t0x140c\n#define DST_HEIGHT\t\t\t\t0x1410\n#define SRC_X\t\t\t\t\t0x1414\n#define SRC_Y\t\t\t\t\t0x1418\n#define DST_X\t\t\t\t\t0x141c\n#define DST_Y\t\t\t\t\t0x1420\n#define SRC_PITCH_OFFSET\t\t\t0x1428\n#define DST_PITCH_OFFSET\t\t\t0x142c\n#define SRC_Y_X\t\t\t\t\t0x1434\n#define DST_Y_X\t\t\t\t\t0x1438\n#define DST_HEIGHT_WIDTH\t\t\t0x143c\n#define DP_GUI_MASTER_CNTL\t\t\t0x146c\n#define BRUSH_SCALE\t\t\t\t0x1470\n#define BRUSH_Y_X\t\t\t\t0x1474\n#define DP_BRUSH_BKGD_CLR\t\t\t0x1478\n#define DP_BRUSH_FRGD_CLR\t\t\t0x147c\n#define DST_WIDTH_X\t\t\t\t0x1588\n#define DST_HEIGHT_WIDTH_8\t\t\t0x158c\n#define SRC_X_Y\t\t\t\t\t0x1590\n#define DST_X_Y\t\t\t\t\t0x1594\n#define DST_WIDTH_HEIGHT\t\t\t0x1598\n#define DST_WIDTH_X_INCY\t\t\t0x159c\n#define DST_HEIGHT_Y\t\t\t\t0x15a0\n#define DST_X_SUB\t\t\t\t0x15a4\n#define DST_Y_SUB\t\t\t\t0x15a8\n#define SRC_OFFSET\t\t\t\t0x15ac\n#define SRC_PITCH\t\t\t\t0x15b0\n#define DST_HEIGHT_WIDTH_BW\t\t\t0x15b4\n#define CLR_CMP_CNTL\t\t\t\t0x15c0\n#define CLR_CMP_CLR_SRC\t\t\t\t0x15c4\n#define CLR_CMP_CLR_DST\t\t\t\t0x15c8\n#define CLR_CMP_MASK\t\t\t\t0x15cc\n#define DP_SRC_FRGD_CLR\t\t\t\t0x15d8\n#define DP_SRC_BKGD_CLR\t\t\t\t0x15dc\n#define DST_BRES_ERR\t\t\t\t0x1628\n#define DST_BRES_INC\t\t\t\t0x162c\n#define DST_BRES_DEC\t\t\t\t0x1630\n#define DST_BRES_LNTH\t\t\t\t0x1634\n#define DST_BRES_LNTH_SUB\t\t\t0x1638\n#define SC_LEFT\t\t\t\t\t0x1640\n#define SC_RIGHT\t\t\t\t0x1644\n#define SC_TOP\t\t\t\t\t0x1648\n#define SC_BOTTOM\t\t\t\t0x164c\n#define SRC_SC_RIGHT\t\t\t\t0x1654\n#define SRC_SC_BOTTOM\t\t\t\t0x165c\n#define GUI_DEBUG0\t\t\t\t0x16a0\n#define GUI_DEBUG1\t\t\t\t0x16a4\n#define GUI_TIMEOUT\t\t\t\t0x16b0\n#define GUI_TIMEOUT0\t\t\t\t0x16b4\n#define GUI_TIMEOUT1\t\t\t\t0x16b8\n#define GUI_PROBE\t\t\t\t0x16bc\n#define DP_CNTL\t\t\t\t\t0x16c0\n#define DP_DATATYPE\t\t\t\t0x16c4\n#define DP_MIX\t\t\t\t\t0x16c8\n#define DP_WRITE_MASK\t\t\t\t0x16cc\n#define DP_CNTL_XDIR_YDIR_YMAJOR\t\t0x16d0\n#define DEFAULT_OFFSET\t\t\t\t0x16e0\n#define DEFAULT_PITCH\t\t\t\t0x16e4\n#define DEFAULT_SC_BOTTOM_RIGHT\t\t\t0x16e8\n#define SC_TOP_LEFT\t\t\t\t0x16ec\n#define SC_BOTTOM_RIGHT\t\t\t\t0x16f0\n#define SRC_SC_BOTTOM_RIGHT\t\t\t0x16f4\n#define WAIT_UNTIL\t\t\t\t0x1720\n#define CACHE_CNTL\t\t\t\t0x1724\n#define GUI_STAT\t\t\t\t0x1740\n#define PC_GUI_MODE\t\t\t\t0x1744\n#define PC_GUI_CTLSTAT\t\t\t\t0x1748\n#define PC_DEBUG_MODE\t\t\t\t0x1760\n#define BRES_DST_ERR_DEC\t\t\t0x1780\n#define TRAIL_BRES_T12_ERR_DEC\t\t\t0x1784\n#define TRAIL_BRES_T12_INC\t\t\t0x1788\n#define DP_T12_CNTL\t\t\t\t0x178c\n#define DST_BRES_T1_LNTH\t\t\t0x1790\n#define DST_BRES_T2_LNTH\t\t\t0x1794\n#define SCALE_SRC_HEIGHT_WIDTH\t\t\t0x1994\n#define SCALE_OFFSET_0\t\t\t\t0x1998\n#define SCALE_PITCH\t\t\t\t0x199c\n#define SCALE_X_INC\t\t\t\t0x19a0\n#define SCALE_Y_INC\t\t\t\t0x19a4\n#define SCALE_HACC\t\t\t\t0x19a8\n#define SCALE_VACC\t\t\t\t0x19ac\n#define SCALE_DST_X_Y\t\t\t\t0x19b0\n#define SCALE_DST_HEIGHT_WIDTH\t\t\t0x19b4\n#define SCALE_3D_CNTL\t\t\t\t0x1a00\n#define SCALE_3D_DATATYPE\t\t\t0x1a20\n#define SETUP_CNTL\t\t\t\t0x1bc4\n#define SOLID_COLOR\t\t\t\t0x1bc8\n#define WINDOW_XY_OFFSET\t\t\t0x1bcc\n#define DRAW_LINE_POINT\t\t\t\t0x1bd0\n#define SETUP_CNTL_PM4\t\t\t\t0x1bd4\n#define DST_PITCH_OFFSET_C\t\t\t0x1c80\n#define DP_GUI_MASTER_CNTL_C\t\t\t0x1c84\n#define SC_TOP_LEFT_C\t\t\t\t0x1c88\n#define SC_BOTTOM_RIGHT_C\t\t\t0x1c8c\n\n#define CLR_CMP_MASK_3D\t\t\t\t0x1A28\n#define MISC_3D_STATE_CNTL_REG\t\t\t0x1CA0\n#define MC_SRC1_CNTL\t\t\t\t0x19D8\n#define TEX_CNTL\t\t\t\t0x1800\n\n \n#define GUI_ACTIVE\t\t\t\t0x80000000\n#define ENGINE_IDLE\t\t\t\t0x0\n\n#define PLL_WR_EN\t\t\t\t0x00000080\n\n#define CLK_PIN_CNTL\t\t\t\t0x0001\n#define PPLL_CNTL\t\t\t\t0x0002\n#define PPLL_REF_DIV\t\t\t\t0x0003\n#define PPLL_DIV_0\t\t\t\t0x0004\n#define PPLL_DIV_1\t\t\t\t0x0005\n#define PPLL_DIV_2\t\t\t\t0x0006\n#define PPLL_DIV_3\t\t\t\t0x0007\n#define VCLK_ECP_CNTL\t\t\t\t0x0008\n#define HTOTAL_CNTL\t\t\t\t0x0009\n#define X_MPLL_REF_FB_DIV\t\t\t0x000a\n#define XPLL_CNTL\t\t\t\t0x000b\n#define XDLL_CNTL\t\t\t\t0x000c\n#define XCLK_CNTL\t\t\t\t0x000d\n#define MPLL_CNTL\t\t\t\t0x000e\n#define MCLK_CNTL\t\t\t\t0x000f\n#define AGP_PLL_CNTL\t\t\t\t0x0010\n#define FCP_CNTL\t\t\t\t0x0012\n#define PLL_TEST_CNTL\t\t\t\t0x0013\n#define P2PLL_CNTL\t\t\t\t0x002a\n#define P2PLL_REF_DIV\t\t\t\t0x002b\n#define P2PLL_DIV_0\t\t\t\t0x002b\n#define POWER_MANAGEMENT\t\t\t0x002f\n\n#define PPLL_RESET\t\t\t\t0x01\n#define PPLL_ATOMIC_UPDATE_EN\t\t\t0x10000\n#define PPLL_VGA_ATOMIC_UPDATE_EN\t\t0x20000\n#define PPLL_REF_DIV_MASK\t\t\t0x3FF\n#define PPLL_FB3_DIV_MASK\t\t\t0x7FF\n#define PPLL_POST3_DIV_MASK\t\t\t0x70000\n#define PPLL_ATOMIC_UPDATE_R\t\t\t0x8000\n#define PPLL_ATOMIC_UPDATE_W\t\t\t0x8000\n#define MEM_CFG_TYPE_MASK\t\t\t0x3\n#define XCLK_SRC_SEL_MASK\t\t\t0x7\n#define XPLL_FB_DIV_MASK\t\t\t0xFF00\n#define X_MPLL_REF_DIV_MASK\t\t\t0xFF\n\n \n#define CRTC_CSYNC_EN\t\t\t\t0x00000010\n\n#define CRTC2_DBL_SCAN_EN\t\t\t0x00000001\n#define CRTC2_DISPLAY_DIS\t\t\t0x00800000\n#define CRTC2_FIFO_EXTSENSE\t\t\t0x00200000\n#define CRTC2_ICON_EN\t\t\t\t0x00100000\n#define CRTC2_CUR_EN\t\t\t\t0x00010000\n#define CRTC2_EN\t\t\t\t0x02000000\n#define CRTC2_DISP_REQ_EN_B\t\t\t0x04000000\n\n#define CRTC_PIX_WIDTH_MASK\t\t\t0x00000700\n#define CRTC_PIX_WIDTH_4BPP\t\t\t0x00000100\n#define CRTC_PIX_WIDTH_8BPP\t\t\t0x00000200\n#define CRTC_PIX_WIDTH_15BPP\t\t\t0x00000300\n#define CRTC_PIX_WIDTH_16BPP\t\t\t0x00000400\n#define CRTC_PIX_WIDTH_24BPP\t\t\t0x00000500\n#define CRTC_PIX_WIDTH_32BPP\t\t\t0x00000600\n\n \n#define DAC_8BIT_EN\t\t\t\t0x00000100\n#define DAC_MASK\t\t\t\t0xFF000000\n#define DAC_BLANKING\t\t\t\t0x00000004\n#define DAC_RANGE_CNTL\t\t\t\t0x00000003\n#define DAC_CLK_SEL\t\t\t\t0x00000010\n#define DAC_PALETTE_ACCESS_CNTL\t\t\t0x00000020\n#define DAC_PALETTE2_SNOOP_EN\t\t\t0x00000040\n#define DAC_PDWN\t\t\t\t0x00008000\n\n \n#define CRT_CRTC_ON\t\t\t\t0x00008000\n\n \n#define SOFT_RESET_GUI\t\t\t\t0x00000001\n#define SOFT_RESET_VCLK\t\t\t\t0x00000100\n#define SOFT_RESET_PCLK\t\t\t\t0x00000200\n#define SOFT_RESET_ECP\t\t\t\t0x00000400\n#define SOFT_RESET_DISPENG_XCLK\t\t\t0x00000800\n\n \n#define PC_BUSY_INIT\t\t\t\t0x10000000\n#define PC_BUSY_GUI\t\t\t\t0x20000000\n#define PC_BUSY_NGUI\t\t\t\t0x40000000\n#define PC_BUSY\t\t\t\t\t0x80000000\n\n#define BUS_MASTER_DIS\t\t\t\t0x00000040\n#define PM4_BUFFER_CNTL_NONPM4\t\t\t0x00000000\n\n \n#define DST_8BPP\t\t\t\t0x00000002\n#define DST_15BPP\t\t\t\t0x00000003\n#define DST_16BPP\t\t\t\t0x00000004\n#define DST_24BPP\t\t\t\t0x00000005\n#define DST_32BPP\t\t\t\t0x00000006\n\n#define BRUSH_SOLIDCOLOR\t\t\t0x00000d00\n\n \n#define\tGMC_SRC_PITCH_OFFSET_DEFAULT\t\t0x00000000\n#define GMC_DST_PITCH_OFFSET_DEFAULT\t\t0x00000000\n#define GMC_SRC_CLIP_DEFAULT\t\t\t0x00000000\n#define GMC_DST_CLIP_DEFAULT\t\t\t0x00000000\n#define GMC_BRUSH_SOLIDCOLOR\t\t\t0x000000d0\n#define GMC_SRC_DSTCOLOR\t\t\t0x00003000\n#define GMC_BYTE_ORDER_MSB_TO_LSB\t\t0x00000000\n#define GMC_DP_SRC_RECT\t\t\t\t0x02000000\n#define GMC_3D_FCN_EN_CLR\t\t\t0x00000000\n#define GMC_AUX_CLIP_CLEAR\t\t\t0x20000000\n#define GMC_DST_CLR_CMP_FCN_CLEAR\t\t0x10000000\n#define GMC_WRITE_MASK_SET\t\t\t0x40000000\n#define GMC_DP_CONVERSION_TEMP_6500\t\t0x00000000\n\n \n#define\tROP3_PATCOPY\t\t\t\t0x00f00000\n#define ROP3_SRCCOPY\t\t\t\t0x00cc0000\n\n#define SRC_DSTCOLOR\t\t\t\t0x00030000\n\n \n#define DST_X_RIGHT_TO_LEFT\t\t\t0x00000000\n#define DST_X_LEFT_TO_RIGHT\t\t\t0x00000001\n#define DST_Y_BOTTOM_TO_TOP\t\t\t0x00000000\n#define DST_Y_TOP_TO_BOTTOM\t\t\t0x00000002\n#define DST_X_MAJOR\t\t\t\t0x00000000\n#define DST_Y_MAJOR\t\t\t\t0x00000004\n#define DST_X_TILE\t\t\t\t0x00000008\n#define DST_Y_TILE\t\t\t\t0x00000010\n#define DST_LAST_PEL\t\t\t\t0x00000020\n#define DST_TRAIL_X_RIGHT_TO_LEFT\t\t0x00000000\n#define DST_TRAIL_X_LEFT_TO_RIGHT\t\t0x00000040\n#define DST_TRAP_FILL_RIGHT_TO_LEFT\t\t0x00000000\n#define DST_TRAP_FILL_LEFT_TO_RIGHT\t\t0x00000080\n#define DST_BRES_SIGN\t\t\t\t0x00000100\n#define DST_HOST_BIG_ENDIAN_EN\t\t\t0x00000200\n#define DST_POLYLINE_NONLAST\t\t\t0x00008000\n#define DST_RASTER_STALL\t\t\t0x00010000\n#define DST_POLY_EDGE\t\t\t\t0x00040000\n\n \n#define DP_SRC_RECT\t\t\t\t0x00000200\n#define DP_SRC_HOST\t\t\t\t0x00000300\n#define DP_SRC_HOST_BYTEALIGN\t\t\t0x00000400\n\n \n#define LVDS_BL_MOD_LEVEL_MASK\t\t\t0x0000ff00\n#define LVDS_BL_MOD_LEVEL_SHIFT\t\t\t8\n#define LVDS_BL_MOD_EN\t\t\t\t0x00010000\n#define LVDS_DIGION\t\t\t\t0x00040000\n#define LVDS_BLON\t\t\t\t0x00080000\n#define LVDS_ON\t\t\t\t\t0x00000001\n#define LVDS_DISPLAY_DIS\t\t\t0x00000002\n#define LVDS_PANEL_TYPE_2PIX_PER_CLK\t\t0x00000004\n#define LVDS_PANEL_24BITS_TFT\t\t\t0x00000008\n#define LVDS_FRAME_MOD_NO\t\t\t0x00000000\n#define LVDS_FRAME_MOD_2_LEVELS\t\t\t0x00000010\n#define LVDS_FRAME_MOD_4_LEVELS\t\t\t0x00000020\n#define LVDS_RST_FM\t\t\t\t0x00000040\n#define LVDS_EN\t\t\t\t\t0x00000080\n\n \n#define CRTC2_EN\t\t\t\t0x02000000\n\n \n#define PWR_MGT_ON\t\t\t\t0x00000001\n#define PWR_MGT_MODE_MASK\t\t\t0x00000006\n#define PWR_MGT_MODE_PIN\t\t\t0x00000000\n#define PWR_MGT_MODE_REGISTER\t\t\t0x00000002\n#define PWR_MGT_MODE_TIMER\t\t\t0x00000004\n#define PWR_MGT_MODE_PCI\t\t\t0x00000006\n#define PWR_MGT_AUTO_PWR_UP_EN\t\t\t0x00000008\n#define PWR_MGT_ACTIVITY_PIN_ON\t\t\t0x00000010\n#define PWR_MGT_STANDBY_POL\t\t\t0x00000020\n#define PWR_MGT_SUSPEND_POL\t\t\t0x00000040\n#define PWR_MGT_SELF_REFRESH\t\t\t0x00000080\n#define PWR_MGT_ACTIVITY_PIN_EN\t\t\t0x00000100\n#define PWR_MGT_KEYBD_SNOOP\t\t\t0x00000200\n#define PWR_MGT_TRISTATE_MEM_EN\t\t\t0x00000800\n#define PWR_MGT_SELW4MS\t\t\t\t0x00001000\n#define PWR_MGT_SLOWDOWN_MCLK\t\t\t0x00002000\n\n#define PMI_PMSCR_REG\t\t\t\t0x60\n\n \n#define RAGE128_MPP_TB_CONFIG                   0x01c0\n\n#endif\t\t\t\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}