// Seed: 697626286
module module_0 #(
    parameter id_1 = 32'd45
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output logic [7:0] id_3;
  input wire id_2;
  inout wire _id_1;
  assign id_3[id_1] = id_4;
  logic [-1 : id_1] id_7;
endmodule
module module_1 #(
    parameter id_10 = 32'd38,
    parameter id_4  = 32'd76,
    parameter id_5  = 32'd87,
    parameter id_9  = 32'd17
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    _id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout logic [7:0] id_6;
  output wire _id_5;
  input wire _id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_8 = id_6[id_4];
  parameter id_9 = -1;
  wire _id_10;
  ;
  module_0 modCall_1 (
      id_9,
      id_8,
      id_6,
      id_3,
      id_8,
      id_3
  );
  logic [id_9 : 1] id_11;
  logic [id_10 : id_5] id_12;
endmodule
