14:34:48 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\aguss\Desktop\Github\FPGA\ultrascale\Hello_World\temp_xsdb_launch_script.tcl
14:34:55 INFO  : XSCT server has started successfully.
14:35:05 INFO  : Registering command handlers for Vitis TCF services
14:35:13 INFO  : plnx-install-location is set to ''
14:35:13 INFO  : Successfully done setting XSCT server connection channel  
14:35:13 INFO  : Successfully done query RDI_DATADIR 
14:35:13 INFO  : Successfully done setting workspace for the tool. 
14:40:51 INFO  : Successfully done sdx_reload_mss "C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss"
14:40:53 INFO  : Successfully done sdx_reload_mss "C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss"
14:40:55 INFO  : Successfully done sdx_reload_mss "C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss"
14:41:30 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:41:53 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:41:56 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:42:19 INFO  : (SwPlatform) Successfully done update_mss 
14:42:20 INFO  : Successfully done sdx_reload_mss "C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss"
14:48:34 INFO  : Generated template bif file for hello_world_system
14:59:16 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
14:59:16 INFO  : Updating application flags with new BSP settings...
14:59:18 INFO  : Successfully updated application flags for project hello_world.
15:28:17 INFO  : (SwPlatform)  Successfully done add_library 
15:28:23 INFO  : (SwPlatform) Successfully done removeLibrary 
15:28:24 INFO  : (SwPlatform)  Successfully done add_library 
15:28:30 INFO  : (SwPlatform)  Successfully done add_library 
15:28:34 INFO  : (SwPlatform)  Successfully done add_library 
15:28:44 INFO  : (SwPlatform) Successfully done update_mss 
15:28:45 INFO  : Successfully done sdx_reload_mss "C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss"
15:33:48 INFO  : (SwPlatform) Successfully done update_mss 
15:33:48 INFO  : No changes in MSS file content so sources will not be generated.
15:35:20 INFO  : (SwPlatform) Successfully done update_mss 
15:35:20 INFO  : No changes in MSS file content so sources will not be generated.
15:41:42 INFO  : Invoking Bootgen: bootgen -image hello_world_system.bif -arch zynqmp -o C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/hello_world_system/_ide/bootimage/BOOT.bin
15:41:42 INFO  : Overwriting existing bif file C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/hello_world_system/_ide/bootimage/hello_world_system.bif
15:41:47 INFO  : Bootgen command execution is done.
15:42:11 INFO  : Generated template bif file for hello_world
15:42:40 INFO  : Invoking Bootgen: bootgen -image hello_world.bif -arch zynqmp -o C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/hello_world/_ide/bootimage/BOOT.bin
15:42:43 INFO  : Bootgen command execution is done.
