[{"DBLP title": "Quality-Enhanced OLED Power Savings on Mobile Devices.", "DBLP authors": ["Chun-Han Lin", "Chih-Kai Kang", "Pi-Cheng Hsiu"], "year": 2019, "doi": "https://doi.org/10.1145/3243215", "OA papers": [{"PaperId": "https://openalex.org/W2900520822", "PaperTitle": "Quality-Enhanced OLED Power Savings on Mobile Devices", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan Normal University": 1.0, "Academia Sinica": 2.0}, "Authors": ["Chun-Han Lin", "Chih-Kai Kang", "Pi-Cheng Hsiu"]}]}, {"DBLP title": "Switching Predictive Control Using Reconfigurable State-Based Model.", "DBLP authors": ["Maral Amir", "Frank Vahid", "Tony Givargis"], "year": 2019, "doi": "https://doi.org/10.1145/3267126", "OA papers": [{"PaperId": "https://openalex.org/W2901969984", "PaperTitle": "Switching Predictive Control Using Reconfigurable State-Based Model", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, Irvine": 2.0, "University of California, Riverside": 1.0}, "Authors": ["Maral Amir", "Frank Vahid", "Tony Givargis"]}]}, {"DBLP title": "Knowledge- and Simulation-Based Synthesis of Area-Efficient Passive Loop Filter Incremental Zoom-ADC for Built-In Self-Test Applications.", "DBLP authors": ["Osman Emir Erol", "Sule Ozev"], "year": 2019, "doi": "https://doi.org/10.1145/3266227", "OA papers": [{"PaperId": "https://openalex.org/W2905668108", "PaperTitle": "Knowledge- and Simulation-Based Synthesis of Area-Efficient Passive Loop Filter Incremental Zoom-ADC for Built-In Self-Test Applications", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Arizona State University": 2.0}, "Authors": ["Osman Emir Erol", "Sule Ozev"]}]}, {"DBLP title": "SystemC-AMS Thermal Modeling for the Co-simulation of Functional and Extra-Functional Properties.", "DBLP authors": ["Yukai Chen", "Sara Vinco", "Enrico Macii", "Massimo Poncino"], "year": 2019, "doi": "https://doi.org/10.1145/3267125", "OA papers": [{"PaperId": "https://openalex.org/W2905861723", "PaperTitle": "SystemC-AMS Thermal Modeling for the Co-simulation of Functional and Extra-Functional Properties", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Polytechnic University of Turin": 4.0}, "Authors": ["Yukai Chen", "Sara Vinco", "Enrico Macii", "Massimo Poncino"]}]}, {"DBLP title": "Harvesting Row-Buffer Hits via Orchestrated Last-Level Cache and DRAM Scheduling for Heterogeneous Multicore Systems.", "DBLP authors": ["Yang Song", "Olivier Alavoine", "Bill Lin"], "year": 2019, "doi": "https://doi.org/10.1145/3269982", "OA papers": [{"PaperId": "https://openalex.org/W2905904633", "PaperTitle": "Harvesting Row-Buffer Hits via Orchestrated Last-Level Cache and DRAM Scheduling for Heterogeneous Multicore Systems", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, San Diego": 2.0, "Qualcomm (United States)": 1.0}, "Authors": ["Yang Song", "Olivier Alavoine", "Bill Lin"]}]}, {"DBLP title": "Optimization of Fault-Tolerant Mixed-Criticality Multi-Core Systems with Enhanced WCRT Analysis.", "DBLP authors": ["Junchul Choi", "Hoeseok Yang", "Soonhoi Ha"], "year": 2019, "doi": "https://doi.org/10.1145/3275154", "OA papers": [{"PaperId": "https://openalex.org/W2906594410", "PaperTitle": "Optimization of Fault-Tolerant Mixed-Criticality Multi-Core Systems with Enhanced WCRT Analysis", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Seoul National University": 2.0, "Ajou University": 1.0}, "Authors": ["Jun-Chul Choi", "Hoeseok Yang", "Soonhoi Ha"]}]}, {"DBLP title": "Boundary-Functional Broadside and Skewed-Load Tests.", "DBLP authors": ["Irith Pomeranz"], "year": 2019, "doi": "https://doi.org/10.1145/3276976", "OA papers": [{"PaperId": "https://openalex.org/W2905884899", "PaperTitle": "Boundary-Functional Broadside and Skewed-Load Tests", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "SynergyFlow: An Elastic Accelerator Architecture Supporting Batch Processing of Large-Scale Deep Neural Networks.", "DBLP authors": ["Jiajun Li", "Guihai Yan", "Wenyan Lu", "Shijun Gong", "Shuhao Jiang", "Jingya Wu", "Xiaowei Li"], "year": 2019, "doi": "https://doi.org/10.1145/3275243", "OA papers": [{"PaperId": "https://openalex.org/W2906374897", "PaperTitle": "SynergyFlow", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Institute of Computing Technology": 3.5, "Chinese Academy of Sciences": 3.5}, "Authors": ["Jiajun Li", "Yinhe Han", "Wenyan Lu", "Shijun Gong", "Shuhao Jiang", "Jingya Wu", "Xiaowei Li"]}]}, {"DBLP title": "Automatic Optimization of the VLAN Partitioning in Automotive Communication Networks.", "DBLP authors": ["Fedor Smirnov", "Felix Reimann", "J\u00fcrgen Teich", "Michael Gla\u00df"], "year": 2019, "doi": "https://doi.org/10.1145/3278120", "OA papers": [{"PaperId": "https://openalex.org/W2905833125", "PaperTitle": "Automatic Optimization of the VLAN Partitioning in Automotive Communication Networks", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Erlangen-Nuremberg": 2.0, "Audi (Germany)": 1.0, "Ulm University, Baden-Wuerttemberg, Germany#TAB#": 1.0}, "Authors": ["Fedor Smirnov", "Felix Reimann", "J\u00fcrgen Teich", "Michael Gla\u00df"]}]}, {"DBLP title": "Instruction-Level Abstraction (ILA): A Uniform Specification for System-on-Chip (SoC) Verification.", "DBLP authors": ["Bo-Yuan Huang", "Hongce Zhang", "Pramod Subramanyan", "Yakir Vizel", "Aarti Gupta", "Sharad Malik"], "year": 2019, "doi": "https://doi.org/10.1145/3282444", "OA papers": [{"PaperId": "https://openalex.org/W4288637392", "PaperTitle": "Instruction-Level Abstraction (ILA)", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Princeton University": 4.0, "Indian Institute of Technology Kanpur": 1.0, "Technion \u2013 Israel Institute of Technology": 1.0}, "Authors": ["Huang, Bo-Yuan", "Zhang, Hongce", "Subramanyan, Pramod", "Vizel, Yakir", "Gupta, Aarti", "Malik, Sharad"]}]}, {"DBLP title": "Remote Attestation via Self-Measurement.", "DBLP authors": ["Xavier Carpent", "Norrathep Rattanavipanon", "Gene Tsudik"], "year": 2019, "doi": "https://doi.org/10.1145/3279950", "OA papers": [{"PaperId": "https://openalex.org/W2906545987", "PaperTitle": "Remote Attestation via Self-Measurement", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, San Diego": 1.0, "University of California, Irvine": 2.0}, "Authors": ["Xavier Carpent", "Norrathep Rattanavipanon", "Gene Tsudik"]}]}, {"DBLP title": "Efficiently Managing the Impact of Hardware Variability on GPUs' Streaming Processors.", "DBLP authors": ["Jingweijia Tan", "Kaige Yan"], "year": 2019, "doi": "https://doi.org/10.1145/3287308", "OA papers": [{"PaperId": "https://openalex.org/W2906453608", "PaperTitle": "Efficiently Managing the Impact of Hardware Variability on GPUs\u2019 Streaming Processors", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Jilin University": 2.0}, "Authors": ["Jingweijia Tan", "Kaige Yan"]}]}, {"DBLP title": "Three-dimensional Floorplan Representations by Using Corner Links and Partial Order.", "DBLP authors": ["Ilgweon Kang", "Fang Qiao", "Dongwon Park", "Daniel Kane", "Evangeline F. Y. Young", "Chung-Kuan Cheng", "Ronald L. Graham"], "year": 2019, "doi": "https://doi.org/10.1145/3289179", "OA papers": [{"PaperId": "https://openalex.org/W2906355196", "PaperTitle": "Three-dimensional Floorplan Representations by Using Corner Links and Partial Order", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, San Diego": 5.0, "Microsoft (United States)": 1.0, "Chinese University of Hong Kong": 1.0}, "Authors": ["Ilgweon Kang", "Fang Qiao", "Dong-Won Park", "Daniel M. Kane", "Evangeline F. Y. Young", "Chung-Kuan Cheng", "Ron Graham"]}]}, {"DBLP title": "Probabilistic Evaluation of Hardware Security Vulnerabilities.", "DBLP authors": ["Yanping Gong", "Fengyu Qian", "Lei Wang"], "year": 2019, "doi": "https://doi.org/10.1145/3290405", "OA papers": [{"PaperId": "https://openalex.org/W2909259172", "PaperTitle": "Probabilistic Evaluation of Hardware Security Vulnerabilities", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Connecticut": 3.0}, "Authors": ["Yanping Gong", "Fengyu Qian", "Lei Wang"]}]}, {"DBLP title": "A Hardware-Efficient Block Matching Algorithm and Its Hardware Design for Variable Block Size Motion Estimation in Ultra-High-Definition Video Encoding.", "DBLP authors": ["Jianwei Zheng", "Chao Lu", "Jiefeng Guo", "Deming Chen", "Donghui Guo"], "year": 2019, "doi": "https://doi.org/10.1145/3290408", "OA papers": [{"PaperId": "https://openalex.org/W2910565488", "PaperTitle": "A Hardware-Efficient Block Matching Algorithm and Its Hardware Design for Variable Block Size Motion Estimation in Ultra-High-Definition Video Encoding", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0, "Southern Illinois University Carbondale": 1.0, "Xiamen University": 2.0}, "Authors": ["Jianwei Zheng", "Chao Lu", "Jiefeng Guo", "Deming Chen", "Donghui Guo"]}]}, {"DBLP title": "Reducing Writebacks Through In-Cache Displacement.", "DBLP authors": ["Mohammad Bakhshalipour", "Aydin Faraji", "Seyed Armin Vakil-Ghahani", "Farid Samandi", "Pejman Lotfi-Kamran", "Hamid Sarbazi-Azad"], "year": 2019, "doi": "https://doi.org/10.1145/3289187", "OA papers": [{"PaperId": "https://openalex.org/W2910601204", "PaperTitle": "Reducing Writebacks Through In-Cache Displacement", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Institute for Research in Fundamental Sciences": 2.0, "Sharif University of Technology": 4.0}, "Authors": ["Mohammad Bakhshalipour", "Aydin Faraji", "Seyed Armin Vakil Ghahani", "Farid Samandi", "Pejman Lotfi-Kamran", "Hamid Sarbazi-Azad"]}]}, {"DBLP title": "Performance-Aware Test Scheduling for Diagnosing Coexistent Channel Faults in Topology-Agnostic Networks-on-Chip.", "DBLP authors": ["Biswajit Bhowmik", "Jatindra Kumar Deka", "Santosh Biswas", "Bhargab B. Bhattacharya"], "year": 2019, "doi": "https://doi.org/10.1145/3291532", "OA papers": [{"PaperId": "https://openalex.org/W2909219026", "PaperTitle": "Performance-Aware Test Scheduling for Diagnosing Coexistent Channel Faults in Topology-Agnostic Networks-on-Chip", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Indian Institute of Information Technology Allahabad": 1.0, "Indian Institute of Technology Guwahati": 1.0, "Indian Institute of Technology Bhilai": 1.0, "Indian Statistical Institute": 1.0}, "Authors": ["Biswajit Bhowmik", "Jatindra Kumar Deka", "Santosh Biswas", "Bhargab B. Bhattacharya"]}]}, {"DBLP title": "Reconfigurable Battery Systems: A Survey on Hardware Architecture and Research Challenges.", "DBLP authors": ["Shaheer Muhammad", "Muhammad Usman Rafique", "Shuai Li", "Zili Shao", "Qixin Wang", "Xue Liu"], "year": 2019, "doi": "https://doi.org/10.1145/3301301", "OA papers": [{"PaperId": "https://openalex.org/W2921018162", "PaperTitle": "Reconfigurable Battery Systems", "Year": 2019, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Hong Kong Polytechnic University": 3.0, "University of Kentucky": 1.0, "Chinese University of Hong Kong": 1.0, "McGill University": 1.0}, "Authors": ["Shaheer Muhammad", "Muhammad Rafique", "Shuai Li", "Zili Shao", "Qixin Wang", "Xue Liu"]}]}, {"DBLP title": "Formal Modeling and Verification of a Victim DRAM Cache.", "DBLP authors": ["Debiprasanna Sahoo", "Swaraj Sha", "Manoranjan Satpathy", "Madhu Mutyam", "S. Ramesh", "Partha S. Roop"], "year": 2019, "doi": "https://doi.org/10.1145/3306491", "OA papers": [{"PaperId": "https://openalex.org/W2914765870", "PaperTitle": "Formal Modeling and Verification of a Victim DRAM Cache", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Indian Institute of Technology Bhubaneswar": 3.0, "Indian Institute of Technology Madras": 1.0, "General Motors (United States)": 1.0, "University of Auckland": 1.0}, "Authors": ["Debiprasanna Sahoo", "Swaraj Sha", "Manoranjan Satpathy", "Madhu Mutyam", "S. Ramesh", "Partha S. Roop"]}]}, {"DBLP title": "Design Automation for Dilution of a Fluid Using Programmable Microfluidic Device-Based Biochips.", "DBLP authors": ["Ankur Gupta", "Juinn-Dar Huang", "Shigeru Yamashita", "Sudip Roy"], "year": 2019, "doi": "https://doi.org/10.1145/3306492", "OA papers": [{"PaperId": "https://openalex.org/W2916644977", "PaperTitle": "Design Automation for Dilution of a Fluid Using Programmable Microfluidic Device--Based Biochips", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Indian Institute of Technology Roorkee": 2.0, "National Yang Ming Chiao Tung University": 1.0, "Ritsumeikan University": 1.0}, "Authors": ["A. K. Gupta", "Juinn-Dar Huang", "Shigeru Yamashita", "Sudip Roy"]}]}, {"DBLP title": "Integrated Latch Placement and Cloning for Timing Optimization.", "DBLP authors": ["Jinwook Jung", "Gi-Joon Nam", "Woohyun Chung", "Youngsoo Shin"], "year": 2019, "doi": "https://doi.org/10.1145/3301613", "OA papers": [{"PaperId": "https://openalex.org/W2912779250", "PaperTitle": "Integrated Latch Placement and Cloning for Timing Optimization", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0, "IBM Research - Thomas J. Watson Research Center": 1.0}, "Authors": ["Jinwook Jung", "Gi-Joon Nam", "Woohyun Chung", "Youngsoo Shin"]}]}, {"DBLP title": "Incomplete Tests for Undetectable Faults to Improve Test Set Quality.", "DBLP authors": ["Irith Pomeranz"], "year": 2019, "doi": "https://doi.org/10.1145/3306493", "OA papers": [{"PaperId": "https://openalex.org/W2913181721", "PaperTitle": "Incomplete Tests for Undetectable Faults to Improve Test Set Quality", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Integrated Approach of Airgap Insertion for Circuit Timing Optimization.", "DBLP authors": ["Daijoon Hyun", "Youngsoo Shin"], "year": 2019, "doi": "https://doi.org/10.1145/3306494", "OA papers": [{"PaperId": "https://openalex.org/W2914723795", "PaperTitle": "Integrated Approach of Airgap Insertion for Circuit Timing Optimization", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0}, "Authors": ["Daijoon Hyun", "Youngsoo Shin"]}]}, {"DBLP title": "A Novel Resistive Memory-based Process-in-memory Architecture for Efficient Logic and Add Operations.", "DBLP authors": ["Taozhong Li", "Qin Wang", "Yongxin Zhu", "Jianfei Jiang", "Guanghui He", "Jing Jin", "Zhigang Mao", "Naifeng Jing"], "year": 2019, "doi": "https://doi.org/10.1145/3306495", "OA papers": [{"PaperId": "https://openalex.org/W2925928499", "PaperTitle": "A Novel Resistive Memory-based Process-in-memory Architecture for Efficient Logic and Add Operations", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Shanghai Jiao Tong University": 7.0, "Chinese Academy of Sciences": 1.0}, "Authors": ["Li Taozhong", "Aiqin Wang", "Yongxin Zhu", "Jianfei Jiang", "Guanghui He", "Jing Jin", "Zhigang Mao", "Naifeng Jing"]}]}, {"DBLP title": "Enhancing Speculative Execution With Selective Approximate Computing.", "DBLP authors": ["Bernard Nongpoh", "Rajarshi Ray", "Moumita Das", "Ansuman Banerjee"], "year": 2019, "doi": "https://doi.org/10.1145/3307651", "OA papers": [{"PaperId": "https://openalex.org/W2913814439", "PaperTitle": "Enhancing Speculative Execution With Selective Approximate Computing", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Institute of Technology Meghalaya": 2.0, "Indian Statistical Institute": 2.0}, "Authors": ["Bernard Nongpoh", "Rajarshi Ray", "Moumita Das", "Ansuman Banerjee"]}]}, {"DBLP title": "A Cross-level Verification Methodology for Digital IPs Augmented with Embedded Timing Monitors.", "DBLP authors": ["Sara Vinco", "Nicola Bombieri", "Daniele Jahier Pagliari", "Franco Fummi", "Enrico Macii", "Massimo Poncino"], "year": 2019, "doi": "https://doi.org/10.1145/3308565", "OA papers": [{"PaperId": "https://openalex.org/W2920799176", "PaperTitle": "A Cross-level Verification Methodology for Digital IPs Augmented with Embedded Timing Monitors", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Polytechnic University of Turin": 4.0, "University of Verona": 2.0}, "Authors": ["Sara Vinco", "Nicola Bombieri", "Daniele Jahier Pagliari", "Franco Fummi", "Enrico Macii", "Massimo Poncino"]}]}, {"DBLP title": "Thermal-aware 3D Symmetrical Buffered Clock Tree Synthesis.", "DBLP authors": ["Deok Keun Oh", "Mu Jun Choi", "Juho Kim"], "year": 2019, "doi": "https://doi.org/10.1145/3313798", "OA papers": [{"PaperId": "https://openalex.org/W2939642612", "PaperTitle": "Thermal-aware 3D Symmetrical Buffered Clock Tree Synthesis", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Sogang University": 3.0}, "Authors": ["Deok Kun Oh", "Mu Yong Choi", "Juho Kim"]}]}, {"DBLP title": "Compilation of Dataflow Applications for Multi-Cores using Adaptive Multi-Objective Optimization.", "DBLP authors": ["Tobias Schwarzer", "Joachim Falk", "Simone M\u00fcller", "Mart\u00edn Letras", "Christian Heidorn", "Stefan Wildermann", "J\u00fcrgen Teich"], "year": 2019, "doi": "https://doi.org/10.1145/3310249", "OA papers": [{"PaperId": "https://openalex.org/W2921571121", "PaperTitle": "Compilation of Dataflow Applications for Multi-Cores using Adaptive Multi-Objective Optimization", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Erlangen-Nuremberg": 7.0}, "Authors": ["Tobias Schwarzer", "Joachim Falk", "Simone M\u00fcller", "Martin Letras", "Christian Heidorn", "Stefan Wildermann", "J\u00fcrgen Teich"]}]}, {"DBLP title": "Augmenting Operating Systems with OpenCL Accelerators.", "DBLP authors": ["Chia-Heng Tu", "Te-Sheng Lin"], "year": 2019, "doi": "https://doi.org/10.1145/3315569", "OA papers": [{"PaperId": "https://openalex.org/W2933270146", "PaperTitle": "Augmenting Operating Systems with OpenCL Accelerators", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Cheng Kung University": 2.0}, "Authors": ["Chia-Heng Tu", "Te-Sheng Lin"]}]}, {"DBLP title": "Electronics Supply Chain Integrity Enabled by Blockchain.", "DBLP authors": ["Xiaolin Xu", "Fahim Rahman", "Bicky Shakya", "Apostol Vassilev", "Domenic Forte", "Mark M. Tehranipoor"], "year": 2019, "doi": "https://doi.org/10.1145/3315571", "OA papers": [{"PaperId": "https://openalex.org/W2944303466", "PaperTitle": "Electronics Supply Chain Integrity Enabled by Blockchain", "Year": 2019, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"University of Illinois at Chicago": 1.0, "University of Florida": 4.0, "National Institute of Standards and Technology": 1.0}, "Authors": ["Xiaolin Xu", "Fahim Rahman", "Bicky Shakya", "Apostol Vassilev", "Domenic Forte", "Mark Tehranipoor"]}]}, {"DBLP title": "Comparing Platform-aware Control Design Flows for Composable and Predictable TDM-based Execution Platforms.", "DBLP authors": ["Juan Valencia", "Dip Goswami", "Kees Goossens"], "year": 2019, "doi": "https://doi.org/10.1145/3315572", "OA papers": [{"PaperId": "https://openalex.org/W2927794059", "PaperTitle": "Comparing Platform-aware Control Design Flows for Composable and Predictable TDM-based Execution Platforms", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Eindhoven University of Technology": 3.0}, "Authors": ["Juan Manuel Blancas Valencia", "Dip Goswami", "Kees Goossens"]}]}, {"DBLP title": "Data-driven Anomaly Detection with Timing Features for Embedded Systems.", "DBLP authors": ["Sixing Lu", "Roman Lysecky"], "year": 2019, "doi": "https://doi.org/10.1145/3279949", "OA papers": [{"PaperId": "https://openalex.org/W2926997059", "PaperTitle": "Data-driven Anomaly Detection with Timing Features for Embedded Systems", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Arizona": 2.0}, "Authors": ["Sixing Lu", "Roman Lysecky"]}]}, {"DBLP title": "SSA-AC: Static Significance Analysis for Approximate Computing.", "DBLP authors": ["Sara Ayman Metwalli", "Yuko Hara-Azumi"], "year": 2019, "doi": "https://doi.org/10.1145/3314575", "OA papers": [{"PaperId": "https://openalex.org/W2925629836", "PaperTitle": "SSA-AC", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Tokyo Institute of Technology": 2.0}, "Authors": ["Sara Ayman Metwalli", "Yuko Hara-Azumi"]}]}, {"DBLP title": "An Optimized Cost Flow Algorithm to Spread Cells in Detailed Placement.", "DBLP authors": ["Jucemar Monteiro", "Marcelo O. Johann", "Laleh Behjat"], "year": 2019, "doi": "https://doi.org/10.1145/3317575", "OA papers": [{"PaperId": "https://openalex.org/W2925797319", "PaperTitle": "An Optimized Cost Flow Algorithm to Spread Cells in Detailed Placement", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Synopsys (United States)": 0.5, "Federal University of Rio Grande do Sul": 1.5, "University of Calgary": 1.0}, "Authors": ["Jucemar Monteiro", "Marcelo Johann", "Laleh Behjat"]}]}, {"DBLP title": "Enabling IC Traceability via Blockchain Pegged to Embedded PUF.", "DBLP authors": ["Md. Nazmul Islam", "Sandip Kundu"], "year": 2019, "doi": "https://doi.org/10.1145/3315669", "OA papers": [{"PaperId": "https://openalex.org/W2939511003", "PaperTitle": "Enabling IC Traceability via Blockchain Pegged to Embedded PUF", "Year": 2019, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"University of Massachusetts Amherst": 2.0}, "Authors": ["Nazmul Islam", "Sandip Kundu"]}]}, {"DBLP title": "DCW: A Reactive and Predictable Programming Framework for LET-Based Distributed Real-Time Systems.", "DBLP authors": ["Bo Wan", "Xi Li", "Bo Zhang", "Caixu Zhao", "Xianglan Chen", "Chao Wang", "Xuehai Zhou"], "year": 2019, "doi": "https://doi.org/10.1145/3317574", "OA papers": [{"PaperId": "https://openalex.org/W2948031697", "PaperTitle": "DCW", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Science and Technology of China": 7.0}, "Authors": ["Bo Wan", "Xi Li", "Bo Zhang", "Caixu Zhao", "Xianglan Chen", "Chao Wang", "Xuehai Zhou"]}]}, {"DBLP title": "CAD-Base: An Attack Vector into the Electronics Supply Chain.", "DBLP authors": ["Kanad Basu", "Samah Mohamed Saeed", "Christian Pilato", "Mohammed Ashraf", "Mohammed Thari Nabeel", "Krishnendu Chakrabarty", "Ramesh Karri"], "year": 2019, "doi": "https://doi.org/10.1145/3315574", "OA papers": [{"PaperId": "https://openalex.org/W2936148765", "PaperTitle": "CAD-Base", "Year": 2019, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"New York University": 4.0, "City University of New York": 1.0, "Politecnico di Milano": 1.0, "Duke University": 1.0}, "Authors": ["Kanad Basu", "Samah Mohamed Saeed", "Christian Pilato", "Mohammed Ashraf", "Mohammed Nabeel", "Krishnendu Chakrabarty", "Ramesh Karri"]}]}, {"DBLP title": "Share-n-Learn: A Framework for Sharing Activity Recognition Models in Wearable Systems With Context-Varying Sensors.", "DBLP authors": ["Seyed Ali Rokni", "Hassan Ghasemzadeh"], "year": 2019, "doi": "https://doi.org/10.1145/3318044", "OA papers": [{"PaperId": "https://openalex.org/W2941525771", "PaperTitle": "Share-n-Learn", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Washington State University": 2.0}, "Authors": ["Seyed Ali Rokni", "Hassan Ghasemzadeh"]}]}, {"DBLP title": "Analysis of Dissipative Losses in Modular Reconfigurable Energy Storage Systems Using SystemC TLM and SystemC-AMS.", "DBLP authors": ["Thomas Zimmermann", "Mathias Mora", "Sebastian Steinhorst", "Daniel Mueller-Gritschneder", "Andreas Jossen"], "year": 2019, "doi": "https://doi.org/10.1145/3321387", "OA papers": [{"PaperId": "https://openalex.org/W2943849606", "PaperTitle": "Analysis of Dissipative Losses in Modular Reconfigurable Energy Storage Systems Using SystemC TLM and SystemC-AMS", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Technical University of Munich": 5.0}, "Authors": ["Thomas Zimmermann", "Mathias Mora", "Sebastian Steinhorst", "Daniel Mueller-Gritschneder", "Andreas Jossen"]}]}, {"DBLP title": "Compiler-Assisted and Profiling-Based Analysis for Fast and Efficient STT-MRAM On-Chip Cache Design.", "DBLP authors": ["Nour Sayed", "Longfei Mao", "Rajendra Bishnoi", "Mehdi Baradaran Tahoori"], "year": 2019, "doi": "https://doi.org/10.1145/3321693", "OA papers": [{"PaperId": "https://openalex.org/W2947376717", "PaperTitle": "Compiler-Assisted and Profiling-Based Analysis for Fast and Efficient STT-MRAM On-Chip Cache Design", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Karlsruhe Institute of Technology": 4.0}, "Authors": ["Nour Sayed", "Longfei Mao", "Rajendra Bishnoi", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Layout Resynthesis by Applying Design-for-manufacturability Guidelines to Avoid Low-coverage Areas of a Cell-based Design.", "DBLP authors": ["Naixing Wang", "Irith Pomeranz", "Sudhakar M. Reddy", "Arani Sinha", "Srikanth Venkataraman"], "year": 2019, "doi": "https://doi.org/10.1145/3325066", "OA papers": [{"PaperId": "https://openalex.org/W2947292684", "PaperTitle": "Layout Resynthesis by Applying Design-for-manufacturability Guidelines to Avoid Low-coverage Areas of a Cell-based Design", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Purdue University West Lafayette": 2.0, "University of Iowa": 1.0, "Intel (United States)": 2.0}, "Authors": ["Nai-Xing Wang", "Irith Pomeranz", "Sudhakar M. Reddy", "Arani Sinha", "Srikanth Venkataraman"]}]}, {"DBLP title": "MEMS-IC Robustness Optimization Considering Electrical and Mechanical Design and Process Parameters.", "DBLP authors": ["Florin Burcea", "Andreas Herrmann", "Bing Li", "Helmut Graeb"], "year": 2019, "doi": "https://doi.org/10.1145/3325068", "OA papers": [{"PaperId": "https://openalex.org/W2949668965", "PaperTitle": "MEMS-IC Robustness Optimization Considering Electrical and Mechanical Design and Process Parameters", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Technical University of Munich": 4.0}, "Authors": ["Florin Burcea", "Andreas Herrmann", "Bing Li", "Helmut Graeb"]}]}, {"DBLP title": "On Chip Reconfigurable CMOS Analog Circuit Design and Automation Against Aging Phenomena: Sense and React.", "DBLP authors": ["Engin Afacan", "G\u00fcnhan D\u00fcndar", "I. Faik Baskaya", "Ali Emre Pusane", "Mustafa Berke Yelten"], "year": 2019, "doi": "https://doi.org/10.1145/3325069", "OA papers": [{"PaperId": "https://openalex.org/W2953609977", "PaperTitle": "On Chip Reconfigurable CMOS Analog Circuit Design and Automation Against Aging Phenomena", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Kocaeli": 1.0, "Bo\u011fazi\u00e7i University": 3.0, "Istanbul Technical University": 1.0}, "Authors": ["Engin Afacan", "Gunhan Dundar", "Faik Baskaya", "Ali Emre Pusane", "Mustafa Berke Yelten"]}]}, {"DBLP title": "Adaptive Test for RF/Analog Circuit Using Higher Order Correlations among Measurements.", "DBLP authors": ["Yanjun Li", "Ender Yilmaz", "Pete Sarson", "Sule Ozev"], "year": 2019, "doi": "https://doi.org/10.1145/3308566", "OA papers": [{"PaperId": "https://openalex.org/W2955518464", "PaperTitle": "Adaptive Test for RF/Analog Circuit Using Higher Order Correlations among Measurements", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Electronic Science and Technology of China": 1.0, "NXP Semiconductor, Austin, TX#TAB#": 1.0, "Independent, Swindon, UK": 1.0, "Arizona State University": 1.0}, "Authors": ["Yanjun Li", "Ender Yilmaz", "Pete Sarson", "Sule Ozev"]}]}, {"DBLP title": "Cross-point Resistive Memory: Nonideal Properties and Solutions.", "DBLP authors": ["Chengning Wang", "Dan Feng", "Wei Tong", "Jingning Liu", "Zheng Li", "Jiayi Chang", "Yang Zhang", "Bing Wu", "Jie Xu", "Wei Zhao", "Yilin Li", "Ruoxi Ren"], "year": 2019, "doi": "https://doi.org/10.1145/3325067", "OA papers": [{"PaperId": "https://openalex.org/W2951094271", "PaperTitle": "Cross-point Resistive Memory", "Year": 2019, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Wuhan National Laboratory for Optoelectronics": 6.0, "Huazhong University of Science and Technology": 6.0}, "Authors": ["Chengning Wang", "Dan Feng", "Wei Tong", "Jingning Liu", "Zheng Li", "Jiayi Chang", "Yang Zhang", "Bing Wu", "Jie Xu", "Wei Zhao", "Yilin Li", "Ruoxi Ren"]}]}, {"DBLP title": "Fault Tolerance Technique Offlining Faulty Blocks by Heap Memory Management.", "DBLP authors": ["Jaeyung Jun", "Yoonah Paik", "Gyeong Il Min", "Seon Wook Kim", "Youngsun Han"], "year": 2019, "doi": "https://doi.org/10.1145/3329079", "OA papers": [{"PaperId": "https://openalex.org/W2951924315", "PaperTitle": "Fault Tolerance Technique Offlining Faulty Blocks by Heap Memory Management", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Korea University": 4.0, "Kyungil University": 1.0}, "Authors": ["Jaeyung Jun", "Yoonah Paik", "Gyeong Eun Min", "Seon Jeong Kim", "Youngsun Han"]}]}, {"DBLP title": "A Novel Rule Mapping on TCAM for Power Efficient Packet Classification.", "DBLP authors": ["S. M. Srinivasavarma Vegesna", "Ashok Chakravarthy Nara", "Sk. Noor Mahammad"], "year": 2019, "doi": "https://doi.org/10.1145/3328103", "OA papers": [{"PaperId": "https://openalex.org/W2952819091", "PaperTitle": "A Novel Rule Mapping on TCAM for Power Efficient Packet Classification", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indian Institute of Information Technology, Design and Manufacturing, Kancheepuram": 3.0}, "Authors": ["Vegesna S. M. Srinivasavarma", "Ashok Chakravarthy Nara", "Noor Mahammad Sk"]}]}, {"DBLP title": "Improving Test and Diagnosis Efficiency through Ensemble Reduction and Learning.", "DBLP authors": ["Hongfei Wang", "Kun He"], "year": 2019, "doi": "https://doi.org/10.1145/3328754", "OA papers": [{"PaperId": "https://openalex.org/W2952788544", "PaperTitle": "Improving Test and Diagnosis Efficiency through Ensemble Reduction and Learning", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Huazhong University of Science and Technology": 2.0}, "Authors": ["Howard Wang", "Kun He"]}]}, {"DBLP title": "Revealing Cluster Hierarchy in Gate-level ICs Using Block Diagrams and Cluster Estimates of Circuit Embeddings.", "DBLP authors": ["Bur\u00e7in \u00c7akir", "Sharad Malik"], "year": 2019, "doi": "https://doi.org/10.1145/3329081", "OA papers": [{"PaperId": "https://openalex.org/W2952043869", "PaperTitle": "Revealing Cluster Hierarchy in Gate-level ICs Using Block Diagrams and Cluster Estimates of Circuit Embeddings", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Princeton University": 2.0}, "Authors": ["Burcin Cakir", "Sharad Malik"]}]}, {"DBLP title": "Stress-Induced Performance Shifts in 3D DRAMs.", "DBLP authors": ["Tengtao Li", "Sachin S. Sapatnekar"], "year": 2019, "doi": "https://doi.org/10.1145/3331527", "OA papers": [{"PaperId": "https://openalex.org/W2955326186", "PaperTitle": "Stress-Induced Performance Shifts in 3D DRAMs", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Minnesota": 2.0}, "Authors": ["Tengtao Li", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "Exploring the Role of Large Centralised Caches in Thermal Efficient Chip Design.", "DBLP authors": ["Shounak Chakraborty", "Hemangee K. Kapoor"], "year": 2019, "doi": "https://doi.org/10.1145/3339850", "OA papers": [{"PaperId": "https://openalex.org/W2954056768", "PaperTitle": "Exploring the Role of Large Centralised Caches in Thermal Efficient Chip Design", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"NTNU Social Research": 1.0, "Indian Institute of Technology Guwahati": 1.0}, "Authors": ["Shounak Chakraborty", "Hemangee K. Kapoor"]}]}, {"DBLP title": "Reducing DRAM Refresh Rate Using Retention Time Aware Universal Hashing Redundancy Repair.", "DBLP authors": ["Kyu Hyun Choi", "Jaeyung Jun", "Minseong Kim", "Seon Wook Kim"], "year": 2019, "doi": "https://doi.org/10.1145/3339851", "OA papers": [{"PaperId": "https://openalex.org/W2957415245", "PaperTitle": "Reducing DRAM Refresh Rate Using Retention Time Aware Universal Hashing Redundancy Repair", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Korea University": 4.0}, "Authors": ["Kyu-Hyun Choi", "Jaeyung Jun", "Minseong Kim", "Seon Jeong Kim"]}]}, {"DBLP title": "Time-Multiplexed FPGA Overlay Architectures: A Survey.", "DBLP authors": ["Xiangwei Li", "Douglas L. Maskell"], "year": 2019, "doi": "https://doi.org/10.1145/3339861", "OA papers": [{"PaperId": "https://openalex.org/W2963420063", "PaperTitle": "Time-Multiplexed FPGA Overlay Architectures", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Nanyang Technological University": 2.0}, "Authors": ["Xiangwei Li", "Douglas L. Maskell"]}]}, {"DBLP title": "Energy Efficient Chip-to-Chip Wireless Interconnection for Heterogeneous Architectures.", "DBLP authors": ["Sri Harsha Gade", "M. Meraj Ahmed", "Sujay Deb", "Amlan Ganguly"], "year": 2019, "doi": "https://doi.org/10.1145/3340109", "OA papers": [{"PaperId": "https://openalex.org/W2965267251", "PaperTitle": "Energy Efficient Chip-to-Chip Wireless Interconnection for Heterogeneous Architectures", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Indraprastha Institute of Information Technology Delhi": 2.0, "Rochester Institute of Technology": 2.0}, "Authors": ["Sri Harsha Gade", "Mohamed H. Ahmed", "Sujay Deb", "Amlan Ganguly"]}]}, {"DBLP title": "Approximate Data Reuse-based Accelerator Design for Embedded Processor.", "DBLP authors": ["Hisashi Osawa", "Yuko Hara-Azumi"], "year": 2019, "doi": "https://doi.org/10.1145/3342098", "OA papers": [{"PaperId": "https://openalex.org/W2969555579", "PaperTitle": "Approximate Data Reuse-based Accelerator Design for Embedded Processor", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tokyo Institute of Technology": 2.0}, "Authors": ["Hisashi Osawa", "Yuko Hara-Azumi"]}]}, {"DBLP title": "Investigating the Impact of Image Content on the Energy Efficiency of Hardware-accelerated Digital Spatial Filters.", "DBLP authors": ["Rajkumar K. Raval", "Atta Badii"], "year": 2019, "doi": "https://doi.org/10.1145/3341819", "OA papers": [{"PaperId": "https://openalex.org/W2980321619", "PaperTitle": "Investigating the Impact of Image Content on the Energy Efficiency of Hardware-accelerated Digital Spatial Filters", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Reading": 2.0}, "Authors": ["Rajkumar Raval", "Atta Badii"]}]}, {"DBLP title": "Modeling and Simulation of Dynamic Applications Using Scenario-Aware Dataflow.", "DBLP authors": ["Ricardo Bonna", "Denis Silva Loubach", "George Ungureanu", "Ingo Sander"], "year": 2019, "doi": "https://doi.org/10.1145/3342997", "OA papers": [{"PaperId": "https://openalex.org/W2969746574", "PaperTitle": "Modeling and Simulation of Dynamic Applications Using Scenario-Aware Dataflow", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Universidade Estadual de Campinas": 1.0, "Instituto Tecnol\u00f3gico de Aeron\u00e1utica": 1.0, "Royal Institute of Technology": 2.0}, "Authors": ["Ricardo Bonna", "Denis S. Loubach", "George Ungureanu", "Ingo Sander"]}]}, {"DBLP title": "Energy-Efficient and Quality-Assured Approximate Computing Framework Using a Co-Training Method.", "DBLP authors": ["Li Jiang", "Zhuoran Song", "Haiyue Song", "Chengwen Xu", "Qiang Xu", "Naifeng Jing", "Weifeng Zhang", "Xiaoyao Liang"], "year": 2019, "doi": "https://doi.org/10.1145/3342239", "OA papers": [{"PaperId": "https://openalex.org/W2967826572", "PaperTitle": "Energy-Efficient and Quality-Assured Approximate Computing Framework Using a Co-Training Method", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Shanghai Jiao Tong University": 6.0, "Chinese University of Hong Kong": 1.0, "Alibaba Group (China)": 1.0}, "Authors": ["Li Jun Jiang", "Zhuoran Song", "Haiyue Song", "Chengwen Xu", "Qiang Xu", "Naifeng Jing", "Weifeng Zhang", "Xiaoyao Liang"]}]}, {"DBLP title": "Efficient Cache Reconfiguration Using Machine Learning in NoC-Based Many-Core CMPs.", "DBLP authors": ["Subodha Charles", "Alif Ahmed", "\u00dcmit Y. Ogras", "Prabhat Mishra"], "year": 2019, "doi": "https://doi.org/10.1145/3350422", "OA papers": [{"PaperId": "https://openalex.org/W2972747198", "PaperTitle": "Efficient Cache Reconfiguration Using Machine Learning in NoC-Based Many-Core CMPs", "Year": 2019, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of Florida": 3.0, "Arizona State University": 1.0}, "Authors": ["Subodha Charles", "Alif Ahmed", "Umit Y. Ogras", "Prabhat Mishra"]}]}, {"DBLP title": "Cut Optimization for Redundant Via Insertion in Self-Aligned Double Patterning.", "DBLP authors": ["Youngsoo Song", "Daijoon Hyun", "Jingon Lee", "Jinwook Jung", "Youngsoo Shin"], "year": 2019, "doi": "https://doi.org/10.1145/3355391", "OA papers": [{"PaperId": "https://openalex.org/W2972777651", "PaperTitle": "Cut Optimization for Redundant Via Insertion in Self-Aligned Double Patterning", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Korea Advanced Institute of Science and Technology": 5.0}, "Authors": ["Youngsoo Song", "Daijoon Hyun", "Jingon Lee", "Jinwook Jung", "Youngsoo Shin"]}]}, {"DBLP title": "Impact of Electrostatic Coupling on Monolithic 3D-enabled Network on Chip.", "DBLP authors": ["Dongjin Lee", "Sourav Das", "Janardhan Rao Doppa", "Partha Pratim Pande", "Krishnendu Chakrabarty"], "year": 2019, "doi": "https://doi.org/10.1145/3357158", "OA papers": [{"PaperId": "https://openalex.org/W2974752139", "PaperTitle": "Impact of Electrostatic Coupling on Monolithic 3D-enabled Network on Chip", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Washington State University": 4.0, "Duke University": 1.0}, "Authors": ["Dongjin Lee", "Sourav Das", "Janardhan Rao Doppa", "Partha Pratim Pande", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "JAMS-SG: A Framework for Jitter-Aware Message Scheduling for Time-Triggered Automotive Networks.", "DBLP authors": ["Vipin Kumar Kukkala", "Sudeep Pasricha", "Thomas H. Bradley"], "year": 2019, "doi": "https://doi.org/10.1145/3355392", "OA papers": [{"PaperId": "https://openalex.org/W2974882189", "PaperTitle": "JAMS-SG", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Colorado State University": 3.0}, "Authors": ["Vipin Kumar Kukkala", "Sudeep Pasricha", "Thomas H. Bradley"]}]}, {"DBLP title": "Smart-Hop Arbitration Request Propagation: Avoiding Quadratic Arbitration Complexity and False Negatives in SMART NoCs.", "DBLP authors": ["Yashar Asgarieh", "Bill Lin"], "year": 2019, "doi": "https://doi.org/10.1145/3356235", "OA papers": [{"PaperId": "https://openalex.org/W2980924672", "PaperTitle": "Smart-Hop Arbitration Request Propagation", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of California, San Diego": 2.0}, "Authors": ["Yashar Asgarieh", "Bill Lin"]}]}, {"DBLP title": "IP Protection and Supply Chain Security through Logic Obfuscation: A Systematic Overview.", "DBLP authors": ["Kaveh Shamsi", "Meng Li", "Kenneth Plaks", "Saverio Fazzari", "David Z. Pan", "Yier Jin"], "year": 2019, "doi": "https://doi.org/10.1145/3342099", "OA papers": [{"PaperId": "https://openalex.org/W2976174142", "PaperTitle": "IP Protection and Supply Chain Security through Logic Obfuscation", "Year": 2019, "CitationCount": 49, "EstimatedCitation": 49, "Affiliations": {"University of Florida": 2.0, "The University of Texas at Austin": 2.0, "Defense Advanced Research Projects Agency": 1.0, "Booz Allen Hamilton (United States)": 1.0}, "Authors": ["Kaveh Shamsi", "Lianqing Liu", "Kenneth Plaks", "Saverio Fazzari", "David Z. Pan", "Yier Jin"]}]}, {"DBLP title": "Real-Time Scheduling of DAG Tasks with Arbitrary Deadlines.", "DBLP authors": ["Kankan Wang", "Xu Jiang", "Nan Guan", "Di Liu", "Weichen Liu", "Qingxu Deng"], "year": 2019, "doi": "https://doi.org/10.1145/3358603", "OA papers": [{"PaperId": "https://openalex.org/W2997221951", "PaperTitle": "Real-Time Scheduling of DAG Tasks with Arbitrary Deadlines", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Northeastern University": 2.0, "Hong Kong Polytechnic University": 1.5, "University of Electronic Science and Technology of China": 0.5, "Yunnan University": 1.0, "Nanyang Technological University": 1.0}, "Authors": ["Kankan Wang", "Xu Jiang", "Nan Guan", "Di Liu", "Weichen Liu", "Qingxu Deng"]}]}, {"DBLP title": "Optimization of Threshold Logic Networks with Node Merging and Wire Replacement.", "DBLP authors": ["Yung-Chih Chen", "Li-Cheng Zheng", "Fu-Lian Wong"], "year": 2019, "doi": "https://doi.org/10.1145/3358748", "OA papers": [{"PaperId": "https://openalex.org/W2980750261", "PaperTitle": "Optimization of Threshold Logic Networks with Node Merging and Wire Replacement", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Yuan Ze University": 3.0}, "Authors": ["Yung-Chih Chen", "Li-cheng Zheng", "Fu-Lian Wong"]}]}, {"DBLP title": "Two-sided Net Untangling with Internal Detours for Single-layer Bus Routing.", "DBLP authors": ["Jin-Tai Yan"], "year": 2019, "doi": "https://doi.org/10.1145/3363184", "OA papers": [{"PaperId": "https://openalex.org/W2980738596", "PaperTitle": "Two-sided Net Untangling with Internal Detours for Single-layer Bus Routing", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Tainan National University of the Arts": 1.0}, "Authors": ["Jin-Tai Yan"]}]}, {"DBLP title": "Runtime Stress Estimation for Three-dimensional IC Reliability Management Using Artificial Neural Network.", "DBLP authors": ["Hai Wang", "Tao Xiao", "Darong Huang", "Lang Zhang", "Chi Zhang", "He Tang", "Yuan Yuan"], "year": 2019, "doi": "https://doi.org/10.1145/3363185", "OA papers": [{"PaperId": "https://openalex.org/W2989443438", "PaperTitle": "Runtime Stress Estimation for Three-dimensional IC Reliability Management Using Artificial Neural Network", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Electronic Science and Technology of China": 7.0}, "Authors": ["Hai Wang", "Tao Xiao", "Darong Huang", "Lang Zhang", "Chi Zhang", "He Tang", "Yuan Yuan"]}]}]