Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: microprocessor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "microprocessor.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "microprocessor"
Output Format                      : NGC
Target Device                      : xc3s50an-4-tqg144

---- Source Options
Top Module Name                    : microprocessor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../../microprocessor/Sign_Extend.v" in library work
Compiling verilog file "../../microprocessor/Mux_RegDst.v" in library work
Module <Sign_Extend> compiled
Compiling verilog file "../../microprocessor/Mux_MemtoReg.v" in library work
Module <Mux_RegDst> compiled
Compiling verilog file "../../microprocessor/Mux_branch.v" in library work
Module <Mux_MemtoReg> compiled
Compiling verilog file "../../microprocessor/Mux_ALUSrc.v" in library work
Module <Mux_branch> compiled
Compiling verilog file "PC.v" in library work
Module <Mux_ALUSrc> compiled
Compiling verilog file "hex7Segment.v" in library work
Module <PC> compiled
Compiling verilog file "DataMemory.v" in library work
Module <hex7Segment> compiled
Compiling verilog file "../../Logic-Design-Final-Project-master/Register.v" in library work
Module <DataMemory> compiled
Compiling verilog file "../../Logic-Design-Final-Project-master/Control_Unit.v" in library work
Module <Register> compiled
Compiling verilog file "../../Logic-Design-Final-Project-master/ALU.v" in library work
Module <Control_Unit> compiled
Compiling verilog file "microprocessor.v" in library work
Module <ALU> compiled
Module <microprocessor> compiled
No errors in compilation
Analysis of file <"microprocessor.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <microprocessor> in library <work>.

Analyzing hierarchy for module <Sign_Extend> in library <work>.

Analyzing hierarchy for module <Mux_ALUSrc> in library <work>.

Analyzing hierarchy for module <Mux_MemtoReg> in library <work>.

Analyzing hierarchy for module <DataMemory> in library <work>.

Analyzing hierarchy for module <Mux_RegDst> in library <work>.

Analyzing hierarchy for module <ALU> in library <work>.

Analyzing hierarchy for module <Mux_branch> in library <work>.

Analyzing hierarchy for module <PC> in library <work>.

Analyzing hierarchy for module <Register> in library <work>.

Analyzing hierarchy for module <Control_Unit> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <microprocessor>.
WARNING:Xst:2211 - "hex7Segment.v" line 62: Instantiating black box module <hex7Segment>.
Module <microprocessor> is correct for synthesis.
 
Analyzing module <Sign_Extend> in library <work>.
Module <Sign_Extend> is correct for synthesis.
 
Analyzing module <Mux_ALUSrc> in library <work>.
Module <Mux_ALUSrc> is correct for synthesis.
 
Analyzing module <Mux_MemtoReg> in library <work>.
Module <Mux_MemtoReg> is correct for synthesis.
 
Analyzing module <DataMemory> in library <work>.
Module <DataMemory> is correct for synthesis.
 
Analyzing module <Mux_RegDst> in library <work>.
Module <Mux_RegDst> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
WARNING:Xst:905 - "../../Logic-Design-Final-Project-master/ALU.v" line 31: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ALUOp>
Module <ALU> is correct for synthesis.
 
Analyzing module <Mux_branch> in library <work>.
Module <Mux_branch> is correct for synthesis.
 
Analyzing module <PC> in library <work>.
Module <PC> is correct for synthesis.
 
Analyzing module <Register> in library <work>.
Module <Register> is correct for synthesis.
 
Analyzing module <Control_Unit> in library <work>.
Module <Control_Unit> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Sign_Extend>.
    Related source file is "../../microprocessor/Sign_Extend.v".
    Register <signExtended<2>> equivalent to <signExtended<1>> has been removed
    Register <signExtended<3>> equivalent to <signExtended<1>> has been removed
    Register <signExtended<4>> equivalent to <signExtended<1>> has been removed
    Register <signExtended<5>> equivalent to <signExtended<1>> has been removed
    Register <signExtended<6>> equivalent to <signExtended<1>> has been removed
    Register <signExtended<7>> equivalent to <signExtended<1>> has been removed
    Found 2-bit register for signal <signExtended<1:0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Sign_Extend> synthesized.


Synthesizing Unit <Mux_ALUSrc>.
    Related source file is "../../microprocessor/Mux_ALUSrc.v".
    Found 8-bit register for signal <address>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Mux_ALUSrc> synthesized.


Synthesizing Unit <Mux_MemtoReg>.
    Related source file is "../../microprocessor/Mux_MemtoReg.v".
    Found 8-bit register for signal <WriteData>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Mux_MemtoReg> synthesized.


Synthesizing Unit <DataMemory>.
    Related source file is "DataMemory.v".
WARNING:Xst:647 - Input <memAddress<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <memReadData>.
    Found 256-bit register for signal <memory>.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <memory>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 264 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <DataMemory> synthesized.


Synthesizing Unit <Mux_RegDst>.
    Related source file is "../../microprocessor/Mux_RegDst.v".
    Found 2-bit register for signal <writeRegister>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Mux_RegDst> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "../../Logic-Design-Final-Project-master/ALU.v".
WARNING:Xst:646 - Signal <out<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 9-bit latch for signal <out>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit adder carry out for signal <out$addsub0000> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ALU> synthesized.


Synthesizing Unit <Mux_branch>.
    Related source file is "../../microprocessor/Mux_branch.v".
    Found 8-bit register for signal <programCounter>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Mux_branch> synthesized.


Synthesizing Unit <PC>.
    Related source file is "PC.v".
    Found 8-bit register for signal <out>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <PC> synthesized.


Synthesizing Unit <Register>.
    Related source file is "../../Logic-Design-Final-Project-master/Register.v".
    Found 8-bit register for signal <out>.
    Found 8-bit register for signal <read1>.
    Found 8-bit 4-to-1 multiplexer for signal <read1$mux0000> created at line 58.
    Found 8-bit register for signal <read2>.
    Found 8-bit 4-to-1 multiplexer for signal <read2$mux0000> created at line 64.
    Found 8-bit register for signal <reg1>.
    Found 8-bit register for signal <reg2>.
    Found 8-bit register for signal <reg3>.
    Found 8-bit register for signal <reg4>.
    Summary:
	inferred  56 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <Register> synthesized.


Synthesizing Unit <Control_Unit>.
    Related source file is "../../Logic-Design-Final-Project-master/Control_Unit.v".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4x8-bit ROM for signal <out>.
    Summary:
	inferred   1 ROM(s).
Unit <Control_Unit> synthesized.


Synthesizing Unit <microprocessor>.
    Related source file is "microprocessor.v".
WARNING:Xst:653 - Signal <regTwo> is used but never assigned. This sourceless signal will be automatically connected to value 0.
    Found 8-bit adder for signal <branchedCount>.
    Found 8-bit adder for signal <normalCount>.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <microprocessor> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 3
 8-bit adder                                           : 2
 8-bit adder carry out                                 : 1
# Registers                                            : 47
 1-bit register                                        : 2
 2-bit register                                        : 1
 8-bit register                                        : 44
# Latches                                              : 1
 9-bit latch                                           : 1
# Multiplexers                                         : 3
 8-bit 32-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 3
 8-bit adder                                           : 2
 8-bit adder carry out                                 : 1
# Registers                                            : 356
 Flip-Flops                                            : 356
# Latches                                              : 1
 9-bit latch                                           : 1
# Multiplexers                                         : 17
 1-bit 4-to-1 multiplexer                              : 16
 8-bit 32-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <T6/out_8> of sequential type is unconnected in block <microprocessor>.

Optimizing unit <microprocessor> ...

Optimizing unit <Mux_ALUSrc> ...

Optimizing unit <Mux_MemtoReg> ...

Optimizing unit <DataMemory> ...

Optimizing unit <Mux_branch> ...

Optimizing unit <PC> ...

Optimizing unit <Register> ...

Mapping all equations...
WARNING:Xst:2036 - Inserting OBUF on port <segDisplay<13>> driven by black box <hex7Segment>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <segDisplay<12>> driven by black box <hex7Segment>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <segDisplay<11>> driven by black box <hex7Segment>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <segDisplay<10>> driven by black box <hex7Segment>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <segDisplay<9>> driven by black box <hex7Segment>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <segDisplay<8>> driven by black box <hex7Segment>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <segDisplay<7>> driven by black box <hex7Segment>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <segDisplay<6>> driven by black box <hex7Segment>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <segDisplay<5>> driven by black box <hex7Segment>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <segDisplay<4>> driven by black box <hex7Segment>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <segDisplay<3>> driven by black box <hex7Segment>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <segDisplay<2>> driven by black box <hex7Segment>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <segDisplay<1>> driven by black box <hex7Segment>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <segDisplay<0>> driven by black box <hex7Segment>. Possible simulation mismatch.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block microprocessor, actual ratio is 44.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 356
 Flip-Flops                                            : 356

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : microprocessor.ngr
Top Level Output File Name         : microprocessor
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 32

Cell Usage :
# BELS                             : 710
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 19
#      LUT3                        : 171
#      LUT4                        : 348
#      LUT4_D                      : 2
#      LUT4_L                      : 2
#      MUXCY                       : 14
#      MUXF5                       : 80
#      MUXF6                       : 32
#      MUXF7                       : 16
#      MUXF8                       : 8
#      XORCY                       : 16
# FlipFlops/Latches                : 364
#      FD                          : 28
#      FDCE                        : 56
#      FDE                         : 264
#      FDR                         : 8
#      LD                          : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 9
#      OBUF                        : 22
# Others                           : 1
#      hex7Segment                 : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50antqg144-4 

 Number of Slices:                      306  out of    704    43%  
 Number of Slice Flip Flops:            364  out of   1408    25%  
 Number of 4 input LUTs:                543  out of   1408    38%  
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    108    29%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------+------------------------+-------+
Clock Signal                          | Clock buffer(FF name)  | Load  |
--------------------------------------+------------------------+-------+
clk                                   | BUFGP                  | 356   |
ALUOp(T5/writeRegister_mux0000<0>11:O)| NONE(*)(T6/out_0)      | 8     |
--------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RST                                | IBUF                   | 56    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.379ns (Maximum Frequency: 156.764MHz)
   Minimum input arrival time before clock: 4.482ns
   Maximum output required time after clock: 5.931ns
   Maximum combinational path delay: 4.940ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.379ns (frequency: 156.764MHz)
  Total number of paths / destination ports: 932 / 384
-------------------------------------------------------------------------
Delay:               6.379ns (Levels of Logic = 7)
  Source:            T8/out_0 (FF)
  Destination:       T7/programCounter_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: T8/out_0 to T7/programCounter_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.591   0.823  T8/out_0 (T8/out_0)
     LUT4_D:I3->O          7   0.648   0.740  Madd_normalCount_xor<4>111 (N4)
     LUT3:I2->O            1   0.648   0.000  Madd_branchedCount_lut<4> (Madd_branchedCount_lut<4>)
     MUXCY:S->O            1   0.632   0.000  Madd_branchedCount_cy<4> (Madd_branchedCount_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Madd_branchedCount_cy<5> (Madd_branchedCount_cy<5>)
     MUXCY:CI->O           0   0.065   0.000  Madd_branchedCount_cy<6> (Madd_branchedCount_cy<6>)
     XORCY:CI->O           1   0.844   0.423  Madd_branchedCount_xor<7> (branchedCount<7>)
     LUT4:I3->O            1   0.648   0.000  T7/programCounter_mux0000<7>1 (T7/programCounter_mux0000<7>)
     FD:D                      0.252          T7/programCounter_7
    ----------------------------------------
    Total                      6.379ns (4.393ns logic, 1.986ns route)
                                       (68.9% logic, 31.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1464 / 628
-------------------------------------------------------------------------
Offset:              4.482ns (Levels of Logic = 3)
  Source:            instruction<6> (PAD)
  Destination:       T7/programCounter_4 (FF)
  Destination Clock: clk rising

  Data Path: instruction<6> to T7/programCounter_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           315   0.849   1.495  instruction_6_IBUF (instruction_6_IBUF)
     LUT2:I0->O            2   0.648   0.590  T11/Mrom_out41 (Branch)
     LUT4:I0->O            1   0.648   0.000  T7/programCounter_mux0000<4>1 (T7/programCounter_mux0000<4>)
     FD:D                      0.252          T7/programCounter_4
    ----------------------------------------
    Total                      4.482ns (2.397ns logic, 2.085ns route)
                                       (53.5% logic, 46.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              5.931ns (Levels of Logic = 1)
  Source:            T8/out_4 (FF)
  Destination:       PCOutput<4> (PAD)
  Source Clock:      clk rising

  Data Path: T8/out_4 to PCOutput<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.591   0.820  T8/out_4 (T8/out_4)
     OBUF:I->O                 4.520          PCOutput_4_OBUF (PCOutput<4>)
    ----------------------------------------
    Total                      5.931ns (5.111ns logic, 0.820ns route)
                                       (86.2% logic, 13.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Delay:               4.940ns (Levels of Logic = 1)
  Source:            T10:LCDOutput<13> (PAD)
  Destination:       segDisplay<13> (PAD)

  Data Path: T10:LCDOutput<13> to segDisplay<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    hex7Segment:LCDOutput<13>    1   0.000   0.420  T10 (segDisplay_13_OBUF)
     OBUF:I->O                 4.520          segDisplay_13_OBUF (segDisplay<13>)
    ----------------------------------------
    Total                      4.940ns (4.520ns logic, 0.420ns route)
                                       (91.5% logic, 8.5% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.39 secs
 
--> 

Total memory usage is 4513344 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   23 (   0 filtered)
Number of infos    :    2 (   0 filtered)

