Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: N3Adapter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "N3Adapter.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "N3Adapter"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : N3Adapter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\WBctrl.vhd" into library work
Parsing entity <WBctrl>.
Parsing architecture <Behavioral> of entity <wbctrl>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\MEMctrl.vhd" into library work
Parsing entity <MEMctrl>.
Parsing architecture <Behavioral> of entity <memctrl>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\INTctrl.vhd" into library work
Parsing entity <INTctrl>.
Parsing architecture <Behavioral> of entity <intctrl>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\IFctrl.vhd" into library work
Parsing entity <IFctrl>.
Parsing architecture <Behavioral> of entity <ifctrl>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\EXctrl.vhd" into library work
Parsing entity <EXctrl>.
Parsing architecture <Behavioral> of entity <exctrl>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\CLKctrl.vhd" into library work
Parsing entity <CLKctrl>.
Parsing architecture <Behavioral> of entity <clkctrl>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\ACctrl.vhd" into library work
Parsing entity <ACctrl>.
Parsing architecture <Behavioral> of entity <acctrl>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\segDisplay.vhd" into library work
Parsing entity <segDisplay>.
Parsing architecture <Behavioral> of entity <segdisplay>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" into library work
Parsing entity <PmodCLP>.
Parsing architecture <Behavioral> of entity <pmodclp>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\IOConv.vhd" into library work
Parsing entity <IOConv>.
Parsing architecture <Behavioral> of entity <ioconv>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\CPU.vhd" into library work
Parsing entity <CPU>.
Parsing architecture <Behavioral> of entity <cpu>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\btnDebounce.vhd" into library work
Parsing entity <btnDebounce>.
Parsing architecture <Behavioral> of entity <btndebounce>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" into library work
Parsing entity <N3Adapter>.
Parsing architecture <Behavioral> of entity <n3adapter>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <N3Adapter> (architecture <Behavioral>) from library <work>.

Elaborating entity <btnDebounce> (architecture <Behavioral>) from library <work>.

Elaborating entity <IOConv> (architecture <Behavioral>) from library <work>.

Elaborating entity <INTctrl> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\INTctrl.vhd" Line 94: runningport should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\INTctrl.vhd" Line 61: Assignment to isr ignored, since the identifier is never used

Elaborating entity <PmodCLP> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 168. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd" Line 105: Net <LCD_CMDS[0][9]> does not have a driver.

Elaborating entity <CPU> (architecture <Behavioral>) from library <work>.

Elaborating entity <CLKctrl> (architecture <Behavioral>) from library <work>.

Elaborating entity <IFctrl> (architecture <Behavioral>) from library <work>.

Elaborating entity <EXctrl> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\EXctrl.vhd" Line 82: reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\EXctrl.vhd" Line 83: reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\EXctrl.vhd" Line 90: serviceaddr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\EXctrl.vhd" Line 92: reg should be on the sensitivity list of the process

Elaborating entity <MEMctrl> (architecture <Behavioral>) from library <work>.

Elaborating entity <WBctrl> (architecture <Behavioral>) from library <work>.

Elaborating entity <ACctrl> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\ACctrl.vhd" Line 114: pc should be on the sensitivity list of the process

Elaborating entity <segDisplay> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\segDisplay.vhd" Line 74. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\segDisplay.vhd" Line 74. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\segDisplay.vhd" Line 74. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\segDisplay.vhd" Line 74. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\segDisplay.vhd" Line 74. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\segDisplay.vhd" Line 74. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\segDisplay.vhd" Line 74. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\segDisplay.vhd" Line 74. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\segDisplay.vhd" Line 74. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\segDisplay.vhd" Line 74. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\segDisplay.vhd" Line 74. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\segDisplay.vhd" Line 74. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <N3Adapter>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd".
    Summary:
	no macro.
Unit <N3Adapter> synthesized.

Synthesizing Unit <btnDebounce>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\btnDebounce.vhd".
    Found 1-bit register for signal <btn_deb>.
    Found 32-bit register for signal <btn_debounce.count>.
    Found 32-bit adder for signal <btn_debounce.count[31]_GND_6_o_add_1_OUT> created at line 50.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <btnDebounce> synthesized.

Synthesizing Unit <IOConv>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\IOConv.vhd".
WARNING:Xst:647 - Input <btnd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <btnl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit tristate buffer for signal <IODB<7>> created at line 90
    Found 1-bit tristate buffer for signal <IODB<6>> created at line 90
    Found 1-bit tristate buffer for signal <IODB<5>> created at line 90
    Found 1-bit tristate buffer for signal <IODB<4>> created at line 90
    Found 1-bit tristate buffer for signal <IODB<3>> created at line 90
    Found 1-bit tristate buffer for signal <IODB<2>> created at line 90
    Found 1-bit tristate buffer for signal <IODB<1>> created at line 90
    Found 1-bit tristate buffer for signal <IODB<0>> created at line 90
WARNING:Xst:737 - Found 1-bit latch for signal <newImr<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <newImr<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <newImr<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <newImr<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <newImr<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <newImr<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <newImr<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <imrUpdate>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <newImr<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   9 Latch(s).
	inferred  20 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <IOConv> synthesized.

Synthesizing Unit <INTctrl>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\INTctrl.vhd".
    Found 8-bit register for signal <imr>.
    Found 1-bit register for signal <runningPort<31>>.
    Found 1-bit register for signal <runningPort<30>>.
    Found 1-bit register for signal <runningPort<29>>.
    Found 1-bit register for signal <runningPort<28>>.
    Found 1-bit register for signal <runningPort<27>>.
    Found 1-bit register for signal <runningPort<26>>.
    Found 1-bit register for signal <runningPort<25>>.
    Found 1-bit register for signal <runningPort<24>>.
    Found 1-bit register for signal <runningPort<23>>.
    Found 1-bit register for signal <runningPort<22>>.
    Found 1-bit register for signal <runningPort<21>>.
    Found 1-bit register for signal <runningPort<20>>.
    Found 1-bit register for signal <runningPort<19>>.
    Found 1-bit register for signal <runningPort<18>>.
    Found 1-bit register for signal <runningPort<17>>.
    Found 1-bit register for signal <runningPort<16>>.
    Found 1-bit register for signal <runningPort<15>>.
    Found 1-bit register for signal <runningPort<14>>.
    Found 1-bit register for signal <runningPort<13>>.
    Found 1-bit register for signal <runningPort<12>>.
    Found 1-bit register for signal <runningPort<11>>.
    Found 1-bit register for signal <runningPort<10>>.
    Found 1-bit register for signal <runningPort<9>>.
    Found 1-bit register for signal <runningPort<8>>.
    Found 1-bit register for signal <runningPort<7>>.
    Found 1-bit register for signal <runningPort<6>>.
    Found 1-bit register for signal <runningPort<5>>.
    Found 1-bit register for signal <runningPort<4>>.
    Found 1-bit register for signal <runningPort<3>>.
    Found 1-bit register for signal <runningPort<2>>.
    Found 1-bit register for signal <runningPort<1>>.
    Found 1-bit register for signal <runningPort<0>>.
WARNING:Xst:737 - Found 1-bit latch for signal <nextService>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  40 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred  16 Multiplexer(s).
Unit <INTctrl> synthesized.

Synthesizing Unit <PmodCLP>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\PmodCLP.vhd".
WARNING:Xst:2935 - Signal 'LCD_CMDS<0>', unconnected in block 'PmodCLP', is tied to its initial value (0000111100).
WARNING:Xst:2935 - Signal 'LCD_CMDS<1>', unconnected in block 'PmodCLP', is tied to its initial value (0000001100).
WARNING:Xst:2935 - Signal 'LCD_CMDS<2>', unconnected in block 'PmodCLP', is tied to its initial value (0000000001).
WARNING:Xst:2935 - Signal 'LCD_CMDS<3>', unconnected in block 'PmodCLP', is tied to its initial value (0000000010).
WARNING:Xst:2935 - Signal 'LCD_CMDS<20>', unconnected in block 'PmodCLP', is tied to its initial value (0011000000).
WARNING:Xst:2935 - Signal 'LCD_CMDS<37>', unconnected in block 'PmodCLP', is tied to its initial value (0000000010).
    Found 1-bit register for signal <OneUSClk>.
    Found 21-bit register for signal <count>.
    Found 6-bit register for signal <lcd_cmd_ptr>.
    Found 4-bit register for signal <stCur>.
    Found 7-bit register for signal <clkCount>.
    Found finite state machine <FSM_0> for signal <stCur>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 1                                              |
    | Outputs            | 13                                             |
    | Clock              | OneUSClk (rising_edge)                         |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | stpoweron_delay                                |
    | Power Up State     | stpoweron_delay                                |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <clkCount[6]_GND_27_o_add_1_OUT> created at line 182.
    Found 21-bit adder for signal <count[20]_GND_27_o_add_4_OUT> created at line 194.
    Found 6-bit adder for signal <lcd_cmd_ptr[5]_GND_27_o_add_21_OUT> created at line 216.
    Found 32x70-bit Read Only RAM for signal <_n0305>
    Found 10-bit 38-to-1 multiplexer for signal <n0144> created at line 539.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred  58 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <PmodCLP> synthesized.

Synthesizing Unit <CPU>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\CPU.vhd".
    Summary:
	no macro.
Unit <CPU> synthesized.

Synthesizing Unit <CLKctrl>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\CLKctrl.vhd".
    Found 4-bit register for signal <tmp>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <CLKctrl> synthesized.

Synthesizing Unit <IFctrl>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\IFctrl.vhd".
    Found 16-bit register for signal <PC>.
WARNING:Xst:737 - Found 1-bit latch for signal <IRout<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IRout<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IRout<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IRout<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IRout<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IRout<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IRout<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IRout<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IRout<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IRout<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IRout<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IRout<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IRout<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IRout<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IRout<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IRout<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  16 Latch(s).
Unit <IFctrl> synthesized.

Synthesizing Unit <EXctrl>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\EXctrl.vhd".
    Found 1-bit register for signal <Cy>.
    Found 8-bit register for signal <ALUOUT>.
    Found 8-bit register for signal <Reg<7>>.
    Found 8-bit register for signal <Reg<6>>.
    Found 8-bit register for signal <Reg<5>>.
    Found 8-bit register for signal <Reg<4>>.
    Found 8-bit register for signal <Reg<3>>.
    Found 8-bit register for signal <Reg<2>>.
    Found 8-bit register for signal <Reg<1>>.
    Found 8-bit register for signal <Reg<0>>.
    Found 9-bit adder for signal <n0164> created at line 105.
    Found 9-bit adder for signal <A[7]_GND_48_o_add_21_OUT> created at line 105.
    Found 9-bit subtractor for signal <GND_48_o_GND_48_o_sub_23_OUT<8:0>> created at line 108.
    Found 9-bit subtractor for signal <GND_48_o_GND_48_o_sub_24_OUT<8:0>> created at line 108.
    Found 1-bit 8-to-1 multiplexer for signal <IR[10]_Reg[7][7]_wide_mux_8_OUT<7>> created at line 79.
    Found 1-bit 8-to-1 multiplexer for signal <IR[10]_Reg[7][7]_wide_mux_8_OUT<6>> created at line 79.
    Found 1-bit 8-to-1 multiplexer for signal <IR[10]_Reg[7][7]_wide_mux_8_OUT<5>> created at line 79.
    Found 1-bit 8-to-1 multiplexer for signal <IR[10]_Reg[7][7]_wide_mux_8_OUT<4>> created at line 79.
    Found 1-bit 8-to-1 multiplexer for signal <IR[10]_Reg[7][7]_wide_mux_8_OUT<3>> created at line 79.
    Found 1-bit 8-to-1 multiplexer for signal <IR[10]_Reg[7][7]_wide_mux_8_OUT<2>> created at line 79.
    Found 1-bit 8-to-1 multiplexer for signal <IR[10]_Reg[7][7]_wide_mux_8_OUT<1>> created at line 79.
    Found 1-bit 8-to-1 multiplexer for signal <IR[10]_Reg[7][7]_wide_mux_8_OUT<0>> created at line 79.
    Found 1-bit 8-to-1 multiplexer for signal <IR[2]_Reg[7][7]_wide_mux_9_OUT<7>> created at line 79.
    Found 1-bit 8-to-1 multiplexer for signal <IR[2]_Reg[7][7]_wide_mux_9_OUT<6>> created at line 79.
    Found 1-bit 8-to-1 multiplexer for signal <IR[2]_Reg[7][7]_wide_mux_9_OUT<5>> created at line 79.
    Found 1-bit 8-to-1 multiplexer for signal <IR[2]_Reg[7][7]_wide_mux_9_OUT<4>> created at line 79.
    Found 1-bit 8-to-1 multiplexer for signal <IR[2]_Reg[7][7]_wide_mux_9_OUT<3>> created at line 79.
    Found 1-bit 8-to-1 multiplexer for signal <IR[2]_Reg[7][7]_wide_mux_9_OUT<2>> created at line 79.
    Found 1-bit 8-to-1 multiplexer for signal <IR[2]_Reg[7][7]_wide_mux_9_OUT<1>> created at line 79.
    Found 1-bit 8-to-1 multiplexer for signal <IR[2]_Reg[7][7]_wide_mux_9_OUT<0>> created at line 79.
WARNING:Xst:737 - Found 1-bit latch for signal <A<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Addr<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Addr<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Addr<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Addr<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Addr<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Addr<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Addr<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Addr<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Addr<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Addr<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Addr<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Addr<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Addr<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Addr<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Addr<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Addr<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <intAddr<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <intAddr<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <intAddr<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <intAddr<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  73 D-type flip-flop(s).
	inferred  36 Latch(s).
	inferred  61 Multiplexer(s).
Unit <EXctrl> synthesized.

Synthesizing Unit <MEMctrl>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\MEMctrl.vhd".
WARNING:Xst:647 - Input <IR<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   8 Latch(s).
Unit <MEMctrl> synthesized.

Synthesizing Unit <WBctrl>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\WBctrl.vhd".
WARNING:Xst:647 - Input <intServicePort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <PCnew>.
    Found 16-bit adder for signal <n0065> created at line 70.
    Found 16-bit adder for signal <PC[15]_GND_106_o_add_9_OUT> created at line 70.
    Found 16-bit adder for signal <PC[15]_GND_106_o_add_12_OUT> created at line 76.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <WBctrl> synthesized.

Synthesizing Unit <ACctrl>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\ACctrl.vhd".
WARNING:Xst:647 - Input <dectop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <top>.
    Found 16-bit adder for signal <PC[15]_GND_108_o_add_4_OUT> created at line 114.
    Found 16-bit adder for signal <top[15]_GND_108_o_add_55_OUT> created at line 175.
    Found 16-bit subtractor for signal <GND_108_o_GND_108_o_sub_7_OUT<15:0>> created at line 138.
WARNING:Xst:737 - Found 1-bit latch for signal <address<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <DBUS<15>> created at line 81
    Found 1-bit tristate buffer for signal <DBUS<14>> created at line 81
    Found 1-bit tristate buffer for signal <DBUS<13>> created at line 81
    Found 1-bit tristate buffer for signal <DBUS<12>> created at line 81
    Found 1-bit tristate buffer for signal <DBUS<11>> created at line 81
    Found 1-bit tristate buffer for signal <DBUS<10>> created at line 81
    Found 1-bit tristate buffer for signal <DBUS<9>> created at line 81
    Found 1-bit tristate buffer for signal <DBUS<8>> created at line 81
    Found 1-bit tristate buffer for signal <DBUS<7>> created at line 81
    Found 1-bit tristate buffer for signal <DBUS<6>> created at line 81
    Found 1-bit tristate buffer for signal <DBUS<5>> created at line 81
    Found 1-bit tristate buffer for signal <DBUS<4>> created at line 81
    Found 1-bit tristate buffer for signal <DBUS<3>> created at line 81
    Found 1-bit tristate buffer for signal <DBUS<2>> created at line 81
    Found 1-bit tristate buffer for signal <DBUS<1>> created at line 81
    Found 1-bit tristate buffer for signal <DBUS<0>> created at line 81
    Found 1-bit tristate buffer for signal <IODB<7>> created at line 81
    Found 1-bit tristate buffer for signal <IODB<6>> created at line 81
    Found 1-bit tristate buffer for signal <IODB<5>> created at line 81
    Found 1-bit tristate buffer for signal <IODB<4>> created at line 81
    Found 1-bit tristate buffer for signal <IODB<3>> created at line 81
    Found 1-bit tristate buffer for signal <IODB<2>> created at line 81
    Found 1-bit tristate buffer for signal <IODB<1>> created at line 81
    Found 1-bit tristate buffer for signal <IODB<0>> created at line 81
WARNING:Xst:737 - Found 1-bit latch for signal <IR<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <serviceAddr<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <serviceAddr<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <serviceAddr<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <serviceAddr<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <serviceAddr<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <serviceAddr<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <serviceAddr<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <serviceAddr<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <serviceAddr<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <serviceAddr<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <serviceAddr<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <serviceAddr<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <serviceAddr<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <serviceAddr<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <serviceAddr<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <serviceAddr<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <returnAddr<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <returnAddr<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <returnAddr<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <returnAddr<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <returnAddr<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <returnAddr<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <returnAddr<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <returnAddr<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <returnAddr<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <returnAddr<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <returnAddr<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <returnAddr<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <returnAddr<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <returnAddr<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <returnAddr<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <returnAddr<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nPRD>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nPWR>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nBLE>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nBHE>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nRD>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nWR>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred  78 Latch(s).
	inferred 106 Multiplexer(s).
	inferred  24 Tristate(s).
Unit <ACctrl> synthesized.

Synthesizing Unit <segDisplay>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\segDisplay.vhd".
    Found 4-bit register for signal <shift>.
    Found 4-bit register for signal <an>.
    Found 8-bit register for signal <seg>.
    Found 16-bit register for signal <js>.
    Found 16-bit adder for signal <js[15]_GND_211_o_add_0_OUT> created at line 82.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred  17 Multiplexer(s).
Unit <segDisplay> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x70-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 14
 16-bit adder                                          : 4
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 1
 21-bit adder                                          : 1
 32-bit adder                                          : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 1
 9-bit adder                                           : 2
 9-bit subtractor                                      : 2
# Registers                                            : 57
 1-bit register                                        : 35
 16-bit register                                       : 4
 21-bit register                                       : 1
 32-bit register                                       : 1
 4-bit register                                        : 3
 6-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 11
# Latches                                              : 148
 1-bit latch                                           : 148
# Multiplexers                                         : 287
 1-bit 2-to-1 multiplexer                              : 162
 1-bit 8-to-1 multiplexer                              : 16
 10-bit 2-to-1 multiplexer                             : 57
 10-bit 38-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 13
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 29
# Tristates                                            : 32
 1-bit tristate buffer                                 : 32
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <shift_2> in Unit <comsegDisplay> is equivalent to the following FF/Latch, which will be removed : <an_1> 
INFO:Xst:2261 - The FF/Latch <shift_3> in Unit <comsegDisplay> is equivalent to the following FF/Latch, which will be removed : <an_2> 
INFO:Xst:2261 - The FF/Latch <shift_0> in Unit <comsegDisplay> is equivalent to the following FF/Latch, which will be removed : <an_3> 
INFO:Xst:2261 - The FF/Latch <shift_1> in Unit <comsegDisplay> is equivalent to the following FF/Latch, which will be removed : <an_0> 
WARNING:Xst:1710 - FF/Latch <intAddr_15> (without init value) has a constant value of 0 in block <comEX>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <ACctrl>.
The following registers are absorbed into accumulator <top>: 1 register on signal <top>.
Unit <ACctrl> synthesized (advanced).

Synthesizing (advanced) Unit <PmodCLP>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <clkCount>: 1 register on signal <clkCount>.
The following registers are absorbed into counter <lcd_cmd_ptr>: 1 register on signal <lcd_cmd_ptr>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0305> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 70-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IR<15:11>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <PmodCLP> synthesized (advanced).

Synthesizing (advanced) Unit <btnDebounce>.
The following registers are absorbed into counter <btn_debounce.count>: 1 register on signal <btn_debounce.count>.
Unit <btnDebounce> synthesized (advanced).

Synthesizing (advanced) Unit <segDisplay>.
The following registers are absorbed into counter <js>: 1 register on signal <js>.
Unit <segDisplay> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x70-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 7
 16-bit adder                                          : 3
 16-bit subtractor                                     : 1
 32-bit adder                                          : 1
 9-bit adder carry in                                  : 1
 9-bit subtractor borrow in                            : 1
# Counters                                             : 5
 16-bit up counter                                     : 1
 21-bit up counter                                     : 1
 32-bit up counter                                     : 1
 6-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Accumulators                                         : 1
 16-bit updown accumulator                             : 1
# Registers                                            : 167
 Flip-Flops                                            : 167
# Multiplexers                                         : 287
 1-bit 2-to-1 multiplexer                              : 162
 1-bit 8-to-1 multiplexer                              : 16
 10-bit 2-to-1 multiplexer                             : 57
 10-bit 38-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 13
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 29
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <intAddr_15> (without init value) has a constant value of 0 in block <EXctrl>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <shift_2> in Unit <segDisplay> is equivalent to the following FF/Latch, which will be removed : <an_1> 
INFO:Xst:2261 - The FF/Latch <shift_3> in Unit <segDisplay> is equivalent to the following FF/Latch, which will be removed : <an_2> 
INFO:Xst:2261 - The FF/Latch <shift_0> in Unit <segDisplay> is equivalent to the following FF/Latch, which will be removed : <an_3> 
INFO:Xst:2261 - The FF/Latch <shift_1> in Unit <segDisplay> is equivalent to the following FF/Latch, which will be removed : <an_0> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <comPmodCLP/FSM_0> on signal <stCur[1:10]> with one-hot encoding.
--------------------------------------
 State                  | Encoding
--------------------------------------
 stfunctionset          | 0000010000
 stdisplayctrlset       | 0000100000
 stdisplayclear         | 0001000000
 stpoweron_delay        | 0000000001
 stfunctionset_delay    | 0000000010
 stdisplayctrlset_delay | 0000000100
 stdisplayclear_delay   | 0000001000
 stinitdne              | 0010000000
 stactwr                | 0100000000
 stchardelay            | 1000000000
--------------------------------------
WARNING:Xst:1293 - FF/Latch <runningPort_31> has a constant value of 0 in block <INTctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <runningPort_4> has a constant value of 0 in block <INTctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <runningPort_5> has a constant value of 0 in block <INTctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <runningPort_6> has a constant value of 0 in block <INTctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <runningPort_7> has a constant value of 0 in block <INTctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <runningPort_9> has a constant value of 0 in block <INTctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <runningPort_10> has a constant value of 0 in block <INTctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <runningPort_8> has a constant value of 0 in block <INTctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <runningPort_12> has a constant value of 0 in block <INTctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <runningPort_13> has a constant value of 0 in block <INTctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <runningPort_11> has a constant value of 0 in block <INTctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <runningPort_15> has a constant value of 0 in block <INTctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <runningPort_16> has a constant value of 0 in block <INTctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <runningPort_14> has a constant value of 0 in block <INTctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <runningPort_18> has a constant value of 0 in block <INTctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <runningPort_19> has a constant value of 0 in block <INTctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <runningPort_17> has a constant value of 0 in block <INTctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <runningPort_21> has a constant value of 0 in block <INTctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <runningPort_22> has a constant value of 0 in block <INTctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <runningPort_20> has a constant value of 0 in block <INTctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <runningPort_24> has a constant value of 0 in block <INTctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <runningPort_25> has a constant value of 0 in block <INTctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <runningPort_23> has a constant value of 0 in block <INTctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <runningPort_27> has a constant value of 0 in block <INTctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <runningPort_28> has a constant value of 0 in block <INTctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <runningPort_26> has a constant value of 0 in block <INTctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <runningPort_29> has a constant value of 0 in block <INTctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <runningPort_30> has a constant value of 0 in block <INTctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <btn_debounce.count_17> of sequential type is unconnected in block <btnDebounce>.
WARNING:Xst:2677 - Node <btn_debounce.count_18> of sequential type is unconnected in block <btnDebounce>.
WARNING:Xst:2677 - Node <btn_debounce.count_19> of sequential type is unconnected in block <btnDebounce>.
WARNING:Xst:2677 - Node <btn_debounce.count_20> of sequential type is unconnected in block <btnDebounce>.
WARNING:Xst:2677 - Node <btn_debounce.count_21> of sequential type is unconnected in block <btnDebounce>.
WARNING:Xst:2677 - Node <btn_debounce.count_22> of sequential type is unconnected in block <btnDebounce>.
WARNING:Xst:2677 - Node <btn_debounce.count_23> of sequential type is unconnected in block <btnDebounce>.
WARNING:Xst:2677 - Node <btn_debounce.count_24> of sequential type is unconnected in block <btnDebounce>.
WARNING:Xst:2677 - Node <btn_debounce.count_25> of sequential type is unconnected in block <btnDebounce>.
WARNING:Xst:2677 - Node <btn_debounce.count_26> of sequential type is unconnected in block <btnDebounce>.
WARNING:Xst:2677 - Node <btn_debounce.count_27> of sequential type is unconnected in block <btnDebounce>.
WARNING:Xst:2677 - Node <btn_debounce.count_28> of sequential type is unconnected in block <btnDebounce>.
WARNING:Xst:2677 - Node <btn_debounce.count_29> of sequential type is unconnected in block <btnDebounce>.
WARNING:Xst:2677 - Node <btn_debounce.count_30> of sequential type is unconnected in block <btnDebounce>.
WARNING:Xst:2677 - Node <btn_debounce.count_31> of sequential type is unconnected in block <btnDebounce>.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    comCPU/comAC/nWR in unit <N3Adapter>
    comCPU/comAC/nRD in unit <N3Adapter>
    runningPort_0 in unit <INTctrl>
    runningPort_1 in unit <INTctrl>
    runningPort_3 in unit <INTctrl>
    runningPort_2 in unit <INTctrl>

WARNING:Xst:2040 - Unit N3Adapter: 8 multi-source signals are replaced by logic (pull-up yes): IODB<0>, IODB<1>, IODB<2>, IODB<3>, IODB<4>, IODB<5>, IODB<6>, IODB<7>.
WARNING:Xst:2042 - Unit IOConv: 8 internal tristates are replaced by logic (pull-up yes): IODB<0>, IODB<1>, IODB<2>, IODB<3>, IODB<4>, IODB<5>, IODB<6>, IODB<7>.

Optimizing unit <IFctrl> ...

Optimizing unit <N3Adapter> ...

Optimizing unit <INTctrl> ...

Optimizing unit <btnDebounce> ...

Optimizing unit <PmodCLP> ...

Optimizing unit <segDisplay> ...

Optimizing unit <WBctrl> ...

Optimizing unit <EXctrl> ...

Optimizing unit <MEMctrl> ...
WARNING:Xst:1293 - FF/Latch <comCPU/comAC/top_0> has a constant value of 0 in block <N3Adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comBtnrDeb/btn_debounce.count_16> has a constant value of 0 in block <N3Adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <comPmodCLP/clkCount_6> (without init value) has a constant value of 0 in block <N3Adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <comPmodCLP/clkCount_5> (without init value) has a constant value of 0 in block <N3Adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <comPmodCLP/clkCount_4> (without init value) has a constant value of 0 in block <N3Adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <comPmodCLP/clkCount_3> (without init value) has a constant value of 0 in block <N3Adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <comPmodCLP/clkCount_2> (without init value) has a constant value of 0 in block <N3Adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <comPmodCLP/clkCount_1> (without init value) has a constant value of 0 in block <N3Adapter>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <comPmodCLP/OneUSClk> in Unit <N3Adapter> is equivalent to the following FF/Latch, which will be removed : <comsegDisplay/js_1> 
INFO:Xst:2261 - The FF/Latch <comPmodCLP/clkCount_0> in Unit <N3Adapter> is equivalent to the following FF/Latch, which will be removed : <comsegDisplay/js_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block N3Adapter, actual ratio is 15.
FlipFlop comCPU/comCLK/tmp[2]_dff_1_1 has been replicated 2 time(s)
FlipFlop comsegDisplay/shift_1 has been replicated 1 time(s)
FlipFlop comsegDisplay/shift_2 has been replicated 2 time(s)
FlipFlop comsegDisplay/shift_3 has been replicated 4 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 231
 Flip-Flops                                            : 231

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : N3Adapter.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1474
#      GND                         : 1
#      INV                         : 23
#      LUT1                        : 80
#      LUT2                        : 80
#      LUT3                        : 193
#      LUT4                        : 107
#      LUT5                        : 200
#      LUT6                        : 433
#      MUXCY                       : 154
#      MUXF7                       : 40
#      VCC                         : 1
#      XORCY                       : 162
# FlipFlops/Latches                : 382
#      FD                          : 87
#      FD_1                        : 1
#      FDC                         : 24
#      FDE                         : 81
#      FDE_1                       : 8
#      FDP                         : 6
#      FDR                         : 23
#      FDS                         : 1
#      LD                          : 64
#      LDC                         : 3
#      LDC_1                       : 2
#      LDCE_1                      : 1
#      LDE                         : 56
#      LDE_1                       : 24
#      LDP                         : 1
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 94
#      IBUF                        : 12
#      IOBUF                       : 16
#      OBUF                        : 66

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             378  out of  18224     2%  
 Number of Slice LUTs:                 1116  out of   9112    12%  
    Number used as Logic:              1116  out of   9112    12%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1250
   Number with an unused Flip Flop:     872  out of   1250    69%  
   Number with an unused LUT:           134  out of   1250    10%  
   Number of fully used LUT-FF pairs:   244  out of   1250    19%  
   Number of unique control sets:        50

IO Utilization: 
 Number of IOs:                          96
 Number of bonded IOBs:                  95  out of    232    40%  
    IOB Flip Flops/Latches:               4

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------------------+-------------------------------------------------+-------+
Clock Signal                                                                                         | Clock buffer(FF name)                           | Load  |
-----------------------------------------------------------------------------------------------------+-------------------------------------------------+-------+
comBtnrDeb/btn_deb                                                                                   | NONE(comCPU/comCLK/tmp[2]_dff_1_3)              | 15    |
comCPU/inctop(comCPU/comWB/entered11:O)                                                              | NONE(*)(comCPU/comAC/top_15)                    | 15    |
comCPU/comAC/RDIR_RDINT_AND_356_o(comCPU/comAC/RDIR_RDINT_AND_356_o1:O)                              | NONE(*)(comCPU/comAC/returnAddr_0)              | 16    |
comCPU/comCLK/tmp[2]_dff_1_0                                                                         | BUFG                                            | 64    |
comCPU/nMEM(comCPU/comMEM/nMEM1:O)                                                                   | NONE(*)(comCPU/comAC/nBLE)                      | 2     |
comCPU/comAC/nMEM_RDIR_OR_128_o(comCPU/comAC/nMEM_RDIR_OR_128_o1:O)                                  | NONE(*)(comCPU/comAC/address_0)                 | 16    |
comCPU/comAC/RDIR_RDINT_AND_422_o(comCPU/comAC/RDIR_RDINT_AND_422_o2:O)                              | NONE(*)(comCPU/comAC/Rtemp_0)                   | 8     |
comCPU/comAC/RDIR_RDINT_AND_471_o(comCPU/comAC/RDIR_RDINT_AND_471_o1:O)                              | NONE(*)(comCPU/comAC/nPWR)                      | 2     |
nPREQ(comCPU/comAC/Mmux_nPREQ11:O)                                                                   | NONE(*)(comIOConv/newImr_7)                     | 8     |
comCPU/comAC/nPWR                                                                                    | NONE(comIOConv/imrUpdate)                       | 1     |
comIOConv/comINTctrl/intrUpdate_entered_OR_17_o(comIOConv/comINTctrl/intrUpdate_entered_OR_17_o1:O)  | NONE(*)(comIOConv/comINTctrl/nextService)       | 1     |
comIOConv/imrUpdate                                                                                  | NONE(comIOConv/comINTctrl/newImr[7]_dff_2_7)    | 8     |
CLK                                                                                                  | BUFGP                                           | 54    |
comPmodCLP/OneUSClk                                                                                  | NONE(comPmodCLP/stCur_FSM_FFd2)                 | 16    |
comsegDisplay/js_15                                                                                  | NONE(comsegDisplay/seg_7)                       | 19    |
comCPU/comCLK/tmp[2]_dff_1_3                                                                         | NONE(comCPU/comWB/PCnew_15)                     | 16    |
comCPU/comCLK/tmp[2]_dff_1_1                                                                         | BUFG                                            | 32    |
comCPU/comEX/T1_IR[15]_AND_102_o(comCPU/comEX/T1_IR[15]_AND_102_o1:O)                                | NONE(*)(comCPU/comEX/intAddr_1)                 | 3     |
comCPU/Rupdate(comCPU/comWB/Rupdate1:O)                                                              | BUFG(*)(comCPU/comEX/Reg_0_7)                   | 64    |
comCPU/comCLK/tmp[2]_dff_1_2                                                                         | NONE(comCPU/comMEM/Rtemp_7)                     | 8     |
comCPU/comAC/nRD_G(comCPU/comAC/nRD_G:O)                                                             | NONE(*)(comCPU/comAC/nRD)                       | 2     |
comIOConv/comINTctrl/intrUpdate_PWR_8_o_AND_39_o(comIOConv/comINTctrl/intrUpdate_PWR_8_o_AND_39_o1:O)| NONE(*)(comIOConv/comINTctrl/runningPort_0_LDC) | 1     |
isrUpdate(comCPU/comEX/Mmux_isrUpdate11:O)                                                           | NONE(*)(comIOConv/comINTctrl/runningPort_0_C_0) | 8     |
comIOConv/comINTctrl/intrUpdate_PWR_8_o_AND_37_o(comIOConv/comINTctrl/intrUpdate_PWR_8_o_AND_37_o1:O)| NONE(*)(comIOConv/comINTctrl/runningPort_1_LDC) | 1     |
comIOConv/comINTctrl/intrUpdate_PWR_8_o_AND_34_o(comIOConv/comINTctrl/intrUpdate_PWR_8_o_AND_34_o1:O)| NONE(*)(comIOConv/comINTctrl/runningPort_3_LDC1)| 1     |
comIOConv/comINTctrl/intrUpdate_PWR_8_o_AND_35_o(comIOConv/comINTctrl/intrUpdate_PWR_8_o_AND_35_o1:O)| NONE(*)(comIOConv/comINTctrl/runningPort_2_LDC) | 1     |
-----------------------------------------------------------------------------------------------------+-------------------------------------------------+-------+
(*) These 16 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.045ns (Maximum Frequency: 198.230MHz)
   Minimum input arrival time before clock: 6.950ns
   Maximum output required time after clock: 12.433ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'comBtnrDeb/btn_deb'
  Clock period: 4.711ns (frequency: 212.278MHz)
  Total number of paths / destination ports: 34 / 23
-------------------------------------------------------------------------
Delay:               2.355ns (Levels of Logic = 1)
  Source:            comCPU/comCLK/tmp[2]_dff_1_1_1 (FF)
  Destination:       comCPU/comEX/ALUOUT_7 (FF)
  Source Clock:      comBtnrDeb/btn_deb rising
  Destination Clock: comBtnrDeb/btn_deb falling

  Data Path: comCPU/comCLK/tmp[2]_dff_1_1_1 to comCPU/comEX/ALUOUT_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.580  comCPU/comCLK/tmp[2]_dff_1_1_1 (comCPU/comCLK/tmp[2]_dff_1_1_1)
     LUT6:I5->O            8   0.205   0.802  comCPU/comEX/_n0343_inv1 (comCPU/comEX/_n0343_inv)
     FDE_1:CE                  0.322          comCPU/comEX/ALUOUT_0
    ----------------------------------------
    Total                      2.355ns (0.974ns logic, 1.381ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comCPU/inctop'
  Clock period: 2.559ns (frequency: 390.732MHz)
  Total number of paths / destination ports: 225 / 15
-------------------------------------------------------------------------
Delay:               2.559ns (Levels of Logic = 15)
  Source:            comCPU/comAC/top_2 (FF)
  Destination:       comCPU/comAC/top_15 (FF)
  Source Clock:      comCPU/inctop rising
  Destination Clock: comCPU/inctop rising

  Data Path: comCPU/comAC/top_2 to comCPU/comAC/top_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.447   1.227  comCPU/comAC/top_2 (comCPU/comAC/top_2)
     LUT5:I0->O            1   0.203   0.000  comCPU/comAC/Maccum_top_lut<2> (comCPU/comAC/Maccum_top_lut<2>)
     MUXCY:S->O            1   0.172   0.000  comCPU/comAC/Maccum_top_cy<2> (comCPU/comAC/Maccum_top_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  comCPU/comAC/Maccum_top_cy<3> (comCPU/comAC/Maccum_top_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  comCPU/comAC/Maccum_top_cy<4> (comCPU/comAC/Maccum_top_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  comCPU/comAC/Maccum_top_cy<5> (comCPU/comAC/Maccum_top_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  comCPU/comAC/Maccum_top_cy<6> (comCPU/comAC/Maccum_top_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  comCPU/comAC/Maccum_top_cy<7> (comCPU/comAC/Maccum_top_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  comCPU/comAC/Maccum_top_cy<8> (comCPU/comAC/Maccum_top_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  comCPU/comAC/Maccum_top_cy<9> (comCPU/comAC/Maccum_top_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  comCPU/comAC/Maccum_top_cy<10> (comCPU/comAC/Maccum_top_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  comCPU/comAC/Maccum_top_cy<11> (comCPU/comAC/Maccum_top_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  comCPU/comAC/Maccum_top_cy<12> (comCPU/comAC/Maccum_top_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  comCPU/comAC/Maccum_top_cy<13> (comCPU/comAC/Maccum_top_cy<13>)
     MUXCY:CI->O           0   0.019   0.000  comCPU/comAC/Maccum_top_cy<14> (comCPU/comAC/Maccum_top_cy<14>)
     XORCY:CI->O           1   0.180   0.000  comCPU/comAC/Maccum_top_xor<15> (comCPU/comAC/Result<15>)
     FDE:D                     0.102          comCPU/comAC/top_15
    ----------------------------------------
    Total                      2.559ns (1.332ns logic, 1.227ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comCPU/comAC/RDIR_RDINT_AND_422_o'
  Clock period: 2.484ns (frequency: 402.560MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               2.484ns (Levels of Logic = 2)
  Source:            comCPU/comAC/Rtemp_0 (LATCH)
  Destination:       comCPU/comAC/Rtemp_0 (LATCH)
  Source Clock:      comCPU/comAC/RDIR_RDINT_AND_422_o falling
  Destination Clock: comCPU/comAC/RDIR_RDINT_AND_422_o falling

  Data Path: comCPU/comAC/Rtemp_0 to comCPU/comAC/Rtemp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.498   0.961  comCPU/comAC/Rtemp_0 (comCPU/comAC/Rtemp_0)
     LUT6:I1->O            1   0.203   0.580  comCPU/comAC/Mmux_Rtemp[7]_DBUS[8]_MUX_999_o22 (comCPU/comAC/Mmux_Rtemp[7]_DBUS[8]_MUX_999_o22)
     LUT5:I4->O            1   0.205   0.000  comCPU/comAC/Mmux_Rtemp[7]_DBUS[8]_MUX_999_o24 (comCPU/comAC/Rtemp[7]_DBUS[8]_MUX_999_o)
     LD:D                      0.037          comCPU/comAC/Rtemp_0
    ----------------------------------------
    Total                      2.484ns (0.943ns logic, 1.541ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.016ns (frequency: 199.372MHz)
  Total number of paths / destination ports: 2057 / 56
-------------------------------------------------------------------------
Delay:               5.016ns (Levels of Logic = 4)
  Source:            comPmodCLP/count_19 (FF)
  Destination:       comPmodCLP/count_11 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: comPmodCLP/count_19 to comPmodCLP/count_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   1.028  comPmodCLP/count_19 (comPmodCLP/count_19)
     LUT5:I0->O            1   0.203   0.684  comPmodCLP/delayOK2 (comPmodCLP/delayOK2)
     LUT6:I4->O            4   0.203   0.912  comPmodCLP/delayOK4 (comPmodCLP/delayOK4)
     LUT6:I3->O           17   0.205   1.028  comPmodCLP/delayOK13 (comPmodCLP/delayOK)
     LUT2:I1->O            1   0.205   0.000  comPmodCLP/count_11_rstpot (comPmodCLP/count_11_rstpot)
     FD:D                      0.102          comPmodCLP/count_11
    ----------------------------------------
    Total                      5.016ns (1.365ns logic, 3.651ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comPmodCLP/OneUSClk'
  Clock period: 4.900ns (frequency: 204.088MHz)
  Total number of paths / destination ports: 363 / 16
-------------------------------------------------------------------------
Delay:               4.900ns (Levels of Logic = 4)
  Source:            comPmodCLP/stCur_FSM_FFd8 (FF)
  Destination:       comPmodCLP/lcd_cmd_ptr_2 (FF)
  Source Clock:      comPmodCLP/OneUSClk rising
  Destination Clock: comPmodCLP/OneUSClk rising

  Data Path: comPmodCLP/stCur_FSM_FFd8 to comPmodCLP/lcd_cmd_ptr_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.447   1.050  comPmodCLP/stCur_FSM_FFd8 (comPmodCLP/stCur_FSM_FFd8)
     LUT6:I2->O            7   0.203   0.878  comPmodCLP/delayOK8 (comPmodCLP/delayOK8)
     LUT6:I4->O           17   0.203   1.028  comPmodCLP/delayOK13 (comPmodCLP/delayOK)
     LUT6:I5->O            1   0.205   0.580  comPmodCLP/lcd_cmd_ptr_2_glue_set_SW2 (N236)
     LUT6:I5->O            1   0.205   0.000  comPmodCLP/lcd_cmd_ptr_2_rstpot (comPmodCLP/lcd_cmd_ptr_2_rstpot)
     FD:D                      0.102          comPmodCLP/lcd_cmd_ptr_2
    ----------------------------------------
    Total                      4.900ns (1.365ns logic, 3.535ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comsegDisplay/js_15'
  Clock period: 5.045ns (frequency: 198.230MHz)
  Total number of paths / destination ports: 372 / 19
-------------------------------------------------------------------------
Delay:               5.045ns (Levels of Logic = 5)
  Source:            comsegDisplay/shift_0 (FF)
  Destination:       comsegDisplay/seg_1 (FF)
  Source Clock:      comsegDisplay/js_15 rising
  Destination Clock: comsegDisplay/js_15 rising

  Data Path: comsegDisplay/shift_0 to comsegDisplay/seg_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              20   0.447   1.093  comsegDisplay/shift_0 (comsegDisplay/shift_0)
     LUT3:I2->O           11   0.205   1.247  comsegDisplay/Mmux_shift[3]_digit4[7]_wide_mux_2_OUT1101 (comsegDisplay/Mmux_shift[3]_digit4[7]_wide_mux_2_OUT110)
     LUT6:I0->O            1   0.203   0.000  comsegDisplay/Mmux_shift[3]_digit4[7]_wide_mux_2_OUT823_G (N333)
     MUXF7:I1->O           2   0.140   0.617  comsegDisplay/Mmux_shift[3]_digit4[7]_wide_mux_2_OUT823 (comsegDisplay/Mmux_shift[3]_digit4[7]_wide_mux_2_OUT823)
     LUT3:I2->O            1   0.205   0.580  comsegDisplay/Mmux_shift[3]_digit4[7]_wide_mux_2_OUT8211 (comsegDisplay/Mmux_shift[3]_digit4[7]_wide_mux_2_OUT82)
     LUT6:I5->O            1   0.205   0.000  comsegDisplay/Mmux_shift[3]_digit4[7]_wide_mux_2_OUT815 (comsegDisplay/shift[3]_digit4[7]_wide_mux_2_OUT<1>)
     FD:D                      0.102          comsegDisplay/seg_1
    ----------------------------------------
    Total                      5.045ns (1.507ns logic, 3.538ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comCPU/comCLK/tmp[2]_dff_1_0'
  Clock period: 1.114ns (frequency: 897.787MHz)
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               1.114ns (Levels of Logic = 0)
  Source:            comCPU/comAC/IR_0 (LATCH)
  Destination:       comCPU/comIF/IRout_0 (LATCH)
  Source Clock:      comCPU/comCLK/tmp[2]_dff_1_0 falling
  Destination Clock: comCPU/comCLK/tmp[2]_dff_1_0 falling

  Data Path: comCPU/comAC/IR_0 to comCPU/comIF/IRout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  comCPU/comAC/IR_0 (comCPU/comAC/IR_0)
     LDE:D                     0.037          comCPU/comIF/IRout_0
    ----------------------------------------
    Total                      1.114ns (0.535ns logic, 0.579ns route)
                                       (48.0% logic, 52.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'isrUpdate'
  Clock period: 1.666ns (frequency: 600.402MHz)
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Delay:               1.666ns (Levels of Logic = 1)
  Source:            comIOConv/comINTctrl/runningPort_1_P_1 (FF)
  Destination:       comIOConv/comINTctrl/runningPort_1_C_1 (FF)
  Source Clock:      isrUpdate rising
  Destination Clock: isrUpdate rising

  Data Path: comIOConv/comINTctrl/runningPort_1_P_1 to comIOConv/comINTctrl/runningPort_1_C_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              4   0.447   0.912  comIOConv/comINTctrl/runningPort_1_P_1 (comIOConv/comINTctrl/runningPort_1_P_1)
     LUT4:I1->O            2   0.205   0.000  comIOConv/comINTctrl/Mmux_GND_8_o_runningPort[31]_mux_14_OUT121 (comIOConv/comINTctrl/GND_8_o_runningPort[31]_mux_14_OUT<1>)
     FDC:D                     0.102          comIOConv/comINTctrl/runningPort_1_C_1
    ----------------------------------------
    Total                      1.666ns (0.754ns logic, 0.912ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comBtnrDeb/btn_deb'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              2.943ns (Levels of Logic = 1)
  Source:            btns (PAD)
  Destination:       comCPU/comCLK/tmp[2]_dff_1_3 (FF)
  Destination Clock: comBtnrDeb/btn_deb rising

  Data Path: btns to comCPU/comCLK/tmp[2]_dff_1_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.222   1.291  btns_IBUF (btns_IBUF)
     FDC:CLR                   0.430          comCPU/comCLK/tmp[2]_dff_1_0
    ----------------------------------------
    Total                      2.943ns (1.652ns logic, 1.291ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/comAC/RDIR_RDINT_AND_356_o'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.942ns (Levels of Logic = 1)
  Source:            MemDB<0> (PAD)
  Destination:       comCPU/comAC/returnAddr_0 (LATCH)
  Destination Clock: comCPU/comAC/RDIR_RDINT_AND_356_o falling

  Data Path: MemDB<0> to comCPU/comAC/returnAddr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           4   1.222   0.683  MemDB_0_IOBUF (N55)
     LD:D                      0.037          comCPU/comAC/returnAddr_0
    ----------------------------------------
    Total                      1.942ns (1.259ns logic, 0.683ns route)
                                       (64.8% logic, 35.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/comCLK/tmp[2]_dff_1_0'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.942ns (Levels of Logic = 1)
  Source:            MemDB<1> (PAD)
  Destination:       comCPU/comAC/serviceAddr_1 (LATCH)
  Destination Clock: comCPU/comCLK/tmp[2]_dff_1_0 rising

  Data Path: MemDB<1> to comCPU/comAC/serviceAddr_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           4   1.222   0.683  MemDB_1_IOBUF (N54)
     LDE_1:D                   0.037          comCPU/comAC/serviceAddr_1
    ----------------------------------------
    Total                      1.942ns (1.259ns logic, 0.683ns route)
                                       (64.8% logic, 35.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/comAC/RDIR_RDINT_AND_422_o'
  Total number of paths / destination ports: 24 / 8
-------------------------------------------------------------------------
Offset:              3.957ns (Levels of Logic = 4)
  Source:            sw<0> (PAD)
  Destination:       comCPU/comAC/Rtemp_0 (LATCH)
  Destination Clock: comCPU/comAC/RDIR_RDINT_AND_422_o falling

  Data Path: sw<0> to comCPU/comAC/Rtemp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.684  sw_0_IBUF (sw_0_IBUF)
     LUT3:I1->O            2   0.203   0.721  comCPU/comAC/Mmux_Rtemp[7]_DBUS[8]_MUX_999_o211 (comCPU/comAC/Mmux_Rtemp[7]_DBUS[8]_MUX_999_o21)
     LUT6:I4->O            1   0.203   0.684  comCPU/comAC/Mmux_Rtemp[7]_DBUS[8]_MUX_999_o21 (comCPU/comAC/Mmux_Rtemp[7]_DBUS[8]_MUX_999_o2)
     LUT5:I3->O            1   0.203   0.000  comCPU/comAC/Mmux_Rtemp[7]_DBUS[8]_MUX_999_o24 (comCPU/comAC/Rtemp[7]_DBUS[8]_MUX_999_o)
     LD:D                      0.037          comCPU/comAC/Rtemp_0
    ----------------------------------------
    Total                      3.957ns (1.868ns logic, 2.089ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'nPREQ'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.213ns (Levels of Logic = 3)
  Source:            sw<7> (PAD)
  Destination:       comIOConv/newImr_7 (LATCH)
  Destination Clock: nPREQ rising

  Data Path: sw<7> to comIOConv/newImr_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.684  sw_7_IBUF (sw_7_IBUF)
     LUT3:I1->O            2   0.203   0.864  comCPU/comAC/Mmux_Rtemp[7]_DBUS[15]_MUX_915_o211 (comCPU/comAC/Mmux_Rtemp[7]_DBUS[15]_MUX_915_o21)
     LUT5:I1->O            1   0.203   0.000  IODB<7>LogicTrst1 (IODB<7>)
     LDE_1:D                   0.037          comIOConv/newImr_7
    ----------------------------------------
    Total                      3.213ns (1.665ns logic, 1.548ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              3.356ns (Levels of Logic = 2)
  Source:            btnr (PAD)
  Destination:       comBtnrDeb/btn_deb (FF)
  Destination Clock: CLK rising

  Data Path: btnr to comBtnrDeb/btn_deb
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.027  btnr_IBUF (btnr_IBUF)
     INV:I->O              1   0.206   0.579  comBtnrDeb/btn_inv1_INV_0 (comBtnrDeb/btn_inv)
     FDE:CE                    0.322          comBtnrDeb/btn_deb
    ----------------------------------------
    Total                      3.356ns (1.750ns logic, 1.606ns route)
                                       (52.2% logic, 47.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comPmodCLP/OneUSClk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.049ns (Levels of Logic = 2)
  Source:            btns (PAD)
  Destination:       comPmodCLP/stCur_FSM_FFd4 (FF)
  Destination Clock: comPmodCLP/OneUSClk rising

  Data Path: btns to comPmodCLP/stCur_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.222   1.520  btns_IBUF (btns_IBUF)
     LUT3:I0->O            1   0.205   0.000  comPmodCLP/stCur_FSM_FFd4_rstpot (comPmodCLP/stCur_FSM_FFd4_rstpot)
     FD:D                      0.102          comPmodCLP/stCur_FSM_FFd4
    ----------------------------------------
    Total                      3.049ns (1.529ns logic, 1.520ns route)
                                       (50.1% logic, 49.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comsegDisplay/js_15'
  Total number of paths / destination ports: 95 / 8
-------------------------------------------------------------------------
Offset:              6.950ns (Levels of Logic = 6)
  Source:            btnd (PAD)
  Destination:       comsegDisplay/seg_0 (FF)
  Destination Clock: comsegDisplay/js_15 rising

  Data Path: btnd to comsegDisplay/seg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.222   1.277  btnd_IBUF (btnd_IBUF)
     LUT5:I0->O            2   0.203   0.981  comsegDisplay/btnu1111 (comsegDisplay/btnu111)
     LUT6:I0->O            1   0.203   0.580  comsegDisplay/Mmux_shift[3]_digit4[7]_wide_mux_2_OUT410_SW0 (N302)
     LUT6:I5->O            1   0.205   0.944  comsegDisplay/Mmux_shift[3]_digit4[7]_wide_mux_2_OUT410 (comsegDisplay/Mmux_shift[3]_digit4[7]_wide_mux_2_OUT49)
     LUT6:I0->O            1   0.203   0.827  comsegDisplay/Mmux_shift[3]_digit4[7]_wide_mux_2_OUT414 (comsegDisplay/Mmux_shift[3]_digit4[7]_wide_mux_2_OUT413)
     LUT4:I0->O            1   0.203   0.000  comsegDisplay/Mmux_shift[3]_digit4[7]_wide_mux_2_OUT415 (comsegDisplay/shift[3]_digit4[7]_wide_mux_2_OUT<0>)
     FD:D                      0.102          comsegDisplay/seg_0
    ----------------------------------------
    Total                      6.950ns (2.341ns logic, 4.609ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/comCLK/tmp[2]_dff_1_3'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              2.943ns (Levels of Logic = 1)
  Source:            btns (PAD)
  Destination:       comCPU/comWB/PCnew_15 (FF)
  Destination Clock: comCPU/comCLK/tmp[2]_dff_1_3 rising

  Data Path: btns to comCPU/comWB/PCnew_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.222   1.291  btns_IBUF (btns_IBUF)
     FDC:CLR                   0.430          comCPU/comWB/PCnew_0
    ----------------------------------------
    Total                      2.943ns (1.652ns logic, 1.291ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comBtnrDeb/btn_deb'
  Total number of paths / destination ports: 627 / 40
-------------------------------------------------------------------------
Offset:              10.326ns (Levels of Logic = 6)
  Source:            comCPU/comCLK/tmp[2]_dff_1_2 (FF)
  Destination:       led<7> (PAD)
  Source Clock:      comBtnrDeb/btn_deb rising

  Data Path: comCPU/comCLK/tmp[2]_dff_1_2 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             17   0.447   1.256  comCPU/comCLK/tmp[2]_dff_1_2 (comCPU/comCLK/tmp[2]_dff_1_2)
     LUT3:I0->O            6   0.205   0.745  comCPU/comMEM/RD11 (comCPU/comMEM/RD1)
     LUT5:I4->O           40   0.205   1.406  comCPU/comMEM/pushPC1 (comCPU/pushPC)
     LUT6:I5->O            3   0.205   0.898  comCPU/comAC/RDIR_RDINT_AND_273_o_inv21 (comCPU/comAC/RDIR_RDINT_AND_273_o_inv2)
     LUT6:I2->O           24   0.203   1.401  comIOConv/nPREQ_nPRD_AND_58_o_inv1 (comIOConv/nPREQ_nPRD_AND_58_o_inv)
     LUT4:I1->O            1   0.205   0.579  comIOConv/Mmux_led11 (led_0_OBUF)
     OBUF:I->O                 2.571          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                     10.326ns (4.041ns logic, 6.285ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comCPU/comCLK/tmp[2]_dff_1_0'
  Total number of paths / destination ports: 3562 / 47
-------------------------------------------------------------------------
Offset:              12.433ns (Levels of Logic = 8)
  Source:            comCPU/comIF/IRout_11 (LATCH)
  Destination:       JC<6> (PAD)
  Source Clock:      comCPU/comCLK/tmp[2]_dff_1_0 falling

  Data Path: comCPU/comIF/IRout_11 to JC<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q            120   0.498   2.274  comCPU/comIF/IRout_11 (comCPU/comIF/IRout_11)
     LUT5:I0->O           16   0.203   1.233  comPmodCLP/_n0422<15>1 (comPmodCLP/_n0422)
     LUT3:I0->O            2   0.205   0.961  comPmodCLP/_n037411 (comPmodCLP/_n0374_mmx_out1)
     LUT6:I1->O            1   0.203   0.684  comPmodCLP/Mmux_n0144456 (comPmodCLP/Mmux_n0144455)
     LUT6:I4->O            1   0.203   0.944  comPmodCLP/Mmux_n0144459 (comPmodCLP/Mmux_n0144458)
     LUT6:I0->O            1   0.203   0.684  comPmodCLP/Mmux_n01444512 (comPmodCLP/Mmux_n01444511)
     LUT6:I4->O            1   0.203   0.580  comPmodCLP/Mmux_n01444516 (comPmodCLP/Mmux_n01444515)
     LUT6:I5->O            1   0.205   0.579  comPmodCLP/Mmux_n01444535 (JC_6_OBUF)
     OBUF:I->O                 2.571          JC_6_OBUF (JC<6>)
    ----------------------------------------
    Total                     12.433ns (4.494ns logic, 7.939ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comCPU/comAC/nMEM_RDIR_OR_128_o'
  Total number of paths / destination ports: 71 / 39
-------------------------------------------------------------------------
Offset:              6.566ns (Levels of Logic = 3)
  Source:            comCPU/comAC/address_0 (LATCH)
  Destination:       MemDB<15> (PAD)
  Source Clock:      comCPU/comAC/nMEM_RDIR_OR_128_o falling

  Data Path: comCPU/comAC/address_0 to MemDB<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              24   0.498   1.277  comCPU/comAC/address_0 (comCPU/comAC/address_0)
     LUT2:I0->O            1   0.203   0.808  comCPU/comAC/RDIR_RDINT_AND_159_o_inv4 (comCPU/comAC/RDIR_RDINT_AND_159_o_inv4)
     LUT6:I3->O           16   0.205   1.004  comCPU/comAC/RDIR_RDINT_AND_159_o_inv5 (comCPU/comAC/RDIR_RDINT_AND_159_o_inv)
     IOBUF:T->IO               2.571          MemDB_15_IOBUF (MemDB<15>)
    ----------------------------------------
    Total                      6.566ns (3.477ns logic, 3.089ns route)
                                       (53.0% logic, 47.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comCPU/comAC/RDIR_RDINT_AND_471_o'
  Total number of paths / destination ports: 24 / 8
-------------------------------------------------------------------------
Offset:              6.914ns (Levels of Logic = 3)
  Source:            comCPU/comAC/nPWR (LATCH)
  Destination:       led<7> (PAD)
  Source Clock:      comCPU/comAC/RDIR_RDINT_AND_471_o falling

  Data Path: comCPU/comAC/nPWR to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              20   0.498   1.457  comCPU/comAC/nPWR (comCPU/comAC/nPWR)
     LUT6:I0->O           24   0.203   1.401  comIOConv/nPREQ_nPRD_AND_58_o_inv1 (comIOConv/nPREQ_nPRD_AND_58_o_inv)
     LUT4:I1->O            1   0.205   0.579  comIOConv/Mmux_led11 (led_0_OBUF)
     OBUF:I->O                 2.571          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                      6.914ns (3.477ns logic, 3.437ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comIOConv/comINTctrl/intrUpdate_entered_OR_17_o'
  Total number of paths / destination ports: 87 / 40
-------------------------------------------------------------------------
Offset:              9.345ns (Levels of Logic = 5)
  Source:            comIOConv/comINTctrl/nextService (LATCH)
  Destination:       led<7> (PAD)
  Source Clock:      comIOConv/comINTctrl/intrUpdate_entered_OR_17_o falling

  Data Path: comIOConv/comINTctrl/nextService to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              19   0.498   1.176  comIOConv/comINTctrl/nextService (comIOConv/comINTctrl/nextService)
     LUT5:I3->O           40   0.203   1.406  comCPU/comMEM/pushPC1 (comCPU/pushPC)
     LUT6:I5->O            3   0.205   0.898  comCPU/comAC/RDIR_RDINT_AND_273_o_inv21 (comCPU/comAC/RDIR_RDINT_AND_273_o_inv2)
     LUT6:I2->O           24   0.203   1.401  comIOConv/nPREQ_nPRD_AND_58_o_inv1 (comIOConv/nPREQ_nPRD_AND_58_o_inv)
     LUT4:I1->O            1   0.205   0.579  comIOConv/Mmux_led11 (led_0_OBUF)
     OBUF:I->O                 2.571          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                      9.345ns (3.885ns logic, 5.460ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 71 / 40
-------------------------------------------------------------------------
Offset:              9.841ns (Levels of Logic = 5)
  Source:            comBtnrDeb/btn_deb (FF)
  Destination:       led<7> (PAD)
  Source Clock:      CLK rising

  Data Path: comBtnrDeb/btn_deb to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             86   0.447   1.785  comBtnrDeb/btn_deb (comBtnrDeb/btn_deb)
     LUT2:I1->O           21   0.205   1.342  comCPU/comEX/RDINT1 (comCPU/RDINT)
     LUT6:I3->O            3   0.205   0.898  comCPU/comAC/RDIR_RDINT_AND_273_o_inv21 (comCPU/comAC/RDIR_RDINT_AND_273_o_inv2)
     LUT6:I2->O           24   0.203   1.401  comIOConv/nPREQ_nPRD_AND_58_o_inv1 (comIOConv/nPREQ_nPRD_AND_58_o_inv)
     LUT4:I1->O            1   0.205   0.579  comIOConv/Mmux_led11 (led_0_OBUF)
     OBUF:I->O                 2.571          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                      9.841ns (3.836ns logic, 6.005ns route)
                                       (39.0% logic, 61.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comsegDisplay/js_15'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              4.664ns (Levels of Logic = 1)
  Source:            comsegDisplay/shift_2 (FF)
  Destination:       an<1> (PAD)
  Source Clock:      comsegDisplay/js_15 rising

  Data Path: comsegDisplay/shift_2 to an<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              65   0.447   1.646  comsegDisplay/shift_2 (comsegDisplay/shift_2)
     OBUF:I->O                 2.571          an_1_OBUF (an<1>)
    ----------------------------------------
    Total                      4.664ns (3.018ns logic, 1.646ns route)
                                       (64.7% logic, 35.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comPmodCLP/OneUSClk'
  Total number of paths / destination ports: 655 / 10
-------------------------------------------------------------------------
Offset:              11.424ns (Levels of Logic = 7)
  Source:            comPmodCLP/lcd_cmd_ptr_0 (FF)
  Destination:       JC<2> (PAD)
  Source Clock:      comPmodCLP/OneUSClk rising

  Data Path: comPmodCLP/lcd_cmd_ptr_0 to JC<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              95   0.447   2.073  comPmodCLP/lcd_cmd_ptr_0 (comPmodCLP/lcd_cmd_ptr_0)
     LUT3:I0->O           17   0.205   1.028  comPmodCLP/Mmux_n01443511 (comPmodCLP/Mmux_n0144351)
     LUT5:I4->O            1   0.205   0.924  comPmodCLP/Mmux_n01441912 (comPmodCLP/Mmux_n01441911)
     LUT5:I0->O            1   0.203   0.944  comPmodCLP/Mmux_n01441915_SW0 (N286)
     LUT6:I0->O            1   0.203   0.808  comPmodCLP/Mmux_n01441915 (comPmodCLP/Mmux_n01441914)
     LUT6:I3->O            1   0.205   0.827  comPmodCLP/Mmux_n01441933 (comPmodCLP/Mmux_n01441932)
     LUT4:I0->O            1   0.203   0.579  comPmodCLP/Mmux_n01441952 (JC_2_OBUF)
     OBUF:I->O                 2.571          JC_2_OBUF (JC<2>)
    ----------------------------------------
    Total                     11.424ns (4.242ns logic, 7.182ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comCPU/Rupdate'
  Total number of paths / destination ports: 448 / 7
-------------------------------------------------------------------------
Offset:              9.888ns (Levels of Logic = 7)
  Source:            comCPU/comEX/Reg_7_7 (FF)
  Destination:       JC<0> (PAD)
  Source Clock:      comCPU/Rupdate rising

  Data Path: comCPU/comEX/Reg_7_7 to JC<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.447   1.058  comCPU/comEX/Reg_7_7 (comCPU/comEX/Reg_7_7)
     LUT4:I1->O            5   0.205   1.059  comPmodCLP/LCD_CMDS<35><7:0><8>1 (comPmodCLP/LCD_CMDS<35><0>)
     LUT6:I1->O            1   0.203   0.580  comPmodCLP/Mmux_n01446511 (comPmodCLP/Mmux_n01446511)
     LUT6:I5->O            2   0.205   0.617  comPmodCLP/Mmux_n01446512 (comPmodCLP/Mmux_n0144651)
     LUT6:I5->O            1   0.205   0.944  comPmodCLP/Mmux_n0144613 (comPmodCLP/Mmux_n0144612)
     LUT6:I0->O            1   0.203   0.808  comPmodCLP/Mmux_n0144615 (comPmodCLP/Mmux_n0144614)
     LUT5:I2->O            1   0.205   0.579  comPmodCLP/Mmux_n0144645 (JC_0_OBUF)
     OBUF:I->O                 2.571          JC_0_OBUF (JC<0>)
    ----------------------------------------
    Total                      9.888ns (4.244ns logic, 5.644ns route)
                                       (42.9% logic, 57.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comIOConv/comINTctrl/intrUpdate_PWR_8_o_AND_34_o'
  Total number of paths / destination ports: 13 / 7
-------------------------------------------------------------------------
Offset:              10.424ns (Levels of Logic = 8)
  Source:            comIOConv/comINTctrl/runningPort_3_LDC1 (LATCH)
  Destination:       JC<2> (PAD)
  Source Clock:      comIOConv/comINTctrl/intrUpdate_PWR_8_o_AND_34_o falling

  Data Path: comIOConv/comINTctrl/runningPort_3_LDC1 to JC<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              2   0.498   0.845  comIOConv/comINTctrl/runningPort_3_LDC1 (comIOConv/comINTctrl/runningPort_3_LDC1)
     LUT3:I0->O            6   0.205   1.089  comIOConv/comINTctrl/runningPort_31 (comIOConv/comINTctrl/runningPort_3)
     LUT5:I0->O            4   0.203   0.931  comPmodCLP/GND_27_o_intServicePort[31]_equal_40_o<31>11 (comPmodCLP/GND_27_o_intServicePort[31]_equal_40_o<31>1)
     LUT4:I0->O            3   0.203   0.898  comPmodCLP/GND_27_o_intServicePort[31]_equal_40_o<31>2 (comPmodCLP/GND_27_o_intServicePort[31]_equal_40_o)
     LUT5:I1->O            1   0.203   0.000  comPmodCLP/Mmux_n01441922_G (N307)
     MUXF7:I1->O           1   0.140   0.827  comPmodCLP/Mmux_n01441922 (comPmodCLP/Mmux_n01441921)
     LUT6:I2->O            1   0.203   0.827  comPmodCLP/Mmux_n01441933 (comPmodCLP/Mmux_n01441932)
     LUT4:I0->O            1   0.203   0.579  comPmodCLP/Mmux_n01441952 (JC_2_OBUF)
     OBUF:I->O                 2.571          JC_2_OBUF (JC<2>)
    ----------------------------------------
    Total                     10.424ns (4.429ns logic, 5.995ns route)
                                       (42.5% logic, 57.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'isrUpdate'
  Total number of paths / destination ports: 98 / 7
-------------------------------------------------------------------------
Offset:              10.247ns (Levels of Logic = 8)
  Source:            comIOConv/comINTctrl/runningPort_3_C_3 (FF)
  Destination:       JC<2> (PAD)
  Source Clock:      isrUpdate rising

  Data Path: comIOConv/comINTctrl/runningPort_3_C_3 to JC<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.721  comIOConv/comINTctrl/runningPort_3_C_3 (comIOConv/comINTctrl/runningPort_3_C_3)
     LUT3:I1->O            6   0.203   1.089  comIOConv/comINTctrl/runningPort_31 (comIOConv/comINTctrl/runningPort_3)
     LUT5:I0->O            4   0.203   0.931  comPmodCLP/GND_27_o_intServicePort[31]_equal_40_o<31>11 (comPmodCLP/GND_27_o_intServicePort[31]_equal_40_o<31>1)
     LUT4:I0->O            3   0.203   0.898  comPmodCLP/GND_27_o_intServicePort[31]_equal_40_o<31>2 (comPmodCLP/GND_27_o_intServicePort[31]_equal_40_o)
     LUT5:I1->O            1   0.203   0.000  comPmodCLP/Mmux_n01441922_G (N307)
     MUXF7:I1->O           1   0.140   0.827  comPmodCLP/Mmux_n01441922 (comPmodCLP/Mmux_n01441921)
     LUT6:I2->O            1   0.203   0.827  comPmodCLP/Mmux_n01441933 (comPmodCLP/Mmux_n01441932)
     LUT4:I0->O            1   0.203   0.579  comPmodCLP/Mmux_n01441952 (JC_2_OBUF)
     OBUF:I->O                 2.571          JC_2_OBUF (JC<2>)
    ----------------------------------------
    Total                     10.247ns (4.376ns logic, 5.871ns route)
                                       (42.7% logic, 57.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comIOConv/comINTctrl/intrUpdate_PWR_8_o_AND_39_o'
  Total number of paths / destination ports: 10 / 7
-------------------------------------------------------------------------
Offset:              10.023ns (Levels of Logic = 8)
  Source:            comIOConv/comINTctrl/runningPort_0_LDC (LATCH)
  Destination:       JC<2> (PAD)
  Source Clock:      comIOConv/comINTctrl/intrUpdate_PWR_8_o_AND_39_o falling

  Data Path: comIOConv/comINTctrl/runningPort_0_LDC to JC<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  comIOConv/comINTctrl/runningPort_0_LDC (comIOConv/comINTctrl/runningPort_0_LDC)
     LUT3:I0->O            3   0.205   0.651  comIOConv/comINTctrl/runningPort_01 (comIOConv/comINTctrl/runningPort_0)
     LUT5:I4->O            4   0.205   0.931  comPmodCLP/GND_27_o_intServicePort[31]_equal_40_o<31>11 (comPmodCLP/GND_27_o_intServicePort[31]_equal_40_o<31>1)
     LUT4:I0->O            3   0.203   0.898  comPmodCLP/GND_27_o_intServicePort[31]_equal_40_o<31>2 (comPmodCLP/GND_27_o_intServicePort[31]_equal_40_o)
     LUT5:I1->O            1   0.203   0.000  comPmodCLP/Mmux_n01441922_G (N307)
     MUXF7:I1->O           1   0.140   0.827  comPmodCLP/Mmux_n01441922 (comPmodCLP/Mmux_n01441921)
     LUT6:I2->O            1   0.203   0.827  comPmodCLP/Mmux_n01441933 (comPmodCLP/Mmux_n01441932)
     LUT4:I0->O            1   0.203   0.579  comPmodCLP/Mmux_n01441952 (JC_2_OBUF)
     OBUF:I->O                 2.571          JC_2_OBUF (JC<2>)
    ----------------------------------------
    Total                     10.023ns (4.431ns logic, 5.592ns route)
                                       (44.2% logic, 55.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comIOConv/comINTctrl/intrUpdate_PWR_8_o_AND_37_o'
  Total number of paths / destination ports: 13 / 7
-------------------------------------------------------------------------
Offset:              9.199ns (Levels of Logic = 7)
  Source:            comIOConv/comINTctrl/runningPort_1_LDC (LATCH)
  Destination:       JC<2> (PAD)
  Source Clock:      comIOConv/comINTctrl/intrUpdate_PWR_8_o_AND_37_o falling

  Data Path: comIOConv/comINTctrl/runningPort_1_LDC to JC<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  comIOConv/comINTctrl/runningPort_1_LDC (comIOConv/comINTctrl/runningPort_1_LDC)
     LUT5:I2->O            4   0.205   0.931  comPmodCLP/GND_27_o_intServicePort[31]_equal_40_o<31>11 (comPmodCLP/GND_27_o_intServicePort[31]_equal_40_o<31>1)
     LUT4:I0->O            3   0.203   0.898  comPmodCLP/GND_27_o_intServicePort[31]_equal_40_o<31>2 (comPmodCLP/GND_27_o_intServicePort[31]_equal_40_o)
     LUT5:I1->O            1   0.203   0.000  comPmodCLP/Mmux_n01441922_G (N307)
     MUXF7:I1->O           1   0.140   0.827  comPmodCLP/Mmux_n01441922 (comPmodCLP/Mmux_n01441921)
     LUT6:I2->O            1   0.203   0.827  comPmodCLP/Mmux_n01441933 (comPmodCLP/Mmux_n01441932)
     LUT4:I0->O            1   0.203   0.579  comPmodCLP/Mmux_n01441952 (JC_2_OBUF)
     OBUF:I->O                 2.571          JC_2_OBUF (JC<2>)
    ----------------------------------------
    Total                      9.199ns (4.226ns logic, 4.973ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comIOConv/comINTctrl/intrUpdate_PWR_8_o_AND_35_o'
  Total number of paths / destination ports: 13 / 7
-------------------------------------------------------------------------
Offset:              9.195ns (Levels of Logic = 6)
  Source:            comIOConv/comINTctrl/runningPort_2_LDC (LATCH)
  Destination:       JC<5> (PAD)
  Source Clock:      comIOConv/comINTctrl/intrUpdate_PWR_8_o_AND_35_o falling

  Data Path: comIOConv/comINTctrl/runningPort_2_LDC to JC<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  comIOConv/comINTctrl/runningPort_2_LDC (comIOConv/comINTctrl/runningPort_2_LDC)
     LUT3:I0->O            7   0.205   1.118  comIOConv/comINTctrl/runningPort_21 (comIOConv/comINTctrl/runningPort_2)
     LUT5:I0->O            2   0.203   0.864  comPmodCLP/intServicePort[3]_GND_27_o_wide_mux_40_OUT<3>1 (comPmodCLP/intServicePort[3]_GND_27_o_wide_mux_40_OUT<5>)
     LUT6:I2->O            1   0.203   0.808  comPmodCLP/Mmux_n0144397 (comPmodCLP/Mmux_n0144396)
     LUT6:I3->O            1   0.205   0.827  comPmodCLP/Mmux_n0144398 (comPmodCLP/Mmux_n0144397)
     LUT5:I1->O            1   0.203   0.579  comPmodCLP/Mmux_n01443919 (JC_5_OBUF)
     OBUF:I->O                 2.571          JC_5_OBUF (JC<5>)
    ----------------------------------------
    Total                      9.195ns (4.088ns logic, 5.107ns route)
                                       (44.5% logic, 55.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comCPU/inctop'
  Total number of paths / destination ports: 135 / 15
-------------------------------------------------------------------------
Offset:              7.425ns (Levels of Logic = 18)
  Source:            comCPU/comAC/top_2 (FF)
  Destination:       MemAdr<15> (PAD)
  Source Clock:      comCPU/inctop rising

  Data Path: comCPU/comAC/top_2 to MemAdr<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.447   0.882  comCPU/comAC/top_2 (comCPU/comAC/top_2)
     INV:I->O              1   0.206   0.000  comCPU/comAC/Msub_GND_108_o_GND_108_o_sub_7_OUT<15:0>_lut<2>_INV_0 (comCPU/comAC/Msub_GND_108_o_GND_108_o_sub_7_OUT<15:0>_lut<2>)
     MUXCY:S->O            1   0.172   0.000  comCPU/comAC/Msub_GND_108_o_GND_108_o_sub_7_OUT<15:0>_cy<2> (comCPU/comAC/Msub_GND_108_o_GND_108_o_sub_7_OUT<15:0>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  comCPU/comAC/Msub_GND_108_o_GND_108_o_sub_7_OUT<15:0>_cy<3> (comCPU/comAC/Msub_GND_108_o_GND_108_o_sub_7_OUT<15:0>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  comCPU/comAC/Msub_GND_108_o_GND_108_o_sub_7_OUT<15:0>_cy<4> (comCPU/comAC/Msub_GND_108_o_GND_108_o_sub_7_OUT<15:0>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  comCPU/comAC/Msub_GND_108_o_GND_108_o_sub_7_OUT<15:0>_cy<5> (comCPU/comAC/Msub_GND_108_o_GND_108_o_sub_7_OUT<15:0>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  comCPU/comAC/Msub_GND_108_o_GND_108_o_sub_7_OUT<15:0>_cy<6> (comCPU/comAC/Msub_GND_108_o_GND_108_o_sub_7_OUT<15:0>_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  comCPU/comAC/Msub_GND_108_o_GND_108_o_sub_7_OUT<15:0>_cy<7> (comCPU/comAC/Msub_GND_108_o_GND_108_o_sub_7_OUT<15:0>_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  comCPU/comAC/Msub_GND_108_o_GND_108_o_sub_7_OUT<15:0>_cy<8> (comCPU/comAC/Msub_GND_108_o_GND_108_o_sub_7_OUT<15:0>_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  comCPU/comAC/Msub_GND_108_o_GND_108_o_sub_7_OUT<15:0>_cy<9> (comCPU/comAC/Msub_GND_108_o_GND_108_o_sub_7_OUT<15:0>_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  comCPU/comAC/Msub_GND_108_o_GND_108_o_sub_7_OUT<15:0>_cy<10> (comCPU/comAC/Msub_GND_108_o_GND_108_o_sub_7_OUT<15:0>_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  comCPU/comAC/Msub_GND_108_o_GND_108_o_sub_7_OUT<15:0>_cy<11> (comCPU/comAC/Msub_GND_108_o_GND_108_o_sub_7_OUT<15:0>_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  comCPU/comAC/Msub_GND_108_o_GND_108_o_sub_7_OUT<15:0>_cy<12> (comCPU/comAC/Msub_GND_108_o_GND_108_o_sub_7_OUT<15:0>_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  comCPU/comAC/Msub_GND_108_o_GND_108_o_sub_7_OUT<15:0>_cy<13> (comCPU/comAC/Msub_GND_108_o_GND_108_o_sub_7_OUT<15:0>_cy<13>)
     MUXCY:CI->O           0   0.019   0.000  comCPU/comAC/Msub_GND_108_o_GND_108_o_sub_7_OUT<15:0>_cy<14> (comCPU/comAC/Msub_GND_108_o_GND_108_o_sub_7_OUT<15:0>_cy<14>)
     XORCY:CI->O           1   0.180   0.808  comCPU/comAC/Msub_GND_108_o_GND_108_o_sub_7_OUT<15:0>_xor<15> (comCPU/comAC/GND_108_o_GND_108_o_sub_7_OUT<15>)
     LUT6:I3->O            1   0.205   0.944  comCPU/comAC/Mmux_ABUS141 (comCPU/comAC/Mmux_ABUS14)
     LUT6:I0->O            1   0.203   0.579  comCPU/comAC/Mmux_ABUS142 (MemAdr_15_OBUF)
     OBUF:I->O                 2.571          MemAdr_15_OBUF (MemAdr<15>)
    ----------------------------------------
    Total                      7.425ns (4.212ns logic, 3.213ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comCPU/comAC/nRD_G'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            comCPU/comAC/nRD (LATCH)
  Destination:       MemOE (PAD)
  Source Clock:      comCPU/comAC/nRD_G falling

  Data Path: comCPU/comAC/nRD to MemOE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  comCPU/comAC/nRD (comCPU/comAC/nRD)
     OBUF:I->O                 2.571          MemOE_OBUF (MemOE)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comCPU/nMEM'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            comCPU/comAC/nBHE (LATCH)
  Destination:       RamUB (PAD)
  Source Clock:      comCPU/nMEM rising

  Data Path: comCPU/comAC/nBHE to RamUB
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC_1:G->Q            1   0.498   0.579  comCPU/comAC/nBHE (comCPU/comAC/nBHE)
     OBUF:I->O                 2.571          RamUB_OBUF (RamUB)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
CLK                |    5.016|         |         |         |
comPmodCLP/OneUSClk|    4.115|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comBtnrDeb/btn_deb
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
comBtnrDeb/btn_deb          |    2.011|         |    4.020|         |
comCPU/comCLK/tmp[2]_dff_1_0|         |         |    4.182|         |
comCPU/comCLK/tmp[2]_dff_1_1|         |         |    3.975|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/Rupdate
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
comBtnrDeb/btn_deb          |         |    1.528|         |         |
comCPU/comCLK/tmp[2]_dff_1_0|         |    4.279|         |         |
comCPU/comCLK/tmp[2]_dff_1_2|         |    1.630|         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comAC/RDIR_RDINT_AND_422_o
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
CLK                                            |         |         |    7.729|         |
comBtnrDeb/btn_deb                             |         |         |    8.214|         |
comCPU/comAC/RDIR_RDINT_AND_422_o              |         |         |    2.484|         |
comCPU/comAC/RDIR_RDINT_AND_471_o              |         |         |    4.802|         |
comCPU/comAC/nMEM_RDIR_OR_128_o                |         |         |    4.352|         |
comCPU/comCLK/tmp[2]_dff_1_0                   |         |         |    9.114|         |
comIOConv/comINTctrl/intrUpdate_entered_OR_17_o|         |         |    7.233|         |
comIOConv/imrUpdate                            |         |         |    3.215|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comAC/RDIR_RDINT_AND_471_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
comBtnrDeb/btn_deb          |         |         |    3.501|         |
comCPU/comCLK/tmp[2]_dff_1_0|         |         |    4.767|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comAC/nMEM_RDIR_OR_128_o
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
comBtnrDeb/btn_deb              |         |         |    3.843|         |
comCPU/comCLK/tmp[2]_dff_1_0    |         |         |    5.109|         |
comCPU/comCLK/tmp[2]_dff_1_1    |         |         |    1.766|         |
comCPU/comEX/T1_IR[15]_AND_102_o|         |         |    1.422|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comAC/nPWR
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
CLK                                            |    6.461|         |         |         |
comBtnrDeb/btn_deb                             |    6.945|         |         |         |
comCPU/comAC/nMEM_RDIR_OR_128_o                |         |    2.777|         |         |
comCPU/comCLK/tmp[2]_dff_1_0                   |         |    7.846|         |         |
comIOConv/comINTctrl/intrUpdate_entered_OR_17_o|         |    5.965|         |         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comAC/nRD_G
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
CLK                                            |         |         |    4.979|         |
comBtnrDeb/btn_deb                             |         |         |    5.952|         |
comCPU/comCLK/tmp[2]_dff_1_0                   |         |         |    6.852|         |
comIOConv/comINTctrl/intrUpdate_entered_OR_17_o|         |         |    4.971|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comCLK/tmp[2]_dff_1_0
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |    3.872|         |    2.553|         |
comBtnrDeb/btn_deb          |    3.566|         |         |         |
comCPU/comCLK/tmp[2]_dff_1_0|         |         |    1.114|         |
comCPU/comCLK/tmp[2]_dff_1_3|    1.128|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comCLK/tmp[2]_dff_1_1
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK                         |         |         |    2.553|         |
comCPU/Rupdate              |         |         |    1.940|         |
comCPU/comCLK/tmp[2]_dff_1_0|         |         |    4.769|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comCLK/tmp[2]_dff_1_2
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
comCPU/comAC/RDIR_RDINT_AND_422_o|         |         |    1.151|         |
comCPU/comCLK/tmp[2]_dff_1_0     |         |         |    4.099|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comCLK/tmp[2]_dff_1_3
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
comBtnrDeb/btn_deb                             |         |    7.431|         |         |
comCPU/comAC/RDIR_RDINT_AND_356_o              |         |    3.998|         |         |
comCPU/comCLK/tmp[2]_dff_1_0                   |    6.222|    7.998|         |         |
comCPU/comCLK/tmp[2]_dff_1_1                   |         |    5.921|         |         |
comIOConv/comINTctrl/intrUpdate_entered_OR_17_o|         |    6.952|         |         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comEX/T1_IR[15]_AND_102_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
comCPU/comCLK/tmp[2]_dff_1_0|         |         |    2.039|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/inctop
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
comCPU/comCLK/tmp[2]_dff_1_0|         |    4.237|         |         |
comCPU/inctop               |    2.559|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/nMEM
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
CLK                                            |    5.030|         |         |         |
comBtnrDeb/btn_deb                             |    5.760|         |         |         |
comCPU/comAC/nMEM_RDIR_OR_128_o                |         |    2.492|         |         |
comCPU/comCLK/tmp[2]_dff_1_0                   |         |    6.660|         |         |
comIOConv/comINTctrl/intrUpdate_entered_OR_17_o|         |    4.779|         |         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comIOConv/comINTctrl/intrUpdate_PWR_8_o_AND_34_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
comBtnrDeb/btn_deb          |         |         |    6.371|         |
comCPU/comCLK/tmp[2]_dff_1_0|         |         |    8.744|         |
comIOConv/imrUpdate         |         |         |    5.871|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comIOConv/comINTctrl/intrUpdate_PWR_8_o_AND_35_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
comBtnrDeb/btn_deb          |         |         |    5.348|         |
comCPU/comCLK/tmp[2]_dff_1_0|         |         |    7.721|         |
comIOConv/imrUpdate         |         |         |    4.848|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comIOConv/comINTctrl/intrUpdate_PWR_8_o_AND_37_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
comBtnrDeb/btn_deb          |         |         |    6.496|         |
comCPU/comCLK/tmp[2]_dff_1_0|         |         |    8.711|         |
comIOConv/imrUpdate         |         |         |    5.743|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comIOConv/comINTctrl/intrUpdate_PWR_8_o_AND_39_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
comBtnrDeb/btn_deb          |         |         |    6.610|         |
comCPU/comCLK/tmp[2]_dff_1_0|         |         |    8.825|         |
comIOConv/imrUpdate         |         |         |    5.833|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comIOConv/comINTctrl/intrUpdate_entered_OR_17_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
comBtnrDeb/btn_deb          |         |         |    4.648|         |
comCPU/comCLK/tmp[2]_dff_1_0|         |         |    6.895|         |
comIOConv/imrUpdate         |         |         |    4.022|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comIOConv/imrUpdate
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
nPREQ          |    1.179|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock comPmodCLP/OneUSClk
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
CLK                |    5.801|         |         |         |
comPmodCLP/OneUSClk|    4.900|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comsegDisplay/js_15
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
comBtnrDeb/btn_deb          |    3.120|    1.438|         |         |
comCPU/comCLK/tmp[2]_dff_1_0|    6.566|    6.263|         |         |
comCPU/inctop               |    5.722|         |         |         |
comsegDisplay/js_15         |    5.045|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock isrUpdate
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
CLK                                             |    3.918|         |         |         |
comBtnrDeb/btn_deb                              |    6.610|         |         |         |
comCPU/comCLK/tmp[2]_dff_1_0                    |         |    8.825|         |         |
comIOConv/comINTctrl/intrUpdate_PWR_8_o_AND_34_o|         |    1.667|         |         |
comIOConv/comINTctrl/intrUpdate_PWR_8_o_AND_35_o|         |    1.591|         |         |
comIOConv/comINTctrl/intrUpdate_PWR_8_o_AND_37_o|         |    1.591|         |         |
comIOConv/comINTctrl/intrUpdate_PWR_8_o_AND_39_o|         |    1.558|         |         |
comIOConv/imrUpdate                             |    5.833|         |         |         |
isrUpdate                                       |    1.666|         |         |         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock nPREQ
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
CLK                                            |    6.729|         |         |         |
comBtnrDeb/btn_deb                             |    7.213|    1.463|         |         |
comCPU/comAC/RDIR_RDINT_AND_471_o              |         |    3.801|         |         |
comCPU/comAC/nMEM_RDIR_OR_128_o                |         |    3.351|         |         |
comCPU/comCLK/tmp[2]_dff_1_0                   |         |    8.113|         |         |
comIOConv/comINTctrl/intrUpdate_entered_OR_17_o|         |    6.232|         |         |
comIOConv/imrUpdate                            |    2.471|         |         |         |
-----------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 13.31 secs
 
--> 

Total memory usage is 275972 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  223 (   0 filtered)
Number of infos    :   13 (   0 filtered)

