Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov  5 19:57:20 2020
| Host         : LAPTOP-GURVNUN2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (29)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (29)
-------------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.590      -11.892                      5                  108        0.181        0.000                      0                  108        4.500        0.000                       0                    87  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -2.590      -11.892                      5                  108        0.181        0.000                      0                  108        4.500        0.000                       0                    87  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            5  Failing Endpoints,  Worst Slack       -2.590ns,  Total Violation      -11.892ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.590ns  (required time - arrival time)
  Source:                 M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_state_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.563ns  (logic 5.800ns (46.167%)  route 6.763ns (53.833%))
  Logic Levels:           11  (DSP48E1=1 LUT3=2 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.546     5.130    clk_IBUF_BUFG
    SLICE_X55Y79         FDRE                                         r  M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  M_state_q_reg[2]/Q
                         net (fo=69, routed)          1.179     6.765    alu/addmul/Q[2]
    SLICE_X55Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.889 r  alu/addmul/result0_i_39/O
                         net (fo=3, routed)           0.677     7.566    alu/addmul/result0_i_39_n_0
    SLICE_X54Y85         LUT3 (Prop_lut3_I0_O)        0.124     7.690 r  alu/addmul/result0_i_18/O
                         net (fo=22, routed)          0.616     8.306    alu/addmul/A[14]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[14]_P[9])
                                                      3.841    12.147 r  alu/addmul/result0/P[9]
                         net (fo=2, routed)           0.793    12.940    alu/addmul/result0_n_96
    SLICE_X53Y82         LUT5 (Prop_lut5_I0_O)        0.124    13.064 r  alu/addmul/io_led_OBUF[9]_inst_i_5/O
                         net (fo=4, routed)           0.627    13.691    alu/addmul/sel0[9]
    SLICE_X53Y81         LUT6 (Prop_lut6_I5_O)        0.124    13.815 r  alu/addmul/io_led_OBUF[9]_inst_i_2/O
                         net (fo=8, routed)           0.586    14.401    alu/addmul/sel0__0[9]
    SLICE_X51Y81         LUT3 (Prop_lut3_I2_O)        0.124    14.525 r  alu/addmul/M_state_q[2]_i_16/O
                         net (fo=1, routed)           0.663    15.188    alu/addmul/M_state_q[2]_i_16_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I5_O)        0.124    15.312 r  alu/addmul/M_state_q[2]_i_12/O
                         net (fo=2, routed)           0.276    15.587    alu/addmul/M_state_q[2]_i_12_n_0
    SLICE_X57Y76         LUT5 (Prop_lut5_I4_O)        0.124    15.711 r  alu/addmul/M_state_q[2]_i_8/O
                         net (fo=4, routed)           0.695    16.406    alu/addmul/M_state_q[2]_i_8_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I4_O)        0.124    16.530 r  alu/addmul/M_state_q[4]_i_16/O
                         net (fo=1, routed)           0.000    16.530    alu/addmul/M_state_q[4]_i_16_n_0
    SLICE_X56Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    16.744 r  alu/addmul/M_state_q_reg[4]_i_7/O
                         net (fo=1, routed)           0.652    17.396    alu/addmul/M_state_q_reg[4]_i_7_n_0
    SLICE_X55Y81         LUT6 (Prop_lut6_I2_O)        0.297    17.693 r  alu/addmul/M_state_q[4]_i_2_comp/O
                         net (fo=1, routed)           0.000    17.693    alu_n_51
    SLICE_X55Y81         FDRE                                         r  M_state_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.432    14.836    clk_IBUF_BUFG
    SLICE_X55Y81         FDRE                                         r  M_state_q_reg[4]/C
                         clock pessimism              0.272    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X55Y81         FDRE (Setup_fdre_C_D)        0.031    15.104    M_state_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -17.693    
  -------------------------------------------------------------------
                         slack                                 -2.590    

Slack (VIOLATED) :        -2.489ns  (required time - arrival time)
  Source:                 M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.465ns  (logic 5.681ns (45.576%)  route 6.784ns (54.424%))
  Logic Levels:           10  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.546     5.130    clk_IBUF_BUFG
    SLICE_X55Y79         FDRE                                         r  M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  M_state_q_reg[2]/Q
                         net (fo=69, routed)          1.179     6.765    alu/addmul/Q[2]
    SLICE_X55Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.889 r  alu/addmul/result0_i_39/O
                         net (fo=3, routed)           0.677     7.566    alu/addmul/result0_i_39_n_0
    SLICE_X54Y85         LUT3 (Prop_lut3_I0_O)        0.124     7.690 r  alu/addmul/result0_i_18/O
                         net (fo=22, routed)          0.616     8.306    alu/addmul/A[14]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[14]_P[15])
                                                      3.841    12.147 r  alu/addmul/result0/P[15]
                         net (fo=1, routed)           0.768    12.915    alu/addmul/result0_n_90
    SLICE_X56Y84         LUT5 (Prop_lut5_I0_O)        0.124    13.039 r  alu/addmul/io_led_OBUF[16]_inst_i_3/O
                         net (fo=6, routed)           0.866    13.904    alu/addmul/M_addmul_n
    SLICE_X52Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.028 r  alu/addmul/M_state_q[3]_i_24_comp_1/O
                         net (fo=2, routed)           0.823    14.852    alu/addmul/M_state_q[3]_i_24_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I4_O)        0.124    14.976 r  alu/addmul/M_state_q[3]_i_13/O
                         net (fo=11, routed)          0.769    15.745    alu/addmul/data11[1]
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124    15.869 r  alu/addmul/M_state_q[0]_i_11/O
                         net (fo=1, routed)           0.424    16.293    alu/addmul/M_state_q[0]_i_11_n_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I3_O)        0.124    16.417 r  alu/addmul/M_state_q[0]_i_7/O
                         net (fo=1, routed)           0.000    16.417    alu/addmul/M_state_q[0]_i_7_n_0
    SLICE_X55Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    16.634 r  alu/addmul/M_state_q_reg[0]_i_3/O
                         net (fo=1, routed)           0.662    17.296    alu/addmul/M_state_q_reg[0]_i_3_n_0
    SLICE_X55Y82         LUT5 (Prop_lut5_I1_O)        0.299    17.595 r  alu/addmul/M_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000    17.595    alu_n_55
    SLICE_X55Y82         FDRE                                         r  M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.434    14.838    clk_IBUF_BUFG
    SLICE_X55Y82         FDRE                                         r  M_state_q_reg[0]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X55Y82         FDRE (Setup_fdre_C_D)        0.031    15.106    M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -17.595    
  -------------------------------------------------------------------
                         slack                                 -2.489    

Slack (VIOLATED) :        -2.307ns  (required time - arrival time)
  Source:                 M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.271ns  (logic 5.413ns (44.112%)  route 6.858ns (55.888%))
  Logic Levels:           10  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.546     5.130    clk_IBUF_BUFG
    SLICE_X55Y79         FDRE                                         r  M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  M_state_q_reg[2]/Q
                         net (fo=69, routed)          1.179     6.765    alu/addmul/Q[2]
    SLICE_X55Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.889 r  alu/addmul/result0_i_39/O
                         net (fo=3, routed)           0.677     7.566    alu/addmul/result0_i_39_n_0
    SLICE_X54Y85         LUT3 (Prop_lut3_I0_O)        0.124     7.690 r  alu/addmul/result0_i_18/O
                         net (fo=22, routed)          0.616     8.306    alu/addmul/A[14]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[14]_P[11])
                                                      3.841    12.147 f  alu/addmul/result0/P[11]
                         net (fo=1, routed)           0.512    12.659    alu/addmul/result0_n_94
    SLICE_X51Y82         LUT5 (Prop_lut5_I0_O)        0.124    12.783 f  alu/addmul/io_led_OBUF[11]_inst_i_5/O
                         net (fo=2, routed)           0.163    12.946    alu/addmul/sel0[11]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    13.070 f  alu/addmul/io_led_OBUF[11]_inst_i_2/O
                         net (fo=12, routed)          1.064    14.133    alu/addmul/sel0__0[11]
    SLICE_X50Y79         LUT6 (Prop_lut6_I1_O)        0.124    14.257 r  alu/addmul/M_state_q[4]_i_33_comp_1/O
                         net (fo=4, routed)           1.189    15.447    alu/addmul/M_state_q[4]_i_33_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.571 r  alu/addmul/M_state_q[3]_i_14/O
                         net (fo=3, routed)           0.589    16.159    alu/addmul/data12[1]
    SLICE_X52Y83         LUT4 (Prop_lut4_I2_O)        0.124    16.283 r  alu/addmul/M_state_q[1]_i_10/O
                         net (fo=1, routed)           0.465    16.749    alu/addmul/M_state_q[1]_i_10_n_0
    SLICE_X56Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.873 r  alu/addmul/M_state_q[1]_i_4/O
                         net (fo=1, routed)           0.404    17.277    alu/addmul/M_state_q[1]_i_4_n_0
    SLICE_X57Y83         LUT6 (Prop_lut6_I3_O)        0.124    17.401 r  alu/addmul/M_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000    17.401    alu_n_54
    SLICE_X57Y83         FDRE                                         r  M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.436    14.840    clk_IBUF_BUFG
    SLICE_X57Y83         FDRE                                         r  M_state_q_reg[1]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X57Y83         FDRE (Setup_fdre_C_D)        0.031    15.094    M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -17.401    
  -------------------------------------------------------------------
                         slack                                 -2.307    

Slack (VIOLATED) :        -2.298ns  (required time - arrival time)
  Source:                 M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_state_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.270ns  (logic 5.413ns (44.115%)  route 6.857ns (55.885%))
  Logic Levels:           10  (DSP48E1=1 LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.548     5.132    clk_IBUF_BUFG
    SLICE_X55Y81         FDRE                                         r  M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  M_state_q_reg[4]/Q
                         net (fo=75, routed)          1.090     6.678    alu/addmul/Q[4]
    SLICE_X55Y79         LUT6 (Prop_lut6_I1_O)        0.124     6.802 r  alu/addmul/result0_i_59/O
                         net (fo=1, routed)           0.637     7.439    alu/addmul/result0_i_59_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.563 r  alu/addmul/result0_i_29/O
                         net (fo=17, routed)          0.728     8.291    alu/addmul/A[3]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[3]_P[11])
                                                      3.841    12.132 f  alu/addmul/result0/P[11]
                         net (fo=1, routed)           0.512    12.645    alu/addmul/result0_n_94
    SLICE_X51Y82         LUT5 (Prop_lut5_I0_O)        0.124    12.769 f  alu/addmul/io_led_OBUF[11]_inst_i_5/O
                         net (fo=2, routed)           0.163    12.931    alu/addmul/sel0[11]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    13.055 f  alu/addmul/io_led_OBUF[11]_inst_i_2/O
                         net (fo=12, routed)          1.064    14.119    alu/addmul/sel0__0[11]
    SLICE_X50Y79         LUT6 (Prop_lut6_I1_O)        0.124    14.243 r  alu/addmul/M_state_q[4]_i_33_comp_1/O
                         net (fo=4, routed)           1.189    15.432    alu/addmul/M_state_q[4]_i_33_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.556 r  alu/addmul/M_state_q[3]_i_14/O
                         net (fo=3, routed)           0.189    15.745    alu/addmul/data12[1]
    SLICE_X52Y82         LUT2 (Prop_lut2_I0_O)        0.124    15.869 r  alu/addmul/M_state_q[3]_i_6/O
                         net (fo=1, routed)           0.882    16.751    alu/addmul/M_state_q[3]_i_6_n_0
    SLICE_X55Y78         LUT6 (Prop_lut6_I1_O)        0.124    16.875 r  alu/addmul/M_state_q[3]_i_2_comp_1/O
                         net (fo=1, routed)           0.403    17.278    alu/addmul/M_state_q[3]_i_2_n_0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    17.402 r  alu/addmul/M_state_q[3]_i_1/O
                         net (fo=1, routed)           0.000    17.402    alu_n_52
    SLICE_X55Y79         FDRE                                         r  M_state_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.431    14.835    clk_IBUF_BUFG
    SLICE_X55Y79         FDRE                                         r  M_state_q_reg[3]/C
                         clock pessimism              0.272    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X55Y79         FDRE (Setup_fdre_C_D)        0.032    15.104    M_state_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -17.402    
  -------------------------------------------------------------------
                         slack                                 -2.298    

Slack (VIOLATED) :        -2.207ns  (required time - arrival time)
  Source:                 M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_state_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.178ns  (logic 5.671ns (46.569%)  route 6.507ns (53.431%))
  Logic Levels:           10  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.548     5.132    clk_IBUF_BUFG
    SLICE_X55Y81         FDRE                                         r  M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  M_state_q_reg[4]/Q
                         net (fo=75, routed)          1.090     6.678    alu/addmul/Q[4]
    SLICE_X55Y79         LUT6 (Prop_lut6_I1_O)        0.124     6.802 r  alu/addmul/result0_i_59/O
                         net (fo=1, routed)           0.637     7.439    alu/addmul/result0_i_59_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.563 r  alu/addmul/result0_i_29/O
                         net (fo=17, routed)          0.728     8.291    alu/addmul/A[3]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[3]_P[2])
                                                      3.841    12.132 r  alu/addmul/result0/P[2]
                         net (fo=2, routed)           0.914    13.047    alu/addmul/result0_n_103
    SLICE_X56Y74         LUT5 (Prop_lut5_I0_O)        0.124    13.171 r  alu/addmul/io_led_OBUF[2]_inst_i_5/O
                         net (fo=4, routed)           0.201    13.371    alu/addmul/sel0[2]
    SLICE_X56Y74         LUT6 (Prop_lut6_I5_O)        0.124    13.495 r  alu/addmul/io_led_OBUF[2]_inst_i_2/O
                         net (fo=9, routed)           0.908    14.403    alu/addmul/sel0__0[2]
    SLICE_X51Y77         LUT4 (Prop_lut4_I0_O)        0.124    14.527 r  alu/addmul/M_state_q[4]_i_27/O
                         net (fo=6, routed)           0.845    15.372    alu/addmul/M_state_q[4]_i_27_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I3_O)        0.124    15.496 r  alu/addmul/M_state_q[4]_i_39/O
                         net (fo=1, routed)           0.591    16.087    alu/addmul/M_state_q[4]_i_39_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I5_O)        0.124    16.211 r  alu/addmul/M_state_q[2]_i_6/O
                         net (fo=1, routed)           0.000    16.211    alu/addmul/M_state_q[2]_i_6_n_0
    SLICE_X50Y80         MUXF7 (Prop_muxf7_I0_O)      0.209    16.420 r  alu/addmul/M_state_q_reg[2]_i_3/O
                         net (fo=1, routed)           0.592    17.013    alu/addmul/M_state_q_reg[2]_i_3_n_0
    SLICE_X55Y79         LUT6 (Prop_lut6_I2_O)        0.297    17.310 r  alu/addmul/M_state_q[2]_i_1_comp/O
                         net (fo=1, routed)           0.000    17.310    alu_n_53
    SLICE_X55Y79         FDRE                                         r  M_state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.431    14.835    clk_IBUF_BUFG
    SLICE_X55Y79         FDRE                                         r  M_state_q_reg[2]/C
                         clock pessimism              0.272    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X55Y79         FDRE (Setup_fdre_C_D)        0.031    15.103    M_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -17.310    
  -------------------------------------------------------------------
                         slack                                 -2.207    

Slack (MET) :             3.718ns  (required time - arrival time)
  Source:                 M_counter_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_state_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.939ns  (logic 0.952ns (16.030%)  route 4.987ns (83.970%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.612     5.196    clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  M_counter_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 f  M_counter_q_reg[11]/Q
                         net (fo=2, routed)           1.048     6.700    M_counter_q_reg[11]
    SLICE_X59Y70         LUT3 (Prop_lut3_I1_O)        0.124     6.824 r  M_state_q[4]_i_24/O
                         net (fo=1, routed)           0.304     7.128    M_state_q[4]_i_24_n_0
    SLICE_X59Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.252 f  M_state_q[4]_i_13/O
                         net (fo=1, routed)           0.776     8.029    M_state_q[4]_i_13_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I5_O)        0.124     8.153 r  M_state_q[4]_i_5/O
                         net (fo=6, routed)           1.796     9.949    M_state_d1
    SLICE_X60Y82         LUT5 (Prop_lut5_I4_O)        0.124    10.073 r  M_state_q[4]_i_1/O
                         net (fo=5, routed)           1.062    11.135    M_state_q[4]_i_1_n_0
    SLICE_X55Y79         FDRE                                         r  M_state_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.431    14.835    clk_IBUF_BUFG
    SLICE_X55Y79         FDRE                                         r  M_state_q_reg[2]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X55Y79         FDRE (Setup_fdre_C_CE)      -0.205    14.853    M_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                         -11.135    
  -------------------------------------------------------------------
                         slack                                  3.718    

Slack (MET) :             3.718ns  (required time - arrival time)
  Source:                 M_counter_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_state_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.939ns  (logic 0.952ns (16.030%)  route 4.987ns (83.970%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.612     5.196    clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  M_counter_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 f  M_counter_q_reg[11]/Q
                         net (fo=2, routed)           1.048     6.700    M_counter_q_reg[11]
    SLICE_X59Y70         LUT3 (Prop_lut3_I1_O)        0.124     6.824 r  M_state_q[4]_i_24/O
                         net (fo=1, routed)           0.304     7.128    M_state_q[4]_i_24_n_0
    SLICE_X59Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.252 f  M_state_q[4]_i_13/O
                         net (fo=1, routed)           0.776     8.029    M_state_q[4]_i_13_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I5_O)        0.124     8.153 r  M_state_q[4]_i_5/O
                         net (fo=6, routed)           1.796     9.949    M_state_d1
    SLICE_X60Y82         LUT5 (Prop_lut5_I4_O)        0.124    10.073 r  M_state_q[4]_i_1/O
                         net (fo=5, routed)           1.062    11.135    M_state_q[4]_i_1_n_0
    SLICE_X55Y79         FDRE                                         r  M_state_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.431    14.835    clk_IBUF_BUFG
    SLICE_X55Y79         FDRE                                         r  M_state_q_reg[3]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X55Y79         FDRE (Setup_fdre_C_CE)      -0.205    14.853    M_state_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                         -11.135    
  -------------------------------------------------------------------
                         slack                                  3.718    

Slack (MET) :             4.041ns  (required time - arrival time)
  Source:                 M_counter_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_state_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 0.952ns (16.943%)  route 4.667ns (83.057%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.612     5.196    clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  M_counter_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 f  M_counter_q_reg[11]/Q
                         net (fo=2, routed)           1.048     6.700    M_counter_q_reg[11]
    SLICE_X59Y70         LUT3 (Prop_lut3_I1_O)        0.124     6.824 r  M_state_q[4]_i_24/O
                         net (fo=1, routed)           0.304     7.128    M_state_q[4]_i_24_n_0
    SLICE_X59Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.252 f  M_state_q[4]_i_13/O
                         net (fo=1, routed)           0.776     8.029    M_state_q[4]_i_13_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I5_O)        0.124     8.153 r  M_state_q[4]_i_5/O
                         net (fo=6, routed)           1.796     9.949    M_state_d1
    SLICE_X60Y82         LUT5 (Prop_lut5_I4_O)        0.124    10.073 r  M_state_q[4]_i_1/O
                         net (fo=5, routed)           0.742    10.815    M_state_q[4]_i_1_n_0
    SLICE_X55Y82         FDRE                                         r  M_state_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.434    14.838    clk_IBUF_BUFG
    SLICE_X55Y82         FDRE                                         r  M_state_q_reg[0]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X55Y82         FDRE (Setup_fdre_C_CE)      -0.205    14.856    M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -10.815    
  -------------------------------------------------------------------
                         slack                                  4.041    

Slack (MET) :             4.049ns  (required time - arrival time)
  Source:                 M_counter_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_state_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 0.952ns (16.974%)  route 4.656ns (83.026%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.612     5.196    clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  M_counter_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 f  M_counter_q_reg[11]/Q
                         net (fo=2, routed)           1.048     6.700    M_counter_q_reg[11]
    SLICE_X59Y70         LUT3 (Prop_lut3_I1_O)        0.124     6.824 r  M_state_q[4]_i_24/O
                         net (fo=1, routed)           0.304     7.128    M_state_q[4]_i_24_n_0
    SLICE_X59Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.252 f  M_state_q[4]_i_13/O
                         net (fo=1, routed)           0.776     8.029    M_state_q[4]_i_13_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I5_O)        0.124     8.153 r  M_state_q[4]_i_5/O
                         net (fo=6, routed)           1.796     9.949    M_state_d1
    SLICE_X60Y82         LUT5 (Prop_lut5_I4_O)        0.124    10.073 r  M_state_q[4]_i_1/O
                         net (fo=5, routed)           0.732    10.804    M_state_q[4]_i_1_n_0
    SLICE_X55Y81         FDRE                                         r  M_state_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.432    14.836    clk_IBUF_BUFG
    SLICE_X55Y81         FDRE                                         r  M_state_q_reg[4]/C
                         clock pessimism              0.258    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X55Y81         FDRE (Setup_fdre_C_CE)      -0.205    14.854    M_state_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                  4.049    

Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_state_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.661ns  (logic 0.952ns (16.816%)  route 4.709ns (83.184%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.550     5.134    clk_IBUF_BUFG
    SLICE_X55Y82         FDRE                                         r  M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  M_state_q_reg[0]/Q
                         net (fo=73, routed)          2.149     7.739    M_state_q[0]
    SLICE_X62Y83         LUT6 (Prop_lut6_I1_O)        0.124     7.863 r  M_state_q[4]_i_10/O
                         net (fo=1, routed)           0.823     8.686    M_state_q[4]_i_10_n_0
    SLICE_X60Y82         LUT4 (Prop_lut4_I3_O)        0.124     8.810 r  M_state_q[4]_i_4/O
                         net (fo=2, routed)           0.854     9.664    M_state_q[4]_i_4_n_0
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124     9.788 r  M_state_q[4]_i_3/O
                         net (fo=1, routed)           0.161     9.949    M_state_q[4]_i_3_n_0
    SLICE_X60Y82         LUT5 (Prop_lut5_I1_O)        0.124    10.073 r  M_state_q[4]_i_1/O
                         net (fo=5, routed)           0.722    10.795    M_state_q[4]_i_1_n_0
    SLICE_X57Y83         FDRE                                         r  M_state_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.436    14.840    clk_IBUF_BUFG
    SLICE_X57Y83         FDRE                                         r  M_state_q_reg[1]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X57Y83         FDRE (Setup_fdre_C_CE)      -0.205    14.858    M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -10.795    
  -------------------------------------------------------------------
                         slack                                  4.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.560     1.504    reset_cond/CLK
    SLICE_X55Y65         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.112     1.757    reset_cond/M_stage_d[3]
    SLICE_X54Y65         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.828     2.018    reset_cond/CLK
    SLICE_X54Y65         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X54Y65         FDSE (Hold_fdse_C_D)         0.059     1.576    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 M_counter_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.583     1.527    clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  M_counter_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  M_counter_q_reg[10]/Q
                         net (fo=2, routed)           0.133     1.800    M_counter_q_reg[10]
    SLICE_X58Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.911 r  M_counter_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.911    M_counter_q_reg[8]_i_1_n_5
    SLICE_X58Y70         FDRE                                         r  M_counter_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.850     2.040    clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  M_counter_q_reg[10]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X58Y70         FDRE (Hold_fdre_C_D)         0.105     1.632    M_counter_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 M_counter_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.582     1.526    clk_IBUF_BUFG
    SLICE_X58Y72         FDRE                                         r  M_counter_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y72         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  M_counter_q_reg[18]/Q
                         net (fo=2, routed)           0.133     1.799    M_counter_q_reg[18]
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.910 r  M_counter_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.910    M_counter_q_reg[16]_i_1_n_5
    SLICE_X58Y72         FDRE                                         r  M_counter_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.849     2.038    clk_IBUF_BUFG
    SLICE_X58Y72         FDRE                                         r  M_counter_q_reg[18]/C
                         clock pessimism             -0.513     1.526    
    SLICE_X58Y72         FDRE (Hold_fdre_C_D)         0.105     1.631    M_counter_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 M_counter_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.585     1.529    clk_IBUF_BUFG
    SLICE_X58Y68         FDRE                                         r  M_counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  M_counter_q_reg[2]/Q
                         net (fo=2, routed)           0.133     1.802    M_counter_q_reg[2]
    SLICE_X58Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.913 r  M_counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.913    M_counter_q_reg[0]_i_1_n_5
    SLICE_X58Y68         FDRE                                         r  M_counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.853     2.042    clk_IBUF_BUFG
    SLICE_X58Y68         FDRE                                         r  M_counter_q_reg[2]/C
                         clock pessimism             -0.514     1.529    
    SLICE_X58Y68         FDRE (Hold_fdre_C_D)         0.105     1.634    M_counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 M_counter_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.580     1.524    clk_IBUF_BUFG
    SLICE_X58Y73         FDRE                                         r  M_counter_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  M_counter_q_reg[22]/Q
                         net (fo=2, routed)           0.133     1.798    M_counter_q_reg[22]
    SLICE_X58Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.909 r  M_counter_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.909    M_counter_q_reg[20]_i_1_n_5
    SLICE_X58Y73         FDRE                                         r  M_counter_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.846     2.036    clk_IBUF_BUFG
    SLICE_X58Y73         FDRE                                         r  M_counter_q_reg[22]/C
                         clock pessimism             -0.513     1.524    
    SLICE_X58Y73         FDRE (Hold_fdre_C_D)         0.105     1.629    M_counter_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 M_counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.584     1.528    clk_IBUF_BUFG
    SLICE_X58Y69         FDRE                                         r  M_counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  M_counter_q_reg[6]/Q
                         net (fo=2, routed)           0.133     1.802    M_counter_q_reg[6]
    SLICE_X58Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.913 r  M_counter_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.913    M_counter_q_reg[4]_i_1_n_5
    SLICE_X58Y69         FDRE                                         r  M_counter_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.851     2.041    clk_IBUF_BUFG
    SLICE_X58Y69         FDRE                                         r  M_counter_q_reg[6]/C
                         clock pessimism             -0.514     1.528    
    SLICE_X58Y69         FDRE (Hold_fdre_C_D)         0.105     1.633    M_counter_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 M_counter_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.582     1.526    clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  M_counter_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  M_counter_q_reg[14]/Q
                         net (fo=2, routed)           0.134     1.800    M_counter_q_reg[14]
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.911 r  M_counter_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.911    M_counter_q_reg[12]_i_1_n_5
    SLICE_X58Y71         FDRE                                         r  M_counter_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.850     2.039    clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  M_counter_q_reg[14]/C
                         clock pessimism             -0.514     1.526    
    SLICE_X58Y71         FDRE (Hold_fdre_C_D)         0.105     1.631    M_counter_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 M_counter_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.579     1.523    clk_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  M_counter_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  M_counter_q_reg[26]/Q
                         net (fo=2, routed)           0.134     1.797    M_counter_q_reg[26]
    SLICE_X58Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.908 r  M_counter_q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    M_counter_q_reg[24]_i_1_n_5
    SLICE_X58Y74         FDRE                                         r  M_counter_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.845     2.035    clk_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  M_counter_q_reg[26]/C
                         clock pessimism             -0.513     1.523    
    SLICE_X58Y74         FDRE (Hold_fdre_C_D)         0.105     1.628    M_counter_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.047%)  route 0.220ns (60.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.560     1.504    reset_cond/CLK
    SLICE_X55Y65         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.220     1.865    reset_cond/M_stage_d[2]
    SLICE_X55Y65         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.828     2.018    reset_cond/CLK
    SLICE_X55Y65         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X55Y65         FDSE (Hold_fdse_C_D)         0.061     1.565    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 M_counter_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.254%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.582     1.526    clk_IBUF_BUFG
    SLICE_X58Y72         FDRE                                         r  M_counter_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y72         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  M_counter_q_reg[18]/Q
                         net (fo=2, routed)           0.133     1.799    M_counter_q_reg[18]
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.943 r  M_counter_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.943    M_counter_q_reg[16]_i_1_n_4
    SLICE_X58Y72         FDRE                                         r  M_counter_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.849     2.038    clk_IBUF_BUFG
    SLICE_X58Y72         FDRE                                         r  M_counter_q_reg[19]/C
                         clock pessimism             -0.513     1.526    
    SLICE_X58Y72         FDRE (Hold_fdre_C_D)         0.105     1.631    M_counter_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y68   M_counter_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y70   M_counter_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y70   M_counter_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y71   M_counter_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y71   M_counter_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y71   M_counter_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y71   M_counter_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y72   M_counter_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y72   M_counter_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y71   M_counter_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y71   M_counter_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y71   M_counter_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y71   M_counter_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y85   M_inputA_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y85   M_inputA_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y85   M_inputA_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y86   M_inputA_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y84   M_inputA_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y84   M_inputA_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y68   M_counter_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y70   M_counter_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y70   M_counter_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y68   M_counter_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y74   M_counter_q_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y74   M_counter_q_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y74   M_counter_q_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y68   M_counter_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y68   M_counter_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y69   M_counter_q_reg[4]/C



