digraph "CFG for '_Z15sgemm_kernel_v2PKfS0_Pfiiiff' function" {
	label="CFG for '_Z15sgemm_kernel_v2PKfS0_Pfiiiff' function";

	Node0x506b840 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%8:\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %10 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %11 = getelementptr i8, i8 addrspace(4)* %10, i64 4\l  %12 = bitcast i8 addrspace(4)* %11 to i16 addrspace(4)*\l  %13 = load i16, i16 addrspace(4)* %12, align 4, !range !4, !invariant.load !5\l  %14 = zext i16 %13 to i32\l  %15 = mul i32 %9, %14\l  %16 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %17 = getelementptr i8, i8 addrspace(4)* %10, i64 6\l  %18 = bitcast i8 addrspace(4)* %17 to i16 addrspace(4)*\l  %19 = load i16, i16 addrspace(4)* %18, align 2, !range !4, !invariant.load !5\l  %20 = zext i16 %19 to i32\l  %21 = mul i32 %16, %20\l  %22 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %23 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %24 = icmp sgt i32 %5, 0\l  %25 = add nsw i32 %21, %23\l  br i1 %24, label %28, label %26\l|{<s0>T|<s1>F}}"];
	Node0x506b840:s0 -> Node0x506f110;
	Node0x506b840:s1 -> Node0x506f1a0;
	Node0x506f1a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#aec9fc70",label="{%26:\l26:                                               \l  %27 = add nsw i32 %15, %22\l  br label %66\l}"];
	Node0x506f1a0 -> Node0x506f370;
	Node0x506f110 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%28:\l28:                                               \l  %29 = mul nsw i32 %25, %5\l  %30 = add nsw i32 %29, %22\l  %31 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15sgemm_kernel_v2PKfS0_PfiiiffE8s_tile_A, i32 0, i32 %23,\l... i32 %22\l  %32 = add i32 %15, %22\l  %33 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15sgemm_kernel_v2PKfS0_PfiiiffE8s_tile_B, i32 0, i32 %23,\l... i32 %22\l  %34 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15sgemm_kernel_v2PKfS0_PfiiiffE8s_tile_A, i32 0, i32 %23,\l... i32 0\l  %35 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15sgemm_kernel_v2PKfS0_PfiiiffE8s_tile_B, i32 0, i32 0, i32\l... %22\l  %36 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15sgemm_kernel_v2PKfS0_PfiiiffE8s_tile_A, i32 0, i32 %23,\l... i32 1\l  %37 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15sgemm_kernel_v2PKfS0_PfiiiffE8s_tile_B, i32 0, i32 1, i32\l... %22\l  %38 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15sgemm_kernel_v2PKfS0_PfiiiffE8s_tile_A, i32 0, i32 %23,\l... i32 2\l  %39 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15sgemm_kernel_v2PKfS0_PfiiiffE8s_tile_B, i32 0, i32 2, i32\l... %22\l  %40 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15sgemm_kernel_v2PKfS0_PfiiiffE8s_tile_A, i32 0, i32 %23,\l... i32 3\l  %41 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15sgemm_kernel_v2PKfS0_PfiiiffE8s_tile_B, i32 0, i32 3, i32\l... %22\l  %42 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15sgemm_kernel_v2PKfS0_PfiiiffE8s_tile_A, i32 0, i32 %23,\l... i32 4\l  %43 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15sgemm_kernel_v2PKfS0_PfiiiffE8s_tile_B, i32 0, i32 4, i32\l... %22\l  %44 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15sgemm_kernel_v2PKfS0_PfiiiffE8s_tile_A, i32 0, i32 %23,\l... i32 5\l  %45 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15sgemm_kernel_v2PKfS0_PfiiiffE8s_tile_B, i32 0, i32 5, i32\l... %22\l  %46 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15sgemm_kernel_v2PKfS0_PfiiiffE8s_tile_A, i32 0, i32 %23,\l... i32 6\l  %47 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15sgemm_kernel_v2PKfS0_PfiiiffE8s_tile_B, i32 0, i32 6, i32\l... %22\l  %48 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15sgemm_kernel_v2PKfS0_PfiiiffE8s_tile_A, i32 0, i32 %23,\l... i32 7\l  %49 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15sgemm_kernel_v2PKfS0_PfiiiffE8s_tile_B, i32 0, i32 7, i32\l... %22\l  %50 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15sgemm_kernel_v2PKfS0_PfiiiffE8s_tile_A, i32 0, i32 %23,\l... i32 8\l  %51 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15sgemm_kernel_v2PKfS0_PfiiiffE8s_tile_B, i32 0, i32 8, i32\l... %22\l  %52 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15sgemm_kernel_v2PKfS0_PfiiiffE8s_tile_A, i32 0, i32 %23,\l... i32 9\l  %53 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15sgemm_kernel_v2PKfS0_PfiiiffE8s_tile_B, i32 0, i32 9, i32\l... %22\l  %54 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15sgemm_kernel_v2PKfS0_PfiiiffE8s_tile_A, i32 0, i32 %23,\l... i32 10\l  %55 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15sgemm_kernel_v2PKfS0_PfiiiffE8s_tile_B, i32 0, i32 10,\l... i32 %22\l  %56 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15sgemm_kernel_v2PKfS0_PfiiiffE8s_tile_A, i32 0, i32 %23,\l... i32 11\l  %57 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15sgemm_kernel_v2PKfS0_PfiiiffE8s_tile_B, i32 0, i32 11,\l... i32 %22\l  %58 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15sgemm_kernel_v2PKfS0_PfiiiffE8s_tile_A, i32 0, i32 %23,\l... i32 12\l  %59 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15sgemm_kernel_v2PKfS0_PfiiiffE8s_tile_B, i32 0, i32 12,\l... i32 %22\l  %60 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15sgemm_kernel_v2PKfS0_PfiiiffE8s_tile_A, i32 0, i32 %23,\l... i32 13\l  %61 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15sgemm_kernel_v2PKfS0_PfiiiffE8s_tile_B, i32 0, i32 13,\l... i32 %22\l  %62 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15sgemm_kernel_v2PKfS0_PfiiiffE8s_tile_A, i32 0, i32 %23,\l... i32 14\l  %63 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15sgemm_kernel_v2PKfS0_PfiiiffE8s_tile_B, i32 0, i32 14,\l... i32 %22\l  %64 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15sgemm_kernel_v2PKfS0_PfiiiffE8s_tile_A, i32 0, i32 %23,\l... i32 15\l  %65 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15sgemm_kernel_v2PKfS0_PfiiiffE8s_tile_B, i32 0, i32 15,\l... i32 %22\l  br label %77\l}"];
	Node0x506f110 -> Node0x506f5a0;
	Node0x506f370 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%66:\l66:                                               \l  %67 = phi i32 [ %27, %26 ], [ %32, %77 ]\l  %68 = phi float [ 0.000000e+00, %26 ], [ %154, %77 ]\l  %69 = fmul contract float %68, %6\l  %70 = mul nsw i32 %25, %4\l  %71 = add nsw i32 %67, %70\l  %72 = sext i32 %71 to i64\l  %73 = getelementptr inbounds float, float addrspace(1)* %2, i64 %72\l  %74 = load float, float addrspace(1)* %73, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %75 = fmul contract float %74, %7\l  %76 = fadd contract float %69, %75\l  store float %76, float addrspace(1)* %73, align 4, !tbaa !7\l  ret void\l}"];
	Node0x506f5a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%77:\l77:                                               \l  %78 = phi i32 [ 0, %28 ], [ %155, %77 ]\l  %79 = phi float [ 0.000000e+00, %28 ], [ %154, %77 ]\l  %80 = add nsw i32 %30, %78\l  %81 = sext i32 %80 to i64\l  %82 = getelementptr inbounds float, float addrspace(1)* %0, i64 %81\l  %83 = load float, float addrspace(1)* %82, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  store float %83, float addrspace(3)* %31, align 4, !tbaa !7\l  %84 = shl nsw i32 %78, 4\l  %85 = add nuw nsw i32 %84, %23\l  %86 = mul nsw i32 %85, %4\l  %87 = add i32 %32, %86\l  %88 = sext i32 %87 to i64\l  %89 = getelementptr inbounds float, float addrspace(1)* %1, i64 %88\l  %90 = load float, float addrspace(1)* %89, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  store float %90, float addrspace(3)* %33, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %91 = load float, float addrspace(3)* %34, align 16, !tbaa !7\l  %92 = load float, float addrspace(3)* %35, align 4, !tbaa !7\l  %93 = fmul contract float %91, %92\l  %94 = fadd contract float %79, %93\l  %95 = load float, float addrspace(3)* %36, align 4, !tbaa !7\l  %96 = load float, float addrspace(3)* %37, align 4, !tbaa !7\l  %97 = fmul contract float %95, %96\l  %98 = fadd contract float %94, %97\l  %99 = load float, float addrspace(3)* %38, align 8, !tbaa !7\l  %100 = load float, float addrspace(3)* %39, align 4, !tbaa !7\l  %101 = fmul contract float %99, %100\l  %102 = fadd contract float %98, %101\l  %103 = load float, float addrspace(3)* %40, align 4, !tbaa !7\l  %104 = load float, float addrspace(3)* %41, align 4, !tbaa !7\l  %105 = fmul contract float %103, %104\l  %106 = fadd contract float %102, %105\l  %107 = load float, float addrspace(3)* %42, align 16, !tbaa !7\l  %108 = load float, float addrspace(3)* %43, align 4, !tbaa !7\l  %109 = fmul contract float %107, %108\l  %110 = fadd contract float %106, %109\l  %111 = load float, float addrspace(3)* %44, align 4, !tbaa !7\l  %112 = load float, float addrspace(3)* %45, align 4, !tbaa !7\l  %113 = fmul contract float %111, %112\l  %114 = fadd contract float %110, %113\l  %115 = load float, float addrspace(3)* %46, align 8, !tbaa !7\l  %116 = load float, float addrspace(3)* %47, align 4, !tbaa !7\l  %117 = fmul contract float %115, %116\l  %118 = fadd contract float %114, %117\l  %119 = load float, float addrspace(3)* %48, align 4, !tbaa !7\l  %120 = load float, float addrspace(3)* %49, align 4, !tbaa !7\l  %121 = fmul contract float %119, %120\l  %122 = fadd contract float %118, %121\l  %123 = load float, float addrspace(3)* %50, align 16, !tbaa !7\l  %124 = load float, float addrspace(3)* %51, align 4, !tbaa !7\l  %125 = fmul contract float %123, %124\l  %126 = fadd contract float %122, %125\l  %127 = load float, float addrspace(3)* %52, align 4, !tbaa !7\l  %128 = load float, float addrspace(3)* %53, align 4, !tbaa !7\l  %129 = fmul contract float %127, %128\l  %130 = fadd contract float %126, %129\l  %131 = load float, float addrspace(3)* %54, align 8, !tbaa !7\l  %132 = load float, float addrspace(3)* %55, align 4, !tbaa !7\l  %133 = fmul contract float %131, %132\l  %134 = fadd contract float %130, %133\l  %135 = load float, float addrspace(3)* %56, align 4, !tbaa !7\l  %136 = load float, float addrspace(3)* %57, align 4, !tbaa !7\l  %137 = fmul contract float %135, %136\l  %138 = fadd contract float %134, %137\l  %139 = load float, float addrspace(3)* %58, align 16, !tbaa !7\l  %140 = load float, float addrspace(3)* %59, align 4, !tbaa !7\l  %141 = fmul contract float %139, %140\l  %142 = fadd contract float %138, %141\l  %143 = load float, float addrspace(3)* %60, align 4, !tbaa !7\l  %144 = load float, float addrspace(3)* %61, align 4, !tbaa !7\l  %145 = fmul contract float %143, %144\l  %146 = fadd contract float %142, %145\l  %147 = load float, float addrspace(3)* %62, align 8, !tbaa !7\l  %148 = load float, float addrspace(3)* %63, align 4, !tbaa !7\l  %149 = fmul contract float %147, %148\l  %150 = fadd contract float %146, %149\l  %151 = load float, float addrspace(3)* %64, align 4, !tbaa !7\l  %152 = load float, float addrspace(3)* %65, align 4, !tbaa !7\l  %153 = fmul contract float %151, %152\l  %154 = fadd contract float %150, %153\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %155 = add nuw nsw i32 %78, 16\l  %156 = icmp slt i32 %155, %5\l  br i1 %156, label %77, label %66, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x506f5a0:s0 -> Node0x506f5a0;
	Node0x506f5a0:s1 -> Node0x506f370;
}
