git clone --depth 1 --no-tags https://github.com/timelightup/arbiter-interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540740903
git clone --depth 1 --no-tags https://github.com/denSmashh/pipeline-mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533465110
git clone --depth 1 --no-tags https://github.com/nulface/KRV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535581525
git clone --depth 1 --no-tags https://github.com/varghese-rahul/UVM_AHB_UVC_Testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506818613
git clone --depth 1 --no-tags https://github.com/marc-off/3-Stage-Caesar-Cypher.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510067009
git clone --depth 1 --no-tags https://github.com/djtayag/ISA_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495631974
git clone --depth 1 --no-tags https://github.com/agithubber777/dv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527904745
git clone --depth 1 --no-tags https://github.com/fengyefengye/circuit_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491734550
git clone --depth 1 --no-tags https://github.com/yunchiaaa/Homework5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492675931
git clone --depth 1 --no-tags https://github.com/Richard-Voragen/ALU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492652752
git clone --depth 1 --no-tags https://github.com/SokAnn/project-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521655192
git clone --depth 1 --no-tags https://github.com/padung99/Lab_handshake_sync.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518782342
git clone --depth 1 --no-tags https://github.com/EgemenBaykan/FIR_Filter_Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520035180
git clone --depth 1 --no-tags https://github.com/BrunoHL4/INAOE-Pre-Si-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516080332
git clone --depth 1 --no-tags https://github.com/tpacini/simplified-RC4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509536713
git clone --depth 1 --no-tags https://github.com/nagavar2/uvm_try_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/513693899
git clone --depth 1 --no-tags https://github.com/MSaqi/AHB_lite_protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515078688
git clone --depth 1 --no-tags https://github.com/suyash-20/fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524473880
git clone --depth 1 --no-tags https://github.com/IsaiahGrace/VerilatorSims.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524538163
git clone --depth 1 --no-tags https://github.com/lpatel29/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529120382
git clone --depth 1 --no-tags https://github.com/ikar298/FIFO-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528749519
git clone --depth 1 --no-tags https://github.com/ptwestmoreland/FPGA-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496414463
git clone --depth 1 --no-tags https://github.com/cse140l-sp22/Lab5-Starter-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493933953
git clone --depth 1 --no-tags https://github.com/KuiHouLiao/HW-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502770257
git clone --depth 1 --no-tags https://github.com/adrianmartinez-cg/sv-statemachines.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510951071
git clone --depth 1 --no-tags https://github.com/jArnke/CSE-141L-Prog-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526733427
git clone --depth 1 --no-tags https://github.com/phymooc/learn-digital-IC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508502319
git clone --depth 1 --no-tags https://github.com/Redha-Aouadja/HookKaks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508608765
git clone --depth 1 --no-tags https://github.com/Antonios-C/8-Bit-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524799940
git clone --depth 1 --no-tags https://github.com/IamDestruction/100DaysofRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526146643
git clone --depth 1 --no-tags https://github.com/shaswat2428/SPI-Protocol-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540116315
git clone --depth 1 --no-tags https://github.com/somayamansourrr/ALU-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532589392
git clone --depth 1 --no-tags https://github.com/usman1515/UVM_Testbench_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539460003
git clone --depth 1 --no-tags https://github.com/Adeen317/System_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536773006
git clone --depth 1 --no-tags https://github.com/chrystianrbueno/Arquitetura-TGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537623093
git clone --depth 1 --no-tags https://github.com/edward88421/h5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495114337
git clone --depth 1 --no-tags https://github.com/XarkLabs/upduino-gpiotest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497210148
git clone --depth 1 --no-tags https://github.com/ykhodke/ece260c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501074329
git clone --depth 1 --no-tags https://github.com/SamuelEbbz07/ibex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501196010
git clone --depth 1 --no-tags https://github.com/Xuchaku/lab2scr1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501625790
git clone --depth 1 --no-tags https://github.com/adithi-su/Mixed-signal-RISCV-based-SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497927910
git clone --depth 1 --no-tags https://github.com/phymooc/learn-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507849359
git clone --depth 1 --no-tags https://github.com/kosmalex/SnakeSV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499248585
git clone --depth 1 --no-tags https://github.com/chavanvx/chavanvx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506494616
git clone --depth 1 --no-tags https://github.com/Jian404/FPGA-Component.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531373867
git clone --depth 1 --no-tags https://github.com/pAuLocordero222/Proyecto1_Verificacion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529470984
git clone --depth 1 --no-tags https://github.com/Pradyumna1312/Simple-Problems-with-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534330145
git clone --depth 1 --no-tags https://github.com/SA-GPGPU/RISCV-based-debug_unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534646310
git clone --depth 1 --no-tags https://github.com/AllahWasya/System-Verilog-coding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495684579
git clone --depth 1 --no-tags https://github.com/AndersonLLeite/ULA-em-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506690488
git clone --depth 1 --no-tags https://github.com/talinham/ECE4305.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506391957
git clone --depth 1 --no-tags https://github.com/tdextrous/sha256.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507491661
git clone --depth 1 --no-tags https://github.com/RonanLc/Neuromorphic-system-interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493195354
git clone --depth 1 --no-tags https://github.com/cse140l-sp22/Lab4-Starter-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492930845
git clone --depth 1 --no-tags https://github.com/AlfredoAndrade14/LOAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498350067
git clone --depth 1 --no-tags https://github.com/Jian-Wuyou/CS21-HDL-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498796904
git clone --depth 1 --no-tags https://github.com/shawn110285/opentitan_fpga_a7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497231123
git clone --depth 1 --no-tags https://github.com/Granp4sso/bourbon-ristretto-32-riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497277055
git clone --depth 1 --no-tags https://github.com/jlazear/stupid_toy_loader.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491699810
git clone --depth 1 --no-tags https://github.com/ce323/project-IBMinator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494312885
git clone --depth 1 --no-tags https://github.com/SinceNight/IC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494333678
git clone --depth 1 --no-tags https://github.com/BIueMan/Space-Invaders-in-VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496192479
git clone --depth 1 --no-tags https://github.com/a29712049/blocking-and-nonblocking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507740247
git clone --depth 1 --no-tags https://github.com/mfkiwl/veriRISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512557023
git clone --depth 1 --no-tags https://github.com/amiteshkr63/UART_Controller_Design_Verification_VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511503360
git clone --depth 1 --no-tags https://github.com/asd392229/hw5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492670930
git clone --depth 1 --no-tags https://github.com/GReX-Telescope/gateware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504250194
git clone --depth 1 --no-tags https://github.com/Anshuman0029/Task3_SIT329.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519728750
git clone --depth 1 --no-tags https://github.com/ladiasnk/Digital-Low-Level-Hardware-Systems-2-Semester-Assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518566732
git clone --depth 1 --no-tags https://github.com/aastha0603/vending_machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/513129375
git clone --depth 1 --no-tags https://github.com/sram1619/myriscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522148604
git clone --depth 1 --no-tags https://github.com/cleissom/Xnorator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519102010
git clone --depth 1 --no-tags https://github.com/Buildyourdreams0816/Training-for-I2C-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520061703
git clone --depth 1 --no-tags https://github.com/Aditi-Dhibar/Vending-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524990508
git clone --depth 1 --no-tags https://github.com/phamngocson1408/NPU1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525665501
git clone --depth 1 --no-tags https://github.com/Brughy/generic_mulaw_sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523305320
git clone --depth 1 --no-tags https://github.com/romantitovmephi/Generic-building-blocks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/514056041
git clone --depth 1 --no-tags https://github.com/Boccolarg/PULPino_BRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517749923
git clone --depth 1 --no-tags https://github.com/Faisalawan11/Lab-14-SV-using-Virtual-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515257750
git clone --depth 1 --no-tags https://github.com/Mandrews277/FPGA-HDMI-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534396630
git clone --depth 1 --no-tags https://github.com/haosenli/fpga-abstract-animations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531277105
git clone --depth 1 --no-tags https://github.com/rednazer/ece554_miniproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534404387
git clone --depth 1 --no-tags https://github.com/karthik-kaushik/Image-compression.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524800087
git clone --depth 1 --no-tags https://github.com/DonMaestro/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527912251
git clone --depth 1 --no-tags https://github.com/amepila/Practica1_DisenoDigital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539722699
git clone --depth 1 --no-tags https://github.com/Willysan23/DecGray-Bin-Dec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539688148
git clone --depth 1 --no-tags https://github.com/IasonC/16RISC-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540904147
git clone --depth 1 --no-tags https://github.com/manp-git/DynPath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538051175
git clone --depth 1 --no-tags https://github.com/Yuan-Mao/bsg_fifo_1r1w_rolly.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537893465
git clone --depth 1 --no-tags https://github.com/Kinox2000/Proyecto1-VFCI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534832712
git clone --depth 1 --no-tags https://github.com/JoseA4718/Diseno-Digital-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540243749
git clone --depth 1 --no-tags https://github.com/MuntasirBabul/rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511114560
git clone --depth 1 --no-tags https://github.com/sujankumarMN/MIT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539932241
git clone --depth 1 --no-tags https://github.com/connorjlink/hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524248723
git clone --depth 1 --no-tags https://github.com/Alszp/HDLbits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491602593
git clone --depth 1 --no-tags https://github.com/AlexNguyenJJ/ece111-hw7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497390873
git clone --depth 1 --no-tags https://github.com/EngRaff92/RISCV_MYTH_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499222494
git clone --depth 1 --no-tags https://github.com/tsanyi0119/Hw05.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492516059
