// Seed: 1373823376
module module_0 (
    input supply0 id_0,
    input tri id_1,
    input supply1 id_2,
    input uwire id_3,
    input supply0 id_4,
    input wor id_5,
    input wand id_6,
    output supply1 id_7,
    output tri id_8,
    output supply1 id_9,
    input uwire id_10,
    input wand id_11
);
  reg  id_13;
  wire id_14;
  always id_13 <= 1;
  wire id_15;
  assign id_9 = id_11;
  wire id_16;
endmodule
module module_1 #(
    parameter id_25 = 32'd99,
    parameter id_26 = 32'd72
) (
    input wor id_0,
    output uwire id_1,
    output tri1 id_2,
    output wand id_3,
    input tri0 id_4,
    input tri0 id_5,
    output tri0 id_6,
    input wand id_7,
    output tri1 id_8,
    output wire id_9
    , id_22, id_23,
    input supply0 id_10,
    output tri0 id_11,
    input supply1 id_12,
    input uwire id_13,
    input tri1 id_14,
    input supply1 id_15,
    input tri1 id_16,
    input tri0 id_17,
    input wor id_18,
    input tri id_19,
    output tri0 id_20
);
  wire id_24;
  module_0(
      id_7, id_18, id_13, id_13, id_16, id_16, id_18, id_20, id_8, id_9, id_18, id_12
  ); defparam id_25.id_26 = id_13 - 1;
endmodule
