{
  "name": "ostd::arch::irq::chip::IrqChip::disable_gsi",
  "span": "ostd/src/arch/x86/irq/chip/mod.rs:74:5: 74:42",
  "mir": "fn ostd::arch::irq::chip::IrqChip::disable_gsi(_1: &arch::irq::chip::IrqChip, _2: u32) -> () {\n    let mut _0: ();\n    let mut _3: sync::spin::SpinLockGuard<'_, alloc::boxed::Box<[arch::irq::chip::ioapic::IoApic]>, sync::guard::PreemptDisabled>;\n    let mut _4: &sync::spin::SpinLock<alloc::boxed::Box<[arch::irq::chip::ioapic::IoApic]>>;\n    let  _5: &mut arch::irq::chip::ioapic::IoApic;\n    let mut _6: core::option::Option<&mut arch::irq::chip::ioapic::IoApic>;\n    let mut _7: &mut core::iter::Rev<core::slice::IterMut<'_, arch::irq::chip::ioapic::IoApic>>;\n    let mut _8: core::iter::Rev<core::slice::IterMut<'_, arch::irq::chip::ioapic::IoApic>>;\n    let mut _9: core::slice::IterMut<'_, arch::irq::chip::ioapic::IoApic>;\n    let mut _10: &mut [arch::irq::chip::ioapic::IoApic];\n    let mut _11: &mut alloc::boxed::Box<[arch::irq::chip::ioapic::IoApic]>;\n    let mut _12: &mut sync::spin::SpinLockGuard<'_, alloc::boxed::Box<[arch::irq::chip::ioapic::IoApic]>, sync::guard::PreemptDisabled>;\n    let mut _13: {closure@ostd/src/arch/x86/irq/chip/mod.rs:80:19: 80:28};\n    let mut _14: &u32;\n    let  _15: u8;\n    let mut _16: u32;\n    let mut _17: u32;\n    let mut _18: &arch::irq::chip::ioapic::IoApic;\n    let mut _19: (u32, bool);\n    let  _20: ();\n    let mut _21: core::result::Result<(), error::Error>;\n    let mut _22: alloc::boxed::Box<[arch::irq::chip::ioapic::IoApic]>;\n    let mut _23: *const [arch::irq::chip::ioapic::IoApic];\n    debug self => _1;\n    debug gsi_index => _2;\n    debug io_apics => _3;\n    debug io_apic => _5;\n    debug index_in_io_apic => _15;\n    bb0: {\n        StorageLive(_3);\n        StorageLive(_4);\n        _4 = &((*_1).0: sync::spin::SpinLock<alloc::boxed::Box<[arch::irq::chip::ioapic::IoApic]>>);\n        _3 = sync::spin::SpinLock::<alloc::boxed::Box<[arch::irq::chip::ioapic::IoApic]>>::lock(move _4) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_4);\n        StorageLive(_6);\n        StorageLive(_7);\n        StorageLive(_8);\n        StorageLive(_9);\n        StorageLive(_10);\n        StorageLive(_11);\n        StorageLive(_12);\n        _12 = &mut _3;\n        _11 = <sync::spin::SpinLockGuard<'_, alloc::boxed::Box<[arch::irq::chip::ioapic::IoApic]>, sync::guard::PreemptDisabled> as core::ops::DerefMut>::deref_mut(move _12) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _22 = (*_11);\n        _23 = ((_22.0: core::ptr::Unique<[arch::irq::chip::ioapic::IoApic]>).0: core::ptr::NonNull<[arch::irq::chip::ioapic::IoApic]>) as *const [arch::irq::chip::ioapic::IoApic];\n        _10 = &mut (*_23);\n        StorageDead(_12);\n        _9 = core::slice::<impl [arch::irq::chip::ioapic::IoApic]>::iter_mut(move _10) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_10);\n        _8 = <core::slice::IterMut<'_, arch::irq::chip::ioapic::IoApic> as core::iter::Iterator>::rev(move _9) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        _7 = &mut _8;\n        StorageDead(_9);\n        StorageLive(_13);\n        StorageLive(_14);\n        _14 = &_2;\n        _13 = {closure@ostd/src/arch/x86/irq/chip/mod.rs:80:19: 80:28}(move _14);\n        StorageDead(_14);\n        _6 = <core::iter::Rev<core::slice::IterMut<'_, arch::irq::chip::ioapic::IoApic>> as core::iter::Iterator>::find::<{closure@ostd/src/arch/x86/irq/chip/mod.rs:80:19: 80:28}>(move _7, move _13) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageDead(_13);\n        StorageDead(_7);\n        _5 = core::option::Option::<&mut arch::irq::chip::ioapic::IoApic>::unwrap(move _6) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        StorageDead(_6);\n        StorageDead(_11);\n        StorageDead(_8);\n        StorageLive(_16);\n        StorageLive(_17);\n        StorageLive(_18);\n        _18 = &(*_5);\n        _17 = arch::irq::chip::ioapic::IoApic::interrupt_base(move _18) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        StorageDead(_18);\n        _19 = CheckedSub(_2, _17);\n        assert(!move (_19.1: bool), \"attempt to compute `{} - {}`, which would overflow\", _2, move _17) -> [success: bb8, unwind unreachable];\n    }\n    bb8: {\n        _16 = move (_19.0: u32);\n        StorageDead(_17);\n        _15 = move _16 as u8;\n        StorageDead(_16);\n        StorageLive(_21);\n        _21 = arch::irq::chip::ioapic::IoApic::disable(_5, _15) -> [return: bb9, unwind unreachable];\n    }\n    bb9: {\n        _20 = core::result::Result::<(), error::Error>::unwrap(move _21) -> [return: bb10, unwind unreachable];\n    }\n    bb10: {\n        StorageDead(_21);\n        drop(_3) -> [return: bb11, unwind unreachable];\n    }\n    bb11: {\n        StorageDead(_3);\n        return;\n    }\n}\n"
}