\hypertarget{classTimingSimpleCPU_1_1DcachePort}{
\section{クラス DcachePort}
\label{classTimingSimpleCPU_1_1DcachePort}\index{TimingSimpleCPU::DcachePort@{TimingSimpleCPU::DcachePort}}
}
DcachePortに対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=5cm]{classTimingSimpleCPU_1_1DcachePort}
\end{center}
\end{figure}
\subsection*{構成}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structTimingSimpleCPU_1_1DcachePort_1_1DTickEvent}{DTickEvent}
\end{DoxyCompactItemize}
\subsection*{Public メソッド}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classTimingSimpleCPU_1_1DcachePort_ae1acfc6b442a828753a2311f1325cec5}{DcachePort} (\hyperlink{classTimingSimpleCPU_1_1TimingSimpleCPU}{TimingSimpleCPU} $\ast$\_\-cpu)
\end{DoxyCompactItemize}
\subsection*{Public 変数}
\begin{DoxyCompactItemize}
\item 
\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{classTimingSimpleCPU_1_1DcachePort_af4264b12b32db39099b579e1ed670312}{cacheBlockMask}
\end{DoxyCompactItemize}
\subsection*{Protected メソッド}
\begin{DoxyCompactItemize}
\item 
virtual void \hyperlink{classTimingSimpleCPU_1_1DcachePort_aff3031c56fc4947a19695c868bb8233e}{recvTimingSnoopReq} (\hyperlink{classPacket}{PacketPtr} pkt)
\item 
virtual bool \hyperlink{classTimingSimpleCPU_1_1DcachePort_a482dba5588f4bee43e498875a61e5e0b}{recvTimingResp} (\hyperlink{classPacket}{PacketPtr} pkt)
\item 
virtual void \hyperlink{classTimingSimpleCPU_1_1DcachePort_a29cb5a4f98063ce6e9210eacbdb35298}{recvRetry} ()
\end{DoxyCompactItemize}
\subsection*{Protected 変数}
\begin{DoxyCompactItemize}
\item 
\hyperlink{structTimingSimpleCPU_1_1DcachePort_1_1DTickEvent}{DTickEvent} \hyperlink{classTimingSimpleCPU_1_1DcachePort_a49142331c4285494b26819ad5d97f545}{tickEvent}
\end{DoxyCompactItemize}


\subsection{コンストラクタとデストラクタ}
\hypertarget{classTimingSimpleCPU_1_1DcachePort_ae1acfc6b442a828753a2311f1325cec5}{
\index{TimingSimpleCPU::DcachePort@{TimingSimpleCPU::DcachePort}!DcachePort@{DcachePort}}
\index{DcachePort@{DcachePort}!TimingSimpleCPU::DcachePort@{TimingSimpleCPU::DcachePort}}
\subsubsection[{DcachePort}]{\setlength{\rightskip}{0pt plus 5cm}{\bf DcachePort} ({\bf TimingSimpleCPU} $\ast$ {\em \_\-cpu})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classTimingSimpleCPU_1_1DcachePort_ae1acfc6b442a828753a2311f1325cec5}



\begin{DoxyCode}
218             : TimingCPUPort(_cpu->name() + ".dcache_port", _cpu),
219               tickEvent(_cpu)
220         {
221            cacheBlockMask = ~(cpu->cacheLineSize() - 1);
222         }
\end{DoxyCode}


\subsection{関数}
\hypertarget{classTimingSimpleCPU_1_1DcachePort_a29cb5a4f98063ce6e9210eacbdb35298}{
\index{TimingSimpleCPU::DcachePort@{TimingSimpleCPU::DcachePort}!recvRetry@{recvRetry}}
\index{recvRetry@{recvRetry}!TimingSimpleCPU::DcachePort@{TimingSimpleCPU::DcachePort}}
\subsubsection[{recvRetry}]{\setlength{\rightskip}{0pt plus 5cm}void recvRetry ()\hspace{0.3cm}{\ttfamily  \mbox{[}protected, virtual\mbox{]}}}}
\label{classTimingSimpleCPU_1_1DcachePort_a29cb5a4f98063ce6e9210eacbdb35298}
Called by the slave port if sendTimingReq or sendTimingSnoopResp was called on this master port (causing recvTimingReq and recvTimingSnoopResp to be called on the slave port) and was unsuccesful. 

\hyperlink{classMasterPort_ac1ccc3bcf7ebabb20b57fab99b2be5b0}{MasterPort}を実装しています。


\begin{DoxyCode}
862 {
863     // we shouldn't get a retry unless we have a packet that we're
864     // waiting to transmit
865     assert(cpu->dcache_pkt != NULL);
866     assert(cpu->_status == DcacheRetry);
867     PacketPtr tmp = cpu->dcache_pkt;
868     if (tmp->senderState) {
869         // This is a packet from a split access.
870         SplitFragmentSenderState * send_state =
871             dynamic_cast<SplitFragmentSenderState *>(tmp->senderState);
872         assert(send_state);
873         PacketPtr big_pkt = send_state->bigPkt;
874         
875         SplitMainSenderState * main_send_state =
876             dynamic_cast<SplitMainSenderState *>(big_pkt->senderState);
877         assert(main_send_state);
878 
879         if (sendTimingReq(tmp)) {
880             // If we were able to send without retrying, record that fact
881             // and try sending the other fragment.
882             send_state->clearFromParent();
883             int other_index = main_send_state->getPendingFragment();
884             if (other_index > 0) {
885                 tmp = main_send_state->fragments[other_index];
886                 cpu->dcache_pkt = tmp;
887                 if ((big_pkt->isRead() && cpu->handleReadPacket(tmp)) ||
888                         (big_pkt->isWrite() && cpu->handleWritePacket())) {
889                     main_send_state->fragments[other_index] = NULL;
890                 }
891             } else {
892                 cpu->_status = DcacheWaitResponse;
893                 // memory system takes ownership of packet
894                 cpu->dcache_pkt = NULL;
895             }
896         }
897     } else if (sendTimingReq(tmp)) {
898         cpu->_status = DcacheWaitResponse;
899         // memory system takes ownership of packet
900         cpu->dcache_pkt = NULL;
901     }
902 }
\end{DoxyCode}
\hypertarget{classTimingSimpleCPU_1_1DcachePort_a482dba5588f4bee43e498875a61e5e0b}{
\index{TimingSimpleCPU::DcachePort@{TimingSimpleCPU::DcachePort}!recvTimingResp@{recvTimingResp}}
\index{recvTimingResp@{recvTimingResp}!TimingSimpleCPU::DcachePort@{TimingSimpleCPU::DcachePort}}
\subsubsection[{recvTimingResp}]{\setlength{\rightskip}{0pt plus 5cm}bool recvTimingResp ({\bf PacketPtr} {\em pkt})\hspace{0.3cm}{\ttfamily  \mbox{[}protected, virtual\mbox{]}}}}
\label{classTimingSimpleCPU_1_1DcachePort_a482dba5588f4bee43e498875a61e5e0b}
Receive a timing response from the slave port. 

\hyperlink{classMasterPort_abd323548d6c93f8b0543f1fe3a86ca35}{MasterPort}を実装しています。


\begin{DoxyCode}
832 {
833     // delay processing of returned data until next CPU clock edge
834     Tick next_tick = cpu->clockEdge();
835 
836     if (next_tick == curTick()) {
837         cpu->completeDataAccess(pkt);
838     } else {
839         if (!tickEvent.scheduled()) {
840             tickEvent.schedule(pkt, next_tick);
841         } else {
842             // In the case of a split transaction and a cache that is
843             // faster than a CPU we could get two responses before
844             // next_tick expires
845             if (!retryEvent.scheduled())
846                 cpu->schedule(retryEvent, next_tick);
847             return false;
848         }
849     }
850 
851     return true;
852 }
\end{DoxyCode}
\hypertarget{classTimingSimpleCPU_1_1DcachePort_aff3031c56fc4947a19695c868bb8233e}{
\index{TimingSimpleCPU::DcachePort@{TimingSimpleCPU::DcachePort}!recvTimingSnoopReq@{recvTimingSnoopReq}}
\index{recvTimingSnoopReq@{recvTimingSnoopReq}!TimingSimpleCPU::DcachePort@{TimingSimpleCPU::DcachePort}}
\subsubsection[{recvTimingSnoopReq}]{\setlength{\rightskip}{0pt plus 5cm}void recvTimingSnoopReq ({\bf PacketPtr} {\em pkt})\hspace{0.3cm}{\ttfamily  \mbox{[}protected, virtual\mbox{]}}}}
\label{classTimingSimpleCPU_1_1DcachePort_aff3031c56fc4947a19695c868bb8233e}
Snoop a coherence request, we need to check if this causes a wakeup event on a cpu that is monitoring an address 

\hyperlink{classTimingSimpleCPU_1_1TimingCPUPort_ae43c73eff109f907118829fcfa9e7096}{TimingCPUPort}を再定義しています。


\begin{DoxyCode}
825 {
826     TheISA::handleLockedSnoop(cpu->thread, pkt, cacheBlockMask);
827 }
\end{DoxyCode}


\subsection{変数}
\hypertarget{classTimingSimpleCPU_1_1DcachePort_af4264b12b32db39099b579e1ed670312}{
\index{TimingSimpleCPU::DcachePort@{TimingSimpleCPU::DcachePort}!cacheBlockMask@{cacheBlockMask}}
\index{cacheBlockMask@{cacheBlockMask}!TimingSimpleCPU::DcachePort@{TimingSimpleCPU::DcachePort}}
\subsubsection[{cacheBlockMask}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} {\bf cacheBlockMask}}}
\label{classTimingSimpleCPU_1_1DcachePort_af4264b12b32db39099b579e1ed670312}
\hypertarget{classTimingSimpleCPU_1_1DcachePort_a49142331c4285494b26819ad5d97f545}{
\index{TimingSimpleCPU::DcachePort@{TimingSimpleCPU::DcachePort}!tickEvent@{tickEvent}}
\index{tickEvent@{tickEvent}!TimingSimpleCPU::DcachePort@{TimingSimpleCPU::DcachePort}}
\subsubsection[{tickEvent}]{\setlength{\rightskip}{0pt plus 5cm}{\bf DTickEvent} {\bf tickEvent}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classTimingSimpleCPU_1_1DcachePort_a49142331c4285494b26819ad5d97f545}


このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
cpu/simple/\hyperlink{timing_8hh}{timing.hh}\item 
cpu/simple/\hyperlink{timing_8cc}{timing.cc}\end{DoxyCompactItemize}
