# 2.1 ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆåŒ–ã®èƒŒæ™¯ã¨æŠ€è¡“æ½®æµ  
# 2.1 Background and Technological Trends of Chiplet Integration

---

## ğŸ”° ãªãœãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆãªã®ã‹ï¼Ÿ  
## ğŸ”° Why Chiplet?

SoCï¼ˆSystem-on-Chipï¼‰ã«ã‚ˆã‚‹é«˜é›†ç©åŒ–ã¯é•·ã‚‰ãä¸»æµã§ã—ãŸãŒã€ä»¥ä¸‹ã®ã‚ˆã†ãªé™ç•ŒãŒç¾ã‚Œã¤ã¤ã‚ã‚Šã¾ã™ï¼š  
Monolithic SoCs have long been the mainstream, but several limitations have emerged:

| èª²é¡Œ / Challenges | èª¬æ˜ / Description |
|------------------|-------------------|
| **è£½é€ ã‚³ã‚¹ãƒˆã®æ€¥å¢—**<br>Increasing Manufacturing Cost | å¾®ç´°åŒ–ã«ã‚ˆã‚ŠEUVè£…ç½®å°å…¥ã‚„æ­©ç•™ã¾ã‚Šä½ä¸‹ã«ä¼´ã„ã‚³ã‚¹ãƒˆãŒæ€¥å¢—ã€‚<br>Advanced nodes require costly EUV tools and suffer from yield loss. |
| **ãƒªã‚¹ã‚¯ã®é›†ä¸­**<br>Risk Centralization | å·¨å¤§SoCã§ã¯ãƒªã‚¹ãƒ”ãƒ³æ™‚ã®æå¤±ãŒå¤§ããã€è£½å“åŒ–é…å»¶ã«ç›´çµã€‚<br>Single-chip failures result in expensive respins and delays. |
| **ãƒ—ãƒ­ã‚»ã‚¹é©åˆæ€§ã®ãƒˆãƒ¬ãƒ¼ãƒ‰ã‚ªãƒ•**<br>Process Incompatibility | é«˜é€Ÿãƒ­ã‚¸ãƒƒã‚¯ã¨é«˜ç²¾åº¦ã‚¢ãƒŠãƒ­ã‚°ã‚’åŒæ™‚ã«æœ€é©åŒ–ã™ã‚‹ã®ãŒå›°é›£ã€‚<br>Hard to co-optimize logic, analog, RF, and memory in one die. |

â¡ **æ©Ÿèƒ½åˆ†é›¢ãƒ»å†åˆ©ç”¨æ€§ãƒ»ãƒªã‚¹ã‚¯åˆ†æ•£**ã‚’å¯èƒ½ã«ã™ã‚‹ **ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆï¼ˆChipletï¼‰** ã¨ã„ã†é¸æŠè‚¢ãŒç™»å ´ã€‚  
â¡ *Chiplet* architecture enables **modularization**, **reuse**, and **risk mitigation**.

---

## ğŸ”§ ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆæŠ€è¡“ã®è¦ç´   
## ğŸ”§ Key Elements of Chiplet Technology

| é …ç›® / Element | å†…å®¹ / Description |
|----------------|--------------------|
| **æ§‹æˆå˜ä½**<br>Chiplet Units | æ©Ÿèƒ½ã”ã¨ã«åˆ†å‰²ã•ã‚ŒãŸè¤‡æ•°ã®å°å‹ãƒ€ã‚¤<br>Multiple small dies each handling a specific function |
| **æ¥ç¶šæ‰‹æ³•**<br>Interconnection | ã‚¤ãƒ³ã‚¿ãƒ¼ãƒãƒ¼ã‚¶ã€Î¼ãƒãƒ³ãƒ—ã€Hybrid Bondingãªã©ã®é«˜å¯†åº¦æ¥ç¶š<br>High-density links such as interposers, Î¼-bumps, TSVs, hybrid bonding |
| **è¨­è¨ˆæ€æƒ³**<br>Design Philosophy | å†åˆ©ç”¨å¯èƒ½ãªIPãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆåŒ–ãƒ»ç•°ç¨®æ··è¼‰ãƒ»æ­©ç•™ã¾ã‚Šæ”¹å–„<br>Optimized for reuse, heterogeneous integration, and better yield |

---

## ğŸŒ ä»£è¡¨çš„ãªå®Ÿè£…ä¾‹ï¼ˆå¾Œç¯€ã«è©³ç´°ï¼‰  
## ğŸŒ Representative Implementations (Detailed Later)

| ä¼æ¥­ / Company | æŠ€è¡“ / Technology | è£½å“ä¾‹ / Example Products |
|----------------|------------------|--------------------------|
| **AMD** | Infinity Fabricã«ã‚ˆã‚‹ãƒãƒ«ãƒãƒ€ã‚¤æ¥ç¶š<br>Multi-die via Infinity Fabric | Ryzen, EPYC |
| **Intel** | Foverosï¼ˆ3Dï¼‰ï¼‹EMIBï¼ˆ2.5Dï¼‰<br>Foveros + EMIB | Lakefield, Ponte Vecchio |
| **Apple** | UltraFusionã«ã‚ˆã‚‹å¤§è¦æ¨¡ãƒãƒƒãƒ—çµåˆ<br>Large-scale die bridging with UltraFusion | M1 Ultra |

---

## ğŸŒ€ æŠ€è¡“æ½®æµã¨ä»Šå¾Œã®å‹•å‘  
## ğŸŒ€ Trends and Future Directions

| å¹´ä»£ / Era | ãƒˆãƒ¬ãƒ³ãƒ‰ / Trend | å‚™è€ƒ / Remarks |
|------------|------------------|----------------|
| **ã€œ2020** | ãƒ¢ãƒãƒªã‚·ãƒƒã‚¯SoCä¸»æµ<br>Monolithic SoCs | é«˜é›†ç©ãƒ»ä½é…å»¶ã ãŒæŸ”è»Ÿæ€§ã«æ¬ ã‘ã‚‹<br>Efficient but inflexible |
| **2020ã€œ** | 2.5Dãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ç™»å ´<br>Rise of 2.5D Packaging | Siã‚¤ãƒ³ã‚¿ãƒ¼ãƒãƒ¼ã‚¶ï¼‹HBMã®çµ„ã¿åˆã‚ã›<br>Interposer + HBM adopted |
| **2023ã€œ** | 3Dé›†ç©ã®æœ¬æ ¼åŒ–<br>Adoption of 3D Stacking | TSVã‚„Hybrid Bondingã§å‚ç›´æ¥ç¶š<br>Vertical links via TSV/hybrid |
| **ä»Šå¾Œ** | ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆã®æ¨™æº–åŒ–<br>Chiplet Standardization | UCIeãªã©ã®æ¥­ç•Œæ¨™æº–I/Fã¸<br>Industry-wide interfaces like UCIe |

---

## ğŸ§© æ¬¡ç¯€ã¸ã®æ¥ç¶š  
## ğŸ§© Connection to Next Section

æ¬¡ç¯€ [**2.2ï¼š2.5Då®Ÿè£…æŠ€è¡“**](./f2_2_25d_pkg.md) ã§ã¯ã€ã‚·ãƒªã‚³ãƒ³ã‚¤ãƒ³ã‚¿ãƒ¼ãƒãƒ¼ã‚¶ã‚„TSMCã®CoWoSã¨ã„ã£ãŸ**å…·ä½“çš„ãªå®Ÿè£…æŠ€è¡“**ã«ã¤ã„ã¦è©³ã—ãè§£èª¬ã—ã¾ã™ã€‚  
In the next section [**2.2: 2.5D Integration Technologies**](./f2_2_25d_pkg.md), we explore specific implementation techniques such as **silicon interposers** and **TSMC's CoWoS** in detail.

---
