Analysis & Synthesis report for top_level
Mon Nov 02 11:16:10 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Mon Nov 02 11:16:10 2020           ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; top_level                                   ;
; Top-level Entity Name              ; top_level                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; top_level          ; top_level          ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Mon Nov 02 11:16:01 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c top_level
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/adc_qsys.v
    Info (12023): Found entity 1: adc_qsys File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/adc_qsys/synthesis/adc_qsys.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/adc_qsys/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v
    Info (12023): Found entity 1: adc_qsys_modular_adc_0 File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control.v
    Info (12023): Found entity 1: altera_modular_adc_control File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/adc_qsys/synthesis/submodules/altera_modular_adc_control.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v
    Info (12023): Found entity 1: altera_modular_adc_control_avrg_fifo File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v
    Info (12023): Found entity 1: altera_modular_adc_control_fsm File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v
    Info (12023): Found entity 1: chsel_code_converter_sw_to_hw File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_primitive_wrapper File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_top_wrapper File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 31
Info (12021): Found 4 design units, including 4 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v
    Info (12023): Found entity 1: adc_qsys_altpll_sys_dffpipe_l2c File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 37
    Info (12023): Found entity 2: adc_qsys_altpll_sys_stdsync_sv6 File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 98
    Info (12023): Found entity 3: adc_qsys_altpll_sys_altpll_oc92 File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 130
    Info (12023): Found entity 4: adc_qsys_altpll_sys File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 217
Info (12021): Found 1 design units, including 0 entities, in source file lut_pkg.vhd
    Info (12022): Found design unit 1: LUT_pkg File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/LUT_pkg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file voltage2distance_array2.vhd
    Info (12022): Found design unit 1: voltage2distance_array2-behavior File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/voltage2distance_array2.vhd Line: 32
    Info (12023): Found entity 1: voltage2distance_array2 File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/voltage2distance_array2.vhd Line: 24
Info (12021): Found 3 design units, including 1 entities, in source file tb_adc_data.vhd
    Info (12022): Found design unit 1: tb_ADC_Data-tb File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/tb_ADC_data.vhd Line: 11
    Info (12022): Found design unit 2: cfg_tb_ADC_Data File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/tb_ADC_data.vhd Line: 100
    Info (12023): Found entity 1: tb_ADC_Data File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/tb_ADC_data.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file adc_data.vhd
    Info (12022): Found design unit 1: ADC_Data-rtl File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/ADC_Data.vhd Line: 15
    Info (12023): Found entity 1: ADC_Data File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/ADC_Data.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file tb_stored_value.vhd
    Info (12022): Found design unit 1: tb_stored_value-tb File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/tb_stored_value.vhd Line: 9
    Info (12023): Found entity 1: tb_stored_value File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/tb_stored_value.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file stored_value.vhd
    Info (12022): Found design unit 1: stored_value-behaviour File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/stored_value.vhd Line: 22
    Info (12023): Found entity 1: stored_value File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/stored_value.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file tb_debounce.vhd
    Info (12022): Found design unit 1: tb_debounce-Behavioral File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/tb_debounce.vhd Line: 13
    Info (12023): Found entity 1: tb_debounce File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/tb_debounce.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file debounce.vhd
    Info (12022): Found design unit 1: debounce-logic File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/debounce.vhd Line: 40
    Info (12023): Found entity 1: debounce File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/debounce.vhd Line: 29
Warning (12019): Can't analyze file -- file tb_MUX2TO1.vhd is missing
Warning (12019): Can't analyze file -- file MUX2TO1.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file top_level.vhd
    Info (12022): Found design unit 1: top_level-Behavioral File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/top_level.vhd Line: 22
    Info (12023): Found entity 1: top_level File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/top_level.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file sevensegment_decoder.vhd
    Info (12022): Found design unit 1: SevenSegment_decoder-Behavioral File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/SevenSegment_decoder.vhd Line: 13
    Info (12023): Found entity 1: SevenSegment_decoder File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/SevenSegment_decoder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sevensegment.vhd
    Info (12022): Found design unit 1: SevenSegment-Behavioral File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/SevenSegment.vhd Line: 11
    Info (12023): Found entity 1: SevenSegment File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/SevenSegment.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file binary_bcd.vhd
    Info (12022): Found design unit 1: binary_bcd-behavior File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/binary_bcd.vhd Line: 17
    Info (12023): Found entity 1: binary_bcd File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/binary_bcd.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file mux4to1.vhd
    Info (12022): Found design unit 1: MUX4TO1-behaviour File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/MUX4To1.vhd Line: 20
    Info (12023): Found entity 1: MUX4TO1 File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/MUX4To1.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file tb_mux4to1.vhd
    Info (12022): Found design unit 1: tb_MUX4TO1-behavior File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/tb_MUX4To1.vhd Line: 7
    Info (12023): Found entity 1: tb_MUX4TO1 File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/tb_MUX4To1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file synchronizer.vhd
    Info (12022): Found design unit 1: synchronizer-behaviour File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/synchronizer.vhd Line: 17
    Info (12023): Found entity 1: synchronizer File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/synchronizer.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file tb_synchronizer.vhd
    Info (12022): Found design unit 1: tb_synchronizer-tb File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/tb_synchronizer.vhd Line: 7
    Info (12023): Found entity 1: tb_synchronizer File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/tb_synchronizer.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file tb_top_level.vhd
    Info (12022): Found design unit 1: tb_top_level-tb File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/tb_top_level.vhd Line: 11
    Info (12023): Found entity 1: tb_top_level File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/tb_top_level.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file averager256.vhd
    Info (12022): Found design unit 1: averager256-rtl File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/averager256.vhd Line: 26
    Info (12023): Found entity 1: averager256 File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/averager256.vhd Line: 10
Info (12021): Found 3 design units, including 1 entities, in source file adc_conversion_wrapper.vhd
    Info (12022): Found design unit 1: ADC_Conversion_wrapper-RTL File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/ADC_Conversion_wrapper.vhd Line: 11
    Info (12022): Found design unit 2: ADC_Conversion_wrapper-simulation File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/ADC_Conversion_wrapper.vhd Line: 29
    Info (12023): Found entity 1: ADC_Conversion_wrapper File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/ADC_Conversion_wrapper.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file dpmux.vhd
    Info (12022): Found design unit 1: DPmux-behaviour File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/DPmux.vhd Line: 20
    Info (12023): Found entity 1: DPmux File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/DPmux.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file tb_dpmux.vhd
    Info (12022): Found design unit 1: tb_DPmux-behavior File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/tb_DPmux.vhd Line: 7
    Info (12023): Found entity 1: tb_DPmux File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/tb_DPmux.vhd Line: 4
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top_level.vhd(30): object "switch_inputs" assigned a value but never read File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/top_level.vhd Line: 30
Warning (10036): Verilog HDL or VHDL warning at top_level.vhd(43): object "ADC_raw" assigned a value but never read File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/top_level.vhd Line: 43
Info (12128): Elaborating entity "SevenSegment" for hierarchy "SevenSegment:SevenSegment_ins" File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/top_level.vhd Line: 134
Info (12128): Elaborating entity "SevenSegment_decoder" for hierarchy "SevenSegment:SevenSegment_ins|SevenSegment_decoder:decoder0" File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/SevenSegment.vhd Line: 24
Info (12128): Elaborating entity "binary_bcd" for hierarchy "binary_bcd:binary_bcd_ins" File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/top_level.vhd Line: 157
Info (12128): Elaborating entity "MUX4TO1" for hierarchy "MUX4TO1:MUX4TO1_ins" File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/top_level.vhd Line: 181
Info (12128): Elaborating entity "stored_value" for hierarchy "stored_value:stored_value_ins" File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/top_level.vhd Line: 194
Info (12128): Elaborating entity "synchronizer" for hierarchy "synchronizer:synchronizer_ins" File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/top_level.vhd Line: 205
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:debounce_ins" File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/top_level.vhd Line: 216
Info (12128): Elaborating entity "ADC_Data" for hierarchy "ADC_Data:ADC_Data_ins" File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/top_level.vhd Line: 224
Info (12128): Elaborating entity "voltage2distance_array2" for hierarchy "ADC_Data:ADC_Data_ins|voltage2distance_array2:voltage2distance_ins" File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/ADC_Data.vhd Line: 64
Info (12129): Elaborating entity "ADC_Conversion_wrapper" using architecture "A:simulation" for hierarchy "ADC_Data:ADC_Data_ins|ADC_Conversion_wrapper:ADC_ins" File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/ADC_Data.vhd Line: 72
Error (10533): VHDL Wait Statement error at ADC_Conversion_wrapper.vhd(39): Wait Statement must contain condition clause with UNTIL keyword File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/ADC_Conversion_wrapper.vhd Line: 39
Error (12152): Can't elaborate user hierarchy "ADC_Data:ADC_Data_ins|ADC_Conversion_wrapper:ADC_ins" File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/ADC_Data.vhd Line: 72
Info (144001): Generated suppressed messages file C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/output_files/top_level.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings
    Error: Peak virtual memory: 4800 megabytes
    Error: Processing ended: Mon Nov 02 11:16:10 2020
    Error: Elapsed time: 00:00:09
    Error: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/output_files/top_level.map.smsg.


