INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Homework/Homework.srcs/sources_1/new/d_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_ff
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Homework/Homework.srcs/sources_1/new/freq_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module freq_divider
WARNING: [VRFC 10-8956] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [/home/ramdas/Vidyaleap/Homework/Homework.srcs/sources_1/new/freq_divider.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Homework/Homework.srcs/sim_1/new/tb_freq_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_freq_divider
