# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../I2S_Audio.srcs/sim_2/new/Testbench.vhd" \

# Do not sort compile order
nosort
