v 20001006
L 300 1200 400 1100 3 0 0 0 -1 -1
L 400 1100 300 1000 3 0 0 0 -1 -1
T 400 1200 9 8 1 0 0 0
CLK
T 1100 1600 9 8 1 0 0 0
Q
T 400 1600 9 8 1 0 0 0
J
T 1048 600 9 8 1 0 0 0
/Q
T 300 1950 9 8 1 0 0 0
74107
B 300 300 1000 1600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 1800 1800 5 10 0 0 0 0
device=74107
T 1800 1000 5 10 0 0 0 0
slot=1
T 1800 1200 5 10 0 0 0 0
numslots=2
T 1800 1400 5 10 0 0 0 0
slot1=1,2,3,4,12,13
T 1800 1600 5 10 0 0 0 0
slot2=8,6,5,11,9,10
T 656 401 9 8 1 0 0 0
CLR
P 300 1600 0 1600 1
{
T 100 1650 5 8 1 1 0 0
pin1=1
}
P 1600 1600 1300 1600 1
{
T 1385 1650 5 8 1 1 0 0
pin3=3
}
P 800 0 800 200 1
{
T 600 100 5 8 1 1 0 0
pin6=13
}
P 1400 600 1600 600 1
{
T 1430 650 5 8 1 1 0 0
pin2=2
}
V 1350 600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 800 250 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 300 600 0 600 1
{
T 100 650 5 8 1 1 0 0
pin4=4
}
T 400 600 9 8 1 0 0 0
K
V 250 1100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 200 1100 0 1100 1
{
T 35 1150 5 8 1 1 0 0
pin5=12
}
T 1300 2000 8 10 1 1 0 6
uref=U?
