Source Block: hdl/library/common/ad_pack.v@106:122@HdlStmProcess
endgenerate

assign idata_dd_nx = {idata_d,idata_dd[SH_W*UNIT_W-1:I_W*UNIT_W]};
assign in_use_nx = {{I_W{ivalid_d}},in_use[SH_W-1:I_W]};

always @(posedge clk) begin
  if (reset) begin
    in_use <= 'h0;
  end else if (ivalid_d) begin
    in_use <= in_use_nx &(~out_mask);
  end
end

always @(posedge clk) begin
  if (ivalid_d) begin
    idata_dd <= idata_dd_nx;
  end

Diff Content:
- 111 always @(posedge clk) begin
- 112   if (reset) begin
- 113     in_use <= 'h0;
- 114   end else if (ivalid_d) begin
- 115     in_use <= in_use_nx &(~out_mask);
- 117 end
+ 115   always @(posedge clk) begin
+ 115     if (reset) begin
+ 115       in_use <= 'h0;
+ 115     end else if (ivalid_d) begin
+ 115       in_use <= in_use_nx &(~out_mask);
+ 115     end

Clone Blocks:
Clone Blocks 1:
hdl/library/common/ad_pack.v@104:114

  end
endgenerate

assign idata_dd_nx = {idata_d,idata_dd[SH_W*UNIT_W-1:I_W*UNIT_W]};
assign in_use_nx = {{I_W{ivalid_d}},in_use[SH_W-1:I_W]};

always @(posedge clk) begin
  if (reset) begin
    in_use <= 'h0;
  end else if (ivalid_d) begin

