// Seed: 1724601445
module module_0 ();
  wire id_1[1 : -1], id_2, id_3, id_4, id_5, id_6;
  wire id_7;
  logic id_8 = 1, id_9[-1 : 1];
  wire id_10;
  id_11(
      id_8
  );
  always if (-1);
  genvar id_12;
  assign id_11 = 1;
  initial id_12 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  module_0 modCall_1 ();
  output tri0 id_1;
  assign id_1 = 1;
  assign id_1 = 1'h0;
endmodule
