// Seed: 1482361130
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output logic id_1,
    output id_2
);
  assign id_2 = 1'd0;
endmodule
