# –†–µ–∑—é–º–µ: –ê–¥–∞–ø—Ç–∞—Ü–∏—è Zephyr –¥–ª—è LiteX SoC

## –ß—Ç–æ –±—ã–ª–æ —Å–¥–µ–ª–∞–Ω–æ

–°–æ–∑–¥–∞–Ω–∞ –ø–æ–ª–Ω–∞—è –∏–Ω—Ç–µ–≥—Ä–∞—Ü–∏—è LiteX SDIO –∫–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä–∞ —Å Zephyr RTOS, —Å –∞–≤—Ç–æ–º–∞—Ç–∏—á–µ—Å–∫–æ–π –∞–¥–∞–ø—Ç–∞—Ü–∏–µ–π –∫ —É–Ω–∏–∫–∞–ª—å–Ω—ã–º –∞–¥—Ä–µ—Å–∞–º –∫–∞–∂–¥–æ–≥–æ SoC.

## –°–æ–∑–¥–∞–Ω–Ω—ã–µ —Ñ–∞–π–ª—ã

### üìö –î–æ–∫—É–º–µ–Ω—Ç–∞—Ü–∏—è

1. **QUICKSTART_LITEX_ZEPHYR.md** - –®–ø–∞—Ä–≥–∞–ª–∫–∞ (5 –º–∏–Ω—É—Ç)
   - –ë—ã—Å—Ç—Ä—ã–π –ø—Ä–æ—Ü–µ—Å—Å –∞–¥–∞–ø—Ç–∞—Ü–∏–∏
   - –ü—Ä–æ–≤–µ—Ä–∫–∞ –∞–¥—Ä–µ—Å–æ–≤ –ø–æ—Å–ª–µ —Å–±–æ—Ä–∫–∏ LiteX
   - –ß—Ç–æ –¥–µ–ª–∞—Ç—å –ø—Ä–∏ –∏–∑–º–µ–Ω–µ–Ω–∏–∏ –∫–æ–Ω—Ñ–∏–≥—É—Ä–∞—Ü–∏–∏
   - –°–∫—Ä–∏–ø—Ç –∞–≤—Ç–æ–º–∞—Ç–∏–∑–∞—Ü–∏–∏

2. **ZEPHYR_LITEX_INTEGRATION.md** - –ü–æ–ª–Ω–æ–µ —Ä—É–∫–æ–≤–æ–¥—Å—Ç–≤–æ
   - 3 –ø–æ–¥—Ö–æ–¥–∞ –∫ –∏–Ω—Ç–µ–≥—Ä–∞—Ü–∏–∏
   - Custom Board Definition
   - Overlay —Ñ–∞–π–ª—ã
   - Direct Headers
   - –°—Ä–∞–≤–Ω–µ–Ω–∏–µ –ø–æ–¥—Ö–æ–¥–æ–≤

3. **app/README_LITEX.md** - –ò–Ω—Å—Ç—Ä—É–∫—Ü–∏—è –¥–ª—è app/
   - –ë—ã—Å—Ç—Ä—ã–π —Å—Ç–∞—Ä—Ç
   - –°—Ç—Ä—É–∫—Ç—É—Ä–∞ –ø—Ä–æ–µ–∫—Ç–∞
   - Device Tree overlay
   - Debugging tips
   - FAQ

### üõ†Ô∏è –ö–æ–¥ –∏ –∫–æ–Ω—Ñ–∏–≥—É—Ä–∞—Ü–∏—è

4. **app/boards/litex_vexriscv.overlay** - Device Tree overlay
   - SDIO controller @ 0x80000000
   - –í—Å–µ —Ä–µ–≥–∏—Å—Ç—Ä—ã —Å offset'–∞–º–∏
   - –ì–æ—Ç–æ–≤ –∫ –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏—é

5. **app/src/main_litex.c** - –ü—Ä–∏–º–µ—Ä –ø—Ä–∏–ª–æ–∂–µ–Ω–∏—è –¥–ª—è LiteX
   - –ò—Å–ø–æ–ª—å–∑—É–µ—Ç HAL –∏–∑ litex/
   - –ü–æ–ª–Ω–∞—è –ø–æ—Å–ª–µ–¥–æ–≤–∞—Ç–µ–ª—å–Ω–æ—Å—Ç—å –∏–Ω–∏—Ü–∏–∞–ª–∏–∑–∞—Ü–∏–∏ SDIO
   - CMD0, CMD5, CMD3, CMD7
   - –ß—Ç–µ–Ω–∏–µ CCCR —Ä–µ–≥–∏—Å—Ç—Ä–æ–≤
   - –í–∫–ª—é—á–µ–Ω–∏–µ Function 1
   - Zephyr logging

6. **app/CMakeLists.txt** - –û–±–Ω–æ–≤–ª–µ–Ω
   - –ü–æ–¥–∫–ª—é—á–∞–µ—Ç ../litex/sdio_hal.c
   - Include paths –¥–ª—è HAL

7. **app/prj.conf** - –û–±–Ω–æ–≤–ª–µ–Ω
   - –ö–æ–º–º–µ–Ω—Ç–∞—Ä–∏–∏ –¥–ª—è LiteX –∫–æ–Ω—Ñ–∏–≥—É—Ä–∞—Ü–∏–∏

## –ì–ª–∞–≤–Ω–æ–µ: –∫–∞–∫ –∞–¥–∞–ø—Ç–∏—Ä–æ–≤–∞—Ç—å Zephyr –ø–æ–¥ –≤–∞—à SoC

### –ü—Ä–æ—Å—Ç–æ–µ –æ–±—ä—è—Å–Ω–µ–Ω–∏–µ

**–ü—Ä–æ–±–ª–µ–º–∞:** –£ –∫–∞–∂–¥–æ–≥–æ LiteX SoC —Ä–∞–∑–Ω—ã–µ –∞–¥—Ä–µ—Å–∞ —Ä–µ–≥–∏—Å—Ç—Ä–æ–≤.

**–†–µ—à–µ–Ω–∏–µ –≤ 3 —à–∞–≥–∞:**

```bash
# 1. –°–æ–±—Ä–∞—Ç—å LiteX ‚Üí –ø–æ–ª—É—á–∏—Ç—å –∞–¥—Ä–µ—Å–∞
cd litex/
python3 sipeed_tang_primer_20k.py --build --csr-json=build/csr.json

# 2. –ü—Ä–æ–≤–µ—Ä–∏—Ç—å –∞–¥—Ä–µ—Å–∞
cat build/csr.csv | grep my_slave
# –í—ã–≤–æ–¥: csr_base,my_slave,0x80000000,

# 3. –ò—Å–ø–æ–ª—å–∑–æ–≤–∞—Ç—å –≤ Zephyr
cd app/
west build -b litex_vexriscv . -- \
    -DDTC_OVERLAY_FILE="boards/litex_vexriscv.overlay"
```

### –î–µ—Ç–∞–ª—å–Ω–æ

#### –í–∞—Ä–∏–∞–Ω—Ç A: Overlay —Ñ–∞–π–ª (—Ä–µ–∫–æ–º–µ–Ω–¥—É–µ—Ç—Å—è –¥–ª—è –ø—Ä–æ—Ç–æ—Ç–∏–ø–∞)

–£–∂–µ —Å–æ–∑–¥–∞–Ω: `app/boards/litex_vexriscv.overlay`

–°–æ–¥–µ—Ä–∂–∏—Ç:
- –ë–∞–∑–æ–≤—ã–π –∞–¥—Ä–µ—Å SDIO: `0x80000000`
- –†–∞–∑–º–µ—Ä —Ä–µ–≥–∏–æ–Ω–∞: `0x10000`
- Offset'—ã –≤—Å–µ—Ö —Ä–µ–≥–∏—Å—Ç—Ä–æ–≤

**–ö–æ–≥–¥–∞ –æ–±–Ω–æ–≤–ª—è—Ç—å:**
- –ò–∑–º–µ–Ω–∏–ª–∏ `origin=...` –≤ sipeed_tang_primer_20k.py
- –î–æ–±–∞–≤–∏–ª–∏/—É–¥–∞–ª–∏–ª–∏ –ø–µ—Ä–∏—Ñ–µ—Ä–∏—é (UART, Timer –º–æ–≥—É—Ç —Å–¥–≤–∏–Ω—É—Ç—å—Å—è)

**–ù–µ –Ω—É–∂–Ω–æ –æ–±–Ω–æ–≤–ª—è—Ç—å:**
- –ò–∑–º–µ–Ω–∏–ª–∏ —Ç–æ–ª—å–∫–æ HDL (WishboneController.sv)
- –ò–∑–º–µ–Ω–∏–ª–∏ –≤–Ω—É—Ç—Ä–µ–Ω–Ω—é—é –ª–æ–≥–∏–∫—É –∫–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä–∞

#### –í–∞—Ä–∏–∞–Ω—Ç B: Custom Board (–¥–ª—è production)

–°–æ–∑–¥–∞–π—Ç–µ –ø–æ–ª–Ω–æ—Ü–µ–Ω–Ω—ã–π board –≤ Zephyr:

```bash
# –ê–≤—Ç–æ–º–∞—Ç–∏—á–µ—Å–∫–∞—è –≥–µ–Ω–µ—Ä–∞—Ü–∏—è DTS
litex_json2dts_zephyr litex/build/csr.json > my_board.dts
```

#### –í–∞—Ä–∏–∞–Ω—Ç C: Direct Headers (—Å–∞–º—ã–π –ø—Ä–æ—Å—Ç–æ–π)

–ò—Å–ø–æ–ª—å–∑—É–π—Ç–µ —Å–≥–µ–Ω–µ—Ä–∏—Ä–æ–≤–∞–Ω–Ω—ã–µ LiteX headers –Ω–∞–ø—Ä—è–º—É—é:

```c
#include <generated/csr.h>
#define SDIO_BASE CSR_MY_SLAVE_BASE  // –ê–≤—Ç–æ–º–∞—Ç–∏—á–µ—Å–∫–∏!
```

## –í–∞—à —Ç–µ–∫—É—â–∏–π –∞–¥—Ä–µ—Å SDIO

```python
# litex/sipeed_tang_primer_20k.py:247
self.bus.add_slave("my_slave", self.my_slave.bus,
    region=SoCRegion(
        origin = 0x8000_0000,  # ‚Üê –ê–¥—Ä–µ—Å SDIO
        size = 0x10000,
        cached = False
    ))
```

–≠—Ç–æ—Ç –∞–¥—Ä–µ—Å **–∂–µ—Å—Ç–∫–æ –∑–∞–∫–æ–¥–∏—Ä–æ–≤–∞–Ω** –≤ –≤–∞—à–µ–º Python —Å–∫—Ä–∏–ø—Ç–µ, –ø–æ—ç—Ç–æ–º—É –Ω–µ –∏–∑–º–µ–Ω–∏—Ç—Å—è –ø—Ä–∏ –ø–µ—Ä–µ—Å–±–æ—Ä–∫–µ.

## –¢–µ—Å—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ

### –ù–∞ LiteX VexRiscv

```bash
# 1. –°–æ–±—Ä–∞—Ç—å LiteX SoC
cd litex/
python3 sipeed_tang_primer_20k.py --build

# 2. –ü—Ä–æ—à–∏—Ç—å FPGA
python3 sipeed_tang_primer_20k.py --load

# 3. –°–æ–±—Ä–∞—Ç—å Zephyr –ø—Ä–∏–ª–æ–∂–µ–Ω–∏–µ
cd ../app/

# –ò—Å–ø–æ–ª—å–∑—É–π—Ç–µ main_litex.c –≤–º–µ—Å—Ç–æ main.c:
mv src/main.c src/main_rp2350.c
mv src/main_litex.c src/main.c

west build -b litex_vexriscv . -- \
    -DDTC_OVERLAY_FILE="boards/litex_vexriscv.overlay"

# 4. –ó–∞–≥—Ä—É–∑–∏—Ç—å —á–µ—Ä–µ–∑ litex_term –∏–ª–∏ UART
west flash
# –∏–ª–∏
litex_term --kernel build/zephyr/zephyr.bin /dev/ttyUSB1
```

### –ù–∞ RP2350 (—Ç–µ–∫—É—â–∞—è –≤–µ—Ä—Å–∏—è)

```bash
# –ò—Å–ø–æ–ª—å–∑—É–π—Ç–µ —Ç–µ–∫—É—â–∏–π main.c (bit-banging)
cd app/
west build -b rpi_pico2_rp2350a_hazard3 .
west flash
```

## –°–ª–µ–¥—É—é—â–∏–µ —à–∞–≥–∏

1. ‚úÖ **–ü–æ–Ω—è—Ç—å –ø—Ä–æ—Ü–µ—Å—Å –∞–¥–∞–ø—Ç–∞—Ü–∏–∏** - –≥–æ—Ç–æ–≤–æ!
2. ‚è≠Ô∏è –°–æ–±—Ä–∞—Ç—å LiteX –∏ –ø—Ä–æ–≤–µ—Ä–∏—Ç—å –∞–¥—Ä–µ—Å–∞
3. ‚è≠Ô∏è –ü—Ä–æ—Ç–µ—Å—Ç–∏—Ä–æ–≤–∞—Ç—å app/src/main_litex.c –Ω–∞ –∂–µ–ª–µ–∑–µ
4. ‚è≠Ô∏è –†–µ–∞–ª–∏–∑–æ–≤–∞—Ç—å CMD53 –¥–ª—è multi-byte transfer
5. ‚è≠Ô∏è –î–æ–±–∞–≤–∏—Ç—å backplane access
6. ‚è≠Ô∏è –ó–∞–≥—Ä—É–∑–∏—Ç—å firmware –≤ CYW55500

## –ë—ã—Å—Ç—Ä–∞—è —Å–ø—Ä–∞–≤–∫–∞

### –ü—Ä–æ–≤–µ—Ä–∏—Ç—å –∞–¥—Ä–µ—Å–∞ LiteX

```bash
# CSV
cat litex/build/csr.csv

# C header
grep CSR_MY_SLAVE_BASE litex/build/software/include/generated/csr.h

# JSON
cat litex/build/csr.json | jq '.csr_bases.my_slave'
```

### –û–±–Ω–æ–≤–∏—Ç—å overlay –ø—Ä–∏ –∏–∑–º–µ–Ω–µ–Ω–∏–∏ –∞–¥—Ä–µ—Å–æ–≤

```bash
# –°–≥–µ–Ω–µ—Ä–∏—Ä–æ–≤–∞—Ç—å –Ω–æ–≤—ã–π DTS
litex_json2dts_zephyr litex/build/csr.json > /tmp/new.dts

# –°—Ä–∞–≤–Ω–∏—Ç—å —Å —Ç–µ–∫—É—â–∏–º overlay
diff app/boards/litex_vexriscv.overlay /tmp/new.dts

# –û–±–Ω–æ–≤–∏—Ç—å –≤—Ä—É—á–Ω—É—é –∏–ª–∏ —Å–∫–æ–ø–∏—Ä–æ–≤–∞—Ç—å –Ω—É–∂–Ω—ã–µ —á–∞—Å—Ç–∏
```

### –û—Ç–ª–∞–¥–∫–∞ –≤ Zephyr

```bash
# –ü–æ—Å–º–æ—Ç—Ä–µ—Ç—å —Ñ–∏–Ω–∞–ª—å–Ω—ã–π Device Tree
cat app/build/zephyr/zephyr.dts | grep sdio -A 20

# –ü–æ—Å–º–æ—Ç—Ä–µ—Ç—å —Å–∏–º–≤–æ–ª—ã
riscv64-unknown-elf-nm app/build/zephyr/zephyr.elf | grep sdio

# –ü–æ—Å–º–æ—Ç—Ä–µ—Ç—å –ø–∞–º—è—Ç—å regions
riscv64-unknown-elf-objdump -h app/build/zephyr/zephyr.elf
```

## –°—Ç—Ä—É–∫—Ç—É—Ä–∞ –ø—Ä–æ–µ–∫—Ç–∞

```
sdio_zephyr/
‚îú‚îÄ‚îÄ QUICKSTART_LITEX_ZEPHYR.md      # –®–ø–∞—Ä–≥–∞–ª–∫–∞ (–Ω–∞—á–Ω–∏—Ç–µ –∑–¥–µ—Å—å!)
‚îú‚îÄ‚îÄ ZEPHYR_LITEX_INTEGRATION.md     # –ü–æ–ª–Ω–æ–µ —Ä—É–∫–æ–≤–æ–¥—Å—Ç–≤–æ
‚îú‚îÄ‚îÄ SUMMARY.md                       # –≠—Ç–æ—Ç —Ñ–∞–π–ª
‚îÇ
‚îú‚îÄ‚îÄ litex/
‚îÇ   ‚îú‚îÄ‚îÄ sipeed_tang_primer_20k.py   # LiteX SoC definition
‚îÇ   ‚îú‚îÄ‚îÄ sdio_hal.h                  # SDIO HAL API
‚îÇ   ‚îú‚îÄ‚îÄ sdio_hal.c                  # SDIO HAL implementation
‚îÇ   ‚îú‚îÄ‚îÄ README_HAL.md               # HAL documentation
‚îÇ   ‚îî‚îÄ‚îÄ build/
‚îÇ       ‚îú‚îÄ‚îÄ csr.json                # –°–≥–µ–Ω–µ—Ä–∏—Ä–æ–≤–∞–Ω–Ω—ã–µ –∞–¥—Ä–µ—Å–∞
‚îÇ       ‚îî‚îÄ‚îÄ software/include/generated/
‚îÇ           ‚îî‚îÄ‚îÄ csr.h               # C header —Å –∞–¥—Ä–µ—Å–∞–º–∏
‚îÇ
‚îî‚îÄ‚îÄ app/
    ‚îú‚îÄ‚îÄ README_LITEX.md             # –ò–Ω—Å—Ç—Ä—É–∫—Ü–∏—è –¥–ª—è app/
    ‚îú‚îÄ‚îÄ CMakeLists.txt              # –û–±–Ω–æ–≤–ª–µ–Ω –¥–ª—è HAL
    ‚îú‚îÄ‚îÄ prj.conf                    # Zephyr config
    ‚îú‚îÄ‚îÄ boards/
    ‚îÇ   ‚îú‚îÄ‚îÄ litex_vexriscv.overlay  # Device Tree overlay –¥–ª—è LiteX
    ‚îÇ   ‚îî‚îÄ‚îÄ rpi_pico2_*.overlay     # Device Tree –¥–ª—è RP2350
    ‚îî‚îÄ‚îÄ src/
        ‚îú‚îÄ‚îÄ main_litex.c            # Zephyr + LiteX HAL (–Ω–æ–≤—ã–π!)
        ‚îî‚îÄ‚îÄ main.c                  # RP2350 bit-banging (—Ç–µ–∫—É—â–∏–π)
```

## –ö–ª—é—á–µ–≤—ã–µ –∫–æ–Ω—Ü–µ–ø—Ü–∏–∏

### LiteX –≥–µ–Ω–µ—Ä–∏—Ä—É–µ—Ç –∞–¥—Ä–µ—Å–∞ –∞–≤—Ç–æ–º–∞—Ç–∏—á–µ—Å–∫–∏

```python
# –í Python —Å–∫—Ä–∏–ø—Ç–µ:
self.bus.add_slave("my_slave", ..., 
    region=SoCRegion(origin=0x80000000, ...))

# ‚Üì LiteX build –≥–µ–Ω–µ—Ä–∏—Ä—É–µ—Ç ‚Üì

# csr.csv:
csr_base,my_slave,0x80000000,

# csr.h:
#define CSR_MY_SLAVE_BASE 0x80000000L
```

### Zephyr –ø–æ–ª—É—á–∞–µ—Ç —á–µ—Ä–µ–∑ Device Tree

```dts
// litex_vexriscv.overlay
sdio0: sdio@80000000 {
    reg = <0x80000000 0x10000>;
};
```

### HAL –∏—Å–ø–æ–ª—å–∑—É–µ—Ç –Ω–∞–ø—Ä—è–º—É—é

```c
// sdio_hal.h
#define SDIO_BASE 0x80000000

// –∏–ª–∏ –∏–∑ LiteX:
#include <generated/csr.h>
#define SDIO_BASE CSR_MY_SLAVE_BASE
```

### –í—Å—ë —Ä–∞–±–æ—Ç–∞–µ—Ç –≤–º–µ—Å—Ç–µ!

```
LiteX SoC (Python) ‚Üí –≥–µ–Ω–µ—Ä–∏—Ä—É–µ—Ç csr.json
                   ‚Üì
         litex_json2dts_zephyr
                   ‚Üì
              Device Tree (DTS)
                   ‚Üì
         Zephyr (C code) + HAL
```

## –ö–æ–Ω—Ç–∞–∫—Ç—ã –∏ —Ä–µ—Å—É—Ä—Å—ã

- [LiteX](https://github.com/enjoy-digital/litex)
- [Zephyr Project](https://www.zephyrproject.org/)
- [VexRiscv](https://github.com/SpinalHDL/VexRiscv)
