// Generated by CIRCT 42e53322a
module bsg_transpose_width_p3_els_p3(	// /tmp/tmp.fL0gj4dCnw/11295_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_transpose_width_p3_els_p3.cleaned.mlir:2:3
  input  [8:0] i,	// /tmp/tmp.fL0gj4dCnw/11295_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_transpose_width_p3_els_p3.cleaned.mlir:2:47
  output [8:0] o	// /tmp/tmp.fL0gj4dCnw/11295_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_transpose_width_p3_els_p3.cleaned.mlir:2:60
);

  assign o = {i[8], i[5], i[2], i[7], i[4], i[1], i[6], i[3], i[0]};	// /tmp/tmp.fL0gj4dCnw/11295_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_transpose_width_p3_els_p3.cleaned.mlir:3:10, :4:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :13:5
endmodule

