// Configuration file for a single-core CPU with a three-level cache hierarchy.
// L1 caches are split.
// L2 and L3 caches are unified.

// Common params.
num_cores       1
line_size       64
// Turn on coherence as another test of that option, as well as
// to trigger hashtable optimizations in caches and test those.
coherence       true

L1I {                        // L1 I$
  type            instruction
  core            0
  size            64k
  assoc           8
  parent          L2
  replace_policy  LRU
}
L1D {                        // L1 D$
  type            data
  core            0
  size            64k
  assoc           8
  parent          L2
  replace_policy  LRU
}
L2 {                         // L2$
  size            512K
  assoc           16
  inclusive       true
  parent          LLC
  replace_policy  LRU
}
LLC {
  size            2M
  assoc           16
  inclusive       true
  parent          memory
  replace_policy  LRU
}
