# Reading D:/Quartuz/Quartuz19.1/modelsim_ase/tcl/vsim/pref.tcl
# do top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Quartuz/Quartuz19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/franc/OneDrive/Escritorio/Arquitectura/ProyectoTop {C:/Users/franc/OneDrive/Escritorio/Arquitectura/ProyectoTop/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:43 on Nov 04,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/franc/OneDrive/Escritorio/Arquitectura/ProyectoTop" C:/Users/franc/OneDrive/Escritorio/Arquitectura/ProyectoTop/top.sv 
# -- Compiling module top
# -- Compiling module dmem
# -- Compiling module imem
# -- Compiling module arm
# -- Compiling module controller
# -- Compiling module decode
# -- Compiling module condlogic
# -- Compiling module condcheck
# -- Compiling module datapath
# -- Compiling module regfile
# -- Compiling module extend
# -- Compiling module alu
# -- Compiling module adder
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module mux2
# -- Compiling module cmp2
# -- Compiling module port
# 
# Top level modules:
# 	top
# End time: 13:22:43 on Nov 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim rtl_work.top
# vsim rtl_work.top 
# Start time: 13:22:48 on Nov 04,2023
# Loading sv_std.std
# Loading rtl_work.top
# Loading rtl_work.arm
# Loading rtl_work.controller
# Loading rtl_work.decode
# Loading rtl_work.condlogic
# Loading rtl_work.flopenr
# Loading rtl_work.condcheck
# Loading rtl_work.datapath
# Loading rtl_work.mux2
# Loading rtl_work.flopr
# Loading rtl_work.adder
# Loading rtl_work.regfile
# Loading rtl_work.extend
# Loading rtl_work.alu
# Loading rtl_work.imem
# Loading rtl_work.dmem
# Loading rtl_work.cmp2
# Loading rtl_work.port
add wave -position end  sim:/top/clk
add wave -position end  sim:/top/reset
add wave -position end  sim:/top/INport
add wave -position end  sim:/top/OUTport
add wave -position end  sim:/top/WriteData
add wave -position end  sim:/top/DataAdr
add wave -position end  sim:/top/MemWrite
add wave -position end  sim:/top/MemtoReg
add wave -position end  sim:/top/PortSel
add wave -position end  sim:/top/PC
add wave -position end  sim:/top/Instr
add wave -position end  sim:/top/ReadData
add wave -position end  sim:/top/MemData
add wave -position end  sim:/top/INData
force -freeze sim:/top/clk 1 0, 0 {50 ps} -r 100
run
force -freeze sim:/top/reset 1 0
run
force -freeze sim:/top/reset St 0
# Invalid binary digit: S.
# ** Error: (vsim-4011) Invalid force value: St 0.
# 
force -freeze sim:/top/reset St0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns

run 10 ns

run 10 ns

# End time: 13:24:53 on Nov 04,2023, Elapsed time: 0:02:05
# Errors: 1, Warnings: 0
