/*
Developer   - Sriram Venkata Krishna
Date        - 07-08-2025
Processor   - ATmega8
*/

/*
Experiment	- 1
Problem   	- 1
*/

;1.1 - Addition of two 8-Bit Numbers

.CSEG

SETUP :
	LDI ZL, LOW(NUM<<1);
	LDI ZH, HIGH(NUM<<1);
	LDI XH, 0x00;
	LDI XL, 0x60;

CODE : 
	LPM R16, Z+;
	LPM R17, Z;
	LDI R18, 0x00;
	ADD R16, R17;
	BRCC DONE;
	LDI R18, 0x01;

DONE :
	ST X+, R16;
	ST X+, R17;
	ST X+, R18;
	NOP;

NUM: .db 0xF7, 0x68;
