{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556422707767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556422707774 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 22:38:27 2019 " "Processing started: Sat Apr 27 22:38:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556422707774 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1556422707774 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab8 -c lab8 " "Command: quartus_sta lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1556422707774 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1556422708003 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default 27 " "Ignored 27 assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556422709322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556422709322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556422709322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556422709322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556422709322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556422709322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556422709322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556422709322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556422709322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556422709322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556422709322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556422709322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556422709322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556422709322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556422709322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556422709322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556422709322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556422709322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556422709322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556422709322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556422709322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556422709322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556422709322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556422709322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556422709322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556422709322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556422709322 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1556422709322 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1556422709753 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1556422709753 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556422709831 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556422709831 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556422711681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556422711681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556422711681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556422711681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556422711681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556422711681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556422711681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556422711681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556422711681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556422711681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556422711681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556422711681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556422711681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556422711681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556422711681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556422711681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556422711681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556422711681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556422711681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556422711681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556422711681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556422711681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556422711681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556422711681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556422711681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556422711681 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1556422711681 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556422711681 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1556422711681 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556422711681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556422711681 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1556422711681 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1556422711681 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8.sdc " "Reading SDC File: 'lab8.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1556422711770 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1556422711771 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 148 hpi_data_in\[0\] port " "Ignored filter at lab8.sdc(148): hpi_data_in\[0\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 148 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711778 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 148 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(148): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{hpi_data_in\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{hpi_data_in\[0\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 148 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711779 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 148 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 149 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(149): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{hpi_data_in\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{hpi_data_in\[0\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 149 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711780 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 149 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711780 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 150 hpi_data_in\[1\] port " "Ignored filter at lab8.sdc(150): hpi_data_in\[1\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 150 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711780 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 150 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(150): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{hpi_data_in\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{hpi_data_in\[1\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 150 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711780 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 150 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711780 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 151 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(151): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{hpi_data_in\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{hpi_data_in\[1\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 151 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711781 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 151 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711781 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 152 hpi_data_in\[2\] port " "Ignored filter at lab8.sdc(152): hpi_data_in\[2\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 152 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711781 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 152 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(152): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{hpi_data_in\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{hpi_data_in\[2\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 152 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711782 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 152 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711782 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 153 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(153): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{hpi_data_in\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{hpi_data_in\[2\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 153 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711782 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 153 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711782 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 154 hpi_data_in\[3\] port " "Ignored filter at lab8.sdc(154): hpi_data_in\[3\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 154 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711783 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 154 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(154): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{hpi_data_in\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{hpi_data_in\[3\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 154 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711784 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 154 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 155 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(155): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{hpi_data_in\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{hpi_data_in\[3\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 155 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711785 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711785 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 156 hpi_data_in\[4\] port " "Ignored filter at lab8.sdc(156): hpi_data_in\[4\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 156 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 156 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(156): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{hpi_data_in\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{hpi_data_in\[4\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 156 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711785 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 156 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 157 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(157): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{hpi_data_in\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{hpi_data_in\[4\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 157 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711785 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 157 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711785 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 158 hpi_data_in\[5\] port " "Ignored filter at lab8.sdc(158): hpi_data_in\[5\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 158 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711786 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 158 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(158): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{hpi_data_in\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{hpi_data_in\[5\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711786 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711786 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 159 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(159): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{hpi_data_in\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{hpi_data_in\[5\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 159 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711786 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711786 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 160 hpi_data_in\[6\] port " "Ignored filter at lab8.sdc(160): hpi_data_in\[6\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 160 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711787 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 160 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(160): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{hpi_data_in\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{hpi_data_in\[6\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 160 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711787 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711787 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 161 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(161): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{hpi_data_in\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{hpi_data_in\[6\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 161 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711787 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711787 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 162 hpi_data_in\[7\] port " "Ignored filter at lab8.sdc(162): hpi_data_in\[7\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 162 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711788 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 162 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(162): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{hpi_data_in\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{hpi_data_in\[7\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 162 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711788 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711788 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 163 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(163): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{hpi_data_in\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{hpi_data_in\[7\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 163 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711788 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711788 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 164 hpi_data_in\[8\] port " "Ignored filter at lab8.sdc(164): hpi_data_in\[8\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 164 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711788 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 164 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(164): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{hpi_data_in\[8\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{hpi_data_in\[8\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711789 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711789 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 165 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(165): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{hpi_data_in\[8\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{hpi_data_in\[8\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 165 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711789 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711789 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 166 hpi_data_in\[9\] port " "Ignored filter at lab8.sdc(166): hpi_data_in\[9\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 166 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711789 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 166 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(166): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{hpi_data_in\[9\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{hpi_data_in\[9\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 166 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711790 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711790 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 167 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(167): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{hpi_data_in\[9\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{hpi_data_in\[9\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 167 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711790 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711790 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 168 hpi_data_in\[10\] port " "Ignored filter at lab8.sdc(168): hpi_data_in\[10\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 168 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711790 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 168 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(168): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{hpi_data_in\[10\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{hpi_data_in\[10\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 168 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711791 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711791 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 169 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(169): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{hpi_data_in\[10\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{hpi_data_in\[10\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 169 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711791 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711791 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 170 hpi_data_in\[11\] port " "Ignored filter at lab8.sdc(170): hpi_data_in\[11\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 170 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711791 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 170 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(170): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{hpi_data_in\[11\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{hpi_data_in\[11\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 170 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711791 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711791 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 171 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(171): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{hpi_data_in\[11\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{hpi_data_in\[11\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 171 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711792 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711792 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 172 hpi_data_in\[12\] port " "Ignored filter at lab8.sdc(172): hpi_data_in\[12\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 172 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711792 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 172 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(172): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{hpi_data_in\[12\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{hpi_data_in\[12\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 172 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711792 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711792 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 173 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(173): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{hpi_data_in\[12\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{hpi_data_in\[12\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 173 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711793 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711793 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 174 hpi_data_in\[13\] port " "Ignored filter at lab8.sdc(174): hpi_data_in\[13\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 174 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711793 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 174 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(174): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{hpi_data_in\[13\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{hpi_data_in\[13\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711793 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711793 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 175 hpi_data_in\[14\] port " "Ignored filter at lab8.sdc(175): hpi_data_in\[14\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 175 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711793 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 175 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(175): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{hpi_data_in\[14\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{hpi_data_in\[14\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 175 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711794 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711794 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 176 hpi_data_in\[15\] port " "Ignored filter at lab8.sdc(176): hpi_data_in\[15\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 176 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 176 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(176): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{hpi_data_in\[15\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{hpi_data_in\[15\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 176 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711794 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 177 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(177): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{hpi_data_in\[15\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{hpi_data_in\[15\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 177 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711795 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711795 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 245 LEDG\[0\] port " "Ignored filter at lab8.sdc(245): LEDG\[0\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 245 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711799 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 245 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(245): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[0\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 245 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711800 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 245 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711800 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 246 LEDG\[1\] port " "Ignored filter at lab8.sdc(246): LEDG\[1\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 246 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 246 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(246): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[1\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 246 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711801 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 246 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711801 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 247 LEDG\[2\] port " "Ignored filter at lab8.sdc(247): LEDG\[2\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 247 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 247 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(247): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[2\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 247 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711802 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 247 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711802 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 248 LEDG\[3\] port " "Ignored filter at lab8.sdc(248): LEDG\[3\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 248 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711802 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 248 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(248): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[3\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 248 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711802 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 248 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711802 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 249 LEDG\[4\] port " "Ignored filter at lab8.sdc(249): LEDG\[4\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 249 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711803 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 249 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(249): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[4\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 249 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711803 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 249 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711803 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 250 LEDG\[5\] port " "Ignored filter at lab8.sdc(250): LEDG\[5\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 250 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711803 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 250 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(250): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[5\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 250 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711803 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 250 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711803 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 251 LEDG\[6\] port " "Ignored filter at lab8.sdc(251): LEDG\[6\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 251 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 251 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(251): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[6\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 251 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711804 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 251 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711804 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 252 LEDG\[7\] port " "Ignored filter at lab8.sdc(252): LEDG\[7\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 252 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 252 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(252): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[7\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 252 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711804 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 252 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711804 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 254 otg_hpi_data_out_port\[0\] port " "Ignored filter at lab8.sdc(254): otg_hpi_data_out_port\[0\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 254 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711805 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 254 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(254): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_data_out_port\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_data_out_port\[0\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 254 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711805 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 254 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711805 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 255 otg_hpi_data_out_port\[1\] port " "Ignored filter at lab8.sdc(255): otg_hpi_data_out_port\[1\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 255 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711805 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 255 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(255): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_data_out_port\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_data_out_port\[1\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 255 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711806 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 255 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711806 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 256 otg_hpi_data_out_port\[2\] port " "Ignored filter at lab8.sdc(256): otg_hpi_data_out_port\[2\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 256 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711806 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 256 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(256): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_data_out_port\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_data_out_port\[2\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 256 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711806 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 256 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711806 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 257 otg_hpi_data_out_port\[3\] port " "Ignored filter at lab8.sdc(257): otg_hpi_data_out_port\[3\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 257 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711806 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 257 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(257): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_data_out_port\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_data_out_port\[3\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 257 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711806 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 257 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711806 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 258 otg_hpi_data_out_port\[4\] port " "Ignored filter at lab8.sdc(258): otg_hpi_data_out_port\[4\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 258 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711806 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 258 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(258): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_data_out_port\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_data_out_port\[4\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 258 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711806 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 258 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711806 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 259 otg_hpi_data_out_port\[5\] port " "Ignored filter at lab8.sdc(259): otg_hpi_data_out_port\[5\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 259 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711808 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 259 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(259): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_data_out_port\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_data_out_port\[5\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 259 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711808 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 259 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711808 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 260 otg_hpi_data_out_port\[6\] port " "Ignored filter at lab8.sdc(260): otg_hpi_data_out_port\[6\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 260 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711808 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 260 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(260): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_data_out_port\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_data_out_port\[6\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 260 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711808 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 260 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711808 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 261 otg_hpi_data_out_port\[7\] port " "Ignored filter at lab8.sdc(261): otg_hpi_data_out_port\[7\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 261 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711809 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 261 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(261): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_data_out_port\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_data_out_port\[7\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 261 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711809 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 261 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711809 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 262 otg_hpi_data_out_port\[8\] port " "Ignored filter at lab8.sdc(262): otg_hpi_data_out_port\[8\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 262 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711809 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 262 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(262): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_data_out_port\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_data_out_port\[8\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 262 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711810 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 262 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711810 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 263 otg_hpi_data_out_port\[9\] port " "Ignored filter at lab8.sdc(263): otg_hpi_data_out_port\[9\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 263 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711810 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 263 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(263): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_data_out_port\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_data_out_port\[9\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 263 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711810 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 263 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711810 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 264 otg_hpi_data_out_port\[10\] port " "Ignored filter at lab8.sdc(264): otg_hpi_data_out_port\[10\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 264 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711810 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 264 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(264): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_data_out_port\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_data_out_port\[10\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 264 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711810 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 264 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711810 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 265 otg_hpi_data_out_port\[11\] port " "Ignored filter at lab8.sdc(265): otg_hpi_data_out_port\[11\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 265 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711810 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 265 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(265): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_data_out_port\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_data_out_port\[11\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 265 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711810 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 265 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711810 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 266 otg_hpi_data_out_port\[12\] port " "Ignored filter at lab8.sdc(266): otg_hpi_data_out_port\[12\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 266 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711811 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 266 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(266): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_data_out_port\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_data_out_port\[12\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 266 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711811 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 266 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711811 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 267 otg_hpi_data_out_port\[13\] port " "Ignored filter at lab8.sdc(267): otg_hpi_data_out_port\[13\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 267 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711811 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 267 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(267): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_data_out_port\[13\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_data_out_port\[13\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 267 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711812 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 267 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711812 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 268 otg_hpi_data_out_port\[14\] port " "Ignored filter at lab8.sdc(268): otg_hpi_data_out_port\[14\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 268 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711812 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 268 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(268): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_data_out_port\[14\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_data_out_port\[14\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 268 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711812 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 268 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711812 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 269 otg_hpi_data_out_port\[15\] port " "Ignored filter at lab8.sdc(269): otg_hpi_data_out_port\[15\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 269 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711814 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 269 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(269): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_data_out_port\[15\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_data_out_port\[15\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 269 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711815 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 269 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711815 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 270 otg_hpi_addr_export\[0\] port " "Ignored filter at lab8.sdc(270): otg_hpi_addr_export\[0\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 270 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 270 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(270): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_addr_export\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_addr_export\[0\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 270 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711815 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 270 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711815 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 271 otg_hpi_addr_export\[1\] port " "Ignored filter at lab8.sdc(271): otg_hpi_addr_export\[1\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 271 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711817 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 271 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(271): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_addr_export\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_addr_export\[1\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 271 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711817 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 271 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711817 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 272 otg_hpi_cs_export\[0\] port " "Ignored filter at lab8.sdc(272): otg_hpi_cs_export\[0\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 272 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711817 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 272 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(272): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_cs_export\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_cs_export\[0\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 272 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711817 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 272 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711817 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 273 otg_hpi_r_export\[0\] port " "Ignored filter at lab8.sdc(273): otg_hpi_r_export\[0\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 273 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711817 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 273 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(273): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_r_export\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_r_export\[0\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 273 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711817 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 273 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711817 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 274 otg_hpi_w_export\[0\] port " "Ignored filter at lab8.sdc(274): otg_hpi_w_export\[0\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 274 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 274 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(274): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_w_export\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{otg_hpi_w_export\[0\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 274 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711818 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 274 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711818 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 275 hpi_reset\[0\] port " "Ignored filter at lab8.sdc(275): hpi_reset\[0\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 275 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 275 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(275): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{hpi_reset\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{hpi_reset\[0\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 275 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711819 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 275 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711819 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 276 keycode_export\[0\] port " "Ignored filter at lab8.sdc(276): keycode_export\[0\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 276 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711819 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 276 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(276): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{keycode_export\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{keycode_export\[0\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 276 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711819 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 276 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711819 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 277 keycode_export\[1\] port " "Ignored filter at lab8.sdc(277): keycode_export\[1\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 277 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711819 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 277 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(277): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{keycode_export\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{keycode_export\[1\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 277 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711820 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 277 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711820 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 278 keycode_export\[2\] port " "Ignored filter at lab8.sdc(278): keycode_export\[2\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 278 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 278 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(278): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{keycode_export\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{keycode_export\[2\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 278 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711820 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 278 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711820 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 279 keycode_export\[3\] port " "Ignored filter at lab8.sdc(279): keycode_export\[3\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 279 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 279 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(279): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{keycode_export\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{keycode_export\[3\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 279 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711821 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 279 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711821 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 280 keycode_export\[4\] port " "Ignored filter at lab8.sdc(280): keycode_export\[4\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 280 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 280 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(280): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{keycode_export\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{keycode_export\[4\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 280 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711821 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 280 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711821 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 281 keycode_export\[5\] port " "Ignored filter at lab8.sdc(281): keycode_export\[5\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 281 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 281 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(281): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{keycode_export\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{keycode_export\[5\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 281 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711822 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 281 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711822 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 282 keycode_export\[6\] port " "Ignored filter at lab8.sdc(282): keycode_export\[6\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 282 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 282 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(282): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{keycode_export\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{keycode_export\[6\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 282 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711822 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 282 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711822 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 283 keycode_export\[7\] port " "Ignored filter at lab8.sdc(283): keycode_export\[7\] could not be matched with a port" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 283 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711823 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 283 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(283): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{keycode_export\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{keycode_export\[7\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 283 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711823 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 283 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711823 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 300 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg* keeper " "Ignored filter at lab8.sdc(300): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 300 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711837 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 300 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at lab8.sdc(300): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 300 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711838 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 300 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(300): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 300 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711838 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 300 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711838 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 300 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(300): Argument <to> is an empty collection" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 300 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711839 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 301 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at lab8.sdc(301): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 301 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711840 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 301 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at lab8.sdc(301): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 301 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 301 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(301): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\]\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 301 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711841 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 301 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711841 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 301 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(301): Argument <to> is an empty collection" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 301 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711841 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 302 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at lab8.sdc(302): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 302 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711842 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 302 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at lab8.sdc(302): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 302 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 302 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(302): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\]\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 302 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711843 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 302 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 302 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(302): Argument <to> is an empty collection" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 302 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711843 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 303 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error keeper " "Ignored filter at lab8.sdc(303): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 303 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711845 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 303 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at lab8.sdc(303): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 303 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711846 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 303 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(303): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\]\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\]\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 303 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711847 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 303 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 303 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(303): Argument <to> is an empty collection" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 303 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711847 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 304 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at lab8.sdc(304): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 304 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 304 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(304): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 304 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711849 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 304 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 304 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(304): Argument <to> is an empty collection" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 304 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711849 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 305 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* keeper " "Ignored filter at lab8.sdc(305): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* could not be matched with a keeper" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 305 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711850 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 305 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(305): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo*\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo*\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 305 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711850 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 305 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711850 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 305 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(305): Argument <to> is an empty collection" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 305 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711851 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 306 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir* keeper " "Ignored filter at lab8.sdc(306): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir* could not be matched with a keeper" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 306 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711851 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 306 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(306): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir*\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir*\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 306 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711852 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 306 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711852 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 307 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go keeper " "Ignored filter at lab8.sdc(307): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go could not be matched with a keeper" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 307 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711853 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 307 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(307): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go\}\]" {  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 307 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556422711853 ""}  } { { "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" "" { Text "C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc" 307 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556422711853 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lab8_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1556422711859 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1556422711876 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1556422711887 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:vga_controller_instance\|VGA_VS " "Node: VGA_controller:vga_controller_instance\|VGA_VS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Block:block11\|row\[8\] VGA_controller:vga_controller_instance\|VGA_VS " "Register Block:block11\|row\[8\] is being clocked by VGA_controller:vga_controller_instance\|VGA_VS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1556422711988 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1556422711988 "|lab8|VGA_controller:vga_controller_instance|VGA_VS"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1556422712189 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found on node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found on node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-phase (expected: 0.00, found: -54.00) " "-phase (expected: 0.00, found: -54.00)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1556422712189 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1556422712189 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556422712189 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556422712189 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556422712189 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556422712189 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556422712189 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) main_clk_50 (Rise) setup and hold " "From nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556422712189 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From main_clk_50 (Rise) to nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556422712189 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) to nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556422712189 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] (Rise) nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] (Rise) to nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556422712189 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] (Fall) nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] (Fall) to nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556422712189 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1556422712189 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1556422712190 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1556422712219 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1556422712954 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1556422712954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -108.311 " "Worst-case setup slack is -108.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422712960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422712960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -108.311          -23726.520 main_clk_50  " " -108.311          -23726.520 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422712960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.140               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    3.140               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422712960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.943               0.000 altera_reserved_tck  " "   45.943               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422712960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556422712960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422713017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422713017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 main_clk_50  " "    0.401               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422713017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422713017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.402               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422713017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556422713017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.613 " "Worst-case recovery slack is 13.613" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422713042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422713042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.613               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   13.613               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422713042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.506               0.000 main_clk_50  " "   15.506               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422713042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.292               0.000 altera_reserved_tck  " "   48.292               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422713042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556422713042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.421 " "Worst-case removal slack is 1.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422713071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422713071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.421               0.000 altera_reserved_tck  " "    1.421               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422713071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.157               0.000 main_clk_50  " "    3.157               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422713071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.666               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    4.666               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422713071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556422713071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.623 " "Worst-case minimum pulse width slack is 9.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422713080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422713080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.623               0.000 main_clk_50  " "    9.623               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422713080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.703               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.703               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422713080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.624               0.000 altera_reserved_tck  " "   49.624               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422713080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556422713080 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1556422713470 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556422713553 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556422713553 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556422713553 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.188 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.188" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556422713553 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 28.522 ns " "Worst Case Available Settling Time: 28.522 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556422713553 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556422713553 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556422713553 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556422713553 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556422713553 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1556422713569 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1556422713637 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1556422716472 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:vga_controller_instance\|VGA_VS " "Node: VGA_controller:vga_controller_instance\|VGA_VS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Block:block11\|row\[8\] VGA_controller:vga_controller_instance\|VGA_VS " "Register Block:block11\|row\[8\] is being clocked by VGA_controller:vga_controller_instance\|VGA_VS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1556422717492 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1556422717492 "|lab8|VGA_controller:vga_controller_instance|VGA_VS"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1556422717507 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found on node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found on node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-phase (expected: 0.00, found: -54.00) " "-phase (expected: 0.00, found: -54.00)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1556422717507 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1556422717507 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556422717507 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556422717507 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556422717507 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556422717507 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556422717507 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) main_clk_50 (Rise) setup and hold " "From nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556422717507 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From main_clk_50 (Rise) to nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556422717507 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) to nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556422717507 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] (Rise) nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] (Rise) to nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556422717507 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] (Fall) nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] (Fall) to nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556422717507 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1556422717507 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1556422717639 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1556422717639 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -95.858 " "Worst-case setup slack is -95.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422717651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422717651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -95.858          -20995.778 main_clk_50  " "  -95.858          -20995.778 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422717651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.691               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    3.691               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422717651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.372               0.000 altera_reserved_tck  " "   46.372               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422717651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556422717651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.352 " "Worst-case hold slack is 0.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422717706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422717706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 main_clk_50  " "    0.352               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422717706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.353               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422717706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422717706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556422717706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.271 " "Worst-case recovery slack is 14.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422717735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422717735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.271               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   14.271               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422717735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.939               0.000 main_clk_50  " "   15.939               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422717735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.542               0.000 altera_reserved_tck  " "   48.542               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422717735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556422717735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.283 " "Worst-case removal slack is 1.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422717763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422717763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.283               0.000 altera_reserved_tck  " "    1.283               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422717763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.814               0.000 main_clk_50  " "    2.814               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422717763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.233               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    4.233               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422717763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556422717763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.646 " "Worst-case minimum pulse width slack is 9.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422717777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422717777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.646               0.000 main_clk_50  " "    9.646               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422717777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.688               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.688               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422717777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.566               0.000 altera_reserved_tck  " "   49.566               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422717777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556422717777 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1556422718160 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556422718240 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556422718240 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556422718240 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.188 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.188" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556422718240 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 29.401 ns " "Worst Case Available Settling Time: 29.401 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556422718240 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556422718240 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556422718240 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556422718240 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556422718240 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1556422718257 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:vga_controller_instance\|VGA_VS " "Node: VGA_controller:vga_controller_instance\|VGA_VS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Block:block11\|row\[8\] VGA_controller:vga_controller_instance\|VGA_VS " "Register Block:block11\|row\[8\] is being clocked by VGA_controller:vga_controller_instance\|VGA_VS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1556422718839 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1556422718839 "|lab8|VGA_controller:vga_controller_instance|VGA_VS"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1556422718854 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found on node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found on node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-phase (expected: 0.00, found: -54.00) " "-phase (expected: 0.00, found: -54.00)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1556422718854 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1556422718854 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556422718854 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556422718854 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556422718854 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556422718854 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556422718854 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) main_clk_50 (Rise) setup and hold " "From nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556422718854 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From main_clk_50 (Rise) to nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556422718854 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) to nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556422718854 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] (Rise) nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] (Rise) to nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556422718854 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] (Fall) nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] (Fall) to nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556422718854 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1556422718854 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1556422718897 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1556422718897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -43.296 " "Worst-case setup slack is -43.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422718911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422718911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -43.296           -9472.861 main_clk_50  " "  -43.296           -9472.861 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422718911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.327               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    5.327               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422718911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.183               0.000 altera_reserved_tck  " "   48.183               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422718911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556422718911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422718972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422718972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 altera_reserved_tck  " "    0.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422718972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 main_clk_50  " "    0.180               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422718972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.181               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422718972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556422718972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.588 " "Worst-case recovery slack is 16.588" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422719003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422719003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.588               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   16.588               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422719003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.603               0.000 main_clk_50  " "   17.603               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422719003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.367               0.000 altera_reserved_tck  " "   49.367               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422719003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556422719003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.660 " "Worst-case removal slack is 0.660" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422719054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422719054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.660               0.000 altera_reserved_tck  " "    0.660               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422719054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.637               0.000 main_clk_50  " "    1.637               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422719054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.403               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    2.403               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422719054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556422719054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.371 " "Worst-case minimum pulse width slack is 9.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422719071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422719071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.371               0.000 main_clk_50  " "    9.371               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422719071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.780               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.780               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422719071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.475               0.000 altera_reserved_tck  " "   49.475               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556422719071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556422719071 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1556422719468 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556422719546 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556422719546 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556422719546 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.188 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.188" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556422719546 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.223 ns " "Worst Case Available Settling Time: 34.223 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556422719546 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556422719546 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556422719546 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556422719546 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556422719546 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1556422720256 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1556422720267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 229 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 229 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5059 " "Peak virtual memory: 5059 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556422720631 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 22:38:40 2019 " "Processing ended: Sat Apr 27 22:38:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556422720631 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556422720631 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556422720631 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1556422720631 ""}
