dc_shell> source synth_first_layer_approximate.tcl 
Running PRESTO HDLC
Compiling source file ./SRC/papprox_eight_bit_wallace_tree.v
Compiling source file ./SRC/approx_eight_bit_wallace_tree_reduc_layer_1.v
Compiling source file ./SRC/eight_bit_wallace_tree_reduc_layer_2.v
Compiling source file ./SRC/eight_bit_wallace_tree_reduc_layer_3.v
Compiling source file ./SRC/eight_bit_wallace_tree_reduc_layer_4.v
Compiling source file ./SRC/eight_bit_wallace_tree_reduc_layer_5.v
Compiling source file ./SRC/eight_bit_wallace_tree_reduc_layer_6.v
Compiling source file ./SRC/eight_bit_wallace_tree_reduc_layer_7.v
Compiling source file ./SRC/one_bit_half_adder.v
Compiling source file ./SRC/one_bit_full_adder.v
Compiling source file ./SRC/approximate_full_adder.v
Presto compilation completed successfully.
Loading db file '/CMC/kits/cmosp18.5.2/synopsys/2004/syn/vst_n18_sc_tsm_c4_wc.db'
Loading db file '/CMC/tools/synopsys/syn_vF-2011.09-SP4/libraries/syn/gtech.db'
Loading db file '/CMC/tools/synopsys/syn_vF-2011.09-SP4/libraries/syn/standard.sldb'
  Loading link library 'vst_n18_sc_tsm_c4_wc'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'papprox_eight_bit_wallace_tree'.
Information: Building the design 'approx_eight_bit_wallace_tree_reduc_layer_1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'eight_bit_wallace_tree_reduc_layer_2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'eight_bit_wallace_tree_reduc_layer_3'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'eight_bit_wallace_tree_reduc_layer_4'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'eight_bit_wallace_tree_reduc_layer_5'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'eight_bit_wallace_tree_reduc_layer_6'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'eight_bit_wallace_tree_reduc_layer_7'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'one_bit_half_adder'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'approximate_full_adder'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'one_bit_full_adder'. (HDL-193)
Presto compilation completed successfully.
Error: extra positional option 'vst_n18_sc_tsm_c4_wc.db' (CMD-012)
Information: Performing leakage power and dynamic power optimization. (PWR-850)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | F-2011.09-DWBB_201109.4 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


  Loading target library 'vst_n18_sc_tsm_c4_wc'

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'one_bit_half_adder_0'
  Processing 'eight_bit_wallace_tree_reduc_layer_7'
  Processing 'one_bit_full_adder_0'
  Processing 'eight_bit_wallace_tree_reduc_layer_6'
  Processing 'eight_bit_wallace_tree_reduc_layer_5'
  Processing 'eight_bit_wallace_tree_reduc_layer_4'
  Processing 'eight_bit_wallace_tree_reduc_layer_3'
  Processing 'eight_bit_wallace_tree_reduc_layer_2'
  Processing 'approximate_full_adder_0'
  Processing 'approx_eight_bit_wallace_tree_reduc_layer_1'
  Processing 'papprox_eight_bit_wallace_tree'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'one_bit_full_adder_34'
  Mapping 'one_bit_full_adder_34'
  Structuring 'one_bit_full_adder_33'
  Mapping 'one_bit_full_adder_33'
  Structuring 'one_bit_full_adder_32'
  Mapping 'one_bit_full_adder_32'
  Structuring 'one_bit_full_adder_31'
  Mapping 'one_bit_full_adder_31'
  Structuring 'one_bit_full_adder_30'
  Mapping 'one_bit_full_adder_30'
  Structuring 'one_bit_full_adder_29'
  Mapping 'one_bit_full_adder_29'
  Structuring 'one_bit_full_adder_28'
  Mapping 'one_bit_full_adder_28'
  Structuring 'one_bit_full_adder_27'
  Mapping 'one_bit_full_adder_27'
  Structuring 'one_bit_full_adder_26'
  Mapping 'one_bit_full_adder_26'
  Structuring 'one_bit_full_adder_25'
  Mapping 'one_bit_full_adder_25'
  Structuring 'one_bit_full_adder_24'
  Mapping 'one_bit_full_adder_24'
  Structuring 'one_bit_full_adder_23'
  Mapping 'one_bit_full_adder_23'
  Structuring 'one_bit_full_adder_22'
  Mapping 'one_bit_full_adder_22'
  Structuring 'one_bit_full_adder_21'
  Mapping 'one_bit_full_adder_21'
  Structuring 'one_bit_full_adder_20'
  Mapping 'one_bit_full_adder_20'
  Structuring 'one_bit_full_adder_19'
  Mapping 'one_bit_full_adder_19'
  Structuring 'one_bit_full_adder_18'
  Mapping 'one_bit_full_adder_18'
  Structuring 'one_bit_full_adder_17'
  Mapping 'one_bit_full_adder_17'
  Structuring 'one_bit_full_adder_16'
  Mapping 'one_bit_full_adder_16'
  Structuring 'one_bit_full_adder_15'
  Mapping 'one_bit_full_adder_15'
  Structuring 'one_bit_full_adder_14'
  Mapping 'one_bit_full_adder_14'
  Structuring 'one_bit_full_adder_13'
  Mapping 'one_bit_full_adder_13'
  Structuring 'one_bit_full_adder_12'
  Mapping 'one_bit_full_adder_12'
  Structuring 'one_bit_full_adder_11'
  Mapping 'one_bit_full_adder_11'
  Structuring 'one_bit_full_adder_10'
  Mapping 'one_bit_full_adder_10'
  Structuring 'one_bit_full_adder_9'
  Mapping 'one_bit_full_adder_9'
  Structuring 'one_bit_full_adder_8'
  Mapping 'one_bit_full_adder_8'
  Structuring 'one_bit_full_adder_7'
  Mapping 'one_bit_full_adder_7'
  Structuring 'one_bit_full_adder_6'
  Mapping 'one_bit_full_adder_6'
  Structuring 'one_bit_full_adder_5'
  Mapping 'one_bit_full_adder_5'
  Structuring 'one_bit_full_adder_4'
  Mapping 'one_bit_full_adder_4'
  Structuring 'one_bit_full_adder_3'
  Mapping 'one_bit_full_adder_3'
  Structuring 'one_bit_full_adder_2'
  Mapping 'one_bit_full_adder_2'
  Structuring 'one_bit_full_adder_1'
  Mapping 'one_bit_full_adder_1'
  Structuring 'approximate_full_adder_12'
  Mapping 'approximate_full_adder_12'
  Structuring 'approximate_full_adder_11'
  Mapping 'approximate_full_adder_11'
  Structuring 'approximate_full_adder_10'
  Mapping 'approximate_full_adder_10'
  Structuring 'approximate_full_adder_9'
  Mapping 'approximate_full_adder_9'
  Structuring 'approximate_full_adder_8'
  Mapping 'approximate_full_adder_8'
  Structuring 'approximate_full_adder_7'
  Mapping 'approximate_full_adder_7'
  Structuring 'approximate_full_adder_6'
  Mapping 'approximate_full_adder_6'
  Structuring 'approximate_full_adder_5'
  Mapping 'approximate_full_adder_5'
  Structuring 'approximate_full_adder_4'
  Mapping 'approximate_full_adder_4'
  Structuring 'approximate_full_adder_3'
  Mapping 'approximate_full_adder_3'
  Structuring 'approximate_full_adder_2'
  Mapping 'approximate_full_adder_2'
  Structuring 'approximate_full_adder_1'
  Mapping 'approximate_full_adder_1'
  Structuring 'one_bit_half_adder_7'
  Mapping 'one_bit_half_adder_7'
  Structuring 'one_bit_half_adder_6'
  Mapping 'one_bit_half_adder_6'
  Structuring 'one_bit_half_adder_5'
  Mapping 'one_bit_half_adder_5'
  Structuring 'one_bit_half_adder_4'
  Mapping 'one_bit_half_adder_4'
  Structuring 'one_bit_half_adder_3'
  Mapping 'one_bit_half_adder_3'
  Structuring 'one_bit_half_adder_2'
  Mapping 'one_bit_half_adder_2'
  Structuring 'one_bit_half_adder_1'
  Mapping 'one_bit_half_adder_1'
  Structuring 'one_bit_full_adder_0'
  Mapping 'one_bit_full_adder_0'
  Structuring 'approximate_full_adder_0'
  Mapping 'approximate_full_adder_0'
  Structuring 'one_bit_half_adder_0'
  Mapping 'one_bit_half_adder_0'
  Structuring 'eight_bit_wallace_tree_reduc_layer_7'
  Mapping 'eight_bit_wallace_tree_reduc_layer_7'
  Structuring 'eight_bit_wallace_tree_reduc_layer_6'
  Mapping 'eight_bit_wallace_tree_reduc_layer_6'
  Structuring 'eight_bit_wallace_tree_reduc_layer_5'
  Mapping 'eight_bit_wallace_tree_reduc_layer_5'
  Structuring 'eight_bit_wallace_tree_reduc_layer_4'
  Mapping 'eight_bit_wallace_tree_reduc_layer_4'
  Structuring 'eight_bit_wallace_tree_reduc_layer_3'
  Mapping 'eight_bit_wallace_tree_reduc_layer_3'
  Structuring 'eight_bit_wallace_tree_reduc_layer_2'
  Mapping 'eight_bit_wallace_tree_reduc_layer_2'
  Structuring 'approx_eight_bit_wallace_tree_reduc_layer_1'
  Mapping 'approx_eight_bit_wallace_tree_reduc_layer_1'

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750



  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
    0:00:54    6769.2      0.00       0.0       0.0                           312446.8750
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated primary inputs. (PWR-414)
Loading db file '/CMC/kits/cmosp18.5.2/synopsys/2004/syn/vst_n18_sc_tsm_c4_wc.db'

  Optimization Complete
  ---------------------

