// Seed: 1119061700
module module_0;
  assign module_1.id_0 = 0;
  always id_1 <= id_1;
  assign module_2.id_2 = 0;
  wire id_2;
  parameter id_3 = 1;
  wire id_4;
endmodule
module module_1 (
    input logic id_0
);
  assign id_2 = -1;
  assign id_3 = 1;
  initial id_2 <= 'b0 - -1'b0;
  assign id_2 = id_0#(
      .id_2(-1),
      .id_2(-1),
      .id_0(~id_2),
      .id_2("")
  );
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri0 id_0,
    input supply1 id_1,
    output wire id_2,
    output supply1 id_3,
    input tri id_4
);
  parameter id_6 = (1'b0);
  module_0 modCall_1 ();
  assign id_0 = id_1;
endmodule
