

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     32:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c498d9f32ab5dd92351405d48e0f6df7  /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Parsing file _cuobjdump_complete_output_r8aJSs
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x405636, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_wb9miP"
Running: cat _ptx_wb9miP | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_rhzCic
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_rhzCic --output-file  /dev/null 2> _ptx_wb9miPinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_wb9miP _ptx2_rhzCic _ptx_wb9miPinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(7,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92160 (ipc=184.3) sim_rate=46080 (inst/sec) elapsed = 0:0:00:02 / Sun Feb 28 21:42:24 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(26,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(34,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1243,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1244,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1262,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1262,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1262,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1262,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1263,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1263,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1263,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1263,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1264,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1264,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1265,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1265,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1265,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1265,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1265,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1266,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1266,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1266,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1267,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1267,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1267,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1267,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1267,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1268,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1268,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1269,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1270,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1271,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1279,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1279,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1279,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1279,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1280,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1280,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1280,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1280,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1280,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1281,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1281,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1282,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1282,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1283,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1283,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1284,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1285,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1285,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1285,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1285,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1286,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1286,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1286,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1286,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1287,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1287,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1288,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1288,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1289,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1289,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1294,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1294,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1294,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1295,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1296,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1296,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1296,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1297,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1297,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1297,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1297,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1298,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1298,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1300,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1300,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1300,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1301,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1301,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1301,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1301,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1301,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1302,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1302,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1303,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1303,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1304,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1305,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1307,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1307,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1308,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1309,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1310,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1310,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1310,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1311,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1312,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1314,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1314,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1314,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1315,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1315,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1316,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1320,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1320,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1321,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1322,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1324,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1324,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1324,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1325,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1326,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1326,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1326,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1327,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1327,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1328,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1328,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1328,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1328,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1328,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1329,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1329,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1329,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1329,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1329,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1330,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1330,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1331,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1331,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1332,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1332,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1333,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1333,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1333,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1337,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1337,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1338,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1338,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1339,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1340,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1340,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1341,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1342,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1342,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1342,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1343,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1344,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1345,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1348,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1348,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1349,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1350,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1362,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1362,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1363,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1364,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(142,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1368,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1368,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1369,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1370,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1374,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1374,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1375,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1376,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(106,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 472936 (ipc=315.3) sim_rate=157645 (inst/sec) elapsed = 0:0:00:03 / Sun Feb 28 21:42:25 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(165,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1734,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1735,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1752,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1753,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1754,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1755,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1759,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1760,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1763,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1764,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1776,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1777,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1784,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1784,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1785,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1786,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1793,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1794,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1796,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1797,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1809,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1809,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1810,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1810,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1811,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1812,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1812,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1812,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1812,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1812,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1813,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1813,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1813,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1814,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1814,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1815,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1825,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1825,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1826,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1826,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1827,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1827,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1828,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1828,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1829,0)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1829,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1832,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1832,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1832,0), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1833,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1834,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1835,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1836,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1837,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1840,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1840,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1841,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1842,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1843,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1844,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1846,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1846,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1847,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1847,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1849,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1849,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1850,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1850,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1851,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1851,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1851,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1852,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1858,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1858,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1859,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1860,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1872,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1873,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1873,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1874,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1874,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1875,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(196,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1875,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1875,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1875,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1875,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1876,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1876,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1877,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1878,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1882,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1883,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1883,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1884,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1903,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1904,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1911,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1911,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1911,0), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1912,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1913,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1914,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1918,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1919,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1926,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1926,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1927,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1927,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1932,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1933,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1939,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1939,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1940,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1941,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1941,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1942,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1943,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1944,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1951,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1952,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1952,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1953,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1962,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1963,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1965,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1965,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1966,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1966,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1966,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1967,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1967,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1968,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1976,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1977,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1980,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1981,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1981,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1982,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1984,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1985,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1986,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1986,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1986,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1986,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1987,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1988,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1989,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1993,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1993,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1994,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(199,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1996,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 740209 (ipc=370.1) sim_rate=185052 (inst/sec) elapsed = 0:0:00:04 / Sun Feb 28 21:42:26 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2001,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2012,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2027,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2029,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2031,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2032,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2033,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2033,0), 5 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(249,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2152,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2190,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2199,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2200,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2213,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2239,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2241,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2249,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2255,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2258,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2258,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2266,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2271,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2281,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2290,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2301,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2311,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2315,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2316,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2316,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2318,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2318,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2323,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2324,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2335,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2340,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2346,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2347,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2347,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2352,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2356,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2365,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2367,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2368,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2369,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2369,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2375,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2379,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2382,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2391,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2392,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2397,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2400,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2404,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2406,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2408,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2413,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2413,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2424,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2426,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2427,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2429,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2430,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2433,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2435,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2436,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2438,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2446,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2447,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2449,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2452,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2456,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2458,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2463,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2469,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2474,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2475,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2493,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2500,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2504,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5903,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5904
gpu_sim_insn = 917736
gpu_ipc =     155.4431
gpu_tot_sim_cycle = 5904
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     155.4431
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 350
gpu_total_sim_rate=229434

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18559
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0518
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[6]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[9]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[10]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[12]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[13]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[14]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17597
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7157	W0_Idle:18424	W0_Scoreboard:23932	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 265 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 5903 
mrq_lat_table:393 	41 	40 	52 	17 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30 	534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	318 	188 	30 	2 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1559         0      5885         0         0         0         0         0         0         0       929       897      1729      1741         0         0 
dram[1]:      1176         0         0         0         0         0         0         0         0         0       934       904      1774      1749         0      3946 
dram[2]:         0         0         0      3069         0      1585         0         0         0      4281       935       907      1738      1510         0         0 
dram[3]:         0         0         0      5079         0      4679         0         0         0         0       944       904      1807      1750         0         0 
dram[4]:         0      3872         0         0         0      5478         0         0         0         0      1250      2561      1746      1754      3138         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       913       916      1754      1785      5550         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1051    none         125    none      none      none      none      none      none      none         269       269       290       266    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         276       268       263       269    none         262
dram[2]:     none      none      none         126    none         268    none      none      none         126       266       264       271       255    none      none  
dram[3]:     none      none      none         126    none         125    none      none      none      none         280       285       276       266    none      none  
dram[4]:     none         126    none      none      none         126    none      none      none      none         298       258       278       276       263    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         265       269       274       272       268    none  
maximum mf latency per bank:
dram[0]:        282         0       251         0         0         0         0         0         0         0       294       283       321       301         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       290       284       274       292         0       268
dram[2]:          0         0         0       252         0       268         0         0         0       252       277       282       313       288         0         0
dram[3]:          0         0         0       252         0       251         0         0         0         0       289       287       282       280         0         0
dram[4]:          0       252         0         0         0       252         0         0         0         0       281       285       317       319       268         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       291       280       318       299       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7f55200f4eb0 :  mf: uid= 34626, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5901), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7597 n_act=9 n_pre=3 n_req=92 n_rd=182 n_write=1 bw_util=0.04697
n_activity=960 dram_eff=0.3812
bk0: 8a 7690i bk1: 0a 7787i bk2: 2a 7768i bk3: 0a 7789i bk4: 0a 7790i bk5: 0a 7792i bk6: 0a 7794i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7795i bk10: 40a 7678i bk11: 44a 7624i bk12: 44a 7643i bk13: 44a 7620i bk14: 0a 7790i bk15: 0a 7790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.035806
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7600 n_act=6 n_pre=0 n_req=93 n_rd=186 n_write=0 bw_util=0.04774
n_activity=894 dram_eff=0.4161
bk0: 4a 7768i bk1: 0a 7789i bk2: 0a 7790i bk3: 0a 7790i bk4: 0a 7790i bk5: 0a 7790i bk6: 0a 7792i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7795i bk10: 40a 7683i bk11: 44a 7612i bk12: 48a 7664i bk13: 44a 7601i bk14: 0a 7790i bk15: 6a 7766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.025154
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7606 n_act=7 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.04594
n_activity=919 dram_eff=0.3896
bk0: 0a 7792i bk1: 0a 7793i bk2: 0a 7793i bk3: 2a 7770i bk4: 0a 7791i bk5: 2a 7774i bk6: 0a 7792i bk7: 0a 7794i bk8: 0a 7794i bk9: 2a 7771i bk10: 40a 7671i bk11: 44a 7616i bk12: 44a 7662i bk13: 42a 7622i bk14: 0a 7789i bk15: 0a 7791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0272074
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7612 n_act=6 n_pre=0 n_req=88 n_rd=172 n_write=2 bw_util=0.04466
n_activity=804 dram_eff=0.4328
bk0: 0a 7790i bk1: 0a 7792i bk2: 0a 7793i bk3: 2a 7770i bk4: 0a 7792i bk5: 2a 7771i bk6: 0a 7792i bk7: 0a 7793i bk8: 0a 7794i bk9: 0a 7794i bk10: 40a 7679i bk11: 44a 7616i bk12: 44a 7675i bk13: 40a 7646i bk14: 0a 7789i bk15: 0a 7789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0309292
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7589 n_act=10 n_pre=3 n_req=97 n_rd=186 n_write=4 bw_util=0.04877
n_activity=987 dram_eff=0.385
bk0: 0a 7789i bk1: 2a 7768i bk2: 0a 7790i bk3: 0a 7790i bk4: 0a 7791i bk5: 2a 7772i bk6: 0a 7795i bk7: 0a 7796i bk8: 0a 7797i bk9: 0a 7797i bk10: 48a 7617i bk11: 46a 7580i bk12: 44a 7655i bk13: 40a 7602i bk14: 4a 7767i bk15: 0a 7787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0547998
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7613 n_act=5 n_pre=0 n_req=87 n_rd=174 n_write=0 bw_util=0.04466
n_activity=756 dram_eff=0.4603
bk0: 0a 7788i bk1: 0a 7789i bk2: 0a 7789i bk3: 0a 7791i bk4: 0a 7791i bk5: 0a 7792i bk6: 0a 7793i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7796i bk10: 44a 7671i bk11: 44a 7598i bk12: 44a 7656i bk13: 40a 7643i bk14: 2a 7773i bk15: 0a 7788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0486396

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 224
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 109
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7273
	minimum = 6
	maximum = 62
Network latency average = 9.96728
	minimum = 6
	maximum = 40
Slowest packet = 14
Flit latency average = 8.89273
	minimum = 6
	maximum = 36
Slowest flit = 1912
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00747767
	minimum = 0.00592818 (at node 9)
	maximum = 0.013042 (at node 15)
Accepted packet rate average = 0.00747767
	minimum = 0.00592818 (at node 9)
	maximum = 0.013042 (at node 15)
Injected flit rate average = 0.0217555
	minimum = 0.00592818 (at node 9)
	maximum = 0.0580962 (at node 15)
Accepted flit rate average= 0.0217555
	minimum = 0.00711382 (at node 19)
	maximum = 0.0447154 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7273 (1 samples)
	minimum = 6 (1 samples)
	maximum = 62 (1 samples)
Network latency average = 9.96728 (1 samples)
	minimum = 6 (1 samples)
	maximum = 40 (1 samples)
Flit latency average = 8.89273 (1 samples)
	minimum = 6 (1 samples)
	maximum = 36 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00747767 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.013042 (1 samples)
Accepted packet rate average = 0.00747767 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.013042 (1 samples)
Injected flit rate average = 0.0217555 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.0580962 (1 samples)
Accepted flit rate average = 0.0217555 (1 samples)
	minimum = 0.00711382 (1 samples)
	maximum = 0.0447154 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 229434 (inst/sec)
gpgpu_simulation_rate = 1476 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5904)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(42,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(25,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(49,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(368,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (373,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (373,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(374,5904)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(374,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (374,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(375,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (376,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,5904)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(377,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (378,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (378,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(379,5904)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(379,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (385,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(386,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (387,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(388,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (390,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(391,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (396,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(397,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (397,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (397,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(398,5904)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(398,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (398,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(399,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (400,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (400,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(401,5904)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(401,5904)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(99,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (405,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (405,5904), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(406,5904)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(407,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (407,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(408,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (411,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(412,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (413,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (413,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(414,5904)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(414,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (417,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(418,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (418,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(419,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (422,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(423,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (429,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(430,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (437,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(438,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (439,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(440,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (440,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(441,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (443,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(444,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (446,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(447,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (450,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(451,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (457,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (457,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (457,5904), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(458,5904)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(458,5904)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(459,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (462,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (462,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (462,5904), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(463,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (463,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (463,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (463,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(464,5904)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(464,5904)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(464,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (464,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (465,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (465,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(466,5904)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(466,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (467,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (467,5904), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(468,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(469,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (471,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(472,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (479,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(480,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (480,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(481,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (482,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(483,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (484,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(485,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (485,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(486,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (490,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(491,5904)
GPGPU-Sim uArch: cycles simulated: 6404  inst.: 1279561 (ipc=723.6) sim_rate=255912 (inst/sec) elapsed = 0:0:00:05 / Sun Feb 28 21:42:27 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (500,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(501,5904)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(122,0,0) tid=(134,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (536,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(537,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (544,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(545,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (545,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(546,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (555,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (555,5904), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(556,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(557,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (560,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (560,5904), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(561,5904)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(562,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (572,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (572,5904), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(573,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (573,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (573,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(574,5904)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(574,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(575,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (575,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (575,5904), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(576,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (576,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(577,5904)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(577,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (578,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (578,5904), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(579,5904)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(580,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (584,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (584,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (584,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(585,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(585,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (585,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (585,5904), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(586,5904)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(586,5904)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(587,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (588,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(589,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (589,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (589,5904), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(590,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (590,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (590,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (590,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(591,5904)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(591,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(591,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(592,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (595,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (595,5904), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(596,5904)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(597,5904)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(142,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (712,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(713,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (714,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(715,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (724,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(725,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (726,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(727,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (732,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(733,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (772,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(773,5904)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(116,0,0) tid=(198,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (779,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(780,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (782,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(783,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (783,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(784,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (791,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(792,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (794,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(795,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (798,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(799,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (799,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (799,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(800,5904)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(800,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (803,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(804,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (805,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(806,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (814,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (814,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(815,5904)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(816,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (822,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(823,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (823,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(824,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (830,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(831,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (831,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(832,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (836,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(837,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (837,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(838,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (839,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(840,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (844,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(845,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (848,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(849,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (853,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(854,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (856,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(857,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (857,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(858,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (862,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(863,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (866,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(867,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (877,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(878,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (878,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(879,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (880,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(881,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (887,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(888,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (889,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(890,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (893,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(894,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (894,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(895,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (899,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(900,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (900,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(901,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (903,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(904,5904)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(192,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (908,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (908,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(909,5904)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(910,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (910,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(911,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (917,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(918,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (918,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(919,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (919,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (919,5904), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(920,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(921,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (926,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (926,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (926,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(927,5904)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(927,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(928,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (932,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(933,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (939,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(940,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (941,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(942,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (945,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(946,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (949,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (949,5904), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(950,5904)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(951,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (954,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (954,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (954,5904), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(955,5904)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(955,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(956,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (959,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(960,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (966,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(967,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (984,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(985,5904)
GPGPU-Sim uArch: cycles simulated: 6904  inst.: 1647256 (ipc=729.5) sim_rate=274542 (inst/sec) elapsed = 0:0:00:06 / Sun Feb 28 21:42:28 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1008,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1009,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1014,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1015,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1016,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1017,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1020,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1021,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1021,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1022,5904)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(198,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1031,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1031,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1032,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1033,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1033,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1034,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1048,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1048,5904), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1049,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1050,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1050,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1050,5904), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1051,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1051,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1051,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1052,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1052,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1052,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1052,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1053,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1053,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1054,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1059,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1059,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1059,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1060,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1070,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1076,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1102,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1102,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1125,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1135,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1139,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1141,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1144,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1161,5904), 5 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(245,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1163,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1166,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1168,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1179,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1182,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1182,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1183,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1184,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1192,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1194,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1195,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1198,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1200,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1201,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1213,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1215,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1218,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1225,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1225,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1227,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1227,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1237,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1242,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1244,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1257,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1260,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1262,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1264,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1265,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1268,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1268,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1273,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1279,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1285,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1288,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1295,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1296,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1296,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1301,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1301,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1303,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1303,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1304,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1307,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1307,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1313,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1316,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1318,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1323,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1325,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1325,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1326,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1328,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1343,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1348,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1351,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1360,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1367,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1381,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1395,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1396,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1408,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1409,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1417,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1421,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1421,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 7404  inst.: 1835108 (ipc=611.6) sim_rate=262158 (inst/sec) elapsed = 0:0:00:07 / Sun Feb 28 21:42:29 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2982,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3843,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4288,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4413,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4856,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5134,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5427,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5869,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5870
gpu_sim_insn = 919016
gpu_ipc =     156.5615
gpu_tot_sim_cycle = 11774
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     156.0007
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 624
gpu_total_sim_rate=262393

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37825
	L1I_total_cache_misses = 973
	L1I_total_cache_miss_rate = 0.0257
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 126, Miss_rate = 0.325, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[1]: Access = 332, Miss = 100, Miss_rate = 0.301, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[2]: Access = 318, Miss = 95, Miss_rate = 0.299, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[3]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[4]: Access = 288, Miss = 70, Miss_rate = 0.243, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[5]: Access = 380, Miss = 126, Miss_rate = 0.332, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[6]: Access = 380, Miss = 123, Miss_rate = 0.324, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[7]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[8]: Access = 264, Miss = 64, Miss_rate = 0.242, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[9]: Access = 264, Miss = 66, Miss_rate = 0.250, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[10]: Access = 302, Miss = 83, Miss_rate = 0.275, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[11]: Access = 288, Miss = 68, Miss_rate = 0.236, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[12]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[13]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[14]: Access = 272, Miss = 66, Miss_rate = 0.243, Pending_hits = 198, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1265
	L1D_total_cache_miss_rate = 0.2752
	L1D_total_cache_pending_hits = 3006
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3006
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1093
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 172
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36852
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 973
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
75, 75, 189, 75, 75, 75, 75, 75, 105, 105, 105, 105, 105, 105, 105, 105, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 370, 60, 60, 60, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1093
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8053	W0_Idle:38331	W0_Scoreboard:47601	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8744 {8:1093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 336 {8:42,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148648 {136:1093,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 5712 {136:42,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 208 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11773 
mrq_lat_table:517 	41 	62 	59 	19 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	687 	607 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1325 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	724 	344 	38 	2 	0 	0 	0 	2 	9 	38 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         2         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1559      3572      5885      3991         0         0         0      4312      2345      3601      2121      3141      1729      1741      1687      3304 
dram[1]:      1176         0         0         0      4194      3022         0      2706       904         0      1692       904      1774      1749      2338      3946 
dram[2]:         0      4838      4001      3069         0      2577         0      5116         0      4281       935       907      1738      2028      2147      3860 
dram[3]:      1316      3229      2296      5079         0      4679      2554      3174      4435      4213       944       904      1807      1799      2366      2469 
dram[4]:      3422      3872         0         0         0      5478      2804         0      4500      2775      1250      2561      1746      1754      3138      2440 
dram[5]:      1390      2397      2166      1504      2704      1391      3638      1429      3449      3504       913       916      1754      1785      5550      2076 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1051       126       160       128    none      none      none         126       176       124       401       425       446       411       262       263
dram[1]:          0    none      none      none         126       126    none         201       268    none         412       428       401       432       268       373
dram[2]:     none         125       126       160    none         176    none         125    none         152       402       437       421       413       411       268
dram[3]:        268       125       124       160    none         197       125       124       125       268       435       463       444       399       261       260
dram[4]:        126       197    none      none      none         160       124    none         182       131       695       369       409       418       296       309
dram[5]:        270       147       126       269       124       272       125       268       126       126       426       419       432       417       305       260
maximum mf latency per bank:
dram[0]:        282       252       251       256         0         0         0       252       268       251       294       283       321       301       268       268
dram[1]:          0         0         0         0       252       252         0       277       268         0       290       284       274       292       268       268
dram[2]:          0       251       252       252         0       268         0       251         0       277       277       282       313       288       268       268
dram[3]:        268       251       252       252         0       251       251       252       251       268       289       287       282       280       268       268
dram[4]:        252       252         0         0         0       252       251         0       274       262       281       285       317       319       268       268
dram[5]:        270       252       252       269       252       272       251       268       252       252       291       280       318       299       277       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=19 n_pre=6 n_req=117 n_rd=214 n_write=10 bw_util=0.02883
n_activity=1522 dram_eff=0.2943
bk0: 8a 15435i bk1: 2a 15512i bk2: 4a 15501i bk3: 2a 15515i bk4: 0a 15539i bk5: 0a 15543i bk6: 0a 15547i bk7: 2a 15524i bk8: 4a 15494i bk9: 4a 15504i bk10: 42a 15389i bk11: 46a 15334i bk12: 46a 15383i bk13: 44a 15366i bk14: 6a 15512i bk15: 4a 15515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0232304
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15309 n_act=14 n_pre=3 n_req=109 n_rd=210 n_write=4 bw_util=0.02754
n_activity=1310 dram_eff=0.3267
bk0: 4a 15516i bk1: 0a 15538i bk2: 0a 15539i bk3: 0a 15540i bk4: 2a 15518i bk5: 2a 15516i bk6: 0a 15542i bk7: 6a 15464i bk8: 2a 15524i bk9: 0a 15540i bk10: 42a 15396i bk11: 44a 15358i bk12: 50a 15406i bk13: 46a 15343i bk14: 2a 15521i bk15: 10a 15505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0157658
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15298 n_act=18 n_pre=6 n_req=115 n_rd=206 n_write=12 bw_util=0.02806
n_activity=1535 dram_eff=0.284
bk0: 0a 15539i bk1: 2a 15518i bk2: 2a 15516i bk3: 4a 15501i bk4: 0a 15539i bk5: 4a 15489i bk6: 0a 15541i bk7: 2a 15521i bk8: 0a 15542i bk9: 12a 15412i bk10: 40a 15417i bk11: 44a 15364i bk12: 46a 15383i bk13: 46a 15314i bk14: 2a 15520i bk15: 2a 15521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0173102
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=18 n_pre=3 n_req=119 n_rd=218 n_write=10 bw_util=0.02934
n_activity=1509 dram_eff=0.3022
bk0: 2a 15520i bk1: 2a 15516i bk2: 4a 15503i bk3: 4a 15501i bk4: 0a 15539i bk5: 2a 15520i bk6: 2a 15519i bk7: 4a 15506i bk8: 2a 15520i bk9: 2a 15525i bk10: 42a 15398i bk11: 44a 15363i bk12: 46a 15420i bk13: 44a 15338i bk14: 8a 15505i bk15: 10a 15503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0175676
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7f552050ceb0 :  mf: uid= 60634, sid00:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (11771), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15279 n_act=17 n_pre=5 n_req=125 n_rd=228 n_write=11 bw_util=0.03076
n_activity=1456 dram_eff=0.3283
bk0: 2a 15511i bk1: 2a 15514i bk2: 0a 15537i bk3: 0a 15537i bk4: 0a 15540i bk5: 4a 15506i bk6: 4a 15507i bk7: 0a 15545i bk8: 4a 15481i bk9: 2a 15508i bk10: 50a 15334i bk11: 48a 15311i bk12: 44a 15403i bk13: 46a 15337i bk14: 16a 15481i bk15: 6a 15511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0317889
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=19 n_pre=3 n_req=118 n_rd=218 n_write=9 bw_util=0.02921
n_activity=1418 dram_eff=0.3202
bk0: 2a 15519i bk1: 6a 15485i bk2: 2a 15515i bk3: 2a 15522i bk4: 4a 15500i bk5: 2a 15518i bk6: 2a 15519i bk7: 2a 15525i bk8: 2a 15519i bk9: 2a 15521i bk10: 46a 15390i bk11: 44a 15345i bk12: 44a 15405i bk13: 42a 15389i bk14: 8a 15460i bk15: 8a 15505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.027027

========= L2 cache stats =========
L2_cache_bank[0]: Access = 137, Miss = 55, Miss_rate = 0.401, Pending_hits = 6, Reservation_fails = 224
L2_cache_bank[1]: Access = 100, Miss = 52, Miss_rate = 0.520, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 117, Miss = 51, Miss_rate = 0.436, Pending_hits = 3, Reservation_fails = 109
L2_cache_bank[3]: Access = 107, Miss = 54, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 88, Miss = 45, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 111, Miss = 58, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 105, Miss = 53, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 106, Miss = 56, Miss_rate = 0.528, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 162, Miss = 60, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 101, Miss = 54, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 104, Miss = 55, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 98, Miss = 54, Miss_rate = 0.551, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1336
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4843
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 507
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 32
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=5906
icnt_total_pkts_simt_to_mem=1522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.93378
	minimum = 6
	maximum = 32
Network latency average = 8.47095
	minimum = 6
	maximum = 27
Slowest packet = 1412
Flit latency average = 7.29571
	minimum = 6
	maximum = 23
Slowest flit = 4118
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00933813
	minimum = 0.00511073 (at node 8)
	maximum = 0.0180579 (at node 23)
Accepted packet rate average = 0.00933813
	minimum = 0.00511073 (at node 8)
	maximum = 0.0180579 (at node 23)
Injected flit rate average = 0.0249858
	minimum = 0.00511073 (at node 8)
	maximum = 0.0521295 (at node 23)
Accepted flit rate average= 0.0249858
	minimum = 0.00834753 (at node 19)
	maximum = 0.0541738 (at node 5)
Injected packet length average = 2.67568
Accepted packet length average = 2.67568
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.83057 (2 samples)
	minimum = 6 (2 samples)
	maximum = 47 (2 samples)
Network latency average = 9.21911 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33.5 (2 samples)
Flit latency average = 8.09422 (2 samples)
	minimum = 6 (2 samples)
	maximum = 29.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0084079 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.01555 (2 samples)
Accepted packet rate average = 0.0084079 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.01555 (2 samples)
Injected flit rate average = 0.0233706 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.0551128 (2 samples)
Accepted flit rate average = 0.0233706 (2 samples)
	minimum = 0.00773068 (2 samples)
	maximum = 0.0494446 (2 samples)
Injected packet size average = 2.77961 (2 samples)
Accepted packet size average = 2.77961 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 262393 (inst/sec)
gpgpu_simulation_rate = 1682 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,11774)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(83,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(63,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(48,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (373,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (373,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(374,11774)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(374,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (376,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,11774)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(377,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (377,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(378,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (378,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (378,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(379,11774)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(379,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (387,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (387,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(388,11774)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(388,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (390,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (390,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(391,11774)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(391,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (391,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(392,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (392,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(393,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (395,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(396,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (397,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(398,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (400,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (400,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(401,11774)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(401,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (410,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(411,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (411,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(412,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (413,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (413,11774), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(414,11774)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(415,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (415,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(416,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (417,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(418,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (423,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (423,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(424,11774)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(424,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (424,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (424,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(425,11774)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(425,11774)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(109,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (428,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(429,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (429,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(430,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (433,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(434,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (437,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(438,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (442,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(443,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (443,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (443,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(444,11774)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(444,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (449,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (449,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (449,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(450,11774)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(450,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (450,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(451,11774)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(451,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (453,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(454,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (455,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (455,11774), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(456,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(457,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (465,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(466,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (466,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(467,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (471,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (471,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(472,11774)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(472,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (472,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(473,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (474,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(475,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (475,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(476,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (484,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(485,11774)
GPGPU-Sim uArch: cycles simulated: 12274  inst.: 2197008 (ipc=720.5) sim_rate=274626 (inst/sec) elapsed = 0:0:00:08 / Sun Feb 28 21:42:30 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (529,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (529,11774), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(530,11774)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(531,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (535,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(536,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (539,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(540,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (541,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(542,11774)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(118,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (560,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (560,11774), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(561,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (561,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (561,11774), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(562,11774)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(562,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(563,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (569,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (569,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(570,11774)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(570,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (571,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(572,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (572,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (572,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(573,11774)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(573,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (573,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (573,11774), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(574,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (574,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (574,11774), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(575,11774)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(575,11774)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(576,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (576,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(577,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (577,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(578,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (591,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (591,11774), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(592,11774)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(593,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (593,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(594,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (596,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(597,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (615,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(616,11774)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(119,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (702,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(703,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (726,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(727,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (742,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(743,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (743,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(744,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (744,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(745,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (758,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(759,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (759,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (759,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(760,11774)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(760,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (766,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (766,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(767,11774)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(767,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (771,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(772,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (780,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (780,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(781,11774)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(781,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (785,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(786,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (791,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(792,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (792,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(793,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (800,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (800,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(801,11774)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(801,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (804,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(805,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (812,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (812,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(813,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(813,11774)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(143,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (817,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(818,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (823,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(824,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (831,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(832,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (838,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (838,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(839,11774)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(839,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (844,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(845,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (849,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(850,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (850,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(851,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (860,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(861,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (861,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(862,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (864,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(865,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (869,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(870,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (870,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(871,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (872,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(873,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (875,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(876,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (882,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(883,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (885,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(886,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (886,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (886,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (886,11774), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(887,11774)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(888,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(889,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (894,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(895,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (895,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(896,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (902,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(903,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (913,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(914,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (916,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(917,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (918,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(919,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (927,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (927,11774), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(928,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(929,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (930,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(931,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (932,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (932,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(933,11774)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(933,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (936,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(937,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (942,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(943,11774)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(205,0,0) tid=(116,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (951,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(952,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (956,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(957,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (959,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(960,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (961,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(962,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (975,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (975,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(976,11774)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(976,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (976,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(977,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (978,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(979,11774)
GPGPU-Sim uArch: cycles simulated: 12774  inst.: 2551272 (ipc=714.5) sim_rate=283474 (inst/sec) elapsed = 0:0:00:09 / Sun Feb 28 21:42:31 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1009,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1010,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1017,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1018,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1020,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1021,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1027,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1028,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1030,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1031,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1036,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1037,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1039,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1040,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1043,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1044,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1050,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1051,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1055,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1056,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1059,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1060,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1066,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1067,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1074,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1075,11774)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(212,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1080,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1081,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1085,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1086,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1122,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1123,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1123,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1124,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1126,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1127,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1128,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1129,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1129,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1130,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1133,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1134,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1136,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1137,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1140,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1141,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1142,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1143,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1157,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1158,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1175,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1176,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1176,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1177,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1177,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1180,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1185,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1199,11774), 5 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(246,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1215,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1217,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1219,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1222,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1222,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1223,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1224,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1226,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1228,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1242,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1252,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1252,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1253,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1253,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1259,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1275,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1278,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1281,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1282,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1285,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1292,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1295,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1300,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1302,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1302,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1307,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1317,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1320,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1320,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1326,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1349,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1352,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1380,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1385,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1389,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1394,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1399,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1402,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1418,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1430,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1433,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1437,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1456,11774), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 13274  inst.: 2753520 (ipc=611.2) sim_rate=275352 (inst/sec) elapsed = 0:0:00:10 / Sun Feb 28 21:42:32 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2661,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2727,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2750,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3083,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3206,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (3277,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3295,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (3505,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3625,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3630,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (3753,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (3840,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3904,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3922,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4068,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4096,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4174,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4331,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4400,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4402,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4579,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4658,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4684,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4738,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4748,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4765,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4835,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4949,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4981,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5059,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5204,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5309,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5460,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5587,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5892,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5894,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5920,11774), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 17774  inst.: 2763424 (ipc=154.4) sim_rate=251220 (inst/sec) elapsed = 0:0:00:11 / Sun Feb 28 21:42:33 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (6003,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6016,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6020,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (6132,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6378,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (6704,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6705
gpu_sim_insn = 926846
gpu_ipc =     138.2321
gpu_tot_sim_cycle = 18479
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     149.5534
gpu_tot_issued_cta = 768
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 886
gpu_total_sim_rate=251236

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 61297
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0163
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 654, Miss = 225, Miss_rate = 0.344, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[1]: Access = 608, Miss = 199, Miss_rate = 0.327, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[2]: Access = 630, Miss = 216, Miss_rate = 0.343, Pending_hits = 282, Reservation_fails = 0
	L1D_cache_core[3]: Access = 674, Miss = 236, Miss_rate = 0.350, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[4]: Access = 548, Miss = 161, Miss_rate = 0.294, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[5]: Access = 750, Miss = 287, Miss_rate = 0.383, Pending_hits = 295, Reservation_fails = 0
	L1D_cache_core[6]: Access = 654, Miss = 232, Miss_rate = 0.355, Pending_hits = 291, Reservation_fails = 0
	L1D_cache_core[7]: Access = 708, Miss = 260, Miss_rate = 0.367, Pending_hits = 307, Reservation_fails = 0
	L1D_cache_core[8]: Access = 570, Miss = 188, Miss_rate = 0.330, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[9]: Access = 602, Miss = 199, Miss_rate = 0.331, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[10]: Access = 522, Miss = 156, Miss_rate = 0.299, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[11]: Access = 634, Miss = 210, Miss_rate = 0.331, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[12]: Access = 554, Miss = 165, Miss_rate = 0.298, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[13]: Access = 626, Miss = 212, Miss_rate = 0.339, Pending_hits = 318, Reservation_fails = 0
	L1D_cache_core[14]: Access = 562, Miss = 175, Miss_rate = 0.311, Pending_hits = 288, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 3121
	L1D_total_cache_miss_rate = 0.3357
	L1D_total_cache_pending_hits = 4445
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1632
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4445
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2052
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1069
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60299
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
120, 120, 234, 120, 120, 120, 120, 120, 150, 150, 150, 150, 264, 150, 150, 150, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 361, 135, 135, 135, 400, 90, 232, 90, 90, 90, 90, 90, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3191
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2052
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8952	W0_Idle:80264	W0_Scoreboard:129704	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16416 {8:2052,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 279072 {136:2052,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 190 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 18478 
mrq_lat_table:1232 	57 	81 	119 	40 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2254 	980 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3273 	18 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1484 	543 	38 	2 	0 	0 	0 	2 	9 	38 	938 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        13         3         0        20        22        25        23         0         6 
dram[2]:         1         0         2         4         1         2         0         2         0         8        20        22        22        22         0         0 
dram[3]:         6         0         4         4         1         2         0         4         2         1        20        22         0        20         0         0 
dram[4]:         0         2         0         1         1         4         0         1         2         0        22        22        22        23         9         4 
dram[5]:         2         6         2         2         4         1         0         1         0         2        22         0        25        21         1         4 
maximum service time to same row:
dram[0]:      1559      3572      5885      3991      2221      2769      1525      4312      2345      3601      2121      3141      1729      1741      1687      3304 
dram[1]:      2291      2724      1404      3507      4194      3022      2126      2706       928      3259      1692      2634      1774      1749      2338      3946 
dram[2]:      1116      4838      4001      3069      3015      2577      2640      5116      2322      4281      2784       907      1738      2028      2147      3860 
dram[3]:      1959      3229      2296      5079      1841      4679      2554      3174      4435      4213      2157       904      1807      1799      2366      2469 
dram[4]:      3422      3872      3101      1360      1046      5478      2804      1459      4500      2775      1250      4410      1746      1754      3138      2440 
dram[5]:      1390      2397      2166      1504      2704      1391      3638      1577      3449      3504      1164       916      1853      1785      5550      2076 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000 10.000000  4.500000  2.666667  7.000000  4.000000 13.000000  6.400000 27.000000 24.000000 17.000000  6.666667 
dram[1]:  2.333333  6.000000  4.500000  2.000000 15.000000 10.000000 10.000000  2.777778  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 13.000000  4.666667 
dram[2]:  3.500000  9.000000  4.333333  5.000000  1.500000  2.750000  6.000000  2.600000 13.000000  3.857143 12.000000 11.500000  7.000000  8.666667 14.000000 16.000000 
dram[3]:  2.000000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  4.000000  3.200000  9.500000  6.500000  6.250000 27.000000  5.000000 15.000000 12.000000 
dram[4]: 15.000000  2.000000  4.000000  4.666667  3.750000  4.500000 10.000000  6.500000  2.250000 10.000000  5.400000  7.250000  4.833333  9.000000  6.666667  6.333333 
dram[5]:  5.000000  4.500000  4.250000  2.500000  3.500000  4.500000 10.000000  5.333333 14.000000  3.000000  9.333333 22.000000 13.000000  8.333333  5.666667  6.333333 
average row locality = 1535/263 = 5.836502
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         5         5         5         7         6        23        28        27        24        17        20 
dram[1]:         5         3         5         1         7         5         5        16        10         7        25        25        32        28        13        14 
dram[2]:         4         4         7         8         2         7         3         8         6        16        22        23        28        25        14        16 
dram[3]:         8         4         5         5         3         3         4         6        10        10        25        25        27        30        15        12 
dram[4]:         7         6         2         8         9        10         5         7         6         5        26        26        29        27        20        19 
dram[5]:         6        10        10         7         8         5         5         9         7         5        25        22        26        25        17        19 
total reads: 1206
bank skew: 32/1 = 32.00
chip skew: 212/192 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         7         6         3         4         0         0         0         0 
dram[1]:         2         3         4         1         8         5         5         9         6         7         4         1         0         0         0         0 
dram[2]:         3         5         6         7         1         4         3         5         7        11         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         6         6         9         1         0         0         0         0         0 
dram[4]:         8         4         2         6         6         8         5         6         3         5         1         3         0         0         0         0 
dram[5]:         4         8         7         3         6         4         5         7         7         4         3         0         0         0         0         0 
total reads: 329
min_bank_accesses = 0!
chip skew: 58/46 = 1.26
average mf latency per bank:
dram[0]:        411       149       169       183       123       139       157       185       155       175       528       547       661       629       360       326
dram[1]:        112       126       157       126       162       138       126       184       187       123       510       595       600       592       328       498
dram[2]:        147       153       148       172       177       179       124       174       135       189       511       681       629       613       311       342
dram[3]:        188       142       176       174       190       186       141       184       181       132       557       638       597       545       361       332
dram[4]:        142       187       127       166       156       166       152       137       192       155      2432       512       556       618       478       347
dram[5]:        152       198       167       183       187       141       168       143       134       174       578       645       516       598       424       314
maximum mf latency per bank:
dram[0]:        282       281       289       278       252       259       271       283       268       283       294       284       321       301       268       277
dram[1]:        277       264       268       252       274       252       267       278       277       252       290       284       288       292       271       278
dram[2]:        268       251       288       279       272       278       252       301       257       282       277       282       313       288       268       268
dram[3]:        280       251       278       279       297       277       251       277       282       268       289       287       282       280       268       268
dram[4]:        257       280       260       277       278       278       251       269       277       265       281       285       317       319       277       294
dram[5]:        270       277       282       277       279       272       253       278       252       277       291       280       318       299       277       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24390 n_nop=23862 n_act=41 n_pre=25 n_req=260 n_rd=404 n_write=58 bw_util=0.03788
n_activity=3704 dram_eff=0.2495
bk0: 18a 24156i bk1: 14a 24207i bk2: 16a 24157i bk3: 10a 24252i bk4: 12a 24265i bk5: 10a 24278i bk6: 10a 24300i bk7: 10a 24260i bk8: 14a 24242i bk9: 12a 24240i bk10: 46a 24208i bk11: 56a 24062i bk12: 54a 24211i bk13: 48a 24207i bk14: 34a 24300i bk15: 40a 24232i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0280443
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24390 n_nop=23867 n_act=41 n_pre=25 n_req=256 n_rd=402 n_write=55 bw_util=0.03747
n_activity=3655 dram_eff=0.2501
bk0: 10a 24288i bk1: 6a 24314i bk2: 10a 24262i bk3: 2a 24366i bk4: 14a 24255i bk5: 10a 24309i bk6: 10a 24279i bk7: 32a 24011i bk8: 20a 24207i bk9: 14a 24271i bk10: 50a 24145i bk11: 50a 24107i bk12: 64a 24166i bk13: 56a 24114i bk14: 26a 24288i bk15: 28a 24264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0240262
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24390 n_nop=23881 n_act=42 n_pre=26 n_req=248 n_rd=386 n_write=55 bw_util=0.03616
n_activity=3656 dram_eff=0.2412
bk0: 8a 24307i bk1: 8a 24324i bk2: 14a 24239i bk3: 16a 24217i bk4: 4a 24337i bk5: 14a 24230i bk6: 6a 24324i bk7: 16a 24178i bk8: 12a 24256i bk9: 32a 24049i bk10: 44a 24199i bk11: 46a 24178i bk12: 56a 24162i bk13: 50a 24153i bk14: 28a 24302i bk15: 32a 24314i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0224272
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24390 n_nop=23884 n_act=46 n_pre=30 n_req=238 n_rd=384 n_write=46 bw_util=0.03526
n_activity=3747 dram_eff=0.2295
bk0: 16a 24180i bk1: 8a 24310i bk2: 10a 24261i bk3: 10a 24272i bk4: 6a 24275i bk5: 6a 24300i bk6: 8a 24323i bk7: 12a 24251i bk8: 20a 24185i bk9: 20a 24203i bk10: 50a 24173i bk11: 50a 24127i bk12: 54a 24250i bk13: 60a 24085i bk14: 30a 24307i bk15: 24a 24330i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0224682
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24390 n_nop=23825 n_act=50 n_pre=34 n_req=269 n_rd=424 n_write=57 bw_util=0.03944
n_activity=3930 dram_eff=0.2448
bk0: 14a 24265i bk1: 12a 24224i bk2: 4a 24333i bk3: 16a 24228i bk4: 18a 24180i bk5: 20a 24157i bk6: 10a 24303i bk7: 14a 24245i bk8: 12a 24237i bk9: 10a 24276i bk10: 52a 24159i bk11: 52a 24102i bk12: 58a 24101i bk13: 54a 24121i bk14: 40a 24228i bk15: 38a 24214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0330463
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24390 n_nop=23850 n_act=43 n_pre=27 n_req=264 n_rd=412 n_write=58 bw_util=0.03854
n_activity=3678 dram_eff=0.2556
bk0: 12a 24284i bk1: 20a 24146i bk2: 20a 24189i bk3: 14a 24238i bk4: 16a 24211i bk5: 10a 24279i bk6: 10a 24302i bk7: 18a 24212i bk8: 14a 24256i bk9: 10a 24270i bk10: 50a 24184i bk11: 44a 24195i bk12: 52a 24214i bk13: 50a 24173i bk14: 34a 24233i bk15: 38a 24247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0259943

========= L2 cache stats =========
L2_cache_bank[0]: Access = 287, Miss = 102, Miss_rate = 0.355, Pending_hits = 7, Reservation_fails = 224
L2_cache_bank[1]: Access = 244, Miss = 100, Miss_rate = 0.410, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 273, Miss = 102, Miss_rate = 0.374, Pending_hits = 5, Reservation_fails = 109
L2_cache_bank[3]: Access = 246, Miss = 99, Miss_rate = 0.402, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 206, Miss = 86, Miss_rate = 0.417, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 258, Miss = 107, Miss_rate = 0.415, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 229, Miss = 97, Miss_rate = 0.424, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 228, Miss = 95, Miss_rate = 0.417, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 607, Miss = 104, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 246, Miss = 108, Miss_rate = 0.439, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 239, Miss = 104, Miss_rate = 0.435, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 231, Miss = 102, Miss_rate = 0.442, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3294
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3661
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1162
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 838
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=11772
icnt_total_pkts_simt_to_mem=4461
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.00485
	minimum = 6
	maximum = 26
Network latency average = 7.76379
	minimum = 6
	maximum = 22
Slowest packet = 2883
Flit latency average = 6.75945
	minimum = 6
	maximum = 18
Slowest flit = 10469
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0216312
	minimum = 0.011484 (at node 10)
	maximum = 0.0663684 (at node 23)
Accepted packet rate average = 0.0216312
	minimum = 0.011484 (at node 10)
	maximum = 0.0663684 (at node 23)
Injected flit rate average = 0.048637
	minimum = 0.01566 (at node 10)
	maximum = 0.122446 (at node 23)
Accepted flit rate average= 0.048637
	minimum = 0.0252051 (at node 19)
	maximum = 0.118717 (at node 23)
Injected packet length average = 2.24847
Accepted packet length average = 2.24847
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.22199 (3 samples)
	minimum = 6 (3 samples)
	maximum = 40 (3 samples)
Network latency average = 8.73401 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29.6667 (3 samples)
Flit latency average = 7.6493 (3 samples)
	minimum = 6 (3 samples)
	maximum = 25.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0128157 (3 samples)
	minimum = 0.00750763 (3 samples)
	maximum = 0.0324894 (3 samples)
Accepted packet rate average = 0.0128157 (3 samples)
	minimum = 0.00750763 (3 samples)
	maximum = 0.0324894 (3 samples)
Injected flit rate average = 0.0317928 (3 samples)
	minimum = 0.00889962 (3 samples)
	maximum = 0.0775572 (3 samples)
Accepted flit rate average = 0.0317928 (3 samples)
	minimum = 0.0135555 (3 samples)
	maximum = 0.0725355 (3 samples)
Injected packet size average = 2.48078 (3 samples)
Accepted packet size average = 2.48078 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 251236 (inst/sec)
gpgpu_simulation_rate = 1679 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,18479)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(3,0,0) tid=(68,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(11,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(85,0,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (376,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(377,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (397,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(398,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (398,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(399,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (400,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(401,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (404,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(405,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (416,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(417,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (421,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(422,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (422,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(423,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (423,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(424,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (425,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(426,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (436,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(437,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (440,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(441,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (442,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(443,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (446,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(447,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (447,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(448,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (451,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(452,18479)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(92,0,0) tid=(137,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (461,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(462,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (463,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(464,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (472,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(473,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (486,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(487,18479)
GPGPU-Sim uArch: cycles simulated: 18979  inst.: 3102347 (ipc=677.5) sim_rate=258528 (inst/sec) elapsed = 0:0:00:12 / Sun Feb 28 21:42:34 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (508,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(509,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (513,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(514,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (516,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(517,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (524,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(525,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (525,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(526,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (528,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(529,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (532,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(533,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (533,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(534,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (534,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(535,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (536,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(537,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (538,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(539,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (547,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(548,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (592,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(593,18479)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(90,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (663,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(664,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (683,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(684,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (692,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(693,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (703,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(704,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (767,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(768,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (789,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(790,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (798,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(799,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (803,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(804,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (814,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(815,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (815,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(816,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (821,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(822,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (869,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(870,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (963,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(964,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1030,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1031,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1064,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1065,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1089,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1090,18479)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(124,0,0) tid=(177,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2311,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2312,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2357,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2358,18479)
GPGPU-Sim uArch: cycles simulated: 20979  inst.: 3275397 (ipc=204.7) sim_rate=251953 (inst/sec) elapsed = 0:0:00:13 / Sun Feb 28 21:42:35 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2724,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(2725,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2785,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2786,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2874,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(2875,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2877,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2878,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2879,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(2880,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2892,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(2893,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2973,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2974,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (3056,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(3057,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3111,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3112,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3119,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3120,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (3223,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(3224,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (3270,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(3271,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3316,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3317,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3467,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3468,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3485,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3486,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3500,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3501,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3579,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3580,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3652,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3653,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3692,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3693,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (3797,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(3798,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3838,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(3839,18479)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3878,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3879,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (3882,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(3883,18479)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(163,0,0) tid=(194,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (3919,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(3920,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3965,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3966,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4032,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(4033,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4081,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4082,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4135,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4135,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4136,18479)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4136,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4202,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4203,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4258,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4259,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4281,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(4282,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4338,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4339,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (4345,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(4346,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4402,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(4403,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4421,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(4422,18479)
GPGPU-Sim uArch: cycles simulated: 22979  inst.: 3413454 (ipc=144.4) sim_rate=243818 (inst/sec) elapsed = 0:0:00:14 / Sun Feb 28 21:42:36 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4510,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4511,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4536,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4537,18479)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4619,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4620,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (4635,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(4636,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (4643,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(4644,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4663,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4664,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4673,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4674,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4766,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4767,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4772,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4773,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4774,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4775,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4897,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4898,18479)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(187,0,0) tid=(174,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4913,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4914,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5004,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(5005,18479)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (5045,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(5046,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5056,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(5057,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (5058,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(5059,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5076,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5077,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5116,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5117,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5167,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(5168,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (5191,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(5192,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5211,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5212,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5505,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5506,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5623,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(5624,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (5663,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(5664,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5677,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5678,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (5680,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5681,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5723,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5724,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5800,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5801,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (5830,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(5831,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5877,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5878,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5950,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5951,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (5969,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5970,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (5976,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(5977,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5991,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5992,18479)
GPGPU-Sim uArch: cycles simulated: 24479  inst.: 3533996 (ipc=128.4) sim_rate=235599 (inst/sec) elapsed = 0:0:00:15 / Sun Feb 28 21:42:37 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6021,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(6022,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6054,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(6055,18479)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(208,0,0) tid=(140,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (6208,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6209,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6223,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6224,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (6340,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6341,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (6359,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(6360,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (6469,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(6470,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6533,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(6534,18479)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6555,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6556,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6894,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(6895,18479)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (6940,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(6941,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6962,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(6963,18479)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7133,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(7134,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7147,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(7148,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (7327,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(7328,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (7485,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(7486,18479)
GPGPU-Sim uArch: cycles simulated: 25979  inst.: 3606353 (ipc=112.4) sim_rate=225397 (inst/sec) elapsed = 0:0:00:16 / Sun Feb 28 21:42:38 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7619,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(7620,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7966,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(7967,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (7994,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(7995,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8057,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(8058,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (8191,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(8192,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (8220,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(8221,18479)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(224,0,0) tid=(178,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (9169,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(9170,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (9369,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(9370,18479)
GPGPU-Sim uArch: cycles simulated: 27979  inst.: 3659042 (ipc=94.3) sim_rate=215237 (inst/sec) elapsed = 0:0:00:17 / Sun Feb 28 21:42:39 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (9516,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(9517,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (10047,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(10048,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10116,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(10117,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10129,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(10130,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (10264,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(10265,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (10949,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(10950,18479)
GPGPU-Sim uArch: cycles simulated: 29479  inst.: 3690659 (ipc=84.3) sim_rate=205036 (inst/sec) elapsed = 0:0:00:18 / Sun Feb 28 21:42:40 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (11345,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(11346,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (11427,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(11428,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (11448,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(11449,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (11483,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(11484,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11634,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(11635,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (11946,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(11947,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (12648,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(12649,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (12841,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(12842,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (12884,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(12885,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (12936,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(12937,18479)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(249,0,0) tid=(172,0,0)
GPGPU-Sim uArch: cycles simulated: 31479  inst.: 3736050 (ipc=74.8) sim_rate=196634 (inst/sec) elapsed = 0:0:00:19 / Sun Feb 28 21:42:41 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13278,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13279,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13637,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(13638,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13699,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(13700,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (14106,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(14107,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (14321,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(14322,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (14677,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (14685,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (14731,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (14765,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (14817,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (14927,18479), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 33479  inst.: 3774642 (ipc=67.4) sim_rate=188732 (inst/sec) elapsed = 0:0:00:20 / Sun Feb 28 21:42:42 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (15117,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (15348,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (15577,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (15706,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (15984,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (16015,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (16057,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (16281,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (16311,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (16421,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16833,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (16925,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (16961,18479), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 35479  inst.: 3791007 (ipc=60.4) sim_rate=180524 (inst/sec) elapsed = 0:0:00:21 / Sun Feb 28 21:42:43 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (17097,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (17139,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (17198,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (17270,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (17352,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (17670,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17833,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (17909,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18081,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (18110,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (18220,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (18264,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (18311,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (18359,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (18413,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (18594,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (19116,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (19295,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (19323,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (19363,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19382,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (19479,18479), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 37979  inst.: 3811093 (ipc=53.7) sim_rate=173231 (inst/sec) elapsed = 0:0:00:22 / Sun Feb 28 21:42:44 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19690,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (19776,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (19855,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (19945,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (19951,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (19953,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (19996,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (20040,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (20082,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (20120,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (20413,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (20447,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (20551,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (20598,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (20611,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (21113,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (21178,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (21234,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (21302,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (21358,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (21416,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (21509,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (21537,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (21700,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (21950,18479), 2 CTAs running
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(255,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (21991,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (22037,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (22163,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (22173,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (22234,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (22463,18479), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 40979  inst.: 3833448 (ipc=47.5) sim_rate=166671 (inst/sec) elapsed = 0:0:00:23 / Sun Feb 28 21:42:45 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (22576,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (22981,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (23137,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23290,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (23299,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (23487,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (23498,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (23691,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (23840,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (23857,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (23926,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (24028,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (24335,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (24338,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (24427,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (24635,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (24950,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (25100,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 8.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 25101
gpu_sim_insn = 1076623
gpu_ipc =      42.8916
gpu_tot_sim_cycle = 43580
gpu_tot_sim_insn = 3840221
gpu_tot_ipc =      88.1189
gpu_tot_issued_cta = 1024
gpu_stall_dramfull = 6598
gpu_stall_icnt2sh    = 20383
gpu_total_sim_rate=166966

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 148684
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0067
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 3165, Miss = 1609, Miss_rate = 0.508, Pending_hits = 448, Reservation_fails = 7347
	L1D_cache_core[1]: Access = 2945, Miss = 1500, Miss_rate = 0.509, Pending_hits = 400, Reservation_fails = 8570
	L1D_cache_core[2]: Access = 3638, Miss = 1906, Miss_rate = 0.524, Pending_hits = 450, Reservation_fails = 7660
	L1D_cache_core[3]: Access = 3330, Miss = 1739, Miss_rate = 0.522, Pending_hits = 440, Reservation_fails = 7139
	L1D_cache_core[4]: Access = 3938, Miss = 2167, Miss_rate = 0.550, Pending_hits = 502, Reservation_fails = 10841
	L1D_cache_core[5]: Access = 3759, Miss = 1974, Miss_rate = 0.525, Pending_hits = 460, Reservation_fails = 10779
	L1D_cache_core[6]: Access = 2928, Miss = 1454, Miss_rate = 0.497, Pending_hits = 413, Reservation_fails = 9026
	L1D_cache_core[7]: Access = 3444, Miss = 1801, Miss_rate = 0.523, Pending_hits = 433, Reservation_fails = 7571
	L1D_cache_core[8]: Access = 4196, Miss = 2368, Miss_rate = 0.564, Pending_hits = 501, Reservation_fails = 10818
	L1D_cache_core[9]: Access = 3586, Miss = 1846, Miss_rate = 0.515, Pending_hits = 425, Reservation_fails = 9940
	L1D_cache_core[10]: Access = 3683, Miss = 1936, Miss_rate = 0.526, Pending_hits = 427, Reservation_fails = 10982
	L1D_cache_core[11]: Access = 3946, Miss = 2083, Miss_rate = 0.528, Pending_hits = 434, Reservation_fails = 9514
	L1D_cache_core[12]: Access = 3056, Miss = 1564, Miss_rate = 0.512, Pending_hits = 442, Reservation_fails = 8160
	L1D_cache_core[13]: Access = 3831, Miss = 2098, Miss_rate = 0.548, Pending_hits = 509, Reservation_fails = 10886
	L1D_cache_core[14]: Access = 3402, Miss = 1776, Miss_rate = 0.522, Pending_hits = 462, Reservation_fails = 9885
	L1D_total_cache_accesses = 52847
	L1D_total_cache_misses = 27821
	L1D_total_cache_miss_rate = 0.5264
	L1D_total_cache_pending_hits = 6746
	L1D_total_cache_reservation_fails = 139118
	L1D_cache_data_port_util = 0.036
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 27184
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0177
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17748
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6733
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 91180
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26704
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 532
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15973
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 47938
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 147686
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
417, 464, 615, 180, 180, 180, 180, 322, 180, 180, 518, 180, 436, 378, 180, 180, 322, 378, 492, 434, 180, 180, 389, 180, 180, 180, 406, 180, 574, 378, 180, 266, 425, 240, 296, 634, 436, 576, 774, 492, 787, 542, 404, 656, 262, 391, 234, 346, 
gpgpu_n_tot_thrd_icount = 8489792
gpgpu_n_tot_w_icount = 265306
gpgpu_n_stall_shd_mem = 147830
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11848
gpgpu_n_mem_write_global = 16518
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 292770
gpgpu_n_store_insn = 17972
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537756
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 144673
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:220549	W0_Idle:103034	W0_Scoreboard:416971	W1:113838	W2:22388	W3:5137	W4:1063	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 94784 {8:11848,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 660816 {40:16517,136:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1611328 {136:11848,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 132144 {8:16518,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 79 
maxdqlatency = 0 
maxmflatency = 859 
averagemflatency = 320 
max_icnt2mem_latency = 704 
max_icnt2sh_latency = 43579 
mrq_lat_table:7091 	221 	326 	758 	637 	154 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9223 	16502 	2656 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7087 	958 	1635 	4566 	8595 	5534 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5431 	4772 	1600 	60 	0 	0 	0 	2 	9 	38 	938 	9373 	6158 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	47 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        10        16        28        25        16        20        24        30        26        20        22        27        24        17        18 
dram[1]:        16        15        24        17        22        19        22        25        18        20        20        22        25        23        16        12 
dram[2]:        16        38        18        18        18        18        20        16        22        19        20        22        22        22        14        17 
dram[3]:        24        21        16        18        16        20        25        20        26        18        20        22        27        20        15        12 
dram[4]:        15        29        17        23        16        16        13        17        24        26        22        22        22        23        12        14 
dram[5]:         8        11        28        24        22        22        18        28        16        17        22        22        25        21        19        14 
maximum service time to same row:
dram[0]:      1938      3572      5885      9287      3264      3289      3325      4312      6515      4065      2893      3909      4615      6044      4248      7094 
dram[1]:      2768      4984      4584      3507      4194      4355      3544      7687      5432      4231      4188      2711      4903      5129      8777      6120 
dram[2]:      2734      8106      4001      3284      5195      3526      4051      5116      4158      4281      3482      5002      5385      3476      2901      5656 
dram[3]:      3200      3576      5175      5079      2972      4679      3785      3514      4435      4213      3493      3324      2599      2054      3275      7093 
dram[4]:      3422      5773      3404      6997      2825      5478      3572      4445      4500      3940      3879      4410      7128      8522      4425      3918 
dram[5]:      3034      4446      5988      3791      3157      3355      3706      7212      4189      3504      4565      4386      2789      1785      8704      2950 
average row accesses per activate:
dram[0]:  7.615385  4.833333  5.526316  4.222222  4.958333  4.230769  4.080000  3.733333  4.950000  4.384615  2.666667  3.222222  5.083333  4.500000  4.272727  5.545455 
dram[1]:  6.642857  6.500000  7.846154  5.526316  7.294117  4.875000  5.631579  3.388889  3.437500  4.259259  3.576923  2.870968  8.000000  5.500000  4.900000  3.421053 
dram[2]:  8.384615  7.384615  5.333333  4.708333  3.960000  3.535714  4.192307  3.533333  3.562500  3.222222  4.136364  3.863636  4.500000  4.750000  3.562500  3.687500 
dram[3]:  4.615385  6.352941  4.000000  4.344828  6.642857  5.333333  5.473684  3.636364  2.775000  2.660000  2.935484  3.766667  8.500000  5.428571  4.916667  5.454545 
dram[4]:  4.850000  4.275862  5.588235  5.565217  5.076923  3.961539  3.709677  5.647059  3.270270  3.000000  3.057143  4.000000  4.235294  3.315789  6.300000  4.200000 
dram[5]:  6.411765  4.956522  4.222222  5.700000  3.896552  5.227273  4.000000  3.428571  3.606061  3.212121  3.724138  2.814815  6.100000  5.700000  6.444445  3.600000 
average row locality = 9194/2136 = 4.304307
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        53        46        57        65        65        64        60        67        62        65        49        63        53        52        44        54 
dram[1]:        51        47        55        60        68        66        62        77        70        69        63        61        47        46        47        57 
dram[2]:        55        47        62        65        53        59        61        66        67        71        60        59        54        51        52        53 
dram[3]:        64        55        68        70        49        73        59        70        71        87        63        68        49        57        53        55 
dram[4]:        51        71        51        70        76        58        70        53        76        74        73        55        58        52        53        40 
dram[5]:        59        65        64        65        62        63        83        72        74        68        68        54        47        50        50        51 
total reads: 5787
bank skew: 87/40 = 2.17
chip skew: 1011/919 = 1.10
number of total write accesses:
dram[0]:        46        41        48        49        54        46        42        45        37        49        23        24         8        11         3         7 
dram[1]:        42        44        47        45        56        51        45        45        40        46        30        28         9         9         2         8 
dram[2]:        54        49        50        48        46        40        48        40        47        45        31        26         9         6         5         6 
dram[3]:        56        53        56        56        44        55        45        50        40        46        28        45        19        19         6         5 
dram[4]:        46        53        44        58        56        45        45        43        45        40        34        29        14        11        10         2 
dram[5]:        50        49        50        49        51        52        53        48        45        38        40        22        14         7         8         3 
total reads: 3407
bank skew: 58/2 = 29.00
chip skew: 623/533 = 1.17
average mf latency per bank:
dram[0]:        381       368       378       360       381       467       458       516       646       565      1283      1293      2038      2132      2889      2095
dram[1]:        372       325       371       349       387       357       476       433       581       542      1083      1210      2633      2338      2366      1991
dram[2]:        358       392       362       388       359       400       481       543       540       568      1111      1118      2224      2702      1995      2316
dram[3]:        367       311       376       429       363       354       449       505       629       527      1091       952      1872      1700      2189      1909
dram[4]:        516       377       538       421       473       355       631       508       683       577     16749      1139      2390      2121      2545      2938
dram[5]:        315       347       383       359       343       343       557       463       610       555       932      1383      2051      2445      2298      2297
maximum mf latency per bank:
dram[0]:        712       640       704       727       619       646       650       659       807       752       696       659       647       658       668       686
dram[1]:        681       696       771       676       692       822       711       792       731       785       723       715       673       802       634       779
dram[2]:        604       680       738       753       667       751       728       666       805       637       701       717       649       613       617       738
dram[3]:        706       700       747       745       628       617       689       710       679       799       758       719       682       658       693       660
dram[4]:        831       767       840       712       859       673       795       750       798       737       848       722       843       660       719       596
dram[5]:        667       731       726       670       626       728       659       659       735       716       684       688       699       663       736       654

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57523 n_nop=54408 n_act=330 n_pre=314 n_req=1452 n_rd=1838 n_write=633 bw_util=0.08591
n_activity=18983 dram_eff=0.2603
bk0: 106a 56179i bk1: 92a 56207i bk2: 114a 56072i bk3: 130a 55825i bk4: 130a 55696i bk5: 128a 55771i bk6: 120a 55931i bk7: 134a 55740i bk8: 124a 56156i bk9: 130a 55762i bk10: 98a 56247i bk11: 126a 56108i bk12: 106a 56767i bk13: 104a 56645i bk14: 88a 56962i bk15: 108a 56843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.10674
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57523 n_nop=54359 n_act=318 n_pre=302 n_req=1493 n_rd=1892 n_write=652 bw_util=0.08845
n_activity=19623 dram_eff=0.2593
bk0: 102a 56369i bk1: 94a 56192i bk2: 110a 56040i bk3: 120a 56023i bk4: 136a 56032i bk5: 132a 55777i bk6: 124a 55931i bk7: 154a 55512i bk8: 140a 55676i bk9: 138a 55805i bk10: 126a 56138i bk11: 122a 55870i bk12: 94a 56871i bk13: 92a 56814i bk14: 94a 56977i bk15: 114a 56575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.102776
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57523 n_nop=54316 n_act=350 n_pre=334 n_req=1485 n_rd=1870 n_write=653 bw_util=0.08772
n_activity=20192 dram_eff=0.2499
bk0: 110a 56165i bk1: 94a 56299i bk2: 124a 56009i bk3: 130a 56015i bk4: 106a 55886i bk5: 118a 55962i bk6: 122a 55811i bk7: 132a 55801i bk8: 134a 55698i bk9: 142a 55487i bk10: 120a 56080i bk11: 118a 56284i bk12: 108a 56691i bk13: 102a 56801i bk14: 104a 56720i bk15: 106a 56788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.100742
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57523 n_nop=53983 n_act=389 n_pre=373 n_req=1634 n_rd=2022 n_write=756 bw_util=0.09659
n_activity=21064 dram_eff=0.2638
bk0: 128a 55682i bk1: 110a 55954i bk2: 136a 55465i bk3: 140a 55646i bk4: 98a 56019i bk5: 146a 55517i bk6: 118a 55907i bk7: 140a 55544i bk8: 142a 55602i bk9: 174a 54981i bk10: 126a 55938i bk11: 136a 55563i bk12: 98a 56668i bk13: 114a 56426i bk14: 106a 56733i bk15: 110a 56885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.143247
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57523 n_nop=54138 n_act=376 n_pre=360 n_req=1556 n_rd=1962 n_write=687 bw_util=0.0921
n_activity=21027 dram_eff=0.252
bk0: 102a 56060i bk1: 142a 55666i bk2: 102a 55992i bk3: 140a 55520i bk4: 152a 55680i bk5: 116a 55920i bk6: 140a 55812i bk7: 106a 56155i bk8: 152a 55499i bk9: 148a 55501i bk10: 146a 55649i bk11: 110a 56234i bk12: 116a 56557i bk13: 104a 56539i bk14: 106a 56823i bk15: 80a 57038i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.121047
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57523 n_nop=54109 n_act=373 n_pre=357 n_req=1574 n_rd=1990 n_write=694 bw_util=0.09332
n_activity=20810 dram_eff=0.258
bk0: 118a 56054i bk1: 130a 55916i bk2: 128a 55738i bk3: 130a 55849i bk4: 124a 55516i bk5: 126a 55771i bk6: 166a 55348i bk7: 144a 55379i bk8: 148a 55672i bk9: 136a 55633i bk10: 136a 55901i bk11: 108a 56011i bk12: 94a 56821i bk13: 100a 56883i bk14: 100a 56971i bk15: 102a 56847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.132434

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1998, Miss = 443, Miss_rate = 0.222, Pending_hits = 11, Reservation_fails = 224
L2_cache_bank[1]: Access = 2049, Miss = 476, Miss_rate = 0.232, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 2002, Miss = 463, Miss_rate = 0.231, Pending_hits = 8, Reservation_fails = 109
L2_cache_bank[3]: Access = 1943, Miss = 483, Miss_rate = 0.249, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 1942, Miss = 464, Miss_rate = 0.239, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 2054, Miss = 471, Miss_rate = 0.229, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[6]: Access = 1964, Miss = 476, Miss_rate = 0.242, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[7]: Access = 2001, Miss = 535, Miss_rate = 0.267, Pending_hits = 5, Reservation_fails = 1
L2_cache_bank[8]: Access = 6475, Miss = 508, Miss_rate = 0.078, Pending_hits = 7, Reservation_fails = 1
L2_cache_bank[9]: Access = 2014, Miss = 473, Miss_rate = 0.235, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 2049, Miss = 507, Miss_rate = 0.247, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[11]: Access = 1950, Miss = 488, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 1
L2_total_cache_accesses = 28441
L2_total_cache_misses = 5787
L2_total_cache_miss_rate = 0.2035
L2_total_cache_pending_hits = 97
L2_total_cache_reservation_fails = 336
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8717
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3106
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13779
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2676
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.044

icnt_total_pkts_mem_to_simt=76103
icnt_total_pkts_simt_to_mem=44962
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 60.9632
	minimum = 6
	maximum = 495
Network latency average = 35.3118
	minimum = 6
	maximum = 355
Slowest packet = 10717
Flit latency average = 28.3366
	minimum = 6
	maximum = 354
Slowest flit = 71879
Fragmentation average = 0.0327872
	minimum = 0
	maximum = 196
Injected packet rate average = 0.0742098
	minimum = 0.0497191 (at node 6)
	maximum = 0.233776 (at node 23)
Accepted packet rate average = 0.0742098
	minimum = 0.0497191 (at node 6)
	maximum = 0.233776 (at node 23)
Injected flit rate average = 0.154682
	minimum = 0.0816302 (at node 6)
	maximum = 0.362854 (at node 23)
Accepted flit rate average= 0.154682
	minimum = 0.103103 (at node 18)
	maximum = 0.435281 (at node 23)
Injected packet length average = 2.08438
Accepted packet length average = 2.08438
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.1573 (4 samples)
	minimum = 6 (4 samples)
	maximum = 153.75 (4 samples)
Network latency average = 15.3785 (4 samples)
	minimum = 6 (4 samples)
	maximum = 111 (4 samples)
Flit latency average = 12.8211 (4 samples)
	minimum = 6 (4 samples)
	maximum = 107.75 (4 samples)
Fragmentation average = 0.0081968 (4 samples)
	minimum = 0 (4 samples)
	maximum = 49 (4 samples)
Injected packet rate average = 0.0281642 (4 samples)
	minimum = 0.0180605 (4 samples)
	maximum = 0.082811 (4 samples)
Accepted packet rate average = 0.0281642 (4 samples)
	minimum = 0.0180605 (4 samples)
	maximum = 0.082811 (4 samples)
Injected flit rate average = 0.062515 (4 samples)
	minimum = 0.0270823 (4 samples)
	maximum = 0.148881 (4 samples)
Accepted flit rate average = 0.062515 (4 samples)
	minimum = 0.0359425 (4 samples)
	maximum = 0.163222 (4 samples)
Injected packet size average = 2.21966 (4 samples)
Accepted packet size average = 2.21966 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 166966 (inst/sec)
gpgpu_simulation_rate = 1894 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,43580)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,43580)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,43580)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,43580)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,43580)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,43580)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,43580)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,43580)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,43580)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,43580)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,43580)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,43580)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,43580)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,43580)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,43580)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,43580)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,43580)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,43580)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,43580)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,43580)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,43580)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,43580)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,43580)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,43580)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,43580)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,43580)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,43580)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,43580)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,43580)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,43580)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,43580)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,43580)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,43580)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,43580)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,43580)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,43580)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,43580)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,43580)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,43580)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,43580)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,43580)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,43580)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,43580)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,43580)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,43580)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,43580)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,43580)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,43580)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,43580)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,43580)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,43580)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,43580)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,43580)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,43580)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,43580)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,43580)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,43580)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,43580)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,43580)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,43580)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,43580)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,43580)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,43580)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,43580)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,43580)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,43580)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,43580)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,43580)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,43580)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,43580)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,43580)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,43580)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,43580)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,43580)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,43580)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,43580)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,43580)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,43580)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,43580)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,43580)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,43580)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,43580)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,43580)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,43580)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,43580)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,43580)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,43580)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,43580)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,43580)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,43580)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(44,0,0) tid=(58,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(32,0,0) tid=(58,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(34,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 44080  inst.: 4143710 (ipc=607.0) sim_rate=172654 (inst/sec) elapsed = 0:0:00:24 / Sun Feb 28 21:42:46 2016
GPGPU-Sim uArch: cycles simulated: 45080  inst.: 4159564 (ipc=212.9) sim_rate=166382 (inst/sec) elapsed = 0:0:00:25 / Sun Feb 28 21:42:47 2016
GPGPU-Sim uArch: cycles simulated: 47080  inst.: 4176704 (ipc=96.1) sim_rate=160642 (inst/sec) elapsed = 0:0:00:26 / Sun Feb 28 21:42:48 2016
GPGPU-Sim uArch: cycles simulated: 48580  inst.: 4186528 (ipc=69.3) sim_rate=155056 (inst/sec) elapsed = 0:0:00:27 / Sun Feb 28 21:42:49 2016
GPGPU-Sim uArch: cycles simulated: 50080  inst.: 4198292 (ipc=55.1) sim_rate=149939 (inst/sec) elapsed = 0:0:00:28 / Sun Feb 28 21:42:50 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(15,0,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 52080  inst.: 4213529 (ipc=43.9) sim_rate=145294 (inst/sec) elapsed = 0:0:00:29 / Sun Feb 28 21:42:51 2016
GPGPU-Sim uArch: cycles simulated: 53580  inst.: 4224304 (ipc=38.4) sim_rate=140810 (inst/sec) elapsed = 0:0:00:30 / Sun Feb 28 21:42:52 2016
GPGPU-Sim uArch: cycles simulated: 55580  inst.: 4238631 (ipc=33.2) sim_rate=136730 (inst/sec) elapsed = 0:0:00:31 / Sun Feb 28 21:42:53 2016
GPGPU-Sim uArch: cycles simulated: 57080  inst.: 4249833 (ipc=30.3) sim_rate=132807 (inst/sec) elapsed = 0:0:00:32 / Sun Feb 28 21:42:54 2016
GPGPU-Sim uArch: cycles simulated: 58580  inst.: 4260510 (ipc=28.0) sim_rate=129106 (inst/sec) elapsed = 0:0:00:33 / Sun Feb 28 21:42:55 2016
GPGPU-Sim uArch: cycles simulated: 60580  inst.: 4275114 (ipc=25.6) sim_rate=125738 (inst/sec) elapsed = 0:0:00:34 / Sun Feb 28 21:42:56 2016
GPGPU-Sim uArch: cycles simulated: 62080  inst.: 4287825 (ipc=24.2) sim_rate=122509 (inst/sec) elapsed = 0:0:00:35 / Sun Feb 28 21:42:57 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(44,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 64080  inst.: 4303227 (ipc=22.6) sim_rate=119534 (inst/sec) elapsed = 0:0:00:36 / Sun Feb 28 21:42:58 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21236,43580), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(21237,43580)
GPGPU-Sim uArch: cycles simulated: 65580  inst.: 4317020 (ipc=21.7) sim_rate=116676 (inst/sec) elapsed = 0:0:00:37 / Sun Feb 28 21:42:59 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23088,43580), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(23089,43580)
GPGPU-Sim uArch: cycles simulated: 67580  inst.: 4336056 (ipc=20.7) sim_rate=114106 (inst/sec) elapsed = 0:0:00:38 / Sun Feb 28 21:43:00 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (24276,43580), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(24277,43580)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (24918,43580), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(24919,43580)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (25316,43580), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(25317,43580)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (25342,43580), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(25343,43580)
GPGPU-Sim uArch: cycles simulated: 69080  inst.: 4355785 (ipc=20.2) sim_rate=111686 (inst/sec) elapsed = 0:0:00:39 / Sun Feb 28 21:43:01 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (25886,43580), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(25887,43580)
GPGPU-Sim uArch: cycles simulated: 70580  inst.: 4375817 (ipc=19.8) sim_rate=109395 (inst/sec) elapsed = 0:0:00:40 / Sun Feb 28 21:43:02 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (27001,43580), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(27002,43580)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (28060,43580), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(28061,43580)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(98,0,0) tid=(148,0,0)
GPGPU-Sim uArch: cycles simulated: 72580  inst.: 4399107 (ipc=19.3) sim_rate=107295 (inst/sec) elapsed = 0:0:00:41 / Sun Feb 28 21:43:03 2016
GPGPU-Sim uArch: cycles simulated: 74580  inst.: 4417416 (ipc=18.6) sim_rate=105176 (inst/sec) elapsed = 0:0:00:42 / Sun Feb 28 21:43:04 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (31160,43580), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(31161,43580)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (31339,43580), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(31340,43580)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (31970,43580), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(31971,43580)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (32466,43580), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(32467,43580)
GPGPU-Sim uArch: cycles simulated: 76080  inst.: 4437828 (ipc=18.4) sim_rate=103205 (inst/sec) elapsed = 0:0:00:43 / Sun Feb 28 21:43:05 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (33928,43580), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(33929,43580)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (34121,43580), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(34122,43580)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (34133,43580), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(34134,43580)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (34314,43580), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(34315,43580)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (34489,43580), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(34490,43580)
GPGPU-Sim uArch: cycles simulated: 78080  inst.: 4465262 (ipc=18.1) sim_rate=101483 (inst/sec) elapsed = 0:0:00:44 / Sun Feb 28 21:43:06 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (35468,43580), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(35469,43580)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (35492,43580), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(35493,43580)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (35550,43580), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(35551,43580)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(63,0,0) tid=(98,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (35736,43580), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(35737,43580)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (35951,43580), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(35952,43580)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (35997,43580), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(35998,43580)
GPGPU-Sim uArch: cycles simulated: 80080  inst.: 4507043 (ipc=18.3) sim_rate=100156 (inst/sec) elapsed = 0:0:00:45 / Sun Feb 28 21:43:07 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (36503,43580), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(36504,43580)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (36614,43580), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(36615,43580)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (36666,43580), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(36667,43580)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (37173,43580), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(37174,43580)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (37537,43580), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(37538,43580)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (37571,43580), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(37572,43580)
GPGPU-Sim uArch: cycles simulated: 81580  inst.: 4535735 (ipc=18.3) sim_rate=98602 (inst/sec) elapsed = 0:0:00:46 / Sun Feb 28 21:43:08 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (38734,43580), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(38735,43580)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (38873,43580), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(38874,43580)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (39158,43580), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(39159,43580)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (39422,43580), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(39423,43580)
GPGPU-Sim uArch: cycles simulated: 83580  inst.: 4570244 (ipc=18.3) sim_rate=97239 (inst/sec) elapsed = 0:0:00:47 / Sun Feb 28 21:43:09 2016
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(118,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 85080  inst.: 4587068 (ipc=18.0) sim_rate=95563 (inst/sec) elapsed = 0:0:00:48 / Sun Feb 28 21:43:10 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (42149,43580), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(42150,43580)
GPGPU-Sim uArch: cycles simulated: 87080  inst.: 4609954 (ipc=17.7) sim_rate=94080 (inst/sec) elapsed = 0:0:00:49 / Sun Feb 28 21:43:11 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (44129,43580), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(44130,43580)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (44690,43580), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(44691,43580)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (44807,43580), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(44808,43580)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (44900,43580), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(44901,43580)
GPGPU-Sim uArch: cycles simulated: 89080  inst.: 4640369 (ipc=17.6) sim_rate=92807 (inst/sec) elapsed = 0:0:00:50 / Sun Feb 28 21:43:12 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (45911,43580), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(45912,43580)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (46725,43580), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(46726,43580)
GPGPU-Sim uArch: cycles simulated: 90580  inst.: 4661095 (ipc=17.5) sim_rate=91394 (inst/sec) elapsed = 0:0:00:51 / Sun Feb 28 21:43:13 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (48314,43580), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(48315,43580)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (48559,43580), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(48560,43580)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(132,0,0) tid=(158,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (48801,43580), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(48802,43580)
GPGPU-Sim uArch: cycles simulated: 92580  inst.: 4683282 (ipc=17.2) sim_rate=90063 (inst/sec) elapsed = 0:0:00:52 / Sun Feb 28 21:43:14 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (49058,43580), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(49059,43580)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (49383,43580), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(49384,43580)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (50117,43580), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(50118,43580)
GPGPU-Sim uArch: cycles simulated: 94080  inst.: 4707312 (ipc=17.2) sim_rate=88817 (inst/sec) elapsed = 0:0:00:53 / Sun Feb 28 21:43:15 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (50674,43580), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(50675,43580)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (50828,43580), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(50829,43580)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (51284,43580), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(51285,43580)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (51706,43580), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(51707,43580)
GPGPU-Sim uArch: cycles simulated: 96080  inst.: 4739962 (ipc=17.1) sim_rate=87777 (inst/sec) elapsed = 0:0:00:54 / Sun Feb 28 21:43:16 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (52516,43580), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(52517,43580)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (53258,43580), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(53259,43580)
GPGPU-Sim uArch: cycles simulated: 97580  inst.: 4760582 (ipc=17.0) sim_rate=86556 (inst/sec) elapsed = 0:0:00:55 / Sun Feb 28 21:43:17 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (54043,43580), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(54044,43580)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (54110,43580), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(54111,43580)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(90,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (54919,43580), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(54920,43580)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (55025,43580), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(55026,43580)
GPGPU-Sim uArch: cycles simulated: 99080  inst.: 4787004 (ipc=17.1) sim_rate=85482 (inst/sec) elapsed = 0:0:00:56 / Sun Feb 28 21:43:18 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (55716,43580), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(55717,43580)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (55944,43580), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(55945,43580)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (56694,43580), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(56695,43580)
GPGPU-Sim uArch: cycles simulated: 101080  inst.: 4818115 (ipc=17.0) sim_rate=84528 (inst/sec) elapsed = 0:0:00:57 / Sun Feb 28 21:43:19 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (58384,43580), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(58385,43580)
GPGPU-Sim uArch: cycles simulated: 102580  inst.: 4837088 (ipc=16.9) sim_rate=83398 (inst/sec) elapsed = 0:0:00:58 / Sun Feb 28 21:43:20 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (60091,43580), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(60092,43580)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (60429,43580), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(60430,43580)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (60799,43580), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(60800,43580)
GPGPU-Sim uArch: cycles simulated: 104580  inst.: 4862173 (ipc=16.8) sim_rate=82409 (inst/sec) elapsed = 0:0:00:59 / Sun Feb 28 21:43:21 2016
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(132,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (62196,43580), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(62197,43580)
GPGPU-Sim uArch: cycles simulated: 106080  inst.: 4882111 (ipc=16.7) sim_rate=81368 (inst/sec) elapsed = 0:0:01:00 / Sun Feb 28 21:43:22 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (63363,43580), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(63364,43580)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (63554,43580), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(63555,43580)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (64188,43580), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(64189,43580)
GPGPU-Sim uArch: cycles simulated: 108080  inst.: 4915328 (ipc=16.7) sim_rate=80579 (inst/sec) elapsed = 0:0:01:01 / Sun Feb 28 21:43:23 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (64615,43580), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(64616,43580)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (64749,43580), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(64750,43580)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (65229,43580), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(65230,43580)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (65930,43580), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(65931,43580)
GPGPU-Sim uArch: cycles simulated: 109580  inst.: 4941807 (ipc=16.7) sim_rate=79706 (inst/sec) elapsed = 0:0:01:02 / Sun Feb 28 21:43:24 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (66489,43580), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(66490,43580)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(153,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 111580  inst.: 4967634 (ipc=16.6) sim_rate=78851 (inst/sec) elapsed = 0:0:01:03 / Sun Feb 28 21:43:25 2016
GPGPU-Sim uArch: cycles simulated: 113580  inst.: 4989370 (ipc=16.4) sim_rate=77958 (inst/sec) elapsed = 0:0:01:04 / Sun Feb 28 21:43:26 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (70103,43580), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(70104,43580)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (70756,43580), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(70757,43580)
GPGPU-Sim uArch: cycles simulated: 115080  inst.: 5010346 (ipc=16.4) sim_rate=77082 (inst/sec) elapsed = 0:0:01:05 / Sun Feb 28 21:43:27 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (71570,43580), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(71571,43580)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (72675,43580), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(72676,43580)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (72997,43580), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(72998,43580)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (73330,43580), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(73331,43580)
GPGPU-Sim uArch: cycles simulated: 117080  inst.: 5041788 (ipc=16.3) sim_rate=76390 (inst/sec) elapsed = 0:0:01:06 / Sun Feb 28 21:43:28 2016
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(134,0,0) tid=(44,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (74621,43580), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(74622,43580)
GPGPU-Sim uArch: cycles simulated: 118580  inst.: 5061233 (ipc=16.3) sim_rate=75540 (inst/sec) elapsed = 0:0:01:07 / Sun Feb 28 21:43:29 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (75685,43580), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(75686,43580)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (75755,43580), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(75756,43580)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (76188,43580), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(76189,43580)
GPGPU-Sim uArch: cycles simulated: 120580  inst.: 5091948 (ipc=16.3) sim_rate=74881 (inst/sec) elapsed = 0:0:01:08 / Sun Feb 28 21:43:30 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (77006,43580), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(77007,43580)
GPGPU-Sim uArch: cycles simulated: 122580  inst.: 5117864 (ipc=16.2) sim_rate=74171 (inst/sec) elapsed = 0:0:01:09 / Sun Feb 28 21:43:31 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (80029,43580), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(80030,43580)
GPGPU-Sim uArch: cycles simulated: 124080  inst.: 5139055 (ipc=16.1) sim_rate=73415 (inst/sec) elapsed = 0:0:01:10 / Sun Feb 28 21:43:32 2016
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(129,0,0) tid=(18,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (82172,43580), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(82173,43580)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (82391,43580), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(82392,43580)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (82466,43580), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(82467,43580)
GPGPU-Sim uArch: cycles simulated: 126080  inst.: 5166759 (ipc=16.1) sim_rate=72771 (inst/sec) elapsed = 0:0:01:11 / Sun Feb 28 21:43:33 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (83188,43580), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(83189,43580)
GPGPU-Sim uArch: cycles simulated: 128080  inst.: 5196598 (ipc=16.1) sim_rate=72174 (inst/sec) elapsed = 0:0:01:12 / Sun Feb 28 21:43:34 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (85769,43580), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(85770,43580)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (85991,43580), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(85992,43580)
GPGPU-Sim uArch: cycles simulated: 129580  inst.: 5215017 (ipc=16.0) sim_rate=71438 (inst/sec) elapsed = 0:0:01:13 / Sun Feb 28 21:43:35 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (86055,43580), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(86056,43580)
GPGPU-Sim uArch: cycles simulated: 131580  inst.: 5240468 (ipc=15.9) sim_rate=70817 (inst/sec) elapsed = 0:0:01:14 / Sun Feb 28 21:43:36 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(159,0,0) tid=(18,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (89652,43580), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(89653,43580)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (89904,43580), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(89905,43580)
GPGPU-Sim uArch: cycles simulated: 133580  inst.: 5267432 (ipc=15.9) sim_rate=70232 (inst/sec) elapsed = 0:0:01:15 / Sun Feb 28 21:43:37 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (90210,43580), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(90211,43580)
GPGPU-Sim uArch: cycles simulated: 135580  inst.: 5294551 (ipc=15.8) sim_rate=69665 (inst/sec) elapsed = 0:0:01:16 / Sun Feb 28 21:43:38 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (92981,43580), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(92982,43580)
GPGPU-Sim uArch: cycles simulated: 137080  inst.: 5313206 (ipc=15.8) sim_rate=69002 (inst/sec) elapsed = 0:0:01:17 / Sun Feb 28 21:43:39 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (94136,43580), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(94137,43580)
GPGPU-Sim uArch: cycles simulated: 139080  inst.: 5339314 (ipc=15.7) sim_rate=68452 (inst/sec) elapsed = 0:0:01:18 / Sun Feb 28 21:43:40 2016
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(174,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (95936,43580), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(95937,43580)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (96923,43580), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(96924,43580)
GPGPU-Sim uArch: cycles simulated: 141080  inst.: 5369217 (ipc=15.7) sim_rate=67964 (inst/sec) elapsed = 0:0:01:19 / Sun Feb 28 21:43:41 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (97770,43580), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(97771,43580)
GPGPU-Sim uArch: cycles simulated: 143080  inst.: 5395086 (ipc=15.6) sim_rate=67438 (inst/sec) elapsed = 0:0:01:20 / Sun Feb 28 21:43:42 2016
GPGPU-Sim uArch: cycles simulated: 144580  inst.: 5414061 (ipc=15.6) sim_rate=66840 (inst/sec) elapsed = 0:0:01:21 / Sun Feb 28 21:43:43 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (101960,43580), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(101961,43580)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(181,0,0) tid=(190,0,0)
GPGPU-Sim uArch: cycles simulated: 146580  inst.: 5442868 (ipc=15.6) sim_rate=66376 (inst/sec) elapsed = 0:0:01:22 / Sun Feb 28 21:43:44 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (103651,43580), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(103652,43580)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (104332,43580), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(104333,43580)
GPGPU-Sim uArch: cycles simulated: 148580  inst.: 5467862 (ipc=15.5) sim_rate=65877 (inst/sec) elapsed = 0:0:01:23 / Sun Feb 28 21:43:45 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (105397,43580), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(105398,43580)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (105498,43580), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(105499,43580)
GPGPU-Sim uArch: cycles simulated: 150580  inst.: 5498397 (ipc=15.5) sim_rate=65457 (inst/sec) elapsed = 0:0:01:24 / Sun Feb 28 21:43:46 2016
GPGPU-Sim uArch: cycles simulated: 152580  inst.: 5520134 (ipc=15.4) sim_rate=64942 (inst/sec) elapsed = 0:0:01:25 / Sun Feb 28 21:43:47 2016
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(180,0,0) tid=(149,0,0)
GPGPU-Sim uArch: cycles simulated: 154580  inst.: 5541416 (ipc=15.3) sim_rate=64435 (inst/sec) elapsed = 0:0:01:26 / Sun Feb 28 21:43:48 2016
GPGPU-Sim uArch: cycles simulated: 156080  inst.: 5558413 (ipc=15.3) sim_rate=63889 (inst/sec) elapsed = 0:0:01:27 / Sun Feb 28 21:43:49 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (113029,43580), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(113030,43580)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (113042,43580), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(113043,43580)
GPGPU-Sim uArch: cycles simulated: 158080  inst.: 5590979 (ipc=15.3) sim_rate=63533 (inst/sec) elapsed = 0:0:01:28 / Sun Feb 28 21:43:50 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (114866,43580), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(114867,43580)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (115582,43580), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(115583,43580)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (116025,43580), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(116026,43580)
GPGPU-Sim uArch: cycles simulated: 160080  inst.: 5624068 (ipc=15.3) sim_rate=63191 (inst/sec) elapsed = 0:0:01:29 / Sun Feb 28 21:43:51 2016
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(156,0,0) tid=(126,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (118235,43580), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(118236,43580)
GPGPU-Sim uArch: cycles simulated: 162080  inst.: 5647800 (ipc=15.3) sim_rate=62753 (inst/sec) elapsed = 0:0:01:30 / Sun Feb 28 21:43:52 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (118717,43580), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(118718,43580)
GPGPU-Sim uArch: cycles simulated: 163580  inst.: 5669009 (ipc=15.2) sim_rate=62296 (inst/sec) elapsed = 0:0:01:31 / Sun Feb 28 21:43:53 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (120228,43580), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(120229,43580)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (120861,43580), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(120862,43580)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (121732,43580), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(121733,43580)
GPGPU-Sim uArch: cycles simulated: 165580  inst.: 5701542 (ipc=15.3) sim_rate=61973 (inst/sec) elapsed = 0:0:01:32 / Sun Feb 28 21:43:54 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(188,0,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 167580  inst.: 5729495 (ipc=15.2) sim_rate=61607 (inst/sec) elapsed = 0:0:01:33 / Sun Feb 28 21:43:55 2016
GPGPU-Sim uArch: cycles simulated: 169580  inst.: 5758649 (ipc=15.2) sim_rate=61262 (inst/sec) elapsed = 0:0:01:34 / Sun Feb 28 21:43:56 2016
GPGPU-Sim uArch: cycles simulated: 171580  inst.: 5782267 (ipc=15.2) sim_rate=60865 (inst/sec) elapsed = 0:0:01:35 / Sun Feb 28 21:43:57 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (128937,43580), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(128938,43580)
GPGPU-Sim uArch: cycles simulated: 173580  inst.: 5808130 (ipc=15.1) sim_rate=60501 (inst/sec) elapsed = 0:0:01:36 / Sun Feb 28 21:43:58 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(132,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (130782,43580), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(130783,43580)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (131408,43580), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(131409,43580)
GPGPU-Sim uArch: cycles simulated: 175080  inst.: 5829565 (ipc=15.1) sim_rate=60098 (inst/sec) elapsed = 0:0:01:37 / Sun Feb 28 21:43:59 2016
GPGPU-Sim uArch: cycles simulated: 177080  inst.: 5855103 (ipc=15.1) sim_rate=59745 (inst/sec) elapsed = 0:0:01:38 / Sun Feb 28 21:44:00 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (134983,43580), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(134984,43580)
GPGPU-Sim uArch: cycles simulated: 179080  inst.: 5880783 (ipc=15.1) sim_rate=59401 (inst/sec) elapsed = 0:0:01:39 / Sun Feb 28 21:44:01 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (136315,43580), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(136316,43580)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (136866,43580), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(136867,43580)
GPGPU-Sim uArch: cycles simulated: 180580  inst.: 5903676 (ipc=15.1) sim_rate=59036 (inst/sec) elapsed = 0:0:01:40 / Sun Feb 28 21:44:02 2016
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(163,0,0) tid=(246,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (137540,43580), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(137541,43580)
GPGPU-Sim uArch: cycles simulated: 182580  inst.: 5934497 (ipc=15.1) sim_rate=58757 (inst/sec) elapsed = 0:0:01:41 / Sun Feb 28 21:44:03 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (139888,43580), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(139889,43580)
GPGPU-Sim uArch: cycles simulated: 184580  inst.: 5958650 (ipc=15.0) sim_rate=58418 (inst/sec) elapsed = 0:0:01:42 / Sun Feb 28 21:44:04 2016
GPGPU-Sim uArch: cycles simulated: 186580  inst.: 5984825 (ipc=15.0) sim_rate=58105 (inst/sec) elapsed = 0:0:01:43 / Sun Feb 28 21:44:05 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(208,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (144965,43580), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(144966,43580)
GPGPU-Sim uArch: cycles simulated: 188580  inst.: 6008666 (ipc=15.0) sim_rate=57775 (inst/sec) elapsed = 0:0:01:44 / Sun Feb 28 21:44:06 2016
GPGPU-Sim uArch: cycles simulated: 190580  inst.: 6035750 (ipc=14.9) sim_rate=57483 (inst/sec) elapsed = 0:0:01:45 / Sun Feb 28 21:44:07 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (147786,43580), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(147787,43580)
GPGPU-Sim uArch: cycles simulated: 192580  inst.: 6062237 (ipc=14.9) sim_rate=57190 (inst/sec) elapsed = 0:0:01:46 / Sun Feb 28 21:44:08 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (149290,43580), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(149291,43580)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (149550,43580), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(149551,43580)
GPGPU-Sim uArch: cycles simulated: 194580  inst.: 6092204 (ipc=14.9) sim_rate=56936 (inst/sec) elapsed = 0:0:01:47 / Sun Feb 28 21:44:09 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (151484,43580), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(151485,43580)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(170,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (151976,43580), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(151977,43580)
GPGPU-Sim uArch: cycles simulated: 196580  inst.: 6121098 (ipc=14.9) sim_rate=56676 (inst/sec) elapsed = 0:0:01:48 / Sun Feb 28 21:44:10 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (153343,43580), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(153344,43580)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (153621,43580), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(153622,43580)
GPGPU-Sim uArch: cycles simulated: 198580  inst.: 6151976 (ipc=14.9) sim_rate=56440 (inst/sec) elapsed = 0:0:01:49 / Sun Feb 28 21:44:11 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (155834,43580), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(155835,43580)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (156636,43580), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(156637,43580)
GPGPU-Sim uArch: cycles simulated: 200580  inst.: 6182471 (ipc=14.9) sim_rate=56204 (inst/sec) elapsed = 0:0:01:50 / Sun Feb 28 21:44:12 2016
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(149,0,0) tid=(254,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (158158,43580), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(158159,43580)
GPGPU-Sim uArch: cycles simulated: 202580  inst.: 6208980 (ipc=14.9) sim_rate=55936 (inst/sec) elapsed = 0:0:01:51 / Sun Feb 28 21:44:13 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (159675,43580), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(159676,43580)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (159942,43580), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(159943,43580)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (160427,43580), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(160428,43580)
GPGPU-Sim uArch: cycles simulated: 204080  inst.: 6236437 (ipc=14.9) sim_rate=55682 (inst/sec) elapsed = 0:0:01:52 / Sun Feb 28 21:44:14 2016
GPGPU-Sim uArch: cycles simulated: 206080  inst.: 6268542 (ipc=14.9) sim_rate=55473 (inst/sec) elapsed = 0:0:01:53 / Sun Feb 28 21:44:15 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (163011,43580), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(163012,43580)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (163108,43580), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(163109,43580)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(207,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 208080  inst.: 6303551 (ipc=15.0) sim_rate=55294 (inst/sec) elapsed = 0:0:01:54 / Sun Feb 28 21:44:16 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (164517,43580), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(164518,43580)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (165399,43580), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(165400,43580)
GPGPU-Sim uArch: cycles simulated: 210080  inst.: 6336887 (ipc=15.0) sim_rate=55103 (inst/sec) elapsed = 0:0:01:55 / Sun Feb 28 21:44:17 2016
GPGPU-Sim uArch: cycles simulated: 211580  inst.: 6359916 (ipc=15.0) sim_rate=54826 (inst/sec) elapsed = 0:0:01:56 / Sun Feb 28 21:44:18 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (168107,43580), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(168108,43580)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (168788,43580), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(168789,43580)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(164,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 213580  inst.: 6387906 (ipc=15.0) sim_rate=54597 (inst/sec) elapsed = 0:0:01:57 / Sun Feb 28 21:44:19 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (170883,43580), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(170884,43580)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (170892,43580), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(170893,43580)
GPGPU-Sim uArch: cycles simulated: 215080  inst.: 6410043 (ipc=15.0) sim_rate=54322 (inst/sec) elapsed = 0:0:01:58 / Sun Feb 28 21:44:20 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (171571,43580), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(171572,43580)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (172512,43580), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(172513,43580)
GPGPU-Sim uArch: cycles simulated: 216580  inst.: 6437655 (ipc=15.0) sim_rate=54097 (inst/sec) elapsed = 0:0:01:59 / Sun Feb 28 21:44:21 2016
GPGPU-Sim uArch: cycles simulated: 218580  inst.: 6469568 (ipc=15.0) sim_rate=53913 (inst/sec) elapsed = 0:0:02:00 / Sun Feb 28 21:44:22 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(185,0,0) tid=(114,0,0)
GPGPU-Sim uArch: cycles simulated: 220580  inst.: 6496836 (ipc=15.0) sim_rate=53692 (inst/sec) elapsed = 0:0:02:01 / Sun Feb 28 21:44:23 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (177108,43580), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(177109,43580)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (177794,43580), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(177795,43580)
GPGPU-Sim uArch: cycles simulated: 222580  inst.: 6525206 (ipc=15.0) sim_rate=53485 (inst/sec) elapsed = 0:0:02:02 / Sun Feb 28 21:44:24 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (179992,43580), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(179993,43580)
GPGPU-Sim uArch: cycles simulated: 224580  inst.: 6556405 (ipc=15.0) sim_rate=53304 (inst/sec) elapsed = 0:0:02:03 / Sun Feb 28 21:44:25 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (182318,43580), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(182319,43580)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(210,0,0) tid=(100,0,0)
GPGPU-Sim uArch: cycles simulated: 226580  inst.: 6584915 (ipc=15.0) sim_rate=53104 (inst/sec) elapsed = 0:0:02:04 / Sun Feb 28 21:44:26 2016
GPGPU-Sim uArch: cycles simulated: 228080  inst.: 6603882 (ipc=15.0) sim_rate=52831 (inst/sec) elapsed = 0:0:02:05 / Sun Feb 28 21:44:27 2016
GPGPU-Sim uArch: cycles simulated: 230080  inst.: 6629192 (ipc=15.0) sim_rate=52612 (inst/sec) elapsed = 0:0:02:06 / Sun Feb 28 21:44:28 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (188220,43580), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(188221,43580)
GPGPU-Sim uArch: cycles simulated: 232080  inst.: 6657224 (ipc=14.9) sim_rate=52419 (inst/sec) elapsed = 0:0:02:07 / Sun Feb 28 21:44:29 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(234,0,0) tid=(216,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (190336,43580), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(190337,43580)
GPGPU-Sim uArch: cycles simulated: 234080  inst.: 6687268 (ipc=14.9) sim_rate=52244 (inst/sec) elapsed = 0:0:02:08 / Sun Feb 28 21:44:30 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (191080,43580), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(191081,43580)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (191860,43580), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(191861,43580)
GPGPU-Sim uArch: cycles simulated: 236080  inst.: 6723921 (ipc=15.0) sim_rate=52123 (inst/sec) elapsed = 0:0:02:09 / Sun Feb 28 21:44:31 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (193091,43580), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(193092,43580)
GPGPU-Sim uArch: cycles simulated: 237580  inst.: 6747473 (ipc=15.0) sim_rate=51903 (inst/sec) elapsed = 0:0:02:10 / Sun Feb 28 21:44:32 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(200,0,0) tid=(231,0,0)
GPGPU-Sim uArch: cycles simulated: 239580  inst.: 6775786 (ipc=15.0) sim_rate=51723 (inst/sec) elapsed = 0:0:02:11 / Sun Feb 28 21:44:33 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (196499,43580), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(196500,43580)
GPGPU-Sim uArch: cycles simulated: 241580  inst.: 6806342 (ipc=15.0) sim_rate=51563 (inst/sec) elapsed = 0:0:02:12 / Sun Feb 28 21:44:34 2016
GPGPU-Sim uArch: cycles simulated: 243580  inst.: 6831312 (ipc=15.0) sim_rate=51363 (inst/sec) elapsed = 0:0:02:13 / Sun Feb 28 21:44:35 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (200417,43580), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(200418,43580)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (201028,43580), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(201029,43580)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(244,0,0) tid=(195,0,0)
GPGPU-Sim uArch: cycles simulated: 245580  inst.: 6864081 (ipc=15.0) sim_rate=51224 (inst/sec) elapsed = 0:0:02:14 / Sun Feb 28 21:44:36 2016
GPGPU-Sim uArch: cycles simulated: 247580  inst.: 6891658 (ipc=15.0) sim_rate=51049 (inst/sec) elapsed = 0:0:02:15 / Sun Feb 28 21:44:37 2016
GPGPU-Sim uArch: cycles simulated: 249580  inst.: 6916084 (ipc=14.9) sim_rate=50853 (inst/sec) elapsed = 0:0:02:16 / Sun Feb 28 21:44:38 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (206204,43580), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(206205,43580)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (207672,43580), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(207673,43580)
GPGPU-Sim uArch: cycles simulated: 251580  inst.: 6952677 (ipc=15.0) sim_rate=50749 (inst/sec) elapsed = 0:0:02:17 / Sun Feb 28 21:44:39 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (208043,43580), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(208044,43580)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(251,0,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (208190,43580), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(208191,43580)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (208725,43580), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(208726,43580)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (209436,43580), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(209437,43580)
GPGPU-Sim uArch: cycles simulated: 253080  inst.: 6983019 (ipc=15.0) sim_rate=50601 (inst/sec) elapsed = 0:0:02:18 / Sun Feb 28 21:44:40 2016
GPGPU-Sim uArch: cycles simulated: 254580  inst.: 7007663 (ipc=15.0) sim_rate=50414 (inst/sec) elapsed = 0:0:02:19 / Sun Feb 28 21:44:41 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (211348,43580), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(211349,43580)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (212104,43580), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 256580  inst.: 7037613 (ipc=15.0) sim_rate=50268 (inst/sec) elapsed = 0:0:02:20 / Sun Feb 28 21:44:42 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (213208,43580), 5 CTAs running
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(246,0,0) tid=(147,0,0)
GPGPU-Sim uArch: cycles simulated: 258080  inst.: 7061780 (ipc=15.0) sim_rate=50083 (inst/sec) elapsed = 0:0:02:21 / Sun Feb 28 21:44:43 2016
GPGPU-Sim uArch: cycles simulated: 260080  inst.: 7092281 (ipc=15.0) sim_rate=49945 (inst/sec) elapsed = 0:0:02:22 / Sun Feb 28 21:44:44 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (217008,43580), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (217441,43580), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 262080  inst.: 7120694 (ipc=15.0) sim_rate=49795 (inst/sec) elapsed = 0:0:02:23 / Sun Feb 28 21:44:45 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (218880,43580), 5 CTAs running
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(206,0,0) tid=(126,0,0)
GPGPU-Sim uArch: cycles simulated: 264080  inst.: 7150766 (ipc=15.0) sim_rate=49658 (inst/sec) elapsed = 0:0:02:24 / Sun Feb 28 21:44:46 2016
GPGPU-Sim uArch: cycles simulated: 266080  inst.: 7179701 (ipc=15.0) sim_rate=49515 (inst/sec) elapsed = 0:0:02:25 / Sun Feb 28 21:44:47 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (222822,43580), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 268080  inst.: 7206895 (ipc=15.0) sim_rate=49362 (inst/sec) elapsed = 0:0:02:26 / Sun Feb 28 21:44:48 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (225101,43580), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (225897,43580), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 270080  inst.: 7239400 (ipc=15.0) sim_rate=49247 (inst/sec) elapsed = 0:0:02:27 / Sun Feb 28 21:44:49 2016
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(200,0,0) tid=(104,0,0)
GPGPU-Sim uArch: cycles simulated: 272080  inst.: 7265103 (ipc=15.0) sim_rate=49088 (inst/sec) elapsed = 0:0:02:28 / Sun Feb 28 21:44:50 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (229397,43580), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 274080  inst.: 7291032 (ipc=15.0) sim_rate=48933 (inst/sec) elapsed = 0:0:02:29 / Sun Feb 28 21:44:51 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (231086,43580), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (231550,43580), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 276080  inst.: 7319556 (ipc=15.0) sim_rate=48797 (inst/sec) elapsed = 0:0:02:30 / Sun Feb 28 21:44:52 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (232607,43580), 5 CTAs running
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(215,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (234026,43580), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 278080  inst.: 7346666 (ipc=15.0) sim_rate=48653 (inst/sec) elapsed = 0:0:02:31 / Sun Feb 28 21:44:53 2016
GPGPU-Sim uArch: cycles simulated: 280080  inst.: 7372445 (ipc=14.9) sim_rate=48502 (inst/sec) elapsed = 0:0:02:32 / Sun Feb 28 21:44:54 2016
GPGPU-Sim uArch: cycles simulated: 282080  inst.: 7400384 (ipc=14.9) sim_rate=48368 (inst/sec) elapsed = 0:0:02:33 / Sun Feb 28 21:44:55 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (240074,43580), 5 CTAs running
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(218,0,0) tid=(102,0,0)
GPGPU-Sim uArch: cycles simulated: 284580  inst.: 7435134 (ipc=14.9) sim_rate=48280 (inst/sec) elapsed = 0:0:02:34 / Sun Feb 28 21:44:56 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (241481,43580), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (242488,43580), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 286580  inst.: 7463344 (ipc=14.9) sim_rate=48150 (inst/sec) elapsed = 0:0:02:35 / Sun Feb 28 21:44:57 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (243109,43580), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (243944,43580), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (244894,43580), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 288580  inst.: 7490035 (ipc=14.9) sim_rate=48013 (inst/sec) elapsed = 0:0:02:36 / Sun Feb 28 21:44:58 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (246516,43580), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 290580  inst.: 7517686 (ipc=14.9) sim_rate=47883 (inst/sec) elapsed = 0:0:02:37 / Sun Feb 28 21:44:59 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (247356,43580), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (247390,43580), 4 CTAs running
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(224,0,0) tid=(245,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (247992,43580), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (248421,43580), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (248881,43580), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 293080  inst.: 7548032 (ipc=14.9) sim_rate=47772 (inst/sec) elapsed = 0:0:02:38 / Sun Feb 28 21:45:00 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (249646,43580), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 295080  inst.: 7577053 (ipc=14.9) sim_rate=47654 (inst/sec) elapsed = 0:0:02:39 / Sun Feb 28 21:45:01 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (253970,43580), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 297580  inst.: 7607079 (ipc=14.8) sim_rate=47544 (inst/sec) elapsed = 0:0:02:40 / Sun Feb 28 21:45:02 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (254177,43580), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (254225,43580), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (255018,43580), 3 CTAs running
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(219,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 299580  inst.: 7629129 (ipc=14.8) sim_rate=47385 (inst/sec) elapsed = 0:0:02:41 / Sun Feb 28 21:45:03 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (256620,43580), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (256861,43580), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 302080  inst.: 7661594 (ipc=14.8) sim_rate=47293 (inst/sec) elapsed = 0:0:02:42 / Sun Feb 28 21:45:04 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (259715,43580), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 304080  inst.: 7689096 (ipc=14.8) sim_rate=47172 (inst/sec) elapsed = 0:0:02:43 / Sun Feb 28 21:45:05 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (261656,43580), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 306580  inst.: 7718550 (ipc=14.7) sim_rate=47064 (inst/sec) elapsed = 0:0:02:44 / Sun Feb 28 21:45:06 2016
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(240,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (263714,43580), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (264548,43580), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 309080  inst.: 7747354 (ipc=14.7) sim_rate=46953 (inst/sec) elapsed = 0:0:02:45 / Sun Feb 28 21:45:07 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (265849,43580), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (266349,43580), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (266631,43580), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (267127,43580), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (267492,43580), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (267673,43580), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (267749,43580), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 311580  inst.: 7776653 (ipc=14.7) sim_rate=46847 (inst/sec) elapsed = 0:0:02:46 / Sun Feb 28 21:45:08 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (268899,43580), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (269478,43580), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (269959,43580), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 314080  inst.: 7804966 (ipc=14.7) sim_rate=46736 (inst/sec) elapsed = 0:0:02:47 / Sun Feb 28 21:45:09 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (270938,43580), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (271461,43580), 2 CTAs running
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(230,0,0) tid=(104,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (271878,43580), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (272165,43580), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (272278,43580), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (272863,43580), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 316580  inst.: 7836986 (ipc=14.6) sim_rate=46648 (inst/sec) elapsed = 0:0:02:48 / Sun Feb 28 21:45:10 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (273723,43580), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (274372,43580), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (274584,43580), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (274747,43580), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (275138,43580), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (275775,43580), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (275961,43580), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 319580  inst.: 7871827 (ipc=14.6) sim_rate=46578 (inst/sec) elapsed = 0:0:02:49 / Sun Feb 28 21:45:11 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (276779,43580), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (278430,43580), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 323080  inst.: 7908124 (ipc=14.6) sim_rate=46518 (inst/sec) elapsed = 0:0:02:50 / Sun Feb 28 21:45:12 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (279681,43580), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (279750,43580), 1 CTAs running
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(238,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (280732,43580), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (280918,43580), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (281804,43580), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (282228,43580), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (282408,43580), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (282559,43580), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (282657,43580), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 326580  inst.: 7941421 (ipc=14.5) sim_rate=46441 (inst/sec) elapsed = 0:0:02:51 / Sun Feb 28 21:45:13 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (283037,43580), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (283902,43580), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (284469,43580), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (285590,43580), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (287156,43580), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (287716,43580), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (287782,43580), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (287832,43580), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (287849,43580), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 331580  inst.: 7978647 (ipc=14.4) sim_rate=46387 (inst/sec) elapsed = 0:0:02:52 / Sun Feb 28 21:45:14 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (288162,43580), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (288582,43580), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (288591,43580), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (289239,43580), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (289747,43580), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (290011,43580), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (290021,43580), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (291173,43580), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (292113,43580), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (292253,43580), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (293204,43580), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 8.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 293205
gpu_sim_insn = 4151026
gpu_ipc =      14.1574
gpu_tot_sim_cycle = 336785
gpu_tot_sim_insn = 7991247
gpu_tot_ipc =      23.7280
gpu_tot_issued_cta = 1280
gpu_stall_dramfull = 509015
gpu_stall_icnt2sh    = 1543119
gpu_total_sim_rate=46460

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 476867
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 35487, Miss = 29002, Miss_rate = 0.817, Pending_hits = 2245, Reservation_fails = 239823
	L1D_cache_core[1]: Access = 33529, Miss = 27328, Miss_rate = 0.815, Pending_hits = 2073, Reservation_fails = 239316
	L1D_cache_core[2]: Access = 37580, Miss = 30678, Miss_rate = 0.816, Pending_hits = 2345, Reservation_fails = 250160
	L1D_cache_core[3]: Access = 37433, Miss = 30638, Miss_rate = 0.818, Pending_hits = 2367, Reservation_fails = 250573
	L1D_cache_core[4]: Access = 38146, Miss = 31404, Miss_rate = 0.823, Pending_hits = 2364, Reservation_fails = 257037
	L1D_cache_core[5]: Access = 37467, Miss = 30616, Miss_rate = 0.817, Pending_hits = 2346, Reservation_fails = 254709
	L1D_cache_core[6]: Access = 35693, Miss = 29175, Miss_rate = 0.817, Pending_hits = 2216, Reservation_fails = 242799
	L1D_cache_core[7]: Access = 35323, Miss = 28728, Miss_rate = 0.813, Pending_hits = 2161, Reservation_fails = 232399
	L1D_cache_core[8]: Access = 39982, Miss = 32767, Miss_rate = 0.820, Pending_hits = 2507, Reservation_fails = 258941
	L1D_cache_core[9]: Access = 36749, Miss = 30090, Miss_rate = 0.819, Pending_hits = 2234, Reservation_fails = 249417
	L1D_cache_core[10]: Access = 37281, Miss = 30520, Miss_rate = 0.819, Pending_hits = 2279, Reservation_fails = 253367
	L1D_cache_core[11]: Access = 38788, Miss = 31798, Miss_rate = 0.820, Pending_hits = 2397, Reservation_fails = 254786
	L1D_cache_core[12]: Access = 35752, Miss = 29337, Miss_rate = 0.821, Pending_hits = 2273, Reservation_fails = 242251
	L1D_cache_core[13]: Access = 38854, Miss = 31891, Miss_rate = 0.821, Pending_hits = 2456, Reservation_fails = 258464
	L1D_cache_core[14]: Access = 36528, Miss = 29828, Miss_rate = 0.817, Pending_hits = 2228, Reservation_fails = 248076
	L1D_total_cache_accesses = 554592
	L1D_total_cache_misses = 453800
	L1D_total_cache_miss_rate = 0.8183
	L1D_total_cache_pending_hits = 34491
	L1D_total_cache_reservation_fails = 3732118
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.048
L1C_cache:
	L1C_total_cache_accesses = 75671
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64737
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 34391
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 228322
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2448233
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75191
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1564
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 225478
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1283885
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 475869
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1275, 1445, 1523, 1284, 1077, 1066, 1161, 1370, 1301, 1088, 1138, 1105, 1327, 1303, 976, 1206, 1023, 1107, 1523, 1415, 1105, 1150, 1219, 1385, 1116, 1099, 1208, 1116, 1779, 1247, 1038, 1325, 1215, 978, 1249, 1503, 1165, 1428, 1766, 1484, 1387, 1125, 1082, 1239, 675, 1103, 789, 828, 
gpgpu_n_tot_thrd_icount = 28278048
gpgpu_n_tot_w_icount = 883689
gpgpu_n_stall_shd_mem = 4076659
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 228322
gpgpu_n_mem_write_global = 227142
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 937053
gpgpu_n_store_insn = 338595
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 915030
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4073502
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6516162	W0_Idle:657638	W0_Scoreboard:1450457	W1:252539	W2:109988	W3:67680	W4:45216	W5:32660	W6:27415	W7:25637	W8:22633	W9:20698	W10:17953	W11:15511	W12:15305	W13:12771	W14:11553	W15:9719	W16:8311	W17:6619	W18:5300	W19:5129	W20:4202	W21:3521	W22:3221	W23:2093	W24:2168	W25:961	W26:594	W27:517	W28:134	W29:41	W30:0	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1826576 {8:228322,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9095408 {40:227016,72:37,136:89,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31051792 {136:228322,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1817136 {8:227142,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 512 
maxdqlatency = 0 
maxmflatency = 1251 
averagemflatency = 407 
max_icnt2mem_latency = 824 
max_icnt2sh_latency = 336784 
mrq_lat_table:122612 	5966 	6617 	15701 	30088 	25381 	13525 	3546 	219 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	70986 	280058 	104313 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	27838 	12498 	36924 	164758 	100418 	111251 	1852 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	27434 	101241 	92921 	6689 	52 	0 	0 	2 	9 	38 	938 	9373 	19091 	44895 	100295 	52501 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	62 	611 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       110        97        41        38        43        46        31        41       144       123        22        22        35        43        23        46 
dram[1]:       110       177        34        85        92        71        32        31       102       306        20        22       123       171        28        28 
dram[2]:        87        53       249       106        39        31        60        41        83       136        20        22        75       130        32        24 
dram[3]:        60        51        30        49        74        65       105        93        81        57        20        22        31        33        22        14 
dram[4]:        43        35        32        38       128       135        51        43       132       102        22        22        36        54        21        14 
dram[5]:        62        38        63        40        38        45        66        46        99        75        22        22        45        36        50        93 
maximum service time to same row:
dram[0]:     14983     13469      5885      9287      6001      4559      6041      7954     21728     16987      5380      4660     14408     11739     11024     26361 
dram[1]:     14809     17137      5052      9866     18959     14377      4060      7687     15259     43741      4188      3795     15963     20594     10908     12711 
dram[2]:     10547      8106     38683     19133      5578      3658     10207      5960     15777     24762      5718      5002      9813     20521     17784     14425 
dram[3]:      8497      7124      6104      9980      8858     10849     14164     13925     11892      9213      5039      3324      4675      7415     15507     13964 
dram[4]:      5118      5773      4187      7475     17755     16674      7216      7208     20050     15110      4550      4410     10215     18969      8586     11957 
dram[5]:      6525      5280      7827      5784      7838      6502      9013      7212     11409      9103      6211      4386      4881      5705     37251     66043 
average row accesses per activate:
dram[0]:  4.562613  4.791667  3.483586  3.776204  3.759342  3.640876  3.323567  3.681818  3.848674  3.653295  2.444706  2.559342  3.795556  3.304264  2.500000  2.502564 
dram[1]:  4.487644  4.316693  3.903978  3.875335  3.499376  3.461098  3.280000  3.377129  3.683492  3.960926  2.619205  2.613333  4.006135  4.240534  2.345188  2.311412 
dram[2]:  4.175879  4.019667  4.429310  4.448696  3.957680  4.086957  3.780153  3.807339  3.403101  3.298030  2.377593  2.532973  3.667335  3.441352  2.488834  2.621134 
dram[3]:  4.080119  4.005917  3.817694  3.804813  3.789845  3.952872  3.873563  3.729378  3.627164  3.677918  2.428571  2.495736  3.515044  3.457407  2.351006  2.324219 
dram[4]:  4.157321  4.279605  3.538667  3.924779  3.733894  3.720230  3.384030  3.587393  3.784431  3.690440  2.493151  2.669533  3.545956  3.550403  2.384774  2.304348 
dram[5]:  3.816754  3.811271  3.800000  3.723350  3.872928  3.696041  3.525692  3.576271  3.522547  3.374841  2.455975  2.576796  3.356322  3.372792  2.446581  2.489583 
average row locality = 223657/65094 = 3.435908
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1363      1349      1569      1506      1463      1463      1595      1522      1467      1525      1116      1164       958       985       888       886 
dram[1]:      1491      1533      1630      1662      1707      1839      1668      1718      1638      1671      1245      1227      1137      1097      1046      1107 
dram[2]:      1355      1468      1449      1421      1452      1450      1481      1483      1629      1645      1247      1260      1021      1012       921       928 
dram[3]:      1535      1504      1589      1589      1566      1557      1615      1553      1635      1568      1308      1217      1199      1154      1202      1109 
dram[4]:      1447      1418      1489      1452      1545      1509      1607      1487      1498      1451      1303      1196      1123      1051      1065       926 
dram[5]:      1661      1647      1733      1695      1652      1739      1646      1694      1616      1604      1228      1202      1230      1170      1056      1104 
total reads: 133601
bank skew: 1839/886 = 2.08
chip skew: 23677/20819 = 1.14
number of total write accesses:
dram[0]:      1151      1181      1190      1160      1052      1031      1014       989      1000      1025       962      1014       750       720        82        90 
dram[1]:      1233      1234      1216      1229      1096      1186      1038      1058      1062      1066      1128      1125       822       807        75        88 
dram[2]:      1138      1189      1120      1137      1073      1088       995      1007      1005      1033      1045      1083       809       719        82        89 
dram[3]:      1215      1204      1259      1257      1121      1127      1081      1024      1089      1047      1089      1124       787       713        84        81 
dram[4]:      1222      1184      1165      1209      1121      1084      1063      1017      1030       981      1063       977       806       710        94        81 
dram[5]:      1255      1261      1250      1239      1152      1155      1030      1049      1040      1052      1115      1130       814       739        89        91 
total reads: 90056
bank skew: 1261/75 = 16.81
chip skew: 15463/14411 = 1.07
average mf latency per bank:
dram[0]:        437       451       471       454       474       478       471       464       479       484      1058      1045      1470      1504      2998      2976
dram[1]:        432       442       445       461       465       449       485       474       482       475       947      1009      1338      1414      2694      2561
dram[2]:        469       455       462       480       480       473       485       491       479       489       974      1028      1443      1515      2927      2957
dram[3]:        439       428       450       452       453       441       478       465       470       465       976       984      1343      1418      2403      2524
dram[4]:        553       452       601       469       618       472       621       471       619       484      6093      1098      1832      1489      3549      2958
dram[5]:        427       435       436       445       443       450       460       469       475       466      1017      1012      1296      1427      2630      2554
maximum mf latency per bank:
dram[0]:       1053       912       943       920       998       966       981       899       905      1065       978       906       988       981       885       898
dram[1]:        942       977      1001      1056      1101      1005      1119       930       977      1026       950       928       903       956      1067       920
dram[2]:        954      1077      1032      1130      1103      1141       929      1021      1002       941      1015       959      1054      1214       987      1251
dram[3]:        970       896       992      1011       939      1166       974      1025      1117       934       965      1071      1168       940      1038      1005
dram[4]:       1104       974      1122      1051      1144      1116      1085      1158      1221      1010      1140       970      1159      1007      1041      1138
dram[5]:        956       998       922       944      1003      1125       969      1068      1067      1216       917      1118      1005      1068      1009       979

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444553 n_nop=363056 n_act=10182 n_pre=10166 n_req=35230 n_rd=41638 n_write=19511 bw_util=0.2751
n_activity=298293 dram_eff=0.41
bk0: 2726a 382954i bk1: 2698a 382385i bk2: 3138a 374008i bk3: 3012a 375845i bk4: 2926a 378271i bk5: 2926a 378966i bk6: 3190a 372776i bk7: 3044a 376681i bk8: 2934a 385143i bk9: 3050a 379180i bk10: 2232a 382268i bk11: 2328a 377795i bk12: 1916a 397173i bk13: 1970a 399342i bk14: 1776a 419314i bk15: 1772a 419539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.65819
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444553 n_nop=354444 n_act=11208 n_pre=11192 n_req=38879 n_rd=46832 n_write=20877 bw_util=0.3046
n_activity=310806 dram_eff=0.4357
bk0: 2982a 375138i bk1: 3066a 371995i bk2: 3260a 367585i bk3: 3324a 364816i bk4: 3414a 366381i bk5: 3678a 360505i bk6: 3336a 366556i bk7: 3436a 362791i bk8: 3276a 375399i bk9: 3342a 372675i bk10: 2490a 371615i bk11: 2454a 371905i bk12: 2274a 392259i bk13: 2194a 391009i bk14: 2092a 413676i bk15: 2214a 411189i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.17125
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444553 n_nop=361860 n_act=10249 n_pre=10233 n_req=35834 n_rd=42444 n_write=19767 bw_util=0.2799
n_activity=293293 dram_eff=0.4242
bk0: 2710a 381852i bk1: 2936a 376239i bk2: 2898a 379442i bk3: 2842a 377292i bk4: 2904a 377742i bk5: 2900a 374471i bk6: 2962a 375115i bk7: 2966a 374017i bk8: 3258a 376594i bk9: 3290a 373259i bk10: 2494a 375631i bk11: 2520a 371968i bk12: 2042a 391866i bk13: 2024a 395562i bk14: 1842a 418415i bk15: 1856a 418583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.86382
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444553 n_nop=355700 n_act=11170 n_pre=11154 n_req=38202 n_rd=45800 n_write=20729 bw_util=0.2993
n_activity=310789 dram_eff=0.4281
bk0: 3070a 372990i bk1: 3008a 373372i bk2: 3178a 368019i bk3: 3178a 367005i bk4: 3132a 372629i bk5: 3114a 370444i bk6: 3230a 369342i bk7: 3106a 371742i bk8: 3270a 375893i bk9: 3136a 375562i bk10: 2616a 372096i bk11: 2434a 372960i bk12: 2398a 389452i bk13: 2308a 392335i bk14: 2404a 411081i bk15: 2218a 413079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.9683
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444553 n_nop=360057 n_act=10629 n_pre=10613 n_req=36374 n_rd=43134 n_write=20120 bw_util=0.2846
n_activity=323476 dram_eff=0.3911
bk0: 2894a 381882i bk1: 2836a 383070i bk2: 2978a 378823i bk3: 2904a 377407i bk4: 3090a 377803i bk5: 3018a 380669i bk6: 3214a 375473i bk7: 2974a 378071i bk8: 2996a 386851i bk9: 2902a 385703i bk10: 2606a 378621i bk11: 2392a 384534i bk12: 2246a 395420i bk13: 2102a 399663i bk14: 2130a 416025i bk15: 1852a 418529i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.53126
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444553 n_nop=352953 n_act=11656 n_pre=11640 n_req=39138 n_rd=47354 n_write=20950 bw_util=0.3073
n_activity=316059 dram_eff=0.4322
bk0: 3322a 368810i bk1: 3294a 364376i bk2: 3466a 365963i bk3: 3390a 364254i bk4: 3304a 367482i bk5: 3478a 363850i bk6: 3292a 370956i bk7: 3388a 365354i bk8: 3232a 375047i bk9: 3208a 373937i bk10: 2456a 372511i bk11: 2404a 370075i bk12: 2460a 385936i bk13: 2340a 390522i bk14: 2112a 414468i bk15: 2208a 413635i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.12973

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35457, Miss = 10419, Miss_rate = 0.294, Pending_hits = 267, Reservation_fails = 460
L2_cache_bank[1]: Access = 35851, Miss = 10400, Miss_rate = 0.290, Pending_hits = 275, Reservation_fails = 100
L2_cache_bank[2]: Access = 35894, Miss = 11562, Miss_rate = 0.322, Pending_hits = 322, Reservation_fails = 299
L2_cache_bank[3]: Access = 36456, Miss = 11854, Miss_rate = 0.325, Pending_hits = 330, Reservation_fails = 247
L2_cache_bank[4]: Access = 35495, Miss = 10555, Miss_rate = 0.297, Pending_hits = 297, Reservation_fails = 314
L2_cache_bank[5]: Access = 35967, Miss = 10667, Miss_rate = 0.297, Pending_hits = 289, Reservation_fails = 493
L2_cache_bank[6]: Access = 36016, Miss = 11649, Miss_rate = 0.323, Pending_hits = 321, Reservation_fails = 141
L2_cache_bank[7]: Access = 35958, Miss = 11251, Miss_rate = 0.313, Pending_hits = 317, Reservation_fails = 97
L2_cache_bank[8]: Access = 59603, Miss = 11077, Miss_rate = 0.186, Pending_hits = 246, Reservation_fails = 375
L2_cache_bank[9]: Access = 36085, Miss = 10490, Miss_rate = 0.291, Pending_hits = 284, Reservation_fails = 217
L2_cache_bank[10]: Access = 36531, Miss = 11822, Miss_rate = 0.324, Pending_hits = 281, Reservation_fails = 127
L2_cache_bank[11]: Access = 36226, Miss = 11855, Miss_rate = 0.327, Pending_hits = 340, Reservation_fails = 190
L2_total_cache_accesses = 455539
L2_total_cache_misses = 133601
L2_total_cache_miss_rate = 0.2933
L2_total_cache_pending_hits = 3569
L2_total_cache_reservation_fails = 3060
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 149368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1002
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77952
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1247
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 168940
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2558
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 55644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1480
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.209
L2_cache_fill_port_util = 0.132

icnt_total_pkts_mem_to_simt=1369097
icnt_total_pkts_simt_to_mem=682985
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 65.5349
	minimum = 6
	maximum = 706
Network latency average = 37.5087
	minimum = 6
	maximum = 611
Slowest packet = 59590
Flit latency average = 28.3378
	minimum = 6
	maximum = 610
Slowest flit = 811334
Fragmentation average = 0.0871498
	minimum = 0
	maximum = 367
Injected packet rate average = 0.1079
	minimum = 0.0882898 (at node 1)
	maximum = 0.181197 (at node 23)
Accepted packet rate average = 0.1079
	minimum = 0.0882898 (at node 1)
	maximum = 0.181197 (at node 23)
Injected flit rate average = 0.243922
	minimum = 0.13214 (at node 1)
	maximum = 0.426173 (at node 23)
Accepted flit rate average= 0.243922
	minimum = 0.168213 (at node 19)
	maximum = 0.314428 (at node 8)
Injected packet length average = 2.26063
Accepted packet length average = 2.26063
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.8328 (5 samples)
	minimum = 6 (5 samples)
	maximum = 264.2 (5 samples)
Network latency average = 19.8045 (5 samples)
	minimum = 6 (5 samples)
	maximum = 211 (5 samples)
Flit latency average = 15.9245 (5 samples)
	minimum = 6 (5 samples)
	maximum = 208.2 (5 samples)
Fragmentation average = 0.0239874 (5 samples)
	minimum = 0 (5 samples)
	maximum = 112.6 (5 samples)
Injected packet rate average = 0.0441114 (5 samples)
	minimum = 0.0321064 (5 samples)
	maximum = 0.102488 (5 samples)
Accepted packet rate average = 0.0441114 (5 samples)
	minimum = 0.0321064 (5 samples)
	maximum = 0.102488 (5 samples)
Injected flit rate average = 0.0987964 (5 samples)
	minimum = 0.0480937 (5 samples)
	maximum = 0.20434 (5 samples)
Accepted flit rate average = 0.0987964 (5 samples)
	minimum = 0.0623966 (5 samples)
	maximum = 0.193463 (5 samples)
Injected packet size average = 2.2397 (5 samples)
Accepted packet size average = 2.2397 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 52 sec (172 sec)
gpgpu_simulation_rate = 46460 (inst/sec)
gpgpu_simulation_rate = 1958 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,336785)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,336785)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,336785)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,336785)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,336785)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,336785)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,336785)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,336785)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,336785)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,336785)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,336785)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,336785)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,336785)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,336785)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,336785)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,336785)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,336785)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,336785)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,336785)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,336785)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,336785)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,336785)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,336785)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,336785)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,336785)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,336785)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,336785)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,336785)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,336785)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,336785)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,336785)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,336785)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,336785)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,336785)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,336785)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,336785)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,336785)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,336785)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,336785)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,336785)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,336785)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,336785)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,336785)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,336785)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,336785)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,336785)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,336785)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,336785)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,336785)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,336785)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,336785)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,336785)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,336785)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,336785)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,336785)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,336785)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,336785)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,336785)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,336785)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,336785)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,336785)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,336785)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,336785)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,336785)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,336785)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,336785)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,336785)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,336785)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,336785)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,336785)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,336785)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,336785)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,336785)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,336785)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,336785)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,336785)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,336785)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,336785)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,336785)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,336785)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,336785)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,336785)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,336785)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,336785)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,336785)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,336785)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,336785)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,336785)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,336785)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,336785)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(51,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(17,0,0) tid=(179,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(64,0,0) tid=(147,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(0,0,0) tid=(245,0,0)
GPGPU-Sim uArch: cycles simulated: 337285  inst.: 8328194 (ipc=673.9) sim_rate=48139 (inst/sec) elapsed = 0:0:02:53 / Sun Feb 28 21:45:15 2016
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(11,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 337785  inst.: 8383653 (ipc=392.4) sim_rate=48181 (inst/sec) elapsed = 0:0:02:54 / Sun Feb 28 21:45:16 2016
GPGPU-Sim uArch: cycles simulated: 339285  inst.: 8439204 (ipc=179.2) sim_rate=48224 (inst/sec) elapsed = 0:0:02:55 / Sun Feb 28 21:45:17 2016
GPGPU-Sim uArch: cycles simulated: 341285  inst.: 8458556 (ipc=103.8) sim_rate=48059 (inst/sec) elapsed = 0:0:02:56 / Sun Feb 28 21:45:18 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(40,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 342785  inst.: 8482632 (ipc=81.9) sim_rate=47924 (inst/sec) elapsed = 0:0:02:57 / Sun Feb 28 21:45:19 2016
GPGPU-Sim uArch: cycles simulated: 344785  inst.: 8508606 (ipc=64.7) sim_rate=47801 (inst/sec) elapsed = 0:0:02:58 / Sun Feb 28 21:45:20 2016
GPGPU-Sim uArch: cycles simulated: 346785  inst.: 8532694 (ipc=54.1) sim_rate=47668 (inst/sec) elapsed = 0:0:02:59 / Sun Feb 28 21:45:21 2016
GPGPU-Sim uArch: cycles simulated: 348285  inst.: 8552371 (ipc=48.8) sim_rate=47513 (inst/sec) elapsed = 0:0:03:00 / Sun Feb 28 21:45:22 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(21,0,0) tid=(202,0,0)
GPGPU-Sim uArch: cycles simulated: 350285  inst.: 8579020 (ipc=43.5) sim_rate=47397 (inst/sec) elapsed = 0:0:03:01 / Sun Feb 28 21:45:23 2016
GPGPU-Sim uArch: cycles simulated: 351785  inst.: 8599134 (ipc=40.5) sim_rate=47247 (inst/sec) elapsed = 0:0:03:02 / Sun Feb 28 21:45:24 2016
GPGPU-Sim uArch: cycles simulated: 353785  inst.: 8625645 (ipc=37.3) sim_rate=47134 (inst/sec) elapsed = 0:0:03:03 / Sun Feb 28 21:45:25 2016
GPGPU-Sim uArch: cycles simulated: 355285  inst.: 8644736 (ipc=35.3) sim_rate=46982 (inst/sec) elapsed = 0:0:03:04 / Sun Feb 28 21:45:26 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(6,0,0) tid=(183,0,0)
GPGPU-Sim uArch: cycles simulated: 357285  inst.: 8670170 (ipc=33.1) sim_rate=46865 (inst/sec) elapsed = 0:0:03:05 / Sun Feb 28 21:45:27 2016
GPGPU-Sim uArch: cycles simulated: 359285  inst.: 8695191 (ipc=31.3) sim_rate=46748 (inst/sec) elapsed = 0:0:03:06 / Sun Feb 28 21:45:28 2016
GPGPU-Sim uArch: cycles simulated: 360785  inst.: 8714083 (ipc=30.1) sim_rate=46599 (inst/sec) elapsed = 0:0:03:07 / Sun Feb 28 21:45:29 2016
GPGPU-Sim uArch: cycles simulated: 362785  inst.: 8739455 (ipc=28.8) sim_rate=46486 (inst/sec) elapsed = 0:0:03:08 / Sun Feb 28 21:45:30 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(29,0,0) tid=(87,0,0)
GPGPU-Sim uArch: cycles simulated: 364285  inst.: 8757822 (ipc=27.9) sim_rate=46337 (inst/sec) elapsed = 0:0:03:09 / Sun Feb 28 21:45:31 2016
GPGPU-Sim uArch: cycles simulated: 366285  inst.: 8783441 (ipc=26.9) sim_rate=46228 (inst/sec) elapsed = 0:0:03:10 / Sun Feb 28 21:45:32 2016
GPGPU-Sim uArch: cycles simulated: 367785  inst.: 8801362 (ipc=26.1) sim_rate=46080 (inst/sec) elapsed = 0:0:03:11 / Sun Feb 28 21:45:33 2016
GPGPU-Sim uArch: cycles simulated: 369785  inst.: 8823599 (ipc=25.2) sim_rate=45956 (inst/sec) elapsed = 0:0:03:12 / Sun Feb 28 21:45:34 2016
GPGPU-Sim uArch: cycles simulated: 371285  inst.: 8841550 (ipc=24.6) sim_rate=45811 (inst/sec) elapsed = 0:0:03:13 / Sun Feb 28 21:45:35 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(4,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 373285  inst.: 8865971 (ipc=24.0) sim_rate=45700 (inst/sec) elapsed = 0:0:03:14 / Sun Feb 28 21:45:36 2016
GPGPU-Sim uArch: cycles simulated: 375285  inst.: 8888780 (ipc=23.3) sim_rate=45583 (inst/sec) elapsed = 0:0:03:15 / Sun Feb 28 21:45:37 2016
GPGPU-Sim uArch: cycles simulated: 376785  inst.: 8907548 (ipc=22.9) sim_rate=45446 (inst/sec) elapsed = 0:0:03:16 / Sun Feb 28 21:45:38 2016
GPGPU-Sim uArch: cycles simulated: 378785  inst.: 8929120 (ipc=22.3) sim_rate=45325 (inst/sec) elapsed = 0:0:03:17 / Sun Feb 28 21:45:39 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(5,0,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 380285  inst.: 8946966 (ipc=22.0) sim_rate=45186 (inst/sec) elapsed = 0:0:03:18 / Sun Feb 28 21:45:40 2016
GPGPU-Sim uArch: cycles simulated: 381785  inst.: 8965149 (ipc=21.6) sim_rate=45051 (inst/sec) elapsed = 0:0:03:19 / Sun Feb 28 21:45:41 2016
GPGPU-Sim uArch: cycles simulated: 383785  inst.: 8990621 (ipc=21.3) sim_rate=44953 (inst/sec) elapsed = 0:0:03:20 / Sun Feb 28 21:45:42 2016
GPGPU-Sim uArch: cycles simulated: 385285  inst.: 9007829 (ipc=21.0) sim_rate=44815 (inst/sec) elapsed = 0:0:03:21 / Sun Feb 28 21:45:43 2016
GPGPU-Sim uArch: cycles simulated: 387285  inst.: 9032003 (ipc=20.6) sim_rate=44712 (inst/sec) elapsed = 0:0:03:22 / Sun Feb 28 21:45:44 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(24,0,0) tid=(42,0,0)
GPGPU-Sim uArch: cycles simulated: 388785  inst.: 9049308 (ipc=20.3) sim_rate=44577 (inst/sec) elapsed = 0:0:03:23 / Sun Feb 28 21:45:45 2016
GPGPU-Sim uArch: cycles simulated: 390285  inst.: 9068463 (ipc=20.1) sim_rate=44453 (inst/sec) elapsed = 0:0:03:24 / Sun Feb 28 21:45:46 2016
GPGPU-Sim uArch: cycles simulated: 392285  inst.: 9090835 (ipc=19.8) sim_rate=44345 (inst/sec) elapsed = 0:0:03:25 / Sun Feb 28 21:45:47 2016
GPGPU-Sim uArch: cycles simulated: 393785  inst.: 9109320 (ipc=19.6) sim_rate=44220 (inst/sec) elapsed = 0:0:03:26 / Sun Feb 28 21:45:48 2016
GPGPU-Sim uArch: cycles simulated: 395785  inst.: 9135533 (ipc=19.4) sim_rate=44133 (inst/sec) elapsed = 0:0:03:27 / Sun Feb 28 21:45:49 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(43,0,0) tid=(206,0,0)
GPGPU-Sim uArch: cycles simulated: 397285  inst.: 9153042 (ipc=19.2) sim_rate=44005 (inst/sec) elapsed = 0:0:03:28 / Sun Feb 28 21:45:50 2016
GPGPU-Sim uArch: cycles simulated: 399285  inst.: 9180053 (ipc=19.0) sim_rate=43923 (inst/sec) elapsed = 0:0:03:29 / Sun Feb 28 21:45:51 2016
GPGPU-Sim uArch: cycles simulated: 400785  inst.: 9198383 (ipc=18.9) sim_rate=43801 (inst/sec) elapsed = 0:0:03:30 / Sun Feb 28 21:45:52 2016
GPGPU-Sim uArch: cycles simulated: 402785  inst.: 9228453 (ipc=18.7) sim_rate=43736 (inst/sec) elapsed = 0:0:03:31 / Sun Feb 28 21:45:53 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(63,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 404285  inst.: 9250519 (ipc=18.7) sim_rate=43634 (inst/sec) elapsed = 0:0:03:32 / Sun Feb 28 21:45:54 2016
GPGPU-Sim uArch: cycles simulated: 406285  inst.: 9275896 (ipc=18.5) sim_rate=43548 (inst/sec) elapsed = 0:0:03:33 / Sun Feb 28 21:45:55 2016
GPGPU-Sim uArch: cycles simulated: 407785  inst.: 9293847 (ipc=18.3) sim_rate=43429 (inst/sec) elapsed = 0:0:03:34 / Sun Feb 28 21:45:56 2016
GPGPU-Sim uArch: cycles simulated: 409785  inst.: 9320123 (ipc=18.2) sim_rate=43349 (inst/sec) elapsed = 0:0:03:35 / Sun Feb 28 21:45:57 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(57,0,0) tid=(201,0,0)
GPGPU-Sim uArch: cycles simulated: 411785  inst.: 9347325 (ipc=18.1) sim_rate=43274 (inst/sec) elapsed = 0:0:03:36 / Sun Feb 28 21:45:58 2016
GPGPU-Sim uArch: cycles simulated: 413285  inst.: 9364360 (ipc=17.9) sim_rate=43153 (inst/sec) elapsed = 0:0:03:37 / Sun Feb 28 21:45:59 2016
GPGPU-Sim uArch: cycles simulated: 415285  inst.: 9388681 (ipc=17.8) sim_rate=43067 (inst/sec) elapsed = 0:0:03:38 / Sun Feb 28 21:46:00 2016
GPGPU-Sim uArch: cycles simulated: 417285  inst.: 9416237 (ipc=17.7) sim_rate=42996 (inst/sec) elapsed = 0:0:03:39 / Sun Feb 28 21:46:01 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(61,0,0) tid=(154,0,0)
GPGPU-Sim uArch: cycles simulated: 418785  inst.: 9433516 (ipc=17.6) sim_rate=42879 (inst/sec) elapsed = 0:0:03:40 / Sun Feb 28 21:46:02 2016
GPGPU-Sim uArch: cycles simulated: 420785  inst.: 9458577 (ipc=17.5) sim_rate=42798 (inst/sec) elapsed = 0:0:03:41 / Sun Feb 28 21:46:03 2016
GPGPU-Sim uArch: cycles simulated: 422285  inst.: 9476350 (ipc=17.4) sim_rate=42686 (inst/sec) elapsed = 0:0:03:42 / Sun Feb 28 21:46:04 2016
GPGPU-Sim uArch: cycles simulated: 424285  inst.: 9497795 (ipc=17.2) sim_rate=42591 (inst/sec) elapsed = 0:0:03:43 / Sun Feb 28 21:46:05 2016
GPGPU-Sim uArch: cycles simulated: 425785  inst.: 9515734 (ipc=17.1) sim_rate=42480 (inst/sec) elapsed = 0:0:03:44 / Sun Feb 28 21:46:06 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(70,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 427785  inst.: 9540690 (ipc=17.0) sim_rate=42403 (inst/sec) elapsed = 0:0:03:45 / Sun Feb 28 21:46:07 2016
GPGPU-Sim uArch: cycles simulated: 429285  inst.: 9559297 (ipc=17.0) sim_rate=42297 (inst/sec) elapsed = 0:0:03:46 / Sun Feb 28 21:46:08 2016
GPGPU-Sim uArch: cycles simulated: 431285  inst.: 9581610 (ipc=16.8) sim_rate=42209 (inst/sec) elapsed = 0:0:03:47 / Sun Feb 28 21:46:09 2016
GPGPU-Sim uArch: cycles simulated: 433285  inst.: 9606185 (ipc=16.7) sim_rate=42132 (inst/sec) elapsed = 0:0:03:48 / Sun Feb 28 21:46:10 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(28,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 434785  inst.: 9625733 (ipc=16.7) sim_rate=42033 (inst/sec) elapsed = 0:0:03:49 / Sun Feb 28 21:46:11 2016
GPGPU-Sim uArch: cycles simulated: 436785  inst.: 9651809 (ipc=16.6) sim_rate=41964 (inst/sec) elapsed = 0:0:03:50 / Sun Feb 28 21:46:12 2016
GPGPU-Sim uArch: cycles simulated: 438785  inst.: 9676746 (ipc=16.5) sim_rate=41890 (inst/sec) elapsed = 0:0:03:51 / Sun Feb 28 21:46:13 2016
GPGPU-Sim uArch: cycles simulated: 440285  inst.: 9693866 (ipc=16.5) sim_rate=41783 (inst/sec) elapsed = 0:0:03:52 / Sun Feb 28 21:46:14 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(86,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 442285  inst.: 9723403 (ipc=16.4) sim_rate=41731 (inst/sec) elapsed = 0:0:03:53 / Sun Feb 28 21:46:15 2016
GPGPU-Sim uArch: cycles simulated: 444285  inst.: 9750158 (ipc=16.4) sim_rate=41667 (inst/sec) elapsed = 0:0:03:54 / Sun Feb 28 21:46:16 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (108262,336785), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(108263,336785)
GPGPU-Sim uArch: cycles simulated: 445785  inst.: 9770788 (ipc=16.3) sim_rate=41577 (inst/sec) elapsed = 0:0:03:55 / Sun Feb 28 21:46:17 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (110555,336785), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(110556,336785)
GPGPU-Sim uArch: cycles simulated: 447785  inst.: 9798761 (ipc=16.3) sim_rate=41520 (inst/sec) elapsed = 0:0:03:56 / Sun Feb 28 21:46:18 2016
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(77,0,0) tid=(86,0,0)
GPGPU-Sim uArch: cycles simulated: 449785  inst.: 9824541 (ipc=16.2) sim_rate=41453 (inst/sec) elapsed = 0:0:03:57 / Sun Feb 28 21:46:19 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (114756,336785), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(114757,336785)
GPGPU-Sim uArch: cycles simulated: 451785  inst.: 9853915 (ipc=16.2) sim_rate=41403 (inst/sec) elapsed = 0:0:03:58 / Sun Feb 28 21:46:20 2016
GPGPU-Sim uArch: cycles simulated: 453285  inst.: 9871133 (ipc=16.1) sim_rate=41301 (inst/sec) elapsed = 0:0:03:59 / Sun Feb 28 21:46:21 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (117573,336785), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(117574,336785)
GPGPU-Sim uArch: cycles simulated: 455285  inst.: 9904102 (ipc=16.1) sim_rate=41267 (inst/sec) elapsed = 0:0:04:00 / Sun Feb 28 21:46:22 2016
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(34,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (119599,336785), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(119600,336785)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (120124,336785), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(120125,336785)
GPGPU-Sim uArch: cycles simulated: 457285  inst.: 9934662 (ipc=16.1) sim_rate=41222 (inst/sec) elapsed = 0:0:04:01 / Sun Feb 28 21:46:23 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (120846,336785), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(120847,336785)
GPGPU-Sim uArch: cycles simulated: 458785  inst.: 9959053 (ipc=16.1) sim_rate=41153 (inst/sec) elapsed = 0:0:04:02 / Sun Feb 28 21:46:24 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (122515,336785), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(122516,336785)
GPGPU-Sim uArch: cycles simulated: 460785  inst.: 9987351 (ipc=16.1) sim_rate=41100 (inst/sec) elapsed = 0:0:04:03 / Sun Feb 28 21:46:25 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (124704,336785), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(124705,336785)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(5,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (125277,336785), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(125278,336785)
GPGPU-Sim uArch: cycles simulated: 462285  inst.: 10012317 (ipc=16.1) sim_rate=41034 (inst/sec) elapsed = 0:0:04:04 / Sun Feb 28 21:46:26 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (126001,336785), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(126002,336785)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (126022,336785), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(126023,336785)
GPGPU-Sim uArch: cycles simulated: 464285  inst.: 10047986 (ipc=16.1) sim_rate=41012 (inst/sec) elapsed = 0:0:04:05 / Sun Feb 28 21:46:27 2016
GPGPU-Sim uArch: cycles simulated: 465785  inst.: 10069101 (ipc=16.1) sim_rate=40931 (inst/sec) elapsed = 0:0:04:06 / Sun Feb 28 21:46:28 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (130575,336785), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(130576,336785)
GPGPU-Sim uArch: cycles simulated: 467785  inst.: 10097593 (ipc=16.1) sim_rate=40880 (inst/sec) elapsed = 0:0:04:07 / Sun Feb 28 21:46:29 2016
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(92,0,0) tid=(216,0,0)
GPGPU-Sim uArch: cycles simulated: 469785  inst.: 10123969 (ipc=16.0) sim_rate=40822 (inst/sec) elapsed = 0:0:04:08 / Sun Feb 28 21:46:30 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (134523,336785), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(134524,336785)
GPGPU-Sim uArch: cycles simulated: 471785  inst.: 10152556 (ipc=16.0) sim_rate=40773 (inst/sec) elapsed = 0:0:04:09 / Sun Feb 28 21:46:31 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (136455,336785), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(136456,336785)
GPGPU-Sim uArch: cycles simulated: 473285  inst.: 10169824 (ipc=16.0) sim_rate=40679 (inst/sec) elapsed = 0:0:04:10 / Sun Feb 28 21:46:32 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(99,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 475285  inst.: 10199094 (ipc=15.9) sim_rate=40633 (inst/sec) elapsed = 0:0:04:11 / Sun Feb 28 21:46:33 2016
GPGPU-Sim uArch: cycles simulated: 477285  inst.: 10223996 (ipc=15.9) sim_rate=40571 (inst/sec) elapsed = 0:0:04:12 / Sun Feb 28 21:46:34 2016
GPGPU-Sim uArch: cycles simulated: 479285  inst.: 10249927 (ipc=15.9) sim_rate=40513 (inst/sec) elapsed = 0:0:04:13 / Sun Feb 28 21:46:35 2016
GPGPU-Sim uArch: cycles simulated: 480785  inst.: 10270222 (ipc=15.8) sim_rate=40433 (inst/sec) elapsed = 0:0:04:14 / Sun Feb 28 21:46:36 2016
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(43,0,0) tid=(170,0,0)
GPGPU-Sim uArch: cycles simulated: 483285  inst.: 10296078 (ipc=15.7) sim_rate=40376 (inst/sec) elapsed = 0:0:04:15 / Sun Feb 28 21:46:37 2016
GPGPU-Sim uArch: cycles simulated: 484785  inst.: 10316613 (ipc=15.7) sim_rate=40299 (inst/sec) elapsed = 0:0:04:16 / Sun Feb 28 21:46:38 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (149714,336785), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(149715,336785)
GPGPU-Sim uArch: cycles simulated: 486785  inst.: 10340981 (ipc=15.7) sim_rate=40237 (inst/sec) elapsed = 0:0:04:17 / Sun Feb 28 21:46:39 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (150993,336785), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(150994,336785)
GPGPU-Sim uArch: cycles simulated: 488785  inst.: 10367031 (ipc=15.6) sim_rate=40182 (inst/sec) elapsed = 0:0:04:18 / Sun Feb 28 21:46:40 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (152617,336785), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(152618,336785)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (152660,336785), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(152661,336785)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(67,0,0) tid=(189,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (153504,336785), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(153505,336785)
GPGPU-Sim uArch: cycles simulated: 490785  inst.: 10402905 (ipc=15.7) sim_rate=40165 (inst/sec) elapsed = 0:0:04:19 / Sun Feb 28 21:46:41 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (154155,336785), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(154156,336785)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (155234,336785), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(155235,336785)
GPGPU-Sim uArch: cycles simulated: 492285  inst.: 10424553 (ipc=15.6) sim_rate=40094 (inst/sec) elapsed = 0:0:04:20 / Sun Feb 28 21:46:42 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (155822,336785), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(155823,336785)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (157485,336785), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(157486,336785)
GPGPU-Sim uArch: cycles simulated: 494285  inst.: 10459992 (ipc=15.7) sim_rate=40076 (inst/sec) elapsed = 0:0:04:21 / Sun Feb 28 21:46:43 2016
GPGPU-Sim uArch: cycles simulated: 495785  inst.: 10479963 (ipc=15.7) sim_rate=39999 (inst/sec) elapsed = 0:0:04:22 / Sun Feb 28 21:46:44 2016
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(58,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (160906,336785), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(160907,336785)
GPGPU-Sim uArch: cycles simulated: 497785  inst.: 10507675 (ipc=15.6) sim_rate=39953 (inst/sec) elapsed = 0:0:04:23 / Sun Feb 28 21:46:45 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (162995,336785), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(162996,336785)
GPGPU-Sim uArch: cycles simulated: 499785  inst.: 10533557 (ipc=15.6) sim_rate=39899 (inst/sec) elapsed = 0:0:04:24 / Sun Feb 28 21:46:46 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (163815,336785), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(163816,336785)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (163845,336785), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(163846,336785)
GPGPU-Sim uArch: cycles simulated: 501285  inst.: 10558811 (ipc=15.6) sim_rate=39844 (inst/sec) elapsed = 0:0:04:25 / Sun Feb 28 21:46:47 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (165441,336785), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(165442,336785)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(118,0,0) tid=(195,0,0)
GPGPU-Sim uArch: cycles simulated: 503285  inst.: 10594746 (ipc=15.6) sim_rate=39829 (inst/sec) elapsed = 0:0:04:26 / Sun Feb 28 21:46:48 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (166803,336785), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(166804,336785)
GPGPU-Sim uArch: cycles simulated: 505285  inst.: 10626027 (ipc=15.6) sim_rate=39797 (inst/sec) elapsed = 0:0:04:27 / Sun Feb 28 21:46:49 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (170271,336785), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(170272,336785)
GPGPU-Sim uArch: cycles simulated: 507285  inst.: 10655308 (ipc=15.6) sim_rate=39758 (inst/sec) elapsed = 0:0:04:28 / Sun Feb 28 21:46:50 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (171565,336785), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(171566,336785)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(31,0,0) tid=(242,0,0)
GPGPU-Sim uArch: cycles simulated: 508785  inst.: 10674479 (ipc=15.6) sim_rate=39682 (inst/sec) elapsed = 0:0:04:29 / Sun Feb 28 21:46:51 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (173977,336785), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(173978,336785)
GPGPU-Sim uArch: cycles simulated: 510785  inst.: 10699869 (ipc=15.6) sim_rate=39629 (inst/sec) elapsed = 0:0:04:30 / Sun Feb 28 21:46:52 2016
GPGPU-Sim uArch: cycles simulated: 512785  inst.: 10733750 (ipc=15.6) sim_rate=39607 (inst/sec) elapsed = 0:0:04:31 / Sun Feb 28 21:46:53 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (176579,336785), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(176580,336785)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (177100,336785), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(177101,336785)
GPGPU-Sim uArch: cycles simulated: 514285  inst.: 10755340 (ipc=15.6) sim_rate=39541 (inst/sec) elapsed = 0:0:04:32 / Sun Feb 28 21:46:54 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (177610,336785), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(177611,336785)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(78,0,0) tid=(186,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (178821,336785), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(178822,336785)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (179376,336785), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(179377,336785)
GPGPU-Sim uArch: cycles simulated: 516285  inst.: 10788397 (ipc=15.6) sim_rate=39517 (inst/sec) elapsed = 0:0:04:33 / Sun Feb 28 21:46:55 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (179957,336785), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(179958,336785)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (180499,336785), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(180500,336785)
GPGPU-Sim uArch: cycles simulated: 517785  inst.: 10815751 (ipc=15.6) sim_rate=39473 (inst/sec) elapsed = 0:0:04:34 / Sun Feb 28 21:46:56 2016
GPGPU-Sim uArch: cycles simulated: 519785  inst.: 10845058 (ipc=15.6) sim_rate=39436 (inst/sec) elapsed = 0:0:04:35 / Sun Feb 28 21:46:57 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (184052,336785), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(184053,336785)
GPGPU-Sim uArch: cycles simulated: 521285  inst.: 10862562 (ipc=15.6) sim_rate=39357 (inst/sec) elapsed = 0:0:04:36 / Sun Feb 28 21:46:58 2016
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(70,0,0) tid=(57,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (185863,336785), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(185864,336785)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (186229,336785), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(186230,336785)
GPGPU-Sim uArch: cycles simulated: 523285  inst.: 10894592 (ipc=15.6) sim_rate=39330 (inst/sec) elapsed = 0:0:04:37 / Sun Feb 28 21:46:59 2016
GPGPU-Sim uArch: cycles simulated: 524785  inst.: 10914050 (ipc=15.5) sim_rate=39259 (inst/sec) elapsed = 0:0:04:38 / Sun Feb 28 21:47:00 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (189222,336785), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(189223,336785)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (189526,336785), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(189527,336785)
GPGPU-Sim uArch: cycles simulated: 526785  inst.: 10944330 (ipc=15.5) sim_rate=39226 (inst/sec) elapsed = 0:0:04:39 / Sun Feb 28 21:47:01 2016
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(134,0,0) tid=(149,0,0)
GPGPU-Sim uArch: cycles simulated: 528285  inst.: 10965083 (ipc=15.5) sim_rate=39161 (inst/sec) elapsed = 0:0:04:40 / Sun Feb 28 21:47:02 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (192841,336785), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(192842,336785)
GPGPU-Sim uArch: cycles simulated: 530285  inst.: 10991168 (ipc=15.5) sim_rate=39114 (inst/sec) elapsed = 0:0:04:41 / Sun Feb 28 21:47:03 2016
GPGPU-Sim uArch: cycles simulated: 532285  inst.: 11017519 (ipc=15.5) sim_rate=39069 (inst/sec) elapsed = 0:0:04:42 / Sun Feb 28 21:47:04 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (195940,336785), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(195941,336785)
GPGPU-Sim uArch: cycles simulated: 533785  inst.: 11040136 (ipc=15.5) sim_rate=39011 (inst/sec) elapsed = 0:0:04:43 / Sun Feb 28 21:47:05 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (197126,336785), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(197127,336785)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(124,0,0) tid=(144,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (198216,336785), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(198217,336785)
GPGPU-Sim uArch: cycles simulated: 535785  inst.: 11076655 (ipc=15.5) sim_rate=39002 (inst/sec) elapsed = 0:0:04:44 / Sun Feb 28 21:47:06 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (200032,336785), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(200033,336785)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (200160,336785), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(200161,336785)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (200326,336785), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(200327,336785)
GPGPU-Sim uArch: cycles simulated: 537285  inst.: 11104196 (ipc=15.5) sim_rate=38962 (inst/sec) elapsed = 0:0:04:45 / Sun Feb 28 21:47:07 2016
GPGPU-Sim uArch: cycles simulated: 538785  inst.: 11128500 (ipc=15.5) sim_rate=38910 (inst/sec) elapsed = 0:0:04:46 / Sun Feb 28 21:47:08 2016
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(131,0,0) tid=(205,0,0)
GPGPU-Sim uArch: cycles simulated: 540785  inst.: 11155883 (ipc=15.5) sim_rate=38870 (inst/sec) elapsed = 0:0:04:47 / Sun Feb 28 21:47:09 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (204239,336785), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(204240,336785)
GPGPU-Sim uArch: cycles simulated: 542785  inst.: 11182216 (ipc=15.5) sim_rate=38827 (inst/sec) elapsed = 0:0:04:48 / Sun Feb 28 21:47:10 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (206216,336785), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(206217,336785)
GPGPU-Sim uArch: cycles simulated: 544285  inst.: 11205917 (ipc=15.5) sim_rate=38774 (inst/sec) elapsed = 0:0:04:49 / Sun Feb 28 21:47:11 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (208216,336785), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(208217,336785)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (209247,336785), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(209248,336785)
GPGPU-Sim uArch: cycles simulated: 546285  inst.: 11238623 (ipc=15.5) sim_rate=38753 (inst/sec) elapsed = 0:0:04:50 / Sun Feb 28 21:47:12 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (209603,336785), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(209604,336785)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(145,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (210456,336785), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(210457,336785)
GPGPU-Sim uArch: cycles simulated: 547785  inst.: 11269020 (ipc=15.5) sim_rate=38725 (inst/sec) elapsed = 0:0:04:51 / Sun Feb 28 21:47:13 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (211984,336785), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(211985,336785)
GPGPU-Sim uArch: cycles simulated: 549285  inst.: 11295223 (ipc=15.5) sim_rate=38682 (inst/sec) elapsed = 0:0:04:52 / Sun Feb 28 21:47:14 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (212587,336785), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(212588,336785)
GPGPU-Sim uArch: cycles simulated: 551285  inst.: 11324086 (ipc=15.5) sim_rate=38648 (inst/sec) elapsed = 0:0:04:53 / Sun Feb 28 21:47:15 2016
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(131,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 552785  inst.: 11344649 (ipc=15.5) sim_rate=38587 (inst/sec) elapsed = 0:0:04:54 / Sun Feb 28 21:47:16 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (216635,336785), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(216636,336785)
GPGPU-Sim uArch: cycles simulated: 554785  inst.: 11376457 (ipc=15.5) sim_rate=38564 (inst/sec) elapsed = 0:0:04:55 / Sun Feb 28 21:47:17 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (219846,336785), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(219847,336785)
GPGPU-Sim uArch: cycles simulated: 556785  inst.: 11401653 (ipc=15.5) sim_rate=38519 (inst/sec) elapsed = 0:0:04:56 / Sun Feb 28 21:47:18 2016
GPGPU-Sim uArch: cycles simulated: 558285  inst.: 11423555 (ipc=15.5) sim_rate=38463 (inst/sec) elapsed = 0:0:04:57 / Sun Feb 28 21:47:19 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(91,0,0) tid=(50,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (222980,336785), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(222981,336785)
GPGPU-Sim uArch: cycles simulated: 560285  inst.: 11453142 (ipc=15.5) sim_rate=38433 (inst/sec) elapsed = 0:0:04:58 / Sun Feb 28 21:47:20 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (223927,336785), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(223928,336785)
GPGPU-Sim uArch: cycles simulated: 561785  inst.: 11476108 (ipc=15.5) sim_rate=38381 (inst/sec) elapsed = 0:0:04:59 / Sun Feb 28 21:47:21 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (226651,336785), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(226652,336785)
GPGPU-Sim uArch: cycles simulated: 563785  inst.: 11502537 (ipc=15.5) sim_rate=38341 (inst/sec) elapsed = 0:0:05:00 / Sun Feb 28 21:47:22 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (227308,336785), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(227309,336785)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(143,0,0) tid=(200,0,0)
GPGPU-Sim uArch: cycles simulated: 565785  inst.: 11533938 (ipc=15.5) sim_rate=38318 (inst/sec) elapsed = 0:0:05:01 / Sun Feb 28 21:47:23 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (229154,336785), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(229155,336785)
GPGPU-Sim uArch: cycles simulated: 567285  inst.: 11555463 (ipc=15.5) sim_rate=38263 (inst/sec) elapsed = 0:0:05:02 / Sun Feb 28 21:47:24 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (231821,336785), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(231822,336785)
GPGPU-Sim uArch: cycles simulated: 569285  inst.: 11583452 (ipc=15.5) sim_rate=38229 (inst/sec) elapsed = 0:0:05:03 / Sun Feb 28 21:47:25 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (233631,336785), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(233632,336785)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (233729,336785), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(233730,336785)
GPGPU-Sim uArch: cycles simulated: 570785  inst.: 11609497 (ipc=15.5) sim_rate=38189 (inst/sec) elapsed = 0:0:05:04 / Sun Feb 28 21:47:26 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (234608,336785), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(234609,336785)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(150,0,0) tid=(244,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (235070,336785), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(235071,336785)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (235603,336785), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(235604,336785)
GPGPU-Sim uArch: cycles simulated: 572785  inst.: 11648455 (ipc=15.5) sim_rate=38191 (inst/sec) elapsed = 0:0:05:05 / Sun Feb 28 21:47:27 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (236911,336785), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(236912,336785)
GPGPU-Sim uArch: cycles simulated: 574285  inst.: 11677448 (ipc=15.5) sim_rate=38161 (inst/sec) elapsed = 0:0:05:06 / Sun Feb 28 21:47:28 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (238982,336785), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(238983,336785)
GPGPU-Sim uArch: cycles simulated: 576285  inst.: 11704870 (ipc=15.5) sim_rate=38126 (inst/sec) elapsed = 0:0:05:07 / Sun Feb 28 21:47:29 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (240747,336785), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(240748,336785)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(163,0,0) tid=(86,0,0)
GPGPU-Sim uArch: cycles simulated: 577785  inst.: 11724896 (ipc=15.5) sim_rate=38067 (inst/sec) elapsed = 0:0:05:08 / Sun Feb 28 21:47:30 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (241817,336785), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(241818,336785)
GPGPU-Sim uArch: cycles simulated: 579785  inst.: 11755597 (ipc=15.5) sim_rate=38044 (inst/sec) elapsed = 0:0:05:09 / Sun Feb 28 21:47:31 2016
GPGPU-Sim uArch: cycles simulated: 581785  inst.: 11780549 (ipc=15.5) sim_rate=38001 (inst/sec) elapsed = 0:0:05:10 / Sun Feb 28 21:47:32 2016
GPGPU-Sim uArch: cycles simulated: 583285  inst.: 11802856 (ipc=15.5) sim_rate=37951 (inst/sec) elapsed = 0:0:05:11 / Sun Feb 28 21:47:33 2016
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(92,0,0) tid=(118,0,0)
GPGPU-Sim uArch: cycles simulated: 585285  inst.: 11827356 (ipc=15.4) sim_rate=37908 (inst/sec) elapsed = 0:0:05:12 / Sun Feb 28 21:47:34 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (249133,336785), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(249134,336785)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (249508,336785), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(249509,336785)
GPGPU-Sim uArch: cycles simulated: 587285  inst.: 11858464 (ipc=15.4) sim_rate=37886 (inst/sec) elapsed = 0:0:05:13 / Sun Feb 28 21:47:35 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (250548,336785), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(250549,336785)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (250739,336785), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(250740,336785)
GPGPU-Sim uArch: cycles simulated: 588785  inst.: 11881489 (ipc=15.4) sim_rate=37839 (inst/sec) elapsed = 0:0:05:14 / Sun Feb 28 21:47:36 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (252098,336785), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(252099,336785)
GPGPU-Sim uArch: cycles simulated: 590785  inst.: 11913665 (ipc=15.4) sim_rate=37821 (inst/sec) elapsed = 0:0:05:15 / Sun Feb 28 21:47:37 2016
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(77,0,0) tid=(182,0,0)
GPGPU-Sim uArch: cycles simulated: 592285  inst.: 11932941 (ipc=15.4) sim_rate=37762 (inst/sec) elapsed = 0:0:05:16 / Sun Feb 28 21:47:38 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (256889,336785), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(256890,336785)
GPGPU-Sim uArch: cycles simulated: 594285  inst.: 11958061 (ipc=15.4) sim_rate=37722 (inst/sec) elapsed = 0:0:05:17 / Sun Feb 28 21:47:39 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (258540,336785), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(258541,336785)
GPGPU-Sim uArch: cycles simulated: 596285  inst.: 11987084 (ipc=15.4) sim_rate=37695 (inst/sec) elapsed = 0:0:05:18 / Sun Feb 28 21:47:40 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (259557,336785), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(259558,336785)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (259684,336785), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(259685,336785)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (259686,336785), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(259687,336785)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (260184,336785), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(260185,336785)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(104,0,0) tid=(58,0,0)
GPGPU-Sim uArch: cycles simulated: 597785  inst.: 12020227 (ipc=15.4) sim_rate=37680 (inst/sec) elapsed = 0:0:05:19 / Sun Feb 28 21:47:41 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (262289,336785), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(262290,336785)
GPGPU-Sim uArch: cycles simulated: 599285  inst.: 12043199 (ipc=15.4) sim_rate=37634 (inst/sec) elapsed = 0:0:05:20 / Sun Feb 28 21:47:42 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (263309,336785), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(263310,336785)
GPGPU-Sim uArch: cycles simulated: 601285  inst.: 12070459 (ipc=15.4) sim_rate=37602 (inst/sec) elapsed = 0:0:05:21 / Sun Feb 28 21:47:43 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (265306,336785), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(265307,336785)
GPGPU-Sim uArch: cycles simulated: 603285  inst.: 12095375 (ipc=15.4) sim_rate=37563 (inst/sec) elapsed = 0:0:05:22 / Sun Feb 28 21:47:44 2016
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(170,0,0) tid=(214,0,0)
GPGPU-Sim uArch: cycles simulated: 604785  inst.: 12113823 (ipc=15.4) sim_rate=37504 (inst/sec) elapsed = 0:0:05:23 / Sun Feb 28 21:47:45 2016
GPGPU-Sim uArch: cycles simulated: 606785  inst.: 12144706 (ipc=15.4) sim_rate=37483 (inst/sec) elapsed = 0:0:05:24 / Sun Feb 28 21:47:46 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (271341,336785), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(271342,336785)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (271455,336785), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(271456,336785)
GPGPU-Sim uArch: cycles simulated: 608785  inst.: 12174979 (ipc=15.4) sim_rate=37461 (inst/sec) elapsed = 0:0:05:25 / Sun Feb 28 21:47:47 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (273289,336785), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(273290,336785)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (273457,336785), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(273458,336785)
GPGPU-Sim uArch: cycles simulated: 610285  inst.: 12196708 (ipc=15.4) sim_rate=37413 (inst/sec) elapsed = 0:0:05:26 / Sun Feb 28 21:47:48 2016
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(151,0,0) tid=(57,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (274171,336785), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(274172,336785)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (275209,336785), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(275210,336785)
GPGPU-Sim uArch: cycles simulated: 612285  inst.: 12231183 (ipc=15.4) sim_rate=37404 (inst/sec) elapsed = 0:0:05:27 / Sun Feb 28 21:47:49 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (275630,336785), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(275631,336785)
GPGPU-Sim uArch: cycles simulated: 613785  inst.: 12258362 (ipc=15.4) sim_rate=37373 (inst/sec) elapsed = 0:0:05:28 / Sun Feb 28 21:47:50 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (277225,336785), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(277226,336785)
GPGPU-Sim uArch: cycles simulated: 615785  inst.: 12285018 (ipc=15.4) sim_rate=37340 (inst/sec) elapsed = 0:0:05:29 / Sun Feb 28 21:47:51 2016
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(145,0,0) tid=(106,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (280135,336785), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(280136,336785)
GPGPU-Sim uArch: cycles simulated: 617285  inst.: 12302762 (ipc=15.4) sim_rate=37281 (inst/sec) elapsed = 0:0:05:30 / Sun Feb 28 21:47:52 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (281057,336785), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(281058,336785)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (281982,336785), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(281983,336785)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (282168,336785), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(282169,336785)
GPGPU-Sim uArch: cycles simulated: 619285  inst.: 12329848 (ipc=15.4) sim_rate=37250 (inst/sec) elapsed = 0:0:05:31 / Sun Feb 28 21:47:53 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (282872,336785), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(282873,336785)
GPGPU-Sim uArch: cycles simulated: 620785  inst.: 12348212 (ipc=15.3) sim_rate=37193 (inst/sec) elapsed = 0:0:05:32 / Sun Feb 28 21:47:54 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (285780,336785), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(285781,336785)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (285800,336785), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(285801,336785)
GPGPU-Sim uArch: cycles simulated: 622785  inst.: 12375493 (ipc=15.3) sim_rate=37163 (inst/sec) elapsed = 0:0:05:33 / Sun Feb 28 21:47:55 2016
GPGPU-Sim uArch: cycles simulated: 624285  inst.: 12393205 (ipc=15.3) sim_rate=37105 (inst/sec) elapsed = 0:0:05:34 / Sun Feb 28 21:47:56 2016
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(175,0,0) tid=(140,0,0)
GPGPU-Sim uArch: cycles simulated: 625785  inst.: 12408716 (ipc=15.3) sim_rate=37040 (inst/sec) elapsed = 0:0:05:35 / Sun Feb 28 21:47:57 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (290249,336785), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(290250,336785)
GPGPU-Sim uArch: cycles simulated: 627785  inst.: 12436140 (ipc=15.3) sim_rate=37012 (inst/sec) elapsed = 0:0:05:36 / Sun Feb 28 21:47:58 2016
GPGPU-Sim uArch: cycles simulated: 629785  inst.: 12460220 (ipc=15.3) sim_rate=36973 (inst/sec) elapsed = 0:0:05:37 / Sun Feb 28 21:47:59 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (294479,336785), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(294480,336785)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (294673,336785), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(294674,336785)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (294898,336785), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(294899,336785)
GPGPU-Sim uArch: cycles simulated: 631785  inst.: 12487759 (ipc=15.2) sim_rate=36946 (inst/sec) elapsed = 0:0:05:38 / Sun Feb 28 21:48:00 2016
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(199,0,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (295096,336785), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(295097,336785)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (295102,336785), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(295103,336785)
GPGPU-Sim uArch: cycles simulated: 633285  inst.: 12510710 (ipc=15.2) sim_rate=36904 (inst/sec) elapsed = 0:0:05:39 / Sun Feb 28 21:48:01 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (297608,336785), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(297609,336785)
GPGPU-Sim uArch: cycles simulated: 635285  inst.: 12538034 (ipc=15.2) sim_rate=36876 (inst/sec) elapsed = 0:0:05:40 / Sun Feb 28 21:48:02 2016
GPGPU-Sim uArch: cycles simulated: 636785  inst.: 12554360 (ipc=15.2) sim_rate=36816 (inst/sec) elapsed = 0:0:05:41 / Sun Feb 28 21:48:03 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (300738,336785), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(300739,336785)
GPGPU-Sim uArch: cycles simulated: 638285  inst.: 12572461 (ipc=15.2) sim_rate=36761 (inst/sec) elapsed = 0:0:05:42 / Sun Feb 28 21:48:04 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (301669,336785), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(301670,336785)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (302140,336785), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(302141,336785)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(128,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 640285  inst.: 12596653 (ipc=15.2) sim_rate=36724 (inst/sec) elapsed = 0:0:05:43 / Sun Feb 28 21:48:05 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (304262,336785), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(304263,336785)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (304473,336785), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(304474,336785)
GPGPU-Sim uArch: cycles simulated: 642285  inst.: 12624912 (ipc=15.2) sim_rate=36700 (inst/sec) elapsed = 0:0:05:44 / Sun Feb 28 21:48:06 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (306008,336785), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(306009,336785)
GPGPU-Sim uArch: cycles simulated: 643785  inst.: 12647251 (ipc=15.2) sim_rate=36658 (inst/sec) elapsed = 0:0:05:45 / Sun Feb 28 21:48:07 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (307236,336785), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(307237,336785)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (308389,336785), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(308390,336785)
GPGPU-Sim uArch: cycles simulated: 645285  inst.: 12666588 (ipc=15.2) sim_rate=36608 (inst/sec) elapsed = 0:0:05:46 / Sun Feb 28 21:48:08 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (308868,336785), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(308869,336785)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (309034,336785), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(309035,336785)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(151,0,0) tid=(169,0,0)
GPGPU-Sim uArch: cycles simulated: 647285  inst.: 12694688 (ipc=15.1) sim_rate=36584 (inst/sec) elapsed = 0:0:05:47 / Sun Feb 28 21:48:09 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (311660,336785), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(311661,336785)
GPGPU-Sim uArch: cycles simulated: 648785  inst.: 12713460 (ipc=15.1) sim_rate=36532 (inst/sec) elapsed = 0:0:05:48 / Sun Feb 28 21:48:10 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (313451,336785), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(313452,336785)
GPGPU-Sim uArch: cycles simulated: 650785  inst.: 12738692 (ipc=15.1) sim_rate=36500 (inst/sec) elapsed = 0:0:05:49 / Sun Feb 28 21:48:11 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (314396,336785), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(314397,336785)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (314790,336785), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(314791,336785)
GPGPU-Sim uArch: cycles simulated: 652285  inst.: 12763397 (ipc=15.1) sim_rate=36466 (inst/sec) elapsed = 0:0:05:50 / Sun Feb 28 21:48:12 2016
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(159,0,0) tid=(38,0,0)
GPGPU-Sim uArch: cycles simulated: 653785  inst.: 12780636 (ipc=15.1) sim_rate=36412 (inst/sec) elapsed = 0:0:05:51 / Sun Feb 28 21:48:13 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (317220,336785), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(317221,336785)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (317464,336785), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(317465,336785)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (317927,336785), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(317928,336785)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (318040,336785), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(318041,336785)
GPGPU-Sim uArch: cycles simulated: 655785  inst.: 12813893 (ipc=15.1) sim_rate=36403 (inst/sec) elapsed = 0:0:05:52 / Sun Feb 28 21:48:14 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (319647,336785), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(319648,336785)
GPGPU-Sim uArch: cycles simulated: 657285  inst.: 12835214 (ipc=15.1) sim_rate=36360 (inst/sec) elapsed = 0:0:05:53 / Sun Feb 28 21:48:15 2016
GPGPU-Sim uArch: cycles simulated: 658785  inst.: 12850432 (ipc=15.1) sim_rate=36300 (inst/sec) elapsed = 0:0:05:54 / Sun Feb 28 21:48:16 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (322269,336785), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(322270,336785)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(156,0,0) tid=(110,0,0)
GPGPU-Sim uArch: cycles simulated: 660785  inst.: 12873991 (ipc=15.1) sim_rate=36264 (inst/sec) elapsed = 0:0:05:55 / Sun Feb 28 21:48:17 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (324691,336785), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(324692,336785)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (325171,336785), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(325172,336785)
GPGPU-Sim uArch: cycles simulated: 662285  inst.: 12897259 (ipc=15.1) sim_rate=36228 (inst/sec) elapsed = 0:0:05:56 / Sun Feb 28 21:48:18 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (326860,336785), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(326861,336785)
GPGPU-Sim uArch: cycles simulated: 663785  inst.: 12918768 (ipc=15.1) sim_rate=36187 (inst/sec) elapsed = 0:0:05:57 / Sun Feb 28 21:48:19 2016
GPGPU-Sim uArch: cycles simulated: 665785  inst.: 12944261 (ipc=15.1) sim_rate=36157 (inst/sec) elapsed = 0:0:05:58 / Sun Feb 28 21:48:20 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (329944,336785), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(329945,336785)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (330584,336785), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(330585,336785)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(163,0,0) tid=(166,0,0)
GPGPU-Sim uArch: cycles simulated: 667785  inst.: 12969469 (ipc=15.0) sim_rate=36126 (inst/sec) elapsed = 0:0:05:59 / Sun Feb 28 21:48:21 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (331052,336785), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(331053,336785)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (331827,336785), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(331828,336785)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (332292,336785), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(332293,336785)
GPGPU-Sim uArch: cycles simulated: 669285  inst.: 12994104 (ipc=15.0) sim_rate=36094 (inst/sec) elapsed = 0:0:06:00 / Sun Feb 28 21:48:22 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (332560,336785), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(332561,336785)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (333503,336785), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(333504,336785)
GPGPU-Sim uArch: cycles simulated: 670785  inst.: 13020223 (ipc=15.1) sim_rate=36067 (inst/sec) elapsed = 0:0:06:01 / Sun Feb 28 21:48:23 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (335218,336785), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(335219,336785)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (335905,336785), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(335906,336785)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (335999,336785), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(336000,336785)
GPGPU-Sim uArch: cycles simulated: 672785  inst.: 13049031 (ipc=15.1) sim_rate=36047 (inst/sec) elapsed = 0:0:06:02 / Sun Feb 28 21:48:24 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (336027,336785), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(336028,336785)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (336382,336785), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(336383,336785)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(235,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 674285  inst.: 13076959 (ipc=15.1) sim_rate=36024 (inst/sec) elapsed = 0:0:06:03 / Sun Feb 28 21:48:25 2016
GPGPU-Sim uArch: cycles simulated: 675785  inst.: 13095291 (ipc=15.1) sim_rate=35976 (inst/sec) elapsed = 0:0:06:04 / Sun Feb 28 21:48:26 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (339132,336785), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(339133,336785)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (339988,336785), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(339989,336785)
GPGPU-Sim uArch: cycles simulated: 677285  inst.: 13117547 (ipc=15.1) sim_rate=35938 (inst/sec) elapsed = 0:0:06:05 / Sun Feb 28 21:48:27 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (341921,336785), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(341922,336785)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (342161,336785), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(342162,336785)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (342401,336785), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(342402,336785)
GPGPU-Sim uArch: cycles simulated: 679285  inst.: 13146150 (ipc=15.1) sim_rate=35918 (inst/sec) elapsed = 0:0:06:06 / Sun Feb 28 21:48:28 2016
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(242,0,0) tid=(146,0,0)
GPGPU-Sim uArch: cycles simulated: 680785  inst.: 13169992 (ipc=15.1) sim_rate=35885 (inst/sec) elapsed = 0:0:06:07 / Sun Feb 28 21:48:29 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (344488,336785), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(344489,336785)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (344976,336785), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(344977,336785)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (345487,336785), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(345488,336785)
GPGPU-Sim uArch: cycles simulated: 682285  inst.: 13197686 (ipc=15.1) sim_rate=35863 (inst/sec) elapsed = 0:0:06:08 / Sun Feb 28 21:48:30 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (345875,336785), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(345876,336785)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (346327,336785), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(346328,336785)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (346645,336785), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(346646,336785)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (346694,336785), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(346695,336785)
GPGPU-Sim uArch: cycles simulated: 684285  inst.: 13236712 (ipc=15.1) sim_rate=35871 (inst/sec) elapsed = 0:0:06:09 / Sun Feb 28 21:48:31 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (347908,336785), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(347909,336785)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (348187,336785), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(348188,336785)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(251,0,0) tid=(217,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (348333,336785), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(348334,336785)
GPGPU-Sim uArch: cycles simulated: 685785  inst.: 13261988 (ipc=15.1) sim_rate=35843 (inst/sec) elapsed = 0:0:06:10 / Sun Feb 28 21:48:32 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (349757,336785), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(349758,336785)
GPGPU-Sim uArch: cycles simulated: 687785  inst.: 13290845 (ipc=15.1) sim_rate=35824 (inst/sec) elapsed = 0:0:06:11 / Sun Feb 28 21:48:33 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (351743,336785), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(351744,336785)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (351967,336785), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(351968,336785)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (352284,336785), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 689285  inst.: 13315392 (ipc=15.1) sim_rate=35794 (inst/sec) elapsed = 0:0:06:12 / Sun Feb 28 21:48:34 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (352803,336785), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 690785  inst.: 13332289 (ipc=15.1) sim_rate=35743 (inst/sec) elapsed = 0:0:06:13 / Sun Feb 28 21:48:35 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (354132,336785), 5 CTAs running
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(255,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (355474,336785), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 692785  inst.: 13359227 (ipc=15.1) sim_rate=35719 (inst/sec) elapsed = 0:0:06:14 / Sun Feb 28 21:48:36 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (356574,336785), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (357227,336785), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (357957,336785), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 694785  inst.: 13384366 (ipc=15.1) sim_rate=35691 (inst/sec) elapsed = 0:0:06:15 / Sun Feb 28 21:48:37 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (358595,336785), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (358647,336785), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (359639,336785), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (359753,336785), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 696785  inst.: 13409707 (ipc=15.1) sim_rate=35664 (inst/sec) elapsed = 0:0:06:16 / Sun Feb 28 21:48:38 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (360113,336785), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (360255,336785), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (360749,336785), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (360885,336785), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (361023,336785), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (361919,336785), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 698785  inst.: 13433256 (ipc=15.0) sim_rate=35631 (inst/sec) elapsed = 0:0:06:17 / Sun Feb 28 21:48:39 2016
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(224,0,0) tid=(106,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (362977,336785), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (363128,336785), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (363480,336785), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (363865,336785), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 700785  inst.: 13454377 (ipc=15.0) sim_rate=35593 (inst/sec) elapsed = 0:0:06:18 / Sun Feb 28 21:48:40 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (364148,336785), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (364858,336785), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (365416,336785), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 702785  inst.: 13477786 (ipc=15.0) sim_rate=35561 (inst/sec) elapsed = 0:0:06:19 / Sun Feb 28 21:48:41 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (366108,336785), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (366251,336785), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (366368,336785), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (366769,336785), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (367220,336785), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (367441,336785), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (368226,336785), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 705285  inst.: 13503295 (ipc=15.0) sim_rate=35534 (inst/sec) elapsed = 0:0:06:20 / Sun Feb 28 21:48:42 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (368501,336785), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (368601,336785), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (368692,336785), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (368705,336785), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (368972,336785), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (369991,336785), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (370179,336785), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (370183,336785), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (370339,336785), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (370353,336785), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (370778,336785), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 707785  inst.: 13527971 (ipc=14.9) sim_rate=35506 (inst/sec) elapsed = 0:0:06:21 / Sun Feb 28 21:48:43 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (371057,336785), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (371241,336785), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (371354,336785), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (371857,336785), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (372188,336785), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (372224,336785), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (372297,336785), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (372303,336785), 3 CTAs running
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(251,0,0) tid=(106,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (372415,336785), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (372703,336785), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (373119,336785), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (373253,336785), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (373275,336785), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (373281,336785), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (373289,336785), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (373529,336785), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (373549,336785), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (373795,336785), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (373827,336785), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (373891,336785), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (373913,336785), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (373961,336785), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (373980,336785), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 710785  inst.: 13556917 (ipc=14.9) sim_rate=35489 (inst/sec) elapsed = 0:0:06:22 / Sun Feb 28 21:48:44 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (374069,336785), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (374223,336785), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (374318,336785), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (374432,336785), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (374501,336785), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (374504,336785), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (374602,336785), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (374613,336785), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (374617,336785), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (374741,336785), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (374784,336785), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (374864,336785), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (375052,336785), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (375238,336785), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (375292,336785), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (375314,336785), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (375528,336785), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (375529,336785), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (375659,336785), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (375962,336785), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (375998,336785), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (376015,336785), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (376260,336785), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (376276,336785), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (376471,336785), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 5.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 376472
gpu_sim_insn = 5573242
gpu_ipc =      14.8039
gpu_tot_sim_cycle = 713257
gpu_tot_sim_insn = 13564489
gpu_tot_ipc =      19.0177
gpu_tot_issued_cta = 1536
gpu_stall_dramfull = 1540093
gpu_stall_icnt2sh    = 4234901
gpu_total_sim_rate=35509

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 791064
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 75630, Miss = 63979, Miss_rate = 0.846, Pending_hits = 4398, Reservation_fails = 566037
	L1D_cache_core[1]: Access = 74051, Miss = 62698, Miss_rate = 0.847, Pending_hits = 4309, Reservation_fails = 562336
	L1D_cache_core[2]: Access = 78130, Miss = 65986, Miss_rate = 0.845, Pending_hits = 4592, Reservation_fails = 576552
	L1D_cache_core[3]: Access = 77732, Miss = 65762, Miss_rate = 0.846, Pending_hits = 4616, Reservation_fails = 577652
	L1D_cache_core[4]: Access = 78900, Miss = 66941, Miss_rate = 0.848, Pending_hits = 4559, Reservation_fails = 585780
	L1D_cache_core[5]: Access = 78199, Miss = 66033, Miss_rate = 0.844, Pending_hits = 4598, Reservation_fails = 582359
	L1D_cache_core[6]: Access = 76225, Miss = 64471, Miss_rate = 0.846, Pending_hits = 4477, Reservation_fails = 565815
	L1D_cache_core[7]: Access = 74987, Miss = 63295, Miss_rate = 0.844, Pending_hits = 4363, Reservation_fails = 558150
	L1D_cache_core[8]: Access = 81042, Miss = 68526, Miss_rate = 0.846, Pending_hits = 4774, Reservation_fails = 586583
	L1D_cache_core[9]: Access = 77981, Miss = 66043, Miss_rate = 0.847, Pending_hits = 4447, Reservation_fails = 577439
	L1D_cache_core[10]: Access = 76099, Miss = 64498, Miss_rate = 0.848, Pending_hits = 4387, Reservation_fails = 571254
	L1D_cache_core[11]: Access = 78893, Miss = 66810, Miss_rate = 0.847, Pending_hits = 4585, Reservation_fails = 581255
	L1D_cache_core[12]: Access = 76378, Miss = 64678, Miss_rate = 0.847, Pending_hits = 4565, Reservation_fails = 566468
	L1D_cache_core[13]: Access = 79376, Miss = 67241, Miss_rate = 0.847, Pending_hits = 4645, Reservation_fails = 586792
	L1D_cache_core[14]: Access = 76879, Miss = 65081, Miss_rate = 0.847, Pending_hits = 4407, Reservation_fails = 575456
	L1D_total_cache_accesses = 1160502
	L1D_total_cache_misses = 982042
	L1D_total_cache_miss_rate = 0.8462
	L1D_total_cache_pending_hits = 67722
	L1D_total_cache_reservation_fails = 8619928
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 117769
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 108362
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67564
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 576961
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6350106
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 117289
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 405081
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2269822
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 790066
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2132, 2290, 2526, 2269, 1929, 2029, 2074, 2169, 2191, 1854, 2084, 1883, 2206, 2036, 1916, 1990, 1851, 2007, 2363, 2288, 1917, 1855, 2182, 2169, 2067, 1966, 1969, 1810, 2708, 2102, 1934, 2091, 1998, 1706, 1977, 2336, 1892, 2099, 2527, 2281, 1953, 1702, 1815, 1764, 1381, 1646, 1377, 1416, 
gpgpu_n_tot_thrd_icount = 46907552
gpgpu_n_tot_w_icount = 1465861
gpgpu_n_stall_shd_mem = 9420611
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 576961
gpgpu_n_mem_write_global = 407615
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1818475
gpgpu_n_store_insn = 663285
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1332087
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9417454
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15660252	W0_Idle:745610	W0_Scoreboard:2864759	W1:353958	W2:165691	W3:108771	W4:77381	W5:61171	W6:51150	W7:49020	W8:44502	W9:41143	W10:37923	W11:33140	W12:31373	W13:25972	W14:23803	W15:20469	W16:16776	W17:14240	W18:12858	W19:12556	W20:13032	W21:12107	W22:14153	W23:12283	W24:13826	W25:11530	W26:8870	W27:7163	W28:3882	W29:2150	W30:618	W31:30	W32:184320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4615688 {8:576961,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16325304 {40:407346,72:80,136:189,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 78466696 {136:576961,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3260920 {8:407615,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 811 
maxdqlatency = 0 
maxmflatency = 1404 
averagemflatency = 416 
max_icnt2mem_latency = 920 
max_icnt2sh_latency = 713163 
mrq_lat_table:249338 	12132 	13027 	31352 	61680 	46598 	22583 	5497 	298 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	138488 	600882 	244869 	352 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	82341 	33391 	84375 	326335 	223012 	231069 	4128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	45759 	269291 	245742 	16118 	66 	0 	0 	2 	9 	38 	938 	9373 	19091 	44895 	100295 	167915 	65059 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	70 	1352 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       110        97        85       100        89       137       128       106       270       153        22        22        90        48        23        46 
dram[1]:       110       177       361        85       119       175       121        61       102       306        20        22       123       195        28        28 
dram[2]:        87        53       249       115       265       318       176       266        83       136        20        23        75       130        32        24 
dram[3]:        82        73       102       148        76        82       187       144       112        57        22        22       111       109        28        21 
dram[4]:        83        78       209       180       128       135        96        59       132       102        34        23        75        72        24        18 
dram[5]:       122        43       158       148        51        55        66        76       153       115        22        36        81       137        50        93 
maximum service time to same row:
dram[0]:     14983     23550     13182     23122     18315     17197     18539     13092     45090     26128      6369      7553     21232     14682     19236     43285 
dram[1]:     21397     19487     31037     16915     21706     30870     13178     12938     15464     43741      6944      6159     22496     24816     24815     25407 
dram[2]:     19882     11084     38683     25427     38144     21938     22398     19794     15777     24762      5718      8044     10763     20521     18059     14634 
dram[3]:     20507      8594     26640     28450     18300     19968     31330     24590     24535      9213      5039      5146     18298     19763     15507     14775 
dram[4]:     22957     13966     29198     25669     22929     19715     30228     20893     20050     15820      4550      5561     25838     38259     25794     21005 
dram[5]:     32444     14469     29385     30768      9828     10496     12516     12778     29889     24687      6211      5076     12547      6677     70919     66043 
average row accesses per activate:
dram[0]:  3.667187  3.806452  3.563350  3.806047  3.914605  3.922109  3.546230  3.720536  3.933977  3.710983  2.545406  2.622592  3.189799  3.120378  2.400677  2.420403 
dram[1]:  3.898527  4.003322  3.785452  3.693133  3.609085  3.553164  3.497817  3.492932  3.641497  3.770804  2.598361  2.677282  3.457025  3.561691  2.400419  2.410861 
dram[2]:  3.552410  3.581236  4.095082  4.059814  4.112219  3.999184  3.919080  3.899851  3.600543  3.470664  2.432354  2.529268  3.135114  3.104234  2.606784  2.611809 
dram[3]:  3.507112  3.462644  3.715884  3.799267  3.737034  3.802031  3.727027  3.604497  3.772980  3.634014  2.471126  2.598688  3.253205  3.190779  2.509948  2.420290 
dram[4]:  3.865353  4.191892  3.708524  4.091603  3.746114  3.715549  3.610407  3.647477  3.575862  3.622383  2.563976  2.694444  3.222749  3.220439  2.663895  2.576923 
dram[5]:  3.472222  3.361074  3.818314  3.831282  3.982589  3.793030  3.704735  3.721769  3.636047  3.579198  2.510245  2.592065  3.156297  3.134293  2.709001  2.691388 
average row locality = 442510/131493 = 3.365274
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2893      2906      2973      3040      2883      2937      3252      3180      2922      3130      2686      2839      2312      2395      2012      2039 
dram[1]:      2919      2963      3097      3124      3221      3341      3425      3461      3264      3292      2844      2837      2593      2553      2169      2225 
dram[2]:      2837      2926      2986      2882      2884      2878      3134      3110      3241      3306      2912      2944      2477      2375      1955      1952 
dram[3]:      3056      2963      2937      3047      3068      3162      3328      3306      3268      3255      2945      2878      2525      2553      2282      2227 
dram[4]:      2825      2767      2832      2750      2972      2987      3274      3105      3143      3038      2981      2780      2508      2399      2120      1963 
dram[5]:      3124      3104      3158      3161      3098      3234      3237      3327      3189      3204      2828      2853      2604      2495      2076      2127 
total reads: 274589
bank skew: 3461/1952 = 1.77
chip skew: 47328/44399 = 1.07
number of total write accesses:
dram[0]:      1801      1814      2005      2121      2022      2048      2156      2092      1964      2006      2079      2199      1503      1571       115       120 
dram[1]:      1845      1857      2055      2039      2023      2106      2182      2222      2089      2055      2228      2207      1590      1575       121       128 
dram[2]:      1806      1769      2010      1937      2063      2025      2145      2108      2059      2077      2140      2241      1630      1437       120       127 
dram[3]:      1875      1857      2046      2139      2048      2081      2188      2144      2150      2087      2190      2270      1535      1461       115       111 
dram[4]:      1883      1886      2041      2074      2089      2055      2138      2027      2042      1979      2229      2070      1572      1414       123       114 
dram[5]:      1876      1904      2096      2130      2163      2099      2083      2144      2036      2061      2195      2243      1556      1426       121       123 
total reads: 167921
bank skew: 2270/111 = 20.45
chip skew: 28322/27616 = 1.03
average mf latency per bank:
dram[0]:        468       475       494       486       506       506       494       494       483       485       878       864      1611      1586      3836      3854
dram[1]:        476       480       492       509       504       502       499       506       487       491       833       901      1515      1594      3683      3746
dram[2]:        486       479       488       508       519       529       509       518       480       491       841       888      1516      1714      3916      4112
dram[3]:        471       460       493       481       491       486       495       492       474       460       832       834      1518      1582      3449      3589
dram[4]:        606       482       652       504       678       517       666       514       632       480      4915       927      2127      1696      5148      4022
dram[5]:        450       469       464       482       475       496       482       500       464       480       875       893      1482      1672      3683      3795
maximum mf latency per bank:
dram[0]:       1053      1064       972       967       998       979      1016      1094       993      1065      1032      1093       995      1038       950      1187
dram[1]:       1049      1152      1108      1404      1101      1071      1119      1092      1010      1092      1080      1160      1058      1117      1067      1128
dram[2]:        954      1077      1032      1130      1103      1141       999      1021      1026      1217      1015      1130      1054      1214       987      1251
dram[3]:       1015      1103      1035      1011       939      1166      1097      1061      1117      1146      1067      1099      1168       950      1038      1005
dram[4]:       1109      1001      1122      1051      1217      1116      1237      1158      1221      1036      1200      1232      1159      1007      1120      1138
dram[5]:       1113      1088      1004      1046      1003      1125      1054      1068      1069      1216      1011      1118      1005      1068      1009       995

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=941495 n_nop=772603 n_act=21403 n_pre=21387 n_req=72015 n_rd=88798 n_write=37304 bw_util=0.2679
n_activity=641950 dram_eff=0.3929
bk0: 5786a 830086i bk1: 5812a 828670i bk2: 5946a 816543i bk3: 6080a 811487i bk4: 5766a 816717i bk5: 5874a 814368i bk6: 6504a 800376i bk7: 6360a 803923i bk8: 5844a 826535i bk9: 6260a 818298i bk10: 5372a 809346i bk11: 5678a 799243i bk12: 4624a 839067i bk13: 4790a 836365i bk14: 4024a 886922i bk15: 4078a 886835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.50947
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=941495 n_nop=763721 n_act=22424 n_pre=22408 n_req=75650 n_rd=94656 n_write=38286 bw_util=0.2824
n_activity=654845 dram_eff=0.406
bk0: 5838a 827947i bk1: 5926a 823587i bk2: 6194a 813060i bk3: 6248a 810461i bk4: 6442a 805411i bk5: 6682a 798377i bk6: 6850a 792445i bk7: 6922a 784921i bk8: 6528a 811635i bk9: 6584a 808338i bk10: 5688a 799252i bk11: 5674a 797808i bk12: 5186a 832571i bk13: 5106a 832099i bk14: 4338a 883292i bk15: 4450a 881554i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.73425
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=941495 n_nop=771678 n_act=21419 n_pre=21403 n_req=72493 n_rd=89598 n_write=37397 bw_util=0.2698
n_activity=637225 dram_eff=0.3986
bk0: 5674a 829708i bk1: 5852a 827480i bk2: 5972a 820817i bk3: 5764a 821761i bk4: 5768a 815658i bk5: 5756a 812124i bk6: 6268a 802870i bk7: 6220a 804683i bk8: 6482a 812868i bk9: 6612a 807933i bk10: 5824a 797405i bk11: 5888a 792924i bk12: 4954a 828695i bk13: 4750a 838862i bk14: 3910a 890987i bk15: 3904a 892004i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.62254
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=941495 n_nop=764410 n_act=22636 n_pre=22620 n_req=75097 n_rd=93600 n_write=38229 bw_util=0.28
n_activity=660844 dram_eff=0.399
bk0: 6112a 821173i bk1: 5926a 820629i bk2: 5874a 816347i bk3: 6094a 809196i bk4: 6136a 812588i bk5: 6324a 806938i bk6: 6656a 798818i bk7: 6612a 798085i bk8: 6536a 813384i bk9: 6510a 809203i bk10: 5890a 798009i bk11: 5756a 797522i bk12: 5050a 834666i bk13: 5106a 836280i bk14: 4564a 882747i bk15: 4454a 885173i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.60555
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=941495 n_nop=772692 n_act=21200 n_pre=21184 n_req=72180 n_rd=88888 n_write=37531 bw_util=0.2685
n_activity=674252 dram_eff=0.375
bk0: 5650a 836271i bk1: 5534a 834759i bk2: 5664a 825233i bk3: 5500a 826170i bk4: 5944a 817007i bk5: 5974a 818003i bk6: 6548a 808946i bk7: 6210a 811582i bk8: 6286a 823682i bk9: 6076a 823858i bk10: 5962a 804947i bk11: 5560a 814730i bk12: 5016a 838814i bk13: 4798a 844777i bk14: 4240a 889270i bk15: 3926a 891796i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.36728
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=941495 n_nop=764838 n_act=22411 n_pre=22395 n_req=75075 n_rd=93638 n_write=38213 bw_util=0.2801
n_activity=663896 dram_eff=0.3972
bk0: 6248a 821030i bk1: 6208a 813261i bk2: 6316a 813120i bk3: 6322a 809970i bk4: 6196a 807446i bk5: 6468a 805005i bk6: 6474a 806857i bk7: 6654a 798260i bk8: 6378a 814649i bk9: 6408a 813231i bk10: 5656a 801638i bk11: 5706a 796907i bk12: 5208a 831330i bk13: 4990a 837610i bk14: 4152a 888886i bk15: 4254a 889452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.64262

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78062, Miss = 21933, Miss_rate = 0.281, Pending_hits = 471, Reservation_fails = 716
L2_cache_bank[1]: Access = 78933, Miss = 22466, Miss_rate = 0.285, Pending_hits = 520, Reservation_fails = 434
L2_cache_bank[2]: Access = 78187, Miss = 23532, Miss_rate = 0.301, Pending_hits = 523, Reservation_fails = 413
L2_cache_bank[3]: Access = 79367, Miss = 23796, Miss_rate = 0.300, Pending_hits = 559, Reservation_fails = 384
L2_cache_bank[4]: Access = 77944, Miss = 22426, Miss_rate = 0.288, Pending_hits = 539, Reservation_fails = 655
L2_cache_bank[5]: Access = 79124, Miss = 22373, Miss_rate = 0.283, Pending_hits = 493, Reservation_fails = 1235
L2_cache_bank[6]: Access = 78426, Miss = 23409, Miss_rate = 0.298, Pending_hits = 534, Reservation_fails = 224
L2_cache_bank[7]: Access = 78973, Miss = 23391, Miss_rate = 0.296, Pending_hits = 514, Reservation_fails = 317
L2_cache_bank[8]: Access = 118227, Miss = 22655, Miss_rate = 0.192, Pending_hits = 482, Reservation_fails = 742
L2_cache_bank[9]: Access = 79203, Miss = 21789, Miss_rate = 0.275, Pending_hits = 513, Reservation_fails = 682
L2_cache_bank[10]: Access = 78804, Miss = 23314, Miss_rate = 0.296, Pending_hits = 457, Reservation_fails = 217
L2_cache_bank[11]: Access = 79401, Miss = 23505, Miss_rate = 0.296, Pending_hits = 545, Reservation_fails = 290
L2_total_cache_accesses = 984651
L2_total_cache_misses = 274589
L2_total_cache_miss_rate = 0.2789
L2_total_cache_pending_hits = 6150
L2_total_cache_reservation_fails = 6309
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 405198
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1707
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 170056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3254
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 298653
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4434
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 104528
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2722
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.242
L2_cache_fill_port_util = 0.128

icnt_total_pkts_mem_to_simt=3292765
icnt_total_pkts_simt_to_mem=1392913
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 65.8478
	minimum = 6
	maximum = 814
Network latency average = 39.3172
	minimum = 6
	maximum = 538
Slowest packet = 918099
Flit latency average = 27.1259
	minimum = 6
	maximum = 538
Slowest flit = 4539251
Fragmentation average = 0.0970012
	minimum = 0
	maximum = 441
Injected packet rate average = 0.104107
	minimum = 0.0904158 (at node 10)
	maximum = 0.155719 (at node 23)
Accepted packet rate average = 0.104107
	minimum = 0.0904158 (at node 10)
	maximum = 0.155719 (at node 23)
Injected flit rate average = 0.259091
	minimum = 0.121924 (at node 10)
	maximum = 0.460433 (at node 23)
Accepted flit rate average= 0.259091
	minimum = 0.14884 (at node 17)
	maximum = 0.348653 (at node 9)
Injected packet length average = 2.48869
Accepted packet length average = 2.48869
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.6687 (6 samples)
	minimum = 6 (6 samples)
	maximum = 355.833 (6 samples)
Network latency average = 23.0566 (6 samples)
	minimum = 6 (6 samples)
	maximum = 265.5 (6 samples)
Flit latency average = 17.7914 (6 samples)
	minimum = 6 (6 samples)
	maximum = 263.167 (6 samples)
Fragmentation average = 0.0361564 (6 samples)
	minimum = 0 (6 samples)
	maximum = 167.333 (6 samples)
Injected packet rate average = 0.0541107 (6 samples)
	minimum = 0.0418246 (6 samples)
	maximum = 0.11136 (6 samples)
Accepted packet rate average = 0.0541107 (6 samples)
	minimum = 0.0418246 (6 samples)
	maximum = 0.11136 (6 samples)
Injected flit rate average = 0.125512 (6 samples)
	minimum = 0.0603988 (6 samples)
	maximum = 0.247022 (6 samples)
Accepted flit rate average = 0.125512 (6 samples)
	minimum = 0.0768038 (6 samples)
	maximum = 0.219328 (6 samples)
Injected packet size average = 2.31954 (6 samples)
Accepted packet size average = 2.31954 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 22 sec (382 sec)
gpgpu_simulation_rate = 35509 (inst/sec)
gpgpu_simulation_rate = 1867 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,713257)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,713257)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,713257)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,713257)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,713257)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,713257)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,713257)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,713257)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,713257)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,713257)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,713257)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,713257)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,713257)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,713257)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,713257)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,713257)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,713257)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,713257)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,713257)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,713257)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,713257)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,713257)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,713257)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,713257)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,713257)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,713257)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,713257)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,713257)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,713257)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,713257)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,713257)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,713257)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,713257)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,713257)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,713257)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,713257)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,713257)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,713257)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,713257)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,713257)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,713257)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,713257)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,713257)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,713257)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,713257)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,713257)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,713257)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,713257)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,713257)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,713257)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,713257)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,713257)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,713257)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,713257)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,713257)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,713257)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,713257)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,713257)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,713257)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,713257)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,713257)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,713257)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,713257)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,713257)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,713257)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,713257)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,713257)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,713257)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,713257)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,713257)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,713257)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,713257)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,713257)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,713257)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,713257)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,713257)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,713257)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,713257)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,713257)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,713257)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,713257)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,713257)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,713257)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,713257)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,713257)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,713257)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,713257)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,713257)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,713257)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,713257)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(2,0,0) tid=(156,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(19,0,0) tid=(92,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(14,0,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 713757  inst.: 13869014 (ipc=609.0) sim_rate=36211 (inst/sec) elapsed = 0:0:06:23 / Sun Feb 28 21:48:45 2016
GPGPU-Sim uArch: cycles simulated: 714757  inst.: 13896540 (ipc=221.4) sim_rate=36188 (inst/sec) elapsed = 0:0:06:24 / Sun Feb 28 21:48:46 2016
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(8,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 716257  inst.: 13911187 (ipc=115.6) sim_rate=36132 (inst/sec) elapsed = 0:0:06:25 / Sun Feb 28 21:48:47 2016
GPGPU-Sim uArch: cycles simulated: 718257  inst.: 13932972 (ipc=73.7) sim_rate=36095 (inst/sec) elapsed = 0:0:06:26 / Sun Feb 28 21:48:48 2016
GPGPU-Sim uArch: cycles simulated: 719757  inst.: 13949014 (ipc=59.2) sim_rate=36043 (inst/sec) elapsed = 0:0:06:27 / Sun Feb 28 21:48:49 2016
GPGPU-Sim uArch: cycles simulated: 721257  inst.: 13965723 (ipc=50.2) sim_rate=35994 (inst/sec) elapsed = 0:0:06:28 / Sun Feb 28 21:48:50 2016
GPGPU-Sim uArch: cycles simulated: 722757  inst.: 13982806 (ipc=44.0) sim_rate=35945 (inst/sec) elapsed = 0:0:06:29 / Sun Feb 28 21:48:51 2016
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(12,0,0) tid=(114,0,0)
GPGPU-Sim uArch: cycles simulated: 724757  inst.: 14009148 (ipc=38.7) sim_rate=35920 (inst/sec) elapsed = 0:0:06:30 / Sun Feb 28 21:48:52 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12339,713257), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(12340,713257)
GPGPU-Sim uArch: cycles simulated: 726257  inst.: 14030539 (ipc=35.9) sim_rate=35883 (inst/sec) elapsed = 0:0:06:31 / Sun Feb 28 21:48:53 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13821,713257), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(13822,713257)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (14078,713257), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(14079,713257)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (14337,713257), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(14338,713257)
GPGPU-Sim uArch: cycles simulated: 727757  inst.: 14054244 (ipc=33.8) sim_rate=35852 (inst/sec) elapsed = 0:0:06:32 / Sun Feb 28 21:48:54 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (14924,713257), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(14925,713257)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (15425,713257), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(15426,713257)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (16050,713257), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(16051,713257)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (16274,713257), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(16275,713257)
GPGPU-Sim uArch: cycles simulated: 729757  inst.: 14088442 (ipc=31.8) sim_rate=35848 (inst/sec) elapsed = 0:0:06:33 / Sun Feb 28 21:48:55 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (16986,713257), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(16987,713257)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17028,713257), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(17029,713257)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17109,713257), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(17110,713257)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17281,713257), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(17282,713257)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(101,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (17751,713257), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(17752,713257)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (17956,713257), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(17957,713257)
GPGPU-Sim uArch: cycles simulated: 731257  inst.: 14116391 (ipc=30.7) sim_rate=35828 (inst/sec) elapsed = 0:0:06:34 / Sun Feb 28 21:48:56 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (18091,713257), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(18092,713257)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (18372,713257), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(18373,713257)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (18784,713257), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(18785,713257)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19062,713257), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(19063,713257)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (19275,713257), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(19276,713257)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (19285,713257), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(19286,713257)
GPGPU-Sim uArch: cycles simulated: 732757  inst.: 14149102 (ipc=30.0) sim_rate=35820 (inst/sec) elapsed = 0:0:06:35 / Sun Feb 28 21:48:57 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19641,713257), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(19642,713257)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19714,713257), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(19715,713257)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (19871,713257), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(19872,713257)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (19997,713257), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(19998,713257)
GPGPU-Sim uArch: cycles simulated: 734257  inst.: 14180723 (ipc=29.3) sim_rate=35809 (inst/sec) elapsed = 0:0:06:36 / Sun Feb 28 21:48:58 2016
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(64,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (22446,713257), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(22447,713257)
GPGPU-Sim uArch: cycles simulated: 735757  inst.: 14202333 (ipc=28.3) sim_rate=35774 (inst/sec) elapsed = 0:0:06:37 / Sun Feb 28 21:48:59 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (23279,713257), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(23280,713257)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (23902,713257), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(23903,713257)
GPGPU-Sim uArch: cycles simulated: 737257  inst.: 14230887 (ipc=27.8) sim_rate=35755 (inst/sec) elapsed = 0:0:06:38 / Sun Feb 28 21:49:00 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (25123,713257), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(25124,713257)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (25942,713257), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(25943,713257)
GPGPU-Sim uArch: cycles simulated: 739257  inst.: 14274207 (ipc=27.3) sim_rate=35774 (inst/sec) elapsed = 0:0:06:39 / Sun Feb 28 21:49:01 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (26141,713257), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(26142,713257)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(39,0,0) tid=(46,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (26974,713257), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(26975,713257)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (26987,713257), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(26988,713257)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (27029,713257), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(27030,713257)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (27283,713257), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(27284,713257)
GPGPU-Sim uArch: cycles simulated: 740757  inst.: 14320672 (ipc=27.5) sim_rate=35801 (inst/sec) elapsed = 0:0:06:40 / Sun Feb 28 21:49:02 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (27812,713257), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(27813,713257)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (27836,713257), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(27837,713257)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (27882,713257), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(27883,713257)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (27948,713257), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (27948,713257), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(27949,713257)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(27949,713257)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (28083,713257), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(28084,713257)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (28168,713257), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(28169,713257)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (28631,713257), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(28632,713257)
GPGPU-Sim uArch: cycles simulated: 742257  inst.: 14366572 (ipc=27.7) sim_rate=35826 (inst/sec) elapsed = 0:0:06:41 / Sun Feb 28 21:49:03 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (29056,713257), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(29057,713257)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (29255,713257), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(29256,713257)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (29370,713257), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(29371,713257)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (29846,713257), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(29847,713257)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(135,0,0) tid=(196,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (30105,713257), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(30106,713257)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (30158,713257), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(30159,713257)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (30284,713257), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(30285,713257)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (30515,713257), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(30516,713257)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (30554,713257), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(30555,713257)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (30892,713257), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(30893,713257)
GPGPU-Sim uArch: cycles simulated: 744257  inst.: 14428072 (ipc=27.9) sim_rate=35890 (inst/sec) elapsed = 0:0:06:42 / Sun Feb 28 21:49:04 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (31055,713257), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(31056,713257)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (31236,713257), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(31237,713257)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (31443,713257), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(31444,713257)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (31496,713257), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(31497,713257)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (31688,713257), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(31689,713257)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (31772,713257), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(31773,713257)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (32109,713257), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(32110,713257)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (32136,713257), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(32137,713257)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (32419,713257), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(32420,713257)
GPGPU-Sim uArch: cycles simulated: 745757  inst.: 14479428 (ipc=28.2) sim_rate=35929 (inst/sec) elapsed = 0:0:06:43 / Sun Feb 28 21:49:05 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (32539,713257), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(32540,713257)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (32579,713257), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(32580,713257)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (32589,713257), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(32590,713257)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(152,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (32766,713257), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(32767,713257)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (32808,713257), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(32809,713257)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (32915,713257), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(32916,713257)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (33062,713257), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(33063,713257)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (33696,713257), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(33697,713257)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (34179,713257), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(34180,713257)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (34320,713257), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(34321,713257)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (34426,713257), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(34427,713257)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (34434,713257), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(34435,713257)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (34462,713257), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(34463,713257)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (34482,713257), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(34483,713257)
GPGPU-Sim uArch: cycles simulated: 747757  inst.: 14548372 (ipc=28.5) sim_rate=36010 (inst/sec) elapsed = 0:0:06:44 / Sun Feb 28 21:49:06 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (34505,713257), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(34506,713257)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (34536,713257), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(34537,713257)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (34620,713257), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(34621,713257)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (34647,713257), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(34648,713257)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (34743,713257), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(34744,713257)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (34957,713257), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(34958,713257)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(170,0,0) tid=(154,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (34975,713257), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(34976,713257)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (35123,713257), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(35124,713257)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (35245,713257), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(35246,713257)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (35247,713257), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(35248,713257)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (35342,713257), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(35343,713257)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (35389,713257), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(35390,713257)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (35464,713257), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(35465,713257)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (35511,713257), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(35512,713257)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (35542,713257), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(35543,713257)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (35616,713257), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(35617,713257)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (35883,713257), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(35884,713257)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (35925,713257), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(35926,713257)
GPGPU-Sim uArch: cycles simulated: 749257  inst.: 14636512 (ipc=29.8) sim_rate=36139 (inst/sec) elapsed = 0:0:06:45 / Sun Feb 28 21:49:07 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (36014,713257), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(36015,713257)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (36031,713257), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(36032,713257)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (36046,713257), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(36047,713257)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (36088,713257), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(36089,713257)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (36217,713257), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(36218,713257)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (36389,713257), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(36390,713257)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (36408,713257), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(36409,713257)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (36429,713257), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(36430,713257)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(150,0,0) tid=(19,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (36519,713257), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(36520,713257)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (36556,713257), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(36557,713257)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (36557,713257), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(36558,713257)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (36576,713257), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(36577,713257)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (36712,713257), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(36713,713257)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (36803,713257), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (36803,713257), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(36804,713257)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(36804,713257)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (36867,713257), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(36868,713257)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (36910,713257), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(36911,713257)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (36977,713257), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(36978,713257)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (37045,713257), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(37046,713257)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (37143,713257), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(37144,713257)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (37182,713257), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(37183,713257)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (37190,713257), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (37190,713257), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(37191,713257)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(37191,713257)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (37358,713257), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(37359,713257)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (37369,713257), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(37370,713257)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (37413,713257), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(37414,713257)
GPGPU-Sim uArch: cycles simulated: 750757  inst.: 14747114 (ipc=31.5) sim_rate=36322 (inst/sec) elapsed = 0:0:06:46 / Sun Feb 28 21:49:08 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (37599,713257), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(37600,713257)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (37884,713257), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(37885,713257)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (37900,713257), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(37901,713257)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (37922,713257), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(37923,713257)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(210,0,0) tid=(222,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (37951,713257), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(37952,713257)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (37956,713257), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(37957,713257)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (38064,713257), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(38065,713257)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (38164,713257), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(38165,713257)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (38183,713257), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(38184,713257)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (38218,713257), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(38219,713257)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (38272,713257), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(38273,713257)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (38321,713257), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(38322,713257)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (38367,713257), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(38368,713257)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (38430,713257), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(38431,713257)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (38445,713257), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(38446,713257)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (38506,713257), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(38507,713257)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (38530,713257), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(38531,713257)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (38537,713257), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(38538,713257)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (38547,713257), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(38548,713257)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (38634,713257), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(38635,713257)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (38641,713257), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(38642,713257)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (38680,713257), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(38681,713257)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (38769,713257), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(38770,713257)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (38856,713257), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(38857,713257)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (38876,713257), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(38877,713257)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (38935,713257), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(38936,713257)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (38957,713257), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(38958,713257)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (38969,713257), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(38970,713257)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(234,0,0) tid=(214,0,0)
GPGPU-Sim uArch: cycles simulated: 752257  inst.: 14858885 (ipc=33.2) sim_rate=36508 (inst/sec) elapsed = 0:0:06:47 / Sun Feb 28 21:49:09 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (39004,713257), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(39005,713257)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (39010,713257), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(39011,713257)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (39181,713257), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(39182,713257)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (39184,713257), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(39185,713257)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (39224,713257), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(39225,713257)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (39263,713257), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(39264,713257)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (39296,713257), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(39297,713257)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (39340,713257), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(39341,713257)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (39400,713257), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(39401,713257)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (39453,713257), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(39454,713257)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (39455,713257), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(39456,713257)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (39503,713257), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(39504,713257)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (39564,713257), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(39565,713257)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (39590,713257), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(39591,713257)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (39608,713257), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(39609,713257)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (39678,713257), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(39679,713257)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (39722,713257), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(39723,713257)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (39741,713257), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(39742,713257)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (39762,713257), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(39763,713257)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (39825,713257), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (39857,713257), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (39867,713257), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (39903,713257), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (39964,713257), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (39982,713257), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (39987,713257), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (40031,713257), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (40076,713257), 3 CTAs running
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(231,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (40168,713257), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (40216,713257), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (40217,713257), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (40223,713257), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (40245,713257), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (40267,713257), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (40274,713257), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (40303,713257), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (40316,713257), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (40330,713257), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (40373,713257), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (40374,713257), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (40428,713257), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (40448,713257), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (40453,713257), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (40490,713257), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 753757  inst.: 14959377 (ipc=34.4) sim_rate=36665 (inst/sec) elapsed = 0:0:06:48 / Sun Feb 28 21:49:10 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (40505,713257), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (40519,713257), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (40523,713257), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (40535,713257), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (40545,713257), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (40580,713257), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (40588,713257), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (40596,713257), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (40640,713257), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (40726,713257), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (40768,713257), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (40808,713257), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (40821,713257), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (40839,713257), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (40888,713257), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (40898,713257), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (40899,713257), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (40904,713257), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (40907,713257), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (40919,713257), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (40965,713257), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (41007,713257), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (41025,713257), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (41033,713257), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (41045,713257), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (41066,713257), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (41081,713257), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (41094,713257), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (41105,713257), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (41136,713257), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (41139,713257), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (41156,713257), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (41163,713257), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (41170,713257), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (41186,713257), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (41290,713257), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (41304,713257), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (41351,713257), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (41381,713257), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (41397,713257), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (41435,713257), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (41468,713257), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (41527,713257), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (41555,713257), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (41556,713257), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (41571,713257), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (41579,713257), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (41589,713257), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (41608,713257), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (41676,713257), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (41709,713257), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (41717,713257), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (41786,713257), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (41896,713257), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (41919,713257), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (41927,713257), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (41941,713257), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (41974,713257), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (42110,713257), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (42120,713257), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (42126,713257), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (42271,713257), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (42311,713257), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (42427,713257), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (42965,713257), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 7.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 42966
gpu_sim_insn = 1404547
gpu_ipc =      32.6897
gpu_tot_sim_cycle = 756223
gpu_tot_sim_insn = 14969036
gpu_tot_ipc =      19.7945
gpu_tot_issued_cta = 1792
gpu_stall_dramfull = 1663885
gpu_stall_icnt2sh    = 4561388
gpu_total_sim_rate=36688

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 900790
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 80464, Miss = 67455, Miss_rate = 0.838, Pending_hits = 4610, Reservation_fails = 594484
	L1D_cache_core[1]: Access = 79064, Miss = 66276, Miss_rate = 0.838, Pending_hits = 4532, Reservation_fails = 591135
	L1D_cache_core[2]: Access = 82979, Miss = 69446, Miss_rate = 0.837, Pending_hits = 4816, Reservation_fails = 604217
	L1D_cache_core[3]: Access = 82609, Miss = 69258, Miss_rate = 0.838, Pending_hits = 4840, Reservation_fails = 608427
	L1D_cache_core[4]: Access = 83812, Miss = 70381, Miss_rate = 0.840, Pending_hits = 4767, Reservation_fails = 614385
	L1D_cache_core[5]: Access = 82995, Miss = 69481, Miss_rate = 0.837, Pending_hits = 4812, Reservation_fails = 612312
	L1D_cache_core[6]: Access = 80931, Miss = 67775, Miss_rate = 0.837, Pending_hits = 4671, Reservation_fails = 592481
	L1D_cache_core[7]: Access = 79667, Miss = 66675, Miss_rate = 0.837, Pending_hits = 4559, Reservation_fails = 586623
	L1D_cache_core[8]: Access = 85711, Miss = 71875, Miss_rate = 0.839, Pending_hits = 4977, Reservation_fails = 616357
	L1D_cache_core[9]: Access = 82758, Miss = 69518, Miss_rate = 0.840, Pending_hits = 4638, Reservation_fails = 608098
	L1D_cache_core[10]: Access = 81115, Miss = 68120, Miss_rate = 0.840, Pending_hits = 4607, Reservation_fails = 600351
	L1D_cache_core[11]: Access = 83646, Miss = 70238, Miss_rate = 0.840, Pending_hits = 4793, Reservation_fails = 611048
	L1D_cache_core[12]: Access = 81013, Miss = 67960, Miss_rate = 0.839, Pending_hits = 4794, Reservation_fails = 594179
	L1D_cache_core[13]: Access = 84165, Miss = 70648, Miss_rate = 0.839, Pending_hits = 4861, Reservation_fails = 615235
	L1D_cache_core[14]: Access = 81450, Miss = 68348, Miss_rate = 0.839, Pending_hits = 4611, Reservation_fails = 603678
	L1D_total_cache_accesses = 1232379
	L1D_total_cache_misses = 1033454
	L1D_total_cache_miss_rate = 0.8386
	L1D_total_cache_pending_hits = 70888
	L1D_total_cache_reservation_fails = 9053010
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.057
L1C_cache:
	L1C_total_cache_accesses = 127458
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 624413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6778886
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 126978
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2965
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 208
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409041
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2274124
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 899792
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2433, 2502, 2807, 2513, 2128, 2311, 2284, 2602, 2468, 2254, 2390, 2178, 2364, 2402, 2164, 2153, 2124, 2222, 2555, 2671, 2155, 2046, 2312, 2428, 2371, 2288, 2173, 1973, 2901, 2479, 2234, 2367, 2260, 1956, 2172, 2635, 2114, 2376, 2849, 2407, 2090, 1828, 1974, 1997, 1535, 1827, 1536, 1688, 
gpgpu_n_tot_thrd_icount = 52873120
gpgpu_n_tot_w_icount = 1652285
gpgpu_n_stall_shd_mem = 9892976
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 624413
gpgpu_n_mem_write_global = 412214
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1966632
gpgpu_n_store_insn = 677984
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1483920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9889819
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16384243	W0_Idle:756820	W0_Scoreboard:3197984	W1:418233	W2:192403	W3:124833	W4:89678	W5:70939	W6:58644	W7:54427	W8:48014	W9:43543	W10:39678	W11:34233	W12:32110	W13:26518	W14:24466	W15:20787	W16:17269	W17:14741	W18:13102	W19:12830	W20:13399	W21:12296	W22:14394	W23:12379	W24:13941	W25:11623	W26:8881	W27:7204	W28:3882	W29:2150	W30:618	W31:30	W32:215040
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4995304 {8:624413,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16509264 {40:411945,72:80,136:189,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84920168 {136:624413,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3297712 {8:412214,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 811 
maxdqlatency = 0 
maxmflatency = 1404 
averagemflatency = 414 
max_icnt2mem_latency = 920 
max_icnt2sh_latency = 753579 
mrq_lat_table:256766 	12613 	13279 	31929 	62584 	46915 	22841 	5626 	311 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	151017 	631884 	253385 	356 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	100791 	36623 	88914 	336442 	233470 	236246 	4216 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	48208 	296690 	262878 	16586 	66 	0 	0 	2 	9 	38 	938 	9373 	19091 	44895 	100295 	167915 	69658 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	81 	1427 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       110        97        85       100        89       137       128       106       270       153        22        22        90        48        23        46 
dram[1]:       110       177       361        85       119       175       121        61       102       306        20        22       123       195        28        28 
dram[2]:        87        53       249       115       265       318       176       266        83       136        20        23        75       130        32        24 
dram[3]:        82        73       102       148        76        82       187       144       112        57        22        22       111       109        28        21 
dram[4]:        83        78       209       180       128       135        96        59       132       102        34        23        75        72        24        18 
dram[5]:       122        43       158       148        51        55        66        76       153       115        22        36        81       137        50        93 
maximum service time to same row:
dram[0]:     14983     23550     13182     23122     18315     17197     18539     13092     45090     26128      7788      8243     21232     14682     19236     43285 
dram[1]:     21397     19487     31037     16915     21706     30870     13178     12938     15464     43741      6944      6159     22496     24816     24815     25407 
dram[2]:     19882     11084     38683     25427     38144     21938     22398     19794     15777     24762      7044      8044     10763     20521     18059     14634 
dram[3]:     20507      8594     26640     28450     18300     19968     31330     24590     24535      9419      5039      5722     18298     19763     15507     14775 
dram[4]:     22957     13966     29198     25669     22929     19715     30228     20893     20050     15820      4550      5561     25838     38259     25794     21005 
dram[5]:     32444     14469     29385     30768      9828     10496     12516     12778     29889     24687      6211      5076     12547      6677     70919     66043 
average row accesses per activate:
dram[0]:  3.670498  3.780564  3.565126  3.778096  3.912363  3.914484  3.568197  3.746165  3.957836  3.723647  2.544095  2.610944  3.177276  3.118050  2.427015  2.450000 
dram[1]:  3.892714  3.996756  3.781609  3.684395  3.613976  3.548718  3.509538  3.509721  3.645010  3.789804  2.605080  2.678719  3.430390  3.560669  2.439175  2.431705 
dram[2]:  3.570143  3.588015  4.082400  4.048640  4.097461  4.008007  3.933285  3.920917  3.624748  3.488832  2.432306  2.528186  3.134074  3.128492  2.642595  2.614922 
dram[3]:  3.502778  3.468927  3.702174  3.761162  3.725968  3.802135  3.732226  3.633202  3.773507  3.651178  2.480617  2.588493  3.252517  3.198456  2.540733  2.432297 
dram[4]:  3.876812  4.206195  3.675755  4.062500  3.748905  3.704906  3.625577  3.663394  3.583956  3.632668  2.558460  2.689175  3.200456  3.206026  2.705882  2.629405 
dram[5]:  3.492803  3.367763  3.796048  3.779944  3.976279  3.799160  3.713402  3.740766  3.629275  3.580321  2.509690  2.591021  3.155720  3.135659  2.753920  2.754695 
average row locality = 452869/134548 = 3.365855
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2978      2994      3064      3122      2967      3021      3359      3273      3007      3217      2804      2959      2427      2510      2107      2128 
dram[1]:      3008      3060      3179      3198      3298      3427      3516      3553      3353      3372      2955      2941      2708      2667      2245      2309 
dram[2]:      2937      3008      3064      2951      2937      2968      3217      3195      3325      3386      3030      3052      2591      2477      2037      2040 
dram[3]:      3161      3046      3029      3139      3139      3253      3424      3392      3346      3334      3068      2996      2651      2668      2375      2310 
dram[4]:      2923      2854      2922      2841      3044      3069      3359      3192      3227      3112      3100      2900      2635      2510      2217      2043 
dram[5]:      3213      3203      3255      3267      3188      3320      3320      3423      3269      3286      2947      2967      2713      2608      2157      2221 
total reads: 283577
bank skew: 3553/2037 = 1.74
chip skew: 48789/45937 = 1.06
number of total write accesses:
dram[0]:      1812      1830      2027      2156      2033      2060      2161      2099      1968      2011      2129      2242      1516      1584       121       126 
dram[1]:      1854      1868      2085      2067      2029      2109      2187      2224      2089      2055      2276      2245      1604      1588       121       130 
dram[2]:      1822      1782      2039      1960      2066      2038      2148      2110      2065      2081      2180      2285      1640      1443       122       133 
dram[3]:      1883      1866      2080      2168      2055      2089      2193      2145      2152      2088      2243      2313      1548      1474       120       115 
dram[4]:      1892      1899      2066      2099      2092      2066      2141      2032      2045      1981      2283      2118      1580      1427       129       121 
dram[5]:      1883      1916      2124      2161      2176      2109      2083      2147      2037      2063      2233      2285      1563      1437       126       126 
total reads: 169292
bank skew: 2313/115 = 20.11
chip skew: 28532/27875 = 1.02
average mf latency per bank:
dram[0]:        473       482       496       488       508       512       497       498       489       488       876       865      1643      1615      3947      3970
dram[1]:        489       486       496       511       508       506       504       510       493       496       834       901      1560      1618      3896      3871
dram[2]:        492       480       491       509       522       532       513       521       485       495       840       887      1546      1749      4068      4186
dram[3]:        475       467       497       487       495       495       499       498       478       465       830       839      1549      1645      3583      3791
dram[4]:        614       490       660       509       685       522       671       518       638       488      4840       926      2171      1748      5283      4184
dram[5]:        456       476       469       489       477       500       486       505       470       486       875       893      1513      1722      3813      3951
maximum mf latency per bank:
dram[0]:       1053      1064       972       967       998       979      1016      1094       993      1065      1032      1093       995      1038       961      1187
dram[1]:       1049      1152      1108      1404      1101      1071      1119      1092      1010      1092      1080      1160      1058      1117      1067      1128
dram[2]:        954      1077      1032      1130      1103      1141       999      1021      1026      1217      1015      1130      1054      1214       987      1251
dram[3]:       1015      1103      1035      1011       939      1166      1097      1061      1117      1146      1067      1099      1168       950      1038      1005
dram[4]:       1109      1001      1122      1051      1217      1116      1237      1158      1221      1036      1200      1232      1159      1048      1120      1138
dram[5]:       1113      1088      1004      1046      1003      1125      1054      1068      1069      1216      1011      1118      1005      1068      1009       995

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=998209 n_nop=824744 n_act=21947 n_pre=21931 n_req=73812 n_rd=91874 n_write=37713 bw_util=0.2596
n_activity=667101 dram_eff=0.3885
bk0: 5956a 885237i bk1: 5988a 883091i bk2: 6128a 870904i bk3: 6244a 865184i bk4: 5934a 871646i bk5: 6042a 869572i bk6: 6718a 855717i bk7: 6546a 859247i bk8: 6014a 882090i bk9: 6434a 873987i bk10: 5608a 862719i bk11: 5918a 852519i bk12: 4854a 893284i bk13: 5020a 890509i bk14: 4214a 941607i bk15: 4256a 941653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.45251
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=998209 n_nop=816222 n_act=22902 n_pre=22886 n_req=77320 n_rd=97578 n_write=38621 bw_util=0.2729
n_activity=679493 dram_eff=0.4009
bk0: 6016a 883306i bk1: 6120a 878811i bk2: 6358a 868052i bk3: 6396a 865319i bk4: 6596a 861000i bk5: 6854a 853833i bk6: 7032a 847927i bk7: 7106a 840482i bk8: 6706a 867358i bk9: 6744a 864302i bk10: 5910a 852896i bk11: 5882a 851886i bk12: 5416a 886959i bk13: 5334a 886835i bk14: 4490a 938959i bk15: 4618a 936850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.64556
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=998209 n_nop=824291 n_act=21876 n_pre=21860 n_req=74129 n_rd=92430 n_write=37752 bw_util=0.2608
n_activity=660769 dram_eff=0.394
bk0: 5874a 884455i bk1: 6016a 882416i bk2: 6128a 874847i bk3: 5902a 876556i bk4: 5874a 871287i bk5: 5936a 867509i bk6: 6434a 858580i bk7: 6390a 860188i bk8: 6650a 868254i bk9: 6772a 863606i bk10: 6060a 851125i bk11: 6104a 846508i bk12: 5182a 883064i bk13: 4954a 893791i bk14: 4074a 946412i bk15: 4080a 947000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.55615
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=998209 n_nop=816627 n_act=23174 n_pre=23158 n_req=76863 n_rd=96662 n_write=38588 bw_util=0.271
n_activity=686460 dram_eff=0.3941
bk0: 6322a 876065i bk1: 6092a 876149i bk2: 6058a 871046i bk3: 6278a 863739i bk4: 6278a 868002i bk5: 6506a 862204i bk6: 6848a 854191i bk7: 6784a 853831i bk8: 6692a 869215i bk9: 6668a 865218i bk10: 6136a 851214i bk11: 5992a 850918i bk12: 5302a 889353i bk13: 5336a 891121i bk14: 4750a 938033i bk15: 4620a 940356i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.52587
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=998209 n_nop=824986 n_act=21722 n_pre=21706 n_req=73919 n_rd=91896 n_write=37899 bw_util=0.2601
n_activity=699461 dram_eff=0.3711
bk0: 5846a 891114i bk1: 5708a 889553i bk2: 5844a 879620i bk3: 5682a 880719i bk4: 6088a 872751i bk5: 6138a 873333i bk6: 6718a 864522i bk7: 6384a 866754i bk8: 6454a 879393i bk9: 6224a 879367i bk10: 6200a 858186i bk11: 5800a 867751i bk12: 5270a 893017i bk13: 5020a 898952i bk14: 4434a 944276i bk15: 4086a 947055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.32069
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=998209 n_nop=817115 n_act=22927 n_pre=22911 n_req=76826 n_rd=96714 n_write=38542 bw_util=0.271
n_activity=689748 dram_eff=0.3922
bk0: 6426a 876682i bk1: 6406a 868208i bk2: 6510a 867739i bk3: 6534a 863910i bk4: 6376a 862574i bk5: 6640a 860517i bk6: 6640a 862503i bk7: 6846a 853647i bk8: 6538a 870321i bk9: 6572a 868937i bk10: 5894a 855574i bk11: 5934a 850609i bk12: 5426a 886113i bk13: 5216a 892441i bk14: 4314a 944355i bk15: 4442a 944883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.56057

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82399, Miss = 22713, Miss_rate = 0.276, Pending_hits = 480, Reservation_fails = 833
L2_cache_bank[1]: Access = 83161, Miss = 23224, Miss_rate = 0.279, Pending_hits = 524, Reservation_fails = 539
L2_cache_bank[2]: Access = 82518, Miss = 24262, Miss_rate = 0.294, Pending_hits = 524, Reservation_fails = 413
L2_cache_bank[3]: Access = 83593, Miss = 24527, Miss_rate = 0.293, Pending_hits = 562, Reservation_fails = 384
L2_cache_bank[4]: Access = 82132, Miss = 23138, Miss_rate = 0.282, Pending_hits = 542, Reservation_fails = 655
L2_cache_bank[5]: Access = 83296, Miss = 23077, Miss_rate = 0.277, Pending_hits = 495, Reservation_fails = 1450
L2_cache_bank[6]: Access = 82742, Miss = 24193, Miss_rate = 0.292, Pending_hits = 540, Reservation_fails = 224
L2_cache_bank[7]: Access = 83452, Miss = 24138, Miss_rate = 0.289, Pending_hits = 517, Reservation_fails = 317
L2_cache_bank[8]: Access = 123018, Miss = 23427, Miss_rate = 0.190, Pending_hits = 489, Reservation_fails = 1107
L2_cache_bank[9]: Access = 83521, Miss = 22521, Miss_rate = 0.270, Pending_hits = 516, Reservation_fails = 994
L2_cache_bank[10]: Access = 83012, Miss = 24062, Miss_rate = 0.290, Pending_hits = 459, Reservation_fails = 217
L2_cache_bank[11]: Access = 83858, Miss = 24295, Miss_rate = 0.290, Pending_hits = 550, Reservation_fails = 290
L2_total_cache_accesses = 1036702
L2_total_cache_misses = 283577
L2_total_cache_miss_rate = 0.2735
L2_total_cache_pending_hits = 6198
L2_total_cache_reservation_fails = 7423
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 444201
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1729
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 178483
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4368
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 302665
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4460
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 105089
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2722
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.246
L2_cache_fill_port_util = 0.125

icnt_total_pkts_mem_to_simt=3534624
icnt_total_pkts_simt_to_mem=1449563
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 46.1564
	minimum = 6
	maximum = 498
Network latency average = 31.7424
	minimum = 6
	maximum = 466
Slowest packet = 2011599
Flit latency average = 20.408
	minimum = 6
	maximum = 465
Slowest flit = 4804461
Fragmentation average = 0.0430155
	minimum = 0
	maximum = 436
Injected packet rate average = 0.0897368
	minimum = 0.0771075 (at node 14)
	maximum = 0.111507 (at node 23)
Accepted packet rate average = 0.0897368
	minimum = 0.0771075 (at node 14)
	maximum = 0.111507 (at node 23)
Injected flit rate average = 0.257317
	minimum = 0.0840665 (at node 14)
	maximum = 0.488084 (at node 22)
Accepted flit rate average= 0.257317
	minimum = 0.105083 (at node 20)
	maximum = 0.396872 (at node 10)
Injected packet length average = 2.86747
Accepted packet length average = 2.86747
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 38.024 (7 samples)
	minimum = 6 (7 samples)
	maximum = 376.143 (7 samples)
Network latency average = 24.2975 (7 samples)
	minimum = 6 (7 samples)
	maximum = 294.143 (7 samples)
Flit latency average = 18.1652 (7 samples)
	minimum = 6 (7 samples)
	maximum = 292 (7 samples)
Fragmentation average = 0.0371362 (7 samples)
	minimum = 0 (7 samples)
	maximum = 205.714 (7 samples)
Injected packet rate average = 0.0592002 (7 samples)
	minimum = 0.046865 (7 samples)
	maximum = 0.111381 (7 samples)
Accepted packet rate average = 0.0592002 (7 samples)
	minimum = 0.046865 (7 samples)
	maximum = 0.111381 (7 samples)
Injected flit rate average = 0.144341 (7 samples)
	minimum = 0.0637799 (7 samples)
	maximum = 0.281459 (7 samples)
Accepted flit rate average = 0.144341 (7 samples)
	minimum = 0.0808437 (7 samples)
	maximum = 0.244692 (7 samples)
Injected packet size average = 2.43819 (7 samples)
Accepted packet size average = 2.43819 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 48 sec (408 sec)
gpgpu_simulation_rate = 36688 (inst/sec)
gpgpu_simulation_rate = 1853 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,756223)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,756223)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,756223)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,756223)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,756223)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,756223)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,756223)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,756223)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,756223)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,756223)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,756223)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,756223)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,756223)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,756223)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,756223)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,756223)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,756223)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,756223)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,756223)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,756223)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,756223)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,756223)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,756223)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,756223)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,756223)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,756223)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,756223)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,756223)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,756223)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,756223)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,756223)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,756223)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,756223)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,756223)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,756223)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,756223)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,756223)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,756223)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,756223)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,756223)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,756223)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,756223)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,756223)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,756223)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,756223)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,756223)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,756223)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,756223)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,756223)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,756223)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,756223)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,756223)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,756223)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,756223)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,756223)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,756223)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,756223)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,756223)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,756223)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,756223)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,756223)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,756223)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,756223)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,756223)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,756223)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,756223)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,756223)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,756223)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,756223)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,756223)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,756223)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,756223)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,756223)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,756223)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,756223)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,756223)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,756223)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,756223)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,756223)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,756223)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,756223)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,756223)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,756223)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,756223)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,756223)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,756223)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,756223)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,756223)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,756223)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,756223)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(23,0,0) tid=(67,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(40,0,0) tid=(131,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(58,0,0) tid=(19,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (490,756223), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(491,756223)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (493,756223), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(494,756223)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (495,756223), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(496,756223)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (497,756223), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(498,756223)
GPGPU-Sim uArch: cycles simulated: 756723  inst.: 15218076 (ipc=498.1) sim_rate=37208 (inst/sec) elapsed = 0:0:06:49 / Sun Feb 28 21:49:11 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (501,756223), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(502,756223)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (502,756223), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (502,756223), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(503,756223)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(503,756223)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (504,756223), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(505,756223)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (505,756223), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(506,756223)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (516,756223), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(517,756223)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (528,756223), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (528,756223), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(529,756223)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(529,756223)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (535,756223), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(536,756223)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (542,756223), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(543,756223)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (549,756223), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(550,756223)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (552,756223), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(553,756223)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (556,756223), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (556,756223), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (556,756223), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(557,756223)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(557,756223)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(558,756223)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (564,756223), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(565,756223)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (566,756223), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(567,756223)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (569,756223), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(570,756223)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (579,756223), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(580,756223)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (583,756223), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(584,756223)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (586,756223), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(587,756223)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (590,756223), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(591,756223)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (592,756223), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(593,756223)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (602,756223), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(603,756223)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (605,756223), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(606,756223)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (612,756223), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(613,756223)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (613,756223), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(614,756223)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(68,0,0) tid=(200,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (642,756223), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(643,756223)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (646,756223), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(647,756223)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (651,756223), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(652,756223)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (654,756223), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (654,756223), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(655,756223)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(655,756223)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (665,756223), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(666,756223)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (889,756223), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(890,756223)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (893,756223), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(894,756223)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (905,756223), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(906,756223)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (918,756223), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (918,756223), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(919,756223)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(919,756223)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (921,756223), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(922,756223)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (931,756223), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(932,756223)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (946,756223), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(947,756223)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (963,756223), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(964,756223)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (964,756223), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(965,756223)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(132,0,0) tid=(67,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (968,756223), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(969,756223)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (985,756223), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(986,756223)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (991,756223), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(992,756223)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (995,756223), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(996,756223)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (997,756223), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(998,756223)
GPGPU-Sim uArch: cycles simulated: 757223  inst.: 15427217 (ipc=458.2) sim_rate=37627 (inst/sec) elapsed = 0:0:06:50 / Sun Feb 28 21:49:12 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1001,756223), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1002,756223)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1026,756223), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1027,756223)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1029,756223), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1030,756223)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1050,756223), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1050,756223), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1051,756223)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1051,756223)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1062,756223), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1063,756223)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1071,756223), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1072,756223)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1080,756223), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1080,756223), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1081,756223)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1081,756223)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1082,756223), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1083,756223)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1091,756223), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1092,756223)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1098,756223), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1099,756223)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1099,756223), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1100,756223)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1104,756223), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1105,756223)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1171,756223), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1172,756223)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1173,756223), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1174,756223)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1177,756223), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1178,756223)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1182,756223), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1183,756223)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1197,756223), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1197,756223), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1198,756223)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1198,756223)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1210,756223), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1211,756223)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(161,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1242,756223), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1243,756223)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1251,756223), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1252,756223)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1254,756223), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1255,756223)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1255,756223), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1256,756223)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1267,756223), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1268,756223)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1292,756223), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1293,756223)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1296,756223), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1297,756223)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1320,756223), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1321,756223)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1327,756223), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1328,756223)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1329,756223), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1330,756223)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1331,756223), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1332,756223)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1336,756223), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1337,756223)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1344,756223), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1345,756223)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1346,756223), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1346,756223), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1347,756223)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1347,756223)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1368,756223), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1369,756223)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1369,756223), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1370,756223)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1382,756223), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1383,756223)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1383,756223), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1384,756223)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1389,756223), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1390,756223)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1391,756223), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1392,756223)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1403,756223), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1404,756223)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1407,756223), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1408,756223)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1412,756223), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1413,756223)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1443,756223), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1444,756223)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1444,756223), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1445,756223)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1449,756223), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1450,756223)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1451,756223), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1452,756223)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(179,0,0) tid=(100,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1461,756223), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1462,756223)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1466,756223), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1467,756223)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1472,756223), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1473,756223)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1486,756223), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1487,756223)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1495,756223), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1496,756223)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1506,756223), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1506,756223), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1507,756223)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1507,756223)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1515,756223), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1516,756223)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1518,756223), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1519,756223)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1534,756223), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1535,756223)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1535,756223), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1536,756223)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1555,756223), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1556,756223)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1563,756223), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1564,756223)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1568,756223), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1569,756223)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1585,756223), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1586,756223)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1588,756223), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1589,756223)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1605,756223), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1606,756223)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1613,756223), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1613,756223), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1614,756223)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1614,756223)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1616,756223), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1617,756223)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1617,756223), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1618,756223)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1620,756223), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1621,756223)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1627,756223), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1628,756223)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1631,756223), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1632,756223)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1638,756223), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1639,756223)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1652,756223), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1653,756223)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1655,756223), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1656,756223)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(197,0,0) tid=(224,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1663,756223), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1664,756223)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1666,756223), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1667,756223)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1678,756223), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1679,756223)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1685,756223), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1686,756223)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1688,756223), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1689,756223)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1695,756223), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1696,756223)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1699,756223), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1700,756223)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1705,756223), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1706,756223)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1711,756223), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1712,756223)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1721,756223), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1722,756223)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1722,756223), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1723,756223)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1726,756223), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1727,756223)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1734,756223), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1735,756223)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1761,756223), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1762,756223)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1765,756223), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1766,756223)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1772,756223), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1773,756223)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1781,756223), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1782,756223)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1783,756223), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1784,756223)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1787,756223), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1788,756223)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1798,756223), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1799,756223)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1800,756223), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1801,756223)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1810,756223), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1811,756223)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1813,756223), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1814,756223)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1823,756223), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1824,756223)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1825,756223), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1826,756223)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1826,756223), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1827,756223)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(234,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1848,756223), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1849,756223)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1851,756223), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1852,756223)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1853,756223), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1854,756223)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1864,756223), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1865,756223)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1865,756223), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1866,756223)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1871,756223), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1872,756223)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1890,756223), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1891,756223)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1895,756223), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1896,756223)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1902,756223), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1903,756223)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1915,756223), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1916,756223)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1923,756223), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1924,756223)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1924,756223), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1925,756223)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1929,756223), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1937,756223), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1944,756223), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1947,756223), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1948,756223), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1949,756223), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1956,756223), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1962,756223), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1979,756223), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1983,756223), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1992,756223), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1993,756223), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1995,756223), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 758223  inst.: 15861536 (ipc=446.2) sim_rate=38592 (inst/sec) elapsed = 0:0:06:51 / Sun Feb 28 21:49:13 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2006,756223), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2008,756223), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2018,756223), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2022,756223), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2042,756223), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2048,756223), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2051,756223), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2051,756223), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2053,756223), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2057,756223), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2065,756223), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2066,756223), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2086,756223), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2092,756223), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2099,756223), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2101,756223), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2106,756223), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2107,756223), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2112,756223), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2113,756223), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2119,756223), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2125,756223), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2126,756223), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2133,756223), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2134,756223), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2141,756223), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2151,756223), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2164,756223), 4 CTAs running
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(254,0,0) tid=(141,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2181,756223), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2181,756223), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2190,756223), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2191,756223), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2199,756223), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2210,756223), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2222,756223), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2230,756223), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2271,756223), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2298,756223), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2312,756223), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2329,756223), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2344,756223), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2356,756223), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2361,756223), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2385,756223), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2438,756223), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2451,756223), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2464,756223), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2479,756223), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2518,756223), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2573,756223), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2580,756223), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2604,756223), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2640,756223), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2640,756223), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2662,756223), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2698,756223), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2712,756223), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2718,756223), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2804,756223), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2804,756223), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2831,756223), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2913,756223), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2923,756223), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2928,756223), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2945,756223), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2948,756223), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2948,756223), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2960,756223), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (3045,756223), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (3054,756223), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3060,756223), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3073,756223), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (3124,756223), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3143,756223), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3166,756223), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (3303,756223), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3402,756223), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3403
gpu_sim_insn = 925418
gpu_ipc =     271.9418
gpu_tot_sim_cycle = 759626
gpu_tot_sim_insn = 15894454
gpu_tot_ipc =      20.9241
gpu_tot_issued_cta = 2048
gpu_stall_dramfull = 1663885
gpu_stall_icnt2sh    = 4561840
gpu_total_sim_rate=38672

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 923364
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 80692, Miss = 67529, Miss_rate = 0.837, Pending_hits = 4737, Reservation_fails = 594484
	L1D_cache_core[1]: Access = 79278, Miss = 66352, Miss_rate = 0.837, Pending_hits = 4629, Reservation_fails = 591135
	L1D_cache_core[2]: Access = 83193, Miss = 69507, Miss_rate = 0.835, Pending_hits = 4960, Reservation_fails = 604217
	L1D_cache_core[3]: Access = 82925, Miss = 69396, Miss_rate = 0.837, Pending_hits = 4950, Reservation_fails = 608427
	L1D_cache_core[4]: Access = 84154, Miss = 70531, Miss_rate = 0.838, Pending_hits = 4862, Reservation_fails = 614385
	L1D_cache_core[5]: Access = 83199, Miss = 69543, Miss_rate = 0.836, Pending_hits = 4938, Reservation_fails = 612312
	L1D_cache_core[6]: Access = 81137, Miss = 67852, Miss_rate = 0.836, Pending_hits = 4744, Reservation_fails = 592481
	L1D_cache_core[7]: Access = 79913, Miss = 66767, Miss_rate = 0.835, Pending_hits = 4679, Reservation_fails = 586623
	L1D_cache_core[8]: Access = 85993, Miss = 71998, Miss_rate = 0.837, Pending_hits = 5055, Reservation_fails = 616357
	L1D_cache_core[9]: Access = 82972, Miss = 69597, Miss_rate = 0.839, Pending_hits = 4740, Reservation_fails = 608098
	L1D_cache_core[10]: Access = 81393, Miss = 68232, Miss_rate = 0.838, Pending_hits = 4709, Reservation_fails = 600351
	L1D_cache_core[11]: Access = 83826, Miss = 70310, Miss_rate = 0.839, Pending_hits = 4859, Reservation_fails = 611048
	L1D_cache_core[12]: Access = 81221, Miss = 68030, Miss_rate = 0.838, Pending_hits = 4896, Reservation_fails = 594179
	L1D_cache_core[13]: Access = 84357, Miss = 70710, Miss_rate = 0.838, Pending_hits = 4969, Reservation_fails = 615235
	L1D_cache_core[14]: Access = 81692, Miss = 68443, Miss_rate = 0.838, Pending_hits = 4707, Reservation_fails = 603678
	L1D_total_cache_accesses = 1235945
	L1D_total_cache_misses = 1034797
	L1D_total_cache_miss_rate = 0.8373
	L1D_total_cache_pending_hits = 72434
	L1D_total_cache_reservation_fails = 9053010
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.057
L1C_cache:
	L1C_total_cache_accesses = 131865
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125657
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 72226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 625639
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6778886
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131385
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3057
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 208
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2274124
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 922366
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2508, 2577, 2882, 2588, 2203, 2386, 2359, 2677, 2558, 2344, 2480, 2268, 2454, 2492, 2254, 2243, 2139, 2237, 2570, 2686, 2170, 2124, 2327, 2443, 2461, 2378, 2263, 2063, 2991, 2569, 2324, 2457, 2275, 1971, 2187, 2724, 2129, 2476, 2864, 2422, 2120, 1921, 2004, 2027, 1595, 1857, 1566, 1718, 
gpgpu_n_tot_thrd_icount = 54085824
gpgpu_n_tot_w_icount = 1690182
gpgpu_n_stall_shd_mem = 9893130
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 625639
gpgpu_n_mem_write_global = 412423
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2033497
gpgpu_n_store_insn = 678229
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1615357
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9889973
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16385077	W0_Idle:766112	W0_Scoreboard:3239431	W1:424402	W2:193318	W3:124926	W4:89678	W5:70939	W6:58644	W7:54427	W8:48014	W9:43543	W10:39678	W11:34233	W12:32110	W13:26518	W14:24466	W15:20787	W16:17269	W17:14741	W18:13102	W19:12830	W20:13399	W21:12296	W22:14394	W23:12379	W24:13941	W25:11623	W26:8881	W27:7204	W28:3882	W29:2150	W30:618	W31:30	W32:245760
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5005112 {8:625639,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16517624 {40:412154,72:80,136:189,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 85086904 {136:625639,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299384 {8:412423,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 811 
maxdqlatency = 0 
maxmflatency = 1404 
averagemflatency = 414 
max_icnt2mem_latency = 920 
max_icnt2sh_latency = 758448 
mrq_lat_table:257028 	12638 	13312 	31974 	62621 	46987 	22850 	5626 	311 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	151978 	632358 	253385 	356 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	102183 	36665 	88915 	336442 	233470 	236246 	4216 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	48983 	297126 	262893 	16586 	66 	0 	0 	2 	9 	38 	938 	9373 	19091 	44895 	100295 	167915 	69867 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	88 	1427 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       110        97        85       100        89       137       128       106       270       153        22        22        90        48        23        46 
dram[1]:       110       177       361        85       119       175       121        61       102       306        20        22       123       195        28        28 
dram[2]:        87        53       249       115       265       318       176       266        83       136        20        23        75       130        32        24 
dram[3]:        82        73       102       148        76        82       187       144       112        57        22        22       111       109        28        21 
dram[4]:        83        78       209       180       128       135        96        59       132       102        34        23        75        72        24        18 
dram[5]:       122        43       158       148        51        55        66        76       153       115        22        36        81       137        50        93 
maximum service time to same row:
dram[0]:     14983     23550     13182     23122     18315     17197     18539     13092     45090     26128      7788      8243     21232     14682     19236     43285 
dram[1]:     21397     19487     31037     16915     21706     30870     13178     12938     15464     43741      6944      6159     22496     24816     24815     25407 
dram[2]:     19882     11084     38683     25427     38144     21938     22398     19794     15777     24762      7044      8044     10763     20521     18059     14634 
dram[3]:     20507      8594     26640     28450     18300     19968     31330     24590     24535      9419      5039      5722     18298     19763     15507     14775 
dram[4]:     22957     13966     29198     25669     22929     19715     30228     20893     20050     15820      4550      5561     25838     38259     25794     21005 
dram[5]:     32444     14469     29385     30768      9828     10496     12516     12778     29889     24687      6211      5076     12547      6677     70919     66043 
average row accesses per activate:
dram[0]:  3.668453  3.780564  3.565126  3.776824  3.912363  3.910000  3.568197  3.742340  3.956280  3.722617  2.550978  2.615924  3.178888  3.117110  2.428727  2.448426 
dram[1]:  3.890400  3.994327  3.781609  3.684395  3.612203  3.547085  3.507995  3.509721  3.644147  3.790795  2.613320  2.687790  3.431981  3.552500  2.439753  2.430279 
dram[2]:  3.568216  3.586078  4.079936  4.048640  4.097461  4.008007  3.931135  3.918759  3.621894  3.487245  2.438695  2.533333  3.131657  3.123309  2.641809  2.612981 
dram[3]:  3.501041  3.467184  3.702174  3.757254  3.724731  3.802135  3.732226  3.629751  3.774348  3.649630  2.488350  2.592611  3.249036  3.196608  2.539166  2.429430 
dram[4]:  3.874497  4.206897  3.674521  4.062500  3.746900  3.704398  3.623847  3.662228  3.580448  3.632668  2.563300  2.696954  3.196212  3.201462  2.703917  2.629405 
dram[5]:  3.489391  3.366864  3.794221  3.778010  3.976279  3.799160  3.708505  3.740940  3.627732  3.579264  2.516191  2.596362  3.154130  3.132251  2.751807  2.754695 
average row locality = 453352/134705 = 3.365517
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2979      2994      3064      3124      2967      3023      3359      3275      3009      3222      2825      2982      2429      2515      2111      2129 
dram[1]:      3009      3061      3179      3198      3299      3428      3517      3553      3359      3381      2981      2972      2710      2674      2248      2310 
dram[2]:      2938      3009      3064      2951      2937      2968      3218      3196      3328      3387      3051      3073      2594      2483      2039      2041 
dram[3]:      3162      3047      3029      3141      3141      3253      3424      3394      3351      3339      3097      3020      2664      2672      2376      2312 
dram[4]:      2924      2859      2924      2841      3045      3072      3360      3194      3229      3112      3123      2928      2639      2514      2218      2043 
dram[5]:      3215      3205      3259      3268      3188      3320      3324      3427      3274      3288      2973      2995      2714      2612      2158      2221 
total reads: 284051
bank skew: 3553/2039 = 1.74
chip skew: 48879/46007 = 1.06
number of total write accesses:
dram[0]:      1812      1830      2027      2156      2033      2060      2161      2099      1968      2012      2129      2242      1516      1584       121       126 
dram[1]:      1854      1868      2085      2067      2029      2109      2187      2224      2089      2055      2277      2245      1604      1589       121       130 
dram[2]:      1822      1782      2040      1960      2066      2038      2148      2110      2065      2081      2180      2285      1640      1443       122       133 
dram[3]:      1883      1866      2080      2168      2055      2089      2193      2145      2152      2088      2243      2313      1550      1474       120       115 
dram[4]:      1892      1899      2066      2099      2092      2066      2141      2032      2045      1981      2283      2118      1580      1427       129       121 
dram[5]:      1883      1916      2125      2161      2176      2109      2083      2147      2037      2063      2233      2286      1563      1438       126       126 
total reads: 169301
bank skew: 2313/115 = 20.11
chip skew: 28534/27876 = 1.02
average mf latency per bank:
dram[0]:        473       482       496       488       508       512       497       498       489       488       874       863      1644      1614      3943      3970
dram[1]:        489       486       496       511       508       506       504       510       493       495       832       898      1561      1617      3894      3872
dram[2]:        492       480       490       509       522       532       513       521       485       494       838       885      1547      1748      4066      4186
dram[3]:        475       467       497       487       495       495       499       498       478       465       827       837      1545      1645      3583      3790
dram[4]:        614       490       660       509       685       522       671       518       638       488      4821       923      2170      1749      5283      4186
dram[5]:        456       476       469       489       477       500       486       505       470       486       873       890      1514      1721      3814      3953
maximum mf latency per bank:
dram[0]:       1053      1064       972       967       998       979      1016      1094       993      1065      1032      1093       995      1038       961      1187
dram[1]:       1049      1152      1108      1404      1101      1071      1119      1092      1010      1092      1080      1160      1058      1117      1067      1128
dram[2]:        954      1077      1032      1130      1103      1141       999      1021      1026      1217      1015      1130      1054      1214       987      1251
dram[3]:       1015      1103      1035      1011       939      1166      1097      1061      1117      1146      1067      1099      1168       950      1038      1005
dram[4]:       1109      1001      1122      1051      1217      1116      1237      1158      1221      1036      1200      1232      1159      1048      1120      1138
dram[5]:       1113      1088      1004      1046      1003      1125      1054      1068      1069      1216      1011      1118      1005      1068      1009       995

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002700 n_nop=829052 n_act=21968 n_pre=21952 n_req=73883 n_rd=92014 n_write=37714 bw_util=0.2588
n_activity=668117 dram_eff=0.3883
bk0: 5958a 889696i bk1: 5988a 887580i bk2: 6128a 875397i bk3: 6248a 869645i bk4: 5934a 876141i bk5: 6046a 874008i bk6: 6718a 860212i bk7: 6550a 863685i bk8: 6018a 886551i bk9: 6444a 878401i bk10: 5650a 867009i bk11: 5964a 856706i bk12: 4858a 897757i bk13: 5030a 894921i bk14: 4222a 946048i bk15: 4258a 946108i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.44686
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002700 n_nop=820479 n_act=22927 n_pre=22911 n_req=77412 n_rd=97758 n_write=38625 bw_util=0.272
n_activity=680480 dram_eff=0.4008
bk0: 6018a 887764i bk1: 6122a 883270i bk2: 6358a 872541i bk3: 6396a 869808i bk4: 6598a 865459i bk5: 6856a 858293i bk6: 7034a 852391i bk7: 7106a 844975i bk8: 6718a 871751i bk9: 6762a 868665i bk10: 5962a 857054i bk11: 5944a 855967i bk12: 5420a 891436i bk13: 5348a 891095i bk14: 4496a 943405i bk15: 4620a 941304i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.64069
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002700 n_nop=828610 n_act=21899 n_pre=21883 n_req=74192 n_rd=92554 n_write=37754 bw_util=0.2599
n_activity=661711 dram_eff=0.3939
bk0: 5876a 888913i bk1: 6018a 886877i bk2: 6128a 879199i bk3: 5902a 881045i bk4: 5874a 875776i bk5: 5936a 872003i bk6: 6436a 863042i bk7: 6392a 864654i bk8: 6656a 872684i bk9: 6774a 868073i bk10: 6102a 855433i bk11: 6146a 850696i bk12: 5188a 887468i bk13: 4966a 898141i bk14: 4078a 950859i bk15: 4082a 951457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.55012
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002700 n_nop=820868 n_act=23206 n_pre=23190 n_req=76956 n_rd=96844 n_write=38592 bw_util=0.2701
n_activity=687542 dram_eff=0.394
bk0: 6324a 880519i bk1: 6094a 880610i bk2: 6058a 875534i bk3: 6282a 868176i bk4: 6282a 872462i bk5: 6506a 866697i bk6: 6848a 858689i bk7: 6788a 858272i bk8: 6702a 873651i bk9: 6678a 869627i bk10: 6194a 855380i bk11: 6040a 855007i bk12: 5328a 893536i bk13: 5344a 895526i bk14: 4752a 942475i bk15: 4624a 944778i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.52035
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002700 n_nop=829271 n_act=21748 n_pre=21732 n_req=73996 n_rd=92050 n_write=37899 bw_util=0.2592
n_activity=700316 dram_eff=0.3711
bk0: 5848a 895573i bk1: 5718a 893987i bk2: 5848a 884075i bk3: 5682a 885209i bk4: 6090a 877213i bk5: 6144a 877786i bk6: 6720a 868988i bk7: 6388a 871197i bk8: 6458a 883826i bk9: 6224a 883861i bk10: 6246a 862409i bk11: 5856a 871861i bk12: 5278a 897384i bk13: 5028a 903337i bk14: 4436a 948730i bk15: 4086a 951542i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.31561
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002700 n_nop=821372 n_act=22957 n_pre=22941 n_req=76913 n_rd=96882 n_write=38548 bw_util=0.2701
n_activity=690783 dram_eff=0.3921
bk0: 6430a 881115i bk1: 6410a 872661i bk2: 6518a 872065i bk3: 6536a 868371i bk4: 6376a 867062i bk5: 6640a 865009i bk6: 6648a 866908i bk7: 6854a 858093i bk8: 6548a 874742i bk9: 6576a 873391i bk10: 5946a 859761i bk11: 5990a 854624i bk12: 5428a 890563i bk13: 5224a 896778i bk14: 4316a 948807i bk15: 4442a 949371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.55466

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82513, Miss = 22743, Miss_rate = 0.276, Pending_hits = 480, Reservation_fails = 833
L2_cache_bank[1]: Access = 83282, Miss = 23264, Miss_rate = 0.279, Pending_hits = 524, Reservation_fails = 539
L2_cache_bank[2]: Access = 82640, Miss = 24302, Miss_rate = 0.294, Pending_hits = 524, Reservation_fails = 413
L2_cache_bank[3]: Access = 83722, Miss = 24577, Miss_rate = 0.294, Pending_hits = 562, Reservation_fails = 384
L2_cache_bank[4]: Access = 82249, Miss = 23169, Miss_rate = 0.282, Pending_hits = 542, Reservation_fails = 655
L2_cache_bank[5]: Access = 83398, Miss = 23108, Miss_rate = 0.277, Pending_hits = 495, Reservation_fails = 1450
L2_cache_bank[6]: Access = 82867, Miss = 24244, Miss_rate = 0.293, Pending_hits = 540, Reservation_fails = 224
L2_cache_bank[7]: Access = 83568, Miss = 24178, Miss_rate = 0.289, Pending_hits = 517, Reservation_fails = 317
L2_cache_bank[8]: Access = 123127, Miss = 23462, Miss_rate = 0.191, Pending_hits = 489, Reservation_fails = 1107
L2_cache_bank[9]: Access = 83645, Miss = 22563, Miss_rate = 0.270, Pending_hits = 516, Reservation_fails = 994
L2_cache_bank[10]: Access = 83145, Miss = 24105, Miss_rate = 0.290, Pending_hits = 459, Reservation_fails = 217
L2_cache_bank[11]: Access = 83981, Miss = 24336, Miss_rate = 0.290, Pending_hits = 550, Reservation_fails = 290
L2_total_cache_accesses = 1038137
L2_total_cache_misses = 284051
L2_total_cache_miss_rate = 0.2736
L2_total_cache_pending_hits = 6198
L2_total_cache_reservation_fails = 7423
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 444954
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1729
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 178956
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4368
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 302873
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4460
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 105090
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2722
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.245
L2_cache_fill_port_util = 0.125

icnt_total_pkts_mem_to_simt=3540963
icnt_total_pkts_simt_to_mem=1451207
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.81289
	minimum = 6
	maximum = 48
Network latency average = 9.34774
	minimum = 6
	maximum = 38
Slowest packet = 2073646
Flit latency average = 8.1398
	minimum = 6
	maximum = 34
Slowest flit = 4988148
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0312361
	minimum = 0.0185131 (at node 2)
	maximum = 0.0464296 (at node 4)
Accepted packet rate average = 0.0312361
	minimum = 0.0185131 (at node 2)
	maximum = 0.0464296 (at node 4)
Injected flit rate average = 0.0868841
	minimum = 0.0196885 (at node 2)
	maximum = 0.174258 (at node 25)
Accepted flit rate average= 0.0868841
	minimum = 0.035263 (at node 20)
	maximum = 0.199236 (at node 4)
Injected packet length average = 2.78153
Accepted packet length average = 2.78153
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.4977 (8 samples)
	minimum = 6 (8 samples)
	maximum = 335.125 (8 samples)
Network latency average = 22.4287 (8 samples)
	minimum = 6 (8 samples)
	maximum = 262.125 (8 samples)
Flit latency average = 16.912 (8 samples)
	minimum = 6 (8 samples)
	maximum = 259.75 (8 samples)
Fragmentation average = 0.0324942 (8 samples)
	minimum = 0 (8 samples)
	maximum = 180 (8 samples)
Injected packet rate average = 0.0557046 (8 samples)
	minimum = 0.043321 (8 samples)
	maximum = 0.103262 (8 samples)
Accepted packet rate average = 0.0557046 (8 samples)
	minimum = 0.043321 (8 samples)
	maximum = 0.103262 (8 samples)
Injected flit rate average = 0.137159 (8 samples)
	minimum = 0.0582685 (8 samples)
	maximum = 0.268059 (8 samples)
Accepted flit rate average = 0.137159 (8 samples)
	minimum = 0.0751461 (8 samples)
	maximum = 0.23901 (8 samples)
Injected packet size average = 2.46226 (8 samples)
Accepted packet size average = 2.46226 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 51 sec (411 sec)
gpgpu_simulation_rate = 38672 (inst/sec)
gpgpu_simulation_rate = 1848 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,759626)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,759626)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,759626)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,759626)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,759626)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,759626)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,759626)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,759626)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,759626)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,759626)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,759626)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,759626)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,759626)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,759626)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,759626)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,759626)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,759626)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,759626)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,759626)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,759626)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,759626)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,759626)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,759626)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,759626)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,759626)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,759626)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,759626)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,759626)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,759626)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,759626)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,759626)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,759626)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,759626)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,759626)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,759626)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,759626)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,759626)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,759626)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,759626)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,759626)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,759626)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,759626)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,759626)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,759626)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,759626)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,759626)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,759626)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,759626)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,759626)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,759626)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,759626)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,759626)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,759626)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,759626)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,759626)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,759626)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,759626)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,759626)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,759626)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,759626)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,759626)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,759626)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,759626)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,759626)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,759626)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,759626)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,759626)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,759626)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,759626)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,759626)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,759626)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,759626)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,759626)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,759626)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,759626)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,759626)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,759626)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,759626)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,759626)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,759626)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,759626)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,759626)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,759626)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,759626)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,759626)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,759626)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,759626)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,759626)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,759626)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,759626)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(44,0,0) tid=(237,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(49,0,0) tid=(109,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367,759626), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(368,759626)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (372,759626), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(373,759626)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (373,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (373,759626), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(374,759626)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(374,759626)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (374,759626), 5 CTAs running
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(21,0,0) tid=(141,0,0)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(375,759626)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (376,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (376,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (376,759626), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(377,759626)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(377,759626)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(377,759626)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (378,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (378,759626), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(379,759626)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(379,759626)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (384,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (384,759626), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(385,759626)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(385,759626)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (385,759626), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(386,759626)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (388,759626), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(389,759626)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (389,759626), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(390,759626)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (390,759626), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(391,759626)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (393,759626), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(394,759626)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (400,759626), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(401,759626)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (409,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (409,759626), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(410,759626)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(410,759626)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (411,759626), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(412,759626)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (412,759626), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(413,759626)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (419,759626), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(420,759626)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (423,759626), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(424,759626)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (424,759626), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(425,759626)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (427,759626), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(428,759626)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (432,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (432,759626), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (432,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (432,759626), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (432,759626), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(433,759626)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(433,759626)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(434,759626)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(434,759626)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(435,759626)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (437,759626), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(438,759626)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (439,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (439,759626), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (439,759626), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(440,759626)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(441,759626)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(442,759626)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (442,759626), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(443,759626)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (446,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (446,759626), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (446,759626), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (446,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (446,759626), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (446,759626), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(447,759626)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(447,759626)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(448,759626)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(448,759626)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(449,759626)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(449,759626)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (450,759626), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(451,759626)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (452,759626), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(453,759626)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (454,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (454,759626), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (454,759626), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(455,759626)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(456,759626)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(457,759626)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (460,759626), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(461,759626)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (463,759626), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(464,759626)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (464,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (464,759626), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(465,759626)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(466,759626)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (472,759626), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(473,759626)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (476,759626), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(477,759626)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (481,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (481,759626), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(482,759626)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (482,759626), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(483,759626)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(483,759626)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (484,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (484,759626), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(485,759626)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(486,759626)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (486,759626), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(487,759626)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (487,759626), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(488,759626)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(98,0,0) tid=(109,0,0)
GPGPU-Sim uArch: cycles simulated: 760126  inst.: 16257686 (ipc=726.5) sim_rate=39364 (inst/sec) elapsed = 0:0:06:53 / Sun Feb 28 21:49:15 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (551,759626), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(552,759626)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (561,759626), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(562,759626)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (566,759626), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(567,759626)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (567,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (567,759626), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(568,759626)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (568,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (568,759626), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(569,759626)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(569,759626)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(570,759626)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (571,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (571,759626), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (571,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (571,759626), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(572,759626)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(572,759626)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (572,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (572,759626), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (572,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (572,759626), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(573,759626)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(573,759626)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(573,759626)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(573,759626)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(574,759626)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(574,759626)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (576,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (576,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (576,759626), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(577,759626)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(577,759626)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(578,759626)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (579,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (579,759626), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(580,759626)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(581,759626)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (582,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (582,759626), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(583,759626)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (583,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (583,759626), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(584,759626)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(584,759626)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (584,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (584,759626), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(585,759626)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(585,759626)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(586,759626)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (591,759626), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(592,759626)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (604,759626), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(605,759626)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (610,759626), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(611,759626)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (611,759626), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(612,759626)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(125,0,0) tid=(109,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (703,759626), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(704,759626)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (726,759626), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(727,759626)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(145,0,0) tid=(77,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (740,759626), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(741,759626)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (758,759626), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(759,759626)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (760,759626), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(761,759626)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (763,759626), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(764,759626)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (767,759626), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(768,759626)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (771,759626), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(772,759626)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (772,759626), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(773,759626)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (788,759626), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(789,759626)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (789,759626), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(790,759626)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (790,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (790,759626), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(791,759626)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(791,759626)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (791,759626), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(792,759626)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (816,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (816,759626), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(817,759626)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(817,759626)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (819,759626), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(820,759626)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (821,759626), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(822,759626)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (822,759626), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(823,759626)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (827,759626), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(828,759626)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (828,759626), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(829,759626)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (830,759626), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(831,759626)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (832,759626), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(833,759626)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (843,759626), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(844,759626)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (846,759626), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(847,759626)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (848,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (848,759626), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(849,759626)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(850,759626)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (854,759626), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(855,759626)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (861,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (861,759626), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(862,759626)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(863,759626)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (865,759626), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(866,759626)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (866,759626), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(867,759626)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (867,759626), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(868,759626)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (868,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (868,759626), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(869,759626)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(870,759626)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (870,759626), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(871,759626)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (875,759626), 5 CTAs running
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(130,0,0) tid=(77,0,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(876,759626)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (876,759626), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(877,759626)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (882,759626), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(883,759626)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (891,759626), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(892,759626)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (895,759626), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(896,759626)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (901,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (901,759626), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(902,759626)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(903,759626)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (907,759626), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(908,759626)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (910,759626), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(911,759626)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (914,759626), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(915,759626)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (918,759626), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(919,759626)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (923,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (923,759626), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (923,759626), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(924,759626)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(924,759626)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(925,759626)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (926,759626), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(927,759626)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (932,759626), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(933,759626)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (933,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (933,759626), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(934,759626)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(935,759626)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (939,759626), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(940,759626)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (940,759626), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(941,759626)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (945,759626), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(946,759626)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (955,759626), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(956,759626)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (963,759626), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(964,759626)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (967,759626), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(968,759626)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(178,0,0) tid=(237,0,0)
GPGPU-Sim uArch: cycles simulated: 760626  inst.: 16630454 (ipc=736.0) sim_rate=40170 (inst/sec) elapsed = 0:0:06:54 / Sun Feb 28 21:49:16 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1005,759626), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1006,759626)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1019,759626), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1020,759626)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1020,759626), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1021,759626)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1023,759626), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1024,759626)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1031,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1031,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1031,759626), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1032,759626)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1032,759626)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1032,759626), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1033,759626)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1033,759626)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1034,759626), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1035,759626)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1039,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1039,759626), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1039,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1039,759626), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1040,759626)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1040,759626)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1041,759626)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1041,759626)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1041,759626), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1042,759626)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1045,759626), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1046,759626)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1047,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1047,759626), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1047,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1047,759626), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1047,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1047,759626), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1048,759626)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1056,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1059,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1059,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1063,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1063,759626), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1064,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1066,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1072,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1072,759626), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1072,759626), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1073,759626), 5 CTAs running
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(252,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1126,759626), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1127,759626), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1139,759626), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1141,759626), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1143,759626), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1147,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1152,759626), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1153,759626), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1157,759626), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1165,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1168,759626), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1172,759626), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1173,759626), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1173,759626), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1173,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1173,759626), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1186,759626), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1186,759626), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1191,759626), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1193,759626), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1206,759626), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1212,759626), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1215,759626), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1217,759626), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1243,759626), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1243,759626), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1245,759626), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1245,759626), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1246,759626), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1249,759626), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1250,759626), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1253,759626), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1254,759626), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1254,759626), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1259,759626), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1263,759626), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1272,759626), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1273,759626), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1274,759626), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1274,759626), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1277,759626), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1277,759626), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1278,759626), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1280,759626), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1286,759626), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1287,759626), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1289,759626), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1296,759626), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1296,759626), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1297,759626), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1302,759626), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1307,759626), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1311,759626), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1318,759626), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1331,759626), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1333,759626), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1338,759626), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1340,759626), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1346,759626), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1353,759626), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1354,759626), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1357,759626), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1357,759626), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1360,759626), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1361,759626), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1363,759626), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1387,759626), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1387,759626), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1400,759626), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1409,759626), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1413,759626), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1415,759626), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1419,759626), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1420,759626), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 12.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 1421
gpu_sim_insn = 917504
gpu_ipc =     645.6749
gpu_tot_sim_cycle = 761047
gpu_tot_sim_insn = 16811958
gpu_tot_ipc =      22.0906
gpu_tot_issued_cta = 2304
gpu_stall_dramfull = 1663885
gpu_stall_icnt2sh    = 4562132
gpu_total_sim_rate=40608

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 941796
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 80828, Miss = 67559, Miss_rate = 0.836, Pending_hits = 4827, Reservation_fails = 594484
	L1D_cache_core[1]: Access = 79414, Miss = 66383, Miss_rate = 0.836, Pending_hits = 4722, Reservation_fails = 591135
	L1D_cache_core[2]: Access = 83329, Miss = 69541, Miss_rate = 0.835, Pending_hits = 5062, Reservation_fails = 604217
	L1D_cache_core[3]: Access = 83061, Miss = 69430, Miss_rate = 0.836, Pending_hits = 5052, Reservation_fails = 608427
	L1D_cache_core[4]: Access = 84282, Miss = 70563, Miss_rate = 0.837, Pending_hits = 4958, Reservation_fails = 614385
	L1D_cache_core[5]: Access = 83327, Miss = 69569, Miss_rate = 0.835, Pending_hits = 5016, Reservation_fails = 612312
	L1D_cache_core[6]: Access = 81273, Miss = 67886, Miss_rate = 0.835, Pending_hits = 4846, Reservation_fails = 592481
	L1D_cache_core[7]: Access = 80049, Miss = 66801, Miss_rate = 0.835, Pending_hits = 4781, Reservation_fails = 586623
	L1D_cache_core[8]: Access = 86129, Miss = 72032, Miss_rate = 0.836, Pending_hits = 5157, Reservation_fails = 616357
	L1D_cache_core[9]: Access = 83116, Miss = 69633, Miss_rate = 0.838, Pending_hits = 4848, Reservation_fails = 608098
	L1D_cache_core[10]: Access = 81521, Miss = 68262, Miss_rate = 0.837, Pending_hits = 4799, Reservation_fails = 600351
	L1D_cache_core[11]: Access = 83970, Miss = 70346, Miss_rate = 0.838, Pending_hits = 4967, Reservation_fails = 611048
	L1D_cache_core[12]: Access = 81365, Miss = 68064, Miss_rate = 0.837, Pending_hits = 4998, Reservation_fails = 594179
	L1D_cache_core[13]: Access = 84501, Miss = 70746, Miss_rate = 0.837, Pending_hits = 5077, Reservation_fails = 615235
	L1D_cache_core[14]: Access = 81828, Miss = 68477, Miss_rate = 0.837, Pending_hits = 4809, Reservation_fails = 603678
	L1D_total_cache_accesses = 1237993
	L1D_total_cache_misses = 1035292
	L1D_total_cache_miss_rate = 0.8363
	L1D_total_cache_pending_hits = 73919
	L1D_total_cache_reservation_fails = 9053010
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.057
L1C_cache:
	L1C_total_cache_accesses = 135961
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0035
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125725
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 73711
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 626134
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6778886
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135481
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3057
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 208
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2274124
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 940798
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2553, 2622, 2927, 2633, 2248, 2431, 2404, 2722, 2603, 2389, 2525, 2313, 2499, 2537, 2299, 2288, 2184, 2282, 2615, 2731, 2215, 2169, 2372, 2488, 2506, 2423, 2308, 2108, 3036, 2614, 2369, 2502, 2320, 2016, 2232, 2769, 2174, 2521, 2909, 2467, 2150, 1951, 2034, 2057, 1625, 1887, 1596, 1748, 
gpgpu_n_tot_thrd_icount = 55068864
gpgpu_n_tot_w_icount = 1720902
gpgpu_n_stall_shd_mem = 9893130
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 626134
gpgpu_n_mem_write_global = 412423
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2099033
gpgpu_n_store_insn = 678229
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1746429
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9889973
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16385935	W0_Idle:766626	W0_Scoreboard:3248045	W1:424402	W2:193318	W3:124926	W4:89678	W5:70939	W6:58644	W7:54427	W8:48014	W9:43543	W10:39678	W11:34233	W12:32110	W13:26518	W14:24466	W15:20787	W16:17269	W17:14741	W18:13102	W19:12830	W20:13399	W21:12296	W22:14394	W23:12379	W24:13941	W25:11623	W26:8881	W27:7204	W28:3882	W29:2150	W30:618	W31:30	W32:276480
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5009072 {8:626134,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16517624 {40:412154,72:80,136:189,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 85154224 {136:626134,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299384 {8:412423,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 811 
maxdqlatency = 0 
maxmflatency = 1404 
averagemflatency = 413 
max_icnt2mem_latency = 920 
max_icnt2sh_latency = 758448 
mrq_lat_table:257028 	12638 	13312 	31974 	62621 	46987 	22850 	5626 	311 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	152473 	632358 	253385 	356 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	102678 	36665 	88915 	336442 	233470 	236246 	4216 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	49305 	297288 	262904 	16586 	66 	0 	0 	2 	9 	38 	938 	9373 	19091 	44895 	100295 	167915 	69867 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	91 	1427 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       110        97        85       100        89       137       128       106       270       153        22        22        90        48        23        46 
dram[1]:       110       177       361        85       119       175       121        61       102       306        20        22       123       195        28        28 
dram[2]:        87        53       249       115       265       318       176       266        83       136        20        23        75       130        32        24 
dram[3]:        82        73       102       148        76        82       187       144       112        57        22        22       111       109        28        21 
dram[4]:        83        78       209       180       128       135        96        59       132       102        34        23        75        72        24        18 
dram[5]:       122        43       158       148        51        55        66        76       153       115        22        36        81       137        50        93 
maximum service time to same row:
dram[0]:     14983     23550     13182     23122     18315     17197     18539     13092     45090     26128      7788      8243     21232     14682     19236     43285 
dram[1]:     21397     19487     31037     16915     21706     30870     13178     12938     15464     43741      6944      6159     22496     24816     24815     25407 
dram[2]:     19882     11084     38683     25427     38144     21938     22398     19794     15777     24762      7044      8044     10763     20521     18059     14634 
dram[3]:     20507      8594     26640     28450     18300     19968     31330     24590     24535      9419      5039      5722     18298     19763     15507     14775 
dram[4]:     22957     13966     29198     25669     22929     19715     30228     20893     20050     15820      4550      5561     25838     38259     25794     21005 
dram[5]:     32444     14469     29385     30768      9828     10496     12516     12778     29889     24687      6211      5076     12547      6677     70919     66043 
average row accesses per activate:
dram[0]:  3.668453  3.780564  3.565126  3.776824  3.912363  3.910000  3.568197  3.742340  3.956280  3.722617  2.550978  2.615924  3.178888  3.117110  2.428727  2.448426 
dram[1]:  3.890400  3.994327  3.781609  3.684395  3.612203  3.547085  3.507995  3.509721  3.644147  3.790795  2.613320  2.687790  3.431981  3.552500  2.439753  2.430279 
dram[2]:  3.568216  3.586078  4.079936  4.048640  4.097461  4.008007  3.931135  3.918759  3.621894  3.487245  2.438695  2.533333  3.131657  3.123309  2.641809  2.612981 
dram[3]:  3.501041  3.467184  3.702174  3.757254  3.724731  3.802135  3.732226  3.629751  3.774348  3.649630  2.488350  2.592611  3.249036  3.196608  2.539166  2.429430 
dram[4]:  3.874497  4.206897  3.674521  4.062500  3.746900  3.704398  3.623847  3.662228  3.580448  3.632668  2.563300  2.696954  3.196212  3.201462  2.703917  2.629405 
dram[5]:  3.489391  3.366864  3.794221  3.778010  3.976279  3.799160  3.708505  3.740940  3.627732  3.579264  2.516191  2.596362  3.154130  3.132251  2.751807  2.754695 
average row locality = 453352/134705 = 3.365517
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2979      2994      3064      3124      2967      3023      3359      3275      3009      3222      2825      2982      2429      2515      2111      2129 
dram[1]:      3009      3061      3179      3198      3299      3428      3517      3553      3359      3381      2981      2972      2710      2674      2248      2310 
dram[2]:      2938      3009      3064      2951      2937      2968      3218      3196      3328      3387      3051      3073      2594      2483      2039      2041 
dram[3]:      3162      3047      3029      3141      3141      3253      3424      3394      3351      3339      3097      3020      2664      2672      2376      2312 
dram[4]:      2924      2859      2924      2841      3045      3072      3360      3194      3229      3112      3123      2928      2639      2514      2218      2043 
dram[5]:      3215      3205      3259      3268      3188      3320      3324      3427      3274      3288      2973      2995      2714      2612      2158      2221 
total reads: 284051
bank skew: 3553/2039 = 1.74
chip skew: 48879/46007 = 1.06
number of total write accesses:
dram[0]:      1812      1830      2027      2156      2033      2060      2161      2099      1968      2012      2129      2242      1516      1584       121       126 
dram[1]:      1854      1868      2085      2067      2029      2109      2187      2224      2089      2055      2277      2245      1604      1589       121       130 
dram[2]:      1822      1782      2040      1960      2066      2038      2148      2110      2065      2081      2180      2285      1640      1443       122       133 
dram[3]:      1883      1866      2080      2168      2055      2089      2193      2145      2152      2088      2243      2313      1550      1474       120       115 
dram[4]:      1892      1899      2066      2099      2092      2066      2141      2032      2045      1981      2283      2118      1580      1427       129       121 
dram[5]:      1883      1916      2125      2161      2176      2109      2083      2147      2037      2063      2233      2286      1563      1438       126       126 
total reads: 169301
bank skew: 2313/115 = 20.11
chip skew: 28534/27876 = 1.02
average mf latency per bank:
dram[0]:        473       482       496       488       508       512       497       498       489       488       875       864      1645      1615      3943      3970
dram[1]:        489       486       496       511       508       506       504       510       493       495       832       899      1562      1618      3894      3872
dram[2]:        492       480       490       509       522       532       513       521       485       494       839       886      1548      1749      4066      4186
dram[3]:        475       467       497       487       495       495       499       498       478       465       828       837      1546      1646      3583      3790
dram[4]:        614       490       660       509       685       522       671       518       638       488      4821       924      2171      1749      5283      4186
dram[5]:        456       476       469       489       477       500       486       505       470       486       873       890      1515      1722      3814      3953
maximum mf latency per bank:
dram[0]:       1053      1064       972       967       998       979      1016      1094       993      1065      1032      1093       995      1038       961      1187
dram[1]:       1049      1152      1108      1404      1101      1071      1119      1092      1010      1092      1080      1160      1058      1117      1067      1128
dram[2]:        954      1077      1032      1130      1103      1141       999      1021      1026      1217      1015      1130      1054      1214       987      1251
dram[3]:       1015      1103      1035      1011       939      1166      1097      1061      1117      1146      1067      1099      1168       950      1038      1005
dram[4]:       1109      1001      1122      1051      1217      1116      1237      1158      1221      1036      1200      1232      1159      1048      1120      1138
dram[5]:       1113      1088      1004      1046      1003      1125      1054      1068      1069      1216      1011      1118      1005      1068      1009       995

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1004575 n_nop=830927 n_act=21968 n_pre=21952 n_req=73883 n_rd=92014 n_write=37714 bw_util=0.2583
n_activity=668117 dram_eff=0.3883
bk0: 5958a 891571i bk1: 5988a 889455i bk2: 6128a 877272i bk3: 6248a 871520i bk4: 5934a 878016i bk5: 6046a 875883i bk6: 6718a 862087i bk7: 6550a 865560i bk8: 6018a 888426i bk9: 6444a 880276i bk10: 5650a 868884i bk11: 5964a 858581i bk12: 4858a 899632i bk13: 5030a 896796i bk14: 4222a 947923i bk15: 4258a 947983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.44416
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1004575 n_nop=822354 n_act=22927 n_pre=22911 n_req=77412 n_rd=97758 n_write=38625 bw_util=0.2715
n_activity=680480 dram_eff=0.4008
bk0: 6018a 889639i bk1: 6122a 885145i bk2: 6358a 874416i bk3: 6396a 871683i bk4: 6598a 867334i bk5: 6856a 860168i bk6: 7034a 854266i bk7: 7106a 846850i bk8: 6718a 873626i bk9: 6762a 870540i bk10: 5962a 858929i bk11: 5944a 857842i bk12: 5420a 893311i bk13: 5348a 892970i bk14: 4496a 945280i bk15: 4620a 943179i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.63762
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1004575 n_nop=830485 n_act=21899 n_pre=21883 n_req=74192 n_rd=92554 n_write=37754 bw_util=0.2594
n_activity=661711 dram_eff=0.3939
bk0: 5876a 890788i bk1: 6018a 888752i bk2: 6128a 881074i bk3: 5902a 882920i bk4: 5874a 877651i bk5: 5936a 873878i bk6: 6436a 864917i bk7: 6392a 866529i bk8: 6656a 874559i bk9: 6774a 869948i bk10: 6102a 857308i bk11: 6146a 852571i bk12: 5188a 889343i bk13: 4966a 900016i bk14: 4078a 952734i bk15: 4082a 953332i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.54723
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1004575 n_nop=822743 n_act=23206 n_pre=23190 n_req=76956 n_rd=96844 n_write=38592 bw_util=0.2696
n_activity=687542 dram_eff=0.394
bk0: 6324a 882394i bk1: 6094a 882485i bk2: 6058a 877409i bk3: 6282a 870051i bk4: 6282a 874337i bk5: 6506a 868572i bk6: 6848a 860564i bk7: 6788a 860147i bk8: 6702a 875526i bk9: 6678a 871502i bk10: 6194a 857255i bk11: 6040a 856882i bk12: 5328a 895411i bk13: 5344a 897401i bk14: 4752a 944350i bk15: 4624a 946653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.51751
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1004575 n_nop=831146 n_act=21748 n_pre=21732 n_req=73996 n_rd=92050 n_write=37899 bw_util=0.2587
n_activity=700316 dram_eff=0.3711
bk0: 5848a 897448i bk1: 5718a 895862i bk2: 5848a 885950i bk3: 5682a 887084i bk4: 6090a 879088i bk5: 6144a 879661i bk6: 6720a 870863i bk7: 6388a 873072i bk8: 6458a 885701i bk9: 6224a 885736i bk10: 6246a 864284i bk11: 5856a 873736i bk12: 5278a 899259i bk13: 5028a 905212i bk14: 4436a 950605i bk15: 4086a 953417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.31316
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1004575 n_nop=823247 n_act=22957 n_pre=22941 n_req=76913 n_rd=96882 n_write=38548 bw_util=0.2696
n_activity=690783 dram_eff=0.3921
bk0: 6430a 882990i bk1: 6410a 874536i bk2: 6518a 873940i bk3: 6536a 870246i bk4: 6376a 868937i bk5: 6640a 866884i bk6: 6648a 868783i bk7: 6854a 859968i bk8: 6548a 876617i bk9: 6576a 875266i bk10: 5946a 861636i bk11: 5990a 856499i bk12: 5428a 892438i bk13: 5224a 898653i bk14: 4316a 950682i bk15: 4442a 951246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.55176

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82555, Miss = 22743, Miss_rate = 0.275, Pending_hits = 480, Reservation_fails = 833
L2_cache_bank[1]: Access = 83324, Miss = 23264, Miss_rate = 0.279, Pending_hits = 524, Reservation_fails = 539
L2_cache_bank[2]: Access = 82682, Miss = 24302, Miss_rate = 0.294, Pending_hits = 524, Reservation_fails = 413
L2_cache_bank[3]: Access = 83764, Miss = 24577, Miss_rate = 0.293, Pending_hits = 562, Reservation_fails = 384
L2_cache_bank[4]: Access = 82291, Miss = 23169, Miss_rate = 0.282, Pending_hits = 542, Reservation_fails = 655
L2_cache_bank[5]: Access = 83440, Miss = 23108, Miss_rate = 0.277, Pending_hits = 495, Reservation_fails = 1450
L2_cache_bank[6]: Access = 82909, Miss = 24244, Miss_rate = 0.292, Pending_hits = 540, Reservation_fails = 224
L2_cache_bank[7]: Access = 83608, Miss = 24178, Miss_rate = 0.289, Pending_hits = 517, Reservation_fails = 317
L2_cache_bank[8]: Access = 123169, Miss = 23462, Miss_rate = 0.190, Pending_hits = 489, Reservation_fails = 1107
L2_cache_bank[9]: Access = 83684, Miss = 22563, Miss_rate = 0.270, Pending_hits = 516, Reservation_fails = 994
L2_cache_bank[10]: Access = 83187, Miss = 24105, Miss_rate = 0.290, Pending_hits = 459, Reservation_fails = 217
L2_cache_bank[11]: Access = 84019, Miss = 24336, Miss_rate = 0.290, Pending_hits = 550, Reservation_fails = 290
L2_total_cache_accesses = 1038632
L2_total_cache_misses = 284051
L2_total_cache_miss_rate = 0.2735
L2_total_cache_pending_hits = 6198
L2_total_cache_reservation_fails = 7423
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 445449
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1729
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 178956
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4368
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 302873
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4460
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 105090
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2722
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.245
L2_cache_fill_port_util = 0.124

icnt_total_pkts_mem_to_simt=3543438
icnt_total_pkts_simt_to_mem=1451702
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.92727
	minimum = 6
	maximum = 38
Network latency average = 9.23434
	minimum = 6
	maximum = 33
Slowest packet = 2076511
Flit latency average = 7.84579
	minimum = 6
	maximum = 29
Slowest flit = 4992690
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0258034
	minimum = 0.018297 (at node 5)
	maximum = 0.0295567 (at node 15)
Accepted packet rate average = 0.0258034
	minimum = 0.018297 (at node 5)
	maximum = 0.0295567 (at node 15)
Injected flit rate average = 0.0774103
	minimum = 0.018297 (at node 5)
	maximum = 0.147783 (at node 15)
Accepted flit rate average= 0.0774103
	minimum = 0.0267417 (at node 26)
	maximum = 0.126671 (at node 9)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.7676 (9 samples)
	minimum = 6 (9 samples)
	maximum = 302.111 (9 samples)
Network latency average = 20.9627 (9 samples)
	minimum = 6 (9 samples)
	maximum = 236.667 (9 samples)
Flit latency average = 15.9046 (9 samples)
	minimum = 6 (9 samples)
	maximum = 234.111 (9 samples)
Fragmentation average = 0.0288837 (9 samples)
	minimum = 0 (9 samples)
	maximum = 160 (9 samples)
Injected packet rate average = 0.0523823 (9 samples)
	minimum = 0.0405406 (9 samples)
	maximum = 0.0950726 (9 samples)
Accepted packet rate average = 0.0523823 (9 samples)
	minimum = 0.0405406 (9 samples)
	maximum = 0.0950726 (9 samples)
Injected flit rate average = 0.130521 (9 samples)
	minimum = 0.0538272 (9 samples)
	maximum = 0.254695 (9 samples)
Accepted flit rate average = 0.130521 (9 samples)
	minimum = 0.0697679 (9 samples)
	maximum = 0.226528 (9 samples)
Injected packet size average = 2.49169 (9 samples)
Accepted packet size average = 2.49169 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 54 sec (414 sec)
gpgpu_simulation_rate = 40608 (inst/sec)
gpgpu_simulation_rate = 1838 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 9 times
Processing time: 412614.687500 (ms)
Result stored in result.txt
