// Seed: 3871870348
module module_0 (
    output tri   id_0,
    output tri   id_1,
    output uwire id_2,
    output wor   id_3,
    input  tri0  id_4,
    input  tri   id_5
);
  assign id_0 = -1 && -1'b0;
endmodule
module module_1 (
    inout uwire id_0,
    output wor id_1,
    input wand id_2,
    output tri1 id_3,
    output logic id_4,
    input supply0 id_5,
    output wire id_6,
    input tri1 id_7,
    input wire id_8,
    input supply0 id_9,
    input wire id_10,
    input wire id_11
    , id_13
);
  assign id_0 = id_5;
  assign id_6 = -1'b0;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_3,
      id_11,
      id_9
  );
  assign modCall_1.id_3 = 0;
  always @(-1 & 1) begin : LABEL_0
    id_4 <= id_0;
  end
endmodule
