

================================================================
== Vitis HLS Report for 'master_fix_Pipeline_VITIS_LOOP_335_3'
================================================================
* Date:           Sun Jun 19 18:34:05 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.216 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       64|       64|  0.640 us|  0.640 us|   64|   64|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_335_3  |       62|       62|        60|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 60


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 60
* Pipeline : 1
  Pipeline-0 : II = 1, D = 60, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.01>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 63 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%conv_i_i84_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv_i_i84"   --->   Operation 64 'read' 'conv_i_i84_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%m_V_3_04_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_V_3_04_reload"   --->   Operation 65 'read' 'm_V_3_04_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%m_V_2_03_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_V_2_03_reload"   --->   Operation 66 'read' 'm_V_2_03_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%m_V_1_02_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_V_1_02_reload"   --->   Operation 67 'read' 'm_V_1_02_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%m_V_0_01_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_V_0_01_reload"   --->   Operation 68 'read' 'm_V_0_01_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%conv_i_i84_cast = sext i32 %conv_i_i84_read"   --->   Operation 69 'sext' 'conv_i_i84_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.40ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 71 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i"   --->   Operation 72 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [model_functions.cpp:336]   --->   Operation 73 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 74 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.53ns)   --->   "%icmp_ln335 = icmp_eq  i3 %i_1, i3 4" [model_functions.cpp:335]   --->   Operation 75 'icmp' 'icmp_ln335' <Predicate = true> <Delay = 0.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 76 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.61ns)   --->   "%add_ln335 = add i3 %i_1, i3 1" [model_functions.cpp:335]   --->   Operation 77 'add' 'add_ln335' <Predicate = true> <Delay = 0.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln335 = br i1 %icmp_ln335, void %_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split, void %_Z11softmax_fixiP8ap_fixedILi32ELi13EL9ap_q_mode4EL9ap_o_mode3ELi0EES3_.exit.exitStub" [model_functions.cpp:335]   --->   Operation 78 'br' 'br_ln335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.40ns)   --->   "%store_ln335 = store i3 %add_ln335, i3 %i" [model_functions.cpp:335]   --->   Operation 79 'store' 'store_ln335' <Predicate = (!icmp_ln335)> <Delay = 0.40>

State 2 <SV = 1> <Delay = 1.98>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln336 = trunc i3 %i_1" [model_functions.cpp:336]   --->   Operation 80 'trunc' 'trunc_ln336' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.49ns)   --->   "%x_V = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %m_V_0_01_reload_read, i32 %m_V_1_02_reload_read, i32 %m_V_2_03_reload_read, i32 %m_V_3_04_reload_read, i2 %trunc_ln336" [model_functions.cpp:336]   --->   Operation 81 'mux' 'x_V' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [4/4] (1.49ns)   --->   "%op_V_1 = call i32 @exp<32, 13>, i32 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 82 'call' 'op_V_1' <Predicate = true> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 7.21>
ST_3 : Operation 83 [3/4] (7.21ns)   --->   "%op_V_1 = call i32 @exp<32, 13>, i32 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 83 'call' 'op_V_1' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.21>
ST_4 : Operation 84 [2/4] (7.21ns)   --->   "%op_V_1 = call i32 @exp<32, 13>, i32 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 84 'call' 'op_V_1' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.21>
ST_5 : Operation 85 [1/4] (7.21ns)   --->   "%op_V_1 = call i32 @exp<32, 13>, i32 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 85 'call' 'op_V_1' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.36>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%t = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %op_V_1, i19 0"   --->   Operation 86 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [55/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 87 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.36>
ST_7 : Operation 88 [54/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 88 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.36>
ST_8 : Operation 89 [53/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 89 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.36>
ST_9 : Operation 90 [52/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 90 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.36>
ST_10 : Operation 91 [51/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 91 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.36>
ST_11 : Operation 92 [50/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 92 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.36>
ST_12 : Operation 93 [49/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 93 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.36>
ST_13 : Operation 94 [48/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 94 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.36>
ST_14 : Operation 95 [47/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 95 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.36>
ST_15 : Operation 96 [46/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 96 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.36>
ST_16 : Operation 97 [45/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 97 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.36>
ST_17 : Operation 98 [44/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 98 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.36>
ST_18 : Operation 99 [43/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 99 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.36>
ST_19 : Operation 100 [42/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 100 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.36>
ST_20 : Operation 101 [41/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 101 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.36>
ST_21 : Operation 102 [40/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 102 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.36>
ST_22 : Operation 103 [39/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 103 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.36>
ST_23 : Operation 104 [38/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 104 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.36>
ST_24 : Operation 105 [37/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 105 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.36>
ST_25 : Operation 106 [36/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 106 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.36>
ST_26 : Operation 107 [35/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 107 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.36>
ST_27 : Operation 108 [34/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 108 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.36>
ST_28 : Operation 109 [33/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 109 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.36>
ST_29 : Operation 110 [32/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 110 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.36>
ST_30 : Operation 111 [31/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 111 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.36>
ST_31 : Operation 112 [30/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 112 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.36>
ST_32 : Operation 113 [29/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 113 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.36>
ST_33 : Operation 114 [28/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 114 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.36>
ST_34 : Operation 115 [27/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 115 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.36>
ST_35 : Operation 116 [26/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 116 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.36>
ST_36 : Operation 117 [25/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 117 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.36>
ST_37 : Operation 118 [24/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 118 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.36>
ST_38 : Operation 119 [23/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 119 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.36>
ST_39 : Operation 120 [22/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 120 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.36>
ST_40 : Operation 121 [21/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 121 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.36>
ST_41 : Operation 122 [20/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 122 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.36>
ST_42 : Operation 123 [19/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 123 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.36>
ST_43 : Operation 124 [18/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 124 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.36>
ST_44 : Operation 125 [17/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 125 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.36>
ST_45 : Operation 126 [16/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 126 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.36>
ST_46 : Operation 127 [15/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 127 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.36>
ST_47 : Operation 128 [14/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 128 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.36>
ST_48 : Operation 129 [13/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 129 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 1.36>
ST_49 : Operation 130 [12/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 130 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 1.36>
ST_50 : Operation 131 [11/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 131 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 1.36>
ST_51 : Operation 132 [10/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 132 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 1.36>
ST_52 : Operation 133 [9/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 133 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 1.36>
ST_53 : Operation 134 [8/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 134 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 1.36>
ST_54 : Operation 135 [7/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 135 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 1.36>
ST_55 : Operation 136 [6/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 136 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 1.36>
ST_56 : Operation 137 [5/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 137 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 1.36>
ST_57 : Operation 138 [4/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 138 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 1.36>
ST_58 : Operation 139 [3/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 139 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 1.36>
ST_59 : Operation 140 [2/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 140 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 148 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 148 'ret' 'ret_ln0' <Predicate = (icmp_ln335)> <Delay = 0.00>

State 60 <SV = 59> <Delay = 1.97>
ST_60 : Operation 141 [1/1] (0.00ns)   --->   "%i_6_cast = zext i3 %i_1" [model_functions.cpp:336]   --->   Operation 141 'zext' 'i_6_cast' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln323 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [model_functions.cpp:323]   --->   Operation 142 'specloopname' 'specloopname_ln323' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 143 [1/55] (1.36ns)   --->   "%sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast"   --->   Operation 143 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.36> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 54> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln712 = trunc i32 %sdiv_ln1201"   --->   Operation 144 'trunc' 'trunc_ln712' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 145 [1/1] (0.00ns)   --->   "%out_addr = getelementptr i32 %out_r, i64 0, i64 %i_6_cast" [model_functions.cpp:336]   --->   Operation 145 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 146 [1/1] (0.61ns)   --->   "%store_ln336 = store i32 %trunc_ln712, i2 %out_addr" [model_functions.cpp:336]   --->   Operation 146 'store' 'store_ln336' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_60 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i"   --->   Operation 147 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.02ns
The critical path consists of the following:
	'alloca' operation ('i') [12]  (0 ns)
	'load' operation ('i', model_functions.cpp:336) on local variable 'i' [23]  (0 ns)
	'add' operation ('add_ln335', model_functions.cpp:335) [27]  (0.615 ns)
	'store' operation ('store_ln335', model_functions.cpp:335) of variable 'add_ln335', model_functions.cpp:335 on local variable 'i' [40]  (0.402 ns)

 <State 2>: 1.99ns
The critical path consists of the following:
	'mux' operation ('x.V', model_functions.cpp:336) [33]  (0.491 ns)
	'call' operation ('op_V_1', D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<32, 13>' [34]  (1.49 ns)

 <State 3>: 7.22ns
The critical path consists of the following:
	'call' operation ('op_V_1', D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<32, 13>' [34]  (7.22 ns)

 <State 4>: 7.22ns
The critical path consists of the following:
	'call' operation ('op_V_1', D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<32, 13>' [34]  (7.22 ns)

 <State 5>: 7.22ns
The critical path consists of the following:
	'call' operation ('op_V_1', D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<32, 13>' [34]  (7.22 ns)

 <State 6>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 7>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 8>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 9>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 10>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 11>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 12>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 13>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 14>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 15>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 16>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 17>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 18>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 19>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 20>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 21>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 22>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 23>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 24>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 25>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 26>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 27>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 28>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 29>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 30>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 31>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 32>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 33>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 34>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 35>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 36>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 37>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 38>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 39>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 40>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 41>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 42>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 43>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 44>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 45>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 46>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 47>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 48>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 49>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 50>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 51>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 52>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 53>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 54>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 55>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 56>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 57>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 58>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 59>: 1.36ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)

 <State 60>: 1.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [36]  (1.36 ns)
	'store' operation ('store_ln336', model_functions.cpp:336) of variable 'trunc_ln712' on array 'out_r' [39]  (0.614 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
